#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Dec 27 12:29:39 2019
# Process ID: 5375
# Current directory: /home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_network_0_0_synth_1
# Command line: vivado -log design_1_network_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_network_0_0.tcl
# Log file: /home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_network_0_0_synth_1/design_1_network_0_0.vds
# Journal file: /home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_network_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_network_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/masudalab/DeepCAEonFPGA/ip_generated'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/masudalab/DeepCAEonFPGA/pynq/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_network_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5398 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1798.793 ; gain = 153.684 ; free physical = 3785 ; free virtual = 9706
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_network_0_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_network_0_0/synth/design_1_network_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'network' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network.v:12]
	Parameter ap_ST_fsm_state1 bound to: 45'b000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 45'b000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 45'b000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 45'b000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 45'b000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 45'b000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 45'b000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 45'b000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 45'b000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 45'b000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 45'b000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 45'b000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 45'b000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 45'b000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 45'b000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 45'b000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 45'b000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 45'b000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 45'b000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 45'b000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 45'b000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 45'b000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 45'b000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 45'b000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 45'b000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 45'b000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 45'b000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 45'b000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 45'b000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 45'b000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 45'b000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 45'b000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 45'b000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 45'b000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 45'b000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 45'b000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 45'b000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 45'b000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 45'b000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 45'b000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 45'b000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 45'b000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 45'b001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 45'b010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 45'b100000000000000000000000000000000000000000000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network.v:148]
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_1_b_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_SeparableConv2D_1_b_1.v:39]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_1_b_1_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_SeparableConv2D_1_b_1.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_SeparableConv2D_1_b_1.v:18]
INFO: [Synth 8-3876] $readmem data file './network_SeparableConv2D_1_b_1_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_SeparableConv2D_1_b_1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_1_b_1_rom' (1#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_SeparableConv2D_1_b_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_1_b_1' (2#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_SeparableConv2D_1_b_1.v:39]
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_1_w_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_SeparableConv2D_1_w_1.v:52]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 144 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_1_w_1_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_SeparableConv2D_1_w_1.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 144 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_SeparableConv2D_1_w_1.v:21]
INFO: [Synth 8-3876] $readmem data file './network_SeparableConv2D_1_w_1_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_SeparableConv2D_1_w_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_1_w_1_rom' (3#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_SeparableConv2D_1_w_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_1_w_1' (4#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_SeparableConv2D_1_w_1.v:52]
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_2_b_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_SeparableConv2D_2_b_1.v:39]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_2_b_1_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_SeparableConv2D_2_b_1.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_SeparableConv2D_2_b_1.v:18]
INFO: [Synth 8-3876] $readmem data file './network_SeparableConv2D_2_b_1_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_SeparableConv2D_2_b_1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_2_b_1_rom' (5#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_SeparableConv2D_2_b_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_2_b_1' (6#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_SeparableConv2D_2_b_1.v:39]
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_2_w_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_SeparableConv2D_2_w_1.v:52]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 72 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_2_w_1_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_SeparableConv2D_2_w_1.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 72 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_SeparableConv2D_2_w_1.v:21]
INFO: [Synth 8-3876] $readmem data file './network_SeparableConv2D_2_w_1_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_SeparableConv2D_2_w_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_2_w_1_rom' (7#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_SeparableConv2D_2_w_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_2_w_1' (8#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_SeparableConv2D_2_w_1.v:52]
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_3_w_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_SeparableConv2D_3_w_1.v:52]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 72 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_3_w_1_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_SeparableConv2D_3_w_1.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 72 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_SeparableConv2D_3_w_1.v:21]
INFO: [Synth 8-3876] $readmem data file './network_SeparableConv2D_3_w_1_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_SeparableConv2D_3_w_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_3_w_1_rom' (9#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_SeparableConv2D_3_w_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_3_w_1' (10#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_SeparableConv2D_3_w_1.v:52]
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_4_w_s' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_SeparableConv2D_4_w_s.v:52]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 144 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_4_w_s_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_SeparableConv2D_4_w_s.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 144 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_SeparableConv2D_4_w_s.v:21]
INFO: [Synth 8-3876] $readmem data file './network_SeparableConv2D_4_w_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_SeparableConv2D_4_w_s.v:24]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_4_w_s_rom' (11#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_SeparableConv2D_4_w_s.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_4_w_s' (12#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_SeparableConv2D_4_w_s.v:52]
INFO: [Synth 8-6157] synthesizing module 'network_AXILiteS_s_axi' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_AXILiteS_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 5'b00000 
	Parameter ADDR_GIE bound to: 5'b00100 
	Parameter ADDR_IER bound to: 5'b01000 
	Parameter ADDR_ISR bound to: 5'b01100 
	Parameter ADDR_AP_RETURN_0 bound to: 5'b10000 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_AXILiteS_s_axi.v:189]
INFO: [Synth 8-6155] done synthesizing module 'network_AXILiteS_s_axi' (13#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_AXILiteS_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'network_MemBank_A' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_MemBank_A.v:52]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 14400 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_MemBank_A_ram' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_MemBank_A.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 14400 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_MemBank_A.v:22]
INFO: [Synth 8-6155] done synthesizing module 'network_MemBank_A_ram' (14#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_MemBank_A.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_MemBank_A' (15#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_MemBank_A.v:52]
INFO: [Synth 8-6157] synthesizing module 'network_MemBank_B' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_MemBank_B.v:58]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 14400 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_MemBank_B_ram' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_MemBank_B.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 14400 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_MemBank_B.v:24]
INFO: [Synth 8-6155] done synthesizing module 'network_MemBank_B_ram' (16#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_MemBank_B.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_MemBank_B' (17#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_MemBank_B.v:58]
INFO: [Synth 8-6157] synthesizing module 'network_MemBank_Out' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_MemBank_Out.v:40]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_MemBank_Out_ram' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_MemBank_Out.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_MemBank_Out.v:19]
INFO: [Synth 8-6155] done synthesizing module 'network_MemBank_Out_ram' (18#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_MemBank_Out.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_MemBank_Out' (19#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_MemBank_Out.v:40]
INFO: [Synth 8-6157] synthesizing module 'network_sig_buffer_keep_V' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_sig_buffer_keep_V.v:40]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_sig_buffer_keep_V_ram' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_sig_buffer_keep_V.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_sig_buffer_keep_V.v:19]
INFO: [Synth 8-6155] done synthesizing module 'network_sig_buffer_keep_V_ram' (20#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_sig_buffer_keep_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_sig_buffer_keep_V' (21#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_sig_buffer_keep_V.v:40]
INFO: [Synth 8-6157] synthesizing module 'network_sig_buffer_user_V' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_sig_buffer_user_V.v:40]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_sig_buffer_user_V_ram' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_sig_buffer_user_V.v:6]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_sig_buffer_user_V.v:19]
INFO: [Synth 8-6155] done synthesizing module 'network_sig_buffer_user_V_ram' (22#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_sig_buffer_user_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'network_sig_buffer_user_V' (23#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_sig_buffer_user_V.v:40]
INFO: [Synth 8-6157] synthesizing module 'padding2d_fix16' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:10]
	Parameter ap_ST_fsm_state1 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 138'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 138'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 138'b000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 138'b000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 138'b000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 138'b000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 138'b000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 138'b000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 138'b000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 138'b000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 138'b000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 138'b000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 138'b000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 138'b000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 138'b000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 138'b000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 138'b000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state92 bound to: 138'b000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state93 bound to: 138'b000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state94 bound to: 138'b000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state95 bound to: 138'b000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state96 bound to: 138'b000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state97 bound to: 138'b000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state98 bound to: 138'b000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state99 bound to: 138'b000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state100 bound to: 138'b000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state101 bound to: 138'b000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state102 bound to: 138'b000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state103 bound to: 138'b000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state104 bound to: 138'b000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state105 bound to: 138'b000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state106 bound to: 138'b000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state107 bound to: 138'b000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state108 bound to: 138'b000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state109 bound to: 138'b000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state110 bound to: 138'b000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state111 bound to: 138'b000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state112 bound to: 138'b000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state113 bound to: 138'b000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state114 bound to: 138'b000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state115 bound to: 138'b000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state116 bound to: 138'b000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state117 bound to: 138'b000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state118 bound to: 138'b000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state119 bound to: 138'b000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state120 bound to: 138'b000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state121 bound to: 138'b000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state122 bound to: 138'b000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state123 bound to: 138'b000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state124 bound to: 138'b000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state125 bound to: 138'b000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state126 bound to: 138'b000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state127 bound to: 138'b000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state128 bound to: 138'b000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state129 bound to: 138'b000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state130 bound to: 138'b000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state131 bound to: 138'b000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state132 bound to: 138'b000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state133 bound to: 138'b000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state134 bound to: 138'b000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state135 bound to: 138'b000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state136 bound to: 138'b001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state137 bound to: 138'b010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state138 bound to: 138'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:207]
INFO: [Synth 8-6155] done synthesizing module 'padding2d_fix16' (24#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:10]
INFO: [Synth 8-6157] synthesizing module 'up_sampling2d_fix16' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:10]
	Parameter ap_ST_fsm_state1 bound to: 59'b00000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 59'b00000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 59'b00000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 59'b00000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 59'b00000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 59'b00000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 59'b00000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 59'b00000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 59'b00000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 59'b00000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 59'b00000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 59'b00000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 59'b00000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 59'b00000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 59'b00000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 59'b00000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 59'b00000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 59'b00000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 59'b00000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 59'b00000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 59'b00000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 59'b00000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 59'b00000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 59'b00000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 59'b00000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 59'b00000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 59'b00000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 59'b00000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 59'b00000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 59'b00000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 59'b00000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 59'b00000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 59'b00000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 59'b00000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 59'b00000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 59'b00000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 59'b00000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 59'b00000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 59'b00000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 59'b00000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 59'b00000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 59'b00000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 59'b00000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 59'b00000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 59'b00000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 59'b00000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 59'b00000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 59'b00000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 59'b00000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 59'b00000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 59'b00000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 59'b00000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 59'b00000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 59'b00000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 59'b00001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 59'b00010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 59'b00100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 59'b01000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 59'b10000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:119]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:184]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:224]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:264]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:304]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:344]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:384]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:423]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:547]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:549]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:552]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:554]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:557]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:559]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:562]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:564]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:567]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:569]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:572]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:574]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:578]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:584]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:586]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:589]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:591]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:594]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:596]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:599]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:601]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:604]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:606]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:609]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:611]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:615]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:621]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:623]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:626]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:628]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:631]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:633]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:636]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:638]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:641]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:643]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:646]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:648]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:652]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:658]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:660]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:663]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:665]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:668]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:670]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:673]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:675]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:678]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:680]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:683]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:685]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:689]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:695]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:697]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:700]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:702]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:705]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:707]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:710]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:712]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:715]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:717]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:720]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:722]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:726]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:732]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:734]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:737]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:739]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:742]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:744]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:747]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:749]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:752]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:754]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:757]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:759]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:763]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:769]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'network_am_addmul_15ns_9ns_5ns_19_1_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_am_addmul_15ns_9ns_5ns_19_1_1.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 15 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_am_addmul_15ns_9ns_5ns_19_1_1_DSP48_8' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_am_addmul_15ns_9ns_5ns_19_1_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'network_am_addmul_15ns_9ns_5ns_19_1_1_DSP48_8' (25#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_am_addmul_15ns_9ns_5ns_19_1_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'network_am_addmul_15ns_9ns_5ns_19_1_1' (26#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_am_addmul_15ns_9ns_5ns_19_1_1.v:30]
INFO: [Synth 8-6157] synthesizing module 'network_am_addmul_16ns_10ns_6ns_21_1_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_am_addmul_16ns_10ns_6ns_21_1_1.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_am_addmul_16ns_10ns_6ns_21_1_1_DSP48_9' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_am_addmul_16ns_10ns_6ns_21_1_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'network_am_addmul_16ns_10ns_6ns_21_1_1_DSP48_9' (27#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_am_addmul_16ns_10ns_6ns_21_1_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'network_am_addmul_16ns_10ns_6ns_21_1_1' (28#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_am_addmul_16ns_10ns_6ns_21_1_1.v:30]
INFO: [Synth 8-6155] done synthesizing module 'up_sampling2d_fix16' (29#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:10]
INFO: [Synth 8-6157] synthesizing module 'depthwise_conv2d_fix_2' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 21'b000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 21'b000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 21'b000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 21'b000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 21'b000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 21'b000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 21'b000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 21'b000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 21'b000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 21'b000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 21'b000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 21'b000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 21'b000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 21'b000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 21'b000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 21'b000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 21'b000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 21'b000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 21'b001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 21'b010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 21'b100000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_16s_30_1_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_mul_mul_16s_16s_30_1_1.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_16s_30_1_1_DSP48_7' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_mul_mul_16s_16s_30_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_16s_30_1_1_DSP48_7' (30#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_mul_mul_16s_16s_30_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_16s_30_1_1' (31#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_mul_mul_16s_16s_30_1_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'depthwise_conv2d_fix_2' (32#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'depthwise_conv2d_fix_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 21'b000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 21'b000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 21'b000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 21'b000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 21'b000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 21'b000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 21'b000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 21'b000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 21'b000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 21'b000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 21'b000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 21'b000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 21'b000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 21'b000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 21'b000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 21'b000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 21'b000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 21'b000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 21'b001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 21'b010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 21'b100000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'depthwise_conv2d_fix_1' (33#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'max_pooling2d_fix16' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1 - type: integer 
	Parameter ap_ST_fsm_state2 bound to: 2 - type: integer 
	Parameter ap_ST_fsm_state3 bound to: 4 - type: integer 
	Parameter ap_ST_fsm_state4 bound to: 8 - type: integer 
	Parameter ap_ST_fsm_state5 bound to: 16 - type: integer 
	Parameter ap_ST_fsm_state6 bound to: 32 - type: integer 
	Parameter ap_ST_fsm_state7 bound to: 64 - type: integer 
	Parameter ap_ST_fsm_state8 bound to: 128 - type: integer 
	Parameter ap_ST_fsm_state9 bound to: 256 - type: integer 
	Parameter ap_ST_fsm_state10 bound to: 512 - type: integer 
	Parameter ap_ST_fsm_state11 bound to: 1024 - type: integer 
	Parameter ap_ST_fsm_state12 bound to: 2048 - type: integer 
	Parameter ap_ST_fsm_state13 bound to: 4096 - type: integer 
	Parameter ap_ST_fsm_state14 bound to: 8192 - type: integer 
	Parameter ap_ST_fsm_state15 bound to: 16384 - type: integer 
	Parameter ap_ST_fsm_state16 bound to: 32768 - type: integer 
	Parameter ap_ST_fsm_state17 bound to: 65536 - type: integer 
	Parameter ap_ST_fsm_state18 bound to: 131072 - type: integer 
	Parameter ap_ST_fsm_state19 bound to: 262144 - type: integer 
	Parameter ap_ST_fsm_state20 bound to: 524288 - type: integer 
	Parameter ap_ST_fsm_state21 bound to: 1048576 - type: integer 
	Parameter ap_ST_fsm_state22 bound to: 2097152 - type: integer 
	Parameter ap_ST_fsm_state23 bound to: 4194304 - type: integer 
	Parameter ap_ST_fsm_state24 bound to: 8388608 - type: integer 
	Parameter ap_ST_fsm_state25 bound to: 16777216 - type: integer 
	Parameter ap_ST_fsm_state26 bound to: 33554432 - type: integer 
	Parameter ap_ST_fsm_state27 bound to: 67108864 - type: integer 
	Parameter ap_ST_fsm_state28 bound to: 134217728 - type: integer 
	Parameter ap_ST_fsm_state29 bound to: 268435456 - type: integer 
	Parameter ap_ST_fsm_state30 bound to: 536870912 - type: integer 
	Parameter ap_ST_fsm_state31 bound to: 1073741824 - type: integer 
	Parameter ap_ST_fsm_state32 bound to: -2147483648 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:1261]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:1263]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:1265]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:1267]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:1269]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:1271]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:1273]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:1275]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:1277]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:1279]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:1281]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:1283]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:1285]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:1287]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:1289]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:1291]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:1293]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:1295]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:1297]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:1299]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:1301]
INFO: [Synth 8-6155] done synthesizing module 'max_pooling2d_fix16' (34#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:10]
INFO: [Synth 8-6157] synthesizing module 'depthwise_conv2d_fix' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix.v:10]
	Parameter ap_ST_fsm_state1 bound to: 16'b0000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 16'b0000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 16'b0000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 16'b0000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 16'b0000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 16'b0000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 16'b0000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 16'b0000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 16'b0000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 16'b0000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 16'b0000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 16'b0000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 16'b0001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 16'b0010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 16'b0100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 16'b1000000000000000 
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_15s_30_1_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_mul_mul_16s_15s_30_1_1.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_15s_30_1_1_DSP48_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_mul_mul_16s_15s_30_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_15s_30_1_1_DSP48_0' (35#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_mul_mul_16s_15s_30_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_15s_30_1_1' (36#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_mul_mul_16s_15s_30_1_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_12ns_28_1_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_mul_mul_16s_12ns_28_1_1.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_12ns_28_1_1_DSP48_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_mul_mul_16s_12ns_28_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_12ns_28_1_1_DSP48_1' (37#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_mul_mul_16s_12ns_28_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_12ns_28_1_1' (38#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_mul_mul_16s_12ns_28_1_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_14s_30_1_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_mul_mul_16s_14s_30_1_1.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_14s_30_1_1_DSP48_2' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_mul_mul_16s_14s_30_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_14s_30_1_1_DSP48_2' (39#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_mul_mul_16s_14s_30_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_14s_30_1_1' (40#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_mul_mul_16s_14s_30_1_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_11s_27_1_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_mul_mul_16s_11s_27_1_1.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_11s_27_1_1_DSP48_3' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_mul_mul_16s_11s_27_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_11s_27_1_1_DSP48_3' (41#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_mul_mul_16s_11s_27_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_11s_27_1_1' (42#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_mul_mul_16s_11s_27_1_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_12s_28_1_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_mul_mul_16s_12s_28_1_1.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_12s_28_1_1_DSP48_4' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_mul_mul_16s_12s_28_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_12s_28_1_1_DSP48_4' (43#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_mul_mul_16s_12s_28_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_12s_28_1_1' (44#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_mul_mul_16s_12s_28_1_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_13ns_29_1_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_mul_mul_16s_13ns_29_1_1.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_13ns_29_1_1_DSP48_5' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_mul_mul_16s_13ns_29_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_13ns_29_1_1_DSP48_5' (45#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_mul_mul_16s_13ns_29_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_13ns_29_1_1' (46#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_mul_mul_16s_13ns_29_1_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_13s_29_1_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_mul_mul_16s_13s_29_1_1.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_13s_29_1_1_DSP48_6' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_mul_mul_16s_13s_29_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_13s_29_1_1_DSP48_6' (47#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_mul_mul_16s_13s_29_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_13s_29_1_1' (48#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network_mul_mul_16s_13s_29_1_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'depthwise_conv2d_fix' (49#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix.v:10]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_3' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_3.v:10]
	Parameter ap_ST_fsm_state1 bound to: 17'b00000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 17'b00000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 17'b00000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 17'b00000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 17'b00000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 17'b00000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 17'b00000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 17'b00000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 17'b00000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 17'b00000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 17'b00000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 17'b00000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 17'b00001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 17'b00010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 17'b00100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 17'b01000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 17'b10000000000000000 
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_3_SeparableConv2D_3_b_s' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_3_SeparableConv2D_3_b_s.v:39]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_3_SeparableConv2D_3_b_s.v:6]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file './pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_3_SeparableConv2D_3_b_s.v:21]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom' (50#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_3_SeparableConv2D_3_b_s.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_3_SeparableConv2D_3_b_s' (51#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_3_SeparableConv2D_3_b_s.v:39]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_3_SeparableConv2D_3_w_s' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s.v:67]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressRange bound to: 128 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s.v:6]
	Parameter DWIDTH bound to: 15 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 128 - type: integer 
INFO: [Synth 8-3876] $readmem data file './pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s.v:28]
INFO: [Synth 8-3876] $readmem data file './pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s.v:29]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom' (52#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_3_SeparableConv2D_3_w_s' (53#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s.v:67]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_3.v:1591]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_3' (54#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix.v:10]
	Parameter ap_ST_fsm_state1 bound to: 17'b00000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 17'b00000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 17'b00000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 17'b00000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 17'b00000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 17'b00000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 17'b00000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 17'b00000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 17'b00000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 17'b00000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 17'b00000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 17'b00000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 17'b00001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 17'b00010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 17'b00100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 17'b01000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 17'b10000000000000000 
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_SeparableConv2D_0_b_s' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_SeparableConv2D_0_b_s.v:39]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_SeparableConv2D_0_b_s.v:6]
	Parameter DWIDTH bound to: 13 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file './pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_SeparableConv2D_0_b_s.v:21]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom' (55#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_SeparableConv2D_0_b_s.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_SeparableConv2D_0_b_s' (56#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_SeparableConv2D_0_b_s.v:39]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_SeparableConv2D_0_w_s' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_SeparableConv2D_0_w_s.v:52]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_SeparableConv2D_0_w_s_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_SeparableConv2D_0_w_s.v:6]
	Parameter DWIDTH bound to: 15 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file './pointwise_conv2d_fix_SeparableConv2D_0_w_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_SeparableConv2D_0_w_s.v:24]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_SeparableConv2D_0_w_s_rom' (57#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_SeparableConv2D_0_w_s.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_SeparableConv2D_0_w_s' (58#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_SeparableConv2D_0_w_s.v:52]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix.v:1591]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix' (59#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix.v:10]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_2' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 17'b00000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 17'b00000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 17'b00000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 17'b00000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 17'b00000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 17'b00000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 17'b00000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 17'b00000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 17'b00000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 17'b00000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 17'b00000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 17'b00000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 17'b00001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 17'b00010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 17'b00100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 17'b01000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 17'b10000000000000000 
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_2_SeparableConv2D_2_b_s' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_2_SeparableConv2D_2_b_s.v:39]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_2_SeparableConv2D_2_b_s.v:6]
	Parameter DWIDTH bound to: 13 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file './pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_2_SeparableConv2D_2_b_s.v:21]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom' (60#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_2_SeparableConv2D_2_b_s.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_2_SeparableConv2D_2_b_s' (61#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_2_SeparableConv2D_2_b_s.v:39]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_2_SeparableConv2D_2_w_s' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_2_SeparableConv2D_2_w_s.v:67]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_2_SeparableConv2D_2_w_s.v:6]
	Parameter DWIDTH bound to: 15 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file './pointwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_2_SeparableConv2D_2_w_s.v:28]
INFO: [Synth 8-3876] $readmem data file './pointwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_2_SeparableConv2D_2_w_s.v:29]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom' (62#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_2_SeparableConv2D_2_w_s.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_2_SeparableConv2D_2_w_s' (63#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_2_SeparableConv2D_2_w_s.v:67]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_2.v:1613]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_2' (64#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 17'b00000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 17'b00000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 17'b00000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 17'b00000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 17'b00000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 17'b00000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 17'b00000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 17'b00000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 17'b00000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 17'b00000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 17'b00000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 17'b00000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 17'b00001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 17'b00010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 17'b00100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 17'b01000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 17'b10000000000000000 
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_1_SeparableConv2D_1_b_s' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_b_s.v:39]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_b_s.v:6]
	Parameter DWIDTH bound to: 13 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file './pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_b_s.v:21]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom' (65#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_b_s.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_1_SeparableConv2D_1_b_s' (66#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_b_s.v:39]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_1_SeparableConv2D_1_w_s' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s.v:235]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressRange bound to: 128 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s.v:6]
	Parameter DWIDTH bound to: 15 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 128 - type: integer 
INFO: [Synth 8-3876] $readmem data file './pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s.v:70]
INFO: [Synth 8-3876] $readmem data file './pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s.v:71]
INFO: [Synth 8-3876] $readmem data file './pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s.v:72]
INFO: [Synth 8-3876] $readmem data file './pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s.v:73]
INFO: [Synth 8-3876] $readmem data file './pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s.v:74]
INFO: [Synth 8-3876] $readmem data file './pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s.v:75]
INFO: [Synth 8-3876] $readmem data file './pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s.v:76]
INFO: [Synth 8-3876] $readmem data file './pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s.v:77]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom' (67#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_1_SeparableConv2D_1_w_s' (68#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s.v:235]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_1.v:1381]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_1' (69#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_4' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_4.v:10]
	Parameter ap_ST_fsm_state1 bound to: 15'b000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 15'b000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 15'b000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 15'b000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 15'b000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 15'b000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 15'b000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 15'b000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 15'b000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 15'b000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 15'b000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 15'b000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 15'b001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 15'b010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 15'b100000000000000 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_4.v:798]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_4' (70#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_4.v:10]
INFO: [Synth 8-6155] done synthesizing module 'network' (71#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/network.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_network_0_0' (72#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_network_0_0/synth/design_1_network_0_0.v:58]
WARNING: [Synth 8-3331] design pointwise_conv2d_fix_1_SeparableConv2D_1_w_s has unconnected port reset
WARNING: [Synth 8-3331] design pointwise_conv2d_fix_1_SeparableConv2D_1_b_s has unconnected port reset
WARNING: [Synth 8-3331] design pointwise_conv2d_fix_2_SeparableConv2D_2_w_s has unconnected port reset
WARNING: [Synth 8-3331] design pointwise_conv2d_fix_2_SeparableConv2D_2_b_s has unconnected port reset
WARNING: [Synth 8-3331] design pointwise_conv2d_fix_SeparableConv2D_0_w_s has unconnected port reset
WARNING: [Synth 8-3331] design pointwise_conv2d_fix_SeparableConv2D_0_b_s has unconnected port reset
WARNING: [Synth 8-3331] design pointwise_conv2d_fix_3_SeparableConv2D_3_w_s has unconnected port reset
WARNING: [Synth 8-3331] design pointwise_conv2d_fix_3_SeparableConv2D_3_b_s has unconnected port reset
WARNING: [Synth 8-3331] design max_pooling2d_fix16 has unconnected port output_depth[5]
WARNING: [Synth 8-3331] design up_sampling2d_fix16 has unconnected port output_depth[5]
WARNING: [Synth 8-3331] design network_sig_buffer_user_V has unconnected port reset
WARNING: [Synth 8-3331] design network_sig_buffer_keep_V has unconnected port reset
WARNING: [Synth 8-3331] design network_MemBank_Out has unconnected port reset
WARNING: [Synth 8-3331] design network_MemBank_B has unconnected port reset
WARNING: [Synth 8-3331] design network_MemBank_A has unconnected port reset
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[15]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[14]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[13]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[12]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[11]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[10]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[9]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[8]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[6]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[5]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[4]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[3]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[2]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WSTRB[3]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WSTRB[2]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WSTRB[1]
WARNING: [Synth 8-3331] design network_SeparableConv2D_4_w_s has unconnected port reset
WARNING: [Synth 8-3331] design network_SeparableConv2D_1_b_1 has unconnected port reset
WARNING: [Synth 8-3331] design network_SeparableConv2D_3_w_1 has unconnected port reset
WARNING: [Synth 8-3331] design network_SeparableConv2D_2_b_1 has unconnected port reset
WARNING: [Synth 8-3331] design network_SeparableConv2D_2_w_1 has unconnected port reset
WARNING: [Synth 8-3331] design network_SeparableConv2D_1_w_1 has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1956.449 ; gain = 311.340 ; free physical = 3710 ; free virtual = 9635
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1974.262 ; gain = 329.152 ; free physical = 3736 ; free virtual = 9661
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1974.262 ; gain = 329.152 ; free physical = 3736 ; free virtual = 9661
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_network_0_0/constraints/network_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_network_0_0/constraints/network_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_network_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_network_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2152.809 ; gain = 0.000 ; free physical = 3501 ; free virtual = 9428
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2163.715 ; gain = 10.906 ; free physical = 3491 ; free virtual = 9418
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2163.715 ; gain = 518.605 ; free physical = 3416 ; free virtual = 9344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2163.715 ; gain = 518.605 ; free physical = 3416 ; free virtual = 9344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_network_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2163.715 ; gain = 518.605 ; free physical = 3416 ; free virtual = 9344
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-7031] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-7031] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'network_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'network_AXILiteS_s_axi'
INFO: [Synth 8-4471] merging register 'input_height_cast1_reg_6384_reg[15:7]' into 'input_width_cast2_reg_6366_reg[15:7]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:5533]
INFO: [Synth 8-4471] merging register 'input_depth_cast_reg_6402_reg[15:7]' into 'input_width_cast2_reg_6366_reg[15:7]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:5513]
INFO: [Synth 8-4471] merging register 'p_cast4_reg_6460_reg[15:5]' into 'zext_ln13_reg_6408_reg[15:5]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:5517]
INFO: [Synth 8-4471] merging register 'p_cast3_reg_6473_reg[15:5]' into 'zext_ln13_reg_6408_reg[15:5]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:4625]
INFO: [Synth 8-4471] merging register 'zext_ln21_reg_6505_reg[15:10]' into 'zext_ln13_4_reg_6487_reg[15:10]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:4691]
INFO: [Synth 8-4471] merging register 'zext_ln13_8_reg_6511_reg[15:10]' into 'zext_ln13_4_reg_6487_reg[15:10]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:4597]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_4_reg_6638_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2655]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_5_reg_6652_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2724]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_3_reg_6624_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2594]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_2_reg_6610_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2525]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_1_reg_6596_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2463]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_reg_6582_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2969]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_47_reg_7526_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2642]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_46_reg_7512_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2635]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_45_reg_7498_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2628]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_44_reg_7484_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2621]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_43_reg_7470_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2614]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_42_reg_7456_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2607]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln40_1_reg_7585_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2976]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln18_1_reg_6529_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2045]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln40_5_reg_8691_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2983]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln18_12_reg_7636_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2008]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_96_reg_8632_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2956]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_53_reg_7745_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2683]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_54_reg_7759_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2690]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_52_reg_7731_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2676]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_51_reg_7717_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2669]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_50_reg_7703_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2662]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_49_reg_7689_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2648]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_40_reg_7377_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2601]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_33_reg_7232_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2553]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_32_reg_7218_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2546]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_31_reg_7204_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2539]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_30_reg_7190_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2532]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_29_reg_7176_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2518]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_28_reg_7162_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2511]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_26_reg_7087_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2505]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_25_reg_7073_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2498]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_24_reg_7059_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2491]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_23_reg_7045_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2484]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_22_reg_7031_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2477]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_21_reg_7017_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2470]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_19_reg_6942_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2457]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_18_reg_6928_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2450]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_17_reg_6914_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2443]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_16_reg_6900_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2436]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_15_reg_6886_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2429]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_14_reg_6872_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2422]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_12_reg_6797_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2416]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_11_reg_6783_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2409]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_10_reg_6769_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2402]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_9_reg_6755_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2962]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_8_reg_6741_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2914]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_7_reg_6727_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2846]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_89_reg_8484_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2908]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_88_reg_8470_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2901]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_87_reg_8456_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2894]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_86_reg_8442_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2887]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_85_reg_8428_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2880]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_84_reg_8414_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2873]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_82_reg_8339_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2867]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_81_reg_8325_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2860]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_80_reg_8311_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2853]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_79_reg_8297_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2839]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_78_reg_8283_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2832]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_77_reg_8269_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2825]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_75_reg_8194_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2819]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_74_reg_8180_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2812]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_73_reg_8166_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2805]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_72_reg_8152_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2798]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_71_reg_8138_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2791]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_70_reg_8124_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2784]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_68_reg_8049_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2778]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_67_reg_8035_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2771]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_66_reg_8021_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2764]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_65_reg_8007_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2757]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_64_reg_7993_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2750]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_63_reg_7979_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2743]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_61_reg_7904_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2737]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_60_reg_7890_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2730]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_59_reg_7876_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2717]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_58_reg_7862_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2710]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_57_reg_7848_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2703]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_56_reg_7834_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2696]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_95_reg_8618_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2949]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_94_reg_8604_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2942]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_93_reg_8590_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2935]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_92_reg_8576_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2928]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_91_reg_8562_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2921]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_39_reg_7363_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2587]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_38_reg_7349_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2580]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_37_reg_7335_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2573]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_36_reg_7321_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2566]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_35_reg_7307_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/padding2d_fix16.v:2559]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln19_1_cast_reg_3782_reg[5:0]' into 'output_height_cast_reg_3766_reg[5:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1458]
INFO: [Synth 8-4471] merging register 'output_width_cast_reg_3713_reg[5:0]' into 'empty_18_reg_3803_reg[5:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1457]
INFO: [Synth 8-4471] merging register 'output_height_cast_reg_3766_reg[15:6]' into 'output_width_cast_reg_3713_reg[15:6]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:2784]
INFO: [Synth 8-4471] merging register 'zext_ln19_1_cast_reg_3782_reg[9:6]' into 'zext_ln19_reg_3777_reg[8:5]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:3008]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1724]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1722]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1720]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1718]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1716]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1714]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1712]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1710]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1708]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1706]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1704]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1702]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1700]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1698]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1696]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1694]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1692]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1690]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1688]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1686]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1684]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1682]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1680]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1678]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1676]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1674]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1672]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1670]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1668]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1666]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1664]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1662]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1660]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1658]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1656]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1654]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1652]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1650]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1648]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1646]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1644]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1642]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1640]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1638]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1636]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1634]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1632]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1630]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1836]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1834]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1832]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1830]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1828]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln19_97_reg_4704_reg' and it is trimmed from '21' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1405]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp5_6_0_cast_reg_4606_reg' and it is trimmed from '21' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1594]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp3_6_0_cast_reg_4595_reg' and it is trimmed from '19' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1593]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln17_42_reg_4626_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1369]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln17_43_reg_4640_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1376]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln17_44_reg_4654_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1383]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln17_45_reg_4668_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1390]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln17_46_reg_4682_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1397]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp3_5_0_cast_reg_4473_reg' and it is trimmed from '19' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1586]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp3_4_0_cast_reg_4350_reg' and it is trimmed from '19' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1579]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp3_3_0_cast_reg_4227_reg' and it is trimmed from '19' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1572]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp3_2_0_cast_reg_4104_reg' and it is trimmed from '19' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/up_sampling2d_fix16.v:1565]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln36_1_cast_cas_reg_1968_reg[5:0]' into 'output_width_cast_reg_1943_reg[5:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_2.v:1153]
INFO: [Synth 8-4471] merging register 'tmp7_0_cast_reg_2090_reg[16:15]' into 'zext_ln28_reg_1951_reg[8:7]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_2.v:1686]
INFO: [Synth 8-4471] merging register 'add_ln28_27_reg_2369_reg[0:0]' into 'tmp5_0_2_0_cast_reg_2078_reg[16:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_2.v:1584]
INFO: [Synth 8-4471] merging register 'add_ln28_56_reg_2531_reg[1:0]' into 'zext_ln28_reg_1951_reg[8:7]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_2.v:1650]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_2.v:1290]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_2.v:1288]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_2.v:1286]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_2.v:1284]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_2.v:1282]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_2.v:1280]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_2.v:1278]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_2.v:1276]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_2.v:1274]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_2.v:1272]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_2.v:1320]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_2.v:1318]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_2.v:1316]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_2.v:1314]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_2.v:1312]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_2.v:1310]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_2.v:1308]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_2.v:1306]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_2.v:1304]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_2.v:1302]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_2.v:1396]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_2.v:1394]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_2.v:1418]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_2.v:1416]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_2.v:1414]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln19_cast_reg_1960_reg[4:0]' into 'output_width_cast_reg_1935_reg[4:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_1.v:1151]
INFO: [Synth 8-4471] merging register 'kernel_0_addr_reg_1993_reg[6:6]' into 'zext_ln28_reg_1943_reg[6:6]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_1.v:2071]
INFO: [Synth 8-4471] merging register 'tmp5_0_1_0_cast_reg_2058_reg[16:13]' into 'tmp5_0_0_0_cast_reg_2046_reg[16:13]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_1.v:1541]
INFO: [Synth 8-4471] merging register 'tmp5_0_2_0_cast_reg_2070_reg[16:13]' into 'tmp5_0_0_0_cast_reg_2046_reg[16:13]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_1.v:1545]
INFO: [Synth 8-4471] merging register 'add_ln28_98_reg_2361_reg[0:0]' into 'zext_ln28_reg_1943_reg[6:6]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_1.v:1541]
INFO: [Synth 8-4471] merging register 'add_ln28_127_reg_2523_reg[1:0]' into 'zext_ln36_5_reg_1955_reg[6:5]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_1.v:1601]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_1.v:1289]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_1.v:1287]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_1.v:1285]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_1.v:1283]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_1.v:1281]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_1.v:1279]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_1.v:1277]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_1.v:1275]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_1.v:1273]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_1.v:1271]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_1.v:1319]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_1.v:1317]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_1.v:1315]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_1.v:1313]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_1.v:1311]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_1.v:1309]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_1.v:1307]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_1.v:1305]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_1.v:1303]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_1.v:1301]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_1.v:1395]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_1.v:1393]
INFO: [Common 17-14] Message 'Synth 8-5818' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln32_1_cast_cas_reg_1636_reg[5:0]' into 'output_width_cast_reg_1609_reg[5:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:668]
INFO: [Synth 8-4471] merging register 'zext_ln32_reg_1631_reg[7:6]' into 'zext_ln26_reg_1620_reg[8:7]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:1231]
INFO: [Synth 8-4471] merging register 'tmp5_0_0_0_cast_reg_1677_reg[17:16]' into 'zext_ln26_reg_1620_reg[8:7]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:1067]
INFO: [Synth 8-4471] merging register 'tmp5_0_1_0_cast_reg_1695_reg[17:16]' into 'zext_ln26_reg_1620_reg[8:7]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:1069]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
DSP Debug: swapped A/B pins for adder 0x30e31a70
INFO: [Synth 8-4471] merging register 'tmp5_0_1_0_reg_1904_reg[0:0]' into 'tmp5_0_0_0_reg_1892_reg[0:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix.v:1285]
INFO: [Synth 8-4471] merging register 'tmp5_0_2_0_reg_1916_reg[0:0]' into 'tmp5_0_0_0_reg_1892_reg[0:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix.v:1289]
INFO: [Synth 8-4471] merging register 'add_ln28_18_reg_2035_reg[0:0]' into 'tmp5_0_0_0_reg_1892_reg[0:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix.v:1769]
INFO: [Synth 8-4471] merging register 'add_ln36_1_reg_2122_reg[0:0]' into 'or_ln28_reg_1950_reg[0:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix.v:1639]
INFO: [Synth 8-4471] merging register 'add_ln36_3_reg_2132_reg[1:0]' into 'or_ln28_2_reg_2060_reg[1:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix.v:1643]
INFO: [Synth 8-4471] merging register 'add_ln28_59_reg_2233_reg[0:0]' into 'tmp5_0_0_0_reg_1892_reg[0:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix.v:1593]
INFO: [Synth 8-4471] merging register 'add_ln28_60_reg_2238_reg[0:0]' into 'or_ln28_reg_1950_reg[0:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix.v:1595]
INFO: [Synth 8-4471] merging register 'add_ln28_62_reg_2243_reg[0:0]' into 'tmp5_0_0_0_reg_1892_reg[0:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix.v:1755]
INFO: [Synth 8-4471] merging register 'add_ln28_63_reg_2248_reg[0:0]' into 'or_ln28_reg_1950_reg[0:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix.v:1757]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-7031] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-4471] merging register 'sub_ln23_reg_7875_reg[0:0]' into 'zext_ln16_reg_7831_reg[12:12]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_3.v:1413]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-7031] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram2" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram2" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram3" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram3" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram4" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram4" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram5" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram5" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram6" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram6" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram7" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-4471] merging register 'sub_ln23_reg_6220_reg[0:0]' into 'zext_ln16_reg_6044_reg[11:11]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/pointwise_conv2d_fix_1.v:1181]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'network_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'network_AXILiteS_s_axi'
INFO: [Synth 8-3971] The signal "network_MemBank_B_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2163.715 ; gain = 518.605 ; free physical = 4319 ; free virtual = 10247
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/grp_depthwise_conv2d_fix_2_fu_478/network_mul_mul_16s_16s_30_1_1_U84' (network_mul_mul_16s_16s_30_1_1) to 'inst/grp_depthwise_conv2d_fix_2_fu_478/network_mul_mul_16s_16s_30_1_1_U93'
INFO: [Synth 8-223] decloning instance 'inst/grp_depthwise_conv2d_fix_2_fu_478/network_mul_mul_16s_16s_30_1_1_U88' (network_mul_mul_16s_16s_30_1_1) to 'inst/grp_depthwise_conv2d_fix_2_fu_478/network_mul_mul_16s_16s_30_1_1_U97'
INFO: [Synth 8-223] decloning instance 'inst/grp_depthwise_conv2d_fix_1_fu_502/network_mul_mul_16s_16s_30_1_1_U133' (network_mul_mul_16s_16s_30_1_1) to 'inst/grp_depthwise_conv2d_fix_1_fu_502/network_mul_mul_16s_16s_30_1_1_U142'
INFO: [Synth 8-223] decloning instance 'inst/grp_depthwise_conv2d_fix_1_fu_502/network_mul_mul_16s_16s_30_1_1_U137' (network_mul_mul_16s_16s_30_1_1) to 'inst/grp_depthwise_conv2d_fix_1_fu_502/network_mul_mul_16s_16s_30_1_1_U146'
INFO: [Synth 8-223] decloning instance 'inst/grp_depthwise_conv2d_fix_fu_547/network_mul_mul_16s_15s_30_1_1_U6' (network_mul_mul_16s_15s_30_1_1) to 'inst/grp_depthwise_conv2d_fix_fu_547/network_mul_mul_16s_15s_30_1_1_U25'
INFO: [Synth 8-223] decloning instance 'inst/grp_depthwise_conv2d_fix_fu_547/network_mul_mul_16s_15s_30_1_1_U7' (network_mul_mul_16s_15s_30_1_1) to 'inst/grp_depthwise_conv2d_fix_fu_547/network_mul_mul_16s_15s_30_1_1_U26'
INFO: [Synth 8-223] decloning instance 'inst/grp_depthwise_conv2d_fix_fu_547/network_mul_mul_16s_15s_30_1_1_U10' (network_mul_mul_16s_15s_30_1_1) to 'inst/grp_depthwise_conv2d_fix_fu_547/network_mul_mul_16s_15s_30_1_1_U30'
INFO: [Synth 8-223] decloning instance 'inst/grp_depthwise_conv2d_fix_fu_547/network_mul_mul_16s_12ns_28_1_1_U8' (network_mul_mul_16s_12ns_28_1_1) to 'inst/grp_depthwise_conv2d_fix_fu_547/network_mul_mul_16s_12ns_28_1_1_U20'
INFO: [Synth 8-223] decloning instance 'inst/grp_depthwise_conv2d_fix_fu_547/network_mul_mul_16s_12ns_28_1_1_U27' (network_mul_mul_16s_12ns_28_1_1) to 'inst/grp_depthwise_conv2d_fix_fu_547/network_mul_mul_16s_12ns_28_1_1_U37'
INFO: [Synth 8-223] decloning instance 'inst/grp_depthwise_conv2d_fix_fu_547/network_mul_mul_16s_11s_27_1_1_U11' (network_mul_mul_16s_11s_27_1_1) to 'inst/grp_depthwise_conv2d_fix_fu_547/network_mul_mul_16s_11s_27_1_1_U19'
INFO: [Synth 8-223] decloning instance 'inst/grp_depthwise_conv2d_fix_fu_547/network_mul_mul_16s_11s_27_1_1_U11' (network_mul_mul_16s_11s_27_1_1) to 'inst/grp_depthwise_conv2d_fix_fu_547/network_mul_mul_16s_11s_27_1_1_U31'
INFO: [Synth 8-223] decloning instance 'inst/grp_depthwise_conv2d_fix_fu_547/network_mul_mul_16s_13ns_29_1_1_U29' (network_mul_mul_16s_13ns_29_1_1) to 'inst/grp_depthwise_conv2d_fix_fu_547/network_mul_mul_16s_13ns_29_1_1_U40'
INFO: [Synth 8-223] decloning instance 'inst/grp_depthwise_conv2d_fix_fu_547/network_mul_mul_16s_13s_29_1_1_U15' (network_mul_mul_16s_13s_29_1_1) to 'inst/grp_depthwise_conv2d_fix_fu_547/network_mul_mul_16s_13s_29_1_1_U24'
INFO: [Synth 8-223] decloning instance 'inst/grp_depthwise_conv2d_fix_fu_547/network_mul_mul_16s_13s_29_1_1_U34' (network_mul_mul_16s_13s_29_1_1) to 'inst/grp_depthwise_conv2d_fix_fu_547/network_mul_mul_16s_13s_29_1_1_U41'

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |padding2d_fix16__GB0 |           1|     27882|
|2     |padding2d_fix16__GB1 |           1|      5034|
|3     |padding2d_fix16__GB2 |           1|     12247|
|4     |network__GCB0        |           1|     32530|
|5     |network__GCB1        |           1|     19847|
|6     |network__GCB2        |           1|        17|
|7     |network__GCB3        |           1|     15392|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     22 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 313   
	   3 Input     16 Bit       Adders := 28    
	   6 Input     16 Bit       Adders := 2     
	   4 Input     16 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 163   
	   2 Input     13 Bit       Adders := 7     
	   2 Input     12 Bit       Adders := 11    
	   3 Input     11 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 29    
	   2 Input     10 Bit       Adders := 15    
	   3 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 13    
	   3 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 11    
	   2 Input      7 Bit       Adders := 19    
	   3 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 11    
	   2 Input      5 Bit       Adders := 15    
	   2 Input      4 Bit       Adders := 13    
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      5 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               59 Bit    Registers := 1     
	               45 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               30 Bit    Registers := 12    
	               21 Bit    Registers := 2     
	               17 Bit    Registers := 19    
	               16 Bit    Registers := 361   
	               15 Bit    Registers := 38    
	               14 Bit    Registers := 218   
	               13 Bit    Registers := 10    
	               12 Bit    Registers := 9     
	               11 Bit    Registers := 12    
	               10 Bit    Registers := 18    
	                9 Bit    Registers := 22    
	                8 Bit    Registers := 13    
	                7 Bit    Registers := 52    
	                6 Bit    Registers := 19    
	                5 Bit    Registers := 44    
	                4 Bit    Registers := 26    
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 37    
	                1 Bit    Registers := 258   
+---RAMs : 
	             225K Bit         RAMs := 2     
	              12K Bit         RAMs := 1     
	               1K Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 26    
+---Muxes : 
	   2 Input    137 Bit        Muxes := 2     
	   2 Input    136 Bit        Muxes := 2     
	   2 Input    134 Bit        Muxes := 5     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input    127 Bit        Muxes := 2     
	   3 Input    127 Bit        Muxes := 5     
	   2 Input    125 Bit        Muxes := 5     
	   2 Input    118 Bit        Muxes := 1     
	   2 Input    116 Bit        Muxes := 5     
	   2 Input    109 Bit        Muxes := 1     
	   2 Input    107 Bit        Muxes := 5     
	   2 Input    100 Bit        Muxes := 1     
	   2 Input     98 Bit        Muxes := 5     
	   2 Input     91 Bit        Muxes := 1     
	   2 Input     89 Bit        Muxes := 5     
	   2 Input     82 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 5     
	   2 Input     73 Bit        Muxes := 1     
	   3 Input     71 Bit        Muxes := 1     
	   2 Input     70 Bit        Muxes := 1     
	   2 Input     69 Bit        Muxes := 1     
	   2 Input     68 Bit        Muxes := 2     
	   2 Input     66 Bit        Muxes := 5     
	   2 Input     60 Bit        Muxes := 1     
	   3 Input     59 Bit        Muxes := 5     
	   2 Input     59 Bit        Muxes := 3     
	   2 Input     58 Bit        Muxes := 5     
	   2 Input     57 Bit        Muxes := 5     
	   3 Input     52 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 7     
	   3 Input     50 Bit        Muxes := 5     
	   2 Input     48 Bit        Muxes := 5     
	   2 Input     45 Bit        Muxes := 1     
	   3 Input     44 Bit        Muxes := 1     
	   3 Input     42 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 5     
	   2 Input     41 Bit        Muxes := 2     
	   2 Input     39 Bit        Muxes := 6     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 5     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  33 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 5     
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 6     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 5     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 6     
	  22 Input     21 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 7     
	   2 Input     17 Bit        Muxes := 20    
	  18 Input     17 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 197   
	  17 Input     16 Bit        Muxes := 1     
	  16 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 11    
	   2 Input     14 Bit        Muxes := 71    
	   2 Input     13 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 7     
	   2 Input     11 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 15    
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 13    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 51    
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 118   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module padding2d_fix16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 188   
	   2 Input     14 Bit       Adders := 90    
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 130   
	               14 Bit    Registers := 88    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 111   
+---Muxes : 
	   2 Input    137 Bit        Muxes := 2     
	   2 Input    136 Bit        Muxes := 2     
	   2 Input    134 Bit        Muxes := 5     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input    127 Bit        Muxes := 2     
	   3 Input    127 Bit        Muxes := 5     
	   2 Input    125 Bit        Muxes := 5     
	   2 Input    118 Bit        Muxes := 1     
	   2 Input    116 Bit        Muxes := 5     
	   2 Input    109 Bit        Muxes := 1     
	   2 Input    107 Bit        Muxes := 5     
	   2 Input    100 Bit        Muxes := 1     
	   2 Input     98 Bit        Muxes := 5     
	   2 Input     91 Bit        Muxes := 1     
	   2 Input     89 Bit        Muxes := 5     
	   2 Input     82 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 5     
	   2 Input     73 Bit        Muxes := 1     
	   3 Input     71 Bit        Muxes := 1     
	   2 Input     70 Bit        Muxes := 1     
	   2 Input     69 Bit        Muxes := 1     
	   2 Input     68 Bit        Muxes := 2     
	   2 Input     66 Bit        Muxes := 5     
	   2 Input     60 Bit        Muxes := 1     
	   3 Input     59 Bit        Muxes := 5     
	   2 Input     59 Bit        Muxes := 2     
	   2 Input     57 Bit        Muxes := 5     
	   2 Input     50 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 5     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 37    
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 35    
Module network_SeparableConv2D_1_b_1_rom__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module network_SeparableConv2D_1_w_1_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module network_SeparableConv2D_2_b_1_rom__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module network_SeparableConv2D_2_w_1_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module network_SeparableConv2D_2_b_1_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module network_SeparableConv2D_3_w_1_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module network_SeparableConv2D_1_b_1_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module network_SeparableConv2D_4_w_s_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module network_MemBank_A_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	             225K Bit         RAMs := 1     
Module network_MemBank_B_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	             225K Bit         RAMs := 1     
Module network_MemBank_Out_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
Module network_sig_buffer_keep_V_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module network_sig_buffer_keep_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module network_sig_buffer_user_V_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module network_sig_buffer_user_V_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module network_sig_buffer_user_V_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module network_sig_buffer_user_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module depthwise_conv2d_fix_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 8     
	   6 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 9     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 6     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 55    
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	  22 Input     21 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 19    
	   2 Input     14 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module depthwise_conv2d_fix_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 8     
	   6 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 7     
	   2 Input      7 Bit       Adders := 12    
	   3 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 6     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 55    
	               14 Bit    Registers := 6     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 12    
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	  22 Input     21 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 19    
	   2 Input     14 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module max_pooling2d_fix16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 7     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               14 Bit    Registers := 45    
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 29    
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  33 Input     32 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 22    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module depthwise_conv2d_fix 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     16 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 6     
	   3 Input     16 Bit       Adders := 7     
	   3 Input     11 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 20    
	   3 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 8     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 24    
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 5     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	  17 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 10    
	   2 Input     14 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module pointwise_conv2d_fix_4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     22 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 5     
	   2 Input     14 Bit       Adders := 6     
	   2 Input     13 Bit       Adders := 6     
	   2 Input     12 Bit       Adders := 3     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 11    
	               15 Bit    Registers := 1     
	               11 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	  16 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module up_sampling2d_fix16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 55    
	   2 Input     14 Bit       Adders := 45    
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               59 Bit    Registers := 1     
	               16 Bit    Registers := 14    
	               14 Bit    Registers := 56    
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 48    
+---Muxes : 
	   2 Input     59 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 5     
	   3 Input     52 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 6     
	   3 Input     50 Bit        Muxes := 5     
	   2 Input     42 Bit        Muxes := 5     
	   2 Input     34 Bit        Muxes := 5     
	   2 Input     26 Bit        Muxes := 5     
	   2 Input     18 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 15    
+---ROMs : 
	                              ROMs := 15    
Module pointwise_conv2d_fix_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 9     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 7     
	   2 Input     11 Bit       Adders := 7     
	   2 Input     10 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 16    
	               16 Bit    Registers := 12    
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  18 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 13    
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module pointwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 3     
Module pointwise_conv2d_fix_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 13    
	   2 Input     14 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 16    
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 3     
	  18 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 28    
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 15    
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module pointwise_conv2d_fix_SeparableConv2D_0_w_s_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 2     
Module pointwise_conv2d_fix 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 13    
	   2 Input     14 Bit       Adders := 5     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 13    
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 7     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 3     
	  18 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 29    
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 9     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 3     
Module pointwise_conv2d_fix_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 13    
	   2 Input     14 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 16    
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 6     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 7     
	  18 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     15 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 10    
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module network_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module network 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               45 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               10 Bit    Registers := 3     
	                2 Bit    Registers := 22    
	                1 Bit    Registers := 63    
+---Muxes : 
	   2 Input     45 Bit        Muxes := 1     
	   3 Input     44 Bit        Muxes := 1     
	   3 Input     42 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 9     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 40    
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 38    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_439i_5_5/input_width_cast2_reg_6366_reg[5]' (FDE) to 'inst/grp_padding2d_fix16_fu_439i_5_5/input_width_cast2_reg_6366_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_439i_5_5/input_width_cast2_reg_6366_reg[7]' (FD) to 'inst/grp_padding2d_fix16_fu_439i_5_5/input_width_cast2_reg_6366_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_439i_5_5/input_width_cast2_reg_6366_reg[8]' (FD) to 'inst/grp_padding2d_fix16_fu_439i_5_5/input_width_cast2_reg_6366_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_439i_5_5/input_width_cast2_reg_6366_reg[9]' (FD) to 'inst/grp_padding2d_fix16_fu_439i_5_5/input_width_cast2_reg_6366_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_439i_5_5/input_width_cast2_reg_6366_reg[10]' (FD) to 'inst/grp_padding2d_fix16_fu_439i_5_5/input_width_cast2_reg_6366_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_439i_5_5/input_width_cast2_reg_6366_reg[11]' (FD) to 'inst/grp_padding2d_fix16_fu_439i_5_5/input_width_cast2_reg_6366_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_439i_5_5/input_width_cast2_reg_6366_reg[12]' (FD) to 'inst/grp_padding2d_fix16_fu_439i_5_5/input_width_cast2_reg_6366_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_439i_5_5/input_width_cast2_reg_6366_reg[13]' (FD) to 'inst/grp_padding2d_fix16_fu_439i_5_5/input_width_cast2_reg_6366_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_439i_5_5/input_width_cast2_reg_6366_reg[14]' (FD) to 'inst/grp_padding2d_fix16_fu_439i_5_5/input_width_cast2_reg_6366_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_439i_5_5/input_width_cast2_reg_6366_reg[15]' (FD) to 'inst/grp_padding2d_fix16_fu_439i_5_5/zext_ln13_reg_6408_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_439i_5_5/zext_ln13_reg_6408_reg[5]' (FD) to 'inst/grp_padding2d_fix16_fu_439i_5_5/zext_ln13_reg_6408_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_439i_5_5/zext_ln13_reg_6408_reg[6]' (FD) to 'inst/grp_padding2d_fix16_fu_439i_5_5/zext_ln13_reg_6408_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_439i_5_5/zext_ln13_reg_6408_reg[7]' (FD) to 'inst/grp_padding2d_fix16_fu_439i_5_5/zext_ln13_reg_6408_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_439i_5_5/zext_ln13_reg_6408_reg[8]' (FD) to 'inst/grp_padding2d_fix16_fu_439i_5_5/zext_ln13_reg_6408_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_439i_5_5/zext_ln13_reg_6408_reg[9]' (FD) to 'inst/grp_padding2d_fix16_fu_439i_5_5/zext_ln13_reg_6408_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_439i_5_5/zext_ln13_reg_6408_reg[10]' (FD) to 'inst/grp_padding2d_fix16_fu_439i_5_5/zext_ln13_reg_6408_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_439i_5_5/zext_ln13_reg_6408_reg[11]' (FD) to 'inst/grp_padding2d_fix16_fu_439i_5_5/zext_ln13_reg_6408_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_439i_5_5/zext_ln13_reg_6408_reg[12]' (FD) to 'inst/grp_padding2d_fix16_fu_439i_5_5/zext_ln13_reg_6408_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_439i_5_5/zext_ln13_reg_6408_reg[13]' (FD) to 'inst/grp_padding2d_fix16_fu_439i_5_5/zext_ln13_reg_6408_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_439i_5_5/zext_ln13_reg_6408_reg[14]' (FD) to 'inst/grp_padding2d_fix16_fu_439i_5_5/zext_ln13_reg_6408_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_439i_5_5/zext_ln13_reg_6408_reg[15]' (FD) to 'inst/grp_padding2d_fix16_fu_439i_5_5/zext_ln13_4_reg_6487_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_439i_5_5/zext_ln13_4_reg_6487_reg[10]' (FD) to 'inst/grp_padding2d_fix16_fu_439i_5_5/zext_ln13_4_reg_6487_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_439i_5_5/zext_ln13_4_reg_6487_reg[11]' (FD) to 'inst/grp_padding2d_fix16_fu_439i_5_5/zext_ln13_4_reg_6487_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_439i_5_5/zext_ln13_4_reg_6487_reg[12]' (FD) to 'inst/grp_padding2d_fix16_fu_439i_5_5/zext_ln13_4_reg_6487_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_439i_5_5/zext_ln13_4_reg_6487_reg[13]' (FD) to 'inst/grp_padding2d_fix16_fu_439i_5_5/zext_ln13_4_reg_6487_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_439i_5_5/zext_ln13_4_reg_6487_reg[14]' (FD) to 'inst/grp_padding2d_fix16_fu_439i_5_5/zext_ln13_4_reg_6487_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_fu_439i_5_5/\zext_ln13_4_reg_6487_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_padding2d_fix16_fu_439i_5_5/\input_width_cast2_reg_6366_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_fu_439i_5_5/\input_width_cast2_reg_6366_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln13_3_reg_6454_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln13_3_reg_6454_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1_3/\depth_0_0_reg_1970_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1_0/\i2_0_1_0_reg_2579_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1_0/\i2_0_1_0_reg_2579_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1_4/\i_0_0_0_reg_1993_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1_4/\i_0_0_0_reg_1993_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1_1/\i_0_1_0_reg_2299_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1_1/\i_0_1_0_reg_2299_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1_2/\i2_0_0_0_reg_2277_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1_2/\i2_0_0_0_reg_2277_reg[1] )
INFO: [Synth 8-3886] merging instance 'input_height_cast1_reg_6384_reg[5]' (FDE) to 'input_height_cast1_reg_6384_reg[6]'
INFO: [Synth 8-5544] ROM "data211" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'output_width_cast_reg_1943_reg[5:0]' into 'output_width_cast_reg_1943_reg[5:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_2.v:1151]
INFO: [Synth 8-4471] merging register 'output_width_cast_reg_1943_reg[5:0]' into 'output_width_cast_reg_1943_reg[5:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_2.v:1151]
INFO: [Synth 8-4471] merging register 'zext_ln36_1_reg_1956_reg[6:0]' into 'zext_ln36_1_reg_1956_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_2.v:1154]
INFO: [Synth 8-4471] merging register 'zext_ln36_1_reg_1956_reg[6:0]' into 'zext_ln36_1_reg_1956_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_2.v:1154]
INFO: [Synth 8-4471] merging register 'zext_ln36_1_reg_1956_reg[6:0]' into 'zext_ln36_1_reg_1956_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_2.v:1154]
INFO: [Synth 8-4471] merging register 'zext_ln36_1_reg_1956_reg[6:0]' into 'zext_ln36_1_reg_1956_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_2.v:1154]
INFO: [Synth 8-4471] merging register 'tmp7_0_cast_reg_2090_reg[13:0]' into 'tmp7_0_cast_reg_2090_reg[13:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_2.v:1220]
INFO: [Synth 8-4471] merging register 'tmp5_0_2_0_cast_reg_2078_reg[13:0]' into 'tmp5_0_2_0_cast_reg_2078_reg[13:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_2.v:1219]
INFO: [Synth 8-4471] merging register 'tmp5_0_2_0_cast_reg_2078_reg[13:0]' into 'tmp5_0_2_0_cast_reg_2078_reg[13:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_2.v:1219]
DSP Report: Generating DSP tmp5_0_2_0_cast_reg_2078_reg, operation Mode is: (A*B2)'.
DSP Report: register zext_ln36_1_reg_1956_reg is absorbed into DSP tmp5_0_2_0_cast_reg_2078_reg.
DSP Report: register tmp5_0_2_0_cast_reg_2078_reg is absorbed into DSP tmp5_0_2_0_cast_reg_2078_reg.
DSP Report: operator tmp5_0_2_0_fu_732_p2 is absorbed into DSP tmp5_0_2_0_cast_reg_2078_reg.
DSP Report: Generating DSP tmp5_0_0_0_cast_reg_2054_reg, operation Mode is: (A*B2)'.
DSP Report: register zext_ln36_1_reg_1956_reg is absorbed into DSP tmp5_0_0_0_cast_reg_2054_reg.
DSP Report: register tmp5_0_0_0_cast_reg_2054_reg is absorbed into DSP tmp5_0_0_0_cast_reg_2054_reg.
DSP Report: operator tmp5_0_0_0_fu_694_p2 is absorbed into DSP tmp5_0_0_0_cast_reg_2054_reg.
DSP Report: Generating DSP tmp5_0_1_0_cast_reg_2066_reg, operation Mode is: (A*B2)'.
DSP Report: register zext_ln36_1_reg_1956_reg is absorbed into DSP tmp5_0_1_0_cast_reg_2066_reg.
DSP Report: register tmp5_0_1_0_cast_reg_2066_reg is absorbed into DSP tmp5_0_1_0_cast_reg_2066_reg.
DSP Report: operator tmp5_0_1_0_fu_713_p2 is absorbed into DSP tmp5_0_1_0_cast_reg_2066_reg.
DSP Report: Generating DSP add_ln28_62_reg_2588_reg, operation Mode is: (C+(A*B2)')'.
DSP Report: register zext_ln36_1_reg_1956_reg is absorbed into DSP add_ln28_62_reg_2588_reg.
DSP Report: register add_ln28_62_reg_2588_reg is absorbed into DSP add_ln28_62_reg_2588_reg.
DSP Report: register tmp5_0_2_0_cast_reg_2078_reg is absorbed into DSP add_ln28_62_reg_2588_reg.
DSP Report: operator add_ln28_62_fu_1616_p2 is absorbed into DSP add_ln28_62_reg_2588_reg.
DSP Report: operator tmp5_0_2_0_fu_732_p2 is absorbed into DSP add_ln28_62_reg_2588_reg.
DSP Report: Generating DSP add_ln28_63_reg_2593_reg, operation Mode is: (C+(A*B2)')'.
DSP Report: register zext_ln36_1_reg_1956_reg is absorbed into DSP add_ln28_63_reg_2593_reg.
DSP Report: register add_ln28_63_reg_2593_reg is absorbed into DSP add_ln28_63_reg_2593_reg.
DSP Report: register tmp5_0_2_0_cast_reg_2078_reg is absorbed into DSP add_ln28_63_reg_2593_reg.
DSP Report: operator add_ln28_63_fu_1620_p2 is absorbed into DSP add_ln28_63_reg_2593_reg.
DSP Report: operator tmp5_0_2_0_fu_732_p2 is absorbed into DSP add_ln28_63_reg_2593_reg.
DSP Report: Generating DSP output_r_address00, operation Mode is: C+(A*B2)'.
DSP Report: register output_width_cast_reg_1943_reg is absorbed into DSP output_r_address00.
DSP Report: register tmp7_0_cast_reg_2090_reg is absorbed into DSP output_r_address00.
DSP Report: operator output_r_address00 is absorbed into DSP output_r_address00.
DSP Report: operator tmp7_0_fu_751_p2 is absorbed into DSP output_r_address00.
DSP Report: Generating DSP add_ln36_3_reg_2568_reg, operation Mode is: (C+(A*B2)')'.
DSP Report: register output_width_cast_reg_1943_reg is absorbed into DSP add_ln36_3_reg_2568_reg.
DSP Report: register add_ln36_3_reg_2568_reg is absorbed into DSP add_ln36_3_reg_2568_reg.
DSP Report: register tmp7_0_cast_reg_2090_reg is absorbed into DSP add_ln36_3_reg_2568_reg.
DSP Report: operator add_ln36_3_fu_1562_p2 is absorbed into DSP add_ln36_3_reg_2568_reg.
DSP Report: operator tmp7_0_fu_751_p2 is absorbed into DSP add_ln36_3_reg_2568_reg.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U70/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is: A*B.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U70/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U70/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U68/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is: A2*B2.
DSP Report: register input_load_199_reg_2219_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U68/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register kernel_0_load_6_reg_2224_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U68/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U68/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U68/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U69/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is: A*B.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U69/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U69/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U79/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is: A2*B.
DSP Report: register sext_ln28_17_reg_2340_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U79/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U79/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U79/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U73/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is: A''*B2.
DSP Report: register sext_ln28_14_reg_2323_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U73/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register kernel_0_load_6_reg_2224_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U73/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_13_reg_2316_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U73/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U73/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U73/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U78/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is: A2*B.
DSP Report: register sext_ln28_15_reg_2328_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U78/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U78/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U78/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP trunc_ln28_17_reg_2471_reg, operation Mode is: (A''*B'')'.
DSP Report: register input_load_195_reg_2159_reg is absorbed into DSP trunc_ln28_17_reg_2471_reg.
DSP Report: register sext_ln28_4_reg_2263_reg is absorbed into DSP trunc_ln28_17_reg_2471_reg.
DSP Report: register kernel_0_load_reg_2114_reg is absorbed into DSP trunc_ln28_17_reg_2471_reg.
DSP Report: register sext_ln28_1_reg_2239_reg is absorbed into DSP trunc_ln28_17_reg_2471_reg.
DSP Report: register trunc_ln28_17_reg_2471_reg is absorbed into DSP trunc_ln28_17_reg_2471_reg.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U80/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP trunc_ln28_17_reg_2471_reg.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U88/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is: A2*B.
DSP Report: register sext_ln28_17_reg_2340_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U88/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U88/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U88/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U91/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is: A''*B2.
DSP Report: register sext_ln28_23_reg_2460_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U91/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register kernel_0_load_6_reg_2224_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U91/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_13_reg_2316_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U91/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U91/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U91/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U96/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is: A2*B.
DSP Report: register sext_ln28_15_reg_2328_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U96/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U96/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U96/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U65/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is: A2*B2.
DSP Report: register input_load_196_reg_2179_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U65/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register kernel_0_load_3_reg_2184_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U65/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U65/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U65/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U63/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is: A2*B2.
DSP Report: register reg_491_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U63/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register kernel_0_load_1_reg_2154_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U63/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U63/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U63/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U64/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is: A2*B2.
DSP Report: register input_load_195_reg_2159_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U64/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register kernel_0_load_2_reg_2164_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U64/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U64/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U64/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U72/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is: A''*B''.
DSP Report: register input_load_197_reg_2189_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U72/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register kernel_0_load_3_reg_2184_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U72/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_8_reg_2282_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U72/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_7_reg_2275_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U72/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U72/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U72/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U74/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is: A''*B.
DSP Report: register kernel_0_load_1_reg_2154_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U74/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_3_reg_2256_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U74/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U74/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U74/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U75/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is: A''*B.
DSP Report: register kernel_0_load_2_reg_2164_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U75/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_5_reg_2268_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U75/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U75/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U75/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U90/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is: A''*B''.
DSP Report: register reg_491_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U90/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_21_reg_2449_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U90/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register kernel_0_load_3_reg_2184_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U90/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_7_reg_2275_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U90/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U90/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U90/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U92/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is: A''*B.
DSP Report: register kernel_0_load_1_reg_2154_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U92/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_3_reg_2256_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U92/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U92/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U92/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U84/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is: A''*B.
DSP Report: register kernel_0_load_2_reg_2164_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U84/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_5_reg_2268_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U84/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U84/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U84/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP trunc_ln28_3_reg_2294_reg, operation Mode is: (A2*B2)'.
DSP Report: register input_load_197_reg_2189_reg is absorbed into DSP trunc_ln28_3_reg_2294_reg.
DSP Report: register kernel_0_load_4_reg_2194_reg is absorbed into DSP trunc_ln28_3_reg_2294_reg.
DSP Report: register trunc_ln28_3_reg_2294_reg is absorbed into DSP trunc_ln28_3_reg_2294_reg.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U66/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP trunc_ln28_3_reg_2294_reg.
DSP Report: Generating DSP trunc_ln28_12_reg_2444_reg, operation Mode is: (A''*B2)'.
DSP Report: register reg_486_reg is absorbed into DSP trunc_ln28_12_reg_2444_reg.
DSP Report: register kernel_0_load_4_reg_2194_reg is absorbed into DSP trunc_ln28_12_reg_2444_reg.
DSP Report: register sext_ln28_9_reg_2287_reg is absorbed into DSP trunc_ln28_12_reg_2444_reg.
DSP Report: register trunc_ln28_12_reg_2444_reg is absorbed into DSP trunc_ln28_12_reg_2444_reg.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U76/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP trunc_ln28_12_reg_2444_reg.
DSP Report: Generating DSP trunc_ln28_22_reg_2521_reg, operation Mode is: (A''*B)'.
DSP Report: register kernel_0_load_5_reg_2214_reg is absorbed into DSP trunc_ln28_22_reg_2521_reg.
DSP Report: register sext_ln28_11_reg_2304_reg is absorbed into DSP trunc_ln28_22_reg_2521_reg.
DSP Report: register trunc_ln28_22_reg_2521_reg is absorbed into DSP trunc_ln28_22_reg_2521_reg.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U86/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP trunc_ln28_22_reg_2521_reg.
DSP Report: Generating DSP trunc_ln28_30_reg_2603_reg, operation Mode is: (A''*B)'.
DSP Report: register kernel_0_load_4_reg_2194_reg is absorbed into DSP trunc_ln28_30_reg_2603_reg.
DSP Report: register sext_ln28_9_reg_2287_reg is absorbed into DSP trunc_ln28_30_reg_2603_reg.
DSP Report: register trunc_ln28_30_reg_2603_reg is absorbed into DSP trunc_ln28_30_reg_2603_reg.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U94/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP trunc_ln28_30_reg_2603_reg.
DSP Report: Generating DSP trunc_ln28_4_reg_2311_reg, operation Mode is: (A2*B2)'.
DSP Report: register input_load_198_reg_2209_reg is absorbed into DSP trunc_ln28_4_reg_2311_reg.
DSP Report: register kernel_0_load_5_reg_2214_reg is absorbed into DSP trunc_ln28_4_reg_2311_reg.
DSP Report: register trunc_ln28_4_reg_2311_reg is absorbed into DSP trunc_ln28_4_reg_2311_reg.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U67/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP trunc_ln28_4_reg_2311_reg.
DSP Report: Generating DSP trunc_ln28_13_reg_2455_reg, operation Mode is: (A''*B2)'.
DSP Report: register reg_491_reg is absorbed into DSP trunc_ln28_13_reg_2455_reg.
DSP Report: register kernel_0_load_5_reg_2214_reg is absorbed into DSP trunc_ln28_13_reg_2455_reg.
DSP Report: register sext_ln28_11_reg_2304_reg is absorbed into DSP trunc_ln28_13_reg_2455_reg.
DSP Report: register trunc_ln28_13_reg_2455_reg is absorbed into DSP trunc_ln28_13_reg_2455_reg.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U77/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP trunc_ln28_13_reg_2455_reg.
DSP Report: Generating DSP trunc_ln28_21_reg_2516_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_491_reg is absorbed into DSP trunc_ln28_21_reg_2516_reg.
DSP Report: register sext_ln28_21_reg_2449_reg is absorbed into DSP trunc_ln28_21_reg_2516_reg.
DSP Report: register kernel_0_load_4_reg_2194_reg is absorbed into DSP trunc_ln28_21_reg_2516_reg.
DSP Report: register sext_ln28_9_reg_2287_reg is absorbed into DSP trunc_ln28_21_reg_2516_reg.
DSP Report: register trunc_ln28_21_reg_2516_reg is absorbed into DSP trunc_ln28_21_reg_2516_reg.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U85/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP trunc_ln28_21_reg_2516_reg.
DSP Report: Generating DSP trunc_ln28_31_reg_2608_reg, operation Mode is: (A''*B)'.
DSP Report: register kernel_0_load_5_reg_2214_reg is absorbed into DSP trunc_ln28_31_reg_2608_reg.
DSP Report: register sext_ln28_11_reg_2304_reg is absorbed into DSP trunc_ln28_31_reg_2608_reg.
DSP Report: register trunc_ln28_31_reg_2608_reg is absorbed into DSP trunc_ln28_31_reg_2608_reg.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U95/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP trunc_ln28_31_reg_2608_reg.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U81/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is: A''*B''.
DSP Report: register input_load_198_reg_2209_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U81/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_10_reg_2299_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U81/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register kernel_0_load_3_reg_2184_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U81/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_7_reg_2275_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U81/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U81/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U81/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U83/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is: A''*B2.
DSP Report: register sext_ln28_19_reg_2413_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U83/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register kernel_0_load_1_reg_2154_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U83/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_3_reg_2256_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U83/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U83/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U83/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U89/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is: A''*B2.
DSP Report: register sext_ln28_19_reg_2413_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U89/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register kernel_0_load_reg_2114_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U89/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_1_reg_2239_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U89/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U89/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U89/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP trunc_ln_reg_2246_reg, operation Mode is: (A2*B2)'.
DSP Report: register reg_486_reg is absorbed into DSP trunc_ln_reg_2246_reg.
DSP Report: register kernel_0_load_reg_2114_reg is absorbed into DSP trunc_ln_reg_2246_reg.
DSP Report: register trunc_ln_reg_2246_reg is absorbed into DSP trunc_ln_reg_2246_reg.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U62/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP trunc_ln_reg_2246_reg.
DSP Report: Generating DSP trunc_ln28_8_reg_2364_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_491_reg is absorbed into DSP trunc_ln28_8_reg_2364_reg.
DSP Report: register sext_ln28_2_reg_2251_reg is absorbed into DSP trunc_ln28_8_reg_2364_reg.
DSP Report: register kernel_0_load_reg_2114_reg is absorbed into DSP trunc_ln28_8_reg_2364_reg.
DSP Report: register sext_ln28_1_reg_2239_reg is absorbed into DSP trunc_ln28_8_reg_2364_reg.
DSP Report: register trunc_ln28_8_reg_2364_reg is absorbed into DSP trunc_ln28_8_reg_2364_reg.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U71/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP trunc_ln28_8_reg_2364_reg.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U82/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is: A''*B2.
DSP Report: register sext_ln28_16_reg_2335_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U82/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register kernel_0_load_6_reg_2224_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U82/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_13_reg_2316_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U82/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U82/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U82/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U87/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is: A2*B2.
DSP Report: register sext_ln28_23_reg_2460_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U87/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_15_reg_2328_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U87/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U87/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U87/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
INFO: [Synth 8-4471] merging register 'zext_ln36_reg_1948_reg[5:0]' into 'zext_ln36_reg_1948_reg[5:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_1.v:1154]
INFO: [Synth 8-4471] merging register 'zext_ln36_reg_1948_reg[5:0]' into 'zext_ln36_reg_1948_reg[5:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_1.v:1154]
INFO: [Synth 8-4471] merging register 'output_width_cast_reg_1935_reg[4:0]' into 'output_width_cast_reg_1935_reg[4:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/depthwise_conv2d_fix_1.v:1150]
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U119/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is: A*B.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U119/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U119/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U117/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is: A2*B2.
DSP Report: register input_load_222_reg_2211_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U117/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register kernel_0_load_6_reg_2216_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U117/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U117/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U117/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U118/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is: A*B.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U118/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U118/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U128/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is: A2*B.
DSP Report: register sext_ln28_49_reg_2332_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U128/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U128/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U128/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U122/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is: A''*B2.
DSP Report: register sext_ln28_46_reg_2315_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U122/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register kernel_0_load_6_reg_2216_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U122/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_45_reg_2308_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U122/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U122/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U122/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U127/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is: A2*B.
DSP Report: register sext_ln28_47_reg_2320_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U127/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U127/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U127/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP trunc_ln28_51_reg_2463_reg, operation Mode is: (A''*B'')'.
DSP Report: register input_load_218_reg_2151_reg is absorbed into DSP trunc_ln28_51_reg_2463_reg.
DSP Report: register sext_ln28_36_reg_2255_reg is absorbed into DSP trunc_ln28_51_reg_2463_reg.
DSP Report: register kernel_0_load_reg_2106_reg is absorbed into DSP trunc_ln28_51_reg_2463_reg.
DSP Report: register sext_ln28_33_reg_2231_reg is absorbed into DSP trunc_ln28_51_reg_2463_reg.
DSP Report: register trunc_ln28_51_reg_2463_reg is absorbed into DSP trunc_ln28_51_reg_2463_reg.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U129/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP trunc_ln28_51_reg_2463_reg.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U137/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is: A2*B.
DSP Report: register sext_ln28_49_reg_2332_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U137/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U137/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U137/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U140/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is: A''*B2.
DSP Report: register sext_ln28_55_reg_2452_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U140/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register kernel_0_load_6_reg_2216_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U140/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_45_reg_2308_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U140/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U140/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U140/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U145/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is: A2*B.
DSP Report: register sext_ln28_47_reg_2320_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U145/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U145/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U145/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U114/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is: A2*B2.
DSP Report: register input_load_219_reg_2171_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U114/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register kernel_0_load_3_reg_2176_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U114/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U114/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U114/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U112/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is: A2*B2.
DSP Report: register reg_487_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U112/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register kernel_0_load_1_reg_2146_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U112/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U112/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U112/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U113/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is: A2*B2.
DSP Report: register input_load_218_reg_2151_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U113/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register kernel_0_load_2_reg_2156_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U113/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U113/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U113/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U121/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is: A''*B''.
DSP Report: register input_load_220_reg_2181_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U121/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register kernel_0_load_3_reg_2176_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U121/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_40_reg_2274_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U121/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_39_reg_2267_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U121/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U121/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U121/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U123/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is: A''*B.
DSP Report: register kernel_0_load_1_reg_2146_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U123/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_35_reg_2248_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U123/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U123/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U123/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U124/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is: A''*B.
DSP Report: register kernel_0_load_2_reg_2156_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U124/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_37_reg_2260_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U124/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U124/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U124/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U139/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is: A''*B''.
DSP Report: register reg_487_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U139/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_53_reg_2441_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U139/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register kernel_0_load_3_reg_2176_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U139/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_39_reg_2267_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U139/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U139/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U139/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U141/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is: A''*B.
DSP Report: register kernel_0_load_1_reg_2146_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U141/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_35_reg_2248_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U141/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U141/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U141/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U133/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is: A''*B.
DSP Report: register kernel_0_load_2_reg_2156_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U133/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_37_reg_2260_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U133/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U133/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U133/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP trunc_ln28_37_reg_2286_reg, operation Mode is: (A2*B2)'.
DSP Report: register input_load_220_reg_2181_reg is absorbed into DSP trunc_ln28_37_reg_2286_reg.
DSP Report: register kernel_0_load_4_reg_2186_reg is absorbed into DSP trunc_ln28_37_reg_2286_reg.
DSP Report: register trunc_ln28_37_reg_2286_reg is absorbed into DSP trunc_ln28_37_reg_2286_reg.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U115/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP trunc_ln28_37_reg_2286_reg.
DSP Report: Generating DSP trunc_ln28_46_reg_2436_reg, operation Mode is: (A''*B2)'.
DSP Report: register reg_482_reg is absorbed into DSP trunc_ln28_46_reg_2436_reg.
DSP Report: register kernel_0_load_4_reg_2186_reg is absorbed into DSP trunc_ln28_46_reg_2436_reg.
DSP Report: register sext_ln28_41_reg_2279_reg is absorbed into DSP trunc_ln28_46_reg_2436_reg.
DSP Report: register trunc_ln28_46_reg_2436_reg is absorbed into DSP trunc_ln28_46_reg_2436_reg.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U125/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP trunc_ln28_46_reg_2436_reg.
DSP Report: Generating DSP trunc_ln28_56_reg_2513_reg, operation Mode is: (A''*B)'.
DSP Report: register kernel_0_load_5_reg_2206_reg is absorbed into DSP trunc_ln28_56_reg_2513_reg.
DSP Report: register sext_ln28_43_reg_2296_reg is absorbed into DSP trunc_ln28_56_reg_2513_reg.
DSP Report: register trunc_ln28_56_reg_2513_reg is absorbed into DSP trunc_ln28_56_reg_2513_reg.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U135/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP trunc_ln28_56_reg_2513_reg.
DSP Report: Generating DSP trunc_ln28_64_reg_2595_reg, operation Mode is: (A''*B)'.
DSP Report: register kernel_0_load_4_reg_2186_reg is absorbed into DSP trunc_ln28_64_reg_2595_reg.
DSP Report: register sext_ln28_41_reg_2279_reg is absorbed into DSP trunc_ln28_64_reg_2595_reg.
DSP Report: register trunc_ln28_64_reg_2595_reg is absorbed into DSP trunc_ln28_64_reg_2595_reg.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U143/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP trunc_ln28_64_reg_2595_reg.
DSP Report: Generating DSP trunc_ln28_38_reg_2303_reg, operation Mode is: (A2*B2)'.
DSP Report: register input_load_221_reg_2201_reg is absorbed into DSP trunc_ln28_38_reg_2303_reg.
DSP Report: register kernel_0_load_5_reg_2206_reg is absorbed into DSP trunc_ln28_38_reg_2303_reg.
DSP Report: register trunc_ln28_38_reg_2303_reg is absorbed into DSP trunc_ln28_38_reg_2303_reg.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U116/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP trunc_ln28_38_reg_2303_reg.
DSP Report: Generating DSP trunc_ln28_47_reg_2447_reg, operation Mode is: (A''*B2)'.
DSP Report: register reg_487_reg is absorbed into DSP trunc_ln28_47_reg_2447_reg.
DSP Report: register kernel_0_load_5_reg_2206_reg is absorbed into DSP trunc_ln28_47_reg_2447_reg.
DSP Report: register sext_ln28_43_reg_2296_reg is absorbed into DSP trunc_ln28_47_reg_2447_reg.
DSP Report: register trunc_ln28_47_reg_2447_reg is absorbed into DSP trunc_ln28_47_reg_2447_reg.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U126/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP trunc_ln28_47_reg_2447_reg.
DSP Report: Generating DSP trunc_ln28_55_reg_2508_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_487_reg is absorbed into DSP trunc_ln28_55_reg_2508_reg.
DSP Report: register sext_ln28_53_reg_2441_reg is absorbed into DSP trunc_ln28_55_reg_2508_reg.
DSP Report: register kernel_0_load_4_reg_2186_reg is absorbed into DSP trunc_ln28_55_reg_2508_reg.
DSP Report: register sext_ln28_41_reg_2279_reg is absorbed into DSP trunc_ln28_55_reg_2508_reg.
DSP Report: register trunc_ln28_55_reg_2508_reg is absorbed into DSP trunc_ln28_55_reg_2508_reg.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U134/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP trunc_ln28_55_reg_2508_reg.
DSP Report: Generating DSP trunc_ln28_65_reg_2600_reg, operation Mode is: (A''*B)'.
DSP Report: register kernel_0_load_5_reg_2206_reg is absorbed into DSP trunc_ln28_65_reg_2600_reg.
DSP Report: register sext_ln28_43_reg_2296_reg is absorbed into DSP trunc_ln28_65_reg_2600_reg.
DSP Report: register trunc_ln28_65_reg_2600_reg is absorbed into DSP trunc_ln28_65_reg_2600_reg.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U144/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP trunc_ln28_65_reg_2600_reg.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U130/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is: A''*B''.
DSP Report: register input_load_221_reg_2201_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U130/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_42_reg_2291_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U130/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register kernel_0_load_3_reg_2176_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U130/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_39_reg_2267_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U130/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U130/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U130/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U132/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is: A''*B2.
DSP Report: register sext_ln28_51_reg_2405_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U132/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register kernel_0_load_1_reg_2146_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U132/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_35_reg_2248_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U132/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U132/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U132/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U138/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is: A''*B2.
DSP Report: register sext_ln28_51_reg_2405_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U138/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register kernel_0_load_reg_2106_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U138/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_33_reg_2231_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U138/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U138/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U138/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP trunc_ln_reg_2238_reg, operation Mode is: (A2*B2)'.
DSP Report: register reg_482_reg is absorbed into DSP trunc_ln_reg_2238_reg.
DSP Report: register kernel_0_load_reg_2106_reg is absorbed into DSP trunc_ln_reg_2238_reg.
DSP Report: register trunc_ln_reg_2238_reg is absorbed into DSP trunc_ln_reg_2238_reg.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U111/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP trunc_ln_reg_2238_reg.
DSP Report: Generating DSP trunc_ln28_42_reg_2356_reg, operation Mode is: (A''*B'')'.
DSP Report: register reg_487_reg is absorbed into DSP trunc_ln28_42_reg_2356_reg.
DSP Report: register sext_ln28_34_reg_2243_reg is absorbed into DSP trunc_ln28_42_reg_2356_reg.
DSP Report: register kernel_0_load_reg_2106_reg is absorbed into DSP trunc_ln28_42_reg_2356_reg.
DSP Report: register sext_ln28_33_reg_2231_reg is absorbed into DSP trunc_ln28_42_reg_2356_reg.
DSP Report: register trunc_ln28_42_reg_2356_reg is absorbed into DSP trunc_ln28_42_reg_2356_reg.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U120/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP trunc_ln28_42_reg_2356_reg.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U131/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is: A''*B2.
DSP Report: register sext_ln28_48_reg_2327_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U131/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register kernel_0_load_6_reg_2216_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U131/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_45_reg_2308_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U131/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U131/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U131/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U136/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is: A2*B2.
DSP Report: register sext_ln28_55_reg_2452_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U136/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_47_reg_2320_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U136/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U136/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U136/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
INFO: [Synth 8-4471] merging register 'zext_ln32_14_reg_1625_reg[6:0]' into 'zext_ln32_14_reg_1625_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:667]
INFO: [Synth 8-4471] merging register 'zext_ln32_14_reg_1625_reg[6:0]' into 'zext_ln32_14_reg_1625_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:667]
INFO: [Synth 8-4471] merging register 'zext_ln32_14_reg_1625_reg[6:0]' into 'zext_ln32_14_reg_1625_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:667]
INFO: [Synth 8-4471] merging register 'zext_ln32_14_reg_1625_reg[6:0]' into 'zext_ln32_14_reg_1625_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:667]
INFO: [Synth 8-4471] merging register 'zext_ln32_14_reg_1625_reg[6:0]' into 'zext_ln32_14_reg_1625_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:667]
INFO: [Synth 8-4471] merging register 'zext_ln32_14_reg_1625_reg[6:0]' into 'zext_ln32_14_reg_1625_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:667]
INFO: [Synth 8-4471] merging register 'zext_ln32_14_reg_1625_reg[6:0]' into 'zext_ln32_14_reg_1625_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:667]
INFO: [Synth 8-4471] merging register 'zext_ln32_14_reg_1625_reg[6:0]' into 'zext_ln32_14_reg_1625_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:667]
INFO: [Synth 8-4471] merging register 'zext_ln32_14_reg_1625_reg[6:0]' into 'zext_ln32_14_reg_1625_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:667]
INFO: [Synth 8-4471] merging register 'zext_ln32_14_reg_1625_reg[6:0]' into 'zext_ln32_14_reg_1625_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:667]
INFO: [Synth 8-4471] merging register 'zext_ln32_14_reg_1625_reg[6:0]' into 'zext_ln32_14_reg_1625_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:667]
INFO: [Synth 8-4471] merging register 'zext_ln32_14_reg_1625_reg[6:0]' into 'zext_ln32_14_reg_1625_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:667]
INFO: [Synth 8-4471] merging register 'zext_ln32_14_reg_1625_reg[6:0]' into 'zext_ln32_14_reg_1625_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:667]
INFO: [Synth 8-4471] merging register 'zext_ln32_14_reg_1625_reg[6:0]' into 'zext_ln32_14_reg_1625_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:667]
INFO: [Synth 8-4471] merging register 'zext_ln32_14_reg_1625_reg[6:0]' into 'zext_ln32_14_reg_1625_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:667]
INFO: [Synth 8-4471] merging register 'zext_ln32_14_reg_1625_reg[6:0]' into 'zext_ln32_14_reg_1625_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:667]
INFO: [Synth 8-4471] merging register 'zext_ln32_14_reg_1625_reg[6:0]' into 'zext_ln32_14_reg_1625_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:667]
INFO: [Synth 8-4471] merging register 'zext_ln32_14_reg_1625_reg[6:0]' into 'zext_ln32_14_reg_1625_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:667]
INFO: [Synth 8-4471] merging register 'zext_ln32_14_reg_1625_reg[6:0]' into 'zext_ln32_14_reg_1625_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:667]
INFO: [Synth 8-4471] merging register 'zext_ln32_14_reg_1625_reg[6:0]' into 'zext_ln32_14_reg_1625_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:667]
INFO: [Synth 8-4471] merging register 'zext_ln32_14_reg_1625_reg[6:0]' into 'zext_ln32_14_reg_1625_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:667]
INFO: [Synth 8-4471] merging register 'zext_ln32_14_reg_1625_reg[6:0]' into 'zext_ln32_14_reg_1625_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:667]
INFO: [Synth 8-4471] merging register 'zext_ln32_14_reg_1625_reg[6:0]' into 'zext_ln32_14_reg_1625_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:667]
INFO: [Synth 8-4471] merging register 'zext_ln32_14_reg_1625_reg[6:0]' into 'zext_ln32_14_reg_1625_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:667]
INFO: [Synth 8-4471] merging register 'zext_ln32_14_reg_1625_reg[6:0]' into 'zext_ln32_14_reg_1625_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:667]
INFO: [Synth 8-4471] merging register 'zext_ln32_14_reg_1625_reg[6:0]' into 'zext_ln32_14_reg_1625_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:667]
INFO: [Synth 8-4471] merging register 'zext_ln32_14_reg_1625_reg[6:0]' into 'zext_ln32_14_reg_1625_reg[6:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:667]
INFO: [Synth 8-4471] merging register 'output_width_cast_reg_1609_reg[5:0]' into 'output_width_cast_reg_1609_reg[5:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:665]
INFO: [Synth 8-4471] merging register 'tmp5_0_0_0_cast_reg_1677_reg[13:0]' into 'tmp5_0_0_0_cast_reg_1677_reg[13:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:707]
INFO: [Synth 8-4471] merging register 'tmp5_0_1_0_cast_reg_1695_reg[13:0]' into 'tmp5_0_1_0_cast_reg_1695_reg[13:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:708]
INFO: [Synth 8-4471] merging register 'tmp5_0_1_0_cast_reg_1695_reg[13:0]' into 'tmp5_0_1_0_cast_reg_1695_reg[13:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:708]
INFO: [Synth 8-4471] merging register 'tmp5_0_1_0_cast_reg_1695_reg[13:0]' into 'tmp5_0_1_0_cast_reg_1695_reg[13:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:708]
INFO: [Synth 8-4471] merging register 'tmp5_0_0_0_cast_reg_1677_reg[13:0]' into 'tmp5_0_0_0_cast_reg_1677_reg[13:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:707]
INFO: [Synth 8-4471] merging register 'tmp5_0_0_0_cast_reg_1677_reg[13:0]' into 'tmp5_0_0_0_cast_reg_1677_reg[13:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:707]
INFO: [Synth 8-4471] merging register 'tmp5_0_0_0_cast_reg_1677_reg[13:0]' into 'tmp5_0_0_0_cast_reg_1677_reg[13:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:707]
INFO: [Synth 8-4471] merging register 'tmp5_0_1_0_cast_reg_1695_reg[13:0]' into 'tmp5_0_1_0_cast_reg_1695_reg[13:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:708]
INFO: [Synth 8-4471] merging register 'tmp5_0_1_0_cast_reg_1695_reg[13:0]' into 'tmp5_0_1_0_cast_reg_1695_reg[13:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:708]
INFO: [Synth 8-4471] merging register 'tmp5_0_1_0_cast_reg_1695_reg[13:0]' into 'tmp5_0_1_0_cast_reg_1695_reg[13:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:708]
INFO: [Synth 8-4471] merging register 'tmp5_0_1_0_cast_reg_1695_reg[13:0]' into 'tmp5_0_1_0_cast_reg_1695_reg[13:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:708]
INFO: [Synth 8-4471] merging register 'tmp5_0_0_0_cast_reg_1677_reg[13:0]' into 'tmp5_0_0_0_cast_reg_1677_reg[13:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:707]
INFO: [Synth 8-4471] merging register 'tmp5_0_0_0_cast_reg_1677_reg[13:0]' into 'tmp5_0_0_0_cast_reg_1677_reg[13:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:707]
INFO: [Synth 8-4471] merging register 'tmp5_0_0_0_cast_reg_1677_reg[13:0]' into 'tmp5_0_0_0_cast_reg_1677_reg[13:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:707]
INFO: [Synth 8-4471] merging register 'tmp5_0_1_0_cast_reg_1695_reg[13:0]' into 'tmp5_0_1_0_cast_reg_1695_reg[13:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:708]
INFO: [Synth 8-4471] merging register 'tmp5_0_1_0_cast_reg_1695_reg[13:0]' into 'tmp5_0_1_0_cast_reg_1695_reg[13:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:708]
INFO: [Synth 8-4471] merging register 'tmp5_0_1_0_cast_reg_1695_reg[13:0]' into 'tmp5_0_1_0_cast_reg_1695_reg[13:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:708]
INFO: [Synth 8-4471] merging register 'tmp5_0_1_0_cast_reg_1695_reg[13:0]' into 'tmp5_0_1_0_cast_reg_1695_reg[13:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:708]
INFO: [Synth 8-4471] merging register 'tmp5_0_0_0_cast_reg_1677_reg[13:0]' into 'tmp5_0_0_0_cast_reg_1677_reg[13:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:707]
INFO: [Synth 8-4471] merging register 'tmp5_0_0_0_cast_reg_1677_reg[13:0]' into 'tmp5_0_0_0_cast_reg_1677_reg[13:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:707]
INFO: [Synth 8-4471] merging register 'tmp5_0_0_0_cast_reg_1677_reg[13:0]' into 'tmp5_0_0_0_cast_reg_1677_reg[13:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:707]
INFO: [Synth 8-4471] merging register 'tmp5_0_1_0_cast_reg_1695_reg[13:0]' into 'tmp5_0_1_0_cast_reg_1695_reg[13:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:708]
INFO: [Synth 8-4471] merging register 'tmp5_0_1_0_cast_reg_1695_reg[13:0]' into 'tmp5_0_1_0_cast_reg_1695_reg[13:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:708]
INFO: [Synth 8-4471] merging register 'tmp5_0_0_0_cast_reg_1677_reg[13:0]' into 'tmp5_0_0_0_cast_reg_1677_reg[13:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:707]
INFO: [Synth 8-4471] merging register 'tmp5_0_0_0_cast_reg_1677_reg[13:0]' into 'tmp5_0_0_0_cast_reg_1677_reg[13:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/15d6/hdl/verilog/max_pooling2d_fix16.v:707]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP add_ln26_137_fu_1513_p2, operation Mode is: C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_137_fu_1513_p2.
DSP Report: register tmp5_0_0_0_cast_reg_1677_reg is absorbed into DSP add_ln26_137_fu_1513_p2.
DSP Report: operator add_ln26_137_fu_1513_p2 is absorbed into DSP add_ln26_137_fu_1513_p2.
DSP Report: operator tmp5_0_0_0_fu_742_p2 is absorbed into DSP add_ln26_137_fu_1513_p2.
DSP Report: Generating DSP add_ln26_138_fu_1533_p2, operation Mode is: C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_138_fu_1533_p2.
DSP Report: register tmp5_0_0_0_cast_reg_1677_reg is absorbed into DSP add_ln26_138_fu_1533_p2.
DSP Report: operator add_ln26_138_fu_1533_p2 is absorbed into DSP add_ln26_138_fu_1533_p2.
DSP Report: operator tmp5_0_0_0_fu_742_p2 is absorbed into DSP add_ln26_138_fu_1533_p2.
DSP Report: Generating DSP add_ln26_139_reg_2246_reg, operation Mode is: (C+(A*B2)')'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_139_reg_2246_reg.
DSP Report: register add_ln26_139_reg_2246_reg is absorbed into DSP add_ln26_139_reg_2246_reg.
DSP Report: register tmp5_0_1_0_cast_reg_1695_reg is absorbed into DSP add_ln26_139_reg_2246_reg.
DSP Report: operator add_ln26_139_fu_1543_p2 is absorbed into DSP add_ln26_139_reg_2246_reg.
DSP Report: operator tmp5_0_1_0_fu_761_p2 is absorbed into DSP add_ln26_139_reg_2246_reg.
DSP Report: Generating DSP add_ln26_140_reg_2252_reg, operation Mode is: (C+(A*B2)')'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_140_reg_2252_reg.
DSP Report: register add_ln26_140_reg_2252_reg is absorbed into DSP add_ln26_140_reg_2252_reg.
DSP Report: register tmp5_0_1_0_cast_reg_1695_reg is absorbed into DSP add_ln26_140_reg_2252_reg.
DSP Report: operator add_ln26_140_fu_1548_p2 is absorbed into DSP add_ln26_140_reg_2252_reg.
DSP Report: operator tmp5_0_1_0_fu_761_p2 is absorbed into DSP add_ln26_140_reg_2252_reg.
DSP Report: Generating DSP add_ln26_136_fu_1453_p2, operation Mode is: C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_136_fu_1453_p2.
DSP Report: register tmp5_0_1_0_cast_reg_1695_reg is absorbed into DSP add_ln26_136_fu_1453_p2.
DSP Report: operator add_ln26_136_fu_1453_p2 is absorbed into DSP add_ln26_136_fu_1453_p2.
DSP Report: operator tmp5_0_1_0_fu_761_p2 is absorbed into DSP add_ln26_136_fu_1453_p2.
DSP Report: Generating DSP add_ln26_135_fu_1433_p2, operation Mode is: C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_135_fu_1433_p2.
DSP Report: register tmp5_0_1_0_cast_reg_1695_reg is absorbed into DSP add_ln26_135_fu_1433_p2.
DSP Report: operator add_ln26_135_fu_1433_p2 is absorbed into DSP add_ln26_135_fu_1433_p2.
DSP Report: operator tmp5_0_1_0_fu_761_p2 is absorbed into DSP add_ln26_135_fu_1433_p2.
DSP Report: Generating DSP add_ln26_134_fu_1412_p2, operation Mode is: C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_134_fu_1412_p2.
DSP Report: register tmp5_0_0_0_cast_reg_1677_reg is absorbed into DSP add_ln26_134_fu_1412_p2.
DSP Report: operator add_ln26_134_fu_1412_p2 is absorbed into DSP add_ln26_134_fu_1412_p2.
DSP Report: operator tmp5_0_0_0_fu_742_p2 is absorbed into DSP add_ln26_134_fu_1412_p2.
DSP Report: Generating DSP add_ln26_129_fu_1275_p2, operation Mode is: C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_129_fu_1275_p2.
DSP Report: register tmp5_0_0_0_cast_reg_1677_reg is absorbed into DSP add_ln26_129_fu_1275_p2.
DSP Report: operator add_ln26_129_fu_1275_p2 is absorbed into DSP add_ln26_129_fu_1275_p2.
DSP Report: operator tmp5_0_0_0_fu_742_p2 is absorbed into DSP add_ln26_129_fu_1275_p2.
DSP Report: Generating DSP add_ln26_130_fu_1295_p2, operation Mode is: C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_130_fu_1295_p2.
DSP Report: register tmp5_0_0_0_cast_reg_1677_reg is absorbed into DSP add_ln26_130_fu_1295_p2.
DSP Report: operator add_ln26_130_fu_1295_p2 is absorbed into DSP add_ln26_130_fu_1295_p2.
DSP Report: operator tmp5_0_0_0_fu_742_p2 is absorbed into DSP add_ln26_130_fu_1295_p2.
DSP Report: Generating DSP add_ln26_131_fu_1316_p2, operation Mode is: C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_131_fu_1316_p2.
DSP Report: register tmp5_0_1_0_cast_reg_1695_reg is absorbed into DSP add_ln26_131_fu_1316_p2.
DSP Report: operator add_ln26_131_fu_1316_p2 is absorbed into DSP add_ln26_131_fu_1316_p2.
DSP Report: operator tmp5_0_1_0_fu_761_p2 is absorbed into DSP add_ln26_131_fu_1316_p2.
DSP Report: Generating DSP add_ln26_132_fu_1336_p2, operation Mode is: C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_132_fu_1336_p2.
DSP Report: register tmp5_0_1_0_cast_reg_1695_reg is absorbed into DSP add_ln26_132_fu_1336_p2.
DSP Report: operator add_ln26_132_fu_1336_p2 is absorbed into DSP add_ln26_132_fu_1336_p2.
DSP Report: operator tmp5_0_1_0_fu_761_p2 is absorbed into DSP add_ln26_132_fu_1336_p2.
DSP Report: Generating DSP add_ln26_128_fu_1219_p2, operation Mode is: C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_128_fu_1219_p2.
DSP Report: register tmp5_0_1_0_cast_reg_1695_reg is absorbed into DSP add_ln26_128_fu_1219_p2.
DSP Report: operator add_ln26_128_fu_1219_p2 is absorbed into DSP add_ln26_128_fu_1219_p2.
DSP Report: operator tmp5_0_1_0_fu_761_p2 is absorbed into DSP add_ln26_128_fu_1219_p2.
DSP Report: Generating DSP add_ln26_127_fu_1199_p2, operation Mode is: C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_127_fu_1199_p2.
DSP Report: register tmp5_0_1_0_cast_reg_1695_reg is absorbed into DSP add_ln26_127_fu_1199_p2.
DSP Report: operator add_ln26_127_fu_1199_p2 is absorbed into DSP add_ln26_127_fu_1199_p2.
DSP Report: operator tmp5_0_1_0_fu_761_p2 is absorbed into DSP add_ln26_127_fu_1199_p2.
DSP Report: Generating DSP add_ln26_126_fu_1178_p2, operation Mode is: C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_126_fu_1178_p2.
DSP Report: register tmp5_0_0_0_cast_reg_1677_reg is absorbed into DSP add_ln26_126_fu_1178_p2.
DSP Report: operator add_ln26_126_fu_1178_p2 is absorbed into DSP add_ln26_126_fu_1178_p2.
DSP Report: operator tmp5_0_0_0_fu_742_p2 is absorbed into DSP add_ln26_126_fu_1178_p2.
DSP Report: Generating DSP add_ln26_121_fu_1041_p2, operation Mode is: C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_121_fu_1041_p2.
DSP Report: register tmp5_0_0_0_cast_reg_1677_reg is absorbed into DSP add_ln26_121_fu_1041_p2.
DSP Report: operator add_ln26_121_fu_1041_p2 is absorbed into DSP add_ln26_121_fu_1041_p2.
DSP Report: operator tmp5_0_0_0_fu_742_p2 is absorbed into DSP add_ln26_121_fu_1041_p2.
DSP Report: Generating DSP add_ln26_122_fu_1061_p2, operation Mode is: C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_122_fu_1061_p2.
DSP Report: register tmp5_0_0_0_cast_reg_1677_reg is absorbed into DSP add_ln26_122_fu_1061_p2.
DSP Report: operator add_ln26_122_fu_1061_p2 is absorbed into DSP add_ln26_122_fu_1061_p2.
DSP Report: operator tmp5_0_0_0_fu_742_p2 is absorbed into DSP add_ln26_122_fu_1061_p2.
DSP Report: Generating DSP add_ln26_123_fu_1082_p2, operation Mode is: C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_123_fu_1082_p2.
DSP Report: register tmp5_0_1_0_cast_reg_1695_reg is absorbed into DSP add_ln26_123_fu_1082_p2.
DSP Report: operator add_ln26_123_fu_1082_p2 is absorbed into DSP add_ln26_123_fu_1082_p2.
DSP Report: operator tmp5_0_1_0_fu_761_p2 is absorbed into DSP add_ln26_123_fu_1082_p2.
DSP Report: Generating DSP add_ln26_124_fu_1102_p2, operation Mode is: C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_124_fu_1102_p2.
DSP Report: register tmp5_0_1_0_cast_reg_1695_reg is absorbed into DSP add_ln26_124_fu_1102_p2.
DSP Report: operator add_ln26_124_fu_1102_p2 is absorbed into DSP add_ln26_124_fu_1102_p2.
DSP Report: operator tmp5_0_1_0_fu_761_p2 is absorbed into DSP add_ln26_124_fu_1102_p2.
DSP Report: Generating DSP add_ln26_120_fu_985_p2, operation Mode is: C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_120_fu_985_p2.
DSP Report: register tmp5_0_1_0_cast_reg_1695_reg is absorbed into DSP add_ln26_120_fu_985_p2.
DSP Report: operator add_ln26_120_fu_985_p2 is absorbed into DSP add_ln26_120_fu_985_p2.
DSP Report: operator tmp5_0_1_0_fu_761_p2 is absorbed into DSP add_ln26_120_fu_985_p2.
DSP Report: Generating DSP add_ln26_119_fu_965_p2, operation Mode is: C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_119_fu_965_p2.
DSP Report: register tmp5_0_1_0_cast_reg_1695_reg is absorbed into DSP add_ln26_119_fu_965_p2.
DSP Report: operator add_ln26_119_fu_965_p2 is absorbed into DSP add_ln26_119_fu_965_p2.
DSP Report: operator tmp5_0_1_0_fu_761_p2 is absorbed into DSP add_ln26_119_fu_965_p2.
DSP Report: Generating DSP add_ln26_118_fu_944_p2, operation Mode is: C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_118_fu_944_p2.
DSP Report: register tmp5_0_0_0_cast_reg_1677_reg is absorbed into DSP add_ln26_118_fu_944_p2.
DSP Report: operator add_ln26_118_fu_944_p2 is absorbed into DSP add_ln26_118_fu_944_p2.
DSP Report: operator tmp5_0_0_0_fu_742_p2 is absorbed into DSP add_ln26_118_fu_944_p2.
DSP Report: Generating DSP add_ln26_fu_806_p2, operation Mode is: C'+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_fu_806_p2.
DSP Report: register add_ln26_fu_806_p2 is absorbed into DSP add_ln26_fu_806_p2.
DSP Report: register tmp5_0_0_0_cast_reg_1677_reg is absorbed into DSP add_ln26_fu_806_p2.
DSP Report: operator add_ln26_fu_806_p2 is absorbed into DSP add_ln26_fu_806_p2.
DSP Report: operator tmp5_0_0_0_fu_742_p2 is absorbed into DSP add_ln26_fu_806_p2.
DSP Report: Generating DSP add_ln26_114_fu_826_p2, operation Mode is: C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_114_fu_826_p2.
DSP Report: register tmp5_0_0_0_cast_reg_1677_reg is absorbed into DSP add_ln26_114_fu_826_p2.
DSP Report: operator add_ln26_114_fu_826_p2 is absorbed into DSP add_ln26_114_fu_826_p2.
DSP Report: operator tmp5_0_0_0_fu_742_p2 is absorbed into DSP add_ln26_114_fu_826_p2.
DSP Report: Generating DSP add_ln26_115_fu_847_p2, operation Mode is: C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_115_fu_847_p2.
DSP Report: register tmp5_0_1_0_cast_reg_1695_reg is absorbed into DSP add_ln26_115_fu_847_p2.
DSP Report: operator add_ln26_115_fu_847_p2 is absorbed into DSP add_ln26_115_fu_847_p2.
DSP Report: operator tmp5_0_1_0_fu_761_p2 is absorbed into DSP add_ln26_115_fu_847_p2.
DSP Report: Generating DSP add_ln26_116_fu_867_p2, operation Mode is: C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_116_fu_867_p2.
DSP Report: register tmp5_0_1_0_cast_reg_1695_reg is absorbed into DSP add_ln26_116_fu_867_p2.
DSP Report: operator add_ln26_116_fu_867_p2 is absorbed into DSP add_ln26_116_fu_867_p2.
DSP Report: operator tmp5_0_1_0_fu_761_p2 is absorbed into DSP add_ln26_116_fu_867_p2.
DSP Report: Generating DSP add_ln26_133_fu_1392_p2, operation Mode is: C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_133_fu_1392_p2.
DSP Report: register tmp5_0_0_0_cast_reg_1677_reg is absorbed into DSP add_ln26_133_fu_1392_p2.
DSP Report: operator add_ln26_133_fu_1392_p2 is absorbed into DSP add_ln26_133_fu_1392_p2.
DSP Report: operator tmp5_0_0_0_fu_742_p2 is absorbed into DSP add_ln26_133_fu_1392_p2.
DSP Report: Generating DSP add_ln26_125_fu_1158_p2, operation Mode is: C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_125_fu_1158_p2.
DSP Report: register tmp5_0_0_0_cast_reg_1677_reg is absorbed into DSP add_ln26_125_fu_1158_p2.
DSP Report: operator add_ln26_125_fu_1158_p2 is absorbed into DSP add_ln26_125_fu_1158_p2.
DSP Report: operator tmp5_0_0_0_fu_742_p2 is absorbed into DSP add_ln26_125_fu_1158_p2.
DSP Report: Generating DSP add_ln26_117_fu_924_p2, operation Mode is: C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_117_fu_924_p2.
DSP Report: register tmp5_0_0_0_cast_reg_1677_reg is absorbed into DSP add_ln26_117_fu_924_p2.
DSP Report: operator add_ln26_117_fu_924_p2 is absorbed into DSP add_ln26_117_fu_924_p2.
DSP Report: operator tmp5_0_0_0_fu_742_p2 is absorbed into DSP add_ln26_117_fu_924_p2.
DSP Report: Generating DSP output_r_address00, operation Mode is: C+(A*B2)'.
DSP Report: register output_width_cast_reg_1609_reg is absorbed into DSP output_r_address00.
DSP Report: register tmp7_0_cast_reg_1713_reg is absorbed into DSP output_r_address00.
DSP Report: operator output_r_address00 is absorbed into DSP output_r_address00.
DSP Report: operator tmp7_0_fu_780_p2 is absorbed into DSP output_r_address00.
DSP Report: Generating DSP add_ln32_6_reg_2258_reg, operation Mode is: (C+(A*B2)')'.
DSP Report: register output_width_cast_reg_1609_reg is absorbed into DSP add_ln32_6_reg_2258_reg.
DSP Report: register add_ln32_6_reg_2258_reg is absorbed into DSP add_ln32_6_reg_2258_reg.
DSP Report: register tmp7_0_cast_reg_1713_reg is absorbed into DSP add_ln32_6_reg_2258_reg.
DSP Report: operator add_ln32_6_fu_1553_p2 is absorbed into DSP add_ln32_6_reg_2258_reg.
DSP Report: operator tmp7_0_fu_780_p2 is absorbed into DSP add_ln32_6_reg_2258_reg.
DSP Report: Generating DSP network_mul_mul_16s_12ns_28_1_1_U8/network_mul_mul_16s_12ns_28_1_1_DSP48_1_U/p, operation Mode is: A*(B:0x78d).
DSP Report: operator network_mul_mul_16s_12ns_28_1_1_U8/network_mul_mul_16s_12ns_28_1_1_DSP48_1_U/p is absorbed into DSP network_mul_mul_16s_12ns_28_1_1_U8/network_mul_mul_16s_12ns_28_1_1_DSP48_1_U/p.
DSP Report: Generating DSP network_mul_mul_16s_15s_30_1_1_U7/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p, operation Mode is: A2*(B:0x3ce73).
DSP Report: register reg_341_reg is absorbed into DSP network_mul_mul_16s_15s_30_1_1_U7/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p.
DSP Report: operator network_mul_mul_16s_15s_30_1_1_U7/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p is absorbed into DSP network_mul_mul_16s_15s_30_1_1_U7/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP network_mul_mul_16s_14s_30_1_1_U9/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p, operation Mode is: A*(B:0x3eb36).
DSP Report: operator network_mul_mul_16s_14s_30_1_1_U9/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U9/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p.
DSP Report: Generating DSP network_mul_mul_16s_15s_30_1_1_U6/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p, operation Mode is: A2*(B:0x3cef6).
DSP Report: register reg_337_reg is absorbed into DSP network_mul_mul_16s_15s_30_1_1_U6/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p.
DSP Report: operator network_mul_mul_16s_15s_30_1_1_U6/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p is absorbed into DSP network_mul_mul_16s_15s_30_1_1_U6/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP network_mul_mul_16s_14s_30_1_1_U17/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p, operation Mode is: A2*(B:0x3eb36).
DSP Report: register reg_341_reg is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U17/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p.
DSP Report: operator network_mul_mul_16s_14s_30_1_1_U17/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U17/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p.
DSP Report: Generating DSP network_mul_mul_16s_15s_30_1_1_U16/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p, operation Mode is: A*(B:0x3ce73).
DSP Report: operator network_mul_mul_16s_15s_30_1_1_U16/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p is absorbed into DSP network_mul_mul_16s_15s_30_1_1_U16/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP network_mul_mul_16s_15s_30_1_1_U10/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p, operation Mode is: A2*(B:0x3cef6).
DSP Report: register reg_341_reg is absorbed into DSP network_mul_mul_16s_15s_30_1_1_U10/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p.
DSP Report: operator network_mul_mul_16s_15s_30_1_1_U10/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p is absorbed into DSP network_mul_mul_16s_15s_30_1_1_U10/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP network_mul_mul_16s_13ns_29_1_1_U29/network_mul_mul_16s_13ns_29_1_1_DSP48_5_U/p, operation Mode is: A*(B:0xbc7).
DSP Report: operator network_mul_mul_16s_13ns_29_1_1_U29/network_mul_mul_16s_13ns_29_1_1_DSP48_5_U/p is absorbed into DSP network_mul_mul_16s_13ns_29_1_1_U29/network_mul_mul_16s_13ns_29_1_1_DSP48_5_U/p.
DSP Report: Generating DSP network_mul_mul_16s_13s_29_1_1_U34/network_mul_mul_16s_13s_29_1_1_DSP48_6_U/p, operation Mode is: A*(B:0x3f1bb).
DSP Report: operator network_mul_mul_16s_13s_29_1_1_U34/network_mul_mul_16s_13s_29_1_1_DSP48_6_U/p is absorbed into DSP network_mul_mul_16s_13s_29_1_1_U34/network_mul_mul_16s_13s_29_1_1_DSP48_6_U/p.
DSP Report: Generating DSP network_mul_mul_16s_11s_27_1_1_U11/network_mul_mul_16s_11s_27_1_1_DSP48_3_U/p, operation Mode is: A*(B:0x3fcf1).
DSP Report: operator network_mul_mul_16s_11s_27_1_1_U11/network_mul_mul_16s_11s_27_1_1_DSP48_3_U/p is absorbed into DSP network_mul_mul_16s_11s_27_1_1_U11/network_mul_mul_16s_11s_27_1_1_DSP48_3_U/p.
DSP Report: Generating DSP network_mul_mul_16s_12ns_28_1_1_U27/network_mul_mul_16s_12ns_28_1_1_DSP48_1_U/p, operation Mode is: A*(B:0x78d).
DSP Report: operator network_mul_mul_16s_12ns_28_1_1_U27/network_mul_mul_16s_12ns_28_1_1_DSP48_1_U/p is absorbed into DSP network_mul_mul_16s_12ns_28_1_1_U27/network_mul_mul_16s_12ns_28_1_1_DSP48_1_U/p.
DSP Report: Generating DSP network_mul_mul_16s_14s_30_1_1_U35/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p, operation Mode is: A2*(B:0x3eb36).
DSP Report: register input_load_207_reg_2137_reg is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U35/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p.
DSP Report: operator network_mul_mul_16s_14s_30_1_1_U35/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U35/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p.
DSP Report: Generating DSP network_mul_mul_16s_15s_30_1_1_U36/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p, operation Mode is: A*(B:0x3ce73).
DSP Report: operator network_mul_mul_16s_15s_30_1_1_U36/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p is absorbed into DSP network_mul_mul_16s_15s_30_1_1_U36/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP network_mul_mul_16s_14s_30_1_1_U12/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p, operation Mode is: A2*(B:0x3e24e).
DSP Report: register reg_341_reg is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U12/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p.
DSP Report: operator network_mul_mul_16s_14s_30_1_1_U12/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U12/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p.
DSP Report: Generating DSP network_mul_mul_16s_12s_28_1_1_U13/network_mul_mul_16s_12s_28_1_1_DSP48_4_U/p, operation Mode is: A2*(B:0x3fbf3).
DSP Report: register input_load_198_reg_2009_reg is absorbed into DSP network_mul_mul_16s_12s_28_1_1_U13/network_mul_mul_16s_12s_28_1_1_DSP48_4_U/p.
DSP Report: operator network_mul_mul_16s_12s_28_1_1_U13/network_mul_mul_16s_12s_28_1_1_DSP48_4_U/p is absorbed into DSP network_mul_mul_16s_12s_28_1_1_U13/network_mul_mul_16s_12s_28_1_1_DSP48_4_U/p.
DSP Report: Generating DSP network_mul_mul_16s_14s_30_1_1_U22/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p, operation Mode is: A2*(B:0x3e24e).
DSP Report: register reg_346_reg is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U22/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p.
DSP Report: operator network_mul_mul_16s_14s_30_1_1_U22/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U22/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p.
DSP Report: Generating DSP network_mul_mul_16s_12s_28_1_1_U23/network_mul_mul_16s_12s_28_1_1_DSP48_4_U/p, operation Mode is: A2*(B:0x3fbf3).
DSP Report: register input_load_207_reg_2137_reg is absorbed into DSP network_mul_mul_16s_12s_28_1_1_U23/network_mul_mul_16s_12s_28_1_1_DSP48_4_U/p.
DSP Report: operator network_mul_mul_16s_12s_28_1_1_U23/network_mul_mul_16s_12s_28_1_1_DSP48_4_U/p is absorbed into DSP network_mul_mul_16s_12s_28_1_1_U23/network_mul_mul_16s_12s_28_1_1_DSP48_4_U/p.
DSP Report: Generating DSP network_mul_mul_16s_14s_30_1_1_U32/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p, operation Mode is: A2*(B:0x3e24e).
DSP Report: register input_load_207_reg_2137_reg is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U32/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p.
DSP Report: operator network_mul_mul_16s_14s_30_1_1_U32/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U32/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p.
DSP Report: Generating DSP network_mul_mul_16s_12s_28_1_1_U33/network_mul_mul_16s_12s_28_1_1_DSP48_4_U/p, operation Mode is: A*(B:0x3fbf3).
DSP Report: operator network_mul_mul_16s_12s_28_1_1_U33/network_mul_mul_16s_12s_28_1_1_DSP48_4_U/p is absorbed into DSP network_mul_mul_16s_12s_28_1_1_U33/network_mul_mul_16s_12s_28_1_1_DSP48_4_U/p.
DSP Report: Generating DSP network_mul_mul_16s_14s_30_1_1_U38/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p, operation Mode is: A*(B:0x3e24e).
DSP Report: operator network_mul_mul_16s_14s_30_1_1_U38/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U38/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p.
DSP Report: Generating DSP network_mul_mul_16s_12s_28_1_1_U39/network_mul_mul_16s_12s_28_1_1_DSP48_4_U/p, operation Mode is: A*(B:0x3fbf3).
DSP Report: operator network_mul_mul_16s_12s_28_1_1_U39/network_mul_mul_16s_12s_28_1_1_DSP48_4_U/p is absorbed into DSP network_mul_mul_16s_12s_28_1_1_U39/network_mul_mul_16s_12s_28_1_1_DSP48_4_U/p.
DSP Report: Generating DSP network_mul_mul_16s_13ns_29_1_1_U14/network_mul_mul_16s_13ns_29_1_1_DSP48_5_U/p, operation Mode is: A2*(B:0xbc7).
DSP Report: register reg_346_reg is absorbed into DSP network_mul_mul_16s_13ns_29_1_1_U14/network_mul_mul_16s_13ns_29_1_1_DSP48_5_U/p.
DSP Report: operator network_mul_mul_16s_13ns_29_1_1_U14/network_mul_mul_16s_13ns_29_1_1_DSP48_5_U/p is absorbed into DSP network_mul_mul_16s_13ns_29_1_1_U14/network_mul_mul_16s_13ns_29_1_1_DSP48_5_U/p.
DSP Report: Generating DSP network_mul_mul_16s_13s_29_1_1_U15/network_mul_mul_16s_13s_29_1_1_DSP48_6_U/p, operation Mode is: A*(B:0x3f1bb).
DSP Report: operator network_mul_mul_16s_13s_29_1_1_U15/network_mul_mul_16s_13s_29_1_1_DSP48_6_U/p is absorbed into DSP network_mul_mul_16s_13s_29_1_1_U15/network_mul_mul_16s_13s_29_1_1_DSP48_6_U/p.
DSP Report: Generating DSP network_mul_mul_16s_13ns_29_1_1_U21/network_mul_mul_16s_13ns_29_1_1_DSP48_5_U/p, operation Mode is: A*(B:0xbc7).
DSP Report: operator network_mul_mul_16s_13ns_29_1_1_U21/network_mul_mul_16s_13ns_29_1_1_DSP48_5_U/p is absorbed into DSP network_mul_mul_16s_13ns_29_1_1_U21/network_mul_mul_16s_13ns_29_1_1_DSP48_5_U/p.
DSP Report: Generating DSP network_mul_mul_16s_11s_27_1_1_U18/network_mul_mul_16s_11s_27_1_1_DSP48_3_U/p, operation Mode is: A2*(B:0x3fcf1).
DSP Report: register reg_346_reg is absorbed into DSP network_mul_mul_16s_11s_27_1_1_U18/network_mul_mul_16s_11s_27_1_1_DSP48_3_U/p.
DSP Report: operator network_mul_mul_16s_11s_27_1_1_U18/network_mul_mul_16s_11s_27_1_1_DSP48_3_U/p is absorbed into DSP network_mul_mul_16s_11s_27_1_1_U18/network_mul_mul_16s_11s_27_1_1_DSP48_3_U/p.
DSP Report: Generating DSP network_mul_mul_16s_14s_30_1_1_U28/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p, operation Mode is: A2*(B:0x3eb36).
DSP Report: register input_load_198_reg_2009_reg is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U28/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p.
DSP Report: operator network_mul_mul_16s_14s_30_1_1_U28/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U28/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p.
DSP Report: Generating DSP add_ln23_27_fu_360_p2, operation Mode is: C'+(A:0x310)*B2.
DSP Report: register in_d_0_0_reg_322_reg is absorbed into DSP add_ln23_27_fu_360_p2.
DSP Report: register add_ln23_27_fu_360_p2 is absorbed into DSP add_ln23_27_fu_360_p2.
DSP Report: operator add_ln23_27_fu_360_p2 is absorbed into DSP add_ln23_27_fu_360_p2.
DSP Report: operator mul_ln23_fu_3486_p2 is absorbed into DSP add_ln23_27_fu_360_p2.
DSP Report: Generating DSP mul_ln23_9_fu_3487_p2, operation Mode is: A*(B:0x1ece).
DSP Report: operator mul_ln23_9_fu_3487_p2 is absorbed into DSP mul_ln23_9_fu_3487_p2.
DSP Report: Generating DSP mul_ln23_2_fu_3506_p2, operation Mode is: A*(B:0x1c17).
DSP Report: operator mul_ln23_2_fu_3506_p2 is absorbed into DSP mul_ln23_2_fu_3506_p2.
DSP Report: Generating DSP mul_ln23_7_fu_3479_p2, operation Mode is: A*(B:0x2ec).
DSP Report: operator mul_ln23_7_fu_3479_p2 is absorbed into DSP mul_ln23_7_fu_3479_p2.
DSP Report: Generating DSP mul_ln23_1_fu_3498_p2, operation Mode is: A2*(B:0x3c003).
DSP Report: register input_load_1_reg_5901_reg is absorbed into DSP mul_ln23_1_fu_3498_p2.
DSP Report: operator mul_ln23_1_fu_3498_p2 is absorbed into DSP mul_ln23_1_fu_3498_p2.
DSP Report: Generating DSP mul_ln23_15_fu_3480_p2, operation Mode is: A*(B:0x3e69a).
DSP Report: operator mul_ln23_15_fu_3480_p2 is absorbed into DSP mul_ln23_15_fu_3480_p2.
DSP Report: Generating DSP mul_ln23_8_fu_3481_p2, operation Mode is: A*(B:0x1b7e).
DSP Report: operator mul_ln23_8_fu_3481_p2 is absorbed into DSP mul_ln23_8_fu_3481_p2.
DSP Report: Generating DSP mul_ln23_6_fu_3488_p2, operation Mode is: A*(B:0x3fe22).
DSP Report: operator mul_ln23_6_fu_3488_p2 is absorbed into DSP mul_ln23_6_fu_3488_p2.
DSP Report: Generating DSP mul_ln23_4_fu_3492_p2, operation Mode is: A*(B:0xd6a).
DSP Report: operator mul_ln23_4_fu_3492_p2 is absorbed into DSP mul_ln23_4_fu_3492_p2.
DSP Report: Generating DSP mul_ln23_5_fu_3503_p2, operation Mode is: A*(B:0x3f46c).
DSP Report: operator mul_ln23_5_fu_3503_p2 is absorbed into DSP mul_ln23_5_fu_3503_p2.
DSP Report: Generating DSP mul_ln23_3_fu_3504_p2, operation Mode is: A*(B:0x3f91c).
DSP Report: operator mul_ln23_3_fu_3504_p2 is absorbed into DSP mul_ln23_3_fu_3504_p2.
DSP Report: Generating DSP mul_ln23_13_fu_3475_p2, operation Mode is: A*(B:0x3e34d).
DSP Report: operator mul_ln23_13_fu_3475_p2 is absorbed into DSP mul_ln23_13_fu_3475_p2.
DSP Report: Generating DSP mul_ln23_14_fu_3478_p2, operation Mode is: A*(B:0x3da7b).
DSP Report: operator mul_ln23_14_fu_3478_p2 is absorbed into DSP mul_ln23_14_fu_3478_p2.
DSP Report: Generating DSP mul_ln23_11_fu_3476_p2, operation Mode is: A*(B:0x3d2be).
DSP Report: operator mul_ln23_11_fu_3476_p2 is absorbed into DSP mul_ln23_11_fu_3476_p2.
DSP Report: Generating DSP mul_ln23_12_fu_3495_p2, operation Mode is: A*(B:0x15c7).
DSP Report: operator mul_ln23_12_fu_3495_p2 is absorbed into DSP mul_ln23_12_fu_3495_p2.
DSP Report: Generating DSP mul_ln23_10_fu_3482_p2, operation Mode is: A*(B:0xed6).
DSP Report: operator mul_ln23_10_fu_3482_p2 is absorbed into DSP mul_ln23_10_fu_3482_p2.
INFO: [Synth 8-5544] ROM "data211" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3331] design max_pooling2d_fix16 has unconnected port output_depth[5]
INFO: [Synth 8-3971] The signal "network__GCB0/MemBank_B_U/network_MemBank_B_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_478/zext_ln28_reg_1951_reg[0]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_478/zext_ln36_reg_1963_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_478/zext_ln28_reg_1951_reg[1]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_478/zext_ln36_reg_1963_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_478/zext_ln28_reg_1951_reg[2]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_478/zext_ln36_reg_1963_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_478/zext_ln28_reg_1951_reg[3]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_478/zext_ln36_reg_1963_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_478/zext_ln28_reg_1951_reg[4]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_478/zext_ln36_reg_1963_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_478/zext_ln28_reg_1951_reg[5]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_478/zext_ln36_reg_1963_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_478/zext_ln28_reg_1951_reg[6]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_478/zext_ln36_reg_1963_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_502/zext_ln28_reg_1943_reg[0]' (FDE) to 'grp_depthwise_conv2d_fix_1_fu_502/zext_ln36_5_reg_1955_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_502/zext_ln28_reg_1943_reg[1]' (FDE) to 'grp_depthwise_conv2d_fix_1_fu_502/zext_ln36_5_reg_1955_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_502/zext_ln28_reg_1943_reg[2]' (FDE) to 'grp_depthwise_conv2d_fix_1_fu_502/zext_ln36_5_reg_1955_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_502/zext_ln28_reg_1943_reg[3]' (FDE) to 'grp_depthwise_conv2d_fix_1_fu_502/zext_ln36_5_reg_1955_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_502/zext_ln28_reg_1943_reg[4]' (FDE) to 'grp_depthwise_conv2d_fix_1_fu_502/zext_ln36_5_reg_1955_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_502/zext_ln28_reg_1943_reg[5]' (FDE) to 'grp_depthwise_conv2d_fix_1_fu_502/zext_ln36_5_reg_1955_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_max_pooling2d_fix16_fu_526/zext_ln26_reg_1620_reg[0]' (FDE) to 'grp_max_pooling2d_fix16_fu_526/zext_ln32_reg_1631_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_max_pooling2d_fix16_fu_526/zext_ln26_reg_1620_reg[1]' (FDE) to 'grp_max_pooling2d_fix16_fu_526/zext_ln32_reg_1631_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_max_pooling2d_fix16_fu_526/zext_ln26_reg_1620_reg[2]' (FDE) to 'grp_max_pooling2d_fix16_fu_526/zext_ln32_reg_1631_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_max_pooling2d_fix16_fu_526/zext_ln26_reg_1620_reg[3]' (FDE) to 'grp_max_pooling2d_fix16_fu_526/zext_ln32_reg_1631_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_max_pooling2d_fix16_fu_526/zext_ln26_reg_1620_reg[4]' (FDE) to 'grp_max_pooling2d_fix16_fu_526/zext_ln32_reg_1631_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_max_pooling2d_fix16_fu_526/zext_ln26_reg_1620_reg[5]' (FDE) to 'grp_max_pooling2d_fix16_fu_526/zext_ln32_reg_1631_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_max_pooling2d_fix16_fu_526/zext_ln26_reg_1620_reg[6]' (FDE) to 'grp_max_pooling2d_fix16_fu_526/zext_ln32_reg_1631_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_478/or_ln28_2_reg_2380_reg[0]' (FD) to 'grp_depthwise_conv2d_fix_2_fu_478/add_ln28_58_reg_2542_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_478/or_ln28_2_reg_2380_reg[1]' (FD) to 'grp_depthwise_conv2d_fix_2_fu_478/add_ln28_58_reg_2542_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_478/or_ln28_2_reg_2380_reg[2]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_478/zext_ln28_25_reg_2385_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_478/zext_ln36_reg_1963_reg[0]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_478/zext_ln36_reg_1963_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_478/zext_ln36_reg_1963_reg[1]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_478/empty_reg_1973_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_478/zext_ln36_reg_1963_reg[2]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_478/zext_ln36_reg_1963_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_478/zext_ln36_reg_1963_reg[3]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_478/empty_reg_1973_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_478/zext_ln36_reg_1963_reg[4]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_478/empty_reg_1973_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_478/zext_ln36_reg_1963_reg[5]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_478/empty_reg_1973_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_478/zext_ln36_reg_1963_reg[6]' (FD) to 'grp_depthwise_conv2d_fix_2_fu_478/tmp5_0_2_0_cast_reg_2078_reg[16]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_478/zext_ln36_reg_1963_reg[7]' (FD) to 'grp_depthwise_conv2d_fix_2_fu_478/tmp5_0_2_0_cast_reg_2078_reg[16]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_478/zext_ln36_reg_1963_reg[8]' (FD) to 'grp_depthwise_conv2d_fix_2_fu_478/tmp5_0_2_0_cast_reg_2078_reg[16]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_502/or_ln28_4_reg_2372_reg[0]' (FD) to 'grp_depthwise_conv2d_fix_1_fu_502/add_ln28_129_reg_2534_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_502/or_ln28_4_reg_2372_reg[1]' (FD) to 'grp_depthwise_conv2d_fix_1_fu_502/add_ln28_129_reg_2534_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_502/or_ln28_4_reg_2372_reg[2]' (FDE) to 'grp_depthwise_conv2d_fix_1_fu_502/zext_ln28_55_reg_2377_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_502/zext_ln36_5_reg_1955_reg[0]' (FDE) to 'grp_depthwise_conv2d_fix_1_fu_502/zext_ln36_reg_1948_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_502/zext_ln36_5_reg_1955_reg[1]' (FDE) to 'grp_depthwise_conv2d_fix_1_fu_502/zext_ln36_5_reg_1955_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_502/zext_ln36_5_reg_1955_reg[2]' (FDE) to 'grp_depthwise_conv2d_fix_1_fu_502/empty_reg_1965_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_502/zext_ln36_5_reg_1955_reg[3]' (FDE) to 'grp_depthwise_conv2d_fix_1_fu_502/zext_ln36_reg_1948_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_502/zext_ln36_5_reg_1955_reg[4]' (FDE) to 'grp_depthwise_conv2d_fix_1_fu_502/zext_ln36_reg_1948_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_max_pooling2d_fix16_fu_526/zext_ln32_reg_1631_reg[0]' (FDE) to 'grp_max_pooling2d_fix16_fu_526/empty_86_reg_1646_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_max_pooling2d_fix16_fu_526/zext_ln32_reg_1631_reg[1]' (FDE) to 'grp_max_pooling2d_fix16_fu_526/zext_ln32_reg_1631_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_max_pooling2d_fix16_fu_526/zext_ln32_reg_1631_reg[2]' (FDE) to 'grp_max_pooling2d_fix16_fu_526/empty_reg_1641_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_max_pooling2d_fix16_fu_526/zext_ln32_reg_1631_reg[3]' (FDE) to 'grp_max_pooling2d_fix16_fu_526/empty_86_reg_1646_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_max_pooling2d_fix16_fu_526/zext_ln32_reg_1631_reg[4]' (FDE) to 'grp_max_pooling2d_fix16_fu_526/zext_ln32_reg_1631_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_max_pooling2d_fix16_fu_526/zext_ln32_reg_1631_reg[5]' (FDE) to 'grp_max_pooling2d_fix16_fu_526/empty_86_reg_1646_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_max_pooling2d_fix16_fu_526/\zext_ln26_reg_1620_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_max_pooling2d_fix16_fu_526/\zext_ln26_reg_1620_reg[8] )
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_478/or_ln28_1_reg_2132_reg[0]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_478/zext_ln28_16_reg_2137_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_depthwise_conv2d_fix_2_fu_478/\or_ln28_1_reg_2132_reg[1] )
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_478/or_ln28_1_reg_2132_reg[2]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_478/zext_ln28_16_reg_2137_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_502/or_ln28_3_reg_2124_reg[0]' (FDE) to 'grp_depthwise_conv2d_fix_1_fu_502/zext_ln28_46_reg_2129_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_depthwise_conv2d_fix_1_fu_502/\or_ln28_3_reg_2124_reg[1] )
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_502/or_ln28_3_reg_2124_reg[2]' (FDE) to 'grp_depthwise_conv2d_fix_1_fu_502/zext_ln28_46_reg_2129_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_478/kernel_0_addr_7_reg_2036_reg[0]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_478/kernel_0_addr_5_reg_2026_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_478/kernel_0_addr_5_reg_2026_reg[0]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_478/kernel_0_addr_3_reg_2016_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_478/kernel_0_addr_3_reg_2016_reg[0]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_478/kernel_0_addr_1_reg_2006_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_478/kernel_0_addr_2_reg_2011_reg[0]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_478/kernel_0_addr_reg_2001_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_478/bias_addr_reg_1996_reg[0]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_478/kernel_0_addr_reg_2001_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_478/kernel_0_addr_2_reg_2011_reg[1]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_478/kernel_0_addr_6_reg_2031_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_478/kernel_0_addr_reg_2001_reg[0]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_478/kernel_0_addr_4_reg_2021_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_478/kernel_0_addr_4_reg_2021_reg[0]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_478/kernel_0_addr_6_reg_2031_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_478/kernel_0_addr_6_reg_2031_reg[0]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_478/kernel_0_addr_8_reg_2041_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_478/kernel_0_addr_reg_2001_reg[1]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_478/kernel_0_addr_4_reg_2021_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_478/bias_addr_reg_1996_reg[1]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_478/kernel_0_addr_4_reg_2021_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_478/kernel_0_addr_4_reg_2021_reg[1]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_478/kernel_0_addr_8_reg_2041_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_478/kernel_0_addr_reg_2001_reg[2]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_478/kernel_0_addr_8_reg_2041_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_2_fu_478/bias_addr_reg_1996_reg[2]' (FDE) to 'grp_depthwise_conv2d_fix_2_fu_478/kernel_0_addr_8_reg_2041_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_502/kernel_0_addr_7_reg_2028_reg[0]' (FDE) to 'grp_depthwise_conv2d_fix_1_fu_502/kernel_0_addr_5_reg_2018_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_502/kernel_0_addr_5_reg_2018_reg[0]' (FDE) to 'grp_depthwise_conv2d_fix_1_fu_502/kernel_0_addr_3_reg_2008_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_502/kernel_0_addr_3_reg_2008_reg[0]' (FDE) to 'grp_depthwise_conv2d_fix_1_fu_502/kernel_0_addr_1_reg_1998_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_502/kernel_0_addr_2_reg_2003_reg[0]' (FDE) to 'grp_depthwise_conv2d_fix_1_fu_502/kernel_0_addr_reg_1993_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_502/bias_addr_reg_1988_reg[0]' (FDE) to 'grp_depthwise_conv2d_fix_1_fu_502/kernel_0_addr_reg_1993_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_502/kernel_0_addr_2_reg_2003_reg[1]' (FDE) to 'grp_depthwise_conv2d_fix_1_fu_502/kernel_0_addr_6_reg_2023_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_502/kernel_0_addr_reg_1993_reg[0]' (FDE) to 'grp_depthwise_conv2d_fix_1_fu_502/kernel_0_addr_4_reg_2013_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_502/kernel_0_addr_4_reg_2013_reg[0]' (FDE) to 'grp_depthwise_conv2d_fix_1_fu_502/kernel_0_addr_6_reg_2023_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_depthwise_conv2d_fix_1_fu_502/kernel_0_addr_6_reg_2023_reg[0]' (FDE) to 'grp_depthwise_conv2d_fix_1_fu_502/kernel_0_addr_8_reg_2033_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_max_pooling2d_fix16_fu_526/\zext_ln26_4_reg_1728_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_max_pooling2d_fix16_fu_526/\zext_ln26_6_reg_1743_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_max_pooling2d_fix16_fu_526/\zext_ln26_18_reg_1896_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_max_pooling2d_fix16_fu_526/\zext_ln26_20_reg_1911_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_max_pooling2d_fix16_fu_526/\zext_ln26_32_reg_2064_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_max_pooling2d_fix16_fu_526/\zext_ln26_34_reg_2079_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_max_pooling2d_fix16_fu_526/\zext_ln26_11_reg_1812_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_max_pooling2d_fix16_fu_526/\zext_ln26_13_reg_1827_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_max_pooling2d_fix16_fu_526/\zext_ln26_25_reg_1980_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_max_pooling2d_fix16_fu_526/\zext_ln26_27_reg_1995_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_max_pooling2d_fix16_fu_526/\zext_ln26_39_reg_2148_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_max_pooling2d_fix16_fu_526/\zext_ln26_41_reg_2163_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_depthwise_conv2d_fix_1_fu_502/\empty_reg_1965_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_max_pooling2d_fix16_fu_526/\empty_reg_1641_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_depthwise_conv2d_fix_2_fu_478/\output_width_cast_reg_1943_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_depthwise_conv2d_fix_2_fu_478/\output_width_cast_reg_1943_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_depthwise_conv2d_fix_1_fu_502/\output_width_cast_reg_1935_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_max_pooling2d_fix16_fu_526/\output_width_cast_reg_1609_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_max_pooling2d_fix16_fu_526/\output_width_cast_reg_1609_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_max_pooling2d_fix16_fu_526/\output_width_cast_reg_1609_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_max_pooling2d_fix16_fu_526/\output_width_cast_reg_1609_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_max_pooling2d_fix16_fu_526/\output_width_cast_reg_1609_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_max_pooling2d_fix16_fu_526/\output_width_cast_reg_1609_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_max_pooling2d_fix16_fu_526/\output_width_cast_reg_1609_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_max_pooling2d_fix16_fu_526/\output_width_cast_reg_1609_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_max_pooling2d_fix16_fu_526/\output_width_cast_reg_1609_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_max_pooling2d_fix16_fu_526/\output_width_cast_reg_1609_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_max_pooling2d_fix16_fu_526/\empty_86_reg_1646_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_depthwise_conv2d_fix_2_fu_478/\add_ln28_58_reg_2542_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_depthwise_conv2d_fix_1_fu_502/\add_ln28_129_reg_2534_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_depthwise_conv2d_fix_fu_547/\zext_ln28_59_reg_2040_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_depthwise_conv2d_fix_fu_547/\or_ln28_1_reg_1967_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_depthwise_conv2d_fix_2_fu_478/\zext_ln28_reg_1951_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_depthwise_conv2d_fix_2_fu_478/\zext_ln28_25_reg_2385_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_depthwise_conv2d_fix_fu_547/\zext_ln28_61_reg_2066_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_depthwise_conv2d_fix_fu_547/\zext_ln28_61_reg_2066_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SeparableConv2D_4_b_s_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SeparableConv2D_1_b_1_U/network_SeparableConv2D_1_b_1_rom_U/q0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SeparableConv2D_3_b_1_U/network_SeparableConv2D_2_b_1_rom_U/q0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SeparableConv2D_2_b_1_U/network_SeparableConv2D_2_b_1_rom_U/q0_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_depthwise_conv2d_fix_fu_547/\or_ln28_2_reg_2060_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_depthwise_conv2d_fix_1_fu_502/\zext_ln28_46_reg_2129_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_depthwise_conv2d_fix_1_fu_502/\tmp7_0_cast_reg_2082_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_depthwise_conv2d_fix_fu_547/\zext_ln28_14_reg_1939_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pointwise_conv2d_fix_4_fu_593/\sub_ln23_reg_5882_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_depthwise_conv2d_fix_1_fu_502/\tmp5_0_2_0_cast_reg_2070_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_depthwise_conv2d_fix_fu_547/\zext_ln28_68_reg_2158_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_depthwise_conv2d_fix_2_fu_478/\bias_load_reg_2357_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_depthwise_conv2d_fix_1_fu_502/\bias_load_reg_2349_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_depthwise_conv2d_fix_fu_547/\add_ln36_2_reg_2127_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_depthwise_conv2d_fix_2_fu_478/\add_ln28_43_reg_2476_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_depthwise_conv2d_fix_1_fu_502/\add_ln28_114_reg_2468_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_depthwise_conv2d_fix_2_fu_478/\icmp_ln21_1_reg_2150_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_depthwise_conv2d_fix_fu_547/\tmp7_0_reg_1928_reg[10] )
DSP Debug: swapped A/B pins for adder 0x2791d840
DSP Report: Generating DSP tmp3_6_0_cast_reg_4595_reg, operation Mode is: (A*B2)'.
DSP Report: register tmp3_6_0_cast_reg_4595_reg is absorbed into DSP tmp3_6_0_cast_reg_4595_reg.
DSP Report: register tmp3_6_0_cast_reg_4595_reg is absorbed into DSP tmp3_6_0_cast_reg_4595_reg.
DSP Report: operator network_am_addmul_15ns_9ns_5ns_19_1_1_U171/network_am_addmul_15ns_9ns_5ns_19_1_1_DSP48_8_U/m is absorbed into DSP tmp3_6_0_cast_reg_4595_reg.
DSP Report: Generating DSP tmp3_5_0_cast_reg_4473_reg, operation Mode is: (A*B2)'.
DSP Report: register tmp3_5_0_cast_reg_4473_reg is absorbed into DSP tmp3_5_0_cast_reg_4473_reg.
DSP Report: register tmp3_5_0_cast_reg_4473_reg is absorbed into DSP tmp3_5_0_cast_reg_4473_reg.
DSP Report: operator network_am_addmul_15ns_9ns_5ns_19_1_1_U169/network_am_addmul_15ns_9ns_5ns_19_1_1_DSP48_8_U/m is absorbed into DSP tmp3_5_0_cast_reg_4473_reg.
DSP Report: Generating DSP tmp3_4_0_cast_reg_4350_reg, operation Mode is: (A*B2)'.
DSP Report: register tmp3_4_0_cast_reg_4350_reg is absorbed into DSP tmp3_4_0_cast_reg_4350_reg.
DSP Report: register tmp3_4_0_cast_reg_4350_reg is absorbed into DSP tmp3_4_0_cast_reg_4350_reg.
DSP Report: operator network_am_addmul_15ns_9ns_5ns_19_1_1_U167/network_am_addmul_15ns_9ns_5ns_19_1_1_DSP48_8_U/m is absorbed into DSP tmp3_4_0_cast_reg_4350_reg.
DSP Report: Generating DSP tmp3_3_0_cast_reg_4227_reg, operation Mode is: (A*B2)'.
DSP Report: register tmp3_3_0_cast_reg_4227_reg is absorbed into DSP tmp3_3_0_cast_reg_4227_reg.
DSP Report: register tmp3_3_0_cast_reg_4227_reg is absorbed into DSP tmp3_3_0_cast_reg_4227_reg.
DSP Report: operator network_am_addmul_15ns_9ns_5ns_19_1_1_U165/network_am_addmul_15ns_9ns_5ns_19_1_1_DSP48_8_U/m is absorbed into DSP tmp3_3_0_cast_reg_4227_reg.
DSP Report: Generating DSP tmp3_2_0_cast_reg_4104_reg, operation Mode is: (A*B2)'.
DSP Report: register tmp3_2_0_cast_reg_4104_reg is absorbed into DSP tmp3_2_0_cast_reg_4104_reg.
DSP Report: register tmp3_2_0_cast_reg_4104_reg is absorbed into DSP tmp3_2_0_cast_reg_4104_reg.
DSP Report: operator network_am_addmul_15ns_9ns_5ns_19_1_1_U163/network_am_addmul_15ns_9ns_5ns_19_1_1_DSP48_8_U/m is absorbed into DSP tmp3_2_0_cast_reg_4104_reg.
DSP Report: Generating DSP tmp3_1_0_cast_reg_3981_reg, operation Mode is: (A*B2)'.
DSP Report: register tmp3_1_0_cast_reg_3981_reg is absorbed into DSP tmp3_1_0_cast_reg_3981_reg.
DSP Report: register tmp3_1_0_cast_reg_3981_reg is absorbed into DSP tmp3_1_0_cast_reg_3981_reg.
DSP Report: operator network_am_addmul_15ns_9ns_5ns_19_1_1_U161/network_am_addmul_15ns_9ns_5ns_19_1_1_DSP48_8_U/m is absorbed into DSP tmp3_1_0_cast_reg_3981_reg.
DSP Report: Generating DSP tmp3_0_0_cast_reg_3858_reg, operation Mode is: (A*B2)'.
DSP Report: register tmp3_0_0_cast_reg_3858_reg is absorbed into DSP tmp3_0_0_cast_reg_3858_reg.
DSP Report: register tmp3_0_0_cast_reg_3858_reg is absorbed into DSP tmp3_0_0_cast_reg_3858_reg.
DSP Report: operator network_am_addmul_15ns_9ns_5ns_19_1_1_U159/network_am_addmul_15ns_9ns_5ns_19_1_1_DSP48_8_U/m is absorbed into DSP tmp3_0_0_cast_reg_3858_reg.
DSP Report: Generating DSP tmp5_6_0_cast_reg_4606_reg, operation Mode is: (A*B2)'.
DSP Report: register tmp5_6_0_cast_reg_4606_reg is absorbed into DSP tmp5_6_0_cast_reg_4606_reg.
DSP Report: register tmp5_6_0_cast_reg_4606_reg is absorbed into DSP tmp5_6_0_cast_reg_4606_reg.
DSP Report: operator network_am_addmul_16ns_10ns_6ns_21_1_1_U172/network_am_addmul_16ns_10ns_6ns_21_1_1_DSP48_9_U/m is absorbed into DSP tmp5_6_0_cast_reg_4606_reg.
DSP Report: Generating DSP tmp5_5_0_cast_reg_4484_reg, operation Mode is: (A*B2)'.
DSP Report: register tmp5_5_0_cast_reg_4484_reg is absorbed into DSP tmp5_5_0_cast_reg_4484_reg.
DSP Report: register tmp5_5_0_cast_reg_4484_reg is absorbed into DSP tmp5_5_0_cast_reg_4484_reg.
DSP Report: operator network_am_addmul_16ns_10ns_6ns_21_1_1_U170/network_am_addmul_16ns_10ns_6ns_21_1_1_DSP48_9_U/m is absorbed into DSP tmp5_5_0_cast_reg_4484_reg.
DSP Report: Generating DSP tmp5_4_0_cast_reg_4361_reg, operation Mode is: (A*B2)'.
DSP Report: register tmp5_4_0_cast_reg_4361_reg is absorbed into DSP tmp5_4_0_cast_reg_4361_reg.
DSP Report: register tmp5_4_0_cast_reg_4361_reg is absorbed into DSP tmp5_4_0_cast_reg_4361_reg.
DSP Report: operator network_am_addmul_16ns_10ns_6ns_21_1_1_U168/network_am_addmul_16ns_10ns_6ns_21_1_1_DSP48_9_U/m is absorbed into DSP tmp5_4_0_cast_reg_4361_reg.
DSP Report: Generating DSP tmp5_3_0_cast_reg_4238_reg, operation Mode is: (A*B2)'.
DSP Report: register tmp5_3_0_cast_reg_4238_reg is absorbed into DSP tmp5_3_0_cast_reg_4238_reg.
DSP Report: register tmp5_3_0_cast_reg_4238_reg is absorbed into DSP tmp5_3_0_cast_reg_4238_reg.
DSP Report: operator network_am_addmul_16ns_10ns_6ns_21_1_1_U166/network_am_addmul_16ns_10ns_6ns_21_1_1_DSP48_9_U/m is absorbed into DSP tmp5_3_0_cast_reg_4238_reg.
DSP Report: Generating DSP tmp5_2_0_cast_reg_4115_reg, operation Mode is: (A*B2)'.
DSP Report: register tmp5_2_0_cast_reg_4115_reg is absorbed into DSP tmp5_2_0_cast_reg_4115_reg.
DSP Report: register tmp5_2_0_cast_reg_4115_reg is absorbed into DSP tmp5_2_0_cast_reg_4115_reg.
DSP Report: operator network_am_addmul_16ns_10ns_6ns_21_1_1_U164/network_am_addmul_16ns_10ns_6ns_21_1_1_DSP48_9_U/m is absorbed into DSP tmp5_2_0_cast_reg_4115_reg.
DSP Report: Generating DSP tmp5_1_0_cast_reg_3992_reg, operation Mode is: (A*B2)'.
DSP Report: register tmp5_1_0_cast_reg_3992_reg is absorbed into DSP tmp5_1_0_cast_reg_3992_reg.
DSP Report: register tmp5_1_0_cast_reg_3992_reg is absorbed into DSP tmp5_1_0_cast_reg_3992_reg.
DSP Report: operator network_am_addmul_16ns_10ns_6ns_21_1_1_U162/network_am_addmul_16ns_10ns_6ns_21_1_1_DSP48_9_U/m is absorbed into DSP tmp5_1_0_cast_reg_3992_reg.
DSP Report: Generating DSP tmp5_0_0_cast_reg_3869_reg, operation Mode is: (A*B2)'.
DSP Report: register tmp5_0_0_cast_reg_3869_reg is absorbed into DSP tmp5_0_0_cast_reg_3869_reg.
DSP Report: register tmp5_0_0_cast_reg_3869_reg is absorbed into DSP tmp5_0_0_cast_reg_3869_reg.
DSP Report: operator network_am_addmul_16ns_10ns_6ns_21_1_1_U160/network_am_addmul_16ns_10ns_6ns_21_1_1_DSP48_9_U/m is absorbed into DSP tmp5_0_0_cast_reg_3869_reg.
DSP Report: Generating DSP output_r_address01, operation Mode is: C+(A*B2)'.
DSP Report: register output_r_address01 is absorbed into DSP output_r_address01.
DSP Report: register tmp5_0_0_cast_reg_3869_reg is absorbed into DSP output_r_address01.
DSP Report: operator output_r_address01 is absorbed into DSP output_r_address01.
DSP Report: operator network_am_addmul_16ns_10ns_6ns_21_1_1_U160/network_am_addmul_16ns_10ns_6ns_21_1_1_DSP48_9_U/m is absorbed into DSP output_r_address01.
WARNING: [Synth 8-3331] design up_sampling2d_fix16 has unconnected port output_depth[5]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_up_sampling2d_fix16_fu_457/\zext_ln19_reg_3777_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_up_sampling2d_fix16_fu_457/\zext_ln19_reg_3777_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_up_sampling2d_fix16_fu_457/\zext_ln19_reg_3777_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_up_sampling2d_fix16_fu_457/\zext_ln19_reg_3777_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_up_sampling2d_fix16_fu_457/\output_height_cast_reg_3766_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_up_sampling2d_fix16_fu_457/\output_width_cast_reg_3713_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_up_sampling2d_fix16_fu_457/\output_width_cast_reg_3713_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_up_sampling2d_fix16_fu_457/\output_width_cast_reg_3713_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_up_sampling2d_fix16_fu_457/\output_width_cast_reg_3713_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_up_sampling2d_fix16_fu_457/\output_width_cast_reg_3713_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_up_sampling2d_fix16_fu_457/\output_width_cast_reg_3713_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_up_sampling2d_fix16_fu_457/\output_width_cast_reg_3713_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_up_sampling2d_fix16_fu_457/\output_width_cast_reg_3713_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_up_sampling2d_fix16_fu_457/\output_width_cast_reg_3713_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_up_sampling2d_fix16_fu_457/\output_width_cast_reg_3713_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_up_sampling2d_fix16_fu_457/\empty_reg_3787_reg[2] )
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
DSP Report: Generating DSP add_ln23_49_fu_557_p2, operation Mode is: C'+(A:0xc4)*B2.
DSP Report: register in_d_0_0_reg_532_reg is absorbed into DSP add_ln23_49_fu_557_p2.
DSP Report: register sext_ln23_reg_6367_reg is absorbed into DSP add_ln23_49_fu_557_p2.
DSP Report: operator add_ln23_49_fu_557_p2 is absorbed into DSP add_ln23_49_fu_557_p2.
DSP Report: operator mul_ln23_fu_3884_p2 is absorbed into DSP add_ln23_49_fu_557_p2.
DSP Report: Generating DSP mul_ln23_35_fu_3890_p2, operation Mode is: A*B2.
DSP Report: register sext_ln23_58_reg_6152_reg is absorbed into DSP mul_ln23_35_fu_3890_p2.
DSP Report: operator mul_ln23_35_fu_3890_p2 is absorbed into DSP mul_ln23_35_fu_3890_p2.
DSP Report: Generating DSP trunc_ln23_2_reg_6257_reg, operation Mode is: (A*B2)'.
DSP Report: register sext_ln23_56_reg_6147_reg is absorbed into DSP trunc_ln23_2_reg_6257_reg.
DSP Report: register trunc_ln23_2_reg_6257_reg is absorbed into DSP trunc_ln23_2_reg_6257_reg.
DSP Report: operator mul_ln23_34_fu_3902_p2 is absorbed into DSP trunc_ln23_2_reg_6257_reg.
DSP Report: Generating DSP trunc_ln23_14_reg_6357_reg, operation Mode is: (A*B2)'.
DSP Report: register sext_ln23_80_reg_6207_reg is absorbed into DSP trunc_ln23_14_reg_6357_reg.
DSP Report: register trunc_ln23_14_reg_6357_reg is absorbed into DSP trunc_ln23_14_reg_6357_reg.
DSP Report: operator mul_ln23_46_fu_3883_p2 is absorbed into DSP trunc_ln23_14_reg_6357_reg.
DSP Report: Generating DSP trunc_ln23_10_reg_6327_reg, operation Mode is: (A*B2)'.
DSP Report: register sext_ln23_72_reg_6187_reg is absorbed into DSP trunc_ln23_10_reg_6327_reg.
DSP Report: register trunc_ln23_10_reg_6327_reg is absorbed into DSP trunc_ln23_10_reg_6327_reg.
DSP Report: operator mul_ln23_42_fu_3893_p2 is absorbed into DSP trunc_ln23_10_reg_6327_reg.
DSP Report: Generating DSP trunc_ln23_12_reg_6342_reg, operation Mode is: (A*B2)'.
DSP Report: register sext_ln23_76_reg_6197_reg is absorbed into DSP trunc_ln23_12_reg_6342_reg.
DSP Report: register trunc_ln23_12_reg_6342_reg is absorbed into DSP trunc_ln23_12_reg_6342_reg.
DSP Report: operator mul_ln23_44_fu_3876_p2 is absorbed into DSP trunc_ln23_12_reg_6342_reg.
DSP Report: Generating DSP trunc_ln23_8_reg_6312_reg, operation Mode is: (A*B2)'.
DSP Report: register sext_ln23_68_reg_6177_reg is absorbed into DSP trunc_ln23_8_reg_6312_reg.
DSP Report: register trunc_ln23_8_reg_6312_reg is absorbed into DSP trunc_ln23_8_reg_6312_reg.
DSP Report: operator mul_ln23_40_fu_3880_p2 is absorbed into DSP trunc_ln23_8_reg_6312_reg.
DSP Report: Generating DSP trunc_ln23_1_reg_6252_reg, operation Mode is: (A*B2)'.
DSP Report: register sext_ln23_54_reg_6142_reg is absorbed into DSP trunc_ln23_1_reg_6252_reg.
DSP Report: register trunc_ln23_1_reg_6252_reg is absorbed into DSP trunc_ln23_1_reg_6252_reg.
DSP Report: operator mul_ln23_33_fu_3904_p2 is absorbed into DSP trunc_ln23_1_reg_6252_reg.
DSP Report: Generating DSP mul_ln23_41_fu_3874_p2, operation Mode is: A*B2.
DSP Report: register sext_ln23_70_reg_6182_reg is absorbed into DSP mul_ln23_41_fu_3874_p2.
DSP Report: operator mul_ln23_41_fu_3874_p2 is absorbed into DSP mul_ln23_41_fu_3874_p2.
DSP Report: Generating DSP mul_ln23_32_fu_3878_p2, operation Mode is: A*B.
DSP Report: operator mul_ln23_32_fu_3878_p2 is absorbed into DSP mul_ln23_32_fu_3878_p2.
DSP Report: Generating DSP mul_ln23_45_fu_3886_p2, operation Mode is: A*B2.
DSP Report: register sext_ln23_78_reg_6202_reg is absorbed into DSP mul_ln23_45_fu_3886_p2.
DSP Report: operator mul_ln23_45_fu_3886_p2 is absorbed into DSP mul_ln23_45_fu_3886_p2.
DSP Report: Generating DSP mul_ln23_43_fu_3873_p2, operation Mode is: A*B2.
DSP Report: register sext_ln23_74_reg_6192_reg is absorbed into DSP mul_ln23_43_fu_3873_p2.
DSP Report: operator mul_ln23_43_fu_3873_p2 is absorbed into DSP mul_ln23_43_fu_3873_p2.
DSP Report: Generating DSP mul_ln23_38_fu_3879_p2, operation Mode is: A*B2.
DSP Report: register sext_ln23_64_reg_6167_reg is absorbed into DSP mul_ln23_38_fu_3879_p2.
DSP Report: operator mul_ln23_38_fu_3879_p2 is absorbed into DSP mul_ln23_38_fu_3879_p2.
DSP Report: Generating DSP mul_ln23_39_fu_3885_p2, operation Mode is: A*B2.
DSP Report: register sext_ln23_66_reg_6172_reg is absorbed into DSP mul_ln23_39_fu_3885_p2.
DSP Report: operator mul_ln23_39_fu_3885_p2 is absorbed into DSP mul_ln23_39_fu_3885_p2.
DSP Report: Generating DSP mul_ln23_36_fu_3901_p2, operation Mode is: A*B2.
DSP Report: register sext_ln23_60_reg_6157_reg is absorbed into DSP mul_ln23_36_fu_3901_p2.
DSP Report: operator mul_ln23_36_fu_3901_p2 is absorbed into DSP mul_ln23_36_fu_3901_p2.
DSP Report: Generating DSP mul_ln23_37_fu_3877_p2, operation Mode is: A*B2.
DSP Report: register sext_ln23_62_reg_6162_reg is absorbed into DSP mul_ln23_37_fu_3877_p2.
DSP Report: operator mul_ln23_37_fu_3877_p2 is absorbed into DSP mul_ln23_37_fu_3877_p2.
DSP Report: Generating DSP mul_ln23_47_fu_3896_p2, operation Mode is: A*B2.
DSP Report: register sext_ln23_82_reg_6212_reg is absorbed into DSP mul_ln23_47_fu_3896_p2.
DSP Report: operator mul_ln23_47_fu_3896_p2 is absorbed into DSP mul_ln23_47_fu_3896_p2.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
DSP Report: Generating DSP mul_ln23_59_fu_3655_p2, operation Mode is: A*B2.
DSP Report: register SeparableConv2D_2_w_s_U/pointwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom_U/q1_reg is absorbed into DSP mul_ln23_59_fu_3655_p2.
DSP Report: operator mul_ln23_59_fu_3655_p2 is absorbed into DSP mul_ln23_59_fu_3655_p2.
DSP Report: Generating DSP mul_ln23_52_fu_3680_p2, operation Mode is: A*(B:0x31).
DSP Report: operator mul_ln23_52_fu_3680_p2 is absorbed into DSP mul_ln23_52_fu_3680_p2.
DSP Report: Generating DSP grp_fu_3657_p2, operation Mode is: A*(B:0x31).
DSP Report: operator grp_fu_3657_p2 is absorbed into DSP grp_fu_3657_p2.
DSP Report: Generating DSP grp_fu_3676_p2, operation Mode is: A*B2.
DSP Report: register SeparableConv2D_2_w_s_U/pointwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom_U/q0_reg is absorbed into DSP grp_fu_3676_p2.
DSP Report: operator grp_fu_3676_p2 is absorbed into DSP grp_fu_3676_p2.
DSP Report: Generating DSP grp_fu_3682_p2, operation Mode is: A*(B:0x31).
DSP Report: operator grp_fu_3682_p2 is absorbed into DSP grp_fu_3682_p2.
DSP Report: Generating DSP mul_ln23_76_fu_3675_p2, operation Mode is: A*(B:0x31).
DSP Report: operator mul_ln23_76_fu_3675_p2 is absorbed into DSP mul_ln23_76_fu_3675_p2.
DSP Report: Generating DSP mul_ln23_61_fu_3661_p2, operation Mode is: A*B2.
DSP Report: register SeparableConv2D_2_w_s_U/pointwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom_U/q2_reg is absorbed into DSP mul_ln23_61_fu_3661_p2.
DSP Report: operator mul_ln23_61_fu_3661_p2 is absorbed into DSP mul_ln23_61_fu_3661_p2.
DSP Report: Generating DSP trunc_ln23_1_reg_7957_reg, operation Mode is: (A*B2)'.
DSP Report: register SeparableConv2D_2_w_s_U/pointwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom_U/q0_reg is absorbed into DSP trunc_ln23_1_reg_7957_reg.
DSP Report: register trunc_ln23_1_reg_7957_reg is absorbed into DSP trunc_ln23_1_reg_7957_reg.
DSP Report: operator mul_ln23_49_fu_3656_p2 is absorbed into DSP trunc_ln23_1_reg_7957_reg.
DSP Report: Generating DSP grp_fu_3684_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_3684_p2 is absorbed into DSP grp_fu_3684_p2.
DSP Report: Generating DSP grp_fu_3660_p2, operation Mode is: A*(B:0x31).
DSP Report: operator grp_fu_3660_p2 is absorbed into DSP grp_fu_3660_p2.
DSP Report: Generating DSP mul_ln23_77_fu_3681_p2, operation Mode is: A*B2.
DSP Report: register SeparableConv2D_2_w_s_U/pointwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom_U/q1_reg is absorbed into DSP mul_ln23_77_fu_3681_p2.
DSP Report: operator mul_ln23_77_fu_3681_p2 is absorbed into DSP mul_ln23_77_fu_3681_p2.
DSP Report: Generating DSP grp_fu_3679_p2, operation Mode is: A*(B:0x31).
DSP Report: operator grp_fu_3679_p2 is absorbed into DSP grp_fu_3679_p2.
DSP Report: Generating DSP grp_fu_497_p2, operation Mode is: C'+A*(B:0x31).
DSP Report: register grp_fu_497_p2 is absorbed into DSP grp_fu_497_p2.
DSP Report: operator grp_fu_497_p2 is absorbed into DSP grp_fu_497_p2.
DSP Report: operator grp_fu_3679_p2 is absorbed into DSP grp_fu_497_p2.
DSP Report: Generating DSP grp_fu_486_p2, operation Mode is: C'+A*(B:0x31).
DSP Report: register grp_fu_486_p2 is absorbed into DSP grp_fu_486_p2.
DSP Report: operator grp_fu_486_p2 is absorbed into DSP grp_fu_486_p2.
DSP Report: operator grp_fu_3657_p2 is absorbed into DSP grp_fu_486_p2.
DSP Report: Generating DSP grp_fu_495_p2, operation Mode is: C'+A*(B:0x31).
DSP Report: register grp_fu_495_p2 is absorbed into DSP grp_fu_495_p2.
DSP Report: operator grp_fu_495_p2 is absorbed into DSP grp_fu_495_p2.
DSP Report: operator grp_fu_3660_p2 is absorbed into DSP grp_fu_495_p2.
DSP Report: Generating DSP grp_fu_480_p2, operation Mode is: C'+A*(B:0x31).
DSP Report: register grp_fu_480_p2 is absorbed into DSP grp_fu_480_p2.
DSP Report: operator grp_fu_480_p2 is absorbed into DSP grp_fu_480_p2.
DSP Report: operator grp_fu_3682_p2 is absorbed into DSP grp_fu_480_p2.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
DSP Report: Generating DSP grp_fu_3664_p2, operation Mode is: A*B2.
DSP Report: register SeparableConv2D_0_w_s_U/pointwise_conv2d_fix_SeparableConv2D_0_w_s_rom_U/q0_reg is absorbed into DSP grp_fu_3664_p2.
DSP Report: operator grp_fu_3664_p2 is absorbed into DSP grp_fu_3664_p2.
DSP Report: Generating DSP mul_ln23_12_fu_3648_p2, operation Mode is: A*(B:0x310).
DSP Report: operator mul_ln23_12_fu_3648_p2 is absorbed into DSP mul_ln23_12_fu_3648_p2.
DSP Report: Generating DSP grp_fu_3642_p2, operation Mode is: A*B2.
DSP Report: register SeparableConv2D_0_w_s_U/pointwise_conv2d_fix_SeparableConv2D_0_w_s_rom_U/q1_reg is absorbed into DSP grp_fu_3642_p2.
DSP Report: operator grp_fu_3642_p2 is absorbed into DSP grp_fu_3642_p2.
DSP Report: Generating DSP grp_fu_3647_p2, operation Mode is: A*B2.
DSP Report: register SeparableConv2D_0_w_s_U/pointwise_conv2d_fix_SeparableConv2D_0_w_s_rom_U/q0_reg is absorbed into DSP grp_fu_3647_p2.
DSP Report: operator grp_fu_3647_p2 is absorbed into DSP grp_fu_3647_p2.
DSP Report: Generating DSP grp_fu_3662_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_3662_p2 is absorbed into DSP grp_fu_3662_p2.
DSP Report: Generating DSP grp_fu_3633_p2, operation Mode is: A*B2.
DSP Report: register SeparableConv2D_0_w_s_U/pointwise_conv2d_fix_SeparableConv2D_0_w_s_rom_U/q1_reg is absorbed into DSP grp_fu_3633_p2.
DSP Report: operator grp_fu_3633_p2 is absorbed into DSP grp_fu_3633_p2.
DSP Report: Generating DSP grp_fu_3656_p2, operation Mode is: A*B2.
DSP Report: register SeparableConv2D_0_w_s_U/pointwise_conv2d_fix_SeparableConv2D_0_w_s_rom_U/q0_reg is absorbed into DSP grp_fu_3656_p2.
DSP Report: operator grp_fu_3656_p2 is absorbed into DSP grp_fu_3656_p2.
DSP Report: Generating DSP grp_fu_3655_p2, operation Mode is: A*(B:0x310).
DSP Report: operator grp_fu_3655_p2 is absorbed into DSP grp_fu_3655_p2.
DSP Report: Generating DSP grp_fu_3646_p2, operation Mode is: A*(B:0x310).
DSP Report: operator grp_fu_3646_p2 is absorbed into DSP grp_fu_3646_p2.
DSP Report: Generating DSP mul_ln23_3_fu_3635_p2, operation Mode is: A*B2.
DSP Report: register SeparableConv2D_0_w_s_U/pointwise_conv2d_fix_SeparableConv2D_0_w_s_rom_U/q0_reg is absorbed into DSP mul_ln23_3_fu_3635_p2.
DSP Report: operator mul_ln23_3_fu_3635_p2 is absorbed into DSP mul_ln23_3_fu_3635_p2.
DSP Report: Generating DSP grp_fu_483_p2, operation Mode is: C'+A*(B:0x310).
DSP Report: register grp_fu_483_p2 is absorbed into DSP grp_fu_483_p2.
DSP Report: operator grp_fu_483_p2 is absorbed into DSP grp_fu_483_p2.
DSP Report: operator grp_fu_3637_p2 is absorbed into DSP grp_fu_483_p2.
DSP Report: Generating DSP grp_fu_492_p0, operation Mode is: ((D or 0)+(0 or A))*(B:0x310).
DSP Report: operator grp_fu_3655_p2 is absorbed into DSP grp_fu_492_p0.
DSP Report: operator grp_fu_3659_p2 is absorbed into DSP grp_fu_492_p0.
DSP Report: Generating DSP grp_fu_471_p2, operation Mode is: C'+A*B.
DSP Report: register grp_fu_471_p2 is absorbed into DSP grp_fu_471_p2.
DSP Report: operator grp_fu_471_p2 is absorbed into DSP grp_fu_471_p2.
DSP Report: operator grp_fu_3662_p2 is absorbed into DSP grp_fu_471_p2.
DSP Report: Generating DSP grp_fu_479_p0, operation Mode is: ((D or 0)+(0 or A))*(B:0x310).
DSP Report: operator grp_fu_3646_p2 is absorbed into DSP grp_fu_479_p0.
DSP Report: operator grp_fu_3659_p2 is absorbed into DSP grp_fu_479_p0.
DSP Report: Generating DSP grp_fu_480_p2, operation Mode is: C'+A*(B:0x310).
DSP Report: register grp_fu_480_p2 is absorbed into DSP grp_fu_480_p2.
DSP Report: operator grp_fu_480_p2 is absorbed into DSP grp_fu_480_p2.
DSP Report: operator grp_fu_3663_p2 is absorbed into DSP grp_fu_480_p2.
DSP Report: Generating DSP grp_fu_485_p2, operation Mode is: C'+A*(B:0x310).
DSP Report: register grp_fu_485_p2 is absorbed into DSP grp_fu_485_p2.
DSP Report: operator grp_fu_485_p2 is absorbed into DSP grp_fu_485_p2.
DSP Report: operator grp_fu_3660_p2 is absorbed into DSP grp_fu_485_p2.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
DSP Report: Generating DSP grp_fu_3662_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_3662_p2 is absorbed into DSP grp_fu_3662_p2.
DSP Report: Generating DSP grp_fu_3685_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_3685_p2 is absorbed into DSP grp_fu_3685_p2.
DSP Report: Generating DSP mul_ln23_28_fu_3664_p2, operation Mode is: A*B.
DSP Report: operator mul_ln23_28_fu_3664_p2 is absorbed into DSP mul_ln23_28_fu_3664_p2.
DSP Report: Generating DSP grp_fu_3691_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_3691_p2 is absorbed into DSP grp_fu_3691_p2.
DSP Report: Generating DSP grp_fu_3679_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_3679_p2 is absorbed into DSP grp_fu_3679_p2.
DSP Report: Generating DSP grp_fu_3693_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_3693_p2 is absorbed into DSP grp_fu_3693_p2.
DSP Report: Generating DSP mul_ln23_30_fu_3670_p2, operation Mode is: A*B.
DSP Report: operator mul_ln23_30_fu_3670_p2 is absorbed into DSP mul_ln23_30_fu_3670_p2.
DSP Report: Generating DSP trunc_ln23_1_reg_7921_reg, operation Mode is: (A*B)'.
DSP Report: register trunc_ln23_1_reg_7921_reg is absorbed into DSP trunc_ln23_1_reg_7921_reg.
DSP Report: operator mul_ln23_18_fu_3665_p2 is absorbed into DSP trunc_ln23_1_reg_7921_reg.
DSP Report: Generating DSP grp_fu_510_p2, operation Mode is: C'+A*B.
DSP Report: register grp_fu_510_p2 is absorbed into DSP grp_fu_510_p2.
DSP Report: operator grp_fu_510_p2 is absorbed into DSP grp_fu_510_p2.
DSP Report: operator grp_fu_3679_p2 is absorbed into DSP grp_fu_510_p2.
DSP Report: Generating DSP grp_fu_484_p2, operation Mode is: C'+A*(B:0xc4).
DSP Report: register grp_fu_484_p2 is absorbed into DSP grp_fu_484_p2.
DSP Report: operator grp_fu_484_p2 is absorbed into DSP grp_fu_484_p2.
DSP Report: operator grp_fu_3689_p2 is absorbed into DSP grp_fu_484_p2.
DSP Report: Generating DSP grp_fu_494_p2, operation Mode is: C'+A*(B:0xc4).
DSP Report: register grp_fu_494_p2 is absorbed into DSP grp_fu_494_p2.
DSP Report: operator grp_fu_494_p2 is absorbed into DSP grp_fu_494_p2.
DSP Report: operator grp_fu_3666_p2 is absorbed into DSP grp_fu_494_p2.
DSP Report: Generating DSP grp_fu_3666_p2, operation Mode is: A*(B:0xc4).
DSP Report: operator grp_fu_3666_p2 is absorbed into DSP grp_fu_3666_p2.
DSP Report: Generating DSP grp_fu_503_p2, operation Mode is: C'+A*(B:0xc4).
DSP Report: register grp_fu_503_p2 is absorbed into DSP grp_fu_503_p2.
DSP Report: operator grp_fu_503_p2 is absorbed into DSP grp_fu_503_p2.
DSP Report: operator grp_fu_3669_p2 is absorbed into DSP grp_fu_503_p2.
DSP Report: Generating DSP grp_fu_482_p2, operation Mode is: C'+A*B.
DSP Report: register grp_fu_482_p2 is absorbed into DSP grp_fu_482_p2.
DSP Report: operator grp_fu_482_p2 is absorbed into DSP grp_fu_482_p2.
DSP Report: operator grp_fu_3693_p2 is absorbed into DSP grp_fu_482_p2.
DSP Report: Generating DSP grp_fu_505_p2, operation Mode is: C'+A*(B:0xc4).
DSP Report: register grp_fu_505_p2 is absorbed into DSP grp_fu_505_p2.
DSP Report: operator grp_fu_505_p2 is absorbed into DSP grp_fu_505_p2.
DSP Report: operator grp_fu_3688_p2 is absorbed into DSP grp_fu_505_p2.
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[15]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[14]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[13]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[12]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[11]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[10]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[9]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[8]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[6]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[5]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[4]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[3]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[2]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WSTRB[3]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WSTRB[2]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WSTRB[1]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pointwise_conv2d_fix_2_fu_573/\SeparableConv2D_2_b_s_U/pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom_U/q0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_AXILiteS_s_axi_U/\int_ap_return_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pointwise_conv2d_fix_2_fu_573/\zext_ln16_reg_7865_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pointwise_conv2d_fix_3_fu_553/\zext_ln16_reg_7831_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pointwise_conv2d_fix_1_fu_583/\zext_ln16_reg_6044_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pointwise_conv2d_fix_3_fu_553/\zext_ln23_reg_7849_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pointwise_conv2d_fix_3_fu_553/\zext_ln23_reg_7849_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pointwise_conv2d_fix_fu_563/\zext_ln30_1_reg_7714_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pointwise_conv2d_fix_2_fu_573/\zext_ln23_reg_7883_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pointwise_conv2d_fix_2_fu_573/\zext_ln23_reg_7883_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_pointwise_conv2d_fix_2_fu_573/\sext_ln19_reg_7902_reg[10] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_AXILiteS_s_axi_U/\rdata_reg[31] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module network_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module network_AXILiteS_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:25 . Memory (MB): peak = 2167.637 ; gain = 522.527 ; free physical = 1512 ; free virtual = 7473
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 226, Available = 220. Use report_utilization command for details.
DSP Report: Generating DSP tmp5_0_2_0_cast_reg_2078_reg, operation Mode is (post resource management): (A*B2)'.
DSP Report: register zext_ln36_1_reg_1956_reg is absorbed into DSP tmp5_0_2_0_cast_reg_2078_reg.
DSP Report: register tmp5_0_2_0_cast_reg_2078_reg is absorbed into DSP tmp5_0_2_0_cast_reg_2078_reg.
DSP Report: operator tmp5_0_2_0_fu_732_p2 is absorbed into DSP tmp5_0_2_0_cast_reg_2078_reg.
DSP Report: Generating DSP tmp5_0_0_0_cast_reg_2054_reg, operation Mode is (post resource management): (A*B2)'.
DSP Report: register zext_ln36_1_reg_1956_reg is absorbed into DSP tmp5_0_0_0_cast_reg_2054_reg.
DSP Report: register tmp5_0_0_0_cast_reg_2054_reg is absorbed into DSP tmp5_0_0_0_cast_reg_2054_reg.
DSP Report: operator tmp5_0_0_0_fu_694_p2 is absorbed into DSP tmp5_0_0_0_cast_reg_2054_reg.
DSP Report: Generating DSP tmp5_0_1_0_cast_reg_2066_reg, operation Mode is (post resource management): (A*B2)'.
DSP Report: register zext_ln36_1_reg_1956_reg is absorbed into DSP tmp5_0_1_0_cast_reg_2066_reg.
DSP Report: register tmp5_0_1_0_cast_reg_2066_reg is absorbed into DSP tmp5_0_1_0_cast_reg_2066_reg.
DSP Report: operator tmp5_0_1_0_fu_713_p2 is absorbed into DSP tmp5_0_1_0_cast_reg_2066_reg.
DSP Report: Generating DSP add_ln28_62_reg_2588_reg, operation Mode is (post resource management): (C+(A*B2)')'.
DSP Report: register zext_ln36_1_reg_1956_reg is absorbed into DSP add_ln28_62_reg_2588_reg.
DSP Report: register add_ln28_62_reg_2588_reg is absorbed into DSP add_ln28_62_reg_2588_reg.
DSP Report: register tmp5_0_2_0_cast_reg_2078_reg is absorbed into DSP add_ln28_62_reg_2588_reg.
DSP Report: operator add_ln28_62_fu_1616_p2 is absorbed into DSP add_ln28_62_reg_2588_reg.
DSP Report: operator tmp5_0_2_0_fu_732_p2 is absorbed into DSP add_ln28_62_reg_2588_reg.
DSP Report: Generating DSP add_ln28_63_reg_2593_reg, operation Mode is (post resource management): (C+(A*B2)')'.
DSP Report: register zext_ln36_1_reg_1956_reg is absorbed into DSP add_ln28_63_reg_2593_reg.
DSP Report: register add_ln28_63_reg_2593_reg is absorbed into DSP add_ln28_63_reg_2593_reg.
DSP Report: register tmp5_0_2_0_cast_reg_2078_reg is absorbed into DSP add_ln28_63_reg_2593_reg.
DSP Report: operator add_ln28_63_fu_1620_p2 is absorbed into DSP add_ln28_63_reg_2593_reg.
DSP Report: operator tmp5_0_2_0_fu_732_p2 is absorbed into DSP add_ln28_63_reg_2593_reg.
DSP Report: Generating DSP output_r_address00, operation Mode is (post resource management): C+(A*B2)'.
DSP Report: register output_width_cast_reg_1943_reg is absorbed into DSP output_r_address00.
DSP Report: register tmp7_0_cast_reg_2090_reg is absorbed into DSP output_r_address00.
DSP Report: operator output_r_address00 is absorbed into DSP output_r_address00.
DSP Report: operator tmp7_0_fu_751_p2 is absorbed into DSP output_r_address00.
DSP Report: Generating DSP add_ln36_3_reg_2568_reg, operation Mode is (post resource management): (C+(A*B2)')'.
DSP Report: register output_width_cast_reg_1943_reg is absorbed into DSP add_ln36_3_reg_2568_reg.
DSP Report: register add_ln36_3_reg_2568_reg is absorbed into DSP add_ln36_3_reg_2568_reg.
DSP Report: register tmp7_0_cast_reg_2090_reg is absorbed into DSP add_ln36_3_reg_2568_reg.
DSP Report: operator add_ln36_3_fu_1562_p2 is absorbed into DSP add_ln36_3_reg_2568_reg.
DSP Report: operator tmp7_0_fu_751_p2 is absorbed into DSP add_ln36_3_reg_2568_reg.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U70/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is (post resource management): A*B.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U70/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U70/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U68/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register input_load_199_reg_2219_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U68/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register kernel_0_load_6_reg_2224_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U68/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U68/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U68/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U69/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is (post resource management): A*B.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U69/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U69/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U79/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is (post resource management): A2*B.
DSP Report: register sext_ln28_17_reg_2340_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U79/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U79/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U79/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U73/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is (post resource management): A''*B2.
DSP Report: register sext_ln28_14_reg_2323_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U73/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register kernel_0_load_6_reg_2224_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U73/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_13_reg_2316_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U73/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U73/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U73/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U78/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is (post resource management): A2*B.
DSP Report: register sext_ln28_15_reg_2328_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U78/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U78/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U78/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP trunc_ln28_17_reg_2471_reg, operation Mode is (post resource management): (A''*B'')'.
DSP Report: register input_load_195_reg_2159_reg is absorbed into DSP trunc_ln28_17_reg_2471_reg.
DSP Report: register sext_ln28_4_reg_2263_reg is absorbed into DSP trunc_ln28_17_reg_2471_reg.
DSP Report: register kernel_0_load_reg_2114_reg is absorbed into DSP trunc_ln28_17_reg_2471_reg.
DSP Report: register sext_ln28_1_reg_2239_reg is absorbed into DSP trunc_ln28_17_reg_2471_reg.
DSP Report: register trunc_ln28_17_reg_2471_reg is absorbed into DSP trunc_ln28_17_reg_2471_reg.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U80/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP trunc_ln28_17_reg_2471_reg.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U88/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is (post resource management): A2*B.
DSP Report: register sext_ln28_17_reg_2340_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U88/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U88/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U88/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U91/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is (post resource management): A''*B2.
DSP Report: register sext_ln28_23_reg_2460_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U91/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register kernel_0_load_6_reg_2224_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U91/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_13_reg_2316_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U91/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U91/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U91/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U96/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is (post resource management): A2*B.
DSP Report: register sext_ln28_15_reg_2328_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U96/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U96/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U96/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U65/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register input_load_196_reg_2179_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U65/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register kernel_0_load_3_reg_2184_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U65/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U65/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U65/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U63/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register reg_491_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U63/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register kernel_0_load_1_reg_2154_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U63/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U63/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U63/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U64/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register input_load_195_reg_2159_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U64/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register kernel_0_load_2_reg_2164_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U64/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U64/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U64/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U72/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is (post resource management): A''*B''.
DSP Report: register input_load_197_reg_2189_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U72/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register kernel_0_load_3_reg_2184_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U72/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_8_reg_2282_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U72/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_7_reg_2275_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U72/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U72/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U72/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U74/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is (post resource management): A''*B.
DSP Report: register kernel_0_load_1_reg_2154_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U74/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_3_reg_2256_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U74/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U74/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U74/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U75/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is (post resource management): A''*B.
DSP Report: register kernel_0_load_2_reg_2164_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U75/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_5_reg_2268_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U75/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U75/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U75/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U90/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is (post resource management): A''*B''.
DSP Report: register reg_491_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U90/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_21_reg_2449_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U90/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register kernel_0_load_3_reg_2184_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U90/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_7_reg_2275_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U90/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U90/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U90/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U92/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is (post resource management): A''*B.
DSP Report: register kernel_0_load_1_reg_2154_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U92/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_3_reg_2256_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U92/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U92/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U92/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U84/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is (post resource management): A''*B.
DSP Report: register kernel_0_load_2_reg_2164_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U84/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_5_reg_2268_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U84/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U84/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U84/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP trunc_ln28_3_reg_2294_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register input_load_197_reg_2189_reg is absorbed into DSP trunc_ln28_3_reg_2294_reg.
DSP Report: register kernel_0_load_4_reg_2194_reg is absorbed into DSP trunc_ln28_3_reg_2294_reg.
DSP Report: register trunc_ln28_3_reg_2294_reg is absorbed into DSP trunc_ln28_3_reg_2294_reg.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U66/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP trunc_ln28_3_reg_2294_reg.
DSP Report: Generating DSP trunc_ln28_12_reg_2444_reg, operation Mode is (post resource management): (A''*B2)'.
DSP Report: register reg_486_reg is absorbed into DSP trunc_ln28_12_reg_2444_reg.
DSP Report: register kernel_0_load_4_reg_2194_reg is absorbed into DSP trunc_ln28_12_reg_2444_reg.
DSP Report: register sext_ln28_9_reg_2287_reg is absorbed into DSP trunc_ln28_12_reg_2444_reg.
DSP Report: register trunc_ln28_12_reg_2444_reg is absorbed into DSP trunc_ln28_12_reg_2444_reg.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U76/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP trunc_ln28_12_reg_2444_reg.
DSP Report: Generating DSP trunc_ln28_22_reg_2521_reg, operation Mode is (post resource management): (A''*B)'.
DSP Report: register kernel_0_load_5_reg_2214_reg is absorbed into DSP trunc_ln28_22_reg_2521_reg.
DSP Report: register sext_ln28_11_reg_2304_reg is absorbed into DSP trunc_ln28_22_reg_2521_reg.
DSP Report: register trunc_ln28_22_reg_2521_reg is absorbed into DSP trunc_ln28_22_reg_2521_reg.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U86/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP trunc_ln28_22_reg_2521_reg.
DSP Report: Generating DSP trunc_ln28_30_reg_2603_reg, operation Mode is (post resource management): (A''*B)'.
DSP Report: register kernel_0_load_4_reg_2194_reg is absorbed into DSP trunc_ln28_30_reg_2603_reg.
DSP Report: register sext_ln28_9_reg_2287_reg is absorbed into DSP trunc_ln28_30_reg_2603_reg.
DSP Report: register trunc_ln28_30_reg_2603_reg is absorbed into DSP trunc_ln28_30_reg_2603_reg.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U94/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP trunc_ln28_30_reg_2603_reg.
DSP Report: Generating DSP trunc_ln28_4_reg_2311_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register input_load_198_reg_2209_reg is absorbed into DSP trunc_ln28_4_reg_2311_reg.
DSP Report: register kernel_0_load_5_reg_2214_reg is absorbed into DSP trunc_ln28_4_reg_2311_reg.
DSP Report: register trunc_ln28_4_reg_2311_reg is absorbed into DSP trunc_ln28_4_reg_2311_reg.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U67/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP trunc_ln28_4_reg_2311_reg.
DSP Report: Generating DSP trunc_ln28_13_reg_2455_reg, operation Mode is (post resource management): (A''*B2)'.
DSP Report: register reg_491_reg is absorbed into DSP trunc_ln28_13_reg_2455_reg.
DSP Report: register kernel_0_load_5_reg_2214_reg is absorbed into DSP trunc_ln28_13_reg_2455_reg.
DSP Report: register sext_ln28_11_reg_2304_reg is absorbed into DSP trunc_ln28_13_reg_2455_reg.
DSP Report: register trunc_ln28_13_reg_2455_reg is absorbed into DSP trunc_ln28_13_reg_2455_reg.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U77/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP trunc_ln28_13_reg_2455_reg.
DSP Report: Generating DSP trunc_ln28_21_reg_2516_reg, operation Mode is (post resource management): (A''*B'')'.
DSP Report: register reg_491_reg is absorbed into DSP trunc_ln28_21_reg_2516_reg.
DSP Report: register sext_ln28_21_reg_2449_reg is absorbed into DSP trunc_ln28_21_reg_2516_reg.
DSP Report: register kernel_0_load_4_reg_2194_reg is absorbed into DSP trunc_ln28_21_reg_2516_reg.
DSP Report: register sext_ln28_9_reg_2287_reg is absorbed into DSP trunc_ln28_21_reg_2516_reg.
DSP Report: register trunc_ln28_21_reg_2516_reg is absorbed into DSP trunc_ln28_21_reg_2516_reg.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U85/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP trunc_ln28_21_reg_2516_reg.
DSP Report: Generating DSP trunc_ln28_31_reg_2608_reg, operation Mode is (post resource management): (A''*B)'.
DSP Report: register kernel_0_load_5_reg_2214_reg is absorbed into DSP trunc_ln28_31_reg_2608_reg.
DSP Report: register sext_ln28_11_reg_2304_reg is absorbed into DSP trunc_ln28_31_reg_2608_reg.
DSP Report: register trunc_ln28_31_reg_2608_reg is absorbed into DSP trunc_ln28_31_reg_2608_reg.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U95/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP trunc_ln28_31_reg_2608_reg.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U81/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is (post resource management): A''*B''.
DSP Report: register input_load_198_reg_2209_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U81/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_10_reg_2299_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U81/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register kernel_0_load_3_reg_2184_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U81/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_7_reg_2275_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U81/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U81/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U81/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U83/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is (post resource management): A''*B2.
DSP Report: register sext_ln28_19_reg_2413_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U83/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register kernel_0_load_1_reg_2154_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U83/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_3_reg_2256_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U83/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U83/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U83/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U89/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is (post resource management): A''*B2.
DSP Report: register sext_ln28_19_reg_2413_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U89/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register kernel_0_load_reg_2114_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U89/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_1_reg_2239_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U89/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U89/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U89/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP trunc_ln_reg_2246_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register reg_486_reg is absorbed into DSP trunc_ln_reg_2246_reg.
DSP Report: register kernel_0_load_reg_2114_reg is absorbed into DSP trunc_ln_reg_2246_reg.
DSP Report: register trunc_ln_reg_2246_reg is absorbed into DSP trunc_ln_reg_2246_reg.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U62/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP trunc_ln_reg_2246_reg.
DSP Report: Generating DSP trunc_ln28_8_reg_2364_reg, operation Mode is (post resource management): (A''*B'')'.
DSP Report: register reg_491_reg is absorbed into DSP trunc_ln28_8_reg_2364_reg.
DSP Report: register sext_ln28_2_reg_2251_reg is absorbed into DSP trunc_ln28_8_reg_2364_reg.
DSP Report: register kernel_0_load_reg_2114_reg is absorbed into DSP trunc_ln28_8_reg_2364_reg.
DSP Report: register sext_ln28_1_reg_2239_reg is absorbed into DSP trunc_ln28_8_reg_2364_reg.
DSP Report: register trunc_ln28_8_reg_2364_reg is absorbed into DSP trunc_ln28_8_reg_2364_reg.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U71/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP trunc_ln28_8_reg_2364_reg.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U82/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is (post resource management): A''*B2.
DSP Report: register sext_ln28_16_reg_2335_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U82/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register kernel_0_load_6_reg_2224_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U82/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_13_reg_2316_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U82/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U82/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U82/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U87/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register sext_ln28_23_reg_2460_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U87/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_15_reg_2328_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U87/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U87/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U87/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U119/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is (post resource management): A*B.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U119/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U119/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U117/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register input_load_222_reg_2211_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U117/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register kernel_0_load_6_reg_2216_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U117/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U117/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U117/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U118/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is (post resource management): A*B.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U118/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U118/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U128/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is (post resource management): A2*B.
DSP Report: register sext_ln28_49_reg_2332_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U128/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U128/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U128/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U122/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is (post resource management): A''*B2.
DSP Report: register sext_ln28_46_reg_2315_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U122/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register kernel_0_load_6_reg_2216_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U122/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_45_reg_2308_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U122/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U122/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U122/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U127/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is (post resource management): A2*B.
DSP Report: register sext_ln28_47_reg_2320_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U127/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U127/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U127/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP trunc_ln28_51_reg_2463_reg, operation Mode is (post resource management): (A''*B'')'.
DSP Report: register input_load_218_reg_2151_reg is absorbed into DSP trunc_ln28_51_reg_2463_reg.
DSP Report: register sext_ln28_36_reg_2255_reg is absorbed into DSP trunc_ln28_51_reg_2463_reg.
DSP Report: register kernel_0_load_reg_2106_reg is absorbed into DSP trunc_ln28_51_reg_2463_reg.
DSP Report: register sext_ln28_33_reg_2231_reg is absorbed into DSP trunc_ln28_51_reg_2463_reg.
DSP Report: register trunc_ln28_51_reg_2463_reg is absorbed into DSP trunc_ln28_51_reg_2463_reg.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U129/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP trunc_ln28_51_reg_2463_reg.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U137/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is (post resource management): A2*B.
DSP Report: register sext_ln28_49_reg_2332_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U137/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U137/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U137/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U140/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is (post resource management): A''*B2.
DSP Report: register sext_ln28_55_reg_2452_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U140/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register kernel_0_load_6_reg_2216_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U140/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_45_reg_2308_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U140/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U140/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U140/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U145/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is (post resource management): A2*B.
DSP Report: register sext_ln28_47_reg_2320_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U145/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U145/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U145/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U114/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register input_load_219_reg_2171_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U114/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register kernel_0_load_3_reg_2176_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U114/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U114/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U114/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U112/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register reg_487_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U112/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register kernel_0_load_1_reg_2146_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U112/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U112/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U112/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U113/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register input_load_218_reg_2151_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U113/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register kernel_0_load_2_reg_2156_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U113/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U113/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U113/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U121/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is (post resource management): A''*B''.
DSP Report: register input_load_220_reg_2181_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U121/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register kernel_0_load_3_reg_2176_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U121/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_40_reg_2274_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U121/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_39_reg_2267_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U121/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U121/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U121/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U123/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is (post resource management): A''*B.
DSP Report: register kernel_0_load_1_reg_2146_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U123/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_35_reg_2248_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U123/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U123/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U123/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U124/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is (post resource management): A''*B.
DSP Report: register kernel_0_load_2_reg_2156_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U124/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_37_reg_2260_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U124/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U124/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U124/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U139/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is (post resource management): A''*B''.
DSP Report: register reg_487_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U139/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_53_reg_2441_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U139/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register kernel_0_load_3_reg_2176_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U139/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_39_reg_2267_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U139/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U139/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U139/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U141/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is (post resource management): A''*B.
DSP Report: register kernel_0_load_1_reg_2146_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U141/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_35_reg_2248_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U141/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U141/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U141/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U133/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is (post resource management): A''*B.
DSP Report: register kernel_0_load_2_reg_2156_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U133/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_37_reg_2260_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U133/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U133/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U133/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP trunc_ln28_37_reg_2286_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register input_load_220_reg_2181_reg is absorbed into DSP trunc_ln28_37_reg_2286_reg.
DSP Report: register kernel_0_load_4_reg_2186_reg is absorbed into DSP trunc_ln28_37_reg_2286_reg.
DSP Report: register trunc_ln28_37_reg_2286_reg is absorbed into DSP trunc_ln28_37_reg_2286_reg.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U115/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP trunc_ln28_37_reg_2286_reg.
DSP Report: Generating DSP trunc_ln28_46_reg_2436_reg, operation Mode is (post resource management): (A''*B2)'.
DSP Report: register reg_482_reg is absorbed into DSP trunc_ln28_46_reg_2436_reg.
DSP Report: register kernel_0_load_4_reg_2186_reg is absorbed into DSP trunc_ln28_46_reg_2436_reg.
DSP Report: register sext_ln28_41_reg_2279_reg is absorbed into DSP trunc_ln28_46_reg_2436_reg.
DSP Report: register trunc_ln28_46_reg_2436_reg is absorbed into DSP trunc_ln28_46_reg_2436_reg.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U125/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP trunc_ln28_46_reg_2436_reg.
DSP Report: Generating DSP trunc_ln28_56_reg_2513_reg, operation Mode is (post resource management): (A''*B)'.
DSP Report: register kernel_0_load_5_reg_2206_reg is absorbed into DSP trunc_ln28_56_reg_2513_reg.
DSP Report: register sext_ln28_43_reg_2296_reg is absorbed into DSP trunc_ln28_56_reg_2513_reg.
DSP Report: register trunc_ln28_56_reg_2513_reg is absorbed into DSP trunc_ln28_56_reg_2513_reg.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U135/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP trunc_ln28_56_reg_2513_reg.
DSP Report: Generating DSP trunc_ln28_64_reg_2595_reg, operation Mode is (post resource management): (A''*B)'.
DSP Report: register kernel_0_load_4_reg_2186_reg is absorbed into DSP trunc_ln28_64_reg_2595_reg.
DSP Report: register sext_ln28_41_reg_2279_reg is absorbed into DSP trunc_ln28_64_reg_2595_reg.
DSP Report: register trunc_ln28_64_reg_2595_reg is absorbed into DSP trunc_ln28_64_reg_2595_reg.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U143/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP trunc_ln28_64_reg_2595_reg.
DSP Report: Generating DSP trunc_ln28_38_reg_2303_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register input_load_221_reg_2201_reg is absorbed into DSP trunc_ln28_38_reg_2303_reg.
DSP Report: register kernel_0_load_5_reg_2206_reg is absorbed into DSP trunc_ln28_38_reg_2303_reg.
DSP Report: register trunc_ln28_38_reg_2303_reg is absorbed into DSP trunc_ln28_38_reg_2303_reg.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U116/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP trunc_ln28_38_reg_2303_reg.
DSP Report: Generating DSP trunc_ln28_47_reg_2447_reg, operation Mode is (post resource management): (A''*B2)'.
DSP Report: register reg_487_reg is absorbed into DSP trunc_ln28_47_reg_2447_reg.
DSP Report: register kernel_0_load_5_reg_2206_reg is absorbed into DSP trunc_ln28_47_reg_2447_reg.
DSP Report: register sext_ln28_43_reg_2296_reg is absorbed into DSP trunc_ln28_47_reg_2447_reg.
DSP Report: register trunc_ln28_47_reg_2447_reg is absorbed into DSP trunc_ln28_47_reg_2447_reg.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U126/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP trunc_ln28_47_reg_2447_reg.
DSP Report: Generating DSP trunc_ln28_55_reg_2508_reg, operation Mode is (post resource management): (A''*B'')'.
DSP Report: register reg_487_reg is absorbed into DSP trunc_ln28_55_reg_2508_reg.
DSP Report: register sext_ln28_53_reg_2441_reg is absorbed into DSP trunc_ln28_55_reg_2508_reg.
DSP Report: register kernel_0_load_4_reg_2186_reg is absorbed into DSP trunc_ln28_55_reg_2508_reg.
DSP Report: register sext_ln28_41_reg_2279_reg is absorbed into DSP trunc_ln28_55_reg_2508_reg.
DSP Report: register trunc_ln28_55_reg_2508_reg is absorbed into DSP trunc_ln28_55_reg_2508_reg.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U134/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP trunc_ln28_55_reg_2508_reg.
DSP Report: Generating DSP trunc_ln28_65_reg_2600_reg, operation Mode is (post resource management): (A''*B)'.
DSP Report: register kernel_0_load_5_reg_2206_reg is absorbed into DSP trunc_ln28_65_reg_2600_reg.
DSP Report: register sext_ln28_43_reg_2296_reg is absorbed into DSP trunc_ln28_65_reg_2600_reg.
DSP Report: register trunc_ln28_65_reg_2600_reg is absorbed into DSP trunc_ln28_65_reg_2600_reg.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U144/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP trunc_ln28_65_reg_2600_reg.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U130/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is (post resource management): A''*B''.
DSP Report: register input_load_221_reg_2201_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U130/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_42_reg_2291_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U130/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register kernel_0_load_3_reg_2176_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U130/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_39_reg_2267_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U130/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U130/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U130/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U132/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is (post resource management): A''*B2.
DSP Report: register sext_ln28_51_reg_2405_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U132/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register kernel_0_load_1_reg_2146_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U132/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_35_reg_2248_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U132/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U132/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U132/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U138/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is (post resource management): A''*B2.
DSP Report: register sext_ln28_51_reg_2405_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U138/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register kernel_0_load_reg_2106_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U138/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_33_reg_2231_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U138/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U138/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U138/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP trunc_ln_reg_2238_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register reg_482_reg is absorbed into DSP trunc_ln_reg_2238_reg.
DSP Report: register kernel_0_load_reg_2106_reg is absorbed into DSP trunc_ln_reg_2238_reg.
DSP Report: register trunc_ln_reg_2238_reg is absorbed into DSP trunc_ln_reg_2238_reg.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U111/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP trunc_ln_reg_2238_reg.
DSP Report: Generating DSP trunc_ln28_42_reg_2356_reg, operation Mode is (post resource management): (A''*B'')'.
DSP Report: register reg_487_reg is absorbed into DSP trunc_ln28_42_reg_2356_reg.
DSP Report: register sext_ln28_34_reg_2243_reg is absorbed into DSP trunc_ln28_42_reg_2356_reg.
DSP Report: register kernel_0_load_reg_2106_reg is absorbed into DSP trunc_ln28_42_reg_2356_reg.
DSP Report: register sext_ln28_33_reg_2231_reg is absorbed into DSP trunc_ln28_42_reg_2356_reg.
DSP Report: register trunc_ln28_42_reg_2356_reg is absorbed into DSP trunc_ln28_42_reg_2356_reg.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U120/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP trunc_ln28_42_reg_2356_reg.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U131/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is (post resource management): A''*B2.
DSP Report: register sext_ln28_48_reg_2327_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U131/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register kernel_0_load_6_reg_2216_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U131/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_45_reg_2308_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U131/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U131/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U131/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP network_mul_mul_16s_16s_30_1_1_U136/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p, operation Mode is (post resource management): A2*B2.
DSP Report: register sext_ln28_55_reg_2452_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U136/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: register sext_ln28_47_reg_2320_reg is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U136/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: operator network_mul_mul_16s_16s_30_1_1_U136/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p is absorbed into DSP network_mul_mul_16s_16s_30_1_1_U136/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p.
DSP Report: Generating DSP add_ln26_137_fu_1513_p2, operation Mode is (post resource management): C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_137_fu_1513_p2.
DSP Report: register tmp5_0_0_0_cast_reg_1677_reg is absorbed into DSP add_ln26_137_fu_1513_p2.
DSP Report: operator add_ln26_137_fu_1513_p2 is absorbed into DSP add_ln26_137_fu_1513_p2.
DSP Report: operator tmp5_0_0_0_fu_742_p2 is absorbed into DSP add_ln26_137_fu_1513_p2.
DSP Report: Generating DSP add_ln26_138_fu_1533_p2, operation Mode is (post resource management): C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_138_fu_1533_p2.
DSP Report: register tmp5_0_0_0_cast_reg_1677_reg is absorbed into DSP add_ln26_138_fu_1533_p2.
DSP Report: operator add_ln26_138_fu_1533_p2 is absorbed into DSP add_ln26_138_fu_1533_p2.
DSP Report: operator tmp5_0_0_0_fu_742_p2 is absorbed into DSP add_ln26_138_fu_1533_p2.
DSP Report: Generating DSP add_ln26_139_reg_2246_reg, operation Mode is (post resource management): (C+(A*B2)')'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_139_reg_2246_reg.
DSP Report: register add_ln26_139_reg_2246_reg is absorbed into DSP add_ln26_139_reg_2246_reg.
DSP Report: register tmp5_0_1_0_cast_reg_1695_reg is absorbed into DSP add_ln26_139_reg_2246_reg.
DSP Report: operator add_ln26_139_fu_1543_p2 is absorbed into DSP add_ln26_139_reg_2246_reg.
DSP Report: operator tmp5_0_1_0_fu_761_p2 is absorbed into DSP add_ln26_139_reg_2246_reg.
DSP Report: Generating DSP add_ln26_140_reg_2252_reg, operation Mode is (post resource management): (C+(A*B2)')'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_140_reg_2252_reg.
DSP Report: register add_ln26_140_reg_2252_reg is absorbed into DSP add_ln26_140_reg_2252_reg.
DSP Report: register tmp5_0_1_0_cast_reg_1695_reg is absorbed into DSP add_ln26_140_reg_2252_reg.
DSP Report: operator add_ln26_140_fu_1548_p2 is absorbed into DSP add_ln26_140_reg_2252_reg.
DSP Report: operator tmp5_0_1_0_fu_761_p2 is absorbed into DSP add_ln26_140_reg_2252_reg.
DSP Report: Generating DSP add_ln26_136_fu_1453_p2, operation Mode is (post resource management): C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_136_fu_1453_p2.
DSP Report: register tmp5_0_1_0_cast_reg_1695_reg is absorbed into DSP add_ln26_136_fu_1453_p2.
DSP Report: operator add_ln26_136_fu_1453_p2 is absorbed into DSP add_ln26_136_fu_1453_p2.
DSP Report: operator tmp5_0_1_0_fu_761_p2 is absorbed into DSP add_ln26_136_fu_1453_p2.
DSP Report: Generating DSP add_ln26_135_fu_1433_p2, operation Mode is (post resource management): C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_135_fu_1433_p2.
DSP Report: register tmp5_0_1_0_cast_reg_1695_reg is absorbed into DSP add_ln26_135_fu_1433_p2.
DSP Report: operator add_ln26_135_fu_1433_p2 is absorbed into DSP add_ln26_135_fu_1433_p2.
DSP Report: operator tmp5_0_1_0_fu_761_p2 is absorbed into DSP add_ln26_135_fu_1433_p2.
DSP Report: Generating DSP add_ln26_134_fu_1412_p2, operation Mode is (post resource management): C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_134_fu_1412_p2.
DSP Report: register tmp5_0_0_0_cast_reg_1677_reg is absorbed into DSP add_ln26_134_fu_1412_p2.
DSP Report: operator add_ln26_134_fu_1412_p2 is absorbed into DSP add_ln26_134_fu_1412_p2.
DSP Report: operator tmp5_0_0_0_fu_742_p2 is absorbed into DSP add_ln26_134_fu_1412_p2.
DSP Report: Generating DSP add_ln26_129_fu_1275_p2, operation Mode is (post resource management): C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_129_fu_1275_p2.
DSP Report: register tmp5_0_0_0_cast_reg_1677_reg is absorbed into DSP add_ln26_129_fu_1275_p2.
DSP Report: operator add_ln26_129_fu_1275_p2 is absorbed into DSP add_ln26_129_fu_1275_p2.
DSP Report: operator tmp5_0_0_0_fu_742_p2 is absorbed into DSP add_ln26_129_fu_1275_p2.
DSP Report: Generating DSP add_ln26_130_fu_1295_p2, operation Mode is (post resource management): C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_130_fu_1295_p2.
DSP Report: register tmp5_0_0_0_cast_reg_1677_reg is absorbed into DSP add_ln26_130_fu_1295_p2.
DSP Report: operator add_ln26_130_fu_1295_p2 is absorbed into DSP add_ln26_130_fu_1295_p2.
DSP Report: operator tmp5_0_0_0_fu_742_p2 is absorbed into DSP add_ln26_130_fu_1295_p2.
DSP Report: Generating DSP add_ln26_131_fu_1316_p2, operation Mode is (post resource management): C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_131_fu_1316_p2.
DSP Report: register tmp5_0_1_0_cast_reg_1695_reg is absorbed into DSP add_ln26_131_fu_1316_p2.
DSP Report: operator add_ln26_131_fu_1316_p2 is absorbed into DSP add_ln26_131_fu_1316_p2.
DSP Report: operator tmp5_0_1_0_fu_761_p2 is absorbed into DSP add_ln26_131_fu_1316_p2.
DSP Report: Generating DSP add_ln26_132_fu_1336_p2, operation Mode is (post resource management): C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_132_fu_1336_p2.
DSP Report: register tmp5_0_1_0_cast_reg_1695_reg is absorbed into DSP add_ln26_132_fu_1336_p2.
DSP Report: operator add_ln26_132_fu_1336_p2 is absorbed into DSP add_ln26_132_fu_1336_p2.
DSP Report: operator tmp5_0_1_0_fu_761_p2 is absorbed into DSP add_ln26_132_fu_1336_p2.
DSP Report: Generating DSP add_ln26_128_fu_1219_p2, operation Mode is (post resource management): C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_128_fu_1219_p2.
DSP Report: register tmp5_0_1_0_cast_reg_1695_reg is absorbed into DSP add_ln26_128_fu_1219_p2.
DSP Report: operator add_ln26_128_fu_1219_p2 is absorbed into DSP add_ln26_128_fu_1219_p2.
DSP Report: operator tmp5_0_1_0_fu_761_p2 is absorbed into DSP add_ln26_128_fu_1219_p2.
DSP Report: Generating DSP add_ln26_127_fu_1199_p2, operation Mode is (post resource management): C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_127_fu_1199_p2.
DSP Report: register tmp5_0_1_0_cast_reg_1695_reg is absorbed into DSP add_ln26_127_fu_1199_p2.
DSP Report: operator add_ln26_127_fu_1199_p2 is absorbed into DSP add_ln26_127_fu_1199_p2.
DSP Report: operator tmp5_0_1_0_fu_761_p2 is absorbed into DSP add_ln26_127_fu_1199_p2.
DSP Report: Generating DSP add_ln26_126_fu_1178_p2, operation Mode is (post resource management): C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_126_fu_1178_p2.
DSP Report: register tmp5_0_0_0_cast_reg_1677_reg is absorbed into DSP add_ln26_126_fu_1178_p2.
DSP Report: operator add_ln26_126_fu_1178_p2 is absorbed into DSP add_ln26_126_fu_1178_p2.
DSP Report: operator tmp5_0_0_0_fu_742_p2 is absorbed into DSP add_ln26_126_fu_1178_p2.
DSP Report: Generating DSP add_ln26_121_fu_1041_p2, operation Mode is (post resource management): C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_121_fu_1041_p2.
DSP Report: register tmp5_0_0_0_cast_reg_1677_reg is absorbed into DSP add_ln26_121_fu_1041_p2.
DSP Report: operator add_ln26_121_fu_1041_p2 is absorbed into DSP add_ln26_121_fu_1041_p2.
DSP Report: operator tmp5_0_0_0_fu_742_p2 is absorbed into DSP add_ln26_121_fu_1041_p2.
DSP Report: Generating DSP add_ln26_122_fu_1061_p2, operation Mode is (post resource management): C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_122_fu_1061_p2.
DSP Report: register tmp5_0_0_0_cast_reg_1677_reg is absorbed into DSP add_ln26_122_fu_1061_p2.
DSP Report: operator add_ln26_122_fu_1061_p2 is absorbed into DSP add_ln26_122_fu_1061_p2.
DSP Report: operator tmp5_0_0_0_fu_742_p2 is absorbed into DSP add_ln26_122_fu_1061_p2.
DSP Report: Generating DSP add_ln26_123_fu_1082_p2, operation Mode is (post resource management): C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_123_fu_1082_p2.
DSP Report: register tmp5_0_1_0_cast_reg_1695_reg is absorbed into DSP add_ln26_123_fu_1082_p2.
DSP Report: operator add_ln26_123_fu_1082_p2 is absorbed into DSP add_ln26_123_fu_1082_p2.
DSP Report: operator tmp5_0_1_0_fu_761_p2 is absorbed into DSP add_ln26_123_fu_1082_p2.
DSP Report: Generating DSP add_ln26_124_fu_1102_p2, operation Mode is (post resource management): C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_124_fu_1102_p2.
DSP Report: register tmp5_0_1_0_cast_reg_1695_reg is absorbed into DSP add_ln26_124_fu_1102_p2.
DSP Report: operator add_ln26_124_fu_1102_p2 is absorbed into DSP add_ln26_124_fu_1102_p2.
DSP Report: operator tmp5_0_1_0_fu_761_p2 is absorbed into DSP add_ln26_124_fu_1102_p2.
DSP Report: Generating DSP add_ln26_120_fu_985_p2, operation Mode is (post resource management): C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_120_fu_985_p2.
DSP Report: register tmp5_0_1_0_cast_reg_1695_reg is absorbed into DSP add_ln26_120_fu_985_p2.
DSP Report: operator add_ln26_120_fu_985_p2 is absorbed into DSP add_ln26_120_fu_985_p2.
DSP Report: operator tmp5_0_1_0_fu_761_p2 is absorbed into DSP add_ln26_120_fu_985_p2.
DSP Report: Generating DSP add_ln26_119_fu_965_p2, operation Mode is (post resource management): C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_119_fu_965_p2.
DSP Report: register tmp5_0_1_0_cast_reg_1695_reg is absorbed into DSP add_ln26_119_fu_965_p2.
DSP Report: operator add_ln26_119_fu_965_p2 is absorbed into DSP add_ln26_119_fu_965_p2.
DSP Report: operator tmp5_0_1_0_fu_761_p2 is absorbed into DSP add_ln26_119_fu_965_p2.
DSP Report: Generating DSP add_ln26_118_fu_944_p2, operation Mode is (post resource management): C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_118_fu_944_p2.
DSP Report: register tmp5_0_0_0_cast_reg_1677_reg is absorbed into DSP add_ln26_118_fu_944_p2.
DSP Report: operator add_ln26_118_fu_944_p2 is absorbed into DSP add_ln26_118_fu_944_p2.
DSP Report: operator tmp5_0_0_0_fu_742_p2 is absorbed into DSP add_ln26_118_fu_944_p2.
DSP Report: Generating DSP add_ln26_fu_806_p2, operation Mode is (post resource management): C'+(A*B2)'.
DSP Report: register add_ln26_fu_806_p2 is absorbed into DSP add_ln26_fu_806_p2.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_fu_806_p2.
DSP Report: register tmp5_0_0_0_cast_reg_1677_reg is absorbed into DSP add_ln26_fu_806_p2.
DSP Report: operator add_ln26_fu_806_p2 is absorbed into DSP add_ln26_fu_806_p2.
DSP Report: operator tmp5_0_0_0_fu_742_p2 is absorbed into DSP add_ln26_fu_806_p2.
DSP Report: Generating DSP add_ln26_114_fu_826_p2, operation Mode is (post resource management): C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_114_fu_826_p2.
DSP Report: register tmp5_0_0_0_cast_reg_1677_reg is absorbed into DSP add_ln26_114_fu_826_p2.
DSP Report: operator add_ln26_114_fu_826_p2 is absorbed into DSP add_ln26_114_fu_826_p2.
DSP Report: operator tmp5_0_0_0_fu_742_p2 is absorbed into DSP add_ln26_114_fu_826_p2.
DSP Report: Generating DSP add_ln26_115_fu_847_p2, operation Mode is (post resource management): C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_115_fu_847_p2.
DSP Report: register tmp5_0_1_0_cast_reg_1695_reg is absorbed into DSP add_ln26_115_fu_847_p2.
DSP Report: operator add_ln26_115_fu_847_p2 is absorbed into DSP add_ln26_115_fu_847_p2.
DSP Report: operator tmp5_0_1_0_fu_761_p2 is absorbed into DSP add_ln26_115_fu_847_p2.
DSP Report: Generating DSP add_ln26_116_fu_867_p2, operation Mode is (post resource management): C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_116_fu_867_p2.
DSP Report: register tmp5_0_1_0_cast_reg_1695_reg is absorbed into DSP add_ln26_116_fu_867_p2.
DSP Report: operator add_ln26_116_fu_867_p2 is absorbed into DSP add_ln26_116_fu_867_p2.
DSP Report: operator tmp5_0_1_0_fu_761_p2 is absorbed into DSP add_ln26_116_fu_867_p2.
DSP Report: Generating DSP add_ln26_133_fu_1392_p2, operation Mode is (post resource management): C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_133_fu_1392_p2.
DSP Report: register tmp5_0_0_0_cast_reg_1677_reg is absorbed into DSP add_ln26_133_fu_1392_p2.
DSP Report: operator add_ln26_133_fu_1392_p2 is absorbed into DSP add_ln26_133_fu_1392_p2.
DSP Report: operator tmp5_0_0_0_fu_742_p2 is absorbed into DSP add_ln26_133_fu_1392_p2.
DSP Report: Generating DSP add_ln26_125_fu_1158_p2, operation Mode is (post resource management): C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_125_fu_1158_p2.
DSP Report: register tmp5_0_0_0_cast_reg_1677_reg is absorbed into DSP add_ln26_125_fu_1158_p2.
DSP Report: operator add_ln26_125_fu_1158_p2 is absorbed into DSP add_ln26_125_fu_1158_p2.
DSP Report: operator tmp5_0_0_0_fu_742_p2 is absorbed into DSP add_ln26_125_fu_1158_p2.
DSP Report: Generating DSP add_ln26_117_fu_924_p2, operation Mode is (post resource management): C+(A*B2)'.
DSP Report: register zext_ln32_14_reg_1625_reg is absorbed into DSP add_ln26_117_fu_924_p2.
DSP Report: register tmp5_0_0_0_cast_reg_1677_reg is absorbed into DSP add_ln26_117_fu_924_p2.
DSP Report: operator add_ln26_117_fu_924_p2 is absorbed into DSP add_ln26_117_fu_924_p2.
DSP Report: operator tmp5_0_0_0_fu_742_p2 is absorbed into DSP add_ln26_117_fu_924_p2.
DSP Report: Generating DSP output_r_address00, operation Mode is (post resource management): C+(A*B2)'.
DSP Report: register output_width_cast_reg_1609_reg is absorbed into DSP output_r_address00.
DSP Report: register tmp7_0_cast_reg_1713_reg is absorbed into DSP output_r_address00.
DSP Report: operator output_r_address00 is absorbed into DSP output_r_address00.
DSP Report: operator tmp7_0_fu_780_p2 is absorbed into DSP output_r_address00.
DSP Report: Generating DSP add_ln32_6_reg_2258_reg, operation Mode is (post resource management): (C+(A*B2)')'.
DSP Report: register output_width_cast_reg_1609_reg is absorbed into DSP add_ln32_6_reg_2258_reg.
DSP Report: register add_ln32_6_reg_2258_reg is absorbed into DSP add_ln32_6_reg_2258_reg.
DSP Report: register tmp7_0_cast_reg_1713_reg is absorbed into DSP add_ln32_6_reg_2258_reg.
DSP Report: operator add_ln32_6_fu_1553_p2 is absorbed into DSP add_ln32_6_reg_2258_reg.
DSP Report: operator tmp7_0_fu_780_p2 is absorbed into DSP add_ln32_6_reg_2258_reg.
DSP Report: Generating DSP network_mul_mul_16s_12ns_28_1_1_U8/network_mul_mul_16s_12ns_28_1_1_DSP48_1_U/p, operation Mode is (post resource management): A*(B:0x78d).
DSP Report: operator network_mul_mul_16s_12ns_28_1_1_U8/network_mul_mul_16s_12ns_28_1_1_DSP48_1_U/p is absorbed into DSP network_mul_mul_16s_12ns_28_1_1_U8/network_mul_mul_16s_12ns_28_1_1_DSP48_1_U/p.
DSP Report: Generating DSP network_mul_mul_16s_15s_30_1_1_U7/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p, operation Mode is (post resource management): A2*(B:0x3ce73).
DSP Report: register reg_341_reg is absorbed into DSP network_mul_mul_16s_15s_30_1_1_U7/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p.
DSP Report: operator network_mul_mul_16s_15s_30_1_1_U7/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p is absorbed into DSP network_mul_mul_16s_15s_30_1_1_U7/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP network_mul_mul_16s_14s_30_1_1_U9/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p, operation Mode is (post resource management): A*(B:0x3eb36).
DSP Report: operator network_mul_mul_16s_14s_30_1_1_U9/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U9/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p.
DSP Report: Generating DSP network_mul_mul_16s_15s_30_1_1_U6/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p, operation Mode is (post resource management): A2*(B:0x3cef6).
DSP Report: register reg_337_reg is absorbed into DSP network_mul_mul_16s_15s_30_1_1_U6/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p.
DSP Report: operator network_mul_mul_16s_15s_30_1_1_U6/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p is absorbed into DSP network_mul_mul_16s_15s_30_1_1_U6/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP network_mul_mul_16s_14s_30_1_1_U17/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p, operation Mode is (post resource management): A2*(B:0x3eb36).
DSP Report: register reg_341_reg is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U17/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p.
DSP Report: operator network_mul_mul_16s_14s_30_1_1_U17/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U17/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p.
DSP Report: Generating DSP network_mul_mul_16s_15s_30_1_1_U16/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p, operation Mode is (post resource management): A*(B:0x3ce73).
DSP Report: operator network_mul_mul_16s_15s_30_1_1_U16/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p is absorbed into DSP network_mul_mul_16s_15s_30_1_1_U16/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP network_mul_mul_16s_15s_30_1_1_U10/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p, operation Mode is (post resource management): A2*(B:0x3cef6).
DSP Report: register reg_341_reg is absorbed into DSP network_mul_mul_16s_15s_30_1_1_U10/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p.
DSP Report: operator network_mul_mul_16s_15s_30_1_1_U10/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p is absorbed into DSP network_mul_mul_16s_15s_30_1_1_U10/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP network_mul_mul_16s_13ns_29_1_1_U29/network_mul_mul_16s_13ns_29_1_1_DSP48_5_U/p, operation Mode is (post resource management): A*(B:0xbc7).
DSP Report: operator network_mul_mul_16s_13ns_29_1_1_U29/network_mul_mul_16s_13ns_29_1_1_DSP48_5_U/p is absorbed into DSP network_mul_mul_16s_13ns_29_1_1_U29/network_mul_mul_16s_13ns_29_1_1_DSP48_5_U/p.
DSP Report: Generating DSP network_mul_mul_16s_13s_29_1_1_U34/network_mul_mul_16s_13s_29_1_1_DSP48_6_U/p, operation Mode is (post resource management): A*(B:0x3f1bb).
DSP Report: operator network_mul_mul_16s_13s_29_1_1_U34/network_mul_mul_16s_13s_29_1_1_DSP48_6_U/p is absorbed into DSP network_mul_mul_16s_13s_29_1_1_U34/network_mul_mul_16s_13s_29_1_1_DSP48_6_U/p.
DSP Report: Generating DSP network_mul_mul_16s_11s_27_1_1_U11/network_mul_mul_16s_11s_27_1_1_DSP48_3_U/p, operation Mode is (post resource management): A*(B:0x3fcf1).
DSP Report: operator network_mul_mul_16s_11s_27_1_1_U11/network_mul_mul_16s_11s_27_1_1_DSP48_3_U/p is absorbed into DSP network_mul_mul_16s_11s_27_1_1_U11/network_mul_mul_16s_11s_27_1_1_DSP48_3_U/p.
DSP Report: Generating DSP network_mul_mul_16s_12ns_28_1_1_U27/network_mul_mul_16s_12ns_28_1_1_DSP48_1_U/p, operation Mode is (post resource management): A*(B:0x78d).
DSP Report: operator network_mul_mul_16s_12ns_28_1_1_U27/network_mul_mul_16s_12ns_28_1_1_DSP48_1_U/p is absorbed into DSP network_mul_mul_16s_12ns_28_1_1_U27/network_mul_mul_16s_12ns_28_1_1_DSP48_1_U/p.
DSP Report: Generating DSP network_mul_mul_16s_14s_30_1_1_U35/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p, operation Mode is (post resource management): A2*(B:0x3eb36).
DSP Report: register input_load_207_reg_2137_reg is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U35/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p.
DSP Report: operator network_mul_mul_16s_14s_30_1_1_U35/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U35/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p.
DSP Report: Generating DSP network_mul_mul_16s_15s_30_1_1_U36/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p, operation Mode is (post resource management): A*(B:0x3ce73).
DSP Report: operator network_mul_mul_16s_15s_30_1_1_U36/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p is absorbed into DSP network_mul_mul_16s_15s_30_1_1_U36/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP network_mul_mul_16s_14s_30_1_1_U12/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p, operation Mode is (post resource management): A2*(B:0x3e24e).
DSP Report: register reg_341_reg is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U12/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p.
DSP Report: operator network_mul_mul_16s_14s_30_1_1_U12/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U12/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p.
DSP Report: Generating DSP network_mul_mul_16s_12s_28_1_1_U13/network_mul_mul_16s_12s_28_1_1_DSP48_4_U/p, operation Mode is (post resource management): A2*(B:0x3fbf3).
DSP Report: register input_load_198_reg_2009_reg is absorbed into DSP network_mul_mul_16s_12s_28_1_1_U13/network_mul_mul_16s_12s_28_1_1_DSP48_4_U/p.
DSP Report: operator network_mul_mul_16s_12s_28_1_1_U13/network_mul_mul_16s_12s_28_1_1_DSP48_4_U/p is absorbed into DSP network_mul_mul_16s_12s_28_1_1_U13/network_mul_mul_16s_12s_28_1_1_DSP48_4_U/p.
DSP Report: Generating DSP network_mul_mul_16s_14s_30_1_1_U22/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p, operation Mode is (post resource management): A2*(B:0x3e24e).
DSP Report: register reg_346_reg is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U22/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p.
DSP Report: operator network_mul_mul_16s_14s_30_1_1_U22/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U22/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p.
DSP Report: Generating DSP network_mul_mul_16s_12s_28_1_1_U23/network_mul_mul_16s_12s_28_1_1_DSP48_4_U/p, operation Mode is (post resource management): A2*(B:0x3fbf3).
DSP Report: register input_load_207_reg_2137_reg is absorbed into DSP network_mul_mul_16s_12s_28_1_1_U23/network_mul_mul_16s_12s_28_1_1_DSP48_4_U/p.
DSP Report: operator network_mul_mul_16s_12s_28_1_1_U23/network_mul_mul_16s_12s_28_1_1_DSP48_4_U/p is absorbed into DSP network_mul_mul_16s_12s_28_1_1_U23/network_mul_mul_16s_12s_28_1_1_DSP48_4_U/p.
DSP Report: Generating DSP network_mul_mul_16s_14s_30_1_1_U32/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p, operation Mode is (post resource management): A2*(B:0x3e24e).
DSP Report: register input_load_207_reg_2137_reg is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U32/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p.
DSP Report: operator network_mul_mul_16s_14s_30_1_1_U32/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U32/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p.
DSP Report: Generating DSP network_mul_mul_16s_12s_28_1_1_U33/network_mul_mul_16s_12s_28_1_1_DSP48_4_U/p, operation Mode is (post resource management): A*(B:0x3fbf3).
DSP Report: operator network_mul_mul_16s_12s_28_1_1_U33/network_mul_mul_16s_12s_28_1_1_DSP48_4_U/p is absorbed into DSP network_mul_mul_16s_12s_28_1_1_U33/network_mul_mul_16s_12s_28_1_1_DSP48_4_U/p.
DSP Report: Generating DSP network_mul_mul_16s_14s_30_1_1_U38/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p, operation Mode is (post resource management): A*(B:0x3e24e).
DSP Report: operator network_mul_mul_16s_14s_30_1_1_U38/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U38/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p.
DSP Report: Generating DSP network_mul_mul_16s_12s_28_1_1_U39/network_mul_mul_16s_12s_28_1_1_DSP48_4_U/p, operation Mode is (post resource management): A*(B:0x3fbf3).
DSP Report: operator network_mul_mul_16s_12s_28_1_1_U39/network_mul_mul_16s_12s_28_1_1_DSP48_4_U/p is absorbed into DSP network_mul_mul_16s_12s_28_1_1_U39/network_mul_mul_16s_12s_28_1_1_DSP48_4_U/p.
DSP Report: Generating DSP network_mul_mul_16s_13ns_29_1_1_U14/network_mul_mul_16s_13ns_29_1_1_DSP48_5_U/p, operation Mode is (post resource management): A2*(B:0xbc7).
DSP Report: register reg_346_reg is absorbed into DSP network_mul_mul_16s_13ns_29_1_1_U14/network_mul_mul_16s_13ns_29_1_1_DSP48_5_U/p.
DSP Report: operator network_mul_mul_16s_13ns_29_1_1_U14/network_mul_mul_16s_13ns_29_1_1_DSP48_5_U/p is absorbed into DSP network_mul_mul_16s_13ns_29_1_1_U14/network_mul_mul_16s_13ns_29_1_1_DSP48_5_U/p.
DSP Report: Generating DSP network_mul_mul_16s_13s_29_1_1_U15/network_mul_mul_16s_13s_29_1_1_DSP48_6_U/p, operation Mode is (post resource management): A*(B:0x3f1bb).
DSP Report: operator network_mul_mul_16s_13s_29_1_1_U15/network_mul_mul_16s_13s_29_1_1_DSP48_6_U/p is absorbed into DSP network_mul_mul_16s_13s_29_1_1_U15/network_mul_mul_16s_13s_29_1_1_DSP48_6_U/p.
DSP Report: Generating DSP network_mul_mul_16s_13ns_29_1_1_U21/network_mul_mul_16s_13ns_29_1_1_DSP48_5_U/p, operation Mode is (post resource management): A*(B:0xbc7).
DSP Report: operator network_mul_mul_16s_13ns_29_1_1_U21/network_mul_mul_16s_13ns_29_1_1_DSP48_5_U/p is absorbed into DSP network_mul_mul_16s_13ns_29_1_1_U21/network_mul_mul_16s_13ns_29_1_1_DSP48_5_U/p.
DSP Report: Generating DSP network_mul_mul_16s_11s_27_1_1_U18/network_mul_mul_16s_11s_27_1_1_DSP48_3_U/p, operation Mode is (post resource management): A2*(B:0x3fcf1).
DSP Report: register reg_346_reg is absorbed into DSP network_mul_mul_16s_11s_27_1_1_U18/network_mul_mul_16s_11s_27_1_1_DSP48_3_U/p.
DSP Report: operator network_mul_mul_16s_11s_27_1_1_U18/network_mul_mul_16s_11s_27_1_1_DSP48_3_U/p is absorbed into DSP network_mul_mul_16s_11s_27_1_1_U18/network_mul_mul_16s_11s_27_1_1_DSP48_3_U/p.
DSP Report: Generating DSP network_mul_mul_16s_14s_30_1_1_U28/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p, operation Mode is (post resource management): A2*(B:0x3eb36).
DSP Report: register input_load_198_reg_2009_reg is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U28/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p.
DSP Report: operator network_mul_mul_16s_14s_30_1_1_U28/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U28/network_mul_mul_16s_14s_30_1_1_DSP48_2_U/p.
DSP Report: Generating DSP mul_ln23_9_fu_3487_p2, operation Mode is (post resource management): A*(B:0x1ece).
DSP Report: operator mul_ln23_9_fu_3487_p2 is absorbed into DSP mul_ln23_9_fu_3487_p2.
DSP Report: Generating DSP mul_ln23_2_fu_3506_p2, operation Mode is (post resource management): A*(B:0x1c17).
DSP Report: operator mul_ln23_2_fu_3506_p2 is absorbed into DSP mul_ln23_2_fu_3506_p2.
DSP Report: Generating DSP mul_ln23_7_fu_3479_p2, operation Mode is (post resource management): A*(B:0x2ec).
DSP Report: operator mul_ln23_7_fu_3479_p2 is absorbed into DSP mul_ln23_7_fu_3479_p2.
DSP Report: Generating DSP mul_ln23_1_fu_3498_p2, operation Mode is (post resource management): A2*(B:0x3c003).
DSP Report: register input_load_1_reg_5901_reg is absorbed into DSP mul_ln23_1_fu_3498_p2.
DSP Report: operator mul_ln23_1_fu_3498_p2 is absorbed into DSP mul_ln23_1_fu_3498_p2.
DSP Report: Generating DSP mul_ln23_15_fu_3480_p2, operation Mode is (post resource management): A*(B:0x3e69a).
DSP Report: operator mul_ln23_15_fu_3480_p2 is absorbed into DSP mul_ln23_15_fu_3480_p2.
DSP Report: Generating DSP mul_ln23_8_fu_3481_p2, operation Mode is (post resource management): A*(B:0x1b7e).
DSP Report: operator mul_ln23_8_fu_3481_p2 is absorbed into DSP mul_ln23_8_fu_3481_p2.
DSP Report: Generating DSP mul_ln23_6_fu_3488_p2, operation Mode is (post resource management): A*(B:0x3fe22).
DSP Report: operator mul_ln23_6_fu_3488_p2 is absorbed into DSP mul_ln23_6_fu_3488_p2.
DSP Report: Generating DSP mul_ln23_4_fu_3492_p2, operation Mode is (post resource management): A*(B:0xd6a).
DSP Report: operator mul_ln23_4_fu_3492_p2 is absorbed into DSP mul_ln23_4_fu_3492_p2.
DSP Report: Generating DSP mul_ln23_5_fu_3503_p2, operation Mode is (post resource management): A*(B:0x3f46c).
DSP Report: operator mul_ln23_5_fu_3503_p2 is absorbed into DSP mul_ln23_5_fu_3503_p2.
DSP Report: Generating DSP mul_ln23_3_fu_3504_p2, operation Mode is (post resource management): A*(B:0x3f91c).
DSP Report: operator mul_ln23_3_fu_3504_p2 is absorbed into DSP mul_ln23_3_fu_3504_p2.
DSP Report: Generating DSP mul_ln23_13_fu_3475_p2, operation Mode is (post resource management): A*(B:0x3e34d).
DSP Report: operator mul_ln23_13_fu_3475_p2 is absorbed into DSP mul_ln23_13_fu_3475_p2.
DSP Report: Generating DSP mul_ln23_14_fu_3478_p2, operation Mode is (post resource management): A*(B:0x3da7b).
DSP Report: operator mul_ln23_14_fu_3478_p2 is absorbed into DSP mul_ln23_14_fu_3478_p2.
DSP Report: Generating DSP mul_ln23_11_fu_3476_p2, operation Mode is (post resource management): A*(B:0x3d2be).
DSP Report: operator mul_ln23_11_fu_3476_p2 is absorbed into DSP mul_ln23_11_fu_3476_p2.
DSP Report: Generating DSP mul_ln23_12_fu_3495_p2, operation Mode is (post resource management): A*(B:0x15c7).
DSP Report: operator mul_ln23_12_fu_3495_p2 is absorbed into DSP mul_ln23_12_fu_3495_p2.
DSP Report: Generating DSP mul_ln23_10_fu_3482_p2, operation Mode is (post resource management): A*(B:0xed6).
DSP Report: operator mul_ln23_10_fu_3482_p2 is absorbed into DSP mul_ln23_10_fu_3482_p2.
DSP Report: Generating DSP tmp3_6_0_cast_reg_4595_reg, operation Mode is (post resource management): (A*B2)'.
DSP Report: register tmp3_6_0_cast_reg_4595_reg is absorbed into DSP tmp3_6_0_cast_reg_4595_reg.
DSP Report: register tmp3_6_0_cast_reg_4595_reg is absorbed into DSP tmp3_6_0_cast_reg_4595_reg.
DSP Report: operator network_am_addmul_15ns_9ns_5ns_19_1_1_U171/network_am_addmul_15ns_9ns_5ns_19_1_1_DSP48_8_U/m is absorbed into DSP tmp3_6_0_cast_reg_4595_reg.
DSP Report: Generating DSP tmp3_5_0_cast_reg_4473_reg, operation Mode is (post resource management): (A*B2)'.
DSP Report: register tmp3_6_0_cast_reg_4595_reg is absorbed into DSP tmp3_5_0_cast_reg_4473_reg.
DSP Report: register tmp3_5_0_cast_reg_4473_reg is absorbed into DSP tmp3_5_0_cast_reg_4473_reg.
DSP Report: operator network_am_addmul_15ns_9ns_5ns_19_1_1_U169/network_am_addmul_15ns_9ns_5ns_19_1_1_DSP48_8_U/m is absorbed into DSP tmp3_5_0_cast_reg_4473_reg.
DSP Report: Generating DSP tmp3_4_0_cast_reg_4350_reg, operation Mode is (post resource management): (A*B2)'.
DSP Report: register tmp3_6_0_cast_reg_4595_reg is absorbed into DSP tmp3_4_0_cast_reg_4350_reg.
DSP Report: register tmp3_4_0_cast_reg_4350_reg is absorbed into DSP tmp3_4_0_cast_reg_4350_reg.
DSP Report: operator network_am_addmul_15ns_9ns_5ns_19_1_1_U167/network_am_addmul_15ns_9ns_5ns_19_1_1_DSP48_8_U/m is absorbed into DSP tmp3_4_0_cast_reg_4350_reg.
DSP Report: Generating DSP tmp3_3_0_cast_reg_4227_reg, operation Mode is (post resource management): (A*B2)'.
DSP Report: register tmp3_6_0_cast_reg_4595_reg is absorbed into DSP tmp3_3_0_cast_reg_4227_reg.
DSP Report: register tmp3_3_0_cast_reg_4227_reg is absorbed into DSP tmp3_3_0_cast_reg_4227_reg.
DSP Report: operator network_am_addmul_15ns_9ns_5ns_19_1_1_U165/network_am_addmul_15ns_9ns_5ns_19_1_1_DSP48_8_U/m is absorbed into DSP tmp3_3_0_cast_reg_4227_reg.
DSP Report: Generating DSP tmp3_2_0_cast_reg_4104_reg, operation Mode is (post resource management): (A*B2)'.
DSP Report: register tmp3_6_0_cast_reg_4595_reg is absorbed into DSP tmp3_2_0_cast_reg_4104_reg.
DSP Report: register tmp3_2_0_cast_reg_4104_reg is absorbed into DSP tmp3_2_0_cast_reg_4104_reg.
DSP Report: operator network_am_addmul_15ns_9ns_5ns_19_1_1_U163/network_am_addmul_15ns_9ns_5ns_19_1_1_DSP48_8_U/m is absorbed into DSP tmp3_2_0_cast_reg_4104_reg.
DSP Report: Generating DSP tmp3_1_0_cast_reg_3981_reg, operation Mode is (post resource management): (A*B2)'.
DSP Report: register tmp3_6_0_cast_reg_4595_reg is absorbed into DSP tmp3_1_0_cast_reg_3981_reg.
DSP Report: register tmp3_1_0_cast_reg_3981_reg is absorbed into DSP tmp3_1_0_cast_reg_3981_reg.
DSP Report: operator network_am_addmul_15ns_9ns_5ns_19_1_1_U161/network_am_addmul_15ns_9ns_5ns_19_1_1_DSP48_8_U/m is absorbed into DSP tmp3_1_0_cast_reg_3981_reg.
DSP Report: Generating DSP tmp3_0_0_cast_reg_3858_reg, operation Mode is (post resource management): (A*B2)'.
DSP Report: register tmp3_6_0_cast_reg_4595_reg is absorbed into DSP tmp3_0_0_cast_reg_3858_reg.
DSP Report: register tmp3_0_0_cast_reg_3858_reg is absorbed into DSP tmp3_0_0_cast_reg_3858_reg.
DSP Report: operator network_am_addmul_15ns_9ns_5ns_19_1_1_U159/network_am_addmul_15ns_9ns_5ns_19_1_1_DSP48_8_U/m is absorbed into DSP tmp3_0_0_cast_reg_3858_reg.
DSP Report: Generating DSP tmp5_6_0_cast_reg_4606_reg, operation Mode is (post resource management): (A*B2)'.
DSP Report: register tmp5_6_0_cast_reg_4606_reg is absorbed into DSP tmp5_6_0_cast_reg_4606_reg.
DSP Report: register tmp5_6_0_cast_reg_4606_reg is absorbed into DSP tmp5_6_0_cast_reg_4606_reg.
DSP Report: operator network_am_addmul_16ns_10ns_6ns_21_1_1_U172/network_am_addmul_16ns_10ns_6ns_21_1_1_DSP48_9_U/m is absorbed into DSP tmp5_6_0_cast_reg_4606_reg.
DSP Report: Generating DSP tmp5_5_0_cast_reg_4484_reg, operation Mode is (post resource management): (A*B2)'.
DSP Report: register tmp5_6_0_cast_reg_4606_reg is absorbed into DSP tmp5_5_0_cast_reg_4484_reg.
DSP Report: register tmp5_5_0_cast_reg_4484_reg is absorbed into DSP tmp5_5_0_cast_reg_4484_reg.
DSP Report: operator network_am_addmul_16ns_10ns_6ns_21_1_1_U170/network_am_addmul_16ns_10ns_6ns_21_1_1_DSP48_9_U/m is absorbed into DSP tmp5_5_0_cast_reg_4484_reg.
DSP Report: Generating DSP tmp5_4_0_cast_reg_4361_reg, operation Mode is (post resource management): (A*B2)'.
DSP Report: register tmp5_6_0_cast_reg_4606_reg is absorbed into DSP tmp5_4_0_cast_reg_4361_reg.
DSP Report: register tmp5_4_0_cast_reg_4361_reg is absorbed into DSP tmp5_4_0_cast_reg_4361_reg.
DSP Report: operator network_am_addmul_16ns_10ns_6ns_21_1_1_U168/network_am_addmul_16ns_10ns_6ns_21_1_1_DSP48_9_U/m is absorbed into DSP tmp5_4_0_cast_reg_4361_reg.
DSP Report: Generating DSP tmp5_3_0_cast_reg_4238_reg, operation Mode is (post resource management): (A*B2)'.
DSP Report: register tmp5_6_0_cast_reg_4606_reg is absorbed into DSP tmp5_3_0_cast_reg_4238_reg.
DSP Report: register tmp5_3_0_cast_reg_4238_reg is absorbed into DSP tmp5_3_0_cast_reg_4238_reg.
DSP Report: operator network_am_addmul_16ns_10ns_6ns_21_1_1_U166/network_am_addmul_16ns_10ns_6ns_21_1_1_DSP48_9_U/m is absorbed into DSP tmp5_3_0_cast_reg_4238_reg.
DSP Report: Generating DSP tmp5_2_0_cast_reg_4115_reg, operation Mode is (post resource management): (A*B2)'.
DSP Report: register tmp5_6_0_cast_reg_4606_reg is absorbed into DSP tmp5_2_0_cast_reg_4115_reg.
DSP Report: register tmp5_2_0_cast_reg_4115_reg is absorbed into DSP tmp5_2_0_cast_reg_4115_reg.
DSP Report: operator network_am_addmul_16ns_10ns_6ns_21_1_1_U164/network_am_addmul_16ns_10ns_6ns_21_1_1_DSP48_9_U/m is absorbed into DSP tmp5_2_0_cast_reg_4115_reg.
DSP Report: Generating DSP tmp5_1_0_cast_reg_3992_reg, operation Mode is (post resource management): (A*B2)'.
DSP Report: register tmp5_6_0_cast_reg_4606_reg is absorbed into DSP tmp5_1_0_cast_reg_3992_reg.
DSP Report: register tmp5_1_0_cast_reg_3992_reg is absorbed into DSP tmp5_1_0_cast_reg_3992_reg.
DSP Report: operator network_am_addmul_16ns_10ns_6ns_21_1_1_U162/network_am_addmul_16ns_10ns_6ns_21_1_1_DSP48_9_U/m is absorbed into DSP tmp5_1_0_cast_reg_3992_reg.
DSP Report: Generating DSP tmp5_0_0_cast_reg_3869_reg, operation Mode is (post resource management): (A*B2)'.
DSP Report: register tmp5_6_0_cast_reg_4606_reg is absorbed into DSP tmp5_0_0_cast_reg_3869_reg.
DSP Report: register tmp5_0_0_cast_reg_3869_reg is absorbed into DSP tmp5_0_0_cast_reg_3869_reg.
DSP Report: operator network_am_addmul_16ns_10ns_6ns_21_1_1_U160/network_am_addmul_16ns_10ns_6ns_21_1_1_DSP48_9_U/m is absorbed into DSP tmp5_0_0_cast_reg_3869_reg.
DSP Report: Generating DSP output_r_address01, operation Mode is (post resource management): C+(A*B2)'.
DSP Report: register tmp5_6_0_cast_reg_4606_reg is absorbed into DSP output_r_address01.
DSP Report: register tmp5_0_0_cast_reg_3869_reg is absorbed into DSP output_r_address01.
DSP Report: operator output_r_address01 is absorbed into DSP output_r_address01.
DSP Report: operator network_am_addmul_16ns_10ns_6ns_21_1_1_U160/network_am_addmul_16ns_10ns_6ns_21_1_1_DSP48_9_U/m is absorbed into DSP output_r_address01.
DSP Report: Generating DSP mul_ln23_35_fu_3890_p2, operation Mode is (post resource management): A*B2.
DSP Report: register sext_ln23_58_reg_6152_reg is absorbed into DSP mul_ln23_35_fu_3890_p2.
DSP Report: operator mul_ln23_35_fu_3890_p2 is absorbed into DSP mul_ln23_35_fu_3890_p2.
DSP Report: Generating DSP trunc_ln23_2_reg_6257_reg, operation Mode is (post resource management): (A*B2)'.
DSP Report: register sext_ln23_56_reg_6147_reg is absorbed into DSP trunc_ln23_2_reg_6257_reg.
DSP Report: register trunc_ln23_2_reg_6257_reg is absorbed into DSP trunc_ln23_2_reg_6257_reg.
DSP Report: operator mul_ln23_34_fu_3902_p2 is absorbed into DSP trunc_ln23_2_reg_6257_reg.
DSP Report: Generating DSP trunc_ln23_14_reg_6357_reg, operation Mode is (post resource management): (A*B2)'.
DSP Report: register sext_ln23_80_reg_6207_reg is absorbed into DSP trunc_ln23_14_reg_6357_reg.
DSP Report: register trunc_ln23_14_reg_6357_reg is absorbed into DSP trunc_ln23_14_reg_6357_reg.
DSP Report: operator mul_ln23_46_fu_3883_p2 is absorbed into DSP trunc_ln23_14_reg_6357_reg.
DSP Report: Generating DSP trunc_ln23_10_reg_6327_reg, operation Mode is (post resource management): (A*B2)'.
DSP Report: register sext_ln23_72_reg_6187_reg is absorbed into DSP trunc_ln23_10_reg_6327_reg.
DSP Report: register trunc_ln23_10_reg_6327_reg is absorbed into DSP trunc_ln23_10_reg_6327_reg.
DSP Report: operator mul_ln23_42_fu_3893_p2 is absorbed into DSP trunc_ln23_10_reg_6327_reg.
DSP Report: Generating DSP trunc_ln23_12_reg_6342_reg, operation Mode is (post resource management): (A*B2)'.
DSP Report: register sext_ln23_76_reg_6197_reg is absorbed into DSP trunc_ln23_12_reg_6342_reg.
DSP Report: register trunc_ln23_12_reg_6342_reg is absorbed into DSP trunc_ln23_12_reg_6342_reg.
DSP Report: operator mul_ln23_44_fu_3876_p2 is absorbed into DSP trunc_ln23_12_reg_6342_reg.
DSP Report: Generating DSP trunc_ln23_8_reg_6312_reg, operation Mode is (post resource management): (A*B2)'.
DSP Report: register sext_ln23_68_reg_6177_reg is absorbed into DSP trunc_ln23_8_reg_6312_reg.
DSP Report: register trunc_ln23_8_reg_6312_reg is absorbed into DSP trunc_ln23_8_reg_6312_reg.
DSP Report: operator mul_ln23_40_fu_3880_p2 is absorbed into DSP trunc_ln23_8_reg_6312_reg.
DSP Report: Generating DSP trunc_ln23_1_reg_6252_reg, operation Mode is (post resource management): (A*B2)'.
DSP Report: register sext_ln23_54_reg_6142_reg is absorbed into DSP trunc_ln23_1_reg_6252_reg.
DSP Report: register trunc_ln23_1_reg_6252_reg is absorbed into DSP trunc_ln23_1_reg_6252_reg.
DSP Report: operator mul_ln23_33_fu_3904_p2 is absorbed into DSP trunc_ln23_1_reg_6252_reg.
DSP Report: Generating DSP mul_ln23_41_fu_3874_p2, operation Mode is (post resource management): A*B2.
DSP Report: register sext_ln23_70_reg_6182_reg is absorbed into DSP mul_ln23_41_fu_3874_p2.
DSP Report: operator mul_ln23_41_fu_3874_p2 is absorbed into DSP mul_ln23_41_fu_3874_p2.
DSP Report: Generating DSP mul_ln23_32_fu_3878_p2, operation Mode is (post resource management): A*B.
DSP Report: operator mul_ln23_32_fu_3878_p2 is absorbed into DSP mul_ln23_32_fu_3878_p2.
DSP Report: Generating DSP mul_ln23_45_fu_3886_p2, operation Mode is (post resource management): A*B2.
DSP Report: register sext_ln23_78_reg_6202_reg is absorbed into DSP mul_ln23_45_fu_3886_p2.
DSP Report: operator mul_ln23_45_fu_3886_p2 is absorbed into DSP mul_ln23_45_fu_3886_p2.
DSP Report: Generating DSP mul_ln23_43_fu_3873_p2, operation Mode is (post resource management): A*B2.
DSP Report: register sext_ln23_74_reg_6192_reg is absorbed into DSP mul_ln23_43_fu_3873_p2.
DSP Report: operator mul_ln23_43_fu_3873_p2 is absorbed into DSP mul_ln23_43_fu_3873_p2.
DSP Report: Generating DSP mul_ln23_38_fu_3879_p2, operation Mode is (post resource management): A*B2.
DSP Report: register sext_ln23_64_reg_6167_reg is absorbed into DSP mul_ln23_38_fu_3879_p2.
DSP Report: operator mul_ln23_38_fu_3879_p2 is absorbed into DSP mul_ln23_38_fu_3879_p2.
DSP Report: Generating DSP mul_ln23_39_fu_3885_p2, operation Mode is (post resource management): A*B2.
DSP Report: register sext_ln23_66_reg_6172_reg is absorbed into DSP mul_ln23_39_fu_3885_p2.
DSP Report: operator mul_ln23_39_fu_3885_p2 is absorbed into DSP mul_ln23_39_fu_3885_p2.
DSP Report: Generating DSP mul_ln23_36_fu_3901_p2, operation Mode is (post resource management): A*B2.
DSP Report: register sext_ln23_60_reg_6157_reg is absorbed into DSP mul_ln23_36_fu_3901_p2.
DSP Report: operator mul_ln23_36_fu_3901_p2 is absorbed into DSP mul_ln23_36_fu_3901_p2.
DSP Report: Generating DSP mul_ln23_37_fu_3877_p2, operation Mode is (post resource management): A*B2.
DSP Report: register sext_ln23_62_reg_6162_reg is absorbed into DSP mul_ln23_37_fu_3877_p2.
DSP Report: operator mul_ln23_37_fu_3877_p2 is absorbed into DSP mul_ln23_37_fu_3877_p2.
DSP Report: Generating DSP mul_ln23_47_fu_3896_p2, operation Mode is (post resource management): A*B2.
DSP Report: register sext_ln23_82_reg_6212_reg is absorbed into DSP mul_ln23_47_fu_3896_p2.
DSP Report: operator mul_ln23_47_fu_3896_p2 is absorbed into DSP mul_ln23_47_fu_3896_p2.
DSP Report: Generating DSP mul_ln23_59_fu_3655_p2, operation Mode is (post resource management): A*B2.
DSP Report: register SeparableConv2D_2_w_s_U/pointwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom_U/q1_reg is absorbed into DSP mul_ln23_59_fu_3655_p2.
DSP Report: operator mul_ln23_59_fu_3655_p2 is absorbed into DSP mul_ln23_59_fu_3655_p2.
DSP Report: Generating DSP grp_fu_3657_p2, operation Mode is (post resource management): A*(B:0x31).
DSP Report: operator grp_fu_3657_p2 is absorbed into DSP grp_fu_3657_p2.
DSP Report: Generating DSP grp_fu_3676_p2, operation Mode is (post resource management): A*B2.
DSP Report: register SeparableConv2D_2_w_s_U/pointwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom_U/q0_reg is absorbed into DSP grp_fu_3676_p2.
DSP Report: operator grp_fu_3676_p2 is absorbed into DSP grp_fu_3676_p2.
DSP Report: Generating DSP grp_fu_3682_p2, operation Mode is (post resource management): A*(B:0x31).
DSP Report: operator grp_fu_3682_p2 is absorbed into DSP grp_fu_3682_p2.
DSP Report: Generating DSP mul_ln23_61_fu_3661_p2, operation Mode is (post resource management): A*B2.
DSP Report: register SeparableConv2D_2_w_s_U/pointwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom_U/q2_reg is absorbed into DSP mul_ln23_61_fu_3661_p2.
DSP Report: operator mul_ln23_61_fu_3661_p2 is absorbed into DSP mul_ln23_61_fu_3661_p2.
DSP Report: Generating DSP trunc_ln23_1_reg_7957_reg, operation Mode is (post resource management): (A*B2)'.
DSP Report: register SeparableConv2D_2_w_s_U/pointwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom_U/q0_reg is absorbed into DSP trunc_ln23_1_reg_7957_reg.
DSP Report: register trunc_ln23_1_reg_7957_reg is absorbed into DSP trunc_ln23_1_reg_7957_reg.
DSP Report: operator mul_ln23_49_fu_3656_p2 is absorbed into DSP trunc_ln23_1_reg_7957_reg.
DSP Report: Generating DSP grp_fu_3684_p2, operation Mode is (post resource management): A*B.
DSP Report: operator grp_fu_3684_p2 is absorbed into DSP grp_fu_3684_p2.
DSP Report: Generating DSP mul_ln23_77_fu_3681_p2, operation Mode is (post resource management): A*B2.
DSP Report: register SeparableConv2D_2_w_s_U/pointwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom_U/q1_reg is absorbed into DSP mul_ln23_77_fu_3681_p2.
DSP Report: operator mul_ln23_77_fu_3681_p2 is absorbed into DSP mul_ln23_77_fu_3681_p2.
DSP Report: Generating DSP grp_fu_486_p2, operation Mode is (post resource management): C'+A*(B:0x31).
DSP Report: register grp_fu_497_p2 is absorbed into DSP grp_fu_486_p2.
DSP Report: operator grp_fu_486_p2 is absorbed into DSP grp_fu_486_p2.
DSP Report: operator grp_fu_3657_p2 is absorbed into DSP grp_fu_486_p2.
DSP Report: Generating DSP grp_fu_480_p2, operation Mode is (post resource management): C'+A*(B:0x31).
DSP Report: register grp_fu_497_p2 is absorbed into DSP grp_fu_480_p2.
DSP Report: operator grp_fu_480_p2 is absorbed into DSP grp_fu_480_p2.
DSP Report: operator grp_fu_3682_p2 is absorbed into DSP grp_fu_480_p2.
DSP Report: Generating DSP grp_fu_3664_p2, operation Mode is (post resource management): A*B2.
DSP Report: register SeparableConv2D_0_w_s_U/pointwise_conv2d_fix_SeparableConv2D_0_w_s_rom_U/q0_reg is absorbed into DSP grp_fu_3664_p2.
DSP Report: operator grp_fu_3664_p2 is absorbed into DSP grp_fu_3664_p2.
DSP Report: Generating DSP mul_ln23_12_fu_3648_p2, operation Mode is (post resource management): A*(B:0x310).
DSP Report: operator mul_ln23_12_fu_3648_p2 is absorbed into DSP mul_ln23_12_fu_3648_p2.
DSP Report: Generating DSP grp_fu_3642_p2, operation Mode is (post resource management): A*B2.
DSP Report: register SeparableConv2D_0_w_s_U/pointwise_conv2d_fix_SeparableConv2D_0_w_s_rom_U/q1_reg is absorbed into DSP grp_fu_3642_p2.
DSP Report: operator grp_fu_3642_p2 is absorbed into DSP grp_fu_3642_p2.
DSP Report: Generating DSP grp_fu_3647_p2, operation Mode is (post resource management): A*B2.
DSP Report: register SeparableConv2D_0_w_s_U/pointwise_conv2d_fix_SeparableConv2D_0_w_s_rom_U/q0_reg is absorbed into DSP grp_fu_3647_p2.
DSP Report: operator grp_fu_3647_p2 is absorbed into DSP grp_fu_3647_p2.
DSP Report: Generating DSP grp_fu_3662_p2, operation Mode is (post resource management): A*B.
DSP Report: operator grp_fu_3662_p2 is absorbed into DSP grp_fu_3662_p2.
DSP Report: Generating DSP grp_fu_3633_p2, operation Mode is (post resource management): A*B2.
DSP Report: register SeparableConv2D_0_w_s_U/pointwise_conv2d_fix_SeparableConv2D_0_w_s_rom_U/q1_reg is absorbed into DSP grp_fu_3633_p2.
DSP Report: operator grp_fu_3633_p2 is absorbed into DSP grp_fu_3633_p2.
DSP Report: Generating DSP grp_fu_3656_p2, operation Mode is (post resource management): A*B2.
DSP Report: register SeparableConv2D_0_w_s_U/pointwise_conv2d_fix_SeparableConv2D_0_w_s_rom_U/q0_reg is absorbed into DSP grp_fu_3656_p2.
DSP Report: operator grp_fu_3656_p2 is absorbed into DSP grp_fu_3656_p2.
DSP Report: Generating DSP grp_fu_3655_p2, operation Mode is (post resource management): A*(B:0x310).
DSP Report: operator grp_fu_3655_p2 is absorbed into DSP grp_fu_3655_p2.
DSP Report: Generating DSP grp_fu_3646_p2, operation Mode is (post resource management): A*(B:0x310).
DSP Report: operator grp_fu_3646_p2 is absorbed into DSP grp_fu_3646_p2.
DSP Report: Generating DSP mul_ln23_3_fu_3635_p2, operation Mode is (post resource management): A*B2.
DSP Report: register SeparableConv2D_0_w_s_U/pointwise_conv2d_fix_SeparableConv2D_0_w_s_rom_U/q0_reg is absorbed into DSP mul_ln23_3_fu_3635_p2.
DSP Report: operator mul_ln23_3_fu_3635_p2 is absorbed into DSP mul_ln23_3_fu_3635_p2.
DSP Report: Generating DSP grp_fu_483_p2, operation Mode is (post resource management): C'+A*(B:0x310).
DSP Report: register grp_fu_483_p2 is absorbed into DSP grp_fu_483_p2.
DSP Report: operator grp_fu_483_p2 is absorbed into DSP grp_fu_483_p2.
DSP Report: operator grp_fu_3637_p2 is absorbed into DSP grp_fu_483_p2.
DSP Report: Generating DSP grp_fu_492_p0, operation Mode is (post resource management): ((D or 0)+(0 or A))*(B:0x310).
DSP Report: operator grp_fu_3655_p2 is absorbed into DSP grp_fu_492_p0.
DSP Report: operator grp_fu_3659_p2 is absorbed into DSP grp_fu_492_p0.
DSP Report: Generating DSP grp_fu_471_p2, operation Mode is (post resource management): C'+A*B.
DSP Report: register grp_fu_483_p2 is absorbed into DSP grp_fu_471_p2.
DSP Report: operator grp_fu_471_p2 is absorbed into DSP grp_fu_471_p2.
DSP Report: operator grp_fu_3662_p2 is absorbed into DSP grp_fu_471_p2.
DSP Report: Generating DSP grp_fu_479_p0, operation Mode is (post resource management): ((D or 0)+(0 or A))*(B:0x310).
DSP Report: operator grp_fu_3646_p2 is absorbed into DSP grp_fu_479_p0.
DSP Report: operator grp_fu_3659_p2 is absorbed into DSP grp_fu_479_p0.
DSP Report: Generating DSP grp_fu_480_p2, operation Mode is (post resource management): C'+A*(B:0x310).
DSP Report: register grp_fu_483_p2 is absorbed into DSP grp_fu_480_p2.
DSP Report: operator grp_fu_480_p2 is absorbed into DSP grp_fu_480_p2.
DSP Report: operator grp_fu_3663_p2 is absorbed into DSP grp_fu_480_p2.
DSP Report: Generating DSP grp_fu_485_p2, operation Mode is (post resource management): C'+A*(B:0x310).
DSP Report: register grp_fu_483_p2 is absorbed into DSP grp_fu_485_p2.
DSP Report: operator grp_fu_485_p2 is absorbed into DSP grp_fu_485_p2.
DSP Report: operator grp_fu_3660_p2 is absorbed into DSP grp_fu_485_p2.
DSP Report: Generating DSP grp_fu_3662_p2, operation Mode is (post resource management): A*B.
DSP Report: operator grp_fu_3662_p2 is absorbed into DSP grp_fu_3662_p2.
DSP Report: Generating DSP grp_fu_3685_p2, operation Mode is (post resource management): A*B.
DSP Report: operator grp_fu_3685_p2 is absorbed into DSP grp_fu_3685_p2.
DSP Report: Generating DSP mul_ln23_28_fu_3664_p2, operation Mode is (post resource management): A*B.
DSP Report: operator mul_ln23_28_fu_3664_p2 is absorbed into DSP mul_ln23_28_fu_3664_p2.
DSP Report: Generating DSP grp_fu_3691_p2, operation Mode is (post resource management): A*B.
DSP Report: operator grp_fu_3691_p2 is absorbed into DSP grp_fu_3691_p2.
DSP Report: Generating DSP grp_fu_3679_p2, operation Mode is (post resource management): A*B.
DSP Report: operator grp_fu_3679_p2 is absorbed into DSP grp_fu_3679_p2.
DSP Report: Generating DSP grp_fu_3693_p2, operation Mode is (post resource management): A*B.
DSP Report: operator grp_fu_3693_p2 is absorbed into DSP grp_fu_3693_p2.
DSP Report: Generating DSP mul_ln23_30_fu_3670_p2, operation Mode is (post resource management): A*B.
DSP Report: operator mul_ln23_30_fu_3670_p2 is absorbed into DSP mul_ln23_30_fu_3670_p2.
DSP Report: Generating DSP trunc_ln23_1_reg_7921_reg, operation Mode is (post resource management): (A*B)'.
DSP Report: register trunc_ln23_1_reg_7921_reg is absorbed into DSP trunc_ln23_1_reg_7921_reg.
DSP Report: operator mul_ln23_18_fu_3665_p2 is absorbed into DSP trunc_ln23_1_reg_7921_reg.
DSP Report: Generating DSP grp_fu_510_p2, operation Mode is (post resource management): C'+A*B.
DSP Report: register grp_fu_510_p2 is absorbed into DSP grp_fu_510_p2.
DSP Report: operator grp_fu_510_p2 is absorbed into DSP grp_fu_510_p2.
DSP Report: operator grp_fu_3679_p2 is absorbed into DSP grp_fu_510_p2.
DSP Report: Generating DSP grp_fu_484_p2, operation Mode is (post resource management): C'+A*(B:0xc4).
DSP Report: register grp_fu_510_p2 is absorbed into DSP grp_fu_484_p2.
DSP Report: operator grp_fu_484_p2 is absorbed into DSP grp_fu_484_p2.
DSP Report: operator grp_fu_3689_p2 is absorbed into DSP grp_fu_484_p2.
DSP Report: Generating DSP grp_fu_494_p2, operation Mode is (post resource management): C'+A*(B:0xc4).
DSP Report: register grp_fu_510_p2 is absorbed into DSP grp_fu_494_p2.
DSP Report: operator grp_fu_494_p2 is absorbed into DSP grp_fu_494_p2.
DSP Report: operator grp_fu_3666_p2 is absorbed into DSP grp_fu_494_p2.
DSP Report: Generating DSP grp_fu_3666_p2, operation Mode is (post resource management): A*(B:0xc4).
DSP Report: operator grp_fu_3666_p2 is absorbed into DSP grp_fu_3666_p2.
DSP Report: Generating DSP grp_fu_503_p2, operation Mode is (post resource management): C'+A*(B:0xc4).
DSP Report: register grp_fu_510_p2 is absorbed into DSP grp_fu_503_p2.
DSP Report: operator grp_fu_503_p2 is absorbed into DSP grp_fu_503_p2.
DSP Report: operator grp_fu_3669_p2 is absorbed into DSP grp_fu_503_p2.
DSP Report: Generating DSP grp_fu_482_p2, operation Mode is (post resource management): C'+A*B.
DSP Report: register grp_fu_510_p2 is absorbed into DSP grp_fu_482_p2.
DSP Report: operator grp_fu_482_p2 is absorbed into DSP grp_fu_482_p2.
DSP Report: operator grp_fu_3693_p2 is absorbed into DSP grp_fu_482_p2.
DSP Report: Generating DSP grp_fu_505_p2, operation Mode is (post resource management): C'+A*(B:0xc4).
DSP Report: register grp_fu_510_p2 is absorbed into DSP grp_fu_505_p2.
DSP Report: operator grp_fu_505_p2 is absorbed into DSP grp_fu_505_p2.
DSP Report: operator grp_fu_3688_p2 is absorbed into DSP grp_fu_505_p2.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------------------------------+------------+---------------+----------------+
|Module Name                                      | RTL Object | Depth x Width | Implemented As | 
+-------------------------------------------------+------------+---------------+----------------+
|network_SeparableConv2D_1_b_1_rom                | p_0_out    | 16x16         | LUT            | 
|network_SeparableConv2D_2_b_1_rom                | p_0_out    | 8x16          | LUT            | 
|pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom | p_0_out    | 16x14         | LUT            | 
|pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom   | p_0_out    | 16x13         | LUT            | 
|pointwise_conv2d_fix_SeparableConv2D_0_w_s_rom   | p_0_out    | 16x15         | LUT            | 
|pointwise_conv2d_fix_SeparableConv2D_0_w_s_rom   | p_0_out    | 16x15         | LUT            | 
|pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom | p_0_out    | 8x13          | LUT            | 
|pointwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom | p_0_out    | 64x15         | LUT            | 
|pointwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom | p_0_out    | 64x15         | LUT            | 
|pointwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom | p_0_out    | 64x15         | LUT            | 
|pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom | p_0_out    | 8x13          | LUT            | 
+-------------------------------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                    | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|network_MemBank_A_ram:         | ram_reg    | 16 K x 16(READ_FIRST)  | W | R | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|network_MemBank_B_ram:         | ram_reg    | 16 K x 16(READ_FIRST)  | W | R | 16 K x 16(READ_FIRST)  | W | R | Port A and B     | 0      | 8      | 
|network_MemBank_Out_ram:       | ram_reg    | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_sig_buffer_keep_V_ram: | ram_reg    | 1 K x 2(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_sig_buffer_keep_V_ram: | ram_reg    | 1 K x 2(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------+-------------------------------------------------------------+----------------+----------------------+-------------------------------+
|Module Name   | RTL Object                                                  | Inference      | Size (Depth x Width) | Primitives                    | 
+--------------+-------------------------------------------------------------+----------------+----------------------+-------------------------------+
|network__GCB0 | sig_buffer_user_V_U/network_sig_buffer_user_V_ram_U/ram_reg | User Attribute | 1 K x 1              | RAM16X1S x 1  RAM256X1S x 3   | 
|network__GCB0 | sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg | User Attribute | 1 K x 1              | RAM16X1S x 1  RAM256X1S x 3   | 
|network__GCB0 | sig_buffer_id_V_U/network_sig_buffer_user_V_ram_U/ram_reg   | User Attribute | 1 K x 1              | RAM16X1S x 1  RAM256X1S x 3   | 
|network__GCB0 | sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg | User Attribute | 1 K x 1              | RAM16X1S x 1  RAM256X1S x 3   | 
+--------------+-------------------------------------------------------------+----------------+----------------------+-------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+----------------------------------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                             | DSP Mapping                   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|depthwise_conv2d_fix_2                  | (A*B2)'                       | 9      | 7      | -      | -      | 14     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|depthwise_conv2d_fix_2                  | (A*B2)'                       | 9      | 7      | -      | -      | 14     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|depthwise_conv2d_fix_2                  | (A*B2)'                       | 9      | 7      | -      | -      | 14     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|depthwise_conv2d_fix_2                  | (C+(A*B2)')'                  | 9      | 7      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_2                  | (C+(A*B2)')'                  | 9      | 7      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 1    | 1    | 
|depthwise_conv2d_fix_2                  | C+(A*B2)'                     | 9      | 6      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|depthwise_conv2d_fix_2                  | (C+(A*B2)')'                  | 9      | 6      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 1    | 1    | 
|network_mul_mul_16s_16s_30_1_1_DSP48_7  | A*B                           | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_2                  | A2*B2                         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|network_mul_mul_16s_16s_30_1_1_DSP48_7  | A*B                           | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_2                  | A2*B                          | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_2                  | A''*B2                        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_2                  | A2*B                          | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_2                  | (A''*B'')'                    | 16     | 16     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|depthwise_conv2d_fix_2                  | A2*B                          | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_2                  | A''*B2                        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_2                  | A2*B                          | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_2                  | A2*B2                         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_2                  | A2*B2                         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_2                  | A2*B2                         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_2                  | A''*B''                       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_2                  | A''*B                         | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_2                  | A''*B                         | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_2                  | A''*B''                       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_2                  | A''*B                         | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_2                  | A''*B                         | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_2                  | (A2*B2)'                      | 16     | 16     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|depthwise_conv2d_fix_2                  | (A''*B2)'                     | 16     | 16     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|depthwise_conv2d_fix_2                  | (A''*B)'                      | 16     | 16     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|depthwise_conv2d_fix_2                  | (A''*B)'                      | 16     | 16     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|depthwise_conv2d_fix_2                  | (A2*B2)'                      | 16     | 16     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|depthwise_conv2d_fix_2                  | (A''*B2)'                     | 16     | 16     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|depthwise_conv2d_fix_2                  | (A''*B'')'                    | 16     | 16     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|depthwise_conv2d_fix_2                  | (A''*B)'                      | 16     | 16     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|depthwise_conv2d_fix_2                  | A''*B''                       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_2                  | A''*B2                        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_2                  | A''*B2                        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_2                  | (A2*B2)'                      | 16     | 16     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|depthwise_conv2d_fix_2                  | (A''*B'')'                    | 16     | 16     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|depthwise_conv2d_fix_2                  | A''*B2                        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_2                  | A2*B2                         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|network_mul_mul_16s_16s_30_1_1_DSP48_7  | A*B                           | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_1                  | A2*B2                         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|network_mul_mul_16s_16s_30_1_1_DSP48_7  | A*B                           | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_1                  | A2*B                          | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_1                  | A''*B2                        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_1                  | A2*B                          | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_1                  | (A''*B'')'                    | 16     | 16     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|depthwise_conv2d_fix_1                  | A2*B                          | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_1                  | A''*B2                        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_1                  | A2*B                          | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_1                  | A2*B2                         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_1                  | A2*B2                         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_1                  | A2*B2                         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_1                  | A''*B''                       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_1                  | A''*B                         | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_1                  | A''*B                         | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_1                  | A''*B''                       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_1                  | A''*B                         | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_1                  | A''*B                         | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_1                  | (A2*B2)'                      | 16     | 16     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|depthwise_conv2d_fix_1                  | (A''*B2)'                     | 16     | 16     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|depthwise_conv2d_fix_1                  | (A''*B)'                      | 16     | 16     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|depthwise_conv2d_fix_1                  | (A''*B)'                      | 16     | 16     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|depthwise_conv2d_fix_1                  | (A2*B2)'                      | 16     | 16     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|depthwise_conv2d_fix_1                  | (A''*B2)'                     | 16     | 16     | -      | -      | 30     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|depthwise_conv2d_fix_1                  | (A''*B'')'                    | 16     | 16     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|depthwise_conv2d_fix_1                  | (A''*B)'                      | 16     | 16     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|depthwise_conv2d_fix_1                  | A''*B''                       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_1                  | A''*B2                        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_1                  | A''*B2                        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_1                  | (A2*B2)'                      | 16     | 16     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|depthwise_conv2d_fix_1                  | (A''*B'')'                    | 16     | 16     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|depthwise_conv2d_fix_1                  | A''*B2                        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_1                  | A2*B2                         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|max_pooling2d_fix16                     | C+(A*B2)'                     | 9      | 7      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|max_pooling2d_fix16                     | C+(A*B2)'                     | 9      | 7      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|max_pooling2d_fix16                     | (C+(A*B2)')'                  | 9      | 7      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 1    | 1    | 
|max_pooling2d_fix16                     | (C+(A*B2)')'                  | 9      | 7      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 1    | 1    | 
|max_pooling2d_fix16                     | C+(A*B2)'                     | 9      | 7      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|max_pooling2d_fix16                     | C+(A*B2)'                     | 9      | 7      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|max_pooling2d_fix16                     | C+(A*B2)'                     | 9      | 7      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|max_pooling2d_fix16                     | C+(A*B2)'                     | 9      | 7      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|max_pooling2d_fix16                     | C+(A*B2)'                     | 9      | 7      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|max_pooling2d_fix16                     | C+(A*B2)'                     | 9      | 7      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|max_pooling2d_fix16                     | C+(A*B2)'                     | 9      | 7      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|max_pooling2d_fix16                     | C+(A*B2)'                     | 9      | 7      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|max_pooling2d_fix16                     | C+(A*B2)'                     | 9      | 7      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|max_pooling2d_fix16                     | C+(A*B2)'                     | 9      | 7      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|max_pooling2d_fix16                     | C+(A*B2)'                     | 9      | 7      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|max_pooling2d_fix16                     | C+(A*B2)'                     | 9      | 7      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|max_pooling2d_fix16                     | C+(A*B2)'                     | 9      | 7      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|max_pooling2d_fix16                     | C+(A*B2)'                     | 9      | 7      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|max_pooling2d_fix16                     | C+(A*B2)'                     | 9      | 7      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|max_pooling2d_fix16                     | C+(A*B2)'                     | 9      | 7      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|max_pooling2d_fix16                     | C+(A*B2)'                     | 9      | 7      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|max_pooling2d_fix16                     | C'+(A*B2)'                    | 9      | 7      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 1    | 0    | 
|max_pooling2d_fix16                     | C+(A*B2)'                     | 9      | 7      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|max_pooling2d_fix16                     | C+(A*B2)'                     | 9      | 7      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|max_pooling2d_fix16                     | C+(A*B2)'                     | 9      | 7      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|max_pooling2d_fix16                     | C+(A*B2)'                     | 9      | 7      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|max_pooling2d_fix16                     | C+(A*B2)'                     | 9      | 7      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|max_pooling2d_fix16                     | C+(A*B2)'                     | 9      | 7      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|max_pooling2d_fix16                     | C+(A*B2)'                     | 8      | 6      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|max_pooling2d_fix16                     | (C+(A*B2)')'                  | 8      | 6      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 1    | 1    | 
|network_mul_mul_16s_12ns_28_1_1_DSP48_1 | A*(B:0x78d)                   | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix                    | A2*(B:0x3ce73)                | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_mul_mul_16s_14s_30_1_1_DSP48_2  | A*(B:0x3eb36)                 | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix                    | A2*(B:0x3cef6)                | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix                    | A2*(B:0x3eb36)                | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_mul_mul_16s_15s_30_1_1_DSP48_0  | A*(B:0x3ce73)                 | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix                    | A2*(B:0x3cef6)                | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_mul_mul_16s_13ns_29_1_1_DSP48_5 | A*(B:0xbc7)                   | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|network_mul_mul_16s_13s_29_1_1_DSP48_6  | A*(B:0x3f1bb)                 | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|network_mul_mul_16s_11s_27_1_1_DSP48_3  | A*(B:0x3fcf1)                 | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|network_mul_mul_16s_12ns_28_1_1_DSP48_1 | A*(B:0x78d)                   | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix                    | A2*(B:0x3eb36)                | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_mul_mul_16s_15s_30_1_1_DSP48_0  | A*(B:0x3ce73)                 | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix                    | A2*(B:0x3e24e)                | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix                    | A2*(B:0x3fbf3)                | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix                    | A2*(B:0x3e24e)                | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix                    | A2*(B:0x3fbf3)                | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix                    | A2*(B:0x3e24e)                | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_mul_mul_16s_12s_28_1_1_DSP48_4  | A*(B:0x3fbf3)                 | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|network_mul_mul_16s_14s_30_1_1_DSP48_2  | A*(B:0x3e24e)                 | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|network_mul_mul_16s_12s_28_1_1_DSP48_4  | A*(B:0x3fbf3)                 | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix                    | A2*(B:0xbc7)                  | 16     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|network_mul_mul_16s_13s_29_1_1_DSP48_6  | A*(B:0x3f1bb)                 | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|network_mul_mul_16s_13ns_29_1_1_DSP48_5 | A*(B:0xbc7)                   | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix                    | A2*(B:0x3fcf1)                | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix                    | A2*(B:0x3eb36)                | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_4                  | C'+(A:0x310)*B2               | 5      | 10     | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_4                  | A*(B:0x1ece)                  | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_4                  | A*(B:0x1c17)                  | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_4                  | A*(B:0x2ec)                   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_4                  | A2*(B:0x3c003)                | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_4                  | A*(B:0x3e69a)                 | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_4                  | A*(B:0x1b7e)                  | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_4                  | A*(B:0x3fe22)                 | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_4                  | A*(B:0xd6a)                   | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_4                  | A*(B:0x3f46c)                 | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_4                  | A*(B:0x3f91c)                 | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_4                  | A*(B:0x3e34d)                 | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_4                  | A*(B:0x3da7b)                 | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_4                  | A*(B:0x3d2be)                 | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_4                  | A*(B:0x15c7)                  | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_4                  | A*(B:0xed6)                   | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|up_sampling2d_fix16                     | (A*B2)'                       | 14     | 6      | -      | -      | 20     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|up_sampling2d_fix16                     | (A*B2)'                       | 14     | 6      | -      | -      | 20     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|up_sampling2d_fix16                     | (A*B2)'                       | 14     | 6      | -      | -      | 20     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|up_sampling2d_fix16                     | (A*B2)'                       | 14     | 6      | -      | -      | 20     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|up_sampling2d_fix16                     | (A*B2)'                       | 14     | 6      | -      | -      | 20     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|up_sampling2d_fix16                     | (A*B2)'                       | 14     | 6      | -      | -      | 20     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|up_sampling2d_fix16                     | (A*B2)'                       | 14     | 6      | -      | -      | 20     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|up_sampling2d_fix16                     | (A*B2)'                       | 14     | 7      | -      | -      | 21     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|up_sampling2d_fix16                     | (A*B2)'                       | 14     | 7      | -      | -      | 21     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|up_sampling2d_fix16                     | (A*B2)'                       | 14     | 7      | -      | -      | 21     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|up_sampling2d_fix16                     | (A*B2)'                       | 14     | 7      | -      | -      | 21     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|up_sampling2d_fix16                     | (A*B2)'                       | 14     | 7      | -      | -      | 21     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|up_sampling2d_fix16                     | (A*B2)'                       | 14     | 7      | -      | -      | 21     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|up_sampling2d_fix16                     | (A*B2)'                       | 14     | 7      | -      | -      | 21     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|up_sampling2d_fix16                     | C+(A*B2)'                     | 14     | 7      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_1                  | C'+(A:0xc4)*B2                | 5      | 8      | 13     | -      | 13     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_1                  | A*B2                          | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_1                  | (A*B2)'                       | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_1                  | (A*B2)'                       | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_1                  | (A*B2)'                       | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_1                  | (A*B2)'                       | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_1                  | (A*B2)'                       | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_1                  | (A*B2)'                       | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_1                  | A*B2                          | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_1                  | A*B                           | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_1                  | A*B2                          | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_1                  | A*B2                          | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_1                  | A*B2                          | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_1                  | A*B2                          | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_1                  | A*B2                          | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_1                  | A*B2                          | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_1                  | A*B2                          | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_2                  | A*B2                          | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_2                  | A*(B:0x31)                    | 14     | 6      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_2                  | A*(B:0x31)                    | 14     | 6      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_2                  | A*B2                          | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_2                  | A*(B:0x31)                    | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_2                  | A*(B:0x31)                    | 14     | 6      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_2                  | A*B2                          | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_2                  | (A*B2)'                       | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_2                  | A*B                           | 17     | 15     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_2                  | A*(B:0x31)                    | 14     | 6      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_2                  | A*B2                          | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_2                  | A*(B:0x31)                    | 14     | 6      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_2                  | C'+A*(B:0x31)                 | 14     | 6      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_2                  | C'+A*(B:0x31)                 | 14     | 6      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_2                  | C'+A*(B:0x31)                 | 14     | 6      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_2                  | C'+A*(B:0x31)                 | 16     | 6      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix                    | A*B2                          | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix                    | A*(B:0x310)                   | 14     | 10     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix                    | A*B2                          | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix                    | A*B2                          | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix                    | A*B                           | 17     | 15     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix                    | A*B2                          | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix                    | A*B2                          | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix                    | A*(B:0x310)                   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix                    | A*(B:0x310)                   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix                    | A*B2                          | 16     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix                    | C'+A*(B:0x310)                | 14     | 10     | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix                    | ((D or 0)+(0 or A))*(B:0x310) | 14     | 10     | -      | 16     | 14     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|pointwise_conv2d_fix                    | C'+A*B                        | 17     | 15     | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix                    | ((D or 0)+(0 or A))*(B:0x310) | 14     | 10     | -      | 16     | 14     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|pointwise_conv2d_fix                    | C'+A*(B:0x310)                | 14     | 10     | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix                    | C'+A*(B:0x310)                | 14     | 10     | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_3                  | A*B                           | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_3                  | A*B                           | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_3                  | A*B                           | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_3                  | A*B                           | 17     | 15     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_3                  | A*B                           | 17     | 15     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_3                  | A*B                           | 17     | 15     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_3                  | A*B                           | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_3                  | (A*B)'                        | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_3                  | C'+A*B                        | 17     | 15     | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_3                  | C'+A*(B:0xc4)                 | 14     | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_3                  | C'+A*(B:0xc4)                 | 14     | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_3                  | A*(B:0xc4)                    | 14     | 8      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_3                  | C'+A*(B:0xc4)                 | 14     | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_3                  | C'+A*B                        | 17     | 15     | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_3                  | C'+A*(B:0xc4)                 | 14     | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
+----------------------------------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/network_SeparableConv2D_1_w_1_rom_Ui_5_0/SeparableConv2D_1_w_1_U/network_SeparableConv2D_1_w_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/network_SeparableConv2D_1_w_1_rom_Ui_5_1/SeparableConv2D_1_w_1_U/network_SeparableConv2D_1_w_1_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/network_SeparableConv2D_2_w_1_rom_Ui_5_2/SeparableConv2D_2_w_1_U/network_SeparableConv2D_2_w_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/network_SeparableConv2D_2_w_1_rom_Ui_5_3/SeparableConv2D_2_w_1_U/network_SeparableConv2D_2_w_1_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/network_SeparableConv2D_3_w_1_rom_Ui_5_4/SeparableConv2D_3_w_1_U/network_SeparableConv2D_3_w_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/network_SeparableConv2D_3_w_1_rom_Ui_5_5/SeparableConv2D_3_w_1_U/network_SeparableConv2D_3_w_1_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/network_SeparableConv2D_4_w_s_rom_Ui_5_6/SeparableConv2D_4_w_s_U/network_SeparableConv2D_4_w_s_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/network_SeparableConv2D_4_w_s_rom_Ui_5_7/SeparableConv2D_4_w_s_U/network_SeparableConv2D_4_w_s_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/i_5_8/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/i_5_8/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/i_5_8/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/i_5_8/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/i_5_8/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/i_5_8/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/i_5_8/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/i_5_8/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/i_5_8/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/i_5_8/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/i_5_8/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/i_5_8/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/i_5_8/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/i_5_8/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/i_5_8/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/i_5_8/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/i_5_9/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/i_5_9/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/i_5_9/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/i_5_9/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/i_5_9/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/i_5_9/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/i_5_9/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/i_5_9/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/i_5_9/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/i_5_9/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/i_5_9/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/i_5_9/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/i_5_9/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/i_5_9/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/i_5_9/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/i_5_9/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/i_5_10/MemBank_Out_U/network_MemBank_Out_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/sig_buffer_keep_V_U/network_sig_buffer_keep_V_ram_U/i_/sig_buffer_keep_V_U/network_sig_buffer_keep_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/sig_buffer_strb_V_U/network_sig_buffer_keep_V_ram_U/i_/sig_buffer_strb_V_U/network_sig_buffer_keep_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_3/grp_pointwise_conv2d_fix_1_fu_583/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_Ui_5_0/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_3/grp_pointwise_conv2d_fix_1_fu_583/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_Ui_5_1/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_3/grp_pointwise_conv2d_fix_1_fu_583/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_Ui_5_2/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_3/grp_pointwise_conv2d_fix_1_fu_583/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_Ui_5_3/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_3/grp_pointwise_conv2d_fix_1_fu_583/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_Ui_5_4/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_3/grp_pointwise_conv2d_fix_1_fu_583/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_Ui_5_5/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_3/grp_pointwise_conv2d_fix_1_fu_583/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_Ui_5_6/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_3/grp_pointwise_conv2d_fix_1_fu_583/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_Ui_5_7/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_3/grp_pointwise_conv2d_fix_1_fu_583/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_Ui_5_8/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_3/grp_pointwise_conv2d_fix_1_fu_583/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_Ui_5_9/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q9_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_3/grp_pointwise_conv2d_fix_1_fu_583/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_Ui_5_10/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q10_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_3/grp_pointwise_conv2d_fix_1_fu_583/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_Ui_5_11/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q11_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_3/grp_pointwise_conv2d_fix_1_fu_583/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_Ui_5_12/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q12_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_3/grp_pointwise_conv2d_fix_1_fu_583/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_Ui_5_13/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q13_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_3/grp_pointwise_conv2d_fix_1_fu_583/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_Ui_5_14/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q14_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_3/grp_pointwise_conv2d_fix_3_fu_553/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_Ui_5_0/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_3/grp_pointwise_conv2d_fix_3_fu_553/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_Ui_5_1/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_3/grp_pointwise_conv2d_fix_3_fu_553/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_Ui_5_2/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |padding2d_fix16__GB0 |           1|     13626|
|2     |padding2d_fix16__GB1 |           1|      2288|
|3     |padding2d_fix16__GB2 |           1|      8474|
|4     |network__GCB0        |           1|     22844|
|5     |network__GCB1        |           1|      7719|
|6     |network__GCB2        |           1|        17|
|7     |network__GCB3        |           1|     11596|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:36 . Memory (MB): peak = 2175.715 ; gain = 530.605 ; free physical = 1246 ; free virtual = 7229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:02:11 . Memory (MB): peak = 2322.762 ; gain = 677.652 ; free physical = 1139 ; free virtual = 7123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                    | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|network_MemBank_A_ram:         | ram_reg    | 16 K x 16(READ_FIRST)  | W | R | 16 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|network_MemBank_B_ram:         | ram_reg    | 16 K x 16(READ_FIRST)  | W | R | 16 K x 16(READ_FIRST)  | W | R | Port A and B     | 0      | 8      | 
|network_MemBank_Out_ram:       | ram_reg    | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_sig_buffer_keep_V_ram: | ram_reg    | 1 K x 2(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_sig_buffer_keep_V_ram: | ram_reg    | 1 K x 2(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+--------------+-------------------------------------------------------------+----------------+----------------------+-------------------------------+
|Module Name   | RTL Object                                                  | Inference      | Size (Depth x Width) | Primitives                    | 
+--------------+-------------------------------------------------------------+----------------+----------------------+-------------------------------+
|network__GCB0 | sig_buffer_user_V_U/network_sig_buffer_user_V_ram_U/ram_reg | User Attribute | 1 K x 1              | RAM16X1S x 1  RAM256X1S x 3   | 
|network__GCB0 | sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg | User Attribute | 1 K x 1              | RAM16X1S x 1  RAM256X1S x 3   | 
|network__GCB0 | sig_buffer_id_V_U/network_sig_buffer_user_V_ram_U/ram_reg   | User Attribute | 1 K x 1              | RAM16X1S x 1  RAM256X1S x 3   | 
|network__GCB0 | sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg | User Attribute | 1 K x 1              | RAM16X1S x 1  RAM256X1S x 3   | 
+--------------+-------------------------------------------------------------+----------------+----------------------+-------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |padding2d_fix16__GB0 |           1|     12781|
|2     |padding2d_fix16__GB1 |           1|      2278|
|3     |padding2d_fix16__GB2 |           1|      8356|
|4     |network__GCB1        |           1|      7718|
|5     |network__GCB2        |           1|        17|
|6     |network_GT0          |           1|     33783|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/MemBank_Out_U/network_MemBank_Out_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/sig_buffer_keep_V_U/network_sig_buffer_keep_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/sig_buffer_strb_V_U/network_sig_buffer_keep_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/grp_pointwise_conv2d_fix_1_fu_583/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/grp_pointwise_conv2d_fix_1_fu_583/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/grp_pointwise_conv2d_fix_1_fu_583/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_0/grp_pointwise_conv2d_fix_1_fu_583/SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:59 ; elapsed = 00:02:40 . Memory (MB): peak = 2334.688 ; gain = 689.578 ; free physical = 693 ; free virtual = 6678
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |padding2d_fix16__GB0 |           1|      6605|
|2     |padding2d_fix16__GB1 |           1|      1520|
|3     |padding2d_fix16__GB2 |           1|      2013|
|4     |network__GCB1        |           1|      3999|
|5     |network__GCB2        |           1|        11|
|6     |network_GT0          |           1|     13189|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net n_5_9683 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_9688 is driving 112 big block pins (URAM, BRAM and DSP loads). Created 12 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_9682 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net grp_depthwise_conv2d_fix_1_fu_502_kernel_0_q1[15] is driving 116 big block pins (URAM, BRAM and DSP loads). Created 12 replicas of its driver. 
INFO: [Synth 8-6064] Net grp_depthwise_conv2d_fix_1_fu_502_kernel_0_q0[15] is driving 132 big block pins (URAM, BRAM and DSP loads). Created 14 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_9686 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_9687 is driving 112 big block pins (URAM, BRAM and DSP loads). Created 12 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_9685 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net grp_depthwise_conv2d_fix_2_fu_478_kernel_0_q1[15] is driving 116 big block pins (URAM, BRAM and DSP loads). Created 12 replicas of its driver. 
INFO: [Synth 8-6064] Net grp_depthwise_conv2d_fix_2_fu_478_kernel_0_q0[15] is driving 132 big block pins (URAM, BRAM and DSP loads). Created 14 replicas of its driver. 
INFO: [Synth 8-6064] Net MemBank_B_we1 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_17273 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_5_9126 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:08 ; elapsed = 00:02:49 . Memory (MB): peak = 2334.688 ; gain = 689.578 ; free physical = 641 ; free virtual = 6648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:08 ; elapsed = 00:02:49 . Memory (MB): peak = 2334.688 ; gain = 689.578 ; free physical = 641 ; free virtual = 6648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:13 ; elapsed = 00:02:53 . Memory (MB): peak = 2334.688 ; gain = 689.578 ; free physical = 641 ; free virtual = 6648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:13 ; elapsed = 00:02:54 . Memory (MB): peak = 2334.688 ; gain = 689.578 ; free physical = 641 ; free virtual = 6648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:13 ; elapsed = 00:02:54 . Memory (MB): peak = 2334.688 ; gain = 689.578 ; free physical = 640 ; free virtual = 6647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:13 ; elapsed = 00:02:54 . Memory (MB): peak = 2334.688 ; gain = 689.578 ; free physical = 640 ; free virtual = 6647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY4      |  2907|
|2     |DSP48E1     |     7|
|3     |DSP48E1_1   |     1|
|4     |DSP48E1_10  |     8|
|5     |DSP48E1_14  |     2|
|6     |DSP48E1_15  |     4|
|7     |DSP48E1_16  |     2|
|8     |DSP48E1_17  |    17|
|9     |DSP48E1_18  |     2|
|10    |DSP48E1_19  |     2|
|11    |DSP48E1_2   |     5|
|12    |DSP48E1_21  |    24|
|13    |DSP48E1_22  |     6|
|14    |DSP48E1_23  |     6|
|15    |DSP48E1_24  |     4|
|16    |DSP48E1_25  |     6|
|17    |DSP48E1_26  |     1|
|18    |DSP48E1_3   |    22|
|19    |DSP48E1_4   |    57|
|20    |DSP48E1_5   |    10|
|21    |DSP48E1_6   |    18|
|22    |DSP48E1_7   |     8|
|23    |DSP48E1_9   |     6|
|24    |LUT1        |   602|
|25    |LUT2        |  2886|
|26    |LUT3        |  3165|
|27    |LUT4        |  1941|
|28    |LUT5        |  2008|
|29    |LUT6        |  4917|
|30    |MUXF7       |     1|
|31    |RAM16X1S    |     4|
|32    |RAM256X1S   |    12|
|33    |RAMB18E1_10 |     1|
|34    |RAMB18E1_11 |     1|
|35    |RAMB18E1_12 |     1|
|36    |RAMB18E1_13 |     1|
|37    |RAMB18E1_4  |     3|
|38    |RAMB18E1_5  |     1|
|39    |RAMB18E1_6  |     1|
|40    |RAMB18E1_8  |     7|
|41    |RAMB18E1_9  |     1|
|42    |RAMB36E1    |     8|
|43    |RAMB36E1_1  |     8|
|44    |FDRE        |  9007|
|45    |FDSE        |    20|
+------+------------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------+--------------------------------------------------+------+
|      |Instance                                                   |Module                                            |Cells |
+------+-----------------------------------------------------------+--------------------------------------------------+------+
|1     |top                                                        |                                                  | 27721|
|2     |  inst                                                     |network                                           | 27721|
|3     |    MemBank_A_U                                            |network_MemBank_A                                 |   111|
|4     |      network_MemBank_A_ram_U                              |network_MemBank_A_ram                             |   111|
|5     |    MemBank_B_U                                            |network_MemBank_B                                 |    99|
|6     |      network_MemBank_B_ram_U                              |network_MemBank_B_ram                             |    99|
|7     |    MemBank_Out_U                                          |network_MemBank_Out                               |    14|
|8     |      network_MemBank_Out_ram_U                            |network_MemBank_Out_ram                           |    14|
|9     |    SeparableConv2D_1_w_1_U                                |network_SeparableConv2D_1_w_1                     |     1|
|10    |      network_SeparableConv2D_1_w_1_rom_U                  |network_SeparableConv2D_1_w_1_rom                 |     1|
|11    |    SeparableConv2D_2_w_1_U                                |network_SeparableConv2D_2_w_1                     |     1|
|12    |      network_SeparableConv2D_2_w_1_rom_U                  |network_SeparableConv2D_2_w_1_rom                 |     1|
|13    |    SeparableConv2D_3_w_1_U                                |network_SeparableConv2D_3_w_1                     |    82|
|14    |      network_SeparableConv2D_3_w_1_rom_U                  |network_SeparableConv2D_3_w_1_rom                 |    82|
|15    |    SeparableConv2D_4_w_s_U                                |network_SeparableConv2D_4_w_s                     |    82|
|16    |      network_SeparableConv2D_4_w_s_rom_U                  |network_SeparableConv2D_4_w_s_rom                 |    82|
|17    |    grp_depthwise_conv2d_fix_1_fu_502                      |depthwise_conv2d_fix_1                            |  1698|
|18    |      network_mul_mul_16s_16s_30_1_1_U112                  |network_mul_mul_16s_16s_30_1_1_114                |     1|
|19    |        network_mul_mul_16s_16s_30_1_1_DSP48_7_U           |network_mul_mul_16s_16s_30_1_1_DSP48_7_159        |     1|
|20    |      network_mul_mul_16s_16s_30_1_1_U113                  |network_mul_mul_16s_16s_30_1_1_115                |     1|
|21    |        network_mul_mul_16s_16s_30_1_1_DSP48_7_U           |network_mul_mul_16s_16s_30_1_1_DSP48_7_158        |     1|
|22    |      network_mul_mul_16s_16s_30_1_1_U114                  |network_mul_mul_16s_16s_30_1_1_116                |     1|
|23    |        network_mul_mul_16s_16s_30_1_1_DSP48_7_U           |network_mul_mul_16s_16s_30_1_1_DSP48_7_157        |     1|
|24    |      network_mul_mul_16s_16s_30_1_1_U117                  |network_mul_mul_16s_16s_30_1_1_117                |     1|
|25    |        network_mul_mul_16s_16s_30_1_1_DSP48_7_U           |network_mul_mul_16s_16s_30_1_1_DSP48_7_156        |     1|
|26    |      network_mul_mul_16s_16s_30_1_1_U118                  |network_mul_mul_16s_16s_30_1_1_118                |     1|
|27    |        network_mul_mul_16s_16s_30_1_1_DSP48_7_U           |network_mul_mul_16s_16s_30_1_1_DSP48_7_155        |     1|
|28    |      network_mul_mul_16s_16s_30_1_1_U119                  |network_mul_mul_16s_16s_30_1_1_119                |     1|
|29    |        network_mul_mul_16s_16s_30_1_1_DSP48_7_U           |network_mul_mul_16s_16s_30_1_1_DSP48_7_154        |     1|
|30    |      network_mul_mul_16s_16s_30_1_1_U121                  |network_mul_mul_16s_16s_30_1_1_120                |     2|
|31    |        network_mul_mul_16s_16s_30_1_1_DSP48_7_U           |network_mul_mul_16s_16s_30_1_1_DSP48_7_153        |     2|
|32    |      network_mul_mul_16s_16s_30_1_1_U122                  |network_mul_mul_16s_16s_30_1_1_121                |     1|
|33    |        network_mul_mul_16s_16s_30_1_1_DSP48_7_U           |network_mul_mul_16s_16s_30_1_1_DSP48_7_152        |     1|
|34    |      network_mul_mul_16s_16s_30_1_1_U123                  |network_mul_mul_16s_16s_30_1_1_122                |     1|
|35    |        network_mul_mul_16s_16s_30_1_1_DSP48_7_U           |network_mul_mul_16s_16s_30_1_1_DSP48_7_151        |     1|
|36    |      network_mul_mul_16s_16s_30_1_1_U124                  |network_mul_mul_16s_16s_30_1_1_123                |     1|
|37    |        network_mul_mul_16s_16s_30_1_1_DSP48_7_U           |network_mul_mul_16s_16s_30_1_1_DSP48_7_150        |     1|
|38    |      network_mul_mul_16s_16s_30_1_1_U127                  |network_mul_mul_16s_16s_30_1_1_124                |     1|
|39    |        network_mul_mul_16s_16s_30_1_1_DSP48_7_U           |network_mul_mul_16s_16s_30_1_1_DSP48_7_149        |     1|
|40    |      network_mul_mul_16s_16s_30_1_1_U128                  |network_mul_mul_16s_16s_30_1_1_125                |     1|
|41    |        network_mul_mul_16s_16s_30_1_1_DSP48_7_U           |network_mul_mul_16s_16s_30_1_1_DSP48_7_148        |     1|
|42    |      network_mul_mul_16s_16s_30_1_1_U130                  |network_mul_mul_16s_16s_30_1_1_126                |    35|
|43    |        network_mul_mul_16s_16s_30_1_1_DSP48_7_U           |network_mul_mul_16s_16s_30_1_1_DSP48_7_147        |    35|
|44    |      network_mul_mul_16s_16s_30_1_1_U131                  |network_mul_mul_16s_16s_30_1_1_127                |     1|
|45    |        network_mul_mul_16s_16s_30_1_1_DSP48_7_U           |network_mul_mul_16s_16s_30_1_1_DSP48_7_146        |     1|
|46    |      network_mul_mul_16s_16s_30_1_1_U132                  |network_mul_mul_16s_16s_30_1_1_128                |     1|
|47    |        network_mul_mul_16s_16s_30_1_1_DSP48_7_U           |network_mul_mul_16s_16s_30_1_1_DSP48_7_145        |     1|
|48    |      network_mul_mul_16s_16s_30_1_1_U133                  |network_mul_mul_16s_16s_30_1_1_129                |     3|
|49    |        network_mul_mul_16s_16s_30_1_1_DSP48_7_U           |network_mul_mul_16s_16s_30_1_1_DSP48_7_144        |     3|
|50    |      network_mul_mul_16s_16s_30_1_1_U136                  |network_mul_mul_16s_16s_30_1_1_130                |     2|
|51    |        network_mul_mul_16s_16s_30_1_1_DSP48_7_U           |network_mul_mul_16s_16s_30_1_1_DSP48_7_143        |     2|
|52    |      network_mul_mul_16s_16s_30_1_1_U137                  |network_mul_mul_16s_16s_30_1_1_131                |    67|
|53    |        network_mul_mul_16s_16s_30_1_1_DSP48_7_U           |network_mul_mul_16s_16s_30_1_1_DSP48_7_142        |    67|
|54    |      network_mul_mul_16s_16s_30_1_1_U138                  |network_mul_mul_16s_16s_30_1_1_132                |    51|
|55    |        network_mul_mul_16s_16s_30_1_1_DSP48_7_U           |network_mul_mul_16s_16s_30_1_1_DSP48_7_141        |    51|
|56    |      network_mul_mul_16s_16s_30_1_1_U139                  |network_mul_mul_16s_16s_30_1_1_133                |    35|
|57    |        network_mul_mul_16s_16s_30_1_1_DSP48_7_U           |network_mul_mul_16s_16s_30_1_1_DSP48_7_140        |    35|
|58    |      network_mul_mul_16s_16s_30_1_1_U140                  |network_mul_mul_16s_16s_30_1_1_134                |     1|
|59    |        network_mul_mul_16s_16s_30_1_1_DSP48_7_U           |network_mul_mul_16s_16s_30_1_1_DSP48_7_139        |     1|
|60    |      network_mul_mul_16s_16s_30_1_1_U141                  |network_mul_mul_16s_16s_30_1_1_135                |     1|
|61    |        network_mul_mul_16s_16s_30_1_1_DSP48_7_U           |network_mul_mul_16s_16s_30_1_1_DSP48_7_138        |     1|
|62    |      network_mul_mul_16s_16s_30_1_1_U145                  |network_mul_mul_16s_16s_30_1_1_136                |     2|
|63    |        network_mul_mul_16s_16s_30_1_1_DSP48_7_U           |network_mul_mul_16s_16s_30_1_1_DSP48_7_137        |     2|
|64    |    grp_depthwise_conv2d_fix_2_fu_478                      |depthwise_conv2d_fix_2                            |  1484|
|65    |      network_mul_mul_16s_16s_30_1_1_U63                   |network_mul_mul_16s_16s_30_1_1                    |     1|
|66    |        network_mul_mul_16s_16s_30_1_1_DSP48_7_U           |network_mul_mul_16s_16s_30_1_1_DSP48_7_113        |     1|
|67    |      network_mul_mul_16s_16s_30_1_1_U64                   |network_mul_mul_16s_16s_30_1_1_70                 |     1|
|68    |        network_mul_mul_16s_16s_30_1_1_DSP48_7_U           |network_mul_mul_16s_16s_30_1_1_DSP48_7_112        |     1|
|69    |      network_mul_mul_16s_16s_30_1_1_U65                   |network_mul_mul_16s_16s_30_1_1_71                 |     1|
|70    |        network_mul_mul_16s_16s_30_1_1_DSP48_7_U           |network_mul_mul_16s_16s_30_1_1_DSP48_7_111        |     1|
|71    |      network_mul_mul_16s_16s_30_1_1_U68                   |network_mul_mul_16s_16s_30_1_1_72                 |     1|
|72    |        network_mul_mul_16s_16s_30_1_1_DSP48_7_U           |network_mul_mul_16s_16s_30_1_1_DSP48_7_110        |     1|
|73    |      network_mul_mul_16s_16s_30_1_1_U69                   |network_mul_mul_16s_16s_30_1_1_73                 |     1|
|74    |        network_mul_mul_16s_16s_30_1_1_DSP48_7_U           |network_mul_mul_16s_16s_30_1_1_DSP48_7_109        |     1|
|75    |      network_mul_mul_16s_16s_30_1_1_U70                   |network_mul_mul_16s_16s_30_1_1_74                 |     1|
|76    |        network_mul_mul_16s_16s_30_1_1_DSP48_7_U           |network_mul_mul_16s_16s_30_1_1_DSP48_7_108        |     1|
|77    |      network_mul_mul_16s_16s_30_1_1_U72                   |network_mul_mul_16s_16s_30_1_1_75                 |     1|
|78    |        network_mul_mul_16s_16s_30_1_1_DSP48_7_U           |network_mul_mul_16s_16s_30_1_1_DSP48_7_107        |     1|
|79    |      network_mul_mul_16s_16s_30_1_1_U73                   |network_mul_mul_16s_16s_30_1_1_76                 |     1|
|80    |        network_mul_mul_16s_16s_30_1_1_DSP48_7_U           |network_mul_mul_16s_16s_30_1_1_DSP48_7_106        |     1|
|81    |      network_mul_mul_16s_16s_30_1_1_U74                   |network_mul_mul_16s_16s_30_1_1_77                 |     1|
|82    |        network_mul_mul_16s_16s_30_1_1_DSP48_7_U           |network_mul_mul_16s_16s_30_1_1_DSP48_7_105        |     1|
|83    |      network_mul_mul_16s_16s_30_1_1_U75                   |network_mul_mul_16s_16s_30_1_1_78                 |     1|
|84    |        network_mul_mul_16s_16s_30_1_1_DSP48_7_U           |network_mul_mul_16s_16s_30_1_1_DSP48_7_104        |     1|
|85    |      network_mul_mul_16s_16s_30_1_1_U78                   |network_mul_mul_16s_16s_30_1_1_79                 |     1|
|86    |        network_mul_mul_16s_16s_30_1_1_DSP48_7_U           |network_mul_mul_16s_16s_30_1_1_DSP48_7_103        |     1|
|87    |      network_mul_mul_16s_16s_30_1_1_U79                   |network_mul_mul_16s_16s_30_1_1_80                 |     1|
|88    |        network_mul_mul_16s_16s_30_1_1_DSP48_7_U           |network_mul_mul_16s_16s_30_1_1_DSP48_7_102        |     1|
|89    |      network_mul_mul_16s_16s_30_1_1_U81                   |network_mul_mul_16s_16s_30_1_1_81                 |    35|
|90    |        network_mul_mul_16s_16s_30_1_1_DSP48_7_U           |network_mul_mul_16s_16s_30_1_1_DSP48_7_101        |    35|
|91    |      network_mul_mul_16s_16s_30_1_1_U82                   |network_mul_mul_16s_16s_30_1_1_82                 |     1|
|92    |        network_mul_mul_16s_16s_30_1_1_DSP48_7_U           |network_mul_mul_16s_16s_30_1_1_DSP48_7_100        |     1|
|93    |      network_mul_mul_16s_16s_30_1_1_U83                   |network_mul_mul_16s_16s_30_1_1_83                 |     1|
|94    |        network_mul_mul_16s_16s_30_1_1_DSP48_7_U           |network_mul_mul_16s_16s_30_1_1_DSP48_7_99         |     1|
|95    |      network_mul_mul_16s_16s_30_1_1_U84                   |network_mul_mul_16s_16s_30_1_1_84                 |     3|
|96    |        network_mul_mul_16s_16s_30_1_1_DSP48_7_U           |network_mul_mul_16s_16s_30_1_1_DSP48_7_98         |     3|
|97    |      network_mul_mul_16s_16s_30_1_1_U87                   |network_mul_mul_16s_16s_30_1_1_85                 |     2|
|98    |        network_mul_mul_16s_16s_30_1_1_DSP48_7_U           |network_mul_mul_16s_16s_30_1_1_DSP48_7_97         |     2|
|99    |      network_mul_mul_16s_16s_30_1_1_U88                   |network_mul_mul_16s_16s_30_1_1_86                 |    67|
|100   |        network_mul_mul_16s_16s_30_1_1_DSP48_7_U           |network_mul_mul_16s_16s_30_1_1_DSP48_7_96         |    67|
|101   |      network_mul_mul_16s_16s_30_1_1_U89                   |network_mul_mul_16s_16s_30_1_1_87                 |    51|
|102   |        network_mul_mul_16s_16s_30_1_1_DSP48_7_U           |network_mul_mul_16s_16s_30_1_1_DSP48_7_95         |    51|
|103   |      network_mul_mul_16s_16s_30_1_1_U90                   |network_mul_mul_16s_16s_30_1_1_88                 |    35|
|104   |        network_mul_mul_16s_16s_30_1_1_DSP48_7_U           |network_mul_mul_16s_16s_30_1_1_DSP48_7_94         |    35|
|105   |      network_mul_mul_16s_16s_30_1_1_U91                   |network_mul_mul_16s_16s_30_1_1_89                 |     1|
|106   |        network_mul_mul_16s_16s_30_1_1_DSP48_7_U           |network_mul_mul_16s_16s_30_1_1_DSP48_7_93         |     1|
|107   |      network_mul_mul_16s_16s_30_1_1_U92                   |network_mul_mul_16s_16s_30_1_1_90                 |     1|
|108   |        network_mul_mul_16s_16s_30_1_1_DSP48_7_U           |network_mul_mul_16s_16s_30_1_1_DSP48_7_92         |     1|
|109   |      network_mul_mul_16s_16s_30_1_1_U96                   |network_mul_mul_16s_16s_30_1_1_91                 |     2|
|110   |        network_mul_mul_16s_16s_30_1_1_DSP48_7_U           |network_mul_mul_16s_16s_30_1_1_DSP48_7            |     2|
|111   |    grp_depthwise_conv2d_fix_fu_547                        |depthwise_conv2d_fix                              |  1443|
|112   |      network_mul_mul_16s_11s_27_1_1_U11                   |network_mul_mul_16s_11s_27_1_1                    |     1|
|113   |        network_mul_mul_16s_11s_27_1_1_DSP48_3_U           |network_mul_mul_16s_11s_27_1_1_DSP48_3_69         |     1|
|114   |      network_mul_mul_16s_11s_27_1_1_U18                   |network_mul_mul_16s_11s_27_1_1_32                 |     4|
|115   |        network_mul_mul_16s_11s_27_1_1_DSP48_3_U           |network_mul_mul_16s_11s_27_1_1_DSP48_3            |     4|
|116   |      network_mul_mul_16s_12ns_28_1_1_U27                  |network_mul_mul_16s_12ns_28_1_1                   |     3|
|117   |        network_mul_mul_16s_12ns_28_1_1_DSP48_1_U          |network_mul_mul_16s_12ns_28_1_1_DSP48_1_68        |     3|
|118   |      network_mul_mul_16s_12ns_28_1_1_U8                   |network_mul_mul_16s_12ns_28_1_1_33                |    34|
|119   |        network_mul_mul_16s_12ns_28_1_1_DSP48_1_U          |network_mul_mul_16s_12ns_28_1_1_DSP48_1           |    34|
|120   |      network_mul_mul_16s_12s_28_1_1_U13                   |network_mul_mul_16s_12s_28_1_1                    |     1|
|121   |        network_mul_mul_16s_12s_28_1_1_DSP48_4_U           |network_mul_mul_16s_12s_28_1_1_DSP48_4_67         |     1|
|122   |      network_mul_mul_16s_12s_28_1_1_U23                   |network_mul_mul_16s_12s_28_1_1_34                 |     1|
|123   |        network_mul_mul_16s_12s_28_1_1_DSP48_4_U           |network_mul_mul_16s_12s_28_1_1_DSP48_4_66         |     1|
|124   |      network_mul_mul_16s_12s_28_1_1_U33                   |network_mul_mul_16s_12s_28_1_1_35                 |     1|
|125   |        network_mul_mul_16s_12s_28_1_1_DSP48_4_U           |network_mul_mul_16s_12s_28_1_1_DSP48_4_65         |     1|
|126   |      network_mul_mul_16s_12s_28_1_1_U39                   |network_mul_mul_16s_12s_28_1_1_36                 |     1|
|127   |        network_mul_mul_16s_12s_28_1_1_DSP48_4_U           |network_mul_mul_16s_12s_28_1_1_DSP48_4            |     1|
|128   |      network_mul_mul_16s_13ns_29_1_1_U14                  |network_mul_mul_16s_13ns_29_1_1                   |    29|
|129   |        network_mul_mul_16s_13ns_29_1_1_DSP48_5_U          |network_mul_mul_16s_13ns_29_1_1_DSP48_5_64        |    29|
|130   |      network_mul_mul_16s_13ns_29_1_1_U21                  |network_mul_mul_16s_13ns_29_1_1_37                |    30|
|131   |        network_mul_mul_16s_13ns_29_1_1_DSP48_5_U          |network_mul_mul_16s_13ns_29_1_1_DSP48_5_63        |    30|
|132   |      network_mul_mul_16s_13ns_29_1_1_U29                  |network_mul_mul_16s_13ns_29_1_1_38                |    29|
|133   |        network_mul_mul_16s_13ns_29_1_1_DSP48_5_U          |network_mul_mul_16s_13ns_29_1_1_DSP48_5           |    29|
|134   |      network_mul_mul_16s_13s_29_1_1_U15                   |network_mul_mul_16s_13s_29_1_1                    |    10|
|135   |        network_mul_mul_16s_13s_29_1_1_DSP48_6_U           |network_mul_mul_16s_13s_29_1_1_DSP48_6_62         |    10|
|136   |      network_mul_mul_16s_13s_29_1_1_U34                   |network_mul_mul_16s_13s_29_1_1_39                 |    41|
|137   |        network_mul_mul_16s_13s_29_1_1_DSP48_6_U           |network_mul_mul_16s_13s_29_1_1_DSP48_6            |    41|
|138   |      network_mul_mul_16s_14s_30_1_1_U12                   |network_mul_mul_16s_14s_30_1_1                    |     5|
|139   |        network_mul_mul_16s_14s_30_1_1_DSP48_2_U           |network_mul_mul_16s_14s_30_1_1_DSP48_2_61         |     5|
|140   |      network_mul_mul_16s_14s_30_1_1_U17                   |network_mul_mul_16s_14s_30_1_1_40                 |     4|
|141   |        network_mul_mul_16s_14s_30_1_1_DSP48_2_U           |network_mul_mul_16s_14s_30_1_1_DSP48_2_60         |     4|
|142   |      network_mul_mul_16s_14s_30_1_1_U22                   |network_mul_mul_16s_14s_30_1_1_41                 |     4|
|143   |        network_mul_mul_16s_14s_30_1_1_DSP48_2_U           |network_mul_mul_16s_14s_30_1_1_DSP48_2_59         |     4|
|144   |      network_mul_mul_16s_14s_30_1_1_U28                   |network_mul_mul_16s_14s_30_1_1_42                 |    44|
|145   |        network_mul_mul_16s_14s_30_1_1_DSP48_2_U           |network_mul_mul_16s_14s_30_1_1_DSP48_2_58         |    44|
|146   |      network_mul_mul_16s_14s_30_1_1_U32                   |network_mul_mul_16s_14s_30_1_1_43                 |     4|
|147   |        network_mul_mul_16s_14s_30_1_1_DSP48_2_U           |network_mul_mul_16s_14s_30_1_1_DSP48_2_57         |     4|
|148   |      network_mul_mul_16s_14s_30_1_1_U35                   |network_mul_mul_16s_14s_30_1_1_44                 |     1|
|149   |        network_mul_mul_16s_14s_30_1_1_DSP48_2_U           |network_mul_mul_16s_14s_30_1_1_DSP48_2_56         |     1|
|150   |      network_mul_mul_16s_14s_30_1_1_U38                   |network_mul_mul_16s_14s_30_1_1_45                 |     4|
|151   |        network_mul_mul_16s_14s_30_1_1_DSP48_2_U           |network_mul_mul_16s_14s_30_1_1_DSP48_2_55         |     4|
|152   |      network_mul_mul_16s_14s_30_1_1_U9                    |network_mul_mul_16s_14s_30_1_1_46                 |    44|
|153   |        network_mul_mul_16s_14s_30_1_1_DSP48_2_U           |network_mul_mul_16s_14s_30_1_1_DSP48_2            |    44|
|154   |      network_mul_mul_16s_15s_30_1_1_U10                   |network_mul_mul_16s_15s_30_1_1                    |     1|
|155   |        network_mul_mul_16s_15s_30_1_1_DSP48_0_U           |network_mul_mul_16s_15s_30_1_1_DSP48_0_54         |     1|
|156   |      network_mul_mul_16s_15s_30_1_1_U16                   |network_mul_mul_16s_15s_30_1_1_47                 |     1|
|157   |        network_mul_mul_16s_15s_30_1_1_DSP48_0_U           |network_mul_mul_16s_15s_30_1_1_DSP48_0_53         |     1|
|158   |      network_mul_mul_16s_15s_30_1_1_U36                   |network_mul_mul_16s_15s_30_1_1_48                 |     1|
|159   |        network_mul_mul_16s_15s_30_1_1_DSP48_0_U           |network_mul_mul_16s_15s_30_1_1_DSP48_0_52         |     1|
|160   |      network_mul_mul_16s_15s_30_1_1_U6                    |network_mul_mul_16s_15s_30_1_1_49                 |     2|
|161   |        network_mul_mul_16s_15s_30_1_1_DSP48_0_U           |network_mul_mul_16s_15s_30_1_1_DSP48_0_51         |     2|
|162   |      network_mul_mul_16s_15s_30_1_1_U7                    |network_mul_mul_16s_15s_30_1_1_50                 |    11|
|163   |        network_mul_mul_16s_15s_30_1_1_DSP48_0_U           |network_mul_mul_16s_15s_30_1_1_DSP48_0            |    11|
|164   |    grp_max_pooling2d_fix16_fu_526                         |max_pooling2d_fix16                               |  1811|
|165   |    grp_padding2d_fix16_fu_439                             |padding2d_fix16                                   | 10134|
|166   |    grp_pointwise_conv2d_fix_1_fu_583                      |pointwise_conv2d_fix_1                            |  1016|
|167   |      SeparableConv2D_1_b_s_U                              |pointwise_conv2d_fix_1_SeparableConv2D_1_b_s      |    26|
|168   |        pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom_U |pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom  |    26|
|169   |      SeparableConv2D_1_w_s_U                              |pointwise_conv2d_fix_1_SeparableConv2D_1_w_s      |    31|
|170   |        pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U |pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom  |    31|
|171   |    grp_pointwise_conv2d_fix_2_fu_573                      |pointwise_conv2d_fix_2                            |  1604|
|172   |      SeparableConv2D_2_b_s_U                              |pointwise_conv2d_fix_2_SeparableConv2D_2_b_s      |    21|
|173   |        pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom_U |pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom  |    21|
|174   |      SeparableConv2D_2_w_s_U                              |pointwise_conv2d_fix_2_SeparableConv2D_2_w_s      |    67|
|175   |        pointwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom_U |pointwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom  |    67|
|176   |    grp_pointwise_conv2d_fix_3_fu_553                      |pointwise_conv2d_fix_3                            |  1386|
|177   |      SeparableConv2D_3_b_s_U                              |pointwise_conv2d_fix_3_SeparableConv2D_3_b_s      |    28|
|178   |        pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom_U |pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom  |    28|
|179   |      SeparableConv2D_3_w_s_U                              |pointwise_conv2d_fix_3_SeparableConv2D_3_w_s      |   268|
|180   |        pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U |pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom  |   268|
|181   |    grp_pointwise_conv2d_fix_4_fu_593                      |pointwise_conv2d_fix_4                            |   869|
|182   |    grp_pointwise_conv2d_fix_fu_563                        |pointwise_conv2d_fix                              |  1293|
|183   |      SeparableConv2D_0_b_s_U                              |pointwise_conv2d_fix_SeparableConv2D_0_b_s        |    26|
|184   |        pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom_U   |pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom    |    26|
|185   |      SeparableConv2D_0_w_s_U                              |pointwise_conv2d_fix_SeparableConv2D_0_w_s        |    97|
|186   |        pointwise_conv2d_fix_SeparableConv2D_0_w_s_rom_U   |pointwise_conv2d_fix_SeparableConv2D_0_w_s_rom    |    97|
|187   |    grp_up_sampling2d_fix16_fu_457                         |up_sampling2d_fix16                               |  4012|
|188   |      network_am_addmul_15ns_9ns_5ns_19_1_1_U159           |network_am_addmul_15ns_9ns_5ns_19_1_1             |     9|
|189   |        network_am_addmul_15ns_9ns_5ns_19_1_1_DSP48_8_U    |network_am_addmul_15ns_9ns_5ns_19_1_1_DSP48_8_31  |     9|
|190   |      network_am_addmul_15ns_9ns_5ns_19_1_1_U161           |network_am_addmul_15ns_9ns_5ns_19_1_1_8           |     9|
|191   |        network_am_addmul_15ns_9ns_5ns_19_1_1_DSP48_8_U    |network_am_addmul_15ns_9ns_5ns_19_1_1_DSP48_8_30  |     9|
|192   |      network_am_addmul_15ns_9ns_5ns_19_1_1_U163           |network_am_addmul_15ns_9ns_5ns_19_1_1_9           |     9|
|193   |        network_am_addmul_15ns_9ns_5ns_19_1_1_DSP48_8_U    |network_am_addmul_15ns_9ns_5ns_19_1_1_DSP48_8_29  |     9|
|194   |      network_am_addmul_15ns_9ns_5ns_19_1_1_U165           |network_am_addmul_15ns_9ns_5ns_19_1_1_10          |     9|
|195   |        network_am_addmul_15ns_9ns_5ns_19_1_1_DSP48_8_U    |network_am_addmul_15ns_9ns_5ns_19_1_1_DSP48_8_28  |     9|
|196   |      network_am_addmul_15ns_9ns_5ns_19_1_1_U167           |network_am_addmul_15ns_9ns_5ns_19_1_1_11          |     9|
|197   |        network_am_addmul_15ns_9ns_5ns_19_1_1_DSP48_8_U    |network_am_addmul_15ns_9ns_5ns_19_1_1_DSP48_8_27  |     9|
|198   |      network_am_addmul_15ns_9ns_5ns_19_1_1_U169           |network_am_addmul_15ns_9ns_5ns_19_1_1_12          |     9|
|199   |        network_am_addmul_15ns_9ns_5ns_19_1_1_DSP48_8_U    |network_am_addmul_15ns_9ns_5ns_19_1_1_DSP48_8_26  |     9|
|200   |      network_am_addmul_15ns_9ns_5ns_19_1_1_U171           |network_am_addmul_15ns_9ns_5ns_19_1_1_13          |     9|
|201   |        network_am_addmul_15ns_9ns_5ns_19_1_1_DSP48_8_U    |network_am_addmul_15ns_9ns_5ns_19_1_1_DSP48_8     |     9|
|202   |      network_am_addmul_16ns_10ns_6ns_21_1_1_U160          |network_am_addmul_16ns_10ns_6ns_21_1_1            |     9|
|203   |        network_am_addmul_16ns_10ns_6ns_21_1_1_DSP48_9_U   |network_am_addmul_16ns_10ns_6ns_21_1_1_DSP48_9_25 |     9|
|204   |      network_am_addmul_16ns_10ns_6ns_21_1_1_U162          |network_am_addmul_16ns_10ns_6ns_21_1_1_14         |     9|
|205   |        network_am_addmul_16ns_10ns_6ns_21_1_1_DSP48_9_U   |network_am_addmul_16ns_10ns_6ns_21_1_1_DSP48_9_24 |     9|
|206   |      network_am_addmul_16ns_10ns_6ns_21_1_1_U164          |network_am_addmul_16ns_10ns_6ns_21_1_1_15         |     9|
|207   |        network_am_addmul_16ns_10ns_6ns_21_1_1_DSP48_9_U   |network_am_addmul_16ns_10ns_6ns_21_1_1_DSP48_9_23 |     9|
|208   |      network_am_addmul_16ns_10ns_6ns_21_1_1_U166          |network_am_addmul_16ns_10ns_6ns_21_1_1_16         |     9|
|209   |        network_am_addmul_16ns_10ns_6ns_21_1_1_DSP48_9_U   |network_am_addmul_16ns_10ns_6ns_21_1_1_DSP48_9_22 |     9|
|210   |      network_am_addmul_16ns_10ns_6ns_21_1_1_U168          |network_am_addmul_16ns_10ns_6ns_21_1_1_17         |     9|
|211   |        network_am_addmul_16ns_10ns_6ns_21_1_1_DSP48_9_U   |network_am_addmul_16ns_10ns_6ns_21_1_1_DSP48_9_21 |     9|
|212   |      network_am_addmul_16ns_10ns_6ns_21_1_1_U170          |network_am_addmul_16ns_10ns_6ns_21_1_1_18         |     9|
|213   |        network_am_addmul_16ns_10ns_6ns_21_1_1_DSP48_9_U   |network_am_addmul_16ns_10ns_6ns_21_1_1_DSP48_9_20 |     9|
|214   |      network_am_addmul_16ns_10ns_6ns_21_1_1_U172          |network_am_addmul_16ns_10ns_6ns_21_1_1_19         |     9|
|215   |        network_am_addmul_16ns_10ns_6ns_21_1_1_DSP48_9_U   |network_am_addmul_16ns_10ns_6ns_21_1_1_DSP48_9    |     9|
|216   |    network_AXILiteS_s_axi_U                               |network_AXILiteS_s_axi                            |    68|
|217   |    sig_buffer_dest_V_U                                    |network_sig_buffer_user_V                         |    26|
|218   |      network_sig_buffer_user_V_ram_U                      |network_sig_buffer_user_V_ram_7                   |    26|
|219   |    sig_buffer_id_V_U                                      |network_sig_buffer_user_V_0                       |    10|
|220   |      network_sig_buffer_user_V_ram_U                      |network_sig_buffer_user_V_ram_6                   |    10|
|221   |    sig_buffer_keep_V_U                                    |network_sig_buffer_keep_V                         |     3|
|222   |      network_sig_buffer_keep_V_ram_U                      |network_sig_buffer_keep_V_ram_5                   |     3|
|223   |    sig_buffer_last_V_U                                    |network_sig_buffer_user_V_1                       |    12|
|224   |      network_sig_buffer_user_V_ram_U                      |network_sig_buffer_user_V_ram_4                   |    12|
|225   |    sig_buffer_strb_V_U                                    |network_sig_buffer_keep_V_2                       |     3|
|226   |      network_sig_buffer_keep_V_ram_U                      |network_sig_buffer_keep_V_ram                     |     3|
|227   |    sig_buffer_user_V_U                                    |network_sig_buffer_user_V_3                       |    10|
|228   |      network_sig_buffer_user_V_ram_U                      |network_sig_buffer_user_V_ram                     |    10|
+------+-----------------------------------------------------------+--------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:13 ; elapsed = 00:02:54 . Memory (MB): peak = 2334.688 ; gain = 689.578 ; free physical = 640 ; free virtual = 6647
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 252 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:09 ; elapsed = 00:02:53 . Memory (MB): peak = 2334.688 ; gain = 500.125 ; free physical = 3982 ; free virtual = 9989
Synthesis Optimization Complete : Time (s): cpu = 00:02:14 ; elapsed = 00:02:58 . Memory (MB): peak = 2334.688 ; gain = 689.578 ; free physical = 3987 ; free virtual = 9990
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3175 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2346.773 ; gain = 0.000 ; free physical = 3912 ; free virtual = 9914
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 4 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
896 Infos, 314 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:22 ; elapsed = 00:03:06 . Memory (MB): peak = 2346.773 ; gain = 925.168 ; free physical = 4179 ; free virtual = 10181
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2346.773 ; gain = 0.000 ; free physical = 4184 ; free virtual = 10187
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_network_0_0_synth_1/design_1_network_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_network_0_0, cache-ID = fa1c3aeb9e6a0805
INFO: [Coretcl 2-1174] Renamed 227 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2370.785 ; gain = 0.000 ; free physical = 4152 ; free virtual = 10186
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_network_0_0_synth_1/design_1_network_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_network_0_0_utilization_synth.rpt -pb design_1_network_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 27 12:33:08 2019...
