#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b4d8a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b4da30 .scope module, "tb" "tb" 3 27;
 .timescale -12 -12;
L_0x1b43eb0 .functor NOT 1, L_0x1b85970, C4<0>, C4<0>, C4<0>;
L_0x1b44770 .functor XOR 32, L_0x1b85600, L_0x1b856a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1b85860 .functor XOR 32, L_0x1b44770, L_0x1b85790, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1b73ac0_0 .net *"_ivl_10", 31 0, L_0x1b85790;  1 drivers
v0x1b73bc0_0 .net *"_ivl_12", 31 0, L_0x1b85860;  1 drivers
v0x1b73ca0_0 .net *"_ivl_2", 31 0, L_0x1b85560;  1 drivers
v0x1b73d60_0 .net *"_ivl_4", 31 0, L_0x1b85600;  1 drivers
v0x1b73e40_0 .net *"_ivl_6", 31 0, L_0x1b856a0;  1 drivers
v0x1b73f70_0 .net *"_ivl_8", 31 0, L_0x1b44770;  1 drivers
v0x1b74050_0 .var "clk", 0 0;
v0x1b740f0_0 .net "in", 7 0, v0x1b72dd0_0;  1 drivers
v0x1b74190_0 .net "out_dut", 31 0, L_0x1b853f0;  1 drivers
v0x1b74250_0 .net "out_ref", 31 0, L_0x1b74c10;  1 drivers
v0x1b742f0_0 .var/2u "stats1", 159 0;
v0x1b743b0_0 .var/2u "strobe", 0 0;
v0x1b74470_0 .net "tb_match", 0 0, L_0x1b85970;  1 drivers
v0x1b74530_0 .net "tb_mismatch", 0 0, L_0x1b43eb0;  1 drivers
L_0x1b85560 .concat [ 32 0 0 0], L_0x1b74c10;
L_0x1b85600 .concat [ 32 0 0 0], L_0x1b74c10;
L_0x1b856a0 .concat [ 32 0 0 0], L_0x1b853f0;
L_0x1b85790 .concat [ 32 0 0 0], L_0x1b74c10;
L_0x1b85970 .cmp/eeq 32, L_0x1b85560, L_0x1b85860;
S_0x1b4dbc0 .scope module, "good1" "reference_module" 3 66, 3 4 0, S_0x1b4da30;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 32 "out";
v0x1b44120_0 .net *"_ivl_1", 0 0, L_0x1b74670;  1 drivers
v0x1b441c0_0 .net *"_ivl_2", 23 0, L_0x1b747d0;  1 drivers
v0x1b72880_0 .net "in", 7 0, v0x1b72dd0_0;  alias, 1 drivers
v0x1b72940_0 .net "out", 31 0, L_0x1b74c10;  alias, 1 drivers
L_0x1b74670 .part v0x1b72dd0_0, 7, 1;
LS_0x1b747d0_0_0 .concat [ 1 1 1 1], L_0x1b74670, L_0x1b74670, L_0x1b74670, L_0x1b74670;
LS_0x1b747d0_0_4 .concat [ 1 1 1 1], L_0x1b74670, L_0x1b74670, L_0x1b74670, L_0x1b74670;
LS_0x1b747d0_0_8 .concat [ 1 1 1 1], L_0x1b74670, L_0x1b74670, L_0x1b74670, L_0x1b74670;
LS_0x1b747d0_0_12 .concat [ 1 1 1 1], L_0x1b74670, L_0x1b74670, L_0x1b74670, L_0x1b74670;
LS_0x1b747d0_0_16 .concat [ 1 1 1 1], L_0x1b74670, L_0x1b74670, L_0x1b74670, L_0x1b74670;
LS_0x1b747d0_0_20 .concat [ 1 1 1 1], L_0x1b74670, L_0x1b74670, L_0x1b74670, L_0x1b74670;
LS_0x1b747d0_1_0 .concat [ 4 4 4 4], LS_0x1b747d0_0_0, LS_0x1b747d0_0_4, LS_0x1b747d0_0_8, LS_0x1b747d0_0_12;
LS_0x1b747d0_1_4 .concat [ 4 4 0 0], LS_0x1b747d0_0_16, LS_0x1b747d0_0_20;
L_0x1b747d0 .concat [ 16 8 0 0], LS_0x1b747d0_1_0, LS_0x1b747d0_1_4;
L_0x1b74c10 .concat [ 8 24 0 0], v0x1b72dd0_0, L_0x1b747d0;
S_0x1b72a80 .scope module, "stim1" "stimulus_gen" 3 62, 3 14 0, S_0x1b4da30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "in";
v0x1b72cf0_0 .net "clk", 0 0, v0x1b74050_0;  1 drivers
v0x1b72dd0_0 .var "in", 7 0;
E_0x1b4d260/0 .event negedge, v0x1b72cf0_0;
E_0x1b4d260/1 .event posedge, v0x1b72cf0_0;
E_0x1b4d260 .event/or E_0x1b4d260/0, E_0x1b4d260/1;
S_0x1b72ed0 .scope module, "top_module1" "top_module" 3 70, 4 1 0, S_0x1b4da30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 32 "out";
L_0x1b4f810 .functor OR 192, L_0x1b74cb0, L_0x1b85160, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x1b73100_0 .net *"_ivl_0", 191 0, L_0x1b74cb0;  1 drivers
v0x1b731e0_0 .net *"_ivl_10", 191 0, L_0x1b4f810;  1 drivers
L_0x7f9e544ef018 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1b732c0_0 .net/2u *"_ivl_2", 23 0, L_0x7f9e544ef018;  1 drivers
v0x1b73380_0 .net *"_ivl_4", 31 0, L_0x1b85040;  1 drivers
v0x1b73460_0 .net *"_ivl_6", 191 0, L_0x1b85160;  1 drivers
L_0x7f9e544ef060 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1b73590_0 .net *"_ivl_9", 159 0, L_0x7f9e544ef060;  1 drivers
v0x1b73670_0 .net "in", 7 0, v0x1b72dd0_0;  alias, 1 drivers
v0x1b73780_0 .net "out", 31 0, L_0x1b853f0;  alias, 1 drivers
LS_0x1b74cb0_0_0 .concat [ 8 8 8 8], v0x1b72dd0_0, v0x1b72dd0_0, v0x1b72dd0_0, v0x1b72dd0_0;
LS_0x1b74cb0_0_4 .concat [ 8 8 8 8], v0x1b72dd0_0, v0x1b72dd0_0, v0x1b72dd0_0, v0x1b72dd0_0;
LS_0x1b74cb0_0_8 .concat [ 8 8 8 8], v0x1b72dd0_0, v0x1b72dd0_0, v0x1b72dd0_0, v0x1b72dd0_0;
LS_0x1b74cb0_0_12 .concat [ 8 8 8 8], v0x1b72dd0_0, v0x1b72dd0_0, v0x1b72dd0_0, v0x1b72dd0_0;
LS_0x1b74cb0_0_16 .concat [ 8 8 8 8], v0x1b72dd0_0, v0x1b72dd0_0, v0x1b72dd0_0, v0x1b72dd0_0;
LS_0x1b74cb0_0_20 .concat [ 8 8 8 8], v0x1b72dd0_0, v0x1b72dd0_0, v0x1b72dd0_0, v0x1b72dd0_0;
LS_0x1b74cb0_1_0 .concat [ 32 32 32 32], LS_0x1b74cb0_0_0, LS_0x1b74cb0_0_4, LS_0x1b74cb0_0_8, LS_0x1b74cb0_0_12;
LS_0x1b74cb0_1_4 .concat [ 32 32 0 0], LS_0x1b74cb0_0_16, LS_0x1b74cb0_0_20;
L_0x1b74cb0 .concat [ 128 64 0 0], LS_0x1b74cb0_1_0, LS_0x1b74cb0_1_4;
L_0x1b85040 .concat [ 24 8 0 0], L_0x7f9e544ef018, v0x1b72dd0_0;
L_0x1b85160 .concat [ 32 160 0 0], L_0x1b85040, L_0x7f9e544ef060;
L_0x1b853f0 .part L_0x1b4f810, 0, 32;
S_0x1b738c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 76, 3 76 0, S_0x1b4da30;
 .timescale -12 -12;
E_0x1b4ced0 .event anyedge, v0x1b743b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b743b0_0;
    %nor/r;
    %assign/vec4 v0x1b743b0_0, 0;
    %wait E_0x1b4ced0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b72a80;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b4d260;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0x1b72dd0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 22 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1b4da30;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b74050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b743b0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1b4da30;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b74050_0;
    %inv;
    %store/vec4 v0x1b74050_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1b4da30;
T_4 ;
    %vpi_call/w 3 54 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 55 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b72cf0_0, v0x1b74530_0, v0x1b740f0_0, v0x1b74250_0, v0x1b74190_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1b4da30;
T_5 ;
    %load/vec4 v0x1b742f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1b742f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b742f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 85 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 86 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1b742f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b742f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 88 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 89 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b742f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b742f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 90 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1b4da30;
T_6 ;
    %wait E_0x1b4d260;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b742f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b742f0_0, 4, 32;
    %load/vec4 v0x1b74470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1b742f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 101 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b742f0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b742f0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b742f0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1b74250_0;
    %load/vec4 v0x1b74250_0;
    %load/vec4 v0x1b74190_0;
    %xor;
    %load/vec4 v0x1b74250_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1b742f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 105 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b742f0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1b742f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b742f0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/vector4/vector4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can1_depth0/machine/vector4/iter0/response0/top_module.sv";
