{"vcs1":{"timestamp_begin":1680986709.132007236, "rt":0.35, "ut":0.16, "st":0.09}}
{"vcselab":{"timestamp_begin":1680986709.553253261, "rt":0.42, "ut":0.24, "st":0.10}}
{"link":{"timestamp_begin":1680986710.025653673, "rt":0.21, "ut":0.08, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680986708.772334898}
{"VCS_COMP_START_TIME": 1680986708.772334898}
{"VCS_COMP_END_TIME": 1680986710.307718998}
{"VCS_USER_OPTIONS": "+lint=all -sverilog datapath.sv FSM.sv IO.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 337056}}
{"stitch_vcselab": {"peak_mem": 222608}}
