# Sun Jan 14 01:06:42 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:33:02
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 147MB)

@N: MO111 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":61:11:61:11|Tristate driver un1_R_5_tri31 (in view: work.gpio(arch)) on net un1_R_5_tri31 (in view: work.gpio(arch)) has its enable tied to GND.
@N: MO111 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":61:11:61:11|Tristate driver un1_R_5_tri30 (in view: work.gpio(arch)) on net un1_R_5_tri30 (in view: work.gpio(arch)) has its enable tied to GND.
@N: MO111 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":61:11:61:11|Tristate driver un1_R_5_tri29 (in view: work.gpio(arch)) on net un1_R_5_tri29 (in view: work.gpio(arch)) has its enable tied to GND.
@N: MO111 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":61:11:61:11|Tristate driver un1_R_5_tri28 (in view: work.gpio(arch)) on net un1_R_5_tri28 (in view: work.gpio(arch)) has its enable tied to GND.
@N: MO111 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":61:11:61:11|Tristate driver un1_R_5_tri27 (in view: work.gpio(arch)) on net un1_R_5_tri27 (in view: work.gpio(arch)) has its enable tied to GND.
@N: MO111 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":61:11:61:11|Tristate driver un1_R_5_tri26 (in view: work.gpio(arch)) on net un1_R_5_tri26 (in view: work.gpio(arch)) has its enable tied to GND.
@N: MO111 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":61:11:61:11|Tristate driver un1_R_5_tri25 (in view: work.gpio(arch)) on net un1_R_5_tri25 (in view: work.gpio(arch)) has its enable tied to GND.
@N: MO111 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":61:11:61:11|Tristate driver un1_R_5_tri24 (in view: work.gpio(arch)) on net un1_R_5_tri24 (in view: work.gpio(arch)) has its enable tied to GND.
@N: MO111 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":61:11:61:11|Tristate driver un1_R_5_tri23 (in view: work.gpio(arch)) on net un1_R_5_tri23 (in view: work.gpio(arch)) has its enable tied to GND.
@N: MO111 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":61:11:61:11|Tristate driver un1_R_5_tri22 (in view: work.gpio(arch)) on net un1_R_5_tri22 (in view: work.gpio(arch)) has its enable tied to GND.
@W: BN114 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\clkgen.vhd":66:1:66:7|Removing instance clkgen.G_pll_325\.DCS_325 (in view: work.arduino(x)) of black box view:work.DCS(syn_black_box) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\idecode_mi32.vhd":156:1:156:4|ROM mem_write_1 (in view: work.idecode_mi32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\idecode_mi32.vhd":156:1:156:4|ROM branch_cycle_1 (in view: work.idecode_mi32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\idecode_mi32.vhd":156:1:156:4|ROM mem_write_1 (in view: work.idecode_mi32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\idecode_mi32.vhd":156:1:156:4|Found ROM .delname. (in view: work.idecode_mi32(behavioral)) with 36 words by 1 bit.
@W: FA239 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\idecode_mi32.vhd":156:1:156:4|ROM branch_cycle_1 (in view: work.idecode_mi32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\idecode_mi32.vhd":156:1:156:4|Found ROM .delname. (in view: work.idecode_mi32(behavioral)) with 36 words by 1 bit.
@N: FX493 |Applying initial value "111111111" on instance f32c_soc_glue.G_sio\.0\.sio_instance.tx_ser[8:0].
@N: FX493 |Applying initial value "0000010111010011" on instance f32c_soc_glue.G_sio\.0\.sio_instance.R_baudrate[15:0].
@N: FX493 |Applying initial value "0110010001100111011000000" on instance f32c_soc_glue.G_sio\.0\.sio_instance.rx_break_tickcnt[24:0].

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 148MB)

@W: FX107 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|RAM f32c_soc_glue.bram.bram_3_1[7:0] (in view: work.arduino(x)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Found startup values on RAM instance f32c_soc_glue.bram.bram_3_1[7:0] (in view: work.arduino(x)).
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_00 = 256'h00000020000041201001070A3060010063004010080020441200401000A002682004220463300000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_01 = 256'h00201002000002104000020000002116603064120422004012040210440204012140010700104010.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_02 = 256'h07000002231001310000000010020104001042010423800238140420442204000040A00201302000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_03 = 256'h00000000000000000000000000000000000000000041B060330400A0608002680000100000105401.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_04 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_05 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_06 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_07 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_08 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_09 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_0A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_0B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_0C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_0D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_0E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_0F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_10 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_11 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_12 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_13 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_14 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_15 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_16 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_17 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_18 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_19 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_1A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_1B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_1C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_1D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_1E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_1F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_20 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_21 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_22 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_23 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_24 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_25 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_26 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_27 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_28 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_29 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_2A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_2B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_2C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_2D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_2E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_2F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_30 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_31 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_32 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_33 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_34 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_35 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_36 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_37 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_38 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_39 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_3A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_3B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_3C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_3D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_3E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_1.INITVAL_3F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_00 = 256'h1008008080008440800300008110010660008030000440884510805000000800500844098CC00000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_01 = 256'h00A0400A08000840900002083020441881C1900F088400807809044108840803D010040200410000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_02 = 256'h0200802A510003300008010070060309007086031E61000210000040884408000090000200006080.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_03 = 256'h00000000000000000000000000000000008000300084C080CC090010200002600000000100008005.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_04 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_05 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_06 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_07 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_08 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_09 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_0A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_0B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_0C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_0D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_0E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_0F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_10 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_11 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_12 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_13 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_14 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_15 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_16 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_17 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_18 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_19 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_1A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_1B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_1C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_1D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_1E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_1F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_20 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_21 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_22 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_23 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_24 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_25 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_26 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_27 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_28 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_29 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_2A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_2B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_2C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_2D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_2E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_2F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_30 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_31 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_32 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_33 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_34 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_35 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_36 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_37 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_38 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_39 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_3A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_3B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_3C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_3D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_3E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Initial value bram_3_1_0_0.INITVAL_3F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX702 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":126:11:126:16|Found startup values on RAM instance f32c_soc_glue.bram.bram_3_1[7:0]
@W: FX107 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|RAM f32c_soc_glue.bram.bram_2_1[7:0] (in view: work.arduino(x)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Found startup values on RAM instance f32c_soc_glue.bram.bram_2_1[7:0] (in view: work.arduino(x)).
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_00 = 256'h0000012000002880C002120081000204640000240006000066002020E0001D404002000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_01 = 256'h080A6004001C8A6140400400A0004408000008820AC6810829100841000000023000040400410090.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_02 = 256'h1800019CEA00021020600C000000000008000002020F0018A0000000000000000180C004C8604C04.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_03 = 256'h00000000000000000000000000000000000000A60084400C00080BC1C8001441810040000040800E.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_04 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_05 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_06 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_07 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_08 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_09 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_0A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_0B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_0C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_0D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_0E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_0F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_10 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_11 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_12 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_13 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_14 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_15 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_16 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_17 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_18 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_19 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_1A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_1B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_1C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_1D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_1E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_1F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_20 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_21 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_22 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_23 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_24 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_25 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_26 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_27 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_28 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_29 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_2A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_2B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_2C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_2D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_2E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_2F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_30 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_31 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_32 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_33 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_34 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_35 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_36 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_37 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_38 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_39 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_3A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_3B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_3C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_3D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_3E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_1.INITVAL_3F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_00 = 256'h0000012C00012F9028001284408000132920800C0401706A03012001263000E53010FE1B8BA00000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_01 = 256'h00035000000449E0A0200000500020004450920413A39092090802004E030A409080000520004080.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_02 = 256'h1FC00060FE1A009106000000A012080400C1F60012E8F000ED0A42C174980E0000C02000E0400000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_03 = 256'h000000000000000000000000000000000000005000400048540408F0A6F001A95088600A05005A00.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_04 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_05 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_06 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_07 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_08 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_09 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_0A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_0B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_0C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_0D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_0E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_0F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_10 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_11 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_12 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_13 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_14 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_15 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_16 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_17 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_18 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_19 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_1A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_1B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_1C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_1D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_1E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_1F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_20 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_21 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_22 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_23 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_24 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_25 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_26 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_27 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_28 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_29 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_2A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_2B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_2C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_2D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_2E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_2F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_30 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_31 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_32 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_33 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_34 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_35 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_36 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_37 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_38 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_39 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_3A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_3B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_3C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_3D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_3E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Initial value bram_2_1_0_0.INITVAL_3F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX702 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":125:11:125:16|Found startup values on RAM instance f32c_soc_glue.bram.bram_2_1[7:0]
@W: FX107 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|RAM f32c_soc_glue.bram.bram_1_1[7:0] (in view: work.arduino(x)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Found startup values on RAM instance f32c_soc_glue.bram.bram_1_1[7:0] (in view: work.arduino(x)).
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_00 = 256'h000000040103E0F01E0F01EF0000000800C0040C080001E0F601E00082F01E0F0180000002302640.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_01 = 256'h060C001E1006200000200020E01EFF010E11E0001E0011E2001E0F00000F008001E00F01E1F018F1.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_02 = 256'h01E0003EF01E0F01E230040000001000020000000000F01E0F1E4400000000413000001E8F01E404.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_03 = 256'h00000000000000000000000000000000000000E01FEF011C1F0002000EF01E0FC044F20C02F1FE0F.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_04 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_05 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_06 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_07 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_08 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_09 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_0A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_0B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_0C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_0D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_0E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_0F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_10 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_11 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_12 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_13 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_14 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_15 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_16 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_17 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_18 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_19 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_1A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_1B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_1C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_1D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_1E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_1F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_20 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_21 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_22 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_23 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_24 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_25 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_26 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_27 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_28 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_29 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_2A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_2B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_2C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_2D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_2E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_2F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_30 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_31 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_32 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_33 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_34 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_35 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_36 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_37 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_38 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_39 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_3A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_3B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_3C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_3D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_3E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_1.INITVAL_3F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_00 = 256'h000000040801E0F0160F016F0000001000C00008100001E0FC01E00114B01E0BA100000100300000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_01 = 256'h0008001E00100000008000008010FF00080000001E0001E0001E0F00000F012001600F0160F010F0.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_02 = 256'h0160011EF0160F017400000000000000080000000000B01E0B1FC800000000080000001F0F01F000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_03 = 256'h000000000000000000000000000000000000008011EF00100000000000B01E0B001EF01C0AF1F60F.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_04 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_05 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_06 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_07 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_08 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_09 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_0A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_0B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_0C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_0D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_0E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_0F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_10 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_11 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_12 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_13 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_14 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_15 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_16 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_17 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_18 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_19 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_1A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_1B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_1C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_1D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_1E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_1F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_20 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_21 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_22 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_23 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_24 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_25 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_26 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_27 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_28 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_29 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_2A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_2B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_2C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_2D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_2E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_2F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_30 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_31 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_32 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_33 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_34 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_35 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_36 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_37 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_38 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_39 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_3A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_3B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_3C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_3D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_3E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Initial value bram_1_1_0_0.INITVAL_3F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX702 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":124:11:124:16|Found startup values on RAM instance f32c_soc_glue.bram.bram_1_1[7:0]
@W: FX107 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|RAM f32c_soc_glue.bram.bram_0_1[7:0] (in view: work.arduino(x)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Found startup values on RAM instance f32c_soc_glue.bram.bram_0_1[7:0] (in view: work.arduino(x)).
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_00 = 256'h020800002205E0F0200E0001F0040005EFC1E402000101FEF301E00040001E000040500003604420.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_01 = 256'h04020014210440000E2000412004FF00020000001E202184041CAD00C01F1E0000020F0002D044C2.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_02 = 256'h0000905EFF000F00002905203004210182300000122F001E0002008112BA12422002001249012412.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_03 = 256'h000000000000000000000000000000000090002005EF000400018201E4001E002058C20160D1E00F.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_04 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_05 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_06 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_07 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_08 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_09 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_0A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_0B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_0C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_0D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_0E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_0F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_10 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_11 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_12 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_13 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_14 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_15 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_16 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_17 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_18 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_19 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_1A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_1B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_1C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_1D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_1E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_1F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_20 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_21 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_22 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_23 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_24 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_25 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_26 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_27 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_28 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_29 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_2A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_2B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_2C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_2D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_2E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_2F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_30 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_31 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_32 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_33 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_34 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_35 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_36 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_37 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_38 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_39 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_3A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_3B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_3C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_3D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_3E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_1.INITVAL_3F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_00 = 256'h1A0C00A6D103E561000C022001FA0315EF31E224000B21FE321BE040A6001A81D03A33020ED02210.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_01 = 256'h024A60041D022650B010102D1102CE00040008D312A1512A3101603024FF1E05401A0D08218002A1.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_02 = 256'h0820502EFF000D10201502A0501A1F08C1D09E07022F00141100401002100021103A000B471122D1.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_03 = 256'h0000000000000000000000000000000000501018038E000800032101E2001A215024B107C001E00D.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_04 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_05 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_06 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_07 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_08 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_09 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_0A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_0B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_0C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_0D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_0E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_0F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_10 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_11 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_12 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_13 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_14 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_15 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_16 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_17 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_18 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_19 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_1A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_1B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_1C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_1D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_1E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_1F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_20 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_21 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_22 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_23 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_24 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_25 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_26 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_27 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_28 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_29 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_2A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_2B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_2C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_2D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_2E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_2F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_30 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_31 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_32 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_33 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_34 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_35 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_36 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_37 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_38 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_39 = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_3A = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_3B = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_3C = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_3D = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_3E = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Initial value bram_0_1_0_0.INITVAL_3F = 256'h00000000000000000000000000000000000000000000000000000000000000000000000000000000.
@N: FX702 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\bram.vhd":123:11:123:16|Found startup values on RAM instance f32c_soc_glue.bram.bram_0_1[7:0]
@W: FX107 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\bptrace.vhd":47:11:47:17|RAM G_bp_scoretable\.bptrace.bptrace[1:0] (in view: work.pipeline(behavioral)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: BN132 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":407:1:407:2|Removing sequential instance f32c_soc_glue.pipeline.IF_ID_PC_next[16:2] because it is equivalent to instance f32c_soc_glue.pipeline.IF_ID_PC[16:2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":407:1:407:2|Removing instance f32c_soc_glue.pipeline.IF_ID_bpredict_index[0] because it is equivalent to instance f32c_soc_glue.pipeline.IF_ID_EPC[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":407:1:407:2|Removing instance f32c_soc_glue.pipeline.IF_ID_bpredict_index[1] because it is equivalent to instance f32c_soc_glue.pipeline.IF_ID_EPC[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":407:1:407:2|Removing instance f32c_soc_glue.pipeline.IF_ID_bpredict_index[2] because it is equivalent to instance f32c_soc_glue.pipeline.IF_ID_EPC[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":407:1:407:2|Removing instance f32c_soc_glue.pipeline.IF_ID_bpredict_index[3] because it is equivalent to instance f32c_soc_glue.pipeline.IF_ID_EPC[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":407:1:407:2|Removing instance f32c_soc_glue.pipeline.IF_ID_bpredict_index[4] because it is equivalent to instance f32c_soc_glue.pipeline.IF_ID_EPC[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":407:1:407:2|Removing instance f32c_soc_glue.pipeline.IF_ID_bpredict_index[5] because it is equivalent to instance f32c_soc_glue.pipeline.IF_ID_EPC[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":407:1:407:2|Removing instance f32c_soc_glue.pipeline.IF_ID_bpredict_index[6] because it is equivalent to instance f32c_soc_glue.pipeline.IF_ID_EPC[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":1449:1:1449:2|Found counter in view:work.pipeline(behavioral) instance R_cop0_count[31:0] 
@W: BN132 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":1006:1:1006:2|Removing sequential instance f32c_soc_glue.pipeline.R_cop0_intr[6] because it is equivalent to instance f32c_soc_glue.pipeline.R_cop0_intr[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO129 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":1006:1:1006:2|Sequential instance f32c_soc_glue.pipeline.R_cop0_intr[2] is reduced to a combinational gate by constant propagation.
@N: MF179 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":961:16:961:40|Found 32 by 32 bit equality operator ('==') EX_equal (in view: work.pipeline(behavioral))
@N: MF179 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":575:22:575:58|Found 5 by 5 bit equality operator ('==') un4_id_reg2_eff_data (in view: work.pipeline(behavioral))
@N: MF179 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":585:33:585:68|Found 5 by 5 bit equality operator ('==') id_load_align_hazard (in view: work.pipeline(behavioral))
@N: MF179 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":586:30:586:65|Found 5 by 5 bit equality operator ('==') un4_id_load_align_hazard (in view: work.pipeline(behavioral))
@N: MF179 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":589:7:589:41|Found 5 by 5 bit equality operator ('==') un3_id_jump_register_hazard (in view: work.pipeline(behavioral))
@N: MF179 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":600:6:600:41|Found 5 by 5 bit equality operator ('==') G_ID_forwarding\.un26_id_running (in view: work.pipeline(behavioral))
@N: MF179 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":1196:5:1196:33|Found 32 by 32 bit equality operator ('==') un8_c_exceptions (in view: work.pipeline(behavioral))
@N: MF179 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":570:22:570:58|Found 5 by 5 bit equality operator ('==') un4_id_reg1_eff_data (in view: work.pipeline(behavioral))
@N: BN362 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":407:1:407:2|Removing sequential instance IF_ID_incomplete_branch (in view: work.pipeline(behavioral)) because it does not drive other instances.
@N: BN362 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":649:1:649:2|Removing sequential instance ID_EX_alt_sel[2] (in view: work.pipeline(behavioral)) because it does not drive other instances.
@N: MO231 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\sio.vhd":140:1:140:2|Found counter in view:work.sio(behavioral) instance tx_tickcnt[3:0] 
@N: BN362 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\timer.vhd":586:6:586:7|Removing sequential instance R_ctrl_ext[11] (in view: work.timer(arch)) because it does not drive other instances.
@N: BN362 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\timer.vhd":586:6:586:7|Removing sequential instance R_ctrl_ext[10] (in view: work.timer(arch)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 156MB peak: 156MB)

@W: BN132 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":649:1:649:2|Removing instance f32c_soc_glue.pipeline.ID_EX_shift_amount[3] because it is equivalent to instance f32c_soc_glue.pipeline.ID_EX_seb_seh_select. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 174MB peak: 175MB)

@N: BN362 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":131:8:131:9|Removing sequential instance f32c_soc_glue.G_gpio\.0\.gpio_inst.each_bit\.0\.R_edge_sync_shift_31[1] (in view: work.arduino(x)) because it does not drive other instances.
@N: BN362 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":131:8:131:9|Removing sequential instance f32c_soc_glue.G_gpio\.0\.gpio_inst.each_bit\.0\.R_edge_sync_shift_31[0] (in view: work.arduino(x)) because it does not drive other instances.
@N: BN362 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":131:8:131:9|Removing sequential instance f32c_soc_glue.G_gpio\.0\.gpio_inst.each_bit\.0\.R_edge_sync_shift_30[1] (in view: work.arduino(x)) because it does not drive other instances.
@N: BN362 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":131:8:131:9|Removing sequential instance f32c_soc_glue.G_gpio\.0\.gpio_inst.each_bit\.0\.R_edge_sync_shift_30[0] (in view: work.arduino(x)) because it does not drive other instances.
@N: BN362 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":131:8:131:9|Removing sequential instance f32c_soc_glue.G_gpio\.0\.gpio_inst.each_bit\.0\.R_edge_sync_shift_29[1] (in view: work.arduino(x)) because it does not drive other instances.
@N: BN362 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\gpio.vhd":131:8:131:9|Removing sequential instance f32c_soc_glue.G_gpio\.0\.gpio_inst.each_bit\.0\.R_edge_sync_shift_29[0] (in view: work.arduino(x)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 169MB peak: 176MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 176MB peak: 209MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 178MB peak: 209MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:23s; Memory used current: 197MB peak: 209MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:23s; Memory used current: 195MB peak: 209MB)


Finished preparing to map (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:24s; Memory used current: 196MB peak: 209MB)


Finished technology mapping (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:26s; Memory used current: 218MB peak: 261MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:26s		    -3.65ns		2392 /      1706
   2		0h:00m:26s		    -3.65ns		2379 /      1706
   3		0h:00m:27s		    -3.16ns		2377 /      1706
   4		0h:00m:27s		    -3.49ns		2379 /      1706
@N: FX271 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":1006:1:1006:2|Replicating instance f32c_soc_glue.pipeline.EX_MEM_logic_cycle (in view: work.arduino(x)) with 81 loads 3 times to improve timing.
@N: FX271 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":1006:1:1006:2|Replicating instance f32c_soc_glue.pipeline.EX_MEM_addsub_data[0] (in view: work.arduino(x)) with 4 loads 1 time to improve timing.
@N: FX271 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":1311:1:1311:2|Replicating instance f32c_soc_glue.pipeline.MEM_WB_mem_cycle (in view: work.arduino(x)) with 65 loads 3 times to improve timing.
@N: FX271 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":649:1:649:2|Replicating instance f32c_soc_glue.pipeline.ID_EX_fwd_ex_reg1 (in view: work.arduino(x)) with 36 loads 2 times to improve timing.
@N: FX271 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":649:1:649:2|Replicating instance f32c_soc_glue.pipeline.ID_EX_fwd_mem_reg1 (in view: work.arduino(x)) with 32 loads 3 times to improve timing.
@N: FX271 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":1006:1:1006:2|Replicating instance f32c_soc_glue.pipeline.EX_MEM_addsub_data[4] (in view: work.arduino(x)) with 108 loads 3 times to improve timing.
@N: FX271 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":1006:1:1006:2|Replicating instance f32c_soc_glue.pipeline.EX_MEM_addsub_data[2] (in view: work.arduino(x)) with 65 loads 2 times to improve timing.
@N: FX271 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":1006:1:1006:2|Replicating instance f32c_soc_glue.pipeline.EX_MEM_addsub_data[5] (in view: work.arduino(x)) with 35 loads 2 times to improve timing.
@N: FX271 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":1006:1:1006:2|Replicating instance f32c_soc_glue.pipeline.EX_MEM_addsub_data[3] (in view: work.arduino(x)) with 111 loads 3 times to improve timing.
Timing driven replication report
Added 22 Registers via timing driven replication
Added 8 LUTs via timing driven replication

   5		0h:00m:29s		    -3.40ns		2387 /      1728
   6		0h:00m:29s		    -2.85ns		2390 /      1728
   7		0h:00m:29s		    -2.98ns		2390 /      1728
   8		0h:00m:29s		    -3.32ns		2390 /      1728
   9		0h:00m:29s		    -2.90ns		2391 /      1728
  10		0h:00m:29s		    -3.24ns		2390 /      1728
@N: FX271 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":1006:1:1006:2|Replicating instance f32c_soc_glue.pipeline.EX_MEM_addsub_data[9] (in view: work.arduino(x)) with 16 loads 1 time to improve timing.
@N: FX271 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":1006:1:1006:2|Replicating instance f32c_soc_glue.pipeline.EX_MEM_logic_cycle_rep1 (in view: work.arduino(x)) with 17 loads 2 times to improve timing.
@N: FX271 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":1006:1:1006:2|Replicating instance f32c_soc_glue.pipeline.EX_MEM_addsub_data[10] (in view: work.arduino(x)) with 15 loads 1 time to improve timing.
@N: FX271 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":649:1:649:2|Replicating instance f32c_soc_glue.pipeline.ID_EX_fwd_ex_reg2 (in view: work.arduino(x)) with 37 loads 3 times to improve timing.
@N: FX271 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":649:1:649:2|Replicating instance f32c_soc_glue.pipeline.ID_EX_fwd_mem_reg2 (in view: work.arduino(x)) with 32 loads 3 times to improve timing.
Added 10 Registers via timing driven replication
Added 8 LUTs via timing driven replication

@N: FX271 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\timer.vhd":339:4:339:5|Replicating instance f32c_soc_glue.G_timer\.timer.R_counter[10] (in view: work.arduino(x)) with 12 loads 1 time to improve timing.
@N: FX271 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\timer.vhd":339:4:339:5|Replicating instance f32c_soc_glue.G_timer\.timer.R_counter[12] (in view: work.arduino(x)) with 12 loads 1 time to improve timing.
@N: FX271 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\timer.vhd":339:4:339:5|Replicating instance f32c_soc_glue.G_timer\.timer.R_counter[11] (in view: work.arduino(x)) with 12 loads 1 time to improve timing.
@N: FX271 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\timer.vhd":339:4:339:5|Replicating instance f32c_soc_glue.G_timer\.timer.R_counter[14] (in view: work.arduino(x)) with 12 loads 1 time to improve timing.
@N: FX271 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\timer.vhd":339:4:339:5|Replicating instance f32c_soc_glue.G_timer\.timer.R_counter[13] (in view: work.arduino(x)) with 12 loads 1 time to improve timing.
@N: FX271 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":649:1:649:2|Replicating instance f32c_soc_glue.pipeline.ID_EX_read_alt (in view: work.arduino(x)) with 13 loads 1 time to improve timing.
@N: FX271 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":649:1:649:2|Replicating instance f32c_soc_glue.pipeline.ID_EX_alt_sel[1] (in view: work.arduino(x)) with 20 loads 1 time to improve timing.
@N: FX271 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\pipeline.vhd":1006:1:1006:2|Replicating instance f32c_soc_glue.pipeline.EX_MEM_take_branch (in view: work.arduino(x)) with 33 loads 3 times to improve timing.
Added 10 Registers via timing driven replication
Added 7 LUTs via timing driven replication

  11		0h:00m:31s		    -2.60ns		2409 /      1748
  12		0h:00m:31s		    -2.40ns		2413 /      1748
  13		0h:00m:31s		    -2.72ns		2415 /      1748
  14		0h:00m:31s		    -2.59ns		2418 /      1748
  15		0h:00m:31s		    -2.93ns		2417 /      1748
  16		0h:00m:31s		    -2.38ns		2419 /      1748
  17		0h:00m:31s		    -2.59ns		2419 /      1748
  18		0h:00m:31s		    -2.93ns		2418 /      1748
  19		0h:00m:32s		    -2.38ns		2418 /      1748

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:32s; Memory used current: 219MB peak: 261MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: FO126 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\reg1w2r.vhd":52:15:52:16|Generating RAM f32c_soc_glue.pipeline.regfile.r2[31:0]
@N: FO126 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\cpu\reg1w2r.vhd":52:11:52:12|Generating RAM f32c_soc_glue.pipeline.regfile.r1[31:0]
@N: FO126 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\timer.vhd":77:14:77:17|Generating RAM f32c_soc_glue.G_timer\.timer.rtmp[0:7]
@N: FO126 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\timer.vhd":77:14:77:17|Generating RAM f32c_soc_glue.G_timer\.timer.rtmp_1[0:3]

Finished restoring hierarchy (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:34s; Memory used current: 220MB peak: 261MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1801 clock pin(s) of sequential element(s)
0 instances converted, 1801 sequential instances remain driven by gated/generated clocks

==================================================================================================================== Gated/Generated Clocks ====================================================================================================================
Clock Tree ID     Driving Element                            Drive Element Type     Fanout     Sample Instance                    Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       clkgen.G_pll_325.PLL.PLL_325.PLLInst_0     EPLLD1                 1801       f32c_soc_glue.R_simple_out[31]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:35s; CPU Time elapsed 0h:00m:34s; Memory used current: 171MB peak: 261MB)

Writing Analyst data base D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\impl1\synwork\arduino_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:37s; CPU Time elapsed 0h:00m:35s; Memory used current: 211MB peak: 261MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: D:\Ivan\Faks\1. Semestar\DigLog\LV6\soc\impl1\arduino_impl1.edi
L-2016.09L
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:37s; CPU Time elapsed 0h:00m:36s; Memory used current: 216MB peak: 261MB)


Start final timing analysis (Real Time elapsed 0h:00m:38s; CPU Time elapsed 0h:00m:36s; Memory used current: 211MB peak: 261MB)

@W: MT246 :"d:\ivan\faks\1. semestar\diglog\lv6\soc\soc\pll_xp2_25m.vhd":84:4:84:12|Blackbox EPLLD1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock pll|CLKOK_inferred_clock with period 9.21ns. Please declare a user-defined clock on object "n:clkgen.G_pll_325\.PLL.CLKOK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Jan 14 01:07:20 2018
#


Top view:               arduino
Requested Frequency:    108.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.166

                             Requested      Estimated      Requested     Estimated                Clock        Clock                
Starting Clock               Frequency      Frequency      Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------------------
pll|CLKOK_inferred_clock     108.6 MHz      86.6 MHz       9.209         11.542        -1.166     inferred     Autoconstr_clkgroup_0
System                       1331.7 MHz     1132.0 MHz     0.751         0.883         -0.133     system       system_clkgroup      
====================================================================================================================================





Clock Relationships
*******************

Clocks                                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------
Starting                  Ending                    |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------
System                    System                    |  0.751       -0.133  |  No paths    -      |  No paths    -       |  No paths    -     
System                    pll|CLKOK_inferred_clock  |  9.209       7.421   |  No paths    -      |  9.209       9.098   |  No paths    -     
pll|CLKOK_inferred_clock  System                    |  9.209       3.710   |  No paths    -      |  No paths    -       |  No paths    -     
pll|CLKOK_inferred_clock  pll|CLKOK_inferred_clock  |  9.209       -0.671  |  No paths    -      |  4.604       -0.758  |  4.605       -1.166
=============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: pll|CLKOK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                             Starting                                                               Arrival           
Instance                                     Reference                    Type       Pin      Net                   Time        Slack 
                                             Clock                                                                                    
--------------------------------------------------------------------------------------------------------------------------------------
f32c_soc_glue.bram.bram_3_1_bram_3_1_0_0     pll|CLKOK_inferred_clock     DP16KB     DOB0     bram_d_to_cpu[24]     4.490       -1.166
f32c_soc_glue.bram.bram_3_1_bram_3_1_0_0     pll|CLKOK_inferred_clock     DP16KB     DOB1     bram_d_to_cpu[25]     4.490       -1.166
f32c_soc_glue.bram.bram_3_1_bram_3_1_0_0     pll|CLKOK_inferred_clock     DP16KB     DOB2     bram_d_to_cpu[26]     4.490       -1.166
f32c_soc_glue.bram.bram_3_1_bram_3_1_0_0     pll|CLKOK_inferred_clock     DP16KB     DOB3     bram_d_to_cpu[27]     4.490       -1.166
f32c_soc_glue.bram.bram_3_1_bram_3_1_0_1     pll|CLKOK_inferred_clock     DP16KB     DOB0     bram_d_to_cpu[28]     4.490       -1.166
f32c_soc_glue.bram.bram_3_1_bram_3_1_0_1     pll|CLKOK_inferred_clock     DP16KB     DOB1     bram_d_to_cpu[29]     4.490       -1.166
f32c_soc_glue.bram.bram_3_1_bram_3_1_0_1     pll|CLKOK_inferred_clock     DP16KB     DOB2     bram_d_to_cpu[30]     4.490       -1.166
f32c_soc_glue.bram.bram_3_1_bram_3_1_0_1     pll|CLKOK_inferred_clock     DP16KB     DOB3     bram_d_to_cpu[31]     4.490       -1.166
f32c_soc_glue.bram.bram_0_1_bram_0_1_0_0     pll|CLKOK_inferred_clock     DP16KB     DOB3     bram_d_to_cpu[3]      4.490       -0.890
f32c_soc_glue.bram.bram_0_1_bram_0_1_0_1     pll|CLKOK_inferred_clock     DP16KB     DOB0     bram_d_to_cpu[4]      4.490       -0.890
======================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                Required           
Instance                                       Reference                    Type        Pin     Net                    Time         Slack 
                                               Clock                                                                                      
------------------------------------------------------------------------------------------------------------------------------------------
f32c_soc_glue.pipeline.MEM_WB_mem_data[24]     pll|CLKOK_inferred_clock     FD1S3AX     D       final_to_cpu_d[24]     3.869        -1.166
f32c_soc_glue.pipeline.MEM_WB_mem_data[25]     pll|CLKOK_inferred_clock     FD1S3AX     D       final_to_cpu_d[25]     3.869        -1.166
f32c_soc_glue.pipeline.MEM_WB_mem_data[26]     pll|CLKOK_inferred_clock     FD1S3AX     D       final_to_cpu_d[26]     3.869        -1.166
f32c_soc_glue.pipeline.MEM_WB_mem_data[27]     pll|CLKOK_inferred_clock     FD1S3AX     D       final_to_cpu_d[27]     3.869        -1.166
f32c_soc_glue.pipeline.MEM_WB_mem_data[28]     pll|CLKOK_inferred_clock     FD1S3AX     D       final_to_cpu_d[28]     3.869        -1.166
f32c_soc_glue.pipeline.MEM_WB_mem_data[29]     pll|CLKOK_inferred_clock     FD1S3AX     D       final_to_cpu_d[29]     3.869        -1.166
f32c_soc_glue.pipeline.MEM_WB_mem_data[30]     pll|CLKOK_inferred_clock     FD1S3AX     D       final_to_cpu_d[30]     3.869        -1.166
f32c_soc_glue.pipeline.MEM_WB_mem_data[31]     pll|CLKOK_inferred_clock     FD1S3AX     D       final_to_cpu_d[31]     3.869        -1.166
f32c_soc_glue.pipeline.MEM_WB_mem_data[3]      pll|CLKOK_inferred_clock     FD1S3AX     D       final_to_cpu_d[3]      4.494        -0.890
f32c_soc_glue.pipeline.MEM_WB_mem_data[4]      pll|CLKOK_inferred_clock     FD1S3AX     D       final_to_cpu_d[4]      4.494        -0.890
==========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.605
    - Setup time:                            0.736
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.869

    - Propagation time:                      5.035
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.166

    Number of logic level(s):                1
    Starting point:                          f32c_soc_glue.bram.bram_3_1_bram_3_1_0_0 / DOB0
    Ending point:                            f32c_soc_glue.pipeline.MEM_WB_mem_data[24] / D
    The start point is clocked by            pll|CLKOK_inferred_clock [falling] on pin CLKB
    The end   point is clocked by            pll|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
f32c_soc_glue.bram.bram_3_1_bram_3_1_0_0           DP16KB       DOB0     Out     4.490     4.490       -         
bram_d_to_cpu[24]                                  Net          -        -       -         -           1         
f32c_soc_glue.pipeline.MEM_WB_mem_data_RNO[24]     ORCALUT4     B        In      0.000     4.490       -         
f32c_soc_glue.pipeline.MEM_WB_mem_data_RNO[24]     ORCALUT4     Z        Out     0.545     5.035       -         
final_to_cpu_d[24]                                 Net          -        -       -         -           1         
f32c_soc_glue.pipeline.MEM_WB_mem_data[24]         FD1S3AX      D        In      0.000     5.035       -         
=================================================================================================================


Path information for path number 2: 
      Requested Period:                      4.605
    - Setup time:                            0.736
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.869

    - Propagation time:                      5.035
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.166

    Number of logic level(s):                1
    Starting point:                          f32c_soc_glue.bram.bram_3_1_bram_3_1_0_0 / DOB1
    Ending point:                            f32c_soc_glue.pipeline.MEM_WB_mem_data[25] / D
    The start point is clocked by            pll|CLKOK_inferred_clock [falling] on pin CLKB
    The end   point is clocked by            pll|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
f32c_soc_glue.bram.bram_3_1_bram_3_1_0_0           DP16KB       DOB1     Out     4.490     4.490       -         
bram_d_to_cpu[25]                                  Net          -        -       -         -           1         
f32c_soc_glue.pipeline.MEM_WB_mem_data_RNO[25]     ORCALUT4     B        In      0.000     4.490       -         
f32c_soc_glue.pipeline.MEM_WB_mem_data_RNO[25]     ORCALUT4     Z        Out     0.545     5.035       -         
final_to_cpu_d[25]                                 Net          -        -       -         -           1         
f32c_soc_glue.pipeline.MEM_WB_mem_data[25]         FD1S3AX      D        In      0.000     5.035       -         
=================================================================================================================


Path information for path number 3: 
      Requested Period:                      4.605
    - Setup time:                            0.736
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.869

    - Propagation time:                      5.035
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.166

    Number of logic level(s):                1
    Starting point:                          f32c_soc_glue.bram.bram_3_1_bram_3_1_0_0 / DOB2
    Ending point:                            f32c_soc_glue.pipeline.MEM_WB_mem_data[26] / D
    The start point is clocked by            pll|CLKOK_inferred_clock [falling] on pin CLKB
    The end   point is clocked by            pll|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
f32c_soc_glue.bram.bram_3_1_bram_3_1_0_0           DP16KB       DOB2     Out     4.490     4.490       -         
bram_d_to_cpu[26]                                  Net          -        -       -         -           1         
f32c_soc_glue.pipeline.MEM_WB_mem_data_RNO[26]     ORCALUT4     B        In      0.000     4.490       -         
f32c_soc_glue.pipeline.MEM_WB_mem_data_RNO[26]     ORCALUT4     Z        Out     0.545     5.035       -         
final_to_cpu_d[26]                                 Net          -        -       -         -           1         
f32c_soc_glue.pipeline.MEM_WB_mem_data[26]         FD1S3AX      D        In      0.000     5.035       -         
=================================================================================================================


Path information for path number 4: 
      Requested Period:                      4.605
    - Setup time:                            0.736
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.869

    - Propagation time:                      5.035
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.166

    Number of logic level(s):                1
    Starting point:                          f32c_soc_glue.bram.bram_3_1_bram_3_1_0_0 / DOB3
    Ending point:                            f32c_soc_glue.pipeline.MEM_WB_mem_data[27] / D
    The start point is clocked by            pll|CLKOK_inferred_clock [falling] on pin CLKB
    The end   point is clocked by            pll|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
f32c_soc_glue.bram.bram_3_1_bram_3_1_0_0           DP16KB       DOB3     Out     4.490     4.490       -         
bram_d_to_cpu[27]                                  Net          -        -       -         -           1         
f32c_soc_glue.pipeline.MEM_WB_mem_data_RNO[27]     ORCALUT4     B        In      0.000     4.490       -         
f32c_soc_glue.pipeline.MEM_WB_mem_data_RNO[27]     ORCALUT4     Z        Out     0.545     5.035       -         
final_to_cpu_d[27]                                 Net          -        -       -         -           1         
f32c_soc_glue.pipeline.MEM_WB_mem_data[27]         FD1S3AX      D        In      0.000     5.035       -         
=================================================================================================================


Path information for path number 5: 
      Requested Period:                      4.605
    - Setup time:                            0.736
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.869

    - Propagation time:                      5.035
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.166

    Number of logic level(s):                1
    Starting point:                          f32c_soc_glue.bram.bram_3_1_bram_3_1_0_1 / DOB0
    Ending point:                            f32c_soc_glue.pipeline.MEM_WB_mem_data[28] / D
    The start point is clocked by            pll|CLKOK_inferred_clock [falling] on pin CLKB
    The end   point is clocked by            pll|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
f32c_soc_glue.bram.bram_3_1_bram_3_1_0_1           DP16KB       DOB0     Out     4.490     4.490       -         
bram_d_to_cpu[28]                                  Net          -        -       -         -           1         
f32c_soc_glue.pipeline.MEM_WB_mem_data_RNO[28]     ORCALUT4     B        In      0.000     4.490       -         
f32c_soc_glue.pipeline.MEM_WB_mem_data_RNO[28]     ORCALUT4     Z        Out     0.545     5.035       -         
final_to_cpu_d[28]                                 Net          -        -       -         -           1         
f32c_soc_glue.pipeline.MEM_WB_mem_data[28]         FD1S3AX      D        In      0.000     5.035       -         
=================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                             Starting                                                Arrival           
Instance                                     Reference     Type           Pin          Net           Time        Slack 
                                             Clock                                                                     
-----------------------------------------------------------------------------------------------------------------------
clkgen.G_pll_325\.PLL.PLL_325\.PLLInst_0     System        EPLLD1         LOCK         pll_lock      0.000       -0.133
clkgen.G_pll_325\.PLL.PLL_325\.PLLInst_0     System        EPLLD1         CLKINTFB     CLKFB_t       0.000       0.751 
tonegen_left.mul64[63:3]                     System        MULT36X36B     P48          mul64[51]     0.000       7.421 
tonegen_right.mul64[63:3]                    System        MULT36X36B     P48          mul64[51]     0.000       7.421 
tonegen_left.mul64[63:3]                     System        MULT36X36B     P29          mul64[32]     0.000       7.928 
tonegen_right.mul64[63:3]                    System        MULT36X36B     P29          mul64[32]     0.000       7.928 
tonegen_right.mul64[63:3]                    System        MULT36X36B     P30          mul64[33]     0.000       7.928 
tonegen_left.mul64[63:3]                     System        MULT36X36B     P30          mul64[33]     0.000       7.928 
tonegen_right.mul64[63:3]                    System        MULT36X36B     P31          mul64[34]     0.000       7.928 
tonegen_left.mul64[63:3]                     System        MULT36X36B     P31          mul64[34]     0.000       7.928 
=======================================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                        Required           
Instance                                     Reference     Type        Pin       Net         Time         Slack 
                                             Clock                                                              
----------------------------------------------------------------------------------------------------------------
clkgen.gsr_inst                              System        GSR         GSR       resl        0.751        -0.133
clkgen.G_pll_325\.PLL.PLL_325\.PLLInst_0     System        EPLLD1      CLKFB     CLKFB_t     0.751        0.751 
tonegen_left.R_tone_incr_new[19]             System        FD1S3JX     PD        fb          8.849        7.421 
tonegen_right.R_tone_incr_new[19]            System        FD1S3JX     PD        fb          8.849        7.421 
tonegen_left.R_tone_incr_new[0]              System        FD1P3IX     D         N_37        8.473        7.928 
tonegen_right.R_tone_incr_new[0]             System        FD1P3IX     D         N_37        8.473        7.928 
tonegen_left.R_tone_incr_new[1]              System        FD1P3IX     D         N_38        8.473        7.928 
tonegen_right.R_tone_incr_new[1]             System        FD1P3IX     D         N_38        8.473        7.928 
tonegen_left.R_tone_incr_new[2]              System        FD1P3IX     D         N_39        8.473        7.928 
tonegen_right.R_tone_incr_new[2]             System        FD1P3IX     D         N_39        8.473        7.928 
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      0.751
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         0.751

    - Propagation time:                      0.883
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.132

    Number of logic level(s):                1
    Starting point:                          clkgen.G_pll_325\.PLL.PLL_325\.PLLInst_0 / LOCK
    Ending point:                            clkgen.gsr_inst / GSR
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
clkgen.G_pll_325\.PLL.PLL_325\.PLLInst_0     EPLLD1       LOCK     Out     0.000     0.000       -         
pll_lock                                     Net          -        -       -         -           1         
clkgen.resl                                  ORCALUT4     A        In      0.000     0.000       -         
clkgen.resl                                  ORCALUT4     Z        Out     0.883     0.883       -         
resl                                         Net          -        -       -         -           1         
clkgen.gsr_inst                              GSR          GSR      In      0.000     0.883       -         
===========================================================================================================


Path information for path number 2: 
      Requested Period:                      0.751
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         0.751

    - Propagation time:                      0.000
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.751

    Number of logic level(s):                0
    Starting point:                          clkgen.G_pll_325\.PLL.PLL_325\.PLLInst_0 / CLKINTFB
    Ending point:                            clkgen.G_pll_325\.PLL.PLL_325\.PLLInst_0 / CLKFB
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                          Pin          Pin               Arrival     No. of    
Name                                         Type       Name         Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
clkgen.G_pll_325\.PLL.PLL_325\.PLLInst_0     EPLLD1     CLKINTFB     Out     0.000     0.000       -         
CLKFB_t                                      Net        -            -       -         -           1         
clkgen.G_pll_325\.PLL.PLL_325\.PLLInst_0     EPLLD1     CLKFB        In      0.000     0.000       -         
=============================================================================================================


Path information for path number 3: 
      Requested Period:                      9.209
    - Setup time:                            0.360
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.849

    - Propagation time:                      1.428
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 7.421

    Number of logic level(s):                2
    Starting point:                          tonegen_left.mul64[63:3] / P48
    Ending point:                            tonegen_left.R_tone_incr_new[19] / PD
    The start point is clocked by            System [rising]
    The end   point is clocked by            pll|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                     Type           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
tonegen_left.mul64[63:3]                 MULT36X36B     P48      Out     0.000     0.000       -         
mul64[51]                                Net            -        -       -         -           1         
tonegen_left.R_tone_incr_new_5_0[19]     ORCALUT4       B        In      0.000     0.000       -         
tonegen_left.R_tone_incr_new_5_0[19]     ORCALUT4       Z        Out     0.883     0.883       -         
N_56                                     Net            -        -       -         -           1         
tonegen_left.R_tone_incr_new_19_.fb      ORCALUT4       A        In      0.000     0.883       -         
tonegen_left.R_tone_incr_new_19_.fb      ORCALUT4       Z        Out     0.545     1.428       -         
fb                                       Net            -        -       -         -           1         
tonegen_left.R_tone_incr_new[19]         FD1S3JX        PD       In      0.000     1.428       -         
=========================================================================================================


Path information for path number 4: 
      Requested Period:                      9.209
    - Setup time:                            0.360
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.849

    - Propagation time:                      1.428
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 7.421

    Number of logic level(s):                2
    Starting point:                          tonegen_right.mul64[63:3] / P48
    Ending point:                            tonegen_right.R_tone_incr_new[19] / PD
    The start point is clocked by            System [rising]
    The end   point is clocked by            pll|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                      Type           Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
tonegen_right.mul64[63:3]                 MULT36X36B     P48      Out     0.000     0.000       -         
mul64[51]                                 Net            -        -       -         -           1         
tonegen_right.R_tone_incr_new_5_0[19]     ORCALUT4       B        In      0.000     0.000       -         
tonegen_right.R_tone_incr_new_5_0[19]     ORCALUT4       Z        Out     0.883     0.883       -         
N_56                                      Net            -        -       -         -           1         
tonegen_right.R_tone_incr_new_19_.fb      ORCALUT4       B        In      0.000     0.883       -         
tonegen_right.R_tone_incr_new_19_.fb      ORCALUT4       Z        Out     0.545     1.428       -         
fb                                        Net            -        -       -         -           1         
tonegen_right.R_tone_incr_new[19]         FD1S3JX        PD       In      0.000     1.428       -         
==========================================================================================================


Path information for path number 5: 
      Requested Period:                      9.209
    - Setup time:                            0.736
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.473

    - Propagation time:                      0.545
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 7.928

    Number of logic level(s):                1
    Starting point:                          tonegen_left.mul64[63:3] / P29
    Ending point:                            tonegen_left.R_tone_incr_new[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pll|CLKOK_inferred_clock [rising] on pin CK

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                    Type           Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
tonegen_left.mul64[63:3]                MULT36X36B     P29      Out     0.000     0.000       -         
mul64[32]                               Net            -        -       -         -           1         
tonegen_left.R_tone_incr_new_5_0[0]     ORCALUT4       B        In      0.000     0.000       -         
tonegen_left.R_tone_incr_new_5_0[0]     ORCALUT4       Z        Out     0.545     0.545       -         
N_37                                    Net            -        -       -         -           1         
tonegen_left.R_tone_incr_new[0]         FD1P3IX        D        In      0.000     0.545       -         
========================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:38s; CPU Time elapsed 0h:00m:37s; Memory used current: 212MB peak: 261MB)


Finished timing report (Real Time elapsed 0h:00m:38s; CPU Time elapsed 0h:00m:37s; Memory used current: 212MB peak: 261MB)

---------------------------------------
Resource Usage Report
Part: lfxp2_5e-5

Register bits: 1748 of 4752 (37%)
PIC Latch:       0
I/O cells:       54
Block Rams : 9 of 9 (100%)

DSP primitives:       3 of 9 (33%)

Details:
BB:             8
CCU2B:          275
DP16KB:         9
DPR16X4B:       35
FD1P3AX:        1138
FD1P3AY:        15
FD1P3IX:        200
FD1S3AX:        299
FD1S3AY:        10
FD1S3IX:        21
FD1S3JX:        25
GSR:            1
IB:             32
IFS1P3DX:       39
INV:            14
MULT36X36B:     3
OB:             14
OFS1P3BX:       1
ORCALUT4:       2474
PFUMX:          176
PUR:            1
VHI:            11
VLO:            18
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:38s; CPU Time elapsed 0h:00m:37s; Memory used current: 47MB peak: 261MB)

Process took 0h:00m:38s realtime, 0h:00m:37s cputime
# Sun Jan 14 01:07:20 2018

###########################################################]
