{"vcs1":{"timestamp_begin":1726981606.188328633, "rt":1.22, "ut":0.29, "st":0.21}}
{"vcselab":{"timestamp_begin":1726981607.490240145, "rt":0.86, "ut":0.27, "st":0.16}}
{"link":{"timestamp_begin":1726981608.433000891, "rt":0.32, "ut":0.11, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726981605.571066060}
{"VCS_COMP_START_TIME": 1726981605.571066060}
{"VCS_COMP_END_TIME": 1726981609.953660669}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329680}}
{"stitch_vcselab": {"peak_mem": 215152}}
