<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<board schema_version="2.0" vendor="digilentinc.com" name="genesys2" display_name="Genesys2" url="www.digilentinc.com/genesys2" preset_file="preset.xml" >
<compatible_board_revisions>
  <revision id="0">H</revision>
</compatible_board_revisions>
<file_version>1.1</file_version>
<description>Genesys2</description>
<components>
  <component name="part0" display_name="Genesys2" type="fpga" part_name="xc7k325tffg900-2" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="www.digilentinc.com/genesys2">
    <interfaces>
      <interface mode="master" name="audio_codec_iic" type="xilinx.com:interface:iic_rtl:1.0" of_component="audio_codec_iic">
        <port_maps>
          <port_map logical_port="SDA_I" physical_port="aud_sda_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="aud_sda_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SDA_O" physical_port="aud_sda_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="aud_sda_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SDA_T" physical_port="aud_sda_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="aud_sda_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCL_I" physical_port="aud_scl_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="aud_scl_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCL_O" physical_port="aud_scl_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="aud_scl_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCL_T" physical_port="aud_scl_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="aud_scl_i"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="ddr3_sdram" type="xilinx.com:interface:ddrx_rtl:1.0" of_component="ddr3_sdram" preset_proc="ddr3_sdram_preset"> 
      </interface>
      <interface mode="master" name="dip_switches_8bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="dip_switches_8bits">
        <port_maps>
          <port_map logical_port="TRI_I" physical_port="dip_switches_8bits_tri_i" dir="in" left="7" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="dip_switches_8bits_tri_i_0"/> 
              <pin_map port_index="1" component_pin="dip_switches_8bits_tri_i_1"/> 
              <pin_map port_index="2" component_pin="dip_switches_8bits_tri_i_2"/> 
              <pin_map port_index="3" component_pin="dip_switches_8bits_tri_i_3"/> 
              <pin_map port_index="4" component_pin="dip_switches_8bits_tri_i_4"/> 
              <pin_map port_index="5" component_pin="dip_switches_8bits_tri_i_5"/> 
              <pin_map port_index="6" component_pin="dip_switches_8bits_tri_i_6"/> 
              <pin_map port_index="7" component_pin="dip_switches_8bits_tri_i_7"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="slave" name="displayport_in" type="xilinx.com:interface:dp_aux_rtl:1.0" of_component="displayport_in">
        <port_maps>
          <port_map logical_port="AUX_TX_CHANNEL_OUT_P" physical_port="dp_rx_out_p" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="dp_rx_out_p"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="AUX_TX_CHANNEL_OUT_N" physical_port="dp_rx_out_n" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="dp_rx_out_n"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="AUX_TX_CHANNEL_IN_P" physical_port="dp_rx_in_p" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="dp_rx_in_p"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="AUX_TX_CHANNEL_IN_N" physical_port="dp_rx_in_n" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="dp_rx_in_n"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="displayport_in_hpd_led" type="xilinx.com:interface:gpio_rtl:1.0" of_component="displayport_in_hpd_led">
        <port_maps>
          <port_map logical_port="TRI_O" physical_port="dp_rx_hpd" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="dp_rx_hpd"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="displayport_out" type="xilinx.com:interface:dp_aux_rtl:1.0" of_component="displayport_out">
        <port_maps>
          <port_map logical_port="AUX_TX_CHANNEL_OUT_P" physical_port="dp_tx_out_p" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="dp_tx_out_p"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="AUX_TX_CHANNEL_OUT_N" physical_port="dp_tx_out_n" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="dp_tx_out_n"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="AUX_TX_CHANNEL_IN_P" physical_port="dp_tx_in_p" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="dp_tx_in_p"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="AUX_TX_CHANNEL_IN_N" physical_port="dp_tx_in_n" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="dp_tx_in_n"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="displayport_out_hpd_led" type="xilinx.com:interface:gpio_rtl:1.0" of_component="displayport_out_hpd_led">
        <port_maps>
          <port_map logical_port="TRI_O" physical_port="dp_tx_hpd" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="dp_tx_hpd"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="dspi" type="xilinx.com:interface:spi_rtl:1.0" of_component="dspi">
        <port_maps>
          <port_map logical_port="IO0_I" physical_port="miso_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="miso_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO0_O" physical_port="miso_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="miso_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO0_T" physical_port="miso_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="miso_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO1_I" physical_port="mosi_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="mosi_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO1_O" physical_port="mosi_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="mosi_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO1_T" physical_port="mosi_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="mosi_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCK_I" physical_port="sclk_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="sclk_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCK_O" physical_port="sclk_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="sclk_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCK_T" physical_port="sclk_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="sclk_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_I" physical_port="ss_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="ss_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_O" physical_port="ss_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="ss_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_T" physical_port="ss_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="ss_i"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="eth_mdio_mdc" type="xilinx.com:interface:mdio_rtl:1.0" of_component="eth_mdio_mdc">
        <port_maps>
          <port_map logical_port="MDIO_I" physical_port="eth_mdio_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_mdio_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="MDIO_O" physical_port="eth_mdio_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_mdio_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="MDIO_T" physical_port="eth_mdio_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_mdio_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="MDC" physical_port="eth_mdc" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_mdc"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="eth_rgmii" type="xilinx.com:interface:rgmii_rtl:1.0" of_component="eth_rgmii">
        <port_maps>
          <port_map logical_port="TD" physical_port="eth_rgmii_td" dir="out" left="3" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_rgmii_td_0"/> 
              <pin_map port_index="1" component_pin="eth_rgmii_td_1"/> 
              <pin_map port_index="2" component_pin="eth_rgmii_td_2"/> 
              <pin_map port_index="3" component_pin="eth_rgmii_td_3"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="RD" physical_port="eth_rgmii_rd" dir="in" left="3" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_rgmii_rd_0"/> 
              <pin_map port_index="1" component_pin="eth_rgmii_rd_1"/> 
              <pin_map port_index="2" component_pin="eth_rgmii_rd_2"/> 
              <pin_map port_index="3" component_pin="eth_rgmii_rd_3"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="RX_CTL" physical_port="eth_rgmii_rx_ctl" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_rgmii_rx_ctl"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="TX_CTL" physical_port="eth_rgmii_tx_ctl" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_rgmii_tx_ctl"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="TXC" physical_port="eth_rgmii_txc" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_rgmii_txc"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="RXC" physical_port="eth_rgmii_rxc" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_rgmii_rxc"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="iic_bus" type="xilinx.com:interface:iic_rtl:1.0" of_component="iic_bus">
        <port_maps>
          <port_map logical_port="SDA_I" physical_port="sda_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="sda_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SDA_O" physical_port="sda_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="sda_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SDA_T" physical_port="sda_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="sda_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCL_I" physical_port="scl_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="scl_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCL_O" physical_port="scl_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="scl_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCL_T" physical_port="scl_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="scl_i"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="led_8bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="led_8bits">
        <port_maps>
          <port_map logical_port="TRI_O" physical_port="led_8bits_tri_o" dir="out" left="7" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="led_8bits_tri_o_0"/> 
              <pin_map port_index="1" component_pin="led_8bits_tri_o_1"/> 
              <pin_map port_index="2" component_pin="led_8bits_tri_o_2"/> 
              <pin_map port_index="3" component_pin="led_8bits_tri_o_3"/> 
              <pin_map port_index="4" component_pin="led_8bits_tri_o_4"/> 
              <pin_map port_index="5" component_pin="led_8bits_tri_o_5"/> 
              <pin_map port_index="6" component_pin="led_8bits_tri_o_6"/> 
              <pin_map port_index="7" component_pin="led_8bits_tri_o_7"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="push_buttons_5bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="push_buttons_5bits">
        <port_maps>
          <port_map logical_port="TRI_I" physical_port="push_buttons_5bits_tri_i" dir="in" left="4" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="push_buttons_5bits_tri_i_0"/> 
              <pin_map port_index="1" component_pin="push_buttons_5bits_tri_i_1"/> 
              <pin_map port_index="2" component_pin="push_buttons_5bits_tri_i_2"/> 
              <pin_map port_index="3" component_pin="push_buttons_5bits_tri_i_3"/> 
              <pin_map port_index="4" component_pin="push_buttons_5bits_tri_i_4"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="qspi_flash" type="xilinx.com:interface:spi_rtl:1.0" of_component="qspi_flash">
        <port_maps>
          <port_map logical_port="IO0_I" physical_port="qspi_db0_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db0_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO0_O" physical_port="qspi_db0_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db0_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO0_T" physical_port="qspi_db0_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db0_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO1_I" physical_port="qspi_db1_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db1_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO1_O" physical_port="qspi_db1_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db1_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO1_T" physical_port="qspi_db1_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db1_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO2_I" physical_port="qspi_db2_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db2_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO2_O" physical_port="qspi_db2_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db2_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO2_T" physical_port="qspi_db2_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db2_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO3_I" physical_port="qspi_db3_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db3_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO3_O" physical_port="qspi_db3_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db3_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO3_T" physical_port="qspi_db3_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db3_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_I" physical_port="qspi_csn_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_csn_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_O" physical_port="qspi_csn_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_csn_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_T" physical_port="qspi_csn_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_csn_i"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="slave" name="reset" type="xilinx.com:signal:reset_rtl:1.0" of_component="reset">
        <port_maps>
          <port_map logical_port="RESET" physical_port="reset" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="reset"/> 
            </pin_maps>
          </port_map>
        </port_maps>
        <parameters>
          <parameter name="rst_polarity" value="0" />
       </parameters>
      </interface>
      <interface mode="master" name="sd_spi_mode" type="xilinx.com:interface:spi_rtl:1.0" of_component="sd_spi_mode">
        <port_maps>
          <port_map logical_port="IO0_I" physical_port="sd_miso_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="sd_miso_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO0_O" physical_port="sd_miso_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="sd_miso_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO0_T" physical_port="sd_miso_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="sd_miso_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO1_I" physical_port="sd_mosi_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="sd_mosi_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO1_O" physical_port="sd_mosi_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="sd_mosi_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO1_T" physical_port="sd_mosi_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="sd_mosi_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCK_I" physical_port="sd_sclk_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="sd_sclk_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCK_O" physical_port="sd_sclk_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="sd_sclk_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCK_T" physical_port="sd_sclk_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="sd_sclk_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_I" physical_port="sd_ss_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="sd_ss_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_O" physical_port="sd_ss_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="sd_ss_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_T" physical_port="sd_ss_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="sd_ss_i"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="usb_otg_master" type="xilinx.com:interface:ulpi_rtl:1.0" of_component="usb_otg_master">
        <port_maps>
          <port_map logical_port="CLK" physical_port="otg_clk_m" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="otg_clk_m"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="RST" physical_port="otg_rst_m" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="otg_rst_m"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="DIR" physical_port="otg_dir_m" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="otg_dir_m"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="NEXT" physical_port="otg_next_m" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="otg_next_m"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="STOP" physical_port="otg_stop_m" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="otg_stop_m"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="DATA_I" physical_port="otg_data_i" dir="in" left="7" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="otg_data_i_0"/> 
              <pin_map port_index="1" component_pin="otg_data_i_1"/> 
              <pin_map port_index="2" component_pin="otg_data_i_2"/> 
              <pin_map port_index="3" component_pin="otg_data_i_3"/> 
              <pin_map port_index="4" component_pin="otg_data_i_4"/> 
              <pin_map port_index="5" component_pin="otg_data_i_5"/> 
              <pin_map port_index="6" component_pin="otg_data_i_6"/> 
              <pin_map port_index="7" component_pin="otg_data_i_7"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="DATA_O" physical_port="otg_data_o" dir="out" left="7" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="otg_data_i_0"/> 
              <pin_map port_index="1" component_pin="otg_data_i_1"/> 
              <pin_map port_index="2" component_pin="otg_data_i_2"/> 
              <pin_map port_index="3" component_pin="otg_data_i_3"/> 
              <pin_map port_index="4" component_pin="otg_data_i_4"/> 
              <pin_map port_index="5" component_pin="otg_data_i_5"/> 
              <pin_map port_index="6" component_pin="otg_data_i_6"/> 
              <pin_map port_index="7" component_pin="otg_data_i_7"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="DATA_T" physical_port="otg_data_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="otg_data_i_0"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="usb_uart" type="xilinx.com:interface:uart_rtl:1.0" of_component="usb_uart">
        <port_maps>
          <port_map logical_port="TxD" physical_port="usb_uart_txd" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="usb_uart_txd"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="RxD" physical_port="usb_uart_rxd" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="usb_uart_rxd"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
    </interfaces>
  </component>
  <component name="audio_codec_iic" display_name="audio_codec_iic" type="chip" sub_type="mux" major_group="miscellaneous"/>
  <component name="ddr3_sdram" display_name="ddr3_sdram" type="chip" sub_type="ddr" major_group="memories"/>
  <component name="dip_switches_8bits" display_name="dip_switches_8bits" type="chip" sub_type="switch" major_group="gpio"/>
  <component name="displayport_in" display_name="displayport_in" type="chip" sub_type="chip" major_group="miscellaneous"/>
  <component name="displayport_in_hpd_led" display_name="displayport_in_hpd_led" type="chip" sub_type="led" major_group="gpio"/>
  <component name="displayport_out" display_name="displayport_out" type="chip" sub_type="chip" major_group="miscellaneous"/>
  <component name="displayport_out_hpd_led" display_name="displayport_out_hpd_led" type="chip" sub_type="led" major_group="gpio"/>
  <component name="dspi" display_name="dspi" type="chip" sub_type="memory_flash_qspi" major_group="memories"/>
  <component name="eth_mdio_mdc" display_name="eth_mdio_mdc" type="chip" sub_type="ethernet" major_group="ethernet"/>
  <component name="eth_rgmii" display_name="eth_rgmii" type="chip" sub_type="ethernet" major_group="ethernet"/>
  <component name="iic_bus" display_name="iic_bus" type="chip" sub_type="mux" major_group="miscellaneous"/>
  <component name="led_8bits" display_name="led_8bits" type="chip" sub_type="led" major_group="gpio"/>
  <component name="push_buttons_5bits" display_name="push_buttons_5bits" type="chip" sub_type="push_button" major_group="gpio"/>
  <component name="qspi_flash" display_name="qspi_flash" type="chip" sub_type="memory_flash_qspi" major_group="memories"/>
  <component name="reset" display_name="reset" type="chip" sub_type="reset" major_group="reset"/>
  <component name="sd_spi_mode" display_name="sd_spi_mode" type="chip" sub_type="memory_flash_qspi" major_group="memories"/>
  <component name="usb_otg_master" display_name="usb_otg_master" type="chip" sub_type="chip" major_group="miscellaneous"/>
  <component name="usb_uart" display_name="usb_uart" type="chip" sub_type="uart" major_group="miscellaneous"/>
</components>
<jtag_chains>
  <jtag_chain name="chain1">
    <position name="0" component="part0"/>
  </jtag_chain>
</jtag_chains>
<connections>
  <connection name="part0_audio_codec_iic" component1="part0" component2="audio_codec_iic">
    <connection_map name="part0_audio_codec_iic_1" c1_st_index="0" c1_end_index="1" c2_st_index="0" c2_end_index="1"/>
  </connection>
  <connection name="part0_dip_switches_8bits" component1="part0" component2="dip_switches_8bits">
    <connection_map name="part0_dip_switches_8bits_1" c1_st_index="4" c1_end_index="11" c2_st_index="0" c2_end_index="7"/>
  </connection>
  <connection name="part0_displayport_in" component1="part0" component2="displayport_in">
    <connection_map name="part0_displayport_in_1" c1_st_index="13" c1_end_index="16" c2_st_index="0" c2_end_index="3"/>
  </connection>
  <connection name="part0_displayport_in_hpd_led" component1="part0" component2="displayport_in_hpd_led">
    <connection_map name="part0_displayport_in_hpd_led_1" c1_st_index="12" c1_end_index="12" c2_st_index="0" c2_end_index="0"/>
  </connection>
  <connection name="part0_displayport_out" component1="part0" component2="displayport_out">
    <connection_map name="part0_displayport_out_1" c1_st_index="18" c1_end_index="21" c2_st_index="0" c2_end_index="3"/>
  </connection>
  <connection name="part0_displayport_out_hpd_led" component1="part0" component2="displayport_out_hpd_led">
    <connection_map name="part0_displayport_out_hpd_led_1" c1_st_index="17" c1_end_index="17" c2_st_index="0" c2_end_index="0"/>
  </connection>
  <connection name="part0_dspi" component1="part0" component2="dspi">
    <connection_map name="part0_dspi_1" c1_st_index="44" c1_end_index="77" c2_st_index="0" c2_end_index="33"/>
  </connection>
  <connection name="part0_eth_mdio_mdc" component1="part0" component2="eth_mdio_mdc">
    <connection_map name="part0_eth_mdio_mdc_1" c1_st_index="22" c1_end_index="23" c2_st_index="0" c2_end_index="1"/>
  </connection>
  <connection name="part0_eth_rgmii" component1="part0" component2="eth_rgmii">
    <connection_map name="part0_eth_rgmii_1" c1_st_index="24" c1_end_index="35" c2_st_index="0" c2_end_index="11"/>
  </connection>
  <connection name="part0_iic_bus" component1="part0" component2="iic_bus">
    <connection_map name="part0_iic_bus_1" c1_st_index="71" c1_end_index="72" c2_st_index="0" c2_end_index="1"/>
  </connection>
  <connection name="part0_led_8bits" component1="part0" component2="led_8bits">
    <connection_map name="part0_led_8bits_1" c1_st_index="36" c1_end_index="43" c2_st_index="0" c2_end_index="7"/>
  </connection>
  <connection name="part0_push_buttons_5bits" component1="part0" component2="push_buttons_5bits">
    <connection_map name="part0_push_buttons_5bits_1" c1_st_index="59" c1_end_index="63" c2_st_index="0" c2_end_index="4"/>
  </connection>
  <connection name="part0_qspi_flash" component1="part0" component2="qspi_flash">
    <connection_map name="part0_qspi_flash_1" c1_st_index="64" c1_end_index="68" c2_st_index="0" c2_end_index="4"/>
  </connection>
  <connection name="part0_reset" component1="part0" component2="reset">
    <connection_map name="part0_reset_1" c1_st_index="69" c1_end_index="69" c2_st_index="0" c2_end_index="0"/>
  </connection>
  <connection name="part0_sd_spi_mode" component1="part0" component2="sd_spi_mode">
    <connection_map name="part0_sd_spi_mode_1" c1_st_index="73" c1_end_index="76" c2_st_index="0" c2_end_index="3"/>
  </connection>
  <connection name="part0_usb_otg_master" component1="part0" component2="usb_otg_master">
    <connection_map name="part0_usb_otg_master_1" c1_st_index="46" c1_end_index="58" c2_st_index="0" c2_end_index="12"/>
  </connection>
  <connection name="part0_usb_uart" component1="part0" component2="usb_uart">
    <connection_map name="part0_usb_uart_1" c1_st_index="78" c1_end_index="79" c2_st_index="0" c2_end_index="1"/>
  </connection>
</connections>
</board>
