$date
	Mon Jul 01 01:45:49 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 7 ! seg [6:0] $end
$var reg 15 " cars [14:0] $end
$scope module uut $end
$var wire 15 # cars [14:0] $end
$var wire 7 $ seg1 [6:0] $end
$var wire 4 % count [3:0] $end
$var reg 7 & seg [6:0] $end
$scope module M1 $end
$var wire 15 ' cars [14:0] $end
$var reg 4 ( count [3:0] $end
$upscope $end
$scope module M2 $end
$var wire 4 ) in [3:0] $end
$var reg 7 * seg [6:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1011011 *
b101 )
b101 (
b1000010100011 '
b1011011 &
b101 %
b1011011 $
b1000010100011 #
b1000010100011 "
b1011011 !
$end
#5
b1010010100001 "
b1010010100001 #
b1010010100001 '
#10
