<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2017.08.24.20:41:37"
 outputDirectory="D:/MTK_2/FPGA_Project/DelayTesterSystem/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CSEBA4U19C8"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="8"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_MAC_PCS_MAC_RX_CLOCK_CONNECTION_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_MAC_PCS_MAC_RX_CLOCK_CONNECTION_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_MAC_PCS_MAC_RX_CLOCK_CONNECTION_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_MAC_PCS_MAC_TX_CLOCK_CONNECTION_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_MAC_PCS_MAC_TX_CLOCK_CONNECTION_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_MAC_PCS_MAC_TX_CLOCK_CONNECTION_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_QSYS_SYSTEM_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_QSYS_SYSTEM_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_QSYS_SYSTEM_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="mac_mac_mdio_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="mac_mac_mdio_connection_mdc"
       direction="output"
       role="mdc"
       width="1" />
   <port
       name="mac_mac_mdio_connection_mdio_in"
       direction="input"
       role="mdio_in"
       width="1" />
   <port
       name="mac_mac_mdio_connection_mdio_out"
       direction="output"
       role="mdio_out"
       width="1" />
   <port
       name="mac_mac_mdio_connection_mdio_oen"
       direction="output"
       role="mdio_oen"
       width="1" />
  </interface>
  <interface name="mac_mac_rgmii_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="mac_mac_rgmii_connection_rgmii_in"
       direction="input"
       role="rgmii_in"
       width="4" />
   <port
       name="mac_mac_rgmii_connection_rgmii_out"
       direction="output"
       role="rgmii_out"
       width="4" />
   <port
       name="mac_mac_rgmii_connection_rx_control"
       direction="input"
       role="rx_control"
       width="1" />
   <port
       name="mac_mac_rgmii_connection_tx_control"
       direction="output"
       role="tx_control"
       width="1" />
  </interface>
  <interface name="mac_pcs_mac_rx_clock_connection" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port
       name="mac_pcs_mac_rx_clock_connection_clk"
       direction="input"
       role="clk"
       width="1" />
  </interface>
  <interface name="mac_pcs_mac_tx_clock_connection" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port
       name="mac_pcs_mac_tx_clock_connection_clk"
       direction="input"
       role="clk"
       width="1" />
  </interface>
  <interface name="qsys_system_clk" kind="clock" start="0">
   <property name="clockRate" value="250000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="qsys_system_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="qsys_system_reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port
       name="qsys_system_reset_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="DelayTesterSystem:1.0:AUTO_DEVICE=5CSEBA4U19C8,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=8,AUTO_GENERATION_ID=1503592887,AUTO_MAC_PCS_MAC_RX_CLOCK_CONNECTION_CLOCK_DOMAIN=-1,AUTO_MAC_PCS_MAC_RX_CLOCK_CONNECTION_CLOCK_RATE=-1,AUTO_MAC_PCS_MAC_RX_CLOCK_CONNECTION_RESET_DOMAIN=-1,AUTO_MAC_PCS_MAC_TX_CLOCK_CONNECTION_CLOCK_DOMAIN=-1,AUTO_MAC_PCS_MAC_TX_CLOCK_CONNECTION_CLOCK_RATE=-1,AUTO_MAC_PCS_MAC_TX_CLOCK_CONNECTION_RESET_DOMAIN=-1,AUTO_QSYS_SYSTEM_CLK_CLOCK_DOMAIN=-1,AUTO_QSYS_SYSTEM_CLK_CLOCK_RATE=-1,AUTO_QSYS_SYSTEM_CLK_RESET_DOMAIN=-1,AUTO_UNIQUE_ID=(altera_jtag_avalon_master:16.1:AUTO_DEVICE=5CSEBA4U19C8,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=8,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:16.1:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:16.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:16.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:16.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:))(altera_eth_tse:16.1:AUTO_DEVICE=5CSEBA4U19C8,AUTO_DEVICE_SPEEDGRADE=8,core_variation=MAC_ONLY,core_version=4097,dev_version=4097,deviceFamily=CYCLONEV,deviceFamilyName=Cyclone V,eg_addr=6,eg_fifo=64,ena_hash=false,enable_alt_reconfig=false,enable_clk_sharing=false,enable_ecc=false,enable_ena=32,enable_gmii_loopback=true,enable_hd_logic=false,enable_lgth_check=true,enable_mac_flow_ctrl=false,enable_mac_vlan=false,enable_magic_detect=false,enable_padding=true,enable_ptp_1step=false,enable_sgmii=false,enable_shift16=true,enable_sup_addr=false,enable_timestamping=false,enable_use_internal_fifo=true,export_pwrdn=false,ext_stat_cnt_ena=true,gbit_only=true,ifGMII=RGMII,ing_addr=6,ing_fifo=64,isUseMAC=true,isUsePCS=false,max_channels=1,mbit_only=true,mdio_clk_div=40,nf_lvds_iopll_num_channels=4,nf_phyip_rcfg_enable=false,phy_identifier=0,phyip_en_synce_support=false,phyip_pll_base_data_rate=1250 Mbps,phyip_pll_type=CMU,phyip_pma_bonding_mode=x1,reduced_control=false,reduced_interface_ena=true,starting_channel_number=0,stat_cnt_ena=true,synchronizer_depth=3,transceiver_type=NONE,tstamp_fp_width=4,useMDIO=true,use_mac_clken=false,use_misc_ports=true(altera_eth_tse_mac:16.1:CORE_VERSION=4097,CRC32CHECK16BIT=0,CRC32DWIDTH=8,CRC32GENDELAY=6,CRC32S1L2_EXTERN=false,CUST_VERSION=0,DEVICE_FAMILY=CYCLONEV,EG_ADDR=6,EG_FIFO=64,ENABLE_ECC=false,ENABLE_ENA=32,ENABLE_EXTENDED_STAT_REG=true,ENABLE_GMII_LOOPBACK=true,ENABLE_HD_LOGIC=false,ENABLE_LGTH_CHECK=true,ENABLE_MAC_FLOW_CTRL=false,ENABLE_MAC_RX_VLAN=false,ENABLE_MAC_TXADDR_SET=true,ENABLE_MAC_TX_VLAN=false,ENABLE_MAGIC_DETECT=false,ENABLE_MDIO=true,ENABLE_PADDING=true,ENABLE_SHIFT16=true,ENABLE_SUP_ADDR=false,ENA_HASH=false,GBIT_ONLY=true,ING_ADDR=6,ING_FIFO=64,INSERT_TA=false,MBIT_ONLY=true,MDIO_CLK_DIV=40,RAM_TYPE=AUTO,REDUCED_CONTROL=false,REDUCED_INTERFACE_ENA=true,RESET_LEVEL=1,STAT_CNT_ENA=true,SYNCHRONIZER_DEPTH=3,USE_SYNC_RESET=true,connect_to_pcs=false,ifGMII=RGMII,use_mac_clken=false,use_misc_ports=true))(clock_source:16.1:clockFrequency=250000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=512,SYMBOLS_PER_BEAT=4,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=1,USE_MEMORY_BLOCKS=1,USE_PACKETS=1,USE_STORE_FORWARD=1)(simple_timer:1.0:WIDTH=32)(avalon:16.1:arbitrationPriority=1,baseAddress=0x1000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x2000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)"
   instancePathKey="DelayTesterSystem"
   kind="DelayTesterSystem"
   version="1.0"
   name="DelayTesterSystem">
  <parameter name="AUTO_GENERATION_ID" value="1503592887" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <parameter name="AUTO_QSYS_SYSTEM_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_QSYS_SYSTEM_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE" value="5CSEBA4U19C8" />
  <parameter name="AUTO_MAC_PCS_MAC_TX_CLOCK_CONNECTION_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_MAC_PCS_MAC_RX_CLOCK_CONNECTION_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_MAC_PCS_MAC_RX_CLOCK_CONNECTION_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_MAC_PCS_MAC_TX_CLOCK_CONNECTION_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_MAC_PCS_MAC_TX_CLOCK_CONNECTION_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_MAC_PCS_MAC_RX_CLOCK_CONNECTION_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_QSYS_SYSTEM_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/DelayTesterSystem.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_JTAG_AMM_Bridge.v"
       type="VERILOG" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_JTAG_AMM_Bridge_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_JTAG_AMM_Bridge_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_JTAG_AMM_Bridge_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_MAC.v"
       type="VERILOG" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_eth_tse_mac.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_clk_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_crc328checker.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_crc328generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_crc32ctl8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_crc32galois8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_gmii_io.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_lb_read_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_lb_wrt_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_hashing.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_host_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_host_control_small.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_mac_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_register_map.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_register_map_small.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_rx_counter_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_shared_mac_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_shared_register_map.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_tx_counter_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_lfsr_10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_loopback_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_altshifttaps.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_fifoless_mac_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_mac_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_fifoless_mac_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_mac_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_magic_detection.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_mdio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_mdio_clk_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_mdio_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_top_mdio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_mii_rx_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_mii_tx_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_dpram_16x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_dpram_8x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_dpram_ecc_16x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_retransmit_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_rgmii_in1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_rgmii_in4.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_nf_rgmii_module.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_rgmii_module.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_rgmii_out1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_rgmii_out4.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_rx_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_rx_min_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_rx_ff_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_rx_ff_length.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_rx_stat_extract.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_timing_adapter32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_timing_adapter8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_timing_adapter_fifo32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_timing_adapter_fifo8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_top_1geth.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_top_fifoless_1geth.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_top_w_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_top_wo_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_top_gen_host.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_tx_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_tx_min_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_tx_ff_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_tx_ff_length.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_tx_ff_read_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_tx_stat_extract.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_eth_tse_std_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_false_path_marker.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_a_fifo_13.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_a_fifo_24.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_a_fifo_34.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_a_fifo_opt_1246.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_gray_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_sdpm_altsyncram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_bin_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ph_calculator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_sdpm_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_dec_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_enc_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_dec_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_enc_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_dec_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_enc_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_dec_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_enc_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_dec_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_enc_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_dec_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_enc_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_dec_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_enc_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_status_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_eth_tse_mac.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/timer_module.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_avalon_st_adapter_001.v"
       type="VERILOG" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_avalon_st_adapter_001_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_avalon_st_adapter_001_timing_adapter_0_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="D:/MTK_2/FPGA_Project/DelayTesterSystem.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/altera/16.1/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/altera/16.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/ethernet/altera_eth_tse/altera_eth_tse_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_mac/altera_eth_tse_mac_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file path="D:/MTK_2/FPGA_Project/rtl/ip/Timer/simple_timer_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/altera/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 0 starting:DelayTesterSystem "DelayTesterSystem"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>14</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>4</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>7</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces JTAG_AMM_Bridge.master and JTAG_AMM_Bridge_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces MAC_control_port_translator.avalon_anti_slave_0 and MAC.control_port</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sc_fifo_0_csr_translator.avalon_anti_slave_0 and sc_fifo_0.csr</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>13</b> modules, <b>46</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>16</b> modules, <b>55</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>17</b> modules, <b>59</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>22</b> modules, <b>69</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>22</b> modules, <b>70</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>25</b> modules, <b>94</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>6</b> modules, <b>18</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>6</b> modules, <b>18</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.046s/0.060s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting timing_adapter: timing_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.005s/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.020s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.timing_adapter_0">Timing: ELA:2/0.010s/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.064s/0.099s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>8</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>9</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="DelayTesterSystem"><![CDATA["<b>DelayTesterSystem</b>" reuses <b>altera_jtag_avalon_master</b> "<b>submodules/DelayTesterSystem_JTAG_AMM_Bridge</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem"><![CDATA["<b>DelayTesterSystem</b>" reuses <b>altera_eth_tse</b> "<b>submodules/DelayTesterSystem_MAC</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem"><![CDATA["<b>DelayTesterSystem</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem"><![CDATA["<b>DelayTesterSystem</b>" reuses <b>simple_timer</b> "<b>submodules/timer_module</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem"><![CDATA["<b>DelayTesterSystem</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/DelayTesterSystem_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem"><![CDATA["<b>DelayTesterSystem</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DelayTesterSystem_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem"><![CDATA["<b>DelayTesterSystem</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DelayTesterSystem_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem"><![CDATA["<b>DelayTesterSystem</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 7 starting:altera_jtag_avalon_master "submodules/DelayTesterSystem_JTAG_AMM_Bridge"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="JTAG_AMM_Bridge"><![CDATA["<b>JTAG_AMM_Bridge</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="JTAG_AMM_Bridge"><![CDATA["<b>JTAG_AMM_Bridge</b>" reuses <b>timing_adapter</b> "<b>submodules/DelayTesterSystem_JTAG_AMM_Bridge_timing_adt</b>"]]></message>
   <message level="Debug" culprit="JTAG_AMM_Bridge"><![CDATA["<b>JTAG_AMM_Bridge</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="JTAG_AMM_Bridge"><![CDATA["<b>JTAG_AMM_Bridge</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="JTAG_AMM_Bridge"><![CDATA["<b>JTAG_AMM_Bridge</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="JTAG_AMM_Bridge"><![CDATA["<b>JTAG_AMM_Bridge</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="JTAG_AMM_Bridge"><![CDATA["<b>JTAG_AMM_Bridge</b>" reuses <b>channel_adapter</b> "<b>submodules/DelayTesterSystem_JTAG_AMM_Bridge_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="JTAG_AMM_Bridge"><![CDATA["<b>JTAG_AMM_Bridge</b>" reuses <b>channel_adapter</b> "<b>submodules/DelayTesterSystem_JTAG_AMM_Bridge_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="JTAG_AMM_Bridge"><![CDATA["<b>JTAG_AMM_Bridge</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="JTAG_AMM_Bridge"><![CDATA["<b>DelayTesterSystem</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>JTAG_AMM_Bridge</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 32 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>JTAG_AMM_Bridge</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 31 starting:timing_adapter "submodules/DelayTesterSystem_JTAG_AMM_Bridge_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>JTAG_AMM_Bridge</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 15 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="sc_fifo_0"><![CDATA["<b>DelayTesterSystem</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>sc_fifo_0</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 29 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>JTAG_AMM_Bridge</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 28 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>JTAG_AMM_Bridge</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 27 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>JTAG_AMM_Bridge</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 26 starting:channel_adapter "submodules/DelayTesterSystem_JTAG_AMM_Bridge_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>JTAG_AMM_Bridge</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 25 starting:channel_adapter "submodules/DelayTesterSystem_JTAG_AMM_Bridge_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>JTAG_AMM_Bridge</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 33 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>DelayTesterSystem</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 15 starting:altera_eth_tse "submodules/DelayTesterSystem_MAC"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="MAC"><![CDATA["<b>MAC</b>" reuses <b>altera_eth_tse_mac</b> "<b>submodules/altera_eth_tse_mac</b>"]]></message>
   <message level="Info" culprit="MAC"><![CDATA["<b>DelayTesterSystem</b>" instantiated <b>altera_eth_tse</b> "<b>MAC</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 23 starting:altera_eth_tse_mac "submodules/altera_eth_tse_mac"</message>
   <message level="Info" culprit="i_tse_mac"><![CDATA["<b>MAC</b>" instantiated <b>altera_eth_tse_mac</b> "<b>i_tse_mac</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 15 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="sc_fifo_0"><![CDATA["<b>DelayTesterSystem</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>sc_fifo_0</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 14 starting:simple_timer "submodules/timer_module"</message>
   <message level="Info" culprit="simple_timer_0"><![CDATA["<b>DelayTesterSystem</b>" instantiated <b>simple_timer</b> "<b>simple_timer_0</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 13 starting:altera_mm_interconnect "submodules/DelayTesterSystem_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>21</b> modules, <b>63</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>21</b> modules, <b>63</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>21</b> modules, <b>63</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>21</b> modules, <b>63</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.028s/0.030s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.023s/0.030s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>23</b> modules, <b>69</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DelayTesterSystem_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DelayTesterSystem_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DelayTesterSystem_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DelayTesterSystem_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DelayTesterSystem_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DelayTesterSystem_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DelayTesterSystem_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DelayTesterSystem_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DelayTesterSystem_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DelayTesterSystem_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DelayTesterSystem_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>DelayTesterSystem</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 22 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="JTAG_AMM_Bridge_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>JTAG_AMM_Bridge_master_translator</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 21 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="MAC_control_port_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>MAC_control_port_translator</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 19 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="JTAG_AMM_Bridge_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>JTAG_AMM_Bridge_master_agent</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 18 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="MAC_control_port_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>MAC_control_port_agent</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 15 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="sc_fifo_0"><![CDATA["<b>DelayTesterSystem</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>sc_fifo_0</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 14 starting:altera_merlin_router "submodules/DelayTesterSystem_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 13 starting:altera_merlin_router "submodules/DelayTesterSystem_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 11 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="JTAG_AMM_Bridge_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>JTAG_AMM_Bridge_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 10 starting:altera_merlin_demultiplexer "submodules/DelayTesterSystem_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 9 starting:altera_merlin_multiplexer "submodules/DelayTesterSystem_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 7 starting:altera_merlin_demultiplexer "submodules/DelayTesterSystem_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 5 starting:altera_merlin_multiplexer "submodules/DelayTesterSystem_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 4 starting:altera_avalon_st_adapter "submodules/DelayTesterSystem_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/DelayTesterSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 0 starting:error_adapter "submodules/DelayTesterSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 32 starting:altera_avalon_st_adapter "submodules/DelayTesterSystem_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/DelayTesterSystem_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>DelayTesterSystem</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 3 starting:error_adapter "submodules/DelayTesterSystem_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 32 starting:altera_avalon_st_adapter "submodules/DelayTesterSystem_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/DelayTesterSystem_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>timing_adapter</b> "<b>submodules/DelayTesterSystem_avalon_st_adapter_001_timing_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>DelayTesterSystem</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 2 starting:error_adapter "submodules/DelayTesterSystem_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 1 starting:timing_adapter "submodules/DelayTesterSystem_avalon_st_adapter_001_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 33 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>DelayTesterSystem</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_jtag_avalon_master:16.1:AUTO_DEVICE=5CSEBA4U19C8,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=8,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:16.1:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:16.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:16.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:16.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)"
   instancePathKey="DelayTesterSystem:.:JTAG_AMM_Bridge"
   kind="altera_jtag_avalon_master"
   version="16.1"
   name="DelayTesterSystem_JTAG_AMM_Bridge">
  <parameter name="FAST_VER" value="0" />
  <parameter name="AUTO_DEVICE" value="5CSEBA4U19C8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <generatedFiles>
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_JTAG_AMM_Bridge.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_JTAG_AMM_Bridge_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_JTAG_AMM_Bridge_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_JTAG_AMM_Bridge_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/altera/16.1/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/altera/16.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/altera/16.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="DelayTesterSystem" as="JTAG_AMM_Bridge" />
  <messages>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 7 starting:altera_jtag_avalon_master "submodules/DelayTesterSystem_JTAG_AMM_Bridge"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="JTAG_AMM_Bridge"><![CDATA["<b>JTAG_AMM_Bridge</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="JTAG_AMM_Bridge"><![CDATA["<b>JTAG_AMM_Bridge</b>" reuses <b>timing_adapter</b> "<b>submodules/DelayTesterSystem_JTAG_AMM_Bridge_timing_adt</b>"]]></message>
   <message level="Debug" culprit="JTAG_AMM_Bridge"><![CDATA["<b>JTAG_AMM_Bridge</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="JTAG_AMM_Bridge"><![CDATA["<b>JTAG_AMM_Bridge</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="JTAG_AMM_Bridge"><![CDATA["<b>JTAG_AMM_Bridge</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="JTAG_AMM_Bridge"><![CDATA["<b>JTAG_AMM_Bridge</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="JTAG_AMM_Bridge"><![CDATA["<b>JTAG_AMM_Bridge</b>" reuses <b>channel_adapter</b> "<b>submodules/DelayTesterSystem_JTAG_AMM_Bridge_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="JTAG_AMM_Bridge"><![CDATA["<b>JTAG_AMM_Bridge</b>" reuses <b>channel_adapter</b> "<b>submodules/DelayTesterSystem_JTAG_AMM_Bridge_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="JTAG_AMM_Bridge"><![CDATA["<b>JTAG_AMM_Bridge</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="JTAG_AMM_Bridge"><![CDATA["<b>DelayTesterSystem</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>JTAG_AMM_Bridge</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 32 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>JTAG_AMM_Bridge</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 31 starting:timing_adapter "submodules/DelayTesterSystem_JTAG_AMM_Bridge_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>JTAG_AMM_Bridge</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 15 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="sc_fifo_0"><![CDATA["<b>DelayTesterSystem</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>sc_fifo_0</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 29 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>JTAG_AMM_Bridge</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 28 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>JTAG_AMM_Bridge</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 27 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>JTAG_AMM_Bridge</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 26 starting:channel_adapter "submodules/DelayTesterSystem_JTAG_AMM_Bridge_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>JTAG_AMM_Bridge</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 25 starting:channel_adapter "submodules/DelayTesterSystem_JTAG_AMM_Bridge_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>JTAG_AMM_Bridge</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 33 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>DelayTesterSystem</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_tse:16.1:AUTO_DEVICE=5CSEBA4U19C8,AUTO_DEVICE_SPEEDGRADE=8,core_variation=MAC_ONLY,core_version=4097,dev_version=4097,deviceFamily=CYCLONEV,deviceFamilyName=Cyclone V,eg_addr=6,eg_fifo=64,ena_hash=false,enable_alt_reconfig=false,enable_clk_sharing=false,enable_ecc=false,enable_ena=32,enable_gmii_loopback=true,enable_hd_logic=false,enable_lgth_check=true,enable_mac_flow_ctrl=false,enable_mac_vlan=false,enable_magic_detect=false,enable_padding=true,enable_ptp_1step=false,enable_sgmii=false,enable_shift16=true,enable_sup_addr=false,enable_timestamping=false,enable_use_internal_fifo=true,export_pwrdn=false,ext_stat_cnt_ena=true,gbit_only=true,ifGMII=RGMII,ing_addr=6,ing_fifo=64,isUseMAC=true,isUsePCS=false,max_channels=1,mbit_only=true,mdio_clk_div=40,nf_lvds_iopll_num_channels=4,nf_phyip_rcfg_enable=false,phy_identifier=0,phyip_en_synce_support=false,phyip_pll_base_data_rate=1250 Mbps,phyip_pll_type=CMU,phyip_pma_bonding_mode=x1,reduced_control=false,reduced_interface_ena=true,starting_channel_number=0,stat_cnt_ena=true,synchronizer_depth=3,transceiver_type=NONE,tstamp_fp_width=4,useMDIO=true,use_mac_clken=false,use_misc_ports=true(altera_eth_tse_mac:16.1:CORE_VERSION=4097,CRC32CHECK16BIT=0,CRC32DWIDTH=8,CRC32GENDELAY=6,CRC32S1L2_EXTERN=false,CUST_VERSION=0,DEVICE_FAMILY=CYCLONEV,EG_ADDR=6,EG_FIFO=64,ENABLE_ECC=false,ENABLE_ENA=32,ENABLE_EXTENDED_STAT_REG=true,ENABLE_GMII_LOOPBACK=true,ENABLE_HD_LOGIC=false,ENABLE_LGTH_CHECK=true,ENABLE_MAC_FLOW_CTRL=false,ENABLE_MAC_RX_VLAN=false,ENABLE_MAC_TXADDR_SET=true,ENABLE_MAC_TX_VLAN=false,ENABLE_MAGIC_DETECT=false,ENABLE_MDIO=true,ENABLE_PADDING=true,ENABLE_SHIFT16=true,ENABLE_SUP_ADDR=false,ENA_HASH=false,GBIT_ONLY=true,ING_ADDR=6,ING_FIFO=64,INSERT_TA=false,MBIT_ONLY=true,MDIO_CLK_DIV=40,RAM_TYPE=AUTO,REDUCED_CONTROL=false,REDUCED_INTERFACE_ENA=true,RESET_LEVEL=1,STAT_CNT_ENA=true,SYNCHRONIZER_DEPTH=3,USE_SYNC_RESET=true,connect_to_pcs=false,ifGMII=RGMII,use_mac_clken=false,use_misc_ports=true)"
   instancePathKey="DelayTesterSystem:.:MAC"
   kind="altera_eth_tse"
   version="16.1"
   name="DelayTesterSystem_MAC">
  <parameter name="enable_clk_sharing" value="false" />
  <parameter name="enable_ptp_1step" value="false" />
  <parameter name="phy_identifier" value="0" />
  <parameter name="mdio_clk_div" value="40" />
  <parameter name="gbit_only" value="true" />
  <parameter name="starting_channel_number" value="0" />
  <parameter name="enable_mac_flow_ctrl" value="false" />
  <parameter name="enable_ecc" value="false" />
  <parameter name="enable_magic_detect" value="false" />
  <parameter name="synchronizer_depth" value="3" />
  <parameter name="use_misc_ports" value="true" />
  <parameter name="enable_hd_logic" value="false" />
  <parameter name="phyip_en_synce_support" value="false" />
  <parameter name="ena_hash" value="false" />
  <parameter name="phyip_pll_base_data_rate" value="1250 Mbps" />
  <parameter name="nf_phyip_rcfg_enable" value="false" />
  <parameter name="reduced_interface_ena" value="true" />
  <parameter name="deviceFamily" value="CYCLONEV" />
  <parameter name="core_version" value="4097" />
  <parameter name="useMDIO" value="true" />
  <parameter name="mbit_only" value="true" />
  <parameter name="enable_use_internal_fifo" value="true" />
  <parameter name="AUTO_DEVICE" value="5CSEBA4U19C8" />
  <parameter name="stat_cnt_ena" value="true" />
  <parameter name="nf_lvds_iopll_num_channels" value="4" />
  <parameter name="core_variation" value="MAC_ONLY" />
  <parameter name="enable_sup_addr" value="false" />
  <parameter name="enable_ena" value="32" />
  <parameter name="phyip_pma_bonding_mode" value="x1" />
  <parameter name="isUseMAC" value="true" />
  <parameter name="ifGMII" value="RGMII" />
  <parameter name="use_mac_clken" value="false" />
  <parameter name="eg_fifo" value="64" />
  <parameter name="max_channels" value="1" />
  <parameter name="phyip_pll_type" value="CMU" />
  <parameter name="ext_stat_cnt_ena" value="true" />
  <parameter name="enable_mac_vlan" value="false" />
  <parameter name="deviceFamilyName" value="Cyclone V" />
  <parameter name="enable_alt_reconfig" value="false" />
  <parameter name="ing_addr" value="6" />
  <parameter name="enable_timestamping" value="false" />
  <parameter name="reduced_control" value="false" />
  <parameter name="export_pwrdn" value="false" />
  <parameter name="enable_sgmii" value="false" />
  <parameter name="eg_addr" value="6" />
  <parameter name="tstamp_fp_width" value="4" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <parameter name="enable_gmii_loopback" value="true" />
  <parameter name="enable_padding" value="true" />
  <parameter name="dev_version" value="4097" />
  <parameter name="transceiver_type" value="NONE" />
  <parameter name="isUsePCS" value="false" />
  <parameter name="enable_lgth_check" value="true" />
  <parameter name="enable_shift16" value="true" />
  <parameter name="ing_fifo" value="64" />
  <generatedFiles>
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_MAC.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_eth_tse_mac.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_clk_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_crc328checker.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_crc328generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_crc32ctl8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_crc32galois8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_gmii_io.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_lb_read_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_lb_wrt_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_hashing.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_host_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_host_control_small.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_mac_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_register_map.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_register_map_small.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_rx_counter_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_shared_mac_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_shared_register_map.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_tx_counter_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_lfsr_10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_loopback_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_altshifttaps.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_fifoless_mac_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_mac_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_fifoless_mac_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_mac_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_magic_detection.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_mdio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_mdio_clk_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_mdio_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_top_mdio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_mii_rx_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_mii_tx_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_dpram_16x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_dpram_8x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_dpram_ecc_16x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_retransmit_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_rgmii_in1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_rgmii_in4.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_nf_rgmii_module.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_rgmii_module.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_rgmii_out1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_rgmii_out4.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_rx_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_rx_min_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_rx_ff_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_rx_ff_length.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_rx_stat_extract.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_timing_adapter32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_timing_adapter8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_timing_adapter_fifo32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_timing_adapter_fifo8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_top_1geth.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_top_fifoless_1geth.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_top_w_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_top_wo_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_top_gen_host.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_tx_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_tx_min_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_tx_ff_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_tx_ff_length.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_tx_ff_read_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_tx_stat_extract.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_eth_tse_std_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_false_path_marker.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_a_fifo_13.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_a_fifo_24.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_a_fifo_34.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_a_fifo_opt_1246.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_gray_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_sdpm_altsyncram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_bin_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ph_calculator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_sdpm_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_dec_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_enc_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_dec_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_enc_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_dec_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_enc_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_dec_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_enc_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_dec_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_enc_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_dec_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_enc_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_dec_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_enc_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_status_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_eth_tse_mac.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/altera/16.1/ip/altera/ethernet/altera_eth_tse/altera_eth_tse_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/altera/16.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_mac/altera_eth_tse_mac_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="DelayTesterSystem" as="MAC" />
  <messages>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 15 starting:altera_eth_tse "submodules/DelayTesterSystem_MAC"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="MAC"><![CDATA["<b>MAC</b>" reuses <b>altera_eth_tse_mac</b> "<b>submodules/altera_eth_tse_mac</b>"]]></message>
   <message level="Info" culprit="MAC"><![CDATA["<b>DelayTesterSystem</b>" instantiated <b>altera_eth_tse</b> "<b>MAC</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 23 starting:altera_eth_tse_mac "submodules/altera_eth_tse_mac"</message>
   <message level="Info" culprit="i_tse_mac"><![CDATA["<b>MAC</b>" instantiated <b>altera_eth_tse_mac</b> "<b>i_tse_mac</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=512,SYMBOLS_PER_BEAT=4,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=1,USE_MEMORY_BLOCKS=1,USE_PACKETS=1,USE_STORE_FORWARD=1"
   instancePathKey="DelayTesterSystem:.:sc_fifo_0"
   kind="altera_avalon_sc_fifo"
   version="16.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DelayTesterSystem" as="sc_fifo_0" />
  <instantiator instantiator="DelayTesterSystem_JTAG_AMM_Bridge" as="fifo" />
  <instantiator
     instantiator="DelayTesterSystem_mm_interconnect_0"
     as="MAC_control_port_agent_rsp_fifo,sc_fifo_0_csr_agent_rsp_fifo" />
  <messages>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 15 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="sc_fifo_0"><![CDATA["<b>DelayTesterSystem</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>sc_fifo_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="simple_timer:1.0:WIDTH=32"
   instancePathKey="DelayTesterSystem:.:simple_timer_0"
   kind="simple_timer"
   version="1.0"
   name="timer_module">
  <parameter name="WIDTH" value="32" />
  <generatedFiles>
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/timer_module.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file path="D:/MTK_2/FPGA_Project/rtl/ip/Timer/simple_timer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DelayTesterSystem" as="simple_timer_0" />
  <messages>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 14 starting:simple_timer "submodules/timer_module"</message>
   <message level="Info" culprit="simple_timer_0"><![CDATA["<b>DelayTesterSystem</b>" instantiated <b>simple_timer</b> "<b>simple_timer_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:16.1:AUTO_DEVICE=5CSEBA4U19C8,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {JTAG_AMM_Bridge_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {USE_READDATA} {1};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {USE_READ} {1};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {USE_WRITE} {1};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {USE_LOCK} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {SYNC_RESET} {0};add_instance {MAC_control_port_translator} {altera_merlin_slave_translator};set_instance_parameter_value {MAC_control_port_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {MAC_control_port_translator} {AV_DATA_W} {32};set_instance_parameter_value {MAC_control_port_translator} {UAV_DATA_W} {32};set_instance_parameter_value {MAC_control_port_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {MAC_control_port_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {MAC_control_port_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {MAC_control_port_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {MAC_control_port_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {MAC_control_port_translator} {AV_READLATENCY} {0};set_instance_parameter_value {MAC_control_port_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {MAC_control_port_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {MAC_control_port_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {MAC_control_port_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {MAC_control_port_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {MAC_control_port_translator} {USE_READDATA} {1};set_instance_parameter_value {MAC_control_port_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {MAC_control_port_translator} {USE_READ} {1};set_instance_parameter_value {MAC_control_port_translator} {USE_WRITE} {1};set_instance_parameter_value {MAC_control_port_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {MAC_control_port_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {MAC_control_port_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {MAC_control_port_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {MAC_control_port_translator} {USE_ADDRESS} {1};set_instance_parameter_value {MAC_control_port_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {MAC_control_port_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {MAC_control_port_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {MAC_control_port_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {MAC_control_port_translator} {USE_LOCK} {0};set_instance_parameter_value {MAC_control_port_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {MAC_control_port_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {MAC_control_port_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {MAC_control_port_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {MAC_control_port_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {MAC_control_port_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {MAC_control_port_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {MAC_control_port_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {MAC_control_port_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {MAC_control_port_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {MAC_control_port_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {MAC_control_port_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {MAC_control_port_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {MAC_control_port_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {MAC_control_port_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {MAC_control_port_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {MAC_control_port_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {MAC_control_port_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {MAC_control_port_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {MAC_control_port_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {MAC_control_port_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {MAC_control_port_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {MAC_control_port_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {MAC_control_port_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {MAC_control_port_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sc_fifo_0_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {sc_fifo_0_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sc_fifo_0_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sc_fifo_0_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sc_fifo_0_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sc_fifo_0_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {sc_fifo_0_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sc_fifo_0_csr_translator} {USE_READ} {1};set_instance_parameter_value {sc_fifo_0_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {sc_fifo_0_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sc_fifo_0_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {JTAG_AMM_Bridge_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_ORI_BURST_SIZE_H} {101};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_ORI_BURST_SIZE_L} {99};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_RESPONSE_STATUS_H} {98};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_RESPONSE_STATUS_L} {97};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_QOS_H} {86};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_QOS_L} {86};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_DATA_SIDEBAND_H} {84};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_DATA_SIDEBAND_L} {84};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_ADDR_SIDEBAND_H} {83};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_ADDR_SIDEBAND_L} {83};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_BURST_TYPE_H} {82};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_BURST_TYPE_L} {81};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_CACHE_H} {96};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_CACHE_L} {93};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_THREAD_ID_H} {89};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_THREAD_ID_L} {89};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_PROTECTION_H} {92};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_PROTECTION_L} {90};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_SRC_ID_H} {87};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_DEST_ID_H} {88};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_DEST_ID_L} {88};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {ST_DATA_W} {102};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;MAC_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001000&quot;
   end=&quot;0x00000000000001400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;sc_fifo_0_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002000&quot;
   end=&quot;0x00000000000002020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {ID} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {USE_WRITERESPONSE} {0};add_instance {MAC_control_port_agent} {altera_merlin_slave_agent};set_instance_parameter_value {MAC_control_port_agent} {PKT_ORI_BURST_SIZE_H} {101};set_instance_parameter_value {MAC_control_port_agent} {PKT_ORI_BURST_SIZE_L} {99};set_instance_parameter_value {MAC_control_port_agent} {PKT_RESPONSE_STATUS_H} {98};set_instance_parameter_value {MAC_control_port_agent} {PKT_RESPONSE_STATUS_L} {97};set_instance_parameter_value {MAC_control_port_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {MAC_control_port_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {MAC_control_port_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {MAC_control_port_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {MAC_control_port_agent} {PKT_PROTECTION_H} {92};set_instance_parameter_value {MAC_control_port_agent} {PKT_PROTECTION_L} {90};set_instance_parameter_value {MAC_control_port_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {MAC_control_port_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {MAC_control_port_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {MAC_control_port_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {MAC_control_port_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {MAC_control_port_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {MAC_control_port_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {MAC_control_port_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {MAC_control_port_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {MAC_control_port_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {MAC_control_port_agent} {PKT_DATA_H} {31};set_instance_parameter_value {MAC_control_port_agent} {PKT_DATA_L} {0};set_instance_parameter_value {MAC_control_port_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {MAC_control_port_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {MAC_control_port_agent} {PKT_SRC_ID_H} {87};set_instance_parameter_value {MAC_control_port_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {MAC_control_port_agent} {PKT_DEST_ID_H} {88};set_instance_parameter_value {MAC_control_port_agent} {PKT_DEST_ID_L} {88};set_instance_parameter_value {MAC_control_port_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {MAC_control_port_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {MAC_control_port_agent} {ST_DATA_W} {102};set_instance_parameter_value {MAC_control_port_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {MAC_control_port_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {MAC_control_port_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {MAC_control_port_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {MAC_control_port_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {MAC_control_port_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {MAC_control_port_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {MAC_control_port_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {MAC_control_port_agent} {ID} {0};set_instance_parameter_value {MAC_control_port_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {MAC_control_port_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {MAC_control_port_agent} {ECC_ENABLE} {0};add_instance {MAC_control_port_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {MAC_control_port_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {MAC_control_port_agent_rsp_fifo} {BITS_PER_SYMBOL} {103};set_instance_parameter_value {MAC_control_port_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {MAC_control_port_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {MAC_control_port_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {MAC_control_port_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {MAC_control_port_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {MAC_control_port_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {MAC_control_port_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {MAC_control_port_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {MAC_control_port_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {MAC_control_port_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {MAC_control_port_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {MAC_control_port_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sc_fifo_0_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_ORI_BURST_SIZE_H} {101};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_ORI_BURST_SIZE_L} {99};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_RESPONSE_STATUS_H} {98};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_RESPONSE_STATUS_L} {97};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_PROTECTION_H} {92};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_PROTECTION_L} {90};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_SRC_ID_H} {87};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_DEST_ID_H} {88};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_DEST_ID_L} {88};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sc_fifo_0_csr_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {sc_fifo_0_csr_agent} {ST_DATA_W} {102};set_instance_parameter_value {sc_fifo_0_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sc_fifo_0_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sc_fifo_0_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sc_fifo_0_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sc_fifo_0_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sc_fifo_0_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sc_fifo_0_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sc_fifo_0_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {sc_fifo_0_csr_agent} {ID} {1};set_instance_parameter_value {sc_fifo_0_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sc_fifo_0_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sc_fifo_0_csr_agent} {ECC_ENABLE} {0};add_instance {sc_fifo_0_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sc_fifo_0_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sc_fifo_0_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {103};set_instance_parameter_value {sc_fifo_0_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sc_fifo_0_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sc_fifo_0_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sc_fifo_0_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sc_fifo_0_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sc_fifo_0_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sc_fifo_0_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sc_fifo_0_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sc_fifo_0_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sc_fifo_0_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sc_fifo_0_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sc_fifo_0_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router} {START_ADDRESS} {0x1000 0x2000 };set_instance_parameter_value {router} {END_ADDRESS} {0x1400 0x2020 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {92};set_instance_parameter_value {router} {PKT_PROTECTION_L} {90};set_instance_parameter_value {router} {PKT_DEST_ID_H} {88};set_instance_parameter_value {router} {PKT_DEST_ID_L} {88};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {102};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {92};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {90};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {88};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {88};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {102};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {92};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {90};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {88};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {88};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {102};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {JTAG_AMM_Bridge_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {JTAG_AMM_Bridge_master_limiter} {PKT_DEST_ID_H} {88};set_instance_parameter_value {JTAG_AMM_Bridge_master_limiter} {PKT_DEST_ID_L} {88};set_instance_parameter_value {JTAG_AMM_Bridge_master_limiter} {PKT_SRC_ID_H} {87};set_instance_parameter_value {JTAG_AMM_Bridge_master_limiter} {PKT_SRC_ID_L} {87};set_instance_parameter_value {JTAG_AMM_Bridge_master_limiter} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {JTAG_AMM_Bridge_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {JTAG_AMM_Bridge_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {JTAG_AMM_Bridge_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {JTAG_AMM_Bridge_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {JTAG_AMM_Bridge_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {JTAG_AMM_Bridge_master_limiter} {PKT_THREAD_ID_H} {89};set_instance_parameter_value {JTAG_AMM_Bridge_master_limiter} {PKT_THREAD_ID_L} {89};set_instance_parameter_value {JTAG_AMM_Bridge_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {JTAG_AMM_Bridge_master_limiter} {MAX_OUTSTANDING_RESPONSES} {1};set_instance_parameter_value {JTAG_AMM_Bridge_master_limiter} {PIPELINED} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_limiter} {ST_DATA_W} {102};set_instance_parameter_value {JTAG_AMM_Bridge_master_limiter} {ST_CHANNEL_W} {2};set_instance_parameter_value {JTAG_AMM_Bridge_master_limiter} {VALID_WIDTH} {2};set_instance_parameter_value {JTAG_AMM_Bridge_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {JTAG_AMM_Bridge_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {JTAG_AMM_Bridge_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {JTAG_AMM_Bridge_master_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {102};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {2};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {102};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {102};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {102};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {102};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {102};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {JTAG_AMM_Bridge_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {JTAG_AMM_Bridge_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {JTAG_AMM_Bridge_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {JTAG_AMM_Bridge_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {JTAG_AMM_Bridge_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {MAC_reset_connection_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {MAC_reset_connection_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {MAC_reset_connection_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {MAC_reset_connection_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {MAC_reset_connection_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_125m_system_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_125m_system_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {250000000};set_instance_parameter_value {clk_125m_system_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {JTAG_AMM_Bridge_master_translator.avalon_universal_master_0} {JTAG_AMM_Bridge_master_agent.av} {avalon};set_connection_parameter_value {JTAG_AMM_Bridge_master_translator.avalon_universal_master_0/JTAG_AMM_Bridge_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {JTAG_AMM_Bridge_master_translator.avalon_universal_master_0/JTAG_AMM_Bridge_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {JTAG_AMM_Bridge_master_translator.avalon_universal_master_0/JTAG_AMM_Bridge_master_agent.av} {defaultConnection} {false};add_connection {MAC_control_port_agent.m0} {MAC_control_port_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {MAC_control_port_agent.m0/MAC_control_port_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {MAC_control_port_agent.m0/MAC_control_port_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {MAC_control_port_agent.m0/MAC_control_port_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {MAC_control_port_agent.rf_source} {MAC_control_port_agent_rsp_fifo.in} {avalon_streaming};add_connection {MAC_control_port_agent_rsp_fifo.out} {MAC_control_port_agent.rf_sink} {avalon_streaming};add_connection {MAC_control_port_agent.rdata_fifo_src} {MAC_control_port_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {MAC_control_port_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/MAC_control_port_agent.cp} {qsys_mm.command};add_connection {sc_fifo_0_csr_agent.m0} {sc_fifo_0_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sc_fifo_0_csr_agent.m0/sc_fifo_0_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sc_fifo_0_csr_agent.m0/sc_fifo_0_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sc_fifo_0_csr_agent.m0/sc_fifo_0_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sc_fifo_0_csr_agent.rf_source} {sc_fifo_0_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {sc_fifo_0_csr_agent_rsp_fifo.out} {sc_fifo_0_csr_agent.rf_sink} {avalon_streaming};add_connection {sc_fifo_0_csr_agent.rdata_fifo_src} {sc_fifo_0_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {sc_fifo_0_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/sc_fifo_0_csr_agent.cp} {qsys_mm.command};add_connection {JTAG_AMM_Bridge_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {JTAG_AMM_Bridge_master_agent.cp/router.sink} {qsys_mm.command};add_connection {MAC_control_port_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {MAC_control_port_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {sc_fifo_0_csr_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {sc_fifo_0_csr_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router.src} {JTAG_AMM_Bridge_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/JTAG_AMM_Bridge_master_limiter.cmd_sink} {qsys_mm.command};add_connection {JTAG_AMM_Bridge_master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {JTAG_AMM_Bridge_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {JTAG_AMM_Bridge_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/JTAG_AMM_Bridge_master_limiter.rsp_sink} {qsys_mm.response};add_connection {JTAG_AMM_Bridge_master_limiter.rsp_src} {JTAG_AMM_Bridge_master_agent.rp} {avalon_streaming};preview_set_connection_tag {JTAG_AMM_Bridge_master_limiter.rsp_src/JTAG_AMM_Bridge_master_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {JTAG_AMM_Bridge_master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {MAC_reset_connection_reset_bridge.out_reset} {JTAG_AMM_Bridge_master_translator.reset} {reset};add_connection {MAC_reset_connection_reset_bridge.out_reset} {MAC_control_port_translator.reset} {reset};add_connection {MAC_reset_connection_reset_bridge.out_reset} {sc_fifo_0_csr_translator.reset} {reset};add_connection {MAC_reset_connection_reset_bridge.out_reset} {JTAG_AMM_Bridge_master_agent.clk_reset} {reset};add_connection {MAC_reset_connection_reset_bridge.out_reset} {MAC_control_port_agent.clk_reset} {reset};add_connection {MAC_reset_connection_reset_bridge.out_reset} {MAC_control_port_agent_rsp_fifo.clk_reset} {reset};add_connection {MAC_reset_connection_reset_bridge.out_reset} {sc_fifo_0_csr_agent.clk_reset} {reset};add_connection {MAC_reset_connection_reset_bridge.out_reset} {sc_fifo_0_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {MAC_reset_connection_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {MAC_reset_connection_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {MAC_reset_connection_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {MAC_reset_connection_reset_bridge.out_reset} {JTAG_AMM_Bridge_master_limiter.clk_reset} {reset};add_connection {MAC_reset_connection_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {MAC_reset_connection_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {MAC_reset_connection_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {MAC_reset_connection_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {MAC_reset_connection_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {MAC_reset_connection_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {clk_125m_system_clk_clock_bridge.out_clk} {JTAG_AMM_Bridge_master_translator.clk} {clock};add_connection {clk_125m_system_clk_clock_bridge.out_clk} {MAC_control_port_translator.clk} {clock};add_connection {clk_125m_system_clk_clock_bridge.out_clk} {sc_fifo_0_csr_translator.clk} {clock};add_connection {clk_125m_system_clk_clock_bridge.out_clk} {JTAG_AMM_Bridge_master_agent.clk} {clock};add_connection {clk_125m_system_clk_clock_bridge.out_clk} {MAC_control_port_agent.clk} {clock};add_connection {clk_125m_system_clk_clock_bridge.out_clk} {MAC_control_port_agent_rsp_fifo.clk} {clock};add_connection {clk_125m_system_clk_clock_bridge.out_clk} {sc_fifo_0_csr_agent.clk} {clock};add_connection {clk_125m_system_clk_clock_bridge.out_clk} {sc_fifo_0_csr_agent_rsp_fifo.clk} {clock};add_connection {clk_125m_system_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_125m_system_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_125m_system_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_125m_system_clk_clock_bridge.out_clk} {JTAG_AMM_Bridge_master_limiter.clk} {clock};add_connection {clk_125m_system_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_125m_system_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_125m_system_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_125m_system_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_125m_system_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_125m_system_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_125m_system_clk_clock_bridge.out_clk} {JTAG_AMM_Bridge_clk_reset_reset_bridge.clk} {clock};add_connection {clk_125m_system_clk_clock_bridge.out_clk} {MAC_reset_connection_reset_bridge.clk} {clock};add_interface {clk_125m_system_clk} {clock} {slave};set_interface_property {clk_125m_system_clk} {EXPORT_OF} {clk_125m_system_clk_clock_bridge.in_clk};add_interface {JTAG_AMM_Bridge_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {JTAG_AMM_Bridge_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {JTAG_AMM_Bridge_clk_reset_reset_bridge.in_reset};add_interface {MAC_reset_connection_reset_bridge_in_reset} {reset} {slave};set_interface_property {MAC_reset_connection_reset_bridge_in_reset} {EXPORT_OF} {MAC_reset_connection_reset_bridge.in_reset};add_interface {JTAG_AMM_Bridge_master} {avalon} {slave};set_interface_property {JTAG_AMM_Bridge_master} {EXPORT_OF} {JTAG_AMM_Bridge_master_translator.avalon_anti_master_0};add_interface {MAC_control_port} {avalon} {master};set_interface_property {MAC_control_port} {EXPORT_OF} {MAC_control_port_translator.avalon_anti_slave_0};add_interface {sc_fifo_0_csr} {avalon} {master};set_interface_property {sc_fifo_0_csr} {EXPORT_OF} {sc_fifo_0_csr_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.JTAG_AMM_Bridge.master} {0};set_module_assignment {interconnect_id.MAC.control_port} {0};set_module_assignment {interconnect_id.sc_fifo_0.csr} {1};(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=8,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=1,AV_WRITE_WAIT_CYCLES=1,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=250000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=250000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;MAC_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001000&quot;
   end=&quot;0x00000000000001400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;sc_fifo_0_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002000&quot;
   end=&quot;0x00000000000002020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=83,PKT_ADDR_SIDEBAND_L=83,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BURST_TYPE_H=82,PKT_BURST_TYPE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=96,PKT_CACHE_L=93,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=84,PKT_DATA_SIDEBAND_L=84,PKT_DEST_ID_H=88,PKT_DEST_ID_L=88,PKT_ORI_BURST_SIZE_H=101,PKT_ORI_BURST_SIZE_L=99,PKT_PROTECTION_H=92,PKT_PROTECTION_L=90,PKT_QOS_H=86,PKT_QOS_L=86,PKT_RESPONSE_STATUS_H=98,PKT_RESPONSE_STATUS_L=97,PKT_SRC_ID_H=87,PKT_SRC_ID_L=87,PKT_THREAD_ID_H=89,PKT_THREAD_ID_L=89,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=102,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=88,PKT_DEST_ID_L=88,PKT_ORI_BURST_SIZE_H=101,PKT_ORI_BURST_SIZE_L=99,PKT_PROTECTION_H=92,PKT_PROTECTION_L=90,PKT_RESPONSE_STATUS_H=98,PKT_RESPONSE_STATUS_L=97,PKT_SRC_ID_H=87,PKT_SRC_ID_L=87,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=102,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=103,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=88,PKT_DEST_ID_L=88,PKT_ORI_BURST_SIZE_H=101,PKT_ORI_BURST_SIZE_L=99,PKT_PROTECTION_H=92,PKT_PROTECTION_L=90,PKT_RESPONSE_STATUS_H=98,PKT_RESPONSE_STATUS_L=97,PKT_SRC_ID_H=87,PKT_SRC_ID_L=87,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=102,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=103,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:16.1:CHANNEL_ID=01,10,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x1400,0x2020,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=88,PKT_DEST_ID_L=88,PKT_PROTECTION_H=92,PKT_PROTECTION_L=90,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x1000:0x1400:both:1:0:0:1,1:10:0x2000:0x2020:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x1000,0x2000,ST_CHANNEL_W=2,ST_DATA_W=102,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=88,PKT_DEST_ID_L=88,PKT_PROTECTION_H=92,PKT_PROTECTION_L=90,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=102,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=88,PKT_DEST_ID_L=88,PKT_PROTECTION_H=92,PKT_PROTECTION_L=90,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=102,TYPE_OF_TRANSACTION=both)(altera_merlin_traffic_limiter:16.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=1,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=88,PKT_DEST_ID_L=88,PKT_SRC_ID_H=87,PKT_SRC_ID_L=87,PKT_THREAD_ID_H=89,PKT_THREAD_ID_L=89,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=2,ST_DATA_W=102,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=2)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=250000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=102,VALID_WIDTH=2)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=2,ST_DATA_W=102,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=2,ST_DATA_W=102,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=250000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=102,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=250000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=102,VALID_WIDTH=1)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=2,ST_DATA_W=102,USE_EXTERNAL_ARB=0)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=250000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=250000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=250000000,NUM_CLOCK_OUTPUTS=1)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)"
   instancePathKey="DelayTesterSystem:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="16.1"
   name="DelayTesterSystem_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="5CSEBA4U19C8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {JTAG_AMM_Bridge_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {USE_READDATA} {1};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {USE_READ} {1};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {USE_WRITE} {1};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {USE_LOCK} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_translator} {SYNC_RESET} {0};add_instance {MAC_control_port_translator} {altera_merlin_slave_translator};set_instance_parameter_value {MAC_control_port_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {MAC_control_port_translator} {AV_DATA_W} {32};set_instance_parameter_value {MAC_control_port_translator} {UAV_DATA_W} {32};set_instance_parameter_value {MAC_control_port_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {MAC_control_port_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {MAC_control_port_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {MAC_control_port_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {MAC_control_port_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {MAC_control_port_translator} {AV_READLATENCY} {0};set_instance_parameter_value {MAC_control_port_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {MAC_control_port_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {MAC_control_port_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {MAC_control_port_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {MAC_control_port_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {MAC_control_port_translator} {USE_READDATA} {1};set_instance_parameter_value {MAC_control_port_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {MAC_control_port_translator} {USE_READ} {1};set_instance_parameter_value {MAC_control_port_translator} {USE_WRITE} {1};set_instance_parameter_value {MAC_control_port_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {MAC_control_port_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {MAC_control_port_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {MAC_control_port_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {MAC_control_port_translator} {USE_ADDRESS} {1};set_instance_parameter_value {MAC_control_port_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {MAC_control_port_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {MAC_control_port_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {MAC_control_port_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {MAC_control_port_translator} {USE_LOCK} {0};set_instance_parameter_value {MAC_control_port_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {MAC_control_port_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {MAC_control_port_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {MAC_control_port_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {MAC_control_port_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {MAC_control_port_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {MAC_control_port_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {MAC_control_port_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {MAC_control_port_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {MAC_control_port_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {MAC_control_port_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {MAC_control_port_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {MAC_control_port_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {MAC_control_port_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {MAC_control_port_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {MAC_control_port_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {MAC_control_port_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {MAC_control_port_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {MAC_control_port_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {MAC_control_port_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {MAC_control_port_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {MAC_control_port_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {MAC_control_port_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {MAC_control_port_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {MAC_control_port_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sc_fifo_0_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {sc_fifo_0_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sc_fifo_0_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sc_fifo_0_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sc_fifo_0_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sc_fifo_0_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {sc_fifo_0_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sc_fifo_0_csr_translator} {USE_READ} {1};set_instance_parameter_value {sc_fifo_0_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {sc_fifo_0_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sc_fifo_0_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sc_fifo_0_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {JTAG_AMM_Bridge_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_ORI_BURST_SIZE_H} {101};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_ORI_BURST_SIZE_L} {99};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_RESPONSE_STATUS_H} {98};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_RESPONSE_STATUS_L} {97};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_QOS_H} {86};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_QOS_L} {86};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_DATA_SIDEBAND_H} {84};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_DATA_SIDEBAND_L} {84};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_ADDR_SIDEBAND_H} {83};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_ADDR_SIDEBAND_L} {83};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_BURST_TYPE_H} {82};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_BURST_TYPE_L} {81};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_CACHE_H} {96};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_CACHE_L} {93};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_THREAD_ID_H} {89};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_THREAD_ID_L} {89};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_PROTECTION_H} {92};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_PROTECTION_L} {90};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_SRC_ID_H} {87};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_DEST_ID_H} {88};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {PKT_DEST_ID_L} {88};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {ST_DATA_W} {102};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;MAC_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001000&quot;
   end=&quot;0x00000000000001400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;sc_fifo_0_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002000&quot;
   end=&quot;0x00000000000002020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {ID} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_agent} {USE_WRITERESPONSE} {0};add_instance {MAC_control_port_agent} {altera_merlin_slave_agent};set_instance_parameter_value {MAC_control_port_agent} {PKT_ORI_BURST_SIZE_H} {101};set_instance_parameter_value {MAC_control_port_agent} {PKT_ORI_BURST_SIZE_L} {99};set_instance_parameter_value {MAC_control_port_agent} {PKT_RESPONSE_STATUS_H} {98};set_instance_parameter_value {MAC_control_port_agent} {PKT_RESPONSE_STATUS_L} {97};set_instance_parameter_value {MAC_control_port_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {MAC_control_port_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {MAC_control_port_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {MAC_control_port_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {MAC_control_port_agent} {PKT_PROTECTION_H} {92};set_instance_parameter_value {MAC_control_port_agent} {PKT_PROTECTION_L} {90};set_instance_parameter_value {MAC_control_port_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {MAC_control_port_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {MAC_control_port_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {MAC_control_port_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {MAC_control_port_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {MAC_control_port_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {MAC_control_port_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {MAC_control_port_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {MAC_control_port_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {MAC_control_port_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {MAC_control_port_agent} {PKT_DATA_H} {31};set_instance_parameter_value {MAC_control_port_agent} {PKT_DATA_L} {0};set_instance_parameter_value {MAC_control_port_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {MAC_control_port_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {MAC_control_port_agent} {PKT_SRC_ID_H} {87};set_instance_parameter_value {MAC_control_port_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {MAC_control_port_agent} {PKT_DEST_ID_H} {88};set_instance_parameter_value {MAC_control_port_agent} {PKT_DEST_ID_L} {88};set_instance_parameter_value {MAC_control_port_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {MAC_control_port_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {MAC_control_port_agent} {ST_DATA_W} {102};set_instance_parameter_value {MAC_control_port_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {MAC_control_port_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {MAC_control_port_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {MAC_control_port_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {MAC_control_port_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {MAC_control_port_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {MAC_control_port_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {MAC_control_port_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {MAC_control_port_agent} {ID} {0};set_instance_parameter_value {MAC_control_port_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {MAC_control_port_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {MAC_control_port_agent} {ECC_ENABLE} {0};add_instance {MAC_control_port_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {MAC_control_port_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {MAC_control_port_agent_rsp_fifo} {BITS_PER_SYMBOL} {103};set_instance_parameter_value {MAC_control_port_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {MAC_control_port_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {MAC_control_port_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {MAC_control_port_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {MAC_control_port_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {MAC_control_port_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {MAC_control_port_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {MAC_control_port_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {MAC_control_port_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {MAC_control_port_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {MAC_control_port_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {MAC_control_port_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sc_fifo_0_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_ORI_BURST_SIZE_H} {101};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_ORI_BURST_SIZE_L} {99};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_RESPONSE_STATUS_H} {98};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_RESPONSE_STATUS_L} {97};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_PROTECTION_H} {92};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_PROTECTION_L} {90};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_SRC_ID_H} {87};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_DEST_ID_H} {88};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_DEST_ID_L} {88};set_instance_parameter_value {sc_fifo_0_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sc_fifo_0_csr_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {sc_fifo_0_csr_agent} {ST_DATA_W} {102};set_instance_parameter_value {sc_fifo_0_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sc_fifo_0_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sc_fifo_0_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sc_fifo_0_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sc_fifo_0_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sc_fifo_0_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sc_fifo_0_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sc_fifo_0_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {sc_fifo_0_csr_agent} {ID} {1};set_instance_parameter_value {sc_fifo_0_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sc_fifo_0_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sc_fifo_0_csr_agent} {ECC_ENABLE} {0};add_instance {sc_fifo_0_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sc_fifo_0_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sc_fifo_0_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {103};set_instance_parameter_value {sc_fifo_0_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sc_fifo_0_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sc_fifo_0_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sc_fifo_0_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sc_fifo_0_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sc_fifo_0_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sc_fifo_0_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sc_fifo_0_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sc_fifo_0_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sc_fifo_0_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sc_fifo_0_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sc_fifo_0_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router} {START_ADDRESS} {0x1000 0x2000 };set_instance_parameter_value {router} {END_ADDRESS} {0x1400 0x2020 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {92};set_instance_parameter_value {router} {PKT_PROTECTION_L} {90};set_instance_parameter_value {router} {PKT_DEST_ID_H} {88};set_instance_parameter_value {router} {PKT_DEST_ID_L} {88};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {102};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {92};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {90};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {88};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {88};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {102};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {92};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {90};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {88};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {88};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {102};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {JTAG_AMM_Bridge_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {JTAG_AMM_Bridge_master_limiter} {PKT_DEST_ID_H} {88};set_instance_parameter_value {JTAG_AMM_Bridge_master_limiter} {PKT_DEST_ID_L} {88};set_instance_parameter_value {JTAG_AMM_Bridge_master_limiter} {PKT_SRC_ID_H} {87};set_instance_parameter_value {JTAG_AMM_Bridge_master_limiter} {PKT_SRC_ID_L} {87};set_instance_parameter_value {JTAG_AMM_Bridge_master_limiter} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {JTAG_AMM_Bridge_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {JTAG_AMM_Bridge_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {JTAG_AMM_Bridge_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {JTAG_AMM_Bridge_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {JTAG_AMM_Bridge_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {JTAG_AMM_Bridge_master_limiter} {PKT_THREAD_ID_H} {89};set_instance_parameter_value {JTAG_AMM_Bridge_master_limiter} {PKT_THREAD_ID_L} {89};set_instance_parameter_value {JTAG_AMM_Bridge_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {JTAG_AMM_Bridge_master_limiter} {MAX_OUTSTANDING_RESPONSES} {1};set_instance_parameter_value {JTAG_AMM_Bridge_master_limiter} {PIPELINED} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_limiter} {ST_DATA_W} {102};set_instance_parameter_value {JTAG_AMM_Bridge_master_limiter} {ST_CHANNEL_W} {2};set_instance_parameter_value {JTAG_AMM_Bridge_master_limiter} {VALID_WIDTH} {2};set_instance_parameter_value {JTAG_AMM_Bridge_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {JTAG_AMM_Bridge_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {JTAG_AMM_Bridge_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {JTAG_AMM_Bridge_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {JTAG_AMM_Bridge_master_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {102};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {2};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {102};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {102};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {102};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {102};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {102};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {JTAG_AMM_Bridge_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {JTAG_AMM_Bridge_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {JTAG_AMM_Bridge_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {JTAG_AMM_Bridge_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {JTAG_AMM_Bridge_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {MAC_reset_connection_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {MAC_reset_connection_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {MAC_reset_connection_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {MAC_reset_connection_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {MAC_reset_connection_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_125m_system_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_125m_system_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {250000000};set_instance_parameter_value {clk_125m_system_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {JTAG_AMM_Bridge_master_translator.avalon_universal_master_0} {JTAG_AMM_Bridge_master_agent.av} {avalon};set_connection_parameter_value {JTAG_AMM_Bridge_master_translator.avalon_universal_master_0/JTAG_AMM_Bridge_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {JTAG_AMM_Bridge_master_translator.avalon_universal_master_0/JTAG_AMM_Bridge_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {JTAG_AMM_Bridge_master_translator.avalon_universal_master_0/JTAG_AMM_Bridge_master_agent.av} {defaultConnection} {false};add_connection {MAC_control_port_agent.m0} {MAC_control_port_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {MAC_control_port_agent.m0/MAC_control_port_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {MAC_control_port_agent.m0/MAC_control_port_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {MAC_control_port_agent.m0/MAC_control_port_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {MAC_control_port_agent.rf_source} {MAC_control_port_agent_rsp_fifo.in} {avalon_streaming};add_connection {MAC_control_port_agent_rsp_fifo.out} {MAC_control_port_agent.rf_sink} {avalon_streaming};add_connection {MAC_control_port_agent.rdata_fifo_src} {MAC_control_port_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {MAC_control_port_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/MAC_control_port_agent.cp} {qsys_mm.command};add_connection {sc_fifo_0_csr_agent.m0} {sc_fifo_0_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sc_fifo_0_csr_agent.m0/sc_fifo_0_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sc_fifo_0_csr_agent.m0/sc_fifo_0_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sc_fifo_0_csr_agent.m0/sc_fifo_0_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sc_fifo_0_csr_agent.rf_source} {sc_fifo_0_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {sc_fifo_0_csr_agent_rsp_fifo.out} {sc_fifo_0_csr_agent.rf_sink} {avalon_streaming};add_connection {sc_fifo_0_csr_agent.rdata_fifo_src} {sc_fifo_0_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {sc_fifo_0_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/sc_fifo_0_csr_agent.cp} {qsys_mm.command};add_connection {JTAG_AMM_Bridge_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {JTAG_AMM_Bridge_master_agent.cp/router.sink} {qsys_mm.command};add_connection {MAC_control_port_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {MAC_control_port_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {sc_fifo_0_csr_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {sc_fifo_0_csr_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router.src} {JTAG_AMM_Bridge_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/JTAG_AMM_Bridge_master_limiter.cmd_sink} {qsys_mm.command};add_connection {JTAG_AMM_Bridge_master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {JTAG_AMM_Bridge_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {JTAG_AMM_Bridge_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/JTAG_AMM_Bridge_master_limiter.rsp_sink} {qsys_mm.response};add_connection {JTAG_AMM_Bridge_master_limiter.rsp_src} {JTAG_AMM_Bridge_master_agent.rp} {avalon_streaming};preview_set_connection_tag {JTAG_AMM_Bridge_master_limiter.rsp_src/JTAG_AMM_Bridge_master_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {JTAG_AMM_Bridge_master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {MAC_reset_connection_reset_bridge.out_reset} {JTAG_AMM_Bridge_master_translator.reset} {reset};add_connection {MAC_reset_connection_reset_bridge.out_reset} {MAC_control_port_translator.reset} {reset};add_connection {MAC_reset_connection_reset_bridge.out_reset} {sc_fifo_0_csr_translator.reset} {reset};add_connection {MAC_reset_connection_reset_bridge.out_reset} {JTAG_AMM_Bridge_master_agent.clk_reset} {reset};add_connection {MAC_reset_connection_reset_bridge.out_reset} {MAC_control_port_agent.clk_reset} {reset};add_connection {MAC_reset_connection_reset_bridge.out_reset} {MAC_control_port_agent_rsp_fifo.clk_reset} {reset};add_connection {MAC_reset_connection_reset_bridge.out_reset} {sc_fifo_0_csr_agent.clk_reset} {reset};add_connection {MAC_reset_connection_reset_bridge.out_reset} {sc_fifo_0_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {MAC_reset_connection_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {MAC_reset_connection_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {MAC_reset_connection_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {MAC_reset_connection_reset_bridge.out_reset} {JTAG_AMM_Bridge_master_limiter.clk_reset} {reset};add_connection {MAC_reset_connection_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {MAC_reset_connection_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {MAC_reset_connection_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {MAC_reset_connection_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {MAC_reset_connection_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {MAC_reset_connection_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {clk_125m_system_clk_clock_bridge.out_clk} {JTAG_AMM_Bridge_master_translator.clk} {clock};add_connection {clk_125m_system_clk_clock_bridge.out_clk} {MAC_control_port_translator.clk} {clock};add_connection {clk_125m_system_clk_clock_bridge.out_clk} {sc_fifo_0_csr_translator.clk} {clock};add_connection {clk_125m_system_clk_clock_bridge.out_clk} {JTAG_AMM_Bridge_master_agent.clk} {clock};add_connection {clk_125m_system_clk_clock_bridge.out_clk} {MAC_control_port_agent.clk} {clock};add_connection {clk_125m_system_clk_clock_bridge.out_clk} {MAC_control_port_agent_rsp_fifo.clk} {clock};add_connection {clk_125m_system_clk_clock_bridge.out_clk} {sc_fifo_0_csr_agent.clk} {clock};add_connection {clk_125m_system_clk_clock_bridge.out_clk} {sc_fifo_0_csr_agent_rsp_fifo.clk} {clock};add_connection {clk_125m_system_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_125m_system_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_125m_system_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_125m_system_clk_clock_bridge.out_clk} {JTAG_AMM_Bridge_master_limiter.clk} {clock};add_connection {clk_125m_system_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_125m_system_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_125m_system_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_125m_system_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_125m_system_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_125m_system_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_125m_system_clk_clock_bridge.out_clk} {JTAG_AMM_Bridge_clk_reset_reset_bridge.clk} {clock};add_connection {clk_125m_system_clk_clock_bridge.out_clk} {MAC_reset_connection_reset_bridge.clk} {clock};add_interface {clk_125m_system_clk} {clock} {slave};set_interface_property {clk_125m_system_clk} {EXPORT_OF} {clk_125m_system_clk_clock_bridge.in_clk};add_interface {JTAG_AMM_Bridge_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {JTAG_AMM_Bridge_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {JTAG_AMM_Bridge_clk_reset_reset_bridge.in_reset};add_interface {MAC_reset_connection_reset_bridge_in_reset} {reset} {slave};set_interface_property {MAC_reset_connection_reset_bridge_in_reset} {EXPORT_OF} {MAC_reset_connection_reset_bridge.in_reset};add_interface {JTAG_AMM_Bridge_master} {avalon} {slave};set_interface_property {JTAG_AMM_Bridge_master} {EXPORT_OF} {JTAG_AMM_Bridge_master_translator.avalon_anti_master_0};add_interface {MAC_control_port} {avalon} {master};set_interface_property {MAC_control_port} {EXPORT_OF} {MAC_control_port_translator.avalon_anti_slave_0};add_interface {sc_fifo_0_csr} {avalon} {master};set_interface_property {sc_fifo_0_csr} {EXPORT_OF} {sc_fifo_0_csr_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.JTAG_AMM_Bridge.master} {0};set_module_assignment {interconnect_id.MAC.control_port} {0};set_module_assignment {interconnect_id.sc_fifo_0.csr} {1};" />
  <generatedFiles>
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/altera/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/altera/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/altera/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="DelayTesterSystem" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 13 starting:altera_mm_interconnect "submodules/DelayTesterSystem_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>21</b> modules, <b>63</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>21</b> modules, <b>63</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>21</b> modules, <b>63</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>21</b> modules, <b>63</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.028s/0.030s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.023s/0.030s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>23</b> modules, <b>69</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DelayTesterSystem_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DelayTesterSystem_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/DelayTesterSystem_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DelayTesterSystem_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DelayTesterSystem_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DelayTesterSystem_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DelayTesterSystem_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/DelayTesterSystem_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/DelayTesterSystem_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DelayTesterSystem_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/DelayTesterSystem_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>DelayTesterSystem</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 22 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="JTAG_AMM_Bridge_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>JTAG_AMM_Bridge_master_translator</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 21 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="MAC_control_port_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>MAC_control_port_translator</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 19 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="JTAG_AMM_Bridge_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>JTAG_AMM_Bridge_master_agent</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 18 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="MAC_control_port_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>MAC_control_port_agent</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 15 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="sc_fifo_0"><![CDATA["<b>DelayTesterSystem</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>sc_fifo_0</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 14 starting:altera_merlin_router "submodules/DelayTesterSystem_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 13 starting:altera_merlin_router "submodules/DelayTesterSystem_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 11 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="JTAG_AMM_Bridge_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>JTAG_AMM_Bridge_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 10 starting:altera_merlin_demultiplexer "submodules/DelayTesterSystem_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 9 starting:altera_merlin_multiplexer "submodules/DelayTesterSystem_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 7 starting:altera_merlin_demultiplexer "submodules/DelayTesterSystem_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 5 starting:altera_merlin_multiplexer "submodules/DelayTesterSystem_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 4 starting:altera_avalon_st_adapter "submodules/DelayTesterSystem_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/DelayTesterSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 0 starting:error_adapter "submodules/DelayTesterSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:16.1:AUTO_DEVICE=5CSEBA4U19C8,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=8,inChannelWidth=0,inDataWidth=32,inEmptyWidth=2,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=1,inUsePackets=1,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=32,outEmptyWidth=2,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=1,outUseReady=1,outUseValid=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=4,inUseEmpty=false,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:16.1:)(clock:16.1:)(reset:16.1:)"
   instancePathKey="DelayTesterSystem:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="16.1"
   name="DelayTesterSystem_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outUseEmptyPort" value="1" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="1" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="2" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="32" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="1" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CSEBA4U19C8" />
  <parameter name="inDataWidth" value="32" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="2" />
  <generatedFiles>
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/altera/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/altera/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="DelayTesterSystem" as="avalon_st_adapter" />
  <messages>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 32 starting:altera_avalon_st_adapter "submodules/DelayTesterSystem_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/DelayTesterSystem_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>DelayTesterSystem</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 3 starting:error_adapter "submodules/DelayTesterSystem_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:16.1:AUTO_DEVICE=5CSEBA4U19C8,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=8,inChannelWidth=0,inDataWidth=32,inEmptyWidth=2,inErrorDescriptor=,inErrorWidth=6,inMaxChannel=0,inReadyLatency=2,inUseEmptyPort=1,inUsePackets=1,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=32,outEmptyWidth=2,outErrorDescriptor=,outErrorWidth=0,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=1,outUseReady=1,outUseValid=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=6,inMaxChannel=0,inReadyLatency=2,inSymbolsPerBeat=4,inUseEmpty=false,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,outErrorDescriptor=,outErrorWidth=0)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=2,inSymbolsPerBeat=4,inUseEmpty=false,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(clock:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)"
   instancePathKey="DelayTesterSystem:.:avalon_st_adapter_001"
   kind="altera_avalon_st_adapter"
   version="16.1"
   name="DelayTesterSystem_avalon_st_adapter_001">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outUseEmptyPort" value="1" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="0" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="1" />
  <parameter name="inErrorWidth" value="6" />
  <parameter name="inEmptyWidth" value="2" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="32" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="1" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="2" />
  <parameter name="AUTO_DEVICE" value="5CSEBA4U19C8" />
  <parameter name="inDataWidth" value="32" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="2" />
  <generatedFiles>
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_avalon_st_adapter_001.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_avalon_st_adapter_001_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_avalon_st_adapter_001_timing_adapter_0_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/altera/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/altera/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/altera/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="DelayTesterSystem" as="avalon_st_adapter_001" />
  <messages>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 32 starting:altera_avalon_st_adapter "submodules/DelayTesterSystem_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/DelayTesterSystem_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>timing_adapter</b> "<b>submodules/DelayTesterSystem_avalon_st_adapter_001_timing_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>DelayTesterSystem</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 2 starting:error_adapter "submodules/DelayTesterSystem_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 1 starting:timing_adapter "submodules/DelayTesterSystem_avalon_st_adapter_001_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:16.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="DelayTesterSystem:.:rst_controller"
   kind="altera_reset_controller"
   version="16.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DelayTesterSystem" as="rst_controller" />
  <instantiator instantiator="DelayTesterSystem_JTAG_AMM_Bridge" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 33 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>DelayTesterSystem</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_jtag_dc_streaming:16.1:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0"
   instancePathKey="DelayTesterSystem:.:JTAG_AMM_Bridge:.:jtag_phy_embedded_in_jtag_master"
   kind="altera_jtag_dc_streaming"
   version="16.1"
   name="altera_avalon_st_jtag_interface">
  <parameter name="UPSTREAM_FIFO_SIZE" value="0" />
  <parameter name="USE_DOWNSTREAM_READY" value="0" />
  <parameter name="FABRIC" value="2.0" />
  <parameter name="DOWNSTREAM_FIFO_SIZE" value="64" />
  <parameter name="MGMT_CHANNEL_WIDTH" value="-1" />
  <parameter name="PURPOSE" value="1" />
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="EXPORT_JTAG" value="0" />
  <generatedFiles>
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/16.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DelayTesterSystem_JTAG_AMM_Bridge"
     as="jtag_phy_embedded_in_jtag_master" />
  <messages>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 32 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>JTAG_AMM_Bridge</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true"
   instancePathKey="DelayTesterSystem:.:JTAG_AMM_Bridge:.:timing_adt"
   kind="timing_adapter"
   version="16.1"
   name="DelayTesterSystem_JTAG_AMM_Bridge_timing_adt">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_JTAG_AMM_Bridge_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DelayTesterSystem_JTAG_AMM_Bridge" as="timing_adt" />
  <messages>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 31 starting:timing_adapter "submodules/DelayTesterSystem_JTAG_AMM_Bridge_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>JTAG_AMM_Bridge</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_bytes_to_packets:16.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0"
   instancePathKey="DelayTesterSystem:.:JTAG_AMM_Bridge:.:b2p"
   kind="altera_avalon_st_bytes_to_packets"
   version="16.1"
   name="altera_avalon_st_bytes_to_packets">
  <parameter name="CHANNEL_WIDTH_DERIVED" value="8" />
  <parameter name="ENCODING" value="0" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/16.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DelayTesterSystem_JTAG_AMM_Bridge" as="b2p" />
  <messages>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 29 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>JTAG_AMM_Bridge</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_packets_to_bytes:16.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0"
   instancePathKey="DelayTesterSystem:.:JTAG_AMM_Bridge:.:p2b"
   kind="altera_avalon_st_packets_to_bytes"
   version="16.1"
   name="altera_avalon_st_packets_to_bytes">
  <parameter name="CHANNEL_WIDTH_DERIVED" value="8" />
  <parameter name="ENCODING" value="0" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/16.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DelayTesterSystem_JTAG_AMM_Bridge" as="p2b" />
  <messages>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 28 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>JTAG_AMM_Bridge</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_packets_to_master:16.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1"
   instancePathKey="DelayTesterSystem:.:JTAG_AMM_Bridge:.:transacto"
   kind="altera_avalon_packets_to_master"
   version="16.1"
   name="altera_avalon_packets_to_master">
  <parameter name="EXPORT_MASTER_SIGNALS" value="0" />
  <parameter name="FAST_VER" value="0" />
  <parameter name="FIFO_WIDTHU" value="1" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <generatedFiles>
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/16.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DelayTesterSystem_JTAG_AMM_Bridge" as="transacto" />
  <messages>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 27 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>JTAG_AMM_Bridge</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0"
   instancePathKey="DelayTesterSystem:.:JTAG_AMM_Bridge:.:b2p_adapter"
   kind="channel_adapter"
   version="16.1"
   name="DelayTesterSystem_JTAG_AMM_Bridge_b2p_adapter">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="8" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inMaxChannel" value="255" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_JTAG_AMM_Bridge_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/16.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DelayTesterSystem_JTAG_AMM_Bridge" as="b2p_adapter" />
  <messages>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 26 starting:channel_adapter "submodules/DelayTesterSystem_JTAG_AMM_Bridge_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>JTAG_AMM_Bridge</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255"
   instancePathKey="DelayTesterSystem:.:JTAG_AMM_Bridge:.:p2b_adapter"
   kind="channel_adapter"
   version="16.1"
   name="DelayTesterSystem_JTAG_AMM_Bridge_p2b_adapter">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="8" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="255" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_JTAG_AMM_Bridge_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/16.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DelayTesterSystem_JTAG_AMM_Bridge" as="p2b_adapter" />
  <messages>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 25 starting:channel_adapter "submodules/DelayTesterSystem_JTAG_AMM_Bridge_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>JTAG_AMM_Bridge</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_tse_mac:16.1:CORE_VERSION=4097,CRC32CHECK16BIT=0,CRC32DWIDTH=8,CRC32GENDELAY=6,CRC32S1L2_EXTERN=false,CUST_VERSION=0,DEVICE_FAMILY=CYCLONEV,EG_ADDR=6,EG_FIFO=64,ENABLE_ECC=false,ENABLE_ENA=32,ENABLE_EXTENDED_STAT_REG=true,ENABLE_GMII_LOOPBACK=true,ENABLE_HD_LOGIC=false,ENABLE_LGTH_CHECK=true,ENABLE_MAC_FLOW_CTRL=false,ENABLE_MAC_RX_VLAN=false,ENABLE_MAC_TXADDR_SET=true,ENABLE_MAC_TX_VLAN=false,ENABLE_MAGIC_DETECT=false,ENABLE_MDIO=true,ENABLE_PADDING=true,ENABLE_SHIFT16=true,ENABLE_SUP_ADDR=false,ENA_HASH=false,GBIT_ONLY=true,ING_ADDR=6,ING_FIFO=64,INSERT_TA=false,MBIT_ONLY=true,MDIO_CLK_DIV=40,RAM_TYPE=AUTO,REDUCED_CONTROL=false,REDUCED_INTERFACE_ENA=true,RESET_LEVEL=1,STAT_CNT_ENA=true,SYNCHRONIZER_DEPTH=3,USE_SYNC_RESET=true,connect_to_pcs=false,ifGMII=RGMII,use_mac_clken=false,use_misc_ports=true"
   instancePathKey="DelayTesterSystem:.:MAC:.:i_tse_mac"
   kind="altera_eth_tse_mac"
   version="16.1"
   name="altera_eth_tse_mac">
  <parameter name="CORE_VERSION" value="4097" />
  <parameter name="CRC32GENDELAY" value="6" />
  <parameter name="ENABLE_GMII_LOOPBACK" value="true" />
  <parameter name="connect_to_pcs" value="false" />
  <parameter name="ENABLE_MAC_RX_VLAN" value="false" />
  <parameter name="DEVICE_FAMILY" value="CYCLONEV" />
  <parameter name="RAM_TYPE" value="AUTO" />
  <parameter name="ifGMII" value="RGMII" />
  <parameter name="use_mac_clken" value="false" />
  <parameter name="ENABLE_LGTH_CHECK" value="true" />
  <parameter name="MBIT_ONLY" value="true" />
  <parameter name="CUST_VERSION" value="0" />
  <parameter name="REDUCED_INTERFACE_ENA" value="true" />
  <parameter name="ENABLE_MDIO" value="true" />
  <parameter name="CRC32CHECK16BIT" value="0" />
  <parameter name="ING_ADDR" value="6" />
  <parameter name="CRC32S1L2_EXTERN" value="false" />
  <parameter name="ENABLE_MAC_TXADDR_SET" value="true" />
  <parameter name="EG_FIFO" value="64" />
  <parameter name="use_misc_ports" value="true" />
  <parameter name="INSERT_TA" value="false" />
  <parameter name="EG_ADDR" value="6" />
  <parameter name="STAT_CNT_ENA" value="true" />
  <parameter name="REDUCED_CONTROL" value="false" />
  <parameter name="GBIT_ONLY" value="true" />
  <parameter name="CRC32DWIDTH" value="8" />
  <parameter name="ENABLE_ENA" value="32" />
  <parameter name="ENA_HASH" value="false" />
  <parameter name="ENABLE_SUP_ADDR" value="false" />
  <parameter name="ENABLE_SHIFT16" value="true" />
  <parameter name="RESET_LEVEL" value="1" />
  <parameter name="ENABLE_MAGIC_DETECT" value="false" />
  <parameter name="USE_SYNC_RESET" value="true" />
  <parameter name="ING_FIFO" value="64" />
  <parameter name="ENABLE_MAC_TX_VLAN" value="false" />
  <parameter name="ENABLE_EXTENDED_STAT_REG" value="true" />
  <parameter name="ENABLE_MAC_FLOW_CTRL" value="false" />
  <parameter name="ENABLE_PADDING" value="true" />
  <parameter name="SYNCHRONIZER_DEPTH" value="3" />
  <parameter name="ENABLE_ECC" value="false" />
  <parameter name="ENABLE_HD_LOGIC" value="false" />
  <parameter name="MDIO_CLK_DIV" value="40" />
  <generatedFiles>
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_eth_tse_mac.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_clk_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_crc328checker.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_crc328generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_crc32ctl8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_crc32galois8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_gmii_io.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_lb_read_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_lb_wrt_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_hashing.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_host_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_host_control_small.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_mac_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_register_map.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_register_map_small.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_rx_counter_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_shared_mac_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_shared_register_map.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_tx_counter_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_lfsr_10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_loopback_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_altshifttaps.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_fifoless_mac_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_mac_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_fifoless_mac_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_mac_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_magic_detection.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_mdio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_mdio_clk_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_mdio_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_top_mdio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_mii_rx_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_mii_tx_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_dpram_16x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_dpram_8x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_dpram_ecc_16x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_retransmit_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_rgmii_in1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_rgmii_in4.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_nf_rgmii_module.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_rgmii_module.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_rgmii_out1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_rgmii_out4.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_rx_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_rx_min_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_rx_ff_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_rx_ff_length.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_rx_stat_extract.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_timing_adapter32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_timing_adapter8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_timing_adapter_fifo32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_timing_adapter_fifo8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_top_1geth.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_top_fifoless_1geth.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_top_w_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_top_wo_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_top_gen_host.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_tx_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_tx_min_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_tx_ff_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_tx_ff_length.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_tx_ff_read_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_tx_stat_extract.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_eth_tse_std_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_false_path_marker.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_a_fifo_13.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_a_fifo_24.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_a_fifo_34.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_a_fifo_opt_1246.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_gray_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_sdpm_altsyncram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_bin_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ph_calculator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_sdpm_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_dec_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_enc_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_dec_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_enc_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_dec_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_enc_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_dec_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_enc_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_dec_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_enc_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_dec_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_enc_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_dec_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_enc_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_ecc_status_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_eth_tse_mac.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/16.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_mac/altera_eth_tse_mac_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DelayTesterSystem_MAC" as="i_tse_mac" />
  <messages>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 23 starting:altera_eth_tse_mac "submodules/altera_eth_tse_mac"</message>
   <message level="Info" culprit="i_tse_mac"><![CDATA["<b>MAC</b>" instantiated <b>altera_eth_tse_mac</b> "<b>i_tse_mac</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="DelayTesterSystem:.:mm_interconnect_0:.:JTAG_AMM_Bridge_master_translator"
   kind="altera_merlin_master_translator"
   version="16.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DelayTesterSystem_mm_interconnect_0"
     as="JTAG_AMM_Bridge_master_translator" />
  <messages>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 22 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="JTAG_AMM_Bridge_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>JTAG_AMM_Bridge_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=8,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=1,AV_WRITE_WAIT_CYCLES=1,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=250000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="DelayTesterSystem:.:mm_interconnect_0:.:MAC_control_port_translator"
   kind="altera_merlin_slave_translator"
   version="16.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DelayTesterSystem_mm_interconnect_0"
     as="MAC_control_port_translator,sc_fifo_0_csr_translator" />
  <messages>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 21 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="MAC_control_port_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>MAC_control_port_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;MAC_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001000&quot;
   end=&quot;0x00000000000001400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;sc_fifo_0_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002000&quot;
   end=&quot;0x00000000000002020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=83,PKT_ADDR_SIDEBAND_L=83,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BURST_TYPE_H=82,PKT_BURST_TYPE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=96,PKT_CACHE_L=93,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=84,PKT_DATA_SIDEBAND_L=84,PKT_DEST_ID_H=88,PKT_DEST_ID_L=88,PKT_ORI_BURST_SIZE_H=101,PKT_ORI_BURST_SIZE_L=99,PKT_PROTECTION_H=92,PKT_PROTECTION_L=90,PKT_QOS_H=86,PKT_QOS_L=86,PKT_RESPONSE_STATUS_H=98,PKT_RESPONSE_STATUS_L=97,PKT_SRC_ID_H=87,PKT_SRC_ID_L=87,PKT_THREAD_ID_H=89,PKT_THREAD_ID_L=89,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=102,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="DelayTesterSystem:.:mm_interconnect_0:.:JTAG_AMM_Bridge_master_agent"
   kind="altera_merlin_master_agent"
   version="16.1"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DelayTesterSystem_mm_interconnect_0"
     as="JTAG_AMM_Bridge_master_agent" />
  <messages>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 19 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="JTAG_AMM_Bridge_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>JTAG_AMM_Bridge_master_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=88,PKT_DEST_ID_L=88,PKT_ORI_BURST_SIZE_H=101,PKT_ORI_BURST_SIZE_L=99,PKT_PROTECTION_H=92,PKT_PROTECTION_L=90,PKT_RESPONSE_STATUS_H=98,PKT_RESPONSE_STATUS_L=97,PKT_SRC_ID_H=87,PKT_SRC_ID_L=87,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=102,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="DelayTesterSystem:.:mm_interconnect_0:.:MAC_control_port_agent"
   kind="altera_merlin_slave_agent"
   version="16.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DelayTesterSystem_mm_interconnect_0"
     as="MAC_control_port_agent,sc_fifo_0_csr_agent" />
  <messages>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 18 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="MAC_control_port_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>MAC_control_port_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=01,10,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x1400,0x2020,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=88,PKT_DEST_ID_L=88,PKT_PROTECTION_H=92,PKT_PROTECTION_L=90,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x1000:0x1400:both:1:0:0:1,1:10:0x2000:0x2020:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x1000,0x2000,ST_CHANNEL_W=2,ST_DATA_W=102,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="DelayTesterSystem:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="16.1"
   name="DelayTesterSystem_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x1000,0x2000" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x1000:0x1400:both:1:0:0:1,1:10:0x2000:0x2020:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="88" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="88" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="102" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="92" />
  <parameter name="END_ADDRESS" value="0x1400,0x2020" />
  <parameter name="PKT_PROTECTION_L" value="90" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DelayTesterSystem_mm_interconnect_0" as="router" />
  <messages>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 14 starting:altera_merlin_router "submodules/DelayTesterSystem_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=88,PKT_DEST_ID_L=88,PKT_PROTECTION_H=92,PKT_PROTECTION_L=90,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=102,TYPE_OF_TRANSACTION=both"
   instancePathKey="DelayTesterSystem:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="16.1"
   name="DelayTesterSystem_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="88" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="88" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="102" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="92" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="90" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DelayTesterSystem_mm_interconnect_0"
     as="router_001,router_002" />
  <messages>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 13 starting:altera_merlin_router "submodules/DelayTesterSystem_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:16.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=1,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=88,PKT_DEST_ID_L=88,PKT_SRC_ID_H=87,PKT_SRC_ID_L=87,PKT_THREAD_ID_H=89,PKT_THREAD_ID_L=89,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=2,ST_DATA_W=102,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=2"
   instancePathKey="DelayTesterSystem:.:mm_interconnect_0:.:JTAG_AMM_Bridge_master_limiter"
   kind="altera_merlin_traffic_limiter"
   version="16.1"
   name="altera_merlin_traffic_limiter">
  <generatedFiles>
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DelayTesterSystem_mm_interconnect_0"
     as="JTAG_AMM_Bridge_master_limiter" />
  <messages>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 11 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="JTAG_AMM_Bridge_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>JTAG_AMM_Bridge_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=250000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=102,VALID_WIDTH=2"
   instancePathKey="DelayTesterSystem:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="DelayTesterSystem_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="250000000" />
  <parameter name="VALID_WIDTH" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="102" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DelayTesterSystem_mm_interconnect_0" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 10 starting:altera_merlin_demultiplexer "submodules/DelayTesterSystem_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=2,ST_DATA_W=102,USE_EXTERNAL_ARB=0"
   instancePathKey="DelayTesterSystem:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="DelayTesterSystem_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="102" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DelayTesterSystem_mm_interconnect_0"
     as="cmd_mux,cmd_mux_001" />
  <messages>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 9 starting:altera_merlin_multiplexer "submodules/DelayTesterSystem_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=250000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=102,VALID_WIDTH=1"
   instancePathKey="DelayTesterSystem:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="DelayTesterSystem_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="250000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="102" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DelayTesterSystem_mm_interconnect_0"
     as="rsp_demux,rsp_demux_001" />
  <messages>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 7 starting:altera_merlin_demultiplexer "submodules/DelayTesterSystem_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=2,ST_DATA_W=102,USE_EXTERNAL_ARB=0"
   instancePathKey="DelayTesterSystem:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="DelayTesterSystem_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="102" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="DelayTesterSystem_mm_interconnect_0" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 5 starting:altera_merlin_multiplexer "submodules/DelayTesterSystem_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:16.1:AUTO_DEVICE=5CSEBA4U19C8,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=34,inChannelWidth=0,inDataWidth=34,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=34,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:16.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:16.1:)(clock:16.1:)(reset:16.1:)"
   instancePathKey="DelayTesterSystem:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="16.1"
   name="DelayTesterSystem_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="34" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CSEBA4U19C8" />
  <parameter name="inDataWidth" value="34" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/altera/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/altera/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="DelayTesterSystem_mm_interconnect_0"
     as="avalon_st_adapter,avalon_st_adapter_001" />
  <messages>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 4 starting:altera_avalon_st_adapter "submodules/DelayTesterSystem_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/DelayTesterSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 0 starting:error_adapter "submodules/DelayTesterSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=4,inUseEmpty=false,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="DelayTesterSystem:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="16.1"
   name="DelayTesterSystem_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="4" />
  <parameter name="inUseEmptyPort" value="YES" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DelayTesterSystem_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 3 starting:error_adapter "submodules/DelayTesterSystem_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=6,inMaxChannel=0,inReadyLatency=2,inSymbolsPerBeat=4,inUseEmpty=false,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,outErrorDescriptor=,outErrorWidth=0"
   instancePathKey="DelayTesterSystem:.:avalon_st_adapter_001:.:error_adapter_0"
   kind="error_adapter"
   version="16.1"
   name="DelayTesterSystem_avalon_st_adapter_001_error_adapter_0">
  <parameter name="inErrorWidth" value="6" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="4" />
  <parameter name="inUseEmptyPort" value="YES" />
  <parameter name="outErrorWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="2" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DelayTesterSystem_avalon_st_adapter_001"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 2 starting:error_adapter "submodules/DelayTesterSystem_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=2,inSymbolsPerBeat=4,inUseEmpty=false,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true"
   instancePathKey="DelayTesterSystem:.:avalon_st_adapter_001:.:timing_adapter_0"
   kind="timing_adapter"
   version="16.1"
   name="DelayTesterSystem_avalon_st_adapter_001_timing_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="4" />
  <parameter name="inUseEmptyPort" value="YES" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="2" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_avalon_st_adapter_001_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_avalon_st_adapter_001_timing_adapter_0_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DelayTesterSystem_avalon_st_adapter_001"
     as="timing_adapter_0" />
  <messages>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 1 starting:timing_adapter "submodules/DelayTesterSystem_avalon_st_adapter_001_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:16.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="DelayTesterSystem:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="16.1"
   name="DelayTesterSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/MTK_2/FPGA_Project/DelayTesterSystem/synthesis/submodules/DelayTesterSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="DelayTesterSystem_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="DelayTesterSystem">queue size: 0 starting:error_adapter "submodules/DelayTesterSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
