

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Fri Mar 13 21:01:29 2015

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        DCT_HLS_Project
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      6.38|        1.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3959|  3959|  3960|  3960|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row   |  144|  144|        18|          -|          -|     8|    no    |
        | + RD_Loop_Col  |   16|   16|         2|          -|          -|     8|    no    |
        |- WR_Loop_Row   |  144|  144|        18|          -|          -|     8|    no    |
        | + WR_Loop_Col  |   16|   16|         2|          -|          -|     8|    no    |
        +----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond1_i)
	3  / (!exitcond1_i)
3 --> 
	4  / (!exitcond_i)
	2  / (exitcond_i)
4 --> 
	3  / true
5 --> 
	6  / true
6 --> 
	7  / (!exitcond1_i3)
7 --> 
	8  / (!exitcond_i7)
	6  / (exitcond_i7)
8 --> 
	7  / true
* FSM state operations: 

 <State 1>: 1.21ns
ST_1: stg_9 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %input_r) nounwind, !map !7

ST_1: stg_10 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %output_r) nounwind, !map !13

ST_1: stg_11 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @str) nounwind

ST_1: buf_2d_in [1/1] 0.00ns
:3  %buf_2d_in = alloca [64 x i16], align 2

ST_1: buf_2d_out [1/1] 0.00ns
:4  %buf_2d_out = alloca [64 x i16], align 2

ST_1: stg_14 [1/1] 1.21ns
:5  br label %1


 <State 2>: 1.88ns
ST_2: r_i [1/1] 0.00ns
:0  %r_i = phi i4 [ 0, %0 ], [ %r, %5 ]

ST_2: exitcond1_i [1/1] 1.88ns
:1  %exitcond1_i = icmp eq i4 %r_i, -8

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_2: r [1/1] 0.80ns
:3  %r = add i4 %r_i, 1

ST_2: stg_19 [1/1] 0.00ns
:4  br i1 %exitcond1_i, label %read_data.exit, label %2

ST_2: stg_20 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str8) nounwind

ST_2: tmp_11_i [1/1] 0.00ns
:1  %tmp_11_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8) nounwind

ST_2: tmp [1/1] 0.00ns
:2  %tmp = trunc i4 %r_i to i3

ST_2: tmp_i [1/1] 0.00ns
:3  %tmp_i = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp, i3 0)

ST_2: stg_24 [1/1] 1.21ns
:4  br label %3

ST_2: stg_25 [2/2] 0.00ns
read_data.exit:0  call fastcc void @dct_2d([64 x i16]* nocapture %buf_2d_in, [64 x i16]* nocapture %buf_2d_out) nounwind


 <State 3>: 4.11ns
ST_3: c_i [1/1] 0.00ns
:0  %c_i = phi i4 [ 0, %2 ], [ %c, %4 ]

ST_3: c_i_cast6 [1/1] 0.00ns
:1  %c_i_cast6 = zext i4 %c_i to i6

ST_3: exitcond_i [1/1] 1.88ns
:2  %exitcond_i = icmp eq i4 %c_i, -8

ST_3: empty_15 [1/1] 0.00ns
:3  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_3: c [1/1] 0.80ns
:4  %c = add i4 %c_i, 1

ST_3: stg_31 [1/1] 0.00ns
:5  br i1 %exitcond_i, label %5, label %4

ST_3: tmp_5_i [1/1] 1.72ns
:1  %tmp_5_i = add i6 %c_i_cast6, %tmp_i

ST_3: tmp_6_i [1/1] 0.00ns
:2  %tmp_6_i = zext i6 %tmp_5_i to i64

ST_3: input_addr [1/1] 0.00ns
:3  %input_addr = getelementptr [64 x i16]* %input_r, i64 0, i64 %tmp_6_i

ST_3: input_load [2/2] 2.39ns
:4  %input_load = load i16* %input_addr, align 2

ST_3: empty_16 [1/1] 0.00ns
:0  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_11_i) nounwind

ST_3: stg_37 [1/1] 0.00ns
:1  br label %1


 <State 4>: 4.78ns
ST_4: stg_38 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str9) nounwind

ST_4: input_load [1/2] 2.39ns
:4  %input_load = load i16* %input_addr, align 2

ST_4: tmp_7_i_trn_cast [1/1] 0.00ns
:5  %tmp_7_i_trn_cast = zext i4 %c_i to i8

ST_4: tmp_2 [1/1] 0.00ns
:6  %tmp_2 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %r_i, i3 0)

ST_4: p_addr_cast [1/1] 0.00ns
:7  %p_addr_cast = zext i7 %tmp_2 to i8

ST_4: p_addr1 [1/1] 1.72ns
:8  %p_addr1 = add i8 %p_addr_cast, %tmp_7_i_trn_cast

ST_4: tmp_3 [1/1] 0.00ns
:9  %tmp_3 = zext i8 %p_addr1 to i64

ST_4: buf_2d_in_addr [1/1] 0.00ns
:10  %buf_2d_in_addr = getelementptr [64 x i16]* %buf_2d_in, i64 0, i64 %tmp_3

ST_4: stg_46 [1/1] 2.39ns
:11  store i16 %input_load, i16* %buf_2d_in_addr, align 2

ST_4: stg_47 [1/1] 0.00ns
:12  br label %3


 <State 5>: 1.21ns
ST_5: stg_48 [1/2] 0.00ns
read_data.exit:0  call fastcc void @dct_2d([64 x i16]* nocapture %buf_2d_in, [64 x i16]* nocapture %buf_2d_out) nounwind

ST_5: stg_49 [1/1] 1.21ns
read_data.exit:1  br label %6


 <State 6>: 1.88ns
ST_6: r_i2 [1/1] 0.00ns
:0  %r_i2 = phi i4 [ 0, %read_data.exit ], [ %r_1, %10 ]

ST_6: exitcond1_i3 [1/1] 1.88ns
:1  %exitcond1_i3 = icmp eq i4 %r_i2, -8

ST_6: empty_17 [1/1] 0.00ns
:2  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_6: r_1 [1/1] 0.80ns
:3  %r_1 = add i4 %r_i2, 1

ST_6: stg_54 [1/1] 0.00ns
:4  br i1 %exitcond1_i3, label %write_data.exit, label %7

ST_6: stg_55 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind

ST_6: tmp_1_i [1/1] 0.00ns
:1  %tmp_1_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10) nounwind

ST_6: tmp_1 [1/1] 0.00ns
:2  %tmp_1 = trunc i4 %r_i2 to i3

ST_6: tmp_i5 [1/1] 0.00ns
:3  %tmp_i5 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_1, i3 0)

ST_6: stg_59 [1/1] 1.21ns
:4  br label %8

ST_6: stg_60 [1/1] 0.00ns
write_data.exit:0  ret void


 <State 7>: 4.11ns
ST_7: c_i6 [1/1] 0.00ns
:0  %c_i6 = phi i4 [ 0, %7 ], [ %c_1, %9 ]

ST_7: c_i6_cast2 [1/1] 0.00ns
:1  %c_i6_cast2 = zext i4 %c_i6 to i6

ST_7: exitcond_i7 [1/1] 1.88ns
:2  %exitcond_i7 = icmp eq i4 %c_i6, -8

ST_7: empty_18 [1/1] 0.00ns
:3  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_7: c_1 [1/1] 0.80ns
:4  %c_1 = add i4 %c_i6, 1

ST_7: stg_66 [1/1] 0.00ns
:5  br i1 %exitcond_i7, label %10, label %9

ST_7: tmp_8_i_trn_cast [1/1] 0.00ns
:1  %tmp_8_i_trn_cast = zext i4 %c_i6 to i8

ST_7: tmp_4 [1/1] 0.00ns
:2  %tmp_4 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %r_i2, i3 0)

ST_7: p_addr2_cast [1/1] 0.00ns
:3  %p_addr2_cast = zext i7 %tmp_4 to i8

ST_7: p_addr3 [1/1] 1.72ns
:4  %p_addr3 = add i8 %p_addr2_cast, %tmp_8_i_trn_cast

ST_7: tmp_5 [1/1] 0.00ns
:5  %tmp_5 = zext i8 %p_addr3 to i64

ST_7: buf_2d_out_addr [1/1] 0.00ns
:6  %buf_2d_out_addr = getelementptr [64 x i16]* %buf_2d_out, i64 0, i64 %tmp_5

ST_7: buf_2d_out_load [2/2] 2.39ns
:7  %buf_2d_out_load = load i16* %buf_2d_out_addr, align 2

ST_7: tmp_9_i [1/1] 1.72ns
:8  %tmp_9_i = add i6 %c_i6_cast2, %tmp_i5

ST_7: empty_19 [1/1] 0.00ns
:0  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_1_i) nounwind

ST_7: stg_76 [1/1] 0.00ns
:1  br label %6


 <State 8>: 4.78ns
ST_8: stg_77 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str11) nounwind

ST_8: buf_2d_out_load [1/2] 2.39ns
:7  %buf_2d_out_load = load i16* %buf_2d_out_addr, align 2

ST_8: tmp_3_i [1/1] 0.00ns
:9  %tmp_3_i = zext i6 %tmp_9_i to i64

ST_8: output_addr [1/1] 0.00ns
:10  %output_addr = getelementptr [64 x i16]* %output_r, i64 0, i64 %tmp_3_i

ST_8: stg_81 [1/1] 2.39ns
:11  store i16 %buf_2d_out_load, i16* %output_addr, align 2

ST_8: stg_82 [1/1] 0.00ns
:12  br label %8



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
