
jc62_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000095ec  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004ec  080097d8  080097d8  000197d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009cc4  08009cc4  000201f4  2**0
                  CONTENTS
  4 .ARM          00000000  08009cc4  08009cc4  000201f4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009cc4  08009cc4  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009cc4  08009cc4  00019cc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009cc8  08009cc8  00019cc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  08009ccc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000194  200001f4  08009ec0  000201f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000388  08009ec0  00020388  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ddd3  00000000  00000000  0002021d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000237a  00000000  00000000  0002dff0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000df0  00000000  00000000  00030370  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ce8  00000000  00000000  00031160  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001aeee  00000000  00000000  00031e48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010578  00000000  00000000  0004cd36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009a27e  00000000  00000000  0005d2ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f752c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004e7c  00000000  00000000  000f757c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200001f4 	.word	0x200001f4
 8000204:	00000000 	.word	0x00000000
 8000208:	080097bc 	.word	0x080097bc

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200001f8 	.word	0x200001f8
 8000224:	080097bc 	.word	0x080097bc

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_d2uiz>:
 8000b60:	004a      	lsls	r2, r1, #1
 8000b62:	d211      	bcs.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b68:	d211      	bcs.n	8000b8e <__aeabi_d2uiz+0x2e>
 8000b6a:	d50d      	bpl.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d40e      	bmi.n	8000b94 <__aeabi_d2uiz+0x34>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	fa23 f002 	lsr.w	r0, r3, r2
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d102      	bne.n	8000b9a <__aeabi_d2uiz+0x3a>
 8000b94:	f04f 30ff 	mov.w	r0, #4294967295
 8000b98:	4770      	bx	lr
 8000b9a:	f04f 0000 	mov.w	r0, #0
 8000b9e:	4770      	bx	lr

08000ba0 <__aeabi_d2f>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ba8:	bf24      	itt	cs
 8000baa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bb2:	d90d      	bls.n	8000bd0 <__aeabi_d2f+0x30>
 8000bb4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bb8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bbc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bc4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc8:	bf08      	it	eq
 8000bca:	f020 0001 	biceq.w	r0, r0, #1
 8000bce:	4770      	bx	lr
 8000bd0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bd4:	d121      	bne.n	8000c1a <__aeabi_d2f+0x7a>
 8000bd6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bda:	bfbc      	itt	lt
 8000bdc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be0:	4770      	bxlt	lr
 8000be2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000be6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bea:	f1c2 0218 	rsb	r2, r2, #24
 8000bee:	f1c2 0c20 	rsb	ip, r2, #32
 8000bf2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bf6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bfa:	bf18      	it	ne
 8000bfc:	f040 0001 	orrne.w	r0, r0, #1
 8000c00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c0c:	ea40 000c 	orr.w	r0, r0, ip
 8000c10:	fa23 f302 	lsr.w	r3, r3, r2
 8000c14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c18:	e7cc      	b.n	8000bb4 <__aeabi_d2f+0x14>
 8000c1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c1e:	d107      	bne.n	8000c30 <__aeabi_d2f+0x90>
 8000c20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c24:	bf1e      	ittt	ne
 8000c26:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c2a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c2e:	4770      	bxne	lr
 8000c30:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c34:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c38:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop

08000c40 <__aeabi_frsub>:
 8000c40:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000c44:	e002      	b.n	8000c4c <__addsf3>
 8000c46:	bf00      	nop

08000c48 <__aeabi_fsub>:
 8000c48:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000c4c <__addsf3>:
 8000c4c:	0042      	lsls	r2, r0, #1
 8000c4e:	bf1f      	itttt	ne
 8000c50:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c54:	ea92 0f03 	teqne	r2, r3
 8000c58:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c5c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c60:	d06a      	beq.n	8000d38 <__addsf3+0xec>
 8000c62:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c66:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c6a:	bfc1      	itttt	gt
 8000c6c:	18d2      	addgt	r2, r2, r3
 8000c6e:	4041      	eorgt	r1, r0
 8000c70:	4048      	eorgt	r0, r1
 8000c72:	4041      	eorgt	r1, r0
 8000c74:	bfb8      	it	lt
 8000c76:	425b      	neglt	r3, r3
 8000c78:	2b19      	cmp	r3, #25
 8000c7a:	bf88      	it	hi
 8000c7c:	4770      	bxhi	lr
 8000c7e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c82:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c86:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c8a:	bf18      	it	ne
 8000c8c:	4240      	negne	r0, r0
 8000c8e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c92:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c96:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c9a:	bf18      	it	ne
 8000c9c:	4249      	negne	r1, r1
 8000c9e:	ea92 0f03 	teq	r2, r3
 8000ca2:	d03f      	beq.n	8000d24 <__addsf3+0xd8>
 8000ca4:	f1a2 0201 	sub.w	r2, r2, #1
 8000ca8:	fa41 fc03 	asr.w	ip, r1, r3
 8000cac:	eb10 000c 	adds.w	r0, r0, ip
 8000cb0:	f1c3 0320 	rsb	r3, r3, #32
 8000cb4:	fa01 f103 	lsl.w	r1, r1, r3
 8000cb8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cbc:	d502      	bpl.n	8000cc4 <__addsf3+0x78>
 8000cbe:	4249      	negs	r1, r1
 8000cc0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000cc4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000cc8:	d313      	bcc.n	8000cf2 <__addsf3+0xa6>
 8000cca:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000cce:	d306      	bcc.n	8000cde <__addsf3+0x92>
 8000cd0:	0840      	lsrs	r0, r0, #1
 8000cd2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cd6:	f102 0201 	add.w	r2, r2, #1
 8000cda:	2afe      	cmp	r2, #254	; 0xfe
 8000cdc:	d251      	bcs.n	8000d82 <__addsf3+0x136>
 8000cde:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000ce2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ce6:	bf08      	it	eq
 8000ce8:	f020 0001 	biceq.w	r0, r0, #1
 8000cec:	ea40 0003 	orr.w	r0, r0, r3
 8000cf0:	4770      	bx	lr
 8000cf2:	0049      	lsls	r1, r1, #1
 8000cf4:	eb40 0000 	adc.w	r0, r0, r0
 8000cf8:	3a01      	subs	r2, #1
 8000cfa:	bf28      	it	cs
 8000cfc:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000d00:	d2ed      	bcs.n	8000cde <__addsf3+0x92>
 8000d02:	fab0 fc80 	clz	ip, r0
 8000d06:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d0a:	ebb2 020c 	subs.w	r2, r2, ip
 8000d0e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d12:	bfaa      	itet	ge
 8000d14:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d18:	4252      	neglt	r2, r2
 8000d1a:	4318      	orrge	r0, r3
 8000d1c:	bfbc      	itt	lt
 8000d1e:	40d0      	lsrlt	r0, r2
 8000d20:	4318      	orrlt	r0, r3
 8000d22:	4770      	bx	lr
 8000d24:	f092 0f00 	teq	r2, #0
 8000d28:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000d2c:	bf06      	itte	eq
 8000d2e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000d32:	3201      	addeq	r2, #1
 8000d34:	3b01      	subne	r3, #1
 8000d36:	e7b5      	b.n	8000ca4 <__addsf3+0x58>
 8000d38:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d3c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d40:	bf18      	it	ne
 8000d42:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d46:	d021      	beq.n	8000d8c <__addsf3+0x140>
 8000d48:	ea92 0f03 	teq	r2, r3
 8000d4c:	d004      	beq.n	8000d58 <__addsf3+0x10c>
 8000d4e:	f092 0f00 	teq	r2, #0
 8000d52:	bf08      	it	eq
 8000d54:	4608      	moveq	r0, r1
 8000d56:	4770      	bx	lr
 8000d58:	ea90 0f01 	teq	r0, r1
 8000d5c:	bf1c      	itt	ne
 8000d5e:	2000      	movne	r0, #0
 8000d60:	4770      	bxne	lr
 8000d62:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d66:	d104      	bne.n	8000d72 <__addsf3+0x126>
 8000d68:	0040      	lsls	r0, r0, #1
 8000d6a:	bf28      	it	cs
 8000d6c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d70:	4770      	bx	lr
 8000d72:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d76:	bf3c      	itt	cc
 8000d78:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d7c:	4770      	bxcc	lr
 8000d7e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d82:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d86:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d8a:	4770      	bx	lr
 8000d8c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d90:	bf16      	itet	ne
 8000d92:	4608      	movne	r0, r1
 8000d94:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d98:	4601      	movne	r1, r0
 8000d9a:	0242      	lsls	r2, r0, #9
 8000d9c:	bf06      	itte	eq
 8000d9e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000da2:	ea90 0f01 	teqeq	r0, r1
 8000da6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000daa:	4770      	bx	lr

08000dac <__aeabi_ui2f>:
 8000dac:	f04f 0300 	mov.w	r3, #0
 8000db0:	e004      	b.n	8000dbc <__aeabi_i2f+0x8>
 8000db2:	bf00      	nop

08000db4 <__aeabi_i2f>:
 8000db4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000db8:	bf48      	it	mi
 8000dba:	4240      	negmi	r0, r0
 8000dbc:	ea5f 0c00 	movs.w	ip, r0
 8000dc0:	bf08      	it	eq
 8000dc2:	4770      	bxeq	lr
 8000dc4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000dc8:	4601      	mov	r1, r0
 8000dca:	f04f 0000 	mov.w	r0, #0
 8000dce:	e01c      	b.n	8000e0a <__aeabi_l2f+0x2a>

08000dd0 <__aeabi_ul2f>:
 8000dd0:	ea50 0201 	orrs.w	r2, r0, r1
 8000dd4:	bf08      	it	eq
 8000dd6:	4770      	bxeq	lr
 8000dd8:	f04f 0300 	mov.w	r3, #0
 8000ddc:	e00a      	b.n	8000df4 <__aeabi_l2f+0x14>
 8000dde:	bf00      	nop

08000de0 <__aeabi_l2f>:
 8000de0:	ea50 0201 	orrs.w	r2, r0, r1
 8000de4:	bf08      	it	eq
 8000de6:	4770      	bxeq	lr
 8000de8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000dec:	d502      	bpl.n	8000df4 <__aeabi_l2f+0x14>
 8000dee:	4240      	negs	r0, r0
 8000df0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000df4:	ea5f 0c01 	movs.w	ip, r1
 8000df8:	bf02      	ittt	eq
 8000dfa:	4684      	moveq	ip, r0
 8000dfc:	4601      	moveq	r1, r0
 8000dfe:	2000      	moveq	r0, #0
 8000e00:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e04:	bf08      	it	eq
 8000e06:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e0a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e0e:	fabc f28c 	clz	r2, ip
 8000e12:	3a08      	subs	r2, #8
 8000e14:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e18:	db10      	blt.n	8000e3c <__aeabi_l2f+0x5c>
 8000e1a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e1e:	4463      	add	r3, ip
 8000e20:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e24:	f1c2 0220 	rsb	r2, r2, #32
 8000e28:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000e2c:	fa20 f202 	lsr.w	r2, r0, r2
 8000e30:	eb43 0002 	adc.w	r0, r3, r2
 8000e34:	bf08      	it	eq
 8000e36:	f020 0001 	biceq.w	r0, r0, #1
 8000e3a:	4770      	bx	lr
 8000e3c:	f102 0220 	add.w	r2, r2, #32
 8000e40:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e44:	f1c2 0220 	rsb	r2, r2, #32
 8000e48:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e4c:	fa21 f202 	lsr.w	r2, r1, r2
 8000e50:	eb43 0002 	adc.w	r0, r3, r2
 8000e54:	bf08      	it	eq
 8000e56:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e5a:	4770      	bx	lr

08000e5c <__aeabi_fmul>:
 8000e5c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e60:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e64:	bf1e      	ittt	ne
 8000e66:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e6a:	ea92 0f0c 	teqne	r2, ip
 8000e6e:	ea93 0f0c 	teqne	r3, ip
 8000e72:	d06f      	beq.n	8000f54 <__aeabi_fmul+0xf8>
 8000e74:	441a      	add	r2, r3
 8000e76:	ea80 0c01 	eor.w	ip, r0, r1
 8000e7a:	0240      	lsls	r0, r0, #9
 8000e7c:	bf18      	it	ne
 8000e7e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e82:	d01e      	beq.n	8000ec2 <__aeabi_fmul+0x66>
 8000e84:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000e88:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e8c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e90:	fba0 3101 	umull	r3, r1, r0, r1
 8000e94:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e98:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000e9c:	bf3e      	ittt	cc
 8000e9e:	0049      	lslcc	r1, r1, #1
 8000ea0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000ea4:	005b      	lslcc	r3, r3, #1
 8000ea6:	ea40 0001 	orr.w	r0, r0, r1
 8000eaa:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000eae:	2afd      	cmp	r2, #253	; 0xfd
 8000eb0:	d81d      	bhi.n	8000eee <__aeabi_fmul+0x92>
 8000eb2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000eb6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000eba:	bf08      	it	eq
 8000ebc:	f020 0001 	biceq.w	r0, r0, #1
 8000ec0:	4770      	bx	lr
 8000ec2:	f090 0f00 	teq	r0, #0
 8000ec6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000eca:	bf08      	it	eq
 8000ecc:	0249      	lsleq	r1, r1, #9
 8000ece:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ed2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000ed6:	3a7f      	subs	r2, #127	; 0x7f
 8000ed8:	bfc2      	ittt	gt
 8000eda:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ede:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ee2:	4770      	bxgt	lr
 8000ee4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee8:	f04f 0300 	mov.w	r3, #0
 8000eec:	3a01      	subs	r2, #1
 8000eee:	dc5d      	bgt.n	8000fac <__aeabi_fmul+0x150>
 8000ef0:	f112 0f19 	cmn.w	r2, #25
 8000ef4:	bfdc      	itt	le
 8000ef6:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000efa:	4770      	bxle	lr
 8000efc:	f1c2 0200 	rsb	r2, r2, #0
 8000f00:	0041      	lsls	r1, r0, #1
 8000f02:	fa21 f102 	lsr.w	r1, r1, r2
 8000f06:	f1c2 0220 	rsb	r2, r2, #32
 8000f0a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f0e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000f12:	f140 0000 	adc.w	r0, r0, #0
 8000f16:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000f1a:	bf08      	it	eq
 8000f1c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000f20:	4770      	bx	lr
 8000f22:	f092 0f00 	teq	r2, #0
 8000f26:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f2a:	bf02      	ittt	eq
 8000f2c:	0040      	lsleq	r0, r0, #1
 8000f2e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f32:	3a01      	subeq	r2, #1
 8000f34:	d0f9      	beq.n	8000f2a <__aeabi_fmul+0xce>
 8000f36:	ea40 000c 	orr.w	r0, r0, ip
 8000f3a:	f093 0f00 	teq	r3, #0
 8000f3e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f42:	bf02      	ittt	eq
 8000f44:	0049      	lsleq	r1, r1, #1
 8000f46:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f4a:	3b01      	subeq	r3, #1
 8000f4c:	d0f9      	beq.n	8000f42 <__aeabi_fmul+0xe6>
 8000f4e:	ea41 010c 	orr.w	r1, r1, ip
 8000f52:	e78f      	b.n	8000e74 <__aeabi_fmul+0x18>
 8000f54:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f58:	ea92 0f0c 	teq	r2, ip
 8000f5c:	bf18      	it	ne
 8000f5e:	ea93 0f0c 	teqne	r3, ip
 8000f62:	d00a      	beq.n	8000f7a <__aeabi_fmul+0x11e>
 8000f64:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f68:	bf18      	it	ne
 8000f6a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f6e:	d1d8      	bne.n	8000f22 <__aeabi_fmul+0xc6>
 8000f70:	ea80 0001 	eor.w	r0, r0, r1
 8000f74:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f78:	4770      	bx	lr
 8000f7a:	f090 0f00 	teq	r0, #0
 8000f7e:	bf17      	itett	ne
 8000f80:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000f84:	4608      	moveq	r0, r1
 8000f86:	f091 0f00 	teqne	r1, #0
 8000f8a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000f8e:	d014      	beq.n	8000fba <__aeabi_fmul+0x15e>
 8000f90:	ea92 0f0c 	teq	r2, ip
 8000f94:	d101      	bne.n	8000f9a <__aeabi_fmul+0x13e>
 8000f96:	0242      	lsls	r2, r0, #9
 8000f98:	d10f      	bne.n	8000fba <__aeabi_fmul+0x15e>
 8000f9a:	ea93 0f0c 	teq	r3, ip
 8000f9e:	d103      	bne.n	8000fa8 <__aeabi_fmul+0x14c>
 8000fa0:	024b      	lsls	r3, r1, #9
 8000fa2:	bf18      	it	ne
 8000fa4:	4608      	movne	r0, r1
 8000fa6:	d108      	bne.n	8000fba <__aeabi_fmul+0x15e>
 8000fa8:	ea80 0001 	eor.w	r0, r0, r1
 8000fac:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000fb0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000fb4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000fb8:	4770      	bx	lr
 8000fba:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000fbe:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000fc2:	4770      	bx	lr

08000fc4 <__aeabi_fdiv>:
 8000fc4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000fc8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000fcc:	bf1e      	ittt	ne
 8000fce:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000fd2:	ea92 0f0c 	teqne	r2, ip
 8000fd6:	ea93 0f0c 	teqne	r3, ip
 8000fda:	d069      	beq.n	80010b0 <__aeabi_fdiv+0xec>
 8000fdc:	eba2 0203 	sub.w	r2, r2, r3
 8000fe0:	ea80 0c01 	eor.w	ip, r0, r1
 8000fe4:	0249      	lsls	r1, r1, #9
 8000fe6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000fea:	d037      	beq.n	800105c <__aeabi_fdiv+0x98>
 8000fec:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ff0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ff4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ff8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ffc:	428b      	cmp	r3, r1
 8000ffe:	bf38      	it	cc
 8001000:	005b      	lslcc	r3, r3, #1
 8001002:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8001006:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 800100a:	428b      	cmp	r3, r1
 800100c:	bf24      	itt	cs
 800100e:	1a5b      	subcs	r3, r3, r1
 8001010:	ea40 000c 	orrcs.w	r0, r0, ip
 8001014:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8001018:	bf24      	itt	cs
 800101a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800101e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8001022:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8001026:	bf24      	itt	cs
 8001028:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800102c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8001030:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8001034:	bf24      	itt	cs
 8001036:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800103a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800103e:	011b      	lsls	r3, r3, #4
 8001040:	bf18      	it	ne
 8001042:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8001046:	d1e0      	bne.n	800100a <__aeabi_fdiv+0x46>
 8001048:	2afd      	cmp	r2, #253	; 0xfd
 800104a:	f63f af50 	bhi.w	8000eee <__aeabi_fmul+0x92>
 800104e:	428b      	cmp	r3, r1
 8001050:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8001054:	bf08      	it	eq
 8001056:	f020 0001 	biceq.w	r0, r0, #1
 800105a:	4770      	bx	lr
 800105c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8001060:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8001064:	327f      	adds	r2, #127	; 0x7f
 8001066:	bfc2      	ittt	gt
 8001068:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800106c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001070:	4770      	bxgt	lr
 8001072:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8001076:	f04f 0300 	mov.w	r3, #0
 800107a:	3a01      	subs	r2, #1
 800107c:	e737      	b.n	8000eee <__aeabi_fmul+0x92>
 800107e:	f092 0f00 	teq	r2, #0
 8001082:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8001086:	bf02      	ittt	eq
 8001088:	0040      	lsleq	r0, r0, #1
 800108a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800108e:	3a01      	subeq	r2, #1
 8001090:	d0f9      	beq.n	8001086 <__aeabi_fdiv+0xc2>
 8001092:	ea40 000c 	orr.w	r0, r0, ip
 8001096:	f093 0f00 	teq	r3, #0
 800109a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800109e:	bf02      	ittt	eq
 80010a0:	0049      	lsleq	r1, r1, #1
 80010a2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80010a6:	3b01      	subeq	r3, #1
 80010a8:	d0f9      	beq.n	800109e <__aeabi_fdiv+0xda>
 80010aa:	ea41 010c 	orr.w	r1, r1, ip
 80010ae:	e795      	b.n	8000fdc <__aeabi_fdiv+0x18>
 80010b0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80010b4:	ea92 0f0c 	teq	r2, ip
 80010b8:	d108      	bne.n	80010cc <__aeabi_fdiv+0x108>
 80010ba:	0242      	lsls	r2, r0, #9
 80010bc:	f47f af7d 	bne.w	8000fba <__aeabi_fmul+0x15e>
 80010c0:	ea93 0f0c 	teq	r3, ip
 80010c4:	f47f af70 	bne.w	8000fa8 <__aeabi_fmul+0x14c>
 80010c8:	4608      	mov	r0, r1
 80010ca:	e776      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010cc:	ea93 0f0c 	teq	r3, ip
 80010d0:	d104      	bne.n	80010dc <__aeabi_fdiv+0x118>
 80010d2:	024b      	lsls	r3, r1, #9
 80010d4:	f43f af4c 	beq.w	8000f70 <__aeabi_fmul+0x114>
 80010d8:	4608      	mov	r0, r1
 80010da:	e76e      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010dc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80010e0:	bf18      	it	ne
 80010e2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80010e6:	d1ca      	bne.n	800107e <__aeabi_fdiv+0xba>
 80010e8:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80010ec:	f47f af5c 	bne.w	8000fa8 <__aeabi_fmul+0x14c>
 80010f0:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 80010f4:	f47f af3c 	bne.w	8000f70 <__aeabi_fmul+0x114>
 80010f8:	e75f      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010fa:	bf00      	nop

080010fc <__aeabi_d2lz>:
 80010fc:	b538      	push	{r3, r4, r5, lr}
 80010fe:	4605      	mov	r5, r0
 8001100:	460c      	mov	r4, r1
 8001102:	2200      	movs	r2, #0
 8001104:	2300      	movs	r3, #0
 8001106:	4628      	mov	r0, r5
 8001108:	4621      	mov	r1, r4
 800110a:	f7ff fcc3 	bl	8000a94 <__aeabi_dcmplt>
 800110e:	b928      	cbnz	r0, 800111c <__aeabi_d2lz+0x20>
 8001110:	4628      	mov	r0, r5
 8001112:	4621      	mov	r1, r4
 8001114:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001118:	f000 b80a 	b.w	8001130 <__aeabi_d2ulz>
 800111c:	4628      	mov	r0, r5
 800111e:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8001122:	f000 f805 	bl	8001130 <__aeabi_d2ulz>
 8001126:	4240      	negs	r0, r0
 8001128:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800112c:	bd38      	pop	{r3, r4, r5, pc}
 800112e:	bf00      	nop

08001130 <__aeabi_d2ulz>:
 8001130:	b5d0      	push	{r4, r6, r7, lr}
 8001132:	2200      	movs	r2, #0
 8001134:	4b0b      	ldr	r3, [pc, #44]	; (8001164 <__aeabi_d2ulz+0x34>)
 8001136:	4606      	mov	r6, r0
 8001138:	460f      	mov	r7, r1
 800113a:	f7ff fa39 	bl	80005b0 <__aeabi_dmul>
 800113e:	f7ff fd0f 	bl	8000b60 <__aeabi_d2uiz>
 8001142:	4604      	mov	r4, r0
 8001144:	f7ff f9ba 	bl	80004bc <__aeabi_ui2d>
 8001148:	2200      	movs	r2, #0
 800114a:	4b07      	ldr	r3, [pc, #28]	; (8001168 <__aeabi_d2ulz+0x38>)
 800114c:	f7ff fa30 	bl	80005b0 <__aeabi_dmul>
 8001150:	4602      	mov	r2, r0
 8001152:	460b      	mov	r3, r1
 8001154:	4630      	mov	r0, r6
 8001156:	4639      	mov	r1, r7
 8001158:	f7ff f872 	bl	8000240 <__aeabi_dsub>
 800115c:	f7ff fd00 	bl	8000b60 <__aeabi_d2uiz>
 8001160:	4621      	mov	r1, r4
 8001162:	bdd0      	pop	{r4, r6, r7, pc}
 8001164:	3df00000 	.word	0x3df00000
 8001168:	41f00000 	.word	0x41f00000

0800116c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b082      	sub	sp, #8
 8001170:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001172:	4b0c      	ldr	r3, [pc, #48]	; (80011a4 <MX_DMA_Init+0x38>)
 8001174:	695b      	ldr	r3, [r3, #20]
 8001176:	4a0b      	ldr	r2, [pc, #44]	; (80011a4 <MX_DMA_Init+0x38>)
 8001178:	f043 0301 	orr.w	r3, r3, #1
 800117c:	6153      	str	r3, [r2, #20]
 800117e:	4b09      	ldr	r3, [pc, #36]	; (80011a4 <MX_DMA_Init+0x38>)
 8001180:	695b      	ldr	r3, [r3, #20]
 8001182:	f003 0301 	and.w	r3, r3, #1
 8001186:	607b      	str	r3, [r7, #4]
 8001188:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 800118a:	2200      	movs	r2, #0
 800118c:	2100      	movs	r1, #0
 800118e:	2010      	movs	r0, #16
 8001190:	f001 f837 	bl	8002202 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001194:	2010      	movs	r0, #16
 8001196:	f001 f850 	bl	800223a <HAL_NVIC_EnableIRQ>

}
 800119a:	bf00      	nop
 800119c:	3708      	adds	r7, #8
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop
 80011a4:	40021000 	.word	0x40021000

080011a8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80011a8:	b480      	push	{r7}
 80011aa:	b085      	sub	sp, #20
 80011ac:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80011ae:	4b14      	ldr	r3, [pc, #80]	; (8001200 <MX_GPIO_Init+0x58>)
 80011b0:	699b      	ldr	r3, [r3, #24]
 80011b2:	4a13      	ldr	r2, [pc, #76]	; (8001200 <MX_GPIO_Init+0x58>)
 80011b4:	f043 0320 	orr.w	r3, r3, #32
 80011b8:	6193      	str	r3, [r2, #24]
 80011ba:	4b11      	ldr	r3, [pc, #68]	; (8001200 <MX_GPIO_Init+0x58>)
 80011bc:	699b      	ldr	r3, [r3, #24]
 80011be:	f003 0320 	and.w	r3, r3, #32
 80011c2:	60fb      	str	r3, [r7, #12]
 80011c4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011c6:	4b0e      	ldr	r3, [pc, #56]	; (8001200 <MX_GPIO_Init+0x58>)
 80011c8:	699b      	ldr	r3, [r3, #24]
 80011ca:	4a0d      	ldr	r2, [pc, #52]	; (8001200 <MX_GPIO_Init+0x58>)
 80011cc:	f043 0304 	orr.w	r3, r3, #4
 80011d0:	6193      	str	r3, [r2, #24]
 80011d2:	4b0b      	ldr	r3, [pc, #44]	; (8001200 <MX_GPIO_Init+0x58>)
 80011d4:	699b      	ldr	r3, [r3, #24]
 80011d6:	f003 0304 	and.w	r3, r3, #4
 80011da:	60bb      	str	r3, [r7, #8]
 80011dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011de:	4b08      	ldr	r3, [pc, #32]	; (8001200 <MX_GPIO_Init+0x58>)
 80011e0:	699b      	ldr	r3, [r3, #24]
 80011e2:	4a07      	ldr	r2, [pc, #28]	; (8001200 <MX_GPIO_Init+0x58>)
 80011e4:	f043 0308 	orr.w	r3, r3, #8
 80011e8:	6193      	str	r3, [r2, #24]
 80011ea:	4b05      	ldr	r3, [pc, #20]	; (8001200 <MX_GPIO_Init+0x58>)
 80011ec:	699b      	ldr	r3, [r3, #24]
 80011ee:	f003 0308 	and.w	r3, r3, #8
 80011f2:	607b      	str	r3, [r7, #4]
 80011f4:	687b      	ldr	r3, [r7, #4]

}
 80011f6:	bf00      	nop
 80011f8:	3714      	adds	r7, #20
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bc80      	pop	{r7}
 80011fe:	4770      	bx	lr
 8001200:	40021000 	.word	0x40021000

08001204 <jy62_Init>:
struct Angl Angle;  //
struct Temp Temperature;  //
/***************************************************/

void jy62_Init(UART_HandleTypeDef *huart)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b082      	sub	sp, #8
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
	jy62_huart = huart;
 800120c:	4a06      	ldr	r2, [pc, #24]	; (8001228 <jy62_Init+0x24>)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	6013      	str	r3, [r2, #0]
    HAL_UART_Receive_DMA(jy62_huart,jy62Receive,JY62_MESSAGE_LENTH);
 8001212:	4b05      	ldr	r3, [pc, #20]	; (8001228 <jy62_Init+0x24>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	220b      	movs	r2, #11
 8001218:	4904      	ldr	r1, [pc, #16]	; (800122c <jy62_Init+0x28>)
 800121a:	4618      	mov	r0, r3
 800121c:	f002 ff18 	bl	8004050 <HAL_UART_Receive_DMA>
}
 8001220:	bf00      	nop
 8001222:	3708      	adds	r7, #8
 8001224:	46bd      	mov	sp, r7
 8001226:	bd80      	pop	{r7, pc}
 8001228:	20000228 	.word	0x20000228
 800122c:	20000210 	.word	0x20000210

08001230 <jy62MessageRecord>:

void jy62MessageRecord(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b084      	sub	sp, #16
 8001234:	af00      	add	r7, sp, #0
	if(jy62Receive[0] ==0x55)
 8001236:	4b1f      	ldr	r3, [pc, #124]	; (80012b4 <jy62MessageRecord+0x84>)
 8001238:	781b      	ldrb	r3, [r3, #0]
 800123a:	b2db      	uxtb	r3, r3
 800123c:	2b55      	cmp	r3, #85	; 0x55
 800123e:	d12d      	bne.n	800129c <jy62MessageRecord+0x6c>
	{
		uint8_t sum  = 0x00;
 8001240:	2300      	movs	r3, #0
 8001242:	73fb      	strb	r3, [r7, #15]
		for (int i = 0; i < JY62_MESSAGE_LENTH-1; i++)
 8001244:	2300      	movs	r3, #0
 8001246:	60bb      	str	r3, [r7, #8]
 8001248:	e00a      	b.n	8001260 <jy62MessageRecord+0x30>
		{
			sum += jy62Receive[i];
 800124a:	4a1a      	ldr	r2, [pc, #104]	; (80012b4 <jy62MessageRecord+0x84>)
 800124c:	68bb      	ldr	r3, [r7, #8]
 800124e:	4413      	add	r3, r2
 8001250:	781b      	ldrb	r3, [r3, #0]
 8001252:	b2da      	uxtb	r2, r3
 8001254:	7bfb      	ldrb	r3, [r7, #15]
 8001256:	4413      	add	r3, r2
 8001258:	73fb      	strb	r3, [r7, #15]
		for (int i = 0; i < JY62_MESSAGE_LENTH-1; i++)
 800125a:	68bb      	ldr	r3, [r7, #8]
 800125c:	3301      	adds	r3, #1
 800125e:	60bb      	str	r3, [r7, #8]
 8001260:	68bb      	ldr	r3, [r7, #8]
 8001262:	2b09      	cmp	r3, #9
 8001264:	ddf1      	ble.n	800124a <jy62MessageRecord+0x1a>
		}
		if(sum == jy62Receive[JY62_MESSAGE_LENTH-1])
 8001266:	4b13      	ldr	r3, [pc, #76]	; (80012b4 <jy62MessageRecord+0x84>)
 8001268:	7a9b      	ldrb	r3, [r3, #10]
 800126a:	b2db      	uxtb	r3, r3
 800126c:	7bfa      	ldrb	r2, [r7, #15]
 800126e:	429a      	cmp	r2, r3
 8001270:	d114      	bne.n	800129c <jy62MessageRecord+0x6c>
		{
			for (int i = 0; i < JY62_MESSAGE_LENTH; i++)
 8001272:	2300      	movs	r3, #0
 8001274:	607b      	str	r3, [r7, #4]
 8001276:	e00c      	b.n	8001292 <jy62MessageRecord+0x62>
			{
				jy62Message[i] = jy62Receive[i];
 8001278:	4a0e      	ldr	r2, [pc, #56]	; (80012b4 <jy62MessageRecord+0x84>)
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	4413      	add	r3, r2
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	b2d9      	uxtb	r1, r3
 8001282:	4a0d      	ldr	r2, [pc, #52]	; (80012b8 <jy62MessageRecord+0x88>)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	4413      	add	r3, r2
 8001288:	460a      	mov	r2, r1
 800128a:	701a      	strb	r2, [r3, #0]
			for (int i = 0; i < JY62_MESSAGE_LENTH; i++)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	3301      	adds	r3, #1
 8001290:	607b      	str	r3, [r7, #4]
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	2b0a      	cmp	r3, #10
 8001296:	ddef      	ble.n	8001278 <jy62MessageRecord+0x48>
			}
		    Decode();
 8001298:	f000 f9fc 	bl	8001694 <Decode>
		}
	}
	HAL_UART_Receive_DMA(jy62_huart,jy62Receive,JY62_MESSAGE_LENTH);
 800129c:	4b07      	ldr	r3, [pc, #28]	; (80012bc <jy62MessageRecord+0x8c>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	220b      	movs	r2, #11
 80012a2:	4904      	ldr	r1, [pc, #16]	; (80012b4 <jy62MessageRecord+0x84>)
 80012a4:	4618      	mov	r0, r3
 80012a6:	f002 fed3 	bl	8004050 <HAL_UART_Receive_DMA>
}
 80012aa:	bf00      	nop
 80012ac:	3710      	adds	r7, #16
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	20000210 	.word	0x20000210
 80012b8:	2000021c 	.word	0x2000021c
 80012bc:	20000228 	.word	0x20000228

080012c0 <SetBaud>:

void SetBaud(int Baud)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b082      	sub	sp, #8
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
	if(Baud == 115200)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	f5b3 3fe1 	cmp.w	r3, #115200	; 0x1c200
 80012ce:	d108      	bne.n	80012e2 <SetBaud+0x22>
	{
		HAL_UART_Transmit(jy62_huart,setBaud115200,3,HAL_MAX_DELAY);
 80012d0:	4b0c      	ldr	r3, [pc, #48]	; (8001304 <SetBaud+0x44>)
 80012d2:	6818      	ldr	r0, [r3, #0]
 80012d4:	f04f 33ff 	mov.w	r3, #4294967295
 80012d8:	2203      	movs	r2, #3
 80012da:	490b      	ldr	r1, [pc, #44]	; (8001308 <SetBaud+0x48>)
 80012dc:	f002 fe35 	bl	8003f4a <HAL_UART_Transmit>
	}
	else if(Baud == 9600)
	{
		HAL_UART_Transmit(jy62_huart,setBaud115200,3,HAL_MAX_DELAY);
	}
}
 80012e0:	e00b      	b.n	80012fa <SetBaud+0x3a>
	else if(Baud == 9600)
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
 80012e8:	d107      	bne.n	80012fa <SetBaud+0x3a>
		HAL_UART_Transmit(jy62_huart,setBaud115200,3,HAL_MAX_DELAY);
 80012ea:	4b06      	ldr	r3, [pc, #24]	; (8001304 <SetBaud+0x44>)
 80012ec:	6818      	ldr	r0, [r3, #0]
 80012ee:	f04f 33ff 	mov.w	r3, #4294967295
 80012f2:	2203      	movs	r2, #3
 80012f4:	4904      	ldr	r1, [pc, #16]	; (8001308 <SetBaud+0x48>)
 80012f6:	f002 fe28 	bl	8003f4a <HAL_UART_Transmit>
}
 80012fa:	bf00      	nop
 80012fc:	3708      	adds	r7, #8
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	20000228 	.word	0x20000228
 8001308:	20000008 	.word	0x20000008

0800130c <SetHorizontal>:

void SetHorizontal()
{
 800130c:	b580      	push	{r7, lr}
 800130e:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(jy62_huart,setHorizontal,3,HAL_MAX_DELAY);
 8001310:	4b04      	ldr	r3, [pc, #16]	; (8001324 <SetHorizontal+0x18>)
 8001312:	6818      	ldr	r0, [r3, #0]
 8001314:	f04f 33ff 	mov.w	r3, #4294967295
 8001318:	2203      	movs	r2, #3
 800131a:	4903      	ldr	r1, [pc, #12]	; (8001328 <SetHorizontal+0x1c>)
 800131c:	f002 fe15 	bl	8003f4a <HAL_UART_Transmit>
}
 8001320:	bf00      	nop
 8001322:	bd80      	pop	{r7, pc}
 8001324:	20000228 	.word	0x20000228
 8001328:	2000000c 	.word	0x2000000c

0800132c <InitAngle>:
{
	HAL_UART_Transmit(jy62_huart,setVertical,3,HAL_MAX_DELAY);
}

void InitAngle()
{
 800132c:	b580      	push	{r7, lr}
 800132e:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(jy62_huart,initAngle,3,HAL_MAX_DELAY);
 8001330:	4b04      	ldr	r3, [pc, #16]	; (8001344 <InitAngle+0x18>)
 8001332:	6818      	ldr	r0, [r3, #0]
 8001334:	f04f 33ff 	mov.w	r3, #4294967295
 8001338:	2203      	movs	r2, #3
 800133a:	4903      	ldr	r1, [pc, #12]	; (8001348 <InitAngle+0x1c>)
 800133c:	f002 fe05 	bl	8003f4a <HAL_UART_Transmit>
}
 8001340:	bf00      	nop
 8001342:	bd80      	pop	{r7, pc}
 8001344:	20000228 	.word	0x20000228
 8001348:	20000000 	.word	0x20000000

0800134c <Calibrate>:

void Calibrate()
{
 800134c:	b580      	push	{r7, lr}
 800134e:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(jy62_huart,calibrateAcce,3,HAL_MAX_DELAY);
 8001350:	4b04      	ldr	r3, [pc, #16]	; (8001364 <Calibrate+0x18>)
 8001352:	6818      	ldr	r0, [r3, #0]
 8001354:	f04f 33ff 	mov.w	r3, #4294967295
 8001358:	2203      	movs	r2, #3
 800135a:	4903      	ldr	r1, [pc, #12]	; (8001368 <Calibrate+0x1c>)
 800135c:	f002 fdf5 	bl	8003f4a <HAL_UART_Transmit>
}
 8001360:	bf00      	nop
 8001362:	bd80      	pop	{r7, pc}
 8001364:	20000228 	.word	0x20000228
 8001368:	20000004 	.word	0x20000004

0800136c <SleepOrAwake>:

void SleepOrAwake()
{
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(jy62_huart,sleepAndAwake,3,HAL_MAX_DELAY);
 8001370:	4b04      	ldr	r3, [pc, #16]	; (8001384 <SleepOrAwake+0x18>)
 8001372:	6818      	ldr	r0, [r3, #0]
 8001374:	f04f 33ff 	mov.w	r3, #4294967295
 8001378:	2203      	movs	r2, #3
 800137a:	4903      	ldr	r1, [pc, #12]	; (8001388 <SleepOrAwake+0x1c>)
 800137c:	f002 fde5 	bl	8003f4a <HAL_UART_Transmit>
}
 8001380:	bf00      	nop
 8001382:	bd80      	pop	{r7, pc}
 8001384:	20000228 	.word	0x20000228
 8001388:	20000010 	.word	0x20000010

0800138c <GetRoll>:


float GetRoll()
{
 800138c:	b480      	push	{r7}
 800138e:	af00      	add	r7, sp, #0
	return Angle.roll;
 8001390:	4b02      	ldr	r3, [pc, #8]	; (800139c <GetRoll+0x10>)
 8001392:	681b      	ldr	r3, [r3, #0]
}
 8001394:	4618      	mov	r0, r3
 8001396:	46bd      	mov	sp, r7
 8001398:	bc80      	pop	{r7}
 800139a:	4770      	bx	lr
 800139c:	20000244 	.word	0x20000244

080013a0 <GetPitch>:
float GetPitch()
{
 80013a0:	b480      	push	{r7}
 80013a2:	af00      	add	r7, sp, #0
	return Angle.pitch;
 80013a4:	4b02      	ldr	r3, [pc, #8]	; (80013b0 <GetPitch+0x10>)
 80013a6:	685b      	ldr	r3, [r3, #4]
}
 80013a8:	4618      	mov	r0, r3
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bc80      	pop	{r7}
 80013ae:	4770      	bx	lr
 80013b0:	20000244 	.word	0x20000244

080013b4 <GetYaw>:
float GetYaw()
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
	return Angle.yaw;
 80013b8:	4b02      	ldr	r3, [pc, #8]	; (80013c4 <GetYaw+0x10>)
 80013ba:	689b      	ldr	r3, [r3, #8]
}
 80013bc:	4618      	mov	r0, r3
 80013be:	46bd      	mov	sp, r7
 80013c0:	bc80      	pop	{r7}
 80013c2:	4770      	bx	lr
 80013c4:	20000244 	.word	0x20000244

080013c8 <DecodeAngle>:


/***************************************************/

void DecodeAngle()
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
	Angle.roll = (float)((jy62Message[3]<<8)|jy62Message[2])/32768 * 180 ;
 80013cc:	4b27      	ldr	r3, [pc, #156]	; (800146c <DecodeAngle+0xa4>)
 80013ce:	78db      	ldrb	r3, [r3, #3]
 80013d0:	b2db      	uxtb	r3, r3
 80013d2:	021b      	lsls	r3, r3, #8
 80013d4:	4a25      	ldr	r2, [pc, #148]	; (800146c <DecodeAngle+0xa4>)
 80013d6:	7892      	ldrb	r2, [r2, #2]
 80013d8:	b2d2      	uxtb	r2, r2
 80013da:	4313      	orrs	r3, r2
 80013dc:	4618      	mov	r0, r3
 80013de:	f7ff fce9 	bl	8000db4 <__aeabi_i2f>
 80013e2:	4603      	mov	r3, r0
 80013e4:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
 80013e8:	4618      	mov	r0, r3
 80013ea:	f7ff fdeb 	bl	8000fc4 <__aeabi_fdiv>
 80013ee:	4603      	mov	r3, r0
 80013f0:	491f      	ldr	r1, [pc, #124]	; (8001470 <DecodeAngle+0xa8>)
 80013f2:	4618      	mov	r0, r3
 80013f4:	f7ff fd32 	bl	8000e5c <__aeabi_fmul>
 80013f8:	4603      	mov	r3, r0
 80013fa:	461a      	mov	r2, r3
 80013fc:	4b1d      	ldr	r3, [pc, #116]	; (8001474 <DecodeAngle+0xac>)
 80013fe:	601a      	str	r2, [r3, #0]
	Angle.pitch = (float)((jy62Message[5]<<8)|jy62Message[4])/32768 * 180 ;
 8001400:	4b1a      	ldr	r3, [pc, #104]	; (800146c <DecodeAngle+0xa4>)
 8001402:	795b      	ldrb	r3, [r3, #5]
 8001404:	b2db      	uxtb	r3, r3
 8001406:	021b      	lsls	r3, r3, #8
 8001408:	4a18      	ldr	r2, [pc, #96]	; (800146c <DecodeAngle+0xa4>)
 800140a:	7912      	ldrb	r2, [r2, #4]
 800140c:	b2d2      	uxtb	r2, r2
 800140e:	4313      	orrs	r3, r2
 8001410:	4618      	mov	r0, r3
 8001412:	f7ff fccf 	bl	8000db4 <__aeabi_i2f>
 8001416:	4603      	mov	r3, r0
 8001418:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
 800141c:	4618      	mov	r0, r3
 800141e:	f7ff fdd1 	bl	8000fc4 <__aeabi_fdiv>
 8001422:	4603      	mov	r3, r0
 8001424:	4912      	ldr	r1, [pc, #72]	; (8001470 <DecodeAngle+0xa8>)
 8001426:	4618      	mov	r0, r3
 8001428:	f7ff fd18 	bl	8000e5c <__aeabi_fmul>
 800142c:	4603      	mov	r3, r0
 800142e:	461a      	mov	r2, r3
 8001430:	4b10      	ldr	r3, [pc, #64]	; (8001474 <DecodeAngle+0xac>)
 8001432:	605a      	str	r2, [r3, #4]
	Angle.yaw =  (float)((jy62Message[7]<<8)|jy62Message[6])/32768 * 180 ;
 8001434:	4b0d      	ldr	r3, [pc, #52]	; (800146c <DecodeAngle+0xa4>)
 8001436:	79db      	ldrb	r3, [r3, #7]
 8001438:	b2db      	uxtb	r3, r3
 800143a:	021b      	lsls	r3, r3, #8
 800143c:	4a0b      	ldr	r2, [pc, #44]	; (800146c <DecodeAngle+0xa4>)
 800143e:	7992      	ldrb	r2, [r2, #6]
 8001440:	b2d2      	uxtb	r2, r2
 8001442:	4313      	orrs	r3, r2
 8001444:	4618      	mov	r0, r3
 8001446:	f7ff fcb5 	bl	8000db4 <__aeabi_i2f>
 800144a:	4603      	mov	r3, r0
 800144c:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
 8001450:	4618      	mov	r0, r3
 8001452:	f7ff fdb7 	bl	8000fc4 <__aeabi_fdiv>
 8001456:	4603      	mov	r3, r0
 8001458:	4905      	ldr	r1, [pc, #20]	; (8001470 <DecodeAngle+0xa8>)
 800145a:	4618      	mov	r0, r3
 800145c:	f7ff fcfe 	bl	8000e5c <__aeabi_fmul>
 8001460:	4603      	mov	r3, r0
 8001462:	461a      	mov	r2, r3
 8001464:	4b03      	ldr	r3, [pc, #12]	; (8001474 <DecodeAngle+0xac>)
 8001466:	609a      	str	r2, [r3, #8]
	//u1_printf("%f\n",Angle.yaw);
}
 8001468:	bf00      	nop
 800146a:	bd80      	pop	{r7, pc}
 800146c:	2000021c 	.word	0x2000021c
 8001470:	43340000 	.word	0x43340000
 8001474:	20000244 	.word	0x20000244

08001478 <DecodeAccelerate>:

void DecodeAccelerate()
{
 8001478:	b580      	push	{r7, lr}
 800147a:	af00      	add	r7, sp, #0
	Accelerate.accelerate_x = (float)((jy62Message[3]<<8)|jy62Message[2])/32768 * 16 * g ;
 800147c:	4b40      	ldr	r3, [pc, #256]	; (8001580 <DecodeAccelerate+0x108>)
 800147e:	78db      	ldrb	r3, [r3, #3]
 8001480:	b2db      	uxtb	r3, r3
 8001482:	021b      	lsls	r3, r3, #8
 8001484:	4a3e      	ldr	r2, [pc, #248]	; (8001580 <DecodeAccelerate+0x108>)
 8001486:	7892      	ldrb	r2, [r2, #2]
 8001488:	b2d2      	uxtb	r2, r2
 800148a:	4313      	orrs	r3, r2
 800148c:	4618      	mov	r0, r3
 800148e:	f7ff fc91 	bl	8000db4 <__aeabi_i2f>
 8001492:	4603      	mov	r3, r0
 8001494:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
 8001498:	4618      	mov	r0, r3
 800149a:	f7ff fd93 	bl	8000fc4 <__aeabi_fdiv>
 800149e:	4603      	mov	r3, r0
 80014a0:	f04f 4183 	mov.w	r1, #1098907648	; 0x41800000
 80014a4:	4618      	mov	r0, r3
 80014a6:	f7ff fcd9 	bl	8000e5c <__aeabi_fmul>
 80014aa:	4603      	mov	r3, r0
 80014ac:	4618      	mov	r0, r3
 80014ae:	f7ff f827 	bl	8000500 <__aeabi_f2d>
 80014b2:	a331      	add	r3, pc, #196	; (adr r3, 8001578 <DecodeAccelerate+0x100>)
 80014b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014b8:	f7ff f87a 	bl	80005b0 <__aeabi_dmul>
 80014bc:	4602      	mov	r2, r0
 80014be:	460b      	mov	r3, r1
 80014c0:	4610      	mov	r0, r2
 80014c2:	4619      	mov	r1, r3
 80014c4:	f7ff fb6c 	bl	8000ba0 <__aeabi_d2f>
 80014c8:	4603      	mov	r3, r0
 80014ca:	4a2e      	ldr	r2, [pc, #184]	; (8001584 <DecodeAccelerate+0x10c>)
 80014cc:	6013      	str	r3, [r2, #0]
	Accelerate.accelerate_y = (float)((jy62Message[5]<<8)|jy62Message[4])/32768 * 16 * g ;
 80014ce:	4b2c      	ldr	r3, [pc, #176]	; (8001580 <DecodeAccelerate+0x108>)
 80014d0:	795b      	ldrb	r3, [r3, #5]
 80014d2:	b2db      	uxtb	r3, r3
 80014d4:	021b      	lsls	r3, r3, #8
 80014d6:	4a2a      	ldr	r2, [pc, #168]	; (8001580 <DecodeAccelerate+0x108>)
 80014d8:	7912      	ldrb	r2, [r2, #4]
 80014da:	b2d2      	uxtb	r2, r2
 80014dc:	4313      	orrs	r3, r2
 80014de:	4618      	mov	r0, r3
 80014e0:	f7ff fc68 	bl	8000db4 <__aeabi_i2f>
 80014e4:	4603      	mov	r3, r0
 80014e6:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
 80014ea:	4618      	mov	r0, r3
 80014ec:	f7ff fd6a 	bl	8000fc4 <__aeabi_fdiv>
 80014f0:	4603      	mov	r3, r0
 80014f2:	f04f 4183 	mov.w	r1, #1098907648	; 0x41800000
 80014f6:	4618      	mov	r0, r3
 80014f8:	f7ff fcb0 	bl	8000e5c <__aeabi_fmul>
 80014fc:	4603      	mov	r3, r0
 80014fe:	4618      	mov	r0, r3
 8001500:	f7fe fffe 	bl	8000500 <__aeabi_f2d>
 8001504:	a31c      	add	r3, pc, #112	; (adr r3, 8001578 <DecodeAccelerate+0x100>)
 8001506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800150a:	f7ff f851 	bl	80005b0 <__aeabi_dmul>
 800150e:	4602      	mov	r2, r0
 8001510:	460b      	mov	r3, r1
 8001512:	4610      	mov	r0, r2
 8001514:	4619      	mov	r1, r3
 8001516:	f7ff fb43 	bl	8000ba0 <__aeabi_d2f>
 800151a:	4603      	mov	r3, r0
 800151c:	4a19      	ldr	r2, [pc, #100]	; (8001584 <DecodeAccelerate+0x10c>)
 800151e:	6053      	str	r3, [r2, #4]
	Accelerate.accelerate_z = (float)((jy62Message[7]<<8)|jy62Message[6])/32768 * 16 * g ;
 8001520:	4b17      	ldr	r3, [pc, #92]	; (8001580 <DecodeAccelerate+0x108>)
 8001522:	79db      	ldrb	r3, [r3, #7]
 8001524:	b2db      	uxtb	r3, r3
 8001526:	021b      	lsls	r3, r3, #8
 8001528:	4a15      	ldr	r2, [pc, #84]	; (8001580 <DecodeAccelerate+0x108>)
 800152a:	7992      	ldrb	r2, [r2, #6]
 800152c:	b2d2      	uxtb	r2, r2
 800152e:	4313      	orrs	r3, r2
 8001530:	4618      	mov	r0, r3
 8001532:	f7ff fc3f 	bl	8000db4 <__aeabi_i2f>
 8001536:	4603      	mov	r3, r0
 8001538:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
 800153c:	4618      	mov	r0, r3
 800153e:	f7ff fd41 	bl	8000fc4 <__aeabi_fdiv>
 8001542:	4603      	mov	r3, r0
 8001544:	f04f 4183 	mov.w	r1, #1098907648	; 0x41800000
 8001548:	4618      	mov	r0, r3
 800154a:	f7ff fc87 	bl	8000e5c <__aeabi_fmul>
 800154e:	4603      	mov	r3, r0
 8001550:	4618      	mov	r0, r3
 8001552:	f7fe ffd5 	bl	8000500 <__aeabi_f2d>
 8001556:	a308      	add	r3, pc, #32	; (adr r3, 8001578 <DecodeAccelerate+0x100>)
 8001558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800155c:	f7ff f828 	bl	80005b0 <__aeabi_dmul>
 8001560:	4602      	mov	r2, r0
 8001562:	460b      	mov	r3, r1
 8001564:	4610      	mov	r0, r2
 8001566:	4619      	mov	r1, r3
 8001568:	f7ff fb1a 	bl	8000ba0 <__aeabi_d2f>
 800156c:	4603      	mov	r3, r0
 800156e:	4a05      	ldr	r2, [pc, #20]	; (8001584 <DecodeAccelerate+0x10c>)
 8001570:	6093      	str	r3, [r2, #8]
}
 8001572:	bf00      	nop
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	9999999a 	.word	0x9999999a
 800157c:	40239999 	.word	0x40239999
 8001580:	2000021c 	.word	0x2000021c
 8001584:	2000022c 	.word	0x2000022c

08001588 <DecodeVelocity>:

void DecodeVelocity()
{
 8001588:	b580      	push	{r7, lr}
 800158a:	af00      	add	r7, sp, #0
	Velocity.velocity_x = (float)((jy62Message[3]<<8)|jy62Message[2])/32768 * 2000 ;
 800158c:	4b27      	ldr	r3, [pc, #156]	; (800162c <DecodeVelocity+0xa4>)
 800158e:	78db      	ldrb	r3, [r3, #3]
 8001590:	b2db      	uxtb	r3, r3
 8001592:	021b      	lsls	r3, r3, #8
 8001594:	4a25      	ldr	r2, [pc, #148]	; (800162c <DecodeVelocity+0xa4>)
 8001596:	7892      	ldrb	r2, [r2, #2]
 8001598:	b2d2      	uxtb	r2, r2
 800159a:	4313      	orrs	r3, r2
 800159c:	4618      	mov	r0, r3
 800159e:	f7ff fc09 	bl	8000db4 <__aeabi_i2f>
 80015a2:	4603      	mov	r3, r0
 80015a4:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
 80015a8:	4618      	mov	r0, r3
 80015aa:	f7ff fd0b 	bl	8000fc4 <__aeabi_fdiv>
 80015ae:	4603      	mov	r3, r0
 80015b0:	491f      	ldr	r1, [pc, #124]	; (8001630 <DecodeVelocity+0xa8>)
 80015b2:	4618      	mov	r0, r3
 80015b4:	f7ff fc52 	bl	8000e5c <__aeabi_fmul>
 80015b8:	4603      	mov	r3, r0
 80015ba:	461a      	mov	r2, r3
 80015bc:	4b1d      	ldr	r3, [pc, #116]	; (8001634 <DecodeVelocity+0xac>)
 80015be:	601a      	str	r2, [r3, #0]
	Velocity.velocity_y = (float)((jy62Message[5]<<8)|jy62Message[4])/32768 * 2000 ;
 80015c0:	4b1a      	ldr	r3, [pc, #104]	; (800162c <DecodeVelocity+0xa4>)
 80015c2:	795b      	ldrb	r3, [r3, #5]
 80015c4:	b2db      	uxtb	r3, r3
 80015c6:	021b      	lsls	r3, r3, #8
 80015c8:	4a18      	ldr	r2, [pc, #96]	; (800162c <DecodeVelocity+0xa4>)
 80015ca:	7912      	ldrb	r2, [r2, #4]
 80015cc:	b2d2      	uxtb	r2, r2
 80015ce:	4313      	orrs	r3, r2
 80015d0:	4618      	mov	r0, r3
 80015d2:	f7ff fbef 	bl	8000db4 <__aeabi_i2f>
 80015d6:	4603      	mov	r3, r0
 80015d8:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
 80015dc:	4618      	mov	r0, r3
 80015de:	f7ff fcf1 	bl	8000fc4 <__aeabi_fdiv>
 80015e2:	4603      	mov	r3, r0
 80015e4:	4912      	ldr	r1, [pc, #72]	; (8001630 <DecodeVelocity+0xa8>)
 80015e6:	4618      	mov	r0, r3
 80015e8:	f7ff fc38 	bl	8000e5c <__aeabi_fmul>
 80015ec:	4603      	mov	r3, r0
 80015ee:	461a      	mov	r2, r3
 80015f0:	4b10      	ldr	r3, [pc, #64]	; (8001634 <DecodeVelocity+0xac>)
 80015f2:	605a      	str	r2, [r3, #4]
	Velocity.velocity_z = (float)((jy62Message[7]<<8)|jy62Message[6])/32768 * 2000 ;
 80015f4:	4b0d      	ldr	r3, [pc, #52]	; (800162c <DecodeVelocity+0xa4>)
 80015f6:	79db      	ldrb	r3, [r3, #7]
 80015f8:	b2db      	uxtb	r3, r3
 80015fa:	021b      	lsls	r3, r3, #8
 80015fc:	4a0b      	ldr	r2, [pc, #44]	; (800162c <DecodeVelocity+0xa4>)
 80015fe:	7992      	ldrb	r2, [r2, #6]
 8001600:	b2d2      	uxtb	r2, r2
 8001602:	4313      	orrs	r3, r2
 8001604:	4618      	mov	r0, r3
 8001606:	f7ff fbd5 	bl	8000db4 <__aeabi_i2f>
 800160a:	4603      	mov	r3, r0
 800160c:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
 8001610:	4618      	mov	r0, r3
 8001612:	f7ff fcd7 	bl	8000fc4 <__aeabi_fdiv>
 8001616:	4603      	mov	r3, r0
 8001618:	4905      	ldr	r1, [pc, #20]	; (8001630 <DecodeVelocity+0xa8>)
 800161a:	4618      	mov	r0, r3
 800161c:	f7ff fc1e 	bl	8000e5c <__aeabi_fmul>
 8001620:	4603      	mov	r3, r0
 8001622:	461a      	mov	r2, r3
 8001624:	4b03      	ldr	r3, [pc, #12]	; (8001634 <DecodeVelocity+0xac>)
 8001626:	609a      	str	r2, [r3, #8]
}
 8001628:	bf00      	nop
 800162a:	bd80      	pop	{r7, pc}
 800162c:	2000021c 	.word	0x2000021c
 8001630:	44fa0000 	.word	0x44fa0000
 8001634:	20000238 	.word	0x20000238

08001638 <DecodeTemperature>:

void DecodeTemperature()
{
 8001638:	b580      	push	{r7, lr}
 800163a:	af00      	add	r7, sp, #0
	Temperature.temperature = ((short)(jy62Message[9])<<8 | jy62Message[8])/340 +36.53;
 800163c:	4b12      	ldr	r3, [pc, #72]	; (8001688 <DecodeTemperature+0x50>)
 800163e:	7a5b      	ldrb	r3, [r3, #9]
 8001640:	b2db      	uxtb	r3, r3
 8001642:	021b      	lsls	r3, r3, #8
 8001644:	4a10      	ldr	r2, [pc, #64]	; (8001688 <DecodeTemperature+0x50>)
 8001646:	7a12      	ldrb	r2, [r2, #8]
 8001648:	b2d2      	uxtb	r2, r2
 800164a:	4313      	orrs	r3, r2
 800164c:	4a0f      	ldr	r2, [pc, #60]	; (800168c <DecodeTemperature+0x54>)
 800164e:	fb82 1203 	smull	r1, r2, r2, r3
 8001652:	11d2      	asrs	r2, r2, #7
 8001654:	17db      	asrs	r3, r3, #31
 8001656:	1ad3      	subs	r3, r2, r3
 8001658:	4618      	mov	r0, r3
 800165a:	f7fe ff3f 	bl	80004dc <__aeabi_i2d>
 800165e:	a308      	add	r3, pc, #32	; (adr r3, 8001680 <DecodeTemperature+0x48>)
 8001660:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001664:	f7fe fdee 	bl	8000244 <__adddf3>
 8001668:	4602      	mov	r2, r0
 800166a:	460b      	mov	r3, r1
 800166c:	4610      	mov	r0, r2
 800166e:	4619      	mov	r1, r3
 8001670:	f7ff fa96 	bl	8000ba0 <__aeabi_d2f>
 8001674:	4603      	mov	r3, r0
 8001676:	4a06      	ldr	r2, [pc, #24]	; (8001690 <DecodeTemperature+0x58>)
 8001678:	6013      	str	r3, [r2, #0]
} 
 800167a:	bf00      	nop
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	0a3d70a4 	.word	0x0a3d70a4
 8001684:	404243d7 	.word	0x404243d7
 8001688:	2000021c 	.word	0x2000021c
 800168c:	60606061 	.word	0x60606061
 8001690:	20000250 	.word	0x20000250

08001694 <Decode>:


void Decode()
{
 8001694:	b580      	push	{r7, lr}
 8001696:	af00      	add	r7, sp, #0
    switch (jy62Message[1])
 8001698:	4b0c      	ldr	r3, [pc, #48]	; (80016cc <Decode+0x38>)
 800169a:	785b      	ldrb	r3, [r3, #1]
 800169c:	b2db      	uxtb	r3, r3
 800169e:	2b53      	cmp	r3, #83	; 0x53
 80016a0:	d00c      	beq.n	80016bc <Decode+0x28>
 80016a2:	2b53      	cmp	r3, #83	; 0x53
 80016a4:	dc0d      	bgt.n	80016c2 <Decode+0x2e>
 80016a6:	2b51      	cmp	r3, #81	; 0x51
 80016a8:	d002      	beq.n	80016b0 <Decode+0x1c>
 80016aa:	2b52      	cmp	r3, #82	; 0x52
 80016ac:	d003      	beq.n	80016b6 <Decode+0x22>
 80016ae:	e008      	b.n	80016c2 <Decode+0x2e>
	{
	    case 0x51: DecodeAccelerate(); break;
 80016b0:	f7ff fee2 	bl	8001478 <DecodeAccelerate>
 80016b4:	e005      	b.n	80016c2 <Decode+0x2e>
		case 0x52: DecodeVelocity();  break;
 80016b6:	f7ff ff67 	bl	8001588 <DecodeVelocity>
 80016ba:	e002      	b.n	80016c2 <Decode+0x2e>
		case 0x53: DecodeAngle(); break;
 80016bc:	f7ff fe84 	bl	80013c8 <DecodeAngle>
 80016c0:	bf00      	nop
	}
	DecodeTemperature();
 80016c2:	f7ff ffb9 	bl	8001638 <DecodeTemperature>
}
 80016c6:	bf00      	nop
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	2000021c 	.word	0x2000021c

080016d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016d0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80016d4:	b088      	sub	sp, #32
 80016d6:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016d8:	f000 fc36 	bl	8001f48 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016dc:	f000 f844 	bl	8001768 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016e0:	f7ff fd62 	bl	80011a8 <MX_GPIO_Init>
  MX_DMA_Init();
 80016e4:	f7ff fd42 	bl	800116c <MX_DMA_Init>
  MX_USART1_UART_Init();
 80016e8:	f000 fab6 	bl	8001c58 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80016ec:	f000 fade 	bl	8001cac <MX_USART2_UART_Init>
  MX_TIM1_Init();
 80016f0:	f000 f9b8 	bl	8001a64 <MX_TIM1_Init>
  //jy62_Init(&huart2);
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  SetBaud(115200);
 80016f4:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 80016f8:	f7ff fde2 	bl	80012c0 <SetBaud>
  SetHorizontal();
 80016fc:	f7ff fe06 	bl	800130c <SetHorizontal>
  InitAngle();
 8001700:	f7ff fe14 	bl	800132c <InitAngle>
  Calibrate();
 8001704:	f7ff fe22 	bl	800134c <Calibrate>
  SleepOrAwake();
 8001708:	f7ff fe30 	bl	800136c <SleepOrAwake>
  jy62_Init(&huart2);
 800170c:	4814      	ldr	r0, [pc, #80]	; (8001760 <main+0x90>)
 800170e:	f7ff fd79 	bl	8001204 <jy62_Init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  //InitAngle();
	  float roll = GetRoll();
 8001712:	f7ff fe3b 	bl	800138c <GetRoll>
 8001716:	60f8      	str	r0, [r7, #12]
	  float pitch = GetPitch();
 8001718:	f7ff fe42 	bl	80013a0 <GetPitch>
 800171c:	60b8      	str	r0, [r7, #8]
	  float yaw = GetYaw();
 800171e:	f7ff fe49 	bl	80013b4 <GetYaw>
 8001722:	6078      	str	r0, [r7, #4]
	  u1_printf("ROW: %f, PITCH:%f, YAW:%f\r\n", roll, pitch, yaw);
 8001724:	68f8      	ldr	r0, [r7, #12]
 8001726:	f7fe feeb 	bl	8000500 <__aeabi_f2d>
 800172a:	4680      	mov	r8, r0
 800172c:	4689      	mov	r9, r1
 800172e:	68b8      	ldr	r0, [r7, #8]
 8001730:	f7fe fee6 	bl	8000500 <__aeabi_f2d>
 8001734:	4604      	mov	r4, r0
 8001736:	460d      	mov	r5, r1
 8001738:	6878      	ldr	r0, [r7, #4]
 800173a:	f7fe fee1 	bl	8000500 <__aeabi_f2d>
 800173e:	4602      	mov	r2, r0
 8001740:	460b      	mov	r3, r1
 8001742:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001746:	e9cd 4500 	strd	r4, r5, [sp]
 800174a:	4642      	mov	r2, r8
 800174c:	464b      	mov	r3, r9
 800174e:	4805      	ldr	r0, [pc, #20]	; (8001764 <main+0x94>)
 8001750:	f000 fbac 	bl	8001eac <u1_printf>
	  HAL_Delay(1000);
 8001754:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001758:	f000 fc58 	bl	800200c <HAL_Delay>
  {
 800175c:	e7d9      	b.n	8001712 <main+0x42>
 800175e:	bf00      	nop
 8001760:	200002e8 	.word	0x200002e8
 8001764:	080097d8 	.word	0x080097d8

08001768 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b090      	sub	sp, #64	; 0x40
 800176c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800176e:	f107 0318 	add.w	r3, r7, #24
 8001772:	2228      	movs	r2, #40	; 0x28
 8001774:	2100      	movs	r1, #0
 8001776:	4618      	mov	r0, r3
 8001778:	f003 fbc8 	bl	8004f0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800177c:	1d3b      	adds	r3, r7, #4
 800177e:	2200      	movs	r2, #0
 8001780:	601a      	str	r2, [r3, #0]
 8001782:	605a      	str	r2, [r3, #4]
 8001784:	609a      	str	r2, [r3, #8]
 8001786:	60da      	str	r2, [r3, #12]
 8001788:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800178a:	2301      	movs	r3, #1
 800178c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800178e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001792:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001794:	2300      	movs	r3, #0
 8001796:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001798:	2301      	movs	r3, #1
 800179a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800179c:	2302      	movs	r3, #2
 800179e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80017a0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80017a4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80017a6:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80017aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017ac:	f107 0318 	add.w	r3, r7, #24
 80017b0:	4618      	mov	r0, r3
 80017b2:	f001 fb75 	bl	8002ea0 <HAL_RCC_OscConfig>
 80017b6:	4603      	mov	r3, r0
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d001      	beq.n	80017c0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80017bc:	f000 f819 	bl	80017f2 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017c0:	230f      	movs	r3, #15
 80017c2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017c4:	2302      	movs	r3, #2
 80017c6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017c8:	2300      	movs	r3, #0
 80017ca:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80017cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80017d0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017d2:	2300      	movs	r3, #0
 80017d4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80017d6:	1d3b      	adds	r3, r7, #4
 80017d8:	2102      	movs	r1, #2
 80017da:	4618      	mov	r0, r3
 80017dc:	f001 fde2 	bl	80033a4 <HAL_RCC_ClockConfig>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d001      	beq.n	80017ea <SystemClock_Config+0x82>
  {
    Error_Handler();
 80017e6:	f000 f804 	bl	80017f2 <Error_Handler>
  }
}
 80017ea:	bf00      	nop
 80017ec:	3740      	adds	r7, #64	; 0x40
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}

080017f2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017f2:	b480      	push	{r7}
 80017f4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017f6:	b672      	cpsid	i
}
 80017f8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017fa:	e7fe      	b.n	80017fa <Error_Handler+0x8>

080017fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b085      	sub	sp, #20
 8001800:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001802:	4b15      	ldr	r3, [pc, #84]	; (8001858 <HAL_MspInit+0x5c>)
 8001804:	699b      	ldr	r3, [r3, #24]
 8001806:	4a14      	ldr	r2, [pc, #80]	; (8001858 <HAL_MspInit+0x5c>)
 8001808:	f043 0301 	orr.w	r3, r3, #1
 800180c:	6193      	str	r3, [r2, #24]
 800180e:	4b12      	ldr	r3, [pc, #72]	; (8001858 <HAL_MspInit+0x5c>)
 8001810:	699b      	ldr	r3, [r3, #24]
 8001812:	f003 0301 	and.w	r3, r3, #1
 8001816:	60bb      	str	r3, [r7, #8]
 8001818:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800181a:	4b0f      	ldr	r3, [pc, #60]	; (8001858 <HAL_MspInit+0x5c>)
 800181c:	69db      	ldr	r3, [r3, #28]
 800181e:	4a0e      	ldr	r2, [pc, #56]	; (8001858 <HAL_MspInit+0x5c>)
 8001820:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001824:	61d3      	str	r3, [r2, #28]
 8001826:	4b0c      	ldr	r3, [pc, #48]	; (8001858 <HAL_MspInit+0x5c>)
 8001828:	69db      	ldr	r3, [r3, #28]
 800182a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800182e:	607b      	str	r3, [r7, #4]
 8001830:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001832:	4b0a      	ldr	r3, [pc, #40]	; (800185c <HAL_MspInit+0x60>)
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	60fb      	str	r3, [r7, #12]
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800183e:	60fb      	str	r3, [r7, #12]
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001846:	60fb      	str	r3, [r7, #12]
 8001848:	4a04      	ldr	r2, [pc, #16]	; (800185c <HAL_MspInit+0x60>)
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800184e:	bf00      	nop
 8001850:	3714      	adds	r7, #20
 8001852:	46bd      	mov	sp, r7
 8001854:	bc80      	pop	{r7}
 8001856:	4770      	bx	lr
 8001858:	40021000 	.word	0x40021000
 800185c:	40010000 	.word	0x40010000

08001860 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001860:	b480      	push	{r7}
 8001862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001864:	e7fe      	b.n	8001864 <NMI_Handler+0x4>

08001866 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001866:	b480      	push	{r7}
 8001868:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800186a:	e7fe      	b.n	800186a <HardFault_Handler+0x4>

0800186c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800186c:	b480      	push	{r7}
 800186e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001870:	e7fe      	b.n	8001870 <MemManage_Handler+0x4>

08001872 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001872:	b480      	push	{r7}
 8001874:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001876:	e7fe      	b.n	8001876 <BusFault_Handler+0x4>

08001878 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001878:	b480      	push	{r7}
 800187a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800187c:	e7fe      	b.n	800187c <UsageFault_Handler+0x4>

0800187e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800187e:	b480      	push	{r7}
 8001880:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001882:	bf00      	nop
 8001884:	46bd      	mov	sp, r7
 8001886:	bc80      	pop	{r7}
 8001888:	4770      	bx	lr

0800188a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800188a:	b480      	push	{r7}
 800188c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800188e:	bf00      	nop
 8001890:	46bd      	mov	sp, r7
 8001892:	bc80      	pop	{r7}
 8001894:	4770      	bx	lr

08001896 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001896:	b480      	push	{r7}
 8001898:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800189a:	bf00      	nop
 800189c:	46bd      	mov	sp, r7
 800189e:	bc80      	pop	{r7}
 80018a0:	4770      	bx	lr

080018a2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018a2:	b580      	push	{r7, lr}
 80018a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018a6:	f000 fb95 	bl	8001fd4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018aa:	bf00      	nop
 80018ac:	bd80      	pop	{r7, pc}
	...

080018b0 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80018b4:	4802      	ldr	r0, [pc, #8]	; (80018c0 <DMA1_Channel6_IRQHandler+0x10>)
 80018b6:	f000 fef5 	bl	80026a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80018ba:	bf00      	nop
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	20000330 	.word	0x20000330

080018c4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80018c8:	4802      	ldr	r0, [pc, #8]	; (80018d4 <USART2_IRQHandler+0x10>)
 80018ca:	f002 fbe7 	bl	800409c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80018ce:	bf00      	nop
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	bf00      	nop
 80018d4:	200002e8 	.word	0x200002e8

080018d8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80018d8:	b480      	push	{r7}
 80018da:	af00      	add	r7, sp, #0
  return 1;
 80018dc:	2301      	movs	r3, #1
}
 80018de:	4618      	mov	r0, r3
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bc80      	pop	{r7}
 80018e4:	4770      	bx	lr

080018e6 <_kill>:

int _kill(int pid, int sig)
{
 80018e6:	b580      	push	{r7, lr}
 80018e8:	b082      	sub	sp, #8
 80018ea:	af00      	add	r7, sp, #0
 80018ec:	6078      	str	r0, [r7, #4]
 80018ee:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80018f0:	f003 fae2 	bl	8004eb8 <__errno>
 80018f4:	4603      	mov	r3, r0
 80018f6:	2216      	movs	r2, #22
 80018f8:	601a      	str	r2, [r3, #0]
  return -1;
 80018fa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018fe:	4618      	mov	r0, r3
 8001900:	3708      	adds	r7, #8
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}

08001906 <_exit>:

void _exit (int status)
{
 8001906:	b580      	push	{r7, lr}
 8001908:	b082      	sub	sp, #8
 800190a:	af00      	add	r7, sp, #0
 800190c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800190e:	f04f 31ff 	mov.w	r1, #4294967295
 8001912:	6878      	ldr	r0, [r7, #4]
 8001914:	f7ff ffe7 	bl	80018e6 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001918:	e7fe      	b.n	8001918 <_exit+0x12>

0800191a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800191a:	b580      	push	{r7, lr}
 800191c:	b086      	sub	sp, #24
 800191e:	af00      	add	r7, sp, #0
 8001920:	60f8      	str	r0, [r7, #12]
 8001922:	60b9      	str	r1, [r7, #8]
 8001924:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001926:	2300      	movs	r3, #0
 8001928:	617b      	str	r3, [r7, #20]
 800192a:	e00a      	b.n	8001942 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800192c:	f3af 8000 	nop.w
 8001930:	4601      	mov	r1, r0
 8001932:	68bb      	ldr	r3, [r7, #8]
 8001934:	1c5a      	adds	r2, r3, #1
 8001936:	60ba      	str	r2, [r7, #8]
 8001938:	b2ca      	uxtb	r2, r1
 800193a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800193c:	697b      	ldr	r3, [r7, #20]
 800193e:	3301      	adds	r3, #1
 8001940:	617b      	str	r3, [r7, #20]
 8001942:	697a      	ldr	r2, [r7, #20]
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	429a      	cmp	r2, r3
 8001948:	dbf0      	blt.n	800192c <_read+0x12>
  }

  return len;
 800194a:	687b      	ldr	r3, [r7, #4]
}
 800194c:	4618      	mov	r0, r3
 800194e:	3718      	adds	r7, #24
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}

08001954 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b086      	sub	sp, #24
 8001958:	af00      	add	r7, sp, #0
 800195a:	60f8      	str	r0, [r7, #12]
 800195c:	60b9      	str	r1, [r7, #8]
 800195e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001960:	2300      	movs	r3, #0
 8001962:	617b      	str	r3, [r7, #20]
 8001964:	e009      	b.n	800197a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001966:	68bb      	ldr	r3, [r7, #8]
 8001968:	1c5a      	adds	r2, r3, #1
 800196a:	60ba      	str	r2, [r7, #8]
 800196c:	781b      	ldrb	r3, [r3, #0]
 800196e:	4618      	mov	r0, r3
 8001970:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001974:	697b      	ldr	r3, [r7, #20]
 8001976:	3301      	adds	r3, #1
 8001978:	617b      	str	r3, [r7, #20]
 800197a:	697a      	ldr	r2, [r7, #20]
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	429a      	cmp	r2, r3
 8001980:	dbf1      	blt.n	8001966 <_write+0x12>
  }
  return len;
 8001982:	687b      	ldr	r3, [r7, #4]
}
 8001984:	4618      	mov	r0, r3
 8001986:	3718      	adds	r7, #24
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}

0800198c <_close>:

int _close(int file)
{
 800198c:	b480      	push	{r7}
 800198e:	b083      	sub	sp, #12
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001994:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001998:	4618      	mov	r0, r3
 800199a:	370c      	adds	r7, #12
 800199c:	46bd      	mov	sp, r7
 800199e:	bc80      	pop	{r7}
 80019a0:	4770      	bx	lr

080019a2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019a2:	b480      	push	{r7}
 80019a4:	b083      	sub	sp, #12
 80019a6:	af00      	add	r7, sp, #0
 80019a8:	6078      	str	r0, [r7, #4]
 80019aa:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80019b2:	605a      	str	r2, [r3, #4]
  return 0;
 80019b4:	2300      	movs	r3, #0
}
 80019b6:	4618      	mov	r0, r3
 80019b8:	370c      	adds	r7, #12
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bc80      	pop	{r7}
 80019be:	4770      	bx	lr

080019c0 <_isatty>:

int _isatty(int file)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b083      	sub	sp, #12
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80019c8:	2301      	movs	r3, #1
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	370c      	adds	r7, #12
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bc80      	pop	{r7}
 80019d2:	4770      	bx	lr

080019d4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b085      	sub	sp, #20
 80019d8:	af00      	add	r7, sp, #0
 80019da:	60f8      	str	r0, [r7, #12]
 80019dc:	60b9      	str	r1, [r7, #8]
 80019de:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80019e0:	2300      	movs	r3, #0
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	3714      	adds	r7, #20
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bc80      	pop	{r7}
 80019ea:	4770      	bx	lr

080019ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b086      	sub	sp, #24
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019f4:	4a14      	ldr	r2, [pc, #80]	; (8001a48 <_sbrk+0x5c>)
 80019f6:	4b15      	ldr	r3, [pc, #84]	; (8001a4c <_sbrk+0x60>)
 80019f8:	1ad3      	subs	r3, r2, r3
 80019fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019fc:	697b      	ldr	r3, [r7, #20]
 80019fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a00:	4b13      	ldr	r3, [pc, #76]	; (8001a50 <_sbrk+0x64>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d102      	bne.n	8001a0e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a08:	4b11      	ldr	r3, [pc, #68]	; (8001a50 <_sbrk+0x64>)
 8001a0a:	4a12      	ldr	r2, [pc, #72]	; (8001a54 <_sbrk+0x68>)
 8001a0c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a0e:	4b10      	ldr	r3, [pc, #64]	; (8001a50 <_sbrk+0x64>)
 8001a10:	681a      	ldr	r2, [r3, #0]
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	4413      	add	r3, r2
 8001a16:	693a      	ldr	r2, [r7, #16]
 8001a18:	429a      	cmp	r2, r3
 8001a1a:	d207      	bcs.n	8001a2c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a1c:	f003 fa4c 	bl	8004eb8 <__errno>
 8001a20:	4603      	mov	r3, r0
 8001a22:	220c      	movs	r2, #12
 8001a24:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a26:	f04f 33ff 	mov.w	r3, #4294967295
 8001a2a:	e009      	b.n	8001a40 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a2c:	4b08      	ldr	r3, [pc, #32]	; (8001a50 <_sbrk+0x64>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a32:	4b07      	ldr	r3, [pc, #28]	; (8001a50 <_sbrk+0x64>)
 8001a34:	681a      	ldr	r2, [r3, #0]
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	4413      	add	r3, r2
 8001a3a:	4a05      	ldr	r2, [pc, #20]	; (8001a50 <_sbrk+0x64>)
 8001a3c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a3e:	68fb      	ldr	r3, [r7, #12]
}
 8001a40:	4618      	mov	r0, r3
 8001a42:	3718      	adds	r7, #24
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}
 8001a48:	2000c000 	.word	0x2000c000
 8001a4c:	00000400 	.word	0x00000400
 8001a50:	20000254 	.word	0x20000254
 8001a54:	20000388 	.word	0x20000388

08001a58 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a5c:	bf00      	nop
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bc80      	pop	{r7}
 8001a62:	4770      	bx	lr

08001a64 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b092      	sub	sp, #72	; 0x48
 8001a68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a6a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001a6e:	2200      	movs	r2, #0
 8001a70:	601a      	str	r2, [r3, #0]
 8001a72:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a74:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a78:	2200      	movs	r2, #0
 8001a7a:	601a      	str	r2, [r3, #0]
 8001a7c:	605a      	str	r2, [r3, #4]
 8001a7e:	609a      	str	r2, [r3, #8]
 8001a80:	60da      	str	r2, [r3, #12]
 8001a82:	611a      	str	r2, [r3, #16]
 8001a84:	615a      	str	r2, [r3, #20]
 8001a86:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001a88:	1d3b      	adds	r3, r7, #4
 8001a8a:	2220      	movs	r2, #32
 8001a8c:	2100      	movs	r1, #0
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f003 fa3c 	bl	8004f0c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001a94:	4b45      	ldr	r3, [pc, #276]	; (8001bac <MX_TIM1_Init+0x148>)
 8001a96:	4a46      	ldr	r2, [pc, #280]	; (8001bb0 <MX_TIM1_Init+0x14c>)
 8001a98:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001a9a:	4b44      	ldr	r3, [pc, #272]	; (8001bac <MX_TIM1_Init+0x148>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001aa0:	4b42      	ldr	r3, [pc, #264]	; (8001bac <MX_TIM1_Init+0x148>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001aa6:	4b41      	ldr	r3, [pc, #260]	; (8001bac <MX_TIM1_Init+0x148>)
 8001aa8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001aac:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001aae:	4b3f      	ldr	r3, [pc, #252]	; (8001bac <MX_TIM1_Init+0x148>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001ab4:	4b3d      	ldr	r3, [pc, #244]	; (8001bac <MX_TIM1_Init+0x148>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001aba:	4b3c      	ldr	r3, [pc, #240]	; (8001bac <MX_TIM1_Init+0x148>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001ac0:	483a      	ldr	r0, [pc, #232]	; (8001bac <MX_TIM1_Init+0x148>)
 8001ac2:	f001 fdfd 	bl	80036c0 <HAL_TIM_PWM_Init>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d001      	beq.n	8001ad0 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8001acc:	f7ff fe91 	bl	80017f2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001ad8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001adc:	4619      	mov	r1, r3
 8001ade:	4833      	ldr	r0, [pc, #204]	; (8001bac <MX_TIM1_Init+0x148>)
 8001ae0:	f002 f926 	bl	8003d30 <HAL_TIMEx_MasterConfigSynchronization>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d001      	beq.n	8001aee <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8001aea:	f7ff fe82 	bl	80017f2 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001aee:	2360      	movs	r3, #96	; 0x60
 8001af0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001af2:	2300      	movs	r3, #0
 8001af4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001af6:	2300      	movs	r3, #0
 8001af8:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001afa:	2300      	movs	r3, #0
 8001afc:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001afe:	2300      	movs	r3, #0
 8001b00:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001b02:	2300      	movs	r3, #0
 8001b04:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001b06:	2300      	movs	r3, #0
 8001b08:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b0e:	2200      	movs	r2, #0
 8001b10:	4619      	mov	r1, r3
 8001b12:	4826      	ldr	r0, [pc, #152]	; (8001bac <MX_TIM1_Init+0x148>)
 8001b14:	f001 fe24 	bl	8003760 <HAL_TIM_PWM_ConfigChannel>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d001      	beq.n	8001b22 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8001b1e:	f7ff fe68 	bl	80017f2 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001b22:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b26:	2204      	movs	r2, #4
 8001b28:	4619      	mov	r1, r3
 8001b2a:	4820      	ldr	r0, [pc, #128]	; (8001bac <MX_TIM1_Init+0x148>)
 8001b2c:	f001 fe18 	bl	8003760 <HAL_TIM_PWM_ConfigChannel>
 8001b30:	4603      	mov	r3, r0
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d001      	beq.n	8001b3a <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8001b36:	f7ff fe5c 	bl	80017f2 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001b3a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b3e:	2208      	movs	r2, #8
 8001b40:	4619      	mov	r1, r3
 8001b42:	481a      	ldr	r0, [pc, #104]	; (8001bac <MX_TIM1_Init+0x148>)
 8001b44:	f001 fe0c 	bl	8003760 <HAL_TIM_PWM_ConfigChannel>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d001      	beq.n	8001b52 <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 8001b4e:	f7ff fe50 	bl	80017f2 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001b52:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b56:	220c      	movs	r2, #12
 8001b58:	4619      	mov	r1, r3
 8001b5a:	4814      	ldr	r0, [pc, #80]	; (8001bac <MX_TIM1_Init+0x148>)
 8001b5c:	f001 fe00 	bl	8003760 <HAL_TIM_PWM_ConfigChannel>
 8001b60:	4603      	mov	r3, r0
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d001      	beq.n	8001b6a <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 8001b66:	f7ff fe44 	bl	80017f2 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001b72:	2300      	movs	r3, #0
 8001b74:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001b76:	2300      	movs	r3, #0
 8001b78:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001b7e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b82:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001b84:	2300      	movs	r3, #0
 8001b86:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001b88:	1d3b      	adds	r3, r7, #4
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	4807      	ldr	r0, [pc, #28]	; (8001bac <MX_TIM1_Init+0x148>)
 8001b8e:	f002 f93b 	bl	8003e08 <HAL_TIMEx_ConfigBreakDeadTime>
 8001b92:	4603      	mov	r3, r0
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d001      	beq.n	8001b9c <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 8001b98:	f7ff fe2b 	bl	80017f2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001b9c:	4803      	ldr	r0, [pc, #12]	; (8001bac <MX_TIM1_Init+0x148>)
 8001b9e:	f000 f827 	bl	8001bf0 <HAL_TIM_MspPostInit>

}
 8001ba2:	bf00      	nop
 8001ba4:	3748      	adds	r7, #72	; 0x48
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	20000258 	.word	0x20000258
 8001bb0:	40012c00 	.word	0x40012c00

08001bb4 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	b085      	sub	sp, #20
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a09      	ldr	r2, [pc, #36]	; (8001be8 <HAL_TIM_PWM_MspInit+0x34>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d10b      	bne.n	8001bde <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001bc6:	4b09      	ldr	r3, [pc, #36]	; (8001bec <HAL_TIM_PWM_MspInit+0x38>)
 8001bc8:	699b      	ldr	r3, [r3, #24]
 8001bca:	4a08      	ldr	r2, [pc, #32]	; (8001bec <HAL_TIM_PWM_MspInit+0x38>)
 8001bcc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001bd0:	6193      	str	r3, [r2, #24]
 8001bd2:	4b06      	ldr	r3, [pc, #24]	; (8001bec <HAL_TIM_PWM_MspInit+0x38>)
 8001bd4:	699b      	ldr	r3, [r3, #24]
 8001bd6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001bda:	60fb      	str	r3, [r7, #12]
 8001bdc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001bde:	bf00      	nop
 8001be0:	3714      	adds	r7, #20
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bc80      	pop	{r7}
 8001be6:	4770      	bx	lr
 8001be8:	40012c00 	.word	0x40012c00
 8001bec:	40021000 	.word	0x40021000

08001bf0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b088      	sub	sp, #32
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bf8:	f107 0310 	add.w	r3, r7, #16
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	601a      	str	r2, [r3, #0]
 8001c00:	605a      	str	r2, [r3, #4]
 8001c02:	609a      	str	r2, [r3, #8]
 8001c04:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4a10      	ldr	r2, [pc, #64]	; (8001c4c <HAL_TIM_MspPostInit+0x5c>)
 8001c0c:	4293      	cmp	r3, r2
 8001c0e:	d118      	bne.n	8001c42 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c10:	4b0f      	ldr	r3, [pc, #60]	; (8001c50 <HAL_TIM_MspPostInit+0x60>)
 8001c12:	699b      	ldr	r3, [r3, #24]
 8001c14:	4a0e      	ldr	r2, [pc, #56]	; (8001c50 <HAL_TIM_MspPostInit+0x60>)
 8001c16:	f043 0304 	orr.w	r3, r3, #4
 8001c1a:	6193      	str	r3, [r2, #24]
 8001c1c:	4b0c      	ldr	r3, [pc, #48]	; (8001c50 <HAL_TIM_MspPostInit+0x60>)
 8001c1e:	699b      	ldr	r3, [r3, #24]
 8001c20:	f003 0304 	and.w	r3, r3, #4
 8001c24:	60fb      	str	r3, [r7, #12]
 8001c26:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8001c28:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8001c2c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c2e:	2302      	movs	r3, #2
 8001c30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c32:	2302      	movs	r3, #2
 8001c34:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c36:	f107 0310 	add.w	r3, r7, #16
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	4805      	ldr	r0, [pc, #20]	; (8001c54 <HAL_TIM_MspPostInit+0x64>)
 8001c3e:	f000 ff9b 	bl	8002b78 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001c42:	bf00      	nop
 8001c44:	3720      	adds	r7, #32
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	40012c00 	.word	0x40012c00
 8001c50:	40021000 	.word	0x40021000
 8001c54:	40010800 	.word	0x40010800

08001c58 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001c5c:	4b11      	ldr	r3, [pc, #68]	; (8001ca4 <MX_USART1_UART_Init+0x4c>)
 8001c5e:	4a12      	ldr	r2, [pc, #72]	; (8001ca8 <MX_USART1_UART_Init+0x50>)
 8001c60:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001c62:	4b10      	ldr	r3, [pc, #64]	; (8001ca4 <MX_USART1_UART_Init+0x4c>)
 8001c64:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001c68:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001c6a:	4b0e      	ldr	r3, [pc, #56]	; (8001ca4 <MX_USART1_UART_Init+0x4c>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001c70:	4b0c      	ldr	r3, [pc, #48]	; (8001ca4 <MX_USART1_UART_Init+0x4c>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001c76:	4b0b      	ldr	r3, [pc, #44]	; (8001ca4 <MX_USART1_UART_Init+0x4c>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001c7c:	4b09      	ldr	r3, [pc, #36]	; (8001ca4 <MX_USART1_UART_Init+0x4c>)
 8001c7e:	220c      	movs	r2, #12
 8001c80:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c82:	4b08      	ldr	r3, [pc, #32]	; (8001ca4 <MX_USART1_UART_Init+0x4c>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c88:	4b06      	ldr	r3, [pc, #24]	; (8001ca4 <MX_USART1_UART_Init+0x4c>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001c8e:	4805      	ldr	r0, [pc, #20]	; (8001ca4 <MX_USART1_UART_Init+0x4c>)
 8001c90:	f002 f90b 	bl	8003eaa <HAL_UART_Init>
 8001c94:	4603      	mov	r3, r0
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d001      	beq.n	8001c9e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001c9a:	f7ff fdaa 	bl	80017f2 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001c9e:	bf00      	nop
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	200002a0 	.word	0x200002a0
 8001ca8:	40013800 	.word	0x40013800

08001cac <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001cb0:	4b11      	ldr	r3, [pc, #68]	; (8001cf8 <MX_USART2_UART_Init+0x4c>)
 8001cb2:	4a12      	ldr	r2, [pc, #72]	; (8001cfc <MX_USART2_UART_Init+0x50>)
 8001cb4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001cb6:	4b10      	ldr	r3, [pc, #64]	; (8001cf8 <MX_USART2_UART_Init+0x4c>)
 8001cb8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001cbc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001cbe:	4b0e      	ldr	r3, [pc, #56]	; (8001cf8 <MX_USART2_UART_Init+0x4c>)
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001cc4:	4b0c      	ldr	r3, [pc, #48]	; (8001cf8 <MX_USART2_UART_Init+0x4c>)
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001cca:	4b0b      	ldr	r3, [pc, #44]	; (8001cf8 <MX_USART2_UART_Init+0x4c>)
 8001ccc:	2200      	movs	r2, #0
 8001cce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001cd0:	4b09      	ldr	r3, [pc, #36]	; (8001cf8 <MX_USART2_UART_Init+0x4c>)
 8001cd2:	220c      	movs	r2, #12
 8001cd4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cd6:	4b08      	ldr	r3, [pc, #32]	; (8001cf8 <MX_USART2_UART_Init+0x4c>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001cdc:	4b06      	ldr	r3, [pc, #24]	; (8001cf8 <MX_USART2_UART_Init+0x4c>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001ce2:	4805      	ldr	r0, [pc, #20]	; (8001cf8 <MX_USART2_UART_Init+0x4c>)
 8001ce4:	f002 f8e1 	bl	8003eaa <HAL_UART_Init>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d001      	beq.n	8001cf2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001cee:	f7ff fd80 	bl	80017f2 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001cf2:	bf00      	nop
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	200002e8 	.word	0x200002e8
 8001cfc:	40004400 	.word	0x40004400

08001d00 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b08c      	sub	sp, #48	; 0x30
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d08:	f107 031c 	add.w	r3, r7, #28
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	601a      	str	r2, [r3, #0]
 8001d10:	605a      	str	r2, [r3, #4]
 8001d12:	609a      	str	r2, [r3, #8]
 8001d14:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	4a54      	ldr	r2, [pc, #336]	; (8001e6c <HAL_UART_MspInit+0x16c>)
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	d13e      	bne.n	8001d9e <HAL_UART_MspInit+0x9e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d20:	4b53      	ldr	r3, [pc, #332]	; (8001e70 <HAL_UART_MspInit+0x170>)
 8001d22:	699b      	ldr	r3, [r3, #24]
 8001d24:	4a52      	ldr	r2, [pc, #328]	; (8001e70 <HAL_UART_MspInit+0x170>)
 8001d26:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d2a:	6193      	str	r3, [r2, #24]
 8001d2c:	4b50      	ldr	r3, [pc, #320]	; (8001e70 <HAL_UART_MspInit+0x170>)
 8001d2e:	699b      	ldr	r3, [r3, #24]
 8001d30:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d34:	61bb      	str	r3, [r7, #24]
 8001d36:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d38:	4b4d      	ldr	r3, [pc, #308]	; (8001e70 <HAL_UART_MspInit+0x170>)
 8001d3a:	699b      	ldr	r3, [r3, #24]
 8001d3c:	4a4c      	ldr	r2, [pc, #304]	; (8001e70 <HAL_UART_MspInit+0x170>)
 8001d3e:	f043 0308 	orr.w	r3, r3, #8
 8001d42:	6193      	str	r3, [r2, #24]
 8001d44:	4b4a      	ldr	r3, [pc, #296]	; (8001e70 <HAL_UART_MspInit+0x170>)
 8001d46:	699b      	ldr	r3, [r3, #24]
 8001d48:	f003 0308 	and.w	r3, r3, #8
 8001d4c:	617b      	str	r3, [r7, #20]
 8001d4e:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001d50:	2340      	movs	r3, #64	; 0x40
 8001d52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d54:	2302      	movs	r3, #2
 8001d56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d58:	2303      	movs	r3, #3
 8001d5a:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d5c:	f107 031c 	add.w	r3, r7, #28
 8001d60:	4619      	mov	r1, r3
 8001d62:	4844      	ldr	r0, [pc, #272]	; (8001e74 <HAL_UART_MspInit+0x174>)
 8001d64:	f000 ff08 	bl	8002b78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001d68:	2380      	movs	r3, #128	; 0x80
 8001d6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d70:	2300      	movs	r3, #0
 8001d72:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d74:	f107 031c 	add.w	r3, r7, #28
 8001d78:	4619      	mov	r1, r3
 8001d7a:	483e      	ldr	r0, [pc, #248]	; (8001e74 <HAL_UART_MspInit+0x174>)
 8001d7c:	f000 fefc 	bl	8002b78 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 8001d80:	4b3d      	ldr	r3, [pc, #244]	; (8001e78 <HAL_UART_MspInit+0x178>)
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001d86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d88:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001d8c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001d8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d90:	f043 0304 	orr.w	r3, r3, #4
 8001d94:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001d96:	4a38      	ldr	r2, [pc, #224]	; (8001e78 <HAL_UART_MspInit+0x178>)
 8001d98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d9a:	6053      	str	r3, [r2, #4]
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001d9c:	e062      	b.n	8001e64 <HAL_UART_MspInit+0x164>
  else if(uartHandle->Instance==USART2)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	4a36      	ldr	r2, [pc, #216]	; (8001e7c <HAL_UART_MspInit+0x17c>)
 8001da4:	4293      	cmp	r3, r2
 8001da6:	d15d      	bne.n	8001e64 <HAL_UART_MspInit+0x164>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001da8:	4b31      	ldr	r3, [pc, #196]	; (8001e70 <HAL_UART_MspInit+0x170>)
 8001daa:	69db      	ldr	r3, [r3, #28]
 8001dac:	4a30      	ldr	r2, [pc, #192]	; (8001e70 <HAL_UART_MspInit+0x170>)
 8001dae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001db2:	61d3      	str	r3, [r2, #28]
 8001db4:	4b2e      	ldr	r3, [pc, #184]	; (8001e70 <HAL_UART_MspInit+0x170>)
 8001db6:	69db      	ldr	r3, [r3, #28]
 8001db8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dbc:	613b      	str	r3, [r7, #16]
 8001dbe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dc0:	4b2b      	ldr	r3, [pc, #172]	; (8001e70 <HAL_UART_MspInit+0x170>)
 8001dc2:	699b      	ldr	r3, [r3, #24]
 8001dc4:	4a2a      	ldr	r2, [pc, #168]	; (8001e70 <HAL_UART_MspInit+0x170>)
 8001dc6:	f043 0304 	orr.w	r3, r3, #4
 8001dca:	6193      	str	r3, [r2, #24]
 8001dcc:	4b28      	ldr	r3, [pc, #160]	; (8001e70 <HAL_UART_MspInit+0x170>)
 8001dce:	699b      	ldr	r3, [r3, #24]
 8001dd0:	f003 0304 	and.w	r3, r3, #4
 8001dd4:	60fb      	str	r3, [r7, #12]
 8001dd6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001dd8:	2304      	movs	r3, #4
 8001dda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ddc:	2302      	movs	r3, #2
 8001dde:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001de0:	2303      	movs	r3, #3
 8001de2:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001de4:	f107 031c 	add.w	r3, r7, #28
 8001de8:	4619      	mov	r1, r3
 8001dea:	4825      	ldr	r0, [pc, #148]	; (8001e80 <HAL_UART_MspInit+0x180>)
 8001dec:	f000 fec4 	bl	8002b78 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001df0:	2308      	movs	r3, #8
 8001df2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001df4:	2300      	movs	r3, #0
 8001df6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dfc:	f107 031c 	add.w	r3, r7, #28
 8001e00:	4619      	mov	r1, r3
 8001e02:	481f      	ldr	r0, [pc, #124]	; (8001e80 <HAL_UART_MspInit+0x180>)
 8001e04:	f000 feb8 	bl	8002b78 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8001e08:	4b1e      	ldr	r3, [pc, #120]	; (8001e84 <HAL_UART_MspInit+0x184>)
 8001e0a:	4a1f      	ldr	r2, [pc, #124]	; (8001e88 <HAL_UART_MspInit+0x188>)
 8001e0c:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e0e:	4b1d      	ldr	r3, [pc, #116]	; (8001e84 <HAL_UART_MspInit+0x184>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e14:	4b1b      	ldr	r3, [pc, #108]	; (8001e84 <HAL_UART_MspInit+0x184>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001e1a:	4b1a      	ldr	r3, [pc, #104]	; (8001e84 <HAL_UART_MspInit+0x184>)
 8001e1c:	2280      	movs	r2, #128	; 0x80
 8001e1e:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e20:	4b18      	ldr	r3, [pc, #96]	; (8001e84 <HAL_UART_MspInit+0x184>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e26:	4b17      	ldr	r3, [pc, #92]	; (8001e84 <HAL_UART_MspInit+0x184>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8001e2c:	4b15      	ldr	r3, [pc, #84]	; (8001e84 <HAL_UART_MspInit+0x184>)
 8001e2e:	2220      	movs	r2, #32
 8001e30:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001e32:	4b14      	ldr	r3, [pc, #80]	; (8001e84 <HAL_UART_MspInit+0x184>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001e38:	4812      	ldr	r0, [pc, #72]	; (8001e84 <HAL_UART_MspInit+0x184>)
 8001e3a:	f000 fa19 	bl	8002270 <HAL_DMA_Init>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d001      	beq.n	8001e48 <HAL_UART_MspInit+0x148>
      Error_Handler();
 8001e44:	f7ff fcd5 	bl	80017f2 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	4a0e      	ldr	r2, [pc, #56]	; (8001e84 <HAL_UART_MspInit+0x184>)
 8001e4c:	63da      	str	r2, [r3, #60]	; 0x3c
 8001e4e:	4a0d      	ldr	r2, [pc, #52]	; (8001e84 <HAL_UART_MspInit+0x184>)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001e54:	2200      	movs	r2, #0
 8001e56:	2100      	movs	r1, #0
 8001e58:	2026      	movs	r0, #38	; 0x26
 8001e5a:	f000 f9d2 	bl	8002202 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001e5e:	2026      	movs	r0, #38	; 0x26
 8001e60:	f000 f9eb 	bl	800223a <HAL_NVIC_EnableIRQ>
}
 8001e64:	bf00      	nop
 8001e66:	3730      	adds	r7, #48	; 0x30
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bd80      	pop	{r7, pc}
 8001e6c:	40013800 	.word	0x40013800
 8001e70:	40021000 	.word	0x40021000
 8001e74:	40010c00 	.word	0x40010c00
 8001e78:	40010000 	.word	0x40010000
 8001e7c:	40004400 	.word	0x40004400
 8001e80:	40010800 	.word	0x40010800
 8001e84:	20000330 	.word	0x20000330
 8001e88:	4002006c 	.word	0x4002006c

08001e8c <HAL_UART_RxCpltCallback>:
}

/* USER CODE BEGIN 1 */
//jy62
void HAL_UART_RxCpltCallback(UART_HandleTypeDef* huart)
	{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b082      	sub	sp, #8
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
	if(huart == &huart2)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	4a04      	ldr	r2, [pc, #16]	; (8001ea8 <HAL_UART_RxCpltCallback+0x1c>)
 8001e98:	4293      	cmp	r3, r2
 8001e9a:	d101      	bne.n	8001ea0 <HAL_UART_RxCpltCallback+0x14>
		//?uart2???&huart2???
	{
		//u1_printf("callback!");
		jy62MessageRecord();
 8001e9c:	f7ff f9c8 	bl	8001230 <jy62MessageRecord>
		//HAL_UART_Receive_DMA(huart,jy62Receive,JY62_MESSAGE_LENTH);
	}
}
 8001ea0:	bf00      	nop
 8001ea2:	3708      	adds	r7, #8
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	bd80      	pop	{r7, pc}
 8001ea8:	200002e8 	.word	0x200002e8

08001eac <u1_printf>:
void u1_printf(char* fmt, ...) {
 8001eac:	b40f      	push	{r0, r1, r2, r3}
 8001eae:	b580      	push	{r7, lr}
 8001eb0:	b0b4      	sub	sp, #208	; 0xd0
 8001eb2:	af00      	add	r7, sp, #0
  uint16_t len;
  va_list ap;
  va_start(ap, fmt);
 8001eb4:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001eb8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  uint8_t buf[200];
  vsprintf((char*)buf, fmt, ap);
 8001ebc:	463b      	mov	r3, r7
 8001ebe:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8001ec2:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f004 fd60 	bl	800698c <vsiprintf>
  va_end(ap);
  len = strlen((char*)buf);
 8001ecc:	463b      	mov	r3, r7
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f7fe f9aa 	bl	8000228 <strlen>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
  HAL_UART_Transmit(&huart1, buf, len, HAL_MAX_DELAY);
 8001eda:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	; 0xce
 8001ede:	4639      	mov	r1, r7
 8001ee0:	f04f 33ff 	mov.w	r3, #4294967295
 8001ee4:	4804      	ldr	r0, [pc, #16]	; (8001ef8 <u1_printf+0x4c>)
 8001ee6:	f002 f830 	bl	8003f4a <HAL_UART_Transmit>
}
 8001eea:	bf00      	nop
 8001eec:	37d0      	adds	r7, #208	; 0xd0
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001ef4:	b004      	add	sp, #16
 8001ef6:	4770      	bx	lr
 8001ef8:	200002a0 	.word	0x200002a0

08001efc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001efc:	f7ff fdac 	bl	8001a58 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f00:	480b      	ldr	r0, [pc, #44]	; (8001f30 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001f02:	490c      	ldr	r1, [pc, #48]	; (8001f34 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001f04:	4a0c      	ldr	r2, [pc, #48]	; (8001f38 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001f06:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f08:	e002      	b.n	8001f10 <LoopCopyDataInit>

08001f0a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f0a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f0c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f0e:	3304      	adds	r3, #4

08001f10 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f10:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f12:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f14:	d3f9      	bcc.n	8001f0a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f16:	4a09      	ldr	r2, [pc, #36]	; (8001f3c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001f18:	4c09      	ldr	r4, [pc, #36]	; (8001f40 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001f1a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f1c:	e001      	b.n	8001f22 <LoopFillZerobss>

08001f1e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f1e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f20:	3204      	adds	r2, #4

08001f22 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f22:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f24:	d3fb      	bcc.n	8001f1e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f26:	f002 ffcd 	bl	8004ec4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001f2a:	f7ff fbd1 	bl	80016d0 <main>
  bx lr
 8001f2e:	4770      	bx	lr
  ldr r0, =_sdata
 8001f30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f34:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8001f38:	08009ccc 	.word	0x08009ccc
  ldr r2, =_sbss
 8001f3c:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 8001f40:	20000388 	.word	0x20000388

08001f44 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001f44:	e7fe      	b.n	8001f44 <ADC1_2_IRQHandler>
	...

08001f48 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f4c:	4b08      	ldr	r3, [pc, #32]	; (8001f70 <HAL_Init+0x28>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a07      	ldr	r2, [pc, #28]	; (8001f70 <HAL_Init+0x28>)
 8001f52:	f043 0310 	orr.w	r3, r3, #16
 8001f56:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f58:	2003      	movs	r0, #3
 8001f5a:	f000 f947 	bl	80021ec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f5e:	200f      	movs	r0, #15
 8001f60:	f000 f808 	bl	8001f74 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f64:	f7ff fc4a 	bl	80017fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f68:	2300      	movs	r3, #0
}
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	40022000 	.word	0x40022000

08001f74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b082      	sub	sp, #8
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f7c:	4b12      	ldr	r3, [pc, #72]	; (8001fc8 <HAL_InitTick+0x54>)
 8001f7e:	681a      	ldr	r2, [r3, #0]
 8001f80:	4b12      	ldr	r3, [pc, #72]	; (8001fcc <HAL_InitTick+0x58>)
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	4619      	mov	r1, r3
 8001f86:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f92:	4618      	mov	r0, r3
 8001f94:	f000 f95f 	bl	8002256 <HAL_SYSTICK_Config>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d001      	beq.n	8001fa2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	e00e      	b.n	8001fc0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2b0f      	cmp	r3, #15
 8001fa6:	d80a      	bhi.n	8001fbe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001fa8:	2200      	movs	r2, #0
 8001faa:	6879      	ldr	r1, [r7, #4]
 8001fac:	f04f 30ff 	mov.w	r0, #4294967295
 8001fb0:	f000 f927 	bl	8002202 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001fb4:	4a06      	ldr	r2, [pc, #24]	; (8001fd0 <HAL_InitTick+0x5c>)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	e000      	b.n	8001fc0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001fbe:	2301      	movs	r3, #1
}
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	3708      	adds	r7, #8
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	20000014 	.word	0x20000014
 8001fcc:	2000001c 	.word	0x2000001c
 8001fd0:	20000018 	.word	0x20000018

08001fd4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001fd8:	4b05      	ldr	r3, [pc, #20]	; (8001ff0 <HAL_IncTick+0x1c>)
 8001fda:	781b      	ldrb	r3, [r3, #0]
 8001fdc:	461a      	mov	r2, r3
 8001fde:	4b05      	ldr	r3, [pc, #20]	; (8001ff4 <HAL_IncTick+0x20>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	4413      	add	r3, r2
 8001fe4:	4a03      	ldr	r2, [pc, #12]	; (8001ff4 <HAL_IncTick+0x20>)
 8001fe6:	6013      	str	r3, [r2, #0]
}
 8001fe8:	bf00      	nop
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bc80      	pop	{r7}
 8001fee:	4770      	bx	lr
 8001ff0:	2000001c 	.word	0x2000001c
 8001ff4:	20000374 	.word	0x20000374

08001ff8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	af00      	add	r7, sp, #0
  return uwTick;
 8001ffc:	4b02      	ldr	r3, [pc, #8]	; (8002008 <HAL_GetTick+0x10>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
}
 8002000:	4618      	mov	r0, r3
 8002002:	46bd      	mov	sp, r7
 8002004:	bc80      	pop	{r7}
 8002006:	4770      	bx	lr
 8002008:	20000374 	.word	0x20000374

0800200c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b084      	sub	sp, #16
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002014:	f7ff fff0 	bl	8001ff8 <HAL_GetTick>
 8002018:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002024:	d005      	beq.n	8002032 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002026:	4b0a      	ldr	r3, [pc, #40]	; (8002050 <HAL_Delay+0x44>)
 8002028:	781b      	ldrb	r3, [r3, #0]
 800202a:	461a      	mov	r2, r3
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	4413      	add	r3, r2
 8002030:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002032:	bf00      	nop
 8002034:	f7ff ffe0 	bl	8001ff8 <HAL_GetTick>
 8002038:	4602      	mov	r2, r0
 800203a:	68bb      	ldr	r3, [r7, #8]
 800203c:	1ad3      	subs	r3, r2, r3
 800203e:	68fa      	ldr	r2, [r7, #12]
 8002040:	429a      	cmp	r2, r3
 8002042:	d8f7      	bhi.n	8002034 <HAL_Delay+0x28>
  {
  }
}
 8002044:	bf00      	nop
 8002046:	bf00      	nop
 8002048:	3710      	adds	r7, #16
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	2000001c 	.word	0x2000001c

08002054 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002054:	b480      	push	{r7}
 8002056:	b085      	sub	sp, #20
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	f003 0307 	and.w	r3, r3, #7
 8002062:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002064:	4b0c      	ldr	r3, [pc, #48]	; (8002098 <__NVIC_SetPriorityGrouping+0x44>)
 8002066:	68db      	ldr	r3, [r3, #12]
 8002068:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800206a:	68ba      	ldr	r2, [r7, #8]
 800206c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002070:	4013      	ands	r3, r2
 8002072:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002078:	68bb      	ldr	r3, [r7, #8]
 800207a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800207c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002080:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002084:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002086:	4a04      	ldr	r2, [pc, #16]	; (8002098 <__NVIC_SetPriorityGrouping+0x44>)
 8002088:	68bb      	ldr	r3, [r7, #8]
 800208a:	60d3      	str	r3, [r2, #12]
}
 800208c:	bf00      	nop
 800208e:	3714      	adds	r7, #20
 8002090:	46bd      	mov	sp, r7
 8002092:	bc80      	pop	{r7}
 8002094:	4770      	bx	lr
 8002096:	bf00      	nop
 8002098:	e000ed00 	.word	0xe000ed00

0800209c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800209c:	b480      	push	{r7}
 800209e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020a0:	4b04      	ldr	r3, [pc, #16]	; (80020b4 <__NVIC_GetPriorityGrouping+0x18>)
 80020a2:	68db      	ldr	r3, [r3, #12]
 80020a4:	0a1b      	lsrs	r3, r3, #8
 80020a6:	f003 0307 	and.w	r3, r3, #7
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bc80      	pop	{r7}
 80020b0:	4770      	bx	lr
 80020b2:	bf00      	nop
 80020b4:	e000ed00 	.word	0xe000ed00

080020b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b083      	sub	sp, #12
 80020bc:	af00      	add	r7, sp, #0
 80020be:	4603      	mov	r3, r0
 80020c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	db0b      	blt.n	80020e2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020ca:	79fb      	ldrb	r3, [r7, #7]
 80020cc:	f003 021f 	and.w	r2, r3, #31
 80020d0:	4906      	ldr	r1, [pc, #24]	; (80020ec <__NVIC_EnableIRQ+0x34>)
 80020d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020d6:	095b      	lsrs	r3, r3, #5
 80020d8:	2001      	movs	r0, #1
 80020da:	fa00 f202 	lsl.w	r2, r0, r2
 80020de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80020e2:	bf00      	nop
 80020e4:	370c      	adds	r7, #12
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bc80      	pop	{r7}
 80020ea:	4770      	bx	lr
 80020ec:	e000e100 	.word	0xe000e100

080020f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b083      	sub	sp, #12
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	4603      	mov	r3, r0
 80020f8:	6039      	str	r1, [r7, #0]
 80020fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002100:	2b00      	cmp	r3, #0
 8002102:	db0a      	blt.n	800211a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	b2da      	uxtb	r2, r3
 8002108:	490c      	ldr	r1, [pc, #48]	; (800213c <__NVIC_SetPriority+0x4c>)
 800210a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800210e:	0112      	lsls	r2, r2, #4
 8002110:	b2d2      	uxtb	r2, r2
 8002112:	440b      	add	r3, r1
 8002114:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002118:	e00a      	b.n	8002130 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	b2da      	uxtb	r2, r3
 800211e:	4908      	ldr	r1, [pc, #32]	; (8002140 <__NVIC_SetPriority+0x50>)
 8002120:	79fb      	ldrb	r3, [r7, #7]
 8002122:	f003 030f 	and.w	r3, r3, #15
 8002126:	3b04      	subs	r3, #4
 8002128:	0112      	lsls	r2, r2, #4
 800212a:	b2d2      	uxtb	r2, r2
 800212c:	440b      	add	r3, r1
 800212e:	761a      	strb	r2, [r3, #24]
}
 8002130:	bf00      	nop
 8002132:	370c      	adds	r7, #12
 8002134:	46bd      	mov	sp, r7
 8002136:	bc80      	pop	{r7}
 8002138:	4770      	bx	lr
 800213a:	bf00      	nop
 800213c:	e000e100 	.word	0xe000e100
 8002140:	e000ed00 	.word	0xe000ed00

08002144 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002144:	b480      	push	{r7}
 8002146:	b089      	sub	sp, #36	; 0x24
 8002148:	af00      	add	r7, sp, #0
 800214a:	60f8      	str	r0, [r7, #12]
 800214c:	60b9      	str	r1, [r7, #8]
 800214e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	f003 0307 	and.w	r3, r3, #7
 8002156:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002158:	69fb      	ldr	r3, [r7, #28]
 800215a:	f1c3 0307 	rsb	r3, r3, #7
 800215e:	2b04      	cmp	r3, #4
 8002160:	bf28      	it	cs
 8002162:	2304      	movcs	r3, #4
 8002164:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002166:	69fb      	ldr	r3, [r7, #28]
 8002168:	3304      	adds	r3, #4
 800216a:	2b06      	cmp	r3, #6
 800216c:	d902      	bls.n	8002174 <NVIC_EncodePriority+0x30>
 800216e:	69fb      	ldr	r3, [r7, #28]
 8002170:	3b03      	subs	r3, #3
 8002172:	e000      	b.n	8002176 <NVIC_EncodePriority+0x32>
 8002174:	2300      	movs	r3, #0
 8002176:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002178:	f04f 32ff 	mov.w	r2, #4294967295
 800217c:	69bb      	ldr	r3, [r7, #24]
 800217e:	fa02 f303 	lsl.w	r3, r2, r3
 8002182:	43da      	mvns	r2, r3
 8002184:	68bb      	ldr	r3, [r7, #8]
 8002186:	401a      	ands	r2, r3
 8002188:	697b      	ldr	r3, [r7, #20]
 800218a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800218c:	f04f 31ff 	mov.w	r1, #4294967295
 8002190:	697b      	ldr	r3, [r7, #20]
 8002192:	fa01 f303 	lsl.w	r3, r1, r3
 8002196:	43d9      	mvns	r1, r3
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800219c:	4313      	orrs	r3, r2
         );
}
 800219e:	4618      	mov	r0, r3
 80021a0:	3724      	adds	r7, #36	; 0x24
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bc80      	pop	{r7}
 80021a6:	4770      	bx	lr

080021a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b082      	sub	sp, #8
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	3b01      	subs	r3, #1
 80021b4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80021b8:	d301      	bcc.n	80021be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021ba:	2301      	movs	r3, #1
 80021bc:	e00f      	b.n	80021de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021be:	4a0a      	ldr	r2, [pc, #40]	; (80021e8 <SysTick_Config+0x40>)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	3b01      	subs	r3, #1
 80021c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021c6:	210f      	movs	r1, #15
 80021c8:	f04f 30ff 	mov.w	r0, #4294967295
 80021cc:	f7ff ff90 	bl	80020f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021d0:	4b05      	ldr	r3, [pc, #20]	; (80021e8 <SysTick_Config+0x40>)
 80021d2:	2200      	movs	r2, #0
 80021d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021d6:	4b04      	ldr	r3, [pc, #16]	; (80021e8 <SysTick_Config+0x40>)
 80021d8:	2207      	movs	r2, #7
 80021da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021dc:	2300      	movs	r3, #0
}
 80021de:	4618      	mov	r0, r3
 80021e0:	3708      	adds	r7, #8
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bd80      	pop	{r7, pc}
 80021e6:	bf00      	nop
 80021e8:	e000e010 	.word	0xe000e010

080021ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b082      	sub	sp, #8
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021f4:	6878      	ldr	r0, [r7, #4]
 80021f6:	f7ff ff2d 	bl	8002054 <__NVIC_SetPriorityGrouping>
}
 80021fa:	bf00      	nop
 80021fc:	3708      	adds	r7, #8
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}

08002202 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002202:	b580      	push	{r7, lr}
 8002204:	b086      	sub	sp, #24
 8002206:	af00      	add	r7, sp, #0
 8002208:	4603      	mov	r3, r0
 800220a:	60b9      	str	r1, [r7, #8]
 800220c:	607a      	str	r2, [r7, #4]
 800220e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002210:	2300      	movs	r3, #0
 8002212:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002214:	f7ff ff42 	bl	800209c <__NVIC_GetPriorityGrouping>
 8002218:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800221a:	687a      	ldr	r2, [r7, #4]
 800221c:	68b9      	ldr	r1, [r7, #8]
 800221e:	6978      	ldr	r0, [r7, #20]
 8002220:	f7ff ff90 	bl	8002144 <NVIC_EncodePriority>
 8002224:	4602      	mov	r2, r0
 8002226:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800222a:	4611      	mov	r1, r2
 800222c:	4618      	mov	r0, r3
 800222e:	f7ff ff5f 	bl	80020f0 <__NVIC_SetPriority>
}
 8002232:	bf00      	nop
 8002234:	3718      	adds	r7, #24
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}

0800223a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800223a:	b580      	push	{r7, lr}
 800223c:	b082      	sub	sp, #8
 800223e:	af00      	add	r7, sp, #0
 8002240:	4603      	mov	r3, r0
 8002242:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002244:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002248:	4618      	mov	r0, r3
 800224a:	f7ff ff35 	bl	80020b8 <__NVIC_EnableIRQ>
}
 800224e:	bf00      	nop
 8002250:	3708      	adds	r7, #8
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}

08002256 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002256:	b580      	push	{r7, lr}
 8002258:	b082      	sub	sp, #8
 800225a:	af00      	add	r7, sp, #0
 800225c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800225e:	6878      	ldr	r0, [r7, #4]
 8002260:	f7ff ffa2 	bl	80021a8 <SysTick_Config>
 8002264:	4603      	mov	r3, r0
}
 8002266:	4618      	mov	r0, r3
 8002268:	3708      	adds	r7, #8
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}
	...

08002270 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002270:	b480      	push	{r7}
 8002272:	b085      	sub	sp, #20
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002278:	2300      	movs	r3, #0
 800227a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d101      	bne.n	8002286 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002282:	2301      	movs	r3, #1
 8002284:	e059      	b.n	800233a <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	461a      	mov	r2, r3
 800228c:	4b2d      	ldr	r3, [pc, #180]	; (8002344 <HAL_DMA_Init+0xd4>)
 800228e:	429a      	cmp	r2, r3
 8002290:	d80f      	bhi.n	80022b2 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	461a      	mov	r2, r3
 8002298:	4b2b      	ldr	r3, [pc, #172]	; (8002348 <HAL_DMA_Init+0xd8>)
 800229a:	4413      	add	r3, r2
 800229c:	4a2b      	ldr	r2, [pc, #172]	; (800234c <HAL_DMA_Init+0xdc>)
 800229e:	fba2 2303 	umull	r2, r3, r2, r3
 80022a2:	091b      	lsrs	r3, r3, #4
 80022a4:	009a      	lsls	r2, r3, #2
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	4a28      	ldr	r2, [pc, #160]	; (8002350 <HAL_DMA_Init+0xe0>)
 80022ae:	63da      	str	r2, [r3, #60]	; 0x3c
 80022b0:	e00e      	b.n	80022d0 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	461a      	mov	r2, r3
 80022b8:	4b26      	ldr	r3, [pc, #152]	; (8002354 <HAL_DMA_Init+0xe4>)
 80022ba:	4413      	add	r3, r2
 80022bc:	4a23      	ldr	r2, [pc, #140]	; (800234c <HAL_DMA_Init+0xdc>)
 80022be:	fba2 2303 	umull	r2, r3, r2, r3
 80022c2:	091b      	lsrs	r3, r3, #4
 80022c4:	009a      	lsls	r2, r3, #2
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	4a22      	ldr	r2, [pc, #136]	; (8002358 <HAL_DMA_Init+0xe8>)
 80022ce:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2202      	movs	r2, #2
 80022d4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80022e6:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80022ea:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80022f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	68db      	ldr	r3, [r3, #12]
 80022fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002300:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	695b      	ldr	r3, [r3, #20]
 8002306:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800230c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	69db      	ldr	r3, [r3, #28]
 8002312:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002314:	68fa      	ldr	r2, [r7, #12]
 8002316:	4313      	orrs	r3, r2
 8002318:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	68fa      	ldr	r2, [r7, #12]
 8002320:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2200      	movs	r2, #0
 8002326:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2201      	movs	r2, #1
 800232c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2200      	movs	r2, #0
 8002334:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002338:	2300      	movs	r3, #0
}
 800233a:	4618      	mov	r0, r3
 800233c:	3714      	adds	r7, #20
 800233e:	46bd      	mov	sp, r7
 8002340:	bc80      	pop	{r7}
 8002342:	4770      	bx	lr
 8002344:	40020407 	.word	0x40020407
 8002348:	bffdfff8 	.word	0xbffdfff8
 800234c:	cccccccd 	.word	0xcccccccd
 8002350:	40020000 	.word	0x40020000
 8002354:	bffdfbf8 	.word	0xbffdfbf8
 8002358:	40020400 	.word	0x40020400

0800235c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b086      	sub	sp, #24
 8002360:	af00      	add	r7, sp, #0
 8002362:	60f8      	str	r0, [r7, #12]
 8002364:	60b9      	str	r1, [r7, #8]
 8002366:	607a      	str	r2, [r7, #4]
 8002368:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800236a:	2300      	movs	r3, #0
 800236c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002374:	2b01      	cmp	r3, #1
 8002376:	d101      	bne.n	800237c <HAL_DMA_Start_IT+0x20>
 8002378:	2302      	movs	r3, #2
 800237a:	e04b      	b.n	8002414 <HAL_DMA_Start_IT+0xb8>
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	2201      	movs	r2, #1
 8002380:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800238a:	b2db      	uxtb	r3, r3
 800238c:	2b01      	cmp	r3, #1
 800238e:	d13a      	bne.n	8002406 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	2202      	movs	r2, #2
 8002394:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	2200      	movs	r2, #0
 800239c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	681a      	ldr	r2, [r3, #0]
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f022 0201 	bic.w	r2, r2, #1
 80023ac:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	687a      	ldr	r2, [r7, #4]
 80023b2:	68b9      	ldr	r1, [r7, #8]
 80023b4:	68f8      	ldr	r0, [r7, #12]
 80023b6:	f000 fbb1 	bl	8002b1c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d008      	beq.n	80023d4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	681a      	ldr	r2, [r3, #0]
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f042 020e 	orr.w	r2, r2, #14
 80023d0:	601a      	str	r2, [r3, #0]
 80023d2:	e00f      	b.n	80023f4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	681a      	ldr	r2, [r3, #0]
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f022 0204 	bic.w	r2, r2, #4
 80023e2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	681a      	ldr	r2, [r3, #0]
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f042 020a 	orr.w	r2, r2, #10
 80023f2:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	681a      	ldr	r2, [r3, #0]
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f042 0201 	orr.w	r2, r2, #1
 8002402:	601a      	str	r2, [r3, #0]
 8002404:	e005      	b.n	8002412 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	2200      	movs	r2, #0
 800240a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800240e:	2302      	movs	r3, #2
 8002410:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002412:	7dfb      	ldrb	r3, [r7, #23]
}
 8002414:	4618      	mov	r0, r3
 8002416:	3718      	adds	r7, #24
 8002418:	46bd      	mov	sp, r7
 800241a:	bd80      	pop	{r7, pc}

0800241c <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800241c:	b480      	push	{r7}
 800241e:	b085      	sub	sp, #20
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002424:	2300      	movs	r3, #0
 8002426:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800242e:	b2db      	uxtb	r3, r3
 8002430:	2b02      	cmp	r3, #2
 8002432:	d008      	beq.n	8002446 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2204      	movs	r2, #4
 8002438:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	2200      	movs	r2, #0
 800243e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002442:	2301      	movs	r3, #1
 8002444:	e020      	b.n	8002488 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	681a      	ldr	r2, [r3, #0]
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f022 020e 	bic.w	r2, r2, #14
 8002454:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	681a      	ldr	r2, [r3, #0]
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f022 0201 	bic.w	r2, r2, #1
 8002464:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800246e:	2101      	movs	r1, #1
 8002470:	fa01 f202 	lsl.w	r2, r1, r2
 8002474:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2201      	movs	r2, #1
 800247a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2200      	movs	r2, #0
 8002482:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002486:	7bfb      	ldrb	r3, [r7, #15]
}
 8002488:	4618      	mov	r0, r3
 800248a:	3714      	adds	r7, #20
 800248c:	46bd      	mov	sp, r7
 800248e:	bc80      	pop	{r7}
 8002490:	4770      	bx	lr
	...

08002494 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002494:	b580      	push	{r7, lr}
 8002496:	b084      	sub	sp, #16
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800249c:	2300      	movs	r3, #0
 800249e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80024a6:	b2db      	uxtb	r3, r3
 80024a8:	2b02      	cmp	r3, #2
 80024aa:	d005      	beq.n	80024b8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2204      	movs	r2, #4
 80024b0:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80024b2:	2301      	movs	r3, #1
 80024b4:	73fb      	strb	r3, [r7, #15]
 80024b6:	e0d6      	b.n	8002666 <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	681a      	ldr	r2, [r3, #0]
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f022 020e 	bic.w	r2, r2, #14
 80024c6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	681a      	ldr	r2, [r3, #0]
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f022 0201 	bic.w	r2, r2, #1
 80024d6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	461a      	mov	r2, r3
 80024de:	4b64      	ldr	r3, [pc, #400]	; (8002670 <HAL_DMA_Abort_IT+0x1dc>)
 80024e0:	429a      	cmp	r2, r3
 80024e2:	d958      	bls.n	8002596 <HAL_DMA_Abort_IT+0x102>
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4a62      	ldr	r2, [pc, #392]	; (8002674 <HAL_DMA_Abort_IT+0x1e0>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d04f      	beq.n	800258e <HAL_DMA_Abort_IT+0xfa>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	4a61      	ldr	r2, [pc, #388]	; (8002678 <HAL_DMA_Abort_IT+0x1e4>)
 80024f4:	4293      	cmp	r3, r2
 80024f6:	d048      	beq.n	800258a <HAL_DMA_Abort_IT+0xf6>
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4a5f      	ldr	r2, [pc, #380]	; (800267c <HAL_DMA_Abort_IT+0x1e8>)
 80024fe:	4293      	cmp	r3, r2
 8002500:	d040      	beq.n	8002584 <HAL_DMA_Abort_IT+0xf0>
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	4a5e      	ldr	r2, [pc, #376]	; (8002680 <HAL_DMA_Abort_IT+0x1ec>)
 8002508:	4293      	cmp	r3, r2
 800250a:	d038      	beq.n	800257e <HAL_DMA_Abort_IT+0xea>
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4a5c      	ldr	r2, [pc, #368]	; (8002684 <HAL_DMA_Abort_IT+0x1f0>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d030      	beq.n	8002578 <HAL_DMA_Abort_IT+0xe4>
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4a5b      	ldr	r2, [pc, #364]	; (8002688 <HAL_DMA_Abort_IT+0x1f4>)
 800251c:	4293      	cmp	r3, r2
 800251e:	d028      	beq.n	8002572 <HAL_DMA_Abort_IT+0xde>
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4a52      	ldr	r2, [pc, #328]	; (8002670 <HAL_DMA_Abort_IT+0x1dc>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d020      	beq.n	800256c <HAL_DMA_Abort_IT+0xd8>
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4a57      	ldr	r2, [pc, #348]	; (800268c <HAL_DMA_Abort_IT+0x1f8>)
 8002530:	4293      	cmp	r3, r2
 8002532:	d019      	beq.n	8002568 <HAL_DMA_Abort_IT+0xd4>
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a55      	ldr	r2, [pc, #340]	; (8002690 <HAL_DMA_Abort_IT+0x1fc>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d012      	beq.n	8002564 <HAL_DMA_Abort_IT+0xd0>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4a54      	ldr	r2, [pc, #336]	; (8002694 <HAL_DMA_Abort_IT+0x200>)
 8002544:	4293      	cmp	r3, r2
 8002546:	d00a      	beq.n	800255e <HAL_DMA_Abort_IT+0xca>
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a52      	ldr	r2, [pc, #328]	; (8002698 <HAL_DMA_Abort_IT+0x204>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d102      	bne.n	8002558 <HAL_DMA_Abort_IT+0xc4>
 8002552:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002556:	e01b      	b.n	8002590 <HAL_DMA_Abort_IT+0xfc>
 8002558:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800255c:	e018      	b.n	8002590 <HAL_DMA_Abort_IT+0xfc>
 800255e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002562:	e015      	b.n	8002590 <HAL_DMA_Abort_IT+0xfc>
 8002564:	2310      	movs	r3, #16
 8002566:	e013      	b.n	8002590 <HAL_DMA_Abort_IT+0xfc>
 8002568:	2301      	movs	r3, #1
 800256a:	e011      	b.n	8002590 <HAL_DMA_Abort_IT+0xfc>
 800256c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002570:	e00e      	b.n	8002590 <HAL_DMA_Abort_IT+0xfc>
 8002572:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002576:	e00b      	b.n	8002590 <HAL_DMA_Abort_IT+0xfc>
 8002578:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800257c:	e008      	b.n	8002590 <HAL_DMA_Abort_IT+0xfc>
 800257e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002582:	e005      	b.n	8002590 <HAL_DMA_Abort_IT+0xfc>
 8002584:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002588:	e002      	b.n	8002590 <HAL_DMA_Abort_IT+0xfc>
 800258a:	2310      	movs	r3, #16
 800258c:	e000      	b.n	8002590 <HAL_DMA_Abort_IT+0xfc>
 800258e:	2301      	movs	r3, #1
 8002590:	4a42      	ldr	r2, [pc, #264]	; (800269c <HAL_DMA_Abort_IT+0x208>)
 8002592:	6053      	str	r3, [r2, #4]
 8002594:	e057      	b.n	8002646 <HAL_DMA_Abort_IT+0x1b2>
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	4a36      	ldr	r2, [pc, #216]	; (8002674 <HAL_DMA_Abort_IT+0x1e0>)
 800259c:	4293      	cmp	r3, r2
 800259e:	d04f      	beq.n	8002640 <HAL_DMA_Abort_IT+0x1ac>
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4a34      	ldr	r2, [pc, #208]	; (8002678 <HAL_DMA_Abort_IT+0x1e4>)
 80025a6:	4293      	cmp	r3, r2
 80025a8:	d048      	beq.n	800263c <HAL_DMA_Abort_IT+0x1a8>
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4a33      	ldr	r2, [pc, #204]	; (800267c <HAL_DMA_Abort_IT+0x1e8>)
 80025b0:	4293      	cmp	r3, r2
 80025b2:	d040      	beq.n	8002636 <HAL_DMA_Abort_IT+0x1a2>
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4a31      	ldr	r2, [pc, #196]	; (8002680 <HAL_DMA_Abort_IT+0x1ec>)
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d038      	beq.n	8002630 <HAL_DMA_Abort_IT+0x19c>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4a30      	ldr	r2, [pc, #192]	; (8002684 <HAL_DMA_Abort_IT+0x1f0>)
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d030      	beq.n	800262a <HAL_DMA_Abort_IT+0x196>
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4a2e      	ldr	r2, [pc, #184]	; (8002688 <HAL_DMA_Abort_IT+0x1f4>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d028      	beq.n	8002624 <HAL_DMA_Abort_IT+0x190>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4a26      	ldr	r2, [pc, #152]	; (8002670 <HAL_DMA_Abort_IT+0x1dc>)
 80025d8:	4293      	cmp	r3, r2
 80025da:	d020      	beq.n	800261e <HAL_DMA_Abort_IT+0x18a>
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4a2a      	ldr	r2, [pc, #168]	; (800268c <HAL_DMA_Abort_IT+0x1f8>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d019      	beq.n	800261a <HAL_DMA_Abort_IT+0x186>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4a29      	ldr	r2, [pc, #164]	; (8002690 <HAL_DMA_Abort_IT+0x1fc>)
 80025ec:	4293      	cmp	r3, r2
 80025ee:	d012      	beq.n	8002616 <HAL_DMA_Abort_IT+0x182>
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4a27      	ldr	r2, [pc, #156]	; (8002694 <HAL_DMA_Abort_IT+0x200>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d00a      	beq.n	8002610 <HAL_DMA_Abort_IT+0x17c>
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4a26      	ldr	r2, [pc, #152]	; (8002698 <HAL_DMA_Abort_IT+0x204>)
 8002600:	4293      	cmp	r3, r2
 8002602:	d102      	bne.n	800260a <HAL_DMA_Abort_IT+0x176>
 8002604:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002608:	e01b      	b.n	8002642 <HAL_DMA_Abort_IT+0x1ae>
 800260a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800260e:	e018      	b.n	8002642 <HAL_DMA_Abort_IT+0x1ae>
 8002610:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002614:	e015      	b.n	8002642 <HAL_DMA_Abort_IT+0x1ae>
 8002616:	2310      	movs	r3, #16
 8002618:	e013      	b.n	8002642 <HAL_DMA_Abort_IT+0x1ae>
 800261a:	2301      	movs	r3, #1
 800261c:	e011      	b.n	8002642 <HAL_DMA_Abort_IT+0x1ae>
 800261e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002622:	e00e      	b.n	8002642 <HAL_DMA_Abort_IT+0x1ae>
 8002624:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002628:	e00b      	b.n	8002642 <HAL_DMA_Abort_IT+0x1ae>
 800262a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800262e:	e008      	b.n	8002642 <HAL_DMA_Abort_IT+0x1ae>
 8002630:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002634:	e005      	b.n	8002642 <HAL_DMA_Abort_IT+0x1ae>
 8002636:	f44f 7380 	mov.w	r3, #256	; 0x100
 800263a:	e002      	b.n	8002642 <HAL_DMA_Abort_IT+0x1ae>
 800263c:	2310      	movs	r3, #16
 800263e:	e000      	b.n	8002642 <HAL_DMA_Abort_IT+0x1ae>
 8002640:	2301      	movs	r3, #1
 8002642:	4a17      	ldr	r2, [pc, #92]	; (80026a0 <HAL_DMA_Abort_IT+0x20c>)
 8002644:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2201      	movs	r2, #1
 800264a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	2200      	movs	r2, #0
 8002652:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800265a:	2b00      	cmp	r3, #0
 800265c:	d003      	beq.n	8002666 <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002662:	6878      	ldr	r0, [r7, #4]
 8002664:	4798      	blx	r3
    } 
  }
  return status;
 8002666:	7bfb      	ldrb	r3, [r7, #15]
}
 8002668:	4618      	mov	r0, r3
 800266a:	3710      	adds	r7, #16
 800266c:	46bd      	mov	sp, r7
 800266e:	bd80      	pop	{r7, pc}
 8002670:	40020080 	.word	0x40020080
 8002674:	40020008 	.word	0x40020008
 8002678:	4002001c 	.word	0x4002001c
 800267c:	40020030 	.word	0x40020030
 8002680:	40020044 	.word	0x40020044
 8002684:	40020058 	.word	0x40020058
 8002688:	4002006c 	.word	0x4002006c
 800268c:	40020408 	.word	0x40020408
 8002690:	4002041c 	.word	0x4002041c
 8002694:	40020430 	.word	0x40020430
 8002698:	40020444 	.word	0x40020444
 800269c:	40020400 	.word	0x40020400
 80026a0:	40020000 	.word	0x40020000

080026a4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b084      	sub	sp, #16
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026c0:	2204      	movs	r2, #4
 80026c2:	409a      	lsls	r2, r3
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	4013      	ands	r3, r2
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	f000 80f1 	beq.w	80028b0 <HAL_DMA_IRQHandler+0x20c>
 80026ce:	68bb      	ldr	r3, [r7, #8]
 80026d0:	f003 0304 	and.w	r3, r3, #4
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	f000 80eb 	beq.w	80028b0 <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f003 0320 	and.w	r3, r3, #32
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d107      	bne.n	80026f8 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	681a      	ldr	r2, [r3, #0]
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f022 0204 	bic.w	r2, r2, #4
 80026f6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	461a      	mov	r2, r3
 80026fe:	4b5f      	ldr	r3, [pc, #380]	; (800287c <HAL_DMA_IRQHandler+0x1d8>)
 8002700:	429a      	cmp	r2, r3
 8002702:	d958      	bls.n	80027b6 <HAL_DMA_IRQHandler+0x112>
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a5d      	ldr	r2, [pc, #372]	; (8002880 <HAL_DMA_IRQHandler+0x1dc>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d04f      	beq.n	80027ae <HAL_DMA_IRQHandler+0x10a>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4a5c      	ldr	r2, [pc, #368]	; (8002884 <HAL_DMA_IRQHandler+0x1e0>)
 8002714:	4293      	cmp	r3, r2
 8002716:	d048      	beq.n	80027aa <HAL_DMA_IRQHandler+0x106>
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a5a      	ldr	r2, [pc, #360]	; (8002888 <HAL_DMA_IRQHandler+0x1e4>)
 800271e:	4293      	cmp	r3, r2
 8002720:	d040      	beq.n	80027a4 <HAL_DMA_IRQHandler+0x100>
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4a59      	ldr	r2, [pc, #356]	; (800288c <HAL_DMA_IRQHandler+0x1e8>)
 8002728:	4293      	cmp	r3, r2
 800272a:	d038      	beq.n	800279e <HAL_DMA_IRQHandler+0xfa>
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a57      	ldr	r2, [pc, #348]	; (8002890 <HAL_DMA_IRQHandler+0x1ec>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d030      	beq.n	8002798 <HAL_DMA_IRQHandler+0xf4>
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	4a56      	ldr	r2, [pc, #344]	; (8002894 <HAL_DMA_IRQHandler+0x1f0>)
 800273c:	4293      	cmp	r3, r2
 800273e:	d028      	beq.n	8002792 <HAL_DMA_IRQHandler+0xee>
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4a4d      	ldr	r2, [pc, #308]	; (800287c <HAL_DMA_IRQHandler+0x1d8>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d020      	beq.n	800278c <HAL_DMA_IRQHandler+0xe8>
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	4a52      	ldr	r2, [pc, #328]	; (8002898 <HAL_DMA_IRQHandler+0x1f4>)
 8002750:	4293      	cmp	r3, r2
 8002752:	d019      	beq.n	8002788 <HAL_DMA_IRQHandler+0xe4>
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4a50      	ldr	r2, [pc, #320]	; (800289c <HAL_DMA_IRQHandler+0x1f8>)
 800275a:	4293      	cmp	r3, r2
 800275c:	d012      	beq.n	8002784 <HAL_DMA_IRQHandler+0xe0>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4a4f      	ldr	r2, [pc, #316]	; (80028a0 <HAL_DMA_IRQHandler+0x1fc>)
 8002764:	4293      	cmp	r3, r2
 8002766:	d00a      	beq.n	800277e <HAL_DMA_IRQHandler+0xda>
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a4d      	ldr	r2, [pc, #308]	; (80028a4 <HAL_DMA_IRQHandler+0x200>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d102      	bne.n	8002778 <HAL_DMA_IRQHandler+0xd4>
 8002772:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002776:	e01b      	b.n	80027b0 <HAL_DMA_IRQHandler+0x10c>
 8002778:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800277c:	e018      	b.n	80027b0 <HAL_DMA_IRQHandler+0x10c>
 800277e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002782:	e015      	b.n	80027b0 <HAL_DMA_IRQHandler+0x10c>
 8002784:	2340      	movs	r3, #64	; 0x40
 8002786:	e013      	b.n	80027b0 <HAL_DMA_IRQHandler+0x10c>
 8002788:	2304      	movs	r3, #4
 800278a:	e011      	b.n	80027b0 <HAL_DMA_IRQHandler+0x10c>
 800278c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002790:	e00e      	b.n	80027b0 <HAL_DMA_IRQHandler+0x10c>
 8002792:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002796:	e00b      	b.n	80027b0 <HAL_DMA_IRQHandler+0x10c>
 8002798:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800279c:	e008      	b.n	80027b0 <HAL_DMA_IRQHandler+0x10c>
 800279e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80027a2:	e005      	b.n	80027b0 <HAL_DMA_IRQHandler+0x10c>
 80027a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80027a8:	e002      	b.n	80027b0 <HAL_DMA_IRQHandler+0x10c>
 80027aa:	2340      	movs	r3, #64	; 0x40
 80027ac:	e000      	b.n	80027b0 <HAL_DMA_IRQHandler+0x10c>
 80027ae:	2304      	movs	r3, #4
 80027b0:	4a3d      	ldr	r2, [pc, #244]	; (80028a8 <HAL_DMA_IRQHandler+0x204>)
 80027b2:	6053      	str	r3, [r2, #4]
 80027b4:	e057      	b.n	8002866 <HAL_DMA_IRQHandler+0x1c2>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4a31      	ldr	r2, [pc, #196]	; (8002880 <HAL_DMA_IRQHandler+0x1dc>)
 80027bc:	4293      	cmp	r3, r2
 80027be:	d04f      	beq.n	8002860 <HAL_DMA_IRQHandler+0x1bc>
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a2f      	ldr	r2, [pc, #188]	; (8002884 <HAL_DMA_IRQHandler+0x1e0>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d048      	beq.n	800285c <HAL_DMA_IRQHandler+0x1b8>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	4a2e      	ldr	r2, [pc, #184]	; (8002888 <HAL_DMA_IRQHandler+0x1e4>)
 80027d0:	4293      	cmp	r3, r2
 80027d2:	d040      	beq.n	8002856 <HAL_DMA_IRQHandler+0x1b2>
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	4a2c      	ldr	r2, [pc, #176]	; (800288c <HAL_DMA_IRQHandler+0x1e8>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d038      	beq.n	8002850 <HAL_DMA_IRQHandler+0x1ac>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4a2b      	ldr	r2, [pc, #172]	; (8002890 <HAL_DMA_IRQHandler+0x1ec>)
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d030      	beq.n	800284a <HAL_DMA_IRQHandler+0x1a6>
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a29      	ldr	r2, [pc, #164]	; (8002894 <HAL_DMA_IRQHandler+0x1f0>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d028      	beq.n	8002844 <HAL_DMA_IRQHandler+0x1a0>
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4a21      	ldr	r2, [pc, #132]	; (800287c <HAL_DMA_IRQHandler+0x1d8>)
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d020      	beq.n	800283e <HAL_DMA_IRQHandler+0x19a>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4a25      	ldr	r2, [pc, #148]	; (8002898 <HAL_DMA_IRQHandler+0x1f4>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d019      	beq.n	800283a <HAL_DMA_IRQHandler+0x196>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4a24      	ldr	r2, [pc, #144]	; (800289c <HAL_DMA_IRQHandler+0x1f8>)
 800280c:	4293      	cmp	r3, r2
 800280e:	d012      	beq.n	8002836 <HAL_DMA_IRQHandler+0x192>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a22      	ldr	r2, [pc, #136]	; (80028a0 <HAL_DMA_IRQHandler+0x1fc>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d00a      	beq.n	8002830 <HAL_DMA_IRQHandler+0x18c>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4a21      	ldr	r2, [pc, #132]	; (80028a4 <HAL_DMA_IRQHandler+0x200>)
 8002820:	4293      	cmp	r3, r2
 8002822:	d102      	bne.n	800282a <HAL_DMA_IRQHandler+0x186>
 8002824:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002828:	e01b      	b.n	8002862 <HAL_DMA_IRQHandler+0x1be>
 800282a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800282e:	e018      	b.n	8002862 <HAL_DMA_IRQHandler+0x1be>
 8002830:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002834:	e015      	b.n	8002862 <HAL_DMA_IRQHandler+0x1be>
 8002836:	2340      	movs	r3, #64	; 0x40
 8002838:	e013      	b.n	8002862 <HAL_DMA_IRQHandler+0x1be>
 800283a:	2304      	movs	r3, #4
 800283c:	e011      	b.n	8002862 <HAL_DMA_IRQHandler+0x1be>
 800283e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002842:	e00e      	b.n	8002862 <HAL_DMA_IRQHandler+0x1be>
 8002844:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002848:	e00b      	b.n	8002862 <HAL_DMA_IRQHandler+0x1be>
 800284a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800284e:	e008      	b.n	8002862 <HAL_DMA_IRQHandler+0x1be>
 8002850:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002854:	e005      	b.n	8002862 <HAL_DMA_IRQHandler+0x1be>
 8002856:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800285a:	e002      	b.n	8002862 <HAL_DMA_IRQHandler+0x1be>
 800285c:	2340      	movs	r3, #64	; 0x40
 800285e:	e000      	b.n	8002862 <HAL_DMA_IRQHandler+0x1be>
 8002860:	2304      	movs	r3, #4
 8002862:	4a12      	ldr	r2, [pc, #72]	; (80028ac <HAL_DMA_IRQHandler+0x208>)
 8002864:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800286a:	2b00      	cmp	r3, #0
 800286c:	f000 8136 	beq.w	8002adc <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002874:	6878      	ldr	r0, [r7, #4]
 8002876:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002878:	e130      	b.n	8002adc <HAL_DMA_IRQHandler+0x438>
 800287a:	bf00      	nop
 800287c:	40020080 	.word	0x40020080
 8002880:	40020008 	.word	0x40020008
 8002884:	4002001c 	.word	0x4002001c
 8002888:	40020030 	.word	0x40020030
 800288c:	40020044 	.word	0x40020044
 8002890:	40020058 	.word	0x40020058
 8002894:	4002006c 	.word	0x4002006c
 8002898:	40020408 	.word	0x40020408
 800289c:	4002041c 	.word	0x4002041c
 80028a0:	40020430 	.word	0x40020430
 80028a4:	40020444 	.word	0x40020444
 80028a8:	40020400 	.word	0x40020400
 80028ac:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028b4:	2202      	movs	r2, #2
 80028b6:	409a      	lsls	r2, r3
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	4013      	ands	r3, r2
 80028bc:	2b00      	cmp	r3, #0
 80028be:	f000 80dd 	beq.w	8002a7c <HAL_DMA_IRQHandler+0x3d8>
 80028c2:	68bb      	ldr	r3, [r7, #8]
 80028c4:	f003 0302 	and.w	r3, r3, #2
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	f000 80d7 	beq.w	8002a7c <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f003 0320 	and.w	r3, r3, #32
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d10b      	bne.n	80028f4 <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	681a      	ldr	r2, [r3, #0]
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f022 020a 	bic.w	r2, r2, #10
 80028ea:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2201      	movs	r2, #1
 80028f0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	461a      	mov	r2, r3
 80028fa:	4b7b      	ldr	r3, [pc, #492]	; (8002ae8 <HAL_DMA_IRQHandler+0x444>)
 80028fc:	429a      	cmp	r2, r3
 80028fe:	d958      	bls.n	80029b2 <HAL_DMA_IRQHandler+0x30e>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4a79      	ldr	r2, [pc, #484]	; (8002aec <HAL_DMA_IRQHandler+0x448>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d04f      	beq.n	80029aa <HAL_DMA_IRQHandler+0x306>
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4a78      	ldr	r2, [pc, #480]	; (8002af0 <HAL_DMA_IRQHandler+0x44c>)
 8002910:	4293      	cmp	r3, r2
 8002912:	d048      	beq.n	80029a6 <HAL_DMA_IRQHandler+0x302>
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4a76      	ldr	r2, [pc, #472]	; (8002af4 <HAL_DMA_IRQHandler+0x450>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d040      	beq.n	80029a0 <HAL_DMA_IRQHandler+0x2fc>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4a75      	ldr	r2, [pc, #468]	; (8002af8 <HAL_DMA_IRQHandler+0x454>)
 8002924:	4293      	cmp	r3, r2
 8002926:	d038      	beq.n	800299a <HAL_DMA_IRQHandler+0x2f6>
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a73      	ldr	r2, [pc, #460]	; (8002afc <HAL_DMA_IRQHandler+0x458>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d030      	beq.n	8002994 <HAL_DMA_IRQHandler+0x2f0>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4a72      	ldr	r2, [pc, #456]	; (8002b00 <HAL_DMA_IRQHandler+0x45c>)
 8002938:	4293      	cmp	r3, r2
 800293a:	d028      	beq.n	800298e <HAL_DMA_IRQHandler+0x2ea>
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a69      	ldr	r2, [pc, #420]	; (8002ae8 <HAL_DMA_IRQHandler+0x444>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d020      	beq.n	8002988 <HAL_DMA_IRQHandler+0x2e4>
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4a6e      	ldr	r2, [pc, #440]	; (8002b04 <HAL_DMA_IRQHandler+0x460>)
 800294c:	4293      	cmp	r3, r2
 800294e:	d019      	beq.n	8002984 <HAL_DMA_IRQHandler+0x2e0>
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4a6c      	ldr	r2, [pc, #432]	; (8002b08 <HAL_DMA_IRQHandler+0x464>)
 8002956:	4293      	cmp	r3, r2
 8002958:	d012      	beq.n	8002980 <HAL_DMA_IRQHandler+0x2dc>
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	4a6b      	ldr	r2, [pc, #428]	; (8002b0c <HAL_DMA_IRQHandler+0x468>)
 8002960:	4293      	cmp	r3, r2
 8002962:	d00a      	beq.n	800297a <HAL_DMA_IRQHandler+0x2d6>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a69      	ldr	r2, [pc, #420]	; (8002b10 <HAL_DMA_IRQHandler+0x46c>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d102      	bne.n	8002974 <HAL_DMA_IRQHandler+0x2d0>
 800296e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002972:	e01b      	b.n	80029ac <HAL_DMA_IRQHandler+0x308>
 8002974:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002978:	e018      	b.n	80029ac <HAL_DMA_IRQHandler+0x308>
 800297a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800297e:	e015      	b.n	80029ac <HAL_DMA_IRQHandler+0x308>
 8002980:	2320      	movs	r3, #32
 8002982:	e013      	b.n	80029ac <HAL_DMA_IRQHandler+0x308>
 8002984:	2302      	movs	r3, #2
 8002986:	e011      	b.n	80029ac <HAL_DMA_IRQHandler+0x308>
 8002988:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800298c:	e00e      	b.n	80029ac <HAL_DMA_IRQHandler+0x308>
 800298e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002992:	e00b      	b.n	80029ac <HAL_DMA_IRQHandler+0x308>
 8002994:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002998:	e008      	b.n	80029ac <HAL_DMA_IRQHandler+0x308>
 800299a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800299e:	e005      	b.n	80029ac <HAL_DMA_IRQHandler+0x308>
 80029a0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80029a4:	e002      	b.n	80029ac <HAL_DMA_IRQHandler+0x308>
 80029a6:	2320      	movs	r3, #32
 80029a8:	e000      	b.n	80029ac <HAL_DMA_IRQHandler+0x308>
 80029aa:	2302      	movs	r3, #2
 80029ac:	4a59      	ldr	r2, [pc, #356]	; (8002b14 <HAL_DMA_IRQHandler+0x470>)
 80029ae:	6053      	str	r3, [r2, #4]
 80029b0:	e057      	b.n	8002a62 <HAL_DMA_IRQHandler+0x3be>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4a4d      	ldr	r2, [pc, #308]	; (8002aec <HAL_DMA_IRQHandler+0x448>)
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d04f      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x3b8>
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4a4b      	ldr	r2, [pc, #300]	; (8002af0 <HAL_DMA_IRQHandler+0x44c>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d048      	beq.n	8002a58 <HAL_DMA_IRQHandler+0x3b4>
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	4a4a      	ldr	r2, [pc, #296]	; (8002af4 <HAL_DMA_IRQHandler+0x450>)
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d040      	beq.n	8002a52 <HAL_DMA_IRQHandler+0x3ae>
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4a48      	ldr	r2, [pc, #288]	; (8002af8 <HAL_DMA_IRQHandler+0x454>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d038      	beq.n	8002a4c <HAL_DMA_IRQHandler+0x3a8>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4a47      	ldr	r2, [pc, #284]	; (8002afc <HAL_DMA_IRQHandler+0x458>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d030      	beq.n	8002a46 <HAL_DMA_IRQHandler+0x3a2>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	4a45      	ldr	r2, [pc, #276]	; (8002b00 <HAL_DMA_IRQHandler+0x45c>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d028      	beq.n	8002a40 <HAL_DMA_IRQHandler+0x39c>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4a3d      	ldr	r2, [pc, #244]	; (8002ae8 <HAL_DMA_IRQHandler+0x444>)
 80029f4:	4293      	cmp	r3, r2
 80029f6:	d020      	beq.n	8002a3a <HAL_DMA_IRQHandler+0x396>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4a41      	ldr	r2, [pc, #260]	; (8002b04 <HAL_DMA_IRQHandler+0x460>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d019      	beq.n	8002a36 <HAL_DMA_IRQHandler+0x392>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4a40      	ldr	r2, [pc, #256]	; (8002b08 <HAL_DMA_IRQHandler+0x464>)
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d012      	beq.n	8002a32 <HAL_DMA_IRQHandler+0x38e>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4a3e      	ldr	r2, [pc, #248]	; (8002b0c <HAL_DMA_IRQHandler+0x468>)
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d00a      	beq.n	8002a2c <HAL_DMA_IRQHandler+0x388>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4a3d      	ldr	r2, [pc, #244]	; (8002b10 <HAL_DMA_IRQHandler+0x46c>)
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d102      	bne.n	8002a26 <HAL_DMA_IRQHandler+0x382>
 8002a20:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002a24:	e01b      	b.n	8002a5e <HAL_DMA_IRQHandler+0x3ba>
 8002a26:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a2a:	e018      	b.n	8002a5e <HAL_DMA_IRQHandler+0x3ba>
 8002a2c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002a30:	e015      	b.n	8002a5e <HAL_DMA_IRQHandler+0x3ba>
 8002a32:	2320      	movs	r3, #32
 8002a34:	e013      	b.n	8002a5e <HAL_DMA_IRQHandler+0x3ba>
 8002a36:	2302      	movs	r3, #2
 8002a38:	e011      	b.n	8002a5e <HAL_DMA_IRQHandler+0x3ba>
 8002a3a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002a3e:	e00e      	b.n	8002a5e <HAL_DMA_IRQHandler+0x3ba>
 8002a40:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002a44:	e00b      	b.n	8002a5e <HAL_DMA_IRQHandler+0x3ba>
 8002a46:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a4a:	e008      	b.n	8002a5e <HAL_DMA_IRQHandler+0x3ba>
 8002a4c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002a50:	e005      	b.n	8002a5e <HAL_DMA_IRQHandler+0x3ba>
 8002a52:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002a56:	e002      	b.n	8002a5e <HAL_DMA_IRQHandler+0x3ba>
 8002a58:	2320      	movs	r3, #32
 8002a5a:	e000      	b.n	8002a5e <HAL_DMA_IRQHandler+0x3ba>
 8002a5c:	2302      	movs	r3, #2
 8002a5e:	4a2e      	ldr	r2, [pc, #184]	; (8002b18 <HAL_DMA_IRQHandler+0x474>)
 8002a60:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2200      	movs	r2, #0
 8002a66:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d034      	beq.n	8002adc <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a76:	6878      	ldr	r0, [r7, #4]
 8002a78:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002a7a:	e02f      	b.n	8002adc <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a80:	2208      	movs	r2, #8
 8002a82:	409a      	lsls	r2, r3
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	4013      	ands	r3, r2
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d028      	beq.n	8002ade <HAL_DMA_IRQHandler+0x43a>
 8002a8c:	68bb      	ldr	r3, [r7, #8]
 8002a8e:	f003 0308 	and.w	r3, r3, #8
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d023      	beq.n	8002ade <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	681a      	ldr	r2, [r3, #0]
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f022 020e 	bic.w	r2, r2, #14
 8002aa4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002aae:	2101      	movs	r1, #1
 8002ab0:	fa01 f202 	lsl.w	r2, r1, r2
 8002ab4:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2201      	movs	r2, #1
 8002aba:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2201      	movs	r2, #1
 8002ac0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d004      	beq.n	8002ade <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ad8:	6878      	ldr	r0, [r7, #4]
 8002ada:	4798      	blx	r3
    }
  }
  return;
 8002adc:	bf00      	nop
 8002ade:	bf00      	nop
}
 8002ae0:	3710      	adds	r7, #16
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd80      	pop	{r7, pc}
 8002ae6:	bf00      	nop
 8002ae8:	40020080 	.word	0x40020080
 8002aec:	40020008 	.word	0x40020008
 8002af0:	4002001c 	.word	0x4002001c
 8002af4:	40020030 	.word	0x40020030
 8002af8:	40020044 	.word	0x40020044
 8002afc:	40020058 	.word	0x40020058
 8002b00:	4002006c 	.word	0x4002006c
 8002b04:	40020408 	.word	0x40020408
 8002b08:	4002041c 	.word	0x4002041c
 8002b0c:	40020430 	.word	0x40020430
 8002b10:	40020444 	.word	0x40020444
 8002b14:	40020400 	.word	0x40020400
 8002b18:	40020000 	.word	0x40020000

08002b1c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b085      	sub	sp, #20
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	60f8      	str	r0, [r7, #12]
 8002b24:	60b9      	str	r1, [r7, #8]
 8002b26:	607a      	str	r2, [r7, #4]
 8002b28:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b32:	2101      	movs	r1, #1
 8002b34:	fa01 f202 	lsl.w	r2, r1, r2
 8002b38:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	683a      	ldr	r2, [r7, #0]
 8002b40:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	685b      	ldr	r3, [r3, #4]
 8002b46:	2b10      	cmp	r3, #16
 8002b48:	d108      	bne.n	8002b5c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	687a      	ldr	r2, [r7, #4]
 8002b50:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	68ba      	ldr	r2, [r7, #8]
 8002b58:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002b5a:	e007      	b.n	8002b6c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	68ba      	ldr	r2, [r7, #8]
 8002b62:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	687a      	ldr	r2, [r7, #4]
 8002b6a:	60da      	str	r2, [r3, #12]
}
 8002b6c:	bf00      	nop
 8002b6e:	3714      	adds	r7, #20
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bc80      	pop	{r7}
 8002b74:	4770      	bx	lr
	...

08002b78 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	b08b      	sub	sp, #44	; 0x2c
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
 8002b80:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002b82:	2300      	movs	r3, #0
 8002b84:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002b86:	2300      	movs	r3, #0
 8002b88:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b8a:	e179      	b.n	8002e80 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002b8c:	2201      	movs	r2, #1
 8002b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b90:	fa02 f303 	lsl.w	r3, r2, r3
 8002b94:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	69fa      	ldr	r2, [r7, #28]
 8002b9c:	4013      	ands	r3, r2
 8002b9e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002ba0:	69ba      	ldr	r2, [r7, #24]
 8002ba2:	69fb      	ldr	r3, [r7, #28]
 8002ba4:	429a      	cmp	r2, r3
 8002ba6:	f040 8168 	bne.w	8002e7a <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	4a96      	ldr	r2, [pc, #600]	; (8002e08 <HAL_GPIO_Init+0x290>)
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	d05e      	beq.n	8002c72 <HAL_GPIO_Init+0xfa>
 8002bb4:	4a94      	ldr	r2, [pc, #592]	; (8002e08 <HAL_GPIO_Init+0x290>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d875      	bhi.n	8002ca6 <HAL_GPIO_Init+0x12e>
 8002bba:	4a94      	ldr	r2, [pc, #592]	; (8002e0c <HAL_GPIO_Init+0x294>)
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	d058      	beq.n	8002c72 <HAL_GPIO_Init+0xfa>
 8002bc0:	4a92      	ldr	r2, [pc, #584]	; (8002e0c <HAL_GPIO_Init+0x294>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d86f      	bhi.n	8002ca6 <HAL_GPIO_Init+0x12e>
 8002bc6:	4a92      	ldr	r2, [pc, #584]	; (8002e10 <HAL_GPIO_Init+0x298>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d052      	beq.n	8002c72 <HAL_GPIO_Init+0xfa>
 8002bcc:	4a90      	ldr	r2, [pc, #576]	; (8002e10 <HAL_GPIO_Init+0x298>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d869      	bhi.n	8002ca6 <HAL_GPIO_Init+0x12e>
 8002bd2:	4a90      	ldr	r2, [pc, #576]	; (8002e14 <HAL_GPIO_Init+0x29c>)
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d04c      	beq.n	8002c72 <HAL_GPIO_Init+0xfa>
 8002bd8:	4a8e      	ldr	r2, [pc, #568]	; (8002e14 <HAL_GPIO_Init+0x29c>)
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	d863      	bhi.n	8002ca6 <HAL_GPIO_Init+0x12e>
 8002bde:	4a8e      	ldr	r2, [pc, #568]	; (8002e18 <HAL_GPIO_Init+0x2a0>)
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d046      	beq.n	8002c72 <HAL_GPIO_Init+0xfa>
 8002be4:	4a8c      	ldr	r2, [pc, #560]	; (8002e18 <HAL_GPIO_Init+0x2a0>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d85d      	bhi.n	8002ca6 <HAL_GPIO_Init+0x12e>
 8002bea:	2b12      	cmp	r3, #18
 8002bec:	d82a      	bhi.n	8002c44 <HAL_GPIO_Init+0xcc>
 8002bee:	2b12      	cmp	r3, #18
 8002bf0:	d859      	bhi.n	8002ca6 <HAL_GPIO_Init+0x12e>
 8002bf2:	a201      	add	r2, pc, #4	; (adr r2, 8002bf8 <HAL_GPIO_Init+0x80>)
 8002bf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bf8:	08002c73 	.word	0x08002c73
 8002bfc:	08002c4d 	.word	0x08002c4d
 8002c00:	08002c5f 	.word	0x08002c5f
 8002c04:	08002ca1 	.word	0x08002ca1
 8002c08:	08002ca7 	.word	0x08002ca7
 8002c0c:	08002ca7 	.word	0x08002ca7
 8002c10:	08002ca7 	.word	0x08002ca7
 8002c14:	08002ca7 	.word	0x08002ca7
 8002c18:	08002ca7 	.word	0x08002ca7
 8002c1c:	08002ca7 	.word	0x08002ca7
 8002c20:	08002ca7 	.word	0x08002ca7
 8002c24:	08002ca7 	.word	0x08002ca7
 8002c28:	08002ca7 	.word	0x08002ca7
 8002c2c:	08002ca7 	.word	0x08002ca7
 8002c30:	08002ca7 	.word	0x08002ca7
 8002c34:	08002ca7 	.word	0x08002ca7
 8002c38:	08002ca7 	.word	0x08002ca7
 8002c3c:	08002c55 	.word	0x08002c55
 8002c40:	08002c69 	.word	0x08002c69
 8002c44:	4a75      	ldr	r2, [pc, #468]	; (8002e1c <HAL_GPIO_Init+0x2a4>)
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d013      	beq.n	8002c72 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002c4a:	e02c      	b.n	8002ca6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	68db      	ldr	r3, [r3, #12]
 8002c50:	623b      	str	r3, [r7, #32]
          break;
 8002c52:	e029      	b.n	8002ca8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	68db      	ldr	r3, [r3, #12]
 8002c58:	3304      	adds	r3, #4
 8002c5a:	623b      	str	r3, [r7, #32]
          break;
 8002c5c:	e024      	b.n	8002ca8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	68db      	ldr	r3, [r3, #12]
 8002c62:	3308      	adds	r3, #8
 8002c64:	623b      	str	r3, [r7, #32]
          break;
 8002c66:	e01f      	b.n	8002ca8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	68db      	ldr	r3, [r3, #12]
 8002c6c:	330c      	adds	r3, #12
 8002c6e:	623b      	str	r3, [r7, #32]
          break;
 8002c70:	e01a      	b.n	8002ca8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	689b      	ldr	r3, [r3, #8]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d102      	bne.n	8002c80 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002c7a:	2304      	movs	r3, #4
 8002c7c:	623b      	str	r3, [r7, #32]
          break;
 8002c7e:	e013      	b.n	8002ca8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	689b      	ldr	r3, [r3, #8]
 8002c84:	2b01      	cmp	r3, #1
 8002c86:	d105      	bne.n	8002c94 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002c88:	2308      	movs	r3, #8
 8002c8a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	69fa      	ldr	r2, [r7, #28]
 8002c90:	611a      	str	r2, [r3, #16]
          break;
 8002c92:	e009      	b.n	8002ca8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002c94:	2308      	movs	r3, #8
 8002c96:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	69fa      	ldr	r2, [r7, #28]
 8002c9c:	615a      	str	r2, [r3, #20]
          break;
 8002c9e:	e003      	b.n	8002ca8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	623b      	str	r3, [r7, #32]
          break;
 8002ca4:	e000      	b.n	8002ca8 <HAL_GPIO_Init+0x130>
          break;
 8002ca6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002ca8:	69bb      	ldr	r3, [r7, #24]
 8002caa:	2bff      	cmp	r3, #255	; 0xff
 8002cac:	d801      	bhi.n	8002cb2 <HAL_GPIO_Init+0x13a>
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	e001      	b.n	8002cb6 <HAL_GPIO_Init+0x13e>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	3304      	adds	r3, #4
 8002cb6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002cb8:	69bb      	ldr	r3, [r7, #24]
 8002cba:	2bff      	cmp	r3, #255	; 0xff
 8002cbc:	d802      	bhi.n	8002cc4 <HAL_GPIO_Init+0x14c>
 8002cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cc0:	009b      	lsls	r3, r3, #2
 8002cc2:	e002      	b.n	8002cca <HAL_GPIO_Init+0x152>
 8002cc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cc6:	3b08      	subs	r3, #8
 8002cc8:	009b      	lsls	r3, r3, #2
 8002cca:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002ccc:	697b      	ldr	r3, [r7, #20]
 8002cce:	681a      	ldr	r2, [r3, #0]
 8002cd0:	210f      	movs	r1, #15
 8002cd2:	693b      	ldr	r3, [r7, #16]
 8002cd4:	fa01 f303 	lsl.w	r3, r1, r3
 8002cd8:	43db      	mvns	r3, r3
 8002cda:	401a      	ands	r2, r3
 8002cdc:	6a39      	ldr	r1, [r7, #32]
 8002cde:	693b      	ldr	r3, [r7, #16]
 8002ce0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ce4:	431a      	orrs	r2, r3
 8002ce6:	697b      	ldr	r3, [r7, #20]
 8002ce8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	685b      	ldr	r3, [r3, #4]
 8002cee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	f000 80c1 	beq.w	8002e7a <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002cf8:	4b49      	ldr	r3, [pc, #292]	; (8002e20 <HAL_GPIO_Init+0x2a8>)
 8002cfa:	699b      	ldr	r3, [r3, #24]
 8002cfc:	4a48      	ldr	r2, [pc, #288]	; (8002e20 <HAL_GPIO_Init+0x2a8>)
 8002cfe:	f043 0301 	orr.w	r3, r3, #1
 8002d02:	6193      	str	r3, [r2, #24]
 8002d04:	4b46      	ldr	r3, [pc, #280]	; (8002e20 <HAL_GPIO_Init+0x2a8>)
 8002d06:	699b      	ldr	r3, [r3, #24]
 8002d08:	f003 0301 	and.w	r3, r3, #1
 8002d0c:	60bb      	str	r3, [r7, #8]
 8002d0e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002d10:	4a44      	ldr	r2, [pc, #272]	; (8002e24 <HAL_GPIO_Init+0x2ac>)
 8002d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d14:	089b      	lsrs	r3, r3, #2
 8002d16:	3302      	adds	r3, #2
 8002d18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d1c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d20:	f003 0303 	and.w	r3, r3, #3
 8002d24:	009b      	lsls	r3, r3, #2
 8002d26:	220f      	movs	r2, #15
 8002d28:	fa02 f303 	lsl.w	r3, r2, r3
 8002d2c:	43db      	mvns	r3, r3
 8002d2e:	68fa      	ldr	r2, [r7, #12]
 8002d30:	4013      	ands	r3, r2
 8002d32:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	4a3c      	ldr	r2, [pc, #240]	; (8002e28 <HAL_GPIO_Init+0x2b0>)
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d01f      	beq.n	8002d7c <HAL_GPIO_Init+0x204>
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	4a3b      	ldr	r2, [pc, #236]	; (8002e2c <HAL_GPIO_Init+0x2b4>)
 8002d40:	4293      	cmp	r3, r2
 8002d42:	d019      	beq.n	8002d78 <HAL_GPIO_Init+0x200>
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	4a3a      	ldr	r2, [pc, #232]	; (8002e30 <HAL_GPIO_Init+0x2b8>)
 8002d48:	4293      	cmp	r3, r2
 8002d4a:	d013      	beq.n	8002d74 <HAL_GPIO_Init+0x1fc>
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	4a39      	ldr	r2, [pc, #228]	; (8002e34 <HAL_GPIO_Init+0x2bc>)
 8002d50:	4293      	cmp	r3, r2
 8002d52:	d00d      	beq.n	8002d70 <HAL_GPIO_Init+0x1f8>
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	4a38      	ldr	r2, [pc, #224]	; (8002e38 <HAL_GPIO_Init+0x2c0>)
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d007      	beq.n	8002d6c <HAL_GPIO_Init+0x1f4>
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	4a37      	ldr	r2, [pc, #220]	; (8002e3c <HAL_GPIO_Init+0x2c4>)
 8002d60:	4293      	cmp	r3, r2
 8002d62:	d101      	bne.n	8002d68 <HAL_GPIO_Init+0x1f0>
 8002d64:	2305      	movs	r3, #5
 8002d66:	e00a      	b.n	8002d7e <HAL_GPIO_Init+0x206>
 8002d68:	2306      	movs	r3, #6
 8002d6a:	e008      	b.n	8002d7e <HAL_GPIO_Init+0x206>
 8002d6c:	2304      	movs	r3, #4
 8002d6e:	e006      	b.n	8002d7e <HAL_GPIO_Init+0x206>
 8002d70:	2303      	movs	r3, #3
 8002d72:	e004      	b.n	8002d7e <HAL_GPIO_Init+0x206>
 8002d74:	2302      	movs	r3, #2
 8002d76:	e002      	b.n	8002d7e <HAL_GPIO_Init+0x206>
 8002d78:	2301      	movs	r3, #1
 8002d7a:	e000      	b.n	8002d7e <HAL_GPIO_Init+0x206>
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d80:	f002 0203 	and.w	r2, r2, #3
 8002d84:	0092      	lsls	r2, r2, #2
 8002d86:	4093      	lsls	r3, r2
 8002d88:	68fa      	ldr	r2, [r7, #12]
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002d8e:	4925      	ldr	r1, [pc, #148]	; (8002e24 <HAL_GPIO_Init+0x2ac>)
 8002d90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d92:	089b      	lsrs	r3, r3, #2
 8002d94:	3302      	adds	r3, #2
 8002d96:	68fa      	ldr	r2, [r7, #12]
 8002d98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d006      	beq.n	8002db6 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002da8:	4b25      	ldr	r3, [pc, #148]	; (8002e40 <HAL_GPIO_Init+0x2c8>)
 8002daa:	689a      	ldr	r2, [r3, #8]
 8002dac:	4924      	ldr	r1, [pc, #144]	; (8002e40 <HAL_GPIO_Init+0x2c8>)
 8002dae:	69bb      	ldr	r3, [r7, #24]
 8002db0:	4313      	orrs	r3, r2
 8002db2:	608b      	str	r3, [r1, #8]
 8002db4:	e006      	b.n	8002dc4 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002db6:	4b22      	ldr	r3, [pc, #136]	; (8002e40 <HAL_GPIO_Init+0x2c8>)
 8002db8:	689a      	ldr	r2, [r3, #8]
 8002dba:	69bb      	ldr	r3, [r7, #24]
 8002dbc:	43db      	mvns	r3, r3
 8002dbe:	4920      	ldr	r1, [pc, #128]	; (8002e40 <HAL_GPIO_Init+0x2c8>)
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d006      	beq.n	8002dde <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002dd0:	4b1b      	ldr	r3, [pc, #108]	; (8002e40 <HAL_GPIO_Init+0x2c8>)
 8002dd2:	68da      	ldr	r2, [r3, #12]
 8002dd4:	491a      	ldr	r1, [pc, #104]	; (8002e40 <HAL_GPIO_Init+0x2c8>)
 8002dd6:	69bb      	ldr	r3, [r7, #24]
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	60cb      	str	r3, [r1, #12]
 8002ddc:	e006      	b.n	8002dec <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002dde:	4b18      	ldr	r3, [pc, #96]	; (8002e40 <HAL_GPIO_Init+0x2c8>)
 8002de0:	68da      	ldr	r2, [r3, #12]
 8002de2:	69bb      	ldr	r3, [r7, #24]
 8002de4:	43db      	mvns	r3, r3
 8002de6:	4916      	ldr	r1, [pc, #88]	; (8002e40 <HAL_GPIO_Init+0x2c8>)
 8002de8:	4013      	ands	r3, r2
 8002dea:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d025      	beq.n	8002e44 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002df8:	4b11      	ldr	r3, [pc, #68]	; (8002e40 <HAL_GPIO_Init+0x2c8>)
 8002dfa:	685a      	ldr	r2, [r3, #4]
 8002dfc:	4910      	ldr	r1, [pc, #64]	; (8002e40 <HAL_GPIO_Init+0x2c8>)
 8002dfe:	69bb      	ldr	r3, [r7, #24]
 8002e00:	4313      	orrs	r3, r2
 8002e02:	604b      	str	r3, [r1, #4]
 8002e04:	e025      	b.n	8002e52 <HAL_GPIO_Init+0x2da>
 8002e06:	bf00      	nop
 8002e08:	10320000 	.word	0x10320000
 8002e0c:	10310000 	.word	0x10310000
 8002e10:	10220000 	.word	0x10220000
 8002e14:	10210000 	.word	0x10210000
 8002e18:	10120000 	.word	0x10120000
 8002e1c:	10110000 	.word	0x10110000
 8002e20:	40021000 	.word	0x40021000
 8002e24:	40010000 	.word	0x40010000
 8002e28:	40010800 	.word	0x40010800
 8002e2c:	40010c00 	.word	0x40010c00
 8002e30:	40011000 	.word	0x40011000
 8002e34:	40011400 	.word	0x40011400
 8002e38:	40011800 	.word	0x40011800
 8002e3c:	40011c00 	.word	0x40011c00
 8002e40:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002e44:	4b15      	ldr	r3, [pc, #84]	; (8002e9c <HAL_GPIO_Init+0x324>)
 8002e46:	685a      	ldr	r2, [r3, #4]
 8002e48:	69bb      	ldr	r3, [r7, #24]
 8002e4a:	43db      	mvns	r3, r3
 8002e4c:	4913      	ldr	r1, [pc, #76]	; (8002e9c <HAL_GPIO_Init+0x324>)
 8002e4e:	4013      	ands	r3, r2
 8002e50:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	685b      	ldr	r3, [r3, #4]
 8002e56:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d006      	beq.n	8002e6c <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002e5e:	4b0f      	ldr	r3, [pc, #60]	; (8002e9c <HAL_GPIO_Init+0x324>)
 8002e60:	681a      	ldr	r2, [r3, #0]
 8002e62:	490e      	ldr	r1, [pc, #56]	; (8002e9c <HAL_GPIO_Init+0x324>)
 8002e64:	69bb      	ldr	r3, [r7, #24]
 8002e66:	4313      	orrs	r3, r2
 8002e68:	600b      	str	r3, [r1, #0]
 8002e6a:	e006      	b.n	8002e7a <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002e6c:	4b0b      	ldr	r3, [pc, #44]	; (8002e9c <HAL_GPIO_Init+0x324>)
 8002e6e:	681a      	ldr	r2, [r3, #0]
 8002e70:	69bb      	ldr	r3, [r7, #24]
 8002e72:	43db      	mvns	r3, r3
 8002e74:	4909      	ldr	r1, [pc, #36]	; (8002e9c <HAL_GPIO_Init+0x324>)
 8002e76:	4013      	ands	r3, r2
 8002e78:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002e7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e7c:	3301      	adds	r3, #1
 8002e7e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	681a      	ldr	r2, [r3, #0]
 8002e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e86:	fa22 f303 	lsr.w	r3, r2, r3
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	f47f ae7e 	bne.w	8002b8c <HAL_GPIO_Init+0x14>
  }
}
 8002e90:	bf00      	nop
 8002e92:	bf00      	nop
 8002e94:	372c      	adds	r7, #44	; 0x2c
 8002e96:	46bd      	mov	sp, r7
 8002e98:	bc80      	pop	{r7}
 8002e9a:	4770      	bx	lr
 8002e9c:	40010400 	.word	0x40010400

08002ea0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b086      	sub	sp, #24
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d101      	bne.n	8002eb2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002eae:	2301      	movs	r3, #1
 8002eb0:	e272      	b.n	8003398 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f003 0301 	and.w	r3, r3, #1
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	f000 8087 	beq.w	8002fce <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002ec0:	4b92      	ldr	r3, [pc, #584]	; (800310c <HAL_RCC_OscConfig+0x26c>)
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	f003 030c 	and.w	r3, r3, #12
 8002ec8:	2b04      	cmp	r3, #4
 8002eca:	d00c      	beq.n	8002ee6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002ecc:	4b8f      	ldr	r3, [pc, #572]	; (800310c <HAL_RCC_OscConfig+0x26c>)
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	f003 030c 	and.w	r3, r3, #12
 8002ed4:	2b08      	cmp	r3, #8
 8002ed6:	d112      	bne.n	8002efe <HAL_RCC_OscConfig+0x5e>
 8002ed8:	4b8c      	ldr	r3, [pc, #560]	; (800310c <HAL_RCC_OscConfig+0x26c>)
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ee0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ee4:	d10b      	bne.n	8002efe <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ee6:	4b89      	ldr	r3, [pc, #548]	; (800310c <HAL_RCC_OscConfig+0x26c>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d06c      	beq.n	8002fcc <HAL_RCC_OscConfig+0x12c>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d168      	bne.n	8002fcc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002efa:	2301      	movs	r3, #1
 8002efc:	e24c      	b.n	8003398 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f06:	d106      	bne.n	8002f16 <HAL_RCC_OscConfig+0x76>
 8002f08:	4b80      	ldr	r3, [pc, #512]	; (800310c <HAL_RCC_OscConfig+0x26c>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	4a7f      	ldr	r2, [pc, #508]	; (800310c <HAL_RCC_OscConfig+0x26c>)
 8002f0e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f12:	6013      	str	r3, [r2, #0]
 8002f14:	e02e      	b.n	8002f74 <HAL_RCC_OscConfig+0xd4>
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d10c      	bne.n	8002f38 <HAL_RCC_OscConfig+0x98>
 8002f1e:	4b7b      	ldr	r3, [pc, #492]	; (800310c <HAL_RCC_OscConfig+0x26c>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4a7a      	ldr	r2, [pc, #488]	; (800310c <HAL_RCC_OscConfig+0x26c>)
 8002f24:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f28:	6013      	str	r3, [r2, #0]
 8002f2a:	4b78      	ldr	r3, [pc, #480]	; (800310c <HAL_RCC_OscConfig+0x26c>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	4a77      	ldr	r2, [pc, #476]	; (800310c <HAL_RCC_OscConfig+0x26c>)
 8002f30:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f34:	6013      	str	r3, [r2, #0]
 8002f36:	e01d      	b.n	8002f74 <HAL_RCC_OscConfig+0xd4>
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002f40:	d10c      	bne.n	8002f5c <HAL_RCC_OscConfig+0xbc>
 8002f42:	4b72      	ldr	r3, [pc, #456]	; (800310c <HAL_RCC_OscConfig+0x26c>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4a71      	ldr	r2, [pc, #452]	; (800310c <HAL_RCC_OscConfig+0x26c>)
 8002f48:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f4c:	6013      	str	r3, [r2, #0]
 8002f4e:	4b6f      	ldr	r3, [pc, #444]	; (800310c <HAL_RCC_OscConfig+0x26c>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4a6e      	ldr	r2, [pc, #440]	; (800310c <HAL_RCC_OscConfig+0x26c>)
 8002f54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f58:	6013      	str	r3, [r2, #0]
 8002f5a:	e00b      	b.n	8002f74 <HAL_RCC_OscConfig+0xd4>
 8002f5c:	4b6b      	ldr	r3, [pc, #428]	; (800310c <HAL_RCC_OscConfig+0x26c>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4a6a      	ldr	r2, [pc, #424]	; (800310c <HAL_RCC_OscConfig+0x26c>)
 8002f62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f66:	6013      	str	r3, [r2, #0]
 8002f68:	4b68      	ldr	r3, [pc, #416]	; (800310c <HAL_RCC_OscConfig+0x26c>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a67      	ldr	r2, [pc, #412]	; (800310c <HAL_RCC_OscConfig+0x26c>)
 8002f6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f72:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d013      	beq.n	8002fa4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f7c:	f7ff f83c 	bl	8001ff8 <HAL_GetTick>
 8002f80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f82:	e008      	b.n	8002f96 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f84:	f7ff f838 	bl	8001ff8 <HAL_GetTick>
 8002f88:	4602      	mov	r2, r0
 8002f8a:	693b      	ldr	r3, [r7, #16]
 8002f8c:	1ad3      	subs	r3, r2, r3
 8002f8e:	2b64      	cmp	r3, #100	; 0x64
 8002f90:	d901      	bls.n	8002f96 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002f92:	2303      	movs	r3, #3
 8002f94:	e200      	b.n	8003398 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f96:	4b5d      	ldr	r3, [pc, #372]	; (800310c <HAL_RCC_OscConfig+0x26c>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d0f0      	beq.n	8002f84 <HAL_RCC_OscConfig+0xe4>
 8002fa2:	e014      	b.n	8002fce <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fa4:	f7ff f828 	bl	8001ff8 <HAL_GetTick>
 8002fa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002faa:	e008      	b.n	8002fbe <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fac:	f7ff f824 	bl	8001ff8 <HAL_GetTick>
 8002fb0:	4602      	mov	r2, r0
 8002fb2:	693b      	ldr	r3, [r7, #16]
 8002fb4:	1ad3      	subs	r3, r2, r3
 8002fb6:	2b64      	cmp	r3, #100	; 0x64
 8002fb8:	d901      	bls.n	8002fbe <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002fba:	2303      	movs	r3, #3
 8002fbc:	e1ec      	b.n	8003398 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fbe:	4b53      	ldr	r3, [pc, #332]	; (800310c <HAL_RCC_OscConfig+0x26c>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d1f0      	bne.n	8002fac <HAL_RCC_OscConfig+0x10c>
 8002fca:	e000      	b.n	8002fce <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fcc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f003 0302 	and.w	r3, r3, #2
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d063      	beq.n	80030a2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002fda:	4b4c      	ldr	r3, [pc, #304]	; (800310c <HAL_RCC_OscConfig+0x26c>)
 8002fdc:	685b      	ldr	r3, [r3, #4]
 8002fde:	f003 030c 	and.w	r3, r3, #12
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d00b      	beq.n	8002ffe <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002fe6:	4b49      	ldr	r3, [pc, #292]	; (800310c <HAL_RCC_OscConfig+0x26c>)
 8002fe8:	685b      	ldr	r3, [r3, #4]
 8002fea:	f003 030c 	and.w	r3, r3, #12
 8002fee:	2b08      	cmp	r3, #8
 8002ff0:	d11c      	bne.n	800302c <HAL_RCC_OscConfig+0x18c>
 8002ff2:	4b46      	ldr	r3, [pc, #280]	; (800310c <HAL_RCC_OscConfig+0x26c>)
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d116      	bne.n	800302c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ffe:	4b43      	ldr	r3, [pc, #268]	; (800310c <HAL_RCC_OscConfig+0x26c>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f003 0302 	and.w	r3, r3, #2
 8003006:	2b00      	cmp	r3, #0
 8003008:	d005      	beq.n	8003016 <HAL_RCC_OscConfig+0x176>
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	691b      	ldr	r3, [r3, #16]
 800300e:	2b01      	cmp	r3, #1
 8003010:	d001      	beq.n	8003016 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003012:	2301      	movs	r3, #1
 8003014:	e1c0      	b.n	8003398 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003016:	4b3d      	ldr	r3, [pc, #244]	; (800310c <HAL_RCC_OscConfig+0x26c>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	695b      	ldr	r3, [r3, #20]
 8003022:	00db      	lsls	r3, r3, #3
 8003024:	4939      	ldr	r1, [pc, #228]	; (800310c <HAL_RCC_OscConfig+0x26c>)
 8003026:	4313      	orrs	r3, r2
 8003028:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800302a:	e03a      	b.n	80030a2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	691b      	ldr	r3, [r3, #16]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d020      	beq.n	8003076 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003034:	4b36      	ldr	r3, [pc, #216]	; (8003110 <HAL_RCC_OscConfig+0x270>)
 8003036:	2201      	movs	r2, #1
 8003038:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800303a:	f7fe ffdd 	bl	8001ff8 <HAL_GetTick>
 800303e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003040:	e008      	b.n	8003054 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003042:	f7fe ffd9 	bl	8001ff8 <HAL_GetTick>
 8003046:	4602      	mov	r2, r0
 8003048:	693b      	ldr	r3, [r7, #16]
 800304a:	1ad3      	subs	r3, r2, r3
 800304c:	2b02      	cmp	r3, #2
 800304e:	d901      	bls.n	8003054 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003050:	2303      	movs	r3, #3
 8003052:	e1a1      	b.n	8003398 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003054:	4b2d      	ldr	r3, [pc, #180]	; (800310c <HAL_RCC_OscConfig+0x26c>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f003 0302 	and.w	r3, r3, #2
 800305c:	2b00      	cmp	r3, #0
 800305e:	d0f0      	beq.n	8003042 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003060:	4b2a      	ldr	r3, [pc, #168]	; (800310c <HAL_RCC_OscConfig+0x26c>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	695b      	ldr	r3, [r3, #20]
 800306c:	00db      	lsls	r3, r3, #3
 800306e:	4927      	ldr	r1, [pc, #156]	; (800310c <HAL_RCC_OscConfig+0x26c>)
 8003070:	4313      	orrs	r3, r2
 8003072:	600b      	str	r3, [r1, #0]
 8003074:	e015      	b.n	80030a2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003076:	4b26      	ldr	r3, [pc, #152]	; (8003110 <HAL_RCC_OscConfig+0x270>)
 8003078:	2200      	movs	r2, #0
 800307a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800307c:	f7fe ffbc 	bl	8001ff8 <HAL_GetTick>
 8003080:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003082:	e008      	b.n	8003096 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003084:	f7fe ffb8 	bl	8001ff8 <HAL_GetTick>
 8003088:	4602      	mov	r2, r0
 800308a:	693b      	ldr	r3, [r7, #16]
 800308c:	1ad3      	subs	r3, r2, r3
 800308e:	2b02      	cmp	r3, #2
 8003090:	d901      	bls.n	8003096 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003092:	2303      	movs	r3, #3
 8003094:	e180      	b.n	8003398 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003096:	4b1d      	ldr	r3, [pc, #116]	; (800310c <HAL_RCC_OscConfig+0x26c>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f003 0302 	and.w	r3, r3, #2
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d1f0      	bne.n	8003084 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f003 0308 	and.w	r3, r3, #8
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d03a      	beq.n	8003124 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	699b      	ldr	r3, [r3, #24]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d019      	beq.n	80030ea <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80030b6:	4b17      	ldr	r3, [pc, #92]	; (8003114 <HAL_RCC_OscConfig+0x274>)
 80030b8:	2201      	movs	r2, #1
 80030ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030bc:	f7fe ff9c 	bl	8001ff8 <HAL_GetTick>
 80030c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030c2:	e008      	b.n	80030d6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030c4:	f7fe ff98 	bl	8001ff8 <HAL_GetTick>
 80030c8:	4602      	mov	r2, r0
 80030ca:	693b      	ldr	r3, [r7, #16]
 80030cc:	1ad3      	subs	r3, r2, r3
 80030ce:	2b02      	cmp	r3, #2
 80030d0:	d901      	bls.n	80030d6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80030d2:	2303      	movs	r3, #3
 80030d4:	e160      	b.n	8003398 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030d6:	4b0d      	ldr	r3, [pc, #52]	; (800310c <HAL_RCC_OscConfig+0x26c>)
 80030d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030da:	f003 0302 	and.w	r3, r3, #2
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d0f0      	beq.n	80030c4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80030e2:	2001      	movs	r0, #1
 80030e4:	f000 face 	bl	8003684 <RCC_Delay>
 80030e8:	e01c      	b.n	8003124 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80030ea:	4b0a      	ldr	r3, [pc, #40]	; (8003114 <HAL_RCC_OscConfig+0x274>)
 80030ec:	2200      	movs	r2, #0
 80030ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030f0:	f7fe ff82 	bl	8001ff8 <HAL_GetTick>
 80030f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030f6:	e00f      	b.n	8003118 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030f8:	f7fe ff7e 	bl	8001ff8 <HAL_GetTick>
 80030fc:	4602      	mov	r2, r0
 80030fe:	693b      	ldr	r3, [r7, #16]
 8003100:	1ad3      	subs	r3, r2, r3
 8003102:	2b02      	cmp	r3, #2
 8003104:	d908      	bls.n	8003118 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003106:	2303      	movs	r3, #3
 8003108:	e146      	b.n	8003398 <HAL_RCC_OscConfig+0x4f8>
 800310a:	bf00      	nop
 800310c:	40021000 	.word	0x40021000
 8003110:	42420000 	.word	0x42420000
 8003114:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003118:	4b92      	ldr	r3, [pc, #584]	; (8003364 <HAL_RCC_OscConfig+0x4c4>)
 800311a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800311c:	f003 0302 	and.w	r3, r3, #2
 8003120:	2b00      	cmp	r3, #0
 8003122:	d1e9      	bne.n	80030f8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f003 0304 	and.w	r3, r3, #4
 800312c:	2b00      	cmp	r3, #0
 800312e:	f000 80a6 	beq.w	800327e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003132:	2300      	movs	r3, #0
 8003134:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003136:	4b8b      	ldr	r3, [pc, #556]	; (8003364 <HAL_RCC_OscConfig+0x4c4>)
 8003138:	69db      	ldr	r3, [r3, #28]
 800313a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800313e:	2b00      	cmp	r3, #0
 8003140:	d10d      	bne.n	800315e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003142:	4b88      	ldr	r3, [pc, #544]	; (8003364 <HAL_RCC_OscConfig+0x4c4>)
 8003144:	69db      	ldr	r3, [r3, #28]
 8003146:	4a87      	ldr	r2, [pc, #540]	; (8003364 <HAL_RCC_OscConfig+0x4c4>)
 8003148:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800314c:	61d3      	str	r3, [r2, #28]
 800314e:	4b85      	ldr	r3, [pc, #532]	; (8003364 <HAL_RCC_OscConfig+0x4c4>)
 8003150:	69db      	ldr	r3, [r3, #28]
 8003152:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003156:	60bb      	str	r3, [r7, #8]
 8003158:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800315a:	2301      	movs	r3, #1
 800315c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800315e:	4b82      	ldr	r3, [pc, #520]	; (8003368 <HAL_RCC_OscConfig+0x4c8>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003166:	2b00      	cmp	r3, #0
 8003168:	d118      	bne.n	800319c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800316a:	4b7f      	ldr	r3, [pc, #508]	; (8003368 <HAL_RCC_OscConfig+0x4c8>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4a7e      	ldr	r2, [pc, #504]	; (8003368 <HAL_RCC_OscConfig+0x4c8>)
 8003170:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003174:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003176:	f7fe ff3f 	bl	8001ff8 <HAL_GetTick>
 800317a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800317c:	e008      	b.n	8003190 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800317e:	f7fe ff3b 	bl	8001ff8 <HAL_GetTick>
 8003182:	4602      	mov	r2, r0
 8003184:	693b      	ldr	r3, [r7, #16]
 8003186:	1ad3      	subs	r3, r2, r3
 8003188:	2b64      	cmp	r3, #100	; 0x64
 800318a:	d901      	bls.n	8003190 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800318c:	2303      	movs	r3, #3
 800318e:	e103      	b.n	8003398 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003190:	4b75      	ldr	r3, [pc, #468]	; (8003368 <HAL_RCC_OscConfig+0x4c8>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003198:	2b00      	cmp	r3, #0
 800319a:	d0f0      	beq.n	800317e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	68db      	ldr	r3, [r3, #12]
 80031a0:	2b01      	cmp	r3, #1
 80031a2:	d106      	bne.n	80031b2 <HAL_RCC_OscConfig+0x312>
 80031a4:	4b6f      	ldr	r3, [pc, #444]	; (8003364 <HAL_RCC_OscConfig+0x4c4>)
 80031a6:	6a1b      	ldr	r3, [r3, #32]
 80031a8:	4a6e      	ldr	r2, [pc, #440]	; (8003364 <HAL_RCC_OscConfig+0x4c4>)
 80031aa:	f043 0301 	orr.w	r3, r3, #1
 80031ae:	6213      	str	r3, [r2, #32]
 80031b0:	e02d      	b.n	800320e <HAL_RCC_OscConfig+0x36e>
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	68db      	ldr	r3, [r3, #12]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d10c      	bne.n	80031d4 <HAL_RCC_OscConfig+0x334>
 80031ba:	4b6a      	ldr	r3, [pc, #424]	; (8003364 <HAL_RCC_OscConfig+0x4c4>)
 80031bc:	6a1b      	ldr	r3, [r3, #32]
 80031be:	4a69      	ldr	r2, [pc, #420]	; (8003364 <HAL_RCC_OscConfig+0x4c4>)
 80031c0:	f023 0301 	bic.w	r3, r3, #1
 80031c4:	6213      	str	r3, [r2, #32]
 80031c6:	4b67      	ldr	r3, [pc, #412]	; (8003364 <HAL_RCC_OscConfig+0x4c4>)
 80031c8:	6a1b      	ldr	r3, [r3, #32]
 80031ca:	4a66      	ldr	r2, [pc, #408]	; (8003364 <HAL_RCC_OscConfig+0x4c4>)
 80031cc:	f023 0304 	bic.w	r3, r3, #4
 80031d0:	6213      	str	r3, [r2, #32]
 80031d2:	e01c      	b.n	800320e <HAL_RCC_OscConfig+0x36e>
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	68db      	ldr	r3, [r3, #12]
 80031d8:	2b05      	cmp	r3, #5
 80031da:	d10c      	bne.n	80031f6 <HAL_RCC_OscConfig+0x356>
 80031dc:	4b61      	ldr	r3, [pc, #388]	; (8003364 <HAL_RCC_OscConfig+0x4c4>)
 80031de:	6a1b      	ldr	r3, [r3, #32]
 80031e0:	4a60      	ldr	r2, [pc, #384]	; (8003364 <HAL_RCC_OscConfig+0x4c4>)
 80031e2:	f043 0304 	orr.w	r3, r3, #4
 80031e6:	6213      	str	r3, [r2, #32]
 80031e8:	4b5e      	ldr	r3, [pc, #376]	; (8003364 <HAL_RCC_OscConfig+0x4c4>)
 80031ea:	6a1b      	ldr	r3, [r3, #32]
 80031ec:	4a5d      	ldr	r2, [pc, #372]	; (8003364 <HAL_RCC_OscConfig+0x4c4>)
 80031ee:	f043 0301 	orr.w	r3, r3, #1
 80031f2:	6213      	str	r3, [r2, #32]
 80031f4:	e00b      	b.n	800320e <HAL_RCC_OscConfig+0x36e>
 80031f6:	4b5b      	ldr	r3, [pc, #364]	; (8003364 <HAL_RCC_OscConfig+0x4c4>)
 80031f8:	6a1b      	ldr	r3, [r3, #32]
 80031fa:	4a5a      	ldr	r2, [pc, #360]	; (8003364 <HAL_RCC_OscConfig+0x4c4>)
 80031fc:	f023 0301 	bic.w	r3, r3, #1
 8003200:	6213      	str	r3, [r2, #32]
 8003202:	4b58      	ldr	r3, [pc, #352]	; (8003364 <HAL_RCC_OscConfig+0x4c4>)
 8003204:	6a1b      	ldr	r3, [r3, #32]
 8003206:	4a57      	ldr	r2, [pc, #348]	; (8003364 <HAL_RCC_OscConfig+0x4c4>)
 8003208:	f023 0304 	bic.w	r3, r3, #4
 800320c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	68db      	ldr	r3, [r3, #12]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d015      	beq.n	8003242 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003216:	f7fe feef 	bl	8001ff8 <HAL_GetTick>
 800321a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800321c:	e00a      	b.n	8003234 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800321e:	f7fe feeb 	bl	8001ff8 <HAL_GetTick>
 8003222:	4602      	mov	r2, r0
 8003224:	693b      	ldr	r3, [r7, #16]
 8003226:	1ad3      	subs	r3, r2, r3
 8003228:	f241 3288 	movw	r2, #5000	; 0x1388
 800322c:	4293      	cmp	r3, r2
 800322e:	d901      	bls.n	8003234 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003230:	2303      	movs	r3, #3
 8003232:	e0b1      	b.n	8003398 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003234:	4b4b      	ldr	r3, [pc, #300]	; (8003364 <HAL_RCC_OscConfig+0x4c4>)
 8003236:	6a1b      	ldr	r3, [r3, #32]
 8003238:	f003 0302 	and.w	r3, r3, #2
 800323c:	2b00      	cmp	r3, #0
 800323e:	d0ee      	beq.n	800321e <HAL_RCC_OscConfig+0x37e>
 8003240:	e014      	b.n	800326c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003242:	f7fe fed9 	bl	8001ff8 <HAL_GetTick>
 8003246:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003248:	e00a      	b.n	8003260 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800324a:	f7fe fed5 	bl	8001ff8 <HAL_GetTick>
 800324e:	4602      	mov	r2, r0
 8003250:	693b      	ldr	r3, [r7, #16]
 8003252:	1ad3      	subs	r3, r2, r3
 8003254:	f241 3288 	movw	r2, #5000	; 0x1388
 8003258:	4293      	cmp	r3, r2
 800325a:	d901      	bls.n	8003260 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800325c:	2303      	movs	r3, #3
 800325e:	e09b      	b.n	8003398 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003260:	4b40      	ldr	r3, [pc, #256]	; (8003364 <HAL_RCC_OscConfig+0x4c4>)
 8003262:	6a1b      	ldr	r3, [r3, #32]
 8003264:	f003 0302 	and.w	r3, r3, #2
 8003268:	2b00      	cmp	r3, #0
 800326a:	d1ee      	bne.n	800324a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800326c:	7dfb      	ldrb	r3, [r7, #23]
 800326e:	2b01      	cmp	r3, #1
 8003270:	d105      	bne.n	800327e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003272:	4b3c      	ldr	r3, [pc, #240]	; (8003364 <HAL_RCC_OscConfig+0x4c4>)
 8003274:	69db      	ldr	r3, [r3, #28]
 8003276:	4a3b      	ldr	r2, [pc, #236]	; (8003364 <HAL_RCC_OscConfig+0x4c4>)
 8003278:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800327c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	69db      	ldr	r3, [r3, #28]
 8003282:	2b00      	cmp	r3, #0
 8003284:	f000 8087 	beq.w	8003396 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003288:	4b36      	ldr	r3, [pc, #216]	; (8003364 <HAL_RCC_OscConfig+0x4c4>)
 800328a:	685b      	ldr	r3, [r3, #4]
 800328c:	f003 030c 	and.w	r3, r3, #12
 8003290:	2b08      	cmp	r3, #8
 8003292:	d061      	beq.n	8003358 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	69db      	ldr	r3, [r3, #28]
 8003298:	2b02      	cmp	r3, #2
 800329a:	d146      	bne.n	800332a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800329c:	4b33      	ldr	r3, [pc, #204]	; (800336c <HAL_RCC_OscConfig+0x4cc>)
 800329e:	2200      	movs	r2, #0
 80032a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032a2:	f7fe fea9 	bl	8001ff8 <HAL_GetTick>
 80032a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032a8:	e008      	b.n	80032bc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032aa:	f7fe fea5 	bl	8001ff8 <HAL_GetTick>
 80032ae:	4602      	mov	r2, r0
 80032b0:	693b      	ldr	r3, [r7, #16]
 80032b2:	1ad3      	subs	r3, r2, r3
 80032b4:	2b02      	cmp	r3, #2
 80032b6:	d901      	bls.n	80032bc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80032b8:	2303      	movs	r3, #3
 80032ba:	e06d      	b.n	8003398 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032bc:	4b29      	ldr	r3, [pc, #164]	; (8003364 <HAL_RCC_OscConfig+0x4c4>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d1f0      	bne.n	80032aa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6a1b      	ldr	r3, [r3, #32]
 80032cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032d0:	d108      	bne.n	80032e4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80032d2:	4b24      	ldr	r3, [pc, #144]	; (8003364 <HAL_RCC_OscConfig+0x4c4>)
 80032d4:	685b      	ldr	r3, [r3, #4]
 80032d6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	689b      	ldr	r3, [r3, #8]
 80032de:	4921      	ldr	r1, [pc, #132]	; (8003364 <HAL_RCC_OscConfig+0x4c4>)
 80032e0:	4313      	orrs	r3, r2
 80032e2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80032e4:	4b1f      	ldr	r3, [pc, #124]	; (8003364 <HAL_RCC_OscConfig+0x4c4>)
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6a19      	ldr	r1, [r3, #32]
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032f4:	430b      	orrs	r3, r1
 80032f6:	491b      	ldr	r1, [pc, #108]	; (8003364 <HAL_RCC_OscConfig+0x4c4>)
 80032f8:	4313      	orrs	r3, r2
 80032fa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80032fc:	4b1b      	ldr	r3, [pc, #108]	; (800336c <HAL_RCC_OscConfig+0x4cc>)
 80032fe:	2201      	movs	r2, #1
 8003300:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003302:	f7fe fe79 	bl	8001ff8 <HAL_GetTick>
 8003306:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003308:	e008      	b.n	800331c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800330a:	f7fe fe75 	bl	8001ff8 <HAL_GetTick>
 800330e:	4602      	mov	r2, r0
 8003310:	693b      	ldr	r3, [r7, #16]
 8003312:	1ad3      	subs	r3, r2, r3
 8003314:	2b02      	cmp	r3, #2
 8003316:	d901      	bls.n	800331c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003318:	2303      	movs	r3, #3
 800331a:	e03d      	b.n	8003398 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800331c:	4b11      	ldr	r3, [pc, #68]	; (8003364 <HAL_RCC_OscConfig+0x4c4>)
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003324:	2b00      	cmp	r3, #0
 8003326:	d0f0      	beq.n	800330a <HAL_RCC_OscConfig+0x46a>
 8003328:	e035      	b.n	8003396 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800332a:	4b10      	ldr	r3, [pc, #64]	; (800336c <HAL_RCC_OscConfig+0x4cc>)
 800332c:	2200      	movs	r2, #0
 800332e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003330:	f7fe fe62 	bl	8001ff8 <HAL_GetTick>
 8003334:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003336:	e008      	b.n	800334a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003338:	f7fe fe5e 	bl	8001ff8 <HAL_GetTick>
 800333c:	4602      	mov	r2, r0
 800333e:	693b      	ldr	r3, [r7, #16]
 8003340:	1ad3      	subs	r3, r2, r3
 8003342:	2b02      	cmp	r3, #2
 8003344:	d901      	bls.n	800334a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003346:	2303      	movs	r3, #3
 8003348:	e026      	b.n	8003398 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800334a:	4b06      	ldr	r3, [pc, #24]	; (8003364 <HAL_RCC_OscConfig+0x4c4>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003352:	2b00      	cmp	r3, #0
 8003354:	d1f0      	bne.n	8003338 <HAL_RCC_OscConfig+0x498>
 8003356:	e01e      	b.n	8003396 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	69db      	ldr	r3, [r3, #28]
 800335c:	2b01      	cmp	r3, #1
 800335e:	d107      	bne.n	8003370 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003360:	2301      	movs	r3, #1
 8003362:	e019      	b.n	8003398 <HAL_RCC_OscConfig+0x4f8>
 8003364:	40021000 	.word	0x40021000
 8003368:	40007000 	.word	0x40007000
 800336c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003370:	4b0b      	ldr	r3, [pc, #44]	; (80033a0 <HAL_RCC_OscConfig+0x500>)
 8003372:	685b      	ldr	r3, [r3, #4]
 8003374:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6a1b      	ldr	r3, [r3, #32]
 8003380:	429a      	cmp	r2, r3
 8003382:	d106      	bne.n	8003392 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800338e:	429a      	cmp	r2, r3
 8003390:	d001      	beq.n	8003396 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003392:	2301      	movs	r3, #1
 8003394:	e000      	b.n	8003398 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003396:	2300      	movs	r3, #0
}
 8003398:	4618      	mov	r0, r3
 800339a:	3718      	adds	r7, #24
 800339c:	46bd      	mov	sp, r7
 800339e:	bd80      	pop	{r7, pc}
 80033a0:	40021000 	.word	0x40021000

080033a4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b084      	sub	sp, #16
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
 80033ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d101      	bne.n	80033b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80033b4:	2301      	movs	r3, #1
 80033b6:	e0d0      	b.n	800355a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80033b8:	4b6a      	ldr	r3, [pc, #424]	; (8003564 <HAL_RCC_ClockConfig+0x1c0>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f003 0307 	and.w	r3, r3, #7
 80033c0:	683a      	ldr	r2, [r7, #0]
 80033c2:	429a      	cmp	r2, r3
 80033c4:	d910      	bls.n	80033e8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033c6:	4b67      	ldr	r3, [pc, #412]	; (8003564 <HAL_RCC_ClockConfig+0x1c0>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f023 0207 	bic.w	r2, r3, #7
 80033ce:	4965      	ldr	r1, [pc, #404]	; (8003564 <HAL_RCC_ClockConfig+0x1c0>)
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	4313      	orrs	r3, r2
 80033d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033d6:	4b63      	ldr	r3, [pc, #396]	; (8003564 <HAL_RCC_ClockConfig+0x1c0>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f003 0307 	and.w	r3, r3, #7
 80033de:	683a      	ldr	r2, [r7, #0]
 80033e0:	429a      	cmp	r2, r3
 80033e2:	d001      	beq.n	80033e8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80033e4:	2301      	movs	r3, #1
 80033e6:	e0b8      	b.n	800355a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f003 0302 	and.w	r3, r3, #2
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d020      	beq.n	8003436 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f003 0304 	and.w	r3, r3, #4
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d005      	beq.n	800340c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003400:	4b59      	ldr	r3, [pc, #356]	; (8003568 <HAL_RCC_ClockConfig+0x1c4>)
 8003402:	685b      	ldr	r3, [r3, #4]
 8003404:	4a58      	ldr	r2, [pc, #352]	; (8003568 <HAL_RCC_ClockConfig+0x1c4>)
 8003406:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800340a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f003 0308 	and.w	r3, r3, #8
 8003414:	2b00      	cmp	r3, #0
 8003416:	d005      	beq.n	8003424 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003418:	4b53      	ldr	r3, [pc, #332]	; (8003568 <HAL_RCC_ClockConfig+0x1c4>)
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	4a52      	ldr	r2, [pc, #328]	; (8003568 <HAL_RCC_ClockConfig+0x1c4>)
 800341e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003422:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003424:	4b50      	ldr	r3, [pc, #320]	; (8003568 <HAL_RCC_ClockConfig+0x1c4>)
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	689b      	ldr	r3, [r3, #8]
 8003430:	494d      	ldr	r1, [pc, #308]	; (8003568 <HAL_RCC_ClockConfig+0x1c4>)
 8003432:	4313      	orrs	r3, r2
 8003434:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f003 0301 	and.w	r3, r3, #1
 800343e:	2b00      	cmp	r3, #0
 8003440:	d040      	beq.n	80034c4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	2b01      	cmp	r3, #1
 8003448:	d107      	bne.n	800345a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800344a:	4b47      	ldr	r3, [pc, #284]	; (8003568 <HAL_RCC_ClockConfig+0x1c4>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003452:	2b00      	cmp	r3, #0
 8003454:	d115      	bne.n	8003482 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003456:	2301      	movs	r3, #1
 8003458:	e07f      	b.n	800355a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	2b02      	cmp	r3, #2
 8003460:	d107      	bne.n	8003472 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003462:	4b41      	ldr	r3, [pc, #260]	; (8003568 <HAL_RCC_ClockConfig+0x1c4>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800346a:	2b00      	cmp	r3, #0
 800346c:	d109      	bne.n	8003482 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800346e:	2301      	movs	r3, #1
 8003470:	e073      	b.n	800355a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003472:	4b3d      	ldr	r3, [pc, #244]	; (8003568 <HAL_RCC_ClockConfig+0x1c4>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f003 0302 	and.w	r3, r3, #2
 800347a:	2b00      	cmp	r3, #0
 800347c:	d101      	bne.n	8003482 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800347e:	2301      	movs	r3, #1
 8003480:	e06b      	b.n	800355a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003482:	4b39      	ldr	r3, [pc, #228]	; (8003568 <HAL_RCC_ClockConfig+0x1c4>)
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	f023 0203 	bic.w	r2, r3, #3
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	685b      	ldr	r3, [r3, #4]
 800348e:	4936      	ldr	r1, [pc, #216]	; (8003568 <HAL_RCC_ClockConfig+0x1c4>)
 8003490:	4313      	orrs	r3, r2
 8003492:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003494:	f7fe fdb0 	bl	8001ff8 <HAL_GetTick>
 8003498:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800349a:	e00a      	b.n	80034b2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800349c:	f7fe fdac 	bl	8001ff8 <HAL_GetTick>
 80034a0:	4602      	mov	r2, r0
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	1ad3      	subs	r3, r2, r3
 80034a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d901      	bls.n	80034b2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80034ae:	2303      	movs	r3, #3
 80034b0:	e053      	b.n	800355a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034b2:	4b2d      	ldr	r3, [pc, #180]	; (8003568 <HAL_RCC_ClockConfig+0x1c4>)
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	f003 020c 	and.w	r2, r3, #12
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	009b      	lsls	r3, r3, #2
 80034c0:	429a      	cmp	r2, r3
 80034c2:	d1eb      	bne.n	800349c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80034c4:	4b27      	ldr	r3, [pc, #156]	; (8003564 <HAL_RCC_ClockConfig+0x1c0>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f003 0307 	and.w	r3, r3, #7
 80034cc:	683a      	ldr	r2, [r7, #0]
 80034ce:	429a      	cmp	r2, r3
 80034d0:	d210      	bcs.n	80034f4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034d2:	4b24      	ldr	r3, [pc, #144]	; (8003564 <HAL_RCC_ClockConfig+0x1c0>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f023 0207 	bic.w	r2, r3, #7
 80034da:	4922      	ldr	r1, [pc, #136]	; (8003564 <HAL_RCC_ClockConfig+0x1c0>)
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	4313      	orrs	r3, r2
 80034e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034e2:	4b20      	ldr	r3, [pc, #128]	; (8003564 <HAL_RCC_ClockConfig+0x1c0>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f003 0307 	and.w	r3, r3, #7
 80034ea:	683a      	ldr	r2, [r7, #0]
 80034ec:	429a      	cmp	r2, r3
 80034ee:	d001      	beq.n	80034f4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80034f0:	2301      	movs	r3, #1
 80034f2:	e032      	b.n	800355a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f003 0304 	and.w	r3, r3, #4
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d008      	beq.n	8003512 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003500:	4b19      	ldr	r3, [pc, #100]	; (8003568 <HAL_RCC_ClockConfig+0x1c4>)
 8003502:	685b      	ldr	r3, [r3, #4]
 8003504:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	68db      	ldr	r3, [r3, #12]
 800350c:	4916      	ldr	r1, [pc, #88]	; (8003568 <HAL_RCC_ClockConfig+0x1c4>)
 800350e:	4313      	orrs	r3, r2
 8003510:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f003 0308 	and.w	r3, r3, #8
 800351a:	2b00      	cmp	r3, #0
 800351c:	d009      	beq.n	8003532 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800351e:	4b12      	ldr	r3, [pc, #72]	; (8003568 <HAL_RCC_ClockConfig+0x1c4>)
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	691b      	ldr	r3, [r3, #16]
 800352a:	00db      	lsls	r3, r3, #3
 800352c:	490e      	ldr	r1, [pc, #56]	; (8003568 <HAL_RCC_ClockConfig+0x1c4>)
 800352e:	4313      	orrs	r3, r2
 8003530:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003532:	f000 f821 	bl	8003578 <HAL_RCC_GetSysClockFreq>
 8003536:	4602      	mov	r2, r0
 8003538:	4b0b      	ldr	r3, [pc, #44]	; (8003568 <HAL_RCC_ClockConfig+0x1c4>)
 800353a:	685b      	ldr	r3, [r3, #4]
 800353c:	091b      	lsrs	r3, r3, #4
 800353e:	f003 030f 	and.w	r3, r3, #15
 8003542:	490a      	ldr	r1, [pc, #40]	; (800356c <HAL_RCC_ClockConfig+0x1c8>)
 8003544:	5ccb      	ldrb	r3, [r1, r3]
 8003546:	fa22 f303 	lsr.w	r3, r2, r3
 800354a:	4a09      	ldr	r2, [pc, #36]	; (8003570 <HAL_RCC_ClockConfig+0x1cc>)
 800354c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800354e:	4b09      	ldr	r3, [pc, #36]	; (8003574 <HAL_RCC_ClockConfig+0x1d0>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4618      	mov	r0, r3
 8003554:	f7fe fd0e 	bl	8001f74 <HAL_InitTick>

  return HAL_OK;
 8003558:	2300      	movs	r3, #0
}
 800355a:	4618      	mov	r0, r3
 800355c:	3710      	adds	r7, #16
 800355e:	46bd      	mov	sp, r7
 8003560:	bd80      	pop	{r7, pc}
 8003562:	bf00      	nop
 8003564:	40022000 	.word	0x40022000
 8003568:	40021000 	.word	0x40021000
 800356c:	080097f4 	.word	0x080097f4
 8003570:	20000014 	.word	0x20000014
 8003574:	20000018 	.word	0x20000018

08003578 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003578:	b480      	push	{r7}
 800357a:	b087      	sub	sp, #28
 800357c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800357e:	2300      	movs	r3, #0
 8003580:	60fb      	str	r3, [r7, #12]
 8003582:	2300      	movs	r3, #0
 8003584:	60bb      	str	r3, [r7, #8]
 8003586:	2300      	movs	r3, #0
 8003588:	617b      	str	r3, [r7, #20]
 800358a:	2300      	movs	r3, #0
 800358c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800358e:	2300      	movs	r3, #0
 8003590:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003592:	4b1e      	ldr	r3, [pc, #120]	; (800360c <HAL_RCC_GetSysClockFreq+0x94>)
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	f003 030c 	and.w	r3, r3, #12
 800359e:	2b04      	cmp	r3, #4
 80035a0:	d002      	beq.n	80035a8 <HAL_RCC_GetSysClockFreq+0x30>
 80035a2:	2b08      	cmp	r3, #8
 80035a4:	d003      	beq.n	80035ae <HAL_RCC_GetSysClockFreq+0x36>
 80035a6:	e027      	b.n	80035f8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80035a8:	4b19      	ldr	r3, [pc, #100]	; (8003610 <HAL_RCC_GetSysClockFreq+0x98>)
 80035aa:	613b      	str	r3, [r7, #16]
      break;
 80035ac:	e027      	b.n	80035fe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	0c9b      	lsrs	r3, r3, #18
 80035b2:	f003 030f 	and.w	r3, r3, #15
 80035b6:	4a17      	ldr	r2, [pc, #92]	; (8003614 <HAL_RCC_GetSysClockFreq+0x9c>)
 80035b8:	5cd3      	ldrb	r3, [r2, r3]
 80035ba:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d010      	beq.n	80035e8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80035c6:	4b11      	ldr	r3, [pc, #68]	; (800360c <HAL_RCC_GetSysClockFreq+0x94>)
 80035c8:	685b      	ldr	r3, [r3, #4]
 80035ca:	0c5b      	lsrs	r3, r3, #17
 80035cc:	f003 0301 	and.w	r3, r3, #1
 80035d0:	4a11      	ldr	r2, [pc, #68]	; (8003618 <HAL_RCC_GetSysClockFreq+0xa0>)
 80035d2:	5cd3      	ldrb	r3, [r2, r3]
 80035d4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	4a0d      	ldr	r2, [pc, #52]	; (8003610 <HAL_RCC_GetSysClockFreq+0x98>)
 80035da:	fb03 f202 	mul.w	r2, r3, r2
 80035de:	68bb      	ldr	r3, [r7, #8]
 80035e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80035e4:	617b      	str	r3, [r7, #20]
 80035e6:	e004      	b.n	80035f2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	4a0c      	ldr	r2, [pc, #48]	; (800361c <HAL_RCC_GetSysClockFreq+0xa4>)
 80035ec:	fb02 f303 	mul.w	r3, r2, r3
 80035f0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80035f2:	697b      	ldr	r3, [r7, #20]
 80035f4:	613b      	str	r3, [r7, #16]
      break;
 80035f6:	e002      	b.n	80035fe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80035f8:	4b05      	ldr	r3, [pc, #20]	; (8003610 <HAL_RCC_GetSysClockFreq+0x98>)
 80035fa:	613b      	str	r3, [r7, #16]
      break;
 80035fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80035fe:	693b      	ldr	r3, [r7, #16]
}
 8003600:	4618      	mov	r0, r3
 8003602:	371c      	adds	r7, #28
 8003604:	46bd      	mov	sp, r7
 8003606:	bc80      	pop	{r7}
 8003608:	4770      	bx	lr
 800360a:	bf00      	nop
 800360c:	40021000 	.word	0x40021000
 8003610:	007a1200 	.word	0x007a1200
 8003614:	0800980c 	.word	0x0800980c
 8003618:	0800981c 	.word	0x0800981c
 800361c:	003d0900 	.word	0x003d0900

08003620 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003620:	b480      	push	{r7}
 8003622:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003624:	4b02      	ldr	r3, [pc, #8]	; (8003630 <HAL_RCC_GetHCLKFreq+0x10>)
 8003626:	681b      	ldr	r3, [r3, #0]
}
 8003628:	4618      	mov	r0, r3
 800362a:	46bd      	mov	sp, r7
 800362c:	bc80      	pop	{r7}
 800362e:	4770      	bx	lr
 8003630:	20000014 	.word	0x20000014

08003634 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003638:	f7ff fff2 	bl	8003620 <HAL_RCC_GetHCLKFreq>
 800363c:	4602      	mov	r2, r0
 800363e:	4b05      	ldr	r3, [pc, #20]	; (8003654 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	0a1b      	lsrs	r3, r3, #8
 8003644:	f003 0307 	and.w	r3, r3, #7
 8003648:	4903      	ldr	r1, [pc, #12]	; (8003658 <HAL_RCC_GetPCLK1Freq+0x24>)
 800364a:	5ccb      	ldrb	r3, [r1, r3]
 800364c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003650:	4618      	mov	r0, r3
 8003652:	bd80      	pop	{r7, pc}
 8003654:	40021000 	.word	0x40021000
 8003658:	08009804 	.word	0x08009804

0800365c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003660:	f7ff ffde 	bl	8003620 <HAL_RCC_GetHCLKFreq>
 8003664:	4602      	mov	r2, r0
 8003666:	4b05      	ldr	r3, [pc, #20]	; (800367c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003668:	685b      	ldr	r3, [r3, #4]
 800366a:	0adb      	lsrs	r3, r3, #11
 800366c:	f003 0307 	and.w	r3, r3, #7
 8003670:	4903      	ldr	r1, [pc, #12]	; (8003680 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003672:	5ccb      	ldrb	r3, [r1, r3]
 8003674:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003678:	4618      	mov	r0, r3
 800367a:	bd80      	pop	{r7, pc}
 800367c:	40021000 	.word	0x40021000
 8003680:	08009804 	.word	0x08009804

08003684 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003684:	b480      	push	{r7}
 8003686:	b085      	sub	sp, #20
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800368c:	4b0a      	ldr	r3, [pc, #40]	; (80036b8 <RCC_Delay+0x34>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4a0a      	ldr	r2, [pc, #40]	; (80036bc <RCC_Delay+0x38>)
 8003692:	fba2 2303 	umull	r2, r3, r2, r3
 8003696:	0a5b      	lsrs	r3, r3, #9
 8003698:	687a      	ldr	r2, [r7, #4]
 800369a:	fb02 f303 	mul.w	r3, r2, r3
 800369e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80036a0:	bf00      	nop
  }
  while (Delay --);
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	1e5a      	subs	r2, r3, #1
 80036a6:	60fa      	str	r2, [r7, #12]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d1f9      	bne.n	80036a0 <RCC_Delay+0x1c>
}
 80036ac:	bf00      	nop
 80036ae:	bf00      	nop
 80036b0:	3714      	adds	r7, #20
 80036b2:	46bd      	mov	sp, r7
 80036b4:	bc80      	pop	{r7}
 80036b6:	4770      	bx	lr
 80036b8:	20000014 	.word	0x20000014
 80036bc:	10624dd3 	.word	0x10624dd3

080036c0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b082      	sub	sp, #8
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d101      	bne.n	80036d2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80036ce:	2301      	movs	r3, #1
 80036d0:	e041      	b.n	8003756 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036d8:	b2db      	uxtb	r3, r3
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d106      	bne.n	80036ec <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2200      	movs	r2, #0
 80036e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80036e6:	6878      	ldr	r0, [r7, #4]
 80036e8:	f7fe fa64 	bl	8001bb4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2202      	movs	r2, #2
 80036f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681a      	ldr	r2, [r3, #0]
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	3304      	adds	r3, #4
 80036fc:	4619      	mov	r1, r3
 80036fe:	4610      	mov	r0, r2
 8003700:	f000 f8f0 	bl	80038e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2201      	movs	r2, #1
 8003708:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2201      	movs	r2, #1
 8003710:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2201      	movs	r2, #1
 8003718:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2201      	movs	r2, #1
 8003720:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2201      	movs	r2, #1
 8003728:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2201      	movs	r2, #1
 8003730:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2201      	movs	r2, #1
 8003738:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2201      	movs	r2, #1
 8003740:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2201      	movs	r2, #1
 8003748:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2201      	movs	r2, #1
 8003750:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003754:	2300      	movs	r3, #0
}
 8003756:	4618      	mov	r0, r3
 8003758:	3708      	adds	r7, #8
 800375a:	46bd      	mov	sp, r7
 800375c:	bd80      	pop	{r7, pc}
	...

08003760 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b086      	sub	sp, #24
 8003764:	af00      	add	r7, sp, #0
 8003766:	60f8      	str	r0, [r7, #12]
 8003768:	60b9      	str	r1, [r7, #8]
 800376a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800376c:	2300      	movs	r3, #0
 800376e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003776:	2b01      	cmp	r3, #1
 8003778:	d101      	bne.n	800377e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800377a:	2302      	movs	r3, #2
 800377c:	e0ae      	b.n	80038dc <HAL_TIM_PWM_ConfigChannel+0x17c>
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	2201      	movs	r2, #1
 8003782:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2b0c      	cmp	r3, #12
 800378a:	f200 809f 	bhi.w	80038cc <HAL_TIM_PWM_ConfigChannel+0x16c>
 800378e:	a201      	add	r2, pc, #4	; (adr r2, 8003794 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003790:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003794:	080037c9 	.word	0x080037c9
 8003798:	080038cd 	.word	0x080038cd
 800379c:	080038cd 	.word	0x080038cd
 80037a0:	080038cd 	.word	0x080038cd
 80037a4:	08003809 	.word	0x08003809
 80037a8:	080038cd 	.word	0x080038cd
 80037ac:	080038cd 	.word	0x080038cd
 80037b0:	080038cd 	.word	0x080038cd
 80037b4:	0800384b 	.word	0x0800384b
 80037b8:	080038cd 	.word	0x080038cd
 80037bc:	080038cd 	.word	0x080038cd
 80037c0:	080038cd 	.word	0x080038cd
 80037c4:	0800388b 	.word	0x0800388b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	68b9      	ldr	r1, [r7, #8]
 80037ce:	4618      	mov	r0, r3
 80037d0:	f000 f902 	bl	80039d8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	699a      	ldr	r2, [r3, #24]
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f042 0208 	orr.w	r2, r2, #8
 80037e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	699a      	ldr	r2, [r3, #24]
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f022 0204 	bic.w	r2, r2, #4
 80037f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	6999      	ldr	r1, [r3, #24]
 80037fa:	68bb      	ldr	r3, [r7, #8]
 80037fc:	691a      	ldr	r2, [r3, #16]
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	430a      	orrs	r2, r1
 8003804:	619a      	str	r2, [r3, #24]
      break;
 8003806:	e064      	b.n	80038d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	68b9      	ldr	r1, [r7, #8]
 800380e:	4618      	mov	r0, r3
 8003810:	f000 f952 	bl	8003ab8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	699a      	ldr	r2, [r3, #24]
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003822:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	699a      	ldr	r2, [r3, #24]
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003832:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	6999      	ldr	r1, [r3, #24]
 800383a:	68bb      	ldr	r3, [r7, #8]
 800383c:	691b      	ldr	r3, [r3, #16]
 800383e:	021a      	lsls	r2, r3, #8
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	430a      	orrs	r2, r1
 8003846:	619a      	str	r2, [r3, #24]
      break;
 8003848:	e043      	b.n	80038d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	68b9      	ldr	r1, [r7, #8]
 8003850:	4618      	mov	r0, r3
 8003852:	f000 f9a5 	bl	8003ba0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	69da      	ldr	r2, [r3, #28]
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f042 0208 	orr.w	r2, r2, #8
 8003864:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	69da      	ldr	r2, [r3, #28]
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f022 0204 	bic.w	r2, r2, #4
 8003874:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	69d9      	ldr	r1, [r3, #28]
 800387c:	68bb      	ldr	r3, [r7, #8]
 800387e:	691a      	ldr	r2, [r3, #16]
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	430a      	orrs	r2, r1
 8003886:	61da      	str	r2, [r3, #28]
      break;
 8003888:	e023      	b.n	80038d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	68b9      	ldr	r1, [r7, #8]
 8003890:	4618      	mov	r0, r3
 8003892:	f000 f9f9 	bl	8003c88 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	69da      	ldr	r2, [r3, #28]
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80038a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	69da      	ldr	r2, [r3, #28]
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80038b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	69d9      	ldr	r1, [r3, #28]
 80038bc:	68bb      	ldr	r3, [r7, #8]
 80038be:	691b      	ldr	r3, [r3, #16]
 80038c0:	021a      	lsls	r2, r3, #8
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	430a      	orrs	r2, r1
 80038c8:	61da      	str	r2, [r3, #28]
      break;
 80038ca:	e002      	b.n	80038d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80038cc:	2301      	movs	r3, #1
 80038ce:	75fb      	strb	r3, [r7, #23]
      break;
 80038d0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	2200      	movs	r2, #0
 80038d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80038da:	7dfb      	ldrb	r3, [r7, #23]
}
 80038dc:	4618      	mov	r0, r3
 80038de:	3718      	adds	r7, #24
 80038e0:	46bd      	mov	sp, r7
 80038e2:	bd80      	pop	{r7, pc}

080038e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80038e4:	b480      	push	{r7}
 80038e6:	b085      	sub	sp, #20
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
 80038ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	4a33      	ldr	r2, [pc, #204]	; (80039c4 <TIM_Base_SetConfig+0xe0>)
 80038f8:	4293      	cmp	r3, r2
 80038fa:	d013      	beq.n	8003924 <TIM_Base_SetConfig+0x40>
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	4a32      	ldr	r2, [pc, #200]	; (80039c8 <TIM_Base_SetConfig+0xe4>)
 8003900:	4293      	cmp	r3, r2
 8003902:	d00f      	beq.n	8003924 <TIM_Base_SetConfig+0x40>
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800390a:	d00b      	beq.n	8003924 <TIM_Base_SetConfig+0x40>
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	4a2f      	ldr	r2, [pc, #188]	; (80039cc <TIM_Base_SetConfig+0xe8>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d007      	beq.n	8003924 <TIM_Base_SetConfig+0x40>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	4a2e      	ldr	r2, [pc, #184]	; (80039d0 <TIM_Base_SetConfig+0xec>)
 8003918:	4293      	cmp	r3, r2
 800391a:	d003      	beq.n	8003924 <TIM_Base_SetConfig+0x40>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	4a2d      	ldr	r2, [pc, #180]	; (80039d4 <TIM_Base_SetConfig+0xf0>)
 8003920:	4293      	cmp	r3, r2
 8003922:	d108      	bne.n	8003936 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800392a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	68fa      	ldr	r2, [r7, #12]
 8003932:	4313      	orrs	r3, r2
 8003934:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	4a22      	ldr	r2, [pc, #136]	; (80039c4 <TIM_Base_SetConfig+0xe0>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d013      	beq.n	8003966 <TIM_Base_SetConfig+0x82>
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	4a21      	ldr	r2, [pc, #132]	; (80039c8 <TIM_Base_SetConfig+0xe4>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d00f      	beq.n	8003966 <TIM_Base_SetConfig+0x82>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800394c:	d00b      	beq.n	8003966 <TIM_Base_SetConfig+0x82>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	4a1e      	ldr	r2, [pc, #120]	; (80039cc <TIM_Base_SetConfig+0xe8>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d007      	beq.n	8003966 <TIM_Base_SetConfig+0x82>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	4a1d      	ldr	r2, [pc, #116]	; (80039d0 <TIM_Base_SetConfig+0xec>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d003      	beq.n	8003966 <TIM_Base_SetConfig+0x82>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	4a1c      	ldr	r2, [pc, #112]	; (80039d4 <TIM_Base_SetConfig+0xf0>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d108      	bne.n	8003978 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800396c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	68db      	ldr	r3, [r3, #12]
 8003972:	68fa      	ldr	r2, [r7, #12]
 8003974:	4313      	orrs	r3, r2
 8003976:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	695b      	ldr	r3, [r3, #20]
 8003982:	4313      	orrs	r3, r2
 8003984:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	68fa      	ldr	r2, [r7, #12]
 800398a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	689a      	ldr	r2, [r3, #8]
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	681a      	ldr	r2, [r3, #0]
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	4a09      	ldr	r2, [pc, #36]	; (80039c4 <TIM_Base_SetConfig+0xe0>)
 80039a0:	4293      	cmp	r3, r2
 80039a2:	d003      	beq.n	80039ac <TIM_Base_SetConfig+0xc8>
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	4a08      	ldr	r2, [pc, #32]	; (80039c8 <TIM_Base_SetConfig+0xe4>)
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d103      	bne.n	80039b4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	691a      	ldr	r2, [r3, #16]
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2201      	movs	r2, #1
 80039b8:	615a      	str	r2, [r3, #20]
}
 80039ba:	bf00      	nop
 80039bc:	3714      	adds	r7, #20
 80039be:	46bd      	mov	sp, r7
 80039c0:	bc80      	pop	{r7}
 80039c2:	4770      	bx	lr
 80039c4:	40012c00 	.word	0x40012c00
 80039c8:	40013400 	.word	0x40013400
 80039cc:	40000400 	.word	0x40000400
 80039d0:	40000800 	.word	0x40000800
 80039d4:	40000c00 	.word	0x40000c00

080039d8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80039d8:	b480      	push	{r7}
 80039da:	b087      	sub	sp, #28
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
 80039e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6a1b      	ldr	r3, [r3, #32]
 80039e6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6a1b      	ldr	r3, [r3, #32]
 80039ec:	f023 0201 	bic.w	r2, r3, #1
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	685b      	ldr	r3, [r3, #4]
 80039f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	699b      	ldr	r3, [r3, #24]
 80039fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	f023 0303 	bic.w	r3, r3, #3
 8003a0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	68fa      	ldr	r2, [r7, #12]
 8003a16:	4313      	orrs	r3, r2
 8003a18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003a1a:	697b      	ldr	r3, [r7, #20]
 8003a1c:	f023 0302 	bic.w	r3, r3, #2
 8003a20:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	689b      	ldr	r3, [r3, #8]
 8003a26:	697a      	ldr	r2, [r7, #20]
 8003a28:	4313      	orrs	r3, r2
 8003a2a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	4a20      	ldr	r2, [pc, #128]	; (8003ab0 <TIM_OC1_SetConfig+0xd8>)
 8003a30:	4293      	cmp	r3, r2
 8003a32:	d003      	beq.n	8003a3c <TIM_OC1_SetConfig+0x64>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	4a1f      	ldr	r2, [pc, #124]	; (8003ab4 <TIM_OC1_SetConfig+0xdc>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d10c      	bne.n	8003a56 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003a3c:	697b      	ldr	r3, [r7, #20]
 8003a3e:	f023 0308 	bic.w	r3, r3, #8
 8003a42:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	68db      	ldr	r3, [r3, #12]
 8003a48:	697a      	ldr	r2, [r7, #20]
 8003a4a:	4313      	orrs	r3, r2
 8003a4c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003a4e:	697b      	ldr	r3, [r7, #20]
 8003a50:	f023 0304 	bic.w	r3, r3, #4
 8003a54:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	4a15      	ldr	r2, [pc, #84]	; (8003ab0 <TIM_OC1_SetConfig+0xd8>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d003      	beq.n	8003a66 <TIM_OC1_SetConfig+0x8e>
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	4a14      	ldr	r2, [pc, #80]	; (8003ab4 <TIM_OC1_SetConfig+0xdc>)
 8003a62:	4293      	cmp	r3, r2
 8003a64:	d111      	bne.n	8003a8a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003a66:	693b      	ldr	r3, [r7, #16]
 8003a68:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003a6c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003a6e:	693b      	ldr	r3, [r7, #16]
 8003a70:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003a74:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003a76:	683b      	ldr	r3, [r7, #0]
 8003a78:	695b      	ldr	r3, [r3, #20]
 8003a7a:	693a      	ldr	r2, [r7, #16]
 8003a7c:	4313      	orrs	r3, r2
 8003a7e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	699b      	ldr	r3, [r3, #24]
 8003a84:	693a      	ldr	r2, [r7, #16]
 8003a86:	4313      	orrs	r3, r2
 8003a88:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	693a      	ldr	r2, [r7, #16]
 8003a8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	68fa      	ldr	r2, [r7, #12]
 8003a94:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	685a      	ldr	r2, [r3, #4]
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	697a      	ldr	r2, [r7, #20]
 8003aa2:	621a      	str	r2, [r3, #32]
}
 8003aa4:	bf00      	nop
 8003aa6:	371c      	adds	r7, #28
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	bc80      	pop	{r7}
 8003aac:	4770      	bx	lr
 8003aae:	bf00      	nop
 8003ab0:	40012c00 	.word	0x40012c00
 8003ab4:	40013400 	.word	0x40013400

08003ab8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	b087      	sub	sp, #28
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
 8003ac0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6a1b      	ldr	r3, [r3, #32]
 8003ac6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6a1b      	ldr	r3, [r3, #32]
 8003acc:	f023 0210 	bic.w	r2, r3, #16
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	699b      	ldr	r3, [r3, #24]
 8003ade:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003ae6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003aee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	021b      	lsls	r3, r3, #8
 8003af6:	68fa      	ldr	r2, [r7, #12]
 8003af8:	4313      	orrs	r3, r2
 8003afa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003afc:	697b      	ldr	r3, [r7, #20]
 8003afe:	f023 0320 	bic.w	r3, r3, #32
 8003b02:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	689b      	ldr	r3, [r3, #8]
 8003b08:	011b      	lsls	r3, r3, #4
 8003b0a:	697a      	ldr	r2, [r7, #20]
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	4a21      	ldr	r2, [pc, #132]	; (8003b98 <TIM_OC2_SetConfig+0xe0>)
 8003b14:	4293      	cmp	r3, r2
 8003b16:	d003      	beq.n	8003b20 <TIM_OC2_SetConfig+0x68>
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	4a20      	ldr	r2, [pc, #128]	; (8003b9c <TIM_OC2_SetConfig+0xe4>)
 8003b1c:	4293      	cmp	r3, r2
 8003b1e:	d10d      	bne.n	8003b3c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003b20:	697b      	ldr	r3, [r7, #20]
 8003b22:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003b26:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	68db      	ldr	r3, [r3, #12]
 8003b2c:	011b      	lsls	r3, r3, #4
 8003b2e:	697a      	ldr	r2, [r7, #20]
 8003b30:	4313      	orrs	r3, r2
 8003b32:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003b34:	697b      	ldr	r3, [r7, #20]
 8003b36:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003b3a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	4a16      	ldr	r2, [pc, #88]	; (8003b98 <TIM_OC2_SetConfig+0xe0>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d003      	beq.n	8003b4c <TIM_OC2_SetConfig+0x94>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	4a15      	ldr	r2, [pc, #84]	; (8003b9c <TIM_OC2_SetConfig+0xe4>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d113      	bne.n	8003b74 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003b4c:	693b      	ldr	r3, [r7, #16]
 8003b4e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003b52:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003b54:	693b      	ldr	r3, [r7, #16]
 8003b56:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003b5a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	695b      	ldr	r3, [r3, #20]
 8003b60:	009b      	lsls	r3, r3, #2
 8003b62:	693a      	ldr	r2, [r7, #16]
 8003b64:	4313      	orrs	r3, r2
 8003b66:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	699b      	ldr	r3, [r3, #24]
 8003b6c:	009b      	lsls	r3, r3, #2
 8003b6e:	693a      	ldr	r2, [r7, #16]
 8003b70:	4313      	orrs	r3, r2
 8003b72:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	693a      	ldr	r2, [r7, #16]
 8003b78:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	68fa      	ldr	r2, [r7, #12]
 8003b7e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	685a      	ldr	r2, [r3, #4]
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	697a      	ldr	r2, [r7, #20]
 8003b8c:	621a      	str	r2, [r3, #32]
}
 8003b8e:	bf00      	nop
 8003b90:	371c      	adds	r7, #28
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bc80      	pop	{r7}
 8003b96:	4770      	bx	lr
 8003b98:	40012c00 	.word	0x40012c00
 8003b9c:	40013400 	.word	0x40013400

08003ba0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	b087      	sub	sp, #28
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
 8003ba8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6a1b      	ldr	r3, [r3, #32]
 8003bae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6a1b      	ldr	r3, [r3, #32]
 8003bb4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	69db      	ldr	r3, [r3, #28]
 8003bc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003bce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	f023 0303 	bic.w	r3, r3, #3
 8003bd6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	68fa      	ldr	r2, [r7, #12]
 8003bde:	4313      	orrs	r3, r2
 8003be0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003be2:	697b      	ldr	r3, [r7, #20]
 8003be4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003be8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	689b      	ldr	r3, [r3, #8]
 8003bee:	021b      	lsls	r3, r3, #8
 8003bf0:	697a      	ldr	r2, [r7, #20]
 8003bf2:	4313      	orrs	r3, r2
 8003bf4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	4a21      	ldr	r2, [pc, #132]	; (8003c80 <TIM_OC3_SetConfig+0xe0>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d003      	beq.n	8003c06 <TIM_OC3_SetConfig+0x66>
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	4a20      	ldr	r2, [pc, #128]	; (8003c84 <TIM_OC3_SetConfig+0xe4>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d10d      	bne.n	8003c22 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003c06:	697b      	ldr	r3, [r7, #20]
 8003c08:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003c0c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	68db      	ldr	r3, [r3, #12]
 8003c12:	021b      	lsls	r3, r3, #8
 8003c14:	697a      	ldr	r2, [r7, #20]
 8003c16:	4313      	orrs	r3, r2
 8003c18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003c1a:	697b      	ldr	r3, [r7, #20]
 8003c1c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003c20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	4a16      	ldr	r2, [pc, #88]	; (8003c80 <TIM_OC3_SetConfig+0xe0>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d003      	beq.n	8003c32 <TIM_OC3_SetConfig+0x92>
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	4a15      	ldr	r2, [pc, #84]	; (8003c84 <TIM_OC3_SetConfig+0xe4>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d113      	bne.n	8003c5a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003c38:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003c3a:	693b      	ldr	r3, [r7, #16]
 8003c3c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003c40:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	695b      	ldr	r3, [r3, #20]
 8003c46:	011b      	lsls	r3, r3, #4
 8003c48:	693a      	ldr	r2, [r7, #16]
 8003c4a:	4313      	orrs	r3, r2
 8003c4c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	699b      	ldr	r3, [r3, #24]
 8003c52:	011b      	lsls	r3, r3, #4
 8003c54:	693a      	ldr	r2, [r7, #16]
 8003c56:	4313      	orrs	r3, r2
 8003c58:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	693a      	ldr	r2, [r7, #16]
 8003c5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	68fa      	ldr	r2, [r7, #12]
 8003c64:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003c66:	683b      	ldr	r3, [r7, #0]
 8003c68:	685a      	ldr	r2, [r3, #4]
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	697a      	ldr	r2, [r7, #20]
 8003c72:	621a      	str	r2, [r3, #32]
}
 8003c74:	bf00      	nop
 8003c76:	371c      	adds	r7, #28
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	bc80      	pop	{r7}
 8003c7c:	4770      	bx	lr
 8003c7e:	bf00      	nop
 8003c80:	40012c00 	.word	0x40012c00
 8003c84:	40013400 	.word	0x40013400

08003c88 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	b087      	sub	sp, #28
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
 8003c90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6a1b      	ldr	r3, [r3, #32]
 8003c96:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6a1b      	ldr	r3, [r3, #32]
 8003c9c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	69db      	ldr	r3, [r3, #28]
 8003cae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003cb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003cbe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	021b      	lsls	r3, r3, #8
 8003cc6:	68fa      	ldr	r2, [r7, #12]
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003ccc:	693b      	ldr	r3, [r7, #16]
 8003cce:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003cd2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	031b      	lsls	r3, r3, #12
 8003cda:	693a      	ldr	r2, [r7, #16]
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	4a11      	ldr	r2, [pc, #68]	; (8003d28 <TIM_OC4_SetConfig+0xa0>)
 8003ce4:	4293      	cmp	r3, r2
 8003ce6:	d003      	beq.n	8003cf0 <TIM_OC4_SetConfig+0x68>
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	4a10      	ldr	r2, [pc, #64]	; (8003d2c <TIM_OC4_SetConfig+0xa4>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d109      	bne.n	8003d04 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003cf0:	697b      	ldr	r3, [r7, #20]
 8003cf2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003cf6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	695b      	ldr	r3, [r3, #20]
 8003cfc:	019b      	lsls	r3, r3, #6
 8003cfe:	697a      	ldr	r2, [r7, #20]
 8003d00:	4313      	orrs	r3, r2
 8003d02:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	697a      	ldr	r2, [r7, #20]
 8003d08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	68fa      	ldr	r2, [r7, #12]
 8003d0e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	685a      	ldr	r2, [r3, #4]
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	693a      	ldr	r2, [r7, #16]
 8003d1c:	621a      	str	r2, [r3, #32]
}
 8003d1e:	bf00      	nop
 8003d20:	371c      	adds	r7, #28
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bc80      	pop	{r7}
 8003d26:	4770      	bx	lr
 8003d28:	40012c00 	.word	0x40012c00
 8003d2c:	40013400 	.word	0x40013400

08003d30 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003d30:	b480      	push	{r7}
 8003d32:	b085      	sub	sp, #20
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
 8003d38:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d40:	2b01      	cmp	r3, #1
 8003d42:	d101      	bne.n	8003d48 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003d44:	2302      	movs	r3, #2
 8003d46:	e050      	b.n	8003dea <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2201      	movs	r2, #1
 8003d4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2202      	movs	r2, #2
 8003d54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	689b      	ldr	r3, [r3, #8]
 8003d66:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d6e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	68fa      	ldr	r2, [r7, #12]
 8003d76:	4313      	orrs	r3, r2
 8003d78:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	68fa      	ldr	r2, [r7, #12]
 8003d80:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	4a1b      	ldr	r2, [pc, #108]	; (8003df4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8003d88:	4293      	cmp	r3, r2
 8003d8a:	d018      	beq.n	8003dbe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	4a19      	ldr	r2, [pc, #100]	; (8003df8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003d92:	4293      	cmp	r3, r2
 8003d94:	d013      	beq.n	8003dbe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d9e:	d00e      	beq.n	8003dbe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4a15      	ldr	r2, [pc, #84]	; (8003dfc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d009      	beq.n	8003dbe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	4a14      	ldr	r2, [pc, #80]	; (8003e00 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003db0:	4293      	cmp	r3, r2
 8003db2:	d004      	beq.n	8003dbe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4a12      	ldr	r2, [pc, #72]	; (8003e04 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d10c      	bne.n	8003dd8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003dc4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	68ba      	ldr	r2, [r7, #8]
 8003dcc:	4313      	orrs	r3, r2
 8003dce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	68ba      	ldr	r2, [r7, #8]
 8003dd6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2201      	movs	r2, #1
 8003ddc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2200      	movs	r2, #0
 8003de4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003de8:	2300      	movs	r3, #0
}
 8003dea:	4618      	mov	r0, r3
 8003dec:	3714      	adds	r7, #20
 8003dee:	46bd      	mov	sp, r7
 8003df0:	bc80      	pop	{r7}
 8003df2:	4770      	bx	lr
 8003df4:	40012c00 	.word	0x40012c00
 8003df8:	40013400 	.word	0x40013400
 8003dfc:	40000400 	.word	0x40000400
 8003e00:	40000800 	.word	0x40000800
 8003e04:	40000c00 	.word	0x40000c00

08003e08 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003e08:	b480      	push	{r7}
 8003e0a:	b085      	sub	sp, #20
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
 8003e10:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003e12:	2300      	movs	r3, #0
 8003e14:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e1c:	2b01      	cmp	r3, #1
 8003e1e:	d101      	bne.n	8003e24 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003e20:	2302      	movs	r3, #2
 8003e22:	e03d      	b.n	8003ea0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2201      	movs	r2, #1
 8003e28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	68db      	ldr	r3, [r3, #12]
 8003e36:	4313      	orrs	r3, r2
 8003e38:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	689b      	ldr	r3, [r3, #8]
 8003e44:	4313      	orrs	r3, r2
 8003e46:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	685b      	ldr	r3, [r3, #4]
 8003e52:	4313      	orrs	r3, r2
 8003e54:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4313      	orrs	r3, r2
 8003e62:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	691b      	ldr	r3, [r3, #16]
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	695b      	ldr	r3, [r3, #20]
 8003e7c:	4313      	orrs	r3, r2
 8003e7e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	69db      	ldr	r3, [r3, #28]
 8003e8a:	4313      	orrs	r3, r2
 8003e8c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	68fa      	ldr	r2, [r7, #12]
 8003e94:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2200      	movs	r2, #0
 8003e9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003e9e:	2300      	movs	r3, #0
}
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	3714      	adds	r7, #20
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	bc80      	pop	{r7}
 8003ea8:	4770      	bx	lr

08003eaa <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003eaa:	b580      	push	{r7, lr}
 8003eac:	b082      	sub	sp, #8
 8003eae:	af00      	add	r7, sp, #0
 8003eb0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d101      	bne.n	8003ebc <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003eb8:	2301      	movs	r3, #1
 8003eba:	e042      	b.n	8003f42 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003ec2:	b2db      	uxtb	r3, r3
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d106      	bne.n	8003ed6 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2200      	movs	r2, #0
 8003ecc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003ed0:	6878      	ldr	r0, [r7, #4]
 8003ed2:	f7fd ff15 	bl	8001d00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2224      	movs	r2, #36	; 0x24
 8003eda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	68da      	ldr	r2, [r3, #12]
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003eec:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003eee:	6878      	ldr	r0, [r7, #4]
 8003ef0:	f000 ff54 	bl	8004d9c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	691a      	ldr	r2, [r3, #16]
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003f02:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	695a      	ldr	r2, [r3, #20]
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003f12:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	68da      	ldr	r2, [r3, #12]
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003f22:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2200      	movs	r2, #0
 8003f28:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2220      	movs	r2, #32
 8003f2e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2220      	movs	r2, #32
 8003f36:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003f40:	2300      	movs	r3, #0
}
 8003f42:	4618      	mov	r0, r3
 8003f44:	3708      	adds	r7, #8
 8003f46:	46bd      	mov	sp, r7
 8003f48:	bd80      	pop	{r7, pc}

08003f4a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f4a:	b580      	push	{r7, lr}
 8003f4c:	b08a      	sub	sp, #40	; 0x28
 8003f4e:	af02      	add	r7, sp, #8
 8003f50:	60f8      	str	r0, [r7, #12]
 8003f52:	60b9      	str	r1, [r7, #8]
 8003f54:	603b      	str	r3, [r7, #0]
 8003f56:	4613      	mov	r3, r2
 8003f58:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003f64:	b2db      	uxtb	r3, r3
 8003f66:	2b20      	cmp	r3, #32
 8003f68:	d16d      	bne.n	8004046 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f6a:	68bb      	ldr	r3, [r7, #8]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d002      	beq.n	8003f76 <HAL_UART_Transmit+0x2c>
 8003f70:	88fb      	ldrh	r3, [r7, #6]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d101      	bne.n	8003f7a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003f76:	2301      	movs	r3, #1
 8003f78:	e066      	b.n	8004048 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	2221      	movs	r2, #33	; 0x21
 8003f84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003f88:	f7fe f836 	bl	8001ff8 <HAL_GetTick>
 8003f8c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	88fa      	ldrh	r2, [r7, #6]
 8003f92:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	88fa      	ldrh	r2, [r7, #6]
 8003f98:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	689b      	ldr	r3, [r3, #8]
 8003f9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003fa2:	d108      	bne.n	8003fb6 <HAL_UART_Transmit+0x6c>
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	691b      	ldr	r3, [r3, #16]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d104      	bne.n	8003fb6 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003fac:	2300      	movs	r3, #0
 8003fae:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003fb0:	68bb      	ldr	r3, [r7, #8]
 8003fb2:	61bb      	str	r3, [r7, #24]
 8003fb4:	e003      	b.n	8003fbe <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003fb6:	68bb      	ldr	r3, [r7, #8]
 8003fb8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003fba:	2300      	movs	r3, #0
 8003fbc:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003fbe:	e02a      	b.n	8004016 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	9300      	str	r3, [sp, #0]
 8003fc4:	697b      	ldr	r3, [r7, #20]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	2180      	movs	r1, #128	; 0x80
 8003fca:	68f8      	ldr	r0, [r7, #12]
 8003fcc:	f000 fc1c 	bl	8004808 <UART_WaitOnFlagUntilTimeout>
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d001      	beq.n	8003fda <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8003fd6:	2303      	movs	r3, #3
 8003fd8:	e036      	b.n	8004048 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8003fda:	69fb      	ldr	r3, [r7, #28]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d10b      	bne.n	8003ff8 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003fe0:	69bb      	ldr	r3, [r7, #24]
 8003fe2:	881b      	ldrh	r3, [r3, #0]
 8003fe4:	461a      	mov	r2, r3
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003fee:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003ff0:	69bb      	ldr	r3, [r7, #24]
 8003ff2:	3302      	adds	r3, #2
 8003ff4:	61bb      	str	r3, [r7, #24]
 8003ff6:	e007      	b.n	8004008 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003ff8:	69fb      	ldr	r3, [r7, #28]
 8003ffa:	781a      	ldrb	r2, [r3, #0]
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004002:	69fb      	ldr	r3, [r7, #28]
 8004004:	3301      	adds	r3, #1
 8004006:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800400c:	b29b      	uxth	r3, r3
 800400e:	3b01      	subs	r3, #1
 8004010:	b29a      	uxth	r2, r3
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800401a:	b29b      	uxth	r3, r3
 800401c:	2b00      	cmp	r3, #0
 800401e:	d1cf      	bne.n	8003fc0 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	9300      	str	r3, [sp, #0]
 8004024:	697b      	ldr	r3, [r7, #20]
 8004026:	2200      	movs	r2, #0
 8004028:	2140      	movs	r1, #64	; 0x40
 800402a:	68f8      	ldr	r0, [r7, #12]
 800402c:	f000 fbec 	bl	8004808 <UART_WaitOnFlagUntilTimeout>
 8004030:	4603      	mov	r3, r0
 8004032:	2b00      	cmp	r3, #0
 8004034:	d001      	beq.n	800403a <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8004036:	2303      	movs	r3, #3
 8004038:	e006      	b.n	8004048 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	2220      	movs	r2, #32
 800403e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8004042:	2300      	movs	r3, #0
 8004044:	e000      	b.n	8004048 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8004046:	2302      	movs	r3, #2
  }
}
 8004048:	4618      	mov	r0, r3
 800404a:	3720      	adds	r7, #32
 800404c:	46bd      	mov	sp, r7
 800404e:	bd80      	pop	{r7, pc}

08004050 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b084      	sub	sp, #16
 8004054:	af00      	add	r7, sp, #0
 8004056:	60f8      	str	r0, [r7, #12]
 8004058:	60b9      	str	r1, [r7, #8]
 800405a:	4613      	mov	r3, r2
 800405c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004064:	b2db      	uxtb	r3, r3
 8004066:	2b20      	cmp	r3, #32
 8004068:	d112      	bne.n	8004090 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800406a:	68bb      	ldr	r3, [r7, #8]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d002      	beq.n	8004076 <HAL_UART_Receive_DMA+0x26>
 8004070:	88fb      	ldrh	r3, [r7, #6]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d101      	bne.n	800407a <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8004076:	2301      	movs	r3, #1
 8004078:	e00b      	b.n	8004092 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	2200      	movs	r2, #0
 800407e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8004080:	88fb      	ldrh	r3, [r7, #6]
 8004082:	461a      	mov	r2, r3
 8004084:	68b9      	ldr	r1, [r7, #8]
 8004086:	68f8      	ldr	r0, [r7, #12]
 8004088:	f000 fc2c 	bl	80048e4 <UART_Start_Receive_DMA>
 800408c:	4603      	mov	r3, r0
 800408e:	e000      	b.n	8004092 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004090:	2302      	movs	r3, #2
  }
}
 8004092:	4618      	mov	r0, r3
 8004094:	3710      	adds	r7, #16
 8004096:	46bd      	mov	sp, r7
 8004098:	bd80      	pop	{r7, pc}
	...

0800409c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b0ba      	sub	sp, #232	; 0xe8
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	68db      	ldr	r3, [r3, #12]
 80040b4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	695b      	ldr	r3, [r3, #20]
 80040be:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80040c2:	2300      	movs	r3, #0
 80040c4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80040c8:	2300      	movs	r3, #0
 80040ca:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80040ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80040d2:	f003 030f 	and.w	r3, r3, #15
 80040d6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80040da:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d10f      	bne.n	8004102 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80040e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80040e6:	f003 0320 	and.w	r3, r3, #32
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d009      	beq.n	8004102 <HAL_UART_IRQHandler+0x66>
 80040ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80040f2:	f003 0320 	and.w	r3, r3, #32
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d003      	beq.n	8004102 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80040fa:	6878      	ldr	r0, [r7, #4]
 80040fc:	f000 fd90 	bl	8004c20 <UART_Receive_IT>
      return;
 8004100:	e25b      	b.n	80045ba <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004102:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004106:	2b00      	cmp	r3, #0
 8004108:	f000 80de 	beq.w	80042c8 <HAL_UART_IRQHandler+0x22c>
 800410c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004110:	f003 0301 	and.w	r3, r3, #1
 8004114:	2b00      	cmp	r3, #0
 8004116:	d106      	bne.n	8004126 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004118:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800411c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004120:	2b00      	cmp	r3, #0
 8004122:	f000 80d1 	beq.w	80042c8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004126:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800412a:	f003 0301 	and.w	r3, r3, #1
 800412e:	2b00      	cmp	r3, #0
 8004130:	d00b      	beq.n	800414a <HAL_UART_IRQHandler+0xae>
 8004132:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004136:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800413a:	2b00      	cmp	r3, #0
 800413c:	d005      	beq.n	800414a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004142:	f043 0201 	orr.w	r2, r3, #1
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800414a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800414e:	f003 0304 	and.w	r3, r3, #4
 8004152:	2b00      	cmp	r3, #0
 8004154:	d00b      	beq.n	800416e <HAL_UART_IRQHandler+0xd2>
 8004156:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800415a:	f003 0301 	and.w	r3, r3, #1
 800415e:	2b00      	cmp	r3, #0
 8004160:	d005      	beq.n	800416e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004166:	f043 0202 	orr.w	r2, r3, #2
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800416e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004172:	f003 0302 	and.w	r3, r3, #2
 8004176:	2b00      	cmp	r3, #0
 8004178:	d00b      	beq.n	8004192 <HAL_UART_IRQHandler+0xf6>
 800417a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800417e:	f003 0301 	and.w	r3, r3, #1
 8004182:	2b00      	cmp	r3, #0
 8004184:	d005      	beq.n	8004192 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800418a:	f043 0204 	orr.w	r2, r3, #4
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004192:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004196:	f003 0308 	and.w	r3, r3, #8
 800419a:	2b00      	cmp	r3, #0
 800419c:	d011      	beq.n	80041c2 <HAL_UART_IRQHandler+0x126>
 800419e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80041a2:	f003 0320 	and.w	r3, r3, #32
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d105      	bne.n	80041b6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80041aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80041ae:	f003 0301 	and.w	r3, r3, #1
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d005      	beq.n	80041c2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041ba:	f043 0208 	orr.w	r2, r3, #8
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	f000 81f2 	beq.w	80045b0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80041cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80041d0:	f003 0320 	and.w	r3, r3, #32
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d008      	beq.n	80041ea <HAL_UART_IRQHandler+0x14e>
 80041d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80041dc:	f003 0320 	and.w	r3, r3, #32
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d002      	beq.n	80041ea <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80041e4:	6878      	ldr	r0, [r7, #4]
 80041e6:	f000 fd1b 	bl	8004c20 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	695b      	ldr	r3, [r3, #20]
 80041f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	bf14      	ite	ne
 80041f8:	2301      	movne	r3, #1
 80041fa:	2300      	moveq	r3, #0
 80041fc:	b2db      	uxtb	r3, r3
 80041fe:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004206:	f003 0308 	and.w	r3, r3, #8
 800420a:	2b00      	cmp	r3, #0
 800420c:	d103      	bne.n	8004216 <HAL_UART_IRQHandler+0x17a>
 800420e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004212:	2b00      	cmp	r3, #0
 8004214:	d04f      	beq.n	80042b6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004216:	6878      	ldr	r0, [r7, #4]
 8004218:	f000 fc25 	bl	8004a66 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	695b      	ldr	r3, [r3, #20]
 8004222:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004226:	2b00      	cmp	r3, #0
 8004228:	d041      	beq.n	80042ae <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	3314      	adds	r3, #20
 8004230:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004234:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004238:	e853 3f00 	ldrex	r3, [r3]
 800423c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004240:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004244:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004248:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	3314      	adds	r3, #20
 8004252:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004256:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800425a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800425e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004262:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004266:	e841 2300 	strex	r3, r2, [r1]
 800426a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800426e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004272:	2b00      	cmp	r3, #0
 8004274:	d1d9      	bne.n	800422a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800427a:	2b00      	cmp	r3, #0
 800427c:	d013      	beq.n	80042a6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004282:	4a7e      	ldr	r2, [pc, #504]	; (800447c <HAL_UART_IRQHandler+0x3e0>)
 8004284:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800428a:	4618      	mov	r0, r3
 800428c:	f7fe f902 	bl	8002494 <HAL_DMA_Abort_IT>
 8004290:	4603      	mov	r3, r0
 8004292:	2b00      	cmp	r3, #0
 8004294:	d016      	beq.n	80042c4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800429a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800429c:	687a      	ldr	r2, [r7, #4]
 800429e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80042a0:	4610      	mov	r0, r2
 80042a2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042a4:	e00e      	b.n	80042c4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80042a6:	6878      	ldr	r0, [r7, #4]
 80042a8:	f000 f99c 	bl	80045e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042ac:	e00a      	b.n	80042c4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80042ae:	6878      	ldr	r0, [r7, #4]
 80042b0:	f000 f998 	bl	80045e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042b4:	e006      	b.n	80042c4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80042b6:	6878      	ldr	r0, [r7, #4]
 80042b8:	f000 f994 	bl	80045e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2200      	movs	r2, #0
 80042c0:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 80042c2:	e175      	b.n	80045b0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042c4:	bf00      	nop
    return;
 80042c6:	e173      	b.n	80045b0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042cc:	2b01      	cmp	r3, #1
 80042ce:	f040 814f 	bne.w	8004570 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80042d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80042d6:	f003 0310 	and.w	r3, r3, #16
 80042da:	2b00      	cmp	r3, #0
 80042dc:	f000 8148 	beq.w	8004570 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80042e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80042e4:	f003 0310 	and.w	r3, r3, #16
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	f000 8141 	beq.w	8004570 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80042ee:	2300      	movs	r3, #0
 80042f0:	60bb      	str	r3, [r7, #8]
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	60bb      	str	r3, [r7, #8]
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	685b      	ldr	r3, [r3, #4]
 8004300:	60bb      	str	r3, [r7, #8]
 8004302:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	695b      	ldr	r3, [r3, #20]
 800430a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800430e:	2b00      	cmp	r3, #0
 8004310:	f000 80b6 	beq.w	8004480 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	685b      	ldr	r3, [r3, #4]
 800431c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004320:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004324:	2b00      	cmp	r3, #0
 8004326:	f000 8145 	beq.w	80045b4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800432e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004332:	429a      	cmp	r2, r3
 8004334:	f080 813e 	bcs.w	80045b4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800433e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004344:	699b      	ldr	r3, [r3, #24]
 8004346:	2b20      	cmp	r3, #32
 8004348:	f000 8088 	beq.w	800445c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	330c      	adds	r3, #12
 8004352:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004356:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800435a:	e853 3f00 	ldrex	r3, [r3]
 800435e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004362:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004366:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800436a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	330c      	adds	r3, #12
 8004374:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004378:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800437c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004380:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004384:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004388:	e841 2300 	strex	r3, r2, [r1]
 800438c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004390:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004394:	2b00      	cmp	r3, #0
 8004396:	d1d9      	bne.n	800434c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	3314      	adds	r3, #20
 800439e:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043a0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80043a2:	e853 3f00 	ldrex	r3, [r3]
 80043a6:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80043a8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80043aa:	f023 0301 	bic.w	r3, r3, #1
 80043ae:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	3314      	adds	r3, #20
 80043b8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80043bc:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80043c0:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043c2:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80043c4:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80043c8:	e841 2300 	strex	r3, r2, [r1]
 80043cc:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80043ce:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d1e1      	bne.n	8004398 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	3314      	adds	r3, #20
 80043da:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043dc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80043de:	e853 3f00 	ldrex	r3, [r3]
 80043e2:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80043e4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80043e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80043ea:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	3314      	adds	r3, #20
 80043f4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80043f8:	66fa      	str	r2, [r7, #108]	; 0x6c
 80043fa:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043fc:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80043fe:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004400:	e841 2300 	strex	r3, r2, [r1]
 8004404:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004406:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004408:	2b00      	cmp	r3, #0
 800440a:	d1e3      	bne.n	80043d4 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2220      	movs	r2, #32
 8004410:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2200      	movs	r2, #0
 8004418:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	330c      	adds	r3, #12
 8004420:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004422:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004424:	e853 3f00 	ldrex	r3, [r3]
 8004428:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800442a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800442c:	f023 0310 	bic.w	r3, r3, #16
 8004430:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	330c      	adds	r3, #12
 800443a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800443e:	65ba      	str	r2, [r7, #88]	; 0x58
 8004440:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004442:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004444:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004446:	e841 2300 	strex	r3, r2, [r1]
 800444a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800444c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800444e:	2b00      	cmp	r3, #0
 8004450:	d1e3      	bne.n	800441a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004456:	4618      	mov	r0, r3
 8004458:	f7fd ffe0 	bl	800241c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2202      	movs	r2, #2
 8004460:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800446a:	b29b      	uxth	r3, r3
 800446c:	1ad3      	subs	r3, r2, r3
 800446e:	b29b      	uxth	r3, r3
 8004470:	4619      	mov	r1, r3
 8004472:	6878      	ldr	r0, [r7, #4]
 8004474:	f000 f8bf 	bl	80045f6 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004478:	e09c      	b.n	80045b4 <HAL_UART_IRQHandler+0x518>
 800447a:	bf00      	nop
 800447c:	08004b2b 	.word	0x08004b2b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004488:	b29b      	uxth	r3, r3
 800448a:	1ad3      	subs	r3, r2, r3
 800448c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004494:	b29b      	uxth	r3, r3
 8004496:	2b00      	cmp	r3, #0
 8004498:	f000 808e 	beq.w	80045b8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800449c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	f000 8089 	beq.w	80045b8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	330c      	adds	r3, #12
 80044ac:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044b0:	e853 3f00 	ldrex	r3, [r3]
 80044b4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80044b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044b8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80044bc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	330c      	adds	r3, #12
 80044c6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80044ca:	647a      	str	r2, [r7, #68]	; 0x44
 80044cc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ce:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80044d0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80044d2:	e841 2300 	strex	r3, r2, [r1]
 80044d6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80044d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d1e3      	bne.n	80044a6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	3314      	adds	r3, #20
 80044e4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044e8:	e853 3f00 	ldrex	r3, [r3]
 80044ec:	623b      	str	r3, [r7, #32]
   return(result);
 80044ee:	6a3b      	ldr	r3, [r7, #32]
 80044f0:	f023 0301 	bic.w	r3, r3, #1
 80044f4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	3314      	adds	r3, #20
 80044fe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004502:	633a      	str	r2, [r7, #48]	; 0x30
 8004504:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004506:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004508:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800450a:	e841 2300 	strex	r3, r2, [r1]
 800450e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004510:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004512:	2b00      	cmp	r3, #0
 8004514:	d1e3      	bne.n	80044de <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2220      	movs	r2, #32
 800451a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2200      	movs	r2, #0
 8004522:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	330c      	adds	r3, #12
 800452a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800452c:	693b      	ldr	r3, [r7, #16]
 800452e:	e853 3f00 	ldrex	r3, [r3]
 8004532:	60fb      	str	r3, [r7, #12]
   return(result);
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	f023 0310 	bic.w	r3, r3, #16
 800453a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	330c      	adds	r3, #12
 8004544:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004548:	61fa      	str	r2, [r7, #28]
 800454a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800454c:	69b9      	ldr	r1, [r7, #24]
 800454e:	69fa      	ldr	r2, [r7, #28]
 8004550:	e841 2300 	strex	r3, r2, [r1]
 8004554:	617b      	str	r3, [r7, #20]
   return(result);
 8004556:	697b      	ldr	r3, [r7, #20]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d1e3      	bne.n	8004524 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2202      	movs	r2, #2
 8004560:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004562:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004566:	4619      	mov	r1, r3
 8004568:	6878      	ldr	r0, [r7, #4]
 800456a:	f000 f844 	bl	80045f6 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800456e:	e023      	b.n	80045b8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004570:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004574:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004578:	2b00      	cmp	r3, #0
 800457a:	d009      	beq.n	8004590 <HAL_UART_IRQHandler+0x4f4>
 800457c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004580:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004584:	2b00      	cmp	r3, #0
 8004586:	d003      	beq.n	8004590 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004588:	6878      	ldr	r0, [r7, #4]
 800458a:	f000 fae2 	bl	8004b52 <UART_Transmit_IT>
    return;
 800458e:	e014      	b.n	80045ba <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004590:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004594:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004598:	2b00      	cmp	r3, #0
 800459a:	d00e      	beq.n	80045ba <HAL_UART_IRQHandler+0x51e>
 800459c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80045a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d008      	beq.n	80045ba <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80045a8:	6878      	ldr	r0, [r7, #4]
 80045aa:	f000 fb21 	bl	8004bf0 <UART_EndTransmit_IT>
    return;
 80045ae:	e004      	b.n	80045ba <HAL_UART_IRQHandler+0x51e>
    return;
 80045b0:	bf00      	nop
 80045b2:	e002      	b.n	80045ba <HAL_UART_IRQHandler+0x51e>
      return;
 80045b4:	bf00      	nop
 80045b6:	e000      	b.n	80045ba <HAL_UART_IRQHandler+0x51e>
      return;
 80045b8:	bf00      	nop
  }
}
 80045ba:	37e8      	adds	r7, #232	; 0xe8
 80045bc:	46bd      	mov	sp, r7
 80045be:	bd80      	pop	{r7, pc}

080045c0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80045c0:	b480      	push	{r7}
 80045c2:	b083      	sub	sp, #12
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80045c8:	bf00      	nop
 80045ca:	370c      	adds	r7, #12
 80045cc:	46bd      	mov	sp, r7
 80045ce:	bc80      	pop	{r7}
 80045d0:	4770      	bx	lr

080045d2 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80045d2:	b480      	push	{r7}
 80045d4:	b083      	sub	sp, #12
 80045d6:	af00      	add	r7, sp, #0
 80045d8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80045da:	bf00      	nop
 80045dc:	370c      	adds	r7, #12
 80045de:	46bd      	mov	sp, r7
 80045e0:	bc80      	pop	{r7}
 80045e2:	4770      	bx	lr

080045e4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80045e4:	b480      	push	{r7}
 80045e6:	b083      	sub	sp, #12
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80045ec:	bf00      	nop
 80045ee:	370c      	adds	r7, #12
 80045f0:	46bd      	mov	sp, r7
 80045f2:	bc80      	pop	{r7}
 80045f4:	4770      	bx	lr

080045f6 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80045f6:	b480      	push	{r7}
 80045f8:	b083      	sub	sp, #12
 80045fa:	af00      	add	r7, sp, #0
 80045fc:	6078      	str	r0, [r7, #4]
 80045fe:	460b      	mov	r3, r1
 8004600:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004602:	bf00      	nop
 8004604:	370c      	adds	r7, #12
 8004606:	46bd      	mov	sp, r7
 8004608:	bc80      	pop	{r7}
 800460a:	4770      	bx	lr

0800460c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b09c      	sub	sp, #112	; 0x70
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004618:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f003 0320 	and.w	r3, r3, #32
 8004624:	2b00      	cmp	r3, #0
 8004626:	d172      	bne.n	800470e <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8004628:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800462a:	2200      	movs	r2, #0
 800462c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800462e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	330c      	adds	r3, #12
 8004634:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004636:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004638:	e853 3f00 	ldrex	r3, [r3]
 800463c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800463e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004640:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004644:	66bb      	str	r3, [r7, #104]	; 0x68
 8004646:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	330c      	adds	r3, #12
 800464c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800464e:	65ba      	str	r2, [r7, #88]	; 0x58
 8004650:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004652:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004654:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004656:	e841 2300 	strex	r3, r2, [r1]
 800465a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800465c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800465e:	2b00      	cmp	r3, #0
 8004660:	d1e5      	bne.n	800462e <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004662:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	3314      	adds	r3, #20
 8004668:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800466a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800466c:	e853 3f00 	ldrex	r3, [r3]
 8004670:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004672:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004674:	f023 0301 	bic.w	r3, r3, #1
 8004678:	667b      	str	r3, [r7, #100]	; 0x64
 800467a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	3314      	adds	r3, #20
 8004680:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004682:	647a      	str	r2, [r7, #68]	; 0x44
 8004684:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004686:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004688:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800468a:	e841 2300 	strex	r3, r2, [r1]
 800468e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004690:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004692:	2b00      	cmp	r3, #0
 8004694:	d1e5      	bne.n	8004662 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004696:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	3314      	adds	r3, #20
 800469c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800469e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046a0:	e853 3f00 	ldrex	r3, [r3]
 80046a4:	623b      	str	r3, [r7, #32]
   return(result);
 80046a6:	6a3b      	ldr	r3, [r7, #32]
 80046a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80046ac:	663b      	str	r3, [r7, #96]	; 0x60
 80046ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	3314      	adds	r3, #20
 80046b4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80046b6:	633a      	str	r2, [r7, #48]	; 0x30
 80046b8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046ba:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80046bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80046be:	e841 2300 	strex	r3, r2, [r1]
 80046c2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80046c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d1e5      	bne.n	8004696 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80046ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80046cc:	2220      	movs	r2, #32
 80046ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80046d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80046d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046d6:	2b01      	cmp	r3, #1
 80046d8:	d119      	bne.n	800470e <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80046da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	330c      	adds	r3, #12
 80046e0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046e2:	693b      	ldr	r3, [r7, #16]
 80046e4:	e853 3f00 	ldrex	r3, [r3]
 80046e8:	60fb      	str	r3, [r7, #12]
   return(result);
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	f023 0310 	bic.w	r3, r3, #16
 80046f0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80046f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	330c      	adds	r3, #12
 80046f8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80046fa:	61fa      	str	r2, [r7, #28]
 80046fc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046fe:	69b9      	ldr	r1, [r7, #24]
 8004700:	69fa      	ldr	r2, [r7, #28]
 8004702:	e841 2300 	strex	r3, r2, [r1]
 8004706:	617b      	str	r3, [r7, #20]
   return(result);
 8004708:	697b      	ldr	r3, [r7, #20]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d1e5      	bne.n	80046da <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800470e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004710:	2200      	movs	r2, #0
 8004712:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004714:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004716:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004718:	2b01      	cmp	r3, #1
 800471a:	d106      	bne.n	800472a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800471c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800471e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004720:	4619      	mov	r1, r3
 8004722:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8004724:	f7ff ff67 	bl	80045f6 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004728:	e002      	b.n	8004730 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800472a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800472c:	f7fd fbae 	bl	8001e8c <HAL_UART_RxCpltCallback>
}
 8004730:	bf00      	nop
 8004732:	3770      	adds	r7, #112	; 0x70
 8004734:	46bd      	mov	sp, r7
 8004736:	bd80      	pop	{r7, pc}

08004738 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b084      	sub	sp, #16
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004744:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	2201      	movs	r2, #1
 800474a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004750:	2b01      	cmp	r3, #1
 8004752:	d108      	bne.n	8004766 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004758:	085b      	lsrs	r3, r3, #1
 800475a:	b29b      	uxth	r3, r3
 800475c:	4619      	mov	r1, r3
 800475e:	68f8      	ldr	r0, [r7, #12]
 8004760:	f7ff ff49 	bl	80045f6 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004764:	e002      	b.n	800476c <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8004766:	68f8      	ldr	r0, [r7, #12]
 8004768:	f7ff ff33 	bl	80045d2 <HAL_UART_RxHalfCpltCallback>
}
 800476c:	bf00      	nop
 800476e:	3710      	adds	r7, #16
 8004770:	46bd      	mov	sp, r7
 8004772:	bd80      	pop	{r7, pc}

08004774 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	b084      	sub	sp, #16
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800477c:	2300      	movs	r3, #0
 800477e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004784:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004786:	68bb      	ldr	r3, [r7, #8]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	695b      	ldr	r3, [r3, #20]
 800478c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004790:	2b00      	cmp	r3, #0
 8004792:	bf14      	ite	ne
 8004794:	2301      	movne	r3, #1
 8004796:	2300      	moveq	r3, #0
 8004798:	b2db      	uxtb	r3, r3
 800479a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800479c:	68bb      	ldr	r3, [r7, #8]
 800479e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80047a2:	b2db      	uxtb	r3, r3
 80047a4:	2b21      	cmp	r3, #33	; 0x21
 80047a6:	d108      	bne.n	80047ba <UART_DMAError+0x46>
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d005      	beq.n	80047ba <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80047ae:	68bb      	ldr	r3, [r7, #8]
 80047b0:	2200      	movs	r2, #0
 80047b2:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80047b4:	68b8      	ldr	r0, [r7, #8]
 80047b6:	f000 f92f 	bl	8004a18 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80047ba:	68bb      	ldr	r3, [r7, #8]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	695b      	ldr	r3, [r3, #20]
 80047c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	bf14      	ite	ne
 80047c8:	2301      	movne	r3, #1
 80047ca:	2300      	moveq	r3, #0
 80047cc:	b2db      	uxtb	r3, r3
 80047ce:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80047d0:	68bb      	ldr	r3, [r7, #8]
 80047d2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80047d6:	b2db      	uxtb	r3, r3
 80047d8:	2b22      	cmp	r3, #34	; 0x22
 80047da:	d108      	bne.n	80047ee <UART_DMAError+0x7a>
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d005      	beq.n	80047ee <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80047e2:	68bb      	ldr	r3, [r7, #8]
 80047e4:	2200      	movs	r2, #0
 80047e6:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80047e8:	68b8      	ldr	r0, [r7, #8]
 80047ea:	f000 f93c 	bl	8004a66 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80047ee:	68bb      	ldr	r3, [r7, #8]
 80047f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047f2:	f043 0210 	orr.w	r2, r3, #16
 80047f6:	68bb      	ldr	r3, [r7, #8]
 80047f8:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80047fa:	68b8      	ldr	r0, [r7, #8]
 80047fc:	f7ff fef2 	bl	80045e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004800:	bf00      	nop
 8004802:	3710      	adds	r7, #16
 8004804:	46bd      	mov	sp, r7
 8004806:	bd80      	pop	{r7, pc}

08004808 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b090      	sub	sp, #64	; 0x40
 800480c:	af00      	add	r7, sp, #0
 800480e:	60f8      	str	r0, [r7, #12]
 8004810:	60b9      	str	r1, [r7, #8]
 8004812:	603b      	str	r3, [r7, #0]
 8004814:	4613      	mov	r3, r2
 8004816:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004818:	e050      	b.n	80048bc <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800481a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800481c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004820:	d04c      	beq.n	80048bc <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004822:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004824:	2b00      	cmp	r3, #0
 8004826:	d007      	beq.n	8004838 <UART_WaitOnFlagUntilTimeout+0x30>
 8004828:	f7fd fbe6 	bl	8001ff8 <HAL_GetTick>
 800482c:	4602      	mov	r2, r0
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	1ad3      	subs	r3, r2, r3
 8004832:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004834:	429a      	cmp	r2, r3
 8004836:	d241      	bcs.n	80048bc <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	330c      	adds	r3, #12
 800483e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004840:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004842:	e853 3f00 	ldrex	r3, [r3]
 8004846:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800484a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800484e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	330c      	adds	r3, #12
 8004856:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004858:	637a      	str	r2, [r7, #52]	; 0x34
 800485a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800485c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800485e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004860:	e841 2300 	strex	r3, r2, [r1]
 8004864:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004866:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004868:	2b00      	cmp	r3, #0
 800486a:	d1e5      	bne.n	8004838 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	3314      	adds	r3, #20
 8004872:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004874:	697b      	ldr	r3, [r7, #20]
 8004876:	e853 3f00 	ldrex	r3, [r3]
 800487a:	613b      	str	r3, [r7, #16]
   return(result);
 800487c:	693b      	ldr	r3, [r7, #16]
 800487e:	f023 0301 	bic.w	r3, r3, #1
 8004882:	63bb      	str	r3, [r7, #56]	; 0x38
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	3314      	adds	r3, #20
 800488a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800488c:	623a      	str	r2, [r7, #32]
 800488e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004890:	69f9      	ldr	r1, [r7, #28]
 8004892:	6a3a      	ldr	r2, [r7, #32]
 8004894:	e841 2300 	strex	r3, r2, [r1]
 8004898:	61bb      	str	r3, [r7, #24]
   return(result);
 800489a:	69bb      	ldr	r3, [r7, #24]
 800489c:	2b00      	cmp	r3, #0
 800489e:	d1e5      	bne.n	800486c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	2220      	movs	r2, #32
 80048a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	2220      	movs	r2, #32
 80048ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	2200      	movs	r2, #0
 80048b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 80048b8:	2303      	movs	r3, #3
 80048ba:	e00f      	b.n	80048dc <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	681a      	ldr	r2, [r3, #0]
 80048c2:	68bb      	ldr	r3, [r7, #8]
 80048c4:	4013      	ands	r3, r2
 80048c6:	68ba      	ldr	r2, [r7, #8]
 80048c8:	429a      	cmp	r2, r3
 80048ca:	bf0c      	ite	eq
 80048cc:	2301      	moveq	r3, #1
 80048ce:	2300      	movne	r3, #0
 80048d0:	b2db      	uxtb	r3, r3
 80048d2:	461a      	mov	r2, r3
 80048d4:	79fb      	ldrb	r3, [r7, #7]
 80048d6:	429a      	cmp	r2, r3
 80048d8:	d09f      	beq.n	800481a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80048da:	2300      	movs	r3, #0
}
 80048dc:	4618      	mov	r0, r3
 80048de:	3740      	adds	r7, #64	; 0x40
 80048e0:	46bd      	mov	sp, r7
 80048e2:	bd80      	pop	{r7, pc}

080048e4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80048e4:	b580      	push	{r7, lr}
 80048e6:	b098      	sub	sp, #96	; 0x60
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	60f8      	str	r0, [r7, #12]
 80048ec:	60b9      	str	r1, [r7, #8]
 80048ee:	4613      	mov	r3, r2
 80048f0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80048f2:	68ba      	ldr	r2, [r7, #8]
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	88fa      	ldrh	r2, [r7, #6]
 80048fc:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	2200      	movs	r2, #0
 8004902:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	2222      	movs	r2, #34	; 0x22
 8004908:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004910:	4a3e      	ldr	r2, [pc, #248]	; (8004a0c <UART_Start_Receive_DMA+0x128>)
 8004912:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004918:	4a3d      	ldr	r2, [pc, #244]	; (8004a10 <UART_Start_Receive_DMA+0x12c>)
 800491a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004920:	4a3c      	ldr	r2, [pc, #240]	; (8004a14 <UART_Start_Receive_DMA+0x130>)
 8004922:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004928:	2200      	movs	r2, #0
 800492a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800492c:	f107 0308 	add.w	r3, r7, #8
 8004930:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	3304      	adds	r3, #4
 800493c:	4619      	mov	r1, r3
 800493e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004940:	681a      	ldr	r2, [r3, #0]
 8004942:	88fb      	ldrh	r3, [r7, #6]
 8004944:	f7fd fd0a 	bl	800235c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8004948:	2300      	movs	r3, #0
 800494a:	613b      	str	r3, [r7, #16]
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	613b      	str	r3, [r7, #16]
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	613b      	str	r3, [r7, #16]
 800495c:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	691b      	ldr	r3, [r3, #16]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d019      	beq.n	800499a <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	330c      	adds	r3, #12
 800496c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800496e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004970:	e853 3f00 	ldrex	r3, [r3]
 8004974:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004976:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004978:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800497c:	65bb      	str	r3, [r7, #88]	; 0x58
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	330c      	adds	r3, #12
 8004984:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004986:	64fa      	str	r2, [r7, #76]	; 0x4c
 8004988:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800498a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800498c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800498e:	e841 2300 	strex	r3, r2, [r1]
 8004992:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8004994:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004996:	2b00      	cmp	r3, #0
 8004998:	d1e5      	bne.n	8004966 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	3314      	adds	r3, #20
 80049a0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049a4:	e853 3f00 	ldrex	r3, [r3]
 80049a8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80049aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049ac:	f043 0301 	orr.w	r3, r3, #1
 80049b0:	657b      	str	r3, [r7, #84]	; 0x54
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	3314      	adds	r3, #20
 80049b8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80049ba:	63ba      	str	r2, [r7, #56]	; 0x38
 80049bc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049be:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80049c0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80049c2:	e841 2300 	strex	r3, r2, [r1]
 80049c6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80049c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d1e5      	bne.n	800499a <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	3314      	adds	r3, #20
 80049d4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049d6:	69bb      	ldr	r3, [r7, #24]
 80049d8:	e853 3f00 	ldrex	r3, [r3]
 80049dc:	617b      	str	r3, [r7, #20]
   return(result);
 80049de:	697b      	ldr	r3, [r7, #20]
 80049e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80049e4:	653b      	str	r3, [r7, #80]	; 0x50
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	3314      	adds	r3, #20
 80049ec:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80049ee:	627a      	str	r2, [r7, #36]	; 0x24
 80049f0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049f2:	6a39      	ldr	r1, [r7, #32]
 80049f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80049f6:	e841 2300 	strex	r3, r2, [r1]
 80049fa:	61fb      	str	r3, [r7, #28]
   return(result);
 80049fc:	69fb      	ldr	r3, [r7, #28]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d1e5      	bne.n	80049ce <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8004a02:	2300      	movs	r3, #0
}
 8004a04:	4618      	mov	r0, r3
 8004a06:	3760      	adds	r7, #96	; 0x60
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	bd80      	pop	{r7, pc}
 8004a0c:	0800460d 	.word	0x0800460d
 8004a10:	08004739 	.word	0x08004739
 8004a14:	08004775 	.word	0x08004775

08004a18 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004a18:	b480      	push	{r7}
 8004a1a:	b089      	sub	sp, #36	; 0x24
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	330c      	adds	r3, #12
 8004a26:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	e853 3f00 	ldrex	r3, [r3]
 8004a2e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004a30:	68bb      	ldr	r3, [r7, #8]
 8004a32:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004a36:	61fb      	str	r3, [r7, #28]
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	330c      	adds	r3, #12
 8004a3e:	69fa      	ldr	r2, [r7, #28]
 8004a40:	61ba      	str	r2, [r7, #24]
 8004a42:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a44:	6979      	ldr	r1, [r7, #20]
 8004a46:	69ba      	ldr	r2, [r7, #24]
 8004a48:	e841 2300 	strex	r3, r2, [r1]
 8004a4c:	613b      	str	r3, [r7, #16]
   return(result);
 8004a4e:	693b      	ldr	r3, [r7, #16]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d1e5      	bne.n	8004a20 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2220      	movs	r2, #32
 8004a58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 8004a5c:	bf00      	nop
 8004a5e:	3724      	adds	r7, #36	; 0x24
 8004a60:	46bd      	mov	sp, r7
 8004a62:	bc80      	pop	{r7}
 8004a64:	4770      	bx	lr

08004a66 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004a66:	b480      	push	{r7}
 8004a68:	b095      	sub	sp, #84	; 0x54
 8004a6a:	af00      	add	r7, sp, #0
 8004a6c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	330c      	adds	r3, #12
 8004a74:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a78:	e853 3f00 	ldrex	r3, [r3]
 8004a7c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004a7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a80:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004a84:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	330c      	adds	r3, #12
 8004a8c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004a8e:	643a      	str	r2, [r7, #64]	; 0x40
 8004a90:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a92:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004a94:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004a96:	e841 2300 	strex	r3, r2, [r1]
 8004a9a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004a9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d1e5      	bne.n	8004a6e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	3314      	adds	r3, #20
 8004aa8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004aaa:	6a3b      	ldr	r3, [r7, #32]
 8004aac:	e853 3f00 	ldrex	r3, [r3]
 8004ab0:	61fb      	str	r3, [r7, #28]
   return(result);
 8004ab2:	69fb      	ldr	r3, [r7, #28]
 8004ab4:	f023 0301 	bic.w	r3, r3, #1
 8004ab8:	64bb      	str	r3, [r7, #72]	; 0x48
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	3314      	adds	r3, #20
 8004ac0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004ac2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004ac4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ac6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004ac8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004aca:	e841 2300 	strex	r3, r2, [r1]
 8004ace:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004ad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d1e5      	bne.n	8004aa2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ada:	2b01      	cmp	r3, #1
 8004adc:	d119      	bne.n	8004b12 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	330c      	adds	r3, #12
 8004ae4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	e853 3f00 	ldrex	r3, [r3]
 8004aec:	60bb      	str	r3, [r7, #8]
   return(result);
 8004aee:	68bb      	ldr	r3, [r7, #8]
 8004af0:	f023 0310 	bic.w	r3, r3, #16
 8004af4:	647b      	str	r3, [r7, #68]	; 0x44
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	330c      	adds	r3, #12
 8004afc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004afe:	61ba      	str	r2, [r7, #24]
 8004b00:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b02:	6979      	ldr	r1, [r7, #20]
 8004b04:	69ba      	ldr	r2, [r7, #24]
 8004b06:	e841 2300 	strex	r3, r2, [r1]
 8004b0a:	613b      	str	r3, [r7, #16]
   return(result);
 8004b0c:	693b      	ldr	r3, [r7, #16]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d1e5      	bne.n	8004ade <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2220      	movs	r2, #32
 8004b16:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004b20:	bf00      	nop
 8004b22:	3754      	adds	r7, #84	; 0x54
 8004b24:	46bd      	mov	sp, r7
 8004b26:	bc80      	pop	{r7}
 8004b28:	4770      	bx	lr

08004b2a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004b2a:	b580      	push	{r7, lr}
 8004b2c:	b084      	sub	sp, #16
 8004b2e:	af00      	add	r7, sp, #0
 8004b30:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b36:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	2200      	movs	r2, #0
 8004b42:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004b44:	68f8      	ldr	r0, [r7, #12]
 8004b46:	f7ff fd4d 	bl	80045e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004b4a:	bf00      	nop
 8004b4c:	3710      	adds	r7, #16
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	bd80      	pop	{r7, pc}

08004b52 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004b52:	b480      	push	{r7}
 8004b54:	b085      	sub	sp, #20
 8004b56:	af00      	add	r7, sp, #0
 8004b58:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004b60:	b2db      	uxtb	r3, r3
 8004b62:	2b21      	cmp	r3, #33	; 0x21
 8004b64:	d13e      	bne.n	8004be4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	689b      	ldr	r3, [r3, #8]
 8004b6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b6e:	d114      	bne.n	8004b9a <UART_Transmit_IT+0x48>
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	691b      	ldr	r3, [r3, #16]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d110      	bne.n	8004b9a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6a1b      	ldr	r3, [r3, #32]
 8004b7c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	881b      	ldrh	r3, [r3, #0]
 8004b82:	461a      	mov	r2, r3
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004b8c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6a1b      	ldr	r3, [r3, #32]
 8004b92:	1c9a      	adds	r2, r3, #2
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	621a      	str	r2, [r3, #32]
 8004b98:	e008      	b.n	8004bac <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6a1b      	ldr	r3, [r3, #32]
 8004b9e:	1c59      	adds	r1, r3, #1
 8004ba0:	687a      	ldr	r2, [r7, #4]
 8004ba2:	6211      	str	r1, [r2, #32]
 8004ba4:	781a      	ldrb	r2, [r3, #0]
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004bb0:	b29b      	uxth	r3, r3
 8004bb2:	3b01      	subs	r3, #1
 8004bb4:	b29b      	uxth	r3, r3
 8004bb6:	687a      	ldr	r2, [r7, #4]
 8004bb8:	4619      	mov	r1, r3
 8004bba:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d10f      	bne.n	8004be0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	68da      	ldr	r2, [r3, #12]
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004bce:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	68da      	ldr	r2, [r3, #12]
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004bde:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004be0:	2300      	movs	r3, #0
 8004be2:	e000      	b.n	8004be6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004be4:	2302      	movs	r3, #2
  }
}
 8004be6:	4618      	mov	r0, r3
 8004be8:	3714      	adds	r7, #20
 8004bea:	46bd      	mov	sp, r7
 8004bec:	bc80      	pop	{r7}
 8004bee:	4770      	bx	lr

08004bf0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b082      	sub	sp, #8
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	68da      	ldr	r2, [r3, #12]
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c06:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2220      	movs	r2, #32
 8004c0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004c10:	6878      	ldr	r0, [r7, #4]
 8004c12:	f7ff fcd5 	bl	80045c0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004c16:	2300      	movs	r3, #0
}
 8004c18:	4618      	mov	r0, r3
 8004c1a:	3708      	adds	r7, #8
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	bd80      	pop	{r7, pc}

08004c20 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b08c      	sub	sp, #48	; 0x30
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004c2e:	b2db      	uxtb	r3, r3
 8004c30:	2b22      	cmp	r3, #34	; 0x22
 8004c32:	f040 80ae 	bne.w	8004d92 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	689b      	ldr	r3, [r3, #8]
 8004c3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c3e:	d117      	bne.n	8004c70 <UART_Receive_IT+0x50>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	691b      	ldr	r3, [r3, #16]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d113      	bne.n	8004c70 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004c48:	2300      	movs	r3, #0
 8004c4a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c50:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	b29b      	uxth	r3, r3
 8004c5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c5e:	b29a      	uxth	r2, r3
 8004c60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c62:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c68:	1c9a      	adds	r2, r3, #2
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	629a      	str	r2, [r3, #40]	; 0x28
 8004c6e:	e026      	b.n	8004cbe <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c74:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004c76:	2300      	movs	r3, #0
 8004c78:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	689b      	ldr	r3, [r3, #8]
 8004c7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c82:	d007      	beq.n	8004c94 <UART_Receive_IT+0x74>
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	689b      	ldr	r3, [r3, #8]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d10a      	bne.n	8004ca2 <UART_Receive_IT+0x82>
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	691b      	ldr	r3, [r3, #16]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d106      	bne.n	8004ca2 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	685b      	ldr	r3, [r3, #4]
 8004c9a:	b2da      	uxtb	r2, r3
 8004c9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c9e:	701a      	strb	r2, [r3, #0]
 8004ca0:	e008      	b.n	8004cb4 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	685b      	ldr	r3, [r3, #4]
 8004ca8:	b2db      	uxtb	r3, r3
 8004caa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004cae:	b2da      	uxtb	r2, r3
 8004cb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cb2:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cb8:	1c5a      	adds	r2, r3, #1
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004cc2:	b29b      	uxth	r3, r3
 8004cc4:	3b01      	subs	r3, #1
 8004cc6:	b29b      	uxth	r3, r3
 8004cc8:	687a      	ldr	r2, [r7, #4]
 8004cca:	4619      	mov	r1, r3
 8004ccc:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d15d      	bne.n	8004d8e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	68da      	ldr	r2, [r3, #12]
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f022 0220 	bic.w	r2, r2, #32
 8004ce0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	68da      	ldr	r2, [r3, #12]
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004cf0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	695a      	ldr	r2, [r3, #20]
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f022 0201 	bic.w	r2, r2, #1
 8004d00:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2220      	movs	r2, #32
 8004d06:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d14:	2b01      	cmp	r3, #1
 8004d16:	d135      	bne.n	8004d84 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	330c      	adds	r3, #12
 8004d24:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d26:	697b      	ldr	r3, [r7, #20]
 8004d28:	e853 3f00 	ldrex	r3, [r3]
 8004d2c:	613b      	str	r3, [r7, #16]
   return(result);
 8004d2e:	693b      	ldr	r3, [r7, #16]
 8004d30:	f023 0310 	bic.w	r3, r3, #16
 8004d34:	627b      	str	r3, [r7, #36]	; 0x24
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	330c      	adds	r3, #12
 8004d3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d3e:	623a      	str	r2, [r7, #32]
 8004d40:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d42:	69f9      	ldr	r1, [r7, #28]
 8004d44:	6a3a      	ldr	r2, [r7, #32]
 8004d46:	e841 2300 	strex	r3, r2, [r1]
 8004d4a:	61bb      	str	r3, [r7, #24]
   return(result);
 8004d4c:	69bb      	ldr	r3, [r7, #24]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d1e5      	bne.n	8004d1e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f003 0310 	and.w	r3, r3, #16
 8004d5c:	2b10      	cmp	r3, #16
 8004d5e:	d10a      	bne.n	8004d76 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004d60:	2300      	movs	r3, #0
 8004d62:	60fb      	str	r3, [r7, #12]
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	60fb      	str	r3, [r7, #12]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	685b      	ldr	r3, [r3, #4]
 8004d72:	60fb      	str	r3, [r7, #12]
 8004d74:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004d7a:	4619      	mov	r1, r3
 8004d7c:	6878      	ldr	r0, [r7, #4]
 8004d7e:	f7ff fc3a 	bl	80045f6 <HAL_UARTEx_RxEventCallback>
 8004d82:	e002      	b.n	8004d8a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004d84:	6878      	ldr	r0, [r7, #4]
 8004d86:	f7fd f881 	bl	8001e8c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	e002      	b.n	8004d94 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004d8e:	2300      	movs	r3, #0
 8004d90:	e000      	b.n	8004d94 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004d92:	2302      	movs	r3, #2
  }
}
 8004d94:	4618      	mov	r0, r3
 8004d96:	3730      	adds	r7, #48	; 0x30
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	bd80      	pop	{r7, pc}

08004d9c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b084      	sub	sp, #16
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	691b      	ldr	r3, [r3, #16]
 8004daa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	68da      	ldr	r2, [r3, #12]
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	430a      	orrs	r2, r1
 8004db8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	689a      	ldr	r2, [r3, #8]
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	691b      	ldr	r3, [r3, #16]
 8004dc2:	431a      	orrs	r2, r3
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	695b      	ldr	r3, [r3, #20]
 8004dc8:	4313      	orrs	r3, r2
 8004dca:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	68db      	ldr	r3, [r3, #12]
 8004dd2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004dd6:	f023 030c 	bic.w	r3, r3, #12
 8004dda:	687a      	ldr	r2, [r7, #4]
 8004ddc:	6812      	ldr	r2, [r2, #0]
 8004dde:	68b9      	ldr	r1, [r7, #8]
 8004de0:	430b      	orrs	r3, r1
 8004de2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	695b      	ldr	r3, [r3, #20]
 8004dea:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	699a      	ldr	r2, [r3, #24]
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	430a      	orrs	r2, r1
 8004df8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	4a2c      	ldr	r2, [pc, #176]	; (8004eb0 <UART_SetConfig+0x114>)
 8004e00:	4293      	cmp	r3, r2
 8004e02:	d103      	bne.n	8004e0c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004e04:	f7fe fc2a 	bl	800365c <HAL_RCC_GetPCLK2Freq>
 8004e08:	60f8      	str	r0, [r7, #12]
 8004e0a:	e002      	b.n	8004e12 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004e0c:	f7fe fc12 	bl	8003634 <HAL_RCC_GetPCLK1Freq>
 8004e10:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004e12:	68fa      	ldr	r2, [r7, #12]
 8004e14:	4613      	mov	r3, r2
 8004e16:	009b      	lsls	r3, r3, #2
 8004e18:	4413      	add	r3, r2
 8004e1a:	009a      	lsls	r2, r3, #2
 8004e1c:	441a      	add	r2, r3
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	685b      	ldr	r3, [r3, #4]
 8004e22:	009b      	lsls	r3, r3, #2
 8004e24:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e28:	4a22      	ldr	r2, [pc, #136]	; (8004eb4 <UART_SetConfig+0x118>)
 8004e2a:	fba2 2303 	umull	r2, r3, r2, r3
 8004e2e:	095b      	lsrs	r3, r3, #5
 8004e30:	0119      	lsls	r1, r3, #4
 8004e32:	68fa      	ldr	r2, [r7, #12]
 8004e34:	4613      	mov	r3, r2
 8004e36:	009b      	lsls	r3, r3, #2
 8004e38:	4413      	add	r3, r2
 8004e3a:	009a      	lsls	r2, r3, #2
 8004e3c:	441a      	add	r2, r3
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	685b      	ldr	r3, [r3, #4]
 8004e42:	009b      	lsls	r3, r3, #2
 8004e44:	fbb2 f2f3 	udiv	r2, r2, r3
 8004e48:	4b1a      	ldr	r3, [pc, #104]	; (8004eb4 <UART_SetConfig+0x118>)
 8004e4a:	fba3 0302 	umull	r0, r3, r3, r2
 8004e4e:	095b      	lsrs	r3, r3, #5
 8004e50:	2064      	movs	r0, #100	; 0x64
 8004e52:	fb00 f303 	mul.w	r3, r0, r3
 8004e56:	1ad3      	subs	r3, r2, r3
 8004e58:	011b      	lsls	r3, r3, #4
 8004e5a:	3332      	adds	r3, #50	; 0x32
 8004e5c:	4a15      	ldr	r2, [pc, #84]	; (8004eb4 <UART_SetConfig+0x118>)
 8004e5e:	fba2 2303 	umull	r2, r3, r2, r3
 8004e62:	095b      	lsrs	r3, r3, #5
 8004e64:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004e68:	4419      	add	r1, r3
 8004e6a:	68fa      	ldr	r2, [r7, #12]
 8004e6c:	4613      	mov	r3, r2
 8004e6e:	009b      	lsls	r3, r3, #2
 8004e70:	4413      	add	r3, r2
 8004e72:	009a      	lsls	r2, r3, #2
 8004e74:	441a      	add	r2, r3
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	685b      	ldr	r3, [r3, #4]
 8004e7a:	009b      	lsls	r3, r3, #2
 8004e7c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004e80:	4b0c      	ldr	r3, [pc, #48]	; (8004eb4 <UART_SetConfig+0x118>)
 8004e82:	fba3 0302 	umull	r0, r3, r3, r2
 8004e86:	095b      	lsrs	r3, r3, #5
 8004e88:	2064      	movs	r0, #100	; 0x64
 8004e8a:	fb00 f303 	mul.w	r3, r0, r3
 8004e8e:	1ad3      	subs	r3, r2, r3
 8004e90:	011b      	lsls	r3, r3, #4
 8004e92:	3332      	adds	r3, #50	; 0x32
 8004e94:	4a07      	ldr	r2, [pc, #28]	; (8004eb4 <UART_SetConfig+0x118>)
 8004e96:	fba2 2303 	umull	r2, r3, r2, r3
 8004e9a:	095b      	lsrs	r3, r3, #5
 8004e9c:	f003 020f 	and.w	r2, r3, #15
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	440a      	add	r2, r1
 8004ea6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004ea8:	bf00      	nop
 8004eaa:	3710      	adds	r7, #16
 8004eac:	46bd      	mov	sp, r7
 8004eae:	bd80      	pop	{r7, pc}
 8004eb0:	40013800 	.word	0x40013800
 8004eb4:	51eb851f 	.word	0x51eb851f

08004eb8 <__errno>:
 8004eb8:	4b01      	ldr	r3, [pc, #4]	; (8004ec0 <__errno+0x8>)
 8004eba:	6818      	ldr	r0, [r3, #0]
 8004ebc:	4770      	bx	lr
 8004ebe:	bf00      	nop
 8004ec0:	20000020 	.word	0x20000020

08004ec4 <__libc_init_array>:
 8004ec4:	b570      	push	{r4, r5, r6, lr}
 8004ec6:	2600      	movs	r6, #0
 8004ec8:	4d0c      	ldr	r5, [pc, #48]	; (8004efc <__libc_init_array+0x38>)
 8004eca:	4c0d      	ldr	r4, [pc, #52]	; (8004f00 <__libc_init_array+0x3c>)
 8004ecc:	1b64      	subs	r4, r4, r5
 8004ece:	10a4      	asrs	r4, r4, #2
 8004ed0:	42a6      	cmp	r6, r4
 8004ed2:	d109      	bne.n	8004ee8 <__libc_init_array+0x24>
 8004ed4:	f004 fc72 	bl	80097bc <_init>
 8004ed8:	2600      	movs	r6, #0
 8004eda:	4d0a      	ldr	r5, [pc, #40]	; (8004f04 <__libc_init_array+0x40>)
 8004edc:	4c0a      	ldr	r4, [pc, #40]	; (8004f08 <__libc_init_array+0x44>)
 8004ede:	1b64      	subs	r4, r4, r5
 8004ee0:	10a4      	asrs	r4, r4, #2
 8004ee2:	42a6      	cmp	r6, r4
 8004ee4:	d105      	bne.n	8004ef2 <__libc_init_array+0x2e>
 8004ee6:	bd70      	pop	{r4, r5, r6, pc}
 8004ee8:	f855 3b04 	ldr.w	r3, [r5], #4
 8004eec:	4798      	blx	r3
 8004eee:	3601      	adds	r6, #1
 8004ef0:	e7ee      	b.n	8004ed0 <__libc_init_array+0xc>
 8004ef2:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ef6:	4798      	blx	r3
 8004ef8:	3601      	adds	r6, #1
 8004efa:	e7f2      	b.n	8004ee2 <__libc_init_array+0x1e>
 8004efc:	08009cc4 	.word	0x08009cc4
 8004f00:	08009cc4 	.word	0x08009cc4
 8004f04:	08009cc4 	.word	0x08009cc4
 8004f08:	08009cc8 	.word	0x08009cc8

08004f0c <memset>:
 8004f0c:	4603      	mov	r3, r0
 8004f0e:	4402      	add	r2, r0
 8004f10:	4293      	cmp	r3, r2
 8004f12:	d100      	bne.n	8004f16 <memset+0xa>
 8004f14:	4770      	bx	lr
 8004f16:	f803 1b01 	strb.w	r1, [r3], #1
 8004f1a:	e7f9      	b.n	8004f10 <memset+0x4>

08004f1c <__cvt>:
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f22:	461f      	mov	r7, r3
 8004f24:	bfbb      	ittet	lt
 8004f26:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8004f2a:	461f      	movlt	r7, r3
 8004f2c:	2300      	movge	r3, #0
 8004f2e:	232d      	movlt	r3, #45	; 0x2d
 8004f30:	b088      	sub	sp, #32
 8004f32:	4614      	mov	r4, r2
 8004f34:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004f36:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8004f38:	7013      	strb	r3, [r2, #0]
 8004f3a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004f3c:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8004f40:	f023 0820 	bic.w	r8, r3, #32
 8004f44:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004f48:	d005      	beq.n	8004f56 <__cvt+0x3a>
 8004f4a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004f4e:	d100      	bne.n	8004f52 <__cvt+0x36>
 8004f50:	3501      	adds	r5, #1
 8004f52:	2302      	movs	r3, #2
 8004f54:	e000      	b.n	8004f58 <__cvt+0x3c>
 8004f56:	2303      	movs	r3, #3
 8004f58:	aa07      	add	r2, sp, #28
 8004f5a:	9204      	str	r2, [sp, #16]
 8004f5c:	aa06      	add	r2, sp, #24
 8004f5e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004f62:	e9cd 3500 	strd	r3, r5, [sp]
 8004f66:	4622      	mov	r2, r4
 8004f68:	463b      	mov	r3, r7
 8004f6a:	f001 fda5 	bl	8006ab8 <_dtoa_r>
 8004f6e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004f72:	4606      	mov	r6, r0
 8004f74:	d102      	bne.n	8004f7c <__cvt+0x60>
 8004f76:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004f78:	07db      	lsls	r3, r3, #31
 8004f7a:	d522      	bpl.n	8004fc2 <__cvt+0xa6>
 8004f7c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004f80:	eb06 0905 	add.w	r9, r6, r5
 8004f84:	d110      	bne.n	8004fa8 <__cvt+0x8c>
 8004f86:	7833      	ldrb	r3, [r6, #0]
 8004f88:	2b30      	cmp	r3, #48	; 0x30
 8004f8a:	d10a      	bne.n	8004fa2 <__cvt+0x86>
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	2300      	movs	r3, #0
 8004f90:	4620      	mov	r0, r4
 8004f92:	4639      	mov	r1, r7
 8004f94:	f7fb fd74 	bl	8000a80 <__aeabi_dcmpeq>
 8004f98:	b918      	cbnz	r0, 8004fa2 <__cvt+0x86>
 8004f9a:	f1c5 0501 	rsb	r5, r5, #1
 8004f9e:	f8ca 5000 	str.w	r5, [sl]
 8004fa2:	f8da 3000 	ldr.w	r3, [sl]
 8004fa6:	4499      	add	r9, r3
 8004fa8:	2200      	movs	r2, #0
 8004faa:	2300      	movs	r3, #0
 8004fac:	4620      	mov	r0, r4
 8004fae:	4639      	mov	r1, r7
 8004fb0:	f7fb fd66 	bl	8000a80 <__aeabi_dcmpeq>
 8004fb4:	b108      	cbz	r0, 8004fba <__cvt+0x9e>
 8004fb6:	f8cd 901c 	str.w	r9, [sp, #28]
 8004fba:	2230      	movs	r2, #48	; 0x30
 8004fbc:	9b07      	ldr	r3, [sp, #28]
 8004fbe:	454b      	cmp	r3, r9
 8004fc0:	d307      	bcc.n	8004fd2 <__cvt+0xb6>
 8004fc2:	4630      	mov	r0, r6
 8004fc4:	9b07      	ldr	r3, [sp, #28]
 8004fc6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004fc8:	1b9b      	subs	r3, r3, r6
 8004fca:	6013      	str	r3, [r2, #0]
 8004fcc:	b008      	add	sp, #32
 8004fce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fd2:	1c59      	adds	r1, r3, #1
 8004fd4:	9107      	str	r1, [sp, #28]
 8004fd6:	701a      	strb	r2, [r3, #0]
 8004fd8:	e7f0      	b.n	8004fbc <__cvt+0xa0>

08004fda <__exponent>:
 8004fda:	4603      	mov	r3, r0
 8004fdc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004fde:	2900      	cmp	r1, #0
 8004fe0:	f803 2b02 	strb.w	r2, [r3], #2
 8004fe4:	bfb6      	itet	lt
 8004fe6:	222d      	movlt	r2, #45	; 0x2d
 8004fe8:	222b      	movge	r2, #43	; 0x2b
 8004fea:	4249      	neglt	r1, r1
 8004fec:	2909      	cmp	r1, #9
 8004fee:	7042      	strb	r2, [r0, #1]
 8004ff0:	dd2b      	ble.n	800504a <__exponent+0x70>
 8004ff2:	f10d 0407 	add.w	r4, sp, #7
 8004ff6:	46a4      	mov	ip, r4
 8004ff8:	270a      	movs	r7, #10
 8004ffa:	fb91 f6f7 	sdiv	r6, r1, r7
 8004ffe:	460a      	mov	r2, r1
 8005000:	46a6      	mov	lr, r4
 8005002:	fb07 1516 	mls	r5, r7, r6, r1
 8005006:	2a63      	cmp	r2, #99	; 0x63
 8005008:	f105 0530 	add.w	r5, r5, #48	; 0x30
 800500c:	4631      	mov	r1, r6
 800500e:	f104 34ff 	add.w	r4, r4, #4294967295
 8005012:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005016:	dcf0      	bgt.n	8004ffa <__exponent+0x20>
 8005018:	3130      	adds	r1, #48	; 0x30
 800501a:	f1ae 0502 	sub.w	r5, lr, #2
 800501e:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005022:	4629      	mov	r1, r5
 8005024:	1c44      	adds	r4, r0, #1
 8005026:	4561      	cmp	r1, ip
 8005028:	d30a      	bcc.n	8005040 <__exponent+0x66>
 800502a:	f10d 0209 	add.w	r2, sp, #9
 800502e:	eba2 020e 	sub.w	r2, r2, lr
 8005032:	4565      	cmp	r5, ip
 8005034:	bf88      	it	hi
 8005036:	2200      	movhi	r2, #0
 8005038:	4413      	add	r3, r2
 800503a:	1a18      	subs	r0, r3, r0
 800503c:	b003      	add	sp, #12
 800503e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005040:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005044:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005048:	e7ed      	b.n	8005026 <__exponent+0x4c>
 800504a:	2330      	movs	r3, #48	; 0x30
 800504c:	3130      	adds	r1, #48	; 0x30
 800504e:	7083      	strb	r3, [r0, #2]
 8005050:	70c1      	strb	r1, [r0, #3]
 8005052:	1d03      	adds	r3, r0, #4
 8005054:	e7f1      	b.n	800503a <__exponent+0x60>
	...

08005058 <_printf_float>:
 8005058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800505c:	b091      	sub	sp, #68	; 0x44
 800505e:	460c      	mov	r4, r1
 8005060:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8005064:	4616      	mov	r6, r2
 8005066:	461f      	mov	r7, r3
 8005068:	4605      	mov	r5, r0
 800506a:	f002 fe79 	bl	8007d60 <_localeconv_r>
 800506e:	6803      	ldr	r3, [r0, #0]
 8005070:	4618      	mov	r0, r3
 8005072:	9309      	str	r3, [sp, #36]	; 0x24
 8005074:	f7fb f8d8 	bl	8000228 <strlen>
 8005078:	2300      	movs	r3, #0
 800507a:	930e      	str	r3, [sp, #56]	; 0x38
 800507c:	f8d8 3000 	ldr.w	r3, [r8]
 8005080:	900a      	str	r0, [sp, #40]	; 0x28
 8005082:	3307      	adds	r3, #7
 8005084:	f023 0307 	bic.w	r3, r3, #7
 8005088:	f103 0208 	add.w	r2, r3, #8
 800508c:	f894 9018 	ldrb.w	r9, [r4, #24]
 8005090:	f8d4 b000 	ldr.w	fp, [r4]
 8005094:	f8c8 2000 	str.w	r2, [r8]
 8005098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800509c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80050a0:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 80050a4:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 80050a8:	930b      	str	r3, [sp, #44]	; 0x2c
 80050aa:	f04f 32ff 	mov.w	r2, #4294967295
 80050ae:	4640      	mov	r0, r8
 80050b0:	4b9c      	ldr	r3, [pc, #624]	; (8005324 <_printf_float+0x2cc>)
 80050b2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80050b4:	f7fb fd16 	bl	8000ae4 <__aeabi_dcmpun>
 80050b8:	bb70      	cbnz	r0, 8005118 <_printf_float+0xc0>
 80050ba:	f04f 32ff 	mov.w	r2, #4294967295
 80050be:	4640      	mov	r0, r8
 80050c0:	4b98      	ldr	r3, [pc, #608]	; (8005324 <_printf_float+0x2cc>)
 80050c2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80050c4:	f7fb fcf0 	bl	8000aa8 <__aeabi_dcmple>
 80050c8:	bb30      	cbnz	r0, 8005118 <_printf_float+0xc0>
 80050ca:	2200      	movs	r2, #0
 80050cc:	2300      	movs	r3, #0
 80050ce:	4640      	mov	r0, r8
 80050d0:	4651      	mov	r1, sl
 80050d2:	f7fb fcdf 	bl	8000a94 <__aeabi_dcmplt>
 80050d6:	b110      	cbz	r0, 80050de <_printf_float+0x86>
 80050d8:	232d      	movs	r3, #45	; 0x2d
 80050da:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80050de:	4b92      	ldr	r3, [pc, #584]	; (8005328 <_printf_float+0x2d0>)
 80050e0:	4892      	ldr	r0, [pc, #584]	; (800532c <_printf_float+0x2d4>)
 80050e2:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80050e6:	bf94      	ite	ls
 80050e8:	4698      	movls	r8, r3
 80050ea:	4680      	movhi	r8, r0
 80050ec:	2303      	movs	r3, #3
 80050ee:	f04f 0a00 	mov.w	sl, #0
 80050f2:	6123      	str	r3, [r4, #16]
 80050f4:	f02b 0304 	bic.w	r3, fp, #4
 80050f8:	6023      	str	r3, [r4, #0]
 80050fa:	4633      	mov	r3, r6
 80050fc:	4621      	mov	r1, r4
 80050fe:	4628      	mov	r0, r5
 8005100:	9700      	str	r7, [sp, #0]
 8005102:	aa0f      	add	r2, sp, #60	; 0x3c
 8005104:	f000 f9d4 	bl	80054b0 <_printf_common>
 8005108:	3001      	adds	r0, #1
 800510a:	f040 8090 	bne.w	800522e <_printf_float+0x1d6>
 800510e:	f04f 30ff 	mov.w	r0, #4294967295
 8005112:	b011      	add	sp, #68	; 0x44
 8005114:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005118:	4642      	mov	r2, r8
 800511a:	4653      	mov	r3, sl
 800511c:	4640      	mov	r0, r8
 800511e:	4651      	mov	r1, sl
 8005120:	f7fb fce0 	bl	8000ae4 <__aeabi_dcmpun>
 8005124:	b148      	cbz	r0, 800513a <_printf_float+0xe2>
 8005126:	f1ba 0f00 	cmp.w	sl, #0
 800512a:	bfb8      	it	lt
 800512c:	232d      	movlt	r3, #45	; 0x2d
 800512e:	4880      	ldr	r0, [pc, #512]	; (8005330 <_printf_float+0x2d8>)
 8005130:	bfb8      	it	lt
 8005132:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005136:	4b7f      	ldr	r3, [pc, #508]	; (8005334 <_printf_float+0x2dc>)
 8005138:	e7d3      	b.n	80050e2 <_printf_float+0x8a>
 800513a:	6863      	ldr	r3, [r4, #4]
 800513c:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8005140:	1c5a      	adds	r2, r3, #1
 8005142:	d142      	bne.n	80051ca <_printf_float+0x172>
 8005144:	2306      	movs	r3, #6
 8005146:	6063      	str	r3, [r4, #4]
 8005148:	2200      	movs	r2, #0
 800514a:	9206      	str	r2, [sp, #24]
 800514c:	aa0e      	add	r2, sp, #56	; 0x38
 800514e:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8005152:	aa0d      	add	r2, sp, #52	; 0x34
 8005154:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8005158:	9203      	str	r2, [sp, #12]
 800515a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800515e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005162:	6023      	str	r3, [r4, #0]
 8005164:	6863      	ldr	r3, [r4, #4]
 8005166:	4642      	mov	r2, r8
 8005168:	9300      	str	r3, [sp, #0]
 800516a:	4628      	mov	r0, r5
 800516c:	4653      	mov	r3, sl
 800516e:	910b      	str	r1, [sp, #44]	; 0x2c
 8005170:	f7ff fed4 	bl	8004f1c <__cvt>
 8005174:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005176:	4680      	mov	r8, r0
 8005178:	2947      	cmp	r1, #71	; 0x47
 800517a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800517c:	d108      	bne.n	8005190 <_printf_float+0x138>
 800517e:	1cc8      	adds	r0, r1, #3
 8005180:	db02      	blt.n	8005188 <_printf_float+0x130>
 8005182:	6863      	ldr	r3, [r4, #4]
 8005184:	4299      	cmp	r1, r3
 8005186:	dd40      	ble.n	800520a <_printf_float+0x1b2>
 8005188:	f1a9 0902 	sub.w	r9, r9, #2
 800518c:	fa5f f989 	uxtb.w	r9, r9
 8005190:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005194:	d81f      	bhi.n	80051d6 <_printf_float+0x17e>
 8005196:	464a      	mov	r2, r9
 8005198:	3901      	subs	r1, #1
 800519a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800519e:	910d      	str	r1, [sp, #52]	; 0x34
 80051a0:	f7ff ff1b 	bl	8004fda <__exponent>
 80051a4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80051a6:	4682      	mov	sl, r0
 80051a8:	1813      	adds	r3, r2, r0
 80051aa:	2a01      	cmp	r2, #1
 80051ac:	6123      	str	r3, [r4, #16]
 80051ae:	dc02      	bgt.n	80051b6 <_printf_float+0x15e>
 80051b0:	6822      	ldr	r2, [r4, #0]
 80051b2:	07d2      	lsls	r2, r2, #31
 80051b4:	d501      	bpl.n	80051ba <_printf_float+0x162>
 80051b6:	3301      	adds	r3, #1
 80051b8:	6123      	str	r3, [r4, #16]
 80051ba:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d09b      	beq.n	80050fa <_printf_float+0xa2>
 80051c2:	232d      	movs	r3, #45	; 0x2d
 80051c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80051c8:	e797      	b.n	80050fa <_printf_float+0xa2>
 80051ca:	2947      	cmp	r1, #71	; 0x47
 80051cc:	d1bc      	bne.n	8005148 <_printf_float+0xf0>
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d1ba      	bne.n	8005148 <_printf_float+0xf0>
 80051d2:	2301      	movs	r3, #1
 80051d4:	e7b7      	b.n	8005146 <_printf_float+0xee>
 80051d6:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80051da:	d118      	bne.n	800520e <_printf_float+0x1b6>
 80051dc:	2900      	cmp	r1, #0
 80051de:	6863      	ldr	r3, [r4, #4]
 80051e0:	dd0b      	ble.n	80051fa <_printf_float+0x1a2>
 80051e2:	6121      	str	r1, [r4, #16]
 80051e4:	b913      	cbnz	r3, 80051ec <_printf_float+0x194>
 80051e6:	6822      	ldr	r2, [r4, #0]
 80051e8:	07d0      	lsls	r0, r2, #31
 80051ea:	d502      	bpl.n	80051f2 <_printf_float+0x19a>
 80051ec:	3301      	adds	r3, #1
 80051ee:	440b      	add	r3, r1
 80051f0:	6123      	str	r3, [r4, #16]
 80051f2:	f04f 0a00 	mov.w	sl, #0
 80051f6:	65a1      	str	r1, [r4, #88]	; 0x58
 80051f8:	e7df      	b.n	80051ba <_printf_float+0x162>
 80051fa:	b913      	cbnz	r3, 8005202 <_printf_float+0x1aa>
 80051fc:	6822      	ldr	r2, [r4, #0]
 80051fe:	07d2      	lsls	r2, r2, #31
 8005200:	d501      	bpl.n	8005206 <_printf_float+0x1ae>
 8005202:	3302      	adds	r3, #2
 8005204:	e7f4      	b.n	80051f0 <_printf_float+0x198>
 8005206:	2301      	movs	r3, #1
 8005208:	e7f2      	b.n	80051f0 <_printf_float+0x198>
 800520a:	f04f 0967 	mov.w	r9, #103	; 0x67
 800520e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005210:	4299      	cmp	r1, r3
 8005212:	db05      	blt.n	8005220 <_printf_float+0x1c8>
 8005214:	6823      	ldr	r3, [r4, #0]
 8005216:	6121      	str	r1, [r4, #16]
 8005218:	07d8      	lsls	r0, r3, #31
 800521a:	d5ea      	bpl.n	80051f2 <_printf_float+0x19a>
 800521c:	1c4b      	adds	r3, r1, #1
 800521e:	e7e7      	b.n	80051f0 <_printf_float+0x198>
 8005220:	2900      	cmp	r1, #0
 8005222:	bfcc      	ite	gt
 8005224:	2201      	movgt	r2, #1
 8005226:	f1c1 0202 	rsble	r2, r1, #2
 800522a:	4413      	add	r3, r2
 800522c:	e7e0      	b.n	80051f0 <_printf_float+0x198>
 800522e:	6823      	ldr	r3, [r4, #0]
 8005230:	055a      	lsls	r2, r3, #21
 8005232:	d407      	bmi.n	8005244 <_printf_float+0x1ec>
 8005234:	6923      	ldr	r3, [r4, #16]
 8005236:	4642      	mov	r2, r8
 8005238:	4631      	mov	r1, r6
 800523a:	4628      	mov	r0, r5
 800523c:	47b8      	blx	r7
 800523e:	3001      	adds	r0, #1
 8005240:	d12b      	bne.n	800529a <_printf_float+0x242>
 8005242:	e764      	b.n	800510e <_printf_float+0xb6>
 8005244:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005248:	f240 80dd 	bls.w	8005406 <_printf_float+0x3ae>
 800524c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005250:	2200      	movs	r2, #0
 8005252:	2300      	movs	r3, #0
 8005254:	f7fb fc14 	bl	8000a80 <__aeabi_dcmpeq>
 8005258:	2800      	cmp	r0, #0
 800525a:	d033      	beq.n	80052c4 <_printf_float+0x26c>
 800525c:	2301      	movs	r3, #1
 800525e:	4631      	mov	r1, r6
 8005260:	4628      	mov	r0, r5
 8005262:	4a35      	ldr	r2, [pc, #212]	; (8005338 <_printf_float+0x2e0>)
 8005264:	47b8      	blx	r7
 8005266:	3001      	adds	r0, #1
 8005268:	f43f af51 	beq.w	800510e <_printf_float+0xb6>
 800526c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005270:	429a      	cmp	r2, r3
 8005272:	db02      	blt.n	800527a <_printf_float+0x222>
 8005274:	6823      	ldr	r3, [r4, #0]
 8005276:	07d8      	lsls	r0, r3, #31
 8005278:	d50f      	bpl.n	800529a <_printf_float+0x242>
 800527a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800527e:	4631      	mov	r1, r6
 8005280:	4628      	mov	r0, r5
 8005282:	47b8      	blx	r7
 8005284:	3001      	adds	r0, #1
 8005286:	f43f af42 	beq.w	800510e <_printf_float+0xb6>
 800528a:	f04f 0800 	mov.w	r8, #0
 800528e:	f104 091a 	add.w	r9, r4, #26
 8005292:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005294:	3b01      	subs	r3, #1
 8005296:	4543      	cmp	r3, r8
 8005298:	dc09      	bgt.n	80052ae <_printf_float+0x256>
 800529a:	6823      	ldr	r3, [r4, #0]
 800529c:	079b      	lsls	r3, r3, #30
 800529e:	f100 8102 	bmi.w	80054a6 <_printf_float+0x44e>
 80052a2:	68e0      	ldr	r0, [r4, #12]
 80052a4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80052a6:	4298      	cmp	r0, r3
 80052a8:	bfb8      	it	lt
 80052aa:	4618      	movlt	r0, r3
 80052ac:	e731      	b.n	8005112 <_printf_float+0xba>
 80052ae:	2301      	movs	r3, #1
 80052b0:	464a      	mov	r2, r9
 80052b2:	4631      	mov	r1, r6
 80052b4:	4628      	mov	r0, r5
 80052b6:	47b8      	blx	r7
 80052b8:	3001      	adds	r0, #1
 80052ba:	f43f af28 	beq.w	800510e <_printf_float+0xb6>
 80052be:	f108 0801 	add.w	r8, r8, #1
 80052c2:	e7e6      	b.n	8005292 <_printf_float+0x23a>
 80052c4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	dc38      	bgt.n	800533c <_printf_float+0x2e4>
 80052ca:	2301      	movs	r3, #1
 80052cc:	4631      	mov	r1, r6
 80052ce:	4628      	mov	r0, r5
 80052d0:	4a19      	ldr	r2, [pc, #100]	; (8005338 <_printf_float+0x2e0>)
 80052d2:	47b8      	blx	r7
 80052d4:	3001      	adds	r0, #1
 80052d6:	f43f af1a 	beq.w	800510e <_printf_float+0xb6>
 80052da:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80052de:	4313      	orrs	r3, r2
 80052e0:	d102      	bne.n	80052e8 <_printf_float+0x290>
 80052e2:	6823      	ldr	r3, [r4, #0]
 80052e4:	07d9      	lsls	r1, r3, #31
 80052e6:	d5d8      	bpl.n	800529a <_printf_float+0x242>
 80052e8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80052ec:	4631      	mov	r1, r6
 80052ee:	4628      	mov	r0, r5
 80052f0:	47b8      	blx	r7
 80052f2:	3001      	adds	r0, #1
 80052f4:	f43f af0b 	beq.w	800510e <_printf_float+0xb6>
 80052f8:	f04f 0900 	mov.w	r9, #0
 80052fc:	f104 0a1a 	add.w	sl, r4, #26
 8005300:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005302:	425b      	negs	r3, r3
 8005304:	454b      	cmp	r3, r9
 8005306:	dc01      	bgt.n	800530c <_printf_float+0x2b4>
 8005308:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800530a:	e794      	b.n	8005236 <_printf_float+0x1de>
 800530c:	2301      	movs	r3, #1
 800530e:	4652      	mov	r2, sl
 8005310:	4631      	mov	r1, r6
 8005312:	4628      	mov	r0, r5
 8005314:	47b8      	blx	r7
 8005316:	3001      	adds	r0, #1
 8005318:	f43f aef9 	beq.w	800510e <_printf_float+0xb6>
 800531c:	f109 0901 	add.w	r9, r9, #1
 8005320:	e7ee      	b.n	8005300 <_printf_float+0x2a8>
 8005322:	bf00      	nop
 8005324:	7fefffff 	.word	0x7fefffff
 8005328:	08009824 	.word	0x08009824
 800532c:	08009828 	.word	0x08009828
 8005330:	08009830 	.word	0x08009830
 8005334:	0800982c 	.word	0x0800982c
 8005338:	08009834 	.word	0x08009834
 800533c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800533e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005340:	429a      	cmp	r2, r3
 8005342:	bfa8      	it	ge
 8005344:	461a      	movge	r2, r3
 8005346:	2a00      	cmp	r2, #0
 8005348:	4691      	mov	r9, r2
 800534a:	dc37      	bgt.n	80053bc <_printf_float+0x364>
 800534c:	f04f 0b00 	mov.w	fp, #0
 8005350:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005354:	f104 021a 	add.w	r2, r4, #26
 8005358:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800535c:	ebaa 0309 	sub.w	r3, sl, r9
 8005360:	455b      	cmp	r3, fp
 8005362:	dc33      	bgt.n	80053cc <_printf_float+0x374>
 8005364:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005368:	429a      	cmp	r2, r3
 800536a:	db3b      	blt.n	80053e4 <_printf_float+0x38c>
 800536c:	6823      	ldr	r3, [r4, #0]
 800536e:	07da      	lsls	r2, r3, #31
 8005370:	d438      	bmi.n	80053e4 <_printf_float+0x38c>
 8005372:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005374:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005376:	eba3 020a 	sub.w	r2, r3, sl
 800537a:	eba3 0901 	sub.w	r9, r3, r1
 800537e:	4591      	cmp	r9, r2
 8005380:	bfa8      	it	ge
 8005382:	4691      	movge	r9, r2
 8005384:	f1b9 0f00 	cmp.w	r9, #0
 8005388:	dc34      	bgt.n	80053f4 <_printf_float+0x39c>
 800538a:	f04f 0800 	mov.w	r8, #0
 800538e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005392:	f104 0a1a 	add.w	sl, r4, #26
 8005396:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800539a:	1a9b      	subs	r3, r3, r2
 800539c:	eba3 0309 	sub.w	r3, r3, r9
 80053a0:	4543      	cmp	r3, r8
 80053a2:	f77f af7a 	ble.w	800529a <_printf_float+0x242>
 80053a6:	2301      	movs	r3, #1
 80053a8:	4652      	mov	r2, sl
 80053aa:	4631      	mov	r1, r6
 80053ac:	4628      	mov	r0, r5
 80053ae:	47b8      	blx	r7
 80053b0:	3001      	adds	r0, #1
 80053b2:	f43f aeac 	beq.w	800510e <_printf_float+0xb6>
 80053b6:	f108 0801 	add.w	r8, r8, #1
 80053ba:	e7ec      	b.n	8005396 <_printf_float+0x33e>
 80053bc:	4613      	mov	r3, r2
 80053be:	4631      	mov	r1, r6
 80053c0:	4642      	mov	r2, r8
 80053c2:	4628      	mov	r0, r5
 80053c4:	47b8      	blx	r7
 80053c6:	3001      	adds	r0, #1
 80053c8:	d1c0      	bne.n	800534c <_printf_float+0x2f4>
 80053ca:	e6a0      	b.n	800510e <_printf_float+0xb6>
 80053cc:	2301      	movs	r3, #1
 80053ce:	4631      	mov	r1, r6
 80053d0:	4628      	mov	r0, r5
 80053d2:	920b      	str	r2, [sp, #44]	; 0x2c
 80053d4:	47b8      	blx	r7
 80053d6:	3001      	adds	r0, #1
 80053d8:	f43f ae99 	beq.w	800510e <_printf_float+0xb6>
 80053dc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80053de:	f10b 0b01 	add.w	fp, fp, #1
 80053e2:	e7b9      	b.n	8005358 <_printf_float+0x300>
 80053e4:	4631      	mov	r1, r6
 80053e6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80053ea:	4628      	mov	r0, r5
 80053ec:	47b8      	blx	r7
 80053ee:	3001      	adds	r0, #1
 80053f0:	d1bf      	bne.n	8005372 <_printf_float+0x31a>
 80053f2:	e68c      	b.n	800510e <_printf_float+0xb6>
 80053f4:	464b      	mov	r3, r9
 80053f6:	4631      	mov	r1, r6
 80053f8:	4628      	mov	r0, r5
 80053fa:	eb08 020a 	add.w	r2, r8, sl
 80053fe:	47b8      	blx	r7
 8005400:	3001      	adds	r0, #1
 8005402:	d1c2      	bne.n	800538a <_printf_float+0x332>
 8005404:	e683      	b.n	800510e <_printf_float+0xb6>
 8005406:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005408:	2a01      	cmp	r2, #1
 800540a:	dc01      	bgt.n	8005410 <_printf_float+0x3b8>
 800540c:	07db      	lsls	r3, r3, #31
 800540e:	d537      	bpl.n	8005480 <_printf_float+0x428>
 8005410:	2301      	movs	r3, #1
 8005412:	4642      	mov	r2, r8
 8005414:	4631      	mov	r1, r6
 8005416:	4628      	mov	r0, r5
 8005418:	47b8      	blx	r7
 800541a:	3001      	adds	r0, #1
 800541c:	f43f ae77 	beq.w	800510e <_printf_float+0xb6>
 8005420:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005424:	4631      	mov	r1, r6
 8005426:	4628      	mov	r0, r5
 8005428:	47b8      	blx	r7
 800542a:	3001      	adds	r0, #1
 800542c:	f43f ae6f 	beq.w	800510e <_printf_float+0xb6>
 8005430:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005434:	2200      	movs	r2, #0
 8005436:	2300      	movs	r3, #0
 8005438:	f7fb fb22 	bl	8000a80 <__aeabi_dcmpeq>
 800543c:	b9d8      	cbnz	r0, 8005476 <_printf_float+0x41e>
 800543e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005440:	f108 0201 	add.w	r2, r8, #1
 8005444:	3b01      	subs	r3, #1
 8005446:	4631      	mov	r1, r6
 8005448:	4628      	mov	r0, r5
 800544a:	47b8      	blx	r7
 800544c:	3001      	adds	r0, #1
 800544e:	d10e      	bne.n	800546e <_printf_float+0x416>
 8005450:	e65d      	b.n	800510e <_printf_float+0xb6>
 8005452:	2301      	movs	r3, #1
 8005454:	464a      	mov	r2, r9
 8005456:	4631      	mov	r1, r6
 8005458:	4628      	mov	r0, r5
 800545a:	47b8      	blx	r7
 800545c:	3001      	adds	r0, #1
 800545e:	f43f ae56 	beq.w	800510e <_printf_float+0xb6>
 8005462:	f108 0801 	add.w	r8, r8, #1
 8005466:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005468:	3b01      	subs	r3, #1
 800546a:	4543      	cmp	r3, r8
 800546c:	dcf1      	bgt.n	8005452 <_printf_float+0x3fa>
 800546e:	4653      	mov	r3, sl
 8005470:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005474:	e6e0      	b.n	8005238 <_printf_float+0x1e0>
 8005476:	f04f 0800 	mov.w	r8, #0
 800547a:	f104 091a 	add.w	r9, r4, #26
 800547e:	e7f2      	b.n	8005466 <_printf_float+0x40e>
 8005480:	2301      	movs	r3, #1
 8005482:	4642      	mov	r2, r8
 8005484:	e7df      	b.n	8005446 <_printf_float+0x3ee>
 8005486:	2301      	movs	r3, #1
 8005488:	464a      	mov	r2, r9
 800548a:	4631      	mov	r1, r6
 800548c:	4628      	mov	r0, r5
 800548e:	47b8      	blx	r7
 8005490:	3001      	adds	r0, #1
 8005492:	f43f ae3c 	beq.w	800510e <_printf_float+0xb6>
 8005496:	f108 0801 	add.w	r8, r8, #1
 800549a:	68e3      	ldr	r3, [r4, #12]
 800549c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800549e:	1a5b      	subs	r3, r3, r1
 80054a0:	4543      	cmp	r3, r8
 80054a2:	dcf0      	bgt.n	8005486 <_printf_float+0x42e>
 80054a4:	e6fd      	b.n	80052a2 <_printf_float+0x24a>
 80054a6:	f04f 0800 	mov.w	r8, #0
 80054aa:	f104 0919 	add.w	r9, r4, #25
 80054ae:	e7f4      	b.n	800549a <_printf_float+0x442>

080054b0 <_printf_common>:
 80054b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80054b4:	4616      	mov	r6, r2
 80054b6:	4699      	mov	r9, r3
 80054b8:	688a      	ldr	r2, [r1, #8]
 80054ba:	690b      	ldr	r3, [r1, #16]
 80054bc:	4607      	mov	r7, r0
 80054be:	4293      	cmp	r3, r2
 80054c0:	bfb8      	it	lt
 80054c2:	4613      	movlt	r3, r2
 80054c4:	6033      	str	r3, [r6, #0]
 80054c6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80054ca:	460c      	mov	r4, r1
 80054cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80054d0:	b10a      	cbz	r2, 80054d6 <_printf_common+0x26>
 80054d2:	3301      	adds	r3, #1
 80054d4:	6033      	str	r3, [r6, #0]
 80054d6:	6823      	ldr	r3, [r4, #0]
 80054d8:	0699      	lsls	r1, r3, #26
 80054da:	bf42      	ittt	mi
 80054dc:	6833      	ldrmi	r3, [r6, #0]
 80054de:	3302      	addmi	r3, #2
 80054e0:	6033      	strmi	r3, [r6, #0]
 80054e2:	6825      	ldr	r5, [r4, #0]
 80054e4:	f015 0506 	ands.w	r5, r5, #6
 80054e8:	d106      	bne.n	80054f8 <_printf_common+0x48>
 80054ea:	f104 0a19 	add.w	sl, r4, #25
 80054ee:	68e3      	ldr	r3, [r4, #12]
 80054f0:	6832      	ldr	r2, [r6, #0]
 80054f2:	1a9b      	subs	r3, r3, r2
 80054f4:	42ab      	cmp	r3, r5
 80054f6:	dc28      	bgt.n	800554a <_printf_common+0x9a>
 80054f8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80054fc:	1e13      	subs	r3, r2, #0
 80054fe:	6822      	ldr	r2, [r4, #0]
 8005500:	bf18      	it	ne
 8005502:	2301      	movne	r3, #1
 8005504:	0692      	lsls	r2, r2, #26
 8005506:	d42d      	bmi.n	8005564 <_printf_common+0xb4>
 8005508:	4649      	mov	r1, r9
 800550a:	4638      	mov	r0, r7
 800550c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005510:	47c0      	blx	r8
 8005512:	3001      	adds	r0, #1
 8005514:	d020      	beq.n	8005558 <_printf_common+0xa8>
 8005516:	6823      	ldr	r3, [r4, #0]
 8005518:	68e5      	ldr	r5, [r4, #12]
 800551a:	f003 0306 	and.w	r3, r3, #6
 800551e:	2b04      	cmp	r3, #4
 8005520:	bf18      	it	ne
 8005522:	2500      	movne	r5, #0
 8005524:	6832      	ldr	r2, [r6, #0]
 8005526:	f04f 0600 	mov.w	r6, #0
 800552a:	68a3      	ldr	r3, [r4, #8]
 800552c:	bf08      	it	eq
 800552e:	1aad      	subeq	r5, r5, r2
 8005530:	6922      	ldr	r2, [r4, #16]
 8005532:	bf08      	it	eq
 8005534:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005538:	4293      	cmp	r3, r2
 800553a:	bfc4      	itt	gt
 800553c:	1a9b      	subgt	r3, r3, r2
 800553e:	18ed      	addgt	r5, r5, r3
 8005540:	341a      	adds	r4, #26
 8005542:	42b5      	cmp	r5, r6
 8005544:	d11a      	bne.n	800557c <_printf_common+0xcc>
 8005546:	2000      	movs	r0, #0
 8005548:	e008      	b.n	800555c <_printf_common+0xac>
 800554a:	2301      	movs	r3, #1
 800554c:	4652      	mov	r2, sl
 800554e:	4649      	mov	r1, r9
 8005550:	4638      	mov	r0, r7
 8005552:	47c0      	blx	r8
 8005554:	3001      	adds	r0, #1
 8005556:	d103      	bne.n	8005560 <_printf_common+0xb0>
 8005558:	f04f 30ff 	mov.w	r0, #4294967295
 800555c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005560:	3501      	adds	r5, #1
 8005562:	e7c4      	b.n	80054ee <_printf_common+0x3e>
 8005564:	2030      	movs	r0, #48	; 0x30
 8005566:	18e1      	adds	r1, r4, r3
 8005568:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800556c:	1c5a      	adds	r2, r3, #1
 800556e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005572:	4422      	add	r2, r4
 8005574:	3302      	adds	r3, #2
 8005576:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800557a:	e7c5      	b.n	8005508 <_printf_common+0x58>
 800557c:	2301      	movs	r3, #1
 800557e:	4622      	mov	r2, r4
 8005580:	4649      	mov	r1, r9
 8005582:	4638      	mov	r0, r7
 8005584:	47c0      	blx	r8
 8005586:	3001      	adds	r0, #1
 8005588:	d0e6      	beq.n	8005558 <_printf_common+0xa8>
 800558a:	3601      	adds	r6, #1
 800558c:	e7d9      	b.n	8005542 <_printf_common+0x92>
	...

08005590 <_printf_i>:
 8005590:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005594:	7e0f      	ldrb	r7, [r1, #24]
 8005596:	4691      	mov	r9, r2
 8005598:	2f78      	cmp	r7, #120	; 0x78
 800559a:	4680      	mov	r8, r0
 800559c:	460c      	mov	r4, r1
 800559e:	469a      	mov	sl, r3
 80055a0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80055a2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80055a6:	d807      	bhi.n	80055b8 <_printf_i+0x28>
 80055a8:	2f62      	cmp	r7, #98	; 0x62
 80055aa:	d80a      	bhi.n	80055c2 <_printf_i+0x32>
 80055ac:	2f00      	cmp	r7, #0
 80055ae:	f000 80d9 	beq.w	8005764 <_printf_i+0x1d4>
 80055b2:	2f58      	cmp	r7, #88	; 0x58
 80055b4:	f000 80a4 	beq.w	8005700 <_printf_i+0x170>
 80055b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80055bc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80055c0:	e03a      	b.n	8005638 <_printf_i+0xa8>
 80055c2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80055c6:	2b15      	cmp	r3, #21
 80055c8:	d8f6      	bhi.n	80055b8 <_printf_i+0x28>
 80055ca:	a101      	add	r1, pc, #4	; (adr r1, 80055d0 <_printf_i+0x40>)
 80055cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80055d0:	08005629 	.word	0x08005629
 80055d4:	0800563d 	.word	0x0800563d
 80055d8:	080055b9 	.word	0x080055b9
 80055dc:	080055b9 	.word	0x080055b9
 80055e0:	080055b9 	.word	0x080055b9
 80055e4:	080055b9 	.word	0x080055b9
 80055e8:	0800563d 	.word	0x0800563d
 80055ec:	080055b9 	.word	0x080055b9
 80055f0:	080055b9 	.word	0x080055b9
 80055f4:	080055b9 	.word	0x080055b9
 80055f8:	080055b9 	.word	0x080055b9
 80055fc:	0800574b 	.word	0x0800574b
 8005600:	0800566d 	.word	0x0800566d
 8005604:	0800572d 	.word	0x0800572d
 8005608:	080055b9 	.word	0x080055b9
 800560c:	080055b9 	.word	0x080055b9
 8005610:	0800576d 	.word	0x0800576d
 8005614:	080055b9 	.word	0x080055b9
 8005618:	0800566d 	.word	0x0800566d
 800561c:	080055b9 	.word	0x080055b9
 8005620:	080055b9 	.word	0x080055b9
 8005624:	08005735 	.word	0x08005735
 8005628:	682b      	ldr	r3, [r5, #0]
 800562a:	1d1a      	adds	r2, r3, #4
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	602a      	str	r2, [r5, #0]
 8005630:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005634:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005638:	2301      	movs	r3, #1
 800563a:	e0a4      	b.n	8005786 <_printf_i+0x1f6>
 800563c:	6820      	ldr	r0, [r4, #0]
 800563e:	6829      	ldr	r1, [r5, #0]
 8005640:	0606      	lsls	r6, r0, #24
 8005642:	f101 0304 	add.w	r3, r1, #4
 8005646:	d50a      	bpl.n	800565e <_printf_i+0xce>
 8005648:	680e      	ldr	r6, [r1, #0]
 800564a:	602b      	str	r3, [r5, #0]
 800564c:	2e00      	cmp	r6, #0
 800564e:	da03      	bge.n	8005658 <_printf_i+0xc8>
 8005650:	232d      	movs	r3, #45	; 0x2d
 8005652:	4276      	negs	r6, r6
 8005654:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005658:	230a      	movs	r3, #10
 800565a:	485e      	ldr	r0, [pc, #376]	; (80057d4 <_printf_i+0x244>)
 800565c:	e019      	b.n	8005692 <_printf_i+0x102>
 800565e:	680e      	ldr	r6, [r1, #0]
 8005660:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005664:	602b      	str	r3, [r5, #0]
 8005666:	bf18      	it	ne
 8005668:	b236      	sxthne	r6, r6
 800566a:	e7ef      	b.n	800564c <_printf_i+0xbc>
 800566c:	682b      	ldr	r3, [r5, #0]
 800566e:	6820      	ldr	r0, [r4, #0]
 8005670:	1d19      	adds	r1, r3, #4
 8005672:	6029      	str	r1, [r5, #0]
 8005674:	0601      	lsls	r1, r0, #24
 8005676:	d501      	bpl.n	800567c <_printf_i+0xec>
 8005678:	681e      	ldr	r6, [r3, #0]
 800567a:	e002      	b.n	8005682 <_printf_i+0xf2>
 800567c:	0646      	lsls	r6, r0, #25
 800567e:	d5fb      	bpl.n	8005678 <_printf_i+0xe8>
 8005680:	881e      	ldrh	r6, [r3, #0]
 8005682:	2f6f      	cmp	r7, #111	; 0x6f
 8005684:	bf0c      	ite	eq
 8005686:	2308      	moveq	r3, #8
 8005688:	230a      	movne	r3, #10
 800568a:	4852      	ldr	r0, [pc, #328]	; (80057d4 <_printf_i+0x244>)
 800568c:	2100      	movs	r1, #0
 800568e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005692:	6865      	ldr	r5, [r4, #4]
 8005694:	2d00      	cmp	r5, #0
 8005696:	bfa8      	it	ge
 8005698:	6821      	ldrge	r1, [r4, #0]
 800569a:	60a5      	str	r5, [r4, #8]
 800569c:	bfa4      	itt	ge
 800569e:	f021 0104 	bicge.w	r1, r1, #4
 80056a2:	6021      	strge	r1, [r4, #0]
 80056a4:	b90e      	cbnz	r6, 80056aa <_printf_i+0x11a>
 80056a6:	2d00      	cmp	r5, #0
 80056a8:	d04d      	beq.n	8005746 <_printf_i+0x1b6>
 80056aa:	4615      	mov	r5, r2
 80056ac:	fbb6 f1f3 	udiv	r1, r6, r3
 80056b0:	fb03 6711 	mls	r7, r3, r1, r6
 80056b4:	5dc7      	ldrb	r7, [r0, r7]
 80056b6:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80056ba:	4637      	mov	r7, r6
 80056bc:	42bb      	cmp	r3, r7
 80056be:	460e      	mov	r6, r1
 80056c0:	d9f4      	bls.n	80056ac <_printf_i+0x11c>
 80056c2:	2b08      	cmp	r3, #8
 80056c4:	d10b      	bne.n	80056de <_printf_i+0x14e>
 80056c6:	6823      	ldr	r3, [r4, #0]
 80056c8:	07de      	lsls	r6, r3, #31
 80056ca:	d508      	bpl.n	80056de <_printf_i+0x14e>
 80056cc:	6923      	ldr	r3, [r4, #16]
 80056ce:	6861      	ldr	r1, [r4, #4]
 80056d0:	4299      	cmp	r1, r3
 80056d2:	bfde      	ittt	le
 80056d4:	2330      	movle	r3, #48	; 0x30
 80056d6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80056da:	f105 35ff 	addle.w	r5, r5, #4294967295
 80056de:	1b52      	subs	r2, r2, r5
 80056e0:	6122      	str	r2, [r4, #16]
 80056e2:	464b      	mov	r3, r9
 80056e4:	4621      	mov	r1, r4
 80056e6:	4640      	mov	r0, r8
 80056e8:	f8cd a000 	str.w	sl, [sp]
 80056ec:	aa03      	add	r2, sp, #12
 80056ee:	f7ff fedf 	bl	80054b0 <_printf_common>
 80056f2:	3001      	adds	r0, #1
 80056f4:	d14c      	bne.n	8005790 <_printf_i+0x200>
 80056f6:	f04f 30ff 	mov.w	r0, #4294967295
 80056fa:	b004      	add	sp, #16
 80056fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005700:	4834      	ldr	r0, [pc, #208]	; (80057d4 <_printf_i+0x244>)
 8005702:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005706:	6829      	ldr	r1, [r5, #0]
 8005708:	6823      	ldr	r3, [r4, #0]
 800570a:	f851 6b04 	ldr.w	r6, [r1], #4
 800570e:	6029      	str	r1, [r5, #0]
 8005710:	061d      	lsls	r5, r3, #24
 8005712:	d514      	bpl.n	800573e <_printf_i+0x1ae>
 8005714:	07df      	lsls	r7, r3, #31
 8005716:	bf44      	itt	mi
 8005718:	f043 0320 	orrmi.w	r3, r3, #32
 800571c:	6023      	strmi	r3, [r4, #0]
 800571e:	b91e      	cbnz	r6, 8005728 <_printf_i+0x198>
 8005720:	6823      	ldr	r3, [r4, #0]
 8005722:	f023 0320 	bic.w	r3, r3, #32
 8005726:	6023      	str	r3, [r4, #0]
 8005728:	2310      	movs	r3, #16
 800572a:	e7af      	b.n	800568c <_printf_i+0xfc>
 800572c:	6823      	ldr	r3, [r4, #0]
 800572e:	f043 0320 	orr.w	r3, r3, #32
 8005732:	6023      	str	r3, [r4, #0]
 8005734:	2378      	movs	r3, #120	; 0x78
 8005736:	4828      	ldr	r0, [pc, #160]	; (80057d8 <_printf_i+0x248>)
 8005738:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800573c:	e7e3      	b.n	8005706 <_printf_i+0x176>
 800573e:	0659      	lsls	r1, r3, #25
 8005740:	bf48      	it	mi
 8005742:	b2b6      	uxthmi	r6, r6
 8005744:	e7e6      	b.n	8005714 <_printf_i+0x184>
 8005746:	4615      	mov	r5, r2
 8005748:	e7bb      	b.n	80056c2 <_printf_i+0x132>
 800574a:	682b      	ldr	r3, [r5, #0]
 800574c:	6826      	ldr	r6, [r4, #0]
 800574e:	1d18      	adds	r0, r3, #4
 8005750:	6961      	ldr	r1, [r4, #20]
 8005752:	6028      	str	r0, [r5, #0]
 8005754:	0635      	lsls	r5, r6, #24
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	d501      	bpl.n	800575e <_printf_i+0x1ce>
 800575a:	6019      	str	r1, [r3, #0]
 800575c:	e002      	b.n	8005764 <_printf_i+0x1d4>
 800575e:	0670      	lsls	r0, r6, #25
 8005760:	d5fb      	bpl.n	800575a <_printf_i+0x1ca>
 8005762:	8019      	strh	r1, [r3, #0]
 8005764:	2300      	movs	r3, #0
 8005766:	4615      	mov	r5, r2
 8005768:	6123      	str	r3, [r4, #16]
 800576a:	e7ba      	b.n	80056e2 <_printf_i+0x152>
 800576c:	682b      	ldr	r3, [r5, #0]
 800576e:	2100      	movs	r1, #0
 8005770:	1d1a      	adds	r2, r3, #4
 8005772:	602a      	str	r2, [r5, #0]
 8005774:	681d      	ldr	r5, [r3, #0]
 8005776:	6862      	ldr	r2, [r4, #4]
 8005778:	4628      	mov	r0, r5
 800577a:	f002 fb0f 	bl	8007d9c <memchr>
 800577e:	b108      	cbz	r0, 8005784 <_printf_i+0x1f4>
 8005780:	1b40      	subs	r0, r0, r5
 8005782:	6060      	str	r0, [r4, #4]
 8005784:	6863      	ldr	r3, [r4, #4]
 8005786:	6123      	str	r3, [r4, #16]
 8005788:	2300      	movs	r3, #0
 800578a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800578e:	e7a8      	b.n	80056e2 <_printf_i+0x152>
 8005790:	462a      	mov	r2, r5
 8005792:	4649      	mov	r1, r9
 8005794:	4640      	mov	r0, r8
 8005796:	6923      	ldr	r3, [r4, #16]
 8005798:	47d0      	blx	sl
 800579a:	3001      	adds	r0, #1
 800579c:	d0ab      	beq.n	80056f6 <_printf_i+0x166>
 800579e:	6823      	ldr	r3, [r4, #0]
 80057a0:	079b      	lsls	r3, r3, #30
 80057a2:	d413      	bmi.n	80057cc <_printf_i+0x23c>
 80057a4:	68e0      	ldr	r0, [r4, #12]
 80057a6:	9b03      	ldr	r3, [sp, #12]
 80057a8:	4298      	cmp	r0, r3
 80057aa:	bfb8      	it	lt
 80057ac:	4618      	movlt	r0, r3
 80057ae:	e7a4      	b.n	80056fa <_printf_i+0x16a>
 80057b0:	2301      	movs	r3, #1
 80057b2:	4632      	mov	r2, r6
 80057b4:	4649      	mov	r1, r9
 80057b6:	4640      	mov	r0, r8
 80057b8:	47d0      	blx	sl
 80057ba:	3001      	adds	r0, #1
 80057bc:	d09b      	beq.n	80056f6 <_printf_i+0x166>
 80057be:	3501      	adds	r5, #1
 80057c0:	68e3      	ldr	r3, [r4, #12]
 80057c2:	9903      	ldr	r1, [sp, #12]
 80057c4:	1a5b      	subs	r3, r3, r1
 80057c6:	42ab      	cmp	r3, r5
 80057c8:	dcf2      	bgt.n	80057b0 <_printf_i+0x220>
 80057ca:	e7eb      	b.n	80057a4 <_printf_i+0x214>
 80057cc:	2500      	movs	r5, #0
 80057ce:	f104 0619 	add.w	r6, r4, #25
 80057d2:	e7f5      	b.n	80057c0 <_printf_i+0x230>
 80057d4:	08009836 	.word	0x08009836
 80057d8:	08009847 	.word	0x08009847

080057dc <_scanf_float>:
 80057dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057e0:	b087      	sub	sp, #28
 80057e2:	9303      	str	r3, [sp, #12]
 80057e4:	688b      	ldr	r3, [r1, #8]
 80057e6:	4617      	mov	r7, r2
 80057e8:	1e5a      	subs	r2, r3, #1
 80057ea:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80057ee:	bf85      	ittet	hi
 80057f0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80057f4:	195b      	addhi	r3, r3, r5
 80057f6:	2300      	movls	r3, #0
 80057f8:	9302      	strhi	r3, [sp, #8]
 80057fa:	bf88      	it	hi
 80057fc:	f240 135d 	movwhi	r3, #349	; 0x15d
 8005800:	468b      	mov	fp, r1
 8005802:	f04f 0500 	mov.w	r5, #0
 8005806:	bf8c      	ite	hi
 8005808:	608b      	strhi	r3, [r1, #8]
 800580a:	9302      	strls	r3, [sp, #8]
 800580c:	680b      	ldr	r3, [r1, #0]
 800580e:	4680      	mov	r8, r0
 8005810:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8005814:	f84b 3b1c 	str.w	r3, [fp], #28
 8005818:	460c      	mov	r4, r1
 800581a:	465e      	mov	r6, fp
 800581c:	46aa      	mov	sl, r5
 800581e:	46a9      	mov	r9, r5
 8005820:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8005824:	9501      	str	r5, [sp, #4]
 8005826:	68a2      	ldr	r2, [r4, #8]
 8005828:	b152      	cbz	r2, 8005840 <_scanf_float+0x64>
 800582a:	683b      	ldr	r3, [r7, #0]
 800582c:	781b      	ldrb	r3, [r3, #0]
 800582e:	2b4e      	cmp	r3, #78	; 0x4e
 8005830:	d864      	bhi.n	80058fc <_scanf_float+0x120>
 8005832:	2b40      	cmp	r3, #64	; 0x40
 8005834:	d83c      	bhi.n	80058b0 <_scanf_float+0xd4>
 8005836:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800583a:	b2c8      	uxtb	r0, r1
 800583c:	280e      	cmp	r0, #14
 800583e:	d93a      	bls.n	80058b6 <_scanf_float+0xda>
 8005840:	f1b9 0f00 	cmp.w	r9, #0
 8005844:	d003      	beq.n	800584e <_scanf_float+0x72>
 8005846:	6823      	ldr	r3, [r4, #0]
 8005848:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800584c:	6023      	str	r3, [r4, #0]
 800584e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005852:	f1ba 0f01 	cmp.w	sl, #1
 8005856:	f200 8113 	bhi.w	8005a80 <_scanf_float+0x2a4>
 800585a:	455e      	cmp	r6, fp
 800585c:	f200 8105 	bhi.w	8005a6a <_scanf_float+0x28e>
 8005860:	2501      	movs	r5, #1
 8005862:	4628      	mov	r0, r5
 8005864:	b007      	add	sp, #28
 8005866:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800586a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800586e:	2a0d      	cmp	r2, #13
 8005870:	d8e6      	bhi.n	8005840 <_scanf_float+0x64>
 8005872:	a101      	add	r1, pc, #4	; (adr r1, 8005878 <_scanf_float+0x9c>)
 8005874:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005878:	080059b7 	.word	0x080059b7
 800587c:	08005841 	.word	0x08005841
 8005880:	08005841 	.word	0x08005841
 8005884:	08005841 	.word	0x08005841
 8005888:	08005a17 	.word	0x08005a17
 800588c:	080059ef 	.word	0x080059ef
 8005890:	08005841 	.word	0x08005841
 8005894:	08005841 	.word	0x08005841
 8005898:	080059c5 	.word	0x080059c5
 800589c:	08005841 	.word	0x08005841
 80058a0:	08005841 	.word	0x08005841
 80058a4:	08005841 	.word	0x08005841
 80058a8:	08005841 	.word	0x08005841
 80058ac:	0800597d 	.word	0x0800597d
 80058b0:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80058b4:	e7db      	b.n	800586e <_scanf_float+0x92>
 80058b6:	290e      	cmp	r1, #14
 80058b8:	d8c2      	bhi.n	8005840 <_scanf_float+0x64>
 80058ba:	a001      	add	r0, pc, #4	; (adr r0, 80058c0 <_scanf_float+0xe4>)
 80058bc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80058c0:	0800596f 	.word	0x0800596f
 80058c4:	08005841 	.word	0x08005841
 80058c8:	0800596f 	.word	0x0800596f
 80058cc:	08005a03 	.word	0x08005a03
 80058d0:	08005841 	.word	0x08005841
 80058d4:	0800591d 	.word	0x0800591d
 80058d8:	08005959 	.word	0x08005959
 80058dc:	08005959 	.word	0x08005959
 80058e0:	08005959 	.word	0x08005959
 80058e4:	08005959 	.word	0x08005959
 80058e8:	08005959 	.word	0x08005959
 80058ec:	08005959 	.word	0x08005959
 80058f0:	08005959 	.word	0x08005959
 80058f4:	08005959 	.word	0x08005959
 80058f8:	08005959 	.word	0x08005959
 80058fc:	2b6e      	cmp	r3, #110	; 0x6e
 80058fe:	d809      	bhi.n	8005914 <_scanf_float+0x138>
 8005900:	2b60      	cmp	r3, #96	; 0x60
 8005902:	d8b2      	bhi.n	800586a <_scanf_float+0x8e>
 8005904:	2b54      	cmp	r3, #84	; 0x54
 8005906:	d077      	beq.n	80059f8 <_scanf_float+0x21c>
 8005908:	2b59      	cmp	r3, #89	; 0x59
 800590a:	d199      	bne.n	8005840 <_scanf_float+0x64>
 800590c:	2d07      	cmp	r5, #7
 800590e:	d197      	bne.n	8005840 <_scanf_float+0x64>
 8005910:	2508      	movs	r5, #8
 8005912:	e029      	b.n	8005968 <_scanf_float+0x18c>
 8005914:	2b74      	cmp	r3, #116	; 0x74
 8005916:	d06f      	beq.n	80059f8 <_scanf_float+0x21c>
 8005918:	2b79      	cmp	r3, #121	; 0x79
 800591a:	e7f6      	b.n	800590a <_scanf_float+0x12e>
 800591c:	6821      	ldr	r1, [r4, #0]
 800591e:	05c8      	lsls	r0, r1, #23
 8005920:	d51a      	bpl.n	8005958 <_scanf_float+0x17c>
 8005922:	9b02      	ldr	r3, [sp, #8]
 8005924:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8005928:	6021      	str	r1, [r4, #0]
 800592a:	f109 0901 	add.w	r9, r9, #1
 800592e:	b11b      	cbz	r3, 8005938 <_scanf_float+0x15c>
 8005930:	3b01      	subs	r3, #1
 8005932:	3201      	adds	r2, #1
 8005934:	9302      	str	r3, [sp, #8]
 8005936:	60a2      	str	r2, [r4, #8]
 8005938:	68a3      	ldr	r3, [r4, #8]
 800593a:	3b01      	subs	r3, #1
 800593c:	60a3      	str	r3, [r4, #8]
 800593e:	6923      	ldr	r3, [r4, #16]
 8005940:	3301      	adds	r3, #1
 8005942:	6123      	str	r3, [r4, #16]
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	3b01      	subs	r3, #1
 8005948:	2b00      	cmp	r3, #0
 800594a:	607b      	str	r3, [r7, #4]
 800594c:	f340 8084 	ble.w	8005a58 <_scanf_float+0x27c>
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	3301      	adds	r3, #1
 8005954:	603b      	str	r3, [r7, #0]
 8005956:	e766      	b.n	8005826 <_scanf_float+0x4a>
 8005958:	eb1a 0f05 	cmn.w	sl, r5
 800595c:	f47f af70 	bne.w	8005840 <_scanf_float+0x64>
 8005960:	6822      	ldr	r2, [r4, #0]
 8005962:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8005966:	6022      	str	r2, [r4, #0]
 8005968:	f806 3b01 	strb.w	r3, [r6], #1
 800596c:	e7e4      	b.n	8005938 <_scanf_float+0x15c>
 800596e:	6822      	ldr	r2, [r4, #0]
 8005970:	0610      	lsls	r0, r2, #24
 8005972:	f57f af65 	bpl.w	8005840 <_scanf_float+0x64>
 8005976:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800597a:	e7f4      	b.n	8005966 <_scanf_float+0x18a>
 800597c:	f1ba 0f00 	cmp.w	sl, #0
 8005980:	d10e      	bne.n	80059a0 <_scanf_float+0x1c4>
 8005982:	f1b9 0f00 	cmp.w	r9, #0
 8005986:	d10e      	bne.n	80059a6 <_scanf_float+0x1ca>
 8005988:	6822      	ldr	r2, [r4, #0]
 800598a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800598e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005992:	d108      	bne.n	80059a6 <_scanf_float+0x1ca>
 8005994:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005998:	f04f 0a01 	mov.w	sl, #1
 800599c:	6022      	str	r2, [r4, #0]
 800599e:	e7e3      	b.n	8005968 <_scanf_float+0x18c>
 80059a0:	f1ba 0f02 	cmp.w	sl, #2
 80059a4:	d055      	beq.n	8005a52 <_scanf_float+0x276>
 80059a6:	2d01      	cmp	r5, #1
 80059a8:	d002      	beq.n	80059b0 <_scanf_float+0x1d4>
 80059aa:	2d04      	cmp	r5, #4
 80059ac:	f47f af48 	bne.w	8005840 <_scanf_float+0x64>
 80059b0:	3501      	adds	r5, #1
 80059b2:	b2ed      	uxtb	r5, r5
 80059b4:	e7d8      	b.n	8005968 <_scanf_float+0x18c>
 80059b6:	f1ba 0f01 	cmp.w	sl, #1
 80059ba:	f47f af41 	bne.w	8005840 <_scanf_float+0x64>
 80059be:	f04f 0a02 	mov.w	sl, #2
 80059c2:	e7d1      	b.n	8005968 <_scanf_float+0x18c>
 80059c4:	b97d      	cbnz	r5, 80059e6 <_scanf_float+0x20a>
 80059c6:	f1b9 0f00 	cmp.w	r9, #0
 80059ca:	f47f af3c 	bne.w	8005846 <_scanf_float+0x6a>
 80059ce:	6822      	ldr	r2, [r4, #0]
 80059d0:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80059d4:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80059d8:	f47f af39 	bne.w	800584e <_scanf_float+0x72>
 80059dc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80059e0:	2501      	movs	r5, #1
 80059e2:	6022      	str	r2, [r4, #0]
 80059e4:	e7c0      	b.n	8005968 <_scanf_float+0x18c>
 80059e6:	2d03      	cmp	r5, #3
 80059e8:	d0e2      	beq.n	80059b0 <_scanf_float+0x1d4>
 80059ea:	2d05      	cmp	r5, #5
 80059ec:	e7de      	b.n	80059ac <_scanf_float+0x1d0>
 80059ee:	2d02      	cmp	r5, #2
 80059f0:	f47f af26 	bne.w	8005840 <_scanf_float+0x64>
 80059f4:	2503      	movs	r5, #3
 80059f6:	e7b7      	b.n	8005968 <_scanf_float+0x18c>
 80059f8:	2d06      	cmp	r5, #6
 80059fa:	f47f af21 	bne.w	8005840 <_scanf_float+0x64>
 80059fe:	2507      	movs	r5, #7
 8005a00:	e7b2      	b.n	8005968 <_scanf_float+0x18c>
 8005a02:	6822      	ldr	r2, [r4, #0]
 8005a04:	0591      	lsls	r1, r2, #22
 8005a06:	f57f af1b 	bpl.w	8005840 <_scanf_float+0x64>
 8005a0a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8005a0e:	6022      	str	r2, [r4, #0]
 8005a10:	f8cd 9004 	str.w	r9, [sp, #4]
 8005a14:	e7a8      	b.n	8005968 <_scanf_float+0x18c>
 8005a16:	6822      	ldr	r2, [r4, #0]
 8005a18:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8005a1c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8005a20:	d006      	beq.n	8005a30 <_scanf_float+0x254>
 8005a22:	0550      	lsls	r0, r2, #21
 8005a24:	f57f af0c 	bpl.w	8005840 <_scanf_float+0x64>
 8005a28:	f1b9 0f00 	cmp.w	r9, #0
 8005a2c:	f43f af0f 	beq.w	800584e <_scanf_float+0x72>
 8005a30:	0591      	lsls	r1, r2, #22
 8005a32:	bf58      	it	pl
 8005a34:	9901      	ldrpl	r1, [sp, #4]
 8005a36:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005a3a:	bf58      	it	pl
 8005a3c:	eba9 0101 	subpl.w	r1, r9, r1
 8005a40:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8005a44:	f04f 0900 	mov.w	r9, #0
 8005a48:	bf58      	it	pl
 8005a4a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005a4e:	6022      	str	r2, [r4, #0]
 8005a50:	e78a      	b.n	8005968 <_scanf_float+0x18c>
 8005a52:	f04f 0a03 	mov.w	sl, #3
 8005a56:	e787      	b.n	8005968 <_scanf_float+0x18c>
 8005a58:	4639      	mov	r1, r7
 8005a5a:	4640      	mov	r0, r8
 8005a5c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005a60:	4798      	blx	r3
 8005a62:	2800      	cmp	r0, #0
 8005a64:	f43f aedf 	beq.w	8005826 <_scanf_float+0x4a>
 8005a68:	e6ea      	b.n	8005840 <_scanf_float+0x64>
 8005a6a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005a6e:	463a      	mov	r2, r7
 8005a70:	4640      	mov	r0, r8
 8005a72:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005a76:	4798      	blx	r3
 8005a78:	6923      	ldr	r3, [r4, #16]
 8005a7a:	3b01      	subs	r3, #1
 8005a7c:	6123      	str	r3, [r4, #16]
 8005a7e:	e6ec      	b.n	800585a <_scanf_float+0x7e>
 8005a80:	1e6b      	subs	r3, r5, #1
 8005a82:	2b06      	cmp	r3, #6
 8005a84:	d825      	bhi.n	8005ad2 <_scanf_float+0x2f6>
 8005a86:	2d02      	cmp	r5, #2
 8005a88:	d836      	bhi.n	8005af8 <_scanf_float+0x31c>
 8005a8a:	455e      	cmp	r6, fp
 8005a8c:	f67f aee8 	bls.w	8005860 <_scanf_float+0x84>
 8005a90:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005a94:	463a      	mov	r2, r7
 8005a96:	4640      	mov	r0, r8
 8005a98:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005a9c:	4798      	blx	r3
 8005a9e:	6923      	ldr	r3, [r4, #16]
 8005aa0:	3b01      	subs	r3, #1
 8005aa2:	6123      	str	r3, [r4, #16]
 8005aa4:	e7f1      	b.n	8005a8a <_scanf_float+0x2ae>
 8005aa6:	9802      	ldr	r0, [sp, #8]
 8005aa8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005aac:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8005ab0:	463a      	mov	r2, r7
 8005ab2:	9002      	str	r0, [sp, #8]
 8005ab4:	4640      	mov	r0, r8
 8005ab6:	4798      	blx	r3
 8005ab8:	6923      	ldr	r3, [r4, #16]
 8005aba:	3b01      	subs	r3, #1
 8005abc:	6123      	str	r3, [r4, #16]
 8005abe:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005ac2:	fa5f fa8a 	uxtb.w	sl, sl
 8005ac6:	f1ba 0f02 	cmp.w	sl, #2
 8005aca:	d1ec      	bne.n	8005aa6 <_scanf_float+0x2ca>
 8005acc:	3d03      	subs	r5, #3
 8005ace:	b2ed      	uxtb	r5, r5
 8005ad0:	1b76      	subs	r6, r6, r5
 8005ad2:	6823      	ldr	r3, [r4, #0]
 8005ad4:	05da      	lsls	r2, r3, #23
 8005ad6:	d52f      	bpl.n	8005b38 <_scanf_float+0x35c>
 8005ad8:	055b      	lsls	r3, r3, #21
 8005ada:	d510      	bpl.n	8005afe <_scanf_float+0x322>
 8005adc:	455e      	cmp	r6, fp
 8005ade:	f67f aebf 	bls.w	8005860 <_scanf_float+0x84>
 8005ae2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005ae6:	463a      	mov	r2, r7
 8005ae8:	4640      	mov	r0, r8
 8005aea:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005aee:	4798      	blx	r3
 8005af0:	6923      	ldr	r3, [r4, #16]
 8005af2:	3b01      	subs	r3, #1
 8005af4:	6123      	str	r3, [r4, #16]
 8005af6:	e7f1      	b.n	8005adc <_scanf_float+0x300>
 8005af8:	46aa      	mov	sl, r5
 8005afa:	9602      	str	r6, [sp, #8]
 8005afc:	e7df      	b.n	8005abe <_scanf_float+0x2e2>
 8005afe:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005b02:	6923      	ldr	r3, [r4, #16]
 8005b04:	2965      	cmp	r1, #101	; 0x65
 8005b06:	f103 33ff 	add.w	r3, r3, #4294967295
 8005b0a:	f106 35ff 	add.w	r5, r6, #4294967295
 8005b0e:	6123      	str	r3, [r4, #16]
 8005b10:	d00c      	beq.n	8005b2c <_scanf_float+0x350>
 8005b12:	2945      	cmp	r1, #69	; 0x45
 8005b14:	d00a      	beq.n	8005b2c <_scanf_float+0x350>
 8005b16:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005b1a:	463a      	mov	r2, r7
 8005b1c:	4640      	mov	r0, r8
 8005b1e:	4798      	blx	r3
 8005b20:	6923      	ldr	r3, [r4, #16]
 8005b22:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005b26:	3b01      	subs	r3, #1
 8005b28:	1eb5      	subs	r5, r6, #2
 8005b2a:	6123      	str	r3, [r4, #16]
 8005b2c:	463a      	mov	r2, r7
 8005b2e:	4640      	mov	r0, r8
 8005b30:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005b34:	4798      	blx	r3
 8005b36:	462e      	mov	r6, r5
 8005b38:	6825      	ldr	r5, [r4, #0]
 8005b3a:	f015 0510 	ands.w	r5, r5, #16
 8005b3e:	d155      	bne.n	8005bec <_scanf_float+0x410>
 8005b40:	7035      	strb	r5, [r6, #0]
 8005b42:	6823      	ldr	r3, [r4, #0]
 8005b44:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005b48:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b4c:	d11b      	bne.n	8005b86 <_scanf_float+0x3aa>
 8005b4e:	9b01      	ldr	r3, [sp, #4]
 8005b50:	454b      	cmp	r3, r9
 8005b52:	eba3 0209 	sub.w	r2, r3, r9
 8005b56:	d123      	bne.n	8005ba0 <_scanf_float+0x3c4>
 8005b58:	2200      	movs	r2, #0
 8005b5a:	4659      	mov	r1, fp
 8005b5c:	4640      	mov	r0, r8
 8005b5e:	f000 fe7b 	bl	8006858 <_strtod_r>
 8005b62:	6822      	ldr	r2, [r4, #0]
 8005b64:	9b03      	ldr	r3, [sp, #12]
 8005b66:	f012 0f02 	tst.w	r2, #2
 8005b6a:	4606      	mov	r6, r0
 8005b6c:	460f      	mov	r7, r1
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	d021      	beq.n	8005bb6 <_scanf_float+0x3da>
 8005b72:	1d1a      	adds	r2, r3, #4
 8005b74:	9903      	ldr	r1, [sp, #12]
 8005b76:	600a      	str	r2, [r1, #0]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	e9c3 6700 	strd	r6, r7, [r3]
 8005b7e:	68e3      	ldr	r3, [r4, #12]
 8005b80:	3301      	adds	r3, #1
 8005b82:	60e3      	str	r3, [r4, #12]
 8005b84:	e66d      	b.n	8005862 <_scanf_float+0x86>
 8005b86:	9b04      	ldr	r3, [sp, #16]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d0e5      	beq.n	8005b58 <_scanf_float+0x37c>
 8005b8c:	9905      	ldr	r1, [sp, #20]
 8005b8e:	230a      	movs	r3, #10
 8005b90:	462a      	mov	r2, r5
 8005b92:	4640      	mov	r0, r8
 8005b94:	3101      	adds	r1, #1
 8005b96:	f000 fee1 	bl	800695c <_strtol_r>
 8005b9a:	9b04      	ldr	r3, [sp, #16]
 8005b9c:	9e05      	ldr	r6, [sp, #20]
 8005b9e:	1ac2      	subs	r2, r0, r3
 8005ba0:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8005ba4:	429e      	cmp	r6, r3
 8005ba6:	bf28      	it	cs
 8005ba8:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8005bac:	4630      	mov	r0, r6
 8005bae:	4910      	ldr	r1, [pc, #64]	; (8005bf0 <_scanf_float+0x414>)
 8005bb0:	f000 f826 	bl	8005c00 <siprintf>
 8005bb4:	e7d0      	b.n	8005b58 <_scanf_float+0x37c>
 8005bb6:	f012 0f04 	tst.w	r2, #4
 8005bba:	f103 0204 	add.w	r2, r3, #4
 8005bbe:	d1d9      	bne.n	8005b74 <_scanf_float+0x398>
 8005bc0:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8005bc4:	f8cc 2000 	str.w	r2, [ip]
 8005bc8:	f8d3 8000 	ldr.w	r8, [r3]
 8005bcc:	4602      	mov	r2, r0
 8005bce:	460b      	mov	r3, r1
 8005bd0:	f7fa ff88 	bl	8000ae4 <__aeabi_dcmpun>
 8005bd4:	b128      	cbz	r0, 8005be2 <_scanf_float+0x406>
 8005bd6:	4807      	ldr	r0, [pc, #28]	; (8005bf4 <_scanf_float+0x418>)
 8005bd8:	f000 f80e 	bl	8005bf8 <nanf>
 8005bdc:	f8c8 0000 	str.w	r0, [r8]
 8005be0:	e7cd      	b.n	8005b7e <_scanf_float+0x3a2>
 8005be2:	4630      	mov	r0, r6
 8005be4:	4639      	mov	r1, r7
 8005be6:	f7fa ffdb 	bl	8000ba0 <__aeabi_d2f>
 8005bea:	e7f7      	b.n	8005bdc <_scanf_float+0x400>
 8005bec:	2500      	movs	r5, #0
 8005bee:	e638      	b.n	8005862 <_scanf_float+0x86>
 8005bf0:	08009858 	.word	0x08009858
 8005bf4:	08009c60 	.word	0x08009c60

08005bf8 <nanf>:
 8005bf8:	4800      	ldr	r0, [pc, #0]	; (8005bfc <nanf+0x4>)
 8005bfa:	4770      	bx	lr
 8005bfc:	7fc00000 	.word	0x7fc00000

08005c00 <siprintf>:
 8005c00:	b40e      	push	{r1, r2, r3}
 8005c02:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005c06:	b500      	push	{lr}
 8005c08:	b09c      	sub	sp, #112	; 0x70
 8005c0a:	ab1d      	add	r3, sp, #116	; 0x74
 8005c0c:	9002      	str	r0, [sp, #8]
 8005c0e:	9006      	str	r0, [sp, #24]
 8005c10:	9107      	str	r1, [sp, #28]
 8005c12:	9104      	str	r1, [sp, #16]
 8005c14:	4808      	ldr	r0, [pc, #32]	; (8005c38 <siprintf+0x38>)
 8005c16:	4909      	ldr	r1, [pc, #36]	; (8005c3c <siprintf+0x3c>)
 8005c18:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c1c:	9105      	str	r1, [sp, #20]
 8005c1e:	6800      	ldr	r0, [r0, #0]
 8005c20:	a902      	add	r1, sp, #8
 8005c22:	9301      	str	r3, [sp, #4]
 8005c24:	f002 feda 	bl	80089dc <_svfiprintf_r>
 8005c28:	2200      	movs	r2, #0
 8005c2a:	9b02      	ldr	r3, [sp, #8]
 8005c2c:	701a      	strb	r2, [r3, #0]
 8005c2e:	b01c      	add	sp, #112	; 0x70
 8005c30:	f85d eb04 	ldr.w	lr, [sp], #4
 8005c34:	b003      	add	sp, #12
 8005c36:	4770      	bx	lr
 8005c38:	20000020 	.word	0x20000020
 8005c3c:	ffff0208 	.word	0xffff0208

08005c40 <sulp>:
 8005c40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c44:	460f      	mov	r7, r1
 8005c46:	4690      	mov	r8, r2
 8005c48:	f002 fc34 	bl	80084b4 <__ulp>
 8005c4c:	4604      	mov	r4, r0
 8005c4e:	460d      	mov	r5, r1
 8005c50:	f1b8 0f00 	cmp.w	r8, #0
 8005c54:	d011      	beq.n	8005c7a <sulp+0x3a>
 8005c56:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8005c5a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	dd0b      	ble.n	8005c7a <sulp+0x3a>
 8005c62:	2400      	movs	r4, #0
 8005c64:	051b      	lsls	r3, r3, #20
 8005c66:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8005c6a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8005c6e:	4622      	mov	r2, r4
 8005c70:	462b      	mov	r3, r5
 8005c72:	f7fa fc9d 	bl	80005b0 <__aeabi_dmul>
 8005c76:	4604      	mov	r4, r0
 8005c78:	460d      	mov	r5, r1
 8005c7a:	4620      	mov	r0, r4
 8005c7c:	4629      	mov	r1, r5
 8005c7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c82:	0000      	movs	r0, r0
 8005c84:	0000      	movs	r0, r0
	...

08005c88 <_strtod_l>:
 8005c88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c8c:	469b      	mov	fp, r3
 8005c8e:	2300      	movs	r3, #0
 8005c90:	b09f      	sub	sp, #124	; 0x7c
 8005c92:	931a      	str	r3, [sp, #104]	; 0x68
 8005c94:	4b9e      	ldr	r3, [pc, #632]	; (8005f10 <_strtod_l+0x288>)
 8005c96:	4682      	mov	sl, r0
 8005c98:	681f      	ldr	r7, [r3, #0]
 8005c9a:	460e      	mov	r6, r1
 8005c9c:	4638      	mov	r0, r7
 8005c9e:	9215      	str	r2, [sp, #84]	; 0x54
 8005ca0:	f7fa fac2 	bl	8000228 <strlen>
 8005ca4:	f04f 0800 	mov.w	r8, #0
 8005ca8:	4604      	mov	r4, r0
 8005caa:	f04f 0900 	mov.w	r9, #0
 8005cae:	9619      	str	r6, [sp, #100]	; 0x64
 8005cb0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005cb2:	781a      	ldrb	r2, [r3, #0]
 8005cb4:	2a2b      	cmp	r2, #43	; 0x2b
 8005cb6:	d04c      	beq.n	8005d52 <_strtod_l+0xca>
 8005cb8:	d83a      	bhi.n	8005d30 <_strtod_l+0xa8>
 8005cba:	2a0d      	cmp	r2, #13
 8005cbc:	d833      	bhi.n	8005d26 <_strtod_l+0x9e>
 8005cbe:	2a08      	cmp	r2, #8
 8005cc0:	d833      	bhi.n	8005d2a <_strtod_l+0xa2>
 8005cc2:	2a00      	cmp	r2, #0
 8005cc4:	d03d      	beq.n	8005d42 <_strtod_l+0xba>
 8005cc6:	2300      	movs	r3, #0
 8005cc8:	930a      	str	r3, [sp, #40]	; 0x28
 8005cca:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8005ccc:	782b      	ldrb	r3, [r5, #0]
 8005cce:	2b30      	cmp	r3, #48	; 0x30
 8005cd0:	f040 80aa 	bne.w	8005e28 <_strtod_l+0x1a0>
 8005cd4:	786b      	ldrb	r3, [r5, #1]
 8005cd6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005cda:	2b58      	cmp	r3, #88	; 0x58
 8005cdc:	d166      	bne.n	8005dac <_strtod_l+0x124>
 8005cde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ce0:	4650      	mov	r0, sl
 8005ce2:	9301      	str	r3, [sp, #4]
 8005ce4:	ab1a      	add	r3, sp, #104	; 0x68
 8005ce6:	9300      	str	r3, [sp, #0]
 8005ce8:	4a8a      	ldr	r2, [pc, #552]	; (8005f14 <_strtod_l+0x28c>)
 8005cea:	f8cd b008 	str.w	fp, [sp, #8]
 8005cee:	ab1b      	add	r3, sp, #108	; 0x6c
 8005cf0:	a919      	add	r1, sp, #100	; 0x64
 8005cf2:	f001 fd37 	bl	8007764 <__gethex>
 8005cf6:	f010 0607 	ands.w	r6, r0, #7
 8005cfa:	4604      	mov	r4, r0
 8005cfc:	d005      	beq.n	8005d0a <_strtod_l+0x82>
 8005cfe:	2e06      	cmp	r6, #6
 8005d00:	d129      	bne.n	8005d56 <_strtod_l+0xce>
 8005d02:	2300      	movs	r3, #0
 8005d04:	3501      	adds	r5, #1
 8005d06:	9519      	str	r5, [sp, #100]	; 0x64
 8005d08:	930a      	str	r3, [sp, #40]	; 0x28
 8005d0a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	f040 858a 	bne.w	8006826 <_strtod_l+0xb9e>
 8005d12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d14:	b1d3      	cbz	r3, 8005d4c <_strtod_l+0xc4>
 8005d16:	4642      	mov	r2, r8
 8005d18:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8005d1c:	4610      	mov	r0, r2
 8005d1e:	4619      	mov	r1, r3
 8005d20:	b01f      	add	sp, #124	; 0x7c
 8005d22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d26:	2a20      	cmp	r2, #32
 8005d28:	d1cd      	bne.n	8005cc6 <_strtod_l+0x3e>
 8005d2a:	3301      	adds	r3, #1
 8005d2c:	9319      	str	r3, [sp, #100]	; 0x64
 8005d2e:	e7bf      	b.n	8005cb0 <_strtod_l+0x28>
 8005d30:	2a2d      	cmp	r2, #45	; 0x2d
 8005d32:	d1c8      	bne.n	8005cc6 <_strtod_l+0x3e>
 8005d34:	2201      	movs	r2, #1
 8005d36:	920a      	str	r2, [sp, #40]	; 0x28
 8005d38:	1c5a      	adds	r2, r3, #1
 8005d3a:	9219      	str	r2, [sp, #100]	; 0x64
 8005d3c:	785b      	ldrb	r3, [r3, #1]
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d1c3      	bne.n	8005cca <_strtod_l+0x42>
 8005d42:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005d44:	9619      	str	r6, [sp, #100]	; 0x64
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	f040 856b 	bne.w	8006822 <_strtod_l+0xb9a>
 8005d4c:	4642      	mov	r2, r8
 8005d4e:	464b      	mov	r3, r9
 8005d50:	e7e4      	b.n	8005d1c <_strtod_l+0x94>
 8005d52:	2200      	movs	r2, #0
 8005d54:	e7ef      	b.n	8005d36 <_strtod_l+0xae>
 8005d56:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8005d58:	b13a      	cbz	r2, 8005d6a <_strtod_l+0xe2>
 8005d5a:	2135      	movs	r1, #53	; 0x35
 8005d5c:	a81c      	add	r0, sp, #112	; 0x70
 8005d5e:	f002 fcad 	bl	80086bc <__copybits>
 8005d62:	4650      	mov	r0, sl
 8005d64:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005d66:	f002 f875 	bl	8007e54 <_Bfree>
 8005d6a:	3e01      	subs	r6, #1
 8005d6c:	2e04      	cmp	r6, #4
 8005d6e:	d806      	bhi.n	8005d7e <_strtod_l+0xf6>
 8005d70:	e8df f006 	tbb	[pc, r6]
 8005d74:	1714030a 	.word	0x1714030a
 8005d78:	0a          	.byte	0x0a
 8005d79:	00          	.byte	0x00
 8005d7a:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 8005d7e:	0721      	lsls	r1, r4, #28
 8005d80:	d5c3      	bpl.n	8005d0a <_strtod_l+0x82>
 8005d82:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8005d86:	e7c0      	b.n	8005d0a <_strtod_l+0x82>
 8005d88:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8005d8a:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 8005d8e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8005d92:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005d96:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8005d9a:	e7f0      	b.n	8005d7e <_strtod_l+0xf6>
 8005d9c:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8005f18 <_strtod_l+0x290>
 8005da0:	e7ed      	b.n	8005d7e <_strtod_l+0xf6>
 8005da2:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8005da6:	f04f 38ff 	mov.w	r8, #4294967295
 8005daa:	e7e8      	b.n	8005d7e <_strtod_l+0xf6>
 8005dac:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005dae:	1c5a      	adds	r2, r3, #1
 8005db0:	9219      	str	r2, [sp, #100]	; 0x64
 8005db2:	785b      	ldrb	r3, [r3, #1]
 8005db4:	2b30      	cmp	r3, #48	; 0x30
 8005db6:	d0f9      	beq.n	8005dac <_strtod_l+0x124>
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d0a6      	beq.n	8005d0a <_strtod_l+0x82>
 8005dbc:	2301      	movs	r3, #1
 8005dbe:	9307      	str	r3, [sp, #28]
 8005dc0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005dc2:	220a      	movs	r2, #10
 8005dc4:	9308      	str	r3, [sp, #32]
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	469b      	mov	fp, r3
 8005dca:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8005dce:	9819      	ldr	r0, [sp, #100]	; 0x64
 8005dd0:	7805      	ldrb	r5, [r0, #0]
 8005dd2:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 8005dd6:	b2d9      	uxtb	r1, r3
 8005dd8:	2909      	cmp	r1, #9
 8005dda:	d927      	bls.n	8005e2c <_strtod_l+0x1a4>
 8005ddc:	4622      	mov	r2, r4
 8005dde:	4639      	mov	r1, r7
 8005de0:	f002 ff12 	bl	8008c08 <strncmp>
 8005de4:	2800      	cmp	r0, #0
 8005de6:	d033      	beq.n	8005e50 <_strtod_l+0x1c8>
 8005de8:	2000      	movs	r0, #0
 8005dea:	462a      	mov	r2, r5
 8005dec:	465c      	mov	r4, fp
 8005dee:	4603      	mov	r3, r0
 8005df0:	9004      	str	r0, [sp, #16]
 8005df2:	2a65      	cmp	r2, #101	; 0x65
 8005df4:	d001      	beq.n	8005dfa <_strtod_l+0x172>
 8005df6:	2a45      	cmp	r2, #69	; 0x45
 8005df8:	d114      	bne.n	8005e24 <_strtod_l+0x19c>
 8005dfa:	b91c      	cbnz	r4, 8005e04 <_strtod_l+0x17c>
 8005dfc:	9a07      	ldr	r2, [sp, #28]
 8005dfe:	4302      	orrs	r2, r0
 8005e00:	d09f      	beq.n	8005d42 <_strtod_l+0xba>
 8005e02:	2400      	movs	r4, #0
 8005e04:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8005e06:	1c72      	adds	r2, r6, #1
 8005e08:	9219      	str	r2, [sp, #100]	; 0x64
 8005e0a:	7872      	ldrb	r2, [r6, #1]
 8005e0c:	2a2b      	cmp	r2, #43	; 0x2b
 8005e0e:	d079      	beq.n	8005f04 <_strtod_l+0x27c>
 8005e10:	2a2d      	cmp	r2, #45	; 0x2d
 8005e12:	f000 8083 	beq.w	8005f1c <_strtod_l+0x294>
 8005e16:	2700      	movs	r7, #0
 8005e18:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8005e1c:	2909      	cmp	r1, #9
 8005e1e:	f240 8083 	bls.w	8005f28 <_strtod_l+0x2a0>
 8005e22:	9619      	str	r6, [sp, #100]	; 0x64
 8005e24:	2500      	movs	r5, #0
 8005e26:	e09f      	b.n	8005f68 <_strtod_l+0x2e0>
 8005e28:	2300      	movs	r3, #0
 8005e2a:	e7c8      	b.n	8005dbe <_strtod_l+0x136>
 8005e2c:	f1bb 0f08 	cmp.w	fp, #8
 8005e30:	bfd5      	itete	le
 8005e32:	9906      	ldrle	r1, [sp, #24]
 8005e34:	9905      	ldrgt	r1, [sp, #20]
 8005e36:	fb02 3301 	mlale	r3, r2, r1, r3
 8005e3a:	fb02 3301 	mlagt	r3, r2, r1, r3
 8005e3e:	f100 0001 	add.w	r0, r0, #1
 8005e42:	bfd4      	ite	le
 8005e44:	9306      	strle	r3, [sp, #24]
 8005e46:	9305      	strgt	r3, [sp, #20]
 8005e48:	f10b 0b01 	add.w	fp, fp, #1
 8005e4c:	9019      	str	r0, [sp, #100]	; 0x64
 8005e4e:	e7be      	b.n	8005dce <_strtod_l+0x146>
 8005e50:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005e52:	191a      	adds	r2, r3, r4
 8005e54:	9219      	str	r2, [sp, #100]	; 0x64
 8005e56:	5d1a      	ldrb	r2, [r3, r4]
 8005e58:	f1bb 0f00 	cmp.w	fp, #0
 8005e5c:	d036      	beq.n	8005ecc <_strtod_l+0x244>
 8005e5e:	465c      	mov	r4, fp
 8005e60:	9004      	str	r0, [sp, #16]
 8005e62:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8005e66:	2b09      	cmp	r3, #9
 8005e68:	d912      	bls.n	8005e90 <_strtod_l+0x208>
 8005e6a:	2301      	movs	r3, #1
 8005e6c:	e7c1      	b.n	8005df2 <_strtod_l+0x16a>
 8005e6e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005e70:	3001      	adds	r0, #1
 8005e72:	1c5a      	adds	r2, r3, #1
 8005e74:	9219      	str	r2, [sp, #100]	; 0x64
 8005e76:	785a      	ldrb	r2, [r3, #1]
 8005e78:	2a30      	cmp	r2, #48	; 0x30
 8005e7a:	d0f8      	beq.n	8005e6e <_strtod_l+0x1e6>
 8005e7c:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8005e80:	2b08      	cmp	r3, #8
 8005e82:	f200 84d5 	bhi.w	8006830 <_strtod_l+0xba8>
 8005e86:	9004      	str	r0, [sp, #16]
 8005e88:	2000      	movs	r0, #0
 8005e8a:	4604      	mov	r4, r0
 8005e8c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005e8e:	9308      	str	r3, [sp, #32]
 8005e90:	3a30      	subs	r2, #48	; 0x30
 8005e92:	f100 0301 	add.w	r3, r0, #1
 8005e96:	d013      	beq.n	8005ec0 <_strtod_l+0x238>
 8005e98:	9904      	ldr	r1, [sp, #16]
 8005e9a:	1905      	adds	r5, r0, r4
 8005e9c:	4419      	add	r1, r3
 8005e9e:	9104      	str	r1, [sp, #16]
 8005ea0:	4623      	mov	r3, r4
 8005ea2:	210a      	movs	r1, #10
 8005ea4:	42ab      	cmp	r3, r5
 8005ea6:	d113      	bne.n	8005ed0 <_strtod_l+0x248>
 8005ea8:	1823      	adds	r3, r4, r0
 8005eaa:	2b08      	cmp	r3, #8
 8005eac:	f104 0401 	add.w	r4, r4, #1
 8005eb0:	4404      	add	r4, r0
 8005eb2:	dc1b      	bgt.n	8005eec <_strtod_l+0x264>
 8005eb4:	230a      	movs	r3, #10
 8005eb6:	9906      	ldr	r1, [sp, #24]
 8005eb8:	fb03 2301 	mla	r3, r3, r1, r2
 8005ebc:	9306      	str	r3, [sp, #24]
 8005ebe:	2300      	movs	r3, #0
 8005ec0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	1c51      	adds	r1, r2, #1
 8005ec6:	9119      	str	r1, [sp, #100]	; 0x64
 8005ec8:	7852      	ldrb	r2, [r2, #1]
 8005eca:	e7ca      	b.n	8005e62 <_strtod_l+0x1da>
 8005ecc:	4658      	mov	r0, fp
 8005ece:	e7d3      	b.n	8005e78 <_strtod_l+0x1f0>
 8005ed0:	2b08      	cmp	r3, #8
 8005ed2:	dc04      	bgt.n	8005ede <_strtod_l+0x256>
 8005ed4:	9f06      	ldr	r7, [sp, #24]
 8005ed6:	434f      	muls	r7, r1
 8005ed8:	9706      	str	r7, [sp, #24]
 8005eda:	3301      	adds	r3, #1
 8005edc:	e7e2      	b.n	8005ea4 <_strtod_l+0x21c>
 8005ede:	1c5f      	adds	r7, r3, #1
 8005ee0:	2f10      	cmp	r7, #16
 8005ee2:	bfde      	ittt	le
 8005ee4:	9f05      	ldrle	r7, [sp, #20]
 8005ee6:	434f      	mulle	r7, r1
 8005ee8:	9705      	strle	r7, [sp, #20]
 8005eea:	e7f6      	b.n	8005eda <_strtod_l+0x252>
 8005eec:	2c10      	cmp	r4, #16
 8005eee:	bfdf      	itttt	le
 8005ef0:	230a      	movle	r3, #10
 8005ef2:	9905      	ldrle	r1, [sp, #20]
 8005ef4:	fb03 2301 	mlale	r3, r3, r1, r2
 8005ef8:	9305      	strle	r3, [sp, #20]
 8005efa:	e7e0      	b.n	8005ebe <_strtod_l+0x236>
 8005efc:	2300      	movs	r3, #0
 8005efe:	9304      	str	r3, [sp, #16]
 8005f00:	2301      	movs	r3, #1
 8005f02:	e77b      	b.n	8005dfc <_strtod_l+0x174>
 8005f04:	2700      	movs	r7, #0
 8005f06:	1cb2      	adds	r2, r6, #2
 8005f08:	9219      	str	r2, [sp, #100]	; 0x64
 8005f0a:	78b2      	ldrb	r2, [r6, #2]
 8005f0c:	e784      	b.n	8005e18 <_strtod_l+0x190>
 8005f0e:	bf00      	nop
 8005f10:	08009aa8 	.word	0x08009aa8
 8005f14:	08009860 	.word	0x08009860
 8005f18:	7ff00000 	.word	0x7ff00000
 8005f1c:	2701      	movs	r7, #1
 8005f1e:	e7f2      	b.n	8005f06 <_strtod_l+0x27e>
 8005f20:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8005f22:	1c51      	adds	r1, r2, #1
 8005f24:	9119      	str	r1, [sp, #100]	; 0x64
 8005f26:	7852      	ldrb	r2, [r2, #1]
 8005f28:	2a30      	cmp	r2, #48	; 0x30
 8005f2a:	d0f9      	beq.n	8005f20 <_strtod_l+0x298>
 8005f2c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8005f30:	2908      	cmp	r1, #8
 8005f32:	f63f af77 	bhi.w	8005e24 <_strtod_l+0x19c>
 8005f36:	f04f 0e0a 	mov.w	lr, #10
 8005f3a:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8005f3e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8005f40:	9209      	str	r2, [sp, #36]	; 0x24
 8005f42:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8005f44:	1c51      	adds	r1, r2, #1
 8005f46:	9119      	str	r1, [sp, #100]	; 0x64
 8005f48:	7852      	ldrb	r2, [r2, #1]
 8005f4a:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8005f4e:	2d09      	cmp	r5, #9
 8005f50:	d935      	bls.n	8005fbe <_strtod_l+0x336>
 8005f52:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8005f54:	1b49      	subs	r1, r1, r5
 8005f56:	2908      	cmp	r1, #8
 8005f58:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8005f5c:	dc02      	bgt.n	8005f64 <_strtod_l+0x2dc>
 8005f5e:	4565      	cmp	r5, ip
 8005f60:	bfa8      	it	ge
 8005f62:	4665      	movge	r5, ip
 8005f64:	b107      	cbz	r7, 8005f68 <_strtod_l+0x2e0>
 8005f66:	426d      	negs	r5, r5
 8005f68:	2c00      	cmp	r4, #0
 8005f6a:	d14c      	bne.n	8006006 <_strtod_l+0x37e>
 8005f6c:	9907      	ldr	r1, [sp, #28]
 8005f6e:	4301      	orrs	r1, r0
 8005f70:	f47f aecb 	bne.w	8005d0a <_strtod_l+0x82>
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	f47f aee4 	bne.w	8005d42 <_strtod_l+0xba>
 8005f7a:	2a69      	cmp	r2, #105	; 0x69
 8005f7c:	d026      	beq.n	8005fcc <_strtod_l+0x344>
 8005f7e:	dc23      	bgt.n	8005fc8 <_strtod_l+0x340>
 8005f80:	2a49      	cmp	r2, #73	; 0x49
 8005f82:	d023      	beq.n	8005fcc <_strtod_l+0x344>
 8005f84:	2a4e      	cmp	r2, #78	; 0x4e
 8005f86:	f47f aedc 	bne.w	8005d42 <_strtod_l+0xba>
 8005f8a:	499d      	ldr	r1, [pc, #628]	; (8006200 <_strtod_l+0x578>)
 8005f8c:	a819      	add	r0, sp, #100	; 0x64
 8005f8e:	f001 fe37 	bl	8007c00 <__match>
 8005f92:	2800      	cmp	r0, #0
 8005f94:	f43f aed5 	beq.w	8005d42 <_strtod_l+0xba>
 8005f98:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005f9a:	781b      	ldrb	r3, [r3, #0]
 8005f9c:	2b28      	cmp	r3, #40	; 0x28
 8005f9e:	d12c      	bne.n	8005ffa <_strtod_l+0x372>
 8005fa0:	4998      	ldr	r1, [pc, #608]	; (8006204 <_strtod_l+0x57c>)
 8005fa2:	aa1c      	add	r2, sp, #112	; 0x70
 8005fa4:	a819      	add	r0, sp, #100	; 0x64
 8005fa6:	f001 fe3f 	bl	8007c28 <__hexnan>
 8005faa:	2805      	cmp	r0, #5
 8005fac:	d125      	bne.n	8005ffa <_strtod_l+0x372>
 8005fae:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005fb0:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 8005fb4:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8005fb8:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8005fbc:	e6a5      	b.n	8005d0a <_strtod_l+0x82>
 8005fbe:	fb0e 2c0c 	mla	ip, lr, ip, r2
 8005fc2:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 8005fc6:	e7bc      	b.n	8005f42 <_strtod_l+0x2ba>
 8005fc8:	2a6e      	cmp	r2, #110	; 0x6e
 8005fca:	e7dc      	b.n	8005f86 <_strtod_l+0x2fe>
 8005fcc:	498e      	ldr	r1, [pc, #568]	; (8006208 <_strtod_l+0x580>)
 8005fce:	a819      	add	r0, sp, #100	; 0x64
 8005fd0:	f001 fe16 	bl	8007c00 <__match>
 8005fd4:	2800      	cmp	r0, #0
 8005fd6:	f43f aeb4 	beq.w	8005d42 <_strtod_l+0xba>
 8005fda:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005fdc:	498b      	ldr	r1, [pc, #556]	; (800620c <_strtod_l+0x584>)
 8005fde:	3b01      	subs	r3, #1
 8005fe0:	a819      	add	r0, sp, #100	; 0x64
 8005fe2:	9319      	str	r3, [sp, #100]	; 0x64
 8005fe4:	f001 fe0c 	bl	8007c00 <__match>
 8005fe8:	b910      	cbnz	r0, 8005ff0 <_strtod_l+0x368>
 8005fea:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005fec:	3301      	adds	r3, #1
 8005fee:	9319      	str	r3, [sp, #100]	; 0x64
 8005ff0:	f04f 0800 	mov.w	r8, #0
 8005ff4:	f8df 9218 	ldr.w	r9, [pc, #536]	; 8006210 <_strtod_l+0x588>
 8005ff8:	e687      	b.n	8005d0a <_strtod_l+0x82>
 8005ffa:	4886      	ldr	r0, [pc, #536]	; (8006214 <_strtod_l+0x58c>)
 8005ffc:	f002 fdee 	bl	8008bdc <nan>
 8006000:	4680      	mov	r8, r0
 8006002:	4689      	mov	r9, r1
 8006004:	e681      	b.n	8005d0a <_strtod_l+0x82>
 8006006:	9b04      	ldr	r3, [sp, #16]
 8006008:	f1bb 0f00 	cmp.w	fp, #0
 800600c:	bf08      	it	eq
 800600e:	46a3      	moveq	fp, r4
 8006010:	1aeb      	subs	r3, r5, r3
 8006012:	2c10      	cmp	r4, #16
 8006014:	9806      	ldr	r0, [sp, #24]
 8006016:	4626      	mov	r6, r4
 8006018:	9307      	str	r3, [sp, #28]
 800601a:	bfa8      	it	ge
 800601c:	2610      	movge	r6, #16
 800601e:	f7fa fa4d 	bl	80004bc <__aeabi_ui2d>
 8006022:	2c09      	cmp	r4, #9
 8006024:	4680      	mov	r8, r0
 8006026:	4689      	mov	r9, r1
 8006028:	dd13      	ble.n	8006052 <_strtod_l+0x3ca>
 800602a:	4b7b      	ldr	r3, [pc, #492]	; (8006218 <_strtod_l+0x590>)
 800602c:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006030:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8006034:	f7fa fabc 	bl	80005b0 <__aeabi_dmul>
 8006038:	4680      	mov	r8, r0
 800603a:	9805      	ldr	r0, [sp, #20]
 800603c:	4689      	mov	r9, r1
 800603e:	f7fa fa3d 	bl	80004bc <__aeabi_ui2d>
 8006042:	4602      	mov	r2, r0
 8006044:	460b      	mov	r3, r1
 8006046:	4640      	mov	r0, r8
 8006048:	4649      	mov	r1, r9
 800604a:	f7fa f8fb 	bl	8000244 <__adddf3>
 800604e:	4680      	mov	r8, r0
 8006050:	4689      	mov	r9, r1
 8006052:	2c0f      	cmp	r4, #15
 8006054:	dc36      	bgt.n	80060c4 <_strtod_l+0x43c>
 8006056:	9b07      	ldr	r3, [sp, #28]
 8006058:	2b00      	cmp	r3, #0
 800605a:	f43f ae56 	beq.w	8005d0a <_strtod_l+0x82>
 800605e:	dd22      	ble.n	80060a6 <_strtod_l+0x41e>
 8006060:	2b16      	cmp	r3, #22
 8006062:	dc09      	bgt.n	8006078 <_strtod_l+0x3f0>
 8006064:	496c      	ldr	r1, [pc, #432]	; (8006218 <_strtod_l+0x590>)
 8006066:	4642      	mov	r2, r8
 8006068:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800606c:	464b      	mov	r3, r9
 800606e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006072:	f7fa fa9d 	bl	80005b0 <__aeabi_dmul>
 8006076:	e7c3      	b.n	8006000 <_strtod_l+0x378>
 8006078:	9a07      	ldr	r2, [sp, #28]
 800607a:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800607e:	4293      	cmp	r3, r2
 8006080:	db20      	blt.n	80060c4 <_strtod_l+0x43c>
 8006082:	4d65      	ldr	r5, [pc, #404]	; (8006218 <_strtod_l+0x590>)
 8006084:	f1c4 040f 	rsb	r4, r4, #15
 8006088:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800608c:	4642      	mov	r2, r8
 800608e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006092:	464b      	mov	r3, r9
 8006094:	f7fa fa8c 	bl	80005b0 <__aeabi_dmul>
 8006098:	9b07      	ldr	r3, [sp, #28]
 800609a:	1b1c      	subs	r4, r3, r4
 800609c:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 80060a0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80060a4:	e7e5      	b.n	8006072 <_strtod_l+0x3ea>
 80060a6:	9b07      	ldr	r3, [sp, #28]
 80060a8:	3316      	adds	r3, #22
 80060aa:	db0b      	blt.n	80060c4 <_strtod_l+0x43c>
 80060ac:	9b04      	ldr	r3, [sp, #16]
 80060ae:	4640      	mov	r0, r8
 80060b0:	1b5d      	subs	r5, r3, r5
 80060b2:	4b59      	ldr	r3, [pc, #356]	; (8006218 <_strtod_l+0x590>)
 80060b4:	4649      	mov	r1, r9
 80060b6:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80060ba:	e9d5 2300 	ldrd	r2, r3, [r5]
 80060be:	f7fa fba1 	bl	8000804 <__aeabi_ddiv>
 80060c2:	e79d      	b.n	8006000 <_strtod_l+0x378>
 80060c4:	9b07      	ldr	r3, [sp, #28]
 80060c6:	1ba6      	subs	r6, r4, r6
 80060c8:	441e      	add	r6, r3
 80060ca:	2e00      	cmp	r6, #0
 80060cc:	dd74      	ble.n	80061b8 <_strtod_l+0x530>
 80060ce:	f016 030f 	ands.w	r3, r6, #15
 80060d2:	d00a      	beq.n	80060ea <_strtod_l+0x462>
 80060d4:	4950      	ldr	r1, [pc, #320]	; (8006218 <_strtod_l+0x590>)
 80060d6:	4642      	mov	r2, r8
 80060d8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80060dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80060e0:	464b      	mov	r3, r9
 80060e2:	f7fa fa65 	bl	80005b0 <__aeabi_dmul>
 80060e6:	4680      	mov	r8, r0
 80060e8:	4689      	mov	r9, r1
 80060ea:	f036 060f 	bics.w	r6, r6, #15
 80060ee:	d052      	beq.n	8006196 <_strtod_l+0x50e>
 80060f0:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 80060f4:	dd27      	ble.n	8006146 <_strtod_l+0x4be>
 80060f6:	f04f 0b00 	mov.w	fp, #0
 80060fa:	f8cd b010 	str.w	fp, [sp, #16]
 80060fe:	f8cd b020 	str.w	fp, [sp, #32]
 8006102:	f8cd b018 	str.w	fp, [sp, #24]
 8006106:	2322      	movs	r3, #34	; 0x22
 8006108:	f04f 0800 	mov.w	r8, #0
 800610c:	f8df 9100 	ldr.w	r9, [pc, #256]	; 8006210 <_strtod_l+0x588>
 8006110:	f8ca 3000 	str.w	r3, [sl]
 8006114:	9b08      	ldr	r3, [sp, #32]
 8006116:	2b00      	cmp	r3, #0
 8006118:	f43f adf7 	beq.w	8005d0a <_strtod_l+0x82>
 800611c:	4650      	mov	r0, sl
 800611e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8006120:	f001 fe98 	bl	8007e54 <_Bfree>
 8006124:	4650      	mov	r0, sl
 8006126:	9906      	ldr	r1, [sp, #24]
 8006128:	f001 fe94 	bl	8007e54 <_Bfree>
 800612c:	4650      	mov	r0, sl
 800612e:	9904      	ldr	r1, [sp, #16]
 8006130:	f001 fe90 	bl	8007e54 <_Bfree>
 8006134:	4650      	mov	r0, sl
 8006136:	9908      	ldr	r1, [sp, #32]
 8006138:	f001 fe8c 	bl	8007e54 <_Bfree>
 800613c:	4659      	mov	r1, fp
 800613e:	4650      	mov	r0, sl
 8006140:	f001 fe88 	bl	8007e54 <_Bfree>
 8006144:	e5e1      	b.n	8005d0a <_strtod_l+0x82>
 8006146:	4b35      	ldr	r3, [pc, #212]	; (800621c <_strtod_l+0x594>)
 8006148:	4640      	mov	r0, r8
 800614a:	9305      	str	r3, [sp, #20]
 800614c:	2300      	movs	r3, #0
 800614e:	4649      	mov	r1, r9
 8006150:	461f      	mov	r7, r3
 8006152:	1136      	asrs	r6, r6, #4
 8006154:	2e01      	cmp	r6, #1
 8006156:	dc21      	bgt.n	800619c <_strtod_l+0x514>
 8006158:	b10b      	cbz	r3, 800615e <_strtod_l+0x4d6>
 800615a:	4680      	mov	r8, r0
 800615c:	4689      	mov	r9, r1
 800615e:	4b2f      	ldr	r3, [pc, #188]	; (800621c <_strtod_l+0x594>)
 8006160:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8006164:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8006168:	4642      	mov	r2, r8
 800616a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800616e:	464b      	mov	r3, r9
 8006170:	f7fa fa1e 	bl	80005b0 <__aeabi_dmul>
 8006174:	4b26      	ldr	r3, [pc, #152]	; (8006210 <_strtod_l+0x588>)
 8006176:	460a      	mov	r2, r1
 8006178:	400b      	ands	r3, r1
 800617a:	4929      	ldr	r1, [pc, #164]	; (8006220 <_strtod_l+0x598>)
 800617c:	4680      	mov	r8, r0
 800617e:	428b      	cmp	r3, r1
 8006180:	d8b9      	bhi.n	80060f6 <_strtod_l+0x46e>
 8006182:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8006186:	428b      	cmp	r3, r1
 8006188:	bf86      	itte	hi
 800618a:	f04f 38ff 	movhi.w	r8, #4294967295
 800618e:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 8006224 <_strtod_l+0x59c>
 8006192:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8006196:	2300      	movs	r3, #0
 8006198:	9305      	str	r3, [sp, #20]
 800619a:	e07f      	b.n	800629c <_strtod_l+0x614>
 800619c:	07f2      	lsls	r2, r6, #31
 800619e:	d505      	bpl.n	80061ac <_strtod_l+0x524>
 80061a0:	9b05      	ldr	r3, [sp, #20]
 80061a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061a6:	f7fa fa03 	bl	80005b0 <__aeabi_dmul>
 80061aa:	2301      	movs	r3, #1
 80061ac:	9a05      	ldr	r2, [sp, #20]
 80061ae:	3701      	adds	r7, #1
 80061b0:	3208      	adds	r2, #8
 80061b2:	1076      	asrs	r6, r6, #1
 80061b4:	9205      	str	r2, [sp, #20]
 80061b6:	e7cd      	b.n	8006154 <_strtod_l+0x4cc>
 80061b8:	d0ed      	beq.n	8006196 <_strtod_l+0x50e>
 80061ba:	4276      	negs	r6, r6
 80061bc:	f016 020f 	ands.w	r2, r6, #15
 80061c0:	d00a      	beq.n	80061d8 <_strtod_l+0x550>
 80061c2:	4b15      	ldr	r3, [pc, #84]	; (8006218 <_strtod_l+0x590>)
 80061c4:	4640      	mov	r0, r8
 80061c6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80061ca:	4649      	mov	r1, r9
 80061cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061d0:	f7fa fb18 	bl	8000804 <__aeabi_ddiv>
 80061d4:	4680      	mov	r8, r0
 80061d6:	4689      	mov	r9, r1
 80061d8:	1136      	asrs	r6, r6, #4
 80061da:	d0dc      	beq.n	8006196 <_strtod_l+0x50e>
 80061dc:	2e1f      	cmp	r6, #31
 80061de:	dd23      	ble.n	8006228 <_strtod_l+0x5a0>
 80061e0:	f04f 0b00 	mov.w	fp, #0
 80061e4:	f8cd b010 	str.w	fp, [sp, #16]
 80061e8:	f8cd b020 	str.w	fp, [sp, #32]
 80061ec:	f8cd b018 	str.w	fp, [sp, #24]
 80061f0:	2322      	movs	r3, #34	; 0x22
 80061f2:	f04f 0800 	mov.w	r8, #0
 80061f6:	f04f 0900 	mov.w	r9, #0
 80061fa:	f8ca 3000 	str.w	r3, [sl]
 80061fe:	e789      	b.n	8006114 <_strtod_l+0x48c>
 8006200:	08009831 	.word	0x08009831
 8006204:	08009874 	.word	0x08009874
 8006208:	08009829 	.word	0x08009829
 800620c:	080099b4 	.word	0x080099b4
 8006210:	7ff00000 	.word	0x7ff00000
 8006214:	08009c60 	.word	0x08009c60
 8006218:	08009b40 	.word	0x08009b40
 800621c:	08009b18 	.word	0x08009b18
 8006220:	7ca00000 	.word	0x7ca00000
 8006224:	7fefffff 	.word	0x7fefffff
 8006228:	f016 0310 	ands.w	r3, r6, #16
 800622c:	bf18      	it	ne
 800622e:	236a      	movne	r3, #106	; 0x6a
 8006230:	4640      	mov	r0, r8
 8006232:	9305      	str	r3, [sp, #20]
 8006234:	4649      	mov	r1, r9
 8006236:	2300      	movs	r3, #0
 8006238:	4fb0      	ldr	r7, [pc, #704]	; (80064fc <_strtod_l+0x874>)
 800623a:	07f2      	lsls	r2, r6, #31
 800623c:	d504      	bpl.n	8006248 <_strtod_l+0x5c0>
 800623e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006242:	f7fa f9b5 	bl	80005b0 <__aeabi_dmul>
 8006246:	2301      	movs	r3, #1
 8006248:	1076      	asrs	r6, r6, #1
 800624a:	f107 0708 	add.w	r7, r7, #8
 800624e:	d1f4      	bne.n	800623a <_strtod_l+0x5b2>
 8006250:	b10b      	cbz	r3, 8006256 <_strtod_l+0x5ce>
 8006252:	4680      	mov	r8, r0
 8006254:	4689      	mov	r9, r1
 8006256:	9b05      	ldr	r3, [sp, #20]
 8006258:	b1c3      	cbz	r3, 800628c <_strtod_l+0x604>
 800625a:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800625e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8006262:	2b00      	cmp	r3, #0
 8006264:	4649      	mov	r1, r9
 8006266:	dd11      	ble.n	800628c <_strtod_l+0x604>
 8006268:	2b1f      	cmp	r3, #31
 800626a:	f340 8127 	ble.w	80064bc <_strtod_l+0x834>
 800626e:	2b34      	cmp	r3, #52	; 0x34
 8006270:	bfd8      	it	le
 8006272:	f04f 33ff 	movle.w	r3, #4294967295
 8006276:	f04f 0800 	mov.w	r8, #0
 800627a:	bfcf      	iteee	gt
 800627c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8006280:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8006284:	fa03 f202 	lslle.w	r2, r3, r2
 8006288:	ea02 0901 	andle.w	r9, r2, r1
 800628c:	2200      	movs	r2, #0
 800628e:	2300      	movs	r3, #0
 8006290:	4640      	mov	r0, r8
 8006292:	4649      	mov	r1, r9
 8006294:	f7fa fbf4 	bl	8000a80 <__aeabi_dcmpeq>
 8006298:	2800      	cmp	r0, #0
 800629a:	d1a1      	bne.n	80061e0 <_strtod_l+0x558>
 800629c:	9b06      	ldr	r3, [sp, #24]
 800629e:	465a      	mov	r2, fp
 80062a0:	9300      	str	r3, [sp, #0]
 80062a2:	4650      	mov	r0, sl
 80062a4:	4623      	mov	r3, r4
 80062a6:	9908      	ldr	r1, [sp, #32]
 80062a8:	f001 fe3c 	bl	8007f24 <__s2b>
 80062ac:	9008      	str	r0, [sp, #32]
 80062ae:	2800      	cmp	r0, #0
 80062b0:	f43f af21 	beq.w	80060f6 <_strtod_l+0x46e>
 80062b4:	9b04      	ldr	r3, [sp, #16]
 80062b6:	f04f 0b00 	mov.w	fp, #0
 80062ba:	1b5d      	subs	r5, r3, r5
 80062bc:	9b07      	ldr	r3, [sp, #28]
 80062be:	f8cd b010 	str.w	fp, [sp, #16]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	bfb4      	ite	lt
 80062c6:	462b      	movlt	r3, r5
 80062c8:	2300      	movge	r3, #0
 80062ca:	930e      	str	r3, [sp, #56]	; 0x38
 80062cc:	9b07      	ldr	r3, [sp, #28]
 80062ce:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80062d2:	9314      	str	r3, [sp, #80]	; 0x50
 80062d4:	9b08      	ldr	r3, [sp, #32]
 80062d6:	4650      	mov	r0, sl
 80062d8:	6859      	ldr	r1, [r3, #4]
 80062da:	f001 fd7b 	bl	8007dd4 <_Balloc>
 80062de:	9006      	str	r0, [sp, #24]
 80062e0:	2800      	cmp	r0, #0
 80062e2:	f43f af10 	beq.w	8006106 <_strtod_l+0x47e>
 80062e6:	9b08      	ldr	r3, [sp, #32]
 80062e8:	300c      	adds	r0, #12
 80062ea:	691a      	ldr	r2, [r3, #16]
 80062ec:	f103 010c 	add.w	r1, r3, #12
 80062f0:	3202      	adds	r2, #2
 80062f2:	0092      	lsls	r2, r2, #2
 80062f4:	f001 fd60 	bl	8007db8 <memcpy>
 80062f8:	ab1c      	add	r3, sp, #112	; 0x70
 80062fa:	9301      	str	r3, [sp, #4]
 80062fc:	ab1b      	add	r3, sp, #108	; 0x6c
 80062fe:	9300      	str	r3, [sp, #0]
 8006300:	4642      	mov	r2, r8
 8006302:	464b      	mov	r3, r9
 8006304:	4650      	mov	r0, sl
 8006306:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 800630a:	f002 f94d 	bl	80085a8 <__d2b>
 800630e:	901a      	str	r0, [sp, #104]	; 0x68
 8006310:	2800      	cmp	r0, #0
 8006312:	f43f aef8 	beq.w	8006106 <_strtod_l+0x47e>
 8006316:	2101      	movs	r1, #1
 8006318:	4650      	mov	r0, sl
 800631a:	f001 fe9b 	bl	8008054 <__i2b>
 800631e:	4603      	mov	r3, r0
 8006320:	9004      	str	r0, [sp, #16]
 8006322:	2800      	cmp	r0, #0
 8006324:	f43f aeef 	beq.w	8006106 <_strtod_l+0x47e>
 8006328:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800632a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800632c:	2d00      	cmp	r5, #0
 800632e:	bfab      	itete	ge
 8006330:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8006332:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 8006334:	18ee      	addge	r6, r5, r3
 8006336:	1b5c      	sublt	r4, r3, r5
 8006338:	9b05      	ldr	r3, [sp, #20]
 800633a:	bfa8      	it	ge
 800633c:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 800633e:	eba5 0503 	sub.w	r5, r5, r3
 8006342:	4415      	add	r5, r2
 8006344:	4b6e      	ldr	r3, [pc, #440]	; (8006500 <_strtod_l+0x878>)
 8006346:	f105 35ff 	add.w	r5, r5, #4294967295
 800634a:	bfb8      	it	lt
 800634c:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 800634e:	429d      	cmp	r5, r3
 8006350:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8006354:	f280 80c4 	bge.w	80064e0 <_strtod_l+0x858>
 8006358:	1b5b      	subs	r3, r3, r5
 800635a:	2b1f      	cmp	r3, #31
 800635c:	f04f 0701 	mov.w	r7, #1
 8006360:	eba2 0203 	sub.w	r2, r2, r3
 8006364:	f300 80b1 	bgt.w	80064ca <_strtod_l+0x842>
 8006368:	2500      	movs	r5, #0
 800636a:	fa07 f303 	lsl.w	r3, r7, r3
 800636e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006370:	18b7      	adds	r7, r6, r2
 8006372:	9b05      	ldr	r3, [sp, #20]
 8006374:	42be      	cmp	r6, r7
 8006376:	4414      	add	r4, r2
 8006378:	441c      	add	r4, r3
 800637a:	4633      	mov	r3, r6
 800637c:	bfa8      	it	ge
 800637e:	463b      	movge	r3, r7
 8006380:	42a3      	cmp	r3, r4
 8006382:	bfa8      	it	ge
 8006384:	4623      	movge	r3, r4
 8006386:	2b00      	cmp	r3, #0
 8006388:	bfc2      	ittt	gt
 800638a:	1aff      	subgt	r7, r7, r3
 800638c:	1ae4      	subgt	r4, r4, r3
 800638e:	1af6      	subgt	r6, r6, r3
 8006390:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006392:	2b00      	cmp	r3, #0
 8006394:	dd17      	ble.n	80063c6 <_strtod_l+0x73e>
 8006396:	461a      	mov	r2, r3
 8006398:	4650      	mov	r0, sl
 800639a:	9904      	ldr	r1, [sp, #16]
 800639c:	f001 ff18 	bl	80081d0 <__pow5mult>
 80063a0:	9004      	str	r0, [sp, #16]
 80063a2:	2800      	cmp	r0, #0
 80063a4:	f43f aeaf 	beq.w	8006106 <_strtod_l+0x47e>
 80063a8:	4601      	mov	r1, r0
 80063aa:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80063ac:	4650      	mov	r0, sl
 80063ae:	f001 fe67 	bl	8008080 <__multiply>
 80063b2:	9009      	str	r0, [sp, #36]	; 0x24
 80063b4:	2800      	cmp	r0, #0
 80063b6:	f43f aea6 	beq.w	8006106 <_strtod_l+0x47e>
 80063ba:	4650      	mov	r0, sl
 80063bc:	991a      	ldr	r1, [sp, #104]	; 0x68
 80063be:	f001 fd49 	bl	8007e54 <_Bfree>
 80063c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063c4:	931a      	str	r3, [sp, #104]	; 0x68
 80063c6:	2f00      	cmp	r7, #0
 80063c8:	f300 808e 	bgt.w	80064e8 <_strtod_l+0x860>
 80063cc:	9b07      	ldr	r3, [sp, #28]
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	dd08      	ble.n	80063e4 <_strtod_l+0x75c>
 80063d2:	4650      	mov	r0, sl
 80063d4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80063d6:	9906      	ldr	r1, [sp, #24]
 80063d8:	f001 fefa 	bl	80081d0 <__pow5mult>
 80063dc:	9006      	str	r0, [sp, #24]
 80063de:	2800      	cmp	r0, #0
 80063e0:	f43f ae91 	beq.w	8006106 <_strtod_l+0x47e>
 80063e4:	2c00      	cmp	r4, #0
 80063e6:	dd08      	ble.n	80063fa <_strtod_l+0x772>
 80063e8:	4622      	mov	r2, r4
 80063ea:	4650      	mov	r0, sl
 80063ec:	9906      	ldr	r1, [sp, #24]
 80063ee:	f001 ff49 	bl	8008284 <__lshift>
 80063f2:	9006      	str	r0, [sp, #24]
 80063f4:	2800      	cmp	r0, #0
 80063f6:	f43f ae86 	beq.w	8006106 <_strtod_l+0x47e>
 80063fa:	2e00      	cmp	r6, #0
 80063fc:	dd08      	ble.n	8006410 <_strtod_l+0x788>
 80063fe:	4632      	mov	r2, r6
 8006400:	4650      	mov	r0, sl
 8006402:	9904      	ldr	r1, [sp, #16]
 8006404:	f001 ff3e 	bl	8008284 <__lshift>
 8006408:	9004      	str	r0, [sp, #16]
 800640a:	2800      	cmp	r0, #0
 800640c:	f43f ae7b 	beq.w	8006106 <_strtod_l+0x47e>
 8006410:	4650      	mov	r0, sl
 8006412:	9a06      	ldr	r2, [sp, #24]
 8006414:	991a      	ldr	r1, [sp, #104]	; 0x68
 8006416:	f001 ffc1 	bl	800839c <__mdiff>
 800641a:	4683      	mov	fp, r0
 800641c:	2800      	cmp	r0, #0
 800641e:	f43f ae72 	beq.w	8006106 <_strtod_l+0x47e>
 8006422:	2400      	movs	r4, #0
 8006424:	68c3      	ldr	r3, [r0, #12]
 8006426:	9904      	ldr	r1, [sp, #16]
 8006428:	60c4      	str	r4, [r0, #12]
 800642a:	930b      	str	r3, [sp, #44]	; 0x2c
 800642c:	f001 ff9a 	bl	8008364 <__mcmp>
 8006430:	42a0      	cmp	r0, r4
 8006432:	da6b      	bge.n	800650c <_strtod_l+0x884>
 8006434:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006436:	ea53 0308 	orrs.w	r3, r3, r8
 800643a:	f040 8091 	bne.w	8006560 <_strtod_l+0x8d8>
 800643e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006442:	2b00      	cmp	r3, #0
 8006444:	f040 808c 	bne.w	8006560 <_strtod_l+0x8d8>
 8006448:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800644c:	0d1b      	lsrs	r3, r3, #20
 800644e:	051b      	lsls	r3, r3, #20
 8006450:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8006454:	f240 8084 	bls.w	8006560 <_strtod_l+0x8d8>
 8006458:	f8db 3014 	ldr.w	r3, [fp, #20]
 800645c:	b91b      	cbnz	r3, 8006466 <_strtod_l+0x7de>
 800645e:	f8db 3010 	ldr.w	r3, [fp, #16]
 8006462:	2b01      	cmp	r3, #1
 8006464:	dd7c      	ble.n	8006560 <_strtod_l+0x8d8>
 8006466:	4659      	mov	r1, fp
 8006468:	2201      	movs	r2, #1
 800646a:	4650      	mov	r0, sl
 800646c:	f001 ff0a 	bl	8008284 <__lshift>
 8006470:	9904      	ldr	r1, [sp, #16]
 8006472:	4683      	mov	fp, r0
 8006474:	f001 ff76 	bl	8008364 <__mcmp>
 8006478:	2800      	cmp	r0, #0
 800647a:	dd71      	ble.n	8006560 <_strtod_l+0x8d8>
 800647c:	9905      	ldr	r1, [sp, #20]
 800647e:	464b      	mov	r3, r9
 8006480:	4a20      	ldr	r2, [pc, #128]	; (8006504 <_strtod_l+0x87c>)
 8006482:	2900      	cmp	r1, #0
 8006484:	f000 808c 	beq.w	80065a0 <_strtod_l+0x918>
 8006488:	ea02 0109 	and.w	r1, r2, r9
 800648c:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8006490:	f300 8086 	bgt.w	80065a0 <_strtod_l+0x918>
 8006494:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8006498:	f77f aeaa 	ble.w	80061f0 <_strtod_l+0x568>
 800649c:	4640      	mov	r0, r8
 800649e:	4649      	mov	r1, r9
 80064a0:	4b19      	ldr	r3, [pc, #100]	; (8006508 <_strtod_l+0x880>)
 80064a2:	2200      	movs	r2, #0
 80064a4:	f7fa f884 	bl	80005b0 <__aeabi_dmul>
 80064a8:	460b      	mov	r3, r1
 80064aa:	4303      	orrs	r3, r0
 80064ac:	bf08      	it	eq
 80064ae:	2322      	moveq	r3, #34	; 0x22
 80064b0:	4680      	mov	r8, r0
 80064b2:	4689      	mov	r9, r1
 80064b4:	bf08      	it	eq
 80064b6:	f8ca 3000 	streq.w	r3, [sl]
 80064ba:	e62f      	b.n	800611c <_strtod_l+0x494>
 80064bc:	f04f 32ff 	mov.w	r2, #4294967295
 80064c0:	fa02 f303 	lsl.w	r3, r2, r3
 80064c4:	ea03 0808 	and.w	r8, r3, r8
 80064c8:	e6e0      	b.n	800628c <_strtod_l+0x604>
 80064ca:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 80064ce:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 80064d2:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 80064d6:	35e2      	adds	r5, #226	; 0xe2
 80064d8:	fa07 f505 	lsl.w	r5, r7, r5
 80064dc:	970f      	str	r7, [sp, #60]	; 0x3c
 80064de:	e747      	b.n	8006370 <_strtod_l+0x6e8>
 80064e0:	2301      	movs	r3, #1
 80064e2:	2500      	movs	r5, #0
 80064e4:	930f      	str	r3, [sp, #60]	; 0x3c
 80064e6:	e743      	b.n	8006370 <_strtod_l+0x6e8>
 80064e8:	463a      	mov	r2, r7
 80064ea:	4650      	mov	r0, sl
 80064ec:	991a      	ldr	r1, [sp, #104]	; 0x68
 80064ee:	f001 fec9 	bl	8008284 <__lshift>
 80064f2:	901a      	str	r0, [sp, #104]	; 0x68
 80064f4:	2800      	cmp	r0, #0
 80064f6:	f47f af69 	bne.w	80063cc <_strtod_l+0x744>
 80064fa:	e604      	b.n	8006106 <_strtod_l+0x47e>
 80064fc:	08009888 	.word	0x08009888
 8006500:	fffffc02 	.word	0xfffffc02
 8006504:	7ff00000 	.word	0x7ff00000
 8006508:	39500000 	.word	0x39500000
 800650c:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8006510:	d165      	bne.n	80065de <_strtod_l+0x956>
 8006512:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006514:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006518:	b35a      	cbz	r2, 8006572 <_strtod_l+0x8ea>
 800651a:	4a99      	ldr	r2, [pc, #612]	; (8006780 <_strtod_l+0xaf8>)
 800651c:	4293      	cmp	r3, r2
 800651e:	d12b      	bne.n	8006578 <_strtod_l+0x8f0>
 8006520:	9b05      	ldr	r3, [sp, #20]
 8006522:	4641      	mov	r1, r8
 8006524:	b303      	cbz	r3, 8006568 <_strtod_l+0x8e0>
 8006526:	464a      	mov	r2, r9
 8006528:	4b96      	ldr	r3, [pc, #600]	; (8006784 <_strtod_l+0xafc>)
 800652a:	4013      	ands	r3, r2
 800652c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006530:	f04f 32ff 	mov.w	r2, #4294967295
 8006534:	d81b      	bhi.n	800656e <_strtod_l+0x8e6>
 8006536:	0d1b      	lsrs	r3, r3, #20
 8006538:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800653c:	fa02 f303 	lsl.w	r3, r2, r3
 8006540:	4299      	cmp	r1, r3
 8006542:	d119      	bne.n	8006578 <_strtod_l+0x8f0>
 8006544:	4b90      	ldr	r3, [pc, #576]	; (8006788 <_strtod_l+0xb00>)
 8006546:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006548:	429a      	cmp	r2, r3
 800654a:	d102      	bne.n	8006552 <_strtod_l+0x8ca>
 800654c:	3101      	adds	r1, #1
 800654e:	f43f adda 	beq.w	8006106 <_strtod_l+0x47e>
 8006552:	f04f 0800 	mov.w	r8, #0
 8006556:	4b8b      	ldr	r3, [pc, #556]	; (8006784 <_strtod_l+0xafc>)
 8006558:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800655a:	401a      	ands	r2, r3
 800655c:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 8006560:	9b05      	ldr	r3, [sp, #20]
 8006562:	2b00      	cmp	r3, #0
 8006564:	d19a      	bne.n	800649c <_strtod_l+0x814>
 8006566:	e5d9      	b.n	800611c <_strtod_l+0x494>
 8006568:	f04f 33ff 	mov.w	r3, #4294967295
 800656c:	e7e8      	b.n	8006540 <_strtod_l+0x8b8>
 800656e:	4613      	mov	r3, r2
 8006570:	e7e6      	b.n	8006540 <_strtod_l+0x8b8>
 8006572:	ea53 0308 	orrs.w	r3, r3, r8
 8006576:	d081      	beq.n	800647c <_strtod_l+0x7f4>
 8006578:	b1e5      	cbz	r5, 80065b4 <_strtod_l+0x92c>
 800657a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800657c:	421d      	tst	r5, r3
 800657e:	d0ef      	beq.n	8006560 <_strtod_l+0x8d8>
 8006580:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006582:	4640      	mov	r0, r8
 8006584:	4649      	mov	r1, r9
 8006586:	9a05      	ldr	r2, [sp, #20]
 8006588:	b1c3      	cbz	r3, 80065bc <_strtod_l+0x934>
 800658a:	f7ff fb59 	bl	8005c40 <sulp>
 800658e:	4602      	mov	r2, r0
 8006590:	460b      	mov	r3, r1
 8006592:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006596:	f7f9 fe55 	bl	8000244 <__adddf3>
 800659a:	4680      	mov	r8, r0
 800659c:	4689      	mov	r9, r1
 800659e:	e7df      	b.n	8006560 <_strtod_l+0x8d8>
 80065a0:	4013      	ands	r3, r2
 80065a2:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80065a6:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 80065aa:	f04f 38ff 	mov.w	r8, #4294967295
 80065ae:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 80065b2:	e7d5      	b.n	8006560 <_strtod_l+0x8d8>
 80065b4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80065b6:	ea13 0f08 	tst.w	r3, r8
 80065ba:	e7e0      	b.n	800657e <_strtod_l+0x8f6>
 80065bc:	f7ff fb40 	bl	8005c40 <sulp>
 80065c0:	4602      	mov	r2, r0
 80065c2:	460b      	mov	r3, r1
 80065c4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80065c8:	f7f9 fe3a 	bl	8000240 <__aeabi_dsub>
 80065cc:	2200      	movs	r2, #0
 80065ce:	2300      	movs	r3, #0
 80065d0:	4680      	mov	r8, r0
 80065d2:	4689      	mov	r9, r1
 80065d4:	f7fa fa54 	bl	8000a80 <__aeabi_dcmpeq>
 80065d8:	2800      	cmp	r0, #0
 80065da:	d0c1      	beq.n	8006560 <_strtod_l+0x8d8>
 80065dc:	e608      	b.n	80061f0 <_strtod_l+0x568>
 80065de:	4658      	mov	r0, fp
 80065e0:	9904      	ldr	r1, [sp, #16]
 80065e2:	f002 f83d 	bl	8008660 <__ratio>
 80065e6:	2200      	movs	r2, #0
 80065e8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80065ec:	4606      	mov	r6, r0
 80065ee:	460f      	mov	r7, r1
 80065f0:	f7fa fa5a 	bl	8000aa8 <__aeabi_dcmple>
 80065f4:	2800      	cmp	r0, #0
 80065f6:	d070      	beq.n	80066da <_strtod_l+0xa52>
 80065f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d042      	beq.n	8006684 <_strtod_l+0x9fc>
 80065fe:	2600      	movs	r6, #0
 8006600:	4f62      	ldr	r7, [pc, #392]	; (800678c <_strtod_l+0xb04>)
 8006602:	4d62      	ldr	r5, [pc, #392]	; (800678c <_strtod_l+0xb04>)
 8006604:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006606:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800660a:	0d1b      	lsrs	r3, r3, #20
 800660c:	051b      	lsls	r3, r3, #20
 800660e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006610:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006612:	4b5f      	ldr	r3, [pc, #380]	; (8006790 <_strtod_l+0xb08>)
 8006614:	429a      	cmp	r2, r3
 8006616:	f040 80c3 	bne.w	80067a0 <_strtod_l+0xb18>
 800661a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800661c:	4640      	mov	r0, r8
 800661e:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 8006622:	4649      	mov	r1, r9
 8006624:	f001 ff46 	bl	80084b4 <__ulp>
 8006628:	4602      	mov	r2, r0
 800662a:	460b      	mov	r3, r1
 800662c:	4630      	mov	r0, r6
 800662e:	4639      	mov	r1, r7
 8006630:	f7f9 ffbe 	bl	80005b0 <__aeabi_dmul>
 8006634:	4642      	mov	r2, r8
 8006636:	464b      	mov	r3, r9
 8006638:	f7f9 fe04 	bl	8000244 <__adddf3>
 800663c:	460b      	mov	r3, r1
 800663e:	4951      	ldr	r1, [pc, #324]	; (8006784 <_strtod_l+0xafc>)
 8006640:	4a54      	ldr	r2, [pc, #336]	; (8006794 <_strtod_l+0xb0c>)
 8006642:	4019      	ands	r1, r3
 8006644:	4291      	cmp	r1, r2
 8006646:	4680      	mov	r8, r0
 8006648:	d95d      	bls.n	8006706 <_strtod_l+0xa7e>
 800664a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800664c:	4b4e      	ldr	r3, [pc, #312]	; (8006788 <_strtod_l+0xb00>)
 800664e:	429a      	cmp	r2, r3
 8006650:	d103      	bne.n	800665a <_strtod_l+0x9d2>
 8006652:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006654:	3301      	adds	r3, #1
 8006656:	f43f ad56 	beq.w	8006106 <_strtod_l+0x47e>
 800665a:	f04f 38ff 	mov.w	r8, #4294967295
 800665e:	f8df 9128 	ldr.w	r9, [pc, #296]	; 8006788 <_strtod_l+0xb00>
 8006662:	4650      	mov	r0, sl
 8006664:	991a      	ldr	r1, [sp, #104]	; 0x68
 8006666:	f001 fbf5 	bl	8007e54 <_Bfree>
 800666a:	4650      	mov	r0, sl
 800666c:	9906      	ldr	r1, [sp, #24]
 800666e:	f001 fbf1 	bl	8007e54 <_Bfree>
 8006672:	4650      	mov	r0, sl
 8006674:	9904      	ldr	r1, [sp, #16]
 8006676:	f001 fbed 	bl	8007e54 <_Bfree>
 800667a:	4659      	mov	r1, fp
 800667c:	4650      	mov	r0, sl
 800667e:	f001 fbe9 	bl	8007e54 <_Bfree>
 8006682:	e627      	b.n	80062d4 <_strtod_l+0x64c>
 8006684:	f1b8 0f00 	cmp.w	r8, #0
 8006688:	d119      	bne.n	80066be <_strtod_l+0xa36>
 800668a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800668c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006690:	b9e3      	cbnz	r3, 80066cc <_strtod_l+0xa44>
 8006692:	2200      	movs	r2, #0
 8006694:	4630      	mov	r0, r6
 8006696:	4639      	mov	r1, r7
 8006698:	4b3c      	ldr	r3, [pc, #240]	; (800678c <_strtod_l+0xb04>)
 800669a:	f7fa f9fb 	bl	8000a94 <__aeabi_dcmplt>
 800669e:	b9c8      	cbnz	r0, 80066d4 <_strtod_l+0xa4c>
 80066a0:	2200      	movs	r2, #0
 80066a2:	4630      	mov	r0, r6
 80066a4:	4639      	mov	r1, r7
 80066a6:	4b3c      	ldr	r3, [pc, #240]	; (8006798 <_strtod_l+0xb10>)
 80066a8:	f7f9 ff82 	bl	80005b0 <__aeabi_dmul>
 80066ac:	4604      	mov	r4, r0
 80066ae:	460d      	mov	r5, r1
 80066b0:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 80066b4:	9416      	str	r4, [sp, #88]	; 0x58
 80066b6:	9317      	str	r3, [sp, #92]	; 0x5c
 80066b8:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 80066bc:	e7a2      	b.n	8006604 <_strtod_l+0x97c>
 80066be:	f1b8 0f01 	cmp.w	r8, #1
 80066c2:	d103      	bne.n	80066cc <_strtod_l+0xa44>
 80066c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	f43f ad92 	beq.w	80061f0 <_strtod_l+0x568>
 80066cc:	2600      	movs	r6, #0
 80066ce:	2400      	movs	r4, #0
 80066d0:	4f32      	ldr	r7, [pc, #200]	; (800679c <_strtod_l+0xb14>)
 80066d2:	e796      	b.n	8006602 <_strtod_l+0x97a>
 80066d4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80066d6:	4d30      	ldr	r5, [pc, #192]	; (8006798 <_strtod_l+0xb10>)
 80066d8:	e7ea      	b.n	80066b0 <_strtod_l+0xa28>
 80066da:	4b2f      	ldr	r3, [pc, #188]	; (8006798 <_strtod_l+0xb10>)
 80066dc:	2200      	movs	r2, #0
 80066de:	4630      	mov	r0, r6
 80066e0:	4639      	mov	r1, r7
 80066e2:	f7f9 ff65 	bl	80005b0 <__aeabi_dmul>
 80066e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80066e8:	4604      	mov	r4, r0
 80066ea:	460d      	mov	r5, r1
 80066ec:	b933      	cbnz	r3, 80066fc <_strtod_l+0xa74>
 80066ee:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80066f2:	9010      	str	r0, [sp, #64]	; 0x40
 80066f4:	9311      	str	r3, [sp, #68]	; 0x44
 80066f6:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80066fa:	e783      	b.n	8006604 <_strtod_l+0x97c>
 80066fc:	4602      	mov	r2, r0
 80066fe:	460b      	mov	r3, r1
 8006700:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8006704:	e7f7      	b.n	80066f6 <_strtod_l+0xa6e>
 8006706:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800670a:	9b05      	ldr	r3, [sp, #20]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d1a8      	bne.n	8006662 <_strtod_l+0x9da>
 8006710:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006714:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006716:	0d1b      	lsrs	r3, r3, #20
 8006718:	051b      	lsls	r3, r3, #20
 800671a:	429a      	cmp	r2, r3
 800671c:	d1a1      	bne.n	8006662 <_strtod_l+0x9da>
 800671e:	4620      	mov	r0, r4
 8006720:	4629      	mov	r1, r5
 8006722:	f7fa fceb 	bl	80010fc <__aeabi_d2lz>
 8006726:	f7f9 ff15 	bl	8000554 <__aeabi_l2d>
 800672a:	4602      	mov	r2, r0
 800672c:	460b      	mov	r3, r1
 800672e:	4620      	mov	r0, r4
 8006730:	4629      	mov	r1, r5
 8006732:	f7f9 fd85 	bl	8000240 <__aeabi_dsub>
 8006736:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006738:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800673c:	ea43 0308 	orr.w	r3, r3, r8
 8006740:	4313      	orrs	r3, r2
 8006742:	4604      	mov	r4, r0
 8006744:	460d      	mov	r5, r1
 8006746:	d066      	beq.n	8006816 <_strtod_l+0xb8e>
 8006748:	a309      	add	r3, pc, #36	; (adr r3, 8006770 <_strtod_l+0xae8>)
 800674a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800674e:	f7fa f9a1 	bl	8000a94 <__aeabi_dcmplt>
 8006752:	2800      	cmp	r0, #0
 8006754:	f47f ace2 	bne.w	800611c <_strtod_l+0x494>
 8006758:	a307      	add	r3, pc, #28	; (adr r3, 8006778 <_strtod_l+0xaf0>)
 800675a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800675e:	4620      	mov	r0, r4
 8006760:	4629      	mov	r1, r5
 8006762:	f7fa f9b5 	bl	8000ad0 <__aeabi_dcmpgt>
 8006766:	2800      	cmp	r0, #0
 8006768:	f43f af7b 	beq.w	8006662 <_strtod_l+0x9da>
 800676c:	e4d6      	b.n	800611c <_strtod_l+0x494>
 800676e:	bf00      	nop
 8006770:	94a03595 	.word	0x94a03595
 8006774:	3fdfffff 	.word	0x3fdfffff
 8006778:	35afe535 	.word	0x35afe535
 800677c:	3fe00000 	.word	0x3fe00000
 8006780:	000fffff 	.word	0x000fffff
 8006784:	7ff00000 	.word	0x7ff00000
 8006788:	7fefffff 	.word	0x7fefffff
 800678c:	3ff00000 	.word	0x3ff00000
 8006790:	7fe00000 	.word	0x7fe00000
 8006794:	7c9fffff 	.word	0x7c9fffff
 8006798:	3fe00000 	.word	0x3fe00000
 800679c:	bff00000 	.word	0xbff00000
 80067a0:	9b05      	ldr	r3, [sp, #20]
 80067a2:	b313      	cbz	r3, 80067ea <_strtod_l+0xb62>
 80067a4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80067a6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80067aa:	d81e      	bhi.n	80067ea <_strtod_l+0xb62>
 80067ac:	a326      	add	r3, pc, #152	; (adr r3, 8006848 <_strtod_l+0xbc0>)
 80067ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067b2:	4620      	mov	r0, r4
 80067b4:	4629      	mov	r1, r5
 80067b6:	f7fa f977 	bl	8000aa8 <__aeabi_dcmple>
 80067ba:	b190      	cbz	r0, 80067e2 <_strtod_l+0xb5a>
 80067bc:	4629      	mov	r1, r5
 80067be:	4620      	mov	r0, r4
 80067c0:	f7fa f9ce 	bl	8000b60 <__aeabi_d2uiz>
 80067c4:	2801      	cmp	r0, #1
 80067c6:	bf38      	it	cc
 80067c8:	2001      	movcc	r0, #1
 80067ca:	f7f9 fe77 	bl	80004bc <__aeabi_ui2d>
 80067ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80067d0:	4604      	mov	r4, r0
 80067d2:	460d      	mov	r5, r1
 80067d4:	b9d3      	cbnz	r3, 800680c <_strtod_l+0xb84>
 80067d6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80067da:	9012      	str	r0, [sp, #72]	; 0x48
 80067dc:	9313      	str	r3, [sp, #76]	; 0x4c
 80067de:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 80067e2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80067e4:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 80067e8:	1a9f      	subs	r7, r3, r2
 80067ea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80067ee:	f001 fe61 	bl	80084b4 <__ulp>
 80067f2:	4602      	mov	r2, r0
 80067f4:	460b      	mov	r3, r1
 80067f6:	4630      	mov	r0, r6
 80067f8:	4639      	mov	r1, r7
 80067fa:	f7f9 fed9 	bl	80005b0 <__aeabi_dmul>
 80067fe:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006802:	f7f9 fd1f 	bl	8000244 <__adddf3>
 8006806:	4680      	mov	r8, r0
 8006808:	4689      	mov	r9, r1
 800680a:	e77e      	b.n	800670a <_strtod_l+0xa82>
 800680c:	4602      	mov	r2, r0
 800680e:	460b      	mov	r3, r1
 8006810:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8006814:	e7e3      	b.n	80067de <_strtod_l+0xb56>
 8006816:	a30e      	add	r3, pc, #56	; (adr r3, 8006850 <_strtod_l+0xbc8>)
 8006818:	e9d3 2300 	ldrd	r2, r3, [r3]
 800681c:	f7fa f93a 	bl	8000a94 <__aeabi_dcmplt>
 8006820:	e7a1      	b.n	8006766 <_strtod_l+0xade>
 8006822:	2300      	movs	r3, #0
 8006824:	930a      	str	r3, [sp, #40]	; 0x28
 8006826:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006828:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800682a:	6013      	str	r3, [r2, #0]
 800682c:	f7ff ba71 	b.w	8005d12 <_strtod_l+0x8a>
 8006830:	2a65      	cmp	r2, #101	; 0x65
 8006832:	f43f ab63 	beq.w	8005efc <_strtod_l+0x274>
 8006836:	2a45      	cmp	r2, #69	; 0x45
 8006838:	f43f ab60 	beq.w	8005efc <_strtod_l+0x274>
 800683c:	2301      	movs	r3, #1
 800683e:	f7ff bb95 	b.w	8005f6c <_strtod_l+0x2e4>
 8006842:	bf00      	nop
 8006844:	f3af 8000 	nop.w
 8006848:	ffc00000 	.word	0xffc00000
 800684c:	41dfffff 	.word	0x41dfffff
 8006850:	94a03595 	.word	0x94a03595
 8006854:	3fcfffff 	.word	0x3fcfffff

08006858 <_strtod_r>:
 8006858:	4b01      	ldr	r3, [pc, #4]	; (8006860 <_strtod_r+0x8>)
 800685a:	f7ff ba15 	b.w	8005c88 <_strtod_l>
 800685e:	bf00      	nop
 8006860:	20000088 	.word	0x20000088

08006864 <_strtol_l.constprop.0>:
 8006864:	2b01      	cmp	r3, #1
 8006866:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800686a:	4680      	mov	r8, r0
 800686c:	d001      	beq.n	8006872 <_strtol_l.constprop.0+0xe>
 800686e:	2b24      	cmp	r3, #36	; 0x24
 8006870:	d906      	bls.n	8006880 <_strtol_l.constprop.0+0x1c>
 8006872:	f7fe fb21 	bl	8004eb8 <__errno>
 8006876:	2316      	movs	r3, #22
 8006878:	6003      	str	r3, [r0, #0]
 800687a:	2000      	movs	r0, #0
 800687c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006880:	460d      	mov	r5, r1
 8006882:	4f35      	ldr	r7, [pc, #212]	; (8006958 <_strtol_l.constprop.0+0xf4>)
 8006884:	4628      	mov	r0, r5
 8006886:	f815 4b01 	ldrb.w	r4, [r5], #1
 800688a:	5de6      	ldrb	r6, [r4, r7]
 800688c:	f016 0608 	ands.w	r6, r6, #8
 8006890:	d1f8      	bne.n	8006884 <_strtol_l.constprop.0+0x20>
 8006892:	2c2d      	cmp	r4, #45	; 0x2d
 8006894:	d12f      	bne.n	80068f6 <_strtol_l.constprop.0+0x92>
 8006896:	2601      	movs	r6, #1
 8006898:	782c      	ldrb	r4, [r5, #0]
 800689a:	1c85      	adds	r5, r0, #2
 800689c:	2b00      	cmp	r3, #0
 800689e:	d057      	beq.n	8006950 <_strtol_l.constprop.0+0xec>
 80068a0:	2b10      	cmp	r3, #16
 80068a2:	d109      	bne.n	80068b8 <_strtol_l.constprop.0+0x54>
 80068a4:	2c30      	cmp	r4, #48	; 0x30
 80068a6:	d107      	bne.n	80068b8 <_strtol_l.constprop.0+0x54>
 80068a8:	7828      	ldrb	r0, [r5, #0]
 80068aa:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 80068ae:	2858      	cmp	r0, #88	; 0x58
 80068b0:	d149      	bne.n	8006946 <_strtol_l.constprop.0+0xe2>
 80068b2:	2310      	movs	r3, #16
 80068b4:	786c      	ldrb	r4, [r5, #1]
 80068b6:	3502      	adds	r5, #2
 80068b8:	2700      	movs	r7, #0
 80068ba:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 80068be:	f10e 3eff 	add.w	lr, lr, #4294967295
 80068c2:	fbbe f9f3 	udiv	r9, lr, r3
 80068c6:	4638      	mov	r0, r7
 80068c8:	fb03 ea19 	mls	sl, r3, r9, lr
 80068cc:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80068d0:	f1bc 0f09 	cmp.w	ip, #9
 80068d4:	d814      	bhi.n	8006900 <_strtol_l.constprop.0+0x9c>
 80068d6:	4664      	mov	r4, ip
 80068d8:	42a3      	cmp	r3, r4
 80068da:	dd22      	ble.n	8006922 <_strtol_l.constprop.0+0xbe>
 80068dc:	2f00      	cmp	r7, #0
 80068de:	db1d      	blt.n	800691c <_strtol_l.constprop.0+0xb8>
 80068e0:	4581      	cmp	r9, r0
 80068e2:	d31b      	bcc.n	800691c <_strtol_l.constprop.0+0xb8>
 80068e4:	d101      	bne.n	80068ea <_strtol_l.constprop.0+0x86>
 80068e6:	45a2      	cmp	sl, r4
 80068e8:	db18      	blt.n	800691c <_strtol_l.constprop.0+0xb8>
 80068ea:	2701      	movs	r7, #1
 80068ec:	fb00 4003 	mla	r0, r0, r3, r4
 80068f0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80068f4:	e7ea      	b.n	80068cc <_strtol_l.constprop.0+0x68>
 80068f6:	2c2b      	cmp	r4, #43	; 0x2b
 80068f8:	bf04      	itt	eq
 80068fa:	782c      	ldrbeq	r4, [r5, #0]
 80068fc:	1c85      	addeq	r5, r0, #2
 80068fe:	e7cd      	b.n	800689c <_strtol_l.constprop.0+0x38>
 8006900:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8006904:	f1bc 0f19 	cmp.w	ip, #25
 8006908:	d801      	bhi.n	800690e <_strtol_l.constprop.0+0xaa>
 800690a:	3c37      	subs	r4, #55	; 0x37
 800690c:	e7e4      	b.n	80068d8 <_strtol_l.constprop.0+0x74>
 800690e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8006912:	f1bc 0f19 	cmp.w	ip, #25
 8006916:	d804      	bhi.n	8006922 <_strtol_l.constprop.0+0xbe>
 8006918:	3c57      	subs	r4, #87	; 0x57
 800691a:	e7dd      	b.n	80068d8 <_strtol_l.constprop.0+0x74>
 800691c:	f04f 37ff 	mov.w	r7, #4294967295
 8006920:	e7e6      	b.n	80068f0 <_strtol_l.constprop.0+0x8c>
 8006922:	2f00      	cmp	r7, #0
 8006924:	da07      	bge.n	8006936 <_strtol_l.constprop.0+0xd2>
 8006926:	2322      	movs	r3, #34	; 0x22
 8006928:	4670      	mov	r0, lr
 800692a:	f8c8 3000 	str.w	r3, [r8]
 800692e:	2a00      	cmp	r2, #0
 8006930:	d0a4      	beq.n	800687c <_strtol_l.constprop.0+0x18>
 8006932:	1e69      	subs	r1, r5, #1
 8006934:	e005      	b.n	8006942 <_strtol_l.constprop.0+0xde>
 8006936:	b106      	cbz	r6, 800693a <_strtol_l.constprop.0+0xd6>
 8006938:	4240      	negs	r0, r0
 800693a:	2a00      	cmp	r2, #0
 800693c:	d09e      	beq.n	800687c <_strtol_l.constprop.0+0x18>
 800693e:	2f00      	cmp	r7, #0
 8006940:	d1f7      	bne.n	8006932 <_strtol_l.constprop.0+0xce>
 8006942:	6011      	str	r1, [r2, #0]
 8006944:	e79a      	b.n	800687c <_strtol_l.constprop.0+0x18>
 8006946:	2430      	movs	r4, #48	; 0x30
 8006948:	2b00      	cmp	r3, #0
 800694a:	d1b5      	bne.n	80068b8 <_strtol_l.constprop.0+0x54>
 800694c:	2308      	movs	r3, #8
 800694e:	e7b3      	b.n	80068b8 <_strtol_l.constprop.0+0x54>
 8006950:	2c30      	cmp	r4, #48	; 0x30
 8006952:	d0a9      	beq.n	80068a8 <_strtol_l.constprop.0+0x44>
 8006954:	230a      	movs	r3, #10
 8006956:	e7af      	b.n	80068b8 <_strtol_l.constprop.0+0x54>
 8006958:	080098b1 	.word	0x080098b1

0800695c <_strtol_r>:
 800695c:	f7ff bf82 	b.w	8006864 <_strtol_l.constprop.0>

08006960 <_vsiprintf_r>:
 8006960:	b500      	push	{lr}
 8006962:	b09b      	sub	sp, #108	; 0x6c
 8006964:	9100      	str	r1, [sp, #0]
 8006966:	9104      	str	r1, [sp, #16]
 8006968:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800696c:	9105      	str	r1, [sp, #20]
 800696e:	9102      	str	r1, [sp, #8]
 8006970:	4905      	ldr	r1, [pc, #20]	; (8006988 <_vsiprintf_r+0x28>)
 8006972:	9103      	str	r1, [sp, #12]
 8006974:	4669      	mov	r1, sp
 8006976:	f002 f831 	bl	80089dc <_svfiprintf_r>
 800697a:	2200      	movs	r2, #0
 800697c:	9b00      	ldr	r3, [sp, #0]
 800697e:	701a      	strb	r2, [r3, #0]
 8006980:	b01b      	add	sp, #108	; 0x6c
 8006982:	f85d fb04 	ldr.w	pc, [sp], #4
 8006986:	bf00      	nop
 8006988:	ffff0208 	.word	0xffff0208

0800698c <vsiprintf>:
 800698c:	4613      	mov	r3, r2
 800698e:	460a      	mov	r2, r1
 8006990:	4601      	mov	r1, r0
 8006992:	4802      	ldr	r0, [pc, #8]	; (800699c <vsiprintf+0x10>)
 8006994:	6800      	ldr	r0, [r0, #0]
 8006996:	f7ff bfe3 	b.w	8006960 <_vsiprintf_r>
 800699a:	bf00      	nop
 800699c:	20000020 	.word	0x20000020

080069a0 <quorem>:
 80069a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069a4:	6903      	ldr	r3, [r0, #16]
 80069a6:	690c      	ldr	r4, [r1, #16]
 80069a8:	4607      	mov	r7, r0
 80069aa:	42a3      	cmp	r3, r4
 80069ac:	f2c0 8082 	blt.w	8006ab4 <quorem+0x114>
 80069b0:	3c01      	subs	r4, #1
 80069b2:	f100 0514 	add.w	r5, r0, #20
 80069b6:	f101 0814 	add.w	r8, r1, #20
 80069ba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80069be:	9301      	str	r3, [sp, #4]
 80069c0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80069c4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80069c8:	3301      	adds	r3, #1
 80069ca:	429a      	cmp	r2, r3
 80069cc:	fbb2 f6f3 	udiv	r6, r2, r3
 80069d0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80069d4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80069d8:	d331      	bcc.n	8006a3e <quorem+0x9e>
 80069da:	f04f 0e00 	mov.w	lr, #0
 80069de:	4640      	mov	r0, r8
 80069e0:	46ac      	mov	ip, r5
 80069e2:	46f2      	mov	sl, lr
 80069e4:	f850 2b04 	ldr.w	r2, [r0], #4
 80069e8:	b293      	uxth	r3, r2
 80069ea:	fb06 e303 	mla	r3, r6, r3, lr
 80069ee:	0c12      	lsrs	r2, r2, #16
 80069f0:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80069f4:	b29b      	uxth	r3, r3
 80069f6:	fb06 e202 	mla	r2, r6, r2, lr
 80069fa:	ebaa 0303 	sub.w	r3, sl, r3
 80069fe:	f8dc a000 	ldr.w	sl, [ip]
 8006a02:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006a06:	fa1f fa8a 	uxth.w	sl, sl
 8006a0a:	4453      	add	r3, sl
 8006a0c:	f8dc a000 	ldr.w	sl, [ip]
 8006a10:	b292      	uxth	r2, r2
 8006a12:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006a16:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006a1a:	b29b      	uxth	r3, r3
 8006a1c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006a20:	4581      	cmp	r9, r0
 8006a22:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006a26:	f84c 3b04 	str.w	r3, [ip], #4
 8006a2a:	d2db      	bcs.n	80069e4 <quorem+0x44>
 8006a2c:	f855 300b 	ldr.w	r3, [r5, fp]
 8006a30:	b92b      	cbnz	r3, 8006a3e <quorem+0x9e>
 8006a32:	9b01      	ldr	r3, [sp, #4]
 8006a34:	3b04      	subs	r3, #4
 8006a36:	429d      	cmp	r5, r3
 8006a38:	461a      	mov	r2, r3
 8006a3a:	d32f      	bcc.n	8006a9c <quorem+0xfc>
 8006a3c:	613c      	str	r4, [r7, #16]
 8006a3e:	4638      	mov	r0, r7
 8006a40:	f001 fc90 	bl	8008364 <__mcmp>
 8006a44:	2800      	cmp	r0, #0
 8006a46:	db25      	blt.n	8006a94 <quorem+0xf4>
 8006a48:	4628      	mov	r0, r5
 8006a4a:	f04f 0c00 	mov.w	ip, #0
 8006a4e:	3601      	adds	r6, #1
 8006a50:	f858 1b04 	ldr.w	r1, [r8], #4
 8006a54:	f8d0 e000 	ldr.w	lr, [r0]
 8006a58:	b28b      	uxth	r3, r1
 8006a5a:	ebac 0303 	sub.w	r3, ip, r3
 8006a5e:	fa1f f28e 	uxth.w	r2, lr
 8006a62:	4413      	add	r3, r2
 8006a64:	0c0a      	lsrs	r2, r1, #16
 8006a66:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006a6a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006a6e:	b29b      	uxth	r3, r3
 8006a70:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006a74:	45c1      	cmp	r9, r8
 8006a76:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006a7a:	f840 3b04 	str.w	r3, [r0], #4
 8006a7e:	d2e7      	bcs.n	8006a50 <quorem+0xb0>
 8006a80:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006a84:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006a88:	b922      	cbnz	r2, 8006a94 <quorem+0xf4>
 8006a8a:	3b04      	subs	r3, #4
 8006a8c:	429d      	cmp	r5, r3
 8006a8e:	461a      	mov	r2, r3
 8006a90:	d30a      	bcc.n	8006aa8 <quorem+0x108>
 8006a92:	613c      	str	r4, [r7, #16]
 8006a94:	4630      	mov	r0, r6
 8006a96:	b003      	add	sp, #12
 8006a98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a9c:	6812      	ldr	r2, [r2, #0]
 8006a9e:	3b04      	subs	r3, #4
 8006aa0:	2a00      	cmp	r2, #0
 8006aa2:	d1cb      	bne.n	8006a3c <quorem+0x9c>
 8006aa4:	3c01      	subs	r4, #1
 8006aa6:	e7c6      	b.n	8006a36 <quorem+0x96>
 8006aa8:	6812      	ldr	r2, [r2, #0]
 8006aaa:	3b04      	subs	r3, #4
 8006aac:	2a00      	cmp	r2, #0
 8006aae:	d1f0      	bne.n	8006a92 <quorem+0xf2>
 8006ab0:	3c01      	subs	r4, #1
 8006ab2:	e7eb      	b.n	8006a8c <quorem+0xec>
 8006ab4:	2000      	movs	r0, #0
 8006ab6:	e7ee      	b.n	8006a96 <quorem+0xf6>

08006ab8 <_dtoa_r>:
 8006ab8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006abc:	4616      	mov	r6, r2
 8006abe:	461f      	mov	r7, r3
 8006ac0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006ac2:	b099      	sub	sp, #100	; 0x64
 8006ac4:	4605      	mov	r5, r0
 8006ac6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8006aca:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8006ace:	b974      	cbnz	r4, 8006aee <_dtoa_r+0x36>
 8006ad0:	2010      	movs	r0, #16
 8006ad2:	f001 f949 	bl	8007d68 <malloc>
 8006ad6:	4602      	mov	r2, r0
 8006ad8:	6268      	str	r0, [r5, #36]	; 0x24
 8006ada:	b920      	cbnz	r0, 8006ae6 <_dtoa_r+0x2e>
 8006adc:	21ea      	movs	r1, #234	; 0xea
 8006ade:	4ba8      	ldr	r3, [pc, #672]	; (8006d80 <_dtoa_r+0x2c8>)
 8006ae0:	48a8      	ldr	r0, [pc, #672]	; (8006d84 <_dtoa_r+0x2cc>)
 8006ae2:	f002 f8b3 	bl	8008c4c <__assert_func>
 8006ae6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006aea:	6004      	str	r4, [r0, #0]
 8006aec:	60c4      	str	r4, [r0, #12]
 8006aee:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006af0:	6819      	ldr	r1, [r3, #0]
 8006af2:	b151      	cbz	r1, 8006b0a <_dtoa_r+0x52>
 8006af4:	685a      	ldr	r2, [r3, #4]
 8006af6:	2301      	movs	r3, #1
 8006af8:	4093      	lsls	r3, r2
 8006afa:	604a      	str	r2, [r1, #4]
 8006afc:	608b      	str	r3, [r1, #8]
 8006afe:	4628      	mov	r0, r5
 8006b00:	f001 f9a8 	bl	8007e54 <_Bfree>
 8006b04:	2200      	movs	r2, #0
 8006b06:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006b08:	601a      	str	r2, [r3, #0]
 8006b0a:	1e3b      	subs	r3, r7, #0
 8006b0c:	bfaf      	iteee	ge
 8006b0e:	2300      	movge	r3, #0
 8006b10:	2201      	movlt	r2, #1
 8006b12:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006b16:	9305      	strlt	r3, [sp, #20]
 8006b18:	bfa8      	it	ge
 8006b1a:	f8c8 3000 	strge.w	r3, [r8]
 8006b1e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8006b22:	4b99      	ldr	r3, [pc, #612]	; (8006d88 <_dtoa_r+0x2d0>)
 8006b24:	bfb8      	it	lt
 8006b26:	f8c8 2000 	strlt.w	r2, [r8]
 8006b2a:	ea33 0309 	bics.w	r3, r3, r9
 8006b2e:	d119      	bne.n	8006b64 <_dtoa_r+0xac>
 8006b30:	f242 730f 	movw	r3, #9999	; 0x270f
 8006b34:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006b36:	6013      	str	r3, [r2, #0]
 8006b38:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006b3c:	4333      	orrs	r3, r6
 8006b3e:	f000 857f 	beq.w	8007640 <_dtoa_r+0xb88>
 8006b42:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006b44:	b953      	cbnz	r3, 8006b5c <_dtoa_r+0xa4>
 8006b46:	4b91      	ldr	r3, [pc, #580]	; (8006d8c <_dtoa_r+0x2d4>)
 8006b48:	e022      	b.n	8006b90 <_dtoa_r+0xd8>
 8006b4a:	4b91      	ldr	r3, [pc, #580]	; (8006d90 <_dtoa_r+0x2d8>)
 8006b4c:	9303      	str	r3, [sp, #12]
 8006b4e:	3308      	adds	r3, #8
 8006b50:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006b52:	6013      	str	r3, [r2, #0]
 8006b54:	9803      	ldr	r0, [sp, #12]
 8006b56:	b019      	add	sp, #100	; 0x64
 8006b58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b5c:	4b8b      	ldr	r3, [pc, #556]	; (8006d8c <_dtoa_r+0x2d4>)
 8006b5e:	9303      	str	r3, [sp, #12]
 8006b60:	3303      	adds	r3, #3
 8006b62:	e7f5      	b.n	8006b50 <_dtoa_r+0x98>
 8006b64:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006b68:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8006b6c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006b70:	2200      	movs	r2, #0
 8006b72:	2300      	movs	r3, #0
 8006b74:	f7f9 ff84 	bl	8000a80 <__aeabi_dcmpeq>
 8006b78:	4680      	mov	r8, r0
 8006b7a:	b158      	cbz	r0, 8006b94 <_dtoa_r+0xdc>
 8006b7c:	2301      	movs	r3, #1
 8006b7e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006b80:	6013      	str	r3, [r2, #0]
 8006b82:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	f000 8558 	beq.w	800763a <_dtoa_r+0xb82>
 8006b8a:	4882      	ldr	r0, [pc, #520]	; (8006d94 <_dtoa_r+0x2dc>)
 8006b8c:	6018      	str	r0, [r3, #0]
 8006b8e:	1e43      	subs	r3, r0, #1
 8006b90:	9303      	str	r3, [sp, #12]
 8006b92:	e7df      	b.n	8006b54 <_dtoa_r+0x9c>
 8006b94:	ab16      	add	r3, sp, #88	; 0x58
 8006b96:	9301      	str	r3, [sp, #4]
 8006b98:	ab17      	add	r3, sp, #92	; 0x5c
 8006b9a:	9300      	str	r3, [sp, #0]
 8006b9c:	4628      	mov	r0, r5
 8006b9e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006ba2:	f001 fd01 	bl	80085a8 <__d2b>
 8006ba6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006baa:	4683      	mov	fp, r0
 8006bac:	2c00      	cmp	r4, #0
 8006bae:	d07f      	beq.n	8006cb0 <_dtoa_r+0x1f8>
 8006bb0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006bb4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006bb6:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8006bba:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006bbe:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8006bc2:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8006bc6:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8006bca:	2200      	movs	r2, #0
 8006bcc:	4b72      	ldr	r3, [pc, #456]	; (8006d98 <_dtoa_r+0x2e0>)
 8006bce:	f7f9 fb37 	bl	8000240 <__aeabi_dsub>
 8006bd2:	a365      	add	r3, pc, #404	; (adr r3, 8006d68 <_dtoa_r+0x2b0>)
 8006bd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bd8:	f7f9 fcea 	bl	80005b0 <__aeabi_dmul>
 8006bdc:	a364      	add	r3, pc, #400	; (adr r3, 8006d70 <_dtoa_r+0x2b8>)
 8006bde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006be2:	f7f9 fb2f 	bl	8000244 <__adddf3>
 8006be6:	4606      	mov	r6, r0
 8006be8:	4620      	mov	r0, r4
 8006bea:	460f      	mov	r7, r1
 8006bec:	f7f9 fc76 	bl	80004dc <__aeabi_i2d>
 8006bf0:	a361      	add	r3, pc, #388	; (adr r3, 8006d78 <_dtoa_r+0x2c0>)
 8006bf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bf6:	f7f9 fcdb 	bl	80005b0 <__aeabi_dmul>
 8006bfa:	4602      	mov	r2, r0
 8006bfc:	460b      	mov	r3, r1
 8006bfe:	4630      	mov	r0, r6
 8006c00:	4639      	mov	r1, r7
 8006c02:	f7f9 fb1f 	bl	8000244 <__adddf3>
 8006c06:	4606      	mov	r6, r0
 8006c08:	460f      	mov	r7, r1
 8006c0a:	f7f9 ff81 	bl	8000b10 <__aeabi_d2iz>
 8006c0e:	2200      	movs	r2, #0
 8006c10:	4682      	mov	sl, r0
 8006c12:	2300      	movs	r3, #0
 8006c14:	4630      	mov	r0, r6
 8006c16:	4639      	mov	r1, r7
 8006c18:	f7f9 ff3c 	bl	8000a94 <__aeabi_dcmplt>
 8006c1c:	b148      	cbz	r0, 8006c32 <_dtoa_r+0x17a>
 8006c1e:	4650      	mov	r0, sl
 8006c20:	f7f9 fc5c 	bl	80004dc <__aeabi_i2d>
 8006c24:	4632      	mov	r2, r6
 8006c26:	463b      	mov	r3, r7
 8006c28:	f7f9 ff2a 	bl	8000a80 <__aeabi_dcmpeq>
 8006c2c:	b908      	cbnz	r0, 8006c32 <_dtoa_r+0x17a>
 8006c2e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006c32:	f1ba 0f16 	cmp.w	sl, #22
 8006c36:	d858      	bhi.n	8006cea <_dtoa_r+0x232>
 8006c38:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006c3c:	4b57      	ldr	r3, [pc, #348]	; (8006d9c <_dtoa_r+0x2e4>)
 8006c3e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006c42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c46:	f7f9 ff25 	bl	8000a94 <__aeabi_dcmplt>
 8006c4a:	2800      	cmp	r0, #0
 8006c4c:	d04f      	beq.n	8006cee <_dtoa_r+0x236>
 8006c4e:	2300      	movs	r3, #0
 8006c50:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006c54:	930f      	str	r3, [sp, #60]	; 0x3c
 8006c56:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006c58:	1b1c      	subs	r4, r3, r4
 8006c5a:	1e63      	subs	r3, r4, #1
 8006c5c:	9309      	str	r3, [sp, #36]	; 0x24
 8006c5e:	bf49      	itett	mi
 8006c60:	f1c4 0301 	rsbmi	r3, r4, #1
 8006c64:	2300      	movpl	r3, #0
 8006c66:	9306      	strmi	r3, [sp, #24]
 8006c68:	2300      	movmi	r3, #0
 8006c6a:	bf54      	ite	pl
 8006c6c:	9306      	strpl	r3, [sp, #24]
 8006c6e:	9309      	strmi	r3, [sp, #36]	; 0x24
 8006c70:	f1ba 0f00 	cmp.w	sl, #0
 8006c74:	db3d      	blt.n	8006cf2 <_dtoa_r+0x23a>
 8006c76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c78:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8006c7c:	4453      	add	r3, sl
 8006c7e:	9309      	str	r3, [sp, #36]	; 0x24
 8006c80:	2300      	movs	r3, #0
 8006c82:	930a      	str	r3, [sp, #40]	; 0x28
 8006c84:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006c86:	2b09      	cmp	r3, #9
 8006c88:	f200 808c 	bhi.w	8006da4 <_dtoa_r+0x2ec>
 8006c8c:	2b05      	cmp	r3, #5
 8006c8e:	bfc4      	itt	gt
 8006c90:	3b04      	subgt	r3, #4
 8006c92:	9322      	strgt	r3, [sp, #136]	; 0x88
 8006c94:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006c96:	bfc8      	it	gt
 8006c98:	2400      	movgt	r4, #0
 8006c9a:	f1a3 0302 	sub.w	r3, r3, #2
 8006c9e:	bfd8      	it	le
 8006ca0:	2401      	movle	r4, #1
 8006ca2:	2b03      	cmp	r3, #3
 8006ca4:	f200 808a 	bhi.w	8006dbc <_dtoa_r+0x304>
 8006ca8:	e8df f003 	tbb	[pc, r3]
 8006cac:	5b4d4f2d 	.word	0x5b4d4f2d
 8006cb0:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8006cb4:	441c      	add	r4, r3
 8006cb6:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8006cba:	2b20      	cmp	r3, #32
 8006cbc:	bfc3      	ittte	gt
 8006cbe:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006cc2:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8006cc6:	fa09 f303 	lslgt.w	r3, r9, r3
 8006cca:	f1c3 0320 	rsble	r3, r3, #32
 8006cce:	bfc6      	itte	gt
 8006cd0:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006cd4:	4318      	orrgt	r0, r3
 8006cd6:	fa06 f003 	lslle.w	r0, r6, r3
 8006cda:	f7f9 fbef 	bl	80004bc <__aeabi_ui2d>
 8006cde:	2301      	movs	r3, #1
 8006ce0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8006ce4:	3c01      	subs	r4, #1
 8006ce6:	9313      	str	r3, [sp, #76]	; 0x4c
 8006ce8:	e76f      	b.n	8006bca <_dtoa_r+0x112>
 8006cea:	2301      	movs	r3, #1
 8006cec:	e7b2      	b.n	8006c54 <_dtoa_r+0x19c>
 8006cee:	900f      	str	r0, [sp, #60]	; 0x3c
 8006cf0:	e7b1      	b.n	8006c56 <_dtoa_r+0x19e>
 8006cf2:	9b06      	ldr	r3, [sp, #24]
 8006cf4:	eba3 030a 	sub.w	r3, r3, sl
 8006cf8:	9306      	str	r3, [sp, #24]
 8006cfa:	f1ca 0300 	rsb	r3, sl, #0
 8006cfe:	930a      	str	r3, [sp, #40]	; 0x28
 8006d00:	2300      	movs	r3, #0
 8006d02:	930e      	str	r3, [sp, #56]	; 0x38
 8006d04:	e7be      	b.n	8006c84 <_dtoa_r+0x1cc>
 8006d06:	2300      	movs	r3, #0
 8006d08:	930b      	str	r3, [sp, #44]	; 0x2c
 8006d0a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	dc58      	bgt.n	8006dc2 <_dtoa_r+0x30a>
 8006d10:	f04f 0901 	mov.w	r9, #1
 8006d14:	464b      	mov	r3, r9
 8006d16:	f8cd 9020 	str.w	r9, [sp, #32]
 8006d1a:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8006d1e:	2200      	movs	r2, #0
 8006d20:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8006d22:	6042      	str	r2, [r0, #4]
 8006d24:	2204      	movs	r2, #4
 8006d26:	f102 0614 	add.w	r6, r2, #20
 8006d2a:	429e      	cmp	r6, r3
 8006d2c:	6841      	ldr	r1, [r0, #4]
 8006d2e:	d94e      	bls.n	8006dce <_dtoa_r+0x316>
 8006d30:	4628      	mov	r0, r5
 8006d32:	f001 f84f 	bl	8007dd4 <_Balloc>
 8006d36:	9003      	str	r0, [sp, #12]
 8006d38:	2800      	cmp	r0, #0
 8006d3a:	d14c      	bne.n	8006dd6 <_dtoa_r+0x31e>
 8006d3c:	4602      	mov	r2, r0
 8006d3e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006d42:	4b17      	ldr	r3, [pc, #92]	; (8006da0 <_dtoa_r+0x2e8>)
 8006d44:	e6cc      	b.n	8006ae0 <_dtoa_r+0x28>
 8006d46:	2301      	movs	r3, #1
 8006d48:	e7de      	b.n	8006d08 <_dtoa_r+0x250>
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	930b      	str	r3, [sp, #44]	; 0x2c
 8006d4e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006d50:	eb0a 0903 	add.w	r9, sl, r3
 8006d54:	f109 0301 	add.w	r3, r9, #1
 8006d58:	2b01      	cmp	r3, #1
 8006d5a:	9308      	str	r3, [sp, #32]
 8006d5c:	bfb8      	it	lt
 8006d5e:	2301      	movlt	r3, #1
 8006d60:	e7dd      	b.n	8006d1e <_dtoa_r+0x266>
 8006d62:	2301      	movs	r3, #1
 8006d64:	e7f2      	b.n	8006d4c <_dtoa_r+0x294>
 8006d66:	bf00      	nop
 8006d68:	636f4361 	.word	0x636f4361
 8006d6c:	3fd287a7 	.word	0x3fd287a7
 8006d70:	8b60c8b3 	.word	0x8b60c8b3
 8006d74:	3fc68a28 	.word	0x3fc68a28
 8006d78:	509f79fb 	.word	0x509f79fb
 8006d7c:	3fd34413 	.word	0x3fd34413
 8006d80:	080099be 	.word	0x080099be
 8006d84:	080099d5 	.word	0x080099d5
 8006d88:	7ff00000 	.word	0x7ff00000
 8006d8c:	080099ba 	.word	0x080099ba
 8006d90:	080099b1 	.word	0x080099b1
 8006d94:	08009835 	.word	0x08009835
 8006d98:	3ff80000 	.word	0x3ff80000
 8006d9c:	08009b40 	.word	0x08009b40
 8006da0:	08009a30 	.word	0x08009a30
 8006da4:	2401      	movs	r4, #1
 8006da6:	2300      	movs	r3, #0
 8006da8:	940b      	str	r4, [sp, #44]	; 0x2c
 8006daa:	9322      	str	r3, [sp, #136]	; 0x88
 8006dac:	f04f 39ff 	mov.w	r9, #4294967295
 8006db0:	2200      	movs	r2, #0
 8006db2:	2312      	movs	r3, #18
 8006db4:	f8cd 9020 	str.w	r9, [sp, #32]
 8006db8:	9223      	str	r2, [sp, #140]	; 0x8c
 8006dba:	e7b0      	b.n	8006d1e <_dtoa_r+0x266>
 8006dbc:	2301      	movs	r3, #1
 8006dbe:	930b      	str	r3, [sp, #44]	; 0x2c
 8006dc0:	e7f4      	b.n	8006dac <_dtoa_r+0x2f4>
 8006dc2:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8006dc6:	464b      	mov	r3, r9
 8006dc8:	f8cd 9020 	str.w	r9, [sp, #32]
 8006dcc:	e7a7      	b.n	8006d1e <_dtoa_r+0x266>
 8006dce:	3101      	adds	r1, #1
 8006dd0:	6041      	str	r1, [r0, #4]
 8006dd2:	0052      	lsls	r2, r2, #1
 8006dd4:	e7a7      	b.n	8006d26 <_dtoa_r+0x26e>
 8006dd6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006dd8:	9a03      	ldr	r2, [sp, #12]
 8006dda:	601a      	str	r2, [r3, #0]
 8006ddc:	9b08      	ldr	r3, [sp, #32]
 8006dde:	2b0e      	cmp	r3, #14
 8006de0:	f200 80a8 	bhi.w	8006f34 <_dtoa_r+0x47c>
 8006de4:	2c00      	cmp	r4, #0
 8006de6:	f000 80a5 	beq.w	8006f34 <_dtoa_r+0x47c>
 8006dea:	f1ba 0f00 	cmp.w	sl, #0
 8006dee:	dd34      	ble.n	8006e5a <_dtoa_r+0x3a2>
 8006df0:	4a9a      	ldr	r2, [pc, #616]	; (800705c <_dtoa_r+0x5a4>)
 8006df2:	f00a 030f 	and.w	r3, sl, #15
 8006df6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006dfa:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8006dfe:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006e02:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006e06:	ea4f 142a 	mov.w	r4, sl, asr #4
 8006e0a:	d016      	beq.n	8006e3a <_dtoa_r+0x382>
 8006e0c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006e10:	4b93      	ldr	r3, [pc, #588]	; (8007060 <_dtoa_r+0x5a8>)
 8006e12:	2703      	movs	r7, #3
 8006e14:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006e18:	f7f9 fcf4 	bl	8000804 <__aeabi_ddiv>
 8006e1c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006e20:	f004 040f 	and.w	r4, r4, #15
 8006e24:	4e8e      	ldr	r6, [pc, #568]	; (8007060 <_dtoa_r+0x5a8>)
 8006e26:	b954      	cbnz	r4, 8006e3e <_dtoa_r+0x386>
 8006e28:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006e2c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006e30:	f7f9 fce8 	bl	8000804 <__aeabi_ddiv>
 8006e34:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006e38:	e029      	b.n	8006e8e <_dtoa_r+0x3d6>
 8006e3a:	2702      	movs	r7, #2
 8006e3c:	e7f2      	b.n	8006e24 <_dtoa_r+0x36c>
 8006e3e:	07e1      	lsls	r1, r4, #31
 8006e40:	d508      	bpl.n	8006e54 <_dtoa_r+0x39c>
 8006e42:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006e46:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006e4a:	f7f9 fbb1 	bl	80005b0 <__aeabi_dmul>
 8006e4e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006e52:	3701      	adds	r7, #1
 8006e54:	1064      	asrs	r4, r4, #1
 8006e56:	3608      	adds	r6, #8
 8006e58:	e7e5      	b.n	8006e26 <_dtoa_r+0x36e>
 8006e5a:	f000 80a5 	beq.w	8006fa8 <_dtoa_r+0x4f0>
 8006e5e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006e62:	f1ca 0400 	rsb	r4, sl, #0
 8006e66:	4b7d      	ldr	r3, [pc, #500]	; (800705c <_dtoa_r+0x5a4>)
 8006e68:	f004 020f 	and.w	r2, r4, #15
 8006e6c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006e70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e74:	f7f9 fb9c 	bl	80005b0 <__aeabi_dmul>
 8006e78:	2702      	movs	r7, #2
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006e80:	4e77      	ldr	r6, [pc, #476]	; (8007060 <_dtoa_r+0x5a8>)
 8006e82:	1124      	asrs	r4, r4, #4
 8006e84:	2c00      	cmp	r4, #0
 8006e86:	f040 8084 	bne.w	8006f92 <_dtoa_r+0x4da>
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d1d2      	bne.n	8006e34 <_dtoa_r+0x37c>
 8006e8e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	f000 808b 	beq.w	8006fac <_dtoa_r+0x4f4>
 8006e96:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006e9a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006e9e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	4b6f      	ldr	r3, [pc, #444]	; (8007064 <_dtoa_r+0x5ac>)
 8006ea6:	f7f9 fdf5 	bl	8000a94 <__aeabi_dcmplt>
 8006eaa:	2800      	cmp	r0, #0
 8006eac:	d07e      	beq.n	8006fac <_dtoa_r+0x4f4>
 8006eae:	9b08      	ldr	r3, [sp, #32]
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d07b      	beq.n	8006fac <_dtoa_r+0x4f4>
 8006eb4:	f1b9 0f00 	cmp.w	r9, #0
 8006eb8:	dd38      	ble.n	8006f2c <_dtoa_r+0x474>
 8006eba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	4b69      	ldr	r3, [pc, #420]	; (8007068 <_dtoa_r+0x5b0>)
 8006ec2:	f7f9 fb75 	bl	80005b0 <__aeabi_dmul>
 8006ec6:	464c      	mov	r4, r9
 8006ec8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006ecc:	f10a 38ff 	add.w	r8, sl, #4294967295
 8006ed0:	3701      	adds	r7, #1
 8006ed2:	4638      	mov	r0, r7
 8006ed4:	f7f9 fb02 	bl	80004dc <__aeabi_i2d>
 8006ed8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006edc:	f7f9 fb68 	bl	80005b0 <__aeabi_dmul>
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	4b62      	ldr	r3, [pc, #392]	; (800706c <_dtoa_r+0x5b4>)
 8006ee4:	f7f9 f9ae 	bl	8000244 <__adddf3>
 8006ee8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8006eec:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006ef0:	9611      	str	r6, [sp, #68]	; 0x44
 8006ef2:	2c00      	cmp	r4, #0
 8006ef4:	d15d      	bne.n	8006fb2 <_dtoa_r+0x4fa>
 8006ef6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006efa:	2200      	movs	r2, #0
 8006efc:	4b5c      	ldr	r3, [pc, #368]	; (8007070 <_dtoa_r+0x5b8>)
 8006efe:	f7f9 f99f 	bl	8000240 <__aeabi_dsub>
 8006f02:	4602      	mov	r2, r0
 8006f04:	460b      	mov	r3, r1
 8006f06:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006f0a:	4633      	mov	r3, r6
 8006f0c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006f0e:	f7f9 fddf 	bl	8000ad0 <__aeabi_dcmpgt>
 8006f12:	2800      	cmp	r0, #0
 8006f14:	f040 829c 	bne.w	8007450 <_dtoa_r+0x998>
 8006f18:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006f1c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006f1e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8006f22:	f7f9 fdb7 	bl	8000a94 <__aeabi_dcmplt>
 8006f26:	2800      	cmp	r0, #0
 8006f28:	f040 8290 	bne.w	800744c <_dtoa_r+0x994>
 8006f2c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8006f30:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006f34:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	f2c0 8152 	blt.w	80071e0 <_dtoa_r+0x728>
 8006f3c:	f1ba 0f0e 	cmp.w	sl, #14
 8006f40:	f300 814e 	bgt.w	80071e0 <_dtoa_r+0x728>
 8006f44:	4b45      	ldr	r3, [pc, #276]	; (800705c <_dtoa_r+0x5a4>)
 8006f46:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006f4a:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006f4e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8006f52:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	f280 80db 	bge.w	8007110 <_dtoa_r+0x658>
 8006f5a:	9b08      	ldr	r3, [sp, #32]
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	f300 80d7 	bgt.w	8007110 <_dtoa_r+0x658>
 8006f62:	f040 8272 	bne.w	800744a <_dtoa_r+0x992>
 8006f66:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006f6a:	2200      	movs	r2, #0
 8006f6c:	4b40      	ldr	r3, [pc, #256]	; (8007070 <_dtoa_r+0x5b8>)
 8006f6e:	f7f9 fb1f 	bl	80005b0 <__aeabi_dmul>
 8006f72:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f76:	f7f9 fda1 	bl	8000abc <__aeabi_dcmpge>
 8006f7a:	9c08      	ldr	r4, [sp, #32]
 8006f7c:	4626      	mov	r6, r4
 8006f7e:	2800      	cmp	r0, #0
 8006f80:	f040 8248 	bne.w	8007414 <_dtoa_r+0x95c>
 8006f84:	2331      	movs	r3, #49	; 0x31
 8006f86:	9f03      	ldr	r7, [sp, #12]
 8006f88:	f10a 0a01 	add.w	sl, sl, #1
 8006f8c:	f807 3b01 	strb.w	r3, [r7], #1
 8006f90:	e244      	b.n	800741c <_dtoa_r+0x964>
 8006f92:	07e2      	lsls	r2, r4, #31
 8006f94:	d505      	bpl.n	8006fa2 <_dtoa_r+0x4ea>
 8006f96:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006f9a:	f7f9 fb09 	bl	80005b0 <__aeabi_dmul>
 8006f9e:	2301      	movs	r3, #1
 8006fa0:	3701      	adds	r7, #1
 8006fa2:	1064      	asrs	r4, r4, #1
 8006fa4:	3608      	adds	r6, #8
 8006fa6:	e76d      	b.n	8006e84 <_dtoa_r+0x3cc>
 8006fa8:	2702      	movs	r7, #2
 8006faa:	e770      	b.n	8006e8e <_dtoa_r+0x3d6>
 8006fac:	46d0      	mov	r8, sl
 8006fae:	9c08      	ldr	r4, [sp, #32]
 8006fb0:	e78f      	b.n	8006ed2 <_dtoa_r+0x41a>
 8006fb2:	9903      	ldr	r1, [sp, #12]
 8006fb4:	4b29      	ldr	r3, [pc, #164]	; (800705c <_dtoa_r+0x5a4>)
 8006fb6:	4421      	add	r1, r4
 8006fb8:	9112      	str	r1, [sp, #72]	; 0x48
 8006fba:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006fbc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006fc0:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8006fc4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006fc8:	2900      	cmp	r1, #0
 8006fca:	d055      	beq.n	8007078 <_dtoa_r+0x5c0>
 8006fcc:	2000      	movs	r0, #0
 8006fce:	4929      	ldr	r1, [pc, #164]	; (8007074 <_dtoa_r+0x5bc>)
 8006fd0:	f7f9 fc18 	bl	8000804 <__aeabi_ddiv>
 8006fd4:	463b      	mov	r3, r7
 8006fd6:	4632      	mov	r2, r6
 8006fd8:	f7f9 f932 	bl	8000240 <__aeabi_dsub>
 8006fdc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006fe0:	9f03      	ldr	r7, [sp, #12]
 8006fe2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006fe6:	f7f9 fd93 	bl	8000b10 <__aeabi_d2iz>
 8006fea:	4604      	mov	r4, r0
 8006fec:	f7f9 fa76 	bl	80004dc <__aeabi_i2d>
 8006ff0:	4602      	mov	r2, r0
 8006ff2:	460b      	mov	r3, r1
 8006ff4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006ff8:	f7f9 f922 	bl	8000240 <__aeabi_dsub>
 8006ffc:	4602      	mov	r2, r0
 8006ffe:	460b      	mov	r3, r1
 8007000:	3430      	adds	r4, #48	; 0x30
 8007002:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007006:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800700a:	f807 4b01 	strb.w	r4, [r7], #1
 800700e:	f7f9 fd41 	bl	8000a94 <__aeabi_dcmplt>
 8007012:	2800      	cmp	r0, #0
 8007014:	d174      	bne.n	8007100 <_dtoa_r+0x648>
 8007016:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800701a:	2000      	movs	r0, #0
 800701c:	4911      	ldr	r1, [pc, #68]	; (8007064 <_dtoa_r+0x5ac>)
 800701e:	f7f9 f90f 	bl	8000240 <__aeabi_dsub>
 8007022:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007026:	f7f9 fd35 	bl	8000a94 <__aeabi_dcmplt>
 800702a:	2800      	cmp	r0, #0
 800702c:	f040 80b7 	bne.w	800719e <_dtoa_r+0x6e6>
 8007030:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007032:	429f      	cmp	r7, r3
 8007034:	f43f af7a 	beq.w	8006f2c <_dtoa_r+0x474>
 8007038:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800703c:	2200      	movs	r2, #0
 800703e:	4b0a      	ldr	r3, [pc, #40]	; (8007068 <_dtoa_r+0x5b0>)
 8007040:	f7f9 fab6 	bl	80005b0 <__aeabi_dmul>
 8007044:	2200      	movs	r2, #0
 8007046:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800704a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800704e:	4b06      	ldr	r3, [pc, #24]	; (8007068 <_dtoa_r+0x5b0>)
 8007050:	f7f9 faae 	bl	80005b0 <__aeabi_dmul>
 8007054:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007058:	e7c3      	b.n	8006fe2 <_dtoa_r+0x52a>
 800705a:	bf00      	nop
 800705c:	08009b40 	.word	0x08009b40
 8007060:	08009b18 	.word	0x08009b18
 8007064:	3ff00000 	.word	0x3ff00000
 8007068:	40240000 	.word	0x40240000
 800706c:	401c0000 	.word	0x401c0000
 8007070:	40140000 	.word	0x40140000
 8007074:	3fe00000 	.word	0x3fe00000
 8007078:	4630      	mov	r0, r6
 800707a:	4639      	mov	r1, r7
 800707c:	f7f9 fa98 	bl	80005b0 <__aeabi_dmul>
 8007080:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007082:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007086:	9c03      	ldr	r4, [sp, #12]
 8007088:	9314      	str	r3, [sp, #80]	; 0x50
 800708a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800708e:	f7f9 fd3f 	bl	8000b10 <__aeabi_d2iz>
 8007092:	9015      	str	r0, [sp, #84]	; 0x54
 8007094:	f7f9 fa22 	bl	80004dc <__aeabi_i2d>
 8007098:	4602      	mov	r2, r0
 800709a:	460b      	mov	r3, r1
 800709c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80070a0:	f7f9 f8ce 	bl	8000240 <__aeabi_dsub>
 80070a4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80070a6:	4606      	mov	r6, r0
 80070a8:	3330      	adds	r3, #48	; 0x30
 80070aa:	f804 3b01 	strb.w	r3, [r4], #1
 80070ae:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80070b0:	460f      	mov	r7, r1
 80070b2:	429c      	cmp	r4, r3
 80070b4:	f04f 0200 	mov.w	r2, #0
 80070b8:	d124      	bne.n	8007104 <_dtoa_r+0x64c>
 80070ba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80070be:	4bb0      	ldr	r3, [pc, #704]	; (8007380 <_dtoa_r+0x8c8>)
 80070c0:	f7f9 f8c0 	bl	8000244 <__adddf3>
 80070c4:	4602      	mov	r2, r0
 80070c6:	460b      	mov	r3, r1
 80070c8:	4630      	mov	r0, r6
 80070ca:	4639      	mov	r1, r7
 80070cc:	f7f9 fd00 	bl	8000ad0 <__aeabi_dcmpgt>
 80070d0:	2800      	cmp	r0, #0
 80070d2:	d163      	bne.n	800719c <_dtoa_r+0x6e4>
 80070d4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80070d8:	2000      	movs	r0, #0
 80070da:	49a9      	ldr	r1, [pc, #676]	; (8007380 <_dtoa_r+0x8c8>)
 80070dc:	f7f9 f8b0 	bl	8000240 <__aeabi_dsub>
 80070e0:	4602      	mov	r2, r0
 80070e2:	460b      	mov	r3, r1
 80070e4:	4630      	mov	r0, r6
 80070e6:	4639      	mov	r1, r7
 80070e8:	f7f9 fcd4 	bl	8000a94 <__aeabi_dcmplt>
 80070ec:	2800      	cmp	r0, #0
 80070ee:	f43f af1d 	beq.w	8006f2c <_dtoa_r+0x474>
 80070f2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80070f4:	1e7b      	subs	r3, r7, #1
 80070f6:	9314      	str	r3, [sp, #80]	; 0x50
 80070f8:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80070fc:	2b30      	cmp	r3, #48	; 0x30
 80070fe:	d0f8      	beq.n	80070f2 <_dtoa_r+0x63a>
 8007100:	46c2      	mov	sl, r8
 8007102:	e03b      	b.n	800717c <_dtoa_r+0x6c4>
 8007104:	4b9f      	ldr	r3, [pc, #636]	; (8007384 <_dtoa_r+0x8cc>)
 8007106:	f7f9 fa53 	bl	80005b0 <__aeabi_dmul>
 800710a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800710e:	e7bc      	b.n	800708a <_dtoa_r+0x5d2>
 8007110:	9f03      	ldr	r7, [sp, #12]
 8007112:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8007116:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800711a:	4640      	mov	r0, r8
 800711c:	4649      	mov	r1, r9
 800711e:	f7f9 fb71 	bl	8000804 <__aeabi_ddiv>
 8007122:	f7f9 fcf5 	bl	8000b10 <__aeabi_d2iz>
 8007126:	4604      	mov	r4, r0
 8007128:	f7f9 f9d8 	bl	80004dc <__aeabi_i2d>
 800712c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007130:	f7f9 fa3e 	bl	80005b0 <__aeabi_dmul>
 8007134:	4602      	mov	r2, r0
 8007136:	460b      	mov	r3, r1
 8007138:	4640      	mov	r0, r8
 800713a:	4649      	mov	r1, r9
 800713c:	f7f9 f880 	bl	8000240 <__aeabi_dsub>
 8007140:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8007144:	f807 6b01 	strb.w	r6, [r7], #1
 8007148:	9e03      	ldr	r6, [sp, #12]
 800714a:	f8dd c020 	ldr.w	ip, [sp, #32]
 800714e:	1bbe      	subs	r6, r7, r6
 8007150:	45b4      	cmp	ip, r6
 8007152:	4602      	mov	r2, r0
 8007154:	460b      	mov	r3, r1
 8007156:	d136      	bne.n	80071c6 <_dtoa_r+0x70e>
 8007158:	f7f9 f874 	bl	8000244 <__adddf3>
 800715c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007160:	4680      	mov	r8, r0
 8007162:	4689      	mov	r9, r1
 8007164:	f7f9 fcb4 	bl	8000ad0 <__aeabi_dcmpgt>
 8007168:	bb58      	cbnz	r0, 80071c2 <_dtoa_r+0x70a>
 800716a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800716e:	4640      	mov	r0, r8
 8007170:	4649      	mov	r1, r9
 8007172:	f7f9 fc85 	bl	8000a80 <__aeabi_dcmpeq>
 8007176:	b108      	cbz	r0, 800717c <_dtoa_r+0x6c4>
 8007178:	07e1      	lsls	r1, r4, #31
 800717a:	d422      	bmi.n	80071c2 <_dtoa_r+0x70a>
 800717c:	4628      	mov	r0, r5
 800717e:	4659      	mov	r1, fp
 8007180:	f000 fe68 	bl	8007e54 <_Bfree>
 8007184:	2300      	movs	r3, #0
 8007186:	703b      	strb	r3, [r7, #0]
 8007188:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800718a:	f10a 0001 	add.w	r0, sl, #1
 800718e:	6018      	str	r0, [r3, #0]
 8007190:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007192:	2b00      	cmp	r3, #0
 8007194:	f43f acde 	beq.w	8006b54 <_dtoa_r+0x9c>
 8007198:	601f      	str	r7, [r3, #0]
 800719a:	e4db      	b.n	8006b54 <_dtoa_r+0x9c>
 800719c:	4627      	mov	r7, r4
 800719e:	463b      	mov	r3, r7
 80071a0:	461f      	mov	r7, r3
 80071a2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80071a6:	2a39      	cmp	r2, #57	; 0x39
 80071a8:	d107      	bne.n	80071ba <_dtoa_r+0x702>
 80071aa:	9a03      	ldr	r2, [sp, #12]
 80071ac:	429a      	cmp	r2, r3
 80071ae:	d1f7      	bne.n	80071a0 <_dtoa_r+0x6e8>
 80071b0:	2230      	movs	r2, #48	; 0x30
 80071b2:	9903      	ldr	r1, [sp, #12]
 80071b4:	f108 0801 	add.w	r8, r8, #1
 80071b8:	700a      	strb	r2, [r1, #0]
 80071ba:	781a      	ldrb	r2, [r3, #0]
 80071bc:	3201      	adds	r2, #1
 80071be:	701a      	strb	r2, [r3, #0]
 80071c0:	e79e      	b.n	8007100 <_dtoa_r+0x648>
 80071c2:	46d0      	mov	r8, sl
 80071c4:	e7eb      	b.n	800719e <_dtoa_r+0x6e6>
 80071c6:	2200      	movs	r2, #0
 80071c8:	4b6e      	ldr	r3, [pc, #440]	; (8007384 <_dtoa_r+0x8cc>)
 80071ca:	f7f9 f9f1 	bl	80005b0 <__aeabi_dmul>
 80071ce:	2200      	movs	r2, #0
 80071d0:	2300      	movs	r3, #0
 80071d2:	4680      	mov	r8, r0
 80071d4:	4689      	mov	r9, r1
 80071d6:	f7f9 fc53 	bl	8000a80 <__aeabi_dcmpeq>
 80071da:	2800      	cmp	r0, #0
 80071dc:	d09b      	beq.n	8007116 <_dtoa_r+0x65e>
 80071de:	e7cd      	b.n	800717c <_dtoa_r+0x6c4>
 80071e0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80071e2:	2a00      	cmp	r2, #0
 80071e4:	f000 80d0 	beq.w	8007388 <_dtoa_r+0x8d0>
 80071e8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80071ea:	2a01      	cmp	r2, #1
 80071ec:	f300 80ae 	bgt.w	800734c <_dtoa_r+0x894>
 80071f0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80071f2:	2a00      	cmp	r2, #0
 80071f4:	f000 80a6 	beq.w	8007344 <_dtoa_r+0x88c>
 80071f8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80071fc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80071fe:	9f06      	ldr	r7, [sp, #24]
 8007200:	9a06      	ldr	r2, [sp, #24]
 8007202:	2101      	movs	r1, #1
 8007204:	441a      	add	r2, r3
 8007206:	9206      	str	r2, [sp, #24]
 8007208:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800720a:	4628      	mov	r0, r5
 800720c:	441a      	add	r2, r3
 800720e:	9209      	str	r2, [sp, #36]	; 0x24
 8007210:	f000 ff20 	bl	8008054 <__i2b>
 8007214:	4606      	mov	r6, r0
 8007216:	2f00      	cmp	r7, #0
 8007218:	dd0c      	ble.n	8007234 <_dtoa_r+0x77c>
 800721a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800721c:	2b00      	cmp	r3, #0
 800721e:	dd09      	ble.n	8007234 <_dtoa_r+0x77c>
 8007220:	42bb      	cmp	r3, r7
 8007222:	bfa8      	it	ge
 8007224:	463b      	movge	r3, r7
 8007226:	9a06      	ldr	r2, [sp, #24]
 8007228:	1aff      	subs	r7, r7, r3
 800722a:	1ad2      	subs	r2, r2, r3
 800722c:	9206      	str	r2, [sp, #24]
 800722e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007230:	1ad3      	subs	r3, r2, r3
 8007232:	9309      	str	r3, [sp, #36]	; 0x24
 8007234:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007236:	b1f3      	cbz	r3, 8007276 <_dtoa_r+0x7be>
 8007238:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800723a:	2b00      	cmp	r3, #0
 800723c:	f000 80a8 	beq.w	8007390 <_dtoa_r+0x8d8>
 8007240:	2c00      	cmp	r4, #0
 8007242:	dd10      	ble.n	8007266 <_dtoa_r+0x7ae>
 8007244:	4631      	mov	r1, r6
 8007246:	4622      	mov	r2, r4
 8007248:	4628      	mov	r0, r5
 800724a:	f000 ffc1 	bl	80081d0 <__pow5mult>
 800724e:	465a      	mov	r2, fp
 8007250:	4601      	mov	r1, r0
 8007252:	4606      	mov	r6, r0
 8007254:	4628      	mov	r0, r5
 8007256:	f000 ff13 	bl	8008080 <__multiply>
 800725a:	4680      	mov	r8, r0
 800725c:	4659      	mov	r1, fp
 800725e:	4628      	mov	r0, r5
 8007260:	f000 fdf8 	bl	8007e54 <_Bfree>
 8007264:	46c3      	mov	fp, r8
 8007266:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007268:	1b1a      	subs	r2, r3, r4
 800726a:	d004      	beq.n	8007276 <_dtoa_r+0x7be>
 800726c:	4659      	mov	r1, fp
 800726e:	4628      	mov	r0, r5
 8007270:	f000 ffae 	bl	80081d0 <__pow5mult>
 8007274:	4683      	mov	fp, r0
 8007276:	2101      	movs	r1, #1
 8007278:	4628      	mov	r0, r5
 800727a:	f000 feeb 	bl	8008054 <__i2b>
 800727e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007280:	4604      	mov	r4, r0
 8007282:	2b00      	cmp	r3, #0
 8007284:	f340 8086 	ble.w	8007394 <_dtoa_r+0x8dc>
 8007288:	461a      	mov	r2, r3
 800728a:	4601      	mov	r1, r0
 800728c:	4628      	mov	r0, r5
 800728e:	f000 ff9f 	bl	80081d0 <__pow5mult>
 8007292:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007294:	4604      	mov	r4, r0
 8007296:	2b01      	cmp	r3, #1
 8007298:	dd7f      	ble.n	800739a <_dtoa_r+0x8e2>
 800729a:	f04f 0800 	mov.w	r8, #0
 800729e:	6923      	ldr	r3, [r4, #16]
 80072a0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80072a4:	6918      	ldr	r0, [r3, #16]
 80072a6:	f000 fe87 	bl	8007fb8 <__hi0bits>
 80072aa:	f1c0 0020 	rsb	r0, r0, #32
 80072ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072b0:	4418      	add	r0, r3
 80072b2:	f010 001f 	ands.w	r0, r0, #31
 80072b6:	f000 8092 	beq.w	80073de <_dtoa_r+0x926>
 80072ba:	f1c0 0320 	rsb	r3, r0, #32
 80072be:	2b04      	cmp	r3, #4
 80072c0:	f340 808a 	ble.w	80073d8 <_dtoa_r+0x920>
 80072c4:	f1c0 001c 	rsb	r0, r0, #28
 80072c8:	9b06      	ldr	r3, [sp, #24]
 80072ca:	4407      	add	r7, r0
 80072cc:	4403      	add	r3, r0
 80072ce:	9306      	str	r3, [sp, #24]
 80072d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072d2:	4403      	add	r3, r0
 80072d4:	9309      	str	r3, [sp, #36]	; 0x24
 80072d6:	9b06      	ldr	r3, [sp, #24]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	dd05      	ble.n	80072e8 <_dtoa_r+0x830>
 80072dc:	4659      	mov	r1, fp
 80072de:	461a      	mov	r2, r3
 80072e0:	4628      	mov	r0, r5
 80072e2:	f000 ffcf 	bl	8008284 <__lshift>
 80072e6:	4683      	mov	fp, r0
 80072e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	dd05      	ble.n	80072fa <_dtoa_r+0x842>
 80072ee:	4621      	mov	r1, r4
 80072f0:	461a      	mov	r2, r3
 80072f2:	4628      	mov	r0, r5
 80072f4:	f000 ffc6 	bl	8008284 <__lshift>
 80072f8:	4604      	mov	r4, r0
 80072fa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d070      	beq.n	80073e2 <_dtoa_r+0x92a>
 8007300:	4621      	mov	r1, r4
 8007302:	4658      	mov	r0, fp
 8007304:	f001 f82e 	bl	8008364 <__mcmp>
 8007308:	2800      	cmp	r0, #0
 800730a:	da6a      	bge.n	80073e2 <_dtoa_r+0x92a>
 800730c:	2300      	movs	r3, #0
 800730e:	4659      	mov	r1, fp
 8007310:	220a      	movs	r2, #10
 8007312:	4628      	mov	r0, r5
 8007314:	f000 fdc0 	bl	8007e98 <__multadd>
 8007318:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800731a:	4683      	mov	fp, r0
 800731c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007320:	2b00      	cmp	r3, #0
 8007322:	f000 8194 	beq.w	800764e <_dtoa_r+0xb96>
 8007326:	4631      	mov	r1, r6
 8007328:	2300      	movs	r3, #0
 800732a:	220a      	movs	r2, #10
 800732c:	4628      	mov	r0, r5
 800732e:	f000 fdb3 	bl	8007e98 <__multadd>
 8007332:	f1b9 0f00 	cmp.w	r9, #0
 8007336:	4606      	mov	r6, r0
 8007338:	f300 8093 	bgt.w	8007462 <_dtoa_r+0x9aa>
 800733c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800733e:	2b02      	cmp	r3, #2
 8007340:	dc57      	bgt.n	80073f2 <_dtoa_r+0x93a>
 8007342:	e08e      	b.n	8007462 <_dtoa_r+0x9aa>
 8007344:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007346:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800734a:	e757      	b.n	80071fc <_dtoa_r+0x744>
 800734c:	9b08      	ldr	r3, [sp, #32]
 800734e:	1e5c      	subs	r4, r3, #1
 8007350:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007352:	42a3      	cmp	r3, r4
 8007354:	bfb7      	itett	lt
 8007356:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007358:	1b1c      	subge	r4, r3, r4
 800735a:	1ae2      	sublt	r2, r4, r3
 800735c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800735e:	bfbe      	ittt	lt
 8007360:	940a      	strlt	r4, [sp, #40]	; 0x28
 8007362:	189b      	addlt	r3, r3, r2
 8007364:	930e      	strlt	r3, [sp, #56]	; 0x38
 8007366:	9b08      	ldr	r3, [sp, #32]
 8007368:	bfb8      	it	lt
 800736a:	2400      	movlt	r4, #0
 800736c:	2b00      	cmp	r3, #0
 800736e:	bfbb      	ittet	lt
 8007370:	9b06      	ldrlt	r3, [sp, #24]
 8007372:	9a08      	ldrlt	r2, [sp, #32]
 8007374:	9f06      	ldrge	r7, [sp, #24]
 8007376:	1a9f      	sublt	r7, r3, r2
 8007378:	bfac      	ite	ge
 800737a:	9b08      	ldrge	r3, [sp, #32]
 800737c:	2300      	movlt	r3, #0
 800737e:	e73f      	b.n	8007200 <_dtoa_r+0x748>
 8007380:	3fe00000 	.word	0x3fe00000
 8007384:	40240000 	.word	0x40240000
 8007388:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800738a:	9f06      	ldr	r7, [sp, #24]
 800738c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800738e:	e742      	b.n	8007216 <_dtoa_r+0x75e>
 8007390:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007392:	e76b      	b.n	800726c <_dtoa_r+0x7b4>
 8007394:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007396:	2b01      	cmp	r3, #1
 8007398:	dc19      	bgt.n	80073ce <_dtoa_r+0x916>
 800739a:	9b04      	ldr	r3, [sp, #16]
 800739c:	b9bb      	cbnz	r3, 80073ce <_dtoa_r+0x916>
 800739e:	9b05      	ldr	r3, [sp, #20]
 80073a0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80073a4:	b99b      	cbnz	r3, 80073ce <_dtoa_r+0x916>
 80073a6:	9b05      	ldr	r3, [sp, #20]
 80073a8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80073ac:	0d1b      	lsrs	r3, r3, #20
 80073ae:	051b      	lsls	r3, r3, #20
 80073b0:	b183      	cbz	r3, 80073d4 <_dtoa_r+0x91c>
 80073b2:	f04f 0801 	mov.w	r8, #1
 80073b6:	9b06      	ldr	r3, [sp, #24]
 80073b8:	3301      	adds	r3, #1
 80073ba:	9306      	str	r3, [sp, #24]
 80073bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073be:	3301      	adds	r3, #1
 80073c0:	9309      	str	r3, [sp, #36]	; 0x24
 80073c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	f47f af6a 	bne.w	800729e <_dtoa_r+0x7e6>
 80073ca:	2001      	movs	r0, #1
 80073cc:	e76f      	b.n	80072ae <_dtoa_r+0x7f6>
 80073ce:	f04f 0800 	mov.w	r8, #0
 80073d2:	e7f6      	b.n	80073c2 <_dtoa_r+0x90a>
 80073d4:	4698      	mov	r8, r3
 80073d6:	e7f4      	b.n	80073c2 <_dtoa_r+0x90a>
 80073d8:	f43f af7d 	beq.w	80072d6 <_dtoa_r+0x81e>
 80073dc:	4618      	mov	r0, r3
 80073de:	301c      	adds	r0, #28
 80073e0:	e772      	b.n	80072c8 <_dtoa_r+0x810>
 80073e2:	9b08      	ldr	r3, [sp, #32]
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	dc36      	bgt.n	8007456 <_dtoa_r+0x99e>
 80073e8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80073ea:	2b02      	cmp	r3, #2
 80073ec:	dd33      	ble.n	8007456 <_dtoa_r+0x99e>
 80073ee:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80073f2:	f1b9 0f00 	cmp.w	r9, #0
 80073f6:	d10d      	bne.n	8007414 <_dtoa_r+0x95c>
 80073f8:	4621      	mov	r1, r4
 80073fa:	464b      	mov	r3, r9
 80073fc:	2205      	movs	r2, #5
 80073fe:	4628      	mov	r0, r5
 8007400:	f000 fd4a 	bl	8007e98 <__multadd>
 8007404:	4601      	mov	r1, r0
 8007406:	4604      	mov	r4, r0
 8007408:	4658      	mov	r0, fp
 800740a:	f000 ffab 	bl	8008364 <__mcmp>
 800740e:	2800      	cmp	r0, #0
 8007410:	f73f adb8 	bgt.w	8006f84 <_dtoa_r+0x4cc>
 8007414:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007416:	9f03      	ldr	r7, [sp, #12]
 8007418:	ea6f 0a03 	mvn.w	sl, r3
 800741c:	f04f 0800 	mov.w	r8, #0
 8007420:	4621      	mov	r1, r4
 8007422:	4628      	mov	r0, r5
 8007424:	f000 fd16 	bl	8007e54 <_Bfree>
 8007428:	2e00      	cmp	r6, #0
 800742a:	f43f aea7 	beq.w	800717c <_dtoa_r+0x6c4>
 800742e:	f1b8 0f00 	cmp.w	r8, #0
 8007432:	d005      	beq.n	8007440 <_dtoa_r+0x988>
 8007434:	45b0      	cmp	r8, r6
 8007436:	d003      	beq.n	8007440 <_dtoa_r+0x988>
 8007438:	4641      	mov	r1, r8
 800743a:	4628      	mov	r0, r5
 800743c:	f000 fd0a 	bl	8007e54 <_Bfree>
 8007440:	4631      	mov	r1, r6
 8007442:	4628      	mov	r0, r5
 8007444:	f000 fd06 	bl	8007e54 <_Bfree>
 8007448:	e698      	b.n	800717c <_dtoa_r+0x6c4>
 800744a:	2400      	movs	r4, #0
 800744c:	4626      	mov	r6, r4
 800744e:	e7e1      	b.n	8007414 <_dtoa_r+0x95c>
 8007450:	46c2      	mov	sl, r8
 8007452:	4626      	mov	r6, r4
 8007454:	e596      	b.n	8006f84 <_dtoa_r+0x4cc>
 8007456:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007458:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800745c:	2b00      	cmp	r3, #0
 800745e:	f000 80fd 	beq.w	800765c <_dtoa_r+0xba4>
 8007462:	2f00      	cmp	r7, #0
 8007464:	dd05      	ble.n	8007472 <_dtoa_r+0x9ba>
 8007466:	4631      	mov	r1, r6
 8007468:	463a      	mov	r2, r7
 800746a:	4628      	mov	r0, r5
 800746c:	f000 ff0a 	bl	8008284 <__lshift>
 8007470:	4606      	mov	r6, r0
 8007472:	f1b8 0f00 	cmp.w	r8, #0
 8007476:	d05c      	beq.n	8007532 <_dtoa_r+0xa7a>
 8007478:	4628      	mov	r0, r5
 800747a:	6871      	ldr	r1, [r6, #4]
 800747c:	f000 fcaa 	bl	8007dd4 <_Balloc>
 8007480:	4607      	mov	r7, r0
 8007482:	b928      	cbnz	r0, 8007490 <_dtoa_r+0x9d8>
 8007484:	4602      	mov	r2, r0
 8007486:	f240 21ea 	movw	r1, #746	; 0x2ea
 800748a:	4b7f      	ldr	r3, [pc, #508]	; (8007688 <_dtoa_r+0xbd0>)
 800748c:	f7ff bb28 	b.w	8006ae0 <_dtoa_r+0x28>
 8007490:	6932      	ldr	r2, [r6, #16]
 8007492:	f106 010c 	add.w	r1, r6, #12
 8007496:	3202      	adds	r2, #2
 8007498:	0092      	lsls	r2, r2, #2
 800749a:	300c      	adds	r0, #12
 800749c:	f000 fc8c 	bl	8007db8 <memcpy>
 80074a0:	2201      	movs	r2, #1
 80074a2:	4639      	mov	r1, r7
 80074a4:	4628      	mov	r0, r5
 80074a6:	f000 feed 	bl	8008284 <__lshift>
 80074aa:	46b0      	mov	r8, r6
 80074ac:	4606      	mov	r6, r0
 80074ae:	9b03      	ldr	r3, [sp, #12]
 80074b0:	3301      	adds	r3, #1
 80074b2:	9308      	str	r3, [sp, #32]
 80074b4:	9b03      	ldr	r3, [sp, #12]
 80074b6:	444b      	add	r3, r9
 80074b8:	930a      	str	r3, [sp, #40]	; 0x28
 80074ba:	9b04      	ldr	r3, [sp, #16]
 80074bc:	f003 0301 	and.w	r3, r3, #1
 80074c0:	9309      	str	r3, [sp, #36]	; 0x24
 80074c2:	9b08      	ldr	r3, [sp, #32]
 80074c4:	4621      	mov	r1, r4
 80074c6:	3b01      	subs	r3, #1
 80074c8:	4658      	mov	r0, fp
 80074ca:	9304      	str	r3, [sp, #16]
 80074cc:	f7ff fa68 	bl	80069a0 <quorem>
 80074d0:	4603      	mov	r3, r0
 80074d2:	4641      	mov	r1, r8
 80074d4:	3330      	adds	r3, #48	; 0x30
 80074d6:	9006      	str	r0, [sp, #24]
 80074d8:	4658      	mov	r0, fp
 80074da:	930b      	str	r3, [sp, #44]	; 0x2c
 80074dc:	f000 ff42 	bl	8008364 <__mcmp>
 80074e0:	4632      	mov	r2, r6
 80074e2:	4681      	mov	r9, r0
 80074e4:	4621      	mov	r1, r4
 80074e6:	4628      	mov	r0, r5
 80074e8:	f000 ff58 	bl	800839c <__mdiff>
 80074ec:	68c2      	ldr	r2, [r0, #12]
 80074ee:	4607      	mov	r7, r0
 80074f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80074f2:	bb02      	cbnz	r2, 8007536 <_dtoa_r+0xa7e>
 80074f4:	4601      	mov	r1, r0
 80074f6:	4658      	mov	r0, fp
 80074f8:	f000 ff34 	bl	8008364 <__mcmp>
 80074fc:	4602      	mov	r2, r0
 80074fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007500:	4639      	mov	r1, r7
 8007502:	4628      	mov	r0, r5
 8007504:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8007508:	f000 fca4 	bl	8007e54 <_Bfree>
 800750c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800750e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007510:	9f08      	ldr	r7, [sp, #32]
 8007512:	ea43 0102 	orr.w	r1, r3, r2
 8007516:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007518:	430b      	orrs	r3, r1
 800751a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800751c:	d10d      	bne.n	800753a <_dtoa_r+0xa82>
 800751e:	2b39      	cmp	r3, #57	; 0x39
 8007520:	d029      	beq.n	8007576 <_dtoa_r+0xabe>
 8007522:	f1b9 0f00 	cmp.w	r9, #0
 8007526:	dd01      	ble.n	800752c <_dtoa_r+0xa74>
 8007528:	9b06      	ldr	r3, [sp, #24]
 800752a:	3331      	adds	r3, #49	; 0x31
 800752c:	9a04      	ldr	r2, [sp, #16]
 800752e:	7013      	strb	r3, [r2, #0]
 8007530:	e776      	b.n	8007420 <_dtoa_r+0x968>
 8007532:	4630      	mov	r0, r6
 8007534:	e7b9      	b.n	80074aa <_dtoa_r+0x9f2>
 8007536:	2201      	movs	r2, #1
 8007538:	e7e2      	b.n	8007500 <_dtoa_r+0xa48>
 800753a:	f1b9 0f00 	cmp.w	r9, #0
 800753e:	db06      	blt.n	800754e <_dtoa_r+0xa96>
 8007540:	9922      	ldr	r1, [sp, #136]	; 0x88
 8007542:	ea41 0909 	orr.w	r9, r1, r9
 8007546:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007548:	ea59 0101 	orrs.w	r1, r9, r1
 800754c:	d120      	bne.n	8007590 <_dtoa_r+0xad8>
 800754e:	2a00      	cmp	r2, #0
 8007550:	ddec      	ble.n	800752c <_dtoa_r+0xa74>
 8007552:	4659      	mov	r1, fp
 8007554:	2201      	movs	r2, #1
 8007556:	4628      	mov	r0, r5
 8007558:	9308      	str	r3, [sp, #32]
 800755a:	f000 fe93 	bl	8008284 <__lshift>
 800755e:	4621      	mov	r1, r4
 8007560:	4683      	mov	fp, r0
 8007562:	f000 feff 	bl	8008364 <__mcmp>
 8007566:	2800      	cmp	r0, #0
 8007568:	9b08      	ldr	r3, [sp, #32]
 800756a:	dc02      	bgt.n	8007572 <_dtoa_r+0xaba>
 800756c:	d1de      	bne.n	800752c <_dtoa_r+0xa74>
 800756e:	07da      	lsls	r2, r3, #31
 8007570:	d5dc      	bpl.n	800752c <_dtoa_r+0xa74>
 8007572:	2b39      	cmp	r3, #57	; 0x39
 8007574:	d1d8      	bne.n	8007528 <_dtoa_r+0xa70>
 8007576:	2339      	movs	r3, #57	; 0x39
 8007578:	9a04      	ldr	r2, [sp, #16]
 800757a:	7013      	strb	r3, [r2, #0]
 800757c:	463b      	mov	r3, r7
 800757e:	461f      	mov	r7, r3
 8007580:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8007584:	3b01      	subs	r3, #1
 8007586:	2a39      	cmp	r2, #57	; 0x39
 8007588:	d050      	beq.n	800762c <_dtoa_r+0xb74>
 800758a:	3201      	adds	r2, #1
 800758c:	701a      	strb	r2, [r3, #0]
 800758e:	e747      	b.n	8007420 <_dtoa_r+0x968>
 8007590:	2a00      	cmp	r2, #0
 8007592:	dd03      	ble.n	800759c <_dtoa_r+0xae4>
 8007594:	2b39      	cmp	r3, #57	; 0x39
 8007596:	d0ee      	beq.n	8007576 <_dtoa_r+0xabe>
 8007598:	3301      	adds	r3, #1
 800759a:	e7c7      	b.n	800752c <_dtoa_r+0xa74>
 800759c:	9a08      	ldr	r2, [sp, #32]
 800759e:	990a      	ldr	r1, [sp, #40]	; 0x28
 80075a0:	f802 3c01 	strb.w	r3, [r2, #-1]
 80075a4:	428a      	cmp	r2, r1
 80075a6:	d02a      	beq.n	80075fe <_dtoa_r+0xb46>
 80075a8:	4659      	mov	r1, fp
 80075aa:	2300      	movs	r3, #0
 80075ac:	220a      	movs	r2, #10
 80075ae:	4628      	mov	r0, r5
 80075b0:	f000 fc72 	bl	8007e98 <__multadd>
 80075b4:	45b0      	cmp	r8, r6
 80075b6:	4683      	mov	fp, r0
 80075b8:	f04f 0300 	mov.w	r3, #0
 80075bc:	f04f 020a 	mov.w	r2, #10
 80075c0:	4641      	mov	r1, r8
 80075c2:	4628      	mov	r0, r5
 80075c4:	d107      	bne.n	80075d6 <_dtoa_r+0xb1e>
 80075c6:	f000 fc67 	bl	8007e98 <__multadd>
 80075ca:	4680      	mov	r8, r0
 80075cc:	4606      	mov	r6, r0
 80075ce:	9b08      	ldr	r3, [sp, #32]
 80075d0:	3301      	adds	r3, #1
 80075d2:	9308      	str	r3, [sp, #32]
 80075d4:	e775      	b.n	80074c2 <_dtoa_r+0xa0a>
 80075d6:	f000 fc5f 	bl	8007e98 <__multadd>
 80075da:	4631      	mov	r1, r6
 80075dc:	4680      	mov	r8, r0
 80075de:	2300      	movs	r3, #0
 80075e0:	220a      	movs	r2, #10
 80075e2:	4628      	mov	r0, r5
 80075e4:	f000 fc58 	bl	8007e98 <__multadd>
 80075e8:	4606      	mov	r6, r0
 80075ea:	e7f0      	b.n	80075ce <_dtoa_r+0xb16>
 80075ec:	f1b9 0f00 	cmp.w	r9, #0
 80075f0:	bfcc      	ite	gt
 80075f2:	464f      	movgt	r7, r9
 80075f4:	2701      	movle	r7, #1
 80075f6:	f04f 0800 	mov.w	r8, #0
 80075fa:	9a03      	ldr	r2, [sp, #12]
 80075fc:	4417      	add	r7, r2
 80075fe:	4659      	mov	r1, fp
 8007600:	2201      	movs	r2, #1
 8007602:	4628      	mov	r0, r5
 8007604:	9308      	str	r3, [sp, #32]
 8007606:	f000 fe3d 	bl	8008284 <__lshift>
 800760a:	4621      	mov	r1, r4
 800760c:	4683      	mov	fp, r0
 800760e:	f000 fea9 	bl	8008364 <__mcmp>
 8007612:	2800      	cmp	r0, #0
 8007614:	dcb2      	bgt.n	800757c <_dtoa_r+0xac4>
 8007616:	d102      	bne.n	800761e <_dtoa_r+0xb66>
 8007618:	9b08      	ldr	r3, [sp, #32]
 800761a:	07db      	lsls	r3, r3, #31
 800761c:	d4ae      	bmi.n	800757c <_dtoa_r+0xac4>
 800761e:	463b      	mov	r3, r7
 8007620:	461f      	mov	r7, r3
 8007622:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007626:	2a30      	cmp	r2, #48	; 0x30
 8007628:	d0fa      	beq.n	8007620 <_dtoa_r+0xb68>
 800762a:	e6f9      	b.n	8007420 <_dtoa_r+0x968>
 800762c:	9a03      	ldr	r2, [sp, #12]
 800762e:	429a      	cmp	r2, r3
 8007630:	d1a5      	bne.n	800757e <_dtoa_r+0xac6>
 8007632:	2331      	movs	r3, #49	; 0x31
 8007634:	f10a 0a01 	add.w	sl, sl, #1
 8007638:	e779      	b.n	800752e <_dtoa_r+0xa76>
 800763a:	4b14      	ldr	r3, [pc, #80]	; (800768c <_dtoa_r+0xbd4>)
 800763c:	f7ff baa8 	b.w	8006b90 <_dtoa_r+0xd8>
 8007640:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007642:	2b00      	cmp	r3, #0
 8007644:	f47f aa81 	bne.w	8006b4a <_dtoa_r+0x92>
 8007648:	4b11      	ldr	r3, [pc, #68]	; (8007690 <_dtoa_r+0xbd8>)
 800764a:	f7ff baa1 	b.w	8006b90 <_dtoa_r+0xd8>
 800764e:	f1b9 0f00 	cmp.w	r9, #0
 8007652:	dc03      	bgt.n	800765c <_dtoa_r+0xba4>
 8007654:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007656:	2b02      	cmp	r3, #2
 8007658:	f73f aecb 	bgt.w	80073f2 <_dtoa_r+0x93a>
 800765c:	9f03      	ldr	r7, [sp, #12]
 800765e:	4621      	mov	r1, r4
 8007660:	4658      	mov	r0, fp
 8007662:	f7ff f99d 	bl	80069a0 <quorem>
 8007666:	9a03      	ldr	r2, [sp, #12]
 8007668:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800766c:	f807 3b01 	strb.w	r3, [r7], #1
 8007670:	1aba      	subs	r2, r7, r2
 8007672:	4591      	cmp	r9, r2
 8007674:	ddba      	ble.n	80075ec <_dtoa_r+0xb34>
 8007676:	4659      	mov	r1, fp
 8007678:	2300      	movs	r3, #0
 800767a:	220a      	movs	r2, #10
 800767c:	4628      	mov	r0, r5
 800767e:	f000 fc0b 	bl	8007e98 <__multadd>
 8007682:	4683      	mov	fp, r0
 8007684:	e7eb      	b.n	800765e <_dtoa_r+0xba6>
 8007686:	bf00      	nop
 8007688:	08009a30 	.word	0x08009a30
 800768c:	08009834 	.word	0x08009834
 8007690:	080099b1 	.word	0x080099b1

08007694 <rshift>:
 8007694:	6903      	ldr	r3, [r0, #16]
 8007696:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800769a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800769e:	f100 0414 	add.w	r4, r0, #20
 80076a2:	ea4f 1261 	mov.w	r2, r1, asr #5
 80076a6:	dd46      	ble.n	8007736 <rshift+0xa2>
 80076a8:	f011 011f 	ands.w	r1, r1, #31
 80076ac:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80076b0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80076b4:	d10c      	bne.n	80076d0 <rshift+0x3c>
 80076b6:	4629      	mov	r1, r5
 80076b8:	f100 0710 	add.w	r7, r0, #16
 80076bc:	42b1      	cmp	r1, r6
 80076be:	d335      	bcc.n	800772c <rshift+0x98>
 80076c0:	1a9b      	subs	r3, r3, r2
 80076c2:	009b      	lsls	r3, r3, #2
 80076c4:	1eea      	subs	r2, r5, #3
 80076c6:	4296      	cmp	r6, r2
 80076c8:	bf38      	it	cc
 80076ca:	2300      	movcc	r3, #0
 80076cc:	4423      	add	r3, r4
 80076ce:	e015      	b.n	80076fc <rshift+0x68>
 80076d0:	46a1      	mov	r9, r4
 80076d2:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80076d6:	f1c1 0820 	rsb	r8, r1, #32
 80076da:	40cf      	lsrs	r7, r1
 80076dc:	f105 0e04 	add.w	lr, r5, #4
 80076e0:	4576      	cmp	r6, lr
 80076e2:	46f4      	mov	ip, lr
 80076e4:	d816      	bhi.n	8007714 <rshift+0x80>
 80076e6:	1a9a      	subs	r2, r3, r2
 80076e8:	0092      	lsls	r2, r2, #2
 80076ea:	3a04      	subs	r2, #4
 80076ec:	3501      	adds	r5, #1
 80076ee:	42ae      	cmp	r6, r5
 80076f0:	bf38      	it	cc
 80076f2:	2200      	movcc	r2, #0
 80076f4:	18a3      	adds	r3, r4, r2
 80076f6:	50a7      	str	r7, [r4, r2]
 80076f8:	b107      	cbz	r7, 80076fc <rshift+0x68>
 80076fa:	3304      	adds	r3, #4
 80076fc:	42a3      	cmp	r3, r4
 80076fe:	eba3 0204 	sub.w	r2, r3, r4
 8007702:	bf08      	it	eq
 8007704:	2300      	moveq	r3, #0
 8007706:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800770a:	6102      	str	r2, [r0, #16]
 800770c:	bf08      	it	eq
 800770e:	6143      	streq	r3, [r0, #20]
 8007710:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007714:	f8dc c000 	ldr.w	ip, [ip]
 8007718:	fa0c fc08 	lsl.w	ip, ip, r8
 800771c:	ea4c 0707 	orr.w	r7, ip, r7
 8007720:	f849 7b04 	str.w	r7, [r9], #4
 8007724:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007728:	40cf      	lsrs	r7, r1
 800772a:	e7d9      	b.n	80076e0 <rshift+0x4c>
 800772c:	f851 cb04 	ldr.w	ip, [r1], #4
 8007730:	f847 cf04 	str.w	ip, [r7, #4]!
 8007734:	e7c2      	b.n	80076bc <rshift+0x28>
 8007736:	4623      	mov	r3, r4
 8007738:	e7e0      	b.n	80076fc <rshift+0x68>

0800773a <__hexdig_fun>:
 800773a:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800773e:	2b09      	cmp	r3, #9
 8007740:	d802      	bhi.n	8007748 <__hexdig_fun+0xe>
 8007742:	3820      	subs	r0, #32
 8007744:	b2c0      	uxtb	r0, r0
 8007746:	4770      	bx	lr
 8007748:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800774c:	2b05      	cmp	r3, #5
 800774e:	d801      	bhi.n	8007754 <__hexdig_fun+0x1a>
 8007750:	3847      	subs	r0, #71	; 0x47
 8007752:	e7f7      	b.n	8007744 <__hexdig_fun+0xa>
 8007754:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8007758:	2b05      	cmp	r3, #5
 800775a:	d801      	bhi.n	8007760 <__hexdig_fun+0x26>
 800775c:	3827      	subs	r0, #39	; 0x27
 800775e:	e7f1      	b.n	8007744 <__hexdig_fun+0xa>
 8007760:	2000      	movs	r0, #0
 8007762:	4770      	bx	lr

08007764 <__gethex>:
 8007764:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007768:	b08b      	sub	sp, #44	; 0x2c
 800776a:	9305      	str	r3, [sp, #20]
 800776c:	4bb2      	ldr	r3, [pc, #712]	; (8007a38 <__gethex+0x2d4>)
 800776e:	9002      	str	r0, [sp, #8]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	468b      	mov	fp, r1
 8007774:	4618      	mov	r0, r3
 8007776:	4690      	mov	r8, r2
 8007778:	9303      	str	r3, [sp, #12]
 800777a:	f7f8 fd55 	bl	8000228 <strlen>
 800777e:	4682      	mov	sl, r0
 8007780:	9b03      	ldr	r3, [sp, #12]
 8007782:	f8db 2000 	ldr.w	r2, [fp]
 8007786:	4403      	add	r3, r0
 8007788:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800778c:	9306      	str	r3, [sp, #24]
 800778e:	1c93      	adds	r3, r2, #2
 8007790:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8007794:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8007798:	32fe      	adds	r2, #254	; 0xfe
 800779a:	18d1      	adds	r1, r2, r3
 800779c:	461f      	mov	r7, r3
 800779e:	f813 0b01 	ldrb.w	r0, [r3], #1
 80077a2:	9101      	str	r1, [sp, #4]
 80077a4:	2830      	cmp	r0, #48	; 0x30
 80077a6:	d0f8      	beq.n	800779a <__gethex+0x36>
 80077a8:	f7ff ffc7 	bl	800773a <__hexdig_fun>
 80077ac:	4604      	mov	r4, r0
 80077ae:	2800      	cmp	r0, #0
 80077b0:	d13a      	bne.n	8007828 <__gethex+0xc4>
 80077b2:	4652      	mov	r2, sl
 80077b4:	4638      	mov	r0, r7
 80077b6:	9903      	ldr	r1, [sp, #12]
 80077b8:	f001 fa26 	bl	8008c08 <strncmp>
 80077bc:	4605      	mov	r5, r0
 80077be:	2800      	cmp	r0, #0
 80077c0:	d166      	bne.n	8007890 <__gethex+0x12c>
 80077c2:	f817 000a 	ldrb.w	r0, [r7, sl]
 80077c6:	eb07 060a 	add.w	r6, r7, sl
 80077ca:	f7ff ffb6 	bl	800773a <__hexdig_fun>
 80077ce:	2800      	cmp	r0, #0
 80077d0:	d060      	beq.n	8007894 <__gethex+0x130>
 80077d2:	4633      	mov	r3, r6
 80077d4:	7818      	ldrb	r0, [r3, #0]
 80077d6:	461f      	mov	r7, r3
 80077d8:	2830      	cmp	r0, #48	; 0x30
 80077da:	f103 0301 	add.w	r3, r3, #1
 80077de:	d0f9      	beq.n	80077d4 <__gethex+0x70>
 80077e0:	f7ff ffab 	bl	800773a <__hexdig_fun>
 80077e4:	2301      	movs	r3, #1
 80077e6:	fab0 f480 	clz	r4, r0
 80077ea:	4635      	mov	r5, r6
 80077ec:	0964      	lsrs	r4, r4, #5
 80077ee:	9301      	str	r3, [sp, #4]
 80077f0:	463a      	mov	r2, r7
 80077f2:	4616      	mov	r6, r2
 80077f4:	7830      	ldrb	r0, [r6, #0]
 80077f6:	3201      	adds	r2, #1
 80077f8:	f7ff ff9f 	bl	800773a <__hexdig_fun>
 80077fc:	2800      	cmp	r0, #0
 80077fe:	d1f8      	bne.n	80077f2 <__gethex+0x8e>
 8007800:	4652      	mov	r2, sl
 8007802:	4630      	mov	r0, r6
 8007804:	9903      	ldr	r1, [sp, #12]
 8007806:	f001 f9ff 	bl	8008c08 <strncmp>
 800780a:	b980      	cbnz	r0, 800782e <__gethex+0xca>
 800780c:	b94d      	cbnz	r5, 8007822 <__gethex+0xbe>
 800780e:	eb06 050a 	add.w	r5, r6, sl
 8007812:	462a      	mov	r2, r5
 8007814:	4616      	mov	r6, r2
 8007816:	7830      	ldrb	r0, [r6, #0]
 8007818:	3201      	adds	r2, #1
 800781a:	f7ff ff8e 	bl	800773a <__hexdig_fun>
 800781e:	2800      	cmp	r0, #0
 8007820:	d1f8      	bne.n	8007814 <__gethex+0xb0>
 8007822:	1bad      	subs	r5, r5, r6
 8007824:	00ad      	lsls	r5, r5, #2
 8007826:	e004      	b.n	8007832 <__gethex+0xce>
 8007828:	2400      	movs	r4, #0
 800782a:	4625      	mov	r5, r4
 800782c:	e7e0      	b.n	80077f0 <__gethex+0x8c>
 800782e:	2d00      	cmp	r5, #0
 8007830:	d1f7      	bne.n	8007822 <__gethex+0xbe>
 8007832:	7833      	ldrb	r3, [r6, #0]
 8007834:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007838:	2b50      	cmp	r3, #80	; 0x50
 800783a:	d139      	bne.n	80078b0 <__gethex+0x14c>
 800783c:	7873      	ldrb	r3, [r6, #1]
 800783e:	2b2b      	cmp	r3, #43	; 0x2b
 8007840:	d02a      	beq.n	8007898 <__gethex+0x134>
 8007842:	2b2d      	cmp	r3, #45	; 0x2d
 8007844:	d02c      	beq.n	80078a0 <__gethex+0x13c>
 8007846:	f04f 0900 	mov.w	r9, #0
 800784a:	1c71      	adds	r1, r6, #1
 800784c:	7808      	ldrb	r0, [r1, #0]
 800784e:	f7ff ff74 	bl	800773a <__hexdig_fun>
 8007852:	1e43      	subs	r3, r0, #1
 8007854:	b2db      	uxtb	r3, r3
 8007856:	2b18      	cmp	r3, #24
 8007858:	d82a      	bhi.n	80078b0 <__gethex+0x14c>
 800785a:	f1a0 0210 	sub.w	r2, r0, #16
 800785e:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007862:	f7ff ff6a 	bl	800773a <__hexdig_fun>
 8007866:	1e43      	subs	r3, r0, #1
 8007868:	b2db      	uxtb	r3, r3
 800786a:	2b18      	cmp	r3, #24
 800786c:	d91b      	bls.n	80078a6 <__gethex+0x142>
 800786e:	f1b9 0f00 	cmp.w	r9, #0
 8007872:	d000      	beq.n	8007876 <__gethex+0x112>
 8007874:	4252      	negs	r2, r2
 8007876:	4415      	add	r5, r2
 8007878:	f8cb 1000 	str.w	r1, [fp]
 800787c:	b1d4      	cbz	r4, 80078b4 <__gethex+0x150>
 800787e:	9b01      	ldr	r3, [sp, #4]
 8007880:	2b00      	cmp	r3, #0
 8007882:	bf14      	ite	ne
 8007884:	2700      	movne	r7, #0
 8007886:	2706      	moveq	r7, #6
 8007888:	4638      	mov	r0, r7
 800788a:	b00b      	add	sp, #44	; 0x2c
 800788c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007890:	463e      	mov	r6, r7
 8007892:	4625      	mov	r5, r4
 8007894:	2401      	movs	r4, #1
 8007896:	e7cc      	b.n	8007832 <__gethex+0xce>
 8007898:	f04f 0900 	mov.w	r9, #0
 800789c:	1cb1      	adds	r1, r6, #2
 800789e:	e7d5      	b.n	800784c <__gethex+0xe8>
 80078a0:	f04f 0901 	mov.w	r9, #1
 80078a4:	e7fa      	b.n	800789c <__gethex+0x138>
 80078a6:	230a      	movs	r3, #10
 80078a8:	fb03 0202 	mla	r2, r3, r2, r0
 80078ac:	3a10      	subs	r2, #16
 80078ae:	e7d6      	b.n	800785e <__gethex+0xfa>
 80078b0:	4631      	mov	r1, r6
 80078b2:	e7e1      	b.n	8007878 <__gethex+0x114>
 80078b4:	4621      	mov	r1, r4
 80078b6:	1bf3      	subs	r3, r6, r7
 80078b8:	3b01      	subs	r3, #1
 80078ba:	2b07      	cmp	r3, #7
 80078bc:	dc0a      	bgt.n	80078d4 <__gethex+0x170>
 80078be:	9802      	ldr	r0, [sp, #8]
 80078c0:	f000 fa88 	bl	8007dd4 <_Balloc>
 80078c4:	4604      	mov	r4, r0
 80078c6:	b940      	cbnz	r0, 80078da <__gethex+0x176>
 80078c8:	4602      	mov	r2, r0
 80078ca:	21de      	movs	r1, #222	; 0xde
 80078cc:	4b5b      	ldr	r3, [pc, #364]	; (8007a3c <__gethex+0x2d8>)
 80078ce:	485c      	ldr	r0, [pc, #368]	; (8007a40 <__gethex+0x2dc>)
 80078d0:	f001 f9bc 	bl	8008c4c <__assert_func>
 80078d4:	3101      	adds	r1, #1
 80078d6:	105b      	asrs	r3, r3, #1
 80078d8:	e7ef      	b.n	80078ba <__gethex+0x156>
 80078da:	f04f 0b00 	mov.w	fp, #0
 80078de:	f100 0914 	add.w	r9, r0, #20
 80078e2:	f1ca 0301 	rsb	r3, sl, #1
 80078e6:	f8cd 9010 	str.w	r9, [sp, #16]
 80078ea:	f8cd b004 	str.w	fp, [sp, #4]
 80078ee:	9308      	str	r3, [sp, #32]
 80078f0:	42b7      	cmp	r7, r6
 80078f2:	d33f      	bcc.n	8007974 <__gethex+0x210>
 80078f4:	9f04      	ldr	r7, [sp, #16]
 80078f6:	9b01      	ldr	r3, [sp, #4]
 80078f8:	f847 3b04 	str.w	r3, [r7], #4
 80078fc:	eba7 0709 	sub.w	r7, r7, r9
 8007900:	10bf      	asrs	r7, r7, #2
 8007902:	6127      	str	r7, [r4, #16]
 8007904:	4618      	mov	r0, r3
 8007906:	f000 fb57 	bl	8007fb8 <__hi0bits>
 800790a:	017f      	lsls	r7, r7, #5
 800790c:	f8d8 6000 	ldr.w	r6, [r8]
 8007910:	1a3f      	subs	r7, r7, r0
 8007912:	42b7      	cmp	r7, r6
 8007914:	dd62      	ble.n	80079dc <__gethex+0x278>
 8007916:	1bbf      	subs	r7, r7, r6
 8007918:	4639      	mov	r1, r7
 800791a:	4620      	mov	r0, r4
 800791c:	f000 fef1 	bl	8008702 <__any_on>
 8007920:	4682      	mov	sl, r0
 8007922:	b1a8      	cbz	r0, 8007950 <__gethex+0x1ec>
 8007924:	f04f 0a01 	mov.w	sl, #1
 8007928:	1e7b      	subs	r3, r7, #1
 800792a:	1159      	asrs	r1, r3, #5
 800792c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8007930:	f003 021f 	and.w	r2, r3, #31
 8007934:	fa0a f202 	lsl.w	r2, sl, r2
 8007938:	420a      	tst	r2, r1
 800793a:	d009      	beq.n	8007950 <__gethex+0x1ec>
 800793c:	4553      	cmp	r3, sl
 800793e:	dd05      	ble.n	800794c <__gethex+0x1e8>
 8007940:	4620      	mov	r0, r4
 8007942:	1eb9      	subs	r1, r7, #2
 8007944:	f000 fedd 	bl	8008702 <__any_on>
 8007948:	2800      	cmp	r0, #0
 800794a:	d144      	bne.n	80079d6 <__gethex+0x272>
 800794c:	f04f 0a02 	mov.w	sl, #2
 8007950:	4639      	mov	r1, r7
 8007952:	4620      	mov	r0, r4
 8007954:	f7ff fe9e 	bl	8007694 <rshift>
 8007958:	443d      	add	r5, r7
 800795a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800795e:	42ab      	cmp	r3, r5
 8007960:	da4a      	bge.n	80079f8 <__gethex+0x294>
 8007962:	4621      	mov	r1, r4
 8007964:	9802      	ldr	r0, [sp, #8]
 8007966:	f000 fa75 	bl	8007e54 <_Bfree>
 800796a:	2300      	movs	r3, #0
 800796c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800796e:	27a3      	movs	r7, #163	; 0xa3
 8007970:	6013      	str	r3, [r2, #0]
 8007972:	e789      	b.n	8007888 <__gethex+0x124>
 8007974:	1e73      	subs	r3, r6, #1
 8007976:	9a06      	ldr	r2, [sp, #24]
 8007978:	9307      	str	r3, [sp, #28]
 800797a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800797e:	4293      	cmp	r3, r2
 8007980:	d019      	beq.n	80079b6 <__gethex+0x252>
 8007982:	f1bb 0f20 	cmp.w	fp, #32
 8007986:	d107      	bne.n	8007998 <__gethex+0x234>
 8007988:	9b04      	ldr	r3, [sp, #16]
 800798a:	9a01      	ldr	r2, [sp, #4]
 800798c:	f843 2b04 	str.w	r2, [r3], #4
 8007990:	9304      	str	r3, [sp, #16]
 8007992:	2300      	movs	r3, #0
 8007994:	469b      	mov	fp, r3
 8007996:	9301      	str	r3, [sp, #4]
 8007998:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800799c:	f7ff fecd 	bl	800773a <__hexdig_fun>
 80079a0:	9b01      	ldr	r3, [sp, #4]
 80079a2:	f000 000f 	and.w	r0, r0, #15
 80079a6:	fa00 f00b 	lsl.w	r0, r0, fp
 80079aa:	4303      	orrs	r3, r0
 80079ac:	9301      	str	r3, [sp, #4]
 80079ae:	f10b 0b04 	add.w	fp, fp, #4
 80079b2:	9b07      	ldr	r3, [sp, #28]
 80079b4:	e00d      	b.n	80079d2 <__gethex+0x26e>
 80079b6:	9a08      	ldr	r2, [sp, #32]
 80079b8:	1e73      	subs	r3, r6, #1
 80079ba:	4413      	add	r3, r2
 80079bc:	42bb      	cmp	r3, r7
 80079be:	d3e0      	bcc.n	8007982 <__gethex+0x21e>
 80079c0:	4618      	mov	r0, r3
 80079c2:	4652      	mov	r2, sl
 80079c4:	9903      	ldr	r1, [sp, #12]
 80079c6:	9309      	str	r3, [sp, #36]	; 0x24
 80079c8:	f001 f91e 	bl	8008c08 <strncmp>
 80079cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079ce:	2800      	cmp	r0, #0
 80079d0:	d1d7      	bne.n	8007982 <__gethex+0x21e>
 80079d2:	461e      	mov	r6, r3
 80079d4:	e78c      	b.n	80078f0 <__gethex+0x18c>
 80079d6:	f04f 0a03 	mov.w	sl, #3
 80079da:	e7b9      	b.n	8007950 <__gethex+0x1ec>
 80079dc:	da09      	bge.n	80079f2 <__gethex+0x28e>
 80079de:	1bf7      	subs	r7, r6, r7
 80079e0:	4621      	mov	r1, r4
 80079e2:	463a      	mov	r2, r7
 80079e4:	9802      	ldr	r0, [sp, #8]
 80079e6:	f000 fc4d 	bl	8008284 <__lshift>
 80079ea:	4604      	mov	r4, r0
 80079ec:	1bed      	subs	r5, r5, r7
 80079ee:	f100 0914 	add.w	r9, r0, #20
 80079f2:	f04f 0a00 	mov.w	sl, #0
 80079f6:	e7b0      	b.n	800795a <__gethex+0x1f6>
 80079f8:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80079fc:	42a8      	cmp	r0, r5
 80079fe:	dd72      	ble.n	8007ae6 <__gethex+0x382>
 8007a00:	1b45      	subs	r5, r0, r5
 8007a02:	42ae      	cmp	r6, r5
 8007a04:	dc35      	bgt.n	8007a72 <__gethex+0x30e>
 8007a06:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007a0a:	2b02      	cmp	r3, #2
 8007a0c:	d029      	beq.n	8007a62 <__gethex+0x2fe>
 8007a0e:	2b03      	cmp	r3, #3
 8007a10:	d02b      	beq.n	8007a6a <__gethex+0x306>
 8007a12:	2b01      	cmp	r3, #1
 8007a14:	d11c      	bne.n	8007a50 <__gethex+0x2ec>
 8007a16:	42ae      	cmp	r6, r5
 8007a18:	d11a      	bne.n	8007a50 <__gethex+0x2ec>
 8007a1a:	2e01      	cmp	r6, #1
 8007a1c:	d112      	bne.n	8007a44 <__gethex+0x2e0>
 8007a1e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007a22:	9a05      	ldr	r2, [sp, #20]
 8007a24:	2762      	movs	r7, #98	; 0x62
 8007a26:	6013      	str	r3, [r2, #0]
 8007a28:	2301      	movs	r3, #1
 8007a2a:	6123      	str	r3, [r4, #16]
 8007a2c:	f8c9 3000 	str.w	r3, [r9]
 8007a30:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007a32:	601c      	str	r4, [r3, #0]
 8007a34:	e728      	b.n	8007888 <__gethex+0x124>
 8007a36:	bf00      	nop
 8007a38:	08009aa8 	.word	0x08009aa8
 8007a3c:	08009a30 	.word	0x08009a30
 8007a40:	08009a41 	.word	0x08009a41
 8007a44:	4620      	mov	r0, r4
 8007a46:	1e71      	subs	r1, r6, #1
 8007a48:	f000 fe5b 	bl	8008702 <__any_on>
 8007a4c:	2800      	cmp	r0, #0
 8007a4e:	d1e6      	bne.n	8007a1e <__gethex+0x2ba>
 8007a50:	4621      	mov	r1, r4
 8007a52:	9802      	ldr	r0, [sp, #8]
 8007a54:	f000 f9fe 	bl	8007e54 <_Bfree>
 8007a58:	2300      	movs	r3, #0
 8007a5a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007a5c:	2750      	movs	r7, #80	; 0x50
 8007a5e:	6013      	str	r3, [r2, #0]
 8007a60:	e712      	b.n	8007888 <__gethex+0x124>
 8007a62:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d1f3      	bne.n	8007a50 <__gethex+0x2ec>
 8007a68:	e7d9      	b.n	8007a1e <__gethex+0x2ba>
 8007a6a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d1d6      	bne.n	8007a1e <__gethex+0x2ba>
 8007a70:	e7ee      	b.n	8007a50 <__gethex+0x2ec>
 8007a72:	1e6f      	subs	r7, r5, #1
 8007a74:	f1ba 0f00 	cmp.w	sl, #0
 8007a78:	d132      	bne.n	8007ae0 <__gethex+0x37c>
 8007a7a:	b127      	cbz	r7, 8007a86 <__gethex+0x322>
 8007a7c:	4639      	mov	r1, r7
 8007a7e:	4620      	mov	r0, r4
 8007a80:	f000 fe3f 	bl	8008702 <__any_on>
 8007a84:	4682      	mov	sl, r0
 8007a86:	2101      	movs	r1, #1
 8007a88:	117b      	asrs	r3, r7, #5
 8007a8a:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8007a8e:	f007 071f 	and.w	r7, r7, #31
 8007a92:	fa01 f707 	lsl.w	r7, r1, r7
 8007a96:	421f      	tst	r7, r3
 8007a98:	f04f 0702 	mov.w	r7, #2
 8007a9c:	4629      	mov	r1, r5
 8007a9e:	4620      	mov	r0, r4
 8007aa0:	bf18      	it	ne
 8007aa2:	f04a 0a02 	orrne.w	sl, sl, #2
 8007aa6:	1b76      	subs	r6, r6, r5
 8007aa8:	f7ff fdf4 	bl	8007694 <rshift>
 8007aac:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8007ab0:	f1ba 0f00 	cmp.w	sl, #0
 8007ab4:	d048      	beq.n	8007b48 <__gethex+0x3e4>
 8007ab6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007aba:	2b02      	cmp	r3, #2
 8007abc:	d015      	beq.n	8007aea <__gethex+0x386>
 8007abe:	2b03      	cmp	r3, #3
 8007ac0:	d017      	beq.n	8007af2 <__gethex+0x38e>
 8007ac2:	2b01      	cmp	r3, #1
 8007ac4:	d109      	bne.n	8007ada <__gethex+0x376>
 8007ac6:	f01a 0f02 	tst.w	sl, #2
 8007aca:	d006      	beq.n	8007ada <__gethex+0x376>
 8007acc:	f8d9 0000 	ldr.w	r0, [r9]
 8007ad0:	ea4a 0a00 	orr.w	sl, sl, r0
 8007ad4:	f01a 0f01 	tst.w	sl, #1
 8007ad8:	d10e      	bne.n	8007af8 <__gethex+0x394>
 8007ada:	f047 0710 	orr.w	r7, r7, #16
 8007ade:	e033      	b.n	8007b48 <__gethex+0x3e4>
 8007ae0:	f04f 0a01 	mov.w	sl, #1
 8007ae4:	e7cf      	b.n	8007a86 <__gethex+0x322>
 8007ae6:	2701      	movs	r7, #1
 8007ae8:	e7e2      	b.n	8007ab0 <__gethex+0x34c>
 8007aea:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007aec:	f1c3 0301 	rsb	r3, r3, #1
 8007af0:	9315      	str	r3, [sp, #84]	; 0x54
 8007af2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d0f0      	beq.n	8007ada <__gethex+0x376>
 8007af8:	f04f 0c00 	mov.w	ip, #0
 8007afc:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007b00:	f104 0314 	add.w	r3, r4, #20
 8007b04:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8007b08:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8007b0c:	4618      	mov	r0, r3
 8007b0e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b12:	f1b2 3fff 	cmp.w	r2, #4294967295
 8007b16:	d01c      	beq.n	8007b52 <__gethex+0x3ee>
 8007b18:	3201      	adds	r2, #1
 8007b1a:	6002      	str	r2, [r0, #0]
 8007b1c:	2f02      	cmp	r7, #2
 8007b1e:	f104 0314 	add.w	r3, r4, #20
 8007b22:	d13d      	bne.n	8007ba0 <__gethex+0x43c>
 8007b24:	f8d8 2000 	ldr.w	r2, [r8]
 8007b28:	3a01      	subs	r2, #1
 8007b2a:	42b2      	cmp	r2, r6
 8007b2c:	d10a      	bne.n	8007b44 <__gethex+0x3e0>
 8007b2e:	2201      	movs	r2, #1
 8007b30:	1171      	asrs	r1, r6, #5
 8007b32:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007b36:	f006 061f 	and.w	r6, r6, #31
 8007b3a:	fa02 f606 	lsl.w	r6, r2, r6
 8007b3e:	421e      	tst	r6, r3
 8007b40:	bf18      	it	ne
 8007b42:	4617      	movne	r7, r2
 8007b44:	f047 0720 	orr.w	r7, r7, #32
 8007b48:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007b4a:	601c      	str	r4, [r3, #0]
 8007b4c:	9b05      	ldr	r3, [sp, #20]
 8007b4e:	601d      	str	r5, [r3, #0]
 8007b50:	e69a      	b.n	8007888 <__gethex+0x124>
 8007b52:	4299      	cmp	r1, r3
 8007b54:	f843 cc04 	str.w	ip, [r3, #-4]
 8007b58:	d8d8      	bhi.n	8007b0c <__gethex+0x3a8>
 8007b5a:	68a3      	ldr	r3, [r4, #8]
 8007b5c:	459b      	cmp	fp, r3
 8007b5e:	db17      	blt.n	8007b90 <__gethex+0x42c>
 8007b60:	6861      	ldr	r1, [r4, #4]
 8007b62:	9802      	ldr	r0, [sp, #8]
 8007b64:	3101      	adds	r1, #1
 8007b66:	f000 f935 	bl	8007dd4 <_Balloc>
 8007b6a:	4681      	mov	r9, r0
 8007b6c:	b918      	cbnz	r0, 8007b76 <__gethex+0x412>
 8007b6e:	4602      	mov	r2, r0
 8007b70:	2184      	movs	r1, #132	; 0x84
 8007b72:	4b19      	ldr	r3, [pc, #100]	; (8007bd8 <__gethex+0x474>)
 8007b74:	e6ab      	b.n	80078ce <__gethex+0x16a>
 8007b76:	6922      	ldr	r2, [r4, #16]
 8007b78:	f104 010c 	add.w	r1, r4, #12
 8007b7c:	3202      	adds	r2, #2
 8007b7e:	0092      	lsls	r2, r2, #2
 8007b80:	300c      	adds	r0, #12
 8007b82:	f000 f919 	bl	8007db8 <memcpy>
 8007b86:	4621      	mov	r1, r4
 8007b88:	9802      	ldr	r0, [sp, #8]
 8007b8a:	f000 f963 	bl	8007e54 <_Bfree>
 8007b8e:	464c      	mov	r4, r9
 8007b90:	6923      	ldr	r3, [r4, #16]
 8007b92:	1c5a      	adds	r2, r3, #1
 8007b94:	6122      	str	r2, [r4, #16]
 8007b96:	2201      	movs	r2, #1
 8007b98:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007b9c:	615a      	str	r2, [r3, #20]
 8007b9e:	e7bd      	b.n	8007b1c <__gethex+0x3b8>
 8007ba0:	6922      	ldr	r2, [r4, #16]
 8007ba2:	455a      	cmp	r2, fp
 8007ba4:	dd0b      	ble.n	8007bbe <__gethex+0x45a>
 8007ba6:	2101      	movs	r1, #1
 8007ba8:	4620      	mov	r0, r4
 8007baa:	f7ff fd73 	bl	8007694 <rshift>
 8007bae:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007bb2:	3501      	adds	r5, #1
 8007bb4:	42ab      	cmp	r3, r5
 8007bb6:	f6ff aed4 	blt.w	8007962 <__gethex+0x1fe>
 8007bba:	2701      	movs	r7, #1
 8007bbc:	e7c2      	b.n	8007b44 <__gethex+0x3e0>
 8007bbe:	f016 061f 	ands.w	r6, r6, #31
 8007bc2:	d0fa      	beq.n	8007bba <__gethex+0x456>
 8007bc4:	4453      	add	r3, sl
 8007bc6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8007bca:	f000 f9f5 	bl	8007fb8 <__hi0bits>
 8007bce:	f1c6 0620 	rsb	r6, r6, #32
 8007bd2:	42b0      	cmp	r0, r6
 8007bd4:	dbe7      	blt.n	8007ba6 <__gethex+0x442>
 8007bd6:	e7f0      	b.n	8007bba <__gethex+0x456>
 8007bd8:	08009a30 	.word	0x08009a30

08007bdc <L_shift>:
 8007bdc:	f1c2 0208 	rsb	r2, r2, #8
 8007be0:	0092      	lsls	r2, r2, #2
 8007be2:	b570      	push	{r4, r5, r6, lr}
 8007be4:	f1c2 0620 	rsb	r6, r2, #32
 8007be8:	6843      	ldr	r3, [r0, #4]
 8007bea:	6804      	ldr	r4, [r0, #0]
 8007bec:	fa03 f506 	lsl.w	r5, r3, r6
 8007bf0:	432c      	orrs	r4, r5
 8007bf2:	40d3      	lsrs	r3, r2
 8007bf4:	6004      	str	r4, [r0, #0]
 8007bf6:	f840 3f04 	str.w	r3, [r0, #4]!
 8007bfa:	4288      	cmp	r0, r1
 8007bfc:	d3f4      	bcc.n	8007be8 <L_shift+0xc>
 8007bfe:	bd70      	pop	{r4, r5, r6, pc}

08007c00 <__match>:
 8007c00:	b530      	push	{r4, r5, lr}
 8007c02:	6803      	ldr	r3, [r0, #0]
 8007c04:	3301      	adds	r3, #1
 8007c06:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007c0a:	b914      	cbnz	r4, 8007c12 <__match+0x12>
 8007c0c:	6003      	str	r3, [r0, #0]
 8007c0e:	2001      	movs	r0, #1
 8007c10:	bd30      	pop	{r4, r5, pc}
 8007c12:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007c16:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8007c1a:	2d19      	cmp	r5, #25
 8007c1c:	bf98      	it	ls
 8007c1e:	3220      	addls	r2, #32
 8007c20:	42a2      	cmp	r2, r4
 8007c22:	d0f0      	beq.n	8007c06 <__match+0x6>
 8007c24:	2000      	movs	r0, #0
 8007c26:	e7f3      	b.n	8007c10 <__match+0x10>

08007c28 <__hexnan>:
 8007c28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c2c:	2500      	movs	r5, #0
 8007c2e:	680b      	ldr	r3, [r1, #0]
 8007c30:	4682      	mov	sl, r0
 8007c32:	115e      	asrs	r6, r3, #5
 8007c34:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8007c38:	f013 031f 	ands.w	r3, r3, #31
 8007c3c:	bf18      	it	ne
 8007c3e:	3604      	addne	r6, #4
 8007c40:	1f37      	subs	r7, r6, #4
 8007c42:	46b9      	mov	r9, r7
 8007c44:	463c      	mov	r4, r7
 8007c46:	46ab      	mov	fp, r5
 8007c48:	b087      	sub	sp, #28
 8007c4a:	4690      	mov	r8, r2
 8007c4c:	6802      	ldr	r2, [r0, #0]
 8007c4e:	9301      	str	r3, [sp, #4]
 8007c50:	f846 5c04 	str.w	r5, [r6, #-4]
 8007c54:	9502      	str	r5, [sp, #8]
 8007c56:	7851      	ldrb	r1, [r2, #1]
 8007c58:	1c53      	adds	r3, r2, #1
 8007c5a:	9303      	str	r3, [sp, #12]
 8007c5c:	b341      	cbz	r1, 8007cb0 <__hexnan+0x88>
 8007c5e:	4608      	mov	r0, r1
 8007c60:	9205      	str	r2, [sp, #20]
 8007c62:	9104      	str	r1, [sp, #16]
 8007c64:	f7ff fd69 	bl	800773a <__hexdig_fun>
 8007c68:	2800      	cmp	r0, #0
 8007c6a:	d14f      	bne.n	8007d0c <__hexnan+0xe4>
 8007c6c:	9904      	ldr	r1, [sp, #16]
 8007c6e:	9a05      	ldr	r2, [sp, #20]
 8007c70:	2920      	cmp	r1, #32
 8007c72:	d818      	bhi.n	8007ca6 <__hexnan+0x7e>
 8007c74:	9b02      	ldr	r3, [sp, #8]
 8007c76:	459b      	cmp	fp, r3
 8007c78:	dd13      	ble.n	8007ca2 <__hexnan+0x7a>
 8007c7a:	454c      	cmp	r4, r9
 8007c7c:	d206      	bcs.n	8007c8c <__hexnan+0x64>
 8007c7e:	2d07      	cmp	r5, #7
 8007c80:	dc04      	bgt.n	8007c8c <__hexnan+0x64>
 8007c82:	462a      	mov	r2, r5
 8007c84:	4649      	mov	r1, r9
 8007c86:	4620      	mov	r0, r4
 8007c88:	f7ff ffa8 	bl	8007bdc <L_shift>
 8007c8c:	4544      	cmp	r4, r8
 8007c8e:	d950      	bls.n	8007d32 <__hexnan+0x10a>
 8007c90:	2300      	movs	r3, #0
 8007c92:	f1a4 0904 	sub.w	r9, r4, #4
 8007c96:	f844 3c04 	str.w	r3, [r4, #-4]
 8007c9a:	461d      	mov	r5, r3
 8007c9c:	464c      	mov	r4, r9
 8007c9e:	f8cd b008 	str.w	fp, [sp, #8]
 8007ca2:	9a03      	ldr	r2, [sp, #12]
 8007ca4:	e7d7      	b.n	8007c56 <__hexnan+0x2e>
 8007ca6:	2929      	cmp	r1, #41	; 0x29
 8007ca8:	d156      	bne.n	8007d58 <__hexnan+0x130>
 8007caa:	3202      	adds	r2, #2
 8007cac:	f8ca 2000 	str.w	r2, [sl]
 8007cb0:	f1bb 0f00 	cmp.w	fp, #0
 8007cb4:	d050      	beq.n	8007d58 <__hexnan+0x130>
 8007cb6:	454c      	cmp	r4, r9
 8007cb8:	d206      	bcs.n	8007cc8 <__hexnan+0xa0>
 8007cba:	2d07      	cmp	r5, #7
 8007cbc:	dc04      	bgt.n	8007cc8 <__hexnan+0xa0>
 8007cbe:	462a      	mov	r2, r5
 8007cc0:	4649      	mov	r1, r9
 8007cc2:	4620      	mov	r0, r4
 8007cc4:	f7ff ff8a 	bl	8007bdc <L_shift>
 8007cc8:	4544      	cmp	r4, r8
 8007cca:	d934      	bls.n	8007d36 <__hexnan+0x10e>
 8007ccc:	4623      	mov	r3, r4
 8007cce:	f1a8 0204 	sub.w	r2, r8, #4
 8007cd2:	f853 1b04 	ldr.w	r1, [r3], #4
 8007cd6:	429f      	cmp	r7, r3
 8007cd8:	f842 1f04 	str.w	r1, [r2, #4]!
 8007cdc:	d2f9      	bcs.n	8007cd2 <__hexnan+0xaa>
 8007cde:	1b3b      	subs	r3, r7, r4
 8007ce0:	f023 0303 	bic.w	r3, r3, #3
 8007ce4:	3304      	adds	r3, #4
 8007ce6:	3401      	adds	r4, #1
 8007ce8:	3e03      	subs	r6, #3
 8007cea:	42b4      	cmp	r4, r6
 8007cec:	bf88      	it	hi
 8007cee:	2304      	movhi	r3, #4
 8007cf0:	2200      	movs	r2, #0
 8007cf2:	4443      	add	r3, r8
 8007cf4:	f843 2b04 	str.w	r2, [r3], #4
 8007cf8:	429f      	cmp	r7, r3
 8007cfa:	d2fb      	bcs.n	8007cf4 <__hexnan+0xcc>
 8007cfc:	683b      	ldr	r3, [r7, #0]
 8007cfe:	b91b      	cbnz	r3, 8007d08 <__hexnan+0xe0>
 8007d00:	4547      	cmp	r7, r8
 8007d02:	d127      	bne.n	8007d54 <__hexnan+0x12c>
 8007d04:	2301      	movs	r3, #1
 8007d06:	603b      	str	r3, [r7, #0]
 8007d08:	2005      	movs	r0, #5
 8007d0a:	e026      	b.n	8007d5a <__hexnan+0x132>
 8007d0c:	3501      	adds	r5, #1
 8007d0e:	2d08      	cmp	r5, #8
 8007d10:	f10b 0b01 	add.w	fp, fp, #1
 8007d14:	dd06      	ble.n	8007d24 <__hexnan+0xfc>
 8007d16:	4544      	cmp	r4, r8
 8007d18:	d9c3      	bls.n	8007ca2 <__hexnan+0x7a>
 8007d1a:	2300      	movs	r3, #0
 8007d1c:	2501      	movs	r5, #1
 8007d1e:	f844 3c04 	str.w	r3, [r4, #-4]
 8007d22:	3c04      	subs	r4, #4
 8007d24:	6822      	ldr	r2, [r4, #0]
 8007d26:	f000 000f 	and.w	r0, r0, #15
 8007d2a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8007d2e:	6022      	str	r2, [r4, #0]
 8007d30:	e7b7      	b.n	8007ca2 <__hexnan+0x7a>
 8007d32:	2508      	movs	r5, #8
 8007d34:	e7b5      	b.n	8007ca2 <__hexnan+0x7a>
 8007d36:	9b01      	ldr	r3, [sp, #4]
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d0df      	beq.n	8007cfc <__hexnan+0xd4>
 8007d3c:	f04f 32ff 	mov.w	r2, #4294967295
 8007d40:	f1c3 0320 	rsb	r3, r3, #32
 8007d44:	fa22 f303 	lsr.w	r3, r2, r3
 8007d48:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007d4c:	401a      	ands	r2, r3
 8007d4e:	f846 2c04 	str.w	r2, [r6, #-4]
 8007d52:	e7d3      	b.n	8007cfc <__hexnan+0xd4>
 8007d54:	3f04      	subs	r7, #4
 8007d56:	e7d1      	b.n	8007cfc <__hexnan+0xd4>
 8007d58:	2004      	movs	r0, #4
 8007d5a:	b007      	add	sp, #28
 8007d5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007d60 <_localeconv_r>:
 8007d60:	4800      	ldr	r0, [pc, #0]	; (8007d64 <_localeconv_r+0x4>)
 8007d62:	4770      	bx	lr
 8007d64:	20000178 	.word	0x20000178

08007d68 <malloc>:
 8007d68:	4b02      	ldr	r3, [pc, #8]	; (8007d74 <malloc+0xc>)
 8007d6a:	4601      	mov	r1, r0
 8007d6c:	6818      	ldr	r0, [r3, #0]
 8007d6e:	f000 bd65 	b.w	800883c <_malloc_r>
 8007d72:	bf00      	nop
 8007d74:	20000020 	.word	0x20000020

08007d78 <__ascii_mbtowc>:
 8007d78:	b082      	sub	sp, #8
 8007d7a:	b901      	cbnz	r1, 8007d7e <__ascii_mbtowc+0x6>
 8007d7c:	a901      	add	r1, sp, #4
 8007d7e:	b142      	cbz	r2, 8007d92 <__ascii_mbtowc+0x1a>
 8007d80:	b14b      	cbz	r3, 8007d96 <__ascii_mbtowc+0x1e>
 8007d82:	7813      	ldrb	r3, [r2, #0]
 8007d84:	600b      	str	r3, [r1, #0]
 8007d86:	7812      	ldrb	r2, [r2, #0]
 8007d88:	1e10      	subs	r0, r2, #0
 8007d8a:	bf18      	it	ne
 8007d8c:	2001      	movne	r0, #1
 8007d8e:	b002      	add	sp, #8
 8007d90:	4770      	bx	lr
 8007d92:	4610      	mov	r0, r2
 8007d94:	e7fb      	b.n	8007d8e <__ascii_mbtowc+0x16>
 8007d96:	f06f 0001 	mvn.w	r0, #1
 8007d9a:	e7f8      	b.n	8007d8e <__ascii_mbtowc+0x16>

08007d9c <memchr>:
 8007d9c:	4603      	mov	r3, r0
 8007d9e:	b510      	push	{r4, lr}
 8007da0:	b2c9      	uxtb	r1, r1
 8007da2:	4402      	add	r2, r0
 8007da4:	4293      	cmp	r3, r2
 8007da6:	4618      	mov	r0, r3
 8007da8:	d101      	bne.n	8007dae <memchr+0x12>
 8007daa:	2000      	movs	r0, #0
 8007dac:	e003      	b.n	8007db6 <memchr+0x1a>
 8007dae:	7804      	ldrb	r4, [r0, #0]
 8007db0:	3301      	adds	r3, #1
 8007db2:	428c      	cmp	r4, r1
 8007db4:	d1f6      	bne.n	8007da4 <memchr+0x8>
 8007db6:	bd10      	pop	{r4, pc}

08007db8 <memcpy>:
 8007db8:	440a      	add	r2, r1
 8007dba:	4291      	cmp	r1, r2
 8007dbc:	f100 33ff 	add.w	r3, r0, #4294967295
 8007dc0:	d100      	bne.n	8007dc4 <memcpy+0xc>
 8007dc2:	4770      	bx	lr
 8007dc4:	b510      	push	{r4, lr}
 8007dc6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007dca:	4291      	cmp	r1, r2
 8007dcc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007dd0:	d1f9      	bne.n	8007dc6 <memcpy+0xe>
 8007dd2:	bd10      	pop	{r4, pc}

08007dd4 <_Balloc>:
 8007dd4:	b570      	push	{r4, r5, r6, lr}
 8007dd6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007dd8:	4604      	mov	r4, r0
 8007dda:	460d      	mov	r5, r1
 8007ddc:	b976      	cbnz	r6, 8007dfc <_Balloc+0x28>
 8007dde:	2010      	movs	r0, #16
 8007de0:	f7ff ffc2 	bl	8007d68 <malloc>
 8007de4:	4602      	mov	r2, r0
 8007de6:	6260      	str	r0, [r4, #36]	; 0x24
 8007de8:	b920      	cbnz	r0, 8007df4 <_Balloc+0x20>
 8007dea:	2166      	movs	r1, #102	; 0x66
 8007dec:	4b17      	ldr	r3, [pc, #92]	; (8007e4c <_Balloc+0x78>)
 8007dee:	4818      	ldr	r0, [pc, #96]	; (8007e50 <_Balloc+0x7c>)
 8007df0:	f000 ff2c 	bl	8008c4c <__assert_func>
 8007df4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007df8:	6006      	str	r6, [r0, #0]
 8007dfa:	60c6      	str	r6, [r0, #12]
 8007dfc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007dfe:	68f3      	ldr	r3, [r6, #12]
 8007e00:	b183      	cbz	r3, 8007e24 <_Balloc+0x50>
 8007e02:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007e04:	68db      	ldr	r3, [r3, #12]
 8007e06:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007e0a:	b9b8      	cbnz	r0, 8007e3c <_Balloc+0x68>
 8007e0c:	2101      	movs	r1, #1
 8007e0e:	fa01 f605 	lsl.w	r6, r1, r5
 8007e12:	1d72      	adds	r2, r6, #5
 8007e14:	4620      	mov	r0, r4
 8007e16:	0092      	lsls	r2, r2, #2
 8007e18:	f000 fc94 	bl	8008744 <_calloc_r>
 8007e1c:	b160      	cbz	r0, 8007e38 <_Balloc+0x64>
 8007e1e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007e22:	e00e      	b.n	8007e42 <_Balloc+0x6e>
 8007e24:	2221      	movs	r2, #33	; 0x21
 8007e26:	2104      	movs	r1, #4
 8007e28:	4620      	mov	r0, r4
 8007e2a:	f000 fc8b 	bl	8008744 <_calloc_r>
 8007e2e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007e30:	60f0      	str	r0, [r6, #12]
 8007e32:	68db      	ldr	r3, [r3, #12]
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d1e4      	bne.n	8007e02 <_Balloc+0x2e>
 8007e38:	2000      	movs	r0, #0
 8007e3a:	bd70      	pop	{r4, r5, r6, pc}
 8007e3c:	6802      	ldr	r2, [r0, #0]
 8007e3e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007e42:	2300      	movs	r3, #0
 8007e44:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007e48:	e7f7      	b.n	8007e3a <_Balloc+0x66>
 8007e4a:	bf00      	nop
 8007e4c:	080099be 	.word	0x080099be
 8007e50:	08009abc 	.word	0x08009abc

08007e54 <_Bfree>:
 8007e54:	b570      	push	{r4, r5, r6, lr}
 8007e56:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007e58:	4605      	mov	r5, r0
 8007e5a:	460c      	mov	r4, r1
 8007e5c:	b976      	cbnz	r6, 8007e7c <_Bfree+0x28>
 8007e5e:	2010      	movs	r0, #16
 8007e60:	f7ff ff82 	bl	8007d68 <malloc>
 8007e64:	4602      	mov	r2, r0
 8007e66:	6268      	str	r0, [r5, #36]	; 0x24
 8007e68:	b920      	cbnz	r0, 8007e74 <_Bfree+0x20>
 8007e6a:	218a      	movs	r1, #138	; 0x8a
 8007e6c:	4b08      	ldr	r3, [pc, #32]	; (8007e90 <_Bfree+0x3c>)
 8007e6e:	4809      	ldr	r0, [pc, #36]	; (8007e94 <_Bfree+0x40>)
 8007e70:	f000 feec 	bl	8008c4c <__assert_func>
 8007e74:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007e78:	6006      	str	r6, [r0, #0]
 8007e7a:	60c6      	str	r6, [r0, #12]
 8007e7c:	b13c      	cbz	r4, 8007e8e <_Bfree+0x3a>
 8007e7e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007e80:	6862      	ldr	r2, [r4, #4]
 8007e82:	68db      	ldr	r3, [r3, #12]
 8007e84:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007e88:	6021      	str	r1, [r4, #0]
 8007e8a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007e8e:	bd70      	pop	{r4, r5, r6, pc}
 8007e90:	080099be 	.word	0x080099be
 8007e94:	08009abc 	.word	0x08009abc

08007e98 <__multadd>:
 8007e98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e9c:	4607      	mov	r7, r0
 8007e9e:	460c      	mov	r4, r1
 8007ea0:	461e      	mov	r6, r3
 8007ea2:	2000      	movs	r0, #0
 8007ea4:	690d      	ldr	r5, [r1, #16]
 8007ea6:	f101 0c14 	add.w	ip, r1, #20
 8007eaa:	f8dc 3000 	ldr.w	r3, [ip]
 8007eae:	3001      	adds	r0, #1
 8007eb0:	b299      	uxth	r1, r3
 8007eb2:	fb02 6101 	mla	r1, r2, r1, r6
 8007eb6:	0c1e      	lsrs	r6, r3, #16
 8007eb8:	0c0b      	lsrs	r3, r1, #16
 8007eba:	fb02 3306 	mla	r3, r2, r6, r3
 8007ebe:	b289      	uxth	r1, r1
 8007ec0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007ec4:	4285      	cmp	r5, r0
 8007ec6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007eca:	f84c 1b04 	str.w	r1, [ip], #4
 8007ece:	dcec      	bgt.n	8007eaa <__multadd+0x12>
 8007ed0:	b30e      	cbz	r6, 8007f16 <__multadd+0x7e>
 8007ed2:	68a3      	ldr	r3, [r4, #8]
 8007ed4:	42ab      	cmp	r3, r5
 8007ed6:	dc19      	bgt.n	8007f0c <__multadd+0x74>
 8007ed8:	6861      	ldr	r1, [r4, #4]
 8007eda:	4638      	mov	r0, r7
 8007edc:	3101      	adds	r1, #1
 8007ede:	f7ff ff79 	bl	8007dd4 <_Balloc>
 8007ee2:	4680      	mov	r8, r0
 8007ee4:	b928      	cbnz	r0, 8007ef2 <__multadd+0x5a>
 8007ee6:	4602      	mov	r2, r0
 8007ee8:	21b5      	movs	r1, #181	; 0xb5
 8007eea:	4b0c      	ldr	r3, [pc, #48]	; (8007f1c <__multadd+0x84>)
 8007eec:	480c      	ldr	r0, [pc, #48]	; (8007f20 <__multadd+0x88>)
 8007eee:	f000 fead 	bl	8008c4c <__assert_func>
 8007ef2:	6922      	ldr	r2, [r4, #16]
 8007ef4:	f104 010c 	add.w	r1, r4, #12
 8007ef8:	3202      	adds	r2, #2
 8007efa:	0092      	lsls	r2, r2, #2
 8007efc:	300c      	adds	r0, #12
 8007efe:	f7ff ff5b 	bl	8007db8 <memcpy>
 8007f02:	4621      	mov	r1, r4
 8007f04:	4638      	mov	r0, r7
 8007f06:	f7ff ffa5 	bl	8007e54 <_Bfree>
 8007f0a:	4644      	mov	r4, r8
 8007f0c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007f10:	3501      	adds	r5, #1
 8007f12:	615e      	str	r6, [r3, #20]
 8007f14:	6125      	str	r5, [r4, #16]
 8007f16:	4620      	mov	r0, r4
 8007f18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f1c:	08009a30 	.word	0x08009a30
 8007f20:	08009abc 	.word	0x08009abc

08007f24 <__s2b>:
 8007f24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f28:	4615      	mov	r5, r2
 8007f2a:	2209      	movs	r2, #9
 8007f2c:	461f      	mov	r7, r3
 8007f2e:	3308      	adds	r3, #8
 8007f30:	460c      	mov	r4, r1
 8007f32:	fb93 f3f2 	sdiv	r3, r3, r2
 8007f36:	4606      	mov	r6, r0
 8007f38:	2201      	movs	r2, #1
 8007f3a:	2100      	movs	r1, #0
 8007f3c:	429a      	cmp	r2, r3
 8007f3e:	db09      	blt.n	8007f54 <__s2b+0x30>
 8007f40:	4630      	mov	r0, r6
 8007f42:	f7ff ff47 	bl	8007dd4 <_Balloc>
 8007f46:	b940      	cbnz	r0, 8007f5a <__s2b+0x36>
 8007f48:	4602      	mov	r2, r0
 8007f4a:	21ce      	movs	r1, #206	; 0xce
 8007f4c:	4b18      	ldr	r3, [pc, #96]	; (8007fb0 <__s2b+0x8c>)
 8007f4e:	4819      	ldr	r0, [pc, #100]	; (8007fb4 <__s2b+0x90>)
 8007f50:	f000 fe7c 	bl	8008c4c <__assert_func>
 8007f54:	0052      	lsls	r2, r2, #1
 8007f56:	3101      	adds	r1, #1
 8007f58:	e7f0      	b.n	8007f3c <__s2b+0x18>
 8007f5a:	9b08      	ldr	r3, [sp, #32]
 8007f5c:	2d09      	cmp	r5, #9
 8007f5e:	6143      	str	r3, [r0, #20]
 8007f60:	f04f 0301 	mov.w	r3, #1
 8007f64:	6103      	str	r3, [r0, #16]
 8007f66:	dd16      	ble.n	8007f96 <__s2b+0x72>
 8007f68:	f104 0909 	add.w	r9, r4, #9
 8007f6c:	46c8      	mov	r8, r9
 8007f6e:	442c      	add	r4, r5
 8007f70:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007f74:	4601      	mov	r1, r0
 8007f76:	220a      	movs	r2, #10
 8007f78:	4630      	mov	r0, r6
 8007f7a:	3b30      	subs	r3, #48	; 0x30
 8007f7c:	f7ff ff8c 	bl	8007e98 <__multadd>
 8007f80:	45a0      	cmp	r8, r4
 8007f82:	d1f5      	bne.n	8007f70 <__s2b+0x4c>
 8007f84:	f1a5 0408 	sub.w	r4, r5, #8
 8007f88:	444c      	add	r4, r9
 8007f8a:	1b2d      	subs	r5, r5, r4
 8007f8c:	1963      	adds	r3, r4, r5
 8007f8e:	42bb      	cmp	r3, r7
 8007f90:	db04      	blt.n	8007f9c <__s2b+0x78>
 8007f92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f96:	2509      	movs	r5, #9
 8007f98:	340a      	adds	r4, #10
 8007f9a:	e7f6      	b.n	8007f8a <__s2b+0x66>
 8007f9c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007fa0:	4601      	mov	r1, r0
 8007fa2:	220a      	movs	r2, #10
 8007fa4:	4630      	mov	r0, r6
 8007fa6:	3b30      	subs	r3, #48	; 0x30
 8007fa8:	f7ff ff76 	bl	8007e98 <__multadd>
 8007fac:	e7ee      	b.n	8007f8c <__s2b+0x68>
 8007fae:	bf00      	nop
 8007fb0:	08009a30 	.word	0x08009a30
 8007fb4:	08009abc 	.word	0x08009abc

08007fb8 <__hi0bits>:
 8007fb8:	0c02      	lsrs	r2, r0, #16
 8007fba:	0412      	lsls	r2, r2, #16
 8007fbc:	4603      	mov	r3, r0
 8007fbe:	b9ca      	cbnz	r2, 8007ff4 <__hi0bits+0x3c>
 8007fc0:	0403      	lsls	r3, r0, #16
 8007fc2:	2010      	movs	r0, #16
 8007fc4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007fc8:	bf04      	itt	eq
 8007fca:	021b      	lsleq	r3, r3, #8
 8007fcc:	3008      	addeq	r0, #8
 8007fce:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007fd2:	bf04      	itt	eq
 8007fd4:	011b      	lsleq	r3, r3, #4
 8007fd6:	3004      	addeq	r0, #4
 8007fd8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007fdc:	bf04      	itt	eq
 8007fde:	009b      	lsleq	r3, r3, #2
 8007fe0:	3002      	addeq	r0, #2
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	db05      	blt.n	8007ff2 <__hi0bits+0x3a>
 8007fe6:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8007fea:	f100 0001 	add.w	r0, r0, #1
 8007fee:	bf08      	it	eq
 8007ff0:	2020      	moveq	r0, #32
 8007ff2:	4770      	bx	lr
 8007ff4:	2000      	movs	r0, #0
 8007ff6:	e7e5      	b.n	8007fc4 <__hi0bits+0xc>

08007ff8 <__lo0bits>:
 8007ff8:	6803      	ldr	r3, [r0, #0]
 8007ffa:	4602      	mov	r2, r0
 8007ffc:	f013 0007 	ands.w	r0, r3, #7
 8008000:	d00b      	beq.n	800801a <__lo0bits+0x22>
 8008002:	07d9      	lsls	r1, r3, #31
 8008004:	d421      	bmi.n	800804a <__lo0bits+0x52>
 8008006:	0798      	lsls	r0, r3, #30
 8008008:	bf49      	itett	mi
 800800a:	085b      	lsrmi	r3, r3, #1
 800800c:	089b      	lsrpl	r3, r3, #2
 800800e:	2001      	movmi	r0, #1
 8008010:	6013      	strmi	r3, [r2, #0]
 8008012:	bf5c      	itt	pl
 8008014:	2002      	movpl	r0, #2
 8008016:	6013      	strpl	r3, [r2, #0]
 8008018:	4770      	bx	lr
 800801a:	b299      	uxth	r1, r3
 800801c:	b909      	cbnz	r1, 8008022 <__lo0bits+0x2a>
 800801e:	2010      	movs	r0, #16
 8008020:	0c1b      	lsrs	r3, r3, #16
 8008022:	b2d9      	uxtb	r1, r3
 8008024:	b909      	cbnz	r1, 800802a <__lo0bits+0x32>
 8008026:	3008      	adds	r0, #8
 8008028:	0a1b      	lsrs	r3, r3, #8
 800802a:	0719      	lsls	r1, r3, #28
 800802c:	bf04      	itt	eq
 800802e:	091b      	lsreq	r3, r3, #4
 8008030:	3004      	addeq	r0, #4
 8008032:	0799      	lsls	r1, r3, #30
 8008034:	bf04      	itt	eq
 8008036:	089b      	lsreq	r3, r3, #2
 8008038:	3002      	addeq	r0, #2
 800803a:	07d9      	lsls	r1, r3, #31
 800803c:	d403      	bmi.n	8008046 <__lo0bits+0x4e>
 800803e:	085b      	lsrs	r3, r3, #1
 8008040:	f100 0001 	add.w	r0, r0, #1
 8008044:	d003      	beq.n	800804e <__lo0bits+0x56>
 8008046:	6013      	str	r3, [r2, #0]
 8008048:	4770      	bx	lr
 800804a:	2000      	movs	r0, #0
 800804c:	4770      	bx	lr
 800804e:	2020      	movs	r0, #32
 8008050:	4770      	bx	lr
	...

08008054 <__i2b>:
 8008054:	b510      	push	{r4, lr}
 8008056:	460c      	mov	r4, r1
 8008058:	2101      	movs	r1, #1
 800805a:	f7ff febb 	bl	8007dd4 <_Balloc>
 800805e:	4602      	mov	r2, r0
 8008060:	b928      	cbnz	r0, 800806e <__i2b+0x1a>
 8008062:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008066:	4b04      	ldr	r3, [pc, #16]	; (8008078 <__i2b+0x24>)
 8008068:	4804      	ldr	r0, [pc, #16]	; (800807c <__i2b+0x28>)
 800806a:	f000 fdef 	bl	8008c4c <__assert_func>
 800806e:	2301      	movs	r3, #1
 8008070:	6144      	str	r4, [r0, #20]
 8008072:	6103      	str	r3, [r0, #16]
 8008074:	bd10      	pop	{r4, pc}
 8008076:	bf00      	nop
 8008078:	08009a30 	.word	0x08009a30
 800807c:	08009abc 	.word	0x08009abc

08008080 <__multiply>:
 8008080:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008084:	4691      	mov	r9, r2
 8008086:	690a      	ldr	r2, [r1, #16]
 8008088:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800808c:	460c      	mov	r4, r1
 800808e:	429a      	cmp	r2, r3
 8008090:	bfbe      	ittt	lt
 8008092:	460b      	movlt	r3, r1
 8008094:	464c      	movlt	r4, r9
 8008096:	4699      	movlt	r9, r3
 8008098:	6927      	ldr	r7, [r4, #16]
 800809a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800809e:	68a3      	ldr	r3, [r4, #8]
 80080a0:	6861      	ldr	r1, [r4, #4]
 80080a2:	eb07 060a 	add.w	r6, r7, sl
 80080a6:	42b3      	cmp	r3, r6
 80080a8:	b085      	sub	sp, #20
 80080aa:	bfb8      	it	lt
 80080ac:	3101      	addlt	r1, #1
 80080ae:	f7ff fe91 	bl	8007dd4 <_Balloc>
 80080b2:	b930      	cbnz	r0, 80080c2 <__multiply+0x42>
 80080b4:	4602      	mov	r2, r0
 80080b6:	f240 115d 	movw	r1, #349	; 0x15d
 80080ba:	4b43      	ldr	r3, [pc, #268]	; (80081c8 <__multiply+0x148>)
 80080bc:	4843      	ldr	r0, [pc, #268]	; (80081cc <__multiply+0x14c>)
 80080be:	f000 fdc5 	bl	8008c4c <__assert_func>
 80080c2:	f100 0514 	add.w	r5, r0, #20
 80080c6:	462b      	mov	r3, r5
 80080c8:	2200      	movs	r2, #0
 80080ca:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80080ce:	4543      	cmp	r3, r8
 80080d0:	d321      	bcc.n	8008116 <__multiply+0x96>
 80080d2:	f104 0314 	add.w	r3, r4, #20
 80080d6:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80080da:	f109 0314 	add.w	r3, r9, #20
 80080de:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80080e2:	9202      	str	r2, [sp, #8]
 80080e4:	1b3a      	subs	r2, r7, r4
 80080e6:	3a15      	subs	r2, #21
 80080e8:	f022 0203 	bic.w	r2, r2, #3
 80080ec:	3204      	adds	r2, #4
 80080ee:	f104 0115 	add.w	r1, r4, #21
 80080f2:	428f      	cmp	r7, r1
 80080f4:	bf38      	it	cc
 80080f6:	2204      	movcc	r2, #4
 80080f8:	9201      	str	r2, [sp, #4]
 80080fa:	9a02      	ldr	r2, [sp, #8]
 80080fc:	9303      	str	r3, [sp, #12]
 80080fe:	429a      	cmp	r2, r3
 8008100:	d80c      	bhi.n	800811c <__multiply+0x9c>
 8008102:	2e00      	cmp	r6, #0
 8008104:	dd03      	ble.n	800810e <__multiply+0x8e>
 8008106:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800810a:	2b00      	cmp	r3, #0
 800810c:	d059      	beq.n	80081c2 <__multiply+0x142>
 800810e:	6106      	str	r6, [r0, #16]
 8008110:	b005      	add	sp, #20
 8008112:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008116:	f843 2b04 	str.w	r2, [r3], #4
 800811a:	e7d8      	b.n	80080ce <__multiply+0x4e>
 800811c:	f8b3 a000 	ldrh.w	sl, [r3]
 8008120:	f1ba 0f00 	cmp.w	sl, #0
 8008124:	d023      	beq.n	800816e <__multiply+0xee>
 8008126:	46a9      	mov	r9, r5
 8008128:	f04f 0c00 	mov.w	ip, #0
 800812c:	f104 0e14 	add.w	lr, r4, #20
 8008130:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008134:	f8d9 1000 	ldr.w	r1, [r9]
 8008138:	fa1f fb82 	uxth.w	fp, r2
 800813c:	b289      	uxth	r1, r1
 800813e:	fb0a 110b 	mla	r1, sl, fp, r1
 8008142:	4461      	add	r1, ip
 8008144:	f8d9 c000 	ldr.w	ip, [r9]
 8008148:	0c12      	lsrs	r2, r2, #16
 800814a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800814e:	fb0a c202 	mla	r2, sl, r2, ip
 8008152:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008156:	b289      	uxth	r1, r1
 8008158:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800815c:	4577      	cmp	r7, lr
 800815e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008162:	f849 1b04 	str.w	r1, [r9], #4
 8008166:	d8e3      	bhi.n	8008130 <__multiply+0xb0>
 8008168:	9a01      	ldr	r2, [sp, #4]
 800816a:	f845 c002 	str.w	ip, [r5, r2]
 800816e:	9a03      	ldr	r2, [sp, #12]
 8008170:	3304      	adds	r3, #4
 8008172:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008176:	f1b9 0f00 	cmp.w	r9, #0
 800817a:	d020      	beq.n	80081be <__multiply+0x13e>
 800817c:	46ae      	mov	lr, r5
 800817e:	f04f 0a00 	mov.w	sl, #0
 8008182:	6829      	ldr	r1, [r5, #0]
 8008184:	f104 0c14 	add.w	ip, r4, #20
 8008188:	f8bc b000 	ldrh.w	fp, [ip]
 800818c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008190:	b289      	uxth	r1, r1
 8008192:	fb09 220b 	mla	r2, r9, fp, r2
 8008196:	4492      	add	sl, r2
 8008198:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800819c:	f84e 1b04 	str.w	r1, [lr], #4
 80081a0:	f85c 2b04 	ldr.w	r2, [ip], #4
 80081a4:	f8be 1000 	ldrh.w	r1, [lr]
 80081a8:	0c12      	lsrs	r2, r2, #16
 80081aa:	fb09 1102 	mla	r1, r9, r2, r1
 80081ae:	4567      	cmp	r7, ip
 80081b0:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80081b4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80081b8:	d8e6      	bhi.n	8008188 <__multiply+0x108>
 80081ba:	9a01      	ldr	r2, [sp, #4]
 80081bc:	50a9      	str	r1, [r5, r2]
 80081be:	3504      	adds	r5, #4
 80081c0:	e79b      	b.n	80080fa <__multiply+0x7a>
 80081c2:	3e01      	subs	r6, #1
 80081c4:	e79d      	b.n	8008102 <__multiply+0x82>
 80081c6:	bf00      	nop
 80081c8:	08009a30 	.word	0x08009a30
 80081cc:	08009abc 	.word	0x08009abc

080081d0 <__pow5mult>:
 80081d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081d4:	4615      	mov	r5, r2
 80081d6:	f012 0203 	ands.w	r2, r2, #3
 80081da:	4606      	mov	r6, r0
 80081dc:	460f      	mov	r7, r1
 80081de:	d007      	beq.n	80081f0 <__pow5mult+0x20>
 80081e0:	4c25      	ldr	r4, [pc, #148]	; (8008278 <__pow5mult+0xa8>)
 80081e2:	3a01      	subs	r2, #1
 80081e4:	2300      	movs	r3, #0
 80081e6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80081ea:	f7ff fe55 	bl	8007e98 <__multadd>
 80081ee:	4607      	mov	r7, r0
 80081f0:	10ad      	asrs	r5, r5, #2
 80081f2:	d03d      	beq.n	8008270 <__pow5mult+0xa0>
 80081f4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80081f6:	b97c      	cbnz	r4, 8008218 <__pow5mult+0x48>
 80081f8:	2010      	movs	r0, #16
 80081fa:	f7ff fdb5 	bl	8007d68 <malloc>
 80081fe:	4602      	mov	r2, r0
 8008200:	6270      	str	r0, [r6, #36]	; 0x24
 8008202:	b928      	cbnz	r0, 8008210 <__pow5mult+0x40>
 8008204:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008208:	4b1c      	ldr	r3, [pc, #112]	; (800827c <__pow5mult+0xac>)
 800820a:	481d      	ldr	r0, [pc, #116]	; (8008280 <__pow5mult+0xb0>)
 800820c:	f000 fd1e 	bl	8008c4c <__assert_func>
 8008210:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008214:	6004      	str	r4, [r0, #0]
 8008216:	60c4      	str	r4, [r0, #12]
 8008218:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800821c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008220:	b94c      	cbnz	r4, 8008236 <__pow5mult+0x66>
 8008222:	f240 2171 	movw	r1, #625	; 0x271
 8008226:	4630      	mov	r0, r6
 8008228:	f7ff ff14 	bl	8008054 <__i2b>
 800822c:	2300      	movs	r3, #0
 800822e:	4604      	mov	r4, r0
 8008230:	f8c8 0008 	str.w	r0, [r8, #8]
 8008234:	6003      	str	r3, [r0, #0]
 8008236:	f04f 0900 	mov.w	r9, #0
 800823a:	07eb      	lsls	r3, r5, #31
 800823c:	d50a      	bpl.n	8008254 <__pow5mult+0x84>
 800823e:	4639      	mov	r1, r7
 8008240:	4622      	mov	r2, r4
 8008242:	4630      	mov	r0, r6
 8008244:	f7ff ff1c 	bl	8008080 <__multiply>
 8008248:	4680      	mov	r8, r0
 800824a:	4639      	mov	r1, r7
 800824c:	4630      	mov	r0, r6
 800824e:	f7ff fe01 	bl	8007e54 <_Bfree>
 8008252:	4647      	mov	r7, r8
 8008254:	106d      	asrs	r5, r5, #1
 8008256:	d00b      	beq.n	8008270 <__pow5mult+0xa0>
 8008258:	6820      	ldr	r0, [r4, #0]
 800825a:	b938      	cbnz	r0, 800826c <__pow5mult+0x9c>
 800825c:	4622      	mov	r2, r4
 800825e:	4621      	mov	r1, r4
 8008260:	4630      	mov	r0, r6
 8008262:	f7ff ff0d 	bl	8008080 <__multiply>
 8008266:	6020      	str	r0, [r4, #0]
 8008268:	f8c0 9000 	str.w	r9, [r0]
 800826c:	4604      	mov	r4, r0
 800826e:	e7e4      	b.n	800823a <__pow5mult+0x6a>
 8008270:	4638      	mov	r0, r7
 8008272:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008276:	bf00      	nop
 8008278:	08009c08 	.word	0x08009c08
 800827c:	080099be 	.word	0x080099be
 8008280:	08009abc 	.word	0x08009abc

08008284 <__lshift>:
 8008284:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008288:	460c      	mov	r4, r1
 800828a:	4607      	mov	r7, r0
 800828c:	4691      	mov	r9, r2
 800828e:	6923      	ldr	r3, [r4, #16]
 8008290:	6849      	ldr	r1, [r1, #4]
 8008292:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008296:	68a3      	ldr	r3, [r4, #8]
 8008298:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800829c:	f108 0601 	add.w	r6, r8, #1
 80082a0:	42b3      	cmp	r3, r6
 80082a2:	db0b      	blt.n	80082bc <__lshift+0x38>
 80082a4:	4638      	mov	r0, r7
 80082a6:	f7ff fd95 	bl	8007dd4 <_Balloc>
 80082aa:	4605      	mov	r5, r0
 80082ac:	b948      	cbnz	r0, 80082c2 <__lshift+0x3e>
 80082ae:	4602      	mov	r2, r0
 80082b0:	f240 11d9 	movw	r1, #473	; 0x1d9
 80082b4:	4b29      	ldr	r3, [pc, #164]	; (800835c <__lshift+0xd8>)
 80082b6:	482a      	ldr	r0, [pc, #168]	; (8008360 <__lshift+0xdc>)
 80082b8:	f000 fcc8 	bl	8008c4c <__assert_func>
 80082bc:	3101      	adds	r1, #1
 80082be:	005b      	lsls	r3, r3, #1
 80082c0:	e7ee      	b.n	80082a0 <__lshift+0x1c>
 80082c2:	2300      	movs	r3, #0
 80082c4:	f100 0114 	add.w	r1, r0, #20
 80082c8:	f100 0210 	add.w	r2, r0, #16
 80082cc:	4618      	mov	r0, r3
 80082ce:	4553      	cmp	r3, sl
 80082d0:	db37      	blt.n	8008342 <__lshift+0xbe>
 80082d2:	6920      	ldr	r0, [r4, #16]
 80082d4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80082d8:	f104 0314 	add.w	r3, r4, #20
 80082dc:	f019 091f 	ands.w	r9, r9, #31
 80082e0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80082e4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80082e8:	d02f      	beq.n	800834a <__lshift+0xc6>
 80082ea:	468a      	mov	sl, r1
 80082ec:	f04f 0c00 	mov.w	ip, #0
 80082f0:	f1c9 0e20 	rsb	lr, r9, #32
 80082f4:	681a      	ldr	r2, [r3, #0]
 80082f6:	fa02 f209 	lsl.w	r2, r2, r9
 80082fa:	ea42 020c 	orr.w	r2, r2, ip
 80082fe:	f84a 2b04 	str.w	r2, [sl], #4
 8008302:	f853 2b04 	ldr.w	r2, [r3], #4
 8008306:	4298      	cmp	r0, r3
 8008308:	fa22 fc0e 	lsr.w	ip, r2, lr
 800830c:	d8f2      	bhi.n	80082f4 <__lshift+0x70>
 800830e:	1b03      	subs	r3, r0, r4
 8008310:	3b15      	subs	r3, #21
 8008312:	f023 0303 	bic.w	r3, r3, #3
 8008316:	3304      	adds	r3, #4
 8008318:	f104 0215 	add.w	r2, r4, #21
 800831c:	4290      	cmp	r0, r2
 800831e:	bf38      	it	cc
 8008320:	2304      	movcc	r3, #4
 8008322:	f841 c003 	str.w	ip, [r1, r3]
 8008326:	f1bc 0f00 	cmp.w	ip, #0
 800832a:	d001      	beq.n	8008330 <__lshift+0xac>
 800832c:	f108 0602 	add.w	r6, r8, #2
 8008330:	3e01      	subs	r6, #1
 8008332:	4638      	mov	r0, r7
 8008334:	4621      	mov	r1, r4
 8008336:	612e      	str	r6, [r5, #16]
 8008338:	f7ff fd8c 	bl	8007e54 <_Bfree>
 800833c:	4628      	mov	r0, r5
 800833e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008342:	f842 0f04 	str.w	r0, [r2, #4]!
 8008346:	3301      	adds	r3, #1
 8008348:	e7c1      	b.n	80082ce <__lshift+0x4a>
 800834a:	3904      	subs	r1, #4
 800834c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008350:	4298      	cmp	r0, r3
 8008352:	f841 2f04 	str.w	r2, [r1, #4]!
 8008356:	d8f9      	bhi.n	800834c <__lshift+0xc8>
 8008358:	e7ea      	b.n	8008330 <__lshift+0xac>
 800835a:	bf00      	nop
 800835c:	08009a30 	.word	0x08009a30
 8008360:	08009abc 	.word	0x08009abc

08008364 <__mcmp>:
 8008364:	4603      	mov	r3, r0
 8008366:	690a      	ldr	r2, [r1, #16]
 8008368:	6900      	ldr	r0, [r0, #16]
 800836a:	b530      	push	{r4, r5, lr}
 800836c:	1a80      	subs	r0, r0, r2
 800836e:	d10d      	bne.n	800838c <__mcmp+0x28>
 8008370:	3314      	adds	r3, #20
 8008372:	3114      	adds	r1, #20
 8008374:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008378:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800837c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008380:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008384:	4295      	cmp	r5, r2
 8008386:	d002      	beq.n	800838e <__mcmp+0x2a>
 8008388:	d304      	bcc.n	8008394 <__mcmp+0x30>
 800838a:	2001      	movs	r0, #1
 800838c:	bd30      	pop	{r4, r5, pc}
 800838e:	42a3      	cmp	r3, r4
 8008390:	d3f4      	bcc.n	800837c <__mcmp+0x18>
 8008392:	e7fb      	b.n	800838c <__mcmp+0x28>
 8008394:	f04f 30ff 	mov.w	r0, #4294967295
 8008398:	e7f8      	b.n	800838c <__mcmp+0x28>
	...

0800839c <__mdiff>:
 800839c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083a0:	460d      	mov	r5, r1
 80083a2:	4607      	mov	r7, r0
 80083a4:	4611      	mov	r1, r2
 80083a6:	4628      	mov	r0, r5
 80083a8:	4614      	mov	r4, r2
 80083aa:	f7ff ffdb 	bl	8008364 <__mcmp>
 80083ae:	1e06      	subs	r6, r0, #0
 80083b0:	d111      	bne.n	80083d6 <__mdiff+0x3a>
 80083b2:	4631      	mov	r1, r6
 80083b4:	4638      	mov	r0, r7
 80083b6:	f7ff fd0d 	bl	8007dd4 <_Balloc>
 80083ba:	4602      	mov	r2, r0
 80083bc:	b928      	cbnz	r0, 80083ca <__mdiff+0x2e>
 80083be:	f240 2132 	movw	r1, #562	; 0x232
 80083c2:	4b3a      	ldr	r3, [pc, #232]	; (80084ac <__mdiff+0x110>)
 80083c4:	483a      	ldr	r0, [pc, #232]	; (80084b0 <__mdiff+0x114>)
 80083c6:	f000 fc41 	bl	8008c4c <__assert_func>
 80083ca:	2301      	movs	r3, #1
 80083cc:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80083d0:	4610      	mov	r0, r2
 80083d2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083d6:	bfa4      	itt	ge
 80083d8:	4623      	movge	r3, r4
 80083da:	462c      	movge	r4, r5
 80083dc:	4638      	mov	r0, r7
 80083de:	6861      	ldr	r1, [r4, #4]
 80083e0:	bfa6      	itte	ge
 80083e2:	461d      	movge	r5, r3
 80083e4:	2600      	movge	r6, #0
 80083e6:	2601      	movlt	r6, #1
 80083e8:	f7ff fcf4 	bl	8007dd4 <_Balloc>
 80083ec:	4602      	mov	r2, r0
 80083ee:	b918      	cbnz	r0, 80083f8 <__mdiff+0x5c>
 80083f0:	f44f 7110 	mov.w	r1, #576	; 0x240
 80083f4:	4b2d      	ldr	r3, [pc, #180]	; (80084ac <__mdiff+0x110>)
 80083f6:	e7e5      	b.n	80083c4 <__mdiff+0x28>
 80083f8:	f102 0814 	add.w	r8, r2, #20
 80083fc:	46c2      	mov	sl, r8
 80083fe:	f04f 0c00 	mov.w	ip, #0
 8008402:	6927      	ldr	r7, [r4, #16]
 8008404:	60c6      	str	r6, [r0, #12]
 8008406:	692e      	ldr	r6, [r5, #16]
 8008408:	f104 0014 	add.w	r0, r4, #20
 800840c:	f105 0914 	add.w	r9, r5, #20
 8008410:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8008414:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008418:	3410      	adds	r4, #16
 800841a:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800841e:	f859 3b04 	ldr.w	r3, [r9], #4
 8008422:	fa1f f18b 	uxth.w	r1, fp
 8008426:	448c      	add	ip, r1
 8008428:	b299      	uxth	r1, r3
 800842a:	0c1b      	lsrs	r3, r3, #16
 800842c:	ebac 0101 	sub.w	r1, ip, r1
 8008430:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008434:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8008438:	b289      	uxth	r1, r1
 800843a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800843e:	454e      	cmp	r6, r9
 8008440:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8008444:	f84a 3b04 	str.w	r3, [sl], #4
 8008448:	d8e7      	bhi.n	800841a <__mdiff+0x7e>
 800844a:	1b73      	subs	r3, r6, r5
 800844c:	3b15      	subs	r3, #21
 800844e:	f023 0303 	bic.w	r3, r3, #3
 8008452:	3515      	adds	r5, #21
 8008454:	3304      	adds	r3, #4
 8008456:	42ae      	cmp	r6, r5
 8008458:	bf38      	it	cc
 800845a:	2304      	movcc	r3, #4
 800845c:	4418      	add	r0, r3
 800845e:	4443      	add	r3, r8
 8008460:	461e      	mov	r6, r3
 8008462:	4605      	mov	r5, r0
 8008464:	4575      	cmp	r5, lr
 8008466:	d30e      	bcc.n	8008486 <__mdiff+0xea>
 8008468:	f10e 0103 	add.w	r1, lr, #3
 800846c:	1a09      	subs	r1, r1, r0
 800846e:	f021 0103 	bic.w	r1, r1, #3
 8008472:	3803      	subs	r0, #3
 8008474:	4586      	cmp	lr, r0
 8008476:	bf38      	it	cc
 8008478:	2100      	movcc	r1, #0
 800847a:	4419      	add	r1, r3
 800847c:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8008480:	b18b      	cbz	r3, 80084a6 <__mdiff+0x10a>
 8008482:	6117      	str	r7, [r2, #16]
 8008484:	e7a4      	b.n	80083d0 <__mdiff+0x34>
 8008486:	f855 8b04 	ldr.w	r8, [r5], #4
 800848a:	fa1f f188 	uxth.w	r1, r8
 800848e:	4461      	add	r1, ip
 8008490:	140c      	asrs	r4, r1, #16
 8008492:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008496:	b289      	uxth	r1, r1
 8008498:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800849c:	ea4f 4c24 	mov.w	ip, r4, asr #16
 80084a0:	f846 1b04 	str.w	r1, [r6], #4
 80084a4:	e7de      	b.n	8008464 <__mdiff+0xc8>
 80084a6:	3f01      	subs	r7, #1
 80084a8:	e7e8      	b.n	800847c <__mdiff+0xe0>
 80084aa:	bf00      	nop
 80084ac:	08009a30 	.word	0x08009a30
 80084b0:	08009abc 	.word	0x08009abc

080084b4 <__ulp>:
 80084b4:	4b11      	ldr	r3, [pc, #68]	; (80084fc <__ulp+0x48>)
 80084b6:	400b      	ands	r3, r1
 80084b8:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 80084bc:	2b00      	cmp	r3, #0
 80084be:	dd02      	ble.n	80084c6 <__ulp+0x12>
 80084c0:	2000      	movs	r0, #0
 80084c2:	4619      	mov	r1, r3
 80084c4:	4770      	bx	lr
 80084c6:	425b      	negs	r3, r3
 80084c8:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 80084cc:	f04f 0000 	mov.w	r0, #0
 80084d0:	f04f 0100 	mov.w	r1, #0
 80084d4:	ea4f 5223 	mov.w	r2, r3, asr #20
 80084d8:	da04      	bge.n	80084e4 <__ulp+0x30>
 80084da:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80084de:	fa43 f102 	asr.w	r1, r3, r2
 80084e2:	4770      	bx	lr
 80084e4:	f1a2 0314 	sub.w	r3, r2, #20
 80084e8:	2b1e      	cmp	r3, #30
 80084ea:	bfd6      	itet	le
 80084ec:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 80084f0:	2301      	movgt	r3, #1
 80084f2:	fa22 f303 	lsrle.w	r3, r2, r3
 80084f6:	4618      	mov	r0, r3
 80084f8:	4770      	bx	lr
 80084fa:	bf00      	nop
 80084fc:	7ff00000 	.word	0x7ff00000

08008500 <__b2d>:
 8008500:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008504:	6907      	ldr	r7, [r0, #16]
 8008506:	f100 0914 	add.w	r9, r0, #20
 800850a:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 800850e:	f857 6c04 	ldr.w	r6, [r7, #-4]
 8008512:	f1a7 0804 	sub.w	r8, r7, #4
 8008516:	4630      	mov	r0, r6
 8008518:	f7ff fd4e 	bl	8007fb8 <__hi0bits>
 800851c:	f1c0 0320 	rsb	r3, r0, #32
 8008520:	280a      	cmp	r0, #10
 8008522:	600b      	str	r3, [r1, #0]
 8008524:	491f      	ldr	r1, [pc, #124]	; (80085a4 <__b2d+0xa4>)
 8008526:	dc17      	bgt.n	8008558 <__b2d+0x58>
 8008528:	45c1      	cmp	r9, r8
 800852a:	bf28      	it	cs
 800852c:	2200      	movcs	r2, #0
 800852e:	f1c0 0c0b 	rsb	ip, r0, #11
 8008532:	fa26 f30c 	lsr.w	r3, r6, ip
 8008536:	bf38      	it	cc
 8008538:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800853c:	ea43 0501 	orr.w	r5, r3, r1
 8008540:	f100 0315 	add.w	r3, r0, #21
 8008544:	fa06 f303 	lsl.w	r3, r6, r3
 8008548:	fa22 f20c 	lsr.w	r2, r2, ip
 800854c:	ea43 0402 	orr.w	r4, r3, r2
 8008550:	4620      	mov	r0, r4
 8008552:	4629      	mov	r1, r5
 8008554:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008558:	45c1      	cmp	r9, r8
 800855a:	bf2e      	itee	cs
 800855c:	2200      	movcs	r2, #0
 800855e:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8008562:	f1a7 0808 	subcc.w	r8, r7, #8
 8008566:	f1b0 030b 	subs.w	r3, r0, #11
 800856a:	d016      	beq.n	800859a <__b2d+0x9a>
 800856c:	f1c3 0720 	rsb	r7, r3, #32
 8008570:	fa22 f107 	lsr.w	r1, r2, r7
 8008574:	45c8      	cmp	r8, r9
 8008576:	fa06 f603 	lsl.w	r6, r6, r3
 800857a:	ea46 0601 	orr.w	r6, r6, r1
 800857e:	bf94      	ite	ls
 8008580:	2100      	movls	r1, #0
 8008582:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 8008586:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 800858a:	fa02 f003 	lsl.w	r0, r2, r3
 800858e:	40f9      	lsrs	r1, r7
 8008590:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8008594:	ea40 0401 	orr.w	r4, r0, r1
 8008598:	e7da      	b.n	8008550 <__b2d+0x50>
 800859a:	4614      	mov	r4, r2
 800859c:	ea46 0501 	orr.w	r5, r6, r1
 80085a0:	e7d6      	b.n	8008550 <__b2d+0x50>
 80085a2:	bf00      	nop
 80085a4:	3ff00000 	.word	0x3ff00000

080085a8 <__d2b>:
 80085a8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80085ac:	2101      	movs	r1, #1
 80085ae:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 80085b2:	4690      	mov	r8, r2
 80085b4:	461d      	mov	r5, r3
 80085b6:	f7ff fc0d 	bl	8007dd4 <_Balloc>
 80085ba:	4604      	mov	r4, r0
 80085bc:	b930      	cbnz	r0, 80085cc <__d2b+0x24>
 80085be:	4602      	mov	r2, r0
 80085c0:	f240 310a 	movw	r1, #778	; 0x30a
 80085c4:	4b24      	ldr	r3, [pc, #144]	; (8008658 <__d2b+0xb0>)
 80085c6:	4825      	ldr	r0, [pc, #148]	; (800865c <__d2b+0xb4>)
 80085c8:	f000 fb40 	bl	8008c4c <__assert_func>
 80085cc:	f3c5 0313 	ubfx	r3, r5, #0, #20
 80085d0:	f3c5 550a 	ubfx	r5, r5, #20, #11
 80085d4:	bb2d      	cbnz	r5, 8008622 <__d2b+0x7a>
 80085d6:	9301      	str	r3, [sp, #4]
 80085d8:	f1b8 0300 	subs.w	r3, r8, #0
 80085dc:	d026      	beq.n	800862c <__d2b+0x84>
 80085de:	4668      	mov	r0, sp
 80085e0:	9300      	str	r3, [sp, #0]
 80085e2:	f7ff fd09 	bl	8007ff8 <__lo0bits>
 80085e6:	9900      	ldr	r1, [sp, #0]
 80085e8:	b1f0      	cbz	r0, 8008628 <__d2b+0x80>
 80085ea:	9a01      	ldr	r2, [sp, #4]
 80085ec:	f1c0 0320 	rsb	r3, r0, #32
 80085f0:	fa02 f303 	lsl.w	r3, r2, r3
 80085f4:	430b      	orrs	r3, r1
 80085f6:	40c2      	lsrs	r2, r0
 80085f8:	6163      	str	r3, [r4, #20]
 80085fa:	9201      	str	r2, [sp, #4]
 80085fc:	9b01      	ldr	r3, [sp, #4]
 80085fe:	2b00      	cmp	r3, #0
 8008600:	bf14      	ite	ne
 8008602:	2102      	movne	r1, #2
 8008604:	2101      	moveq	r1, #1
 8008606:	61a3      	str	r3, [r4, #24]
 8008608:	6121      	str	r1, [r4, #16]
 800860a:	b1c5      	cbz	r5, 800863e <__d2b+0x96>
 800860c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008610:	4405      	add	r5, r0
 8008612:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008616:	603d      	str	r5, [r7, #0]
 8008618:	6030      	str	r0, [r6, #0]
 800861a:	4620      	mov	r0, r4
 800861c:	b002      	add	sp, #8
 800861e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008622:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008626:	e7d6      	b.n	80085d6 <__d2b+0x2e>
 8008628:	6161      	str	r1, [r4, #20]
 800862a:	e7e7      	b.n	80085fc <__d2b+0x54>
 800862c:	a801      	add	r0, sp, #4
 800862e:	f7ff fce3 	bl	8007ff8 <__lo0bits>
 8008632:	2101      	movs	r1, #1
 8008634:	9b01      	ldr	r3, [sp, #4]
 8008636:	6121      	str	r1, [r4, #16]
 8008638:	6163      	str	r3, [r4, #20]
 800863a:	3020      	adds	r0, #32
 800863c:	e7e5      	b.n	800860a <__d2b+0x62>
 800863e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8008642:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008646:	6038      	str	r0, [r7, #0]
 8008648:	6918      	ldr	r0, [r3, #16]
 800864a:	f7ff fcb5 	bl	8007fb8 <__hi0bits>
 800864e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8008652:	6031      	str	r1, [r6, #0]
 8008654:	e7e1      	b.n	800861a <__d2b+0x72>
 8008656:	bf00      	nop
 8008658:	08009a30 	.word	0x08009a30
 800865c:	08009abc 	.word	0x08009abc

08008660 <__ratio>:
 8008660:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008664:	4688      	mov	r8, r1
 8008666:	4669      	mov	r1, sp
 8008668:	4681      	mov	r9, r0
 800866a:	f7ff ff49 	bl	8008500 <__b2d>
 800866e:	460f      	mov	r7, r1
 8008670:	4604      	mov	r4, r0
 8008672:	460d      	mov	r5, r1
 8008674:	4640      	mov	r0, r8
 8008676:	a901      	add	r1, sp, #4
 8008678:	f7ff ff42 	bl	8008500 <__b2d>
 800867c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008680:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8008684:	468b      	mov	fp, r1
 8008686:	eba3 0c02 	sub.w	ip, r3, r2
 800868a:	e9dd 3200 	ldrd	r3, r2, [sp]
 800868e:	1a9b      	subs	r3, r3, r2
 8008690:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8008694:	2b00      	cmp	r3, #0
 8008696:	bfd5      	itete	le
 8008698:	460a      	movle	r2, r1
 800869a:	462a      	movgt	r2, r5
 800869c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80086a0:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80086a4:	bfd8      	it	le
 80086a6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80086aa:	465b      	mov	r3, fp
 80086ac:	4602      	mov	r2, r0
 80086ae:	4639      	mov	r1, r7
 80086b0:	4620      	mov	r0, r4
 80086b2:	f7f8 f8a7 	bl	8000804 <__aeabi_ddiv>
 80086b6:	b003      	add	sp, #12
 80086b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080086bc <__copybits>:
 80086bc:	3901      	subs	r1, #1
 80086be:	b570      	push	{r4, r5, r6, lr}
 80086c0:	1149      	asrs	r1, r1, #5
 80086c2:	6914      	ldr	r4, [r2, #16]
 80086c4:	3101      	adds	r1, #1
 80086c6:	f102 0314 	add.w	r3, r2, #20
 80086ca:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80086ce:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80086d2:	1f05      	subs	r5, r0, #4
 80086d4:	42a3      	cmp	r3, r4
 80086d6:	d30c      	bcc.n	80086f2 <__copybits+0x36>
 80086d8:	1aa3      	subs	r3, r4, r2
 80086da:	3b11      	subs	r3, #17
 80086dc:	f023 0303 	bic.w	r3, r3, #3
 80086e0:	3211      	adds	r2, #17
 80086e2:	42a2      	cmp	r2, r4
 80086e4:	bf88      	it	hi
 80086e6:	2300      	movhi	r3, #0
 80086e8:	4418      	add	r0, r3
 80086ea:	2300      	movs	r3, #0
 80086ec:	4288      	cmp	r0, r1
 80086ee:	d305      	bcc.n	80086fc <__copybits+0x40>
 80086f0:	bd70      	pop	{r4, r5, r6, pc}
 80086f2:	f853 6b04 	ldr.w	r6, [r3], #4
 80086f6:	f845 6f04 	str.w	r6, [r5, #4]!
 80086fa:	e7eb      	b.n	80086d4 <__copybits+0x18>
 80086fc:	f840 3b04 	str.w	r3, [r0], #4
 8008700:	e7f4      	b.n	80086ec <__copybits+0x30>

08008702 <__any_on>:
 8008702:	f100 0214 	add.w	r2, r0, #20
 8008706:	6900      	ldr	r0, [r0, #16]
 8008708:	114b      	asrs	r3, r1, #5
 800870a:	4298      	cmp	r0, r3
 800870c:	b510      	push	{r4, lr}
 800870e:	db11      	blt.n	8008734 <__any_on+0x32>
 8008710:	dd0a      	ble.n	8008728 <__any_on+0x26>
 8008712:	f011 011f 	ands.w	r1, r1, #31
 8008716:	d007      	beq.n	8008728 <__any_on+0x26>
 8008718:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800871c:	fa24 f001 	lsr.w	r0, r4, r1
 8008720:	fa00 f101 	lsl.w	r1, r0, r1
 8008724:	428c      	cmp	r4, r1
 8008726:	d10b      	bne.n	8008740 <__any_on+0x3e>
 8008728:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800872c:	4293      	cmp	r3, r2
 800872e:	d803      	bhi.n	8008738 <__any_on+0x36>
 8008730:	2000      	movs	r0, #0
 8008732:	bd10      	pop	{r4, pc}
 8008734:	4603      	mov	r3, r0
 8008736:	e7f7      	b.n	8008728 <__any_on+0x26>
 8008738:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800873c:	2900      	cmp	r1, #0
 800873e:	d0f5      	beq.n	800872c <__any_on+0x2a>
 8008740:	2001      	movs	r0, #1
 8008742:	e7f6      	b.n	8008732 <__any_on+0x30>

08008744 <_calloc_r>:
 8008744:	b570      	push	{r4, r5, r6, lr}
 8008746:	fba1 5402 	umull	r5, r4, r1, r2
 800874a:	b934      	cbnz	r4, 800875a <_calloc_r+0x16>
 800874c:	4629      	mov	r1, r5
 800874e:	f000 f875 	bl	800883c <_malloc_r>
 8008752:	4606      	mov	r6, r0
 8008754:	b928      	cbnz	r0, 8008762 <_calloc_r+0x1e>
 8008756:	4630      	mov	r0, r6
 8008758:	bd70      	pop	{r4, r5, r6, pc}
 800875a:	220c      	movs	r2, #12
 800875c:	2600      	movs	r6, #0
 800875e:	6002      	str	r2, [r0, #0]
 8008760:	e7f9      	b.n	8008756 <_calloc_r+0x12>
 8008762:	462a      	mov	r2, r5
 8008764:	4621      	mov	r1, r4
 8008766:	f7fc fbd1 	bl	8004f0c <memset>
 800876a:	e7f4      	b.n	8008756 <_calloc_r+0x12>

0800876c <_free_r>:
 800876c:	b538      	push	{r3, r4, r5, lr}
 800876e:	4605      	mov	r5, r0
 8008770:	2900      	cmp	r1, #0
 8008772:	d040      	beq.n	80087f6 <_free_r+0x8a>
 8008774:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008778:	1f0c      	subs	r4, r1, #4
 800877a:	2b00      	cmp	r3, #0
 800877c:	bfb8      	it	lt
 800877e:	18e4      	addlt	r4, r4, r3
 8008780:	f000 faae 	bl	8008ce0 <__malloc_lock>
 8008784:	4a1c      	ldr	r2, [pc, #112]	; (80087f8 <_free_r+0x8c>)
 8008786:	6813      	ldr	r3, [r2, #0]
 8008788:	b933      	cbnz	r3, 8008798 <_free_r+0x2c>
 800878a:	6063      	str	r3, [r4, #4]
 800878c:	6014      	str	r4, [r2, #0]
 800878e:	4628      	mov	r0, r5
 8008790:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008794:	f000 baaa 	b.w	8008cec <__malloc_unlock>
 8008798:	42a3      	cmp	r3, r4
 800879a:	d908      	bls.n	80087ae <_free_r+0x42>
 800879c:	6820      	ldr	r0, [r4, #0]
 800879e:	1821      	adds	r1, r4, r0
 80087a0:	428b      	cmp	r3, r1
 80087a2:	bf01      	itttt	eq
 80087a4:	6819      	ldreq	r1, [r3, #0]
 80087a6:	685b      	ldreq	r3, [r3, #4]
 80087a8:	1809      	addeq	r1, r1, r0
 80087aa:	6021      	streq	r1, [r4, #0]
 80087ac:	e7ed      	b.n	800878a <_free_r+0x1e>
 80087ae:	461a      	mov	r2, r3
 80087b0:	685b      	ldr	r3, [r3, #4]
 80087b2:	b10b      	cbz	r3, 80087b8 <_free_r+0x4c>
 80087b4:	42a3      	cmp	r3, r4
 80087b6:	d9fa      	bls.n	80087ae <_free_r+0x42>
 80087b8:	6811      	ldr	r1, [r2, #0]
 80087ba:	1850      	adds	r0, r2, r1
 80087bc:	42a0      	cmp	r0, r4
 80087be:	d10b      	bne.n	80087d8 <_free_r+0x6c>
 80087c0:	6820      	ldr	r0, [r4, #0]
 80087c2:	4401      	add	r1, r0
 80087c4:	1850      	adds	r0, r2, r1
 80087c6:	4283      	cmp	r3, r0
 80087c8:	6011      	str	r1, [r2, #0]
 80087ca:	d1e0      	bne.n	800878e <_free_r+0x22>
 80087cc:	6818      	ldr	r0, [r3, #0]
 80087ce:	685b      	ldr	r3, [r3, #4]
 80087d0:	4401      	add	r1, r0
 80087d2:	6011      	str	r1, [r2, #0]
 80087d4:	6053      	str	r3, [r2, #4]
 80087d6:	e7da      	b.n	800878e <_free_r+0x22>
 80087d8:	d902      	bls.n	80087e0 <_free_r+0x74>
 80087da:	230c      	movs	r3, #12
 80087dc:	602b      	str	r3, [r5, #0]
 80087de:	e7d6      	b.n	800878e <_free_r+0x22>
 80087e0:	6820      	ldr	r0, [r4, #0]
 80087e2:	1821      	adds	r1, r4, r0
 80087e4:	428b      	cmp	r3, r1
 80087e6:	bf01      	itttt	eq
 80087e8:	6819      	ldreq	r1, [r3, #0]
 80087ea:	685b      	ldreq	r3, [r3, #4]
 80087ec:	1809      	addeq	r1, r1, r0
 80087ee:	6021      	streq	r1, [r4, #0]
 80087f0:	6063      	str	r3, [r4, #4]
 80087f2:	6054      	str	r4, [r2, #4]
 80087f4:	e7cb      	b.n	800878e <_free_r+0x22>
 80087f6:	bd38      	pop	{r3, r4, r5, pc}
 80087f8:	20000378 	.word	0x20000378

080087fc <sbrk_aligned>:
 80087fc:	b570      	push	{r4, r5, r6, lr}
 80087fe:	4e0e      	ldr	r6, [pc, #56]	; (8008838 <sbrk_aligned+0x3c>)
 8008800:	460c      	mov	r4, r1
 8008802:	6831      	ldr	r1, [r6, #0]
 8008804:	4605      	mov	r5, r0
 8008806:	b911      	cbnz	r1, 800880e <sbrk_aligned+0x12>
 8008808:	f000 f9ee 	bl	8008be8 <_sbrk_r>
 800880c:	6030      	str	r0, [r6, #0]
 800880e:	4621      	mov	r1, r4
 8008810:	4628      	mov	r0, r5
 8008812:	f000 f9e9 	bl	8008be8 <_sbrk_r>
 8008816:	1c43      	adds	r3, r0, #1
 8008818:	d00a      	beq.n	8008830 <sbrk_aligned+0x34>
 800881a:	1cc4      	adds	r4, r0, #3
 800881c:	f024 0403 	bic.w	r4, r4, #3
 8008820:	42a0      	cmp	r0, r4
 8008822:	d007      	beq.n	8008834 <sbrk_aligned+0x38>
 8008824:	1a21      	subs	r1, r4, r0
 8008826:	4628      	mov	r0, r5
 8008828:	f000 f9de 	bl	8008be8 <_sbrk_r>
 800882c:	3001      	adds	r0, #1
 800882e:	d101      	bne.n	8008834 <sbrk_aligned+0x38>
 8008830:	f04f 34ff 	mov.w	r4, #4294967295
 8008834:	4620      	mov	r0, r4
 8008836:	bd70      	pop	{r4, r5, r6, pc}
 8008838:	2000037c 	.word	0x2000037c

0800883c <_malloc_r>:
 800883c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008840:	1ccd      	adds	r5, r1, #3
 8008842:	f025 0503 	bic.w	r5, r5, #3
 8008846:	3508      	adds	r5, #8
 8008848:	2d0c      	cmp	r5, #12
 800884a:	bf38      	it	cc
 800884c:	250c      	movcc	r5, #12
 800884e:	2d00      	cmp	r5, #0
 8008850:	4607      	mov	r7, r0
 8008852:	db01      	blt.n	8008858 <_malloc_r+0x1c>
 8008854:	42a9      	cmp	r1, r5
 8008856:	d905      	bls.n	8008864 <_malloc_r+0x28>
 8008858:	230c      	movs	r3, #12
 800885a:	2600      	movs	r6, #0
 800885c:	603b      	str	r3, [r7, #0]
 800885e:	4630      	mov	r0, r6
 8008860:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008864:	4e2e      	ldr	r6, [pc, #184]	; (8008920 <_malloc_r+0xe4>)
 8008866:	f000 fa3b 	bl	8008ce0 <__malloc_lock>
 800886a:	6833      	ldr	r3, [r6, #0]
 800886c:	461c      	mov	r4, r3
 800886e:	bb34      	cbnz	r4, 80088be <_malloc_r+0x82>
 8008870:	4629      	mov	r1, r5
 8008872:	4638      	mov	r0, r7
 8008874:	f7ff ffc2 	bl	80087fc <sbrk_aligned>
 8008878:	1c43      	adds	r3, r0, #1
 800887a:	4604      	mov	r4, r0
 800887c:	d14d      	bne.n	800891a <_malloc_r+0xde>
 800887e:	6834      	ldr	r4, [r6, #0]
 8008880:	4626      	mov	r6, r4
 8008882:	2e00      	cmp	r6, #0
 8008884:	d140      	bne.n	8008908 <_malloc_r+0xcc>
 8008886:	6823      	ldr	r3, [r4, #0]
 8008888:	4631      	mov	r1, r6
 800888a:	4638      	mov	r0, r7
 800888c:	eb04 0803 	add.w	r8, r4, r3
 8008890:	f000 f9aa 	bl	8008be8 <_sbrk_r>
 8008894:	4580      	cmp	r8, r0
 8008896:	d13a      	bne.n	800890e <_malloc_r+0xd2>
 8008898:	6821      	ldr	r1, [r4, #0]
 800889a:	3503      	adds	r5, #3
 800889c:	1a6d      	subs	r5, r5, r1
 800889e:	f025 0503 	bic.w	r5, r5, #3
 80088a2:	3508      	adds	r5, #8
 80088a4:	2d0c      	cmp	r5, #12
 80088a6:	bf38      	it	cc
 80088a8:	250c      	movcc	r5, #12
 80088aa:	4638      	mov	r0, r7
 80088ac:	4629      	mov	r1, r5
 80088ae:	f7ff ffa5 	bl	80087fc <sbrk_aligned>
 80088b2:	3001      	adds	r0, #1
 80088b4:	d02b      	beq.n	800890e <_malloc_r+0xd2>
 80088b6:	6823      	ldr	r3, [r4, #0]
 80088b8:	442b      	add	r3, r5
 80088ba:	6023      	str	r3, [r4, #0]
 80088bc:	e00e      	b.n	80088dc <_malloc_r+0xa0>
 80088be:	6822      	ldr	r2, [r4, #0]
 80088c0:	1b52      	subs	r2, r2, r5
 80088c2:	d41e      	bmi.n	8008902 <_malloc_r+0xc6>
 80088c4:	2a0b      	cmp	r2, #11
 80088c6:	d916      	bls.n	80088f6 <_malloc_r+0xba>
 80088c8:	1961      	adds	r1, r4, r5
 80088ca:	42a3      	cmp	r3, r4
 80088cc:	6025      	str	r5, [r4, #0]
 80088ce:	bf18      	it	ne
 80088d0:	6059      	strne	r1, [r3, #4]
 80088d2:	6863      	ldr	r3, [r4, #4]
 80088d4:	bf08      	it	eq
 80088d6:	6031      	streq	r1, [r6, #0]
 80088d8:	5162      	str	r2, [r4, r5]
 80088da:	604b      	str	r3, [r1, #4]
 80088dc:	4638      	mov	r0, r7
 80088de:	f104 060b 	add.w	r6, r4, #11
 80088e2:	f000 fa03 	bl	8008cec <__malloc_unlock>
 80088e6:	f026 0607 	bic.w	r6, r6, #7
 80088ea:	1d23      	adds	r3, r4, #4
 80088ec:	1af2      	subs	r2, r6, r3
 80088ee:	d0b6      	beq.n	800885e <_malloc_r+0x22>
 80088f0:	1b9b      	subs	r3, r3, r6
 80088f2:	50a3      	str	r3, [r4, r2]
 80088f4:	e7b3      	b.n	800885e <_malloc_r+0x22>
 80088f6:	6862      	ldr	r2, [r4, #4]
 80088f8:	42a3      	cmp	r3, r4
 80088fa:	bf0c      	ite	eq
 80088fc:	6032      	streq	r2, [r6, #0]
 80088fe:	605a      	strne	r2, [r3, #4]
 8008900:	e7ec      	b.n	80088dc <_malloc_r+0xa0>
 8008902:	4623      	mov	r3, r4
 8008904:	6864      	ldr	r4, [r4, #4]
 8008906:	e7b2      	b.n	800886e <_malloc_r+0x32>
 8008908:	4634      	mov	r4, r6
 800890a:	6876      	ldr	r6, [r6, #4]
 800890c:	e7b9      	b.n	8008882 <_malloc_r+0x46>
 800890e:	230c      	movs	r3, #12
 8008910:	4638      	mov	r0, r7
 8008912:	603b      	str	r3, [r7, #0]
 8008914:	f000 f9ea 	bl	8008cec <__malloc_unlock>
 8008918:	e7a1      	b.n	800885e <_malloc_r+0x22>
 800891a:	6025      	str	r5, [r4, #0]
 800891c:	e7de      	b.n	80088dc <_malloc_r+0xa0>
 800891e:	bf00      	nop
 8008920:	20000378 	.word	0x20000378

08008924 <__ssputs_r>:
 8008924:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008928:	688e      	ldr	r6, [r1, #8]
 800892a:	4682      	mov	sl, r0
 800892c:	429e      	cmp	r6, r3
 800892e:	460c      	mov	r4, r1
 8008930:	4690      	mov	r8, r2
 8008932:	461f      	mov	r7, r3
 8008934:	d838      	bhi.n	80089a8 <__ssputs_r+0x84>
 8008936:	898a      	ldrh	r2, [r1, #12]
 8008938:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800893c:	d032      	beq.n	80089a4 <__ssputs_r+0x80>
 800893e:	6825      	ldr	r5, [r4, #0]
 8008940:	6909      	ldr	r1, [r1, #16]
 8008942:	3301      	adds	r3, #1
 8008944:	eba5 0901 	sub.w	r9, r5, r1
 8008948:	6965      	ldr	r5, [r4, #20]
 800894a:	444b      	add	r3, r9
 800894c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008950:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008954:	106d      	asrs	r5, r5, #1
 8008956:	429d      	cmp	r5, r3
 8008958:	bf38      	it	cc
 800895a:	461d      	movcc	r5, r3
 800895c:	0553      	lsls	r3, r2, #21
 800895e:	d531      	bpl.n	80089c4 <__ssputs_r+0xa0>
 8008960:	4629      	mov	r1, r5
 8008962:	f7ff ff6b 	bl	800883c <_malloc_r>
 8008966:	4606      	mov	r6, r0
 8008968:	b950      	cbnz	r0, 8008980 <__ssputs_r+0x5c>
 800896a:	230c      	movs	r3, #12
 800896c:	f04f 30ff 	mov.w	r0, #4294967295
 8008970:	f8ca 3000 	str.w	r3, [sl]
 8008974:	89a3      	ldrh	r3, [r4, #12]
 8008976:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800897a:	81a3      	strh	r3, [r4, #12]
 800897c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008980:	464a      	mov	r2, r9
 8008982:	6921      	ldr	r1, [r4, #16]
 8008984:	f7ff fa18 	bl	8007db8 <memcpy>
 8008988:	89a3      	ldrh	r3, [r4, #12]
 800898a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800898e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008992:	81a3      	strh	r3, [r4, #12]
 8008994:	6126      	str	r6, [r4, #16]
 8008996:	444e      	add	r6, r9
 8008998:	6026      	str	r6, [r4, #0]
 800899a:	463e      	mov	r6, r7
 800899c:	6165      	str	r5, [r4, #20]
 800899e:	eba5 0509 	sub.w	r5, r5, r9
 80089a2:	60a5      	str	r5, [r4, #8]
 80089a4:	42be      	cmp	r6, r7
 80089a6:	d900      	bls.n	80089aa <__ssputs_r+0x86>
 80089a8:	463e      	mov	r6, r7
 80089aa:	4632      	mov	r2, r6
 80089ac:	4641      	mov	r1, r8
 80089ae:	6820      	ldr	r0, [r4, #0]
 80089b0:	f000 f97c 	bl	8008cac <memmove>
 80089b4:	68a3      	ldr	r3, [r4, #8]
 80089b6:	2000      	movs	r0, #0
 80089b8:	1b9b      	subs	r3, r3, r6
 80089ba:	60a3      	str	r3, [r4, #8]
 80089bc:	6823      	ldr	r3, [r4, #0]
 80089be:	4433      	add	r3, r6
 80089c0:	6023      	str	r3, [r4, #0]
 80089c2:	e7db      	b.n	800897c <__ssputs_r+0x58>
 80089c4:	462a      	mov	r2, r5
 80089c6:	f000 f997 	bl	8008cf8 <_realloc_r>
 80089ca:	4606      	mov	r6, r0
 80089cc:	2800      	cmp	r0, #0
 80089ce:	d1e1      	bne.n	8008994 <__ssputs_r+0x70>
 80089d0:	4650      	mov	r0, sl
 80089d2:	6921      	ldr	r1, [r4, #16]
 80089d4:	f7ff feca 	bl	800876c <_free_r>
 80089d8:	e7c7      	b.n	800896a <__ssputs_r+0x46>
	...

080089dc <_svfiprintf_r>:
 80089dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089e0:	4698      	mov	r8, r3
 80089e2:	898b      	ldrh	r3, [r1, #12]
 80089e4:	4607      	mov	r7, r0
 80089e6:	061b      	lsls	r3, r3, #24
 80089e8:	460d      	mov	r5, r1
 80089ea:	4614      	mov	r4, r2
 80089ec:	b09d      	sub	sp, #116	; 0x74
 80089ee:	d50e      	bpl.n	8008a0e <_svfiprintf_r+0x32>
 80089f0:	690b      	ldr	r3, [r1, #16]
 80089f2:	b963      	cbnz	r3, 8008a0e <_svfiprintf_r+0x32>
 80089f4:	2140      	movs	r1, #64	; 0x40
 80089f6:	f7ff ff21 	bl	800883c <_malloc_r>
 80089fa:	6028      	str	r0, [r5, #0]
 80089fc:	6128      	str	r0, [r5, #16]
 80089fe:	b920      	cbnz	r0, 8008a0a <_svfiprintf_r+0x2e>
 8008a00:	230c      	movs	r3, #12
 8008a02:	603b      	str	r3, [r7, #0]
 8008a04:	f04f 30ff 	mov.w	r0, #4294967295
 8008a08:	e0d1      	b.n	8008bae <_svfiprintf_r+0x1d2>
 8008a0a:	2340      	movs	r3, #64	; 0x40
 8008a0c:	616b      	str	r3, [r5, #20]
 8008a0e:	2300      	movs	r3, #0
 8008a10:	9309      	str	r3, [sp, #36]	; 0x24
 8008a12:	2320      	movs	r3, #32
 8008a14:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008a18:	2330      	movs	r3, #48	; 0x30
 8008a1a:	f04f 0901 	mov.w	r9, #1
 8008a1e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008a22:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008bc8 <_svfiprintf_r+0x1ec>
 8008a26:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008a2a:	4623      	mov	r3, r4
 8008a2c:	469a      	mov	sl, r3
 8008a2e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a32:	b10a      	cbz	r2, 8008a38 <_svfiprintf_r+0x5c>
 8008a34:	2a25      	cmp	r2, #37	; 0x25
 8008a36:	d1f9      	bne.n	8008a2c <_svfiprintf_r+0x50>
 8008a38:	ebba 0b04 	subs.w	fp, sl, r4
 8008a3c:	d00b      	beq.n	8008a56 <_svfiprintf_r+0x7a>
 8008a3e:	465b      	mov	r3, fp
 8008a40:	4622      	mov	r2, r4
 8008a42:	4629      	mov	r1, r5
 8008a44:	4638      	mov	r0, r7
 8008a46:	f7ff ff6d 	bl	8008924 <__ssputs_r>
 8008a4a:	3001      	adds	r0, #1
 8008a4c:	f000 80aa 	beq.w	8008ba4 <_svfiprintf_r+0x1c8>
 8008a50:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008a52:	445a      	add	r2, fp
 8008a54:	9209      	str	r2, [sp, #36]	; 0x24
 8008a56:	f89a 3000 	ldrb.w	r3, [sl]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	f000 80a2 	beq.w	8008ba4 <_svfiprintf_r+0x1c8>
 8008a60:	2300      	movs	r3, #0
 8008a62:	f04f 32ff 	mov.w	r2, #4294967295
 8008a66:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008a6a:	f10a 0a01 	add.w	sl, sl, #1
 8008a6e:	9304      	str	r3, [sp, #16]
 8008a70:	9307      	str	r3, [sp, #28]
 8008a72:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008a76:	931a      	str	r3, [sp, #104]	; 0x68
 8008a78:	4654      	mov	r4, sl
 8008a7a:	2205      	movs	r2, #5
 8008a7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a80:	4851      	ldr	r0, [pc, #324]	; (8008bc8 <_svfiprintf_r+0x1ec>)
 8008a82:	f7ff f98b 	bl	8007d9c <memchr>
 8008a86:	9a04      	ldr	r2, [sp, #16]
 8008a88:	b9d8      	cbnz	r0, 8008ac2 <_svfiprintf_r+0xe6>
 8008a8a:	06d0      	lsls	r0, r2, #27
 8008a8c:	bf44      	itt	mi
 8008a8e:	2320      	movmi	r3, #32
 8008a90:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008a94:	0711      	lsls	r1, r2, #28
 8008a96:	bf44      	itt	mi
 8008a98:	232b      	movmi	r3, #43	; 0x2b
 8008a9a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008a9e:	f89a 3000 	ldrb.w	r3, [sl]
 8008aa2:	2b2a      	cmp	r3, #42	; 0x2a
 8008aa4:	d015      	beq.n	8008ad2 <_svfiprintf_r+0xf6>
 8008aa6:	4654      	mov	r4, sl
 8008aa8:	2000      	movs	r0, #0
 8008aaa:	f04f 0c0a 	mov.w	ip, #10
 8008aae:	9a07      	ldr	r2, [sp, #28]
 8008ab0:	4621      	mov	r1, r4
 8008ab2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008ab6:	3b30      	subs	r3, #48	; 0x30
 8008ab8:	2b09      	cmp	r3, #9
 8008aba:	d94e      	bls.n	8008b5a <_svfiprintf_r+0x17e>
 8008abc:	b1b0      	cbz	r0, 8008aec <_svfiprintf_r+0x110>
 8008abe:	9207      	str	r2, [sp, #28]
 8008ac0:	e014      	b.n	8008aec <_svfiprintf_r+0x110>
 8008ac2:	eba0 0308 	sub.w	r3, r0, r8
 8008ac6:	fa09 f303 	lsl.w	r3, r9, r3
 8008aca:	4313      	orrs	r3, r2
 8008acc:	46a2      	mov	sl, r4
 8008ace:	9304      	str	r3, [sp, #16]
 8008ad0:	e7d2      	b.n	8008a78 <_svfiprintf_r+0x9c>
 8008ad2:	9b03      	ldr	r3, [sp, #12]
 8008ad4:	1d19      	adds	r1, r3, #4
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	9103      	str	r1, [sp, #12]
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	bfbb      	ittet	lt
 8008ade:	425b      	neglt	r3, r3
 8008ae0:	f042 0202 	orrlt.w	r2, r2, #2
 8008ae4:	9307      	strge	r3, [sp, #28]
 8008ae6:	9307      	strlt	r3, [sp, #28]
 8008ae8:	bfb8      	it	lt
 8008aea:	9204      	strlt	r2, [sp, #16]
 8008aec:	7823      	ldrb	r3, [r4, #0]
 8008aee:	2b2e      	cmp	r3, #46	; 0x2e
 8008af0:	d10c      	bne.n	8008b0c <_svfiprintf_r+0x130>
 8008af2:	7863      	ldrb	r3, [r4, #1]
 8008af4:	2b2a      	cmp	r3, #42	; 0x2a
 8008af6:	d135      	bne.n	8008b64 <_svfiprintf_r+0x188>
 8008af8:	9b03      	ldr	r3, [sp, #12]
 8008afa:	3402      	adds	r4, #2
 8008afc:	1d1a      	adds	r2, r3, #4
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	9203      	str	r2, [sp, #12]
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	bfb8      	it	lt
 8008b06:	f04f 33ff 	movlt.w	r3, #4294967295
 8008b0a:	9305      	str	r3, [sp, #20]
 8008b0c:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8008bcc <_svfiprintf_r+0x1f0>
 8008b10:	2203      	movs	r2, #3
 8008b12:	4650      	mov	r0, sl
 8008b14:	7821      	ldrb	r1, [r4, #0]
 8008b16:	f7ff f941 	bl	8007d9c <memchr>
 8008b1a:	b140      	cbz	r0, 8008b2e <_svfiprintf_r+0x152>
 8008b1c:	2340      	movs	r3, #64	; 0x40
 8008b1e:	eba0 000a 	sub.w	r0, r0, sl
 8008b22:	fa03 f000 	lsl.w	r0, r3, r0
 8008b26:	9b04      	ldr	r3, [sp, #16]
 8008b28:	3401      	adds	r4, #1
 8008b2a:	4303      	orrs	r3, r0
 8008b2c:	9304      	str	r3, [sp, #16]
 8008b2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b32:	2206      	movs	r2, #6
 8008b34:	4826      	ldr	r0, [pc, #152]	; (8008bd0 <_svfiprintf_r+0x1f4>)
 8008b36:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008b3a:	f7ff f92f 	bl	8007d9c <memchr>
 8008b3e:	2800      	cmp	r0, #0
 8008b40:	d038      	beq.n	8008bb4 <_svfiprintf_r+0x1d8>
 8008b42:	4b24      	ldr	r3, [pc, #144]	; (8008bd4 <_svfiprintf_r+0x1f8>)
 8008b44:	bb1b      	cbnz	r3, 8008b8e <_svfiprintf_r+0x1b2>
 8008b46:	9b03      	ldr	r3, [sp, #12]
 8008b48:	3307      	adds	r3, #7
 8008b4a:	f023 0307 	bic.w	r3, r3, #7
 8008b4e:	3308      	adds	r3, #8
 8008b50:	9303      	str	r3, [sp, #12]
 8008b52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b54:	4433      	add	r3, r6
 8008b56:	9309      	str	r3, [sp, #36]	; 0x24
 8008b58:	e767      	b.n	8008a2a <_svfiprintf_r+0x4e>
 8008b5a:	460c      	mov	r4, r1
 8008b5c:	2001      	movs	r0, #1
 8008b5e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008b62:	e7a5      	b.n	8008ab0 <_svfiprintf_r+0xd4>
 8008b64:	2300      	movs	r3, #0
 8008b66:	f04f 0c0a 	mov.w	ip, #10
 8008b6a:	4619      	mov	r1, r3
 8008b6c:	3401      	adds	r4, #1
 8008b6e:	9305      	str	r3, [sp, #20]
 8008b70:	4620      	mov	r0, r4
 8008b72:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008b76:	3a30      	subs	r2, #48	; 0x30
 8008b78:	2a09      	cmp	r2, #9
 8008b7a:	d903      	bls.n	8008b84 <_svfiprintf_r+0x1a8>
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d0c5      	beq.n	8008b0c <_svfiprintf_r+0x130>
 8008b80:	9105      	str	r1, [sp, #20]
 8008b82:	e7c3      	b.n	8008b0c <_svfiprintf_r+0x130>
 8008b84:	4604      	mov	r4, r0
 8008b86:	2301      	movs	r3, #1
 8008b88:	fb0c 2101 	mla	r1, ip, r1, r2
 8008b8c:	e7f0      	b.n	8008b70 <_svfiprintf_r+0x194>
 8008b8e:	ab03      	add	r3, sp, #12
 8008b90:	9300      	str	r3, [sp, #0]
 8008b92:	462a      	mov	r2, r5
 8008b94:	4638      	mov	r0, r7
 8008b96:	4b10      	ldr	r3, [pc, #64]	; (8008bd8 <_svfiprintf_r+0x1fc>)
 8008b98:	a904      	add	r1, sp, #16
 8008b9a:	f7fc fa5d 	bl	8005058 <_printf_float>
 8008b9e:	1c42      	adds	r2, r0, #1
 8008ba0:	4606      	mov	r6, r0
 8008ba2:	d1d6      	bne.n	8008b52 <_svfiprintf_r+0x176>
 8008ba4:	89ab      	ldrh	r3, [r5, #12]
 8008ba6:	065b      	lsls	r3, r3, #25
 8008ba8:	f53f af2c 	bmi.w	8008a04 <_svfiprintf_r+0x28>
 8008bac:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008bae:	b01d      	add	sp, #116	; 0x74
 8008bb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bb4:	ab03      	add	r3, sp, #12
 8008bb6:	9300      	str	r3, [sp, #0]
 8008bb8:	462a      	mov	r2, r5
 8008bba:	4638      	mov	r0, r7
 8008bbc:	4b06      	ldr	r3, [pc, #24]	; (8008bd8 <_svfiprintf_r+0x1fc>)
 8008bbe:	a904      	add	r1, sp, #16
 8008bc0:	f7fc fce6 	bl	8005590 <_printf_i>
 8008bc4:	e7eb      	b.n	8008b9e <_svfiprintf_r+0x1c2>
 8008bc6:	bf00      	nop
 8008bc8:	08009c14 	.word	0x08009c14
 8008bcc:	08009c1a 	.word	0x08009c1a
 8008bd0:	08009c1e 	.word	0x08009c1e
 8008bd4:	08005059 	.word	0x08005059
 8008bd8:	08008925 	.word	0x08008925

08008bdc <nan>:
 8008bdc:	2000      	movs	r0, #0
 8008bde:	4901      	ldr	r1, [pc, #4]	; (8008be4 <nan+0x8>)
 8008be0:	4770      	bx	lr
 8008be2:	bf00      	nop
 8008be4:	7ff80000 	.word	0x7ff80000

08008be8 <_sbrk_r>:
 8008be8:	b538      	push	{r3, r4, r5, lr}
 8008bea:	2300      	movs	r3, #0
 8008bec:	4d05      	ldr	r5, [pc, #20]	; (8008c04 <_sbrk_r+0x1c>)
 8008bee:	4604      	mov	r4, r0
 8008bf0:	4608      	mov	r0, r1
 8008bf2:	602b      	str	r3, [r5, #0]
 8008bf4:	f7f8 fefa 	bl	80019ec <_sbrk>
 8008bf8:	1c43      	adds	r3, r0, #1
 8008bfa:	d102      	bne.n	8008c02 <_sbrk_r+0x1a>
 8008bfc:	682b      	ldr	r3, [r5, #0]
 8008bfe:	b103      	cbz	r3, 8008c02 <_sbrk_r+0x1a>
 8008c00:	6023      	str	r3, [r4, #0]
 8008c02:	bd38      	pop	{r3, r4, r5, pc}
 8008c04:	20000380 	.word	0x20000380

08008c08 <strncmp>:
 8008c08:	4603      	mov	r3, r0
 8008c0a:	b510      	push	{r4, lr}
 8008c0c:	b172      	cbz	r2, 8008c2c <strncmp+0x24>
 8008c0e:	3901      	subs	r1, #1
 8008c10:	1884      	adds	r4, r0, r2
 8008c12:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008c16:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008c1a:	4290      	cmp	r0, r2
 8008c1c:	d101      	bne.n	8008c22 <strncmp+0x1a>
 8008c1e:	42a3      	cmp	r3, r4
 8008c20:	d101      	bne.n	8008c26 <strncmp+0x1e>
 8008c22:	1a80      	subs	r0, r0, r2
 8008c24:	bd10      	pop	{r4, pc}
 8008c26:	2800      	cmp	r0, #0
 8008c28:	d1f3      	bne.n	8008c12 <strncmp+0xa>
 8008c2a:	e7fa      	b.n	8008c22 <strncmp+0x1a>
 8008c2c:	4610      	mov	r0, r2
 8008c2e:	e7f9      	b.n	8008c24 <strncmp+0x1c>

08008c30 <__ascii_wctomb>:
 8008c30:	4603      	mov	r3, r0
 8008c32:	4608      	mov	r0, r1
 8008c34:	b141      	cbz	r1, 8008c48 <__ascii_wctomb+0x18>
 8008c36:	2aff      	cmp	r2, #255	; 0xff
 8008c38:	d904      	bls.n	8008c44 <__ascii_wctomb+0x14>
 8008c3a:	228a      	movs	r2, #138	; 0x8a
 8008c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8008c40:	601a      	str	r2, [r3, #0]
 8008c42:	4770      	bx	lr
 8008c44:	2001      	movs	r0, #1
 8008c46:	700a      	strb	r2, [r1, #0]
 8008c48:	4770      	bx	lr
	...

08008c4c <__assert_func>:
 8008c4c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008c4e:	4614      	mov	r4, r2
 8008c50:	461a      	mov	r2, r3
 8008c52:	4b09      	ldr	r3, [pc, #36]	; (8008c78 <__assert_func+0x2c>)
 8008c54:	4605      	mov	r5, r0
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	68d8      	ldr	r0, [r3, #12]
 8008c5a:	b14c      	cbz	r4, 8008c70 <__assert_func+0x24>
 8008c5c:	4b07      	ldr	r3, [pc, #28]	; (8008c7c <__assert_func+0x30>)
 8008c5e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008c62:	9100      	str	r1, [sp, #0]
 8008c64:	462b      	mov	r3, r5
 8008c66:	4906      	ldr	r1, [pc, #24]	; (8008c80 <__assert_func+0x34>)
 8008c68:	f000 f80e 	bl	8008c88 <fiprintf>
 8008c6c:	f000 fa8a 	bl	8009184 <abort>
 8008c70:	4b04      	ldr	r3, [pc, #16]	; (8008c84 <__assert_func+0x38>)
 8008c72:	461c      	mov	r4, r3
 8008c74:	e7f3      	b.n	8008c5e <__assert_func+0x12>
 8008c76:	bf00      	nop
 8008c78:	20000020 	.word	0x20000020
 8008c7c:	08009c25 	.word	0x08009c25
 8008c80:	08009c32 	.word	0x08009c32
 8008c84:	08009c60 	.word	0x08009c60

08008c88 <fiprintf>:
 8008c88:	b40e      	push	{r1, r2, r3}
 8008c8a:	b503      	push	{r0, r1, lr}
 8008c8c:	4601      	mov	r1, r0
 8008c8e:	ab03      	add	r3, sp, #12
 8008c90:	4805      	ldr	r0, [pc, #20]	; (8008ca8 <fiprintf+0x20>)
 8008c92:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c96:	6800      	ldr	r0, [r0, #0]
 8008c98:	9301      	str	r3, [sp, #4]
 8008c9a:	f000 f883 	bl	8008da4 <_vfiprintf_r>
 8008c9e:	b002      	add	sp, #8
 8008ca0:	f85d eb04 	ldr.w	lr, [sp], #4
 8008ca4:	b003      	add	sp, #12
 8008ca6:	4770      	bx	lr
 8008ca8:	20000020 	.word	0x20000020

08008cac <memmove>:
 8008cac:	4288      	cmp	r0, r1
 8008cae:	b510      	push	{r4, lr}
 8008cb0:	eb01 0402 	add.w	r4, r1, r2
 8008cb4:	d902      	bls.n	8008cbc <memmove+0x10>
 8008cb6:	4284      	cmp	r4, r0
 8008cb8:	4623      	mov	r3, r4
 8008cba:	d807      	bhi.n	8008ccc <memmove+0x20>
 8008cbc:	1e43      	subs	r3, r0, #1
 8008cbe:	42a1      	cmp	r1, r4
 8008cc0:	d008      	beq.n	8008cd4 <memmove+0x28>
 8008cc2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008cc6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008cca:	e7f8      	b.n	8008cbe <memmove+0x12>
 8008ccc:	4601      	mov	r1, r0
 8008cce:	4402      	add	r2, r0
 8008cd0:	428a      	cmp	r2, r1
 8008cd2:	d100      	bne.n	8008cd6 <memmove+0x2a>
 8008cd4:	bd10      	pop	{r4, pc}
 8008cd6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008cda:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008cde:	e7f7      	b.n	8008cd0 <memmove+0x24>

08008ce0 <__malloc_lock>:
 8008ce0:	4801      	ldr	r0, [pc, #4]	; (8008ce8 <__malloc_lock+0x8>)
 8008ce2:	f000 bc0b 	b.w	80094fc <__retarget_lock_acquire_recursive>
 8008ce6:	bf00      	nop
 8008ce8:	20000384 	.word	0x20000384

08008cec <__malloc_unlock>:
 8008cec:	4801      	ldr	r0, [pc, #4]	; (8008cf4 <__malloc_unlock+0x8>)
 8008cee:	f000 bc06 	b.w	80094fe <__retarget_lock_release_recursive>
 8008cf2:	bf00      	nop
 8008cf4:	20000384 	.word	0x20000384

08008cf8 <_realloc_r>:
 8008cf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008cfc:	4680      	mov	r8, r0
 8008cfe:	4614      	mov	r4, r2
 8008d00:	460e      	mov	r6, r1
 8008d02:	b921      	cbnz	r1, 8008d0e <_realloc_r+0x16>
 8008d04:	4611      	mov	r1, r2
 8008d06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008d0a:	f7ff bd97 	b.w	800883c <_malloc_r>
 8008d0e:	b92a      	cbnz	r2, 8008d1c <_realloc_r+0x24>
 8008d10:	f7ff fd2c 	bl	800876c <_free_r>
 8008d14:	4625      	mov	r5, r4
 8008d16:	4628      	mov	r0, r5
 8008d18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d1c:	f000 fc56 	bl	80095cc <_malloc_usable_size_r>
 8008d20:	4284      	cmp	r4, r0
 8008d22:	4607      	mov	r7, r0
 8008d24:	d802      	bhi.n	8008d2c <_realloc_r+0x34>
 8008d26:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008d2a:	d812      	bhi.n	8008d52 <_realloc_r+0x5a>
 8008d2c:	4621      	mov	r1, r4
 8008d2e:	4640      	mov	r0, r8
 8008d30:	f7ff fd84 	bl	800883c <_malloc_r>
 8008d34:	4605      	mov	r5, r0
 8008d36:	2800      	cmp	r0, #0
 8008d38:	d0ed      	beq.n	8008d16 <_realloc_r+0x1e>
 8008d3a:	42bc      	cmp	r4, r7
 8008d3c:	4622      	mov	r2, r4
 8008d3e:	4631      	mov	r1, r6
 8008d40:	bf28      	it	cs
 8008d42:	463a      	movcs	r2, r7
 8008d44:	f7ff f838 	bl	8007db8 <memcpy>
 8008d48:	4631      	mov	r1, r6
 8008d4a:	4640      	mov	r0, r8
 8008d4c:	f7ff fd0e 	bl	800876c <_free_r>
 8008d50:	e7e1      	b.n	8008d16 <_realloc_r+0x1e>
 8008d52:	4635      	mov	r5, r6
 8008d54:	e7df      	b.n	8008d16 <_realloc_r+0x1e>

08008d56 <__sfputc_r>:
 8008d56:	6893      	ldr	r3, [r2, #8]
 8008d58:	b410      	push	{r4}
 8008d5a:	3b01      	subs	r3, #1
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	6093      	str	r3, [r2, #8]
 8008d60:	da07      	bge.n	8008d72 <__sfputc_r+0x1c>
 8008d62:	6994      	ldr	r4, [r2, #24]
 8008d64:	42a3      	cmp	r3, r4
 8008d66:	db01      	blt.n	8008d6c <__sfputc_r+0x16>
 8008d68:	290a      	cmp	r1, #10
 8008d6a:	d102      	bne.n	8008d72 <__sfputc_r+0x1c>
 8008d6c:	bc10      	pop	{r4}
 8008d6e:	f000 b949 	b.w	8009004 <__swbuf_r>
 8008d72:	6813      	ldr	r3, [r2, #0]
 8008d74:	1c58      	adds	r0, r3, #1
 8008d76:	6010      	str	r0, [r2, #0]
 8008d78:	7019      	strb	r1, [r3, #0]
 8008d7a:	4608      	mov	r0, r1
 8008d7c:	bc10      	pop	{r4}
 8008d7e:	4770      	bx	lr

08008d80 <__sfputs_r>:
 8008d80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d82:	4606      	mov	r6, r0
 8008d84:	460f      	mov	r7, r1
 8008d86:	4614      	mov	r4, r2
 8008d88:	18d5      	adds	r5, r2, r3
 8008d8a:	42ac      	cmp	r4, r5
 8008d8c:	d101      	bne.n	8008d92 <__sfputs_r+0x12>
 8008d8e:	2000      	movs	r0, #0
 8008d90:	e007      	b.n	8008da2 <__sfputs_r+0x22>
 8008d92:	463a      	mov	r2, r7
 8008d94:	4630      	mov	r0, r6
 8008d96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d9a:	f7ff ffdc 	bl	8008d56 <__sfputc_r>
 8008d9e:	1c43      	adds	r3, r0, #1
 8008da0:	d1f3      	bne.n	8008d8a <__sfputs_r+0xa>
 8008da2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008da4 <_vfiprintf_r>:
 8008da4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008da8:	460d      	mov	r5, r1
 8008daa:	4614      	mov	r4, r2
 8008dac:	4698      	mov	r8, r3
 8008dae:	4606      	mov	r6, r0
 8008db0:	b09d      	sub	sp, #116	; 0x74
 8008db2:	b118      	cbz	r0, 8008dbc <_vfiprintf_r+0x18>
 8008db4:	6983      	ldr	r3, [r0, #24]
 8008db6:	b90b      	cbnz	r3, 8008dbc <_vfiprintf_r+0x18>
 8008db8:	f000 fb02 	bl	80093c0 <__sinit>
 8008dbc:	4b89      	ldr	r3, [pc, #548]	; (8008fe4 <_vfiprintf_r+0x240>)
 8008dbe:	429d      	cmp	r5, r3
 8008dc0:	d11b      	bne.n	8008dfa <_vfiprintf_r+0x56>
 8008dc2:	6875      	ldr	r5, [r6, #4]
 8008dc4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008dc6:	07d9      	lsls	r1, r3, #31
 8008dc8:	d405      	bmi.n	8008dd6 <_vfiprintf_r+0x32>
 8008dca:	89ab      	ldrh	r3, [r5, #12]
 8008dcc:	059a      	lsls	r2, r3, #22
 8008dce:	d402      	bmi.n	8008dd6 <_vfiprintf_r+0x32>
 8008dd0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008dd2:	f000 fb93 	bl	80094fc <__retarget_lock_acquire_recursive>
 8008dd6:	89ab      	ldrh	r3, [r5, #12]
 8008dd8:	071b      	lsls	r3, r3, #28
 8008dda:	d501      	bpl.n	8008de0 <_vfiprintf_r+0x3c>
 8008ddc:	692b      	ldr	r3, [r5, #16]
 8008dde:	b9eb      	cbnz	r3, 8008e1c <_vfiprintf_r+0x78>
 8008de0:	4629      	mov	r1, r5
 8008de2:	4630      	mov	r0, r6
 8008de4:	f000 f960 	bl	80090a8 <__swsetup_r>
 8008de8:	b1c0      	cbz	r0, 8008e1c <_vfiprintf_r+0x78>
 8008dea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008dec:	07dc      	lsls	r4, r3, #31
 8008dee:	d50e      	bpl.n	8008e0e <_vfiprintf_r+0x6a>
 8008df0:	f04f 30ff 	mov.w	r0, #4294967295
 8008df4:	b01d      	add	sp, #116	; 0x74
 8008df6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008dfa:	4b7b      	ldr	r3, [pc, #492]	; (8008fe8 <_vfiprintf_r+0x244>)
 8008dfc:	429d      	cmp	r5, r3
 8008dfe:	d101      	bne.n	8008e04 <_vfiprintf_r+0x60>
 8008e00:	68b5      	ldr	r5, [r6, #8]
 8008e02:	e7df      	b.n	8008dc4 <_vfiprintf_r+0x20>
 8008e04:	4b79      	ldr	r3, [pc, #484]	; (8008fec <_vfiprintf_r+0x248>)
 8008e06:	429d      	cmp	r5, r3
 8008e08:	bf08      	it	eq
 8008e0a:	68f5      	ldreq	r5, [r6, #12]
 8008e0c:	e7da      	b.n	8008dc4 <_vfiprintf_r+0x20>
 8008e0e:	89ab      	ldrh	r3, [r5, #12]
 8008e10:	0598      	lsls	r0, r3, #22
 8008e12:	d4ed      	bmi.n	8008df0 <_vfiprintf_r+0x4c>
 8008e14:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008e16:	f000 fb72 	bl	80094fe <__retarget_lock_release_recursive>
 8008e1a:	e7e9      	b.n	8008df0 <_vfiprintf_r+0x4c>
 8008e1c:	2300      	movs	r3, #0
 8008e1e:	9309      	str	r3, [sp, #36]	; 0x24
 8008e20:	2320      	movs	r3, #32
 8008e22:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008e26:	2330      	movs	r3, #48	; 0x30
 8008e28:	f04f 0901 	mov.w	r9, #1
 8008e2c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008e30:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8008ff0 <_vfiprintf_r+0x24c>
 8008e34:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008e38:	4623      	mov	r3, r4
 8008e3a:	469a      	mov	sl, r3
 8008e3c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008e40:	b10a      	cbz	r2, 8008e46 <_vfiprintf_r+0xa2>
 8008e42:	2a25      	cmp	r2, #37	; 0x25
 8008e44:	d1f9      	bne.n	8008e3a <_vfiprintf_r+0x96>
 8008e46:	ebba 0b04 	subs.w	fp, sl, r4
 8008e4a:	d00b      	beq.n	8008e64 <_vfiprintf_r+0xc0>
 8008e4c:	465b      	mov	r3, fp
 8008e4e:	4622      	mov	r2, r4
 8008e50:	4629      	mov	r1, r5
 8008e52:	4630      	mov	r0, r6
 8008e54:	f7ff ff94 	bl	8008d80 <__sfputs_r>
 8008e58:	3001      	adds	r0, #1
 8008e5a:	f000 80aa 	beq.w	8008fb2 <_vfiprintf_r+0x20e>
 8008e5e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008e60:	445a      	add	r2, fp
 8008e62:	9209      	str	r2, [sp, #36]	; 0x24
 8008e64:	f89a 3000 	ldrb.w	r3, [sl]
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	f000 80a2 	beq.w	8008fb2 <_vfiprintf_r+0x20e>
 8008e6e:	2300      	movs	r3, #0
 8008e70:	f04f 32ff 	mov.w	r2, #4294967295
 8008e74:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008e78:	f10a 0a01 	add.w	sl, sl, #1
 8008e7c:	9304      	str	r3, [sp, #16]
 8008e7e:	9307      	str	r3, [sp, #28]
 8008e80:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008e84:	931a      	str	r3, [sp, #104]	; 0x68
 8008e86:	4654      	mov	r4, sl
 8008e88:	2205      	movs	r2, #5
 8008e8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e8e:	4858      	ldr	r0, [pc, #352]	; (8008ff0 <_vfiprintf_r+0x24c>)
 8008e90:	f7fe ff84 	bl	8007d9c <memchr>
 8008e94:	9a04      	ldr	r2, [sp, #16]
 8008e96:	b9d8      	cbnz	r0, 8008ed0 <_vfiprintf_r+0x12c>
 8008e98:	06d1      	lsls	r1, r2, #27
 8008e9a:	bf44      	itt	mi
 8008e9c:	2320      	movmi	r3, #32
 8008e9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008ea2:	0713      	lsls	r3, r2, #28
 8008ea4:	bf44      	itt	mi
 8008ea6:	232b      	movmi	r3, #43	; 0x2b
 8008ea8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008eac:	f89a 3000 	ldrb.w	r3, [sl]
 8008eb0:	2b2a      	cmp	r3, #42	; 0x2a
 8008eb2:	d015      	beq.n	8008ee0 <_vfiprintf_r+0x13c>
 8008eb4:	4654      	mov	r4, sl
 8008eb6:	2000      	movs	r0, #0
 8008eb8:	f04f 0c0a 	mov.w	ip, #10
 8008ebc:	9a07      	ldr	r2, [sp, #28]
 8008ebe:	4621      	mov	r1, r4
 8008ec0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008ec4:	3b30      	subs	r3, #48	; 0x30
 8008ec6:	2b09      	cmp	r3, #9
 8008ec8:	d94e      	bls.n	8008f68 <_vfiprintf_r+0x1c4>
 8008eca:	b1b0      	cbz	r0, 8008efa <_vfiprintf_r+0x156>
 8008ecc:	9207      	str	r2, [sp, #28]
 8008ece:	e014      	b.n	8008efa <_vfiprintf_r+0x156>
 8008ed0:	eba0 0308 	sub.w	r3, r0, r8
 8008ed4:	fa09 f303 	lsl.w	r3, r9, r3
 8008ed8:	4313      	orrs	r3, r2
 8008eda:	46a2      	mov	sl, r4
 8008edc:	9304      	str	r3, [sp, #16]
 8008ede:	e7d2      	b.n	8008e86 <_vfiprintf_r+0xe2>
 8008ee0:	9b03      	ldr	r3, [sp, #12]
 8008ee2:	1d19      	adds	r1, r3, #4
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	9103      	str	r1, [sp, #12]
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	bfbb      	ittet	lt
 8008eec:	425b      	neglt	r3, r3
 8008eee:	f042 0202 	orrlt.w	r2, r2, #2
 8008ef2:	9307      	strge	r3, [sp, #28]
 8008ef4:	9307      	strlt	r3, [sp, #28]
 8008ef6:	bfb8      	it	lt
 8008ef8:	9204      	strlt	r2, [sp, #16]
 8008efa:	7823      	ldrb	r3, [r4, #0]
 8008efc:	2b2e      	cmp	r3, #46	; 0x2e
 8008efe:	d10c      	bne.n	8008f1a <_vfiprintf_r+0x176>
 8008f00:	7863      	ldrb	r3, [r4, #1]
 8008f02:	2b2a      	cmp	r3, #42	; 0x2a
 8008f04:	d135      	bne.n	8008f72 <_vfiprintf_r+0x1ce>
 8008f06:	9b03      	ldr	r3, [sp, #12]
 8008f08:	3402      	adds	r4, #2
 8008f0a:	1d1a      	adds	r2, r3, #4
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	9203      	str	r2, [sp, #12]
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	bfb8      	it	lt
 8008f14:	f04f 33ff 	movlt.w	r3, #4294967295
 8008f18:	9305      	str	r3, [sp, #20]
 8008f1a:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8008ff4 <_vfiprintf_r+0x250>
 8008f1e:	2203      	movs	r2, #3
 8008f20:	4650      	mov	r0, sl
 8008f22:	7821      	ldrb	r1, [r4, #0]
 8008f24:	f7fe ff3a 	bl	8007d9c <memchr>
 8008f28:	b140      	cbz	r0, 8008f3c <_vfiprintf_r+0x198>
 8008f2a:	2340      	movs	r3, #64	; 0x40
 8008f2c:	eba0 000a 	sub.w	r0, r0, sl
 8008f30:	fa03 f000 	lsl.w	r0, r3, r0
 8008f34:	9b04      	ldr	r3, [sp, #16]
 8008f36:	3401      	adds	r4, #1
 8008f38:	4303      	orrs	r3, r0
 8008f3a:	9304      	str	r3, [sp, #16]
 8008f3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f40:	2206      	movs	r2, #6
 8008f42:	482d      	ldr	r0, [pc, #180]	; (8008ff8 <_vfiprintf_r+0x254>)
 8008f44:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008f48:	f7fe ff28 	bl	8007d9c <memchr>
 8008f4c:	2800      	cmp	r0, #0
 8008f4e:	d03f      	beq.n	8008fd0 <_vfiprintf_r+0x22c>
 8008f50:	4b2a      	ldr	r3, [pc, #168]	; (8008ffc <_vfiprintf_r+0x258>)
 8008f52:	bb1b      	cbnz	r3, 8008f9c <_vfiprintf_r+0x1f8>
 8008f54:	9b03      	ldr	r3, [sp, #12]
 8008f56:	3307      	adds	r3, #7
 8008f58:	f023 0307 	bic.w	r3, r3, #7
 8008f5c:	3308      	adds	r3, #8
 8008f5e:	9303      	str	r3, [sp, #12]
 8008f60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f62:	443b      	add	r3, r7
 8008f64:	9309      	str	r3, [sp, #36]	; 0x24
 8008f66:	e767      	b.n	8008e38 <_vfiprintf_r+0x94>
 8008f68:	460c      	mov	r4, r1
 8008f6a:	2001      	movs	r0, #1
 8008f6c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008f70:	e7a5      	b.n	8008ebe <_vfiprintf_r+0x11a>
 8008f72:	2300      	movs	r3, #0
 8008f74:	f04f 0c0a 	mov.w	ip, #10
 8008f78:	4619      	mov	r1, r3
 8008f7a:	3401      	adds	r4, #1
 8008f7c:	9305      	str	r3, [sp, #20]
 8008f7e:	4620      	mov	r0, r4
 8008f80:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008f84:	3a30      	subs	r2, #48	; 0x30
 8008f86:	2a09      	cmp	r2, #9
 8008f88:	d903      	bls.n	8008f92 <_vfiprintf_r+0x1ee>
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d0c5      	beq.n	8008f1a <_vfiprintf_r+0x176>
 8008f8e:	9105      	str	r1, [sp, #20]
 8008f90:	e7c3      	b.n	8008f1a <_vfiprintf_r+0x176>
 8008f92:	4604      	mov	r4, r0
 8008f94:	2301      	movs	r3, #1
 8008f96:	fb0c 2101 	mla	r1, ip, r1, r2
 8008f9a:	e7f0      	b.n	8008f7e <_vfiprintf_r+0x1da>
 8008f9c:	ab03      	add	r3, sp, #12
 8008f9e:	9300      	str	r3, [sp, #0]
 8008fa0:	462a      	mov	r2, r5
 8008fa2:	4630      	mov	r0, r6
 8008fa4:	4b16      	ldr	r3, [pc, #88]	; (8009000 <_vfiprintf_r+0x25c>)
 8008fa6:	a904      	add	r1, sp, #16
 8008fa8:	f7fc f856 	bl	8005058 <_printf_float>
 8008fac:	4607      	mov	r7, r0
 8008fae:	1c78      	adds	r0, r7, #1
 8008fb0:	d1d6      	bne.n	8008f60 <_vfiprintf_r+0x1bc>
 8008fb2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008fb4:	07d9      	lsls	r1, r3, #31
 8008fb6:	d405      	bmi.n	8008fc4 <_vfiprintf_r+0x220>
 8008fb8:	89ab      	ldrh	r3, [r5, #12]
 8008fba:	059a      	lsls	r2, r3, #22
 8008fbc:	d402      	bmi.n	8008fc4 <_vfiprintf_r+0x220>
 8008fbe:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008fc0:	f000 fa9d 	bl	80094fe <__retarget_lock_release_recursive>
 8008fc4:	89ab      	ldrh	r3, [r5, #12]
 8008fc6:	065b      	lsls	r3, r3, #25
 8008fc8:	f53f af12 	bmi.w	8008df0 <_vfiprintf_r+0x4c>
 8008fcc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008fce:	e711      	b.n	8008df4 <_vfiprintf_r+0x50>
 8008fd0:	ab03      	add	r3, sp, #12
 8008fd2:	9300      	str	r3, [sp, #0]
 8008fd4:	462a      	mov	r2, r5
 8008fd6:	4630      	mov	r0, r6
 8008fd8:	4b09      	ldr	r3, [pc, #36]	; (8009000 <_vfiprintf_r+0x25c>)
 8008fda:	a904      	add	r1, sp, #16
 8008fdc:	f7fc fad8 	bl	8005590 <_printf_i>
 8008fe0:	e7e4      	b.n	8008fac <_vfiprintf_r+0x208>
 8008fe2:	bf00      	nop
 8008fe4:	08009c84 	.word	0x08009c84
 8008fe8:	08009ca4 	.word	0x08009ca4
 8008fec:	08009c64 	.word	0x08009c64
 8008ff0:	08009c14 	.word	0x08009c14
 8008ff4:	08009c1a 	.word	0x08009c1a
 8008ff8:	08009c1e 	.word	0x08009c1e
 8008ffc:	08005059 	.word	0x08005059
 8009000:	08008d81 	.word	0x08008d81

08009004 <__swbuf_r>:
 8009004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009006:	460e      	mov	r6, r1
 8009008:	4614      	mov	r4, r2
 800900a:	4605      	mov	r5, r0
 800900c:	b118      	cbz	r0, 8009016 <__swbuf_r+0x12>
 800900e:	6983      	ldr	r3, [r0, #24]
 8009010:	b90b      	cbnz	r3, 8009016 <__swbuf_r+0x12>
 8009012:	f000 f9d5 	bl	80093c0 <__sinit>
 8009016:	4b21      	ldr	r3, [pc, #132]	; (800909c <__swbuf_r+0x98>)
 8009018:	429c      	cmp	r4, r3
 800901a:	d12b      	bne.n	8009074 <__swbuf_r+0x70>
 800901c:	686c      	ldr	r4, [r5, #4]
 800901e:	69a3      	ldr	r3, [r4, #24]
 8009020:	60a3      	str	r3, [r4, #8]
 8009022:	89a3      	ldrh	r3, [r4, #12]
 8009024:	071a      	lsls	r2, r3, #28
 8009026:	d52f      	bpl.n	8009088 <__swbuf_r+0x84>
 8009028:	6923      	ldr	r3, [r4, #16]
 800902a:	b36b      	cbz	r3, 8009088 <__swbuf_r+0x84>
 800902c:	6923      	ldr	r3, [r4, #16]
 800902e:	6820      	ldr	r0, [r4, #0]
 8009030:	b2f6      	uxtb	r6, r6
 8009032:	1ac0      	subs	r0, r0, r3
 8009034:	6963      	ldr	r3, [r4, #20]
 8009036:	4637      	mov	r7, r6
 8009038:	4283      	cmp	r3, r0
 800903a:	dc04      	bgt.n	8009046 <__swbuf_r+0x42>
 800903c:	4621      	mov	r1, r4
 800903e:	4628      	mov	r0, r5
 8009040:	f000 f92a 	bl	8009298 <_fflush_r>
 8009044:	bb30      	cbnz	r0, 8009094 <__swbuf_r+0x90>
 8009046:	68a3      	ldr	r3, [r4, #8]
 8009048:	3001      	adds	r0, #1
 800904a:	3b01      	subs	r3, #1
 800904c:	60a3      	str	r3, [r4, #8]
 800904e:	6823      	ldr	r3, [r4, #0]
 8009050:	1c5a      	adds	r2, r3, #1
 8009052:	6022      	str	r2, [r4, #0]
 8009054:	701e      	strb	r6, [r3, #0]
 8009056:	6963      	ldr	r3, [r4, #20]
 8009058:	4283      	cmp	r3, r0
 800905a:	d004      	beq.n	8009066 <__swbuf_r+0x62>
 800905c:	89a3      	ldrh	r3, [r4, #12]
 800905e:	07db      	lsls	r3, r3, #31
 8009060:	d506      	bpl.n	8009070 <__swbuf_r+0x6c>
 8009062:	2e0a      	cmp	r6, #10
 8009064:	d104      	bne.n	8009070 <__swbuf_r+0x6c>
 8009066:	4621      	mov	r1, r4
 8009068:	4628      	mov	r0, r5
 800906a:	f000 f915 	bl	8009298 <_fflush_r>
 800906e:	b988      	cbnz	r0, 8009094 <__swbuf_r+0x90>
 8009070:	4638      	mov	r0, r7
 8009072:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009074:	4b0a      	ldr	r3, [pc, #40]	; (80090a0 <__swbuf_r+0x9c>)
 8009076:	429c      	cmp	r4, r3
 8009078:	d101      	bne.n	800907e <__swbuf_r+0x7a>
 800907a:	68ac      	ldr	r4, [r5, #8]
 800907c:	e7cf      	b.n	800901e <__swbuf_r+0x1a>
 800907e:	4b09      	ldr	r3, [pc, #36]	; (80090a4 <__swbuf_r+0xa0>)
 8009080:	429c      	cmp	r4, r3
 8009082:	bf08      	it	eq
 8009084:	68ec      	ldreq	r4, [r5, #12]
 8009086:	e7ca      	b.n	800901e <__swbuf_r+0x1a>
 8009088:	4621      	mov	r1, r4
 800908a:	4628      	mov	r0, r5
 800908c:	f000 f80c 	bl	80090a8 <__swsetup_r>
 8009090:	2800      	cmp	r0, #0
 8009092:	d0cb      	beq.n	800902c <__swbuf_r+0x28>
 8009094:	f04f 37ff 	mov.w	r7, #4294967295
 8009098:	e7ea      	b.n	8009070 <__swbuf_r+0x6c>
 800909a:	bf00      	nop
 800909c:	08009c84 	.word	0x08009c84
 80090a0:	08009ca4 	.word	0x08009ca4
 80090a4:	08009c64 	.word	0x08009c64

080090a8 <__swsetup_r>:
 80090a8:	4b32      	ldr	r3, [pc, #200]	; (8009174 <__swsetup_r+0xcc>)
 80090aa:	b570      	push	{r4, r5, r6, lr}
 80090ac:	681d      	ldr	r5, [r3, #0]
 80090ae:	4606      	mov	r6, r0
 80090b0:	460c      	mov	r4, r1
 80090b2:	b125      	cbz	r5, 80090be <__swsetup_r+0x16>
 80090b4:	69ab      	ldr	r3, [r5, #24]
 80090b6:	b913      	cbnz	r3, 80090be <__swsetup_r+0x16>
 80090b8:	4628      	mov	r0, r5
 80090ba:	f000 f981 	bl	80093c0 <__sinit>
 80090be:	4b2e      	ldr	r3, [pc, #184]	; (8009178 <__swsetup_r+0xd0>)
 80090c0:	429c      	cmp	r4, r3
 80090c2:	d10f      	bne.n	80090e4 <__swsetup_r+0x3c>
 80090c4:	686c      	ldr	r4, [r5, #4]
 80090c6:	89a3      	ldrh	r3, [r4, #12]
 80090c8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80090cc:	0719      	lsls	r1, r3, #28
 80090ce:	d42c      	bmi.n	800912a <__swsetup_r+0x82>
 80090d0:	06dd      	lsls	r5, r3, #27
 80090d2:	d411      	bmi.n	80090f8 <__swsetup_r+0x50>
 80090d4:	2309      	movs	r3, #9
 80090d6:	6033      	str	r3, [r6, #0]
 80090d8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80090dc:	f04f 30ff 	mov.w	r0, #4294967295
 80090e0:	81a3      	strh	r3, [r4, #12]
 80090e2:	e03e      	b.n	8009162 <__swsetup_r+0xba>
 80090e4:	4b25      	ldr	r3, [pc, #148]	; (800917c <__swsetup_r+0xd4>)
 80090e6:	429c      	cmp	r4, r3
 80090e8:	d101      	bne.n	80090ee <__swsetup_r+0x46>
 80090ea:	68ac      	ldr	r4, [r5, #8]
 80090ec:	e7eb      	b.n	80090c6 <__swsetup_r+0x1e>
 80090ee:	4b24      	ldr	r3, [pc, #144]	; (8009180 <__swsetup_r+0xd8>)
 80090f0:	429c      	cmp	r4, r3
 80090f2:	bf08      	it	eq
 80090f4:	68ec      	ldreq	r4, [r5, #12]
 80090f6:	e7e6      	b.n	80090c6 <__swsetup_r+0x1e>
 80090f8:	0758      	lsls	r0, r3, #29
 80090fa:	d512      	bpl.n	8009122 <__swsetup_r+0x7a>
 80090fc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80090fe:	b141      	cbz	r1, 8009112 <__swsetup_r+0x6a>
 8009100:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009104:	4299      	cmp	r1, r3
 8009106:	d002      	beq.n	800910e <__swsetup_r+0x66>
 8009108:	4630      	mov	r0, r6
 800910a:	f7ff fb2f 	bl	800876c <_free_r>
 800910e:	2300      	movs	r3, #0
 8009110:	6363      	str	r3, [r4, #52]	; 0x34
 8009112:	89a3      	ldrh	r3, [r4, #12]
 8009114:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009118:	81a3      	strh	r3, [r4, #12]
 800911a:	2300      	movs	r3, #0
 800911c:	6063      	str	r3, [r4, #4]
 800911e:	6923      	ldr	r3, [r4, #16]
 8009120:	6023      	str	r3, [r4, #0]
 8009122:	89a3      	ldrh	r3, [r4, #12]
 8009124:	f043 0308 	orr.w	r3, r3, #8
 8009128:	81a3      	strh	r3, [r4, #12]
 800912a:	6923      	ldr	r3, [r4, #16]
 800912c:	b94b      	cbnz	r3, 8009142 <__swsetup_r+0x9a>
 800912e:	89a3      	ldrh	r3, [r4, #12]
 8009130:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009134:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009138:	d003      	beq.n	8009142 <__swsetup_r+0x9a>
 800913a:	4621      	mov	r1, r4
 800913c:	4630      	mov	r0, r6
 800913e:	f000 fa05 	bl	800954c <__smakebuf_r>
 8009142:	89a0      	ldrh	r0, [r4, #12]
 8009144:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009148:	f010 0301 	ands.w	r3, r0, #1
 800914c:	d00a      	beq.n	8009164 <__swsetup_r+0xbc>
 800914e:	2300      	movs	r3, #0
 8009150:	60a3      	str	r3, [r4, #8]
 8009152:	6963      	ldr	r3, [r4, #20]
 8009154:	425b      	negs	r3, r3
 8009156:	61a3      	str	r3, [r4, #24]
 8009158:	6923      	ldr	r3, [r4, #16]
 800915a:	b943      	cbnz	r3, 800916e <__swsetup_r+0xc6>
 800915c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009160:	d1ba      	bne.n	80090d8 <__swsetup_r+0x30>
 8009162:	bd70      	pop	{r4, r5, r6, pc}
 8009164:	0781      	lsls	r1, r0, #30
 8009166:	bf58      	it	pl
 8009168:	6963      	ldrpl	r3, [r4, #20]
 800916a:	60a3      	str	r3, [r4, #8]
 800916c:	e7f4      	b.n	8009158 <__swsetup_r+0xb0>
 800916e:	2000      	movs	r0, #0
 8009170:	e7f7      	b.n	8009162 <__swsetup_r+0xba>
 8009172:	bf00      	nop
 8009174:	20000020 	.word	0x20000020
 8009178:	08009c84 	.word	0x08009c84
 800917c:	08009ca4 	.word	0x08009ca4
 8009180:	08009c64 	.word	0x08009c64

08009184 <abort>:
 8009184:	2006      	movs	r0, #6
 8009186:	b508      	push	{r3, lr}
 8009188:	f000 fa50 	bl	800962c <raise>
 800918c:	2001      	movs	r0, #1
 800918e:	f7f8 fbba 	bl	8001906 <_exit>
	...

08009194 <__sflush_r>:
 8009194:	898a      	ldrh	r2, [r1, #12]
 8009196:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009198:	4605      	mov	r5, r0
 800919a:	0710      	lsls	r0, r2, #28
 800919c:	460c      	mov	r4, r1
 800919e:	d457      	bmi.n	8009250 <__sflush_r+0xbc>
 80091a0:	684b      	ldr	r3, [r1, #4]
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	dc04      	bgt.n	80091b0 <__sflush_r+0x1c>
 80091a6:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	dc01      	bgt.n	80091b0 <__sflush_r+0x1c>
 80091ac:	2000      	movs	r0, #0
 80091ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80091b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80091b2:	2e00      	cmp	r6, #0
 80091b4:	d0fa      	beq.n	80091ac <__sflush_r+0x18>
 80091b6:	2300      	movs	r3, #0
 80091b8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80091bc:	682f      	ldr	r7, [r5, #0]
 80091be:	602b      	str	r3, [r5, #0]
 80091c0:	d032      	beq.n	8009228 <__sflush_r+0x94>
 80091c2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80091c4:	89a3      	ldrh	r3, [r4, #12]
 80091c6:	075a      	lsls	r2, r3, #29
 80091c8:	d505      	bpl.n	80091d6 <__sflush_r+0x42>
 80091ca:	6863      	ldr	r3, [r4, #4]
 80091cc:	1ac0      	subs	r0, r0, r3
 80091ce:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80091d0:	b10b      	cbz	r3, 80091d6 <__sflush_r+0x42>
 80091d2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80091d4:	1ac0      	subs	r0, r0, r3
 80091d6:	2300      	movs	r3, #0
 80091d8:	4602      	mov	r2, r0
 80091da:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80091dc:	4628      	mov	r0, r5
 80091de:	6a21      	ldr	r1, [r4, #32]
 80091e0:	47b0      	blx	r6
 80091e2:	1c43      	adds	r3, r0, #1
 80091e4:	89a3      	ldrh	r3, [r4, #12]
 80091e6:	d106      	bne.n	80091f6 <__sflush_r+0x62>
 80091e8:	6829      	ldr	r1, [r5, #0]
 80091ea:	291d      	cmp	r1, #29
 80091ec:	d82c      	bhi.n	8009248 <__sflush_r+0xb4>
 80091ee:	4a29      	ldr	r2, [pc, #164]	; (8009294 <__sflush_r+0x100>)
 80091f0:	40ca      	lsrs	r2, r1
 80091f2:	07d6      	lsls	r6, r2, #31
 80091f4:	d528      	bpl.n	8009248 <__sflush_r+0xb4>
 80091f6:	2200      	movs	r2, #0
 80091f8:	6062      	str	r2, [r4, #4]
 80091fa:	6922      	ldr	r2, [r4, #16]
 80091fc:	04d9      	lsls	r1, r3, #19
 80091fe:	6022      	str	r2, [r4, #0]
 8009200:	d504      	bpl.n	800920c <__sflush_r+0x78>
 8009202:	1c42      	adds	r2, r0, #1
 8009204:	d101      	bne.n	800920a <__sflush_r+0x76>
 8009206:	682b      	ldr	r3, [r5, #0]
 8009208:	b903      	cbnz	r3, 800920c <__sflush_r+0x78>
 800920a:	6560      	str	r0, [r4, #84]	; 0x54
 800920c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800920e:	602f      	str	r7, [r5, #0]
 8009210:	2900      	cmp	r1, #0
 8009212:	d0cb      	beq.n	80091ac <__sflush_r+0x18>
 8009214:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009218:	4299      	cmp	r1, r3
 800921a:	d002      	beq.n	8009222 <__sflush_r+0x8e>
 800921c:	4628      	mov	r0, r5
 800921e:	f7ff faa5 	bl	800876c <_free_r>
 8009222:	2000      	movs	r0, #0
 8009224:	6360      	str	r0, [r4, #52]	; 0x34
 8009226:	e7c2      	b.n	80091ae <__sflush_r+0x1a>
 8009228:	6a21      	ldr	r1, [r4, #32]
 800922a:	2301      	movs	r3, #1
 800922c:	4628      	mov	r0, r5
 800922e:	47b0      	blx	r6
 8009230:	1c41      	adds	r1, r0, #1
 8009232:	d1c7      	bne.n	80091c4 <__sflush_r+0x30>
 8009234:	682b      	ldr	r3, [r5, #0]
 8009236:	2b00      	cmp	r3, #0
 8009238:	d0c4      	beq.n	80091c4 <__sflush_r+0x30>
 800923a:	2b1d      	cmp	r3, #29
 800923c:	d001      	beq.n	8009242 <__sflush_r+0xae>
 800923e:	2b16      	cmp	r3, #22
 8009240:	d101      	bne.n	8009246 <__sflush_r+0xb2>
 8009242:	602f      	str	r7, [r5, #0]
 8009244:	e7b2      	b.n	80091ac <__sflush_r+0x18>
 8009246:	89a3      	ldrh	r3, [r4, #12]
 8009248:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800924c:	81a3      	strh	r3, [r4, #12]
 800924e:	e7ae      	b.n	80091ae <__sflush_r+0x1a>
 8009250:	690f      	ldr	r7, [r1, #16]
 8009252:	2f00      	cmp	r7, #0
 8009254:	d0aa      	beq.n	80091ac <__sflush_r+0x18>
 8009256:	0793      	lsls	r3, r2, #30
 8009258:	bf18      	it	ne
 800925a:	2300      	movne	r3, #0
 800925c:	680e      	ldr	r6, [r1, #0]
 800925e:	bf08      	it	eq
 8009260:	694b      	ldreq	r3, [r1, #20]
 8009262:	1bf6      	subs	r6, r6, r7
 8009264:	600f      	str	r7, [r1, #0]
 8009266:	608b      	str	r3, [r1, #8]
 8009268:	2e00      	cmp	r6, #0
 800926a:	dd9f      	ble.n	80091ac <__sflush_r+0x18>
 800926c:	4633      	mov	r3, r6
 800926e:	463a      	mov	r2, r7
 8009270:	4628      	mov	r0, r5
 8009272:	6a21      	ldr	r1, [r4, #32]
 8009274:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8009278:	47e0      	blx	ip
 800927a:	2800      	cmp	r0, #0
 800927c:	dc06      	bgt.n	800928c <__sflush_r+0xf8>
 800927e:	89a3      	ldrh	r3, [r4, #12]
 8009280:	f04f 30ff 	mov.w	r0, #4294967295
 8009284:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009288:	81a3      	strh	r3, [r4, #12]
 800928a:	e790      	b.n	80091ae <__sflush_r+0x1a>
 800928c:	4407      	add	r7, r0
 800928e:	1a36      	subs	r6, r6, r0
 8009290:	e7ea      	b.n	8009268 <__sflush_r+0xd4>
 8009292:	bf00      	nop
 8009294:	20400001 	.word	0x20400001

08009298 <_fflush_r>:
 8009298:	b538      	push	{r3, r4, r5, lr}
 800929a:	690b      	ldr	r3, [r1, #16]
 800929c:	4605      	mov	r5, r0
 800929e:	460c      	mov	r4, r1
 80092a0:	b913      	cbnz	r3, 80092a8 <_fflush_r+0x10>
 80092a2:	2500      	movs	r5, #0
 80092a4:	4628      	mov	r0, r5
 80092a6:	bd38      	pop	{r3, r4, r5, pc}
 80092a8:	b118      	cbz	r0, 80092b2 <_fflush_r+0x1a>
 80092aa:	6983      	ldr	r3, [r0, #24]
 80092ac:	b90b      	cbnz	r3, 80092b2 <_fflush_r+0x1a>
 80092ae:	f000 f887 	bl	80093c0 <__sinit>
 80092b2:	4b14      	ldr	r3, [pc, #80]	; (8009304 <_fflush_r+0x6c>)
 80092b4:	429c      	cmp	r4, r3
 80092b6:	d11b      	bne.n	80092f0 <_fflush_r+0x58>
 80092b8:	686c      	ldr	r4, [r5, #4]
 80092ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d0ef      	beq.n	80092a2 <_fflush_r+0xa>
 80092c2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80092c4:	07d0      	lsls	r0, r2, #31
 80092c6:	d404      	bmi.n	80092d2 <_fflush_r+0x3a>
 80092c8:	0599      	lsls	r1, r3, #22
 80092ca:	d402      	bmi.n	80092d2 <_fflush_r+0x3a>
 80092cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80092ce:	f000 f915 	bl	80094fc <__retarget_lock_acquire_recursive>
 80092d2:	4628      	mov	r0, r5
 80092d4:	4621      	mov	r1, r4
 80092d6:	f7ff ff5d 	bl	8009194 <__sflush_r>
 80092da:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80092dc:	4605      	mov	r5, r0
 80092de:	07da      	lsls	r2, r3, #31
 80092e0:	d4e0      	bmi.n	80092a4 <_fflush_r+0xc>
 80092e2:	89a3      	ldrh	r3, [r4, #12]
 80092e4:	059b      	lsls	r3, r3, #22
 80092e6:	d4dd      	bmi.n	80092a4 <_fflush_r+0xc>
 80092e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80092ea:	f000 f908 	bl	80094fe <__retarget_lock_release_recursive>
 80092ee:	e7d9      	b.n	80092a4 <_fflush_r+0xc>
 80092f0:	4b05      	ldr	r3, [pc, #20]	; (8009308 <_fflush_r+0x70>)
 80092f2:	429c      	cmp	r4, r3
 80092f4:	d101      	bne.n	80092fa <_fflush_r+0x62>
 80092f6:	68ac      	ldr	r4, [r5, #8]
 80092f8:	e7df      	b.n	80092ba <_fflush_r+0x22>
 80092fa:	4b04      	ldr	r3, [pc, #16]	; (800930c <_fflush_r+0x74>)
 80092fc:	429c      	cmp	r4, r3
 80092fe:	bf08      	it	eq
 8009300:	68ec      	ldreq	r4, [r5, #12]
 8009302:	e7da      	b.n	80092ba <_fflush_r+0x22>
 8009304:	08009c84 	.word	0x08009c84
 8009308:	08009ca4 	.word	0x08009ca4
 800930c:	08009c64 	.word	0x08009c64

08009310 <std>:
 8009310:	2300      	movs	r3, #0
 8009312:	b510      	push	{r4, lr}
 8009314:	4604      	mov	r4, r0
 8009316:	e9c0 3300 	strd	r3, r3, [r0]
 800931a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800931e:	6083      	str	r3, [r0, #8]
 8009320:	8181      	strh	r1, [r0, #12]
 8009322:	6643      	str	r3, [r0, #100]	; 0x64
 8009324:	81c2      	strh	r2, [r0, #14]
 8009326:	6183      	str	r3, [r0, #24]
 8009328:	4619      	mov	r1, r3
 800932a:	2208      	movs	r2, #8
 800932c:	305c      	adds	r0, #92	; 0x5c
 800932e:	f7fb fded 	bl	8004f0c <memset>
 8009332:	4b05      	ldr	r3, [pc, #20]	; (8009348 <std+0x38>)
 8009334:	6224      	str	r4, [r4, #32]
 8009336:	6263      	str	r3, [r4, #36]	; 0x24
 8009338:	4b04      	ldr	r3, [pc, #16]	; (800934c <std+0x3c>)
 800933a:	62a3      	str	r3, [r4, #40]	; 0x28
 800933c:	4b04      	ldr	r3, [pc, #16]	; (8009350 <std+0x40>)
 800933e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009340:	4b04      	ldr	r3, [pc, #16]	; (8009354 <std+0x44>)
 8009342:	6323      	str	r3, [r4, #48]	; 0x30
 8009344:	bd10      	pop	{r4, pc}
 8009346:	bf00      	nop
 8009348:	08009665 	.word	0x08009665
 800934c:	08009687 	.word	0x08009687
 8009350:	080096bf 	.word	0x080096bf
 8009354:	080096e3 	.word	0x080096e3

08009358 <_cleanup_r>:
 8009358:	4901      	ldr	r1, [pc, #4]	; (8009360 <_cleanup_r+0x8>)
 800935a:	f000 b8af 	b.w	80094bc <_fwalk_reent>
 800935e:	bf00      	nop
 8009360:	08009299 	.word	0x08009299

08009364 <__sfmoreglue>:
 8009364:	2268      	movs	r2, #104	; 0x68
 8009366:	b570      	push	{r4, r5, r6, lr}
 8009368:	1e4d      	subs	r5, r1, #1
 800936a:	4355      	muls	r5, r2
 800936c:	460e      	mov	r6, r1
 800936e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009372:	f7ff fa63 	bl	800883c <_malloc_r>
 8009376:	4604      	mov	r4, r0
 8009378:	b140      	cbz	r0, 800938c <__sfmoreglue+0x28>
 800937a:	2100      	movs	r1, #0
 800937c:	e9c0 1600 	strd	r1, r6, [r0]
 8009380:	300c      	adds	r0, #12
 8009382:	60a0      	str	r0, [r4, #8]
 8009384:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009388:	f7fb fdc0 	bl	8004f0c <memset>
 800938c:	4620      	mov	r0, r4
 800938e:	bd70      	pop	{r4, r5, r6, pc}

08009390 <__sfp_lock_acquire>:
 8009390:	4801      	ldr	r0, [pc, #4]	; (8009398 <__sfp_lock_acquire+0x8>)
 8009392:	f000 b8b3 	b.w	80094fc <__retarget_lock_acquire_recursive>
 8009396:	bf00      	nop
 8009398:	20000385 	.word	0x20000385

0800939c <__sfp_lock_release>:
 800939c:	4801      	ldr	r0, [pc, #4]	; (80093a4 <__sfp_lock_release+0x8>)
 800939e:	f000 b8ae 	b.w	80094fe <__retarget_lock_release_recursive>
 80093a2:	bf00      	nop
 80093a4:	20000385 	.word	0x20000385

080093a8 <__sinit_lock_acquire>:
 80093a8:	4801      	ldr	r0, [pc, #4]	; (80093b0 <__sinit_lock_acquire+0x8>)
 80093aa:	f000 b8a7 	b.w	80094fc <__retarget_lock_acquire_recursive>
 80093ae:	bf00      	nop
 80093b0:	20000386 	.word	0x20000386

080093b4 <__sinit_lock_release>:
 80093b4:	4801      	ldr	r0, [pc, #4]	; (80093bc <__sinit_lock_release+0x8>)
 80093b6:	f000 b8a2 	b.w	80094fe <__retarget_lock_release_recursive>
 80093ba:	bf00      	nop
 80093bc:	20000386 	.word	0x20000386

080093c0 <__sinit>:
 80093c0:	b510      	push	{r4, lr}
 80093c2:	4604      	mov	r4, r0
 80093c4:	f7ff fff0 	bl	80093a8 <__sinit_lock_acquire>
 80093c8:	69a3      	ldr	r3, [r4, #24]
 80093ca:	b11b      	cbz	r3, 80093d4 <__sinit+0x14>
 80093cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80093d0:	f7ff bff0 	b.w	80093b4 <__sinit_lock_release>
 80093d4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80093d8:	6523      	str	r3, [r4, #80]	; 0x50
 80093da:	4b13      	ldr	r3, [pc, #76]	; (8009428 <__sinit+0x68>)
 80093dc:	4a13      	ldr	r2, [pc, #76]	; (800942c <__sinit+0x6c>)
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	62a2      	str	r2, [r4, #40]	; 0x28
 80093e2:	42a3      	cmp	r3, r4
 80093e4:	bf08      	it	eq
 80093e6:	2301      	moveq	r3, #1
 80093e8:	4620      	mov	r0, r4
 80093ea:	bf08      	it	eq
 80093ec:	61a3      	streq	r3, [r4, #24]
 80093ee:	f000 f81f 	bl	8009430 <__sfp>
 80093f2:	6060      	str	r0, [r4, #4]
 80093f4:	4620      	mov	r0, r4
 80093f6:	f000 f81b 	bl	8009430 <__sfp>
 80093fa:	60a0      	str	r0, [r4, #8]
 80093fc:	4620      	mov	r0, r4
 80093fe:	f000 f817 	bl	8009430 <__sfp>
 8009402:	2200      	movs	r2, #0
 8009404:	2104      	movs	r1, #4
 8009406:	60e0      	str	r0, [r4, #12]
 8009408:	6860      	ldr	r0, [r4, #4]
 800940a:	f7ff ff81 	bl	8009310 <std>
 800940e:	2201      	movs	r2, #1
 8009410:	2109      	movs	r1, #9
 8009412:	68a0      	ldr	r0, [r4, #8]
 8009414:	f7ff ff7c 	bl	8009310 <std>
 8009418:	2202      	movs	r2, #2
 800941a:	2112      	movs	r1, #18
 800941c:	68e0      	ldr	r0, [r4, #12]
 800941e:	f7ff ff77 	bl	8009310 <std>
 8009422:	2301      	movs	r3, #1
 8009424:	61a3      	str	r3, [r4, #24]
 8009426:	e7d1      	b.n	80093cc <__sinit+0xc>
 8009428:	08009820 	.word	0x08009820
 800942c:	08009359 	.word	0x08009359

08009430 <__sfp>:
 8009430:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009432:	4607      	mov	r7, r0
 8009434:	f7ff ffac 	bl	8009390 <__sfp_lock_acquire>
 8009438:	4b1e      	ldr	r3, [pc, #120]	; (80094b4 <__sfp+0x84>)
 800943a:	681e      	ldr	r6, [r3, #0]
 800943c:	69b3      	ldr	r3, [r6, #24]
 800943e:	b913      	cbnz	r3, 8009446 <__sfp+0x16>
 8009440:	4630      	mov	r0, r6
 8009442:	f7ff ffbd 	bl	80093c0 <__sinit>
 8009446:	3648      	adds	r6, #72	; 0x48
 8009448:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800944c:	3b01      	subs	r3, #1
 800944e:	d503      	bpl.n	8009458 <__sfp+0x28>
 8009450:	6833      	ldr	r3, [r6, #0]
 8009452:	b30b      	cbz	r3, 8009498 <__sfp+0x68>
 8009454:	6836      	ldr	r6, [r6, #0]
 8009456:	e7f7      	b.n	8009448 <__sfp+0x18>
 8009458:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800945c:	b9d5      	cbnz	r5, 8009494 <__sfp+0x64>
 800945e:	4b16      	ldr	r3, [pc, #88]	; (80094b8 <__sfp+0x88>)
 8009460:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009464:	60e3      	str	r3, [r4, #12]
 8009466:	6665      	str	r5, [r4, #100]	; 0x64
 8009468:	f000 f847 	bl	80094fa <__retarget_lock_init_recursive>
 800946c:	f7ff ff96 	bl	800939c <__sfp_lock_release>
 8009470:	2208      	movs	r2, #8
 8009472:	4629      	mov	r1, r5
 8009474:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009478:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800947c:	6025      	str	r5, [r4, #0]
 800947e:	61a5      	str	r5, [r4, #24]
 8009480:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009484:	f7fb fd42 	bl	8004f0c <memset>
 8009488:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800948c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009490:	4620      	mov	r0, r4
 8009492:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009494:	3468      	adds	r4, #104	; 0x68
 8009496:	e7d9      	b.n	800944c <__sfp+0x1c>
 8009498:	2104      	movs	r1, #4
 800949a:	4638      	mov	r0, r7
 800949c:	f7ff ff62 	bl	8009364 <__sfmoreglue>
 80094a0:	4604      	mov	r4, r0
 80094a2:	6030      	str	r0, [r6, #0]
 80094a4:	2800      	cmp	r0, #0
 80094a6:	d1d5      	bne.n	8009454 <__sfp+0x24>
 80094a8:	f7ff ff78 	bl	800939c <__sfp_lock_release>
 80094ac:	230c      	movs	r3, #12
 80094ae:	603b      	str	r3, [r7, #0]
 80094b0:	e7ee      	b.n	8009490 <__sfp+0x60>
 80094b2:	bf00      	nop
 80094b4:	08009820 	.word	0x08009820
 80094b8:	ffff0001 	.word	0xffff0001

080094bc <_fwalk_reent>:
 80094bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80094c0:	4606      	mov	r6, r0
 80094c2:	4688      	mov	r8, r1
 80094c4:	2700      	movs	r7, #0
 80094c6:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80094ca:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80094ce:	f1b9 0901 	subs.w	r9, r9, #1
 80094d2:	d505      	bpl.n	80094e0 <_fwalk_reent+0x24>
 80094d4:	6824      	ldr	r4, [r4, #0]
 80094d6:	2c00      	cmp	r4, #0
 80094d8:	d1f7      	bne.n	80094ca <_fwalk_reent+0xe>
 80094da:	4638      	mov	r0, r7
 80094dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80094e0:	89ab      	ldrh	r3, [r5, #12]
 80094e2:	2b01      	cmp	r3, #1
 80094e4:	d907      	bls.n	80094f6 <_fwalk_reent+0x3a>
 80094e6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80094ea:	3301      	adds	r3, #1
 80094ec:	d003      	beq.n	80094f6 <_fwalk_reent+0x3a>
 80094ee:	4629      	mov	r1, r5
 80094f0:	4630      	mov	r0, r6
 80094f2:	47c0      	blx	r8
 80094f4:	4307      	orrs	r7, r0
 80094f6:	3568      	adds	r5, #104	; 0x68
 80094f8:	e7e9      	b.n	80094ce <_fwalk_reent+0x12>

080094fa <__retarget_lock_init_recursive>:
 80094fa:	4770      	bx	lr

080094fc <__retarget_lock_acquire_recursive>:
 80094fc:	4770      	bx	lr

080094fe <__retarget_lock_release_recursive>:
 80094fe:	4770      	bx	lr

08009500 <__swhatbuf_r>:
 8009500:	b570      	push	{r4, r5, r6, lr}
 8009502:	460e      	mov	r6, r1
 8009504:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009508:	4614      	mov	r4, r2
 800950a:	2900      	cmp	r1, #0
 800950c:	461d      	mov	r5, r3
 800950e:	b096      	sub	sp, #88	; 0x58
 8009510:	da08      	bge.n	8009524 <__swhatbuf_r+0x24>
 8009512:	2200      	movs	r2, #0
 8009514:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8009518:	602a      	str	r2, [r5, #0]
 800951a:	061a      	lsls	r2, r3, #24
 800951c:	d410      	bmi.n	8009540 <__swhatbuf_r+0x40>
 800951e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009522:	e00e      	b.n	8009542 <__swhatbuf_r+0x42>
 8009524:	466a      	mov	r2, sp
 8009526:	f000 f903 	bl	8009730 <_fstat_r>
 800952a:	2800      	cmp	r0, #0
 800952c:	dbf1      	blt.n	8009512 <__swhatbuf_r+0x12>
 800952e:	9a01      	ldr	r2, [sp, #4]
 8009530:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009534:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009538:	425a      	negs	r2, r3
 800953a:	415a      	adcs	r2, r3
 800953c:	602a      	str	r2, [r5, #0]
 800953e:	e7ee      	b.n	800951e <__swhatbuf_r+0x1e>
 8009540:	2340      	movs	r3, #64	; 0x40
 8009542:	2000      	movs	r0, #0
 8009544:	6023      	str	r3, [r4, #0]
 8009546:	b016      	add	sp, #88	; 0x58
 8009548:	bd70      	pop	{r4, r5, r6, pc}
	...

0800954c <__smakebuf_r>:
 800954c:	898b      	ldrh	r3, [r1, #12]
 800954e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009550:	079d      	lsls	r5, r3, #30
 8009552:	4606      	mov	r6, r0
 8009554:	460c      	mov	r4, r1
 8009556:	d507      	bpl.n	8009568 <__smakebuf_r+0x1c>
 8009558:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800955c:	6023      	str	r3, [r4, #0]
 800955e:	6123      	str	r3, [r4, #16]
 8009560:	2301      	movs	r3, #1
 8009562:	6163      	str	r3, [r4, #20]
 8009564:	b002      	add	sp, #8
 8009566:	bd70      	pop	{r4, r5, r6, pc}
 8009568:	466a      	mov	r2, sp
 800956a:	ab01      	add	r3, sp, #4
 800956c:	f7ff ffc8 	bl	8009500 <__swhatbuf_r>
 8009570:	9900      	ldr	r1, [sp, #0]
 8009572:	4605      	mov	r5, r0
 8009574:	4630      	mov	r0, r6
 8009576:	f7ff f961 	bl	800883c <_malloc_r>
 800957a:	b948      	cbnz	r0, 8009590 <__smakebuf_r+0x44>
 800957c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009580:	059a      	lsls	r2, r3, #22
 8009582:	d4ef      	bmi.n	8009564 <__smakebuf_r+0x18>
 8009584:	f023 0303 	bic.w	r3, r3, #3
 8009588:	f043 0302 	orr.w	r3, r3, #2
 800958c:	81a3      	strh	r3, [r4, #12]
 800958e:	e7e3      	b.n	8009558 <__smakebuf_r+0xc>
 8009590:	4b0d      	ldr	r3, [pc, #52]	; (80095c8 <__smakebuf_r+0x7c>)
 8009592:	62b3      	str	r3, [r6, #40]	; 0x28
 8009594:	89a3      	ldrh	r3, [r4, #12]
 8009596:	6020      	str	r0, [r4, #0]
 8009598:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800959c:	81a3      	strh	r3, [r4, #12]
 800959e:	9b00      	ldr	r3, [sp, #0]
 80095a0:	6120      	str	r0, [r4, #16]
 80095a2:	6163      	str	r3, [r4, #20]
 80095a4:	9b01      	ldr	r3, [sp, #4]
 80095a6:	b15b      	cbz	r3, 80095c0 <__smakebuf_r+0x74>
 80095a8:	4630      	mov	r0, r6
 80095aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80095ae:	f000 f8d1 	bl	8009754 <_isatty_r>
 80095b2:	b128      	cbz	r0, 80095c0 <__smakebuf_r+0x74>
 80095b4:	89a3      	ldrh	r3, [r4, #12]
 80095b6:	f023 0303 	bic.w	r3, r3, #3
 80095ba:	f043 0301 	orr.w	r3, r3, #1
 80095be:	81a3      	strh	r3, [r4, #12]
 80095c0:	89a0      	ldrh	r0, [r4, #12]
 80095c2:	4305      	orrs	r5, r0
 80095c4:	81a5      	strh	r5, [r4, #12]
 80095c6:	e7cd      	b.n	8009564 <__smakebuf_r+0x18>
 80095c8:	08009359 	.word	0x08009359

080095cc <_malloc_usable_size_r>:
 80095cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80095d0:	1f18      	subs	r0, r3, #4
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	bfbc      	itt	lt
 80095d6:	580b      	ldrlt	r3, [r1, r0]
 80095d8:	18c0      	addlt	r0, r0, r3
 80095da:	4770      	bx	lr

080095dc <_raise_r>:
 80095dc:	291f      	cmp	r1, #31
 80095de:	b538      	push	{r3, r4, r5, lr}
 80095e0:	4604      	mov	r4, r0
 80095e2:	460d      	mov	r5, r1
 80095e4:	d904      	bls.n	80095f0 <_raise_r+0x14>
 80095e6:	2316      	movs	r3, #22
 80095e8:	6003      	str	r3, [r0, #0]
 80095ea:	f04f 30ff 	mov.w	r0, #4294967295
 80095ee:	bd38      	pop	{r3, r4, r5, pc}
 80095f0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80095f2:	b112      	cbz	r2, 80095fa <_raise_r+0x1e>
 80095f4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80095f8:	b94b      	cbnz	r3, 800960e <_raise_r+0x32>
 80095fa:	4620      	mov	r0, r4
 80095fc:	f000 f830 	bl	8009660 <_getpid_r>
 8009600:	462a      	mov	r2, r5
 8009602:	4601      	mov	r1, r0
 8009604:	4620      	mov	r0, r4
 8009606:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800960a:	f000 b817 	b.w	800963c <_kill_r>
 800960e:	2b01      	cmp	r3, #1
 8009610:	d00a      	beq.n	8009628 <_raise_r+0x4c>
 8009612:	1c59      	adds	r1, r3, #1
 8009614:	d103      	bne.n	800961e <_raise_r+0x42>
 8009616:	2316      	movs	r3, #22
 8009618:	6003      	str	r3, [r0, #0]
 800961a:	2001      	movs	r0, #1
 800961c:	e7e7      	b.n	80095ee <_raise_r+0x12>
 800961e:	2400      	movs	r4, #0
 8009620:	4628      	mov	r0, r5
 8009622:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009626:	4798      	blx	r3
 8009628:	2000      	movs	r0, #0
 800962a:	e7e0      	b.n	80095ee <_raise_r+0x12>

0800962c <raise>:
 800962c:	4b02      	ldr	r3, [pc, #8]	; (8009638 <raise+0xc>)
 800962e:	4601      	mov	r1, r0
 8009630:	6818      	ldr	r0, [r3, #0]
 8009632:	f7ff bfd3 	b.w	80095dc <_raise_r>
 8009636:	bf00      	nop
 8009638:	20000020 	.word	0x20000020

0800963c <_kill_r>:
 800963c:	b538      	push	{r3, r4, r5, lr}
 800963e:	2300      	movs	r3, #0
 8009640:	4d06      	ldr	r5, [pc, #24]	; (800965c <_kill_r+0x20>)
 8009642:	4604      	mov	r4, r0
 8009644:	4608      	mov	r0, r1
 8009646:	4611      	mov	r1, r2
 8009648:	602b      	str	r3, [r5, #0]
 800964a:	f7f8 f94c 	bl	80018e6 <_kill>
 800964e:	1c43      	adds	r3, r0, #1
 8009650:	d102      	bne.n	8009658 <_kill_r+0x1c>
 8009652:	682b      	ldr	r3, [r5, #0]
 8009654:	b103      	cbz	r3, 8009658 <_kill_r+0x1c>
 8009656:	6023      	str	r3, [r4, #0]
 8009658:	bd38      	pop	{r3, r4, r5, pc}
 800965a:	bf00      	nop
 800965c:	20000380 	.word	0x20000380

08009660 <_getpid_r>:
 8009660:	f7f8 b93a 	b.w	80018d8 <_getpid>

08009664 <__sread>:
 8009664:	b510      	push	{r4, lr}
 8009666:	460c      	mov	r4, r1
 8009668:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800966c:	f000 f894 	bl	8009798 <_read_r>
 8009670:	2800      	cmp	r0, #0
 8009672:	bfab      	itete	ge
 8009674:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009676:	89a3      	ldrhlt	r3, [r4, #12]
 8009678:	181b      	addge	r3, r3, r0
 800967a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800967e:	bfac      	ite	ge
 8009680:	6563      	strge	r3, [r4, #84]	; 0x54
 8009682:	81a3      	strhlt	r3, [r4, #12]
 8009684:	bd10      	pop	{r4, pc}

08009686 <__swrite>:
 8009686:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800968a:	461f      	mov	r7, r3
 800968c:	898b      	ldrh	r3, [r1, #12]
 800968e:	4605      	mov	r5, r0
 8009690:	05db      	lsls	r3, r3, #23
 8009692:	460c      	mov	r4, r1
 8009694:	4616      	mov	r6, r2
 8009696:	d505      	bpl.n	80096a4 <__swrite+0x1e>
 8009698:	2302      	movs	r3, #2
 800969a:	2200      	movs	r2, #0
 800969c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096a0:	f000 f868 	bl	8009774 <_lseek_r>
 80096a4:	89a3      	ldrh	r3, [r4, #12]
 80096a6:	4632      	mov	r2, r6
 80096a8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80096ac:	81a3      	strh	r3, [r4, #12]
 80096ae:	4628      	mov	r0, r5
 80096b0:	463b      	mov	r3, r7
 80096b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80096b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80096ba:	f000 b817 	b.w	80096ec <_write_r>

080096be <__sseek>:
 80096be:	b510      	push	{r4, lr}
 80096c0:	460c      	mov	r4, r1
 80096c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096c6:	f000 f855 	bl	8009774 <_lseek_r>
 80096ca:	1c43      	adds	r3, r0, #1
 80096cc:	89a3      	ldrh	r3, [r4, #12]
 80096ce:	bf15      	itete	ne
 80096d0:	6560      	strne	r0, [r4, #84]	; 0x54
 80096d2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80096d6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80096da:	81a3      	strheq	r3, [r4, #12]
 80096dc:	bf18      	it	ne
 80096de:	81a3      	strhne	r3, [r4, #12]
 80096e0:	bd10      	pop	{r4, pc}

080096e2 <__sclose>:
 80096e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096e6:	f000 b813 	b.w	8009710 <_close_r>
	...

080096ec <_write_r>:
 80096ec:	b538      	push	{r3, r4, r5, lr}
 80096ee:	4604      	mov	r4, r0
 80096f0:	4608      	mov	r0, r1
 80096f2:	4611      	mov	r1, r2
 80096f4:	2200      	movs	r2, #0
 80096f6:	4d05      	ldr	r5, [pc, #20]	; (800970c <_write_r+0x20>)
 80096f8:	602a      	str	r2, [r5, #0]
 80096fa:	461a      	mov	r2, r3
 80096fc:	f7f8 f92a 	bl	8001954 <_write>
 8009700:	1c43      	adds	r3, r0, #1
 8009702:	d102      	bne.n	800970a <_write_r+0x1e>
 8009704:	682b      	ldr	r3, [r5, #0]
 8009706:	b103      	cbz	r3, 800970a <_write_r+0x1e>
 8009708:	6023      	str	r3, [r4, #0]
 800970a:	bd38      	pop	{r3, r4, r5, pc}
 800970c:	20000380 	.word	0x20000380

08009710 <_close_r>:
 8009710:	b538      	push	{r3, r4, r5, lr}
 8009712:	2300      	movs	r3, #0
 8009714:	4d05      	ldr	r5, [pc, #20]	; (800972c <_close_r+0x1c>)
 8009716:	4604      	mov	r4, r0
 8009718:	4608      	mov	r0, r1
 800971a:	602b      	str	r3, [r5, #0]
 800971c:	f7f8 f936 	bl	800198c <_close>
 8009720:	1c43      	adds	r3, r0, #1
 8009722:	d102      	bne.n	800972a <_close_r+0x1a>
 8009724:	682b      	ldr	r3, [r5, #0]
 8009726:	b103      	cbz	r3, 800972a <_close_r+0x1a>
 8009728:	6023      	str	r3, [r4, #0]
 800972a:	bd38      	pop	{r3, r4, r5, pc}
 800972c:	20000380 	.word	0x20000380

08009730 <_fstat_r>:
 8009730:	b538      	push	{r3, r4, r5, lr}
 8009732:	2300      	movs	r3, #0
 8009734:	4d06      	ldr	r5, [pc, #24]	; (8009750 <_fstat_r+0x20>)
 8009736:	4604      	mov	r4, r0
 8009738:	4608      	mov	r0, r1
 800973a:	4611      	mov	r1, r2
 800973c:	602b      	str	r3, [r5, #0]
 800973e:	f7f8 f930 	bl	80019a2 <_fstat>
 8009742:	1c43      	adds	r3, r0, #1
 8009744:	d102      	bne.n	800974c <_fstat_r+0x1c>
 8009746:	682b      	ldr	r3, [r5, #0]
 8009748:	b103      	cbz	r3, 800974c <_fstat_r+0x1c>
 800974a:	6023      	str	r3, [r4, #0]
 800974c:	bd38      	pop	{r3, r4, r5, pc}
 800974e:	bf00      	nop
 8009750:	20000380 	.word	0x20000380

08009754 <_isatty_r>:
 8009754:	b538      	push	{r3, r4, r5, lr}
 8009756:	2300      	movs	r3, #0
 8009758:	4d05      	ldr	r5, [pc, #20]	; (8009770 <_isatty_r+0x1c>)
 800975a:	4604      	mov	r4, r0
 800975c:	4608      	mov	r0, r1
 800975e:	602b      	str	r3, [r5, #0]
 8009760:	f7f8 f92e 	bl	80019c0 <_isatty>
 8009764:	1c43      	adds	r3, r0, #1
 8009766:	d102      	bne.n	800976e <_isatty_r+0x1a>
 8009768:	682b      	ldr	r3, [r5, #0]
 800976a:	b103      	cbz	r3, 800976e <_isatty_r+0x1a>
 800976c:	6023      	str	r3, [r4, #0]
 800976e:	bd38      	pop	{r3, r4, r5, pc}
 8009770:	20000380 	.word	0x20000380

08009774 <_lseek_r>:
 8009774:	b538      	push	{r3, r4, r5, lr}
 8009776:	4604      	mov	r4, r0
 8009778:	4608      	mov	r0, r1
 800977a:	4611      	mov	r1, r2
 800977c:	2200      	movs	r2, #0
 800977e:	4d05      	ldr	r5, [pc, #20]	; (8009794 <_lseek_r+0x20>)
 8009780:	602a      	str	r2, [r5, #0]
 8009782:	461a      	mov	r2, r3
 8009784:	f7f8 f926 	bl	80019d4 <_lseek>
 8009788:	1c43      	adds	r3, r0, #1
 800978a:	d102      	bne.n	8009792 <_lseek_r+0x1e>
 800978c:	682b      	ldr	r3, [r5, #0]
 800978e:	b103      	cbz	r3, 8009792 <_lseek_r+0x1e>
 8009790:	6023      	str	r3, [r4, #0]
 8009792:	bd38      	pop	{r3, r4, r5, pc}
 8009794:	20000380 	.word	0x20000380

08009798 <_read_r>:
 8009798:	b538      	push	{r3, r4, r5, lr}
 800979a:	4604      	mov	r4, r0
 800979c:	4608      	mov	r0, r1
 800979e:	4611      	mov	r1, r2
 80097a0:	2200      	movs	r2, #0
 80097a2:	4d05      	ldr	r5, [pc, #20]	; (80097b8 <_read_r+0x20>)
 80097a4:	602a      	str	r2, [r5, #0]
 80097a6:	461a      	mov	r2, r3
 80097a8:	f7f8 f8b7 	bl	800191a <_read>
 80097ac:	1c43      	adds	r3, r0, #1
 80097ae:	d102      	bne.n	80097b6 <_read_r+0x1e>
 80097b0:	682b      	ldr	r3, [r5, #0]
 80097b2:	b103      	cbz	r3, 80097b6 <_read_r+0x1e>
 80097b4:	6023      	str	r3, [r4, #0]
 80097b6:	bd38      	pop	{r3, r4, r5, pc}
 80097b8:	20000380 	.word	0x20000380

080097bc <_init>:
 80097bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097be:	bf00      	nop
 80097c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80097c2:	bc08      	pop	{r3}
 80097c4:	469e      	mov	lr, r3
 80097c6:	4770      	bx	lr

080097c8 <_fini>:
 80097c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097ca:	bf00      	nop
 80097cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80097ce:	bc08      	pop	{r3}
 80097d0:	469e      	mov	lr, r3
 80097d2:	4770      	bx	lr
