//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-25115395
// Driver 410.73
// Based on LLVM 3.4svn
//

.version 6.3
.target sm_75, texmode_independent
.address_size 64

	// .globl	conv1_forward
// conv1_forward$Asub has been demoted
// conv1_forward$Bsub has been demoted
// conv2_forward$Asub has been demoted
// conv2_forward$Bsub has been demoted
// conv3_forward$Asub has been demoted
// conv3_forward$Bsub has been demoted
// res1_conv1_forward$Asub has been demoted
// res1_conv1_forward$Bsub has been demoted
// res1_conv2_forward$Asub has been demoted
// res1_conv2_forward$Bsub has been demoted
// res2_conv1_forward$Asub has been demoted
// res2_conv1_forward$Bsub has been demoted
// res2_conv2_forward$Asub has been demoted
// res2_conv2_forward$Bsub has been demoted
// res3_conv1_forward$Asub has been demoted
// res3_conv1_forward$Bsub has been demoted
// res3_conv2_forward$Asub has been demoted
// res3_conv2_forward$Bsub has been demoted
// res4_conv1_forward$Asub has been demoted
// res4_conv1_forward$Bsub has been demoted
// res4_conv2_forward$Asub has been demoted
// res4_conv2_forward$Bsub has been demoted
// res5_conv1_forward$Asub has been demoted
// res5_conv1_forward$Bsub has been demoted
// res5_conv2_forward$Asub has been demoted
// res5_conv2_forward$Bsub has been demoted
// deconv1_forward$Asub has been demoted
// deconv1_forward$Bsub has been demoted
// deconv2_forward$Asub has been demoted
// deconv2_forward$Bsub has been demoted
// deconv3_forward$Asub has been demoted
// deconv3_forward$Bsub has been demoted

.entry conv1_forward(
	.param .u64 .ptr .global .align 4 conv1_forward_param_0,
	.param .u64 .ptr .global .align 4 conv1_forward_param_1,
	.param .u64 .ptr .global .align 4 conv1_forward_param_2,
	.param .u64 .ptr .global .align 4 conv1_forward_param_3
)
.reqntid 16, 4, 1
{
	.reg .pred 	%p<122>;
	.reg .f32 	%f<279>;
	.reg .b32 	%r<270>;
	.reg .b64 	%rd<87>;
	// demoted variable
	.shared .align 4 .b8 conv1_forward$Asub[576];
	// demoted variable
	.shared .align 4 .b8 conv1_forward$Bsub[4128];

	ld.param.u64 	%rd19, [conv1_forward_param_0];
	ld.param.u64 	%rd20, [conv1_forward_param_1];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r49, %ctaid.x;
	mov.b32	%r50, %envreg0;
	add.s32 	%r51, %r49, %r50;
	shl.b32 	%r2, %r51, 7;
	mov.u32 	%r52, %ctaid.y;
	mov.b32	%r53, %envreg1;
	add.s32 	%r54, %r52, %r53;
	shl.b32 	%r3, %r54, 4;
	mov.u32 	%r55, %ctaid.z;
	mov.u32 	%r56, %ntid.z;
	mov.b32	%r57, %envreg5;
	mad.lo.s32 	%r58, %r55, %r56, %r57;
	mov.u32 	%r59, %tid.z;
	add.s32 	%r60, %r58, %r59;
	cvt.s64.s32	%rd23, %r60;
	mul.lo.s64 	%rd24, %rd23, 3377699720527872;
	shr.s64 	%rd1, %rd24, 32;
	shl.b32 	%r61, %r60, 23;
	cvt.s64.s32	%rd2, %r61;
	mov.u32 	%r4, %tid.y;
	shl.b32 	%r62, %r4, 4;
	add.s32 	%r63, %r62, %r1;
	shr.s32 	%r64, %r63, 31;
	shr.u32 	%r65, %r64, 29;
	add.s32 	%r66, %r63, %r65;
	shr.s32 	%r67, %r66, 3;
	and.b32  	%r68, %r66, -8;
	sub.s32 	%r5, %r63, %r68;
	add.s32 	%r6, %r67, %r3;
	mul.wide.s32 	%rd25, %r67, 36;
	mov.u64 	%rd26, conv1_forward$Asub;
	add.s64 	%rd27, %rd26, %rd25;
	mul.wide.s32 	%rd28, %r5, 4;
	add.s64 	%rd3, %rd27, %rd28;
	mul.lo.s32 	%r7, %r6, 243;
	add.s32 	%r69, %r63, 64;
	shr.s32 	%r70, %r69, 31;
	shr.u32 	%r71, %r70, 29;
	add.s32 	%r72, %r69, %r71;
	shr.s32 	%r73, %r72, 3;
	and.b32  	%r74, %r72, -8;
	sub.s32 	%r8, %r69, %r74;
	add.s32 	%r9, %r73, %r3;
	mul.wide.s32 	%rd29, %r73, 36;
	add.s64 	%rd30, %rd26, %rd29;
	mul.wide.s32 	%rd31, %r8, 4;
	add.s64 	%rd4, %rd30, %rd31;
	mul.lo.s32 	%r10, %r9, 243;
	mad.lo.s32 	%r11, %r4, 16, %r1;
	mul.wide.s32 	%rd32, %r4, 36;
	add.s64 	%rd5, %rd26, %rd32;
	mul.wide.s32 	%rd33, %r1, 4;
	mov.u64 	%rd34, conv1_forward$Bsub;
	add.s64 	%rd6, %rd34, %rd33;
	mov.f32 	%f215, 0f00000000;
	mov.u32 	%r266, 0;
	mov.f32 	%f216, %f215;
	mov.f32 	%f217, %f215;
	mov.f32 	%f218, %f215;
	mov.f32 	%f219, %f215;
	mov.f32 	%f220, %f215;
	mov.f32 	%f221, %f215;
	mov.f32 	%f222, %f215;
	mov.f32 	%f223, %f215;
	mov.f32 	%f224, %f215;
	mov.f32 	%f225, %f215;
	mov.f32 	%f226, %f215;
	mov.f32 	%f227, %f215;
	mov.f32 	%f228, %f215;
	mov.f32 	%f229, %f215;
	mov.f32 	%f230, %f215;
	mov.f32 	%f231, %f215;
	mov.f32 	%f232, %f215;
	mov.f32 	%f233, %f215;
	mov.f32 	%f234, %f215;
	mov.f32 	%f235, %f215;
	mov.f32 	%f236, %f215;
	mov.f32 	%f237, %f215;
	mov.f32 	%f238, %f215;
	mov.f32 	%f239, %f215;
	mov.f32 	%f240, %f215;
	mov.f32 	%f241, %f215;
	mov.f32 	%f242, %f215;
	mov.f32 	%f243, %f215;
	mov.f32 	%f244, %f215;
	mov.f32 	%f245, %f215;
	mov.f32 	%f246, %f215;

BB0_1:
	shl.b32 	%r13, %r266, 3;
	add.s32 	%r14, %r5, %r13;
	setp.lt.s32	%p1, %r14, 243;
	setp.lt.s32	%p2, %r6, 32;
	and.pred  	%p3, %p2, %p1;
	@%p3 bra 	BB0_3;
	bra.uni 	BB0_2;

BB0_3:
	add.s32 	%r76, %r7, %r14;
	mul.wide.s32 	%rd35, %r76, 4;
	add.s64 	%rd36, %rd20, %rd35;
	ld.global.nc.f32 	%f165, [%rd36];
	st.volatile.shared.f32 	[%rd3], %f165;
	bra.uni 	BB0_4;

BB0_2:
	mov.u32 	%r75, 0;
	st.volatile.shared.u32 	[%rd3], %r75;

BB0_4:
	shl.b32 	%r265, %r266, 3;
	setp.lt.s32	%p4, %r9, 32;
	add.s32 	%r15, %r8, %r265;
	setp.lt.s32	%p5, %r15, 243;
	and.pred  	%p6, %p4, %p5;
	@%p6 bra 	BB0_6;
	bra.uni 	BB0_5;

BB0_6:
	add.s32 	%r80, %r10, %r15;
	mul.wide.s32 	%rd37, %r80, 4;
	add.s64 	%rd38, %rd20, %rd37;
	ld.global.nc.f32 	%f166, [%rd38];
	st.volatile.shared.f32 	[%rd4], %f166;
	bra.uni 	BB0_7;

BB0_5:
	mov.u32 	%r78, 0;
	st.volatile.shared.u32 	[%rd4], %r78;

BB0_7:
	mov.u32 	%r268, -16;
	mov.u32 	%r267, %r11;

BB0_8:
	.pragma "nounroll";
	shl.b32 	%r263, %r266, 3;
	shr.s32 	%r81, %r267, 31;
	shr.u32 	%r82, %r81, 25;
	add.s32 	%r83, %r267, %r82;
	shr.s32 	%r84, %r83, 7;
	add.s32 	%r18, %r84, %r263;
	and.b32  	%r85, %r83, -128;
	sub.s32 	%r86, %r267, %r85;
	add.s32 	%r19, %r86, %r2;
	setp.lt.s32	%p7, %r19, 262144;
	setp.lt.s32	%p8, %r18, 243;
	and.pred  	%p9, %p7, %p8;
	mul.wide.s32 	%rd39, %r84, 516;
	add.s64 	%rd41, %rd34, %rd39;
	mul.wide.s32 	%rd42, %r86, 4;
	add.s64 	%rd7, %rd41, %rd42;
	@%p9 bra 	BB0_10;
	bra.uni 	BB0_9;

BB0_10:
	mul.hi.s32 	%r88, %r18, 954437177;
	shr.u32 	%r89, %r88, 31;
	shr.s32 	%r90, %r88, 1;
	add.s32 	%r91, %r90, %r89;
	mul.lo.s32 	%r92, %r91, 9;
	sub.s32 	%r93, %r18, %r92;
	mul.hi.s32 	%r94, %r91, 954437177;
	shr.u32 	%r95, %r94, 31;
	shr.s32 	%r96, %r94, 1;
	add.s32 	%r97, %r96, %r95;
	mul.lo.s32 	%r98, %r97, 9;
	sub.s32 	%r99, %r91, %r98;
	shr.s32 	%r100, %r19, 31;
	shr.u32 	%r101, %r100, 23;
	add.s32 	%r102, %r19, %r101;
	shr.s32 	%r103, %r102, 9;
	shr.s32 	%r104, %r102, 31;
	shr.u32 	%r105, %r104, 23;
	add.s32 	%r106, %r103, %r105;
	and.b32  	%r107, %r106, -512;
	sub.s32 	%r108, %r103, %r107;
	add.s32 	%r109, %r99, %r108;
	add.s32 	%r110, %r109, -4;
	mul.hi.s32 	%r111, %r18, 424194301;
	shr.u32 	%r112, %r111, 31;
	shr.u32 	%r113, %r111, 3;
	add.s32 	%r114, %r113, %r112;
	shl.b32 	%r115, %r114, 9;
	add.s32 	%r116, %r110, %r115;
	and.b32  	%r117, %r102, -512;
	sub.s32 	%r118, %r19, %r117;
	add.s32 	%r119, %r93, %r118;
	add.s32 	%r120, %r119, -4;
	shl.b32 	%r121, %r116, 9;
	add.s32 	%r20, %r121, %r120;
	or.b32  	%r122, %r110, %r120;
	setp.lt.u32	%p10, %r122, 512;
	@%p10 bra 	BB0_12;
	bra.uni 	BB0_11;

BB0_12:
	cvt.s64.s32	%rd43, %r20;
	add.s64 	%rd44, %rd43, %rd1;
	shl.b64 	%rd45, %rd44, 2;
	add.s64 	%rd46, %rd19, %rd45;
	ld.global.nc.f32 	%f167, [%rd46];
	st.volatile.shared.f32 	[%rd7], %f167;
	bra.uni 	BB0_13;

BB0_9:
	mov.u32 	%r87, 0;
	st.volatile.shared.u32 	[%rd7], %r87;
	bra.uni 	BB0_13;

BB0_11:
	mov.u32 	%r123, 0;
	st.volatile.shared.u32 	[%rd7], %r123;

BB0_13:
	shl.b32 	%r264, %r266, 3;
	add.s32 	%r124, %r267, 64;
	shr.s32 	%r125, %r124, 31;
	shr.u32 	%r126, %r125, 25;
	add.s32 	%r127, %r124, %r126;
	and.b32  	%r128, %r127, -128;
	sub.s32 	%r129, %r124, %r128;
	shr.s32 	%r130, %r127, 7;
	add.s32 	%r21, %r130, %r264;
	add.s32 	%r22, %r129, %r2;
	setp.lt.s32	%p11, %r22, 262144;
	setp.lt.s32	%p12, %r21, 243;
	and.pred  	%p13, %p11, %p12;
	mul.wide.s32 	%rd47, %r130, 516;
	add.s64 	%rd49, %rd34, %rd47;
	mul.wide.s32 	%rd50, %r129, 4;
	add.s64 	%rd8, %rd49, %rd50;
	@%p13 bra 	BB0_15;
	bra.uni 	BB0_14;

BB0_15:
	mul.hi.s32 	%r132, %r21, 954437177;
	shr.u32 	%r133, %r132, 31;
	shr.s32 	%r134, %r132, 1;
	add.s32 	%r135, %r134, %r133;
	mul.lo.s32 	%r136, %r135, 9;
	sub.s32 	%r137, %r21, %r136;
	mul.hi.s32 	%r138, %r135, 954437177;
	shr.u32 	%r139, %r138, 31;
	shr.s32 	%r140, %r138, 1;
	add.s32 	%r141, %r140, %r139;
	mul.lo.s32 	%r142, %r141, 9;
	sub.s32 	%r143, %r135, %r142;
	shr.s32 	%r144, %r22, 31;
	shr.u32 	%r145, %r144, 23;
	add.s32 	%r146, %r22, %r145;
	shr.s32 	%r147, %r146, 9;
	shr.s32 	%r148, %r146, 31;
	shr.u32 	%r149, %r148, 23;
	add.s32 	%r150, %r147, %r149;
	and.b32  	%r151, %r150, -512;
	sub.s32 	%r152, %r147, %r151;
	add.s32 	%r153, %r143, %r152;
	add.s32 	%r154, %r153, -4;
	mul.hi.s32 	%r155, %r21, 424194301;
	shr.u32 	%r156, %r155, 31;
	shr.u32 	%r157, %r155, 3;
	add.s32 	%r158, %r157, %r156;
	shl.b32 	%r159, %r158, 9;
	add.s32 	%r160, %r154, %r159;
	and.b32  	%r161, %r146, -512;
	sub.s32 	%r162, %r22, %r161;
	add.s32 	%r163, %r137, %r162;
	add.s32 	%r164, %r163, -4;
	shl.b32 	%r165, %r160, 9;
	add.s32 	%r23, %r165, %r164;
	or.b32  	%r166, %r154, %r164;
	setp.lt.u32	%p14, %r166, 512;
	@%p14 bra 	BB0_17;
	bra.uni 	BB0_16;

BB0_17:
	cvt.s64.s32	%rd51, %r23;
	add.s64 	%rd52, %rd51, %rd1;
	shl.b64 	%rd53, %rd52, 2;
	add.s64 	%rd54, %rd19, %rd53;
	ld.global.nc.f32 	%f168, [%rd54];
	st.volatile.shared.f32 	[%rd8], %f168;
	bra.uni 	BB0_18;

BB0_14:
	mov.u32 	%r131, 0;
	st.volatile.shared.u32 	[%rd8], %r131;
	bra.uni 	BB0_18;

BB0_16:
	mov.u32 	%r167, 0;
	st.volatile.shared.u32 	[%rd8], %r167;

BB0_18:
	shl.b32 	%r261, %r266, 3;
	add.s32 	%r168, %r267, 128;
	shr.s32 	%r169, %r168, 31;
	shr.u32 	%r170, %r169, 25;
	add.s32 	%r171, %r168, %r170;
	and.b32  	%r172, %r171, -128;
	sub.s32 	%r173, %r168, %r172;
	shr.s32 	%r174, %r171, 7;
	add.s32 	%r24, %r174, %r261;
	add.s32 	%r25, %r173, %r2;
	setp.lt.s32	%p15, %r25, 262144;
	setp.lt.s32	%p16, %r24, 243;
	and.pred  	%p17, %p15, %p16;
	mul.wide.s32 	%rd55, %r174, 516;
	add.s64 	%rd57, %rd34, %rd55;
	mul.wide.s32 	%rd58, %r173, 4;
	add.s64 	%rd9, %rd57, %rd58;
	@%p17 bra 	BB0_20;
	bra.uni 	BB0_19;

BB0_20:
	mul.hi.s32 	%r176, %r24, 954437177;
	shr.u32 	%r177, %r176, 31;
	shr.s32 	%r178, %r176, 1;
	add.s32 	%r179, %r178, %r177;
	mul.lo.s32 	%r180, %r179, 9;
	sub.s32 	%r181, %r24, %r180;
	mul.hi.s32 	%r182, %r179, 954437177;
	shr.u32 	%r183, %r182, 31;
	shr.s32 	%r184, %r182, 1;
	add.s32 	%r185, %r184, %r183;
	mul.lo.s32 	%r186, %r185, 9;
	sub.s32 	%r187, %r179, %r186;
	shr.s32 	%r188, %r25, 31;
	shr.u32 	%r189, %r188, 23;
	add.s32 	%r190, %r25, %r189;
	shr.s32 	%r191, %r190, 9;
	shr.s32 	%r192, %r190, 31;
	shr.u32 	%r193, %r192, 23;
	add.s32 	%r194, %r191, %r193;
	and.b32  	%r195, %r194, -512;
	sub.s32 	%r196, %r191, %r195;
	add.s32 	%r197, %r187, %r196;
	add.s32 	%r198, %r197, -4;
	mul.hi.s32 	%r199, %r24, 424194301;
	shr.u32 	%r200, %r199, 31;
	shr.u32 	%r201, %r199, 3;
	add.s32 	%r202, %r201, %r200;
	shl.b32 	%r203, %r202, 9;
	add.s32 	%r204, %r198, %r203;
	and.b32  	%r205, %r190, -512;
	sub.s32 	%r206, %r25, %r205;
	add.s32 	%r207, %r181, %r206;
	add.s32 	%r208, %r207, -4;
	shl.b32 	%r209, %r204, 9;
	add.s32 	%r26, %r209, %r208;
	or.b32  	%r210, %r198, %r208;
	setp.lt.u32	%p18, %r210, 512;
	@%p18 bra 	BB0_22;
	bra.uni 	BB0_21;

BB0_22:
	cvt.s64.s32	%rd59, %r26;
	add.s64 	%rd60, %rd59, %rd1;
	shl.b64 	%rd61, %rd60, 2;
	add.s64 	%rd62, %rd19, %rd61;
	ld.global.nc.f32 	%f169, [%rd62];
	st.volatile.shared.f32 	[%rd9], %f169;
	bra.uni 	BB0_23;

BB0_19:
	mov.u32 	%r175, 0;
	st.volatile.shared.u32 	[%rd9], %r175;
	bra.uni 	BB0_23;

BB0_21:
	mov.u32 	%r211, 0;
	st.volatile.shared.u32 	[%rd9], %r211;

BB0_23:
	shl.b32 	%r262, %r266, 3;
	add.s32 	%r212, %r267, 192;
	shr.s32 	%r213, %r212, 31;
	shr.u32 	%r214, %r213, 25;
	add.s32 	%r215, %r212, %r214;
	and.b32  	%r216, %r215, -128;
	sub.s32 	%r217, %r212, %r216;
	shr.s32 	%r218, %r215, 7;
	add.s32 	%r27, %r218, %r262;
	add.s32 	%r28, %r217, %r2;
	setp.lt.s32	%p19, %r28, 262144;
	setp.lt.s32	%p20, %r27, 243;
	and.pred  	%p21, %p19, %p20;
	mul.wide.s32 	%rd63, %r218, 516;
	add.s64 	%rd65, %rd34, %rd63;
	mul.wide.s32 	%rd66, %r217, 4;
	add.s64 	%rd10, %rd65, %rd66;
	@%p21 bra 	BB0_25;
	bra.uni 	BB0_24;

BB0_25:
	mul.hi.s32 	%r220, %r27, 954437177;
	shr.u32 	%r221, %r220, 31;
	shr.s32 	%r222, %r220, 1;
	add.s32 	%r223, %r222, %r221;
	mul.lo.s32 	%r224, %r223, 9;
	sub.s32 	%r225, %r27, %r224;
	mul.hi.s32 	%r226, %r223, 954437177;
	shr.u32 	%r227, %r226, 31;
	shr.s32 	%r228, %r226, 1;
	add.s32 	%r229, %r228, %r227;
	mul.lo.s32 	%r230, %r229, 9;
	sub.s32 	%r231, %r223, %r230;
	shr.s32 	%r232, %r28, 31;
	shr.u32 	%r233, %r232, 23;
	add.s32 	%r234, %r28, %r233;
	shr.s32 	%r235, %r234, 9;
	shr.s32 	%r236, %r234, 31;
	shr.u32 	%r237, %r236, 23;
	add.s32 	%r238, %r235, %r237;
	and.b32  	%r239, %r238, -512;
	sub.s32 	%r240, %r235, %r239;
	add.s32 	%r241, %r231, %r240;
	add.s32 	%r242, %r241, -4;
	mul.hi.s32 	%r243, %r27, 424194301;
	shr.u32 	%r244, %r243, 31;
	shr.u32 	%r245, %r243, 3;
	add.s32 	%r246, %r245, %r244;
	shl.b32 	%r247, %r246, 9;
	add.s32 	%r248, %r242, %r247;
	and.b32  	%r249, %r234, -512;
	sub.s32 	%r250, %r28, %r249;
	add.s32 	%r251, %r225, %r250;
	add.s32 	%r252, %r251, -4;
	shl.b32 	%r253, %r248, 9;
	add.s32 	%r29, %r253, %r252;
	or.b32  	%r254, %r242, %r252;
	setp.lt.u32	%p22, %r254, 512;
	@%p22 bra 	BB0_27;
	bra.uni 	BB0_26;

BB0_27:
	cvt.s64.s32	%rd67, %r29;
	add.s64 	%rd68, %rd67, %rd1;
	shl.b64 	%rd69, %rd68, 2;
	add.s64 	%rd70, %rd19, %rd69;
	ld.global.nc.f32 	%f170, [%rd70];
	st.volatile.shared.f32 	[%rd10], %f170;
	bra.uni 	BB0_28;

BB0_24:
	mov.u32 	%r219, 0;
	st.volatile.shared.u32 	[%rd10], %r219;
	bra.uni 	BB0_28;

BB0_26:
	mov.u32 	%r255, 0;
	st.volatile.shared.u32 	[%rd10], %r255;

BB0_28:
	add.s32 	%r268, %r268, 4;
	add.s32 	%r267, %r267, 256;
	setp.ne.s32	%p23, %r268, 0;
	@%p23 bra 	BB0_8;

	bar.sync 	0;
	mov.u32 	%r269, 0;
	mov.u64 	%rd85, %rd6;
	mov.u64 	%rd86, %rd5;

BB0_30:
	.pragma "nounroll";
	ld.volatile.shared.f32 	%f171, [%rd86];
	ld.volatile.shared.f32 	%f172, [%rd85];
	fma.rn.f32 	%f235, %f171, %f172, %f235;
	ld.volatile.shared.f32 	%f173, [%rd86+144];
	fma.rn.f32 	%f227, %f173, %f172, %f227;
	ld.volatile.shared.f32 	%f174, [%rd86+288];
	fma.rn.f32 	%f219, %f174, %f172, %f219;
	ld.volatile.shared.f32 	%f175, [%rd86+432];
	fma.rn.f32 	%f239, %f175, %f172, %f239;
	ld.volatile.shared.f32 	%f176, [%rd85+64];
	fma.rn.f32 	%f236, %f171, %f176, %f236;
	fma.rn.f32 	%f228, %f173, %f176, %f228;
	fma.rn.f32 	%f220, %f174, %f176, %f220;
	fma.rn.f32 	%f240, %f175, %f176, %f240;
	ld.volatile.shared.f32 	%f177, [%rd85+128];
	fma.rn.f32 	%f237, %f171, %f177, %f237;
	fma.rn.f32 	%f229, %f173, %f177, %f229;
	fma.rn.f32 	%f221, %f174, %f177, %f221;
	fma.rn.f32 	%f241, %f175, %f177, %f241;
	ld.volatile.shared.f32 	%f178, [%rd85+192];
	fma.rn.f32 	%f238, %f171, %f178, %f238;
	fma.rn.f32 	%f230, %f173, %f178, %f230;
	fma.rn.f32 	%f222, %f174, %f178, %f222;
	fma.rn.f32 	%f242, %f175, %f178, %f242;
	ld.volatile.shared.f32 	%f179, [%rd85+256];
	fma.rn.f32 	%f231, %f171, %f179, %f231;
	fma.rn.f32 	%f223, %f173, %f179, %f223;
	fma.rn.f32 	%f215, %f174, %f179, %f215;
	fma.rn.f32 	%f243, %f175, %f179, %f243;
	ld.volatile.shared.f32 	%f180, [%rd85+320];
	fma.rn.f32 	%f232, %f171, %f180, %f232;
	fma.rn.f32 	%f224, %f173, %f180, %f224;
	fma.rn.f32 	%f216, %f174, %f180, %f216;
	fma.rn.f32 	%f244, %f175, %f180, %f244;
	ld.volatile.shared.f32 	%f181, [%rd85+384];
	fma.rn.f32 	%f233, %f171, %f181, %f233;
	fma.rn.f32 	%f225, %f173, %f181, %f225;
	fma.rn.f32 	%f217, %f174, %f181, %f217;
	fma.rn.f32 	%f245, %f175, %f181, %f245;
	ld.volatile.shared.f32 	%f182, [%rd85+448];
	fma.rn.f32 	%f234, %f171, %f182, %f234;
	fma.rn.f32 	%f226, %f173, %f182, %f226;
	fma.rn.f32 	%f218, %f174, %f182, %f218;
	fma.rn.f32 	%f246, %f175, %f182, %f246;
	add.s64 	%rd86, %rd86, 4;
	add.s64 	%rd85, %rd85, 516;
	add.s32 	%r269, %r269, 1;
	setp.lt.s32	%p24, %r269, 8;
	@%p24 bra 	BB0_30;

	bar.sync 	0;
	add.s32 	%r266, %r266, 1;
	setp.lt.s32	%p25, %r266, 32;
	@%p25 bra 	BB0_1;

	mov.u32 	%r260, %tid.x;
	ld.param.u64 	%rd81, [conv1_forward_param_3];
	mov.u32 	%r259, %tid.y;
	add.s32 	%r35, %r3, %r259;
	mul.wide.s32 	%rd71, %r35, 4;
	add.s64 	%rd72, %rd81, %rd71;
	ld.global.nc.f32 	%f129, [%rd72];
	setp.lt.s32	%p26, %r35, 32;
	shl.b32 	%r36, %r35, 18;
	add.s32 	%r37, %r2, %r260;
	setp.lt.s32	%p27, %r37, 262144;
	and.pred  	%p28, %p26, %p27;
	@!%p28 bra 	BB0_34;
	bra.uni 	BB0_33;

BB0_33:
	ld.param.u64 	%rd84, [conv1_forward_param_2];
	add.f32 	%f183, %f129, %f235;
	add.s32 	%r257, %r37, %r36;
	cvt.s64.s32	%rd73, %r257;
	add.s64 	%rd74, %rd73, %rd2;
	shl.b64 	%rd75, %rd74, 2;
	add.s64 	%rd76, %rd84, %rd75;
	st.global.f32 	[%rd76], %f183;

BB0_34:
	ld.param.u64 	%rd82, [conv1_forward_param_2];
	add.s32 	%r38, %r37, 16;
	setp.lt.s32	%p30, %r38, 262144;
	and.pred  	%p31, %p26, %p30;
	add.s32 	%r258, %r38, %r36;
	cvt.s64.s32	%rd77, %r258;
	add.s64 	%rd78, %rd77, %rd2;
	shl.b64 	%rd79, %rd78, 2;
	add.s64 	%rd17, %rd82, %rd79;
	@!%p31 bra 	BB0_36;
	bra.uni 	BB0_35;

BB0_35:
	add.f32 	%f184, %f129, %f236;
	st.global.f32 	[%rd17], %f184;

BB0_36:
	add.s32 	%r39, %r37, 32;
	setp.lt.s32	%p33, %r39, 262144;
	and.pred  	%p34, %p26, %p33;
	@!%p34 bra 	BB0_38;
	bra.uni 	BB0_37;

BB0_37:
	add.f32 	%f185, %f129, %f237;
	st.global.f32 	[%rd17+64], %f185;

BB0_38:
	add.s32 	%r40, %r37, 48;
	setp.lt.s32	%p36, %r40, 262144;
	and.pred  	%p37, %p26, %p36;
	@!%p37 bra 	BB0_40;
	bra.uni 	BB0_39;

BB0_39:
	add.f32 	%f186, %f129, %f238;
	st.global.f32 	[%rd17+128], %f186;

BB0_40:
	add.s32 	%r41, %r37, 64;
	setp.lt.s32	%p39, %r41, 262144;
	and.pred  	%p40, %p26, %p39;
	@!%p40 bra 	BB0_42;
	bra.uni 	BB0_41;

BB0_41:
	add.f32 	%f187, %f129, %f231;
	st.global.f32 	[%rd17+192], %f187;

BB0_42:
	add.s32 	%r42, %r37, 80;
	setp.lt.s32	%p42, %r42, 262144;
	and.pred  	%p43, %p26, %p42;
	@!%p43 bra 	BB0_44;
	bra.uni 	BB0_43;

BB0_43:
	add.f32 	%f188, %f129, %f232;
	st.global.f32 	[%rd17+256], %f188;

BB0_44:
	add.s32 	%r43, %r37, 96;
	setp.lt.s32	%p45, %r43, 262144;
	and.pred  	%p46, %p26, %p45;
	@!%p46 bra 	BB0_46;
	bra.uni 	BB0_45;

BB0_45:
	add.f32 	%f189, %f129, %f233;
	st.global.f32 	[%rd17+320], %f189;

BB0_46:
	add.s32 	%r44, %r37, 112;
	setp.lt.s32	%p48, %r44, 262144;
	and.pred  	%p49, %p26, %p48;
	@!%p49 bra 	BB0_48;
	bra.uni 	BB0_47;

BB0_47:
	add.f32 	%f190, %f129, %f234;
	st.global.f32 	[%rd17+384], %f190;

BB0_48:
	ld.param.u64 	%rd83, [conv1_forward_param_3];
	add.s32 	%r45, %r35, 4;
	mul.wide.s32 	%rd80, %r45, 4;
	add.s64 	%rd18, %rd83, %rd80;
	ld.global.nc.f32 	%f130, [%rd18];
	setp.lt.s32	%p51, %r45, 32;
	and.pred  	%p52, %p51, %p27;
	@!%p52 bra 	BB0_50;
	bra.uni 	BB0_49;

BB0_49:
	add.f32 	%f191, %f130, %f227;
	st.global.f32 	[%rd17+4194240], %f191;

BB0_50:
	and.pred  	%p55, %p51, %p30;
	@!%p55 bra 	BB0_52;
	bra.uni 	BB0_51;

BB0_51:
	add.f32 	%f192, %f130, %f228;
	st.global.f32 	[%rd17+4194304], %f192;

BB0_52:
	and.pred  	%p58, %p51, %p33;
	@!%p58 bra 	BB0_54;
	bra.uni 	BB0_53;

BB0_53:
	add.f32 	%f193, %f130, %f229;
	st.global.f32 	[%rd17+4194368], %f193;

BB0_54:
	and.pred  	%p61, %p51, %p36;
	@!%p61 bra 	BB0_56;
	bra.uni 	BB0_55;

BB0_55:
	add.f32 	%f194, %f130, %f230;
	st.global.f32 	[%rd17+4194432], %f194;

BB0_56:
	and.pred  	%p64, %p51, %p39;
	@!%p64 bra 	BB0_58;
	bra.uni 	BB0_57;

BB0_57:
	add.f32 	%f195, %f130, %f223;
	st.global.f32 	[%rd17+4194496], %f195;

BB0_58:
	and.pred  	%p67, %p51, %p42;
	@!%p67 bra 	BB0_60;
	bra.uni 	BB0_59;

BB0_59:
	add.f32 	%f196, %f130, %f224;
	st.global.f32 	[%rd17+4194560], %f196;

BB0_60:
	and.pred  	%p70, %p51, %p45;
	@!%p70 bra 	BB0_62;
	bra.uni 	BB0_61;

BB0_61:
	add.f32 	%f197, %f130, %f225;
	st.global.f32 	[%rd17+4194624], %f197;

BB0_62:
	and.pred  	%p73, %p51, %p48;
	@!%p73 bra 	BB0_64;
	bra.uni 	BB0_63;

BB0_63:
	add.f32 	%f198, %f130, %f226;
	st.global.f32 	[%rd17+4194688], %f198;

BB0_64:
	ld.global.nc.f32 	%f131, [%rd18+16];
	add.s32 	%r46, %r35, 8;
	setp.lt.s32	%p75, %r46, 32;
	and.pred  	%p76, %p75, %p27;
	@!%p76 bra 	BB0_66;
	bra.uni 	BB0_65;

BB0_65:
	add.f32 	%f199, %f131, %f219;
	st.global.f32 	[%rd17+8388544], %f199;

BB0_66:
	and.pred  	%p79, %p75, %p30;
	@!%p79 bra 	BB0_68;
	bra.uni 	BB0_67;

BB0_67:
	add.f32 	%f200, %f131, %f220;
	st.global.f32 	[%rd17+8388608], %f200;

BB0_68:
	and.pred  	%p82, %p75, %p33;
	@!%p82 bra 	BB0_70;
	bra.uni 	BB0_69;

BB0_69:
	add.f32 	%f201, %f131, %f221;
	st.global.f32 	[%rd17+8388672], %f201;

BB0_70:
	and.pred  	%p85, %p75, %p36;
	@!%p85 bra 	BB0_72;
	bra.uni 	BB0_71;

BB0_71:
	add.f32 	%f202, %f131, %f222;
	st.global.f32 	[%rd17+8388736], %f202;

BB0_72:
	and.pred  	%p88, %p75, %p39;
	@!%p88 bra 	BB0_74;
	bra.uni 	BB0_73;

BB0_73:
	add.f32 	%f203, %f131, %f215;
	st.global.f32 	[%rd17+8388800], %f203;

BB0_74:
	and.pred  	%p91, %p75, %p42;
	@!%p91 bra 	BB0_76;
	bra.uni 	BB0_75;

BB0_75:
	add.f32 	%f204, %f131, %f216;
	st.global.f32 	[%rd17+8388864], %f204;

BB0_76:
	and.pred  	%p94, %p75, %p45;
	@!%p94 bra 	BB0_78;
	bra.uni 	BB0_77;

BB0_77:
	add.f32 	%f205, %f131, %f217;
	st.global.f32 	[%rd17+8388928], %f205;

BB0_78:
	and.pred  	%p97, %p75, %p48;
	@!%p97 bra 	BB0_80;
	bra.uni 	BB0_79;

BB0_79:
	add.f32 	%f206, %f131, %f218;
	st.global.f32 	[%rd17+8388992], %f206;

BB0_80:
	ld.global.nc.f32 	%f132, [%rd18+32];
	add.s32 	%r47, %r35, 12;
	setp.lt.s32	%p99, %r47, 32;
	and.pred  	%p100, %p99, %p27;
	@!%p100 bra 	BB0_82;
	bra.uni 	BB0_81;

BB0_81:
	add.f32 	%f207, %f132, %f239;
	st.global.f32 	[%rd17+12582848], %f207;

BB0_82:
	and.pred  	%p103, %p99, %p30;
	@!%p103 bra 	BB0_84;
	bra.uni 	BB0_83;

BB0_83:
	add.f32 	%f208, %f132, %f240;
	st.global.f32 	[%rd17+12582912], %f208;

BB0_84:
	and.pred  	%p106, %p99, %p33;
	@!%p106 bra 	BB0_86;
	bra.uni 	BB0_85;

BB0_85:
	add.f32 	%f209, %f132, %f241;
	st.global.f32 	[%rd17+12582976], %f209;

BB0_86:
	and.pred  	%p109, %p99, %p36;
	@!%p109 bra 	BB0_88;
	bra.uni 	BB0_87;

BB0_87:
	add.f32 	%f210, %f132, %f242;
	st.global.f32 	[%rd17+12583040], %f210;

BB0_88:
	and.pred  	%p112, %p99, %p39;
	@!%p112 bra 	BB0_90;
	bra.uni 	BB0_89;

BB0_89:
	add.f32 	%f211, %f132, %f243;
	st.global.f32 	[%rd17+12583104], %f211;

BB0_90:
	and.pred  	%p115, %p99, %p42;
	@!%p115 bra 	BB0_92;
	bra.uni 	BB0_91;

BB0_91:
	add.f32 	%f212, %f132, %f244;
	st.global.f32 	[%rd17+12583168], %f212;

BB0_92:
	and.pred  	%p118, %p99, %p45;
	@!%p118 bra 	BB0_94;
	bra.uni 	BB0_93;

BB0_93:
	add.f32 	%f213, %f132, %f245;
	st.global.f32 	[%rd17+12583232], %f213;

BB0_94:
	and.pred  	%p121, %p99, %p48;
	@!%p121 bra 	BB0_96;
	bra.uni 	BB0_95;

BB0_95:
	add.f32 	%f214, %f132, %f246;
	st.global.f32 	[%rd17+12583296], %f214;

BB0_96:
	ret;
}

	// .globl	conv2_forward
.entry conv2_forward(
	.param .u64 .ptr .global .align 4 conv2_forward_param_0,
	.param .u64 .ptr .global .align 4 conv2_forward_param_1,
	.param .u64 .ptr .global .align 4 conv2_forward_param_2,
	.param .u64 .ptr .global .align 4 conv2_forward_param_3
)
.reqntid 16, 4, 1
{
	.reg .pred 	%p<122>;
	.reg .f32 	%f<279>;
	.reg .b32 	%r<271>;
	.reg .b64 	%rd<85>;
	// demoted variable
	.shared .align 4 .b8 conv2_forward$Asub[576];
	// demoted variable
	.shared .align 4 .b8 conv2_forward$Bsub[4128];

	ld.param.u64 	%rd19, [conv2_forward_param_0];
	ld.param.u64 	%rd20, [conv2_forward_param_1];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r49, %ctaid.x;
	mov.b32	%r50, %envreg0;
	add.s32 	%r51, %r49, %r50;
	shl.b32 	%r2, %r51, 7;
	mov.u32 	%r52, %ctaid.y;
	mov.b32	%r53, %envreg1;
	add.s32 	%r54, %r52, %r53;
	shl.b32 	%r3, %r54, 4;
	mov.u32 	%r55, %ctaid.z;
	mov.u32 	%r56, %ntid.z;
	mov.b32	%r57, %envreg5;
	mad.lo.s32 	%r58, %r55, %r56, %r57;
	mov.u32 	%r59, %tid.z;
	add.s32 	%r60, %r58, %r59;
	shl.b32 	%r61, %r60, 23;
	cvt.s64.s32	%rd1, %r61;
	shl.b32 	%r62, %r60, 22;
	cvt.s64.s32	%rd2, %r62;
	mov.u32 	%r4, %tid.y;
	shl.b32 	%r63, %r4, 4;
	add.s32 	%r64, %r63, %r1;
	shr.s32 	%r65, %r64, 31;
	shr.u32 	%r66, %r65, 29;
	add.s32 	%r67, %r64, %r66;
	shr.s32 	%r68, %r67, 3;
	and.b32  	%r69, %r67, -8;
	sub.s32 	%r5, %r64, %r69;
	add.s32 	%r6, %r68, %r3;
	mul.wide.s32 	%rd23, %r68, 36;
	mov.u64 	%rd24, conv2_forward$Asub;
	add.s64 	%rd25, %rd24, %rd23;
	mul.wide.s32 	%rd26, %r5, 4;
	add.s64 	%rd3, %rd25, %rd26;
	shl.b32 	%r7, %r6, 9;
	add.s32 	%r70, %r64, 64;
	shr.s32 	%r71, %r70, 31;
	shr.u32 	%r72, %r71, 29;
	add.s32 	%r73, %r70, %r72;
	shr.s32 	%r74, %r73, 3;
	and.b32  	%r75, %r73, -8;
	sub.s32 	%r8, %r70, %r75;
	add.s32 	%r9, %r74, %r3;
	mul.wide.s32 	%rd27, %r74, 36;
	add.s64 	%rd28, %rd24, %rd27;
	mul.wide.s32 	%rd29, %r8, 4;
	add.s64 	%rd4, %rd28, %rd29;
	shl.b32 	%r10, %r9, 9;
	mad.lo.s32 	%r11, %r4, 16, %r1;
	mul.wide.s32 	%rd30, %r4, 36;
	add.s64 	%rd5, %rd24, %rd30;
	mul.wide.s32 	%rd31, %r1, 4;
	mov.u64 	%rd32, conv2_forward$Bsub;
	add.s64 	%rd6, %rd32, %rd31;
	mov.f32 	%f215, 0f00000000;
	mov.u32 	%r267, 0;
	mov.f32 	%f216, %f215;
	mov.f32 	%f217, %f215;
	mov.f32 	%f218, %f215;
	mov.f32 	%f219, %f215;
	mov.f32 	%f220, %f215;
	mov.f32 	%f221, %f215;
	mov.f32 	%f222, %f215;
	mov.f32 	%f223, %f215;
	mov.f32 	%f224, %f215;
	mov.f32 	%f225, %f215;
	mov.f32 	%f226, %f215;
	mov.f32 	%f227, %f215;
	mov.f32 	%f228, %f215;
	mov.f32 	%f229, %f215;
	mov.f32 	%f230, %f215;
	mov.f32 	%f231, %f215;
	mov.f32 	%f232, %f215;
	mov.f32 	%f233, %f215;
	mov.f32 	%f234, %f215;
	mov.f32 	%f235, %f215;
	mov.f32 	%f236, %f215;
	mov.f32 	%f237, %f215;
	mov.f32 	%f238, %f215;
	mov.f32 	%f239, %f215;
	mov.f32 	%f240, %f215;
	mov.f32 	%f241, %f215;
	mov.f32 	%f242, %f215;
	mov.f32 	%f243, %f215;
	mov.f32 	%f244, %f215;
	mov.f32 	%f245, %f215;
	mov.f32 	%f246, %f215;

BB1_1:
	shl.b32 	%r13, %r267, 3;
	add.s32 	%r14, %r5, %r13;
	setp.lt.s32	%p1, %r14, 512;
	setp.lt.s32	%p2, %r6, 64;
	and.pred  	%p3, %p2, %p1;
	@%p3 bra 	BB1_3;
	bra.uni 	BB1_2;

BB1_3:
	add.s32 	%r77, %r7, %r14;
	mul.wide.s32 	%rd33, %r77, 4;
	add.s64 	%rd34, %rd20, %rd33;
	ld.global.nc.f32 	%f165, [%rd34];
	st.volatile.shared.f32 	[%rd3], %f165;
	bra.uni 	BB1_4;

BB1_2:
	mov.u32 	%r76, 0;
	st.volatile.shared.u32 	[%rd3], %r76;

BB1_4:
	shl.b32 	%r266, %r267, 3;
	setp.lt.s32	%p4, %r9, 64;
	add.s32 	%r15, %r8, %r266;
	setp.lt.s32	%p5, %r15, 512;
	and.pred  	%p6, %p4, %p5;
	@%p6 bra 	BB1_6;
	bra.uni 	BB1_5;

BB1_6:
	add.s32 	%r81, %r10, %r15;
	mul.wide.s32 	%rd35, %r81, 4;
	add.s64 	%rd36, %rd20, %rd35;
	ld.global.nc.f32 	%f166, [%rd36];
	st.volatile.shared.f32 	[%rd4], %f166;
	bra.uni 	BB1_7;

BB1_5:
	mov.u32 	%r79, 0;
	st.volatile.shared.u32 	[%rd4], %r79;

BB1_7:
	mov.u32 	%r269, -16;
	mov.u32 	%r268, %r11;

BB1_8:
	.pragma "nounroll";
	shl.b32 	%r264, %r267, 3;
	shr.s32 	%r82, %r268, 31;
	shr.u32 	%r83, %r82, 25;
	add.s32 	%r84, %r268, %r83;
	shr.s32 	%r85, %r84, 7;
	add.s32 	%r18, %r85, %r264;
	and.b32  	%r86, %r84, -128;
	sub.s32 	%r87, %r268, %r86;
	add.s32 	%r19, %r87, %r2;
	setp.lt.s32	%p7, %r19, 65536;
	setp.lt.s32	%p8, %r18, 512;
	and.pred  	%p9, %p7, %p8;
	mul.wide.s32 	%rd37, %r85, 516;
	add.s64 	%rd39, %rd32, %rd37;
	mul.wide.s32 	%rd40, %r87, 4;
	add.s64 	%rd7, %rd39, %rd40;
	@%p9 bra 	BB1_10;
	bra.uni 	BB1_9;

BB1_10:
	shr.s32 	%r89, %r18, 31;
	shr.u32 	%r90, %r89, 30;
	add.s32 	%r91, %r18, %r90;
	and.b32  	%r92, %r91, -4;
	sub.s32 	%r93, %r18, %r92;
	shr.s32 	%r94, %r19, 31;
	shr.u32 	%r95, %r94, 24;
	add.s32 	%r96, %r19, %r95;
	and.b32  	%r97, %r96, 2147483392;
	sub.s32 	%r98, %r19, %r97;
	shl.b32 	%r99, %r98, 1;
	shr.s32 	%r100, %r91, 2;
	shr.s32 	%r101, %r91, 31;
	shr.u32 	%r102, %r101, 30;
	add.s32 	%r103, %r100, %r102;
	and.b32  	%r104, %r103, -4;
	sub.s32 	%r105, %r100, %r104;
	shr.s32 	%r106, %r96, 8;
	shr.s32 	%r107, %r96, 31;
	shr.u32 	%r108, %r107, 24;
	add.s32 	%r109, %r106, %r108;
	and.b32  	%r110, %r109, 2147483392;
	sub.s32 	%r111, %r106, %r110;
	shl.b32 	%r112, %r111, 1;
	add.s32 	%r113, %r105, %r112;
	add.s32 	%r114, %r113, -1;
	shr.u32 	%r115, %r89, 28;
	add.s32 	%r116, %r18, %r115;
	shl.b32 	%r117, %r116, 5;
	and.b32  	%r118, %r117, 8388096;
	add.s32 	%r119, %r114, %r118;
	add.s32 	%r120, %r93, %r99;
	add.s32 	%r121, %r120, -1;
	shl.b32 	%r122, %r119, 9;
	add.s32 	%r20, %r122, %r121;
	or.b32  	%r123, %r114, %r121;
	setp.lt.u32	%p10, %r123, 512;
	@%p10 bra 	BB1_12;
	bra.uni 	BB1_11;

BB1_12:
	cvt.s64.s32	%rd41, %r20;
	add.s64 	%rd42, %rd41, %rd1;
	shl.b64 	%rd43, %rd42, 2;
	add.s64 	%rd44, %rd19, %rd43;
	ld.global.nc.f32 	%f167, [%rd44];
	st.volatile.shared.f32 	[%rd7], %f167;
	bra.uni 	BB1_13;

BB1_9:
	mov.u32 	%r88, 0;
	st.volatile.shared.u32 	[%rd7], %r88;
	bra.uni 	BB1_13;

BB1_11:
	mov.u32 	%r124, 0;
	st.volatile.shared.u32 	[%rd7], %r124;

BB1_13:
	shl.b32 	%r265, %r267, 3;
	add.s32 	%r125, %r268, 64;
	shr.s32 	%r126, %r125, 31;
	shr.u32 	%r127, %r126, 25;
	add.s32 	%r128, %r125, %r127;
	and.b32  	%r129, %r128, -128;
	sub.s32 	%r130, %r125, %r129;
	shr.s32 	%r131, %r128, 7;
	add.s32 	%r21, %r131, %r265;
	add.s32 	%r22, %r130, %r2;
	setp.lt.s32	%p11, %r22, 65536;
	setp.lt.s32	%p12, %r21, 512;
	and.pred  	%p13, %p11, %p12;
	mul.wide.s32 	%rd45, %r131, 516;
	add.s64 	%rd47, %rd32, %rd45;
	mul.wide.s32 	%rd48, %r130, 4;
	add.s64 	%rd8, %rd47, %rd48;
	@%p13 bra 	BB1_15;
	bra.uni 	BB1_14;

BB1_15:
	shr.s32 	%r133, %r21, 31;
	shr.u32 	%r134, %r133, 30;
	add.s32 	%r135, %r21, %r134;
	and.b32  	%r136, %r135, -4;
	sub.s32 	%r137, %r21, %r136;
	shr.s32 	%r138, %r22, 31;
	shr.u32 	%r139, %r138, 24;
	add.s32 	%r140, %r22, %r139;
	and.b32  	%r141, %r140, 2147483392;
	sub.s32 	%r142, %r22, %r141;
	shl.b32 	%r143, %r142, 1;
	shr.s32 	%r144, %r135, 2;
	shr.s32 	%r145, %r135, 31;
	shr.u32 	%r146, %r145, 30;
	add.s32 	%r147, %r144, %r146;
	and.b32  	%r148, %r147, -4;
	sub.s32 	%r149, %r144, %r148;
	shr.s32 	%r150, %r140, 8;
	shr.s32 	%r151, %r140, 31;
	shr.u32 	%r152, %r151, 24;
	add.s32 	%r153, %r150, %r152;
	and.b32  	%r154, %r153, 2147483392;
	sub.s32 	%r155, %r150, %r154;
	shl.b32 	%r156, %r155, 1;
	add.s32 	%r157, %r149, %r156;
	add.s32 	%r158, %r157, -1;
	shr.u32 	%r159, %r133, 28;
	add.s32 	%r160, %r21, %r159;
	shl.b32 	%r161, %r160, 5;
	and.b32  	%r162, %r161, 8388096;
	add.s32 	%r163, %r158, %r162;
	add.s32 	%r164, %r137, %r143;
	add.s32 	%r165, %r164, -1;
	shl.b32 	%r166, %r163, 9;
	add.s32 	%r23, %r166, %r165;
	or.b32  	%r167, %r158, %r165;
	setp.lt.u32	%p14, %r167, 512;
	@%p14 bra 	BB1_17;
	bra.uni 	BB1_16;

BB1_17:
	cvt.s64.s32	%rd49, %r23;
	add.s64 	%rd50, %rd49, %rd1;
	shl.b64 	%rd51, %rd50, 2;
	add.s64 	%rd52, %rd19, %rd51;
	ld.global.nc.f32 	%f168, [%rd52];
	st.volatile.shared.f32 	[%rd8], %f168;
	bra.uni 	BB1_18;

BB1_14:
	mov.u32 	%r132, 0;
	st.volatile.shared.u32 	[%rd8], %r132;
	bra.uni 	BB1_18;

BB1_16:
	mov.u32 	%r168, 0;
	st.volatile.shared.u32 	[%rd8], %r168;

BB1_18:
	shl.b32 	%r262, %r267, 3;
	add.s32 	%r169, %r268, 128;
	shr.s32 	%r170, %r169, 31;
	shr.u32 	%r171, %r170, 25;
	add.s32 	%r172, %r169, %r171;
	and.b32  	%r173, %r172, -128;
	sub.s32 	%r174, %r169, %r173;
	shr.s32 	%r175, %r172, 7;
	add.s32 	%r24, %r175, %r262;
	add.s32 	%r25, %r174, %r2;
	setp.lt.s32	%p15, %r25, 65536;
	setp.lt.s32	%p16, %r24, 512;
	and.pred  	%p17, %p15, %p16;
	mul.wide.s32 	%rd53, %r175, 516;
	add.s64 	%rd55, %rd32, %rd53;
	mul.wide.s32 	%rd56, %r174, 4;
	add.s64 	%rd9, %rd55, %rd56;
	@%p17 bra 	BB1_20;
	bra.uni 	BB1_19;

BB1_20:
	shr.s32 	%r177, %r24, 31;
	shr.u32 	%r178, %r177, 30;
	add.s32 	%r179, %r24, %r178;
	and.b32  	%r180, %r179, -4;
	sub.s32 	%r181, %r24, %r180;
	shr.s32 	%r182, %r25, 31;
	shr.u32 	%r183, %r182, 24;
	add.s32 	%r184, %r25, %r183;
	and.b32  	%r185, %r184, 2147483392;
	sub.s32 	%r186, %r25, %r185;
	shl.b32 	%r187, %r186, 1;
	shr.s32 	%r188, %r179, 2;
	shr.s32 	%r189, %r179, 31;
	shr.u32 	%r190, %r189, 30;
	add.s32 	%r191, %r188, %r190;
	and.b32  	%r192, %r191, -4;
	sub.s32 	%r193, %r188, %r192;
	shr.s32 	%r194, %r184, 8;
	shr.s32 	%r195, %r184, 31;
	shr.u32 	%r196, %r195, 24;
	add.s32 	%r197, %r194, %r196;
	and.b32  	%r198, %r197, 2147483392;
	sub.s32 	%r199, %r194, %r198;
	shl.b32 	%r200, %r199, 1;
	add.s32 	%r201, %r193, %r200;
	add.s32 	%r202, %r201, -1;
	shr.u32 	%r203, %r177, 28;
	add.s32 	%r204, %r24, %r203;
	shl.b32 	%r205, %r204, 5;
	and.b32  	%r206, %r205, 8388096;
	add.s32 	%r207, %r202, %r206;
	add.s32 	%r208, %r181, %r187;
	add.s32 	%r209, %r208, -1;
	shl.b32 	%r210, %r207, 9;
	add.s32 	%r26, %r210, %r209;
	or.b32  	%r211, %r202, %r209;
	setp.lt.u32	%p18, %r211, 512;
	@%p18 bra 	BB1_22;
	bra.uni 	BB1_21;

BB1_22:
	cvt.s64.s32	%rd57, %r26;
	add.s64 	%rd58, %rd57, %rd1;
	shl.b64 	%rd59, %rd58, 2;
	add.s64 	%rd60, %rd19, %rd59;
	ld.global.nc.f32 	%f169, [%rd60];
	st.volatile.shared.f32 	[%rd9], %f169;
	bra.uni 	BB1_23;

BB1_19:
	mov.u32 	%r176, 0;
	st.volatile.shared.u32 	[%rd9], %r176;
	bra.uni 	BB1_23;

BB1_21:
	mov.u32 	%r212, 0;
	st.volatile.shared.u32 	[%rd9], %r212;

BB1_23:
	shl.b32 	%r263, %r267, 3;
	add.s32 	%r213, %r268, 192;
	shr.s32 	%r214, %r213, 31;
	shr.u32 	%r215, %r214, 25;
	add.s32 	%r216, %r213, %r215;
	and.b32  	%r217, %r216, -128;
	sub.s32 	%r218, %r213, %r217;
	shr.s32 	%r219, %r216, 7;
	add.s32 	%r27, %r219, %r263;
	add.s32 	%r28, %r218, %r2;
	setp.lt.s32	%p19, %r28, 65536;
	setp.lt.s32	%p20, %r27, 512;
	and.pred  	%p21, %p19, %p20;
	mul.wide.s32 	%rd61, %r219, 516;
	add.s64 	%rd63, %rd32, %rd61;
	mul.wide.s32 	%rd64, %r218, 4;
	add.s64 	%rd10, %rd63, %rd64;
	@%p21 bra 	BB1_25;
	bra.uni 	BB1_24;

BB1_25:
	shr.s32 	%r221, %r27, 31;
	shr.u32 	%r222, %r221, 30;
	add.s32 	%r223, %r27, %r222;
	and.b32  	%r224, %r223, -4;
	sub.s32 	%r225, %r27, %r224;
	shr.s32 	%r226, %r28, 31;
	shr.u32 	%r227, %r226, 24;
	add.s32 	%r228, %r28, %r227;
	and.b32  	%r229, %r228, 2147483392;
	sub.s32 	%r230, %r28, %r229;
	shl.b32 	%r231, %r230, 1;
	shr.s32 	%r232, %r223, 2;
	shr.s32 	%r233, %r223, 31;
	shr.u32 	%r234, %r233, 30;
	add.s32 	%r235, %r232, %r234;
	and.b32  	%r236, %r235, -4;
	sub.s32 	%r237, %r232, %r236;
	shr.s32 	%r238, %r228, 8;
	shr.s32 	%r239, %r228, 31;
	shr.u32 	%r240, %r239, 24;
	add.s32 	%r241, %r238, %r240;
	and.b32  	%r242, %r241, 2147483392;
	sub.s32 	%r243, %r238, %r242;
	shl.b32 	%r244, %r243, 1;
	add.s32 	%r245, %r237, %r244;
	add.s32 	%r246, %r245, -1;
	shr.u32 	%r247, %r221, 28;
	add.s32 	%r248, %r27, %r247;
	shl.b32 	%r249, %r248, 5;
	and.b32  	%r250, %r249, 8388096;
	add.s32 	%r251, %r246, %r250;
	add.s32 	%r252, %r225, %r231;
	add.s32 	%r253, %r252, -1;
	shl.b32 	%r254, %r251, 9;
	add.s32 	%r29, %r254, %r253;
	or.b32  	%r255, %r246, %r253;
	setp.lt.u32	%p22, %r255, 512;
	@%p22 bra 	BB1_27;
	bra.uni 	BB1_26;

BB1_27:
	cvt.s64.s32	%rd65, %r29;
	add.s64 	%rd66, %rd65, %rd1;
	shl.b64 	%rd67, %rd66, 2;
	add.s64 	%rd68, %rd19, %rd67;
	ld.global.nc.f32 	%f170, [%rd68];
	st.volatile.shared.f32 	[%rd10], %f170;
	bra.uni 	BB1_28;

BB1_24:
	mov.u32 	%r220, 0;
	st.volatile.shared.u32 	[%rd10], %r220;
	bra.uni 	BB1_28;

BB1_26:
	mov.u32 	%r256, 0;
	st.volatile.shared.u32 	[%rd10], %r256;

BB1_28:
	add.s32 	%r269, %r269, 4;
	add.s32 	%r268, %r268, 256;
	setp.ne.s32	%p23, %r269, 0;
	@%p23 bra 	BB1_8;

	bar.sync 	0;
	mov.u32 	%r270, 0;
	mov.u64 	%rd83, %rd6;
	mov.u64 	%rd84, %rd5;

BB1_30:
	.pragma "nounroll";
	ld.volatile.shared.f32 	%f171, [%rd84];
	ld.volatile.shared.f32 	%f172, [%rd83];
	fma.rn.f32 	%f235, %f171, %f172, %f235;
	ld.volatile.shared.f32 	%f173, [%rd84+144];
	fma.rn.f32 	%f227, %f173, %f172, %f227;
	ld.volatile.shared.f32 	%f174, [%rd84+288];
	fma.rn.f32 	%f219, %f174, %f172, %f219;
	ld.volatile.shared.f32 	%f175, [%rd84+432];
	fma.rn.f32 	%f239, %f175, %f172, %f239;
	ld.volatile.shared.f32 	%f176, [%rd83+64];
	fma.rn.f32 	%f236, %f171, %f176, %f236;
	fma.rn.f32 	%f228, %f173, %f176, %f228;
	fma.rn.f32 	%f220, %f174, %f176, %f220;
	fma.rn.f32 	%f240, %f175, %f176, %f240;
	ld.volatile.shared.f32 	%f177, [%rd83+128];
	fma.rn.f32 	%f237, %f171, %f177, %f237;
	fma.rn.f32 	%f229, %f173, %f177, %f229;
	fma.rn.f32 	%f221, %f174, %f177, %f221;
	fma.rn.f32 	%f241, %f175, %f177, %f241;
	ld.volatile.shared.f32 	%f178, [%rd83+192];
	fma.rn.f32 	%f238, %f171, %f178, %f238;
	fma.rn.f32 	%f230, %f173, %f178, %f230;
	fma.rn.f32 	%f222, %f174, %f178, %f222;
	fma.rn.f32 	%f242, %f175, %f178, %f242;
	ld.volatile.shared.f32 	%f179, [%rd83+256];
	fma.rn.f32 	%f231, %f171, %f179, %f231;
	fma.rn.f32 	%f223, %f173, %f179, %f223;
	fma.rn.f32 	%f215, %f174, %f179, %f215;
	fma.rn.f32 	%f243, %f175, %f179, %f243;
	ld.volatile.shared.f32 	%f180, [%rd83+320];
	fma.rn.f32 	%f232, %f171, %f180, %f232;
	fma.rn.f32 	%f224, %f173, %f180, %f224;
	fma.rn.f32 	%f216, %f174, %f180, %f216;
	fma.rn.f32 	%f244, %f175, %f180, %f244;
	ld.volatile.shared.f32 	%f181, [%rd83+384];
	fma.rn.f32 	%f233, %f171, %f181, %f233;
	fma.rn.f32 	%f225, %f173, %f181, %f225;
	fma.rn.f32 	%f217, %f174, %f181, %f217;
	fma.rn.f32 	%f245, %f175, %f181, %f245;
	ld.volatile.shared.f32 	%f182, [%rd83+448];
	fma.rn.f32 	%f234, %f171, %f182, %f234;
	fma.rn.f32 	%f226, %f173, %f182, %f226;
	fma.rn.f32 	%f218, %f174, %f182, %f218;
	fma.rn.f32 	%f246, %f175, %f182, %f246;
	add.s64 	%rd84, %rd84, 4;
	add.s64 	%rd83, %rd83, 516;
	add.s32 	%r270, %r270, 1;
	setp.lt.s32	%p24, %r270, 8;
	@%p24 bra 	BB1_30;

	bar.sync 	0;
	add.s32 	%r267, %r267, 1;
	setp.lt.s32	%p25, %r267, 64;
	@%p25 bra 	BB1_1;

	mov.u32 	%r261, %tid.x;
	ld.param.u64 	%rd79, [conv2_forward_param_3];
	mov.u32 	%r260, %tid.y;
	add.s32 	%r35, %r3, %r260;
	mul.wide.s32 	%rd69, %r35, 4;
	add.s64 	%rd70, %rd79, %rd69;
	ld.global.nc.f32 	%f129, [%rd70];
	setp.lt.s32	%p26, %r35, 64;
	shl.b32 	%r36, %r35, 16;
	add.s32 	%r37, %r2, %r261;
	setp.lt.s32	%p27, %r37, 65536;
	and.pred  	%p28, %p26, %p27;
	@!%p28 bra 	BB1_34;
	bra.uni 	BB1_33;

BB1_33:
	ld.param.u64 	%rd82, [conv2_forward_param_2];
	add.f32 	%f183, %f129, %f235;
	add.s32 	%r258, %r37, %r36;
	cvt.s64.s32	%rd71, %r258;
	add.s64 	%rd72, %rd71, %rd2;
	shl.b64 	%rd73, %rd72, 2;
	add.s64 	%rd74, %rd82, %rd73;
	st.global.f32 	[%rd74], %f183;

BB1_34:
	ld.param.u64 	%rd80, [conv2_forward_param_2];
	add.s32 	%r38, %r37, 16;
	setp.lt.s32	%p30, %r38, 65536;
	and.pred  	%p31, %p26, %p30;
	add.s32 	%r259, %r38, %r36;
	cvt.s64.s32	%rd75, %r259;
	add.s64 	%rd76, %rd75, %rd2;
	shl.b64 	%rd77, %rd76, 2;
	add.s64 	%rd17, %rd80, %rd77;
	@!%p31 bra 	BB1_36;
	bra.uni 	BB1_35;

BB1_35:
	add.f32 	%f184, %f129, %f236;
	st.global.f32 	[%rd17], %f184;

BB1_36:
	add.s32 	%r39, %r37, 32;
	setp.lt.s32	%p33, %r39, 65536;
	and.pred  	%p34, %p26, %p33;
	@!%p34 bra 	BB1_38;
	bra.uni 	BB1_37;

BB1_37:
	add.f32 	%f185, %f129, %f237;
	st.global.f32 	[%rd17+64], %f185;

BB1_38:
	add.s32 	%r40, %r37, 48;
	setp.lt.s32	%p36, %r40, 65536;
	and.pred  	%p37, %p26, %p36;
	@!%p37 bra 	BB1_40;
	bra.uni 	BB1_39;

BB1_39:
	add.f32 	%f186, %f129, %f238;
	st.global.f32 	[%rd17+128], %f186;

BB1_40:
	add.s32 	%r41, %r37, 64;
	setp.lt.s32	%p39, %r41, 65536;
	and.pred  	%p40, %p26, %p39;
	@!%p40 bra 	BB1_42;
	bra.uni 	BB1_41;

BB1_41:
	add.f32 	%f187, %f129, %f231;
	st.global.f32 	[%rd17+192], %f187;

BB1_42:
	add.s32 	%r42, %r37, 80;
	setp.lt.s32	%p42, %r42, 65536;
	and.pred  	%p43, %p26, %p42;
	@!%p43 bra 	BB1_44;
	bra.uni 	BB1_43;

BB1_43:
	add.f32 	%f188, %f129, %f232;
	st.global.f32 	[%rd17+256], %f188;

BB1_44:
	add.s32 	%r43, %r37, 96;
	setp.lt.s32	%p45, %r43, 65536;
	and.pred  	%p46, %p26, %p45;
	@!%p46 bra 	BB1_46;
	bra.uni 	BB1_45;

BB1_45:
	add.f32 	%f189, %f129, %f233;
	st.global.f32 	[%rd17+320], %f189;

BB1_46:
	add.s32 	%r44, %r37, 112;
	setp.lt.s32	%p48, %r44, 65536;
	and.pred  	%p49, %p26, %p48;
	@!%p49 bra 	BB1_48;
	bra.uni 	BB1_47;

BB1_47:
	add.f32 	%f190, %f129, %f234;
	st.global.f32 	[%rd17+384], %f190;

BB1_48:
	ld.param.u64 	%rd81, [conv2_forward_param_3];
	add.s32 	%r45, %r35, 4;
	mul.wide.s32 	%rd78, %r45, 4;
	add.s64 	%rd18, %rd81, %rd78;
	ld.global.nc.f32 	%f130, [%rd18];
	setp.lt.s32	%p51, %r45, 64;
	and.pred  	%p52, %p51, %p27;
	@!%p52 bra 	BB1_50;
	bra.uni 	BB1_49;

BB1_49:
	add.f32 	%f191, %f130, %f227;
	st.global.f32 	[%rd17+1048512], %f191;

BB1_50:
	and.pred  	%p55, %p51, %p30;
	@!%p55 bra 	BB1_52;
	bra.uni 	BB1_51;

BB1_51:
	add.f32 	%f192, %f130, %f228;
	st.global.f32 	[%rd17+1048576], %f192;

BB1_52:
	and.pred  	%p58, %p51, %p33;
	@!%p58 bra 	BB1_54;
	bra.uni 	BB1_53;

BB1_53:
	add.f32 	%f193, %f130, %f229;
	st.global.f32 	[%rd17+1048640], %f193;

BB1_54:
	and.pred  	%p61, %p51, %p36;
	@!%p61 bra 	BB1_56;
	bra.uni 	BB1_55;

BB1_55:
	add.f32 	%f194, %f130, %f230;
	st.global.f32 	[%rd17+1048704], %f194;

BB1_56:
	and.pred  	%p64, %p51, %p39;
	@!%p64 bra 	BB1_58;
	bra.uni 	BB1_57;

BB1_57:
	add.f32 	%f195, %f130, %f223;
	st.global.f32 	[%rd17+1048768], %f195;

BB1_58:
	and.pred  	%p67, %p51, %p42;
	@!%p67 bra 	BB1_60;
	bra.uni 	BB1_59;

BB1_59:
	add.f32 	%f196, %f130, %f224;
	st.global.f32 	[%rd17+1048832], %f196;

BB1_60:
	and.pred  	%p70, %p51, %p45;
	@!%p70 bra 	BB1_62;
	bra.uni 	BB1_61;

BB1_61:
	add.f32 	%f197, %f130, %f225;
	st.global.f32 	[%rd17+1048896], %f197;

BB1_62:
	and.pred  	%p73, %p51, %p48;
	@!%p73 bra 	BB1_64;
	bra.uni 	BB1_63;

BB1_63:
	add.f32 	%f198, %f130, %f226;
	st.global.f32 	[%rd17+1048960], %f198;

BB1_64:
	ld.global.nc.f32 	%f131, [%rd18+16];
	add.s32 	%r46, %r35, 8;
	setp.lt.s32	%p75, %r46, 64;
	and.pred  	%p76, %p75, %p27;
	@!%p76 bra 	BB1_66;
	bra.uni 	BB1_65;

BB1_65:
	add.f32 	%f199, %f131, %f219;
	st.global.f32 	[%rd17+2097088], %f199;

BB1_66:
	and.pred  	%p79, %p75, %p30;
	@!%p79 bra 	BB1_68;
	bra.uni 	BB1_67;

BB1_67:
	add.f32 	%f200, %f131, %f220;
	st.global.f32 	[%rd17+2097152], %f200;

BB1_68:
	and.pred  	%p82, %p75, %p33;
	@!%p82 bra 	BB1_70;
	bra.uni 	BB1_69;

BB1_69:
	add.f32 	%f201, %f131, %f221;
	st.global.f32 	[%rd17+2097216], %f201;

BB1_70:
	and.pred  	%p85, %p75, %p36;
	@!%p85 bra 	BB1_72;
	bra.uni 	BB1_71;

BB1_71:
	add.f32 	%f202, %f131, %f222;
	st.global.f32 	[%rd17+2097280], %f202;

BB1_72:
	and.pred  	%p88, %p75, %p39;
	@!%p88 bra 	BB1_74;
	bra.uni 	BB1_73;

BB1_73:
	add.f32 	%f203, %f131, %f215;
	st.global.f32 	[%rd17+2097344], %f203;

BB1_74:
	and.pred  	%p91, %p75, %p42;
	@!%p91 bra 	BB1_76;
	bra.uni 	BB1_75;

BB1_75:
	add.f32 	%f204, %f131, %f216;
	st.global.f32 	[%rd17+2097408], %f204;

BB1_76:
	and.pred  	%p94, %p75, %p45;
	@!%p94 bra 	BB1_78;
	bra.uni 	BB1_77;

BB1_77:
	add.f32 	%f205, %f131, %f217;
	st.global.f32 	[%rd17+2097472], %f205;

BB1_78:
	and.pred  	%p97, %p75, %p48;
	@!%p97 bra 	BB1_80;
	bra.uni 	BB1_79;

BB1_79:
	add.f32 	%f206, %f131, %f218;
	st.global.f32 	[%rd17+2097536], %f206;

BB1_80:
	ld.global.nc.f32 	%f132, [%rd18+32];
	add.s32 	%r47, %r35, 12;
	setp.lt.s32	%p99, %r47, 64;
	and.pred  	%p100, %p99, %p27;
	@!%p100 bra 	BB1_82;
	bra.uni 	BB1_81;

BB1_81:
	add.f32 	%f207, %f132, %f239;
	st.global.f32 	[%rd17+3145664], %f207;

BB1_82:
	and.pred  	%p103, %p99, %p30;
	@!%p103 bra 	BB1_84;
	bra.uni 	BB1_83;

BB1_83:
	add.f32 	%f208, %f132, %f240;
	st.global.f32 	[%rd17+3145728], %f208;

BB1_84:
	and.pred  	%p106, %p99, %p33;
	@!%p106 bra 	BB1_86;
	bra.uni 	BB1_85;

BB1_85:
	add.f32 	%f209, %f132, %f241;
	st.global.f32 	[%rd17+3145792], %f209;

BB1_86:
	and.pred  	%p109, %p99, %p36;
	@!%p109 bra 	BB1_88;
	bra.uni 	BB1_87;

BB1_87:
	add.f32 	%f210, %f132, %f242;
	st.global.f32 	[%rd17+3145856], %f210;

BB1_88:
	and.pred  	%p112, %p99, %p39;
	@!%p112 bra 	BB1_90;
	bra.uni 	BB1_89;

BB1_89:
	add.f32 	%f211, %f132, %f243;
	st.global.f32 	[%rd17+3145920], %f211;

BB1_90:
	and.pred  	%p115, %p99, %p42;
	@!%p115 bra 	BB1_92;
	bra.uni 	BB1_91;

BB1_91:
	add.f32 	%f212, %f132, %f244;
	st.global.f32 	[%rd17+3145984], %f212;

BB1_92:
	and.pred  	%p118, %p99, %p45;
	@!%p118 bra 	BB1_94;
	bra.uni 	BB1_93;

BB1_93:
	add.f32 	%f213, %f132, %f245;
	st.global.f32 	[%rd17+3146048], %f213;

BB1_94:
	and.pred  	%p121, %p99, %p48;
	@!%p121 bra 	BB1_96;
	bra.uni 	BB1_95;

BB1_95:
	add.f32 	%f214, %f132, %f246;
	st.global.f32 	[%rd17+3146112], %f214;

BB1_96:
	ret;
}

	// .globl	conv3_forward
.entry conv3_forward(
	.param .u64 .ptr .global .align 4 conv3_forward_param_0,
	.param .u64 .ptr .global .align 4 conv3_forward_param_1,
	.param .u64 .ptr .global .align 4 conv3_forward_param_2,
	.param .u64 .ptr .global .align 4 conv3_forward_param_3
)
.reqntid 16, 4, 1
{
	.reg .pred 	%p<122>;
	.reg .f32 	%f<279>;
	.reg .b32 	%r<271>;
	.reg .b64 	%rd<85>;
	// demoted variable
	.shared .align 4 .b8 conv3_forward$Asub[576];
	// demoted variable
	.shared .align 4 .b8 conv3_forward$Bsub[4128];

	ld.param.u64 	%rd19, [conv3_forward_param_0];
	ld.param.u64 	%rd20, [conv3_forward_param_1];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r49, %ctaid.x;
	mov.b32	%r50, %envreg0;
	add.s32 	%r51, %r49, %r50;
	shl.b32 	%r2, %r51, 7;
	mov.u32 	%r52, %ctaid.y;
	mov.b32	%r53, %envreg1;
	add.s32 	%r54, %r52, %r53;
	shl.b32 	%r3, %r54, 4;
	mov.u32 	%r55, %ctaid.z;
	mov.u32 	%r56, %ntid.z;
	mov.b32	%r57, %envreg5;
	mad.lo.s32 	%r58, %r55, %r56, %r57;
	mov.u32 	%r59, %tid.z;
	add.s32 	%r60, %r58, %r59;
	shl.b32 	%r61, %r60, 22;
	cvt.s64.s32	%rd1, %r61;
	shl.b32 	%r62, %r60, 21;
	cvt.s64.s32	%rd2, %r62;
	mov.u32 	%r4, %tid.y;
	shl.b32 	%r63, %r4, 4;
	add.s32 	%r64, %r63, %r1;
	shr.s32 	%r65, %r64, 31;
	shr.u32 	%r66, %r65, 29;
	add.s32 	%r67, %r64, %r66;
	shr.s32 	%r68, %r67, 3;
	and.b32  	%r69, %r67, -8;
	sub.s32 	%r5, %r64, %r69;
	add.s32 	%r6, %r68, %r3;
	mul.wide.s32 	%rd23, %r68, 36;
	mov.u64 	%rd24, conv3_forward$Asub;
	add.s64 	%rd25, %rd24, %rd23;
	mul.wide.s32 	%rd26, %r5, 4;
	add.s64 	%rd3, %rd25, %rd26;
	shl.b32 	%r7, %r6, 10;
	add.s32 	%r70, %r64, 64;
	shr.s32 	%r71, %r70, 31;
	shr.u32 	%r72, %r71, 29;
	add.s32 	%r73, %r70, %r72;
	shr.s32 	%r74, %r73, 3;
	and.b32  	%r75, %r73, -8;
	sub.s32 	%r8, %r70, %r75;
	add.s32 	%r9, %r74, %r3;
	mul.wide.s32 	%rd27, %r74, 36;
	add.s64 	%rd28, %rd24, %rd27;
	mul.wide.s32 	%rd29, %r8, 4;
	add.s64 	%rd4, %rd28, %rd29;
	shl.b32 	%r10, %r9, 10;
	mad.lo.s32 	%r11, %r4, 16, %r1;
	mul.wide.s32 	%rd30, %r4, 36;
	add.s64 	%rd5, %rd24, %rd30;
	mul.wide.s32 	%rd31, %r1, 4;
	mov.u64 	%rd32, conv3_forward$Bsub;
	add.s64 	%rd6, %rd32, %rd31;
	mov.f32 	%f215, 0f00000000;
	mov.u32 	%r267, 0;
	mov.f32 	%f216, %f215;
	mov.f32 	%f217, %f215;
	mov.f32 	%f218, %f215;
	mov.f32 	%f219, %f215;
	mov.f32 	%f220, %f215;
	mov.f32 	%f221, %f215;
	mov.f32 	%f222, %f215;
	mov.f32 	%f223, %f215;
	mov.f32 	%f224, %f215;
	mov.f32 	%f225, %f215;
	mov.f32 	%f226, %f215;
	mov.f32 	%f227, %f215;
	mov.f32 	%f228, %f215;
	mov.f32 	%f229, %f215;
	mov.f32 	%f230, %f215;
	mov.f32 	%f231, %f215;
	mov.f32 	%f232, %f215;
	mov.f32 	%f233, %f215;
	mov.f32 	%f234, %f215;
	mov.f32 	%f235, %f215;
	mov.f32 	%f236, %f215;
	mov.f32 	%f237, %f215;
	mov.f32 	%f238, %f215;
	mov.f32 	%f239, %f215;
	mov.f32 	%f240, %f215;
	mov.f32 	%f241, %f215;
	mov.f32 	%f242, %f215;
	mov.f32 	%f243, %f215;
	mov.f32 	%f244, %f215;
	mov.f32 	%f245, %f215;
	mov.f32 	%f246, %f215;

BB2_1:
	shl.b32 	%r13, %r267, 3;
	add.s32 	%r14, %r5, %r13;
	setp.lt.s32	%p1, %r14, 1024;
	setp.lt.s32	%p2, %r6, 128;
	and.pred  	%p3, %p2, %p1;
	@%p3 bra 	BB2_3;
	bra.uni 	BB2_2;

BB2_3:
	add.s32 	%r77, %r7, %r14;
	mul.wide.s32 	%rd33, %r77, 4;
	add.s64 	%rd34, %rd20, %rd33;
	ld.global.nc.f32 	%f165, [%rd34];
	st.volatile.shared.f32 	[%rd3], %f165;
	bra.uni 	BB2_4;

BB2_2:
	mov.u32 	%r76, 0;
	st.volatile.shared.u32 	[%rd3], %r76;

BB2_4:
	shl.b32 	%r266, %r267, 3;
	setp.lt.s32	%p4, %r9, 128;
	add.s32 	%r15, %r8, %r266;
	setp.lt.s32	%p5, %r15, 1024;
	and.pred  	%p6, %p4, %p5;
	@%p6 bra 	BB2_6;
	bra.uni 	BB2_5;

BB2_6:
	add.s32 	%r81, %r10, %r15;
	mul.wide.s32 	%rd35, %r81, 4;
	add.s64 	%rd36, %rd20, %rd35;
	ld.global.nc.f32 	%f166, [%rd36];
	st.volatile.shared.f32 	[%rd4], %f166;
	bra.uni 	BB2_7;

BB2_5:
	mov.u32 	%r79, 0;
	st.volatile.shared.u32 	[%rd4], %r79;

BB2_7:
	mov.u32 	%r269, -16;
	mov.u32 	%r268, %r11;

BB2_8:
	.pragma "nounroll";
	shl.b32 	%r264, %r267, 3;
	shr.s32 	%r82, %r268, 31;
	shr.u32 	%r83, %r82, 25;
	add.s32 	%r84, %r268, %r83;
	shr.s32 	%r85, %r84, 7;
	add.s32 	%r18, %r85, %r264;
	and.b32  	%r86, %r84, -128;
	sub.s32 	%r87, %r268, %r86;
	add.s32 	%r19, %r87, %r2;
	setp.lt.s32	%p7, %r19, 16384;
	setp.lt.s32	%p8, %r18, 1024;
	and.pred  	%p9, %p7, %p8;
	mul.wide.s32 	%rd37, %r85, 516;
	add.s64 	%rd39, %rd32, %rd37;
	mul.wide.s32 	%rd40, %r87, 4;
	add.s64 	%rd7, %rd39, %rd40;
	@%p9 bra 	BB2_10;
	bra.uni 	BB2_9;

BB2_10:
	shr.s32 	%r89, %r18, 31;
	shr.u32 	%r90, %r89, 30;
	add.s32 	%r91, %r18, %r90;
	and.b32  	%r92, %r91, -4;
	sub.s32 	%r93, %r18, %r92;
	shr.s32 	%r94, %r19, 31;
	shr.u32 	%r95, %r94, 25;
	add.s32 	%r96, %r19, %r95;
	and.b32  	%r97, %r96, 2147483520;
	sub.s32 	%r98, %r19, %r97;
	shl.b32 	%r99, %r98, 1;
	shr.s32 	%r100, %r91, 2;
	shr.s32 	%r101, %r91, 31;
	shr.u32 	%r102, %r101, 30;
	add.s32 	%r103, %r100, %r102;
	and.b32  	%r104, %r103, -4;
	sub.s32 	%r105, %r100, %r104;
	shr.s32 	%r106, %r96, 7;
	shr.s32 	%r107, %r96, 31;
	shr.u32 	%r108, %r107, 25;
	add.s32 	%r109, %r106, %r108;
	and.b32  	%r110, %r109, 2147483520;
	sub.s32 	%r111, %r106, %r110;
	shl.b32 	%r112, %r111, 1;
	add.s32 	%r113, %r105, %r112;
	add.s32 	%r114, %r113, -1;
	shr.u32 	%r115, %r89, 28;
	add.s32 	%r116, %r18, %r115;
	shl.b32 	%r117, %r116, 4;
	and.b32  	%r118, %r117, 16776960;
	add.s32 	%r119, %r114, %r118;
	add.s32 	%r120, %r93, %r99;
	add.s32 	%r121, %r120, -1;
	shl.b32 	%r122, %r119, 8;
	add.s32 	%r20, %r122, %r121;
	or.b32  	%r123, %r114, %r121;
	setp.lt.u32	%p10, %r123, 256;
	@%p10 bra 	BB2_12;
	bra.uni 	BB2_11;

BB2_12:
	cvt.s64.s32	%rd41, %r20;
	add.s64 	%rd42, %rd41, %rd1;
	shl.b64 	%rd43, %rd42, 2;
	add.s64 	%rd44, %rd19, %rd43;
	ld.global.nc.f32 	%f167, [%rd44];
	st.volatile.shared.f32 	[%rd7], %f167;
	bra.uni 	BB2_13;

BB2_9:
	mov.u32 	%r88, 0;
	st.volatile.shared.u32 	[%rd7], %r88;
	bra.uni 	BB2_13;

BB2_11:
	mov.u32 	%r124, 0;
	st.volatile.shared.u32 	[%rd7], %r124;

BB2_13:
	shl.b32 	%r265, %r267, 3;
	add.s32 	%r125, %r268, 64;
	shr.s32 	%r126, %r125, 31;
	shr.u32 	%r127, %r126, 25;
	add.s32 	%r128, %r125, %r127;
	and.b32  	%r129, %r128, -128;
	sub.s32 	%r130, %r125, %r129;
	shr.s32 	%r131, %r128, 7;
	add.s32 	%r21, %r131, %r265;
	add.s32 	%r22, %r130, %r2;
	setp.lt.s32	%p11, %r22, 16384;
	setp.lt.s32	%p12, %r21, 1024;
	and.pred  	%p13, %p11, %p12;
	mul.wide.s32 	%rd45, %r131, 516;
	add.s64 	%rd47, %rd32, %rd45;
	mul.wide.s32 	%rd48, %r130, 4;
	add.s64 	%rd8, %rd47, %rd48;
	@%p13 bra 	BB2_15;
	bra.uni 	BB2_14;

BB2_15:
	shr.s32 	%r133, %r21, 31;
	shr.u32 	%r134, %r133, 30;
	add.s32 	%r135, %r21, %r134;
	and.b32  	%r136, %r135, -4;
	sub.s32 	%r137, %r21, %r136;
	shr.s32 	%r138, %r22, 31;
	shr.u32 	%r139, %r138, 25;
	add.s32 	%r140, %r22, %r139;
	and.b32  	%r141, %r140, 2147483520;
	sub.s32 	%r142, %r22, %r141;
	shl.b32 	%r143, %r142, 1;
	shr.s32 	%r144, %r135, 2;
	shr.s32 	%r145, %r135, 31;
	shr.u32 	%r146, %r145, 30;
	add.s32 	%r147, %r144, %r146;
	and.b32  	%r148, %r147, -4;
	sub.s32 	%r149, %r144, %r148;
	shr.s32 	%r150, %r140, 7;
	shr.s32 	%r151, %r140, 31;
	shr.u32 	%r152, %r151, 25;
	add.s32 	%r153, %r150, %r152;
	and.b32  	%r154, %r153, 2147483520;
	sub.s32 	%r155, %r150, %r154;
	shl.b32 	%r156, %r155, 1;
	add.s32 	%r157, %r149, %r156;
	add.s32 	%r158, %r157, -1;
	shr.u32 	%r159, %r133, 28;
	add.s32 	%r160, %r21, %r159;
	shl.b32 	%r161, %r160, 4;
	and.b32  	%r162, %r161, 16776960;
	add.s32 	%r163, %r158, %r162;
	add.s32 	%r164, %r137, %r143;
	add.s32 	%r165, %r164, -1;
	shl.b32 	%r166, %r163, 8;
	add.s32 	%r23, %r166, %r165;
	or.b32  	%r167, %r158, %r165;
	setp.lt.u32	%p14, %r167, 256;
	@%p14 bra 	BB2_17;
	bra.uni 	BB2_16;

BB2_17:
	cvt.s64.s32	%rd49, %r23;
	add.s64 	%rd50, %rd49, %rd1;
	shl.b64 	%rd51, %rd50, 2;
	add.s64 	%rd52, %rd19, %rd51;
	ld.global.nc.f32 	%f168, [%rd52];
	st.volatile.shared.f32 	[%rd8], %f168;
	bra.uni 	BB2_18;

BB2_14:
	mov.u32 	%r132, 0;
	st.volatile.shared.u32 	[%rd8], %r132;
	bra.uni 	BB2_18;

BB2_16:
	mov.u32 	%r168, 0;
	st.volatile.shared.u32 	[%rd8], %r168;

BB2_18:
	shl.b32 	%r262, %r267, 3;
	add.s32 	%r169, %r268, 128;
	shr.s32 	%r170, %r169, 31;
	shr.u32 	%r171, %r170, 25;
	add.s32 	%r172, %r169, %r171;
	and.b32  	%r173, %r172, -128;
	sub.s32 	%r174, %r169, %r173;
	shr.s32 	%r175, %r172, 7;
	add.s32 	%r24, %r175, %r262;
	add.s32 	%r25, %r174, %r2;
	setp.lt.s32	%p15, %r25, 16384;
	setp.lt.s32	%p16, %r24, 1024;
	and.pred  	%p17, %p15, %p16;
	mul.wide.s32 	%rd53, %r175, 516;
	add.s64 	%rd55, %rd32, %rd53;
	mul.wide.s32 	%rd56, %r174, 4;
	add.s64 	%rd9, %rd55, %rd56;
	@%p17 bra 	BB2_20;
	bra.uni 	BB2_19;

BB2_20:
	shr.s32 	%r177, %r24, 31;
	shr.u32 	%r178, %r177, 30;
	add.s32 	%r179, %r24, %r178;
	and.b32  	%r180, %r179, -4;
	sub.s32 	%r181, %r24, %r180;
	shr.s32 	%r182, %r25, 31;
	shr.u32 	%r183, %r182, 25;
	add.s32 	%r184, %r25, %r183;
	and.b32  	%r185, %r184, 2147483520;
	sub.s32 	%r186, %r25, %r185;
	shl.b32 	%r187, %r186, 1;
	shr.s32 	%r188, %r179, 2;
	shr.s32 	%r189, %r179, 31;
	shr.u32 	%r190, %r189, 30;
	add.s32 	%r191, %r188, %r190;
	and.b32  	%r192, %r191, -4;
	sub.s32 	%r193, %r188, %r192;
	shr.s32 	%r194, %r184, 7;
	shr.s32 	%r195, %r184, 31;
	shr.u32 	%r196, %r195, 25;
	add.s32 	%r197, %r194, %r196;
	and.b32  	%r198, %r197, 2147483520;
	sub.s32 	%r199, %r194, %r198;
	shl.b32 	%r200, %r199, 1;
	add.s32 	%r201, %r193, %r200;
	add.s32 	%r202, %r201, -1;
	shr.u32 	%r203, %r177, 28;
	add.s32 	%r204, %r24, %r203;
	shl.b32 	%r205, %r204, 4;
	and.b32  	%r206, %r205, 16776960;
	add.s32 	%r207, %r202, %r206;
	add.s32 	%r208, %r181, %r187;
	add.s32 	%r209, %r208, -1;
	shl.b32 	%r210, %r207, 8;
	add.s32 	%r26, %r210, %r209;
	or.b32  	%r211, %r202, %r209;
	setp.lt.u32	%p18, %r211, 256;
	@%p18 bra 	BB2_22;
	bra.uni 	BB2_21;

BB2_22:
	cvt.s64.s32	%rd57, %r26;
	add.s64 	%rd58, %rd57, %rd1;
	shl.b64 	%rd59, %rd58, 2;
	add.s64 	%rd60, %rd19, %rd59;
	ld.global.nc.f32 	%f169, [%rd60];
	st.volatile.shared.f32 	[%rd9], %f169;
	bra.uni 	BB2_23;

BB2_19:
	mov.u32 	%r176, 0;
	st.volatile.shared.u32 	[%rd9], %r176;
	bra.uni 	BB2_23;

BB2_21:
	mov.u32 	%r212, 0;
	st.volatile.shared.u32 	[%rd9], %r212;

BB2_23:
	shl.b32 	%r263, %r267, 3;
	add.s32 	%r213, %r268, 192;
	shr.s32 	%r214, %r213, 31;
	shr.u32 	%r215, %r214, 25;
	add.s32 	%r216, %r213, %r215;
	and.b32  	%r217, %r216, -128;
	sub.s32 	%r218, %r213, %r217;
	shr.s32 	%r219, %r216, 7;
	add.s32 	%r27, %r219, %r263;
	add.s32 	%r28, %r218, %r2;
	setp.lt.s32	%p19, %r28, 16384;
	setp.lt.s32	%p20, %r27, 1024;
	and.pred  	%p21, %p19, %p20;
	mul.wide.s32 	%rd61, %r219, 516;
	add.s64 	%rd63, %rd32, %rd61;
	mul.wide.s32 	%rd64, %r218, 4;
	add.s64 	%rd10, %rd63, %rd64;
	@%p21 bra 	BB2_25;
	bra.uni 	BB2_24;

BB2_25:
	shr.s32 	%r221, %r27, 31;
	shr.u32 	%r222, %r221, 30;
	add.s32 	%r223, %r27, %r222;
	and.b32  	%r224, %r223, -4;
	sub.s32 	%r225, %r27, %r224;
	shr.s32 	%r226, %r28, 31;
	shr.u32 	%r227, %r226, 25;
	add.s32 	%r228, %r28, %r227;
	and.b32  	%r229, %r228, 2147483520;
	sub.s32 	%r230, %r28, %r229;
	shl.b32 	%r231, %r230, 1;
	shr.s32 	%r232, %r223, 2;
	shr.s32 	%r233, %r223, 31;
	shr.u32 	%r234, %r233, 30;
	add.s32 	%r235, %r232, %r234;
	and.b32  	%r236, %r235, -4;
	sub.s32 	%r237, %r232, %r236;
	shr.s32 	%r238, %r228, 7;
	shr.s32 	%r239, %r228, 31;
	shr.u32 	%r240, %r239, 25;
	add.s32 	%r241, %r238, %r240;
	and.b32  	%r242, %r241, 2147483520;
	sub.s32 	%r243, %r238, %r242;
	shl.b32 	%r244, %r243, 1;
	add.s32 	%r245, %r237, %r244;
	add.s32 	%r246, %r245, -1;
	shr.u32 	%r247, %r221, 28;
	add.s32 	%r248, %r27, %r247;
	shl.b32 	%r249, %r248, 4;
	and.b32  	%r250, %r249, 16776960;
	add.s32 	%r251, %r246, %r250;
	add.s32 	%r252, %r225, %r231;
	add.s32 	%r253, %r252, -1;
	shl.b32 	%r254, %r251, 8;
	add.s32 	%r29, %r254, %r253;
	or.b32  	%r255, %r246, %r253;
	setp.lt.u32	%p22, %r255, 256;
	@%p22 bra 	BB2_27;
	bra.uni 	BB2_26;

BB2_27:
	cvt.s64.s32	%rd65, %r29;
	add.s64 	%rd66, %rd65, %rd1;
	shl.b64 	%rd67, %rd66, 2;
	add.s64 	%rd68, %rd19, %rd67;
	ld.global.nc.f32 	%f170, [%rd68];
	st.volatile.shared.f32 	[%rd10], %f170;
	bra.uni 	BB2_28;

BB2_24:
	mov.u32 	%r220, 0;
	st.volatile.shared.u32 	[%rd10], %r220;
	bra.uni 	BB2_28;

BB2_26:
	mov.u32 	%r256, 0;
	st.volatile.shared.u32 	[%rd10], %r256;

BB2_28:
	add.s32 	%r269, %r269, 4;
	add.s32 	%r268, %r268, 256;
	setp.ne.s32	%p23, %r269, 0;
	@%p23 bra 	BB2_8;

	bar.sync 	0;
	mov.u32 	%r270, 0;
	mov.u64 	%rd83, %rd6;
	mov.u64 	%rd84, %rd5;

BB2_30:
	.pragma "nounroll";
	ld.volatile.shared.f32 	%f171, [%rd84];
	ld.volatile.shared.f32 	%f172, [%rd83];
	fma.rn.f32 	%f235, %f171, %f172, %f235;
	ld.volatile.shared.f32 	%f173, [%rd84+144];
	fma.rn.f32 	%f227, %f173, %f172, %f227;
	ld.volatile.shared.f32 	%f174, [%rd84+288];
	fma.rn.f32 	%f219, %f174, %f172, %f219;
	ld.volatile.shared.f32 	%f175, [%rd84+432];
	fma.rn.f32 	%f239, %f175, %f172, %f239;
	ld.volatile.shared.f32 	%f176, [%rd83+64];
	fma.rn.f32 	%f236, %f171, %f176, %f236;
	fma.rn.f32 	%f228, %f173, %f176, %f228;
	fma.rn.f32 	%f220, %f174, %f176, %f220;
	fma.rn.f32 	%f240, %f175, %f176, %f240;
	ld.volatile.shared.f32 	%f177, [%rd83+128];
	fma.rn.f32 	%f237, %f171, %f177, %f237;
	fma.rn.f32 	%f229, %f173, %f177, %f229;
	fma.rn.f32 	%f221, %f174, %f177, %f221;
	fma.rn.f32 	%f241, %f175, %f177, %f241;
	ld.volatile.shared.f32 	%f178, [%rd83+192];
	fma.rn.f32 	%f238, %f171, %f178, %f238;
	fma.rn.f32 	%f230, %f173, %f178, %f230;
	fma.rn.f32 	%f222, %f174, %f178, %f222;
	fma.rn.f32 	%f242, %f175, %f178, %f242;
	ld.volatile.shared.f32 	%f179, [%rd83+256];
	fma.rn.f32 	%f231, %f171, %f179, %f231;
	fma.rn.f32 	%f223, %f173, %f179, %f223;
	fma.rn.f32 	%f215, %f174, %f179, %f215;
	fma.rn.f32 	%f243, %f175, %f179, %f243;
	ld.volatile.shared.f32 	%f180, [%rd83+320];
	fma.rn.f32 	%f232, %f171, %f180, %f232;
	fma.rn.f32 	%f224, %f173, %f180, %f224;
	fma.rn.f32 	%f216, %f174, %f180, %f216;
	fma.rn.f32 	%f244, %f175, %f180, %f244;
	ld.volatile.shared.f32 	%f181, [%rd83+384];
	fma.rn.f32 	%f233, %f171, %f181, %f233;
	fma.rn.f32 	%f225, %f173, %f181, %f225;
	fma.rn.f32 	%f217, %f174, %f181, %f217;
	fma.rn.f32 	%f245, %f175, %f181, %f245;
	ld.volatile.shared.f32 	%f182, [%rd83+448];
	fma.rn.f32 	%f234, %f171, %f182, %f234;
	fma.rn.f32 	%f226, %f173, %f182, %f226;
	fma.rn.f32 	%f218, %f174, %f182, %f218;
	fma.rn.f32 	%f246, %f175, %f182, %f246;
	add.s64 	%rd84, %rd84, 4;
	add.s64 	%rd83, %rd83, 516;
	add.s32 	%r270, %r270, 1;
	setp.lt.s32	%p24, %r270, 8;
	@%p24 bra 	BB2_30;

	bar.sync 	0;
	add.s32 	%r267, %r267, 1;
	setp.lt.s32	%p25, %r267, 128;
	@%p25 bra 	BB2_1;

	mov.u32 	%r261, %tid.x;
	ld.param.u64 	%rd79, [conv3_forward_param_3];
	mov.u32 	%r260, %tid.y;
	add.s32 	%r35, %r3, %r260;
	mul.wide.s32 	%rd69, %r35, 4;
	add.s64 	%rd70, %rd79, %rd69;
	ld.global.nc.f32 	%f129, [%rd70];
	setp.lt.s32	%p26, %r35, 128;
	shl.b32 	%r36, %r35, 14;
	add.s32 	%r37, %r2, %r261;
	setp.lt.s32	%p27, %r37, 16384;
	and.pred  	%p28, %p26, %p27;
	@!%p28 bra 	BB2_34;
	bra.uni 	BB2_33;

BB2_33:
	ld.param.u64 	%rd82, [conv3_forward_param_2];
	add.f32 	%f183, %f129, %f235;
	add.s32 	%r258, %r37, %r36;
	cvt.s64.s32	%rd71, %r258;
	add.s64 	%rd72, %rd71, %rd2;
	shl.b64 	%rd73, %rd72, 2;
	add.s64 	%rd74, %rd82, %rd73;
	st.global.f32 	[%rd74], %f183;

BB2_34:
	ld.param.u64 	%rd80, [conv3_forward_param_2];
	add.s32 	%r38, %r37, 16;
	setp.lt.s32	%p30, %r38, 16384;
	and.pred  	%p31, %p26, %p30;
	add.s32 	%r259, %r38, %r36;
	cvt.s64.s32	%rd75, %r259;
	add.s64 	%rd76, %rd75, %rd2;
	shl.b64 	%rd77, %rd76, 2;
	add.s64 	%rd17, %rd80, %rd77;
	@!%p31 bra 	BB2_36;
	bra.uni 	BB2_35;

BB2_35:
	add.f32 	%f184, %f129, %f236;
	st.global.f32 	[%rd17], %f184;

BB2_36:
	add.s32 	%r39, %r37, 32;
	setp.lt.s32	%p33, %r39, 16384;
	and.pred  	%p34, %p26, %p33;
	@!%p34 bra 	BB2_38;
	bra.uni 	BB2_37;

BB2_37:
	add.f32 	%f185, %f129, %f237;
	st.global.f32 	[%rd17+64], %f185;

BB2_38:
	add.s32 	%r40, %r37, 48;
	setp.lt.s32	%p36, %r40, 16384;
	and.pred  	%p37, %p26, %p36;
	@!%p37 bra 	BB2_40;
	bra.uni 	BB2_39;

BB2_39:
	add.f32 	%f186, %f129, %f238;
	st.global.f32 	[%rd17+128], %f186;

BB2_40:
	add.s32 	%r41, %r37, 64;
	setp.lt.s32	%p39, %r41, 16384;
	and.pred  	%p40, %p26, %p39;
	@!%p40 bra 	BB2_42;
	bra.uni 	BB2_41;

BB2_41:
	add.f32 	%f187, %f129, %f231;
	st.global.f32 	[%rd17+192], %f187;

BB2_42:
	add.s32 	%r42, %r37, 80;
	setp.lt.s32	%p42, %r42, 16384;
	and.pred  	%p43, %p26, %p42;
	@!%p43 bra 	BB2_44;
	bra.uni 	BB2_43;

BB2_43:
	add.f32 	%f188, %f129, %f232;
	st.global.f32 	[%rd17+256], %f188;

BB2_44:
	add.s32 	%r43, %r37, 96;
	setp.lt.s32	%p45, %r43, 16384;
	and.pred  	%p46, %p26, %p45;
	@!%p46 bra 	BB2_46;
	bra.uni 	BB2_45;

BB2_45:
	add.f32 	%f189, %f129, %f233;
	st.global.f32 	[%rd17+320], %f189;

BB2_46:
	add.s32 	%r44, %r37, 112;
	setp.lt.s32	%p48, %r44, 16384;
	and.pred  	%p49, %p26, %p48;
	@!%p49 bra 	BB2_48;
	bra.uni 	BB2_47;

BB2_47:
	add.f32 	%f190, %f129, %f234;
	st.global.f32 	[%rd17+384], %f190;

BB2_48:
	ld.param.u64 	%rd81, [conv3_forward_param_3];
	add.s32 	%r45, %r35, 4;
	mul.wide.s32 	%rd78, %r45, 4;
	add.s64 	%rd18, %rd81, %rd78;
	ld.global.nc.f32 	%f130, [%rd18];
	setp.lt.s32	%p51, %r45, 128;
	and.pred  	%p52, %p51, %p27;
	@!%p52 bra 	BB2_50;
	bra.uni 	BB2_49;

BB2_49:
	add.f32 	%f191, %f130, %f227;
	st.global.f32 	[%rd17+262080], %f191;

BB2_50:
	and.pred  	%p55, %p51, %p30;
	@!%p55 bra 	BB2_52;
	bra.uni 	BB2_51;

BB2_51:
	add.f32 	%f192, %f130, %f228;
	st.global.f32 	[%rd17+262144], %f192;

BB2_52:
	and.pred  	%p58, %p51, %p33;
	@!%p58 bra 	BB2_54;
	bra.uni 	BB2_53;

BB2_53:
	add.f32 	%f193, %f130, %f229;
	st.global.f32 	[%rd17+262208], %f193;

BB2_54:
	and.pred  	%p61, %p51, %p36;
	@!%p61 bra 	BB2_56;
	bra.uni 	BB2_55;

BB2_55:
	add.f32 	%f194, %f130, %f230;
	st.global.f32 	[%rd17+262272], %f194;

BB2_56:
	and.pred  	%p64, %p51, %p39;
	@!%p64 bra 	BB2_58;
	bra.uni 	BB2_57;

BB2_57:
	add.f32 	%f195, %f130, %f223;
	st.global.f32 	[%rd17+262336], %f195;

BB2_58:
	and.pred  	%p67, %p51, %p42;
	@!%p67 bra 	BB2_60;
	bra.uni 	BB2_59;

BB2_59:
	add.f32 	%f196, %f130, %f224;
	st.global.f32 	[%rd17+262400], %f196;

BB2_60:
	and.pred  	%p70, %p51, %p45;
	@!%p70 bra 	BB2_62;
	bra.uni 	BB2_61;

BB2_61:
	add.f32 	%f197, %f130, %f225;
	st.global.f32 	[%rd17+262464], %f197;

BB2_62:
	and.pred  	%p73, %p51, %p48;
	@!%p73 bra 	BB2_64;
	bra.uni 	BB2_63;

BB2_63:
	add.f32 	%f198, %f130, %f226;
	st.global.f32 	[%rd17+262528], %f198;

BB2_64:
	ld.global.nc.f32 	%f131, [%rd18+16];
	add.s32 	%r46, %r35, 8;
	setp.lt.s32	%p75, %r46, 128;
	and.pred  	%p76, %p75, %p27;
	@!%p76 bra 	BB2_66;
	bra.uni 	BB2_65;

BB2_65:
	add.f32 	%f199, %f131, %f219;
	st.global.f32 	[%rd17+524224], %f199;

BB2_66:
	and.pred  	%p79, %p75, %p30;
	@!%p79 bra 	BB2_68;
	bra.uni 	BB2_67;

BB2_67:
	add.f32 	%f200, %f131, %f220;
	st.global.f32 	[%rd17+524288], %f200;

BB2_68:
	and.pred  	%p82, %p75, %p33;
	@!%p82 bra 	BB2_70;
	bra.uni 	BB2_69;

BB2_69:
	add.f32 	%f201, %f131, %f221;
	st.global.f32 	[%rd17+524352], %f201;

BB2_70:
	and.pred  	%p85, %p75, %p36;
	@!%p85 bra 	BB2_72;
	bra.uni 	BB2_71;

BB2_71:
	add.f32 	%f202, %f131, %f222;
	st.global.f32 	[%rd17+524416], %f202;

BB2_72:
	and.pred  	%p88, %p75, %p39;
	@!%p88 bra 	BB2_74;
	bra.uni 	BB2_73;

BB2_73:
	add.f32 	%f203, %f131, %f215;
	st.global.f32 	[%rd17+524480], %f203;

BB2_74:
	and.pred  	%p91, %p75, %p42;
	@!%p91 bra 	BB2_76;
	bra.uni 	BB2_75;

BB2_75:
	add.f32 	%f204, %f131, %f216;
	st.global.f32 	[%rd17+524544], %f204;

BB2_76:
	and.pred  	%p94, %p75, %p45;
	@!%p94 bra 	BB2_78;
	bra.uni 	BB2_77;

BB2_77:
	add.f32 	%f205, %f131, %f217;
	st.global.f32 	[%rd17+524608], %f205;

BB2_78:
	and.pred  	%p97, %p75, %p48;
	@!%p97 bra 	BB2_80;
	bra.uni 	BB2_79;

BB2_79:
	add.f32 	%f206, %f131, %f218;
	st.global.f32 	[%rd17+524672], %f206;

BB2_80:
	ld.global.nc.f32 	%f132, [%rd18+32];
	add.s32 	%r47, %r35, 12;
	setp.lt.s32	%p99, %r47, 128;
	and.pred  	%p100, %p99, %p27;
	@!%p100 bra 	BB2_82;
	bra.uni 	BB2_81;

BB2_81:
	add.f32 	%f207, %f132, %f239;
	st.global.f32 	[%rd17+786368], %f207;

BB2_82:
	and.pred  	%p103, %p99, %p30;
	@!%p103 bra 	BB2_84;
	bra.uni 	BB2_83;

BB2_83:
	add.f32 	%f208, %f132, %f240;
	st.global.f32 	[%rd17+786432], %f208;

BB2_84:
	and.pred  	%p106, %p99, %p33;
	@!%p106 bra 	BB2_86;
	bra.uni 	BB2_85;

BB2_85:
	add.f32 	%f209, %f132, %f241;
	st.global.f32 	[%rd17+786496], %f209;

BB2_86:
	and.pred  	%p109, %p99, %p36;
	@!%p109 bra 	BB2_88;
	bra.uni 	BB2_87;

BB2_87:
	add.f32 	%f210, %f132, %f242;
	st.global.f32 	[%rd17+786560], %f210;

BB2_88:
	and.pred  	%p112, %p99, %p39;
	@!%p112 bra 	BB2_90;
	bra.uni 	BB2_89;

BB2_89:
	add.f32 	%f211, %f132, %f243;
	st.global.f32 	[%rd17+786624], %f211;

BB2_90:
	and.pred  	%p115, %p99, %p42;
	@!%p115 bra 	BB2_92;
	bra.uni 	BB2_91;

BB2_91:
	add.f32 	%f212, %f132, %f244;
	st.global.f32 	[%rd17+786688], %f212;

BB2_92:
	and.pred  	%p118, %p99, %p45;
	@!%p118 bra 	BB2_94;
	bra.uni 	BB2_93;

BB2_93:
	add.f32 	%f213, %f132, %f245;
	st.global.f32 	[%rd17+786752], %f213;

BB2_94:
	and.pred  	%p121, %p99, %p48;
	@!%p121 bra 	BB2_96;
	bra.uni 	BB2_95;

BB2_95:
	add.f32 	%f214, %f132, %f246;
	st.global.f32 	[%rd17+786816], %f214;

BB2_96:
	ret;
}

	// .globl	res1_conv1_forward
.entry res1_conv1_forward(
	.param .u64 .ptr .global .align 4 res1_conv1_forward_param_0,
	.param .u64 .ptr .global .align 4 res1_conv1_forward_param_1,
	.param .u64 .ptr .global .align 4 res1_conv1_forward_param_2
)
.reqntid 16, 4, 1
{
	.reg .pred 	%p<122>;
	.reg .f32 	%f<243>;
	.reg .b32 	%r<261>;
	.reg .b64 	%rd<77>;
	// demoted variable
	.shared .align 4 .b8 res1_conv1_forward$Asub[576];
	// demoted variable
	.shared .align 4 .b8 res1_conv1_forward$Bsub[4128];

	ld.param.u64 	%rd17, [res1_conv1_forward_param_0];
	ld.param.u64 	%rd18, [res1_conv1_forward_param_1];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r49, %ctaid.x;
	mov.b32	%r50, %envreg0;
	add.s32 	%r51, %r49, %r50;
	shl.b32 	%r2, %r51, 7;
	mov.u32 	%r52, %ctaid.y;
	mov.b32	%r53, %envreg1;
	add.s32 	%r54, %r52, %r53;
	shl.b32 	%r3, %r54, 4;
	mov.u32 	%r55, %ctaid.z;
	mov.u32 	%r56, %ntid.z;
	mov.b32	%r57, %envreg5;
	mad.lo.s32 	%r58, %r55, %r56, %r57;
	mov.u32 	%r59, %tid.z;
	add.s32 	%r60, %r58, %r59;
	shl.b32 	%r61, %r60, 21;
	cvt.s64.s32	%rd1, %r61;
	mov.u32 	%r4, %tid.y;
	shl.b32 	%r62, %r4, 4;
	add.s32 	%r63, %r62, %r1;
	shr.s32 	%r64, %r63, 31;
	shr.u32 	%r65, %r64, 29;
	add.s32 	%r66, %r63, %r65;
	shr.s32 	%r67, %r66, 3;
	and.b32  	%r68, %r66, -8;
	sub.s32 	%r5, %r63, %r68;
	add.s32 	%r6, %r67, %r3;
	mul.wide.s32 	%rd20, %r67, 36;
	mov.u64 	%rd21, res1_conv1_forward$Asub;
	add.s64 	%rd22, %rd21, %rd20;
	mul.wide.s32 	%rd23, %r5, 4;
	add.s64 	%rd2, %rd22, %rd23;
	mul.lo.s32 	%r7, %r6, 1152;
	add.s32 	%r69, %r63, 64;
	shr.s32 	%r70, %r69, 31;
	shr.u32 	%r71, %r70, 29;
	add.s32 	%r72, %r69, %r71;
	shr.s32 	%r73, %r72, 3;
	and.b32  	%r74, %r72, -8;
	sub.s32 	%r8, %r69, %r74;
	add.s32 	%r9, %r73, %r3;
	mul.wide.s32 	%rd24, %r73, 36;
	add.s64 	%rd25, %rd21, %rd24;
	mul.wide.s32 	%rd26, %r8, 4;
	add.s64 	%rd3, %rd25, %rd26;
	mul.lo.s32 	%r10, %r9, 1152;
	mad.lo.s32 	%r11, %r4, 16, %r1;
	mul.wide.s32 	%rd27, %r4, 36;
	add.s64 	%rd4, %rd21, %rd27;
	mul.wide.s32 	%rd28, %r1, 4;
	mov.u64 	%rd29, res1_conv1_forward$Bsub;
	add.s64 	%rd5, %rd29, %rd28;
	mov.f32 	%f179, 0f00000000;
	mov.u32 	%r257, 0;
	mov.f32 	%f180, %f179;
	mov.f32 	%f181, %f179;
	mov.f32 	%f182, %f179;
	mov.f32 	%f183, %f179;
	mov.f32 	%f184, %f179;
	mov.f32 	%f185, %f179;
	mov.f32 	%f186, %f179;
	mov.f32 	%f187, %f179;
	mov.f32 	%f188, %f179;
	mov.f32 	%f189, %f179;
	mov.f32 	%f190, %f179;
	mov.f32 	%f191, %f179;
	mov.f32 	%f192, %f179;
	mov.f32 	%f193, %f179;
	mov.f32 	%f194, %f179;
	mov.f32 	%f195, %f179;
	mov.f32 	%f196, %f179;
	mov.f32 	%f197, %f179;
	mov.f32 	%f198, %f179;
	mov.f32 	%f199, %f179;
	mov.f32 	%f200, %f179;
	mov.f32 	%f201, %f179;
	mov.f32 	%f202, %f179;
	mov.f32 	%f203, %f179;
	mov.f32 	%f204, %f179;
	mov.f32 	%f205, %f179;
	mov.f32 	%f206, %f179;
	mov.f32 	%f207, %f179;
	mov.f32 	%f208, %f179;
	mov.f32 	%f209, %f179;
	mov.f32 	%f210, %f179;

BB3_1:
	shl.b32 	%r13, %r257, 3;
	add.s32 	%r14, %r5, %r13;
	setp.lt.s32	%p1, %r14, 1152;
	setp.lt.s32	%p2, %r6, 128;
	and.pred  	%p3, %p2, %p1;
	@%p3 bra 	BB3_3;
	bra.uni 	BB3_2;

BB3_3:
	add.s32 	%r76, %r7, %r14;
	mul.wide.s32 	%rd30, %r76, 4;
	add.s64 	%rd31, %rd18, %rd30;
	ld.global.nc.f32 	%f161, [%rd31];
	st.volatile.shared.f32 	[%rd2], %f161;
	bra.uni 	BB3_4;

BB3_2:
	mov.u32 	%r75, 0;
	st.volatile.shared.u32 	[%rd2], %r75;

BB3_4:
	setp.lt.s32	%p4, %r9, 128;
	add.s32 	%r15, %r8, %r13;
	setp.lt.s32	%p5, %r15, 1152;
	and.pred  	%p6, %p4, %p5;
	@%p6 bra 	BB3_6;
	bra.uni 	BB3_5;

BB3_6:
	add.s32 	%r80, %r10, %r15;
	mul.wide.s32 	%rd32, %r80, 4;
	add.s64 	%rd33, %rd18, %rd32;
	ld.global.nc.f32 	%f162, [%rd33];
	st.volatile.shared.f32 	[%rd3], %f162;
	bra.uni 	BB3_7;

BB3_5:
	mov.u32 	%r78, 0;
	st.volatile.shared.u32 	[%rd3], %r78;

BB3_7:
	mov.u32 	%r259, -16;
	mov.u32 	%r258, %r11;

BB3_8:
	.pragma "nounroll";
	shl.b32 	%r255, %r257, 3;
	shr.s32 	%r81, %r258, 31;
	shr.u32 	%r82, %r81, 25;
	add.s32 	%r83, %r258, %r82;
	shr.s32 	%r84, %r83, 7;
	add.s32 	%r18, %r84, %r255;
	and.b32  	%r85, %r83, -128;
	sub.s32 	%r86, %r258, %r85;
	add.s32 	%r19, %r86, %r2;
	setp.lt.s32	%p7, %r19, 16384;
	setp.lt.s32	%p8, %r18, 1152;
	and.pred  	%p9, %p7, %p8;
	mul.wide.s32 	%rd34, %r84, 516;
	add.s64 	%rd36, %rd29, %rd34;
	mul.wide.s32 	%rd37, %r86, 4;
	add.s64 	%rd6, %rd36, %rd37;
	@%p9 bra 	BB3_10;
	bra.uni 	BB3_9;

BB3_10:
	mul.hi.s32 	%r88, %r18, 1431655766;
	shr.u32 	%r89, %r88, 31;
	add.s32 	%r90, %r88, %r89;
	mul.lo.s32 	%r91, %r90, 3;
	sub.s32 	%r92, %r18, %r91;
	mul.hi.s32 	%r93, %r90, 1431655766;
	shr.u32 	%r94, %r93, 31;
	add.s32 	%r95, %r93, %r94;
	mul.lo.s32 	%r96, %r95, 3;
	sub.s32 	%r97, %r90, %r96;
	shr.s32 	%r98, %r19, 31;
	shr.u32 	%r99, %r98, 25;
	add.s32 	%r100, %r19, %r99;
	shr.s32 	%r101, %r100, 7;
	shr.s32 	%r102, %r100, 31;
	shr.u32 	%r103, %r102, 25;
	add.s32 	%r104, %r101, %r103;
	and.b32  	%r105, %r104, -128;
	sub.s32 	%r106, %r101, %r105;
	add.s32 	%r107, %r97, %r106;
	add.s32 	%r108, %r107, -1;
	mul.hi.s32 	%r109, %r18, 954437177;
	shr.u32 	%r110, %r109, 31;
	shr.u32 	%r111, %r109, 1;
	add.s32 	%r112, %r111, %r110;
	shl.b32 	%r113, %r112, 7;
	add.s32 	%r114, %r108, %r113;
	and.b32  	%r115, %r100, -128;
	sub.s32 	%r116, %r19, %r115;
	add.s32 	%r117, %r92, %r116;
	add.s32 	%r118, %r117, -1;
	shl.b32 	%r119, %r114, 7;
	add.s32 	%r20, %r119, %r118;
	or.b32  	%r120, %r108, %r118;
	setp.lt.u32	%p10, %r120, 128;
	@%p10 bra 	BB3_12;
	bra.uni 	BB3_11;

BB3_12:
	cvt.s64.s32	%rd38, %r20;
	add.s64 	%rd39, %rd38, %rd1;
	shl.b64 	%rd40, %rd39, 2;
	add.s64 	%rd41, %rd17, %rd40;
	ld.global.nc.f32 	%f163, [%rd41];
	st.volatile.shared.f32 	[%rd6], %f163;
	bra.uni 	BB3_13;

BB3_9:
	mov.u32 	%r87, 0;
	st.volatile.shared.u32 	[%rd6], %r87;
	bra.uni 	BB3_13;

BB3_11:
	mov.u32 	%r121, 0;
	st.volatile.shared.u32 	[%rd6], %r121;

BB3_13:
	shl.b32 	%r256, %r257, 3;
	add.s32 	%r122, %r258, 64;
	shr.s32 	%r123, %r122, 31;
	shr.u32 	%r124, %r123, 25;
	add.s32 	%r125, %r122, %r124;
	and.b32  	%r126, %r125, -128;
	sub.s32 	%r127, %r122, %r126;
	shr.s32 	%r128, %r125, 7;
	add.s32 	%r21, %r128, %r256;
	add.s32 	%r22, %r127, %r2;
	setp.lt.s32	%p11, %r22, 16384;
	setp.lt.s32	%p12, %r21, 1152;
	and.pred  	%p13, %p11, %p12;
	mul.wide.s32 	%rd42, %r128, 516;
	add.s64 	%rd44, %rd29, %rd42;
	mul.wide.s32 	%rd45, %r127, 4;
	add.s64 	%rd7, %rd44, %rd45;
	@%p13 bra 	BB3_15;
	bra.uni 	BB3_14;

BB3_15:
	mul.hi.s32 	%r130, %r21, 1431655766;
	shr.u32 	%r131, %r130, 31;
	add.s32 	%r132, %r130, %r131;
	mul.lo.s32 	%r133, %r132, 3;
	sub.s32 	%r134, %r21, %r133;
	mul.hi.s32 	%r135, %r132, 1431655766;
	shr.u32 	%r136, %r135, 31;
	add.s32 	%r137, %r135, %r136;
	mul.lo.s32 	%r138, %r137, 3;
	sub.s32 	%r139, %r132, %r138;
	shr.s32 	%r140, %r22, 31;
	shr.u32 	%r141, %r140, 25;
	add.s32 	%r142, %r22, %r141;
	shr.s32 	%r143, %r142, 7;
	shr.s32 	%r144, %r142, 31;
	shr.u32 	%r145, %r144, 25;
	add.s32 	%r146, %r143, %r145;
	and.b32  	%r147, %r146, -128;
	sub.s32 	%r148, %r143, %r147;
	add.s32 	%r149, %r139, %r148;
	add.s32 	%r150, %r149, -1;
	mul.hi.s32 	%r151, %r21, 954437177;
	shr.u32 	%r152, %r151, 31;
	shr.u32 	%r153, %r151, 1;
	add.s32 	%r154, %r153, %r152;
	shl.b32 	%r155, %r154, 7;
	add.s32 	%r156, %r150, %r155;
	and.b32  	%r157, %r142, -128;
	sub.s32 	%r158, %r22, %r157;
	add.s32 	%r159, %r134, %r158;
	add.s32 	%r160, %r159, -1;
	shl.b32 	%r161, %r156, 7;
	add.s32 	%r23, %r161, %r160;
	or.b32  	%r162, %r150, %r160;
	setp.lt.u32	%p14, %r162, 128;
	@%p14 bra 	BB3_17;
	bra.uni 	BB3_16;

BB3_17:
	cvt.s64.s32	%rd46, %r23;
	add.s64 	%rd47, %rd46, %rd1;
	shl.b64 	%rd48, %rd47, 2;
	add.s64 	%rd49, %rd17, %rd48;
	ld.global.nc.f32 	%f164, [%rd49];
	st.volatile.shared.f32 	[%rd7], %f164;
	bra.uni 	BB3_18;

BB3_14:
	mov.u32 	%r129, 0;
	st.volatile.shared.u32 	[%rd7], %r129;
	bra.uni 	BB3_18;

BB3_16:
	mov.u32 	%r163, 0;
	st.volatile.shared.u32 	[%rd7], %r163;

BB3_18:
	shl.b32 	%r253, %r257, 3;
	add.s32 	%r164, %r258, 128;
	shr.s32 	%r165, %r164, 31;
	shr.u32 	%r166, %r165, 25;
	add.s32 	%r167, %r164, %r166;
	and.b32  	%r168, %r167, -128;
	sub.s32 	%r169, %r164, %r168;
	shr.s32 	%r170, %r167, 7;
	add.s32 	%r24, %r170, %r253;
	add.s32 	%r25, %r169, %r2;
	setp.lt.s32	%p15, %r25, 16384;
	setp.lt.s32	%p16, %r24, 1152;
	and.pred  	%p17, %p15, %p16;
	mul.wide.s32 	%rd50, %r170, 516;
	add.s64 	%rd52, %rd29, %rd50;
	mul.wide.s32 	%rd53, %r169, 4;
	add.s64 	%rd8, %rd52, %rd53;
	@%p17 bra 	BB3_20;
	bra.uni 	BB3_19;

BB3_20:
	mul.hi.s32 	%r172, %r24, 1431655766;
	shr.u32 	%r173, %r172, 31;
	add.s32 	%r174, %r172, %r173;
	mul.lo.s32 	%r175, %r174, 3;
	sub.s32 	%r176, %r24, %r175;
	mul.hi.s32 	%r177, %r174, 1431655766;
	shr.u32 	%r178, %r177, 31;
	add.s32 	%r179, %r177, %r178;
	mul.lo.s32 	%r180, %r179, 3;
	sub.s32 	%r181, %r174, %r180;
	shr.s32 	%r182, %r25, 31;
	shr.u32 	%r183, %r182, 25;
	add.s32 	%r184, %r25, %r183;
	shr.s32 	%r185, %r184, 7;
	shr.s32 	%r186, %r184, 31;
	shr.u32 	%r187, %r186, 25;
	add.s32 	%r188, %r185, %r187;
	and.b32  	%r189, %r188, -128;
	sub.s32 	%r190, %r185, %r189;
	add.s32 	%r191, %r181, %r190;
	add.s32 	%r192, %r191, -1;
	mul.hi.s32 	%r193, %r24, 954437177;
	shr.u32 	%r194, %r193, 31;
	shr.u32 	%r195, %r193, 1;
	add.s32 	%r196, %r195, %r194;
	shl.b32 	%r197, %r196, 7;
	add.s32 	%r198, %r192, %r197;
	and.b32  	%r199, %r184, -128;
	sub.s32 	%r200, %r25, %r199;
	add.s32 	%r201, %r176, %r200;
	add.s32 	%r202, %r201, -1;
	shl.b32 	%r203, %r198, 7;
	add.s32 	%r26, %r203, %r202;
	or.b32  	%r204, %r192, %r202;
	setp.lt.u32	%p18, %r204, 128;
	@%p18 bra 	BB3_22;
	bra.uni 	BB3_21;

BB3_22:
	cvt.s64.s32	%rd54, %r26;
	add.s64 	%rd55, %rd54, %rd1;
	shl.b64 	%rd56, %rd55, 2;
	add.s64 	%rd57, %rd17, %rd56;
	ld.global.nc.f32 	%f165, [%rd57];
	st.volatile.shared.f32 	[%rd8], %f165;
	bra.uni 	BB3_23;

BB3_19:
	mov.u32 	%r171, 0;
	st.volatile.shared.u32 	[%rd8], %r171;
	bra.uni 	BB3_23;

BB3_21:
	mov.u32 	%r205, 0;
	st.volatile.shared.u32 	[%rd8], %r205;

BB3_23:
	shl.b32 	%r254, %r257, 3;
	add.s32 	%r206, %r258, 192;
	shr.s32 	%r207, %r206, 31;
	shr.u32 	%r208, %r207, 25;
	add.s32 	%r209, %r206, %r208;
	and.b32  	%r210, %r209, -128;
	sub.s32 	%r211, %r206, %r210;
	shr.s32 	%r212, %r209, 7;
	add.s32 	%r27, %r212, %r254;
	add.s32 	%r28, %r211, %r2;
	setp.lt.s32	%p19, %r28, 16384;
	setp.lt.s32	%p20, %r27, 1152;
	and.pred  	%p21, %p19, %p20;
	mul.wide.s32 	%rd58, %r212, 516;
	add.s64 	%rd60, %rd29, %rd58;
	mul.wide.s32 	%rd61, %r211, 4;
	add.s64 	%rd9, %rd60, %rd61;
	@%p21 bra 	BB3_25;
	bra.uni 	BB3_24;

BB3_25:
	mul.hi.s32 	%r214, %r27, 1431655766;
	shr.u32 	%r215, %r214, 31;
	add.s32 	%r216, %r214, %r215;
	mul.lo.s32 	%r217, %r216, 3;
	sub.s32 	%r218, %r27, %r217;
	mul.hi.s32 	%r219, %r216, 1431655766;
	shr.u32 	%r220, %r219, 31;
	add.s32 	%r221, %r219, %r220;
	mul.lo.s32 	%r222, %r221, 3;
	sub.s32 	%r223, %r216, %r222;
	shr.s32 	%r224, %r28, 31;
	shr.u32 	%r225, %r224, 25;
	add.s32 	%r226, %r28, %r225;
	shr.s32 	%r227, %r226, 7;
	shr.s32 	%r228, %r226, 31;
	shr.u32 	%r229, %r228, 25;
	add.s32 	%r230, %r227, %r229;
	and.b32  	%r231, %r230, -128;
	sub.s32 	%r232, %r227, %r231;
	add.s32 	%r233, %r223, %r232;
	add.s32 	%r234, %r233, -1;
	mul.hi.s32 	%r235, %r27, 954437177;
	shr.u32 	%r236, %r235, 31;
	shr.u32 	%r237, %r235, 1;
	add.s32 	%r238, %r237, %r236;
	shl.b32 	%r239, %r238, 7;
	add.s32 	%r240, %r234, %r239;
	and.b32  	%r241, %r226, -128;
	sub.s32 	%r242, %r28, %r241;
	add.s32 	%r243, %r218, %r242;
	add.s32 	%r244, %r243, -1;
	shl.b32 	%r245, %r240, 7;
	add.s32 	%r29, %r245, %r244;
	or.b32  	%r246, %r234, %r244;
	setp.lt.u32	%p22, %r246, 128;
	@%p22 bra 	BB3_27;
	bra.uni 	BB3_26;

BB3_27:
	cvt.s64.s32	%rd62, %r29;
	add.s64 	%rd63, %rd62, %rd1;
	shl.b64 	%rd64, %rd63, 2;
	add.s64 	%rd65, %rd17, %rd64;
	ld.global.nc.f32 	%f166, [%rd65];
	st.volatile.shared.f32 	[%rd9], %f166;
	bra.uni 	BB3_28;

BB3_24:
	mov.u32 	%r213, 0;
	st.volatile.shared.u32 	[%rd9], %r213;
	bra.uni 	BB3_28;

BB3_26:
	mov.u32 	%r247, 0;
	st.volatile.shared.u32 	[%rd9], %r247;

BB3_28:
	add.s32 	%r259, %r259, 4;
	add.s32 	%r258, %r258, 256;
	setp.ne.s32	%p23, %r259, 0;
	@%p23 bra 	BB3_8;

	bar.sync 	0;
	mov.u32 	%r260, 0;
	mov.u64 	%rd75, %rd5;
	mov.u64 	%rd76, %rd4;

BB3_30:
	.pragma "nounroll";
	ld.volatile.shared.f32 	%f167, [%rd76];
	ld.volatile.shared.f32 	%f168, [%rd75];
	fma.rn.f32 	%f199, %f167, %f168, %f199;
	ld.volatile.shared.f32 	%f169, [%rd76+144];
	fma.rn.f32 	%f191, %f169, %f168, %f191;
	ld.volatile.shared.f32 	%f170, [%rd76+288];
	fma.rn.f32 	%f183, %f170, %f168, %f183;
	ld.volatile.shared.f32 	%f171, [%rd76+432];
	fma.rn.f32 	%f203, %f171, %f168, %f203;
	ld.volatile.shared.f32 	%f172, [%rd75+64];
	fma.rn.f32 	%f200, %f167, %f172, %f200;
	fma.rn.f32 	%f192, %f169, %f172, %f192;
	fma.rn.f32 	%f184, %f170, %f172, %f184;
	fma.rn.f32 	%f204, %f171, %f172, %f204;
	ld.volatile.shared.f32 	%f173, [%rd75+128];
	fma.rn.f32 	%f201, %f167, %f173, %f201;
	fma.rn.f32 	%f193, %f169, %f173, %f193;
	fma.rn.f32 	%f185, %f170, %f173, %f185;
	fma.rn.f32 	%f205, %f171, %f173, %f205;
	ld.volatile.shared.f32 	%f174, [%rd75+192];
	fma.rn.f32 	%f202, %f167, %f174, %f202;
	fma.rn.f32 	%f194, %f169, %f174, %f194;
	fma.rn.f32 	%f186, %f170, %f174, %f186;
	fma.rn.f32 	%f206, %f171, %f174, %f206;
	ld.volatile.shared.f32 	%f175, [%rd75+256];
	fma.rn.f32 	%f195, %f167, %f175, %f195;
	fma.rn.f32 	%f187, %f169, %f175, %f187;
	fma.rn.f32 	%f179, %f170, %f175, %f179;
	fma.rn.f32 	%f207, %f171, %f175, %f207;
	ld.volatile.shared.f32 	%f176, [%rd75+320];
	fma.rn.f32 	%f196, %f167, %f176, %f196;
	fma.rn.f32 	%f188, %f169, %f176, %f188;
	fma.rn.f32 	%f180, %f170, %f176, %f180;
	fma.rn.f32 	%f208, %f171, %f176, %f208;
	ld.volatile.shared.f32 	%f177, [%rd75+384];
	fma.rn.f32 	%f197, %f167, %f177, %f197;
	fma.rn.f32 	%f189, %f169, %f177, %f189;
	fma.rn.f32 	%f181, %f170, %f177, %f181;
	fma.rn.f32 	%f209, %f171, %f177, %f209;
	ld.volatile.shared.f32 	%f178, [%rd75+448];
	fma.rn.f32 	%f198, %f167, %f178, %f198;
	fma.rn.f32 	%f190, %f169, %f178, %f190;
	fma.rn.f32 	%f182, %f170, %f178, %f182;
	fma.rn.f32 	%f210, %f171, %f178, %f210;
	add.s64 	%rd76, %rd76, 4;
	add.s64 	%rd75, %rd75, 516;
	add.s32 	%r260, %r260, 1;
	setp.lt.s32	%p24, %r260, 8;
	@%p24 bra 	BB3_30;

	bar.sync 	0;
	add.s32 	%r257, %r257, 1;
	setp.lt.s32	%p25, %r257, 144;
	@%p25 bra 	BB3_1;

	mov.u32 	%r252, %tid.x;
	mov.u32 	%r251, %tid.y;
	add.s32 	%r35, %r3, %r251;
	setp.lt.s32	%p26, %r35, 128;
	shl.b32 	%r36, %r35, 14;
	add.s32 	%r37, %r2, %r252;
	setp.lt.s32	%p27, %r37, 16384;
	and.pred  	%p28, %p26, %p27;
	@!%p28 bra 	BB3_34;
	bra.uni 	BB3_33;

BB3_33:
	ld.param.u64 	%rd74, [res1_conv1_forward_param_2];
	add.s32 	%r249, %r37, %r36;
	cvt.s64.s32	%rd66, %r249;
	add.s64 	%rd67, %rd66, %rd1;
	shl.b64 	%rd68, %rd67, 2;
	add.s64 	%rd69, %rd74, %rd68;
	st.global.f32 	[%rd69], %f199;

BB3_34:
	ld.param.u64 	%rd73, [res1_conv1_forward_param_2];
	add.s32 	%r38, %r37, 16;
	setp.lt.s32	%p30, %r38, 16384;
	and.pred  	%p31, %p26, %p30;
	add.s32 	%r250, %r38, %r36;
	cvt.s64.s32	%rd70, %r250;
	add.s64 	%rd71, %rd70, %rd1;
	shl.b64 	%rd72, %rd71, 2;
	add.s64 	%rd16, %rd73, %rd72;
	@!%p31 bra 	BB3_36;
	bra.uni 	BB3_35;

BB3_35:
	st.global.f32 	[%rd16], %f200;

BB3_36:
	add.s32 	%r39, %r37, 32;
	setp.lt.s32	%p33, %r39, 16384;
	and.pred  	%p34, %p26, %p33;
	@!%p34 bra 	BB3_38;
	bra.uni 	BB3_37;

BB3_37:
	st.global.f32 	[%rd16+64], %f201;

BB3_38:
	add.s32 	%r40, %r37, 48;
	setp.lt.s32	%p36, %r40, 16384;
	and.pred  	%p37, %p26, %p36;
	@!%p37 bra 	BB3_40;
	bra.uni 	BB3_39;

BB3_39:
	st.global.f32 	[%rd16+128], %f202;

BB3_40:
	add.s32 	%r41, %r37, 64;
	setp.lt.s32	%p39, %r41, 16384;
	and.pred  	%p40, %p26, %p39;
	@!%p40 bra 	BB3_42;
	bra.uni 	BB3_41;

BB3_41:
	st.global.f32 	[%rd16+192], %f195;

BB3_42:
	add.s32 	%r42, %r37, 80;
	setp.lt.s32	%p42, %r42, 16384;
	and.pred  	%p43, %p26, %p42;
	@!%p43 bra 	BB3_44;
	bra.uni 	BB3_43;

BB3_43:
	st.global.f32 	[%rd16+256], %f196;

BB3_44:
	add.s32 	%r43, %r37, 96;
	setp.lt.s32	%p45, %r43, 16384;
	and.pred  	%p46, %p26, %p45;
	@!%p46 bra 	BB3_46;
	bra.uni 	BB3_45;

BB3_45:
	st.global.f32 	[%rd16+320], %f197;

BB3_46:
	add.s32 	%r44, %r37, 112;
	setp.lt.s32	%p48, %r44, 16384;
	and.pred  	%p49, %p26, %p48;
	@!%p49 bra 	BB3_48;
	bra.uni 	BB3_47;

BB3_47:
	st.global.f32 	[%rd16+384], %f198;

BB3_48:
	add.s32 	%r45, %r35, 4;
	setp.lt.s32	%p51, %r45, 128;
	and.pred  	%p52, %p51, %p27;
	@!%p52 bra 	BB3_50;
	bra.uni 	BB3_49;

BB3_49:
	st.global.f32 	[%rd16+262080], %f191;

BB3_50:
	and.pred  	%p55, %p51, %p30;
	@!%p55 bra 	BB3_52;
	bra.uni 	BB3_51;

BB3_51:
	st.global.f32 	[%rd16+262144], %f192;

BB3_52:
	and.pred  	%p58, %p51, %p33;
	@!%p58 bra 	BB3_54;
	bra.uni 	BB3_53;

BB3_53:
	st.global.f32 	[%rd16+262208], %f193;

BB3_54:
	and.pred  	%p61, %p51, %p36;
	@!%p61 bra 	BB3_56;
	bra.uni 	BB3_55;

BB3_55:
	st.global.f32 	[%rd16+262272], %f194;

BB3_56:
	and.pred  	%p64, %p51, %p39;
	@!%p64 bra 	BB3_58;
	bra.uni 	BB3_57;

BB3_57:
	st.global.f32 	[%rd16+262336], %f187;

BB3_58:
	and.pred  	%p67, %p51, %p42;
	@!%p67 bra 	BB3_60;
	bra.uni 	BB3_59;

BB3_59:
	st.global.f32 	[%rd16+262400], %f188;

BB3_60:
	and.pred  	%p70, %p51, %p45;
	@!%p70 bra 	BB3_62;
	bra.uni 	BB3_61;

BB3_61:
	st.global.f32 	[%rd16+262464], %f189;

BB3_62:
	and.pred  	%p73, %p51, %p48;
	@!%p73 bra 	BB3_64;
	bra.uni 	BB3_63;

BB3_63:
	st.global.f32 	[%rd16+262528], %f190;

BB3_64:
	add.s32 	%r46, %r35, 8;
	setp.lt.s32	%p75, %r46, 128;
	and.pred  	%p76, %p75, %p27;
	@!%p76 bra 	BB3_66;
	bra.uni 	BB3_65;

BB3_65:
	st.global.f32 	[%rd16+524224], %f183;

BB3_66:
	and.pred  	%p79, %p75, %p30;
	@!%p79 bra 	BB3_68;
	bra.uni 	BB3_67;

BB3_67:
	st.global.f32 	[%rd16+524288], %f184;

BB3_68:
	and.pred  	%p82, %p75, %p33;
	@!%p82 bra 	BB3_70;
	bra.uni 	BB3_69;

BB3_69:
	st.global.f32 	[%rd16+524352], %f185;

BB3_70:
	and.pred  	%p85, %p75, %p36;
	@!%p85 bra 	BB3_72;
	bra.uni 	BB3_71;

BB3_71:
	st.global.f32 	[%rd16+524416], %f186;

BB3_72:
	and.pred  	%p88, %p75, %p39;
	@!%p88 bra 	BB3_74;
	bra.uni 	BB3_73;

BB3_73:
	st.global.f32 	[%rd16+524480], %f179;

BB3_74:
	and.pred  	%p91, %p75, %p42;
	@!%p91 bra 	BB3_76;
	bra.uni 	BB3_75;

BB3_75:
	st.global.f32 	[%rd16+524544], %f180;

BB3_76:
	and.pred  	%p94, %p75, %p45;
	@!%p94 bra 	BB3_78;
	bra.uni 	BB3_77;

BB3_77:
	st.global.f32 	[%rd16+524608], %f181;

BB3_78:
	and.pred  	%p97, %p75, %p48;
	@!%p97 bra 	BB3_80;
	bra.uni 	BB3_79;

BB3_79:
	st.global.f32 	[%rd16+524672], %f182;

BB3_80:
	add.s32 	%r47, %r35, 12;
	setp.lt.s32	%p99, %r47, 128;
	and.pred  	%p100, %p99, %p27;
	@!%p100 bra 	BB3_82;
	bra.uni 	BB3_81;

BB3_81:
	st.global.f32 	[%rd16+786368], %f203;

BB3_82:
	and.pred  	%p103, %p99, %p30;
	@!%p103 bra 	BB3_84;
	bra.uni 	BB3_83;

BB3_83:
	st.global.f32 	[%rd16+786432], %f204;

BB3_84:
	and.pred  	%p106, %p99, %p33;
	@!%p106 bra 	BB3_86;
	bra.uni 	BB3_85;

BB3_85:
	st.global.f32 	[%rd16+786496], %f205;

BB3_86:
	and.pred  	%p109, %p99, %p36;
	@!%p109 bra 	BB3_88;
	bra.uni 	BB3_87;

BB3_87:
	st.global.f32 	[%rd16+786560], %f206;

BB3_88:
	and.pred  	%p112, %p99, %p39;
	@!%p112 bra 	BB3_90;
	bra.uni 	BB3_89;

BB3_89:
	st.global.f32 	[%rd16+786624], %f207;

BB3_90:
	and.pred  	%p115, %p99, %p42;
	@!%p115 bra 	BB3_92;
	bra.uni 	BB3_91;

BB3_91:
	st.global.f32 	[%rd16+786688], %f208;

BB3_92:
	and.pred  	%p118, %p99, %p45;
	@!%p118 bra 	BB3_94;
	bra.uni 	BB3_93;

BB3_93:
	st.global.f32 	[%rd16+786752], %f209;

BB3_94:
	and.pred  	%p121, %p99, %p48;
	@!%p121 bra 	BB3_96;
	bra.uni 	BB3_95;

BB3_95:
	st.global.f32 	[%rd16+786816], %f210;

BB3_96:
	ret;
}

	// .globl	res1_conv2_forward
.entry res1_conv2_forward(
	.param .u64 .ptr .global .align 4 res1_conv2_forward_param_0,
	.param .u64 .ptr .global .align 4 res1_conv2_forward_param_1,
	.param .u64 .ptr .global .align 4 res1_conv2_forward_param_2
)
.reqntid 16, 4, 1
{
	.reg .pred 	%p<122>;
	.reg .f32 	%f<243>;
	.reg .b32 	%r<261>;
	.reg .b64 	%rd<77>;
	// demoted variable
	.shared .align 4 .b8 res1_conv2_forward$Asub[576];
	// demoted variable
	.shared .align 4 .b8 res1_conv2_forward$Bsub[4128];

	ld.param.u64 	%rd17, [res1_conv2_forward_param_0];
	ld.param.u64 	%rd18, [res1_conv2_forward_param_1];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r49, %ctaid.x;
	mov.b32	%r50, %envreg0;
	add.s32 	%r51, %r49, %r50;
	shl.b32 	%r2, %r51, 7;
	mov.u32 	%r52, %ctaid.y;
	mov.b32	%r53, %envreg1;
	add.s32 	%r54, %r52, %r53;
	shl.b32 	%r3, %r54, 4;
	mov.u32 	%r55, %ctaid.z;
	mov.u32 	%r56, %ntid.z;
	mov.b32	%r57, %envreg5;
	mad.lo.s32 	%r58, %r55, %r56, %r57;
	mov.u32 	%r59, %tid.z;
	add.s32 	%r60, %r58, %r59;
	shl.b32 	%r61, %r60, 21;
	cvt.s64.s32	%rd1, %r61;
	mov.u32 	%r4, %tid.y;
	shl.b32 	%r62, %r4, 4;
	add.s32 	%r63, %r62, %r1;
	shr.s32 	%r64, %r63, 31;
	shr.u32 	%r65, %r64, 29;
	add.s32 	%r66, %r63, %r65;
	shr.s32 	%r67, %r66, 3;
	and.b32  	%r68, %r66, -8;
	sub.s32 	%r5, %r63, %r68;
	add.s32 	%r6, %r67, %r3;
	mul.wide.s32 	%rd20, %r67, 36;
	mov.u64 	%rd21, res1_conv2_forward$Asub;
	add.s64 	%rd22, %rd21, %rd20;
	mul.wide.s32 	%rd23, %r5, 4;
	add.s64 	%rd2, %rd22, %rd23;
	mul.lo.s32 	%r7, %r6, 1152;
	add.s32 	%r69, %r63, 64;
	shr.s32 	%r70, %r69, 31;
	shr.u32 	%r71, %r70, 29;
	add.s32 	%r72, %r69, %r71;
	shr.s32 	%r73, %r72, 3;
	and.b32  	%r74, %r72, -8;
	sub.s32 	%r8, %r69, %r74;
	add.s32 	%r9, %r73, %r3;
	mul.wide.s32 	%rd24, %r73, 36;
	add.s64 	%rd25, %rd21, %rd24;
	mul.wide.s32 	%rd26, %r8, 4;
	add.s64 	%rd3, %rd25, %rd26;
	mul.lo.s32 	%r10, %r9, 1152;
	mad.lo.s32 	%r11, %r4, 16, %r1;
	mul.wide.s32 	%rd27, %r4, 36;
	add.s64 	%rd4, %rd21, %rd27;
	mul.wide.s32 	%rd28, %r1, 4;
	mov.u64 	%rd29, res1_conv2_forward$Bsub;
	add.s64 	%rd5, %rd29, %rd28;
	mov.f32 	%f179, 0f00000000;
	mov.u32 	%r257, 0;
	mov.f32 	%f180, %f179;
	mov.f32 	%f181, %f179;
	mov.f32 	%f182, %f179;
	mov.f32 	%f183, %f179;
	mov.f32 	%f184, %f179;
	mov.f32 	%f185, %f179;
	mov.f32 	%f186, %f179;
	mov.f32 	%f187, %f179;
	mov.f32 	%f188, %f179;
	mov.f32 	%f189, %f179;
	mov.f32 	%f190, %f179;
	mov.f32 	%f191, %f179;
	mov.f32 	%f192, %f179;
	mov.f32 	%f193, %f179;
	mov.f32 	%f194, %f179;
	mov.f32 	%f195, %f179;
	mov.f32 	%f196, %f179;
	mov.f32 	%f197, %f179;
	mov.f32 	%f198, %f179;
	mov.f32 	%f199, %f179;
	mov.f32 	%f200, %f179;
	mov.f32 	%f201, %f179;
	mov.f32 	%f202, %f179;
	mov.f32 	%f203, %f179;
	mov.f32 	%f204, %f179;
	mov.f32 	%f205, %f179;
	mov.f32 	%f206, %f179;
	mov.f32 	%f207, %f179;
	mov.f32 	%f208, %f179;
	mov.f32 	%f209, %f179;
	mov.f32 	%f210, %f179;

BB4_1:
	shl.b32 	%r13, %r257, 3;
	add.s32 	%r14, %r5, %r13;
	setp.lt.s32	%p1, %r14, 1152;
	setp.lt.s32	%p2, %r6, 128;
	and.pred  	%p3, %p2, %p1;
	@%p3 bra 	BB4_3;
	bra.uni 	BB4_2;

BB4_3:
	add.s32 	%r76, %r7, %r14;
	mul.wide.s32 	%rd30, %r76, 4;
	add.s64 	%rd31, %rd18, %rd30;
	ld.global.nc.f32 	%f161, [%rd31];
	st.volatile.shared.f32 	[%rd2], %f161;
	bra.uni 	BB4_4;

BB4_2:
	mov.u32 	%r75, 0;
	st.volatile.shared.u32 	[%rd2], %r75;

BB4_4:
	setp.lt.s32	%p4, %r9, 128;
	add.s32 	%r15, %r8, %r13;
	setp.lt.s32	%p5, %r15, 1152;
	and.pred  	%p6, %p4, %p5;
	@%p6 bra 	BB4_6;
	bra.uni 	BB4_5;

BB4_6:
	add.s32 	%r80, %r10, %r15;
	mul.wide.s32 	%rd32, %r80, 4;
	add.s64 	%rd33, %rd18, %rd32;
	ld.global.nc.f32 	%f162, [%rd33];
	st.volatile.shared.f32 	[%rd3], %f162;
	bra.uni 	BB4_7;

BB4_5:
	mov.u32 	%r78, 0;
	st.volatile.shared.u32 	[%rd3], %r78;

BB4_7:
	mov.u32 	%r259, -16;
	mov.u32 	%r258, %r11;

BB4_8:
	.pragma "nounroll";
	shl.b32 	%r255, %r257, 3;
	shr.s32 	%r81, %r258, 31;
	shr.u32 	%r82, %r81, 25;
	add.s32 	%r83, %r258, %r82;
	shr.s32 	%r84, %r83, 7;
	add.s32 	%r18, %r84, %r255;
	and.b32  	%r85, %r83, -128;
	sub.s32 	%r86, %r258, %r85;
	add.s32 	%r19, %r86, %r2;
	setp.lt.s32	%p7, %r19, 16384;
	setp.lt.s32	%p8, %r18, 1152;
	and.pred  	%p9, %p7, %p8;
	mul.wide.s32 	%rd34, %r84, 516;
	add.s64 	%rd36, %rd29, %rd34;
	mul.wide.s32 	%rd37, %r86, 4;
	add.s64 	%rd6, %rd36, %rd37;
	@%p9 bra 	BB4_10;
	bra.uni 	BB4_9;

BB4_10:
	mul.hi.s32 	%r88, %r18, 1431655766;
	shr.u32 	%r89, %r88, 31;
	add.s32 	%r90, %r88, %r89;
	mul.lo.s32 	%r91, %r90, 3;
	sub.s32 	%r92, %r18, %r91;
	mul.hi.s32 	%r93, %r90, 1431655766;
	shr.u32 	%r94, %r93, 31;
	add.s32 	%r95, %r93, %r94;
	mul.lo.s32 	%r96, %r95, 3;
	sub.s32 	%r97, %r90, %r96;
	shr.s32 	%r98, %r19, 31;
	shr.u32 	%r99, %r98, 25;
	add.s32 	%r100, %r19, %r99;
	shr.s32 	%r101, %r100, 7;
	shr.s32 	%r102, %r100, 31;
	shr.u32 	%r103, %r102, 25;
	add.s32 	%r104, %r101, %r103;
	and.b32  	%r105, %r104, -128;
	sub.s32 	%r106, %r101, %r105;
	add.s32 	%r107, %r97, %r106;
	add.s32 	%r108, %r107, -1;
	mul.hi.s32 	%r109, %r18, 954437177;
	shr.u32 	%r110, %r109, 31;
	shr.u32 	%r111, %r109, 1;
	add.s32 	%r112, %r111, %r110;
	shl.b32 	%r113, %r112, 7;
	add.s32 	%r114, %r108, %r113;
	and.b32  	%r115, %r100, -128;
	sub.s32 	%r116, %r19, %r115;
	add.s32 	%r117, %r92, %r116;
	add.s32 	%r118, %r117, -1;
	shl.b32 	%r119, %r114, 7;
	add.s32 	%r20, %r119, %r118;
	or.b32  	%r120, %r108, %r118;
	setp.lt.u32	%p10, %r120, 128;
	@%p10 bra 	BB4_12;
	bra.uni 	BB4_11;

BB4_12:
	cvt.s64.s32	%rd38, %r20;
	add.s64 	%rd39, %rd38, %rd1;
	shl.b64 	%rd40, %rd39, 2;
	add.s64 	%rd41, %rd17, %rd40;
	ld.global.nc.f32 	%f163, [%rd41];
	st.volatile.shared.f32 	[%rd6], %f163;
	bra.uni 	BB4_13;

BB4_9:
	mov.u32 	%r87, 0;
	st.volatile.shared.u32 	[%rd6], %r87;
	bra.uni 	BB4_13;

BB4_11:
	mov.u32 	%r121, 0;
	st.volatile.shared.u32 	[%rd6], %r121;

BB4_13:
	shl.b32 	%r256, %r257, 3;
	add.s32 	%r122, %r258, 64;
	shr.s32 	%r123, %r122, 31;
	shr.u32 	%r124, %r123, 25;
	add.s32 	%r125, %r122, %r124;
	and.b32  	%r126, %r125, -128;
	sub.s32 	%r127, %r122, %r126;
	shr.s32 	%r128, %r125, 7;
	add.s32 	%r21, %r128, %r256;
	add.s32 	%r22, %r127, %r2;
	setp.lt.s32	%p11, %r22, 16384;
	setp.lt.s32	%p12, %r21, 1152;
	and.pred  	%p13, %p11, %p12;
	mul.wide.s32 	%rd42, %r128, 516;
	add.s64 	%rd44, %rd29, %rd42;
	mul.wide.s32 	%rd45, %r127, 4;
	add.s64 	%rd7, %rd44, %rd45;
	@%p13 bra 	BB4_15;
	bra.uni 	BB4_14;

BB4_15:
	mul.hi.s32 	%r130, %r21, 1431655766;
	shr.u32 	%r131, %r130, 31;
	add.s32 	%r132, %r130, %r131;
	mul.lo.s32 	%r133, %r132, 3;
	sub.s32 	%r134, %r21, %r133;
	mul.hi.s32 	%r135, %r132, 1431655766;
	shr.u32 	%r136, %r135, 31;
	add.s32 	%r137, %r135, %r136;
	mul.lo.s32 	%r138, %r137, 3;
	sub.s32 	%r139, %r132, %r138;
	shr.s32 	%r140, %r22, 31;
	shr.u32 	%r141, %r140, 25;
	add.s32 	%r142, %r22, %r141;
	shr.s32 	%r143, %r142, 7;
	shr.s32 	%r144, %r142, 31;
	shr.u32 	%r145, %r144, 25;
	add.s32 	%r146, %r143, %r145;
	and.b32  	%r147, %r146, -128;
	sub.s32 	%r148, %r143, %r147;
	add.s32 	%r149, %r139, %r148;
	add.s32 	%r150, %r149, -1;
	mul.hi.s32 	%r151, %r21, 954437177;
	shr.u32 	%r152, %r151, 31;
	shr.u32 	%r153, %r151, 1;
	add.s32 	%r154, %r153, %r152;
	shl.b32 	%r155, %r154, 7;
	add.s32 	%r156, %r150, %r155;
	and.b32  	%r157, %r142, -128;
	sub.s32 	%r158, %r22, %r157;
	add.s32 	%r159, %r134, %r158;
	add.s32 	%r160, %r159, -1;
	shl.b32 	%r161, %r156, 7;
	add.s32 	%r23, %r161, %r160;
	or.b32  	%r162, %r150, %r160;
	setp.lt.u32	%p14, %r162, 128;
	@%p14 bra 	BB4_17;
	bra.uni 	BB4_16;

BB4_17:
	cvt.s64.s32	%rd46, %r23;
	add.s64 	%rd47, %rd46, %rd1;
	shl.b64 	%rd48, %rd47, 2;
	add.s64 	%rd49, %rd17, %rd48;
	ld.global.nc.f32 	%f164, [%rd49];
	st.volatile.shared.f32 	[%rd7], %f164;
	bra.uni 	BB4_18;

BB4_14:
	mov.u32 	%r129, 0;
	st.volatile.shared.u32 	[%rd7], %r129;
	bra.uni 	BB4_18;

BB4_16:
	mov.u32 	%r163, 0;
	st.volatile.shared.u32 	[%rd7], %r163;

BB4_18:
	shl.b32 	%r253, %r257, 3;
	add.s32 	%r164, %r258, 128;
	shr.s32 	%r165, %r164, 31;
	shr.u32 	%r166, %r165, 25;
	add.s32 	%r167, %r164, %r166;
	and.b32  	%r168, %r167, -128;
	sub.s32 	%r169, %r164, %r168;
	shr.s32 	%r170, %r167, 7;
	add.s32 	%r24, %r170, %r253;
	add.s32 	%r25, %r169, %r2;
	setp.lt.s32	%p15, %r25, 16384;
	setp.lt.s32	%p16, %r24, 1152;
	and.pred  	%p17, %p15, %p16;
	mul.wide.s32 	%rd50, %r170, 516;
	add.s64 	%rd52, %rd29, %rd50;
	mul.wide.s32 	%rd53, %r169, 4;
	add.s64 	%rd8, %rd52, %rd53;
	@%p17 bra 	BB4_20;
	bra.uni 	BB4_19;

BB4_20:
	mul.hi.s32 	%r172, %r24, 1431655766;
	shr.u32 	%r173, %r172, 31;
	add.s32 	%r174, %r172, %r173;
	mul.lo.s32 	%r175, %r174, 3;
	sub.s32 	%r176, %r24, %r175;
	mul.hi.s32 	%r177, %r174, 1431655766;
	shr.u32 	%r178, %r177, 31;
	add.s32 	%r179, %r177, %r178;
	mul.lo.s32 	%r180, %r179, 3;
	sub.s32 	%r181, %r174, %r180;
	shr.s32 	%r182, %r25, 31;
	shr.u32 	%r183, %r182, 25;
	add.s32 	%r184, %r25, %r183;
	shr.s32 	%r185, %r184, 7;
	shr.s32 	%r186, %r184, 31;
	shr.u32 	%r187, %r186, 25;
	add.s32 	%r188, %r185, %r187;
	and.b32  	%r189, %r188, -128;
	sub.s32 	%r190, %r185, %r189;
	add.s32 	%r191, %r181, %r190;
	add.s32 	%r192, %r191, -1;
	mul.hi.s32 	%r193, %r24, 954437177;
	shr.u32 	%r194, %r193, 31;
	shr.u32 	%r195, %r193, 1;
	add.s32 	%r196, %r195, %r194;
	shl.b32 	%r197, %r196, 7;
	add.s32 	%r198, %r192, %r197;
	and.b32  	%r199, %r184, -128;
	sub.s32 	%r200, %r25, %r199;
	add.s32 	%r201, %r176, %r200;
	add.s32 	%r202, %r201, -1;
	shl.b32 	%r203, %r198, 7;
	add.s32 	%r26, %r203, %r202;
	or.b32  	%r204, %r192, %r202;
	setp.lt.u32	%p18, %r204, 128;
	@%p18 bra 	BB4_22;
	bra.uni 	BB4_21;

BB4_22:
	cvt.s64.s32	%rd54, %r26;
	add.s64 	%rd55, %rd54, %rd1;
	shl.b64 	%rd56, %rd55, 2;
	add.s64 	%rd57, %rd17, %rd56;
	ld.global.nc.f32 	%f165, [%rd57];
	st.volatile.shared.f32 	[%rd8], %f165;
	bra.uni 	BB4_23;

BB4_19:
	mov.u32 	%r171, 0;
	st.volatile.shared.u32 	[%rd8], %r171;
	bra.uni 	BB4_23;

BB4_21:
	mov.u32 	%r205, 0;
	st.volatile.shared.u32 	[%rd8], %r205;

BB4_23:
	shl.b32 	%r254, %r257, 3;
	add.s32 	%r206, %r258, 192;
	shr.s32 	%r207, %r206, 31;
	shr.u32 	%r208, %r207, 25;
	add.s32 	%r209, %r206, %r208;
	and.b32  	%r210, %r209, -128;
	sub.s32 	%r211, %r206, %r210;
	shr.s32 	%r212, %r209, 7;
	add.s32 	%r27, %r212, %r254;
	add.s32 	%r28, %r211, %r2;
	setp.lt.s32	%p19, %r28, 16384;
	setp.lt.s32	%p20, %r27, 1152;
	and.pred  	%p21, %p19, %p20;
	mul.wide.s32 	%rd58, %r212, 516;
	add.s64 	%rd60, %rd29, %rd58;
	mul.wide.s32 	%rd61, %r211, 4;
	add.s64 	%rd9, %rd60, %rd61;
	@%p21 bra 	BB4_25;
	bra.uni 	BB4_24;

BB4_25:
	mul.hi.s32 	%r214, %r27, 1431655766;
	shr.u32 	%r215, %r214, 31;
	add.s32 	%r216, %r214, %r215;
	mul.lo.s32 	%r217, %r216, 3;
	sub.s32 	%r218, %r27, %r217;
	mul.hi.s32 	%r219, %r216, 1431655766;
	shr.u32 	%r220, %r219, 31;
	add.s32 	%r221, %r219, %r220;
	mul.lo.s32 	%r222, %r221, 3;
	sub.s32 	%r223, %r216, %r222;
	shr.s32 	%r224, %r28, 31;
	shr.u32 	%r225, %r224, 25;
	add.s32 	%r226, %r28, %r225;
	shr.s32 	%r227, %r226, 7;
	shr.s32 	%r228, %r226, 31;
	shr.u32 	%r229, %r228, 25;
	add.s32 	%r230, %r227, %r229;
	and.b32  	%r231, %r230, -128;
	sub.s32 	%r232, %r227, %r231;
	add.s32 	%r233, %r223, %r232;
	add.s32 	%r234, %r233, -1;
	mul.hi.s32 	%r235, %r27, 954437177;
	shr.u32 	%r236, %r235, 31;
	shr.u32 	%r237, %r235, 1;
	add.s32 	%r238, %r237, %r236;
	shl.b32 	%r239, %r238, 7;
	add.s32 	%r240, %r234, %r239;
	and.b32  	%r241, %r226, -128;
	sub.s32 	%r242, %r28, %r241;
	add.s32 	%r243, %r218, %r242;
	add.s32 	%r244, %r243, -1;
	shl.b32 	%r245, %r240, 7;
	add.s32 	%r29, %r245, %r244;
	or.b32  	%r246, %r234, %r244;
	setp.lt.u32	%p22, %r246, 128;
	@%p22 bra 	BB4_27;
	bra.uni 	BB4_26;

BB4_27:
	cvt.s64.s32	%rd62, %r29;
	add.s64 	%rd63, %rd62, %rd1;
	shl.b64 	%rd64, %rd63, 2;
	add.s64 	%rd65, %rd17, %rd64;
	ld.global.nc.f32 	%f166, [%rd65];
	st.volatile.shared.f32 	[%rd9], %f166;
	bra.uni 	BB4_28;

BB4_24:
	mov.u32 	%r213, 0;
	st.volatile.shared.u32 	[%rd9], %r213;
	bra.uni 	BB4_28;

BB4_26:
	mov.u32 	%r247, 0;
	st.volatile.shared.u32 	[%rd9], %r247;

BB4_28:
	add.s32 	%r259, %r259, 4;
	add.s32 	%r258, %r258, 256;
	setp.ne.s32	%p23, %r259, 0;
	@%p23 bra 	BB4_8;

	bar.sync 	0;
	mov.u32 	%r260, 0;
	mov.u64 	%rd75, %rd5;
	mov.u64 	%rd76, %rd4;

BB4_30:
	.pragma "nounroll";
	ld.volatile.shared.f32 	%f167, [%rd76];
	ld.volatile.shared.f32 	%f168, [%rd75];
	fma.rn.f32 	%f199, %f167, %f168, %f199;
	ld.volatile.shared.f32 	%f169, [%rd76+144];
	fma.rn.f32 	%f191, %f169, %f168, %f191;
	ld.volatile.shared.f32 	%f170, [%rd76+288];
	fma.rn.f32 	%f183, %f170, %f168, %f183;
	ld.volatile.shared.f32 	%f171, [%rd76+432];
	fma.rn.f32 	%f203, %f171, %f168, %f203;
	ld.volatile.shared.f32 	%f172, [%rd75+64];
	fma.rn.f32 	%f200, %f167, %f172, %f200;
	fma.rn.f32 	%f192, %f169, %f172, %f192;
	fma.rn.f32 	%f184, %f170, %f172, %f184;
	fma.rn.f32 	%f204, %f171, %f172, %f204;
	ld.volatile.shared.f32 	%f173, [%rd75+128];
	fma.rn.f32 	%f201, %f167, %f173, %f201;
	fma.rn.f32 	%f193, %f169, %f173, %f193;
	fma.rn.f32 	%f185, %f170, %f173, %f185;
	fma.rn.f32 	%f205, %f171, %f173, %f205;
	ld.volatile.shared.f32 	%f174, [%rd75+192];
	fma.rn.f32 	%f202, %f167, %f174, %f202;
	fma.rn.f32 	%f194, %f169, %f174, %f194;
	fma.rn.f32 	%f186, %f170, %f174, %f186;
	fma.rn.f32 	%f206, %f171, %f174, %f206;
	ld.volatile.shared.f32 	%f175, [%rd75+256];
	fma.rn.f32 	%f195, %f167, %f175, %f195;
	fma.rn.f32 	%f187, %f169, %f175, %f187;
	fma.rn.f32 	%f179, %f170, %f175, %f179;
	fma.rn.f32 	%f207, %f171, %f175, %f207;
	ld.volatile.shared.f32 	%f176, [%rd75+320];
	fma.rn.f32 	%f196, %f167, %f176, %f196;
	fma.rn.f32 	%f188, %f169, %f176, %f188;
	fma.rn.f32 	%f180, %f170, %f176, %f180;
	fma.rn.f32 	%f208, %f171, %f176, %f208;
	ld.volatile.shared.f32 	%f177, [%rd75+384];
	fma.rn.f32 	%f197, %f167, %f177, %f197;
	fma.rn.f32 	%f189, %f169, %f177, %f189;
	fma.rn.f32 	%f181, %f170, %f177, %f181;
	fma.rn.f32 	%f209, %f171, %f177, %f209;
	ld.volatile.shared.f32 	%f178, [%rd75+448];
	fma.rn.f32 	%f198, %f167, %f178, %f198;
	fma.rn.f32 	%f190, %f169, %f178, %f190;
	fma.rn.f32 	%f182, %f170, %f178, %f182;
	fma.rn.f32 	%f210, %f171, %f178, %f210;
	add.s64 	%rd76, %rd76, 4;
	add.s64 	%rd75, %rd75, 516;
	add.s32 	%r260, %r260, 1;
	setp.lt.s32	%p24, %r260, 8;
	@%p24 bra 	BB4_30;

	bar.sync 	0;
	add.s32 	%r257, %r257, 1;
	setp.lt.s32	%p25, %r257, 144;
	@%p25 bra 	BB4_1;

	mov.u32 	%r252, %tid.x;
	mov.u32 	%r251, %tid.y;
	add.s32 	%r35, %r3, %r251;
	setp.lt.s32	%p26, %r35, 128;
	shl.b32 	%r36, %r35, 14;
	add.s32 	%r37, %r2, %r252;
	setp.lt.s32	%p27, %r37, 16384;
	and.pred  	%p28, %p26, %p27;
	@!%p28 bra 	BB4_34;
	bra.uni 	BB4_33;

BB4_33:
	ld.param.u64 	%rd74, [res1_conv2_forward_param_2];
	add.s32 	%r249, %r37, %r36;
	cvt.s64.s32	%rd66, %r249;
	add.s64 	%rd67, %rd66, %rd1;
	shl.b64 	%rd68, %rd67, 2;
	add.s64 	%rd69, %rd74, %rd68;
	st.global.f32 	[%rd69], %f199;

BB4_34:
	ld.param.u64 	%rd73, [res1_conv2_forward_param_2];
	add.s32 	%r38, %r37, 16;
	setp.lt.s32	%p30, %r38, 16384;
	and.pred  	%p31, %p26, %p30;
	add.s32 	%r250, %r38, %r36;
	cvt.s64.s32	%rd70, %r250;
	add.s64 	%rd71, %rd70, %rd1;
	shl.b64 	%rd72, %rd71, 2;
	add.s64 	%rd16, %rd73, %rd72;
	@!%p31 bra 	BB4_36;
	bra.uni 	BB4_35;

BB4_35:
	st.global.f32 	[%rd16], %f200;

BB4_36:
	add.s32 	%r39, %r37, 32;
	setp.lt.s32	%p33, %r39, 16384;
	and.pred  	%p34, %p26, %p33;
	@!%p34 bra 	BB4_38;
	bra.uni 	BB4_37;

BB4_37:
	st.global.f32 	[%rd16+64], %f201;

BB4_38:
	add.s32 	%r40, %r37, 48;
	setp.lt.s32	%p36, %r40, 16384;
	and.pred  	%p37, %p26, %p36;
	@!%p37 bra 	BB4_40;
	bra.uni 	BB4_39;

BB4_39:
	st.global.f32 	[%rd16+128], %f202;

BB4_40:
	add.s32 	%r41, %r37, 64;
	setp.lt.s32	%p39, %r41, 16384;
	and.pred  	%p40, %p26, %p39;
	@!%p40 bra 	BB4_42;
	bra.uni 	BB4_41;

BB4_41:
	st.global.f32 	[%rd16+192], %f195;

BB4_42:
	add.s32 	%r42, %r37, 80;
	setp.lt.s32	%p42, %r42, 16384;
	and.pred  	%p43, %p26, %p42;
	@!%p43 bra 	BB4_44;
	bra.uni 	BB4_43;

BB4_43:
	st.global.f32 	[%rd16+256], %f196;

BB4_44:
	add.s32 	%r43, %r37, 96;
	setp.lt.s32	%p45, %r43, 16384;
	and.pred  	%p46, %p26, %p45;
	@!%p46 bra 	BB4_46;
	bra.uni 	BB4_45;

BB4_45:
	st.global.f32 	[%rd16+320], %f197;

BB4_46:
	add.s32 	%r44, %r37, 112;
	setp.lt.s32	%p48, %r44, 16384;
	and.pred  	%p49, %p26, %p48;
	@!%p49 bra 	BB4_48;
	bra.uni 	BB4_47;

BB4_47:
	st.global.f32 	[%rd16+384], %f198;

BB4_48:
	add.s32 	%r45, %r35, 4;
	setp.lt.s32	%p51, %r45, 128;
	and.pred  	%p52, %p51, %p27;
	@!%p52 bra 	BB4_50;
	bra.uni 	BB4_49;

BB4_49:
	st.global.f32 	[%rd16+262080], %f191;

BB4_50:
	and.pred  	%p55, %p51, %p30;
	@!%p55 bra 	BB4_52;
	bra.uni 	BB4_51;

BB4_51:
	st.global.f32 	[%rd16+262144], %f192;

BB4_52:
	and.pred  	%p58, %p51, %p33;
	@!%p58 bra 	BB4_54;
	bra.uni 	BB4_53;

BB4_53:
	st.global.f32 	[%rd16+262208], %f193;

BB4_54:
	and.pred  	%p61, %p51, %p36;
	@!%p61 bra 	BB4_56;
	bra.uni 	BB4_55;

BB4_55:
	st.global.f32 	[%rd16+262272], %f194;

BB4_56:
	and.pred  	%p64, %p51, %p39;
	@!%p64 bra 	BB4_58;
	bra.uni 	BB4_57;

BB4_57:
	st.global.f32 	[%rd16+262336], %f187;

BB4_58:
	and.pred  	%p67, %p51, %p42;
	@!%p67 bra 	BB4_60;
	bra.uni 	BB4_59;

BB4_59:
	st.global.f32 	[%rd16+262400], %f188;

BB4_60:
	and.pred  	%p70, %p51, %p45;
	@!%p70 bra 	BB4_62;
	bra.uni 	BB4_61;

BB4_61:
	st.global.f32 	[%rd16+262464], %f189;

BB4_62:
	and.pred  	%p73, %p51, %p48;
	@!%p73 bra 	BB4_64;
	bra.uni 	BB4_63;

BB4_63:
	st.global.f32 	[%rd16+262528], %f190;

BB4_64:
	add.s32 	%r46, %r35, 8;
	setp.lt.s32	%p75, %r46, 128;
	and.pred  	%p76, %p75, %p27;
	@!%p76 bra 	BB4_66;
	bra.uni 	BB4_65;

BB4_65:
	st.global.f32 	[%rd16+524224], %f183;

BB4_66:
	and.pred  	%p79, %p75, %p30;
	@!%p79 bra 	BB4_68;
	bra.uni 	BB4_67;

BB4_67:
	st.global.f32 	[%rd16+524288], %f184;

BB4_68:
	and.pred  	%p82, %p75, %p33;
	@!%p82 bra 	BB4_70;
	bra.uni 	BB4_69;

BB4_69:
	st.global.f32 	[%rd16+524352], %f185;

BB4_70:
	and.pred  	%p85, %p75, %p36;
	@!%p85 bra 	BB4_72;
	bra.uni 	BB4_71;

BB4_71:
	st.global.f32 	[%rd16+524416], %f186;

BB4_72:
	and.pred  	%p88, %p75, %p39;
	@!%p88 bra 	BB4_74;
	bra.uni 	BB4_73;

BB4_73:
	st.global.f32 	[%rd16+524480], %f179;

BB4_74:
	and.pred  	%p91, %p75, %p42;
	@!%p91 bra 	BB4_76;
	bra.uni 	BB4_75;

BB4_75:
	st.global.f32 	[%rd16+524544], %f180;

BB4_76:
	and.pred  	%p94, %p75, %p45;
	@!%p94 bra 	BB4_78;
	bra.uni 	BB4_77;

BB4_77:
	st.global.f32 	[%rd16+524608], %f181;

BB4_78:
	and.pred  	%p97, %p75, %p48;
	@!%p97 bra 	BB4_80;
	bra.uni 	BB4_79;

BB4_79:
	st.global.f32 	[%rd16+524672], %f182;

BB4_80:
	add.s32 	%r47, %r35, 12;
	setp.lt.s32	%p99, %r47, 128;
	and.pred  	%p100, %p99, %p27;
	@!%p100 bra 	BB4_82;
	bra.uni 	BB4_81;

BB4_81:
	st.global.f32 	[%rd16+786368], %f203;

BB4_82:
	and.pred  	%p103, %p99, %p30;
	@!%p103 bra 	BB4_84;
	bra.uni 	BB4_83;

BB4_83:
	st.global.f32 	[%rd16+786432], %f204;

BB4_84:
	and.pred  	%p106, %p99, %p33;
	@!%p106 bra 	BB4_86;
	bra.uni 	BB4_85;

BB4_85:
	st.global.f32 	[%rd16+786496], %f205;

BB4_86:
	and.pred  	%p109, %p99, %p36;
	@!%p109 bra 	BB4_88;
	bra.uni 	BB4_87;

BB4_87:
	st.global.f32 	[%rd16+786560], %f206;

BB4_88:
	and.pred  	%p112, %p99, %p39;
	@!%p112 bra 	BB4_90;
	bra.uni 	BB4_89;

BB4_89:
	st.global.f32 	[%rd16+786624], %f207;

BB4_90:
	and.pred  	%p115, %p99, %p42;
	@!%p115 bra 	BB4_92;
	bra.uni 	BB4_91;

BB4_91:
	st.global.f32 	[%rd16+786688], %f208;

BB4_92:
	and.pred  	%p118, %p99, %p45;
	@!%p118 bra 	BB4_94;
	bra.uni 	BB4_93;

BB4_93:
	st.global.f32 	[%rd16+786752], %f209;

BB4_94:
	and.pred  	%p121, %p99, %p48;
	@!%p121 bra 	BB4_96;
	bra.uni 	BB4_95;

BB4_95:
	st.global.f32 	[%rd16+786816], %f210;

BB4_96:
	ret;
}

	// .globl	res2_conv1_forward
.entry res2_conv1_forward(
	.param .u64 .ptr .global .align 4 res2_conv1_forward_param_0,
	.param .u64 .ptr .global .align 4 res2_conv1_forward_param_1,
	.param .u64 .ptr .global .align 4 res2_conv1_forward_param_2
)
.reqntid 16, 4, 1
{
	.reg .pred 	%p<122>;
	.reg .f32 	%f<243>;
	.reg .b32 	%r<261>;
	.reg .b64 	%rd<77>;
	// demoted variable
	.shared .align 4 .b8 res2_conv1_forward$Asub[576];
	// demoted variable
	.shared .align 4 .b8 res2_conv1_forward$Bsub[4128];

	ld.param.u64 	%rd17, [res2_conv1_forward_param_0];
	ld.param.u64 	%rd18, [res2_conv1_forward_param_1];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r49, %ctaid.x;
	mov.b32	%r50, %envreg0;
	add.s32 	%r51, %r49, %r50;
	shl.b32 	%r2, %r51, 7;
	mov.u32 	%r52, %ctaid.y;
	mov.b32	%r53, %envreg1;
	add.s32 	%r54, %r52, %r53;
	shl.b32 	%r3, %r54, 4;
	mov.u32 	%r55, %ctaid.z;
	mov.u32 	%r56, %ntid.z;
	mov.b32	%r57, %envreg5;
	mad.lo.s32 	%r58, %r55, %r56, %r57;
	mov.u32 	%r59, %tid.z;
	add.s32 	%r60, %r58, %r59;
	shl.b32 	%r61, %r60, 21;
	cvt.s64.s32	%rd1, %r61;
	mov.u32 	%r4, %tid.y;
	shl.b32 	%r62, %r4, 4;
	add.s32 	%r63, %r62, %r1;
	shr.s32 	%r64, %r63, 31;
	shr.u32 	%r65, %r64, 29;
	add.s32 	%r66, %r63, %r65;
	shr.s32 	%r67, %r66, 3;
	and.b32  	%r68, %r66, -8;
	sub.s32 	%r5, %r63, %r68;
	add.s32 	%r6, %r67, %r3;
	mul.wide.s32 	%rd20, %r67, 36;
	mov.u64 	%rd21, res2_conv1_forward$Asub;
	add.s64 	%rd22, %rd21, %rd20;
	mul.wide.s32 	%rd23, %r5, 4;
	add.s64 	%rd2, %rd22, %rd23;
	mul.lo.s32 	%r7, %r6, 1152;
	add.s32 	%r69, %r63, 64;
	shr.s32 	%r70, %r69, 31;
	shr.u32 	%r71, %r70, 29;
	add.s32 	%r72, %r69, %r71;
	shr.s32 	%r73, %r72, 3;
	and.b32  	%r74, %r72, -8;
	sub.s32 	%r8, %r69, %r74;
	add.s32 	%r9, %r73, %r3;
	mul.wide.s32 	%rd24, %r73, 36;
	add.s64 	%rd25, %rd21, %rd24;
	mul.wide.s32 	%rd26, %r8, 4;
	add.s64 	%rd3, %rd25, %rd26;
	mul.lo.s32 	%r10, %r9, 1152;
	mad.lo.s32 	%r11, %r4, 16, %r1;
	mul.wide.s32 	%rd27, %r4, 36;
	add.s64 	%rd4, %rd21, %rd27;
	mul.wide.s32 	%rd28, %r1, 4;
	mov.u64 	%rd29, res2_conv1_forward$Bsub;
	add.s64 	%rd5, %rd29, %rd28;
	mov.f32 	%f179, 0f00000000;
	mov.u32 	%r257, 0;
	mov.f32 	%f180, %f179;
	mov.f32 	%f181, %f179;
	mov.f32 	%f182, %f179;
	mov.f32 	%f183, %f179;
	mov.f32 	%f184, %f179;
	mov.f32 	%f185, %f179;
	mov.f32 	%f186, %f179;
	mov.f32 	%f187, %f179;
	mov.f32 	%f188, %f179;
	mov.f32 	%f189, %f179;
	mov.f32 	%f190, %f179;
	mov.f32 	%f191, %f179;
	mov.f32 	%f192, %f179;
	mov.f32 	%f193, %f179;
	mov.f32 	%f194, %f179;
	mov.f32 	%f195, %f179;
	mov.f32 	%f196, %f179;
	mov.f32 	%f197, %f179;
	mov.f32 	%f198, %f179;
	mov.f32 	%f199, %f179;
	mov.f32 	%f200, %f179;
	mov.f32 	%f201, %f179;
	mov.f32 	%f202, %f179;
	mov.f32 	%f203, %f179;
	mov.f32 	%f204, %f179;
	mov.f32 	%f205, %f179;
	mov.f32 	%f206, %f179;
	mov.f32 	%f207, %f179;
	mov.f32 	%f208, %f179;
	mov.f32 	%f209, %f179;
	mov.f32 	%f210, %f179;

BB5_1:
	shl.b32 	%r13, %r257, 3;
	add.s32 	%r14, %r5, %r13;
	setp.lt.s32	%p1, %r14, 1152;
	setp.lt.s32	%p2, %r6, 128;
	and.pred  	%p3, %p2, %p1;
	@%p3 bra 	BB5_3;
	bra.uni 	BB5_2;

BB5_3:
	add.s32 	%r76, %r7, %r14;
	mul.wide.s32 	%rd30, %r76, 4;
	add.s64 	%rd31, %rd18, %rd30;
	ld.global.nc.f32 	%f161, [%rd31];
	st.volatile.shared.f32 	[%rd2], %f161;
	bra.uni 	BB5_4;

BB5_2:
	mov.u32 	%r75, 0;
	st.volatile.shared.u32 	[%rd2], %r75;

BB5_4:
	setp.lt.s32	%p4, %r9, 128;
	add.s32 	%r15, %r8, %r13;
	setp.lt.s32	%p5, %r15, 1152;
	and.pred  	%p6, %p4, %p5;
	@%p6 bra 	BB5_6;
	bra.uni 	BB5_5;

BB5_6:
	add.s32 	%r80, %r10, %r15;
	mul.wide.s32 	%rd32, %r80, 4;
	add.s64 	%rd33, %rd18, %rd32;
	ld.global.nc.f32 	%f162, [%rd33];
	st.volatile.shared.f32 	[%rd3], %f162;
	bra.uni 	BB5_7;

BB5_5:
	mov.u32 	%r78, 0;
	st.volatile.shared.u32 	[%rd3], %r78;

BB5_7:
	mov.u32 	%r259, -16;
	mov.u32 	%r258, %r11;

BB5_8:
	.pragma "nounroll";
	shl.b32 	%r255, %r257, 3;
	shr.s32 	%r81, %r258, 31;
	shr.u32 	%r82, %r81, 25;
	add.s32 	%r83, %r258, %r82;
	shr.s32 	%r84, %r83, 7;
	add.s32 	%r18, %r84, %r255;
	and.b32  	%r85, %r83, -128;
	sub.s32 	%r86, %r258, %r85;
	add.s32 	%r19, %r86, %r2;
	setp.lt.s32	%p7, %r19, 16384;
	setp.lt.s32	%p8, %r18, 1152;
	and.pred  	%p9, %p7, %p8;
	mul.wide.s32 	%rd34, %r84, 516;
	add.s64 	%rd36, %rd29, %rd34;
	mul.wide.s32 	%rd37, %r86, 4;
	add.s64 	%rd6, %rd36, %rd37;
	@%p9 bra 	BB5_10;
	bra.uni 	BB5_9;

BB5_10:
	mul.hi.s32 	%r88, %r18, 1431655766;
	shr.u32 	%r89, %r88, 31;
	add.s32 	%r90, %r88, %r89;
	mul.lo.s32 	%r91, %r90, 3;
	sub.s32 	%r92, %r18, %r91;
	mul.hi.s32 	%r93, %r90, 1431655766;
	shr.u32 	%r94, %r93, 31;
	add.s32 	%r95, %r93, %r94;
	mul.lo.s32 	%r96, %r95, 3;
	sub.s32 	%r97, %r90, %r96;
	shr.s32 	%r98, %r19, 31;
	shr.u32 	%r99, %r98, 25;
	add.s32 	%r100, %r19, %r99;
	shr.s32 	%r101, %r100, 7;
	shr.s32 	%r102, %r100, 31;
	shr.u32 	%r103, %r102, 25;
	add.s32 	%r104, %r101, %r103;
	and.b32  	%r105, %r104, -128;
	sub.s32 	%r106, %r101, %r105;
	add.s32 	%r107, %r97, %r106;
	add.s32 	%r108, %r107, -1;
	mul.hi.s32 	%r109, %r18, 954437177;
	shr.u32 	%r110, %r109, 31;
	shr.u32 	%r111, %r109, 1;
	add.s32 	%r112, %r111, %r110;
	shl.b32 	%r113, %r112, 7;
	add.s32 	%r114, %r108, %r113;
	and.b32  	%r115, %r100, -128;
	sub.s32 	%r116, %r19, %r115;
	add.s32 	%r117, %r92, %r116;
	add.s32 	%r118, %r117, -1;
	shl.b32 	%r119, %r114, 7;
	add.s32 	%r20, %r119, %r118;
	or.b32  	%r120, %r108, %r118;
	setp.lt.u32	%p10, %r120, 128;
	@%p10 bra 	BB5_12;
	bra.uni 	BB5_11;

BB5_12:
	cvt.s64.s32	%rd38, %r20;
	add.s64 	%rd39, %rd38, %rd1;
	shl.b64 	%rd40, %rd39, 2;
	add.s64 	%rd41, %rd17, %rd40;
	ld.global.nc.f32 	%f163, [%rd41];
	st.volatile.shared.f32 	[%rd6], %f163;
	bra.uni 	BB5_13;

BB5_9:
	mov.u32 	%r87, 0;
	st.volatile.shared.u32 	[%rd6], %r87;
	bra.uni 	BB5_13;

BB5_11:
	mov.u32 	%r121, 0;
	st.volatile.shared.u32 	[%rd6], %r121;

BB5_13:
	shl.b32 	%r256, %r257, 3;
	add.s32 	%r122, %r258, 64;
	shr.s32 	%r123, %r122, 31;
	shr.u32 	%r124, %r123, 25;
	add.s32 	%r125, %r122, %r124;
	and.b32  	%r126, %r125, -128;
	sub.s32 	%r127, %r122, %r126;
	shr.s32 	%r128, %r125, 7;
	add.s32 	%r21, %r128, %r256;
	add.s32 	%r22, %r127, %r2;
	setp.lt.s32	%p11, %r22, 16384;
	setp.lt.s32	%p12, %r21, 1152;
	and.pred  	%p13, %p11, %p12;
	mul.wide.s32 	%rd42, %r128, 516;
	add.s64 	%rd44, %rd29, %rd42;
	mul.wide.s32 	%rd45, %r127, 4;
	add.s64 	%rd7, %rd44, %rd45;
	@%p13 bra 	BB5_15;
	bra.uni 	BB5_14;

BB5_15:
	mul.hi.s32 	%r130, %r21, 1431655766;
	shr.u32 	%r131, %r130, 31;
	add.s32 	%r132, %r130, %r131;
	mul.lo.s32 	%r133, %r132, 3;
	sub.s32 	%r134, %r21, %r133;
	mul.hi.s32 	%r135, %r132, 1431655766;
	shr.u32 	%r136, %r135, 31;
	add.s32 	%r137, %r135, %r136;
	mul.lo.s32 	%r138, %r137, 3;
	sub.s32 	%r139, %r132, %r138;
	shr.s32 	%r140, %r22, 31;
	shr.u32 	%r141, %r140, 25;
	add.s32 	%r142, %r22, %r141;
	shr.s32 	%r143, %r142, 7;
	shr.s32 	%r144, %r142, 31;
	shr.u32 	%r145, %r144, 25;
	add.s32 	%r146, %r143, %r145;
	and.b32  	%r147, %r146, -128;
	sub.s32 	%r148, %r143, %r147;
	add.s32 	%r149, %r139, %r148;
	add.s32 	%r150, %r149, -1;
	mul.hi.s32 	%r151, %r21, 954437177;
	shr.u32 	%r152, %r151, 31;
	shr.u32 	%r153, %r151, 1;
	add.s32 	%r154, %r153, %r152;
	shl.b32 	%r155, %r154, 7;
	add.s32 	%r156, %r150, %r155;
	and.b32  	%r157, %r142, -128;
	sub.s32 	%r158, %r22, %r157;
	add.s32 	%r159, %r134, %r158;
	add.s32 	%r160, %r159, -1;
	shl.b32 	%r161, %r156, 7;
	add.s32 	%r23, %r161, %r160;
	or.b32  	%r162, %r150, %r160;
	setp.lt.u32	%p14, %r162, 128;
	@%p14 bra 	BB5_17;
	bra.uni 	BB5_16;

BB5_17:
	cvt.s64.s32	%rd46, %r23;
	add.s64 	%rd47, %rd46, %rd1;
	shl.b64 	%rd48, %rd47, 2;
	add.s64 	%rd49, %rd17, %rd48;
	ld.global.nc.f32 	%f164, [%rd49];
	st.volatile.shared.f32 	[%rd7], %f164;
	bra.uni 	BB5_18;

BB5_14:
	mov.u32 	%r129, 0;
	st.volatile.shared.u32 	[%rd7], %r129;
	bra.uni 	BB5_18;

BB5_16:
	mov.u32 	%r163, 0;
	st.volatile.shared.u32 	[%rd7], %r163;

BB5_18:
	shl.b32 	%r253, %r257, 3;
	add.s32 	%r164, %r258, 128;
	shr.s32 	%r165, %r164, 31;
	shr.u32 	%r166, %r165, 25;
	add.s32 	%r167, %r164, %r166;
	and.b32  	%r168, %r167, -128;
	sub.s32 	%r169, %r164, %r168;
	shr.s32 	%r170, %r167, 7;
	add.s32 	%r24, %r170, %r253;
	add.s32 	%r25, %r169, %r2;
	setp.lt.s32	%p15, %r25, 16384;
	setp.lt.s32	%p16, %r24, 1152;
	and.pred  	%p17, %p15, %p16;
	mul.wide.s32 	%rd50, %r170, 516;
	add.s64 	%rd52, %rd29, %rd50;
	mul.wide.s32 	%rd53, %r169, 4;
	add.s64 	%rd8, %rd52, %rd53;
	@%p17 bra 	BB5_20;
	bra.uni 	BB5_19;

BB5_20:
	mul.hi.s32 	%r172, %r24, 1431655766;
	shr.u32 	%r173, %r172, 31;
	add.s32 	%r174, %r172, %r173;
	mul.lo.s32 	%r175, %r174, 3;
	sub.s32 	%r176, %r24, %r175;
	mul.hi.s32 	%r177, %r174, 1431655766;
	shr.u32 	%r178, %r177, 31;
	add.s32 	%r179, %r177, %r178;
	mul.lo.s32 	%r180, %r179, 3;
	sub.s32 	%r181, %r174, %r180;
	shr.s32 	%r182, %r25, 31;
	shr.u32 	%r183, %r182, 25;
	add.s32 	%r184, %r25, %r183;
	shr.s32 	%r185, %r184, 7;
	shr.s32 	%r186, %r184, 31;
	shr.u32 	%r187, %r186, 25;
	add.s32 	%r188, %r185, %r187;
	and.b32  	%r189, %r188, -128;
	sub.s32 	%r190, %r185, %r189;
	add.s32 	%r191, %r181, %r190;
	add.s32 	%r192, %r191, -1;
	mul.hi.s32 	%r193, %r24, 954437177;
	shr.u32 	%r194, %r193, 31;
	shr.u32 	%r195, %r193, 1;
	add.s32 	%r196, %r195, %r194;
	shl.b32 	%r197, %r196, 7;
	add.s32 	%r198, %r192, %r197;
	and.b32  	%r199, %r184, -128;
	sub.s32 	%r200, %r25, %r199;
	add.s32 	%r201, %r176, %r200;
	add.s32 	%r202, %r201, -1;
	shl.b32 	%r203, %r198, 7;
	add.s32 	%r26, %r203, %r202;
	or.b32  	%r204, %r192, %r202;
	setp.lt.u32	%p18, %r204, 128;
	@%p18 bra 	BB5_22;
	bra.uni 	BB5_21;

BB5_22:
	cvt.s64.s32	%rd54, %r26;
	add.s64 	%rd55, %rd54, %rd1;
	shl.b64 	%rd56, %rd55, 2;
	add.s64 	%rd57, %rd17, %rd56;
	ld.global.nc.f32 	%f165, [%rd57];
	st.volatile.shared.f32 	[%rd8], %f165;
	bra.uni 	BB5_23;

BB5_19:
	mov.u32 	%r171, 0;
	st.volatile.shared.u32 	[%rd8], %r171;
	bra.uni 	BB5_23;

BB5_21:
	mov.u32 	%r205, 0;
	st.volatile.shared.u32 	[%rd8], %r205;

BB5_23:
	shl.b32 	%r254, %r257, 3;
	add.s32 	%r206, %r258, 192;
	shr.s32 	%r207, %r206, 31;
	shr.u32 	%r208, %r207, 25;
	add.s32 	%r209, %r206, %r208;
	and.b32  	%r210, %r209, -128;
	sub.s32 	%r211, %r206, %r210;
	shr.s32 	%r212, %r209, 7;
	add.s32 	%r27, %r212, %r254;
	add.s32 	%r28, %r211, %r2;
	setp.lt.s32	%p19, %r28, 16384;
	setp.lt.s32	%p20, %r27, 1152;
	and.pred  	%p21, %p19, %p20;
	mul.wide.s32 	%rd58, %r212, 516;
	add.s64 	%rd60, %rd29, %rd58;
	mul.wide.s32 	%rd61, %r211, 4;
	add.s64 	%rd9, %rd60, %rd61;
	@%p21 bra 	BB5_25;
	bra.uni 	BB5_24;

BB5_25:
	mul.hi.s32 	%r214, %r27, 1431655766;
	shr.u32 	%r215, %r214, 31;
	add.s32 	%r216, %r214, %r215;
	mul.lo.s32 	%r217, %r216, 3;
	sub.s32 	%r218, %r27, %r217;
	mul.hi.s32 	%r219, %r216, 1431655766;
	shr.u32 	%r220, %r219, 31;
	add.s32 	%r221, %r219, %r220;
	mul.lo.s32 	%r222, %r221, 3;
	sub.s32 	%r223, %r216, %r222;
	shr.s32 	%r224, %r28, 31;
	shr.u32 	%r225, %r224, 25;
	add.s32 	%r226, %r28, %r225;
	shr.s32 	%r227, %r226, 7;
	shr.s32 	%r228, %r226, 31;
	shr.u32 	%r229, %r228, 25;
	add.s32 	%r230, %r227, %r229;
	and.b32  	%r231, %r230, -128;
	sub.s32 	%r232, %r227, %r231;
	add.s32 	%r233, %r223, %r232;
	add.s32 	%r234, %r233, -1;
	mul.hi.s32 	%r235, %r27, 954437177;
	shr.u32 	%r236, %r235, 31;
	shr.u32 	%r237, %r235, 1;
	add.s32 	%r238, %r237, %r236;
	shl.b32 	%r239, %r238, 7;
	add.s32 	%r240, %r234, %r239;
	and.b32  	%r241, %r226, -128;
	sub.s32 	%r242, %r28, %r241;
	add.s32 	%r243, %r218, %r242;
	add.s32 	%r244, %r243, -1;
	shl.b32 	%r245, %r240, 7;
	add.s32 	%r29, %r245, %r244;
	or.b32  	%r246, %r234, %r244;
	setp.lt.u32	%p22, %r246, 128;
	@%p22 bra 	BB5_27;
	bra.uni 	BB5_26;

BB5_27:
	cvt.s64.s32	%rd62, %r29;
	add.s64 	%rd63, %rd62, %rd1;
	shl.b64 	%rd64, %rd63, 2;
	add.s64 	%rd65, %rd17, %rd64;
	ld.global.nc.f32 	%f166, [%rd65];
	st.volatile.shared.f32 	[%rd9], %f166;
	bra.uni 	BB5_28;

BB5_24:
	mov.u32 	%r213, 0;
	st.volatile.shared.u32 	[%rd9], %r213;
	bra.uni 	BB5_28;

BB5_26:
	mov.u32 	%r247, 0;
	st.volatile.shared.u32 	[%rd9], %r247;

BB5_28:
	add.s32 	%r259, %r259, 4;
	add.s32 	%r258, %r258, 256;
	setp.ne.s32	%p23, %r259, 0;
	@%p23 bra 	BB5_8;

	bar.sync 	0;
	mov.u32 	%r260, 0;
	mov.u64 	%rd75, %rd5;
	mov.u64 	%rd76, %rd4;

BB5_30:
	.pragma "nounroll";
	ld.volatile.shared.f32 	%f167, [%rd76];
	ld.volatile.shared.f32 	%f168, [%rd75];
	fma.rn.f32 	%f199, %f167, %f168, %f199;
	ld.volatile.shared.f32 	%f169, [%rd76+144];
	fma.rn.f32 	%f191, %f169, %f168, %f191;
	ld.volatile.shared.f32 	%f170, [%rd76+288];
	fma.rn.f32 	%f183, %f170, %f168, %f183;
	ld.volatile.shared.f32 	%f171, [%rd76+432];
	fma.rn.f32 	%f203, %f171, %f168, %f203;
	ld.volatile.shared.f32 	%f172, [%rd75+64];
	fma.rn.f32 	%f200, %f167, %f172, %f200;
	fma.rn.f32 	%f192, %f169, %f172, %f192;
	fma.rn.f32 	%f184, %f170, %f172, %f184;
	fma.rn.f32 	%f204, %f171, %f172, %f204;
	ld.volatile.shared.f32 	%f173, [%rd75+128];
	fma.rn.f32 	%f201, %f167, %f173, %f201;
	fma.rn.f32 	%f193, %f169, %f173, %f193;
	fma.rn.f32 	%f185, %f170, %f173, %f185;
	fma.rn.f32 	%f205, %f171, %f173, %f205;
	ld.volatile.shared.f32 	%f174, [%rd75+192];
	fma.rn.f32 	%f202, %f167, %f174, %f202;
	fma.rn.f32 	%f194, %f169, %f174, %f194;
	fma.rn.f32 	%f186, %f170, %f174, %f186;
	fma.rn.f32 	%f206, %f171, %f174, %f206;
	ld.volatile.shared.f32 	%f175, [%rd75+256];
	fma.rn.f32 	%f195, %f167, %f175, %f195;
	fma.rn.f32 	%f187, %f169, %f175, %f187;
	fma.rn.f32 	%f179, %f170, %f175, %f179;
	fma.rn.f32 	%f207, %f171, %f175, %f207;
	ld.volatile.shared.f32 	%f176, [%rd75+320];
	fma.rn.f32 	%f196, %f167, %f176, %f196;
	fma.rn.f32 	%f188, %f169, %f176, %f188;
	fma.rn.f32 	%f180, %f170, %f176, %f180;
	fma.rn.f32 	%f208, %f171, %f176, %f208;
	ld.volatile.shared.f32 	%f177, [%rd75+384];
	fma.rn.f32 	%f197, %f167, %f177, %f197;
	fma.rn.f32 	%f189, %f169, %f177, %f189;
	fma.rn.f32 	%f181, %f170, %f177, %f181;
	fma.rn.f32 	%f209, %f171, %f177, %f209;
	ld.volatile.shared.f32 	%f178, [%rd75+448];
	fma.rn.f32 	%f198, %f167, %f178, %f198;
	fma.rn.f32 	%f190, %f169, %f178, %f190;
	fma.rn.f32 	%f182, %f170, %f178, %f182;
	fma.rn.f32 	%f210, %f171, %f178, %f210;
	add.s64 	%rd76, %rd76, 4;
	add.s64 	%rd75, %rd75, 516;
	add.s32 	%r260, %r260, 1;
	setp.lt.s32	%p24, %r260, 8;
	@%p24 bra 	BB5_30;

	bar.sync 	0;
	add.s32 	%r257, %r257, 1;
	setp.lt.s32	%p25, %r257, 144;
	@%p25 bra 	BB5_1;

	mov.u32 	%r252, %tid.x;
	mov.u32 	%r251, %tid.y;
	add.s32 	%r35, %r3, %r251;
	setp.lt.s32	%p26, %r35, 128;
	shl.b32 	%r36, %r35, 14;
	add.s32 	%r37, %r2, %r252;
	setp.lt.s32	%p27, %r37, 16384;
	and.pred  	%p28, %p26, %p27;
	@!%p28 bra 	BB5_34;
	bra.uni 	BB5_33;

BB5_33:
	ld.param.u64 	%rd74, [res2_conv1_forward_param_2];
	add.s32 	%r249, %r37, %r36;
	cvt.s64.s32	%rd66, %r249;
	add.s64 	%rd67, %rd66, %rd1;
	shl.b64 	%rd68, %rd67, 2;
	add.s64 	%rd69, %rd74, %rd68;
	st.global.f32 	[%rd69], %f199;

BB5_34:
	ld.param.u64 	%rd73, [res2_conv1_forward_param_2];
	add.s32 	%r38, %r37, 16;
	setp.lt.s32	%p30, %r38, 16384;
	and.pred  	%p31, %p26, %p30;
	add.s32 	%r250, %r38, %r36;
	cvt.s64.s32	%rd70, %r250;
	add.s64 	%rd71, %rd70, %rd1;
	shl.b64 	%rd72, %rd71, 2;
	add.s64 	%rd16, %rd73, %rd72;
	@!%p31 bra 	BB5_36;
	bra.uni 	BB5_35;

BB5_35:
	st.global.f32 	[%rd16], %f200;

BB5_36:
	add.s32 	%r39, %r37, 32;
	setp.lt.s32	%p33, %r39, 16384;
	and.pred  	%p34, %p26, %p33;
	@!%p34 bra 	BB5_38;
	bra.uni 	BB5_37;

BB5_37:
	st.global.f32 	[%rd16+64], %f201;

BB5_38:
	add.s32 	%r40, %r37, 48;
	setp.lt.s32	%p36, %r40, 16384;
	and.pred  	%p37, %p26, %p36;
	@!%p37 bra 	BB5_40;
	bra.uni 	BB5_39;

BB5_39:
	st.global.f32 	[%rd16+128], %f202;

BB5_40:
	add.s32 	%r41, %r37, 64;
	setp.lt.s32	%p39, %r41, 16384;
	and.pred  	%p40, %p26, %p39;
	@!%p40 bra 	BB5_42;
	bra.uni 	BB5_41;

BB5_41:
	st.global.f32 	[%rd16+192], %f195;

BB5_42:
	add.s32 	%r42, %r37, 80;
	setp.lt.s32	%p42, %r42, 16384;
	and.pred  	%p43, %p26, %p42;
	@!%p43 bra 	BB5_44;
	bra.uni 	BB5_43;

BB5_43:
	st.global.f32 	[%rd16+256], %f196;

BB5_44:
	add.s32 	%r43, %r37, 96;
	setp.lt.s32	%p45, %r43, 16384;
	and.pred  	%p46, %p26, %p45;
	@!%p46 bra 	BB5_46;
	bra.uni 	BB5_45;

BB5_45:
	st.global.f32 	[%rd16+320], %f197;

BB5_46:
	add.s32 	%r44, %r37, 112;
	setp.lt.s32	%p48, %r44, 16384;
	and.pred  	%p49, %p26, %p48;
	@!%p49 bra 	BB5_48;
	bra.uni 	BB5_47;

BB5_47:
	st.global.f32 	[%rd16+384], %f198;

BB5_48:
	add.s32 	%r45, %r35, 4;
	setp.lt.s32	%p51, %r45, 128;
	and.pred  	%p52, %p51, %p27;
	@!%p52 bra 	BB5_50;
	bra.uni 	BB5_49;

BB5_49:
	st.global.f32 	[%rd16+262080], %f191;

BB5_50:
	and.pred  	%p55, %p51, %p30;
	@!%p55 bra 	BB5_52;
	bra.uni 	BB5_51;

BB5_51:
	st.global.f32 	[%rd16+262144], %f192;

BB5_52:
	and.pred  	%p58, %p51, %p33;
	@!%p58 bra 	BB5_54;
	bra.uni 	BB5_53;

BB5_53:
	st.global.f32 	[%rd16+262208], %f193;

BB5_54:
	and.pred  	%p61, %p51, %p36;
	@!%p61 bra 	BB5_56;
	bra.uni 	BB5_55;

BB5_55:
	st.global.f32 	[%rd16+262272], %f194;

BB5_56:
	and.pred  	%p64, %p51, %p39;
	@!%p64 bra 	BB5_58;
	bra.uni 	BB5_57;

BB5_57:
	st.global.f32 	[%rd16+262336], %f187;

BB5_58:
	and.pred  	%p67, %p51, %p42;
	@!%p67 bra 	BB5_60;
	bra.uni 	BB5_59;

BB5_59:
	st.global.f32 	[%rd16+262400], %f188;

BB5_60:
	and.pred  	%p70, %p51, %p45;
	@!%p70 bra 	BB5_62;
	bra.uni 	BB5_61;

BB5_61:
	st.global.f32 	[%rd16+262464], %f189;

BB5_62:
	and.pred  	%p73, %p51, %p48;
	@!%p73 bra 	BB5_64;
	bra.uni 	BB5_63;

BB5_63:
	st.global.f32 	[%rd16+262528], %f190;

BB5_64:
	add.s32 	%r46, %r35, 8;
	setp.lt.s32	%p75, %r46, 128;
	and.pred  	%p76, %p75, %p27;
	@!%p76 bra 	BB5_66;
	bra.uni 	BB5_65;

BB5_65:
	st.global.f32 	[%rd16+524224], %f183;

BB5_66:
	and.pred  	%p79, %p75, %p30;
	@!%p79 bra 	BB5_68;
	bra.uni 	BB5_67;

BB5_67:
	st.global.f32 	[%rd16+524288], %f184;

BB5_68:
	and.pred  	%p82, %p75, %p33;
	@!%p82 bra 	BB5_70;
	bra.uni 	BB5_69;

BB5_69:
	st.global.f32 	[%rd16+524352], %f185;

BB5_70:
	and.pred  	%p85, %p75, %p36;
	@!%p85 bra 	BB5_72;
	bra.uni 	BB5_71;

BB5_71:
	st.global.f32 	[%rd16+524416], %f186;

BB5_72:
	and.pred  	%p88, %p75, %p39;
	@!%p88 bra 	BB5_74;
	bra.uni 	BB5_73;

BB5_73:
	st.global.f32 	[%rd16+524480], %f179;

BB5_74:
	and.pred  	%p91, %p75, %p42;
	@!%p91 bra 	BB5_76;
	bra.uni 	BB5_75;

BB5_75:
	st.global.f32 	[%rd16+524544], %f180;

BB5_76:
	and.pred  	%p94, %p75, %p45;
	@!%p94 bra 	BB5_78;
	bra.uni 	BB5_77;

BB5_77:
	st.global.f32 	[%rd16+524608], %f181;

BB5_78:
	and.pred  	%p97, %p75, %p48;
	@!%p97 bra 	BB5_80;
	bra.uni 	BB5_79;

BB5_79:
	st.global.f32 	[%rd16+524672], %f182;

BB5_80:
	add.s32 	%r47, %r35, 12;
	setp.lt.s32	%p99, %r47, 128;
	and.pred  	%p100, %p99, %p27;
	@!%p100 bra 	BB5_82;
	bra.uni 	BB5_81;

BB5_81:
	st.global.f32 	[%rd16+786368], %f203;

BB5_82:
	and.pred  	%p103, %p99, %p30;
	@!%p103 bra 	BB5_84;
	bra.uni 	BB5_83;

BB5_83:
	st.global.f32 	[%rd16+786432], %f204;

BB5_84:
	and.pred  	%p106, %p99, %p33;
	@!%p106 bra 	BB5_86;
	bra.uni 	BB5_85;

BB5_85:
	st.global.f32 	[%rd16+786496], %f205;

BB5_86:
	and.pred  	%p109, %p99, %p36;
	@!%p109 bra 	BB5_88;
	bra.uni 	BB5_87;

BB5_87:
	st.global.f32 	[%rd16+786560], %f206;

BB5_88:
	and.pred  	%p112, %p99, %p39;
	@!%p112 bra 	BB5_90;
	bra.uni 	BB5_89;

BB5_89:
	st.global.f32 	[%rd16+786624], %f207;

BB5_90:
	and.pred  	%p115, %p99, %p42;
	@!%p115 bra 	BB5_92;
	bra.uni 	BB5_91;

BB5_91:
	st.global.f32 	[%rd16+786688], %f208;

BB5_92:
	and.pred  	%p118, %p99, %p45;
	@!%p118 bra 	BB5_94;
	bra.uni 	BB5_93;

BB5_93:
	st.global.f32 	[%rd16+786752], %f209;

BB5_94:
	and.pred  	%p121, %p99, %p48;
	@!%p121 bra 	BB5_96;
	bra.uni 	BB5_95;

BB5_95:
	st.global.f32 	[%rd16+786816], %f210;

BB5_96:
	ret;
}

	// .globl	res2_conv2_forward
.entry res2_conv2_forward(
	.param .u64 .ptr .global .align 4 res2_conv2_forward_param_0,
	.param .u64 .ptr .global .align 4 res2_conv2_forward_param_1,
	.param .u64 .ptr .global .align 4 res2_conv2_forward_param_2
)
.reqntid 16, 4, 1
{
	.reg .pred 	%p<122>;
	.reg .f32 	%f<243>;
	.reg .b32 	%r<261>;
	.reg .b64 	%rd<77>;
	// demoted variable
	.shared .align 4 .b8 res2_conv2_forward$Asub[576];
	// demoted variable
	.shared .align 4 .b8 res2_conv2_forward$Bsub[4128];

	ld.param.u64 	%rd17, [res2_conv2_forward_param_0];
	ld.param.u64 	%rd18, [res2_conv2_forward_param_1];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r49, %ctaid.x;
	mov.b32	%r50, %envreg0;
	add.s32 	%r51, %r49, %r50;
	shl.b32 	%r2, %r51, 7;
	mov.u32 	%r52, %ctaid.y;
	mov.b32	%r53, %envreg1;
	add.s32 	%r54, %r52, %r53;
	shl.b32 	%r3, %r54, 4;
	mov.u32 	%r55, %ctaid.z;
	mov.u32 	%r56, %ntid.z;
	mov.b32	%r57, %envreg5;
	mad.lo.s32 	%r58, %r55, %r56, %r57;
	mov.u32 	%r59, %tid.z;
	add.s32 	%r60, %r58, %r59;
	shl.b32 	%r61, %r60, 21;
	cvt.s64.s32	%rd1, %r61;
	mov.u32 	%r4, %tid.y;
	shl.b32 	%r62, %r4, 4;
	add.s32 	%r63, %r62, %r1;
	shr.s32 	%r64, %r63, 31;
	shr.u32 	%r65, %r64, 29;
	add.s32 	%r66, %r63, %r65;
	shr.s32 	%r67, %r66, 3;
	and.b32  	%r68, %r66, -8;
	sub.s32 	%r5, %r63, %r68;
	add.s32 	%r6, %r67, %r3;
	mul.wide.s32 	%rd20, %r67, 36;
	mov.u64 	%rd21, res2_conv2_forward$Asub;
	add.s64 	%rd22, %rd21, %rd20;
	mul.wide.s32 	%rd23, %r5, 4;
	add.s64 	%rd2, %rd22, %rd23;
	mul.lo.s32 	%r7, %r6, 1152;
	add.s32 	%r69, %r63, 64;
	shr.s32 	%r70, %r69, 31;
	shr.u32 	%r71, %r70, 29;
	add.s32 	%r72, %r69, %r71;
	shr.s32 	%r73, %r72, 3;
	and.b32  	%r74, %r72, -8;
	sub.s32 	%r8, %r69, %r74;
	add.s32 	%r9, %r73, %r3;
	mul.wide.s32 	%rd24, %r73, 36;
	add.s64 	%rd25, %rd21, %rd24;
	mul.wide.s32 	%rd26, %r8, 4;
	add.s64 	%rd3, %rd25, %rd26;
	mul.lo.s32 	%r10, %r9, 1152;
	mad.lo.s32 	%r11, %r4, 16, %r1;
	mul.wide.s32 	%rd27, %r4, 36;
	add.s64 	%rd4, %rd21, %rd27;
	mul.wide.s32 	%rd28, %r1, 4;
	mov.u64 	%rd29, res2_conv2_forward$Bsub;
	add.s64 	%rd5, %rd29, %rd28;
	mov.f32 	%f179, 0f00000000;
	mov.u32 	%r257, 0;
	mov.f32 	%f180, %f179;
	mov.f32 	%f181, %f179;
	mov.f32 	%f182, %f179;
	mov.f32 	%f183, %f179;
	mov.f32 	%f184, %f179;
	mov.f32 	%f185, %f179;
	mov.f32 	%f186, %f179;
	mov.f32 	%f187, %f179;
	mov.f32 	%f188, %f179;
	mov.f32 	%f189, %f179;
	mov.f32 	%f190, %f179;
	mov.f32 	%f191, %f179;
	mov.f32 	%f192, %f179;
	mov.f32 	%f193, %f179;
	mov.f32 	%f194, %f179;
	mov.f32 	%f195, %f179;
	mov.f32 	%f196, %f179;
	mov.f32 	%f197, %f179;
	mov.f32 	%f198, %f179;
	mov.f32 	%f199, %f179;
	mov.f32 	%f200, %f179;
	mov.f32 	%f201, %f179;
	mov.f32 	%f202, %f179;
	mov.f32 	%f203, %f179;
	mov.f32 	%f204, %f179;
	mov.f32 	%f205, %f179;
	mov.f32 	%f206, %f179;
	mov.f32 	%f207, %f179;
	mov.f32 	%f208, %f179;
	mov.f32 	%f209, %f179;
	mov.f32 	%f210, %f179;

BB6_1:
	shl.b32 	%r13, %r257, 3;
	add.s32 	%r14, %r5, %r13;
	setp.lt.s32	%p1, %r14, 1152;
	setp.lt.s32	%p2, %r6, 128;
	and.pred  	%p3, %p2, %p1;
	@%p3 bra 	BB6_3;
	bra.uni 	BB6_2;

BB6_3:
	add.s32 	%r76, %r7, %r14;
	mul.wide.s32 	%rd30, %r76, 4;
	add.s64 	%rd31, %rd18, %rd30;
	ld.global.nc.f32 	%f161, [%rd31];
	st.volatile.shared.f32 	[%rd2], %f161;
	bra.uni 	BB6_4;

BB6_2:
	mov.u32 	%r75, 0;
	st.volatile.shared.u32 	[%rd2], %r75;

BB6_4:
	setp.lt.s32	%p4, %r9, 128;
	add.s32 	%r15, %r8, %r13;
	setp.lt.s32	%p5, %r15, 1152;
	and.pred  	%p6, %p4, %p5;
	@%p6 bra 	BB6_6;
	bra.uni 	BB6_5;

BB6_6:
	add.s32 	%r80, %r10, %r15;
	mul.wide.s32 	%rd32, %r80, 4;
	add.s64 	%rd33, %rd18, %rd32;
	ld.global.nc.f32 	%f162, [%rd33];
	st.volatile.shared.f32 	[%rd3], %f162;
	bra.uni 	BB6_7;

BB6_5:
	mov.u32 	%r78, 0;
	st.volatile.shared.u32 	[%rd3], %r78;

BB6_7:
	mov.u32 	%r259, -16;
	mov.u32 	%r258, %r11;

BB6_8:
	.pragma "nounroll";
	shl.b32 	%r255, %r257, 3;
	shr.s32 	%r81, %r258, 31;
	shr.u32 	%r82, %r81, 25;
	add.s32 	%r83, %r258, %r82;
	shr.s32 	%r84, %r83, 7;
	add.s32 	%r18, %r84, %r255;
	and.b32  	%r85, %r83, -128;
	sub.s32 	%r86, %r258, %r85;
	add.s32 	%r19, %r86, %r2;
	setp.lt.s32	%p7, %r19, 16384;
	setp.lt.s32	%p8, %r18, 1152;
	and.pred  	%p9, %p7, %p8;
	mul.wide.s32 	%rd34, %r84, 516;
	add.s64 	%rd36, %rd29, %rd34;
	mul.wide.s32 	%rd37, %r86, 4;
	add.s64 	%rd6, %rd36, %rd37;
	@%p9 bra 	BB6_10;
	bra.uni 	BB6_9;

BB6_10:
	mul.hi.s32 	%r88, %r18, 1431655766;
	shr.u32 	%r89, %r88, 31;
	add.s32 	%r90, %r88, %r89;
	mul.lo.s32 	%r91, %r90, 3;
	sub.s32 	%r92, %r18, %r91;
	mul.hi.s32 	%r93, %r90, 1431655766;
	shr.u32 	%r94, %r93, 31;
	add.s32 	%r95, %r93, %r94;
	mul.lo.s32 	%r96, %r95, 3;
	sub.s32 	%r97, %r90, %r96;
	shr.s32 	%r98, %r19, 31;
	shr.u32 	%r99, %r98, 25;
	add.s32 	%r100, %r19, %r99;
	shr.s32 	%r101, %r100, 7;
	shr.s32 	%r102, %r100, 31;
	shr.u32 	%r103, %r102, 25;
	add.s32 	%r104, %r101, %r103;
	and.b32  	%r105, %r104, -128;
	sub.s32 	%r106, %r101, %r105;
	add.s32 	%r107, %r97, %r106;
	add.s32 	%r108, %r107, -1;
	mul.hi.s32 	%r109, %r18, 954437177;
	shr.u32 	%r110, %r109, 31;
	shr.u32 	%r111, %r109, 1;
	add.s32 	%r112, %r111, %r110;
	shl.b32 	%r113, %r112, 7;
	add.s32 	%r114, %r108, %r113;
	and.b32  	%r115, %r100, -128;
	sub.s32 	%r116, %r19, %r115;
	add.s32 	%r117, %r92, %r116;
	add.s32 	%r118, %r117, -1;
	shl.b32 	%r119, %r114, 7;
	add.s32 	%r20, %r119, %r118;
	or.b32  	%r120, %r108, %r118;
	setp.lt.u32	%p10, %r120, 128;
	@%p10 bra 	BB6_12;
	bra.uni 	BB6_11;

BB6_12:
	cvt.s64.s32	%rd38, %r20;
	add.s64 	%rd39, %rd38, %rd1;
	shl.b64 	%rd40, %rd39, 2;
	add.s64 	%rd41, %rd17, %rd40;
	ld.global.nc.f32 	%f163, [%rd41];
	st.volatile.shared.f32 	[%rd6], %f163;
	bra.uni 	BB6_13;

BB6_9:
	mov.u32 	%r87, 0;
	st.volatile.shared.u32 	[%rd6], %r87;
	bra.uni 	BB6_13;

BB6_11:
	mov.u32 	%r121, 0;
	st.volatile.shared.u32 	[%rd6], %r121;

BB6_13:
	shl.b32 	%r256, %r257, 3;
	add.s32 	%r122, %r258, 64;
	shr.s32 	%r123, %r122, 31;
	shr.u32 	%r124, %r123, 25;
	add.s32 	%r125, %r122, %r124;
	and.b32  	%r126, %r125, -128;
	sub.s32 	%r127, %r122, %r126;
	shr.s32 	%r128, %r125, 7;
	add.s32 	%r21, %r128, %r256;
	add.s32 	%r22, %r127, %r2;
	setp.lt.s32	%p11, %r22, 16384;
	setp.lt.s32	%p12, %r21, 1152;
	and.pred  	%p13, %p11, %p12;
	mul.wide.s32 	%rd42, %r128, 516;
	add.s64 	%rd44, %rd29, %rd42;
	mul.wide.s32 	%rd45, %r127, 4;
	add.s64 	%rd7, %rd44, %rd45;
	@%p13 bra 	BB6_15;
	bra.uni 	BB6_14;

BB6_15:
	mul.hi.s32 	%r130, %r21, 1431655766;
	shr.u32 	%r131, %r130, 31;
	add.s32 	%r132, %r130, %r131;
	mul.lo.s32 	%r133, %r132, 3;
	sub.s32 	%r134, %r21, %r133;
	mul.hi.s32 	%r135, %r132, 1431655766;
	shr.u32 	%r136, %r135, 31;
	add.s32 	%r137, %r135, %r136;
	mul.lo.s32 	%r138, %r137, 3;
	sub.s32 	%r139, %r132, %r138;
	shr.s32 	%r140, %r22, 31;
	shr.u32 	%r141, %r140, 25;
	add.s32 	%r142, %r22, %r141;
	shr.s32 	%r143, %r142, 7;
	shr.s32 	%r144, %r142, 31;
	shr.u32 	%r145, %r144, 25;
	add.s32 	%r146, %r143, %r145;
	and.b32  	%r147, %r146, -128;
	sub.s32 	%r148, %r143, %r147;
	add.s32 	%r149, %r139, %r148;
	add.s32 	%r150, %r149, -1;
	mul.hi.s32 	%r151, %r21, 954437177;
	shr.u32 	%r152, %r151, 31;
	shr.u32 	%r153, %r151, 1;
	add.s32 	%r154, %r153, %r152;
	shl.b32 	%r155, %r154, 7;
	add.s32 	%r156, %r150, %r155;
	and.b32  	%r157, %r142, -128;
	sub.s32 	%r158, %r22, %r157;
	add.s32 	%r159, %r134, %r158;
	add.s32 	%r160, %r159, -1;
	shl.b32 	%r161, %r156, 7;
	add.s32 	%r23, %r161, %r160;
	or.b32  	%r162, %r150, %r160;
	setp.lt.u32	%p14, %r162, 128;
	@%p14 bra 	BB6_17;
	bra.uni 	BB6_16;

BB6_17:
	cvt.s64.s32	%rd46, %r23;
	add.s64 	%rd47, %rd46, %rd1;
	shl.b64 	%rd48, %rd47, 2;
	add.s64 	%rd49, %rd17, %rd48;
	ld.global.nc.f32 	%f164, [%rd49];
	st.volatile.shared.f32 	[%rd7], %f164;
	bra.uni 	BB6_18;

BB6_14:
	mov.u32 	%r129, 0;
	st.volatile.shared.u32 	[%rd7], %r129;
	bra.uni 	BB6_18;

BB6_16:
	mov.u32 	%r163, 0;
	st.volatile.shared.u32 	[%rd7], %r163;

BB6_18:
	shl.b32 	%r253, %r257, 3;
	add.s32 	%r164, %r258, 128;
	shr.s32 	%r165, %r164, 31;
	shr.u32 	%r166, %r165, 25;
	add.s32 	%r167, %r164, %r166;
	and.b32  	%r168, %r167, -128;
	sub.s32 	%r169, %r164, %r168;
	shr.s32 	%r170, %r167, 7;
	add.s32 	%r24, %r170, %r253;
	add.s32 	%r25, %r169, %r2;
	setp.lt.s32	%p15, %r25, 16384;
	setp.lt.s32	%p16, %r24, 1152;
	and.pred  	%p17, %p15, %p16;
	mul.wide.s32 	%rd50, %r170, 516;
	add.s64 	%rd52, %rd29, %rd50;
	mul.wide.s32 	%rd53, %r169, 4;
	add.s64 	%rd8, %rd52, %rd53;
	@%p17 bra 	BB6_20;
	bra.uni 	BB6_19;

BB6_20:
	mul.hi.s32 	%r172, %r24, 1431655766;
	shr.u32 	%r173, %r172, 31;
	add.s32 	%r174, %r172, %r173;
	mul.lo.s32 	%r175, %r174, 3;
	sub.s32 	%r176, %r24, %r175;
	mul.hi.s32 	%r177, %r174, 1431655766;
	shr.u32 	%r178, %r177, 31;
	add.s32 	%r179, %r177, %r178;
	mul.lo.s32 	%r180, %r179, 3;
	sub.s32 	%r181, %r174, %r180;
	shr.s32 	%r182, %r25, 31;
	shr.u32 	%r183, %r182, 25;
	add.s32 	%r184, %r25, %r183;
	shr.s32 	%r185, %r184, 7;
	shr.s32 	%r186, %r184, 31;
	shr.u32 	%r187, %r186, 25;
	add.s32 	%r188, %r185, %r187;
	and.b32  	%r189, %r188, -128;
	sub.s32 	%r190, %r185, %r189;
	add.s32 	%r191, %r181, %r190;
	add.s32 	%r192, %r191, -1;
	mul.hi.s32 	%r193, %r24, 954437177;
	shr.u32 	%r194, %r193, 31;
	shr.u32 	%r195, %r193, 1;
	add.s32 	%r196, %r195, %r194;
	shl.b32 	%r197, %r196, 7;
	add.s32 	%r198, %r192, %r197;
	and.b32  	%r199, %r184, -128;
	sub.s32 	%r200, %r25, %r199;
	add.s32 	%r201, %r176, %r200;
	add.s32 	%r202, %r201, -1;
	shl.b32 	%r203, %r198, 7;
	add.s32 	%r26, %r203, %r202;
	or.b32  	%r204, %r192, %r202;
	setp.lt.u32	%p18, %r204, 128;
	@%p18 bra 	BB6_22;
	bra.uni 	BB6_21;

BB6_22:
	cvt.s64.s32	%rd54, %r26;
	add.s64 	%rd55, %rd54, %rd1;
	shl.b64 	%rd56, %rd55, 2;
	add.s64 	%rd57, %rd17, %rd56;
	ld.global.nc.f32 	%f165, [%rd57];
	st.volatile.shared.f32 	[%rd8], %f165;
	bra.uni 	BB6_23;

BB6_19:
	mov.u32 	%r171, 0;
	st.volatile.shared.u32 	[%rd8], %r171;
	bra.uni 	BB6_23;

BB6_21:
	mov.u32 	%r205, 0;
	st.volatile.shared.u32 	[%rd8], %r205;

BB6_23:
	shl.b32 	%r254, %r257, 3;
	add.s32 	%r206, %r258, 192;
	shr.s32 	%r207, %r206, 31;
	shr.u32 	%r208, %r207, 25;
	add.s32 	%r209, %r206, %r208;
	and.b32  	%r210, %r209, -128;
	sub.s32 	%r211, %r206, %r210;
	shr.s32 	%r212, %r209, 7;
	add.s32 	%r27, %r212, %r254;
	add.s32 	%r28, %r211, %r2;
	setp.lt.s32	%p19, %r28, 16384;
	setp.lt.s32	%p20, %r27, 1152;
	and.pred  	%p21, %p19, %p20;
	mul.wide.s32 	%rd58, %r212, 516;
	add.s64 	%rd60, %rd29, %rd58;
	mul.wide.s32 	%rd61, %r211, 4;
	add.s64 	%rd9, %rd60, %rd61;
	@%p21 bra 	BB6_25;
	bra.uni 	BB6_24;

BB6_25:
	mul.hi.s32 	%r214, %r27, 1431655766;
	shr.u32 	%r215, %r214, 31;
	add.s32 	%r216, %r214, %r215;
	mul.lo.s32 	%r217, %r216, 3;
	sub.s32 	%r218, %r27, %r217;
	mul.hi.s32 	%r219, %r216, 1431655766;
	shr.u32 	%r220, %r219, 31;
	add.s32 	%r221, %r219, %r220;
	mul.lo.s32 	%r222, %r221, 3;
	sub.s32 	%r223, %r216, %r222;
	shr.s32 	%r224, %r28, 31;
	shr.u32 	%r225, %r224, 25;
	add.s32 	%r226, %r28, %r225;
	shr.s32 	%r227, %r226, 7;
	shr.s32 	%r228, %r226, 31;
	shr.u32 	%r229, %r228, 25;
	add.s32 	%r230, %r227, %r229;
	and.b32  	%r231, %r230, -128;
	sub.s32 	%r232, %r227, %r231;
	add.s32 	%r233, %r223, %r232;
	add.s32 	%r234, %r233, -1;
	mul.hi.s32 	%r235, %r27, 954437177;
	shr.u32 	%r236, %r235, 31;
	shr.u32 	%r237, %r235, 1;
	add.s32 	%r238, %r237, %r236;
	shl.b32 	%r239, %r238, 7;
	add.s32 	%r240, %r234, %r239;
	and.b32  	%r241, %r226, -128;
	sub.s32 	%r242, %r28, %r241;
	add.s32 	%r243, %r218, %r242;
	add.s32 	%r244, %r243, -1;
	shl.b32 	%r245, %r240, 7;
	add.s32 	%r29, %r245, %r244;
	or.b32  	%r246, %r234, %r244;
	setp.lt.u32	%p22, %r246, 128;
	@%p22 bra 	BB6_27;
	bra.uni 	BB6_26;

BB6_27:
	cvt.s64.s32	%rd62, %r29;
	add.s64 	%rd63, %rd62, %rd1;
	shl.b64 	%rd64, %rd63, 2;
	add.s64 	%rd65, %rd17, %rd64;
	ld.global.nc.f32 	%f166, [%rd65];
	st.volatile.shared.f32 	[%rd9], %f166;
	bra.uni 	BB6_28;

BB6_24:
	mov.u32 	%r213, 0;
	st.volatile.shared.u32 	[%rd9], %r213;
	bra.uni 	BB6_28;

BB6_26:
	mov.u32 	%r247, 0;
	st.volatile.shared.u32 	[%rd9], %r247;

BB6_28:
	add.s32 	%r259, %r259, 4;
	add.s32 	%r258, %r258, 256;
	setp.ne.s32	%p23, %r259, 0;
	@%p23 bra 	BB6_8;

	bar.sync 	0;
	mov.u32 	%r260, 0;
	mov.u64 	%rd75, %rd5;
	mov.u64 	%rd76, %rd4;

BB6_30:
	.pragma "nounroll";
	ld.volatile.shared.f32 	%f167, [%rd76];
	ld.volatile.shared.f32 	%f168, [%rd75];
	fma.rn.f32 	%f199, %f167, %f168, %f199;
	ld.volatile.shared.f32 	%f169, [%rd76+144];
	fma.rn.f32 	%f191, %f169, %f168, %f191;
	ld.volatile.shared.f32 	%f170, [%rd76+288];
	fma.rn.f32 	%f183, %f170, %f168, %f183;
	ld.volatile.shared.f32 	%f171, [%rd76+432];
	fma.rn.f32 	%f203, %f171, %f168, %f203;
	ld.volatile.shared.f32 	%f172, [%rd75+64];
	fma.rn.f32 	%f200, %f167, %f172, %f200;
	fma.rn.f32 	%f192, %f169, %f172, %f192;
	fma.rn.f32 	%f184, %f170, %f172, %f184;
	fma.rn.f32 	%f204, %f171, %f172, %f204;
	ld.volatile.shared.f32 	%f173, [%rd75+128];
	fma.rn.f32 	%f201, %f167, %f173, %f201;
	fma.rn.f32 	%f193, %f169, %f173, %f193;
	fma.rn.f32 	%f185, %f170, %f173, %f185;
	fma.rn.f32 	%f205, %f171, %f173, %f205;
	ld.volatile.shared.f32 	%f174, [%rd75+192];
	fma.rn.f32 	%f202, %f167, %f174, %f202;
	fma.rn.f32 	%f194, %f169, %f174, %f194;
	fma.rn.f32 	%f186, %f170, %f174, %f186;
	fma.rn.f32 	%f206, %f171, %f174, %f206;
	ld.volatile.shared.f32 	%f175, [%rd75+256];
	fma.rn.f32 	%f195, %f167, %f175, %f195;
	fma.rn.f32 	%f187, %f169, %f175, %f187;
	fma.rn.f32 	%f179, %f170, %f175, %f179;
	fma.rn.f32 	%f207, %f171, %f175, %f207;
	ld.volatile.shared.f32 	%f176, [%rd75+320];
	fma.rn.f32 	%f196, %f167, %f176, %f196;
	fma.rn.f32 	%f188, %f169, %f176, %f188;
	fma.rn.f32 	%f180, %f170, %f176, %f180;
	fma.rn.f32 	%f208, %f171, %f176, %f208;
	ld.volatile.shared.f32 	%f177, [%rd75+384];
	fma.rn.f32 	%f197, %f167, %f177, %f197;
	fma.rn.f32 	%f189, %f169, %f177, %f189;
	fma.rn.f32 	%f181, %f170, %f177, %f181;
	fma.rn.f32 	%f209, %f171, %f177, %f209;
	ld.volatile.shared.f32 	%f178, [%rd75+448];
	fma.rn.f32 	%f198, %f167, %f178, %f198;
	fma.rn.f32 	%f190, %f169, %f178, %f190;
	fma.rn.f32 	%f182, %f170, %f178, %f182;
	fma.rn.f32 	%f210, %f171, %f178, %f210;
	add.s64 	%rd76, %rd76, 4;
	add.s64 	%rd75, %rd75, 516;
	add.s32 	%r260, %r260, 1;
	setp.lt.s32	%p24, %r260, 8;
	@%p24 bra 	BB6_30;

	bar.sync 	0;
	add.s32 	%r257, %r257, 1;
	setp.lt.s32	%p25, %r257, 144;
	@%p25 bra 	BB6_1;

	mov.u32 	%r252, %tid.x;
	mov.u32 	%r251, %tid.y;
	add.s32 	%r35, %r3, %r251;
	setp.lt.s32	%p26, %r35, 128;
	shl.b32 	%r36, %r35, 14;
	add.s32 	%r37, %r2, %r252;
	setp.lt.s32	%p27, %r37, 16384;
	and.pred  	%p28, %p26, %p27;
	@!%p28 bra 	BB6_34;
	bra.uni 	BB6_33;

BB6_33:
	ld.param.u64 	%rd74, [res2_conv2_forward_param_2];
	add.s32 	%r249, %r37, %r36;
	cvt.s64.s32	%rd66, %r249;
	add.s64 	%rd67, %rd66, %rd1;
	shl.b64 	%rd68, %rd67, 2;
	add.s64 	%rd69, %rd74, %rd68;
	st.global.f32 	[%rd69], %f199;

BB6_34:
	ld.param.u64 	%rd73, [res2_conv2_forward_param_2];
	add.s32 	%r38, %r37, 16;
	setp.lt.s32	%p30, %r38, 16384;
	and.pred  	%p31, %p26, %p30;
	add.s32 	%r250, %r38, %r36;
	cvt.s64.s32	%rd70, %r250;
	add.s64 	%rd71, %rd70, %rd1;
	shl.b64 	%rd72, %rd71, 2;
	add.s64 	%rd16, %rd73, %rd72;
	@!%p31 bra 	BB6_36;
	bra.uni 	BB6_35;

BB6_35:
	st.global.f32 	[%rd16], %f200;

BB6_36:
	add.s32 	%r39, %r37, 32;
	setp.lt.s32	%p33, %r39, 16384;
	and.pred  	%p34, %p26, %p33;
	@!%p34 bra 	BB6_38;
	bra.uni 	BB6_37;

BB6_37:
	st.global.f32 	[%rd16+64], %f201;

BB6_38:
	add.s32 	%r40, %r37, 48;
	setp.lt.s32	%p36, %r40, 16384;
	and.pred  	%p37, %p26, %p36;
	@!%p37 bra 	BB6_40;
	bra.uni 	BB6_39;

BB6_39:
	st.global.f32 	[%rd16+128], %f202;

BB6_40:
	add.s32 	%r41, %r37, 64;
	setp.lt.s32	%p39, %r41, 16384;
	and.pred  	%p40, %p26, %p39;
	@!%p40 bra 	BB6_42;
	bra.uni 	BB6_41;

BB6_41:
	st.global.f32 	[%rd16+192], %f195;

BB6_42:
	add.s32 	%r42, %r37, 80;
	setp.lt.s32	%p42, %r42, 16384;
	and.pred  	%p43, %p26, %p42;
	@!%p43 bra 	BB6_44;
	bra.uni 	BB6_43;

BB6_43:
	st.global.f32 	[%rd16+256], %f196;

BB6_44:
	add.s32 	%r43, %r37, 96;
	setp.lt.s32	%p45, %r43, 16384;
	and.pred  	%p46, %p26, %p45;
	@!%p46 bra 	BB6_46;
	bra.uni 	BB6_45;

BB6_45:
	st.global.f32 	[%rd16+320], %f197;

BB6_46:
	add.s32 	%r44, %r37, 112;
	setp.lt.s32	%p48, %r44, 16384;
	and.pred  	%p49, %p26, %p48;
	@!%p49 bra 	BB6_48;
	bra.uni 	BB6_47;

BB6_47:
	st.global.f32 	[%rd16+384], %f198;

BB6_48:
	add.s32 	%r45, %r35, 4;
	setp.lt.s32	%p51, %r45, 128;
	and.pred  	%p52, %p51, %p27;
	@!%p52 bra 	BB6_50;
	bra.uni 	BB6_49;

BB6_49:
	st.global.f32 	[%rd16+262080], %f191;

BB6_50:
	and.pred  	%p55, %p51, %p30;
	@!%p55 bra 	BB6_52;
	bra.uni 	BB6_51;

BB6_51:
	st.global.f32 	[%rd16+262144], %f192;

BB6_52:
	and.pred  	%p58, %p51, %p33;
	@!%p58 bra 	BB6_54;
	bra.uni 	BB6_53;

BB6_53:
	st.global.f32 	[%rd16+262208], %f193;

BB6_54:
	and.pred  	%p61, %p51, %p36;
	@!%p61 bra 	BB6_56;
	bra.uni 	BB6_55;

BB6_55:
	st.global.f32 	[%rd16+262272], %f194;

BB6_56:
	and.pred  	%p64, %p51, %p39;
	@!%p64 bra 	BB6_58;
	bra.uni 	BB6_57;

BB6_57:
	st.global.f32 	[%rd16+262336], %f187;

BB6_58:
	and.pred  	%p67, %p51, %p42;
	@!%p67 bra 	BB6_60;
	bra.uni 	BB6_59;

BB6_59:
	st.global.f32 	[%rd16+262400], %f188;

BB6_60:
	and.pred  	%p70, %p51, %p45;
	@!%p70 bra 	BB6_62;
	bra.uni 	BB6_61;

BB6_61:
	st.global.f32 	[%rd16+262464], %f189;

BB6_62:
	and.pred  	%p73, %p51, %p48;
	@!%p73 bra 	BB6_64;
	bra.uni 	BB6_63;

BB6_63:
	st.global.f32 	[%rd16+262528], %f190;

BB6_64:
	add.s32 	%r46, %r35, 8;
	setp.lt.s32	%p75, %r46, 128;
	and.pred  	%p76, %p75, %p27;
	@!%p76 bra 	BB6_66;
	bra.uni 	BB6_65;

BB6_65:
	st.global.f32 	[%rd16+524224], %f183;

BB6_66:
	and.pred  	%p79, %p75, %p30;
	@!%p79 bra 	BB6_68;
	bra.uni 	BB6_67;

BB6_67:
	st.global.f32 	[%rd16+524288], %f184;

BB6_68:
	and.pred  	%p82, %p75, %p33;
	@!%p82 bra 	BB6_70;
	bra.uni 	BB6_69;

BB6_69:
	st.global.f32 	[%rd16+524352], %f185;

BB6_70:
	and.pred  	%p85, %p75, %p36;
	@!%p85 bra 	BB6_72;
	bra.uni 	BB6_71;

BB6_71:
	st.global.f32 	[%rd16+524416], %f186;

BB6_72:
	and.pred  	%p88, %p75, %p39;
	@!%p88 bra 	BB6_74;
	bra.uni 	BB6_73;

BB6_73:
	st.global.f32 	[%rd16+524480], %f179;

BB6_74:
	and.pred  	%p91, %p75, %p42;
	@!%p91 bra 	BB6_76;
	bra.uni 	BB6_75;

BB6_75:
	st.global.f32 	[%rd16+524544], %f180;

BB6_76:
	and.pred  	%p94, %p75, %p45;
	@!%p94 bra 	BB6_78;
	bra.uni 	BB6_77;

BB6_77:
	st.global.f32 	[%rd16+524608], %f181;

BB6_78:
	and.pred  	%p97, %p75, %p48;
	@!%p97 bra 	BB6_80;
	bra.uni 	BB6_79;

BB6_79:
	st.global.f32 	[%rd16+524672], %f182;

BB6_80:
	add.s32 	%r47, %r35, 12;
	setp.lt.s32	%p99, %r47, 128;
	and.pred  	%p100, %p99, %p27;
	@!%p100 bra 	BB6_82;
	bra.uni 	BB6_81;

BB6_81:
	st.global.f32 	[%rd16+786368], %f203;

BB6_82:
	and.pred  	%p103, %p99, %p30;
	@!%p103 bra 	BB6_84;
	bra.uni 	BB6_83;

BB6_83:
	st.global.f32 	[%rd16+786432], %f204;

BB6_84:
	and.pred  	%p106, %p99, %p33;
	@!%p106 bra 	BB6_86;
	bra.uni 	BB6_85;

BB6_85:
	st.global.f32 	[%rd16+786496], %f205;

BB6_86:
	and.pred  	%p109, %p99, %p36;
	@!%p109 bra 	BB6_88;
	bra.uni 	BB6_87;

BB6_87:
	st.global.f32 	[%rd16+786560], %f206;

BB6_88:
	and.pred  	%p112, %p99, %p39;
	@!%p112 bra 	BB6_90;
	bra.uni 	BB6_89;

BB6_89:
	st.global.f32 	[%rd16+786624], %f207;

BB6_90:
	and.pred  	%p115, %p99, %p42;
	@!%p115 bra 	BB6_92;
	bra.uni 	BB6_91;

BB6_91:
	st.global.f32 	[%rd16+786688], %f208;

BB6_92:
	and.pred  	%p118, %p99, %p45;
	@!%p118 bra 	BB6_94;
	bra.uni 	BB6_93;

BB6_93:
	st.global.f32 	[%rd16+786752], %f209;

BB6_94:
	and.pred  	%p121, %p99, %p48;
	@!%p121 bra 	BB6_96;
	bra.uni 	BB6_95;

BB6_95:
	st.global.f32 	[%rd16+786816], %f210;

BB6_96:
	ret;
}

	// .globl	res3_conv1_forward
.entry res3_conv1_forward(
	.param .u64 .ptr .global .align 4 res3_conv1_forward_param_0,
	.param .u64 .ptr .global .align 4 res3_conv1_forward_param_1,
	.param .u64 .ptr .global .align 4 res3_conv1_forward_param_2
)
.reqntid 16, 4, 1
{
	.reg .pred 	%p<122>;
	.reg .f32 	%f<243>;
	.reg .b32 	%r<261>;
	.reg .b64 	%rd<77>;
	// demoted variable
	.shared .align 4 .b8 res3_conv1_forward$Asub[576];
	// demoted variable
	.shared .align 4 .b8 res3_conv1_forward$Bsub[4128];

	ld.param.u64 	%rd17, [res3_conv1_forward_param_0];
	ld.param.u64 	%rd18, [res3_conv1_forward_param_1];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r49, %ctaid.x;
	mov.b32	%r50, %envreg0;
	add.s32 	%r51, %r49, %r50;
	shl.b32 	%r2, %r51, 7;
	mov.u32 	%r52, %ctaid.y;
	mov.b32	%r53, %envreg1;
	add.s32 	%r54, %r52, %r53;
	shl.b32 	%r3, %r54, 4;
	mov.u32 	%r55, %ctaid.z;
	mov.u32 	%r56, %ntid.z;
	mov.b32	%r57, %envreg5;
	mad.lo.s32 	%r58, %r55, %r56, %r57;
	mov.u32 	%r59, %tid.z;
	add.s32 	%r60, %r58, %r59;
	shl.b32 	%r61, %r60, 21;
	cvt.s64.s32	%rd1, %r61;
	mov.u32 	%r4, %tid.y;
	shl.b32 	%r62, %r4, 4;
	add.s32 	%r63, %r62, %r1;
	shr.s32 	%r64, %r63, 31;
	shr.u32 	%r65, %r64, 29;
	add.s32 	%r66, %r63, %r65;
	shr.s32 	%r67, %r66, 3;
	and.b32  	%r68, %r66, -8;
	sub.s32 	%r5, %r63, %r68;
	add.s32 	%r6, %r67, %r3;
	mul.wide.s32 	%rd20, %r67, 36;
	mov.u64 	%rd21, res3_conv1_forward$Asub;
	add.s64 	%rd22, %rd21, %rd20;
	mul.wide.s32 	%rd23, %r5, 4;
	add.s64 	%rd2, %rd22, %rd23;
	mul.lo.s32 	%r7, %r6, 1152;
	add.s32 	%r69, %r63, 64;
	shr.s32 	%r70, %r69, 31;
	shr.u32 	%r71, %r70, 29;
	add.s32 	%r72, %r69, %r71;
	shr.s32 	%r73, %r72, 3;
	and.b32  	%r74, %r72, -8;
	sub.s32 	%r8, %r69, %r74;
	add.s32 	%r9, %r73, %r3;
	mul.wide.s32 	%rd24, %r73, 36;
	add.s64 	%rd25, %rd21, %rd24;
	mul.wide.s32 	%rd26, %r8, 4;
	add.s64 	%rd3, %rd25, %rd26;
	mul.lo.s32 	%r10, %r9, 1152;
	mad.lo.s32 	%r11, %r4, 16, %r1;
	mul.wide.s32 	%rd27, %r4, 36;
	add.s64 	%rd4, %rd21, %rd27;
	mul.wide.s32 	%rd28, %r1, 4;
	mov.u64 	%rd29, res3_conv1_forward$Bsub;
	add.s64 	%rd5, %rd29, %rd28;
	mov.f32 	%f179, 0f00000000;
	mov.u32 	%r257, 0;
	mov.f32 	%f180, %f179;
	mov.f32 	%f181, %f179;
	mov.f32 	%f182, %f179;
	mov.f32 	%f183, %f179;
	mov.f32 	%f184, %f179;
	mov.f32 	%f185, %f179;
	mov.f32 	%f186, %f179;
	mov.f32 	%f187, %f179;
	mov.f32 	%f188, %f179;
	mov.f32 	%f189, %f179;
	mov.f32 	%f190, %f179;
	mov.f32 	%f191, %f179;
	mov.f32 	%f192, %f179;
	mov.f32 	%f193, %f179;
	mov.f32 	%f194, %f179;
	mov.f32 	%f195, %f179;
	mov.f32 	%f196, %f179;
	mov.f32 	%f197, %f179;
	mov.f32 	%f198, %f179;
	mov.f32 	%f199, %f179;
	mov.f32 	%f200, %f179;
	mov.f32 	%f201, %f179;
	mov.f32 	%f202, %f179;
	mov.f32 	%f203, %f179;
	mov.f32 	%f204, %f179;
	mov.f32 	%f205, %f179;
	mov.f32 	%f206, %f179;
	mov.f32 	%f207, %f179;
	mov.f32 	%f208, %f179;
	mov.f32 	%f209, %f179;
	mov.f32 	%f210, %f179;

BB7_1:
	shl.b32 	%r13, %r257, 3;
	add.s32 	%r14, %r5, %r13;
	setp.lt.s32	%p1, %r14, 1152;
	setp.lt.s32	%p2, %r6, 128;
	and.pred  	%p3, %p2, %p1;
	@%p3 bra 	BB7_3;
	bra.uni 	BB7_2;

BB7_3:
	add.s32 	%r76, %r7, %r14;
	mul.wide.s32 	%rd30, %r76, 4;
	add.s64 	%rd31, %rd18, %rd30;
	ld.global.nc.f32 	%f161, [%rd31];
	st.volatile.shared.f32 	[%rd2], %f161;
	bra.uni 	BB7_4;

BB7_2:
	mov.u32 	%r75, 0;
	st.volatile.shared.u32 	[%rd2], %r75;

BB7_4:
	setp.lt.s32	%p4, %r9, 128;
	add.s32 	%r15, %r8, %r13;
	setp.lt.s32	%p5, %r15, 1152;
	and.pred  	%p6, %p4, %p5;
	@%p6 bra 	BB7_6;
	bra.uni 	BB7_5;

BB7_6:
	add.s32 	%r80, %r10, %r15;
	mul.wide.s32 	%rd32, %r80, 4;
	add.s64 	%rd33, %rd18, %rd32;
	ld.global.nc.f32 	%f162, [%rd33];
	st.volatile.shared.f32 	[%rd3], %f162;
	bra.uni 	BB7_7;

BB7_5:
	mov.u32 	%r78, 0;
	st.volatile.shared.u32 	[%rd3], %r78;

BB7_7:
	mov.u32 	%r259, -16;
	mov.u32 	%r258, %r11;

BB7_8:
	.pragma "nounroll";
	shl.b32 	%r255, %r257, 3;
	shr.s32 	%r81, %r258, 31;
	shr.u32 	%r82, %r81, 25;
	add.s32 	%r83, %r258, %r82;
	shr.s32 	%r84, %r83, 7;
	add.s32 	%r18, %r84, %r255;
	and.b32  	%r85, %r83, -128;
	sub.s32 	%r86, %r258, %r85;
	add.s32 	%r19, %r86, %r2;
	setp.lt.s32	%p7, %r19, 16384;
	setp.lt.s32	%p8, %r18, 1152;
	and.pred  	%p9, %p7, %p8;
	mul.wide.s32 	%rd34, %r84, 516;
	add.s64 	%rd36, %rd29, %rd34;
	mul.wide.s32 	%rd37, %r86, 4;
	add.s64 	%rd6, %rd36, %rd37;
	@%p9 bra 	BB7_10;
	bra.uni 	BB7_9;

BB7_10:
	mul.hi.s32 	%r88, %r18, 1431655766;
	shr.u32 	%r89, %r88, 31;
	add.s32 	%r90, %r88, %r89;
	mul.lo.s32 	%r91, %r90, 3;
	sub.s32 	%r92, %r18, %r91;
	mul.hi.s32 	%r93, %r90, 1431655766;
	shr.u32 	%r94, %r93, 31;
	add.s32 	%r95, %r93, %r94;
	mul.lo.s32 	%r96, %r95, 3;
	sub.s32 	%r97, %r90, %r96;
	shr.s32 	%r98, %r19, 31;
	shr.u32 	%r99, %r98, 25;
	add.s32 	%r100, %r19, %r99;
	shr.s32 	%r101, %r100, 7;
	shr.s32 	%r102, %r100, 31;
	shr.u32 	%r103, %r102, 25;
	add.s32 	%r104, %r101, %r103;
	and.b32  	%r105, %r104, -128;
	sub.s32 	%r106, %r101, %r105;
	add.s32 	%r107, %r97, %r106;
	add.s32 	%r108, %r107, -1;
	mul.hi.s32 	%r109, %r18, 954437177;
	shr.u32 	%r110, %r109, 31;
	shr.u32 	%r111, %r109, 1;
	add.s32 	%r112, %r111, %r110;
	shl.b32 	%r113, %r112, 7;
	add.s32 	%r114, %r108, %r113;
	and.b32  	%r115, %r100, -128;
	sub.s32 	%r116, %r19, %r115;
	add.s32 	%r117, %r92, %r116;
	add.s32 	%r118, %r117, -1;
	shl.b32 	%r119, %r114, 7;
	add.s32 	%r20, %r119, %r118;
	or.b32  	%r120, %r108, %r118;
	setp.lt.u32	%p10, %r120, 128;
	@%p10 bra 	BB7_12;
	bra.uni 	BB7_11;

BB7_12:
	cvt.s64.s32	%rd38, %r20;
	add.s64 	%rd39, %rd38, %rd1;
	shl.b64 	%rd40, %rd39, 2;
	add.s64 	%rd41, %rd17, %rd40;
	ld.global.nc.f32 	%f163, [%rd41];
	st.volatile.shared.f32 	[%rd6], %f163;
	bra.uni 	BB7_13;

BB7_9:
	mov.u32 	%r87, 0;
	st.volatile.shared.u32 	[%rd6], %r87;
	bra.uni 	BB7_13;

BB7_11:
	mov.u32 	%r121, 0;
	st.volatile.shared.u32 	[%rd6], %r121;

BB7_13:
	shl.b32 	%r256, %r257, 3;
	add.s32 	%r122, %r258, 64;
	shr.s32 	%r123, %r122, 31;
	shr.u32 	%r124, %r123, 25;
	add.s32 	%r125, %r122, %r124;
	and.b32  	%r126, %r125, -128;
	sub.s32 	%r127, %r122, %r126;
	shr.s32 	%r128, %r125, 7;
	add.s32 	%r21, %r128, %r256;
	add.s32 	%r22, %r127, %r2;
	setp.lt.s32	%p11, %r22, 16384;
	setp.lt.s32	%p12, %r21, 1152;
	and.pred  	%p13, %p11, %p12;
	mul.wide.s32 	%rd42, %r128, 516;
	add.s64 	%rd44, %rd29, %rd42;
	mul.wide.s32 	%rd45, %r127, 4;
	add.s64 	%rd7, %rd44, %rd45;
	@%p13 bra 	BB7_15;
	bra.uni 	BB7_14;

BB7_15:
	mul.hi.s32 	%r130, %r21, 1431655766;
	shr.u32 	%r131, %r130, 31;
	add.s32 	%r132, %r130, %r131;
	mul.lo.s32 	%r133, %r132, 3;
	sub.s32 	%r134, %r21, %r133;
	mul.hi.s32 	%r135, %r132, 1431655766;
	shr.u32 	%r136, %r135, 31;
	add.s32 	%r137, %r135, %r136;
	mul.lo.s32 	%r138, %r137, 3;
	sub.s32 	%r139, %r132, %r138;
	shr.s32 	%r140, %r22, 31;
	shr.u32 	%r141, %r140, 25;
	add.s32 	%r142, %r22, %r141;
	shr.s32 	%r143, %r142, 7;
	shr.s32 	%r144, %r142, 31;
	shr.u32 	%r145, %r144, 25;
	add.s32 	%r146, %r143, %r145;
	and.b32  	%r147, %r146, -128;
	sub.s32 	%r148, %r143, %r147;
	add.s32 	%r149, %r139, %r148;
	add.s32 	%r150, %r149, -1;
	mul.hi.s32 	%r151, %r21, 954437177;
	shr.u32 	%r152, %r151, 31;
	shr.u32 	%r153, %r151, 1;
	add.s32 	%r154, %r153, %r152;
	shl.b32 	%r155, %r154, 7;
	add.s32 	%r156, %r150, %r155;
	and.b32  	%r157, %r142, -128;
	sub.s32 	%r158, %r22, %r157;
	add.s32 	%r159, %r134, %r158;
	add.s32 	%r160, %r159, -1;
	shl.b32 	%r161, %r156, 7;
	add.s32 	%r23, %r161, %r160;
	or.b32  	%r162, %r150, %r160;
	setp.lt.u32	%p14, %r162, 128;
	@%p14 bra 	BB7_17;
	bra.uni 	BB7_16;

BB7_17:
	cvt.s64.s32	%rd46, %r23;
	add.s64 	%rd47, %rd46, %rd1;
	shl.b64 	%rd48, %rd47, 2;
	add.s64 	%rd49, %rd17, %rd48;
	ld.global.nc.f32 	%f164, [%rd49];
	st.volatile.shared.f32 	[%rd7], %f164;
	bra.uni 	BB7_18;

BB7_14:
	mov.u32 	%r129, 0;
	st.volatile.shared.u32 	[%rd7], %r129;
	bra.uni 	BB7_18;

BB7_16:
	mov.u32 	%r163, 0;
	st.volatile.shared.u32 	[%rd7], %r163;

BB7_18:
	shl.b32 	%r253, %r257, 3;
	add.s32 	%r164, %r258, 128;
	shr.s32 	%r165, %r164, 31;
	shr.u32 	%r166, %r165, 25;
	add.s32 	%r167, %r164, %r166;
	and.b32  	%r168, %r167, -128;
	sub.s32 	%r169, %r164, %r168;
	shr.s32 	%r170, %r167, 7;
	add.s32 	%r24, %r170, %r253;
	add.s32 	%r25, %r169, %r2;
	setp.lt.s32	%p15, %r25, 16384;
	setp.lt.s32	%p16, %r24, 1152;
	and.pred  	%p17, %p15, %p16;
	mul.wide.s32 	%rd50, %r170, 516;
	add.s64 	%rd52, %rd29, %rd50;
	mul.wide.s32 	%rd53, %r169, 4;
	add.s64 	%rd8, %rd52, %rd53;
	@%p17 bra 	BB7_20;
	bra.uni 	BB7_19;

BB7_20:
	mul.hi.s32 	%r172, %r24, 1431655766;
	shr.u32 	%r173, %r172, 31;
	add.s32 	%r174, %r172, %r173;
	mul.lo.s32 	%r175, %r174, 3;
	sub.s32 	%r176, %r24, %r175;
	mul.hi.s32 	%r177, %r174, 1431655766;
	shr.u32 	%r178, %r177, 31;
	add.s32 	%r179, %r177, %r178;
	mul.lo.s32 	%r180, %r179, 3;
	sub.s32 	%r181, %r174, %r180;
	shr.s32 	%r182, %r25, 31;
	shr.u32 	%r183, %r182, 25;
	add.s32 	%r184, %r25, %r183;
	shr.s32 	%r185, %r184, 7;
	shr.s32 	%r186, %r184, 31;
	shr.u32 	%r187, %r186, 25;
	add.s32 	%r188, %r185, %r187;
	and.b32  	%r189, %r188, -128;
	sub.s32 	%r190, %r185, %r189;
	add.s32 	%r191, %r181, %r190;
	add.s32 	%r192, %r191, -1;
	mul.hi.s32 	%r193, %r24, 954437177;
	shr.u32 	%r194, %r193, 31;
	shr.u32 	%r195, %r193, 1;
	add.s32 	%r196, %r195, %r194;
	shl.b32 	%r197, %r196, 7;
	add.s32 	%r198, %r192, %r197;
	and.b32  	%r199, %r184, -128;
	sub.s32 	%r200, %r25, %r199;
	add.s32 	%r201, %r176, %r200;
	add.s32 	%r202, %r201, -1;
	shl.b32 	%r203, %r198, 7;
	add.s32 	%r26, %r203, %r202;
	or.b32  	%r204, %r192, %r202;
	setp.lt.u32	%p18, %r204, 128;
	@%p18 bra 	BB7_22;
	bra.uni 	BB7_21;

BB7_22:
	cvt.s64.s32	%rd54, %r26;
	add.s64 	%rd55, %rd54, %rd1;
	shl.b64 	%rd56, %rd55, 2;
	add.s64 	%rd57, %rd17, %rd56;
	ld.global.nc.f32 	%f165, [%rd57];
	st.volatile.shared.f32 	[%rd8], %f165;
	bra.uni 	BB7_23;

BB7_19:
	mov.u32 	%r171, 0;
	st.volatile.shared.u32 	[%rd8], %r171;
	bra.uni 	BB7_23;

BB7_21:
	mov.u32 	%r205, 0;
	st.volatile.shared.u32 	[%rd8], %r205;

BB7_23:
	shl.b32 	%r254, %r257, 3;
	add.s32 	%r206, %r258, 192;
	shr.s32 	%r207, %r206, 31;
	shr.u32 	%r208, %r207, 25;
	add.s32 	%r209, %r206, %r208;
	and.b32  	%r210, %r209, -128;
	sub.s32 	%r211, %r206, %r210;
	shr.s32 	%r212, %r209, 7;
	add.s32 	%r27, %r212, %r254;
	add.s32 	%r28, %r211, %r2;
	setp.lt.s32	%p19, %r28, 16384;
	setp.lt.s32	%p20, %r27, 1152;
	and.pred  	%p21, %p19, %p20;
	mul.wide.s32 	%rd58, %r212, 516;
	add.s64 	%rd60, %rd29, %rd58;
	mul.wide.s32 	%rd61, %r211, 4;
	add.s64 	%rd9, %rd60, %rd61;
	@%p21 bra 	BB7_25;
	bra.uni 	BB7_24;

BB7_25:
	mul.hi.s32 	%r214, %r27, 1431655766;
	shr.u32 	%r215, %r214, 31;
	add.s32 	%r216, %r214, %r215;
	mul.lo.s32 	%r217, %r216, 3;
	sub.s32 	%r218, %r27, %r217;
	mul.hi.s32 	%r219, %r216, 1431655766;
	shr.u32 	%r220, %r219, 31;
	add.s32 	%r221, %r219, %r220;
	mul.lo.s32 	%r222, %r221, 3;
	sub.s32 	%r223, %r216, %r222;
	shr.s32 	%r224, %r28, 31;
	shr.u32 	%r225, %r224, 25;
	add.s32 	%r226, %r28, %r225;
	shr.s32 	%r227, %r226, 7;
	shr.s32 	%r228, %r226, 31;
	shr.u32 	%r229, %r228, 25;
	add.s32 	%r230, %r227, %r229;
	and.b32  	%r231, %r230, -128;
	sub.s32 	%r232, %r227, %r231;
	add.s32 	%r233, %r223, %r232;
	add.s32 	%r234, %r233, -1;
	mul.hi.s32 	%r235, %r27, 954437177;
	shr.u32 	%r236, %r235, 31;
	shr.u32 	%r237, %r235, 1;
	add.s32 	%r238, %r237, %r236;
	shl.b32 	%r239, %r238, 7;
	add.s32 	%r240, %r234, %r239;
	and.b32  	%r241, %r226, -128;
	sub.s32 	%r242, %r28, %r241;
	add.s32 	%r243, %r218, %r242;
	add.s32 	%r244, %r243, -1;
	shl.b32 	%r245, %r240, 7;
	add.s32 	%r29, %r245, %r244;
	or.b32  	%r246, %r234, %r244;
	setp.lt.u32	%p22, %r246, 128;
	@%p22 bra 	BB7_27;
	bra.uni 	BB7_26;

BB7_27:
	cvt.s64.s32	%rd62, %r29;
	add.s64 	%rd63, %rd62, %rd1;
	shl.b64 	%rd64, %rd63, 2;
	add.s64 	%rd65, %rd17, %rd64;
	ld.global.nc.f32 	%f166, [%rd65];
	st.volatile.shared.f32 	[%rd9], %f166;
	bra.uni 	BB7_28;

BB7_24:
	mov.u32 	%r213, 0;
	st.volatile.shared.u32 	[%rd9], %r213;
	bra.uni 	BB7_28;

BB7_26:
	mov.u32 	%r247, 0;
	st.volatile.shared.u32 	[%rd9], %r247;

BB7_28:
	add.s32 	%r259, %r259, 4;
	add.s32 	%r258, %r258, 256;
	setp.ne.s32	%p23, %r259, 0;
	@%p23 bra 	BB7_8;

	bar.sync 	0;
	mov.u32 	%r260, 0;
	mov.u64 	%rd75, %rd5;
	mov.u64 	%rd76, %rd4;

BB7_30:
	.pragma "nounroll";
	ld.volatile.shared.f32 	%f167, [%rd76];
	ld.volatile.shared.f32 	%f168, [%rd75];
	fma.rn.f32 	%f199, %f167, %f168, %f199;
	ld.volatile.shared.f32 	%f169, [%rd76+144];
	fma.rn.f32 	%f191, %f169, %f168, %f191;
	ld.volatile.shared.f32 	%f170, [%rd76+288];
	fma.rn.f32 	%f183, %f170, %f168, %f183;
	ld.volatile.shared.f32 	%f171, [%rd76+432];
	fma.rn.f32 	%f203, %f171, %f168, %f203;
	ld.volatile.shared.f32 	%f172, [%rd75+64];
	fma.rn.f32 	%f200, %f167, %f172, %f200;
	fma.rn.f32 	%f192, %f169, %f172, %f192;
	fma.rn.f32 	%f184, %f170, %f172, %f184;
	fma.rn.f32 	%f204, %f171, %f172, %f204;
	ld.volatile.shared.f32 	%f173, [%rd75+128];
	fma.rn.f32 	%f201, %f167, %f173, %f201;
	fma.rn.f32 	%f193, %f169, %f173, %f193;
	fma.rn.f32 	%f185, %f170, %f173, %f185;
	fma.rn.f32 	%f205, %f171, %f173, %f205;
	ld.volatile.shared.f32 	%f174, [%rd75+192];
	fma.rn.f32 	%f202, %f167, %f174, %f202;
	fma.rn.f32 	%f194, %f169, %f174, %f194;
	fma.rn.f32 	%f186, %f170, %f174, %f186;
	fma.rn.f32 	%f206, %f171, %f174, %f206;
	ld.volatile.shared.f32 	%f175, [%rd75+256];
	fma.rn.f32 	%f195, %f167, %f175, %f195;
	fma.rn.f32 	%f187, %f169, %f175, %f187;
	fma.rn.f32 	%f179, %f170, %f175, %f179;
	fma.rn.f32 	%f207, %f171, %f175, %f207;
	ld.volatile.shared.f32 	%f176, [%rd75+320];
	fma.rn.f32 	%f196, %f167, %f176, %f196;
	fma.rn.f32 	%f188, %f169, %f176, %f188;
	fma.rn.f32 	%f180, %f170, %f176, %f180;
	fma.rn.f32 	%f208, %f171, %f176, %f208;
	ld.volatile.shared.f32 	%f177, [%rd75+384];
	fma.rn.f32 	%f197, %f167, %f177, %f197;
	fma.rn.f32 	%f189, %f169, %f177, %f189;
	fma.rn.f32 	%f181, %f170, %f177, %f181;
	fma.rn.f32 	%f209, %f171, %f177, %f209;
	ld.volatile.shared.f32 	%f178, [%rd75+448];
	fma.rn.f32 	%f198, %f167, %f178, %f198;
	fma.rn.f32 	%f190, %f169, %f178, %f190;
	fma.rn.f32 	%f182, %f170, %f178, %f182;
	fma.rn.f32 	%f210, %f171, %f178, %f210;
	add.s64 	%rd76, %rd76, 4;
	add.s64 	%rd75, %rd75, 516;
	add.s32 	%r260, %r260, 1;
	setp.lt.s32	%p24, %r260, 8;
	@%p24 bra 	BB7_30;

	bar.sync 	0;
	add.s32 	%r257, %r257, 1;
	setp.lt.s32	%p25, %r257, 144;
	@%p25 bra 	BB7_1;

	mov.u32 	%r252, %tid.x;
	mov.u32 	%r251, %tid.y;
	add.s32 	%r35, %r3, %r251;
	setp.lt.s32	%p26, %r35, 128;
	shl.b32 	%r36, %r35, 14;
	add.s32 	%r37, %r2, %r252;
	setp.lt.s32	%p27, %r37, 16384;
	and.pred  	%p28, %p26, %p27;
	@!%p28 bra 	BB7_34;
	bra.uni 	BB7_33;

BB7_33:
	ld.param.u64 	%rd74, [res3_conv1_forward_param_2];
	add.s32 	%r249, %r37, %r36;
	cvt.s64.s32	%rd66, %r249;
	add.s64 	%rd67, %rd66, %rd1;
	shl.b64 	%rd68, %rd67, 2;
	add.s64 	%rd69, %rd74, %rd68;
	st.global.f32 	[%rd69], %f199;

BB7_34:
	ld.param.u64 	%rd73, [res3_conv1_forward_param_2];
	add.s32 	%r38, %r37, 16;
	setp.lt.s32	%p30, %r38, 16384;
	and.pred  	%p31, %p26, %p30;
	add.s32 	%r250, %r38, %r36;
	cvt.s64.s32	%rd70, %r250;
	add.s64 	%rd71, %rd70, %rd1;
	shl.b64 	%rd72, %rd71, 2;
	add.s64 	%rd16, %rd73, %rd72;
	@!%p31 bra 	BB7_36;
	bra.uni 	BB7_35;

BB7_35:
	st.global.f32 	[%rd16], %f200;

BB7_36:
	add.s32 	%r39, %r37, 32;
	setp.lt.s32	%p33, %r39, 16384;
	and.pred  	%p34, %p26, %p33;
	@!%p34 bra 	BB7_38;
	bra.uni 	BB7_37;

BB7_37:
	st.global.f32 	[%rd16+64], %f201;

BB7_38:
	add.s32 	%r40, %r37, 48;
	setp.lt.s32	%p36, %r40, 16384;
	and.pred  	%p37, %p26, %p36;
	@!%p37 bra 	BB7_40;
	bra.uni 	BB7_39;

BB7_39:
	st.global.f32 	[%rd16+128], %f202;

BB7_40:
	add.s32 	%r41, %r37, 64;
	setp.lt.s32	%p39, %r41, 16384;
	and.pred  	%p40, %p26, %p39;
	@!%p40 bra 	BB7_42;
	bra.uni 	BB7_41;

BB7_41:
	st.global.f32 	[%rd16+192], %f195;

BB7_42:
	add.s32 	%r42, %r37, 80;
	setp.lt.s32	%p42, %r42, 16384;
	and.pred  	%p43, %p26, %p42;
	@!%p43 bra 	BB7_44;
	bra.uni 	BB7_43;

BB7_43:
	st.global.f32 	[%rd16+256], %f196;

BB7_44:
	add.s32 	%r43, %r37, 96;
	setp.lt.s32	%p45, %r43, 16384;
	and.pred  	%p46, %p26, %p45;
	@!%p46 bra 	BB7_46;
	bra.uni 	BB7_45;

BB7_45:
	st.global.f32 	[%rd16+320], %f197;

BB7_46:
	add.s32 	%r44, %r37, 112;
	setp.lt.s32	%p48, %r44, 16384;
	and.pred  	%p49, %p26, %p48;
	@!%p49 bra 	BB7_48;
	bra.uni 	BB7_47;

BB7_47:
	st.global.f32 	[%rd16+384], %f198;

BB7_48:
	add.s32 	%r45, %r35, 4;
	setp.lt.s32	%p51, %r45, 128;
	and.pred  	%p52, %p51, %p27;
	@!%p52 bra 	BB7_50;
	bra.uni 	BB7_49;

BB7_49:
	st.global.f32 	[%rd16+262080], %f191;

BB7_50:
	and.pred  	%p55, %p51, %p30;
	@!%p55 bra 	BB7_52;
	bra.uni 	BB7_51;

BB7_51:
	st.global.f32 	[%rd16+262144], %f192;

BB7_52:
	and.pred  	%p58, %p51, %p33;
	@!%p58 bra 	BB7_54;
	bra.uni 	BB7_53;

BB7_53:
	st.global.f32 	[%rd16+262208], %f193;

BB7_54:
	and.pred  	%p61, %p51, %p36;
	@!%p61 bra 	BB7_56;
	bra.uni 	BB7_55;

BB7_55:
	st.global.f32 	[%rd16+262272], %f194;

BB7_56:
	and.pred  	%p64, %p51, %p39;
	@!%p64 bra 	BB7_58;
	bra.uni 	BB7_57;

BB7_57:
	st.global.f32 	[%rd16+262336], %f187;

BB7_58:
	and.pred  	%p67, %p51, %p42;
	@!%p67 bra 	BB7_60;
	bra.uni 	BB7_59;

BB7_59:
	st.global.f32 	[%rd16+262400], %f188;

BB7_60:
	and.pred  	%p70, %p51, %p45;
	@!%p70 bra 	BB7_62;
	bra.uni 	BB7_61;

BB7_61:
	st.global.f32 	[%rd16+262464], %f189;

BB7_62:
	and.pred  	%p73, %p51, %p48;
	@!%p73 bra 	BB7_64;
	bra.uni 	BB7_63;

BB7_63:
	st.global.f32 	[%rd16+262528], %f190;

BB7_64:
	add.s32 	%r46, %r35, 8;
	setp.lt.s32	%p75, %r46, 128;
	and.pred  	%p76, %p75, %p27;
	@!%p76 bra 	BB7_66;
	bra.uni 	BB7_65;

BB7_65:
	st.global.f32 	[%rd16+524224], %f183;

BB7_66:
	and.pred  	%p79, %p75, %p30;
	@!%p79 bra 	BB7_68;
	bra.uni 	BB7_67;

BB7_67:
	st.global.f32 	[%rd16+524288], %f184;

BB7_68:
	and.pred  	%p82, %p75, %p33;
	@!%p82 bra 	BB7_70;
	bra.uni 	BB7_69;

BB7_69:
	st.global.f32 	[%rd16+524352], %f185;

BB7_70:
	and.pred  	%p85, %p75, %p36;
	@!%p85 bra 	BB7_72;
	bra.uni 	BB7_71;

BB7_71:
	st.global.f32 	[%rd16+524416], %f186;

BB7_72:
	and.pred  	%p88, %p75, %p39;
	@!%p88 bra 	BB7_74;
	bra.uni 	BB7_73;

BB7_73:
	st.global.f32 	[%rd16+524480], %f179;

BB7_74:
	and.pred  	%p91, %p75, %p42;
	@!%p91 bra 	BB7_76;
	bra.uni 	BB7_75;

BB7_75:
	st.global.f32 	[%rd16+524544], %f180;

BB7_76:
	and.pred  	%p94, %p75, %p45;
	@!%p94 bra 	BB7_78;
	bra.uni 	BB7_77;

BB7_77:
	st.global.f32 	[%rd16+524608], %f181;

BB7_78:
	and.pred  	%p97, %p75, %p48;
	@!%p97 bra 	BB7_80;
	bra.uni 	BB7_79;

BB7_79:
	st.global.f32 	[%rd16+524672], %f182;

BB7_80:
	add.s32 	%r47, %r35, 12;
	setp.lt.s32	%p99, %r47, 128;
	and.pred  	%p100, %p99, %p27;
	@!%p100 bra 	BB7_82;
	bra.uni 	BB7_81;

BB7_81:
	st.global.f32 	[%rd16+786368], %f203;

BB7_82:
	and.pred  	%p103, %p99, %p30;
	@!%p103 bra 	BB7_84;
	bra.uni 	BB7_83;

BB7_83:
	st.global.f32 	[%rd16+786432], %f204;

BB7_84:
	and.pred  	%p106, %p99, %p33;
	@!%p106 bra 	BB7_86;
	bra.uni 	BB7_85;

BB7_85:
	st.global.f32 	[%rd16+786496], %f205;

BB7_86:
	and.pred  	%p109, %p99, %p36;
	@!%p109 bra 	BB7_88;
	bra.uni 	BB7_87;

BB7_87:
	st.global.f32 	[%rd16+786560], %f206;

BB7_88:
	and.pred  	%p112, %p99, %p39;
	@!%p112 bra 	BB7_90;
	bra.uni 	BB7_89;

BB7_89:
	st.global.f32 	[%rd16+786624], %f207;

BB7_90:
	and.pred  	%p115, %p99, %p42;
	@!%p115 bra 	BB7_92;
	bra.uni 	BB7_91;

BB7_91:
	st.global.f32 	[%rd16+786688], %f208;

BB7_92:
	and.pred  	%p118, %p99, %p45;
	@!%p118 bra 	BB7_94;
	bra.uni 	BB7_93;

BB7_93:
	st.global.f32 	[%rd16+786752], %f209;

BB7_94:
	and.pred  	%p121, %p99, %p48;
	@!%p121 bra 	BB7_96;
	bra.uni 	BB7_95;

BB7_95:
	st.global.f32 	[%rd16+786816], %f210;

BB7_96:
	ret;
}

	// .globl	res3_conv2_forward
.entry res3_conv2_forward(
	.param .u64 .ptr .global .align 4 res3_conv2_forward_param_0,
	.param .u64 .ptr .global .align 4 res3_conv2_forward_param_1,
	.param .u64 .ptr .global .align 4 res3_conv2_forward_param_2
)
.reqntid 16, 4, 1
{
	.reg .pred 	%p<122>;
	.reg .f32 	%f<243>;
	.reg .b32 	%r<261>;
	.reg .b64 	%rd<77>;
	// demoted variable
	.shared .align 4 .b8 res3_conv2_forward$Asub[576];
	// demoted variable
	.shared .align 4 .b8 res3_conv2_forward$Bsub[4128];

	ld.param.u64 	%rd17, [res3_conv2_forward_param_0];
	ld.param.u64 	%rd18, [res3_conv2_forward_param_1];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r49, %ctaid.x;
	mov.b32	%r50, %envreg0;
	add.s32 	%r51, %r49, %r50;
	shl.b32 	%r2, %r51, 7;
	mov.u32 	%r52, %ctaid.y;
	mov.b32	%r53, %envreg1;
	add.s32 	%r54, %r52, %r53;
	shl.b32 	%r3, %r54, 4;
	mov.u32 	%r55, %ctaid.z;
	mov.u32 	%r56, %ntid.z;
	mov.b32	%r57, %envreg5;
	mad.lo.s32 	%r58, %r55, %r56, %r57;
	mov.u32 	%r59, %tid.z;
	add.s32 	%r60, %r58, %r59;
	shl.b32 	%r61, %r60, 21;
	cvt.s64.s32	%rd1, %r61;
	mov.u32 	%r4, %tid.y;
	shl.b32 	%r62, %r4, 4;
	add.s32 	%r63, %r62, %r1;
	shr.s32 	%r64, %r63, 31;
	shr.u32 	%r65, %r64, 29;
	add.s32 	%r66, %r63, %r65;
	shr.s32 	%r67, %r66, 3;
	and.b32  	%r68, %r66, -8;
	sub.s32 	%r5, %r63, %r68;
	add.s32 	%r6, %r67, %r3;
	mul.wide.s32 	%rd20, %r67, 36;
	mov.u64 	%rd21, res3_conv2_forward$Asub;
	add.s64 	%rd22, %rd21, %rd20;
	mul.wide.s32 	%rd23, %r5, 4;
	add.s64 	%rd2, %rd22, %rd23;
	mul.lo.s32 	%r7, %r6, 1152;
	add.s32 	%r69, %r63, 64;
	shr.s32 	%r70, %r69, 31;
	shr.u32 	%r71, %r70, 29;
	add.s32 	%r72, %r69, %r71;
	shr.s32 	%r73, %r72, 3;
	and.b32  	%r74, %r72, -8;
	sub.s32 	%r8, %r69, %r74;
	add.s32 	%r9, %r73, %r3;
	mul.wide.s32 	%rd24, %r73, 36;
	add.s64 	%rd25, %rd21, %rd24;
	mul.wide.s32 	%rd26, %r8, 4;
	add.s64 	%rd3, %rd25, %rd26;
	mul.lo.s32 	%r10, %r9, 1152;
	mad.lo.s32 	%r11, %r4, 16, %r1;
	mul.wide.s32 	%rd27, %r4, 36;
	add.s64 	%rd4, %rd21, %rd27;
	mul.wide.s32 	%rd28, %r1, 4;
	mov.u64 	%rd29, res3_conv2_forward$Bsub;
	add.s64 	%rd5, %rd29, %rd28;
	mov.f32 	%f179, 0f00000000;
	mov.u32 	%r257, 0;
	mov.f32 	%f180, %f179;
	mov.f32 	%f181, %f179;
	mov.f32 	%f182, %f179;
	mov.f32 	%f183, %f179;
	mov.f32 	%f184, %f179;
	mov.f32 	%f185, %f179;
	mov.f32 	%f186, %f179;
	mov.f32 	%f187, %f179;
	mov.f32 	%f188, %f179;
	mov.f32 	%f189, %f179;
	mov.f32 	%f190, %f179;
	mov.f32 	%f191, %f179;
	mov.f32 	%f192, %f179;
	mov.f32 	%f193, %f179;
	mov.f32 	%f194, %f179;
	mov.f32 	%f195, %f179;
	mov.f32 	%f196, %f179;
	mov.f32 	%f197, %f179;
	mov.f32 	%f198, %f179;
	mov.f32 	%f199, %f179;
	mov.f32 	%f200, %f179;
	mov.f32 	%f201, %f179;
	mov.f32 	%f202, %f179;
	mov.f32 	%f203, %f179;
	mov.f32 	%f204, %f179;
	mov.f32 	%f205, %f179;
	mov.f32 	%f206, %f179;
	mov.f32 	%f207, %f179;
	mov.f32 	%f208, %f179;
	mov.f32 	%f209, %f179;
	mov.f32 	%f210, %f179;

BB8_1:
	shl.b32 	%r13, %r257, 3;
	add.s32 	%r14, %r5, %r13;
	setp.lt.s32	%p1, %r14, 1152;
	setp.lt.s32	%p2, %r6, 128;
	and.pred  	%p3, %p2, %p1;
	@%p3 bra 	BB8_3;
	bra.uni 	BB8_2;

BB8_3:
	add.s32 	%r76, %r7, %r14;
	mul.wide.s32 	%rd30, %r76, 4;
	add.s64 	%rd31, %rd18, %rd30;
	ld.global.nc.f32 	%f161, [%rd31];
	st.volatile.shared.f32 	[%rd2], %f161;
	bra.uni 	BB8_4;

BB8_2:
	mov.u32 	%r75, 0;
	st.volatile.shared.u32 	[%rd2], %r75;

BB8_4:
	setp.lt.s32	%p4, %r9, 128;
	add.s32 	%r15, %r8, %r13;
	setp.lt.s32	%p5, %r15, 1152;
	and.pred  	%p6, %p4, %p5;
	@%p6 bra 	BB8_6;
	bra.uni 	BB8_5;

BB8_6:
	add.s32 	%r80, %r10, %r15;
	mul.wide.s32 	%rd32, %r80, 4;
	add.s64 	%rd33, %rd18, %rd32;
	ld.global.nc.f32 	%f162, [%rd33];
	st.volatile.shared.f32 	[%rd3], %f162;
	bra.uni 	BB8_7;

BB8_5:
	mov.u32 	%r78, 0;
	st.volatile.shared.u32 	[%rd3], %r78;

BB8_7:
	mov.u32 	%r259, -16;
	mov.u32 	%r258, %r11;

BB8_8:
	.pragma "nounroll";
	shl.b32 	%r255, %r257, 3;
	shr.s32 	%r81, %r258, 31;
	shr.u32 	%r82, %r81, 25;
	add.s32 	%r83, %r258, %r82;
	shr.s32 	%r84, %r83, 7;
	add.s32 	%r18, %r84, %r255;
	and.b32  	%r85, %r83, -128;
	sub.s32 	%r86, %r258, %r85;
	add.s32 	%r19, %r86, %r2;
	setp.lt.s32	%p7, %r19, 16384;
	setp.lt.s32	%p8, %r18, 1152;
	and.pred  	%p9, %p7, %p8;
	mul.wide.s32 	%rd34, %r84, 516;
	add.s64 	%rd36, %rd29, %rd34;
	mul.wide.s32 	%rd37, %r86, 4;
	add.s64 	%rd6, %rd36, %rd37;
	@%p9 bra 	BB8_10;
	bra.uni 	BB8_9;

BB8_10:
	mul.hi.s32 	%r88, %r18, 1431655766;
	shr.u32 	%r89, %r88, 31;
	add.s32 	%r90, %r88, %r89;
	mul.lo.s32 	%r91, %r90, 3;
	sub.s32 	%r92, %r18, %r91;
	mul.hi.s32 	%r93, %r90, 1431655766;
	shr.u32 	%r94, %r93, 31;
	add.s32 	%r95, %r93, %r94;
	mul.lo.s32 	%r96, %r95, 3;
	sub.s32 	%r97, %r90, %r96;
	shr.s32 	%r98, %r19, 31;
	shr.u32 	%r99, %r98, 25;
	add.s32 	%r100, %r19, %r99;
	shr.s32 	%r101, %r100, 7;
	shr.s32 	%r102, %r100, 31;
	shr.u32 	%r103, %r102, 25;
	add.s32 	%r104, %r101, %r103;
	and.b32  	%r105, %r104, -128;
	sub.s32 	%r106, %r101, %r105;
	add.s32 	%r107, %r97, %r106;
	add.s32 	%r108, %r107, -1;
	mul.hi.s32 	%r109, %r18, 954437177;
	shr.u32 	%r110, %r109, 31;
	shr.u32 	%r111, %r109, 1;
	add.s32 	%r112, %r111, %r110;
	shl.b32 	%r113, %r112, 7;
	add.s32 	%r114, %r108, %r113;
	and.b32  	%r115, %r100, -128;
	sub.s32 	%r116, %r19, %r115;
	add.s32 	%r117, %r92, %r116;
	add.s32 	%r118, %r117, -1;
	shl.b32 	%r119, %r114, 7;
	add.s32 	%r20, %r119, %r118;
	or.b32  	%r120, %r108, %r118;
	setp.lt.u32	%p10, %r120, 128;
	@%p10 bra 	BB8_12;
	bra.uni 	BB8_11;

BB8_12:
	cvt.s64.s32	%rd38, %r20;
	add.s64 	%rd39, %rd38, %rd1;
	shl.b64 	%rd40, %rd39, 2;
	add.s64 	%rd41, %rd17, %rd40;
	ld.global.nc.f32 	%f163, [%rd41];
	st.volatile.shared.f32 	[%rd6], %f163;
	bra.uni 	BB8_13;

BB8_9:
	mov.u32 	%r87, 0;
	st.volatile.shared.u32 	[%rd6], %r87;
	bra.uni 	BB8_13;

BB8_11:
	mov.u32 	%r121, 0;
	st.volatile.shared.u32 	[%rd6], %r121;

BB8_13:
	shl.b32 	%r256, %r257, 3;
	add.s32 	%r122, %r258, 64;
	shr.s32 	%r123, %r122, 31;
	shr.u32 	%r124, %r123, 25;
	add.s32 	%r125, %r122, %r124;
	and.b32  	%r126, %r125, -128;
	sub.s32 	%r127, %r122, %r126;
	shr.s32 	%r128, %r125, 7;
	add.s32 	%r21, %r128, %r256;
	add.s32 	%r22, %r127, %r2;
	setp.lt.s32	%p11, %r22, 16384;
	setp.lt.s32	%p12, %r21, 1152;
	and.pred  	%p13, %p11, %p12;
	mul.wide.s32 	%rd42, %r128, 516;
	add.s64 	%rd44, %rd29, %rd42;
	mul.wide.s32 	%rd45, %r127, 4;
	add.s64 	%rd7, %rd44, %rd45;
	@%p13 bra 	BB8_15;
	bra.uni 	BB8_14;

BB8_15:
	mul.hi.s32 	%r130, %r21, 1431655766;
	shr.u32 	%r131, %r130, 31;
	add.s32 	%r132, %r130, %r131;
	mul.lo.s32 	%r133, %r132, 3;
	sub.s32 	%r134, %r21, %r133;
	mul.hi.s32 	%r135, %r132, 1431655766;
	shr.u32 	%r136, %r135, 31;
	add.s32 	%r137, %r135, %r136;
	mul.lo.s32 	%r138, %r137, 3;
	sub.s32 	%r139, %r132, %r138;
	shr.s32 	%r140, %r22, 31;
	shr.u32 	%r141, %r140, 25;
	add.s32 	%r142, %r22, %r141;
	shr.s32 	%r143, %r142, 7;
	shr.s32 	%r144, %r142, 31;
	shr.u32 	%r145, %r144, 25;
	add.s32 	%r146, %r143, %r145;
	and.b32  	%r147, %r146, -128;
	sub.s32 	%r148, %r143, %r147;
	add.s32 	%r149, %r139, %r148;
	add.s32 	%r150, %r149, -1;
	mul.hi.s32 	%r151, %r21, 954437177;
	shr.u32 	%r152, %r151, 31;
	shr.u32 	%r153, %r151, 1;
	add.s32 	%r154, %r153, %r152;
	shl.b32 	%r155, %r154, 7;
	add.s32 	%r156, %r150, %r155;
	and.b32  	%r157, %r142, -128;
	sub.s32 	%r158, %r22, %r157;
	add.s32 	%r159, %r134, %r158;
	add.s32 	%r160, %r159, -1;
	shl.b32 	%r161, %r156, 7;
	add.s32 	%r23, %r161, %r160;
	or.b32  	%r162, %r150, %r160;
	setp.lt.u32	%p14, %r162, 128;
	@%p14 bra 	BB8_17;
	bra.uni 	BB8_16;

BB8_17:
	cvt.s64.s32	%rd46, %r23;
	add.s64 	%rd47, %rd46, %rd1;
	shl.b64 	%rd48, %rd47, 2;
	add.s64 	%rd49, %rd17, %rd48;
	ld.global.nc.f32 	%f164, [%rd49];
	st.volatile.shared.f32 	[%rd7], %f164;
	bra.uni 	BB8_18;

BB8_14:
	mov.u32 	%r129, 0;
	st.volatile.shared.u32 	[%rd7], %r129;
	bra.uni 	BB8_18;

BB8_16:
	mov.u32 	%r163, 0;
	st.volatile.shared.u32 	[%rd7], %r163;

BB8_18:
	shl.b32 	%r253, %r257, 3;
	add.s32 	%r164, %r258, 128;
	shr.s32 	%r165, %r164, 31;
	shr.u32 	%r166, %r165, 25;
	add.s32 	%r167, %r164, %r166;
	and.b32  	%r168, %r167, -128;
	sub.s32 	%r169, %r164, %r168;
	shr.s32 	%r170, %r167, 7;
	add.s32 	%r24, %r170, %r253;
	add.s32 	%r25, %r169, %r2;
	setp.lt.s32	%p15, %r25, 16384;
	setp.lt.s32	%p16, %r24, 1152;
	and.pred  	%p17, %p15, %p16;
	mul.wide.s32 	%rd50, %r170, 516;
	add.s64 	%rd52, %rd29, %rd50;
	mul.wide.s32 	%rd53, %r169, 4;
	add.s64 	%rd8, %rd52, %rd53;
	@%p17 bra 	BB8_20;
	bra.uni 	BB8_19;

BB8_20:
	mul.hi.s32 	%r172, %r24, 1431655766;
	shr.u32 	%r173, %r172, 31;
	add.s32 	%r174, %r172, %r173;
	mul.lo.s32 	%r175, %r174, 3;
	sub.s32 	%r176, %r24, %r175;
	mul.hi.s32 	%r177, %r174, 1431655766;
	shr.u32 	%r178, %r177, 31;
	add.s32 	%r179, %r177, %r178;
	mul.lo.s32 	%r180, %r179, 3;
	sub.s32 	%r181, %r174, %r180;
	shr.s32 	%r182, %r25, 31;
	shr.u32 	%r183, %r182, 25;
	add.s32 	%r184, %r25, %r183;
	shr.s32 	%r185, %r184, 7;
	shr.s32 	%r186, %r184, 31;
	shr.u32 	%r187, %r186, 25;
	add.s32 	%r188, %r185, %r187;
	and.b32  	%r189, %r188, -128;
	sub.s32 	%r190, %r185, %r189;
	add.s32 	%r191, %r181, %r190;
	add.s32 	%r192, %r191, -1;
	mul.hi.s32 	%r193, %r24, 954437177;
	shr.u32 	%r194, %r193, 31;
	shr.u32 	%r195, %r193, 1;
	add.s32 	%r196, %r195, %r194;
	shl.b32 	%r197, %r196, 7;
	add.s32 	%r198, %r192, %r197;
	and.b32  	%r199, %r184, -128;
	sub.s32 	%r200, %r25, %r199;
	add.s32 	%r201, %r176, %r200;
	add.s32 	%r202, %r201, -1;
	shl.b32 	%r203, %r198, 7;
	add.s32 	%r26, %r203, %r202;
	or.b32  	%r204, %r192, %r202;
	setp.lt.u32	%p18, %r204, 128;
	@%p18 bra 	BB8_22;
	bra.uni 	BB8_21;

BB8_22:
	cvt.s64.s32	%rd54, %r26;
	add.s64 	%rd55, %rd54, %rd1;
	shl.b64 	%rd56, %rd55, 2;
	add.s64 	%rd57, %rd17, %rd56;
	ld.global.nc.f32 	%f165, [%rd57];
	st.volatile.shared.f32 	[%rd8], %f165;
	bra.uni 	BB8_23;

BB8_19:
	mov.u32 	%r171, 0;
	st.volatile.shared.u32 	[%rd8], %r171;
	bra.uni 	BB8_23;

BB8_21:
	mov.u32 	%r205, 0;
	st.volatile.shared.u32 	[%rd8], %r205;

BB8_23:
	shl.b32 	%r254, %r257, 3;
	add.s32 	%r206, %r258, 192;
	shr.s32 	%r207, %r206, 31;
	shr.u32 	%r208, %r207, 25;
	add.s32 	%r209, %r206, %r208;
	and.b32  	%r210, %r209, -128;
	sub.s32 	%r211, %r206, %r210;
	shr.s32 	%r212, %r209, 7;
	add.s32 	%r27, %r212, %r254;
	add.s32 	%r28, %r211, %r2;
	setp.lt.s32	%p19, %r28, 16384;
	setp.lt.s32	%p20, %r27, 1152;
	and.pred  	%p21, %p19, %p20;
	mul.wide.s32 	%rd58, %r212, 516;
	add.s64 	%rd60, %rd29, %rd58;
	mul.wide.s32 	%rd61, %r211, 4;
	add.s64 	%rd9, %rd60, %rd61;
	@%p21 bra 	BB8_25;
	bra.uni 	BB8_24;

BB8_25:
	mul.hi.s32 	%r214, %r27, 1431655766;
	shr.u32 	%r215, %r214, 31;
	add.s32 	%r216, %r214, %r215;
	mul.lo.s32 	%r217, %r216, 3;
	sub.s32 	%r218, %r27, %r217;
	mul.hi.s32 	%r219, %r216, 1431655766;
	shr.u32 	%r220, %r219, 31;
	add.s32 	%r221, %r219, %r220;
	mul.lo.s32 	%r222, %r221, 3;
	sub.s32 	%r223, %r216, %r222;
	shr.s32 	%r224, %r28, 31;
	shr.u32 	%r225, %r224, 25;
	add.s32 	%r226, %r28, %r225;
	shr.s32 	%r227, %r226, 7;
	shr.s32 	%r228, %r226, 31;
	shr.u32 	%r229, %r228, 25;
	add.s32 	%r230, %r227, %r229;
	and.b32  	%r231, %r230, -128;
	sub.s32 	%r232, %r227, %r231;
	add.s32 	%r233, %r223, %r232;
	add.s32 	%r234, %r233, -1;
	mul.hi.s32 	%r235, %r27, 954437177;
	shr.u32 	%r236, %r235, 31;
	shr.u32 	%r237, %r235, 1;
	add.s32 	%r238, %r237, %r236;
	shl.b32 	%r239, %r238, 7;
	add.s32 	%r240, %r234, %r239;
	and.b32  	%r241, %r226, -128;
	sub.s32 	%r242, %r28, %r241;
	add.s32 	%r243, %r218, %r242;
	add.s32 	%r244, %r243, -1;
	shl.b32 	%r245, %r240, 7;
	add.s32 	%r29, %r245, %r244;
	or.b32  	%r246, %r234, %r244;
	setp.lt.u32	%p22, %r246, 128;
	@%p22 bra 	BB8_27;
	bra.uni 	BB8_26;

BB8_27:
	cvt.s64.s32	%rd62, %r29;
	add.s64 	%rd63, %rd62, %rd1;
	shl.b64 	%rd64, %rd63, 2;
	add.s64 	%rd65, %rd17, %rd64;
	ld.global.nc.f32 	%f166, [%rd65];
	st.volatile.shared.f32 	[%rd9], %f166;
	bra.uni 	BB8_28;

BB8_24:
	mov.u32 	%r213, 0;
	st.volatile.shared.u32 	[%rd9], %r213;
	bra.uni 	BB8_28;

BB8_26:
	mov.u32 	%r247, 0;
	st.volatile.shared.u32 	[%rd9], %r247;

BB8_28:
	add.s32 	%r259, %r259, 4;
	add.s32 	%r258, %r258, 256;
	setp.ne.s32	%p23, %r259, 0;
	@%p23 bra 	BB8_8;

	bar.sync 	0;
	mov.u32 	%r260, 0;
	mov.u64 	%rd75, %rd5;
	mov.u64 	%rd76, %rd4;

BB8_30:
	.pragma "nounroll";
	ld.volatile.shared.f32 	%f167, [%rd76];
	ld.volatile.shared.f32 	%f168, [%rd75];
	fma.rn.f32 	%f199, %f167, %f168, %f199;
	ld.volatile.shared.f32 	%f169, [%rd76+144];
	fma.rn.f32 	%f191, %f169, %f168, %f191;
	ld.volatile.shared.f32 	%f170, [%rd76+288];
	fma.rn.f32 	%f183, %f170, %f168, %f183;
	ld.volatile.shared.f32 	%f171, [%rd76+432];
	fma.rn.f32 	%f203, %f171, %f168, %f203;
	ld.volatile.shared.f32 	%f172, [%rd75+64];
	fma.rn.f32 	%f200, %f167, %f172, %f200;
	fma.rn.f32 	%f192, %f169, %f172, %f192;
	fma.rn.f32 	%f184, %f170, %f172, %f184;
	fma.rn.f32 	%f204, %f171, %f172, %f204;
	ld.volatile.shared.f32 	%f173, [%rd75+128];
	fma.rn.f32 	%f201, %f167, %f173, %f201;
	fma.rn.f32 	%f193, %f169, %f173, %f193;
	fma.rn.f32 	%f185, %f170, %f173, %f185;
	fma.rn.f32 	%f205, %f171, %f173, %f205;
	ld.volatile.shared.f32 	%f174, [%rd75+192];
	fma.rn.f32 	%f202, %f167, %f174, %f202;
	fma.rn.f32 	%f194, %f169, %f174, %f194;
	fma.rn.f32 	%f186, %f170, %f174, %f186;
	fma.rn.f32 	%f206, %f171, %f174, %f206;
	ld.volatile.shared.f32 	%f175, [%rd75+256];
	fma.rn.f32 	%f195, %f167, %f175, %f195;
	fma.rn.f32 	%f187, %f169, %f175, %f187;
	fma.rn.f32 	%f179, %f170, %f175, %f179;
	fma.rn.f32 	%f207, %f171, %f175, %f207;
	ld.volatile.shared.f32 	%f176, [%rd75+320];
	fma.rn.f32 	%f196, %f167, %f176, %f196;
	fma.rn.f32 	%f188, %f169, %f176, %f188;
	fma.rn.f32 	%f180, %f170, %f176, %f180;
	fma.rn.f32 	%f208, %f171, %f176, %f208;
	ld.volatile.shared.f32 	%f177, [%rd75+384];
	fma.rn.f32 	%f197, %f167, %f177, %f197;
	fma.rn.f32 	%f189, %f169, %f177, %f189;
	fma.rn.f32 	%f181, %f170, %f177, %f181;
	fma.rn.f32 	%f209, %f171, %f177, %f209;
	ld.volatile.shared.f32 	%f178, [%rd75+448];
	fma.rn.f32 	%f198, %f167, %f178, %f198;
	fma.rn.f32 	%f190, %f169, %f178, %f190;
	fma.rn.f32 	%f182, %f170, %f178, %f182;
	fma.rn.f32 	%f210, %f171, %f178, %f210;
	add.s64 	%rd76, %rd76, 4;
	add.s64 	%rd75, %rd75, 516;
	add.s32 	%r260, %r260, 1;
	setp.lt.s32	%p24, %r260, 8;
	@%p24 bra 	BB8_30;

	bar.sync 	0;
	add.s32 	%r257, %r257, 1;
	setp.lt.s32	%p25, %r257, 144;
	@%p25 bra 	BB8_1;

	mov.u32 	%r252, %tid.x;
	mov.u32 	%r251, %tid.y;
	add.s32 	%r35, %r3, %r251;
	setp.lt.s32	%p26, %r35, 128;
	shl.b32 	%r36, %r35, 14;
	add.s32 	%r37, %r2, %r252;
	setp.lt.s32	%p27, %r37, 16384;
	and.pred  	%p28, %p26, %p27;
	@!%p28 bra 	BB8_34;
	bra.uni 	BB8_33;

BB8_33:
	ld.param.u64 	%rd74, [res3_conv2_forward_param_2];
	add.s32 	%r249, %r37, %r36;
	cvt.s64.s32	%rd66, %r249;
	add.s64 	%rd67, %rd66, %rd1;
	shl.b64 	%rd68, %rd67, 2;
	add.s64 	%rd69, %rd74, %rd68;
	st.global.f32 	[%rd69], %f199;

BB8_34:
	ld.param.u64 	%rd73, [res3_conv2_forward_param_2];
	add.s32 	%r38, %r37, 16;
	setp.lt.s32	%p30, %r38, 16384;
	and.pred  	%p31, %p26, %p30;
	add.s32 	%r250, %r38, %r36;
	cvt.s64.s32	%rd70, %r250;
	add.s64 	%rd71, %rd70, %rd1;
	shl.b64 	%rd72, %rd71, 2;
	add.s64 	%rd16, %rd73, %rd72;
	@!%p31 bra 	BB8_36;
	bra.uni 	BB8_35;

BB8_35:
	st.global.f32 	[%rd16], %f200;

BB8_36:
	add.s32 	%r39, %r37, 32;
	setp.lt.s32	%p33, %r39, 16384;
	and.pred  	%p34, %p26, %p33;
	@!%p34 bra 	BB8_38;
	bra.uni 	BB8_37;

BB8_37:
	st.global.f32 	[%rd16+64], %f201;

BB8_38:
	add.s32 	%r40, %r37, 48;
	setp.lt.s32	%p36, %r40, 16384;
	and.pred  	%p37, %p26, %p36;
	@!%p37 bra 	BB8_40;
	bra.uni 	BB8_39;

BB8_39:
	st.global.f32 	[%rd16+128], %f202;

BB8_40:
	add.s32 	%r41, %r37, 64;
	setp.lt.s32	%p39, %r41, 16384;
	and.pred  	%p40, %p26, %p39;
	@!%p40 bra 	BB8_42;
	bra.uni 	BB8_41;

BB8_41:
	st.global.f32 	[%rd16+192], %f195;

BB8_42:
	add.s32 	%r42, %r37, 80;
	setp.lt.s32	%p42, %r42, 16384;
	and.pred  	%p43, %p26, %p42;
	@!%p43 bra 	BB8_44;
	bra.uni 	BB8_43;

BB8_43:
	st.global.f32 	[%rd16+256], %f196;

BB8_44:
	add.s32 	%r43, %r37, 96;
	setp.lt.s32	%p45, %r43, 16384;
	and.pred  	%p46, %p26, %p45;
	@!%p46 bra 	BB8_46;
	bra.uni 	BB8_45;

BB8_45:
	st.global.f32 	[%rd16+320], %f197;

BB8_46:
	add.s32 	%r44, %r37, 112;
	setp.lt.s32	%p48, %r44, 16384;
	and.pred  	%p49, %p26, %p48;
	@!%p49 bra 	BB8_48;
	bra.uni 	BB8_47;

BB8_47:
	st.global.f32 	[%rd16+384], %f198;

BB8_48:
	add.s32 	%r45, %r35, 4;
	setp.lt.s32	%p51, %r45, 128;
	and.pred  	%p52, %p51, %p27;
	@!%p52 bra 	BB8_50;
	bra.uni 	BB8_49;

BB8_49:
	st.global.f32 	[%rd16+262080], %f191;

BB8_50:
	and.pred  	%p55, %p51, %p30;
	@!%p55 bra 	BB8_52;
	bra.uni 	BB8_51;

BB8_51:
	st.global.f32 	[%rd16+262144], %f192;

BB8_52:
	and.pred  	%p58, %p51, %p33;
	@!%p58 bra 	BB8_54;
	bra.uni 	BB8_53;

BB8_53:
	st.global.f32 	[%rd16+262208], %f193;

BB8_54:
	and.pred  	%p61, %p51, %p36;
	@!%p61 bra 	BB8_56;
	bra.uni 	BB8_55;

BB8_55:
	st.global.f32 	[%rd16+262272], %f194;

BB8_56:
	and.pred  	%p64, %p51, %p39;
	@!%p64 bra 	BB8_58;
	bra.uni 	BB8_57;

BB8_57:
	st.global.f32 	[%rd16+262336], %f187;

BB8_58:
	and.pred  	%p67, %p51, %p42;
	@!%p67 bra 	BB8_60;
	bra.uni 	BB8_59;

BB8_59:
	st.global.f32 	[%rd16+262400], %f188;

BB8_60:
	and.pred  	%p70, %p51, %p45;
	@!%p70 bra 	BB8_62;
	bra.uni 	BB8_61;

BB8_61:
	st.global.f32 	[%rd16+262464], %f189;

BB8_62:
	and.pred  	%p73, %p51, %p48;
	@!%p73 bra 	BB8_64;
	bra.uni 	BB8_63;

BB8_63:
	st.global.f32 	[%rd16+262528], %f190;

BB8_64:
	add.s32 	%r46, %r35, 8;
	setp.lt.s32	%p75, %r46, 128;
	and.pred  	%p76, %p75, %p27;
	@!%p76 bra 	BB8_66;
	bra.uni 	BB8_65;

BB8_65:
	st.global.f32 	[%rd16+524224], %f183;

BB8_66:
	and.pred  	%p79, %p75, %p30;
	@!%p79 bra 	BB8_68;
	bra.uni 	BB8_67;

BB8_67:
	st.global.f32 	[%rd16+524288], %f184;

BB8_68:
	and.pred  	%p82, %p75, %p33;
	@!%p82 bra 	BB8_70;
	bra.uni 	BB8_69;

BB8_69:
	st.global.f32 	[%rd16+524352], %f185;

BB8_70:
	and.pred  	%p85, %p75, %p36;
	@!%p85 bra 	BB8_72;
	bra.uni 	BB8_71;

BB8_71:
	st.global.f32 	[%rd16+524416], %f186;

BB8_72:
	and.pred  	%p88, %p75, %p39;
	@!%p88 bra 	BB8_74;
	bra.uni 	BB8_73;

BB8_73:
	st.global.f32 	[%rd16+524480], %f179;

BB8_74:
	and.pred  	%p91, %p75, %p42;
	@!%p91 bra 	BB8_76;
	bra.uni 	BB8_75;

BB8_75:
	st.global.f32 	[%rd16+524544], %f180;

BB8_76:
	and.pred  	%p94, %p75, %p45;
	@!%p94 bra 	BB8_78;
	bra.uni 	BB8_77;

BB8_77:
	st.global.f32 	[%rd16+524608], %f181;

BB8_78:
	and.pred  	%p97, %p75, %p48;
	@!%p97 bra 	BB8_80;
	bra.uni 	BB8_79;

BB8_79:
	st.global.f32 	[%rd16+524672], %f182;

BB8_80:
	add.s32 	%r47, %r35, 12;
	setp.lt.s32	%p99, %r47, 128;
	and.pred  	%p100, %p99, %p27;
	@!%p100 bra 	BB8_82;
	bra.uni 	BB8_81;

BB8_81:
	st.global.f32 	[%rd16+786368], %f203;

BB8_82:
	and.pred  	%p103, %p99, %p30;
	@!%p103 bra 	BB8_84;
	bra.uni 	BB8_83;

BB8_83:
	st.global.f32 	[%rd16+786432], %f204;

BB8_84:
	and.pred  	%p106, %p99, %p33;
	@!%p106 bra 	BB8_86;
	bra.uni 	BB8_85;

BB8_85:
	st.global.f32 	[%rd16+786496], %f205;

BB8_86:
	and.pred  	%p109, %p99, %p36;
	@!%p109 bra 	BB8_88;
	bra.uni 	BB8_87;

BB8_87:
	st.global.f32 	[%rd16+786560], %f206;

BB8_88:
	and.pred  	%p112, %p99, %p39;
	@!%p112 bra 	BB8_90;
	bra.uni 	BB8_89;

BB8_89:
	st.global.f32 	[%rd16+786624], %f207;

BB8_90:
	and.pred  	%p115, %p99, %p42;
	@!%p115 bra 	BB8_92;
	bra.uni 	BB8_91;

BB8_91:
	st.global.f32 	[%rd16+786688], %f208;

BB8_92:
	and.pred  	%p118, %p99, %p45;
	@!%p118 bra 	BB8_94;
	bra.uni 	BB8_93;

BB8_93:
	st.global.f32 	[%rd16+786752], %f209;

BB8_94:
	and.pred  	%p121, %p99, %p48;
	@!%p121 bra 	BB8_96;
	bra.uni 	BB8_95;

BB8_95:
	st.global.f32 	[%rd16+786816], %f210;

BB8_96:
	ret;
}

	// .globl	res4_conv1_forward
.entry res4_conv1_forward(
	.param .u64 .ptr .global .align 4 res4_conv1_forward_param_0,
	.param .u64 .ptr .global .align 4 res4_conv1_forward_param_1,
	.param .u64 .ptr .global .align 4 res4_conv1_forward_param_2
)
.reqntid 16, 4, 1
{
	.reg .pred 	%p<122>;
	.reg .f32 	%f<243>;
	.reg .b32 	%r<261>;
	.reg .b64 	%rd<77>;
	// demoted variable
	.shared .align 4 .b8 res4_conv1_forward$Asub[576];
	// demoted variable
	.shared .align 4 .b8 res4_conv1_forward$Bsub[4128];

	ld.param.u64 	%rd17, [res4_conv1_forward_param_0];
	ld.param.u64 	%rd18, [res4_conv1_forward_param_1];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r49, %ctaid.x;
	mov.b32	%r50, %envreg0;
	add.s32 	%r51, %r49, %r50;
	shl.b32 	%r2, %r51, 7;
	mov.u32 	%r52, %ctaid.y;
	mov.b32	%r53, %envreg1;
	add.s32 	%r54, %r52, %r53;
	shl.b32 	%r3, %r54, 4;
	mov.u32 	%r55, %ctaid.z;
	mov.u32 	%r56, %ntid.z;
	mov.b32	%r57, %envreg5;
	mad.lo.s32 	%r58, %r55, %r56, %r57;
	mov.u32 	%r59, %tid.z;
	add.s32 	%r60, %r58, %r59;
	shl.b32 	%r61, %r60, 21;
	cvt.s64.s32	%rd1, %r61;
	mov.u32 	%r4, %tid.y;
	shl.b32 	%r62, %r4, 4;
	add.s32 	%r63, %r62, %r1;
	shr.s32 	%r64, %r63, 31;
	shr.u32 	%r65, %r64, 29;
	add.s32 	%r66, %r63, %r65;
	shr.s32 	%r67, %r66, 3;
	and.b32  	%r68, %r66, -8;
	sub.s32 	%r5, %r63, %r68;
	add.s32 	%r6, %r67, %r3;
	mul.wide.s32 	%rd20, %r67, 36;
	mov.u64 	%rd21, res4_conv1_forward$Asub;
	add.s64 	%rd22, %rd21, %rd20;
	mul.wide.s32 	%rd23, %r5, 4;
	add.s64 	%rd2, %rd22, %rd23;
	mul.lo.s32 	%r7, %r6, 1152;
	add.s32 	%r69, %r63, 64;
	shr.s32 	%r70, %r69, 31;
	shr.u32 	%r71, %r70, 29;
	add.s32 	%r72, %r69, %r71;
	shr.s32 	%r73, %r72, 3;
	and.b32  	%r74, %r72, -8;
	sub.s32 	%r8, %r69, %r74;
	add.s32 	%r9, %r73, %r3;
	mul.wide.s32 	%rd24, %r73, 36;
	add.s64 	%rd25, %rd21, %rd24;
	mul.wide.s32 	%rd26, %r8, 4;
	add.s64 	%rd3, %rd25, %rd26;
	mul.lo.s32 	%r10, %r9, 1152;
	mad.lo.s32 	%r11, %r4, 16, %r1;
	mul.wide.s32 	%rd27, %r4, 36;
	add.s64 	%rd4, %rd21, %rd27;
	mul.wide.s32 	%rd28, %r1, 4;
	mov.u64 	%rd29, res4_conv1_forward$Bsub;
	add.s64 	%rd5, %rd29, %rd28;
	mov.f32 	%f179, 0f00000000;
	mov.u32 	%r257, 0;
	mov.f32 	%f180, %f179;
	mov.f32 	%f181, %f179;
	mov.f32 	%f182, %f179;
	mov.f32 	%f183, %f179;
	mov.f32 	%f184, %f179;
	mov.f32 	%f185, %f179;
	mov.f32 	%f186, %f179;
	mov.f32 	%f187, %f179;
	mov.f32 	%f188, %f179;
	mov.f32 	%f189, %f179;
	mov.f32 	%f190, %f179;
	mov.f32 	%f191, %f179;
	mov.f32 	%f192, %f179;
	mov.f32 	%f193, %f179;
	mov.f32 	%f194, %f179;
	mov.f32 	%f195, %f179;
	mov.f32 	%f196, %f179;
	mov.f32 	%f197, %f179;
	mov.f32 	%f198, %f179;
	mov.f32 	%f199, %f179;
	mov.f32 	%f200, %f179;
	mov.f32 	%f201, %f179;
	mov.f32 	%f202, %f179;
	mov.f32 	%f203, %f179;
	mov.f32 	%f204, %f179;
	mov.f32 	%f205, %f179;
	mov.f32 	%f206, %f179;
	mov.f32 	%f207, %f179;
	mov.f32 	%f208, %f179;
	mov.f32 	%f209, %f179;
	mov.f32 	%f210, %f179;

BB9_1:
	shl.b32 	%r13, %r257, 3;
	add.s32 	%r14, %r5, %r13;
	setp.lt.s32	%p1, %r14, 1152;
	setp.lt.s32	%p2, %r6, 128;
	and.pred  	%p3, %p2, %p1;
	@%p3 bra 	BB9_3;
	bra.uni 	BB9_2;

BB9_3:
	add.s32 	%r76, %r7, %r14;
	mul.wide.s32 	%rd30, %r76, 4;
	add.s64 	%rd31, %rd18, %rd30;
	ld.global.nc.f32 	%f161, [%rd31];
	st.volatile.shared.f32 	[%rd2], %f161;
	bra.uni 	BB9_4;

BB9_2:
	mov.u32 	%r75, 0;
	st.volatile.shared.u32 	[%rd2], %r75;

BB9_4:
	setp.lt.s32	%p4, %r9, 128;
	add.s32 	%r15, %r8, %r13;
	setp.lt.s32	%p5, %r15, 1152;
	and.pred  	%p6, %p4, %p5;
	@%p6 bra 	BB9_6;
	bra.uni 	BB9_5;

BB9_6:
	add.s32 	%r80, %r10, %r15;
	mul.wide.s32 	%rd32, %r80, 4;
	add.s64 	%rd33, %rd18, %rd32;
	ld.global.nc.f32 	%f162, [%rd33];
	st.volatile.shared.f32 	[%rd3], %f162;
	bra.uni 	BB9_7;

BB9_5:
	mov.u32 	%r78, 0;
	st.volatile.shared.u32 	[%rd3], %r78;

BB9_7:
	mov.u32 	%r259, -16;
	mov.u32 	%r258, %r11;

BB9_8:
	.pragma "nounroll";
	shl.b32 	%r255, %r257, 3;
	shr.s32 	%r81, %r258, 31;
	shr.u32 	%r82, %r81, 25;
	add.s32 	%r83, %r258, %r82;
	shr.s32 	%r84, %r83, 7;
	add.s32 	%r18, %r84, %r255;
	and.b32  	%r85, %r83, -128;
	sub.s32 	%r86, %r258, %r85;
	add.s32 	%r19, %r86, %r2;
	setp.lt.s32	%p7, %r19, 16384;
	setp.lt.s32	%p8, %r18, 1152;
	and.pred  	%p9, %p7, %p8;
	mul.wide.s32 	%rd34, %r84, 516;
	add.s64 	%rd36, %rd29, %rd34;
	mul.wide.s32 	%rd37, %r86, 4;
	add.s64 	%rd6, %rd36, %rd37;
	@%p9 bra 	BB9_10;
	bra.uni 	BB9_9;

BB9_10:
	mul.hi.s32 	%r88, %r18, 1431655766;
	shr.u32 	%r89, %r88, 31;
	add.s32 	%r90, %r88, %r89;
	mul.lo.s32 	%r91, %r90, 3;
	sub.s32 	%r92, %r18, %r91;
	mul.hi.s32 	%r93, %r90, 1431655766;
	shr.u32 	%r94, %r93, 31;
	add.s32 	%r95, %r93, %r94;
	mul.lo.s32 	%r96, %r95, 3;
	sub.s32 	%r97, %r90, %r96;
	shr.s32 	%r98, %r19, 31;
	shr.u32 	%r99, %r98, 25;
	add.s32 	%r100, %r19, %r99;
	shr.s32 	%r101, %r100, 7;
	shr.s32 	%r102, %r100, 31;
	shr.u32 	%r103, %r102, 25;
	add.s32 	%r104, %r101, %r103;
	and.b32  	%r105, %r104, -128;
	sub.s32 	%r106, %r101, %r105;
	add.s32 	%r107, %r97, %r106;
	add.s32 	%r108, %r107, -1;
	mul.hi.s32 	%r109, %r18, 954437177;
	shr.u32 	%r110, %r109, 31;
	shr.u32 	%r111, %r109, 1;
	add.s32 	%r112, %r111, %r110;
	shl.b32 	%r113, %r112, 7;
	add.s32 	%r114, %r108, %r113;
	and.b32  	%r115, %r100, -128;
	sub.s32 	%r116, %r19, %r115;
	add.s32 	%r117, %r92, %r116;
	add.s32 	%r118, %r117, -1;
	shl.b32 	%r119, %r114, 7;
	add.s32 	%r20, %r119, %r118;
	or.b32  	%r120, %r108, %r118;
	setp.lt.u32	%p10, %r120, 128;
	@%p10 bra 	BB9_12;
	bra.uni 	BB9_11;

BB9_12:
	cvt.s64.s32	%rd38, %r20;
	add.s64 	%rd39, %rd38, %rd1;
	shl.b64 	%rd40, %rd39, 2;
	add.s64 	%rd41, %rd17, %rd40;
	ld.global.nc.f32 	%f163, [%rd41];
	st.volatile.shared.f32 	[%rd6], %f163;
	bra.uni 	BB9_13;

BB9_9:
	mov.u32 	%r87, 0;
	st.volatile.shared.u32 	[%rd6], %r87;
	bra.uni 	BB9_13;

BB9_11:
	mov.u32 	%r121, 0;
	st.volatile.shared.u32 	[%rd6], %r121;

BB9_13:
	shl.b32 	%r256, %r257, 3;
	add.s32 	%r122, %r258, 64;
	shr.s32 	%r123, %r122, 31;
	shr.u32 	%r124, %r123, 25;
	add.s32 	%r125, %r122, %r124;
	and.b32  	%r126, %r125, -128;
	sub.s32 	%r127, %r122, %r126;
	shr.s32 	%r128, %r125, 7;
	add.s32 	%r21, %r128, %r256;
	add.s32 	%r22, %r127, %r2;
	setp.lt.s32	%p11, %r22, 16384;
	setp.lt.s32	%p12, %r21, 1152;
	and.pred  	%p13, %p11, %p12;
	mul.wide.s32 	%rd42, %r128, 516;
	add.s64 	%rd44, %rd29, %rd42;
	mul.wide.s32 	%rd45, %r127, 4;
	add.s64 	%rd7, %rd44, %rd45;
	@%p13 bra 	BB9_15;
	bra.uni 	BB9_14;

BB9_15:
	mul.hi.s32 	%r130, %r21, 1431655766;
	shr.u32 	%r131, %r130, 31;
	add.s32 	%r132, %r130, %r131;
	mul.lo.s32 	%r133, %r132, 3;
	sub.s32 	%r134, %r21, %r133;
	mul.hi.s32 	%r135, %r132, 1431655766;
	shr.u32 	%r136, %r135, 31;
	add.s32 	%r137, %r135, %r136;
	mul.lo.s32 	%r138, %r137, 3;
	sub.s32 	%r139, %r132, %r138;
	shr.s32 	%r140, %r22, 31;
	shr.u32 	%r141, %r140, 25;
	add.s32 	%r142, %r22, %r141;
	shr.s32 	%r143, %r142, 7;
	shr.s32 	%r144, %r142, 31;
	shr.u32 	%r145, %r144, 25;
	add.s32 	%r146, %r143, %r145;
	and.b32  	%r147, %r146, -128;
	sub.s32 	%r148, %r143, %r147;
	add.s32 	%r149, %r139, %r148;
	add.s32 	%r150, %r149, -1;
	mul.hi.s32 	%r151, %r21, 954437177;
	shr.u32 	%r152, %r151, 31;
	shr.u32 	%r153, %r151, 1;
	add.s32 	%r154, %r153, %r152;
	shl.b32 	%r155, %r154, 7;
	add.s32 	%r156, %r150, %r155;
	and.b32  	%r157, %r142, -128;
	sub.s32 	%r158, %r22, %r157;
	add.s32 	%r159, %r134, %r158;
	add.s32 	%r160, %r159, -1;
	shl.b32 	%r161, %r156, 7;
	add.s32 	%r23, %r161, %r160;
	or.b32  	%r162, %r150, %r160;
	setp.lt.u32	%p14, %r162, 128;
	@%p14 bra 	BB9_17;
	bra.uni 	BB9_16;

BB9_17:
	cvt.s64.s32	%rd46, %r23;
	add.s64 	%rd47, %rd46, %rd1;
	shl.b64 	%rd48, %rd47, 2;
	add.s64 	%rd49, %rd17, %rd48;
	ld.global.nc.f32 	%f164, [%rd49];
	st.volatile.shared.f32 	[%rd7], %f164;
	bra.uni 	BB9_18;

BB9_14:
	mov.u32 	%r129, 0;
	st.volatile.shared.u32 	[%rd7], %r129;
	bra.uni 	BB9_18;

BB9_16:
	mov.u32 	%r163, 0;
	st.volatile.shared.u32 	[%rd7], %r163;

BB9_18:
	shl.b32 	%r253, %r257, 3;
	add.s32 	%r164, %r258, 128;
	shr.s32 	%r165, %r164, 31;
	shr.u32 	%r166, %r165, 25;
	add.s32 	%r167, %r164, %r166;
	and.b32  	%r168, %r167, -128;
	sub.s32 	%r169, %r164, %r168;
	shr.s32 	%r170, %r167, 7;
	add.s32 	%r24, %r170, %r253;
	add.s32 	%r25, %r169, %r2;
	setp.lt.s32	%p15, %r25, 16384;
	setp.lt.s32	%p16, %r24, 1152;
	and.pred  	%p17, %p15, %p16;
	mul.wide.s32 	%rd50, %r170, 516;
	add.s64 	%rd52, %rd29, %rd50;
	mul.wide.s32 	%rd53, %r169, 4;
	add.s64 	%rd8, %rd52, %rd53;
	@%p17 bra 	BB9_20;
	bra.uni 	BB9_19;

BB9_20:
	mul.hi.s32 	%r172, %r24, 1431655766;
	shr.u32 	%r173, %r172, 31;
	add.s32 	%r174, %r172, %r173;
	mul.lo.s32 	%r175, %r174, 3;
	sub.s32 	%r176, %r24, %r175;
	mul.hi.s32 	%r177, %r174, 1431655766;
	shr.u32 	%r178, %r177, 31;
	add.s32 	%r179, %r177, %r178;
	mul.lo.s32 	%r180, %r179, 3;
	sub.s32 	%r181, %r174, %r180;
	shr.s32 	%r182, %r25, 31;
	shr.u32 	%r183, %r182, 25;
	add.s32 	%r184, %r25, %r183;
	shr.s32 	%r185, %r184, 7;
	shr.s32 	%r186, %r184, 31;
	shr.u32 	%r187, %r186, 25;
	add.s32 	%r188, %r185, %r187;
	and.b32  	%r189, %r188, -128;
	sub.s32 	%r190, %r185, %r189;
	add.s32 	%r191, %r181, %r190;
	add.s32 	%r192, %r191, -1;
	mul.hi.s32 	%r193, %r24, 954437177;
	shr.u32 	%r194, %r193, 31;
	shr.u32 	%r195, %r193, 1;
	add.s32 	%r196, %r195, %r194;
	shl.b32 	%r197, %r196, 7;
	add.s32 	%r198, %r192, %r197;
	and.b32  	%r199, %r184, -128;
	sub.s32 	%r200, %r25, %r199;
	add.s32 	%r201, %r176, %r200;
	add.s32 	%r202, %r201, -1;
	shl.b32 	%r203, %r198, 7;
	add.s32 	%r26, %r203, %r202;
	or.b32  	%r204, %r192, %r202;
	setp.lt.u32	%p18, %r204, 128;
	@%p18 bra 	BB9_22;
	bra.uni 	BB9_21;

BB9_22:
	cvt.s64.s32	%rd54, %r26;
	add.s64 	%rd55, %rd54, %rd1;
	shl.b64 	%rd56, %rd55, 2;
	add.s64 	%rd57, %rd17, %rd56;
	ld.global.nc.f32 	%f165, [%rd57];
	st.volatile.shared.f32 	[%rd8], %f165;
	bra.uni 	BB9_23;

BB9_19:
	mov.u32 	%r171, 0;
	st.volatile.shared.u32 	[%rd8], %r171;
	bra.uni 	BB9_23;

BB9_21:
	mov.u32 	%r205, 0;
	st.volatile.shared.u32 	[%rd8], %r205;

BB9_23:
	shl.b32 	%r254, %r257, 3;
	add.s32 	%r206, %r258, 192;
	shr.s32 	%r207, %r206, 31;
	shr.u32 	%r208, %r207, 25;
	add.s32 	%r209, %r206, %r208;
	and.b32  	%r210, %r209, -128;
	sub.s32 	%r211, %r206, %r210;
	shr.s32 	%r212, %r209, 7;
	add.s32 	%r27, %r212, %r254;
	add.s32 	%r28, %r211, %r2;
	setp.lt.s32	%p19, %r28, 16384;
	setp.lt.s32	%p20, %r27, 1152;
	and.pred  	%p21, %p19, %p20;
	mul.wide.s32 	%rd58, %r212, 516;
	add.s64 	%rd60, %rd29, %rd58;
	mul.wide.s32 	%rd61, %r211, 4;
	add.s64 	%rd9, %rd60, %rd61;
	@%p21 bra 	BB9_25;
	bra.uni 	BB9_24;

BB9_25:
	mul.hi.s32 	%r214, %r27, 1431655766;
	shr.u32 	%r215, %r214, 31;
	add.s32 	%r216, %r214, %r215;
	mul.lo.s32 	%r217, %r216, 3;
	sub.s32 	%r218, %r27, %r217;
	mul.hi.s32 	%r219, %r216, 1431655766;
	shr.u32 	%r220, %r219, 31;
	add.s32 	%r221, %r219, %r220;
	mul.lo.s32 	%r222, %r221, 3;
	sub.s32 	%r223, %r216, %r222;
	shr.s32 	%r224, %r28, 31;
	shr.u32 	%r225, %r224, 25;
	add.s32 	%r226, %r28, %r225;
	shr.s32 	%r227, %r226, 7;
	shr.s32 	%r228, %r226, 31;
	shr.u32 	%r229, %r228, 25;
	add.s32 	%r230, %r227, %r229;
	and.b32  	%r231, %r230, -128;
	sub.s32 	%r232, %r227, %r231;
	add.s32 	%r233, %r223, %r232;
	add.s32 	%r234, %r233, -1;
	mul.hi.s32 	%r235, %r27, 954437177;
	shr.u32 	%r236, %r235, 31;
	shr.u32 	%r237, %r235, 1;
	add.s32 	%r238, %r237, %r236;
	shl.b32 	%r239, %r238, 7;
	add.s32 	%r240, %r234, %r239;
	and.b32  	%r241, %r226, -128;
	sub.s32 	%r242, %r28, %r241;
	add.s32 	%r243, %r218, %r242;
	add.s32 	%r244, %r243, -1;
	shl.b32 	%r245, %r240, 7;
	add.s32 	%r29, %r245, %r244;
	or.b32  	%r246, %r234, %r244;
	setp.lt.u32	%p22, %r246, 128;
	@%p22 bra 	BB9_27;
	bra.uni 	BB9_26;

BB9_27:
	cvt.s64.s32	%rd62, %r29;
	add.s64 	%rd63, %rd62, %rd1;
	shl.b64 	%rd64, %rd63, 2;
	add.s64 	%rd65, %rd17, %rd64;
	ld.global.nc.f32 	%f166, [%rd65];
	st.volatile.shared.f32 	[%rd9], %f166;
	bra.uni 	BB9_28;

BB9_24:
	mov.u32 	%r213, 0;
	st.volatile.shared.u32 	[%rd9], %r213;
	bra.uni 	BB9_28;

BB9_26:
	mov.u32 	%r247, 0;
	st.volatile.shared.u32 	[%rd9], %r247;

BB9_28:
	add.s32 	%r259, %r259, 4;
	add.s32 	%r258, %r258, 256;
	setp.ne.s32	%p23, %r259, 0;
	@%p23 bra 	BB9_8;

	bar.sync 	0;
	mov.u32 	%r260, 0;
	mov.u64 	%rd75, %rd5;
	mov.u64 	%rd76, %rd4;

BB9_30:
	.pragma "nounroll";
	ld.volatile.shared.f32 	%f167, [%rd76];
	ld.volatile.shared.f32 	%f168, [%rd75];
	fma.rn.f32 	%f199, %f167, %f168, %f199;
	ld.volatile.shared.f32 	%f169, [%rd76+144];
	fma.rn.f32 	%f191, %f169, %f168, %f191;
	ld.volatile.shared.f32 	%f170, [%rd76+288];
	fma.rn.f32 	%f183, %f170, %f168, %f183;
	ld.volatile.shared.f32 	%f171, [%rd76+432];
	fma.rn.f32 	%f203, %f171, %f168, %f203;
	ld.volatile.shared.f32 	%f172, [%rd75+64];
	fma.rn.f32 	%f200, %f167, %f172, %f200;
	fma.rn.f32 	%f192, %f169, %f172, %f192;
	fma.rn.f32 	%f184, %f170, %f172, %f184;
	fma.rn.f32 	%f204, %f171, %f172, %f204;
	ld.volatile.shared.f32 	%f173, [%rd75+128];
	fma.rn.f32 	%f201, %f167, %f173, %f201;
	fma.rn.f32 	%f193, %f169, %f173, %f193;
	fma.rn.f32 	%f185, %f170, %f173, %f185;
	fma.rn.f32 	%f205, %f171, %f173, %f205;
	ld.volatile.shared.f32 	%f174, [%rd75+192];
	fma.rn.f32 	%f202, %f167, %f174, %f202;
	fma.rn.f32 	%f194, %f169, %f174, %f194;
	fma.rn.f32 	%f186, %f170, %f174, %f186;
	fma.rn.f32 	%f206, %f171, %f174, %f206;
	ld.volatile.shared.f32 	%f175, [%rd75+256];
	fma.rn.f32 	%f195, %f167, %f175, %f195;
	fma.rn.f32 	%f187, %f169, %f175, %f187;
	fma.rn.f32 	%f179, %f170, %f175, %f179;
	fma.rn.f32 	%f207, %f171, %f175, %f207;
	ld.volatile.shared.f32 	%f176, [%rd75+320];
	fma.rn.f32 	%f196, %f167, %f176, %f196;
	fma.rn.f32 	%f188, %f169, %f176, %f188;
	fma.rn.f32 	%f180, %f170, %f176, %f180;
	fma.rn.f32 	%f208, %f171, %f176, %f208;
	ld.volatile.shared.f32 	%f177, [%rd75+384];
	fma.rn.f32 	%f197, %f167, %f177, %f197;
	fma.rn.f32 	%f189, %f169, %f177, %f189;
	fma.rn.f32 	%f181, %f170, %f177, %f181;
	fma.rn.f32 	%f209, %f171, %f177, %f209;
	ld.volatile.shared.f32 	%f178, [%rd75+448];
	fma.rn.f32 	%f198, %f167, %f178, %f198;
	fma.rn.f32 	%f190, %f169, %f178, %f190;
	fma.rn.f32 	%f182, %f170, %f178, %f182;
	fma.rn.f32 	%f210, %f171, %f178, %f210;
	add.s64 	%rd76, %rd76, 4;
	add.s64 	%rd75, %rd75, 516;
	add.s32 	%r260, %r260, 1;
	setp.lt.s32	%p24, %r260, 8;
	@%p24 bra 	BB9_30;

	bar.sync 	0;
	add.s32 	%r257, %r257, 1;
	setp.lt.s32	%p25, %r257, 144;
	@%p25 bra 	BB9_1;

	mov.u32 	%r252, %tid.x;
	mov.u32 	%r251, %tid.y;
	add.s32 	%r35, %r3, %r251;
	setp.lt.s32	%p26, %r35, 128;
	shl.b32 	%r36, %r35, 14;
	add.s32 	%r37, %r2, %r252;
	setp.lt.s32	%p27, %r37, 16384;
	and.pred  	%p28, %p26, %p27;
	@!%p28 bra 	BB9_34;
	bra.uni 	BB9_33;

BB9_33:
	ld.param.u64 	%rd74, [res4_conv1_forward_param_2];
	add.s32 	%r249, %r37, %r36;
	cvt.s64.s32	%rd66, %r249;
	add.s64 	%rd67, %rd66, %rd1;
	shl.b64 	%rd68, %rd67, 2;
	add.s64 	%rd69, %rd74, %rd68;
	st.global.f32 	[%rd69], %f199;

BB9_34:
	ld.param.u64 	%rd73, [res4_conv1_forward_param_2];
	add.s32 	%r38, %r37, 16;
	setp.lt.s32	%p30, %r38, 16384;
	and.pred  	%p31, %p26, %p30;
	add.s32 	%r250, %r38, %r36;
	cvt.s64.s32	%rd70, %r250;
	add.s64 	%rd71, %rd70, %rd1;
	shl.b64 	%rd72, %rd71, 2;
	add.s64 	%rd16, %rd73, %rd72;
	@!%p31 bra 	BB9_36;
	bra.uni 	BB9_35;

BB9_35:
	st.global.f32 	[%rd16], %f200;

BB9_36:
	add.s32 	%r39, %r37, 32;
	setp.lt.s32	%p33, %r39, 16384;
	and.pred  	%p34, %p26, %p33;
	@!%p34 bra 	BB9_38;
	bra.uni 	BB9_37;

BB9_37:
	st.global.f32 	[%rd16+64], %f201;

BB9_38:
	add.s32 	%r40, %r37, 48;
	setp.lt.s32	%p36, %r40, 16384;
	and.pred  	%p37, %p26, %p36;
	@!%p37 bra 	BB9_40;
	bra.uni 	BB9_39;

BB9_39:
	st.global.f32 	[%rd16+128], %f202;

BB9_40:
	add.s32 	%r41, %r37, 64;
	setp.lt.s32	%p39, %r41, 16384;
	and.pred  	%p40, %p26, %p39;
	@!%p40 bra 	BB9_42;
	bra.uni 	BB9_41;

BB9_41:
	st.global.f32 	[%rd16+192], %f195;

BB9_42:
	add.s32 	%r42, %r37, 80;
	setp.lt.s32	%p42, %r42, 16384;
	and.pred  	%p43, %p26, %p42;
	@!%p43 bra 	BB9_44;
	bra.uni 	BB9_43;

BB9_43:
	st.global.f32 	[%rd16+256], %f196;

BB9_44:
	add.s32 	%r43, %r37, 96;
	setp.lt.s32	%p45, %r43, 16384;
	and.pred  	%p46, %p26, %p45;
	@!%p46 bra 	BB9_46;
	bra.uni 	BB9_45;

BB9_45:
	st.global.f32 	[%rd16+320], %f197;

BB9_46:
	add.s32 	%r44, %r37, 112;
	setp.lt.s32	%p48, %r44, 16384;
	and.pred  	%p49, %p26, %p48;
	@!%p49 bra 	BB9_48;
	bra.uni 	BB9_47;

BB9_47:
	st.global.f32 	[%rd16+384], %f198;

BB9_48:
	add.s32 	%r45, %r35, 4;
	setp.lt.s32	%p51, %r45, 128;
	and.pred  	%p52, %p51, %p27;
	@!%p52 bra 	BB9_50;
	bra.uni 	BB9_49;

BB9_49:
	st.global.f32 	[%rd16+262080], %f191;

BB9_50:
	and.pred  	%p55, %p51, %p30;
	@!%p55 bra 	BB9_52;
	bra.uni 	BB9_51;

BB9_51:
	st.global.f32 	[%rd16+262144], %f192;

BB9_52:
	and.pred  	%p58, %p51, %p33;
	@!%p58 bra 	BB9_54;
	bra.uni 	BB9_53;

BB9_53:
	st.global.f32 	[%rd16+262208], %f193;

BB9_54:
	and.pred  	%p61, %p51, %p36;
	@!%p61 bra 	BB9_56;
	bra.uni 	BB9_55;

BB9_55:
	st.global.f32 	[%rd16+262272], %f194;

BB9_56:
	and.pred  	%p64, %p51, %p39;
	@!%p64 bra 	BB9_58;
	bra.uni 	BB9_57;

BB9_57:
	st.global.f32 	[%rd16+262336], %f187;

BB9_58:
	and.pred  	%p67, %p51, %p42;
	@!%p67 bra 	BB9_60;
	bra.uni 	BB9_59;

BB9_59:
	st.global.f32 	[%rd16+262400], %f188;

BB9_60:
	and.pred  	%p70, %p51, %p45;
	@!%p70 bra 	BB9_62;
	bra.uni 	BB9_61;

BB9_61:
	st.global.f32 	[%rd16+262464], %f189;

BB9_62:
	and.pred  	%p73, %p51, %p48;
	@!%p73 bra 	BB9_64;
	bra.uni 	BB9_63;

BB9_63:
	st.global.f32 	[%rd16+262528], %f190;

BB9_64:
	add.s32 	%r46, %r35, 8;
	setp.lt.s32	%p75, %r46, 128;
	and.pred  	%p76, %p75, %p27;
	@!%p76 bra 	BB9_66;
	bra.uni 	BB9_65;

BB9_65:
	st.global.f32 	[%rd16+524224], %f183;

BB9_66:
	and.pred  	%p79, %p75, %p30;
	@!%p79 bra 	BB9_68;
	bra.uni 	BB9_67;

BB9_67:
	st.global.f32 	[%rd16+524288], %f184;

BB9_68:
	and.pred  	%p82, %p75, %p33;
	@!%p82 bra 	BB9_70;
	bra.uni 	BB9_69;

BB9_69:
	st.global.f32 	[%rd16+524352], %f185;

BB9_70:
	and.pred  	%p85, %p75, %p36;
	@!%p85 bra 	BB9_72;
	bra.uni 	BB9_71;

BB9_71:
	st.global.f32 	[%rd16+524416], %f186;

BB9_72:
	and.pred  	%p88, %p75, %p39;
	@!%p88 bra 	BB9_74;
	bra.uni 	BB9_73;

BB9_73:
	st.global.f32 	[%rd16+524480], %f179;

BB9_74:
	and.pred  	%p91, %p75, %p42;
	@!%p91 bra 	BB9_76;
	bra.uni 	BB9_75;

BB9_75:
	st.global.f32 	[%rd16+524544], %f180;

BB9_76:
	and.pred  	%p94, %p75, %p45;
	@!%p94 bra 	BB9_78;
	bra.uni 	BB9_77;

BB9_77:
	st.global.f32 	[%rd16+524608], %f181;

BB9_78:
	and.pred  	%p97, %p75, %p48;
	@!%p97 bra 	BB9_80;
	bra.uni 	BB9_79;

BB9_79:
	st.global.f32 	[%rd16+524672], %f182;

BB9_80:
	add.s32 	%r47, %r35, 12;
	setp.lt.s32	%p99, %r47, 128;
	and.pred  	%p100, %p99, %p27;
	@!%p100 bra 	BB9_82;
	bra.uni 	BB9_81;

BB9_81:
	st.global.f32 	[%rd16+786368], %f203;

BB9_82:
	and.pred  	%p103, %p99, %p30;
	@!%p103 bra 	BB9_84;
	bra.uni 	BB9_83;

BB9_83:
	st.global.f32 	[%rd16+786432], %f204;

BB9_84:
	and.pred  	%p106, %p99, %p33;
	@!%p106 bra 	BB9_86;
	bra.uni 	BB9_85;

BB9_85:
	st.global.f32 	[%rd16+786496], %f205;

BB9_86:
	and.pred  	%p109, %p99, %p36;
	@!%p109 bra 	BB9_88;
	bra.uni 	BB9_87;

BB9_87:
	st.global.f32 	[%rd16+786560], %f206;

BB9_88:
	and.pred  	%p112, %p99, %p39;
	@!%p112 bra 	BB9_90;
	bra.uni 	BB9_89;

BB9_89:
	st.global.f32 	[%rd16+786624], %f207;

BB9_90:
	and.pred  	%p115, %p99, %p42;
	@!%p115 bra 	BB9_92;
	bra.uni 	BB9_91;

BB9_91:
	st.global.f32 	[%rd16+786688], %f208;

BB9_92:
	and.pred  	%p118, %p99, %p45;
	@!%p118 bra 	BB9_94;
	bra.uni 	BB9_93;

BB9_93:
	st.global.f32 	[%rd16+786752], %f209;

BB9_94:
	and.pred  	%p121, %p99, %p48;
	@!%p121 bra 	BB9_96;
	bra.uni 	BB9_95;

BB9_95:
	st.global.f32 	[%rd16+786816], %f210;

BB9_96:
	ret;
}

	// .globl	res4_conv2_forward
.entry res4_conv2_forward(
	.param .u64 .ptr .global .align 4 res4_conv2_forward_param_0,
	.param .u64 .ptr .global .align 4 res4_conv2_forward_param_1,
	.param .u64 .ptr .global .align 4 res4_conv2_forward_param_2
)
.reqntid 16, 4, 1
{
	.reg .pred 	%p<122>;
	.reg .f32 	%f<243>;
	.reg .b32 	%r<261>;
	.reg .b64 	%rd<77>;
	// demoted variable
	.shared .align 4 .b8 res4_conv2_forward$Asub[576];
	// demoted variable
	.shared .align 4 .b8 res4_conv2_forward$Bsub[4128];

	ld.param.u64 	%rd17, [res4_conv2_forward_param_0];
	ld.param.u64 	%rd18, [res4_conv2_forward_param_1];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r49, %ctaid.x;
	mov.b32	%r50, %envreg0;
	add.s32 	%r51, %r49, %r50;
	shl.b32 	%r2, %r51, 7;
	mov.u32 	%r52, %ctaid.y;
	mov.b32	%r53, %envreg1;
	add.s32 	%r54, %r52, %r53;
	shl.b32 	%r3, %r54, 4;
	mov.u32 	%r55, %ctaid.z;
	mov.u32 	%r56, %ntid.z;
	mov.b32	%r57, %envreg5;
	mad.lo.s32 	%r58, %r55, %r56, %r57;
	mov.u32 	%r59, %tid.z;
	add.s32 	%r60, %r58, %r59;
	shl.b32 	%r61, %r60, 21;
	cvt.s64.s32	%rd1, %r61;
	mov.u32 	%r4, %tid.y;
	shl.b32 	%r62, %r4, 4;
	add.s32 	%r63, %r62, %r1;
	shr.s32 	%r64, %r63, 31;
	shr.u32 	%r65, %r64, 29;
	add.s32 	%r66, %r63, %r65;
	shr.s32 	%r67, %r66, 3;
	and.b32  	%r68, %r66, -8;
	sub.s32 	%r5, %r63, %r68;
	add.s32 	%r6, %r67, %r3;
	mul.wide.s32 	%rd20, %r67, 36;
	mov.u64 	%rd21, res4_conv2_forward$Asub;
	add.s64 	%rd22, %rd21, %rd20;
	mul.wide.s32 	%rd23, %r5, 4;
	add.s64 	%rd2, %rd22, %rd23;
	mul.lo.s32 	%r7, %r6, 1152;
	add.s32 	%r69, %r63, 64;
	shr.s32 	%r70, %r69, 31;
	shr.u32 	%r71, %r70, 29;
	add.s32 	%r72, %r69, %r71;
	shr.s32 	%r73, %r72, 3;
	and.b32  	%r74, %r72, -8;
	sub.s32 	%r8, %r69, %r74;
	add.s32 	%r9, %r73, %r3;
	mul.wide.s32 	%rd24, %r73, 36;
	add.s64 	%rd25, %rd21, %rd24;
	mul.wide.s32 	%rd26, %r8, 4;
	add.s64 	%rd3, %rd25, %rd26;
	mul.lo.s32 	%r10, %r9, 1152;
	mad.lo.s32 	%r11, %r4, 16, %r1;
	mul.wide.s32 	%rd27, %r4, 36;
	add.s64 	%rd4, %rd21, %rd27;
	mul.wide.s32 	%rd28, %r1, 4;
	mov.u64 	%rd29, res4_conv2_forward$Bsub;
	add.s64 	%rd5, %rd29, %rd28;
	mov.f32 	%f179, 0f00000000;
	mov.u32 	%r257, 0;
	mov.f32 	%f180, %f179;
	mov.f32 	%f181, %f179;
	mov.f32 	%f182, %f179;
	mov.f32 	%f183, %f179;
	mov.f32 	%f184, %f179;
	mov.f32 	%f185, %f179;
	mov.f32 	%f186, %f179;
	mov.f32 	%f187, %f179;
	mov.f32 	%f188, %f179;
	mov.f32 	%f189, %f179;
	mov.f32 	%f190, %f179;
	mov.f32 	%f191, %f179;
	mov.f32 	%f192, %f179;
	mov.f32 	%f193, %f179;
	mov.f32 	%f194, %f179;
	mov.f32 	%f195, %f179;
	mov.f32 	%f196, %f179;
	mov.f32 	%f197, %f179;
	mov.f32 	%f198, %f179;
	mov.f32 	%f199, %f179;
	mov.f32 	%f200, %f179;
	mov.f32 	%f201, %f179;
	mov.f32 	%f202, %f179;
	mov.f32 	%f203, %f179;
	mov.f32 	%f204, %f179;
	mov.f32 	%f205, %f179;
	mov.f32 	%f206, %f179;
	mov.f32 	%f207, %f179;
	mov.f32 	%f208, %f179;
	mov.f32 	%f209, %f179;
	mov.f32 	%f210, %f179;

BB10_1:
	shl.b32 	%r13, %r257, 3;
	add.s32 	%r14, %r5, %r13;
	setp.lt.s32	%p1, %r14, 1152;
	setp.lt.s32	%p2, %r6, 128;
	and.pred  	%p3, %p2, %p1;
	@%p3 bra 	BB10_3;
	bra.uni 	BB10_2;

BB10_3:
	add.s32 	%r76, %r7, %r14;
	mul.wide.s32 	%rd30, %r76, 4;
	add.s64 	%rd31, %rd18, %rd30;
	ld.global.nc.f32 	%f161, [%rd31];
	st.volatile.shared.f32 	[%rd2], %f161;
	bra.uni 	BB10_4;

BB10_2:
	mov.u32 	%r75, 0;
	st.volatile.shared.u32 	[%rd2], %r75;

BB10_4:
	setp.lt.s32	%p4, %r9, 128;
	add.s32 	%r15, %r8, %r13;
	setp.lt.s32	%p5, %r15, 1152;
	and.pred  	%p6, %p4, %p5;
	@%p6 bra 	BB10_6;
	bra.uni 	BB10_5;

BB10_6:
	add.s32 	%r80, %r10, %r15;
	mul.wide.s32 	%rd32, %r80, 4;
	add.s64 	%rd33, %rd18, %rd32;
	ld.global.nc.f32 	%f162, [%rd33];
	st.volatile.shared.f32 	[%rd3], %f162;
	bra.uni 	BB10_7;

BB10_5:
	mov.u32 	%r78, 0;
	st.volatile.shared.u32 	[%rd3], %r78;

BB10_7:
	mov.u32 	%r259, -16;
	mov.u32 	%r258, %r11;

BB10_8:
	.pragma "nounroll";
	shl.b32 	%r255, %r257, 3;
	shr.s32 	%r81, %r258, 31;
	shr.u32 	%r82, %r81, 25;
	add.s32 	%r83, %r258, %r82;
	shr.s32 	%r84, %r83, 7;
	add.s32 	%r18, %r84, %r255;
	and.b32  	%r85, %r83, -128;
	sub.s32 	%r86, %r258, %r85;
	add.s32 	%r19, %r86, %r2;
	setp.lt.s32	%p7, %r19, 16384;
	setp.lt.s32	%p8, %r18, 1152;
	and.pred  	%p9, %p7, %p8;
	mul.wide.s32 	%rd34, %r84, 516;
	add.s64 	%rd36, %rd29, %rd34;
	mul.wide.s32 	%rd37, %r86, 4;
	add.s64 	%rd6, %rd36, %rd37;
	@%p9 bra 	BB10_10;
	bra.uni 	BB10_9;

BB10_10:
	mul.hi.s32 	%r88, %r18, 1431655766;
	shr.u32 	%r89, %r88, 31;
	add.s32 	%r90, %r88, %r89;
	mul.lo.s32 	%r91, %r90, 3;
	sub.s32 	%r92, %r18, %r91;
	mul.hi.s32 	%r93, %r90, 1431655766;
	shr.u32 	%r94, %r93, 31;
	add.s32 	%r95, %r93, %r94;
	mul.lo.s32 	%r96, %r95, 3;
	sub.s32 	%r97, %r90, %r96;
	shr.s32 	%r98, %r19, 31;
	shr.u32 	%r99, %r98, 25;
	add.s32 	%r100, %r19, %r99;
	shr.s32 	%r101, %r100, 7;
	shr.s32 	%r102, %r100, 31;
	shr.u32 	%r103, %r102, 25;
	add.s32 	%r104, %r101, %r103;
	and.b32  	%r105, %r104, -128;
	sub.s32 	%r106, %r101, %r105;
	add.s32 	%r107, %r97, %r106;
	add.s32 	%r108, %r107, -1;
	mul.hi.s32 	%r109, %r18, 954437177;
	shr.u32 	%r110, %r109, 31;
	shr.u32 	%r111, %r109, 1;
	add.s32 	%r112, %r111, %r110;
	shl.b32 	%r113, %r112, 7;
	add.s32 	%r114, %r108, %r113;
	and.b32  	%r115, %r100, -128;
	sub.s32 	%r116, %r19, %r115;
	add.s32 	%r117, %r92, %r116;
	add.s32 	%r118, %r117, -1;
	shl.b32 	%r119, %r114, 7;
	add.s32 	%r20, %r119, %r118;
	or.b32  	%r120, %r108, %r118;
	setp.lt.u32	%p10, %r120, 128;
	@%p10 bra 	BB10_12;
	bra.uni 	BB10_11;

BB10_12:
	cvt.s64.s32	%rd38, %r20;
	add.s64 	%rd39, %rd38, %rd1;
	shl.b64 	%rd40, %rd39, 2;
	add.s64 	%rd41, %rd17, %rd40;
	ld.global.nc.f32 	%f163, [%rd41];
	st.volatile.shared.f32 	[%rd6], %f163;
	bra.uni 	BB10_13;

BB10_9:
	mov.u32 	%r87, 0;
	st.volatile.shared.u32 	[%rd6], %r87;
	bra.uni 	BB10_13;

BB10_11:
	mov.u32 	%r121, 0;
	st.volatile.shared.u32 	[%rd6], %r121;

BB10_13:
	shl.b32 	%r256, %r257, 3;
	add.s32 	%r122, %r258, 64;
	shr.s32 	%r123, %r122, 31;
	shr.u32 	%r124, %r123, 25;
	add.s32 	%r125, %r122, %r124;
	and.b32  	%r126, %r125, -128;
	sub.s32 	%r127, %r122, %r126;
	shr.s32 	%r128, %r125, 7;
	add.s32 	%r21, %r128, %r256;
	add.s32 	%r22, %r127, %r2;
	setp.lt.s32	%p11, %r22, 16384;
	setp.lt.s32	%p12, %r21, 1152;
	and.pred  	%p13, %p11, %p12;
	mul.wide.s32 	%rd42, %r128, 516;
	add.s64 	%rd44, %rd29, %rd42;
	mul.wide.s32 	%rd45, %r127, 4;
	add.s64 	%rd7, %rd44, %rd45;
	@%p13 bra 	BB10_15;
	bra.uni 	BB10_14;

BB10_15:
	mul.hi.s32 	%r130, %r21, 1431655766;
	shr.u32 	%r131, %r130, 31;
	add.s32 	%r132, %r130, %r131;
	mul.lo.s32 	%r133, %r132, 3;
	sub.s32 	%r134, %r21, %r133;
	mul.hi.s32 	%r135, %r132, 1431655766;
	shr.u32 	%r136, %r135, 31;
	add.s32 	%r137, %r135, %r136;
	mul.lo.s32 	%r138, %r137, 3;
	sub.s32 	%r139, %r132, %r138;
	shr.s32 	%r140, %r22, 31;
	shr.u32 	%r141, %r140, 25;
	add.s32 	%r142, %r22, %r141;
	shr.s32 	%r143, %r142, 7;
	shr.s32 	%r144, %r142, 31;
	shr.u32 	%r145, %r144, 25;
	add.s32 	%r146, %r143, %r145;
	and.b32  	%r147, %r146, -128;
	sub.s32 	%r148, %r143, %r147;
	add.s32 	%r149, %r139, %r148;
	add.s32 	%r150, %r149, -1;
	mul.hi.s32 	%r151, %r21, 954437177;
	shr.u32 	%r152, %r151, 31;
	shr.u32 	%r153, %r151, 1;
	add.s32 	%r154, %r153, %r152;
	shl.b32 	%r155, %r154, 7;
	add.s32 	%r156, %r150, %r155;
	and.b32  	%r157, %r142, -128;
	sub.s32 	%r158, %r22, %r157;
	add.s32 	%r159, %r134, %r158;
	add.s32 	%r160, %r159, -1;
	shl.b32 	%r161, %r156, 7;
	add.s32 	%r23, %r161, %r160;
	or.b32  	%r162, %r150, %r160;
	setp.lt.u32	%p14, %r162, 128;
	@%p14 bra 	BB10_17;
	bra.uni 	BB10_16;

BB10_17:
	cvt.s64.s32	%rd46, %r23;
	add.s64 	%rd47, %rd46, %rd1;
	shl.b64 	%rd48, %rd47, 2;
	add.s64 	%rd49, %rd17, %rd48;
	ld.global.nc.f32 	%f164, [%rd49];
	st.volatile.shared.f32 	[%rd7], %f164;
	bra.uni 	BB10_18;

BB10_14:
	mov.u32 	%r129, 0;
	st.volatile.shared.u32 	[%rd7], %r129;
	bra.uni 	BB10_18;

BB10_16:
	mov.u32 	%r163, 0;
	st.volatile.shared.u32 	[%rd7], %r163;

BB10_18:
	shl.b32 	%r253, %r257, 3;
	add.s32 	%r164, %r258, 128;
	shr.s32 	%r165, %r164, 31;
	shr.u32 	%r166, %r165, 25;
	add.s32 	%r167, %r164, %r166;
	and.b32  	%r168, %r167, -128;
	sub.s32 	%r169, %r164, %r168;
	shr.s32 	%r170, %r167, 7;
	add.s32 	%r24, %r170, %r253;
	add.s32 	%r25, %r169, %r2;
	setp.lt.s32	%p15, %r25, 16384;
	setp.lt.s32	%p16, %r24, 1152;
	and.pred  	%p17, %p15, %p16;
	mul.wide.s32 	%rd50, %r170, 516;
	add.s64 	%rd52, %rd29, %rd50;
	mul.wide.s32 	%rd53, %r169, 4;
	add.s64 	%rd8, %rd52, %rd53;
	@%p17 bra 	BB10_20;
	bra.uni 	BB10_19;

BB10_20:
	mul.hi.s32 	%r172, %r24, 1431655766;
	shr.u32 	%r173, %r172, 31;
	add.s32 	%r174, %r172, %r173;
	mul.lo.s32 	%r175, %r174, 3;
	sub.s32 	%r176, %r24, %r175;
	mul.hi.s32 	%r177, %r174, 1431655766;
	shr.u32 	%r178, %r177, 31;
	add.s32 	%r179, %r177, %r178;
	mul.lo.s32 	%r180, %r179, 3;
	sub.s32 	%r181, %r174, %r180;
	shr.s32 	%r182, %r25, 31;
	shr.u32 	%r183, %r182, 25;
	add.s32 	%r184, %r25, %r183;
	shr.s32 	%r185, %r184, 7;
	shr.s32 	%r186, %r184, 31;
	shr.u32 	%r187, %r186, 25;
	add.s32 	%r188, %r185, %r187;
	and.b32  	%r189, %r188, -128;
	sub.s32 	%r190, %r185, %r189;
	add.s32 	%r191, %r181, %r190;
	add.s32 	%r192, %r191, -1;
	mul.hi.s32 	%r193, %r24, 954437177;
	shr.u32 	%r194, %r193, 31;
	shr.u32 	%r195, %r193, 1;
	add.s32 	%r196, %r195, %r194;
	shl.b32 	%r197, %r196, 7;
	add.s32 	%r198, %r192, %r197;
	and.b32  	%r199, %r184, -128;
	sub.s32 	%r200, %r25, %r199;
	add.s32 	%r201, %r176, %r200;
	add.s32 	%r202, %r201, -1;
	shl.b32 	%r203, %r198, 7;
	add.s32 	%r26, %r203, %r202;
	or.b32  	%r204, %r192, %r202;
	setp.lt.u32	%p18, %r204, 128;
	@%p18 bra 	BB10_22;
	bra.uni 	BB10_21;

BB10_22:
	cvt.s64.s32	%rd54, %r26;
	add.s64 	%rd55, %rd54, %rd1;
	shl.b64 	%rd56, %rd55, 2;
	add.s64 	%rd57, %rd17, %rd56;
	ld.global.nc.f32 	%f165, [%rd57];
	st.volatile.shared.f32 	[%rd8], %f165;
	bra.uni 	BB10_23;

BB10_19:
	mov.u32 	%r171, 0;
	st.volatile.shared.u32 	[%rd8], %r171;
	bra.uni 	BB10_23;

BB10_21:
	mov.u32 	%r205, 0;
	st.volatile.shared.u32 	[%rd8], %r205;

BB10_23:
	shl.b32 	%r254, %r257, 3;
	add.s32 	%r206, %r258, 192;
	shr.s32 	%r207, %r206, 31;
	shr.u32 	%r208, %r207, 25;
	add.s32 	%r209, %r206, %r208;
	and.b32  	%r210, %r209, -128;
	sub.s32 	%r211, %r206, %r210;
	shr.s32 	%r212, %r209, 7;
	add.s32 	%r27, %r212, %r254;
	add.s32 	%r28, %r211, %r2;
	setp.lt.s32	%p19, %r28, 16384;
	setp.lt.s32	%p20, %r27, 1152;
	and.pred  	%p21, %p19, %p20;
	mul.wide.s32 	%rd58, %r212, 516;
	add.s64 	%rd60, %rd29, %rd58;
	mul.wide.s32 	%rd61, %r211, 4;
	add.s64 	%rd9, %rd60, %rd61;
	@%p21 bra 	BB10_25;
	bra.uni 	BB10_24;

BB10_25:
	mul.hi.s32 	%r214, %r27, 1431655766;
	shr.u32 	%r215, %r214, 31;
	add.s32 	%r216, %r214, %r215;
	mul.lo.s32 	%r217, %r216, 3;
	sub.s32 	%r218, %r27, %r217;
	mul.hi.s32 	%r219, %r216, 1431655766;
	shr.u32 	%r220, %r219, 31;
	add.s32 	%r221, %r219, %r220;
	mul.lo.s32 	%r222, %r221, 3;
	sub.s32 	%r223, %r216, %r222;
	shr.s32 	%r224, %r28, 31;
	shr.u32 	%r225, %r224, 25;
	add.s32 	%r226, %r28, %r225;
	shr.s32 	%r227, %r226, 7;
	shr.s32 	%r228, %r226, 31;
	shr.u32 	%r229, %r228, 25;
	add.s32 	%r230, %r227, %r229;
	and.b32  	%r231, %r230, -128;
	sub.s32 	%r232, %r227, %r231;
	add.s32 	%r233, %r223, %r232;
	add.s32 	%r234, %r233, -1;
	mul.hi.s32 	%r235, %r27, 954437177;
	shr.u32 	%r236, %r235, 31;
	shr.u32 	%r237, %r235, 1;
	add.s32 	%r238, %r237, %r236;
	shl.b32 	%r239, %r238, 7;
	add.s32 	%r240, %r234, %r239;
	and.b32  	%r241, %r226, -128;
	sub.s32 	%r242, %r28, %r241;
	add.s32 	%r243, %r218, %r242;
	add.s32 	%r244, %r243, -1;
	shl.b32 	%r245, %r240, 7;
	add.s32 	%r29, %r245, %r244;
	or.b32  	%r246, %r234, %r244;
	setp.lt.u32	%p22, %r246, 128;
	@%p22 bra 	BB10_27;
	bra.uni 	BB10_26;

BB10_27:
	cvt.s64.s32	%rd62, %r29;
	add.s64 	%rd63, %rd62, %rd1;
	shl.b64 	%rd64, %rd63, 2;
	add.s64 	%rd65, %rd17, %rd64;
	ld.global.nc.f32 	%f166, [%rd65];
	st.volatile.shared.f32 	[%rd9], %f166;
	bra.uni 	BB10_28;

BB10_24:
	mov.u32 	%r213, 0;
	st.volatile.shared.u32 	[%rd9], %r213;
	bra.uni 	BB10_28;

BB10_26:
	mov.u32 	%r247, 0;
	st.volatile.shared.u32 	[%rd9], %r247;

BB10_28:
	add.s32 	%r259, %r259, 4;
	add.s32 	%r258, %r258, 256;
	setp.ne.s32	%p23, %r259, 0;
	@%p23 bra 	BB10_8;

	bar.sync 	0;
	mov.u32 	%r260, 0;
	mov.u64 	%rd75, %rd5;
	mov.u64 	%rd76, %rd4;

BB10_30:
	.pragma "nounroll";
	ld.volatile.shared.f32 	%f167, [%rd76];
	ld.volatile.shared.f32 	%f168, [%rd75];
	fma.rn.f32 	%f199, %f167, %f168, %f199;
	ld.volatile.shared.f32 	%f169, [%rd76+144];
	fma.rn.f32 	%f191, %f169, %f168, %f191;
	ld.volatile.shared.f32 	%f170, [%rd76+288];
	fma.rn.f32 	%f183, %f170, %f168, %f183;
	ld.volatile.shared.f32 	%f171, [%rd76+432];
	fma.rn.f32 	%f203, %f171, %f168, %f203;
	ld.volatile.shared.f32 	%f172, [%rd75+64];
	fma.rn.f32 	%f200, %f167, %f172, %f200;
	fma.rn.f32 	%f192, %f169, %f172, %f192;
	fma.rn.f32 	%f184, %f170, %f172, %f184;
	fma.rn.f32 	%f204, %f171, %f172, %f204;
	ld.volatile.shared.f32 	%f173, [%rd75+128];
	fma.rn.f32 	%f201, %f167, %f173, %f201;
	fma.rn.f32 	%f193, %f169, %f173, %f193;
	fma.rn.f32 	%f185, %f170, %f173, %f185;
	fma.rn.f32 	%f205, %f171, %f173, %f205;
	ld.volatile.shared.f32 	%f174, [%rd75+192];
	fma.rn.f32 	%f202, %f167, %f174, %f202;
	fma.rn.f32 	%f194, %f169, %f174, %f194;
	fma.rn.f32 	%f186, %f170, %f174, %f186;
	fma.rn.f32 	%f206, %f171, %f174, %f206;
	ld.volatile.shared.f32 	%f175, [%rd75+256];
	fma.rn.f32 	%f195, %f167, %f175, %f195;
	fma.rn.f32 	%f187, %f169, %f175, %f187;
	fma.rn.f32 	%f179, %f170, %f175, %f179;
	fma.rn.f32 	%f207, %f171, %f175, %f207;
	ld.volatile.shared.f32 	%f176, [%rd75+320];
	fma.rn.f32 	%f196, %f167, %f176, %f196;
	fma.rn.f32 	%f188, %f169, %f176, %f188;
	fma.rn.f32 	%f180, %f170, %f176, %f180;
	fma.rn.f32 	%f208, %f171, %f176, %f208;
	ld.volatile.shared.f32 	%f177, [%rd75+384];
	fma.rn.f32 	%f197, %f167, %f177, %f197;
	fma.rn.f32 	%f189, %f169, %f177, %f189;
	fma.rn.f32 	%f181, %f170, %f177, %f181;
	fma.rn.f32 	%f209, %f171, %f177, %f209;
	ld.volatile.shared.f32 	%f178, [%rd75+448];
	fma.rn.f32 	%f198, %f167, %f178, %f198;
	fma.rn.f32 	%f190, %f169, %f178, %f190;
	fma.rn.f32 	%f182, %f170, %f178, %f182;
	fma.rn.f32 	%f210, %f171, %f178, %f210;
	add.s64 	%rd76, %rd76, 4;
	add.s64 	%rd75, %rd75, 516;
	add.s32 	%r260, %r260, 1;
	setp.lt.s32	%p24, %r260, 8;
	@%p24 bra 	BB10_30;

	bar.sync 	0;
	add.s32 	%r257, %r257, 1;
	setp.lt.s32	%p25, %r257, 144;
	@%p25 bra 	BB10_1;

	mov.u32 	%r252, %tid.x;
	mov.u32 	%r251, %tid.y;
	add.s32 	%r35, %r3, %r251;
	setp.lt.s32	%p26, %r35, 128;
	shl.b32 	%r36, %r35, 14;
	add.s32 	%r37, %r2, %r252;
	setp.lt.s32	%p27, %r37, 16384;
	and.pred  	%p28, %p26, %p27;
	@!%p28 bra 	BB10_34;
	bra.uni 	BB10_33;

BB10_33:
	ld.param.u64 	%rd74, [res4_conv2_forward_param_2];
	add.s32 	%r249, %r37, %r36;
	cvt.s64.s32	%rd66, %r249;
	add.s64 	%rd67, %rd66, %rd1;
	shl.b64 	%rd68, %rd67, 2;
	add.s64 	%rd69, %rd74, %rd68;
	st.global.f32 	[%rd69], %f199;

BB10_34:
	ld.param.u64 	%rd73, [res4_conv2_forward_param_2];
	add.s32 	%r38, %r37, 16;
	setp.lt.s32	%p30, %r38, 16384;
	and.pred  	%p31, %p26, %p30;
	add.s32 	%r250, %r38, %r36;
	cvt.s64.s32	%rd70, %r250;
	add.s64 	%rd71, %rd70, %rd1;
	shl.b64 	%rd72, %rd71, 2;
	add.s64 	%rd16, %rd73, %rd72;
	@!%p31 bra 	BB10_36;
	bra.uni 	BB10_35;

BB10_35:
	st.global.f32 	[%rd16], %f200;

BB10_36:
	add.s32 	%r39, %r37, 32;
	setp.lt.s32	%p33, %r39, 16384;
	and.pred  	%p34, %p26, %p33;
	@!%p34 bra 	BB10_38;
	bra.uni 	BB10_37;

BB10_37:
	st.global.f32 	[%rd16+64], %f201;

BB10_38:
	add.s32 	%r40, %r37, 48;
	setp.lt.s32	%p36, %r40, 16384;
	and.pred  	%p37, %p26, %p36;
	@!%p37 bra 	BB10_40;
	bra.uni 	BB10_39;

BB10_39:
	st.global.f32 	[%rd16+128], %f202;

BB10_40:
	add.s32 	%r41, %r37, 64;
	setp.lt.s32	%p39, %r41, 16384;
	and.pred  	%p40, %p26, %p39;
	@!%p40 bra 	BB10_42;
	bra.uni 	BB10_41;

BB10_41:
	st.global.f32 	[%rd16+192], %f195;

BB10_42:
	add.s32 	%r42, %r37, 80;
	setp.lt.s32	%p42, %r42, 16384;
	and.pred  	%p43, %p26, %p42;
	@!%p43 bra 	BB10_44;
	bra.uni 	BB10_43;

BB10_43:
	st.global.f32 	[%rd16+256], %f196;

BB10_44:
	add.s32 	%r43, %r37, 96;
	setp.lt.s32	%p45, %r43, 16384;
	and.pred  	%p46, %p26, %p45;
	@!%p46 bra 	BB10_46;
	bra.uni 	BB10_45;

BB10_45:
	st.global.f32 	[%rd16+320], %f197;

BB10_46:
	add.s32 	%r44, %r37, 112;
	setp.lt.s32	%p48, %r44, 16384;
	and.pred  	%p49, %p26, %p48;
	@!%p49 bra 	BB10_48;
	bra.uni 	BB10_47;

BB10_47:
	st.global.f32 	[%rd16+384], %f198;

BB10_48:
	add.s32 	%r45, %r35, 4;
	setp.lt.s32	%p51, %r45, 128;
	and.pred  	%p52, %p51, %p27;
	@!%p52 bra 	BB10_50;
	bra.uni 	BB10_49;

BB10_49:
	st.global.f32 	[%rd16+262080], %f191;

BB10_50:
	and.pred  	%p55, %p51, %p30;
	@!%p55 bra 	BB10_52;
	bra.uni 	BB10_51;

BB10_51:
	st.global.f32 	[%rd16+262144], %f192;

BB10_52:
	and.pred  	%p58, %p51, %p33;
	@!%p58 bra 	BB10_54;
	bra.uni 	BB10_53;

BB10_53:
	st.global.f32 	[%rd16+262208], %f193;

BB10_54:
	and.pred  	%p61, %p51, %p36;
	@!%p61 bra 	BB10_56;
	bra.uni 	BB10_55;

BB10_55:
	st.global.f32 	[%rd16+262272], %f194;

BB10_56:
	and.pred  	%p64, %p51, %p39;
	@!%p64 bra 	BB10_58;
	bra.uni 	BB10_57;

BB10_57:
	st.global.f32 	[%rd16+262336], %f187;

BB10_58:
	and.pred  	%p67, %p51, %p42;
	@!%p67 bra 	BB10_60;
	bra.uni 	BB10_59;

BB10_59:
	st.global.f32 	[%rd16+262400], %f188;

BB10_60:
	and.pred  	%p70, %p51, %p45;
	@!%p70 bra 	BB10_62;
	bra.uni 	BB10_61;

BB10_61:
	st.global.f32 	[%rd16+262464], %f189;

BB10_62:
	and.pred  	%p73, %p51, %p48;
	@!%p73 bra 	BB10_64;
	bra.uni 	BB10_63;

BB10_63:
	st.global.f32 	[%rd16+262528], %f190;

BB10_64:
	add.s32 	%r46, %r35, 8;
	setp.lt.s32	%p75, %r46, 128;
	and.pred  	%p76, %p75, %p27;
	@!%p76 bra 	BB10_66;
	bra.uni 	BB10_65;

BB10_65:
	st.global.f32 	[%rd16+524224], %f183;

BB10_66:
	and.pred  	%p79, %p75, %p30;
	@!%p79 bra 	BB10_68;
	bra.uni 	BB10_67;

BB10_67:
	st.global.f32 	[%rd16+524288], %f184;

BB10_68:
	and.pred  	%p82, %p75, %p33;
	@!%p82 bra 	BB10_70;
	bra.uni 	BB10_69;

BB10_69:
	st.global.f32 	[%rd16+524352], %f185;

BB10_70:
	and.pred  	%p85, %p75, %p36;
	@!%p85 bra 	BB10_72;
	bra.uni 	BB10_71;

BB10_71:
	st.global.f32 	[%rd16+524416], %f186;

BB10_72:
	and.pred  	%p88, %p75, %p39;
	@!%p88 bra 	BB10_74;
	bra.uni 	BB10_73;

BB10_73:
	st.global.f32 	[%rd16+524480], %f179;

BB10_74:
	and.pred  	%p91, %p75, %p42;
	@!%p91 bra 	BB10_76;
	bra.uni 	BB10_75;

BB10_75:
	st.global.f32 	[%rd16+524544], %f180;

BB10_76:
	and.pred  	%p94, %p75, %p45;
	@!%p94 bra 	BB10_78;
	bra.uni 	BB10_77;

BB10_77:
	st.global.f32 	[%rd16+524608], %f181;

BB10_78:
	and.pred  	%p97, %p75, %p48;
	@!%p97 bra 	BB10_80;
	bra.uni 	BB10_79;

BB10_79:
	st.global.f32 	[%rd16+524672], %f182;

BB10_80:
	add.s32 	%r47, %r35, 12;
	setp.lt.s32	%p99, %r47, 128;
	and.pred  	%p100, %p99, %p27;
	@!%p100 bra 	BB10_82;
	bra.uni 	BB10_81;

BB10_81:
	st.global.f32 	[%rd16+786368], %f203;

BB10_82:
	and.pred  	%p103, %p99, %p30;
	@!%p103 bra 	BB10_84;
	bra.uni 	BB10_83;

BB10_83:
	st.global.f32 	[%rd16+786432], %f204;

BB10_84:
	and.pred  	%p106, %p99, %p33;
	@!%p106 bra 	BB10_86;
	bra.uni 	BB10_85;

BB10_85:
	st.global.f32 	[%rd16+786496], %f205;

BB10_86:
	and.pred  	%p109, %p99, %p36;
	@!%p109 bra 	BB10_88;
	bra.uni 	BB10_87;

BB10_87:
	st.global.f32 	[%rd16+786560], %f206;

BB10_88:
	and.pred  	%p112, %p99, %p39;
	@!%p112 bra 	BB10_90;
	bra.uni 	BB10_89;

BB10_89:
	st.global.f32 	[%rd16+786624], %f207;

BB10_90:
	and.pred  	%p115, %p99, %p42;
	@!%p115 bra 	BB10_92;
	bra.uni 	BB10_91;

BB10_91:
	st.global.f32 	[%rd16+786688], %f208;

BB10_92:
	and.pred  	%p118, %p99, %p45;
	@!%p118 bra 	BB10_94;
	bra.uni 	BB10_93;

BB10_93:
	st.global.f32 	[%rd16+786752], %f209;

BB10_94:
	and.pred  	%p121, %p99, %p48;
	@!%p121 bra 	BB10_96;
	bra.uni 	BB10_95;

BB10_95:
	st.global.f32 	[%rd16+786816], %f210;

BB10_96:
	ret;
}

	// .globl	res5_conv1_forward
.entry res5_conv1_forward(
	.param .u64 .ptr .global .align 4 res5_conv1_forward_param_0,
	.param .u64 .ptr .global .align 4 res5_conv1_forward_param_1,
	.param .u64 .ptr .global .align 4 res5_conv1_forward_param_2
)
.reqntid 16, 4, 1
{
	.reg .pred 	%p<122>;
	.reg .f32 	%f<243>;
	.reg .b32 	%r<261>;
	.reg .b64 	%rd<77>;
	// demoted variable
	.shared .align 4 .b8 res5_conv1_forward$Asub[576];
	// demoted variable
	.shared .align 4 .b8 res5_conv1_forward$Bsub[4128];

	ld.param.u64 	%rd17, [res5_conv1_forward_param_0];
	ld.param.u64 	%rd18, [res5_conv1_forward_param_1];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r49, %ctaid.x;
	mov.b32	%r50, %envreg0;
	add.s32 	%r51, %r49, %r50;
	shl.b32 	%r2, %r51, 7;
	mov.u32 	%r52, %ctaid.y;
	mov.b32	%r53, %envreg1;
	add.s32 	%r54, %r52, %r53;
	shl.b32 	%r3, %r54, 4;
	mov.u32 	%r55, %ctaid.z;
	mov.u32 	%r56, %ntid.z;
	mov.b32	%r57, %envreg5;
	mad.lo.s32 	%r58, %r55, %r56, %r57;
	mov.u32 	%r59, %tid.z;
	add.s32 	%r60, %r58, %r59;
	shl.b32 	%r61, %r60, 21;
	cvt.s64.s32	%rd1, %r61;
	mov.u32 	%r4, %tid.y;
	shl.b32 	%r62, %r4, 4;
	add.s32 	%r63, %r62, %r1;
	shr.s32 	%r64, %r63, 31;
	shr.u32 	%r65, %r64, 29;
	add.s32 	%r66, %r63, %r65;
	shr.s32 	%r67, %r66, 3;
	and.b32  	%r68, %r66, -8;
	sub.s32 	%r5, %r63, %r68;
	add.s32 	%r6, %r67, %r3;
	mul.wide.s32 	%rd20, %r67, 36;
	mov.u64 	%rd21, res5_conv1_forward$Asub;
	add.s64 	%rd22, %rd21, %rd20;
	mul.wide.s32 	%rd23, %r5, 4;
	add.s64 	%rd2, %rd22, %rd23;
	mul.lo.s32 	%r7, %r6, 1152;
	add.s32 	%r69, %r63, 64;
	shr.s32 	%r70, %r69, 31;
	shr.u32 	%r71, %r70, 29;
	add.s32 	%r72, %r69, %r71;
	shr.s32 	%r73, %r72, 3;
	and.b32  	%r74, %r72, -8;
	sub.s32 	%r8, %r69, %r74;
	add.s32 	%r9, %r73, %r3;
	mul.wide.s32 	%rd24, %r73, 36;
	add.s64 	%rd25, %rd21, %rd24;
	mul.wide.s32 	%rd26, %r8, 4;
	add.s64 	%rd3, %rd25, %rd26;
	mul.lo.s32 	%r10, %r9, 1152;
	mad.lo.s32 	%r11, %r4, 16, %r1;
	mul.wide.s32 	%rd27, %r4, 36;
	add.s64 	%rd4, %rd21, %rd27;
	mul.wide.s32 	%rd28, %r1, 4;
	mov.u64 	%rd29, res5_conv1_forward$Bsub;
	add.s64 	%rd5, %rd29, %rd28;
	mov.f32 	%f179, 0f00000000;
	mov.u32 	%r257, 0;
	mov.f32 	%f180, %f179;
	mov.f32 	%f181, %f179;
	mov.f32 	%f182, %f179;
	mov.f32 	%f183, %f179;
	mov.f32 	%f184, %f179;
	mov.f32 	%f185, %f179;
	mov.f32 	%f186, %f179;
	mov.f32 	%f187, %f179;
	mov.f32 	%f188, %f179;
	mov.f32 	%f189, %f179;
	mov.f32 	%f190, %f179;
	mov.f32 	%f191, %f179;
	mov.f32 	%f192, %f179;
	mov.f32 	%f193, %f179;
	mov.f32 	%f194, %f179;
	mov.f32 	%f195, %f179;
	mov.f32 	%f196, %f179;
	mov.f32 	%f197, %f179;
	mov.f32 	%f198, %f179;
	mov.f32 	%f199, %f179;
	mov.f32 	%f200, %f179;
	mov.f32 	%f201, %f179;
	mov.f32 	%f202, %f179;
	mov.f32 	%f203, %f179;
	mov.f32 	%f204, %f179;
	mov.f32 	%f205, %f179;
	mov.f32 	%f206, %f179;
	mov.f32 	%f207, %f179;
	mov.f32 	%f208, %f179;
	mov.f32 	%f209, %f179;
	mov.f32 	%f210, %f179;

BB11_1:
	shl.b32 	%r13, %r257, 3;
	add.s32 	%r14, %r5, %r13;
	setp.lt.s32	%p1, %r14, 1152;
	setp.lt.s32	%p2, %r6, 128;
	and.pred  	%p3, %p2, %p1;
	@%p3 bra 	BB11_3;
	bra.uni 	BB11_2;

BB11_3:
	add.s32 	%r76, %r7, %r14;
	mul.wide.s32 	%rd30, %r76, 4;
	add.s64 	%rd31, %rd18, %rd30;
	ld.global.nc.f32 	%f161, [%rd31];
	st.volatile.shared.f32 	[%rd2], %f161;
	bra.uni 	BB11_4;

BB11_2:
	mov.u32 	%r75, 0;
	st.volatile.shared.u32 	[%rd2], %r75;

BB11_4:
	setp.lt.s32	%p4, %r9, 128;
	add.s32 	%r15, %r8, %r13;
	setp.lt.s32	%p5, %r15, 1152;
	and.pred  	%p6, %p4, %p5;
	@%p6 bra 	BB11_6;
	bra.uni 	BB11_5;

BB11_6:
	add.s32 	%r80, %r10, %r15;
	mul.wide.s32 	%rd32, %r80, 4;
	add.s64 	%rd33, %rd18, %rd32;
	ld.global.nc.f32 	%f162, [%rd33];
	st.volatile.shared.f32 	[%rd3], %f162;
	bra.uni 	BB11_7;

BB11_5:
	mov.u32 	%r78, 0;
	st.volatile.shared.u32 	[%rd3], %r78;

BB11_7:
	mov.u32 	%r259, -16;
	mov.u32 	%r258, %r11;

BB11_8:
	.pragma "nounroll";
	shl.b32 	%r255, %r257, 3;
	shr.s32 	%r81, %r258, 31;
	shr.u32 	%r82, %r81, 25;
	add.s32 	%r83, %r258, %r82;
	shr.s32 	%r84, %r83, 7;
	add.s32 	%r18, %r84, %r255;
	and.b32  	%r85, %r83, -128;
	sub.s32 	%r86, %r258, %r85;
	add.s32 	%r19, %r86, %r2;
	setp.lt.s32	%p7, %r19, 16384;
	setp.lt.s32	%p8, %r18, 1152;
	and.pred  	%p9, %p7, %p8;
	mul.wide.s32 	%rd34, %r84, 516;
	add.s64 	%rd36, %rd29, %rd34;
	mul.wide.s32 	%rd37, %r86, 4;
	add.s64 	%rd6, %rd36, %rd37;
	@%p9 bra 	BB11_10;
	bra.uni 	BB11_9;

BB11_10:
	mul.hi.s32 	%r88, %r18, 1431655766;
	shr.u32 	%r89, %r88, 31;
	add.s32 	%r90, %r88, %r89;
	mul.lo.s32 	%r91, %r90, 3;
	sub.s32 	%r92, %r18, %r91;
	mul.hi.s32 	%r93, %r90, 1431655766;
	shr.u32 	%r94, %r93, 31;
	add.s32 	%r95, %r93, %r94;
	mul.lo.s32 	%r96, %r95, 3;
	sub.s32 	%r97, %r90, %r96;
	shr.s32 	%r98, %r19, 31;
	shr.u32 	%r99, %r98, 25;
	add.s32 	%r100, %r19, %r99;
	shr.s32 	%r101, %r100, 7;
	shr.s32 	%r102, %r100, 31;
	shr.u32 	%r103, %r102, 25;
	add.s32 	%r104, %r101, %r103;
	and.b32  	%r105, %r104, -128;
	sub.s32 	%r106, %r101, %r105;
	add.s32 	%r107, %r97, %r106;
	add.s32 	%r108, %r107, -1;
	mul.hi.s32 	%r109, %r18, 954437177;
	shr.u32 	%r110, %r109, 31;
	shr.u32 	%r111, %r109, 1;
	add.s32 	%r112, %r111, %r110;
	shl.b32 	%r113, %r112, 7;
	add.s32 	%r114, %r108, %r113;
	and.b32  	%r115, %r100, -128;
	sub.s32 	%r116, %r19, %r115;
	add.s32 	%r117, %r92, %r116;
	add.s32 	%r118, %r117, -1;
	shl.b32 	%r119, %r114, 7;
	add.s32 	%r20, %r119, %r118;
	or.b32  	%r120, %r108, %r118;
	setp.lt.u32	%p10, %r120, 128;
	@%p10 bra 	BB11_12;
	bra.uni 	BB11_11;

BB11_12:
	cvt.s64.s32	%rd38, %r20;
	add.s64 	%rd39, %rd38, %rd1;
	shl.b64 	%rd40, %rd39, 2;
	add.s64 	%rd41, %rd17, %rd40;
	ld.global.nc.f32 	%f163, [%rd41];
	st.volatile.shared.f32 	[%rd6], %f163;
	bra.uni 	BB11_13;

BB11_9:
	mov.u32 	%r87, 0;
	st.volatile.shared.u32 	[%rd6], %r87;
	bra.uni 	BB11_13;

BB11_11:
	mov.u32 	%r121, 0;
	st.volatile.shared.u32 	[%rd6], %r121;

BB11_13:
	shl.b32 	%r256, %r257, 3;
	add.s32 	%r122, %r258, 64;
	shr.s32 	%r123, %r122, 31;
	shr.u32 	%r124, %r123, 25;
	add.s32 	%r125, %r122, %r124;
	and.b32  	%r126, %r125, -128;
	sub.s32 	%r127, %r122, %r126;
	shr.s32 	%r128, %r125, 7;
	add.s32 	%r21, %r128, %r256;
	add.s32 	%r22, %r127, %r2;
	setp.lt.s32	%p11, %r22, 16384;
	setp.lt.s32	%p12, %r21, 1152;
	and.pred  	%p13, %p11, %p12;
	mul.wide.s32 	%rd42, %r128, 516;
	add.s64 	%rd44, %rd29, %rd42;
	mul.wide.s32 	%rd45, %r127, 4;
	add.s64 	%rd7, %rd44, %rd45;
	@%p13 bra 	BB11_15;
	bra.uni 	BB11_14;

BB11_15:
	mul.hi.s32 	%r130, %r21, 1431655766;
	shr.u32 	%r131, %r130, 31;
	add.s32 	%r132, %r130, %r131;
	mul.lo.s32 	%r133, %r132, 3;
	sub.s32 	%r134, %r21, %r133;
	mul.hi.s32 	%r135, %r132, 1431655766;
	shr.u32 	%r136, %r135, 31;
	add.s32 	%r137, %r135, %r136;
	mul.lo.s32 	%r138, %r137, 3;
	sub.s32 	%r139, %r132, %r138;
	shr.s32 	%r140, %r22, 31;
	shr.u32 	%r141, %r140, 25;
	add.s32 	%r142, %r22, %r141;
	shr.s32 	%r143, %r142, 7;
	shr.s32 	%r144, %r142, 31;
	shr.u32 	%r145, %r144, 25;
	add.s32 	%r146, %r143, %r145;
	and.b32  	%r147, %r146, -128;
	sub.s32 	%r148, %r143, %r147;
	add.s32 	%r149, %r139, %r148;
	add.s32 	%r150, %r149, -1;
	mul.hi.s32 	%r151, %r21, 954437177;
	shr.u32 	%r152, %r151, 31;
	shr.u32 	%r153, %r151, 1;
	add.s32 	%r154, %r153, %r152;
	shl.b32 	%r155, %r154, 7;
	add.s32 	%r156, %r150, %r155;
	and.b32  	%r157, %r142, -128;
	sub.s32 	%r158, %r22, %r157;
	add.s32 	%r159, %r134, %r158;
	add.s32 	%r160, %r159, -1;
	shl.b32 	%r161, %r156, 7;
	add.s32 	%r23, %r161, %r160;
	or.b32  	%r162, %r150, %r160;
	setp.lt.u32	%p14, %r162, 128;
	@%p14 bra 	BB11_17;
	bra.uni 	BB11_16;

BB11_17:
	cvt.s64.s32	%rd46, %r23;
	add.s64 	%rd47, %rd46, %rd1;
	shl.b64 	%rd48, %rd47, 2;
	add.s64 	%rd49, %rd17, %rd48;
	ld.global.nc.f32 	%f164, [%rd49];
	st.volatile.shared.f32 	[%rd7], %f164;
	bra.uni 	BB11_18;

BB11_14:
	mov.u32 	%r129, 0;
	st.volatile.shared.u32 	[%rd7], %r129;
	bra.uni 	BB11_18;

BB11_16:
	mov.u32 	%r163, 0;
	st.volatile.shared.u32 	[%rd7], %r163;

BB11_18:
	shl.b32 	%r253, %r257, 3;
	add.s32 	%r164, %r258, 128;
	shr.s32 	%r165, %r164, 31;
	shr.u32 	%r166, %r165, 25;
	add.s32 	%r167, %r164, %r166;
	and.b32  	%r168, %r167, -128;
	sub.s32 	%r169, %r164, %r168;
	shr.s32 	%r170, %r167, 7;
	add.s32 	%r24, %r170, %r253;
	add.s32 	%r25, %r169, %r2;
	setp.lt.s32	%p15, %r25, 16384;
	setp.lt.s32	%p16, %r24, 1152;
	and.pred  	%p17, %p15, %p16;
	mul.wide.s32 	%rd50, %r170, 516;
	add.s64 	%rd52, %rd29, %rd50;
	mul.wide.s32 	%rd53, %r169, 4;
	add.s64 	%rd8, %rd52, %rd53;
	@%p17 bra 	BB11_20;
	bra.uni 	BB11_19;

BB11_20:
	mul.hi.s32 	%r172, %r24, 1431655766;
	shr.u32 	%r173, %r172, 31;
	add.s32 	%r174, %r172, %r173;
	mul.lo.s32 	%r175, %r174, 3;
	sub.s32 	%r176, %r24, %r175;
	mul.hi.s32 	%r177, %r174, 1431655766;
	shr.u32 	%r178, %r177, 31;
	add.s32 	%r179, %r177, %r178;
	mul.lo.s32 	%r180, %r179, 3;
	sub.s32 	%r181, %r174, %r180;
	shr.s32 	%r182, %r25, 31;
	shr.u32 	%r183, %r182, 25;
	add.s32 	%r184, %r25, %r183;
	shr.s32 	%r185, %r184, 7;
	shr.s32 	%r186, %r184, 31;
	shr.u32 	%r187, %r186, 25;
	add.s32 	%r188, %r185, %r187;
	and.b32  	%r189, %r188, -128;
	sub.s32 	%r190, %r185, %r189;
	add.s32 	%r191, %r181, %r190;
	add.s32 	%r192, %r191, -1;
	mul.hi.s32 	%r193, %r24, 954437177;
	shr.u32 	%r194, %r193, 31;
	shr.u32 	%r195, %r193, 1;
	add.s32 	%r196, %r195, %r194;
	shl.b32 	%r197, %r196, 7;
	add.s32 	%r198, %r192, %r197;
	and.b32  	%r199, %r184, -128;
	sub.s32 	%r200, %r25, %r199;
	add.s32 	%r201, %r176, %r200;
	add.s32 	%r202, %r201, -1;
	shl.b32 	%r203, %r198, 7;
	add.s32 	%r26, %r203, %r202;
	or.b32  	%r204, %r192, %r202;
	setp.lt.u32	%p18, %r204, 128;
	@%p18 bra 	BB11_22;
	bra.uni 	BB11_21;

BB11_22:
	cvt.s64.s32	%rd54, %r26;
	add.s64 	%rd55, %rd54, %rd1;
	shl.b64 	%rd56, %rd55, 2;
	add.s64 	%rd57, %rd17, %rd56;
	ld.global.nc.f32 	%f165, [%rd57];
	st.volatile.shared.f32 	[%rd8], %f165;
	bra.uni 	BB11_23;

BB11_19:
	mov.u32 	%r171, 0;
	st.volatile.shared.u32 	[%rd8], %r171;
	bra.uni 	BB11_23;

BB11_21:
	mov.u32 	%r205, 0;
	st.volatile.shared.u32 	[%rd8], %r205;

BB11_23:
	shl.b32 	%r254, %r257, 3;
	add.s32 	%r206, %r258, 192;
	shr.s32 	%r207, %r206, 31;
	shr.u32 	%r208, %r207, 25;
	add.s32 	%r209, %r206, %r208;
	and.b32  	%r210, %r209, -128;
	sub.s32 	%r211, %r206, %r210;
	shr.s32 	%r212, %r209, 7;
	add.s32 	%r27, %r212, %r254;
	add.s32 	%r28, %r211, %r2;
	setp.lt.s32	%p19, %r28, 16384;
	setp.lt.s32	%p20, %r27, 1152;
	and.pred  	%p21, %p19, %p20;
	mul.wide.s32 	%rd58, %r212, 516;
	add.s64 	%rd60, %rd29, %rd58;
	mul.wide.s32 	%rd61, %r211, 4;
	add.s64 	%rd9, %rd60, %rd61;
	@%p21 bra 	BB11_25;
	bra.uni 	BB11_24;

BB11_25:
	mul.hi.s32 	%r214, %r27, 1431655766;
	shr.u32 	%r215, %r214, 31;
	add.s32 	%r216, %r214, %r215;
	mul.lo.s32 	%r217, %r216, 3;
	sub.s32 	%r218, %r27, %r217;
	mul.hi.s32 	%r219, %r216, 1431655766;
	shr.u32 	%r220, %r219, 31;
	add.s32 	%r221, %r219, %r220;
	mul.lo.s32 	%r222, %r221, 3;
	sub.s32 	%r223, %r216, %r222;
	shr.s32 	%r224, %r28, 31;
	shr.u32 	%r225, %r224, 25;
	add.s32 	%r226, %r28, %r225;
	shr.s32 	%r227, %r226, 7;
	shr.s32 	%r228, %r226, 31;
	shr.u32 	%r229, %r228, 25;
	add.s32 	%r230, %r227, %r229;
	and.b32  	%r231, %r230, -128;
	sub.s32 	%r232, %r227, %r231;
	add.s32 	%r233, %r223, %r232;
	add.s32 	%r234, %r233, -1;
	mul.hi.s32 	%r235, %r27, 954437177;
	shr.u32 	%r236, %r235, 31;
	shr.u32 	%r237, %r235, 1;
	add.s32 	%r238, %r237, %r236;
	shl.b32 	%r239, %r238, 7;
	add.s32 	%r240, %r234, %r239;
	and.b32  	%r241, %r226, -128;
	sub.s32 	%r242, %r28, %r241;
	add.s32 	%r243, %r218, %r242;
	add.s32 	%r244, %r243, -1;
	shl.b32 	%r245, %r240, 7;
	add.s32 	%r29, %r245, %r244;
	or.b32  	%r246, %r234, %r244;
	setp.lt.u32	%p22, %r246, 128;
	@%p22 bra 	BB11_27;
	bra.uni 	BB11_26;

BB11_27:
	cvt.s64.s32	%rd62, %r29;
	add.s64 	%rd63, %rd62, %rd1;
	shl.b64 	%rd64, %rd63, 2;
	add.s64 	%rd65, %rd17, %rd64;
	ld.global.nc.f32 	%f166, [%rd65];
	st.volatile.shared.f32 	[%rd9], %f166;
	bra.uni 	BB11_28;

BB11_24:
	mov.u32 	%r213, 0;
	st.volatile.shared.u32 	[%rd9], %r213;
	bra.uni 	BB11_28;

BB11_26:
	mov.u32 	%r247, 0;
	st.volatile.shared.u32 	[%rd9], %r247;

BB11_28:
	add.s32 	%r259, %r259, 4;
	add.s32 	%r258, %r258, 256;
	setp.ne.s32	%p23, %r259, 0;
	@%p23 bra 	BB11_8;

	bar.sync 	0;
	mov.u32 	%r260, 0;
	mov.u64 	%rd75, %rd5;
	mov.u64 	%rd76, %rd4;

BB11_30:
	.pragma "nounroll";
	ld.volatile.shared.f32 	%f167, [%rd76];
	ld.volatile.shared.f32 	%f168, [%rd75];
	fma.rn.f32 	%f199, %f167, %f168, %f199;
	ld.volatile.shared.f32 	%f169, [%rd76+144];
	fma.rn.f32 	%f191, %f169, %f168, %f191;
	ld.volatile.shared.f32 	%f170, [%rd76+288];
	fma.rn.f32 	%f183, %f170, %f168, %f183;
	ld.volatile.shared.f32 	%f171, [%rd76+432];
	fma.rn.f32 	%f203, %f171, %f168, %f203;
	ld.volatile.shared.f32 	%f172, [%rd75+64];
	fma.rn.f32 	%f200, %f167, %f172, %f200;
	fma.rn.f32 	%f192, %f169, %f172, %f192;
	fma.rn.f32 	%f184, %f170, %f172, %f184;
	fma.rn.f32 	%f204, %f171, %f172, %f204;
	ld.volatile.shared.f32 	%f173, [%rd75+128];
	fma.rn.f32 	%f201, %f167, %f173, %f201;
	fma.rn.f32 	%f193, %f169, %f173, %f193;
	fma.rn.f32 	%f185, %f170, %f173, %f185;
	fma.rn.f32 	%f205, %f171, %f173, %f205;
	ld.volatile.shared.f32 	%f174, [%rd75+192];
	fma.rn.f32 	%f202, %f167, %f174, %f202;
	fma.rn.f32 	%f194, %f169, %f174, %f194;
	fma.rn.f32 	%f186, %f170, %f174, %f186;
	fma.rn.f32 	%f206, %f171, %f174, %f206;
	ld.volatile.shared.f32 	%f175, [%rd75+256];
	fma.rn.f32 	%f195, %f167, %f175, %f195;
	fma.rn.f32 	%f187, %f169, %f175, %f187;
	fma.rn.f32 	%f179, %f170, %f175, %f179;
	fma.rn.f32 	%f207, %f171, %f175, %f207;
	ld.volatile.shared.f32 	%f176, [%rd75+320];
	fma.rn.f32 	%f196, %f167, %f176, %f196;
	fma.rn.f32 	%f188, %f169, %f176, %f188;
	fma.rn.f32 	%f180, %f170, %f176, %f180;
	fma.rn.f32 	%f208, %f171, %f176, %f208;
	ld.volatile.shared.f32 	%f177, [%rd75+384];
	fma.rn.f32 	%f197, %f167, %f177, %f197;
	fma.rn.f32 	%f189, %f169, %f177, %f189;
	fma.rn.f32 	%f181, %f170, %f177, %f181;
	fma.rn.f32 	%f209, %f171, %f177, %f209;
	ld.volatile.shared.f32 	%f178, [%rd75+448];
	fma.rn.f32 	%f198, %f167, %f178, %f198;
	fma.rn.f32 	%f190, %f169, %f178, %f190;
	fma.rn.f32 	%f182, %f170, %f178, %f182;
	fma.rn.f32 	%f210, %f171, %f178, %f210;
	add.s64 	%rd76, %rd76, 4;
	add.s64 	%rd75, %rd75, 516;
	add.s32 	%r260, %r260, 1;
	setp.lt.s32	%p24, %r260, 8;
	@%p24 bra 	BB11_30;

	bar.sync 	0;
	add.s32 	%r257, %r257, 1;
	setp.lt.s32	%p25, %r257, 144;
	@%p25 bra 	BB11_1;

	mov.u32 	%r252, %tid.x;
	mov.u32 	%r251, %tid.y;
	add.s32 	%r35, %r3, %r251;
	setp.lt.s32	%p26, %r35, 128;
	shl.b32 	%r36, %r35, 14;
	add.s32 	%r37, %r2, %r252;
	setp.lt.s32	%p27, %r37, 16384;
	and.pred  	%p28, %p26, %p27;
	@!%p28 bra 	BB11_34;
	bra.uni 	BB11_33;

BB11_33:
	ld.param.u64 	%rd74, [res5_conv1_forward_param_2];
	add.s32 	%r249, %r37, %r36;
	cvt.s64.s32	%rd66, %r249;
	add.s64 	%rd67, %rd66, %rd1;
	shl.b64 	%rd68, %rd67, 2;
	add.s64 	%rd69, %rd74, %rd68;
	st.global.f32 	[%rd69], %f199;

BB11_34:
	ld.param.u64 	%rd73, [res5_conv1_forward_param_2];
	add.s32 	%r38, %r37, 16;
	setp.lt.s32	%p30, %r38, 16384;
	and.pred  	%p31, %p26, %p30;
	add.s32 	%r250, %r38, %r36;
	cvt.s64.s32	%rd70, %r250;
	add.s64 	%rd71, %rd70, %rd1;
	shl.b64 	%rd72, %rd71, 2;
	add.s64 	%rd16, %rd73, %rd72;
	@!%p31 bra 	BB11_36;
	bra.uni 	BB11_35;

BB11_35:
	st.global.f32 	[%rd16], %f200;

BB11_36:
	add.s32 	%r39, %r37, 32;
	setp.lt.s32	%p33, %r39, 16384;
	and.pred  	%p34, %p26, %p33;
	@!%p34 bra 	BB11_38;
	bra.uni 	BB11_37;

BB11_37:
	st.global.f32 	[%rd16+64], %f201;

BB11_38:
	add.s32 	%r40, %r37, 48;
	setp.lt.s32	%p36, %r40, 16384;
	and.pred  	%p37, %p26, %p36;
	@!%p37 bra 	BB11_40;
	bra.uni 	BB11_39;

BB11_39:
	st.global.f32 	[%rd16+128], %f202;

BB11_40:
	add.s32 	%r41, %r37, 64;
	setp.lt.s32	%p39, %r41, 16384;
	and.pred  	%p40, %p26, %p39;
	@!%p40 bra 	BB11_42;
	bra.uni 	BB11_41;

BB11_41:
	st.global.f32 	[%rd16+192], %f195;

BB11_42:
	add.s32 	%r42, %r37, 80;
	setp.lt.s32	%p42, %r42, 16384;
	and.pred  	%p43, %p26, %p42;
	@!%p43 bra 	BB11_44;
	bra.uni 	BB11_43;

BB11_43:
	st.global.f32 	[%rd16+256], %f196;

BB11_44:
	add.s32 	%r43, %r37, 96;
	setp.lt.s32	%p45, %r43, 16384;
	and.pred  	%p46, %p26, %p45;
	@!%p46 bra 	BB11_46;
	bra.uni 	BB11_45;

BB11_45:
	st.global.f32 	[%rd16+320], %f197;

BB11_46:
	add.s32 	%r44, %r37, 112;
	setp.lt.s32	%p48, %r44, 16384;
	and.pred  	%p49, %p26, %p48;
	@!%p49 bra 	BB11_48;
	bra.uni 	BB11_47;

BB11_47:
	st.global.f32 	[%rd16+384], %f198;

BB11_48:
	add.s32 	%r45, %r35, 4;
	setp.lt.s32	%p51, %r45, 128;
	and.pred  	%p52, %p51, %p27;
	@!%p52 bra 	BB11_50;
	bra.uni 	BB11_49;

BB11_49:
	st.global.f32 	[%rd16+262080], %f191;

BB11_50:
	and.pred  	%p55, %p51, %p30;
	@!%p55 bra 	BB11_52;
	bra.uni 	BB11_51;

BB11_51:
	st.global.f32 	[%rd16+262144], %f192;

BB11_52:
	and.pred  	%p58, %p51, %p33;
	@!%p58 bra 	BB11_54;
	bra.uni 	BB11_53;

BB11_53:
	st.global.f32 	[%rd16+262208], %f193;

BB11_54:
	and.pred  	%p61, %p51, %p36;
	@!%p61 bra 	BB11_56;
	bra.uni 	BB11_55;

BB11_55:
	st.global.f32 	[%rd16+262272], %f194;

BB11_56:
	and.pred  	%p64, %p51, %p39;
	@!%p64 bra 	BB11_58;
	bra.uni 	BB11_57;

BB11_57:
	st.global.f32 	[%rd16+262336], %f187;

BB11_58:
	and.pred  	%p67, %p51, %p42;
	@!%p67 bra 	BB11_60;
	bra.uni 	BB11_59;

BB11_59:
	st.global.f32 	[%rd16+262400], %f188;

BB11_60:
	and.pred  	%p70, %p51, %p45;
	@!%p70 bra 	BB11_62;
	bra.uni 	BB11_61;

BB11_61:
	st.global.f32 	[%rd16+262464], %f189;

BB11_62:
	and.pred  	%p73, %p51, %p48;
	@!%p73 bra 	BB11_64;
	bra.uni 	BB11_63;

BB11_63:
	st.global.f32 	[%rd16+262528], %f190;

BB11_64:
	add.s32 	%r46, %r35, 8;
	setp.lt.s32	%p75, %r46, 128;
	and.pred  	%p76, %p75, %p27;
	@!%p76 bra 	BB11_66;
	bra.uni 	BB11_65;

BB11_65:
	st.global.f32 	[%rd16+524224], %f183;

BB11_66:
	and.pred  	%p79, %p75, %p30;
	@!%p79 bra 	BB11_68;
	bra.uni 	BB11_67;

BB11_67:
	st.global.f32 	[%rd16+524288], %f184;

BB11_68:
	and.pred  	%p82, %p75, %p33;
	@!%p82 bra 	BB11_70;
	bra.uni 	BB11_69;

BB11_69:
	st.global.f32 	[%rd16+524352], %f185;

BB11_70:
	and.pred  	%p85, %p75, %p36;
	@!%p85 bra 	BB11_72;
	bra.uni 	BB11_71;

BB11_71:
	st.global.f32 	[%rd16+524416], %f186;

BB11_72:
	and.pred  	%p88, %p75, %p39;
	@!%p88 bra 	BB11_74;
	bra.uni 	BB11_73;

BB11_73:
	st.global.f32 	[%rd16+524480], %f179;

BB11_74:
	and.pred  	%p91, %p75, %p42;
	@!%p91 bra 	BB11_76;
	bra.uni 	BB11_75;

BB11_75:
	st.global.f32 	[%rd16+524544], %f180;

BB11_76:
	and.pred  	%p94, %p75, %p45;
	@!%p94 bra 	BB11_78;
	bra.uni 	BB11_77;

BB11_77:
	st.global.f32 	[%rd16+524608], %f181;

BB11_78:
	and.pred  	%p97, %p75, %p48;
	@!%p97 bra 	BB11_80;
	bra.uni 	BB11_79;

BB11_79:
	st.global.f32 	[%rd16+524672], %f182;

BB11_80:
	add.s32 	%r47, %r35, 12;
	setp.lt.s32	%p99, %r47, 128;
	and.pred  	%p100, %p99, %p27;
	@!%p100 bra 	BB11_82;
	bra.uni 	BB11_81;

BB11_81:
	st.global.f32 	[%rd16+786368], %f203;

BB11_82:
	and.pred  	%p103, %p99, %p30;
	@!%p103 bra 	BB11_84;
	bra.uni 	BB11_83;

BB11_83:
	st.global.f32 	[%rd16+786432], %f204;

BB11_84:
	and.pred  	%p106, %p99, %p33;
	@!%p106 bra 	BB11_86;
	bra.uni 	BB11_85;

BB11_85:
	st.global.f32 	[%rd16+786496], %f205;

BB11_86:
	and.pred  	%p109, %p99, %p36;
	@!%p109 bra 	BB11_88;
	bra.uni 	BB11_87;

BB11_87:
	st.global.f32 	[%rd16+786560], %f206;

BB11_88:
	and.pred  	%p112, %p99, %p39;
	@!%p112 bra 	BB11_90;
	bra.uni 	BB11_89;

BB11_89:
	st.global.f32 	[%rd16+786624], %f207;

BB11_90:
	and.pred  	%p115, %p99, %p42;
	@!%p115 bra 	BB11_92;
	bra.uni 	BB11_91;

BB11_91:
	st.global.f32 	[%rd16+786688], %f208;

BB11_92:
	and.pred  	%p118, %p99, %p45;
	@!%p118 bra 	BB11_94;
	bra.uni 	BB11_93;

BB11_93:
	st.global.f32 	[%rd16+786752], %f209;

BB11_94:
	and.pred  	%p121, %p99, %p48;
	@!%p121 bra 	BB11_96;
	bra.uni 	BB11_95;

BB11_95:
	st.global.f32 	[%rd16+786816], %f210;

BB11_96:
	ret;
}

	// .globl	res5_conv2_forward
.entry res5_conv2_forward(
	.param .u64 .ptr .global .align 4 res5_conv2_forward_param_0,
	.param .u64 .ptr .global .align 4 res5_conv2_forward_param_1,
	.param .u64 .ptr .global .align 4 res5_conv2_forward_param_2
)
.reqntid 16, 4, 1
{
	.reg .pred 	%p<122>;
	.reg .f32 	%f<243>;
	.reg .b32 	%r<261>;
	.reg .b64 	%rd<77>;
	// demoted variable
	.shared .align 4 .b8 res5_conv2_forward$Asub[576];
	// demoted variable
	.shared .align 4 .b8 res5_conv2_forward$Bsub[4128];

	ld.param.u64 	%rd17, [res5_conv2_forward_param_0];
	ld.param.u64 	%rd18, [res5_conv2_forward_param_1];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r49, %ctaid.x;
	mov.b32	%r50, %envreg0;
	add.s32 	%r51, %r49, %r50;
	shl.b32 	%r2, %r51, 7;
	mov.u32 	%r52, %ctaid.y;
	mov.b32	%r53, %envreg1;
	add.s32 	%r54, %r52, %r53;
	shl.b32 	%r3, %r54, 4;
	mov.u32 	%r55, %ctaid.z;
	mov.u32 	%r56, %ntid.z;
	mov.b32	%r57, %envreg5;
	mad.lo.s32 	%r58, %r55, %r56, %r57;
	mov.u32 	%r59, %tid.z;
	add.s32 	%r60, %r58, %r59;
	shl.b32 	%r61, %r60, 21;
	cvt.s64.s32	%rd1, %r61;
	mov.u32 	%r4, %tid.y;
	shl.b32 	%r62, %r4, 4;
	add.s32 	%r63, %r62, %r1;
	shr.s32 	%r64, %r63, 31;
	shr.u32 	%r65, %r64, 29;
	add.s32 	%r66, %r63, %r65;
	shr.s32 	%r67, %r66, 3;
	and.b32  	%r68, %r66, -8;
	sub.s32 	%r5, %r63, %r68;
	add.s32 	%r6, %r67, %r3;
	mul.wide.s32 	%rd20, %r67, 36;
	mov.u64 	%rd21, res5_conv2_forward$Asub;
	add.s64 	%rd22, %rd21, %rd20;
	mul.wide.s32 	%rd23, %r5, 4;
	add.s64 	%rd2, %rd22, %rd23;
	mul.lo.s32 	%r7, %r6, 1152;
	add.s32 	%r69, %r63, 64;
	shr.s32 	%r70, %r69, 31;
	shr.u32 	%r71, %r70, 29;
	add.s32 	%r72, %r69, %r71;
	shr.s32 	%r73, %r72, 3;
	and.b32  	%r74, %r72, -8;
	sub.s32 	%r8, %r69, %r74;
	add.s32 	%r9, %r73, %r3;
	mul.wide.s32 	%rd24, %r73, 36;
	add.s64 	%rd25, %rd21, %rd24;
	mul.wide.s32 	%rd26, %r8, 4;
	add.s64 	%rd3, %rd25, %rd26;
	mul.lo.s32 	%r10, %r9, 1152;
	mad.lo.s32 	%r11, %r4, 16, %r1;
	mul.wide.s32 	%rd27, %r4, 36;
	add.s64 	%rd4, %rd21, %rd27;
	mul.wide.s32 	%rd28, %r1, 4;
	mov.u64 	%rd29, res5_conv2_forward$Bsub;
	add.s64 	%rd5, %rd29, %rd28;
	mov.f32 	%f179, 0f00000000;
	mov.u32 	%r257, 0;
	mov.f32 	%f180, %f179;
	mov.f32 	%f181, %f179;
	mov.f32 	%f182, %f179;
	mov.f32 	%f183, %f179;
	mov.f32 	%f184, %f179;
	mov.f32 	%f185, %f179;
	mov.f32 	%f186, %f179;
	mov.f32 	%f187, %f179;
	mov.f32 	%f188, %f179;
	mov.f32 	%f189, %f179;
	mov.f32 	%f190, %f179;
	mov.f32 	%f191, %f179;
	mov.f32 	%f192, %f179;
	mov.f32 	%f193, %f179;
	mov.f32 	%f194, %f179;
	mov.f32 	%f195, %f179;
	mov.f32 	%f196, %f179;
	mov.f32 	%f197, %f179;
	mov.f32 	%f198, %f179;
	mov.f32 	%f199, %f179;
	mov.f32 	%f200, %f179;
	mov.f32 	%f201, %f179;
	mov.f32 	%f202, %f179;
	mov.f32 	%f203, %f179;
	mov.f32 	%f204, %f179;
	mov.f32 	%f205, %f179;
	mov.f32 	%f206, %f179;
	mov.f32 	%f207, %f179;
	mov.f32 	%f208, %f179;
	mov.f32 	%f209, %f179;
	mov.f32 	%f210, %f179;

BB12_1:
	shl.b32 	%r13, %r257, 3;
	add.s32 	%r14, %r5, %r13;
	setp.lt.s32	%p1, %r14, 1152;
	setp.lt.s32	%p2, %r6, 128;
	and.pred  	%p3, %p2, %p1;
	@%p3 bra 	BB12_3;
	bra.uni 	BB12_2;

BB12_3:
	add.s32 	%r76, %r7, %r14;
	mul.wide.s32 	%rd30, %r76, 4;
	add.s64 	%rd31, %rd18, %rd30;
	ld.global.nc.f32 	%f161, [%rd31];
	st.volatile.shared.f32 	[%rd2], %f161;
	bra.uni 	BB12_4;

BB12_2:
	mov.u32 	%r75, 0;
	st.volatile.shared.u32 	[%rd2], %r75;

BB12_4:
	setp.lt.s32	%p4, %r9, 128;
	add.s32 	%r15, %r8, %r13;
	setp.lt.s32	%p5, %r15, 1152;
	and.pred  	%p6, %p4, %p5;
	@%p6 bra 	BB12_6;
	bra.uni 	BB12_5;

BB12_6:
	add.s32 	%r80, %r10, %r15;
	mul.wide.s32 	%rd32, %r80, 4;
	add.s64 	%rd33, %rd18, %rd32;
	ld.global.nc.f32 	%f162, [%rd33];
	st.volatile.shared.f32 	[%rd3], %f162;
	bra.uni 	BB12_7;

BB12_5:
	mov.u32 	%r78, 0;
	st.volatile.shared.u32 	[%rd3], %r78;

BB12_7:
	mov.u32 	%r259, -16;
	mov.u32 	%r258, %r11;

BB12_8:
	.pragma "nounroll";
	shl.b32 	%r255, %r257, 3;
	shr.s32 	%r81, %r258, 31;
	shr.u32 	%r82, %r81, 25;
	add.s32 	%r83, %r258, %r82;
	shr.s32 	%r84, %r83, 7;
	add.s32 	%r18, %r84, %r255;
	and.b32  	%r85, %r83, -128;
	sub.s32 	%r86, %r258, %r85;
	add.s32 	%r19, %r86, %r2;
	setp.lt.s32	%p7, %r19, 16384;
	setp.lt.s32	%p8, %r18, 1152;
	and.pred  	%p9, %p7, %p8;
	mul.wide.s32 	%rd34, %r84, 516;
	add.s64 	%rd36, %rd29, %rd34;
	mul.wide.s32 	%rd37, %r86, 4;
	add.s64 	%rd6, %rd36, %rd37;
	@%p9 bra 	BB12_10;
	bra.uni 	BB12_9;

BB12_10:
	mul.hi.s32 	%r88, %r18, 1431655766;
	shr.u32 	%r89, %r88, 31;
	add.s32 	%r90, %r88, %r89;
	mul.lo.s32 	%r91, %r90, 3;
	sub.s32 	%r92, %r18, %r91;
	mul.hi.s32 	%r93, %r90, 1431655766;
	shr.u32 	%r94, %r93, 31;
	add.s32 	%r95, %r93, %r94;
	mul.lo.s32 	%r96, %r95, 3;
	sub.s32 	%r97, %r90, %r96;
	shr.s32 	%r98, %r19, 31;
	shr.u32 	%r99, %r98, 25;
	add.s32 	%r100, %r19, %r99;
	shr.s32 	%r101, %r100, 7;
	shr.s32 	%r102, %r100, 31;
	shr.u32 	%r103, %r102, 25;
	add.s32 	%r104, %r101, %r103;
	and.b32  	%r105, %r104, -128;
	sub.s32 	%r106, %r101, %r105;
	add.s32 	%r107, %r97, %r106;
	add.s32 	%r108, %r107, -1;
	mul.hi.s32 	%r109, %r18, 954437177;
	shr.u32 	%r110, %r109, 31;
	shr.u32 	%r111, %r109, 1;
	add.s32 	%r112, %r111, %r110;
	shl.b32 	%r113, %r112, 7;
	add.s32 	%r114, %r108, %r113;
	and.b32  	%r115, %r100, -128;
	sub.s32 	%r116, %r19, %r115;
	add.s32 	%r117, %r92, %r116;
	add.s32 	%r118, %r117, -1;
	shl.b32 	%r119, %r114, 7;
	add.s32 	%r20, %r119, %r118;
	or.b32  	%r120, %r108, %r118;
	setp.lt.u32	%p10, %r120, 128;
	@%p10 bra 	BB12_12;
	bra.uni 	BB12_11;

BB12_12:
	cvt.s64.s32	%rd38, %r20;
	add.s64 	%rd39, %rd38, %rd1;
	shl.b64 	%rd40, %rd39, 2;
	add.s64 	%rd41, %rd17, %rd40;
	ld.global.nc.f32 	%f163, [%rd41];
	st.volatile.shared.f32 	[%rd6], %f163;
	bra.uni 	BB12_13;

BB12_9:
	mov.u32 	%r87, 0;
	st.volatile.shared.u32 	[%rd6], %r87;
	bra.uni 	BB12_13;

BB12_11:
	mov.u32 	%r121, 0;
	st.volatile.shared.u32 	[%rd6], %r121;

BB12_13:
	shl.b32 	%r256, %r257, 3;
	add.s32 	%r122, %r258, 64;
	shr.s32 	%r123, %r122, 31;
	shr.u32 	%r124, %r123, 25;
	add.s32 	%r125, %r122, %r124;
	and.b32  	%r126, %r125, -128;
	sub.s32 	%r127, %r122, %r126;
	shr.s32 	%r128, %r125, 7;
	add.s32 	%r21, %r128, %r256;
	add.s32 	%r22, %r127, %r2;
	setp.lt.s32	%p11, %r22, 16384;
	setp.lt.s32	%p12, %r21, 1152;
	and.pred  	%p13, %p11, %p12;
	mul.wide.s32 	%rd42, %r128, 516;
	add.s64 	%rd44, %rd29, %rd42;
	mul.wide.s32 	%rd45, %r127, 4;
	add.s64 	%rd7, %rd44, %rd45;
	@%p13 bra 	BB12_15;
	bra.uni 	BB12_14;

BB12_15:
	mul.hi.s32 	%r130, %r21, 1431655766;
	shr.u32 	%r131, %r130, 31;
	add.s32 	%r132, %r130, %r131;
	mul.lo.s32 	%r133, %r132, 3;
	sub.s32 	%r134, %r21, %r133;
	mul.hi.s32 	%r135, %r132, 1431655766;
	shr.u32 	%r136, %r135, 31;
	add.s32 	%r137, %r135, %r136;
	mul.lo.s32 	%r138, %r137, 3;
	sub.s32 	%r139, %r132, %r138;
	shr.s32 	%r140, %r22, 31;
	shr.u32 	%r141, %r140, 25;
	add.s32 	%r142, %r22, %r141;
	shr.s32 	%r143, %r142, 7;
	shr.s32 	%r144, %r142, 31;
	shr.u32 	%r145, %r144, 25;
	add.s32 	%r146, %r143, %r145;
	and.b32  	%r147, %r146, -128;
	sub.s32 	%r148, %r143, %r147;
	add.s32 	%r149, %r139, %r148;
	add.s32 	%r150, %r149, -1;
	mul.hi.s32 	%r151, %r21, 954437177;
	shr.u32 	%r152, %r151, 31;
	shr.u32 	%r153, %r151, 1;
	add.s32 	%r154, %r153, %r152;
	shl.b32 	%r155, %r154, 7;
	add.s32 	%r156, %r150, %r155;
	and.b32  	%r157, %r142, -128;
	sub.s32 	%r158, %r22, %r157;
	add.s32 	%r159, %r134, %r158;
	add.s32 	%r160, %r159, -1;
	shl.b32 	%r161, %r156, 7;
	add.s32 	%r23, %r161, %r160;
	or.b32  	%r162, %r150, %r160;
	setp.lt.u32	%p14, %r162, 128;
	@%p14 bra 	BB12_17;
	bra.uni 	BB12_16;

BB12_17:
	cvt.s64.s32	%rd46, %r23;
	add.s64 	%rd47, %rd46, %rd1;
	shl.b64 	%rd48, %rd47, 2;
	add.s64 	%rd49, %rd17, %rd48;
	ld.global.nc.f32 	%f164, [%rd49];
	st.volatile.shared.f32 	[%rd7], %f164;
	bra.uni 	BB12_18;

BB12_14:
	mov.u32 	%r129, 0;
	st.volatile.shared.u32 	[%rd7], %r129;
	bra.uni 	BB12_18;

BB12_16:
	mov.u32 	%r163, 0;
	st.volatile.shared.u32 	[%rd7], %r163;

BB12_18:
	shl.b32 	%r253, %r257, 3;
	add.s32 	%r164, %r258, 128;
	shr.s32 	%r165, %r164, 31;
	shr.u32 	%r166, %r165, 25;
	add.s32 	%r167, %r164, %r166;
	and.b32  	%r168, %r167, -128;
	sub.s32 	%r169, %r164, %r168;
	shr.s32 	%r170, %r167, 7;
	add.s32 	%r24, %r170, %r253;
	add.s32 	%r25, %r169, %r2;
	setp.lt.s32	%p15, %r25, 16384;
	setp.lt.s32	%p16, %r24, 1152;
	and.pred  	%p17, %p15, %p16;
	mul.wide.s32 	%rd50, %r170, 516;
	add.s64 	%rd52, %rd29, %rd50;
	mul.wide.s32 	%rd53, %r169, 4;
	add.s64 	%rd8, %rd52, %rd53;
	@%p17 bra 	BB12_20;
	bra.uni 	BB12_19;

BB12_20:
	mul.hi.s32 	%r172, %r24, 1431655766;
	shr.u32 	%r173, %r172, 31;
	add.s32 	%r174, %r172, %r173;
	mul.lo.s32 	%r175, %r174, 3;
	sub.s32 	%r176, %r24, %r175;
	mul.hi.s32 	%r177, %r174, 1431655766;
	shr.u32 	%r178, %r177, 31;
	add.s32 	%r179, %r177, %r178;
	mul.lo.s32 	%r180, %r179, 3;
	sub.s32 	%r181, %r174, %r180;
	shr.s32 	%r182, %r25, 31;
	shr.u32 	%r183, %r182, 25;
	add.s32 	%r184, %r25, %r183;
	shr.s32 	%r185, %r184, 7;
	shr.s32 	%r186, %r184, 31;
	shr.u32 	%r187, %r186, 25;
	add.s32 	%r188, %r185, %r187;
	and.b32  	%r189, %r188, -128;
	sub.s32 	%r190, %r185, %r189;
	add.s32 	%r191, %r181, %r190;
	add.s32 	%r192, %r191, -1;
	mul.hi.s32 	%r193, %r24, 954437177;
	shr.u32 	%r194, %r193, 31;
	shr.u32 	%r195, %r193, 1;
	add.s32 	%r196, %r195, %r194;
	shl.b32 	%r197, %r196, 7;
	add.s32 	%r198, %r192, %r197;
	and.b32  	%r199, %r184, -128;
	sub.s32 	%r200, %r25, %r199;
	add.s32 	%r201, %r176, %r200;
	add.s32 	%r202, %r201, -1;
	shl.b32 	%r203, %r198, 7;
	add.s32 	%r26, %r203, %r202;
	or.b32  	%r204, %r192, %r202;
	setp.lt.u32	%p18, %r204, 128;
	@%p18 bra 	BB12_22;
	bra.uni 	BB12_21;

BB12_22:
	cvt.s64.s32	%rd54, %r26;
	add.s64 	%rd55, %rd54, %rd1;
	shl.b64 	%rd56, %rd55, 2;
	add.s64 	%rd57, %rd17, %rd56;
	ld.global.nc.f32 	%f165, [%rd57];
	st.volatile.shared.f32 	[%rd8], %f165;
	bra.uni 	BB12_23;

BB12_19:
	mov.u32 	%r171, 0;
	st.volatile.shared.u32 	[%rd8], %r171;
	bra.uni 	BB12_23;

BB12_21:
	mov.u32 	%r205, 0;
	st.volatile.shared.u32 	[%rd8], %r205;

BB12_23:
	shl.b32 	%r254, %r257, 3;
	add.s32 	%r206, %r258, 192;
	shr.s32 	%r207, %r206, 31;
	shr.u32 	%r208, %r207, 25;
	add.s32 	%r209, %r206, %r208;
	and.b32  	%r210, %r209, -128;
	sub.s32 	%r211, %r206, %r210;
	shr.s32 	%r212, %r209, 7;
	add.s32 	%r27, %r212, %r254;
	add.s32 	%r28, %r211, %r2;
	setp.lt.s32	%p19, %r28, 16384;
	setp.lt.s32	%p20, %r27, 1152;
	and.pred  	%p21, %p19, %p20;
	mul.wide.s32 	%rd58, %r212, 516;
	add.s64 	%rd60, %rd29, %rd58;
	mul.wide.s32 	%rd61, %r211, 4;
	add.s64 	%rd9, %rd60, %rd61;
	@%p21 bra 	BB12_25;
	bra.uni 	BB12_24;

BB12_25:
	mul.hi.s32 	%r214, %r27, 1431655766;
	shr.u32 	%r215, %r214, 31;
	add.s32 	%r216, %r214, %r215;
	mul.lo.s32 	%r217, %r216, 3;
	sub.s32 	%r218, %r27, %r217;
	mul.hi.s32 	%r219, %r216, 1431655766;
	shr.u32 	%r220, %r219, 31;
	add.s32 	%r221, %r219, %r220;
	mul.lo.s32 	%r222, %r221, 3;
	sub.s32 	%r223, %r216, %r222;
	shr.s32 	%r224, %r28, 31;
	shr.u32 	%r225, %r224, 25;
	add.s32 	%r226, %r28, %r225;
	shr.s32 	%r227, %r226, 7;
	shr.s32 	%r228, %r226, 31;
	shr.u32 	%r229, %r228, 25;
	add.s32 	%r230, %r227, %r229;
	and.b32  	%r231, %r230, -128;
	sub.s32 	%r232, %r227, %r231;
	add.s32 	%r233, %r223, %r232;
	add.s32 	%r234, %r233, -1;
	mul.hi.s32 	%r235, %r27, 954437177;
	shr.u32 	%r236, %r235, 31;
	shr.u32 	%r237, %r235, 1;
	add.s32 	%r238, %r237, %r236;
	shl.b32 	%r239, %r238, 7;
	add.s32 	%r240, %r234, %r239;
	and.b32  	%r241, %r226, -128;
	sub.s32 	%r242, %r28, %r241;
	add.s32 	%r243, %r218, %r242;
	add.s32 	%r244, %r243, -1;
	shl.b32 	%r245, %r240, 7;
	add.s32 	%r29, %r245, %r244;
	or.b32  	%r246, %r234, %r244;
	setp.lt.u32	%p22, %r246, 128;
	@%p22 bra 	BB12_27;
	bra.uni 	BB12_26;

BB12_27:
	cvt.s64.s32	%rd62, %r29;
	add.s64 	%rd63, %rd62, %rd1;
	shl.b64 	%rd64, %rd63, 2;
	add.s64 	%rd65, %rd17, %rd64;
	ld.global.nc.f32 	%f166, [%rd65];
	st.volatile.shared.f32 	[%rd9], %f166;
	bra.uni 	BB12_28;

BB12_24:
	mov.u32 	%r213, 0;
	st.volatile.shared.u32 	[%rd9], %r213;
	bra.uni 	BB12_28;

BB12_26:
	mov.u32 	%r247, 0;
	st.volatile.shared.u32 	[%rd9], %r247;

BB12_28:
	add.s32 	%r259, %r259, 4;
	add.s32 	%r258, %r258, 256;
	setp.ne.s32	%p23, %r259, 0;
	@%p23 bra 	BB12_8;

	bar.sync 	0;
	mov.u32 	%r260, 0;
	mov.u64 	%rd75, %rd5;
	mov.u64 	%rd76, %rd4;

BB12_30:
	.pragma "nounroll";
	ld.volatile.shared.f32 	%f167, [%rd76];
	ld.volatile.shared.f32 	%f168, [%rd75];
	fma.rn.f32 	%f199, %f167, %f168, %f199;
	ld.volatile.shared.f32 	%f169, [%rd76+144];
	fma.rn.f32 	%f191, %f169, %f168, %f191;
	ld.volatile.shared.f32 	%f170, [%rd76+288];
	fma.rn.f32 	%f183, %f170, %f168, %f183;
	ld.volatile.shared.f32 	%f171, [%rd76+432];
	fma.rn.f32 	%f203, %f171, %f168, %f203;
	ld.volatile.shared.f32 	%f172, [%rd75+64];
	fma.rn.f32 	%f200, %f167, %f172, %f200;
	fma.rn.f32 	%f192, %f169, %f172, %f192;
	fma.rn.f32 	%f184, %f170, %f172, %f184;
	fma.rn.f32 	%f204, %f171, %f172, %f204;
	ld.volatile.shared.f32 	%f173, [%rd75+128];
	fma.rn.f32 	%f201, %f167, %f173, %f201;
	fma.rn.f32 	%f193, %f169, %f173, %f193;
	fma.rn.f32 	%f185, %f170, %f173, %f185;
	fma.rn.f32 	%f205, %f171, %f173, %f205;
	ld.volatile.shared.f32 	%f174, [%rd75+192];
	fma.rn.f32 	%f202, %f167, %f174, %f202;
	fma.rn.f32 	%f194, %f169, %f174, %f194;
	fma.rn.f32 	%f186, %f170, %f174, %f186;
	fma.rn.f32 	%f206, %f171, %f174, %f206;
	ld.volatile.shared.f32 	%f175, [%rd75+256];
	fma.rn.f32 	%f195, %f167, %f175, %f195;
	fma.rn.f32 	%f187, %f169, %f175, %f187;
	fma.rn.f32 	%f179, %f170, %f175, %f179;
	fma.rn.f32 	%f207, %f171, %f175, %f207;
	ld.volatile.shared.f32 	%f176, [%rd75+320];
	fma.rn.f32 	%f196, %f167, %f176, %f196;
	fma.rn.f32 	%f188, %f169, %f176, %f188;
	fma.rn.f32 	%f180, %f170, %f176, %f180;
	fma.rn.f32 	%f208, %f171, %f176, %f208;
	ld.volatile.shared.f32 	%f177, [%rd75+384];
	fma.rn.f32 	%f197, %f167, %f177, %f197;
	fma.rn.f32 	%f189, %f169, %f177, %f189;
	fma.rn.f32 	%f181, %f170, %f177, %f181;
	fma.rn.f32 	%f209, %f171, %f177, %f209;
	ld.volatile.shared.f32 	%f178, [%rd75+448];
	fma.rn.f32 	%f198, %f167, %f178, %f198;
	fma.rn.f32 	%f190, %f169, %f178, %f190;
	fma.rn.f32 	%f182, %f170, %f178, %f182;
	fma.rn.f32 	%f210, %f171, %f178, %f210;
	add.s64 	%rd76, %rd76, 4;
	add.s64 	%rd75, %rd75, 516;
	add.s32 	%r260, %r260, 1;
	setp.lt.s32	%p24, %r260, 8;
	@%p24 bra 	BB12_30;

	bar.sync 	0;
	add.s32 	%r257, %r257, 1;
	setp.lt.s32	%p25, %r257, 144;
	@%p25 bra 	BB12_1;

	mov.u32 	%r252, %tid.x;
	mov.u32 	%r251, %tid.y;
	add.s32 	%r35, %r3, %r251;
	setp.lt.s32	%p26, %r35, 128;
	shl.b32 	%r36, %r35, 14;
	add.s32 	%r37, %r2, %r252;
	setp.lt.s32	%p27, %r37, 16384;
	and.pred  	%p28, %p26, %p27;
	@!%p28 bra 	BB12_34;
	bra.uni 	BB12_33;

BB12_33:
	ld.param.u64 	%rd74, [res5_conv2_forward_param_2];
	add.s32 	%r249, %r37, %r36;
	cvt.s64.s32	%rd66, %r249;
	add.s64 	%rd67, %rd66, %rd1;
	shl.b64 	%rd68, %rd67, 2;
	add.s64 	%rd69, %rd74, %rd68;
	st.global.f32 	[%rd69], %f199;

BB12_34:
	ld.param.u64 	%rd73, [res5_conv2_forward_param_2];
	add.s32 	%r38, %r37, 16;
	setp.lt.s32	%p30, %r38, 16384;
	and.pred  	%p31, %p26, %p30;
	add.s32 	%r250, %r38, %r36;
	cvt.s64.s32	%rd70, %r250;
	add.s64 	%rd71, %rd70, %rd1;
	shl.b64 	%rd72, %rd71, 2;
	add.s64 	%rd16, %rd73, %rd72;
	@!%p31 bra 	BB12_36;
	bra.uni 	BB12_35;

BB12_35:
	st.global.f32 	[%rd16], %f200;

BB12_36:
	add.s32 	%r39, %r37, 32;
	setp.lt.s32	%p33, %r39, 16384;
	and.pred  	%p34, %p26, %p33;
	@!%p34 bra 	BB12_38;
	bra.uni 	BB12_37;

BB12_37:
	st.global.f32 	[%rd16+64], %f201;

BB12_38:
	add.s32 	%r40, %r37, 48;
	setp.lt.s32	%p36, %r40, 16384;
	and.pred  	%p37, %p26, %p36;
	@!%p37 bra 	BB12_40;
	bra.uni 	BB12_39;

BB12_39:
	st.global.f32 	[%rd16+128], %f202;

BB12_40:
	add.s32 	%r41, %r37, 64;
	setp.lt.s32	%p39, %r41, 16384;
	and.pred  	%p40, %p26, %p39;
	@!%p40 bra 	BB12_42;
	bra.uni 	BB12_41;

BB12_41:
	st.global.f32 	[%rd16+192], %f195;

BB12_42:
	add.s32 	%r42, %r37, 80;
	setp.lt.s32	%p42, %r42, 16384;
	and.pred  	%p43, %p26, %p42;
	@!%p43 bra 	BB12_44;
	bra.uni 	BB12_43;

BB12_43:
	st.global.f32 	[%rd16+256], %f196;

BB12_44:
	add.s32 	%r43, %r37, 96;
	setp.lt.s32	%p45, %r43, 16384;
	and.pred  	%p46, %p26, %p45;
	@!%p46 bra 	BB12_46;
	bra.uni 	BB12_45;

BB12_45:
	st.global.f32 	[%rd16+320], %f197;

BB12_46:
	add.s32 	%r44, %r37, 112;
	setp.lt.s32	%p48, %r44, 16384;
	and.pred  	%p49, %p26, %p48;
	@!%p49 bra 	BB12_48;
	bra.uni 	BB12_47;

BB12_47:
	st.global.f32 	[%rd16+384], %f198;

BB12_48:
	add.s32 	%r45, %r35, 4;
	setp.lt.s32	%p51, %r45, 128;
	and.pred  	%p52, %p51, %p27;
	@!%p52 bra 	BB12_50;
	bra.uni 	BB12_49;

BB12_49:
	st.global.f32 	[%rd16+262080], %f191;

BB12_50:
	and.pred  	%p55, %p51, %p30;
	@!%p55 bra 	BB12_52;
	bra.uni 	BB12_51;

BB12_51:
	st.global.f32 	[%rd16+262144], %f192;

BB12_52:
	and.pred  	%p58, %p51, %p33;
	@!%p58 bra 	BB12_54;
	bra.uni 	BB12_53;

BB12_53:
	st.global.f32 	[%rd16+262208], %f193;

BB12_54:
	and.pred  	%p61, %p51, %p36;
	@!%p61 bra 	BB12_56;
	bra.uni 	BB12_55;

BB12_55:
	st.global.f32 	[%rd16+262272], %f194;

BB12_56:
	and.pred  	%p64, %p51, %p39;
	@!%p64 bra 	BB12_58;
	bra.uni 	BB12_57;

BB12_57:
	st.global.f32 	[%rd16+262336], %f187;

BB12_58:
	and.pred  	%p67, %p51, %p42;
	@!%p67 bra 	BB12_60;
	bra.uni 	BB12_59;

BB12_59:
	st.global.f32 	[%rd16+262400], %f188;

BB12_60:
	and.pred  	%p70, %p51, %p45;
	@!%p70 bra 	BB12_62;
	bra.uni 	BB12_61;

BB12_61:
	st.global.f32 	[%rd16+262464], %f189;

BB12_62:
	and.pred  	%p73, %p51, %p48;
	@!%p73 bra 	BB12_64;
	bra.uni 	BB12_63;

BB12_63:
	st.global.f32 	[%rd16+262528], %f190;

BB12_64:
	add.s32 	%r46, %r35, 8;
	setp.lt.s32	%p75, %r46, 128;
	and.pred  	%p76, %p75, %p27;
	@!%p76 bra 	BB12_66;
	bra.uni 	BB12_65;

BB12_65:
	st.global.f32 	[%rd16+524224], %f183;

BB12_66:
	and.pred  	%p79, %p75, %p30;
	@!%p79 bra 	BB12_68;
	bra.uni 	BB12_67;

BB12_67:
	st.global.f32 	[%rd16+524288], %f184;

BB12_68:
	and.pred  	%p82, %p75, %p33;
	@!%p82 bra 	BB12_70;
	bra.uni 	BB12_69;

BB12_69:
	st.global.f32 	[%rd16+524352], %f185;

BB12_70:
	and.pred  	%p85, %p75, %p36;
	@!%p85 bra 	BB12_72;
	bra.uni 	BB12_71;

BB12_71:
	st.global.f32 	[%rd16+524416], %f186;

BB12_72:
	and.pred  	%p88, %p75, %p39;
	@!%p88 bra 	BB12_74;
	bra.uni 	BB12_73;

BB12_73:
	st.global.f32 	[%rd16+524480], %f179;

BB12_74:
	and.pred  	%p91, %p75, %p42;
	@!%p91 bra 	BB12_76;
	bra.uni 	BB12_75;

BB12_75:
	st.global.f32 	[%rd16+524544], %f180;

BB12_76:
	and.pred  	%p94, %p75, %p45;
	@!%p94 bra 	BB12_78;
	bra.uni 	BB12_77;

BB12_77:
	st.global.f32 	[%rd16+524608], %f181;

BB12_78:
	and.pred  	%p97, %p75, %p48;
	@!%p97 bra 	BB12_80;
	bra.uni 	BB12_79;

BB12_79:
	st.global.f32 	[%rd16+524672], %f182;

BB12_80:
	add.s32 	%r47, %r35, 12;
	setp.lt.s32	%p99, %r47, 128;
	and.pred  	%p100, %p99, %p27;
	@!%p100 bra 	BB12_82;
	bra.uni 	BB12_81;

BB12_81:
	st.global.f32 	[%rd16+786368], %f203;

BB12_82:
	and.pred  	%p103, %p99, %p30;
	@!%p103 bra 	BB12_84;
	bra.uni 	BB12_83;

BB12_83:
	st.global.f32 	[%rd16+786432], %f204;

BB12_84:
	and.pred  	%p106, %p99, %p33;
	@!%p106 bra 	BB12_86;
	bra.uni 	BB12_85;

BB12_85:
	st.global.f32 	[%rd16+786496], %f205;

BB12_86:
	and.pred  	%p109, %p99, %p36;
	@!%p109 bra 	BB12_88;
	bra.uni 	BB12_87;

BB12_87:
	st.global.f32 	[%rd16+786560], %f206;

BB12_88:
	and.pred  	%p112, %p99, %p39;
	@!%p112 bra 	BB12_90;
	bra.uni 	BB12_89;

BB12_89:
	st.global.f32 	[%rd16+786624], %f207;

BB12_90:
	and.pred  	%p115, %p99, %p42;
	@!%p115 bra 	BB12_92;
	bra.uni 	BB12_91;

BB12_91:
	st.global.f32 	[%rd16+786688], %f208;

BB12_92:
	and.pred  	%p118, %p99, %p45;
	@!%p118 bra 	BB12_94;
	bra.uni 	BB12_93;

BB12_93:
	st.global.f32 	[%rd16+786752], %f209;

BB12_94:
	and.pred  	%p121, %p99, %p48;
	@!%p121 bra 	BB12_96;
	bra.uni 	BB12_95;

BB12_95:
	st.global.f32 	[%rd16+786816], %f210;

BB12_96:
	ret;
}

	// .globl	deconv1_forward
.entry deconv1_forward(
	.param .u64 .ptr .global .align 4 deconv1_forward_param_0,
	.param .u64 .ptr .global .align 4 deconv1_forward_param_1,
	.param .u64 .ptr .global .align 4 deconv1_forward_param_2,
	.param .u64 .ptr .global .align 4 deconv1_forward_param_3
)
.reqntid 16, 4, 1
{
	.reg .pred 	%p<154>;
	.reg .f32 	%f<279>;
	.reg .b32 	%r<311>;
	.reg .b64 	%rd<85>;
	// demoted variable
	.shared .align 4 .b8 deconv1_forward$Asub[576];
	// demoted variable
	.shared .align 4 .b8 deconv1_forward$Bsub[4128];

	ld.param.u64 	%rd19, [deconv1_forward_param_0];
	ld.param.u64 	%rd20, [deconv1_forward_param_1];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r49, %ctaid.x;
	mov.b32	%r50, %envreg0;
	add.s32 	%r51, %r49, %r50;
	shl.b32 	%r2, %r51, 7;
	mov.u32 	%r52, %ctaid.y;
	mov.b32	%r53, %envreg1;
	add.s32 	%r54, %r52, %r53;
	shl.b32 	%r3, %r54, 4;
	mov.u32 	%r55, %ctaid.z;
	mov.u32 	%r56, %ntid.z;
	mov.b32	%r57, %envreg5;
	mad.lo.s32 	%r58, %r55, %r56, %r57;
	mov.u32 	%r59, %tid.z;
	add.s32 	%r60, %r58, %r59;
	shl.b32 	%r61, %r60, 21;
	cvt.s64.s32	%rd1, %r61;
	shl.b32 	%r62, %r60, 22;
	cvt.s64.s32	%rd2, %r62;
	mov.u32 	%r4, %tid.y;
	shl.b32 	%r63, %r4, 4;
	add.s32 	%r64, %r63, %r1;
	shr.s32 	%r65, %r64, 31;
	shr.u32 	%r66, %r65, 29;
	add.s32 	%r67, %r64, %r66;
	shr.s32 	%r68, %r67, 3;
	and.b32  	%r69, %r67, -8;
	sub.s32 	%r5, %r64, %r69;
	add.s32 	%r6, %r68, %r3;
	shl.b32 	%r7, %r6, 4;
	mul.wide.s32 	%rd23, %r68, 36;
	mov.u64 	%rd24, deconv1_forward$Asub;
	add.s64 	%rd25, %rd24, %rd23;
	mul.wide.s32 	%rd26, %r5, 4;
	add.s64 	%rd3, %rd25, %rd26;
	add.s32 	%r70, %r64, 64;
	shr.s32 	%r71, %r70, 31;
	shr.u32 	%r72, %r71, 29;
	add.s32 	%r73, %r70, %r72;
	shr.s32 	%r74, %r73, 3;
	and.b32  	%r75, %r73, -8;
	sub.s32 	%r8, %r70, %r75;
	add.s32 	%r9, %r74, %r3;
	shl.b32 	%r10, %r9, 4;
	mul.wide.s32 	%rd27, %r74, 36;
	add.s64 	%rd28, %rd24, %rd27;
	mul.wide.s32 	%rd29, %r8, 4;
	add.s64 	%rd4, %rd28, %rd29;
	mad.lo.s32 	%r11, %r4, 16, %r1;
	mul.wide.s32 	%rd30, %r4, 36;
	add.s64 	%rd5, %rd24, %rd30;
	mul.wide.s32 	%rd31, %r1, 4;
	mov.u64 	%rd32, deconv1_forward$Bsub;
	add.s64 	%rd6, %rd32, %rd31;
	mov.f32 	%f215, 0f00000000;
	mov.u32 	%r307, 0;
	mov.f32 	%f216, %f215;
	mov.f32 	%f217, %f215;
	mov.f32 	%f218, %f215;
	mov.f32 	%f219, %f215;
	mov.f32 	%f220, %f215;
	mov.f32 	%f221, %f215;
	mov.f32 	%f222, %f215;
	mov.f32 	%f223, %f215;
	mov.f32 	%f224, %f215;
	mov.f32 	%f225, %f215;
	mov.f32 	%f226, %f215;
	mov.f32 	%f227, %f215;
	mov.f32 	%f228, %f215;
	mov.f32 	%f229, %f215;
	mov.f32 	%f230, %f215;
	mov.f32 	%f231, %f215;
	mov.f32 	%f232, %f215;
	mov.f32 	%f233, %f215;
	mov.f32 	%f234, %f215;
	mov.f32 	%f235, %f215;
	mov.f32 	%f236, %f215;
	mov.f32 	%f237, %f215;
	mov.f32 	%f238, %f215;
	mov.f32 	%f239, %f215;
	mov.f32 	%f240, %f215;
	mov.f32 	%f241, %f215;
	mov.f32 	%f242, %f215;
	mov.f32 	%f243, %f215;
	mov.f32 	%f244, %f215;
	mov.f32 	%f245, %f215;
	mov.f32 	%f246, %f215;

BB13_1:
	shl.b32 	%r13, %r307, 3;
	add.s32 	%r14, %r5, %r13;
	setp.lt.s32	%p1, %r14, 2048;
	setp.lt.s32	%p2, %r6, 64;
	and.pred  	%p3, %p2, %p1;
	@%p3 bra 	BB13_3;
	bra.uni 	BB13_2;

BB13_3:
	shr.s32 	%r77, %r14, 31;
	shr.u32 	%r78, %r77, 28;
	add.s32 	%r79, %r14, %r78;
	shl.b32 	%r80, %r79, 6;
	and.b32  	%r81, %r80, -1024;
	and.b32  	%r82, %r79, -16;
	sub.s32 	%r83, %r14, %r82;
	mov.u32 	%r84, 15;
	sub.s32 	%r85, %r84, %r83;
	add.s32 	%r86, %r85, %r7;
	add.s32 	%r87, %r86, %r81;
	mul.wide.s32 	%rd33, %r87, 4;
	add.s64 	%rd34, %rd20, %rd33;
	ld.global.nc.f32 	%f165, [%rd34];
	st.volatile.shared.f32 	[%rd3], %f165;
	bra.uni 	BB13_4;

BB13_2:
	mov.u32 	%r76, 0;
	st.volatile.shared.u32 	[%rd3], %r76;

BB13_4:
	shl.b32 	%r306, %r307, 3;
	setp.lt.s32	%p4, %r9, 64;
	add.s32 	%r15, %r8, %r306;
	setp.lt.s32	%p5, %r15, 2048;
	and.pred  	%p6, %p4, %p5;
	@%p6 bra 	BB13_6;
	bra.uni 	BB13_5;

BB13_6:
	shr.s32 	%r91, %r15, 31;
	shr.u32 	%r92, %r91, 28;
	add.s32 	%r93, %r15, %r92;
	shl.b32 	%r94, %r93, 6;
	and.b32  	%r95, %r94, -1024;
	and.b32  	%r96, %r93, -16;
	sub.s32 	%r97, %r15, %r96;
	mov.u32 	%r98, 15;
	sub.s32 	%r99, %r98, %r97;
	add.s32 	%r100, %r99, %r10;
	add.s32 	%r101, %r100, %r95;
	mul.wide.s32 	%rd35, %r101, 4;
	add.s64 	%rd36, %rd20, %rd35;
	ld.global.nc.f32 	%f166, [%rd36];
	st.volatile.shared.f32 	[%rd4], %f166;
	bra.uni 	BB13_7;

BB13_5:
	mov.u32 	%r89, 0;
	st.volatile.shared.u32 	[%rd4], %r89;

BB13_7:
	mov.u32 	%r309, -16;
	mov.u32 	%r308, %r11;

BB13_8:
	.pragma "nounroll";
	shl.b32 	%r304, %r307, 3;
	shr.s32 	%r102, %r308, 31;
	shr.u32 	%r103, %r102, 25;
	add.s32 	%r104, %r308, %r103;
	shr.s32 	%r105, %r104, 7;
	add.s32 	%r18, %r105, %r304;
	and.b32  	%r106, %r104, -128;
	sub.s32 	%r107, %r308, %r106;
	add.s32 	%r19, %r107, %r2;
	setp.lt.s32	%p7, %r19, 65536;
	setp.lt.s32	%p8, %r18, 2048;
	and.pred  	%p9, %p7, %p8;
	mul.wide.s32 	%rd37, %r105, 516;
	add.s64 	%rd39, %rd32, %rd37;
	mul.wide.s32 	%rd40, %r107, 4;
	add.s64 	%rd7, %rd39, %rd40;
	@%p9 bra 	BB13_10;
	bra.uni 	BB13_9;

BB13_10:
	shr.s32 	%r109, %r18, 31;
	shr.u32 	%r110, %r109, 30;
	add.s32 	%r111, %r18, %r110;
	and.b32  	%r112, %r111, -4;
	sub.s32 	%r113, %r18, %r112;
	shr.s32 	%r114, %r111, 2;
	shr.s32 	%r115, %r111, 31;
	shr.u32 	%r116, %r115, 30;
	add.s32 	%r117, %r114, %r116;
	and.b32  	%r118, %r117, -4;
	sub.s32 	%r119, %r114, %r118;
	shr.s32 	%r120, %r19, 31;
	shr.u32 	%r121, %r120, 24;
	add.s32 	%r122, %r19, %r121;
	shr.s32 	%r123, %r122, 8;
	shr.s32 	%r124, %r122, 31;
	shr.u32 	%r125, %r124, 24;
	add.s32 	%r126, %r123, %r125;
	and.b32  	%r127, %r126, -256;
	sub.s32 	%r128, %r123, %r127;
	add.s32 	%r129, %r119, %r128;
	shr.u32 	%r130, %r109, 28;
	add.s32 	%r131, %r18, %r130;
	shl.b32 	%r132, %r131, 3;
	and.b32  	%r133, %r132, 33554304;
	add.s32 	%r134, %r129, -2;
	shr.u32 	%r135, %r134, 31;
	add.s32 	%r136, %r134, %r135;
	shr.u32 	%r137, %r136, 1;
	add.s32 	%r138, %r137, %r133;
	setp.lt.u32	%p10, %r134, 256;
	and.b32  	%r139, %r134, 1;
	setp.eq.b32	%p11, %r139, 1;
	not.pred 	%p12, %p11;
	and.pred  	%p13, %p10, %p12;
	and.b32  	%r140, %r122, -256;
	sub.s32 	%r141, %r19, %r140;
	add.s32 	%r142, %r113, %r141;
	shl.b32 	%r143, %r138, 7;
	add.s32 	%r144, %r142, -2;
	shr.u32 	%r145, %r144, 31;
	add.s32 	%r146, %r144, %r145;
	shr.s32 	%r147, %r146, 1;
	add.s32 	%r20, %r143, %r147;
	setp.lt.u32	%p14, %r144, 256;
	and.b32  	%r148, %r144, 1;
	setp.eq.b32	%p15, %r148, 1;
	not.pred 	%p16, %p15;
	and.pred  	%p17, %p14, %p16;
	and.pred  	%p18, %p13, %p17;
	@%p18 bra 	BB13_12;
	bra.uni 	BB13_11;

BB13_12:
	cvt.s64.s32	%rd41, %r20;
	add.s64 	%rd42, %rd41, %rd1;
	shl.b64 	%rd43, %rd42, 2;
	add.s64 	%rd44, %rd19, %rd43;
	ld.global.nc.f32 	%f167, [%rd44];
	st.volatile.shared.f32 	[%rd7], %f167;
	bra.uni 	BB13_13;

BB13_9:
	mov.u32 	%r108, 0;
	st.volatile.shared.u32 	[%rd7], %r108;
	bra.uni 	BB13_13;

BB13_11:
	mov.u32 	%r149, 0;
	st.volatile.shared.u32 	[%rd7], %r149;

BB13_13:
	shl.b32 	%r305, %r307, 3;
	add.s32 	%r150, %r308, 64;
	shr.s32 	%r151, %r150, 31;
	shr.u32 	%r152, %r151, 25;
	add.s32 	%r153, %r150, %r152;
	and.b32  	%r154, %r153, -128;
	sub.s32 	%r155, %r150, %r154;
	shr.s32 	%r156, %r153, 7;
	add.s32 	%r21, %r156, %r305;
	add.s32 	%r22, %r155, %r2;
	setp.lt.s32	%p19, %r22, 65536;
	setp.lt.s32	%p20, %r21, 2048;
	and.pred  	%p21, %p19, %p20;
	mul.wide.s32 	%rd45, %r156, 516;
	add.s64 	%rd47, %rd32, %rd45;
	mul.wide.s32 	%rd48, %r155, 4;
	add.s64 	%rd8, %rd47, %rd48;
	@%p21 bra 	BB13_15;
	bra.uni 	BB13_14;

BB13_15:
	shr.s32 	%r158, %r21, 31;
	shr.u32 	%r159, %r158, 30;
	add.s32 	%r160, %r21, %r159;
	and.b32  	%r161, %r160, -4;
	sub.s32 	%r162, %r21, %r161;
	shr.s32 	%r163, %r160, 2;
	shr.s32 	%r164, %r160, 31;
	shr.u32 	%r165, %r164, 30;
	add.s32 	%r166, %r163, %r165;
	and.b32  	%r167, %r166, -4;
	sub.s32 	%r168, %r163, %r167;
	shr.s32 	%r169, %r22, 31;
	shr.u32 	%r170, %r169, 24;
	add.s32 	%r171, %r22, %r170;
	shr.s32 	%r172, %r171, 8;
	shr.s32 	%r173, %r171, 31;
	shr.u32 	%r174, %r173, 24;
	add.s32 	%r175, %r172, %r174;
	and.b32  	%r176, %r175, -256;
	sub.s32 	%r177, %r172, %r176;
	add.s32 	%r178, %r168, %r177;
	shr.u32 	%r179, %r158, 28;
	add.s32 	%r180, %r21, %r179;
	shl.b32 	%r181, %r180, 3;
	and.b32  	%r182, %r181, 33554304;
	add.s32 	%r183, %r178, -2;
	shr.u32 	%r184, %r183, 31;
	add.s32 	%r185, %r183, %r184;
	shr.u32 	%r186, %r185, 1;
	add.s32 	%r187, %r186, %r182;
	setp.lt.u32	%p22, %r183, 256;
	and.b32  	%r188, %r183, 1;
	setp.eq.b32	%p23, %r188, 1;
	not.pred 	%p24, %p23;
	and.pred  	%p25, %p22, %p24;
	and.b32  	%r189, %r171, -256;
	sub.s32 	%r190, %r22, %r189;
	add.s32 	%r191, %r162, %r190;
	shl.b32 	%r192, %r187, 7;
	add.s32 	%r193, %r191, -2;
	shr.u32 	%r194, %r193, 31;
	add.s32 	%r195, %r193, %r194;
	shr.s32 	%r196, %r195, 1;
	add.s32 	%r23, %r192, %r196;
	setp.lt.u32	%p26, %r193, 256;
	and.b32  	%r197, %r193, 1;
	setp.eq.b32	%p27, %r197, 1;
	not.pred 	%p28, %p27;
	and.pred  	%p29, %p26, %p28;
	and.pred  	%p30, %p25, %p29;
	@%p30 bra 	BB13_17;
	bra.uni 	BB13_16;

BB13_17:
	cvt.s64.s32	%rd49, %r23;
	add.s64 	%rd50, %rd49, %rd1;
	shl.b64 	%rd51, %rd50, 2;
	add.s64 	%rd52, %rd19, %rd51;
	ld.global.nc.f32 	%f168, [%rd52];
	st.volatile.shared.f32 	[%rd8], %f168;
	bra.uni 	BB13_18;

BB13_14:
	mov.u32 	%r157, 0;
	st.volatile.shared.u32 	[%rd8], %r157;
	bra.uni 	BB13_18;

BB13_16:
	mov.u32 	%r198, 0;
	st.volatile.shared.u32 	[%rd8], %r198;

BB13_18:
	shl.b32 	%r302, %r307, 3;
	add.s32 	%r199, %r308, 128;
	shr.s32 	%r200, %r199, 31;
	shr.u32 	%r201, %r200, 25;
	add.s32 	%r202, %r199, %r201;
	and.b32  	%r203, %r202, -128;
	sub.s32 	%r204, %r199, %r203;
	shr.s32 	%r205, %r202, 7;
	add.s32 	%r24, %r205, %r302;
	add.s32 	%r25, %r204, %r2;
	setp.lt.s32	%p31, %r25, 65536;
	setp.lt.s32	%p32, %r24, 2048;
	and.pred  	%p33, %p31, %p32;
	mul.wide.s32 	%rd53, %r205, 516;
	add.s64 	%rd55, %rd32, %rd53;
	mul.wide.s32 	%rd56, %r204, 4;
	add.s64 	%rd9, %rd55, %rd56;
	@%p33 bra 	BB13_20;
	bra.uni 	BB13_19;

BB13_20:
	shr.s32 	%r207, %r24, 31;
	shr.u32 	%r208, %r207, 30;
	add.s32 	%r209, %r24, %r208;
	and.b32  	%r210, %r209, -4;
	sub.s32 	%r211, %r24, %r210;
	shr.s32 	%r212, %r209, 2;
	shr.s32 	%r213, %r209, 31;
	shr.u32 	%r214, %r213, 30;
	add.s32 	%r215, %r212, %r214;
	and.b32  	%r216, %r215, -4;
	sub.s32 	%r217, %r212, %r216;
	shr.s32 	%r218, %r25, 31;
	shr.u32 	%r219, %r218, 24;
	add.s32 	%r220, %r25, %r219;
	shr.s32 	%r221, %r220, 8;
	shr.s32 	%r222, %r220, 31;
	shr.u32 	%r223, %r222, 24;
	add.s32 	%r224, %r221, %r223;
	and.b32  	%r225, %r224, -256;
	sub.s32 	%r226, %r221, %r225;
	add.s32 	%r227, %r217, %r226;
	shr.u32 	%r228, %r207, 28;
	add.s32 	%r229, %r24, %r228;
	shl.b32 	%r230, %r229, 3;
	and.b32  	%r231, %r230, 33554304;
	add.s32 	%r232, %r227, -2;
	shr.u32 	%r233, %r232, 31;
	add.s32 	%r234, %r232, %r233;
	shr.u32 	%r235, %r234, 1;
	add.s32 	%r236, %r235, %r231;
	setp.lt.u32	%p34, %r232, 256;
	and.b32  	%r237, %r232, 1;
	setp.eq.b32	%p35, %r237, 1;
	not.pred 	%p36, %p35;
	and.pred  	%p37, %p34, %p36;
	and.b32  	%r238, %r220, -256;
	sub.s32 	%r239, %r25, %r238;
	add.s32 	%r240, %r211, %r239;
	shl.b32 	%r241, %r236, 7;
	add.s32 	%r242, %r240, -2;
	shr.u32 	%r243, %r242, 31;
	add.s32 	%r244, %r242, %r243;
	shr.s32 	%r245, %r244, 1;
	add.s32 	%r26, %r241, %r245;
	setp.lt.u32	%p38, %r242, 256;
	and.b32  	%r246, %r242, 1;
	setp.eq.b32	%p39, %r246, 1;
	not.pred 	%p40, %p39;
	and.pred  	%p41, %p38, %p40;
	and.pred  	%p42, %p37, %p41;
	@%p42 bra 	BB13_22;
	bra.uni 	BB13_21;

BB13_22:
	cvt.s64.s32	%rd57, %r26;
	add.s64 	%rd58, %rd57, %rd1;
	shl.b64 	%rd59, %rd58, 2;
	add.s64 	%rd60, %rd19, %rd59;
	ld.global.nc.f32 	%f169, [%rd60];
	st.volatile.shared.f32 	[%rd9], %f169;
	bra.uni 	BB13_23;

BB13_19:
	mov.u32 	%r206, 0;
	st.volatile.shared.u32 	[%rd9], %r206;
	bra.uni 	BB13_23;

BB13_21:
	mov.u32 	%r247, 0;
	st.volatile.shared.u32 	[%rd9], %r247;

BB13_23:
	shl.b32 	%r303, %r307, 3;
	add.s32 	%r248, %r308, 192;
	shr.s32 	%r249, %r248, 31;
	shr.u32 	%r250, %r249, 25;
	add.s32 	%r251, %r248, %r250;
	and.b32  	%r252, %r251, -128;
	sub.s32 	%r253, %r248, %r252;
	shr.s32 	%r254, %r251, 7;
	add.s32 	%r27, %r254, %r303;
	add.s32 	%r28, %r253, %r2;
	setp.lt.s32	%p43, %r28, 65536;
	setp.lt.s32	%p44, %r27, 2048;
	and.pred  	%p45, %p43, %p44;
	mul.wide.s32 	%rd61, %r254, 516;
	add.s64 	%rd63, %rd32, %rd61;
	mul.wide.s32 	%rd64, %r253, 4;
	add.s64 	%rd10, %rd63, %rd64;
	@%p45 bra 	BB13_25;
	bra.uni 	BB13_24;

BB13_25:
	shr.s32 	%r256, %r27, 31;
	shr.u32 	%r257, %r256, 30;
	add.s32 	%r258, %r27, %r257;
	and.b32  	%r259, %r258, -4;
	sub.s32 	%r260, %r27, %r259;
	shr.s32 	%r261, %r258, 2;
	shr.s32 	%r262, %r258, 31;
	shr.u32 	%r263, %r262, 30;
	add.s32 	%r264, %r261, %r263;
	and.b32  	%r265, %r264, -4;
	sub.s32 	%r266, %r261, %r265;
	shr.s32 	%r267, %r28, 31;
	shr.u32 	%r268, %r267, 24;
	add.s32 	%r269, %r28, %r268;
	shr.s32 	%r270, %r269, 8;
	shr.s32 	%r271, %r269, 31;
	shr.u32 	%r272, %r271, 24;
	add.s32 	%r273, %r270, %r272;
	and.b32  	%r274, %r273, -256;
	sub.s32 	%r275, %r270, %r274;
	add.s32 	%r276, %r266, %r275;
	shr.u32 	%r277, %r256, 28;
	add.s32 	%r278, %r27, %r277;
	shl.b32 	%r279, %r278, 3;
	and.b32  	%r280, %r279, 33554304;
	add.s32 	%r281, %r276, -2;
	shr.u32 	%r282, %r281, 31;
	add.s32 	%r283, %r281, %r282;
	shr.u32 	%r284, %r283, 1;
	add.s32 	%r285, %r284, %r280;
	setp.lt.u32	%p46, %r281, 256;
	and.b32  	%r286, %r281, 1;
	setp.eq.b32	%p47, %r286, 1;
	not.pred 	%p48, %p47;
	and.pred  	%p49, %p46, %p48;
	and.b32  	%r287, %r269, -256;
	sub.s32 	%r288, %r28, %r287;
	add.s32 	%r289, %r260, %r288;
	shl.b32 	%r290, %r285, 7;
	add.s32 	%r291, %r289, -2;
	shr.u32 	%r292, %r291, 31;
	add.s32 	%r293, %r291, %r292;
	shr.s32 	%r294, %r293, 1;
	add.s32 	%r29, %r290, %r294;
	setp.lt.u32	%p50, %r291, 256;
	and.b32  	%r295, %r291, 1;
	setp.eq.b32	%p51, %r295, 1;
	not.pred 	%p52, %p51;
	and.pred  	%p53, %p50, %p52;
	and.pred  	%p54, %p49, %p53;
	@%p54 bra 	BB13_27;
	bra.uni 	BB13_26;

BB13_27:
	cvt.s64.s32	%rd65, %r29;
	add.s64 	%rd66, %rd65, %rd1;
	shl.b64 	%rd67, %rd66, 2;
	add.s64 	%rd68, %rd19, %rd67;
	ld.global.nc.f32 	%f170, [%rd68];
	st.volatile.shared.f32 	[%rd10], %f170;
	bra.uni 	BB13_28;

BB13_24:
	mov.u32 	%r255, 0;
	st.volatile.shared.u32 	[%rd10], %r255;
	bra.uni 	BB13_28;

BB13_26:
	mov.u32 	%r296, 0;
	st.volatile.shared.u32 	[%rd10], %r296;

BB13_28:
	add.s32 	%r309, %r309, 4;
	add.s32 	%r308, %r308, 256;
	setp.ne.s32	%p55, %r309, 0;
	@%p55 bra 	BB13_8;

	bar.sync 	0;
	mov.u32 	%r310, 0;
	mov.u64 	%rd83, %rd6;
	mov.u64 	%rd84, %rd5;

BB13_30:
	.pragma "nounroll";
	ld.volatile.shared.f32 	%f171, [%rd84];
	ld.volatile.shared.f32 	%f172, [%rd83];
	fma.rn.f32 	%f235, %f171, %f172, %f235;
	ld.volatile.shared.f32 	%f173, [%rd84+144];
	fma.rn.f32 	%f227, %f173, %f172, %f227;
	ld.volatile.shared.f32 	%f174, [%rd84+288];
	fma.rn.f32 	%f219, %f174, %f172, %f219;
	ld.volatile.shared.f32 	%f175, [%rd84+432];
	fma.rn.f32 	%f239, %f175, %f172, %f239;
	ld.volatile.shared.f32 	%f176, [%rd83+64];
	fma.rn.f32 	%f236, %f171, %f176, %f236;
	fma.rn.f32 	%f228, %f173, %f176, %f228;
	fma.rn.f32 	%f220, %f174, %f176, %f220;
	fma.rn.f32 	%f240, %f175, %f176, %f240;
	ld.volatile.shared.f32 	%f177, [%rd83+128];
	fma.rn.f32 	%f237, %f171, %f177, %f237;
	fma.rn.f32 	%f229, %f173, %f177, %f229;
	fma.rn.f32 	%f221, %f174, %f177, %f221;
	fma.rn.f32 	%f241, %f175, %f177, %f241;
	ld.volatile.shared.f32 	%f178, [%rd83+192];
	fma.rn.f32 	%f238, %f171, %f178, %f238;
	fma.rn.f32 	%f230, %f173, %f178, %f230;
	fma.rn.f32 	%f222, %f174, %f178, %f222;
	fma.rn.f32 	%f242, %f175, %f178, %f242;
	ld.volatile.shared.f32 	%f179, [%rd83+256];
	fma.rn.f32 	%f231, %f171, %f179, %f231;
	fma.rn.f32 	%f223, %f173, %f179, %f223;
	fma.rn.f32 	%f215, %f174, %f179, %f215;
	fma.rn.f32 	%f243, %f175, %f179, %f243;
	ld.volatile.shared.f32 	%f180, [%rd83+320];
	fma.rn.f32 	%f232, %f171, %f180, %f232;
	fma.rn.f32 	%f224, %f173, %f180, %f224;
	fma.rn.f32 	%f216, %f174, %f180, %f216;
	fma.rn.f32 	%f244, %f175, %f180, %f244;
	ld.volatile.shared.f32 	%f181, [%rd83+384];
	fma.rn.f32 	%f233, %f171, %f181, %f233;
	fma.rn.f32 	%f225, %f173, %f181, %f225;
	fma.rn.f32 	%f217, %f174, %f181, %f217;
	fma.rn.f32 	%f245, %f175, %f181, %f245;
	ld.volatile.shared.f32 	%f182, [%rd83+448];
	fma.rn.f32 	%f234, %f171, %f182, %f234;
	fma.rn.f32 	%f226, %f173, %f182, %f226;
	fma.rn.f32 	%f218, %f174, %f182, %f218;
	fma.rn.f32 	%f246, %f175, %f182, %f246;
	add.s64 	%rd84, %rd84, 4;
	add.s64 	%rd83, %rd83, 516;
	add.s32 	%r310, %r310, 1;
	setp.lt.s32	%p56, %r310, 8;
	@%p56 bra 	BB13_30;

	bar.sync 	0;
	add.s32 	%r307, %r307, 1;
	setp.lt.s32	%p57, %r307, 256;
	@%p57 bra 	BB13_1;

	mov.u32 	%r301, %tid.x;
	ld.param.u64 	%rd79, [deconv1_forward_param_3];
	mov.u32 	%r300, %tid.y;
	add.s32 	%r35, %r3, %r300;
	mul.wide.s32 	%rd69, %r35, 4;
	add.s64 	%rd70, %rd79, %rd69;
	ld.global.nc.f32 	%f129, [%rd70];
	setp.lt.s32	%p58, %r35, 64;
	shl.b32 	%r36, %r35, 16;
	add.s32 	%r37, %r2, %r301;
	setp.lt.s32	%p59, %r37, 65536;
	and.pred  	%p60, %p58, %p59;
	@!%p60 bra 	BB13_34;
	bra.uni 	BB13_33;

BB13_33:
	ld.param.u64 	%rd82, [deconv1_forward_param_2];
	add.f32 	%f183, %f129, %f235;
	add.s32 	%r298, %r37, %r36;
	cvt.s64.s32	%rd71, %r298;
	add.s64 	%rd72, %rd71, %rd2;
	shl.b64 	%rd73, %rd72, 2;
	add.s64 	%rd74, %rd82, %rd73;
	st.global.f32 	[%rd74], %f183;

BB13_34:
	ld.param.u64 	%rd80, [deconv1_forward_param_2];
	add.s32 	%r38, %r37, 16;
	setp.lt.s32	%p62, %r38, 65536;
	and.pred  	%p63, %p58, %p62;
	add.s32 	%r299, %r38, %r36;
	cvt.s64.s32	%rd75, %r299;
	add.s64 	%rd76, %rd75, %rd2;
	shl.b64 	%rd77, %rd76, 2;
	add.s64 	%rd17, %rd80, %rd77;
	@!%p63 bra 	BB13_36;
	bra.uni 	BB13_35;

BB13_35:
	add.f32 	%f184, %f129, %f236;
	st.global.f32 	[%rd17], %f184;

BB13_36:
	add.s32 	%r39, %r37, 32;
	setp.lt.s32	%p65, %r39, 65536;
	and.pred  	%p66, %p58, %p65;
	@!%p66 bra 	BB13_38;
	bra.uni 	BB13_37;

BB13_37:
	add.f32 	%f185, %f129, %f237;
	st.global.f32 	[%rd17+64], %f185;

BB13_38:
	add.s32 	%r40, %r37, 48;
	setp.lt.s32	%p68, %r40, 65536;
	and.pred  	%p69, %p58, %p68;
	@!%p69 bra 	BB13_40;
	bra.uni 	BB13_39;

BB13_39:
	add.f32 	%f186, %f129, %f238;
	st.global.f32 	[%rd17+128], %f186;

BB13_40:
	add.s32 	%r41, %r37, 64;
	setp.lt.s32	%p71, %r41, 65536;
	and.pred  	%p72, %p58, %p71;
	@!%p72 bra 	BB13_42;
	bra.uni 	BB13_41;

BB13_41:
	add.f32 	%f187, %f129, %f231;
	st.global.f32 	[%rd17+192], %f187;

BB13_42:
	add.s32 	%r42, %r37, 80;
	setp.lt.s32	%p74, %r42, 65536;
	and.pred  	%p75, %p58, %p74;
	@!%p75 bra 	BB13_44;
	bra.uni 	BB13_43;

BB13_43:
	add.f32 	%f188, %f129, %f232;
	st.global.f32 	[%rd17+256], %f188;

BB13_44:
	add.s32 	%r43, %r37, 96;
	setp.lt.s32	%p77, %r43, 65536;
	and.pred  	%p78, %p58, %p77;
	@!%p78 bra 	BB13_46;
	bra.uni 	BB13_45;

BB13_45:
	add.f32 	%f189, %f129, %f233;
	st.global.f32 	[%rd17+320], %f189;

BB13_46:
	add.s32 	%r44, %r37, 112;
	setp.lt.s32	%p80, %r44, 65536;
	and.pred  	%p81, %p58, %p80;
	@!%p81 bra 	BB13_48;
	bra.uni 	BB13_47;

BB13_47:
	add.f32 	%f190, %f129, %f234;
	st.global.f32 	[%rd17+384], %f190;

BB13_48:
	ld.param.u64 	%rd81, [deconv1_forward_param_3];
	add.s32 	%r45, %r35, 4;
	mul.wide.s32 	%rd78, %r45, 4;
	add.s64 	%rd18, %rd81, %rd78;
	ld.global.nc.f32 	%f130, [%rd18];
	setp.lt.s32	%p83, %r45, 64;
	and.pred  	%p84, %p83, %p59;
	@!%p84 bra 	BB13_50;
	bra.uni 	BB13_49;

BB13_49:
	add.f32 	%f191, %f130, %f227;
	st.global.f32 	[%rd17+1048512], %f191;

BB13_50:
	and.pred  	%p87, %p83, %p62;
	@!%p87 bra 	BB13_52;
	bra.uni 	BB13_51;

BB13_51:
	add.f32 	%f192, %f130, %f228;
	st.global.f32 	[%rd17+1048576], %f192;

BB13_52:
	and.pred  	%p90, %p83, %p65;
	@!%p90 bra 	BB13_54;
	bra.uni 	BB13_53;

BB13_53:
	add.f32 	%f193, %f130, %f229;
	st.global.f32 	[%rd17+1048640], %f193;

BB13_54:
	and.pred  	%p93, %p83, %p68;
	@!%p93 bra 	BB13_56;
	bra.uni 	BB13_55;

BB13_55:
	add.f32 	%f194, %f130, %f230;
	st.global.f32 	[%rd17+1048704], %f194;

BB13_56:
	and.pred  	%p96, %p83, %p71;
	@!%p96 bra 	BB13_58;
	bra.uni 	BB13_57;

BB13_57:
	add.f32 	%f195, %f130, %f223;
	st.global.f32 	[%rd17+1048768], %f195;

BB13_58:
	and.pred  	%p99, %p83, %p74;
	@!%p99 bra 	BB13_60;
	bra.uni 	BB13_59;

BB13_59:
	add.f32 	%f196, %f130, %f224;
	st.global.f32 	[%rd17+1048832], %f196;

BB13_60:
	and.pred  	%p102, %p83, %p77;
	@!%p102 bra 	BB13_62;
	bra.uni 	BB13_61;

BB13_61:
	add.f32 	%f197, %f130, %f225;
	st.global.f32 	[%rd17+1048896], %f197;

BB13_62:
	and.pred  	%p105, %p83, %p80;
	@!%p105 bra 	BB13_64;
	bra.uni 	BB13_63;

BB13_63:
	add.f32 	%f198, %f130, %f226;
	st.global.f32 	[%rd17+1048960], %f198;

BB13_64:
	ld.global.nc.f32 	%f131, [%rd18+16];
	add.s32 	%r46, %r35, 8;
	setp.lt.s32	%p107, %r46, 64;
	and.pred  	%p108, %p107, %p59;
	@!%p108 bra 	BB13_66;
	bra.uni 	BB13_65;

BB13_65:
	add.f32 	%f199, %f131, %f219;
	st.global.f32 	[%rd17+2097088], %f199;

BB13_66:
	and.pred  	%p111, %p107, %p62;
	@!%p111 bra 	BB13_68;
	bra.uni 	BB13_67;

BB13_67:
	add.f32 	%f200, %f131, %f220;
	st.global.f32 	[%rd17+2097152], %f200;

BB13_68:
	and.pred  	%p114, %p107, %p65;
	@!%p114 bra 	BB13_70;
	bra.uni 	BB13_69;

BB13_69:
	add.f32 	%f201, %f131, %f221;
	st.global.f32 	[%rd17+2097216], %f201;

BB13_70:
	and.pred  	%p117, %p107, %p68;
	@!%p117 bra 	BB13_72;
	bra.uni 	BB13_71;

BB13_71:
	add.f32 	%f202, %f131, %f222;
	st.global.f32 	[%rd17+2097280], %f202;

BB13_72:
	and.pred  	%p120, %p107, %p71;
	@!%p120 bra 	BB13_74;
	bra.uni 	BB13_73;

BB13_73:
	add.f32 	%f203, %f131, %f215;
	st.global.f32 	[%rd17+2097344], %f203;

BB13_74:
	and.pred  	%p123, %p107, %p74;
	@!%p123 bra 	BB13_76;
	bra.uni 	BB13_75;

BB13_75:
	add.f32 	%f204, %f131, %f216;
	st.global.f32 	[%rd17+2097408], %f204;

BB13_76:
	and.pred  	%p126, %p107, %p77;
	@!%p126 bra 	BB13_78;
	bra.uni 	BB13_77;

BB13_77:
	add.f32 	%f205, %f131, %f217;
	st.global.f32 	[%rd17+2097472], %f205;

BB13_78:
	and.pred  	%p129, %p107, %p80;
	@!%p129 bra 	BB13_80;
	bra.uni 	BB13_79;

BB13_79:
	add.f32 	%f206, %f131, %f218;
	st.global.f32 	[%rd17+2097536], %f206;

BB13_80:
	ld.global.nc.f32 	%f132, [%rd18+32];
	add.s32 	%r47, %r35, 12;
	setp.lt.s32	%p131, %r47, 64;
	and.pred  	%p132, %p131, %p59;
	@!%p132 bra 	BB13_82;
	bra.uni 	BB13_81;

BB13_81:
	add.f32 	%f207, %f132, %f239;
	st.global.f32 	[%rd17+3145664], %f207;

BB13_82:
	and.pred  	%p135, %p131, %p62;
	@!%p135 bra 	BB13_84;
	bra.uni 	BB13_83;

BB13_83:
	add.f32 	%f208, %f132, %f240;
	st.global.f32 	[%rd17+3145728], %f208;

BB13_84:
	and.pred  	%p138, %p131, %p65;
	@!%p138 bra 	BB13_86;
	bra.uni 	BB13_85;

BB13_85:
	add.f32 	%f209, %f132, %f241;
	st.global.f32 	[%rd17+3145792], %f209;

BB13_86:
	and.pred  	%p141, %p131, %p68;
	@!%p141 bra 	BB13_88;
	bra.uni 	BB13_87;

BB13_87:
	add.f32 	%f210, %f132, %f242;
	st.global.f32 	[%rd17+3145856], %f210;

BB13_88:
	and.pred  	%p144, %p131, %p71;
	@!%p144 bra 	BB13_90;
	bra.uni 	BB13_89;

BB13_89:
	add.f32 	%f211, %f132, %f243;
	st.global.f32 	[%rd17+3145920], %f211;

BB13_90:
	and.pred  	%p147, %p131, %p74;
	@!%p147 bra 	BB13_92;
	bra.uni 	BB13_91;

BB13_91:
	add.f32 	%f212, %f132, %f244;
	st.global.f32 	[%rd17+3145984], %f212;

BB13_92:
	and.pred  	%p150, %p131, %p77;
	@!%p150 bra 	BB13_94;
	bra.uni 	BB13_93;

BB13_93:
	add.f32 	%f213, %f132, %f245;
	st.global.f32 	[%rd17+3146048], %f213;

BB13_94:
	and.pred  	%p153, %p131, %p80;
	@!%p153 bra 	BB13_96;
	bra.uni 	BB13_95;

BB13_95:
	add.f32 	%f214, %f132, %f246;
	st.global.f32 	[%rd17+3146112], %f214;

BB13_96:
	ret;
}

	// .globl	deconv2_forward
.entry deconv2_forward(
	.param .u64 .ptr .global .align 4 deconv2_forward_param_0,
	.param .u64 .ptr .global .align 4 deconv2_forward_param_1,
	.param .u64 .ptr .global .align 4 deconv2_forward_param_2,
	.param .u64 .ptr .global .align 4 deconv2_forward_param_3
)
.reqntid 16, 4, 1
{
	.reg .pred 	%p<154>;
	.reg .f32 	%f<279>;
	.reg .b32 	%r<311>;
	.reg .b64 	%rd<85>;
	// demoted variable
	.shared .align 4 .b8 deconv2_forward$Asub[576];
	// demoted variable
	.shared .align 4 .b8 deconv2_forward$Bsub[4128];

	ld.param.u64 	%rd19, [deconv2_forward_param_0];
	ld.param.u64 	%rd20, [deconv2_forward_param_1];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r49, %ctaid.x;
	mov.b32	%r50, %envreg0;
	add.s32 	%r51, %r49, %r50;
	shl.b32 	%r2, %r51, 7;
	mov.u32 	%r52, %ctaid.y;
	mov.b32	%r53, %envreg1;
	add.s32 	%r54, %r52, %r53;
	shl.b32 	%r3, %r54, 4;
	mov.u32 	%r55, %ctaid.z;
	mov.u32 	%r56, %ntid.z;
	mov.b32	%r57, %envreg5;
	mad.lo.s32 	%r58, %r55, %r56, %r57;
	mov.u32 	%r59, %tid.z;
	add.s32 	%r60, %r58, %r59;
	shl.b32 	%r61, %r60, 22;
	cvt.s64.s32	%rd1, %r61;
	shl.b32 	%r62, %r60, 23;
	cvt.s64.s32	%rd2, %r62;
	mov.u32 	%r4, %tid.y;
	shl.b32 	%r63, %r4, 4;
	add.s32 	%r64, %r63, %r1;
	shr.s32 	%r65, %r64, 31;
	shr.u32 	%r66, %r65, 29;
	add.s32 	%r67, %r64, %r66;
	shr.s32 	%r68, %r67, 3;
	and.b32  	%r69, %r67, -8;
	sub.s32 	%r5, %r64, %r69;
	add.s32 	%r6, %r68, %r3;
	shl.b32 	%r7, %r6, 4;
	mul.wide.s32 	%rd23, %r68, 36;
	mov.u64 	%rd24, deconv2_forward$Asub;
	add.s64 	%rd25, %rd24, %rd23;
	mul.wide.s32 	%rd26, %r5, 4;
	add.s64 	%rd3, %rd25, %rd26;
	add.s32 	%r70, %r64, 64;
	shr.s32 	%r71, %r70, 31;
	shr.u32 	%r72, %r71, 29;
	add.s32 	%r73, %r70, %r72;
	shr.s32 	%r74, %r73, 3;
	and.b32  	%r75, %r73, -8;
	sub.s32 	%r8, %r70, %r75;
	add.s32 	%r9, %r74, %r3;
	shl.b32 	%r10, %r9, 4;
	mul.wide.s32 	%rd27, %r74, 36;
	add.s64 	%rd28, %rd24, %rd27;
	mul.wide.s32 	%rd29, %r8, 4;
	add.s64 	%rd4, %rd28, %rd29;
	mad.lo.s32 	%r11, %r4, 16, %r1;
	mul.wide.s32 	%rd30, %r4, 36;
	add.s64 	%rd5, %rd24, %rd30;
	mul.wide.s32 	%rd31, %r1, 4;
	mov.u64 	%rd32, deconv2_forward$Bsub;
	add.s64 	%rd6, %rd32, %rd31;
	mov.f32 	%f215, 0f00000000;
	mov.u32 	%r307, 0;
	mov.f32 	%f216, %f215;
	mov.f32 	%f217, %f215;
	mov.f32 	%f218, %f215;
	mov.f32 	%f219, %f215;
	mov.f32 	%f220, %f215;
	mov.f32 	%f221, %f215;
	mov.f32 	%f222, %f215;
	mov.f32 	%f223, %f215;
	mov.f32 	%f224, %f215;
	mov.f32 	%f225, %f215;
	mov.f32 	%f226, %f215;
	mov.f32 	%f227, %f215;
	mov.f32 	%f228, %f215;
	mov.f32 	%f229, %f215;
	mov.f32 	%f230, %f215;
	mov.f32 	%f231, %f215;
	mov.f32 	%f232, %f215;
	mov.f32 	%f233, %f215;
	mov.f32 	%f234, %f215;
	mov.f32 	%f235, %f215;
	mov.f32 	%f236, %f215;
	mov.f32 	%f237, %f215;
	mov.f32 	%f238, %f215;
	mov.f32 	%f239, %f215;
	mov.f32 	%f240, %f215;
	mov.f32 	%f241, %f215;
	mov.f32 	%f242, %f215;
	mov.f32 	%f243, %f215;
	mov.f32 	%f244, %f215;
	mov.f32 	%f245, %f215;
	mov.f32 	%f246, %f215;

BB14_1:
	shl.b32 	%r13, %r307, 3;
	add.s32 	%r14, %r5, %r13;
	setp.lt.s32	%p1, %r14, 1024;
	setp.lt.s32	%p2, %r6, 32;
	and.pred  	%p3, %p2, %p1;
	@%p3 bra 	BB14_3;
	bra.uni 	BB14_2;

BB14_3:
	shr.s32 	%r77, %r14, 31;
	shr.u32 	%r78, %r77, 28;
	add.s32 	%r79, %r14, %r78;
	shl.b32 	%r80, %r79, 5;
	and.b32  	%r81, %r80, -512;
	and.b32  	%r82, %r79, -16;
	sub.s32 	%r83, %r14, %r82;
	mov.u32 	%r84, 15;
	sub.s32 	%r85, %r84, %r83;
	add.s32 	%r86, %r85, %r7;
	add.s32 	%r87, %r86, %r81;
	mul.wide.s32 	%rd33, %r87, 4;
	add.s64 	%rd34, %rd20, %rd33;
	ld.global.nc.f32 	%f165, [%rd34];
	st.volatile.shared.f32 	[%rd3], %f165;
	bra.uni 	BB14_4;

BB14_2:
	mov.u32 	%r76, 0;
	st.volatile.shared.u32 	[%rd3], %r76;

BB14_4:
	shl.b32 	%r306, %r307, 3;
	setp.lt.s32	%p4, %r9, 32;
	add.s32 	%r15, %r8, %r306;
	setp.lt.s32	%p5, %r15, 1024;
	and.pred  	%p6, %p4, %p5;
	@%p6 bra 	BB14_6;
	bra.uni 	BB14_5;

BB14_6:
	shr.s32 	%r91, %r15, 31;
	shr.u32 	%r92, %r91, 28;
	add.s32 	%r93, %r15, %r92;
	shl.b32 	%r94, %r93, 5;
	and.b32  	%r95, %r94, -512;
	and.b32  	%r96, %r93, -16;
	sub.s32 	%r97, %r15, %r96;
	mov.u32 	%r98, 15;
	sub.s32 	%r99, %r98, %r97;
	add.s32 	%r100, %r99, %r10;
	add.s32 	%r101, %r100, %r95;
	mul.wide.s32 	%rd35, %r101, 4;
	add.s64 	%rd36, %rd20, %rd35;
	ld.global.nc.f32 	%f166, [%rd36];
	st.volatile.shared.f32 	[%rd4], %f166;
	bra.uni 	BB14_7;

BB14_5:
	mov.u32 	%r89, 0;
	st.volatile.shared.u32 	[%rd4], %r89;

BB14_7:
	mov.u32 	%r309, -16;
	mov.u32 	%r308, %r11;

BB14_8:
	.pragma "nounroll";
	shl.b32 	%r304, %r307, 3;
	shr.s32 	%r102, %r308, 31;
	shr.u32 	%r103, %r102, 25;
	add.s32 	%r104, %r308, %r103;
	shr.s32 	%r105, %r104, 7;
	add.s32 	%r18, %r105, %r304;
	and.b32  	%r106, %r104, -128;
	sub.s32 	%r107, %r308, %r106;
	add.s32 	%r19, %r107, %r2;
	setp.lt.s32	%p7, %r19, 262144;
	setp.lt.s32	%p8, %r18, 1024;
	and.pred  	%p9, %p7, %p8;
	mul.wide.s32 	%rd37, %r105, 516;
	add.s64 	%rd39, %rd32, %rd37;
	mul.wide.s32 	%rd40, %r107, 4;
	add.s64 	%rd7, %rd39, %rd40;
	@%p9 bra 	BB14_10;
	bra.uni 	BB14_9;

BB14_10:
	shr.s32 	%r109, %r18, 31;
	shr.u32 	%r110, %r109, 30;
	add.s32 	%r111, %r18, %r110;
	and.b32  	%r112, %r111, -4;
	sub.s32 	%r113, %r18, %r112;
	shr.s32 	%r114, %r111, 2;
	shr.s32 	%r115, %r111, 31;
	shr.u32 	%r116, %r115, 30;
	add.s32 	%r117, %r114, %r116;
	and.b32  	%r118, %r117, -4;
	sub.s32 	%r119, %r114, %r118;
	shr.s32 	%r120, %r19, 31;
	shr.u32 	%r121, %r120, 23;
	add.s32 	%r122, %r19, %r121;
	shr.s32 	%r123, %r122, 9;
	shr.s32 	%r124, %r122, 31;
	shr.u32 	%r125, %r124, 23;
	add.s32 	%r126, %r123, %r125;
	and.b32  	%r127, %r126, -512;
	sub.s32 	%r128, %r123, %r127;
	add.s32 	%r129, %r119, %r128;
	shr.u32 	%r130, %r109, 28;
	add.s32 	%r131, %r18, %r130;
	shl.b32 	%r132, %r131, 4;
	and.b32  	%r133, %r132, 16776960;
	add.s32 	%r134, %r129, -2;
	shr.u32 	%r135, %r134, 31;
	add.s32 	%r136, %r134, %r135;
	shr.u32 	%r137, %r136, 1;
	add.s32 	%r138, %r137, %r133;
	setp.lt.u32	%p10, %r134, 512;
	and.b32  	%r139, %r134, 1;
	setp.eq.b32	%p11, %r139, 1;
	not.pred 	%p12, %p11;
	and.pred  	%p13, %p10, %p12;
	and.b32  	%r140, %r122, -512;
	sub.s32 	%r141, %r19, %r140;
	add.s32 	%r142, %r113, %r141;
	shl.b32 	%r143, %r138, 8;
	add.s32 	%r144, %r142, -2;
	shr.u32 	%r145, %r144, 31;
	add.s32 	%r146, %r144, %r145;
	shr.s32 	%r147, %r146, 1;
	add.s32 	%r20, %r143, %r147;
	setp.lt.u32	%p14, %r144, 512;
	and.b32  	%r148, %r144, 1;
	setp.eq.b32	%p15, %r148, 1;
	not.pred 	%p16, %p15;
	and.pred  	%p17, %p14, %p16;
	and.pred  	%p18, %p13, %p17;
	@%p18 bra 	BB14_12;
	bra.uni 	BB14_11;

BB14_12:
	cvt.s64.s32	%rd41, %r20;
	add.s64 	%rd42, %rd41, %rd1;
	shl.b64 	%rd43, %rd42, 2;
	add.s64 	%rd44, %rd19, %rd43;
	ld.global.nc.f32 	%f167, [%rd44];
	st.volatile.shared.f32 	[%rd7], %f167;
	bra.uni 	BB14_13;

BB14_9:
	mov.u32 	%r108, 0;
	st.volatile.shared.u32 	[%rd7], %r108;
	bra.uni 	BB14_13;

BB14_11:
	mov.u32 	%r149, 0;
	st.volatile.shared.u32 	[%rd7], %r149;

BB14_13:
	shl.b32 	%r305, %r307, 3;
	add.s32 	%r150, %r308, 64;
	shr.s32 	%r151, %r150, 31;
	shr.u32 	%r152, %r151, 25;
	add.s32 	%r153, %r150, %r152;
	and.b32  	%r154, %r153, -128;
	sub.s32 	%r155, %r150, %r154;
	shr.s32 	%r156, %r153, 7;
	add.s32 	%r21, %r156, %r305;
	add.s32 	%r22, %r155, %r2;
	setp.lt.s32	%p19, %r22, 262144;
	setp.lt.s32	%p20, %r21, 1024;
	and.pred  	%p21, %p19, %p20;
	mul.wide.s32 	%rd45, %r156, 516;
	add.s64 	%rd47, %rd32, %rd45;
	mul.wide.s32 	%rd48, %r155, 4;
	add.s64 	%rd8, %rd47, %rd48;
	@%p21 bra 	BB14_15;
	bra.uni 	BB14_14;

BB14_15:
	shr.s32 	%r158, %r21, 31;
	shr.u32 	%r159, %r158, 30;
	add.s32 	%r160, %r21, %r159;
	and.b32  	%r161, %r160, -4;
	sub.s32 	%r162, %r21, %r161;
	shr.s32 	%r163, %r160, 2;
	shr.s32 	%r164, %r160, 31;
	shr.u32 	%r165, %r164, 30;
	add.s32 	%r166, %r163, %r165;
	and.b32  	%r167, %r166, -4;
	sub.s32 	%r168, %r163, %r167;
	shr.s32 	%r169, %r22, 31;
	shr.u32 	%r170, %r169, 23;
	add.s32 	%r171, %r22, %r170;
	shr.s32 	%r172, %r171, 9;
	shr.s32 	%r173, %r171, 31;
	shr.u32 	%r174, %r173, 23;
	add.s32 	%r175, %r172, %r174;
	and.b32  	%r176, %r175, -512;
	sub.s32 	%r177, %r172, %r176;
	add.s32 	%r178, %r168, %r177;
	shr.u32 	%r179, %r158, 28;
	add.s32 	%r180, %r21, %r179;
	shl.b32 	%r181, %r180, 4;
	and.b32  	%r182, %r181, 16776960;
	add.s32 	%r183, %r178, -2;
	shr.u32 	%r184, %r183, 31;
	add.s32 	%r185, %r183, %r184;
	shr.u32 	%r186, %r185, 1;
	add.s32 	%r187, %r186, %r182;
	setp.lt.u32	%p22, %r183, 512;
	and.b32  	%r188, %r183, 1;
	setp.eq.b32	%p23, %r188, 1;
	not.pred 	%p24, %p23;
	and.pred  	%p25, %p22, %p24;
	and.b32  	%r189, %r171, -512;
	sub.s32 	%r190, %r22, %r189;
	add.s32 	%r191, %r162, %r190;
	shl.b32 	%r192, %r187, 8;
	add.s32 	%r193, %r191, -2;
	shr.u32 	%r194, %r193, 31;
	add.s32 	%r195, %r193, %r194;
	shr.s32 	%r196, %r195, 1;
	add.s32 	%r23, %r192, %r196;
	setp.lt.u32	%p26, %r193, 512;
	and.b32  	%r197, %r193, 1;
	setp.eq.b32	%p27, %r197, 1;
	not.pred 	%p28, %p27;
	and.pred  	%p29, %p26, %p28;
	and.pred  	%p30, %p25, %p29;
	@%p30 bra 	BB14_17;
	bra.uni 	BB14_16;

BB14_17:
	cvt.s64.s32	%rd49, %r23;
	add.s64 	%rd50, %rd49, %rd1;
	shl.b64 	%rd51, %rd50, 2;
	add.s64 	%rd52, %rd19, %rd51;
	ld.global.nc.f32 	%f168, [%rd52];
	st.volatile.shared.f32 	[%rd8], %f168;
	bra.uni 	BB14_18;

BB14_14:
	mov.u32 	%r157, 0;
	st.volatile.shared.u32 	[%rd8], %r157;
	bra.uni 	BB14_18;

BB14_16:
	mov.u32 	%r198, 0;
	st.volatile.shared.u32 	[%rd8], %r198;

BB14_18:
	shl.b32 	%r302, %r307, 3;
	add.s32 	%r199, %r308, 128;
	shr.s32 	%r200, %r199, 31;
	shr.u32 	%r201, %r200, 25;
	add.s32 	%r202, %r199, %r201;
	and.b32  	%r203, %r202, -128;
	sub.s32 	%r204, %r199, %r203;
	shr.s32 	%r205, %r202, 7;
	add.s32 	%r24, %r205, %r302;
	add.s32 	%r25, %r204, %r2;
	setp.lt.s32	%p31, %r25, 262144;
	setp.lt.s32	%p32, %r24, 1024;
	and.pred  	%p33, %p31, %p32;
	mul.wide.s32 	%rd53, %r205, 516;
	add.s64 	%rd55, %rd32, %rd53;
	mul.wide.s32 	%rd56, %r204, 4;
	add.s64 	%rd9, %rd55, %rd56;
	@%p33 bra 	BB14_20;
	bra.uni 	BB14_19;

BB14_20:
	shr.s32 	%r207, %r24, 31;
	shr.u32 	%r208, %r207, 30;
	add.s32 	%r209, %r24, %r208;
	and.b32  	%r210, %r209, -4;
	sub.s32 	%r211, %r24, %r210;
	shr.s32 	%r212, %r209, 2;
	shr.s32 	%r213, %r209, 31;
	shr.u32 	%r214, %r213, 30;
	add.s32 	%r215, %r212, %r214;
	and.b32  	%r216, %r215, -4;
	sub.s32 	%r217, %r212, %r216;
	shr.s32 	%r218, %r25, 31;
	shr.u32 	%r219, %r218, 23;
	add.s32 	%r220, %r25, %r219;
	shr.s32 	%r221, %r220, 9;
	shr.s32 	%r222, %r220, 31;
	shr.u32 	%r223, %r222, 23;
	add.s32 	%r224, %r221, %r223;
	and.b32  	%r225, %r224, -512;
	sub.s32 	%r226, %r221, %r225;
	add.s32 	%r227, %r217, %r226;
	shr.u32 	%r228, %r207, 28;
	add.s32 	%r229, %r24, %r228;
	shl.b32 	%r230, %r229, 4;
	and.b32  	%r231, %r230, 16776960;
	add.s32 	%r232, %r227, -2;
	shr.u32 	%r233, %r232, 31;
	add.s32 	%r234, %r232, %r233;
	shr.u32 	%r235, %r234, 1;
	add.s32 	%r236, %r235, %r231;
	setp.lt.u32	%p34, %r232, 512;
	and.b32  	%r237, %r232, 1;
	setp.eq.b32	%p35, %r237, 1;
	not.pred 	%p36, %p35;
	and.pred  	%p37, %p34, %p36;
	and.b32  	%r238, %r220, -512;
	sub.s32 	%r239, %r25, %r238;
	add.s32 	%r240, %r211, %r239;
	shl.b32 	%r241, %r236, 8;
	add.s32 	%r242, %r240, -2;
	shr.u32 	%r243, %r242, 31;
	add.s32 	%r244, %r242, %r243;
	shr.s32 	%r245, %r244, 1;
	add.s32 	%r26, %r241, %r245;
	setp.lt.u32	%p38, %r242, 512;
	and.b32  	%r246, %r242, 1;
	setp.eq.b32	%p39, %r246, 1;
	not.pred 	%p40, %p39;
	and.pred  	%p41, %p38, %p40;
	and.pred  	%p42, %p37, %p41;
	@%p42 bra 	BB14_22;
	bra.uni 	BB14_21;

BB14_22:
	cvt.s64.s32	%rd57, %r26;
	add.s64 	%rd58, %rd57, %rd1;
	shl.b64 	%rd59, %rd58, 2;
	add.s64 	%rd60, %rd19, %rd59;
	ld.global.nc.f32 	%f169, [%rd60];
	st.volatile.shared.f32 	[%rd9], %f169;
	bra.uni 	BB14_23;

BB14_19:
	mov.u32 	%r206, 0;
	st.volatile.shared.u32 	[%rd9], %r206;
	bra.uni 	BB14_23;

BB14_21:
	mov.u32 	%r247, 0;
	st.volatile.shared.u32 	[%rd9], %r247;

BB14_23:
	shl.b32 	%r303, %r307, 3;
	add.s32 	%r248, %r308, 192;
	shr.s32 	%r249, %r248, 31;
	shr.u32 	%r250, %r249, 25;
	add.s32 	%r251, %r248, %r250;
	and.b32  	%r252, %r251, -128;
	sub.s32 	%r253, %r248, %r252;
	shr.s32 	%r254, %r251, 7;
	add.s32 	%r27, %r254, %r303;
	add.s32 	%r28, %r253, %r2;
	setp.lt.s32	%p43, %r28, 262144;
	setp.lt.s32	%p44, %r27, 1024;
	and.pred  	%p45, %p43, %p44;
	mul.wide.s32 	%rd61, %r254, 516;
	add.s64 	%rd63, %rd32, %rd61;
	mul.wide.s32 	%rd64, %r253, 4;
	add.s64 	%rd10, %rd63, %rd64;
	@%p45 bra 	BB14_25;
	bra.uni 	BB14_24;

BB14_25:
	shr.s32 	%r256, %r27, 31;
	shr.u32 	%r257, %r256, 30;
	add.s32 	%r258, %r27, %r257;
	and.b32  	%r259, %r258, -4;
	sub.s32 	%r260, %r27, %r259;
	shr.s32 	%r261, %r258, 2;
	shr.s32 	%r262, %r258, 31;
	shr.u32 	%r263, %r262, 30;
	add.s32 	%r264, %r261, %r263;
	and.b32  	%r265, %r264, -4;
	sub.s32 	%r266, %r261, %r265;
	shr.s32 	%r267, %r28, 31;
	shr.u32 	%r268, %r267, 23;
	add.s32 	%r269, %r28, %r268;
	shr.s32 	%r270, %r269, 9;
	shr.s32 	%r271, %r269, 31;
	shr.u32 	%r272, %r271, 23;
	add.s32 	%r273, %r270, %r272;
	and.b32  	%r274, %r273, -512;
	sub.s32 	%r275, %r270, %r274;
	add.s32 	%r276, %r266, %r275;
	shr.u32 	%r277, %r256, 28;
	add.s32 	%r278, %r27, %r277;
	shl.b32 	%r279, %r278, 4;
	and.b32  	%r280, %r279, 16776960;
	add.s32 	%r281, %r276, -2;
	shr.u32 	%r282, %r281, 31;
	add.s32 	%r283, %r281, %r282;
	shr.u32 	%r284, %r283, 1;
	add.s32 	%r285, %r284, %r280;
	setp.lt.u32	%p46, %r281, 512;
	and.b32  	%r286, %r281, 1;
	setp.eq.b32	%p47, %r286, 1;
	not.pred 	%p48, %p47;
	and.pred  	%p49, %p46, %p48;
	and.b32  	%r287, %r269, -512;
	sub.s32 	%r288, %r28, %r287;
	add.s32 	%r289, %r260, %r288;
	shl.b32 	%r290, %r285, 8;
	add.s32 	%r291, %r289, -2;
	shr.u32 	%r292, %r291, 31;
	add.s32 	%r293, %r291, %r292;
	shr.s32 	%r294, %r293, 1;
	add.s32 	%r29, %r290, %r294;
	setp.lt.u32	%p50, %r291, 512;
	and.b32  	%r295, %r291, 1;
	setp.eq.b32	%p51, %r295, 1;
	not.pred 	%p52, %p51;
	and.pred  	%p53, %p50, %p52;
	and.pred  	%p54, %p49, %p53;
	@%p54 bra 	BB14_27;
	bra.uni 	BB14_26;

BB14_27:
	cvt.s64.s32	%rd65, %r29;
	add.s64 	%rd66, %rd65, %rd1;
	shl.b64 	%rd67, %rd66, 2;
	add.s64 	%rd68, %rd19, %rd67;
	ld.global.nc.f32 	%f170, [%rd68];
	st.volatile.shared.f32 	[%rd10], %f170;
	bra.uni 	BB14_28;

BB14_24:
	mov.u32 	%r255, 0;
	st.volatile.shared.u32 	[%rd10], %r255;
	bra.uni 	BB14_28;

BB14_26:
	mov.u32 	%r296, 0;
	st.volatile.shared.u32 	[%rd10], %r296;

BB14_28:
	add.s32 	%r309, %r309, 4;
	add.s32 	%r308, %r308, 256;
	setp.ne.s32	%p55, %r309, 0;
	@%p55 bra 	BB14_8;

	bar.sync 	0;
	mov.u32 	%r310, 0;
	mov.u64 	%rd83, %rd6;
	mov.u64 	%rd84, %rd5;

BB14_30:
	.pragma "nounroll";
	ld.volatile.shared.f32 	%f171, [%rd84];
	ld.volatile.shared.f32 	%f172, [%rd83];
	fma.rn.f32 	%f235, %f171, %f172, %f235;
	ld.volatile.shared.f32 	%f173, [%rd84+144];
	fma.rn.f32 	%f227, %f173, %f172, %f227;
	ld.volatile.shared.f32 	%f174, [%rd84+288];
	fma.rn.f32 	%f219, %f174, %f172, %f219;
	ld.volatile.shared.f32 	%f175, [%rd84+432];
	fma.rn.f32 	%f239, %f175, %f172, %f239;
	ld.volatile.shared.f32 	%f176, [%rd83+64];
	fma.rn.f32 	%f236, %f171, %f176, %f236;
	fma.rn.f32 	%f228, %f173, %f176, %f228;
	fma.rn.f32 	%f220, %f174, %f176, %f220;
	fma.rn.f32 	%f240, %f175, %f176, %f240;
	ld.volatile.shared.f32 	%f177, [%rd83+128];
	fma.rn.f32 	%f237, %f171, %f177, %f237;
	fma.rn.f32 	%f229, %f173, %f177, %f229;
	fma.rn.f32 	%f221, %f174, %f177, %f221;
	fma.rn.f32 	%f241, %f175, %f177, %f241;
	ld.volatile.shared.f32 	%f178, [%rd83+192];
	fma.rn.f32 	%f238, %f171, %f178, %f238;
	fma.rn.f32 	%f230, %f173, %f178, %f230;
	fma.rn.f32 	%f222, %f174, %f178, %f222;
	fma.rn.f32 	%f242, %f175, %f178, %f242;
	ld.volatile.shared.f32 	%f179, [%rd83+256];
	fma.rn.f32 	%f231, %f171, %f179, %f231;
	fma.rn.f32 	%f223, %f173, %f179, %f223;
	fma.rn.f32 	%f215, %f174, %f179, %f215;
	fma.rn.f32 	%f243, %f175, %f179, %f243;
	ld.volatile.shared.f32 	%f180, [%rd83+320];
	fma.rn.f32 	%f232, %f171, %f180, %f232;
	fma.rn.f32 	%f224, %f173, %f180, %f224;
	fma.rn.f32 	%f216, %f174, %f180, %f216;
	fma.rn.f32 	%f244, %f175, %f180, %f244;
	ld.volatile.shared.f32 	%f181, [%rd83+384];
	fma.rn.f32 	%f233, %f171, %f181, %f233;
	fma.rn.f32 	%f225, %f173, %f181, %f225;
	fma.rn.f32 	%f217, %f174, %f181, %f217;
	fma.rn.f32 	%f245, %f175, %f181, %f245;
	ld.volatile.shared.f32 	%f182, [%rd83+448];
	fma.rn.f32 	%f234, %f171, %f182, %f234;
	fma.rn.f32 	%f226, %f173, %f182, %f226;
	fma.rn.f32 	%f218, %f174, %f182, %f218;
	fma.rn.f32 	%f246, %f175, %f182, %f246;
	add.s64 	%rd84, %rd84, 4;
	add.s64 	%rd83, %rd83, 516;
	add.s32 	%r310, %r310, 1;
	setp.lt.s32	%p56, %r310, 8;
	@%p56 bra 	BB14_30;

	bar.sync 	0;
	add.s32 	%r307, %r307, 1;
	setp.lt.s32	%p57, %r307, 128;
	@%p57 bra 	BB14_1;

	mov.u32 	%r301, %tid.x;
	ld.param.u64 	%rd79, [deconv2_forward_param_3];
	mov.u32 	%r300, %tid.y;
	add.s32 	%r35, %r3, %r300;
	mul.wide.s32 	%rd69, %r35, 4;
	add.s64 	%rd70, %rd79, %rd69;
	ld.global.nc.f32 	%f129, [%rd70];
	setp.lt.s32	%p58, %r35, 32;
	shl.b32 	%r36, %r35, 18;
	add.s32 	%r37, %r2, %r301;
	setp.lt.s32	%p59, %r37, 262144;
	and.pred  	%p60, %p58, %p59;
	@!%p60 bra 	BB14_34;
	bra.uni 	BB14_33;

BB14_33:
	ld.param.u64 	%rd82, [deconv2_forward_param_2];
	add.f32 	%f183, %f129, %f235;
	add.s32 	%r298, %r37, %r36;
	cvt.s64.s32	%rd71, %r298;
	add.s64 	%rd72, %rd71, %rd2;
	shl.b64 	%rd73, %rd72, 2;
	add.s64 	%rd74, %rd82, %rd73;
	st.global.f32 	[%rd74], %f183;

BB14_34:
	ld.param.u64 	%rd80, [deconv2_forward_param_2];
	add.s32 	%r38, %r37, 16;
	setp.lt.s32	%p62, %r38, 262144;
	and.pred  	%p63, %p58, %p62;
	add.s32 	%r299, %r38, %r36;
	cvt.s64.s32	%rd75, %r299;
	add.s64 	%rd76, %rd75, %rd2;
	shl.b64 	%rd77, %rd76, 2;
	add.s64 	%rd17, %rd80, %rd77;
	@!%p63 bra 	BB14_36;
	bra.uni 	BB14_35;

BB14_35:
	add.f32 	%f184, %f129, %f236;
	st.global.f32 	[%rd17], %f184;

BB14_36:
	add.s32 	%r39, %r37, 32;
	setp.lt.s32	%p65, %r39, 262144;
	and.pred  	%p66, %p58, %p65;
	@!%p66 bra 	BB14_38;
	bra.uni 	BB14_37;

BB14_37:
	add.f32 	%f185, %f129, %f237;
	st.global.f32 	[%rd17+64], %f185;

BB14_38:
	add.s32 	%r40, %r37, 48;
	setp.lt.s32	%p68, %r40, 262144;
	and.pred  	%p69, %p58, %p68;
	@!%p69 bra 	BB14_40;
	bra.uni 	BB14_39;

BB14_39:
	add.f32 	%f186, %f129, %f238;
	st.global.f32 	[%rd17+128], %f186;

BB14_40:
	add.s32 	%r41, %r37, 64;
	setp.lt.s32	%p71, %r41, 262144;
	and.pred  	%p72, %p58, %p71;
	@!%p72 bra 	BB14_42;
	bra.uni 	BB14_41;

BB14_41:
	add.f32 	%f187, %f129, %f231;
	st.global.f32 	[%rd17+192], %f187;

BB14_42:
	add.s32 	%r42, %r37, 80;
	setp.lt.s32	%p74, %r42, 262144;
	and.pred  	%p75, %p58, %p74;
	@!%p75 bra 	BB14_44;
	bra.uni 	BB14_43;

BB14_43:
	add.f32 	%f188, %f129, %f232;
	st.global.f32 	[%rd17+256], %f188;

BB14_44:
	add.s32 	%r43, %r37, 96;
	setp.lt.s32	%p77, %r43, 262144;
	and.pred  	%p78, %p58, %p77;
	@!%p78 bra 	BB14_46;
	bra.uni 	BB14_45;

BB14_45:
	add.f32 	%f189, %f129, %f233;
	st.global.f32 	[%rd17+320], %f189;

BB14_46:
	add.s32 	%r44, %r37, 112;
	setp.lt.s32	%p80, %r44, 262144;
	and.pred  	%p81, %p58, %p80;
	@!%p81 bra 	BB14_48;
	bra.uni 	BB14_47;

BB14_47:
	add.f32 	%f190, %f129, %f234;
	st.global.f32 	[%rd17+384], %f190;

BB14_48:
	ld.param.u64 	%rd81, [deconv2_forward_param_3];
	add.s32 	%r45, %r35, 4;
	mul.wide.s32 	%rd78, %r45, 4;
	add.s64 	%rd18, %rd81, %rd78;
	ld.global.nc.f32 	%f130, [%rd18];
	setp.lt.s32	%p83, %r45, 32;
	and.pred  	%p84, %p83, %p59;
	@!%p84 bra 	BB14_50;
	bra.uni 	BB14_49;

BB14_49:
	add.f32 	%f191, %f130, %f227;
	st.global.f32 	[%rd17+4194240], %f191;

BB14_50:
	and.pred  	%p87, %p83, %p62;
	@!%p87 bra 	BB14_52;
	bra.uni 	BB14_51;

BB14_51:
	add.f32 	%f192, %f130, %f228;
	st.global.f32 	[%rd17+4194304], %f192;

BB14_52:
	and.pred  	%p90, %p83, %p65;
	@!%p90 bra 	BB14_54;
	bra.uni 	BB14_53;

BB14_53:
	add.f32 	%f193, %f130, %f229;
	st.global.f32 	[%rd17+4194368], %f193;

BB14_54:
	and.pred  	%p93, %p83, %p68;
	@!%p93 bra 	BB14_56;
	bra.uni 	BB14_55;

BB14_55:
	add.f32 	%f194, %f130, %f230;
	st.global.f32 	[%rd17+4194432], %f194;

BB14_56:
	and.pred  	%p96, %p83, %p71;
	@!%p96 bra 	BB14_58;
	bra.uni 	BB14_57;

BB14_57:
	add.f32 	%f195, %f130, %f223;
	st.global.f32 	[%rd17+4194496], %f195;

BB14_58:
	and.pred  	%p99, %p83, %p74;
	@!%p99 bra 	BB14_60;
	bra.uni 	BB14_59;

BB14_59:
	add.f32 	%f196, %f130, %f224;
	st.global.f32 	[%rd17+4194560], %f196;

BB14_60:
	and.pred  	%p102, %p83, %p77;
	@!%p102 bra 	BB14_62;
	bra.uni 	BB14_61;

BB14_61:
	add.f32 	%f197, %f130, %f225;
	st.global.f32 	[%rd17+4194624], %f197;

BB14_62:
	and.pred  	%p105, %p83, %p80;
	@!%p105 bra 	BB14_64;
	bra.uni 	BB14_63;

BB14_63:
	add.f32 	%f198, %f130, %f226;
	st.global.f32 	[%rd17+4194688], %f198;

BB14_64:
	ld.global.nc.f32 	%f131, [%rd18+16];
	add.s32 	%r46, %r35, 8;
	setp.lt.s32	%p107, %r46, 32;
	and.pred  	%p108, %p107, %p59;
	@!%p108 bra 	BB14_66;
	bra.uni 	BB14_65;

BB14_65:
	add.f32 	%f199, %f131, %f219;
	st.global.f32 	[%rd17+8388544], %f199;

BB14_66:
	and.pred  	%p111, %p107, %p62;
	@!%p111 bra 	BB14_68;
	bra.uni 	BB14_67;

BB14_67:
	add.f32 	%f200, %f131, %f220;
	st.global.f32 	[%rd17+8388608], %f200;

BB14_68:
	and.pred  	%p114, %p107, %p65;
	@!%p114 bra 	BB14_70;
	bra.uni 	BB14_69;

BB14_69:
	add.f32 	%f201, %f131, %f221;
	st.global.f32 	[%rd17+8388672], %f201;

BB14_70:
	and.pred  	%p117, %p107, %p68;
	@!%p117 bra 	BB14_72;
	bra.uni 	BB14_71;

BB14_71:
	add.f32 	%f202, %f131, %f222;
	st.global.f32 	[%rd17+8388736], %f202;

BB14_72:
	and.pred  	%p120, %p107, %p71;
	@!%p120 bra 	BB14_74;
	bra.uni 	BB14_73;

BB14_73:
	add.f32 	%f203, %f131, %f215;
	st.global.f32 	[%rd17+8388800], %f203;

BB14_74:
	and.pred  	%p123, %p107, %p74;
	@!%p123 bra 	BB14_76;
	bra.uni 	BB14_75;

BB14_75:
	add.f32 	%f204, %f131, %f216;
	st.global.f32 	[%rd17+8388864], %f204;

BB14_76:
	and.pred  	%p126, %p107, %p77;
	@!%p126 bra 	BB14_78;
	bra.uni 	BB14_77;

BB14_77:
	add.f32 	%f205, %f131, %f217;
	st.global.f32 	[%rd17+8388928], %f205;

BB14_78:
	and.pred  	%p129, %p107, %p80;
	@!%p129 bra 	BB14_80;
	bra.uni 	BB14_79;

BB14_79:
	add.f32 	%f206, %f131, %f218;
	st.global.f32 	[%rd17+8388992], %f206;

BB14_80:
	ld.global.nc.f32 	%f132, [%rd18+32];
	add.s32 	%r47, %r35, 12;
	setp.lt.s32	%p131, %r47, 32;
	and.pred  	%p132, %p131, %p59;
	@!%p132 bra 	BB14_82;
	bra.uni 	BB14_81;

BB14_81:
	add.f32 	%f207, %f132, %f239;
	st.global.f32 	[%rd17+12582848], %f207;

BB14_82:
	and.pred  	%p135, %p131, %p62;
	@!%p135 bra 	BB14_84;
	bra.uni 	BB14_83;

BB14_83:
	add.f32 	%f208, %f132, %f240;
	st.global.f32 	[%rd17+12582912], %f208;

BB14_84:
	and.pred  	%p138, %p131, %p65;
	@!%p138 bra 	BB14_86;
	bra.uni 	BB14_85;

BB14_85:
	add.f32 	%f209, %f132, %f241;
	st.global.f32 	[%rd17+12582976], %f209;

BB14_86:
	and.pred  	%p141, %p131, %p68;
	@!%p141 bra 	BB14_88;
	bra.uni 	BB14_87;

BB14_87:
	add.f32 	%f210, %f132, %f242;
	st.global.f32 	[%rd17+12583040], %f210;

BB14_88:
	and.pred  	%p144, %p131, %p71;
	@!%p144 bra 	BB14_90;
	bra.uni 	BB14_89;

BB14_89:
	add.f32 	%f211, %f132, %f243;
	st.global.f32 	[%rd17+12583104], %f211;

BB14_90:
	and.pred  	%p147, %p131, %p74;
	@!%p147 bra 	BB14_92;
	bra.uni 	BB14_91;

BB14_91:
	add.f32 	%f212, %f132, %f244;
	st.global.f32 	[%rd17+12583168], %f212;

BB14_92:
	and.pred  	%p150, %p131, %p77;
	@!%p150 bra 	BB14_94;
	bra.uni 	BB14_93;

BB14_93:
	add.f32 	%f213, %f132, %f245;
	st.global.f32 	[%rd17+12583232], %f213;

BB14_94:
	and.pred  	%p153, %p131, %p80;
	@!%p153 bra 	BB14_96;
	bra.uni 	BB14_95;

BB14_95:
	add.f32 	%f214, %f132, %f246;
	st.global.f32 	[%rd17+12583296], %f214;

BB14_96:
	ret;
}

	// .globl	deconv3_forward
.entry deconv3_forward(
	.param .u64 .ptr .global .align 4 deconv3_forward_param_0,
	.param .u64 .ptr .global .align 4 deconv3_forward_param_1,
	.param .u64 .ptr .global .align 4 deconv3_forward_param_2,
	.param .u64 .ptr .global .align 4 deconv3_forward_param_3
)
.reqntid 16, 4, 1
{
	.reg .pred 	%p<122>;
	.reg .f32 	%f<279>;
	.reg .b32 	%r<288>;
	.reg .b64 	%rd<87>;
	// demoted variable
	.shared .align 4 .b8 deconv3_forward$Asub[576];
	// demoted variable
	.shared .align 4 .b8 deconv3_forward$Bsub[4128];

	ld.param.u64 	%rd19, [deconv3_forward_param_0];
	ld.param.u64 	%rd20, [deconv3_forward_param_1];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r49, %ctaid.x;
	mov.b32	%r50, %envreg0;
	add.s32 	%r51, %r49, %r50;
	shl.b32 	%r2, %r51, 7;
	mov.u32 	%r52, %ctaid.y;
	mov.b32	%r53, %envreg1;
	add.s32 	%r54, %r52, %r53;
	shl.b32 	%r3, %r54, 4;
	mov.u32 	%r55, %ctaid.z;
	mov.u32 	%r56, %ntid.z;
	mov.b32	%r57, %envreg5;
	mad.lo.s32 	%r58, %r55, %r56, %r57;
	mov.u32 	%r59, %tid.z;
	add.s32 	%r60, %r58, %r59;
	cvt.s64.s32	%rd23, %r60;
	shl.b32 	%r61, %r60, 23;
	cvt.s64.s32	%rd1, %r61;
	mul.lo.s64 	%rd24, %rd23, 3377699720527872;
	shr.s64 	%rd2, %rd24, 32;
	mov.u32 	%r4, %tid.y;
	shl.b32 	%r62, %r4, 4;
	add.s32 	%r63, %r62, %r1;
	shr.s32 	%r64, %r63, 31;
	shr.u32 	%r65, %r64, 29;
	add.s32 	%r66, %r63, %r65;
	shr.s32 	%r67, %r66, 3;
	and.b32  	%r68, %r66, -8;
	sub.s32 	%r5, %r63, %r68;
	add.s32 	%r6, %r67, %r3;
	mul.lo.s32 	%r7, %r6, 81;
	mul.wide.s32 	%rd25, %r67, 36;
	mov.u64 	%rd26, deconv3_forward$Asub;
	add.s64 	%rd27, %rd26, %rd25;
	mul.wide.s32 	%rd28, %r5, 4;
	add.s64 	%rd3, %rd27, %rd28;
	add.s32 	%r69, %r63, 64;
	shr.s32 	%r70, %r69, 31;
	shr.u32 	%r71, %r70, 29;
	add.s32 	%r72, %r69, %r71;
	shr.s32 	%r73, %r72, 3;
	and.b32  	%r74, %r72, -8;
	sub.s32 	%r8, %r69, %r74;
	add.s32 	%r9, %r73, %r3;
	mul.lo.s32 	%r10, %r9, 81;
	mul.wide.s32 	%rd29, %r73, 36;
	add.s64 	%rd30, %rd26, %rd29;
	mul.wide.s32 	%rd31, %r8, 4;
	add.s64 	%rd4, %rd30, %rd31;
	mad.lo.s32 	%r11, %r4, 16, %r1;
	mul.wide.s32 	%rd32, %r4, 36;
	add.s64 	%rd5, %rd26, %rd32;
	mul.wide.s32 	%rd33, %r1, 4;
	mov.u64 	%rd34, deconv3_forward$Bsub;
	add.s64 	%rd6, %rd34, %rd33;
	mov.f32 	%f215, 0f00000000;
	mov.u32 	%r284, 0;
	mov.f32 	%f216, %f215;
	mov.f32 	%f217, %f215;
	mov.f32 	%f218, %f215;
	mov.f32 	%f219, %f215;
	mov.f32 	%f220, %f215;
	mov.f32 	%f221, %f215;
	mov.f32 	%f222, %f215;
	mov.f32 	%f223, %f215;
	mov.f32 	%f224, %f215;
	mov.f32 	%f225, %f215;
	mov.f32 	%f226, %f215;
	mov.f32 	%f227, %f215;
	mov.f32 	%f228, %f215;
	mov.f32 	%f229, %f215;
	mov.f32 	%f230, %f215;
	mov.f32 	%f231, %f215;
	mov.f32 	%f232, %f215;
	mov.f32 	%f233, %f215;
	mov.f32 	%f234, %f215;
	mov.f32 	%f235, %f215;
	mov.f32 	%f236, %f215;
	mov.f32 	%f237, %f215;
	mov.f32 	%f238, %f215;
	mov.f32 	%f239, %f215;
	mov.f32 	%f240, %f215;
	mov.f32 	%f241, %f215;
	mov.f32 	%f242, %f215;
	mov.f32 	%f243, %f215;
	mov.f32 	%f244, %f215;
	mov.f32 	%f245, %f215;
	mov.f32 	%f246, %f215;

BB15_1:
	shl.b32 	%r13, %r284, 3;
	add.s32 	%r14, %r5, %r13;
	setp.lt.s32	%p1, %r14, 2592;
	setp.lt.s32	%p2, %r6, 3;
	and.pred  	%p3, %p2, %p1;
	@%p3 bra 	BB15_3;
	bra.uni 	BB15_2;

BB15_3:
	mul.hi.s32 	%r76, %r14, 424194301;
	shr.u32 	%r77, %r76, 31;
	shr.s32 	%r78, %r76, 3;
	add.s32 	%r79, %r78, %r77;
	mul.lo.s32 	%r80, %r79, 81;
	sub.s32 	%r81, %r14, %r80;
	mov.u32 	%r82, 80;
	sub.s32 	%r83, %r82, %r81;
	add.s32 	%r84, %r83, %r7;
	mad.lo.s32 	%r85, %r79, 243, %r84;
	mul.wide.s32 	%rd35, %r85, 4;
	add.s64 	%rd36, %rd20, %rd35;
	ld.global.nc.f32 	%f165, [%rd36];
	st.volatile.shared.f32 	[%rd3], %f165;
	bra.uni 	BB15_4;

BB15_2:
	mov.u32 	%r75, 0;
	st.volatile.shared.u32 	[%rd3], %r75;

BB15_4:
	shl.b32 	%r283, %r284, 3;
	setp.lt.s32	%p4, %r9, 3;
	add.s32 	%r15, %r8, %r283;
	setp.lt.s32	%p5, %r15, 2592;
	and.pred  	%p6, %p4, %p5;
	@%p6 bra 	BB15_6;
	bra.uni 	BB15_5;

BB15_6:
	mul.hi.s32 	%r89, %r15, 424194301;
	shr.u32 	%r90, %r89, 31;
	shr.s32 	%r91, %r89, 3;
	add.s32 	%r92, %r91, %r90;
	mul.lo.s32 	%r93, %r92, 81;
	sub.s32 	%r94, %r15, %r93;
	mov.u32 	%r95, 80;
	sub.s32 	%r96, %r95, %r94;
	add.s32 	%r97, %r96, %r10;
	mad.lo.s32 	%r98, %r92, 243, %r97;
	mul.wide.s32 	%rd37, %r98, 4;
	add.s64 	%rd38, %rd20, %rd37;
	ld.global.nc.f32 	%f166, [%rd38];
	st.volatile.shared.f32 	[%rd4], %f166;
	bra.uni 	BB15_7;

BB15_5:
	mov.u32 	%r87, 0;
	st.volatile.shared.u32 	[%rd4], %r87;

BB15_7:
	mov.u32 	%r286, -16;
	mov.u32 	%r285, %r11;

BB15_8:
	.pragma "nounroll";
	shl.b32 	%r281, %r284, 3;
	shr.s32 	%r99, %r285, 31;
	shr.u32 	%r100, %r99, 25;
	add.s32 	%r101, %r285, %r100;
	shr.s32 	%r102, %r101, 7;
	add.s32 	%r18, %r102, %r281;
	and.b32  	%r103, %r101, -128;
	sub.s32 	%r104, %r285, %r103;
	add.s32 	%r19, %r104, %r2;
	setp.lt.s32	%p7, %r19, 262144;
	setp.lt.s32	%p8, %r18, 2592;
	and.pred  	%p9, %p7, %p8;
	mul.wide.s32 	%rd39, %r102, 516;
	add.s64 	%rd41, %rd34, %rd39;
	mul.wide.s32 	%rd42, %r104, 4;
	add.s64 	%rd7, %rd41, %rd42;
	@%p9 bra 	BB15_10;
	bra.uni 	BB15_9;

BB15_10:
	mul.hi.s32 	%r106, %r18, 954437177;
	shr.u32 	%r107, %r106, 31;
	shr.s32 	%r108, %r106, 1;
	add.s32 	%r109, %r108, %r107;
	mul.lo.s32 	%r110, %r109, 9;
	sub.s32 	%r111, %r18, %r110;
	mul.hi.s32 	%r112, %r109, 954437177;
	shr.u32 	%r113, %r112, 31;
	shr.s32 	%r114, %r112, 1;
	add.s32 	%r115, %r114, %r113;
	mul.lo.s32 	%r116, %r115, 9;
	sub.s32 	%r117, %r109, %r116;
	shr.s32 	%r118, %r19, 31;
	shr.u32 	%r119, %r118, 23;
	add.s32 	%r120, %r19, %r119;
	shr.s32 	%r121, %r120, 9;
	shr.s32 	%r122, %r120, 31;
	shr.u32 	%r123, %r122, 23;
	add.s32 	%r124, %r121, %r123;
	and.b32  	%r125, %r124, -512;
	sub.s32 	%r126, %r121, %r125;
	add.s32 	%r127, %r117, %r126;
	add.s32 	%r128, %r127, -4;
	mul.hi.s32 	%r129, %r18, 424194301;
	shr.u32 	%r130, %r129, 31;
	shr.u32 	%r131, %r129, 3;
	add.s32 	%r132, %r131, %r130;
	shl.b32 	%r133, %r132, 9;
	add.s32 	%r134, %r128, %r133;
	and.b32  	%r135, %r120, -512;
	sub.s32 	%r136, %r19, %r135;
	add.s32 	%r137, %r111, %r136;
	add.s32 	%r138, %r137, -4;
	shl.b32 	%r139, %r134, 9;
	add.s32 	%r20, %r139, %r138;
	or.b32  	%r140, %r128, %r138;
	setp.lt.u32	%p10, %r140, 512;
	@%p10 bra 	BB15_12;
	bra.uni 	BB15_11;

BB15_12:
	cvt.s64.s32	%rd43, %r20;
	add.s64 	%rd44, %rd43, %rd1;
	shl.b64 	%rd45, %rd44, 2;
	add.s64 	%rd46, %rd19, %rd45;
	ld.global.nc.f32 	%f167, [%rd46];
	st.volatile.shared.f32 	[%rd7], %f167;
	bra.uni 	BB15_13;

BB15_9:
	mov.u32 	%r105, 0;
	st.volatile.shared.u32 	[%rd7], %r105;
	bra.uni 	BB15_13;

BB15_11:
	mov.u32 	%r141, 0;
	st.volatile.shared.u32 	[%rd7], %r141;

BB15_13:
	shl.b32 	%r282, %r284, 3;
	add.s32 	%r142, %r285, 64;
	shr.s32 	%r143, %r142, 31;
	shr.u32 	%r144, %r143, 25;
	add.s32 	%r145, %r142, %r144;
	and.b32  	%r146, %r145, -128;
	sub.s32 	%r147, %r142, %r146;
	shr.s32 	%r148, %r145, 7;
	add.s32 	%r21, %r148, %r282;
	add.s32 	%r22, %r147, %r2;
	setp.lt.s32	%p11, %r22, 262144;
	setp.lt.s32	%p12, %r21, 2592;
	and.pred  	%p13, %p11, %p12;
	mul.wide.s32 	%rd47, %r148, 516;
	add.s64 	%rd49, %rd34, %rd47;
	mul.wide.s32 	%rd50, %r147, 4;
	add.s64 	%rd8, %rd49, %rd50;
	@%p13 bra 	BB15_15;
	bra.uni 	BB15_14;

BB15_15:
	mul.hi.s32 	%r150, %r21, 954437177;
	shr.u32 	%r151, %r150, 31;
	shr.s32 	%r152, %r150, 1;
	add.s32 	%r153, %r152, %r151;
	mul.lo.s32 	%r154, %r153, 9;
	sub.s32 	%r155, %r21, %r154;
	mul.hi.s32 	%r156, %r153, 954437177;
	shr.u32 	%r157, %r156, 31;
	shr.s32 	%r158, %r156, 1;
	add.s32 	%r159, %r158, %r157;
	mul.lo.s32 	%r160, %r159, 9;
	sub.s32 	%r161, %r153, %r160;
	shr.s32 	%r162, %r22, 31;
	shr.u32 	%r163, %r162, 23;
	add.s32 	%r164, %r22, %r163;
	shr.s32 	%r165, %r164, 9;
	shr.s32 	%r166, %r164, 31;
	shr.u32 	%r167, %r166, 23;
	add.s32 	%r168, %r165, %r167;
	and.b32  	%r169, %r168, -512;
	sub.s32 	%r170, %r165, %r169;
	add.s32 	%r171, %r161, %r170;
	add.s32 	%r172, %r171, -4;
	mul.hi.s32 	%r173, %r21, 424194301;
	shr.u32 	%r174, %r173, 31;
	shr.u32 	%r175, %r173, 3;
	add.s32 	%r176, %r175, %r174;
	shl.b32 	%r177, %r176, 9;
	add.s32 	%r178, %r172, %r177;
	and.b32  	%r179, %r164, -512;
	sub.s32 	%r180, %r22, %r179;
	add.s32 	%r181, %r155, %r180;
	add.s32 	%r182, %r181, -4;
	shl.b32 	%r183, %r178, 9;
	add.s32 	%r23, %r183, %r182;
	or.b32  	%r184, %r172, %r182;
	setp.lt.u32	%p14, %r184, 512;
	@%p14 bra 	BB15_17;
	bra.uni 	BB15_16;

BB15_17:
	cvt.s64.s32	%rd51, %r23;
	add.s64 	%rd52, %rd51, %rd1;
	shl.b64 	%rd53, %rd52, 2;
	add.s64 	%rd54, %rd19, %rd53;
	ld.global.nc.f32 	%f168, [%rd54];
	st.volatile.shared.f32 	[%rd8], %f168;
	bra.uni 	BB15_18;

BB15_14:
	mov.u32 	%r149, 0;
	st.volatile.shared.u32 	[%rd8], %r149;
	bra.uni 	BB15_18;

BB15_16:
	mov.u32 	%r185, 0;
	st.volatile.shared.u32 	[%rd8], %r185;

BB15_18:
	shl.b32 	%r279, %r284, 3;
	add.s32 	%r186, %r285, 128;
	shr.s32 	%r187, %r186, 31;
	shr.u32 	%r188, %r187, 25;
	add.s32 	%r189, %r186, %r188;
	and.b32  	%r190, %r189, -128;
	sub.s32 	%r191, %r186, %r190;
	shr.s32 	%r192, %r189, 7;
	add.s32 	%r24, %r192, %r279;
	add.s32 	%r25, %r191, %r2;
	setp.lt.s32	%p15, %r25, 262144;
	setp.lt.s32	%p16, %r24, 2592;
	and.pred  	%p17, %p15, %p16;
	mul.wide.s32 	%rd55, %r192, 516;
	add.s64 	%rd57, %rd34, %rd55;
	mul.wide.s32 	%rd58, %r191, 4;
	add.s64 	%rd9, %rd57, %rd58;
	@%p17 bra 	BB15_20;
	bra.uni 	BB15_19;

BB15_20:
	mul.hi.s32 	%r194, %r24, 954437177;
	shr.u32 	%r195, %r194, 31;
	shr.s32 	%r196, %r194, 1;
	add.s32 	%r197, %r196, %r195;
	mul.lo.s32 	%r198, %r197, 9;
	sub.s32 	%r199, %r24, %r198;
	mul.hi.s32 	%r200, %r197, 954437177;
	shr.u32 	%r201, %r200, 31;
	shr.s32 	%r202, %r200, 1;
	add.s32 	%r203, %r202, %r201;
	mul.lo.s32 	%r204, %r203, 9;
	sub.s32 	%r205, %r197, %r204;
	shr.s32 	%r206, %r25, 31;
	shr.u32 	%r207, %r206, 23;
	add.s32 	%r208, %r25, %r207;
	shr.s32 	%r209, %r208, 9;
	shr.s32 	%r210, %r208, 31;
	shr.u32 	%r211, %r210, 23;
	add.s32 	%r212, %r209, %r211;
	and.b32  	%r213, %r212, -512;
	sub.s32 	%r214, %r209, %r213;
	add.s32 	%r215, %r205, %r214;
	add.s32 	%r216, %r215, -4;
	mul.hi.s32 	%r217, %r24, 424194301;
	shr.u32 	%r218, %r217, 31;
	shr.u32 	%r219, %r217, 3;
	add.s32 	%r220, %r219, %r218;
	shl.b32 	%r221, %r220, 9;
	add.s32 	%r222, %r216, %r221;
	and.b32  	%r223, %r208, -512;
	sub.s32 	%r224, %r25, %r223;
	add.s32 	%r225, %r199, %r224;
	add.s32 	%r226, %r225, -4;
	shl.b32 	%r227, %r222, 9;
	add.s32 	%r26, %r227, %r226;
	or.b32  	%r228, %r216, %r226;
	setp.lt.u32	%p18, %r228, 512;
	@%p18 bra 	BB15_22;
	bra.uni 	BB15_21;

BB15_22:
	cvt.s64.s32	%rd59, %r26;
	add.s64 	%rd60, %rd59, %rd1;
	shl.b64 	%rd61, %rd60, 2;
	add.s64 	%rd62, %rd19, %rd61;
	ld.global.nc.f32 	%f169, [%rd62];
	st.volatile.shared.f32 	[%rd9], %f169;
	bra.uni 	BB15_23;

BB15_19:
	mov.u32 	%r193, 0;
	st.volatile.shared.u32 	[%rd9], %r193;
	bra.uni 	BB15_23;

BB15_21:
	mov.u32 	%r229, 0;
	st.volatile.shared.u32 	[%rd9], %r229;

BB15_23:
	shl.b32 	%r280, %r284, 3;
	add.s32 	%r230, %r285, 192;
	shr.s32 	%r231, %r230, 31;
	shr.u32 	%r232, %r231, 25;
	add.s32 	%r233, %r230, %r232;
	and.b32  	%r234, %r233, -128;
	sub.s32 	%r235, %r230, %r234;
	shr.s32 	%r236, %r233, 7;
	add.s32 	%r27, %r236, %r280;
	add.s32 	%r28, %r235, %r2;
	setp.lt.s32	%p19, %r28, 262144;
	setp.lt.s32	%p20, %r27, 2592;
	and.pred  	%p21, %p19, %p20;
	mul.wide.s32 	%rd63, %r236, 516;
	add.s64 	%rd65, %rd34, %rd63;
	mul.wide.s32 	%rd66, %r235, 4;
	add.s64 	%rd10, %rd65, %rd66;
	@%p21 bra 	BB15_25;
	bra.uni 	BB15_24;

BB15_25:
	mul.hi.s32 	%r238, %r27, 954437177;
	shr.u32 	%r239, %r238, 31;
	shr.s32 	%r240, %r238, 1;
	add.s32 	%r241, %r240, %r239;
	mul.lo.s32 	%r242, %r241, 9;
	sub.s32 	%r243, %r27, %r242;
	mul.hi.s32 	%r244, %r241, 954437177;
	shr.u32 	%r245, %r244, 31;
	shr.s32 	%r246, %r244, 1;
	add.s32 	%r247, %r246, %r245;
	mul.lo.s32 	%r248, %r247, 9;
	sub.s32 	%r249, %r241, %r248;
	shr.s32 	%r250, %r28, 31;
	shr.u32 	%r251, %r250, 23;
	add.s32 	%r252, %r28, %r251;
	shr.s32 	%r253, %r252, 9;
	shr.s32 	%r254, %r252, 31;
	shr.u32 	%r255, %r254, 23;
	add.s32 	%r256, %r253, %r255;
	and.b32  	%r257, %r256, -512;
	sub.s32 	%r258, %r253, %r257;
	add.s32 	%r259, %r249, %r258;
	add.s32 	%r260, %r259, -4;
	mul.hi.s32 	%r261, %r27, 424194301;
	shr.u32 	%r262, %r261, 31;
	shr.u32 	%r263, %r261, 3;
	add.s32 	%r264, %r263, %r262;
	shl.b32 	%r265, %r264, 9;
	add.s32 	%r266, %r260, %r265;
	and.b32  	%r267, %r252, -512;
	sub.s32 	%r268, %r28, %r267;
	add.s32 	%r269, %r243, %r268;
	add.s32 	%r270, %r269, -4;
	shl.b32 	%r271, %r266, 9;
	add.s32 	%r29, %r271, %r270;
	or.b32  	%r272, %r260, %r270;
	setp.lt.u32	%p22, %r272, 512;
	@%p22 bra 	BB15_27;
	bra.uni 	BB15_26;

BB15_27:
	cvt.s64.s32	%rd67, %r29;
	add.s64 	%rd68, %rd67, %rd1;
	shl.b64 	%rd69, %rd68, 2;
	add.s64 	%rd70, %rd19, %rd69;
	ld.global.nc.f32 	%f170, [%rd70];
	st.volatile.shared.f32 	[%rd10], %f170;
	bra.uni 	BB15_28;

BB15_24:
	mov.u32 	%r237, 0;
	st.volatile.shared.u32 	[%rd10], %r237;
	bra.uni 	BB15_28;

BB15_26:
	mov.u32 	%r273, 0;
	st.volatile.shared.u32 	[%rd10], %r273;

BB15_28:
	add.s32 	%r286, %r286, 4;
	add.s32 	%r285, %r285, 256;
	setp.ne.s32	%p23, %r286, 0;
	@%p23 bra 	BB15_8;

	bar.sync 	0;
	mov.u32 	%r287, 0;
	mov.u64 	%rd85, %rd6;
	mov.u64 	%rd86, %rd5;

BB15_30:
	.pragma "nounroll";
	ld.volatile.shared.f32 	%f171, [%rd86];
	ld.volatile.shared.f32 	%f172, [%rd85];
	fma.rn.f32 	%f235, %f171, %f172, %f235;
	ld.volatile.shared.f32 	%f173, [%rd86+144];
	fma.rn.f32 	%f227, %f173, %f172, %f227;
	ld.volatile.shared.f32 	%f174, [%rd86+288];
	fma.rn.f32 	%f219, %f174, %f172, %f219;
	ld.volatile.shared.f32 	%f175, [%rd86+432];
	fma.rn.f32 	%f239, %f175, %f172, %f239;
	ld.volatile.shared.f32 	%f176, [%rd85+64];
	fma.rn.f32 	%f236, %f171, %f176, %f236;
	fma.rn.f32 	%f228, %f173, %f176, %f228;
	fma.rn.f32 	%f220, %f174, %f176, %f220;
	fma.rn.f32 	%f240, %f175, %f176, %f240;
	ld.volatile.shared.f32 	%f177, [%rd85+128];
	fma.rn.f32 	%f237, %f171, %f177, %f237;
	fma.rn.f32 	%f229, %f173, %f177, %f229;
	fma.rn.f32 	%f221, %f174, %f177, %f221;
	fma.rn.f32 	%f241, %f175, %f177, %f241;
	ld.volatile.shared.f32 	%f178, [%rd85+192];
	fma.rn.f32 	%f238, %f171, %f178, %f238;
	fma.rn.f32 	%f230, %f173, %f178, %f230;
	fma.rn.f32 	%f222, %f174, %f178, %f222;
	fma.rn.f32 	%f242, %f175, %f178, %f242;
	ld.volatile.shared.f32 	%f179, [%rd85+256];
	fma.rn.f32 	%f231, %f171, %f179, %f231;
	fma.rn.f32 	%f223, %f173, %f179, %f223;
	fma.rn.f32 	%f215, %f174, %f179, %f215;
	fma.rn.f32 	%f243, %f175, %f179, %f243;
	ld.volatile.shared.f32 	%f180, [%rd85+320];
	fma.rn.f32 	%f232, %f171, %f180, %f232;
	fma.rn.f32 	%f224, %f173, %f180, %f224;
	fma.rn.f32 	%f216, %f174, %f180, %f216;
	fma.rn.f32 	%f244, %f175, %f180, %f244;
	ld.volatile.shared.f32 	%f181, [%rd85+384];
	fma.rn.f32 	%f233, %f171, %f181, %f233;
	fma.rn.f32 	%f225, %f173, %f181, %f225;
	fma.rn.f32 	%f217, %f174, %f181, %f217;
	fma.rn.f32 	%f245, %f175, %f181, %f245;
	ld.volatile.shared.f32 	%f182, [%rd85+448];
	fma.rn.f32 	%f234, %f171, %f182, %f234;
	fma.rn.f32 	%f226, %f173, %f182, %f226;
	fma.rn.f32 	%f218, %f174, %f182, %f218;
	fma.rn.f32 	%f246, %f175, %f182, %f246;
	add.s64 	%rd86, %rd86, 4;
	add.s64 	%rd85, %rd85, 516;
	add.s32 	%r287, %r287, 1;
	setp.lt.s32	%p24, %r287, 8;
	@%p24 bra 	BB15_30;

	bar.sync 	0;
	add.s32 	%r284, %r284, 1;
	setp.lt.s32	%p25, %r284, 324;
	@%p25 bra 	BB15_1;

	mov.u32 	%r278, %tid.x;
	ld.param.u64 	%rd81, [deconv3_forward_param_3];
	mov.u32 	%r277, %tid.y;
	add.s32 	%r35, %r3, %r277;
	mul.wide.s32 	%rd71, %r35, 4;
	add.s64 	%rd72, %rd81, %rd71;
	ld.global.nc.f32 	%f129, [%rd72];
	setp.lt.s32	%p26, %r35, 3;
	shl.b32 	%r36, %r35, 18;
	add.s32 	%r37, %r2, %r278;
	setp.lt.s32	%p27, %r37, 262144;
	and.pred  	%p28, %p26, %p27;
	@!%p28 bra 	BB15_34;
	bra.uni 	BB15_33;

BB15_33:
	ld.param.u64 	%rd84, [deconv3_forward_param_2];
	add.f32 	%f183, %f129, %f235;
	add.s32 	%r275, %r37, %r36;
	cvt.s64.s32	%rd73, %r275;
	add.s64 	%rd74, %rd73, %rd2;
	shl.b64 	%rd75, %rd74, 2;
	add.s64 	%rd76, %rd84, %rd75;
	st.global.f32 	[%rd76], %f183;

BB15_34:
	ld.param.u64 	%rd82, [deconv3_forward_param_2];
	add.s32 	%r38, %r37, 16;
	setp.lt.s32	%p30, %r38, 262144;
	and.pred  	%p31, %p26, %p30;
	add.s32 	%r276, %r38, %r36;
	cvt.s64.s32	%rd77, %r276;
	add.s64 	%rd78, %rd77, %rd2;
	shl.b64 	%rd79, %rd78, 2;
	add.s64 	%rd17, %rd82, %rd79;
	@!%p31 bra 	BB15_36;
	bra.uni 	BB15_35;

BB15_35:
	add.f32 	%f184, %f129, %f236;
	st.global.f32 	[%rd17], %f184;

BB15_36:
	add.s32 	%r39, %r37, 32;
	setp.lt.s32	%p33, %r39, 262144;
	and.pred  	%p34, %p26, %p33;
	@!%p34 bra 	BB15_38;
	bra.uni 	BB15_37;

BB15_37:
	add.f32 	%f185, %f129, %f237;
	st.global.f32 	[%rd17+64], %f185;

BB15_38:
	add.s32 	%r40, %r37, 48;
	setp.lt.s32	%p36, %r40, 262144;
	and.pred  	%p37, %p26, %p36;
	@!%p37 bra 	BB15_40;
	bra.uni 	BB15_39;

BB15_39:
	add.f32 	%f186, %f129, %f238;
	st.global.f32 	[%rd17+128], %f186;

BB15_40:
	add.s32 	%r41, %r37, 64;
	setp.lt.s32	%p39, %r41, 262144;
	and.pred  	%p40, %p26, %p39;
	@!%p40 bra 	BB15_42;
	bra.uni 	BB15_41;

BB15_41:
	add.f32 	%f187, %f129, %f231;
	st.global.f32 	[%rd17+192], %f187;

BB15_42:
	add.s32 	%r42, %r37, 80;
	setp.lt.s32	%p42, %r42, 262144;
	and.pred  	%p43, %p26, %p42;
	@!%p43 bra 	BB15_44;
	bra.uni 	BB15_43;

BB15_43:
	add.f32 	%f188, %f129, %f232;
	st.global.f32 	[%rd17+256], %f188;

BB15_44:
	add.s32 	%r43, %r37, 96;
	setp.lt.s32	%p45, %r43, 262144;
	and.pred  	%p46, %p26, %p45;
	@!%p46 bra 	BB15_46;
	bra.uni 	BB15_45;

BB15_45:
	add.f32 	%f189, %f129, %f233;
	st.global.f32 	[%rd17+320], %f189;

BB15_46:
	add.s32 	%r44, %r37, 112;
	setp.lt.s32	%p48, %r44, 262144;
	and.pred  	%p49, %p26, %p48;
	@!%p49 bra 	BB15_48;
	bra.uni 	BB15_47;

BB15_47:
	add.f32 	%f190, %f129, %f234;
	st.global.f32 	[%rd17+384], %f190;

BB15_48:
	ld.param.u64 	%rd83, [deconv3_forward_param_3];
	add.s32 	%r45, %r35, 4;
	mul.wide.s32 	%rd80, %r45, 4;
	add.s64 	%rd18, %rd83, %rd80;
	ld.global.nc.f32 	%f130, [%rd18];
	setp.lt.s32	%p51, %r45, 3;
	and.pred  	%p52, %p51, %p27;
	@!%p52 bra 	BB15_50;
	bra.uni 	BB15_49;

BB15_49:
	add.f32 	%f191, %f130, %f227;
	st.global.f32 	[%rd17+4194240], %f191;

BB15_50:
	and.pred  	%p55, %p51, %p30;
	@!%p55 bra 	BB15_52;
	bra.uni 	BB15_51;

BB15_51:
	add.f32 	%f192, %f130, %f228;
	st.global.f32 	[%rd17+4194304], %f192;

BB15_52:
	and.pred  	%p58, %p51, %p33;
	@!%p58 bra 	BB15_54;
	bra.uni 	BB15_53;

BB15_53:
	add.f32 	%f193, %f130, %f229;
	st.global.f32 	[%rd17+4194368], %f193;

BB15_54:
	and.pred  	%p61, %p51, %p36;
	@!%p61 bra 	BB15_56;
	bra.uni 	BB15_55;

BB15_55:
	add.f32 	%f194, %f130, %f230;
	st.global.f32 	[%rd17+4194432], %f194;

BB15_56:
	and.pred  	%p64, %p51, %p39;
	@!%p64 bra 	BB15_58;
	bra.uni 	BB15_57;

BB15_57:
	add.f32 	%f195, %f130, %f223;
	st.global.f32 	[%rd17+4194496], %f195;

BB15_58:
	and.pred  	%p67, %p51, %p42;
	@!%p67 bra 	BB15_60;
	bra.uni 	BB15_59;

BB15_59:
	add.f32 	%f196, %f130, %f224;
	st.global.f32 	[%rd17+4194560], %f196;

BB15_60:
	and.pred  	%p70, %p51, %p45;
	@!%p70 bra 	BB15_62;
	bra.uni 	BB15_61;

BB15_61:
	add.f32 	%f197, %f130, %f225;
	st.global.f32 	[%rd17+4194624], %f197;

BB15_62:
	and.pred  	%p73, %p51, %p48;
	@!%p73 bra 	BB15_64;
	bra.uni 	BB15_63;

BB15_63:
	add.f32 	%f198, %f130, %f226;
	st.global.f32 	[%rd17+4194688], %f198;

BB15_64:
	ld.global.nc.f32 	%f131, [%rd18+16];
	add.s32 	%r46, %r35, 8;
	setp.lt.s32	%p75, %r46, 3;
	and.pred  	%p76, %p75, %p27;
	@!%p76 bra 	BB15_66;
	bra.uni 	BB15_65;

BB15_65:
	add.f32 	%f199, %f131, %f219;
	st.global.f32 	[%rd17+8388544], %f199;

BB15_66:
	and.pred  	%p79, %p75, %p30;
	@!%p79 bra 	BB15_68;
	bra.uni 	BB15_67;

BB15_67:
	add.f32 	%f200, %f131, %f220;
	st.global.f32 	[%rd17+8388608], %f200;

BB15_68:
	and.pred  	%p82, %p75, %p33;
	@!%p82 bra 	BB15_70;
	bra.uni 	BB15_69;

BB15_69:
	add.f32 	%f201, %f131, %f221;
	st.global.f32 	[%rd17+8388672], %f201;

BB15_70:
	and.pred  	%p85, %p75, %p36;
	@!%p85 bra 	BB15_72;
	bra.uni 	BB15_71;

BB15_71:
	add.f32 	%f202, %f131, %f222;
	st.global.f32 	[%rd17+8388736], %f202;

BB15_72:
	and.pred  	%p88, %p75, %p39;
	@!%p88 bra 	BB15_74;
	bra.uni 	BB15_73;

BB15_73:
	add.f32 	%f203, %f131, %f215;
	st.global.f32 	[%rd17+8388800], %f203;

BB15_74:
	and.pred  	%p91, %p75, %p42;
	@!%p91 bra 	BB15_76;
	bra.uni 	BB15_75;

BB15_75:
	add.f32 	%f204, %f131, %f216;
	st.global.f32 	[%rd17+8388864], %f204;

BB15_76:
	and.pred  	%p94, %p75, %p45;
	@!%p94 bra 	BB15_78;
	bra.uni 	BB15_77;

BB15_77:
	add.f32 	%f205, %f131, %f217;
	st.global.f32 	[%rd17+8388928], %f205;

BB15_78:
	and.pred  	%p97, %p75, %p48;
	@!%p97 bra 	BB15_80;
	bra.uni 	BB15_79;

BB15_79:
	add.f32 	%f206, %f131, %f218;
	st.global.f32 	[%rd17+8388992], %f206;

BB15_80:
	ld.global.nc.f32 	%f132, [%rd18+32];
	add.s32 	%r47, %r35, 12;
	setp.lt.s32	%p99, %r47, 3;
	and.pred  	%p100, %p99, %p27;
	@!%p100 bra 	BB15_82;
	bra.uni 	BB15_81;

BB15_81:
	add.f32 	%f207, %f132, %f239;
	st.global.f32 	[%rd17+12582848], %f207;

BB15_82:
	and.pred  	%p103, %p99, %p30;
	@!%p103 bra 	BB15_84;
	bra.uni 	BB15_83;

BB15_83:
	add.f32 	%f208, %f132, %f240;
	st.global.f32 	[%rd17+12582912], %f208;

BB15_84:
	and.pred  	%p106, %p99, %p33;
	@!%p106 bra 	BB15_86;
	bra.uni 	BB15_85;

BB15_85:
	add.f32 	%f209, %f132, %f241;
	st.global.f32 	[%rd17+12582976], %f209;

BB15_86:
	and.pred  	%p109, %p99, %p36;
	@!%p109 bra 	BB15_88;
	bra.uni 	BB15_87;

BB15_87:
	add.f32 	%f210, %f132, %f242;
	st.global.f32 	[%rd17+12583040], %f210;

BB15_88:
	and.pred  	%p112, %p99, %p39;
	@!%p112 bra 	BB15_90;
	bra.uni 	BB15_89;

BB15_89:
	add.f32 	%f211, %f132, %f243;
	st.global.f32 	[%rd17+12583104], %f211;

BB15_90:
	and.pred  	%p115, %p99, %p42;
	@!%p115 bra 	BB15_92;
	bra.uni 	BB15_91;

BB15_91:
	add.f32 	%f212, %f132, %f244;
	st.global.f32 	[%rd17+12583168], %f212;

BB15_92:
	and.pred  	%p118, %p99, %p45;
	@!%p118 bra 	BB15_94;
	bra.uni 	BB15_93;

BB15_93:
	add.f32 	%f213, %f132, %f245;
	st.global.f32 	[%rd17+12583232], %f213;

BB15_94:
	and.pred  	%p121, %p99, %p48;
	@!%p121 bra 	BB15_96;
	bra.uni 	BB15_95;

BB15_95:
	add.f32 	%f214, %f132, %f246;
	st.global.f32 	[%rd17+12583296], %f214;

BB15_96:
	ret;
}


.metadata_section {

.metadata 0 {
	"cl_kernel_attributes",
	"conv1_forward",
	"vec_type_hint(float4) reqd_work_group_size(16,4,1)"
}

.metadata 1 {
	"cl_kernel_attributes",
	"conv2_forward",
	"vec_type_hint(float4) reqd_work_group_size(16,4,1)"
}

.metadata 2 {
	"cl_kernel_attributes",
	"conv3_forward",
	"vec_type_hint(float4) reqd_work_group_size(16,4,1)"
}

.metadata 3 {
	"cl_kernel_attributes",
	"res1_conv1_forward",
	"vec_type_hint(float4) reqd_work_group_size(16,4,1)"
}

.metadata 4 {
	"cl_kernel_attributes",
	"res1_conv2_forward",
	"vec_type_hint(float4) reqd_work_group_size(16,4,1)"
}

.metadata 5 {
	"cl_kernel_attributes",
	"res2_conv1_forward",
	"vec_type_hint(float4) reqd_work_group_size(16,4,1)"
}

.metadata 6 {
	"cl_kernel_attributes",
	"res2_conv2_forward",
	"vec_type_hint(float4) reqd_work_group_size(16,4,1)"
}

.metadata 7 {
	"cl_kernel_attributes",
	"res3_conv1_forward",
	"vec_type_hint(float4) reqd_work_group_size(16,4,1)"
}

.metadata 8 {
	"cl_kernel_attributes",
	"res3_conv2_forward",
	"vec_type_hint(float4) reqd_work_group_size(16,4,1)"
}

.metadata 9 {
	"cl_kernel_attributes",
	"res4_conv1_forward",
	"vec_type_hint(float4) reqd_work_group_size(16,4,1)"
}

.metadata 10 {
	"cl_kernel_attributes",
	"res4_conv2_forward",
	"vec_type_hint(float4) reqd_work_group_size(16,4,1)"
}

.metadata 11 {
	"cl_kernel_attributes",
	"res5_conv1_forward",
	"vec_type_hint(float4) reqd_work_group_size(16,4,1)"
}

.metadata 12 {
	"cl_kernel_attributes",
	"res5_conv2_forward",
	"vec_type_hint(float4) reqd_work_group_size(16,4,1)"
}

.metadata 13 {
	"cl_kernel_attributes",
	"deconv1_forward",
	"vec_type_hint(float4) reqd_work_group_size(16,4,1)"
}

.metadata 14 {
	"cl_kernel_attributes",
	"deconv2_forward",
	"vec_type_hint(float4) reqd_work_group_size(16,4,1)"
}

.metadata 15 {
	"cl_kernel_attributes",
	"deconv3_forward",
	"vec_type_hint(float4) reqd_work_group_size(16,4,1)"
}

} // end of .metadata_section
  