library ieee;
use ieee.std_logic_1164.all;

entity register is
generic(N: positive := 8);
port(clk: in std_logic;
		input: in std_logic_vector(N downto 0);
		output: out std_logic_vector(N downto 0)
		);
end entity;

architecture bhv of register is
begin
	process(clk)
	begin
		if rising_edge(clk) then
			output <= input;
		end if;
	end process;
end architecture;
