###############################################################
#  Generated by:      Cadence Tempus 22.11-s001_1
#  OS:                Linux x86_64(Host ID APL16.kletech.ac.in)
#  Generated on:      Sat May 31 16:31:16 2025
#  Design:            updown_counter
#  Command:           report_timing -from count_reg[1]/CK -to count_reg[2]/D -check_type hold
###############################################################
Path 1: MET Hold Check with Pin count_reg[2]/CK 
Endpoint:   count_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: count_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.164
  Arrival Time                  0.415
  Slack Time                    0.251
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------
      Instance      Arc          Cell      Delay  Arrival  Required  
                                                  Time     Time  
      -------------------------------------------------------------
      count_reg[1]  CK ^         -         -      0.000    -0.251  
      count_reg[1]  CK ^ -> Q ^  DFFTRX4   0.254  0.254    0.003  
      g230__8428    A ^ -> Y v   NOR2X4    0.039  0.293    0.042  
      g225__5107    B1 v -> Y ^  OAI221X2  0.052  0.345    0.093  
      g224__2398    B1 ^ -> Y v  OAI32X2   0.071  0.415    0.164  
      count_reg[2]  D v          DFFHQX8   0.000  0.415    0.164  
      -------------------------------------------------------------



###############################################################
Path 1: MET Hold Check with Pin count_reg[1]/CK 
Endpoint:   count_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: updown         (^) triggered by  leading edge of '@'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.019
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.119
  Arrival Time                  0.317
  Slack Time                    0.199
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      -----------------------------------------------------------
      Instance      Arc         Cell     Delay  Arrival  Required  
                                                Time     Time  
      -----------------------------------------------------------
      -             updown ^    -        -      0.000    -0.199  
      g233          A ^ -> Y v  INVXL    0.071  0.071    -0.128  
      g226__4319    A v -> Y v  XNOR3X1  0.247  0.317    0.119  
      count_reg[1]  D v         DFFTRX4  0.000  0.317    0.119  
      -----------------------------------------------------------


