Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon May  6 15:35:36 2019
| Host         : nicklinux running 64-bit unknown
| Command      : report_control_sets -verbose -file twos_c_test_control_sets_placed.rpt
| Design       : twos_c_test
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            4 |
|      3 |            1 |
|      4 |            2 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              39 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+------------------------+----------------------+------------------+----------------+
|   Clock Signal   |      Enable Signal     |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+------------------+------------------------+----------------------+------------------+----------------+
|  en_reg_n_0_BUFG | U1/outputReg[0]        | reset_IBUF           |                1 |              1 |
|  en_reg_n_0_BUFG | U1/outputReg[1]        | reset_IBUF           |                1 |              1 |
|  en_reg_n_0_BUFG | U1/outputReg[2]        | reset_IBUF           |                1 |              1 |
|  en_reg_n_0_BUFG | U1/outputReg[3]        | reset_IBUF           |                1 |              1 |
|  en_reg_n_0_BUFG |                        |                      |                2 |              3 |
|  clk_IBUF_BUFG   |                        |                      |                1 |              4 |
|  en_reg_n_0_BUFG | U1/inputReg[3]_i_1_n_0 | reset_IBUF           |                1 |              4 |
|  en_reg_n_0_BUFG | U1/count[31]_i_2_n_0   | U1/count[31]_i_1_n_0 |                8 |             31 |
+------------------+------------------------+----------------------+------------------+----------------+


