m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/archfx/Documents/NoCDfD/assert_NoC/dump
vaccumulator
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1604070516
!i10b 1
!s100 <hTBk8]>4IV?Z0l?hj_ES1
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
IN0nIME[<To;ZS]cT@QAPd2
Z4 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
Z5 w1604040460
Z6 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/main_comp.sv
Z7 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/main_comp.sv
!i122 14
L0 388 74
Z8 OV;L;2020.1;71
r1
!s85 0
31
Z9 !s108 1604070516.000000
Z10 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/main_comp.sv|
Z11 !s90 -sv|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verialog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/main_comp.sv|
!i113 1
Z12 o-sv -work work
Z13 !s92 -sv -work work +incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verialog/lib/
Z14 tCvgOpt 0
vadd_ss_port
Z15 !s110 1604070520
!i10b 1
!s100 `oi4J?UDh79Il7a9Pj_^f1
R3
IS=Hg865WlM348n2Ho^3Xh2
R4
R0
Z16 w1599131432
Z17 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ss_allocator.v
Z18 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ss_allocator.v
!i122 74
L0 547 44
R8
r1
!s85 0
31
Z19 !s108 1604070520.000000
Z20 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ss_allocator.v|
Z21 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ss_allocator.v|
!i113 1
Z22 o-vlog01compat -work work
Z23 !s92 -vlog01compat -work work +incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/
R14
vadd_sw_loc_one_hot
R2
!i10b 1
!s100 j>Vml<c5XF2FJ_gBzl88[1
R3
IFaQ<k8HkSG=z8NB4me1593
R4
R0
Z24 w1601820884
Z25 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mesh_torus_routting.v
Z26 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mesh_torus_routting.v
!i122 22
L0 739 27
R8
r1
!s85 0
31
R9
Z27 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mesh_torus_routting.v|
Z28 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mesh_torus_routting.v|
!i113 1
R22
R23
R14
valtera_jtag_uart_wb
R2
!i10b 1
!s100 c4X;:IVWfjITiF;EMYIAk0
R3
IZb;;?PIXG]DF7<dCe?A`S3
R4
R0
R16
Z29 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/altera_jtag_uart_wb.v
Z30 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/altera_jtag_uart_wb.v
!i122 19
L0 584 32
R8
r1
!s85 0
31
R9
Z31 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/altera_jtag_uart_wb.v|
Z32 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/altera_jtag_uart_wb.v|
!i113 1
R22
R23
R14
valtera_reset_synchronizer
Z33 !s110 1604070515
!i10b 1
!s100 UHE`ECc:Uf7RO>`M^mmT`2
R3
IZC4CPXAGnF?K0m^jS<=352
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/altera_reset_synchronizer.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/altera_reset_synchronizer.v
!i122 5
L0 28 63
R8
r1
!s85 0
31
Z34 !s108 1604070515.000000
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/altera_reset_synchronizer.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/altera_reset_synchronizer.v|
!i113 1
R22
R23
R14
valtera_simulator_UART
Z35 !s110 1604070519
!i10b 1
!s100 cUVWcEDUGMa?WH`I3MjKJ0
R3
IY1d4Hj8GA0W6kVB<hTQjf0
R4
R0
R16
Z36 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/altera_simulator_UART.v
Z37 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/altera_simulator_UART.v
!i122 54
L0 17 190
R8
r1
!s85 0
31
Z38 !s108 1604070518.000000
Z39 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/altera_simulator_UART.v|
Z40 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/altera_simulator_UART.v|
!i113 1
R22
R23
R14
naltera_simulator_@u@a@r@t
varbiter
R1
R33
!i10b 1
!s100 172fjV[8Oo]]Q947Xijfo1
R3
Ih1WjT6c5<geNg8ZZX3?cG1
R4
S1
R0
Z41 w1603993670
Z42 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/arbiter.sv
Z43 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/arbiter.sv
!i122 4
L0 39 258
R8
r1
!s85 0
31
R34
Z44 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/arbiter.sv|
Z45 !s90 -sv|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/arbiter.sv|
!i113 1
R12
Z46 !s92 -sv -work work +incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/
R14
varbiter_2_one_hot
R1
R33
!i10b 1
!s100 1eU[nX;e5hfb3KdE:lVI00
R3
I?lA>P2ShkYjO2d2``h7i60
R4
S1
R0
R41
R42
R43
!i122 4
L0 467 18
R8
r1
!s85 0
31
R34
R44
R45
!i113 1
R12
R46
R14
varbiter_3_one_hot
R1
R33
!i10b 1
!s100 mQQ>D9f:13hl3KW@Q?hH11
R3
I61Jn@YSjKmDn@_Qho6[U[3
R4
S1
R0
R41
R42
R43
!i122 4
L0 489 24
R8
r1
!s85 0
31
R34
R44
R45
!i113 1
R12
R46
R14
varbiter_4_one_hot
R1
R33
!i10b 1
!s100 C1G>[`GN9^GGji`YA5Aab1
R3
I;bO>8MTN0P_Hk5nT:iJY:2
R4
S1
R0
R41
R42
R43
!i122 4
L0 515 32
R8
r1
!s85 0
31
R34
R44
R45
!i113 1
R12
R46
R14
varbiter_ext_priority
R1
R33
!i10b 1
!s100 0ZS0njdzWb2f`MQ]GH5@n3
R3
IJAKjT@QQSCB=9SoJCAT;Y2
R4
S1
R0
R41
R42
R43
!i122 4
L0 1039 56
R8
r1
!s85 0
31
R34
R44
R45
!i113 1
R12
R46
R14
varbiter_priority_en
R1
R33
!i10b 1
!s100 i[^O`LN5z7l05;C:BZZ@30
R3
I1>jDJY@EdmS_^GF=18J=]0
R4
S1
R0
R41
R42
R43
!i122 4
L0 305 84
R8
r1
!s85 0
31
R34
R44
R45
!i113 1
R12
R46
R14
vbin_to_one_hot
R1
R2
!i10b 1
!s100 OZC3b6jzTELgPbUZnK43=1
R3
I1?jJnLF7WjM_LmKzFOJDo2
R4
S1
R0
R5
R6
R7
!i122 14
L0 248 18
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vbinary_mux
R1
R2
!i10b 1
!s100 K1J3c]lGMfDF9476Rze2>1
R3
IU1?dFM8<9R^kN]`9Yk6_Y1
R4
S1
R0
R5
R6
R7
!i122 14
L0 341 44
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vbus_arbiter
Z47 !s110 1604070517
!i10b 1
!s100 e9J`d>DaCR6kPDn;S<RE[0
R3
IzSQ1?f35YA;TKUd=W57XX1
R4
R0
Z48 w1600665983
Z49 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/wishbone_bus.v
Z50 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/wishbone_bus.v
!i122 31
L0 514 67
R8
r1
!s85 0
31
Z51 !s108 1604070517.000000
Z52 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/wishbone_bus.v|
Z53 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/wishbone_bus.v|
!i113 1
R22
R23
R14
vbyte_enabled_single_port_ram
R1
R47
!i10b 1
!s100 n2@U1IY66G@BA@YWQm?5@2
R3
I1mFnm3@1n[dFM]6`m>a2J3
R4
S1
R0
R16
Z54 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/byte_enabled_generic_ram.sv
Z55 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/byte_enabled_generic_ram.sv
!i122 35
L0 1720 306
R8
r1
!s85 0
31
R51
Z56 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/byte_enabled_generic_ram.sv|
Z57 !s90 -sv|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/byte_enabled_generic_ram.sv|
!i113 1
R12
R46
R14
vbyte_enabled_single_port_ram_1
R1
R47
!i10b 1
!s100 ^LaN9Y;FVObzEjJc50bLF0
R3
I^Kh=Cd0=6d>Cag4gS;<zm1
R4
S1
R0
R16
R54
R55
!i122 35
L0 2027 58
R8
r1
!s85 0
31
R51
R56
R57
!i113 1
R12
R46
R14
vbyte_enabled_single_port_ram_10
R1
R47
!i10b 1
!s100 `W6YeO@Q5Rj8o]k7m[eGF0
R3
I1Rn8EaP4=f3RP8bk:8I7E0
R4
S1
R0
R16
R54
R55
!i122 35
L0 2592 65
R8
r1
!s85 0
31
R51
R56
R57
!i113 1
R12
R46
R14
vbyte_enabled_single_port_ram_11
R1
R47
!i10b 1
!s100 B3Xo;T4J6Al7D43[4iNhd3
R3
IL>`]eiLN^ni9>fOo<WGJ23
R4
S1
R0
R16
R54
R55
!i122 35
L0 2658 68
R8
r1
!s85 0
31
R51
R56
R57
!i113 1
R12
R46
R14
vbyte_enabled_single_port_ram_12
R1
R47
!i10b 1
!s100 ljDUN^`1P4fZ3R_O7P`;73
R3
ICI0EFQEJ5lPZcE=`:05@70
R4
S1
R0
R16
R54
R55
!i122 35
L0 2727 69
R8
r1
!s85 0
31
R51
R56
R57
!i113 1
R12
R46
R14
vbyte_enabled_single_port_ram_13
R1
R47
!i10b 1
!s100 Y`_m9dlelbk3EEccE59Q=2
R3
IkkTkCz<>@DSY12nidWaT=2
R4
S1
R0
R16
R54
R55
!i122 35
L0 2797 70
R8
r1
!s85 0
31
R51
R56
R57
!i113 1
R12
R46
R14
vbyte_enabled_single_port_ram_14
R1
R47
!i10b 1
!s100 Qm4C]_O:WZQd8al=IFAfU1
R3
I6SR8K[=nO3DdnAgHT::V62
R4
S1
R0
R16
R54
R55
!i122 35
L0 2868 71
R8
r1
!s85 0
31
R51
R56
R57
!i113 1
R12
R46
R14
vbyte_enabled_single_port_ram_15
R1
R47
!i10b 1
!s100 ^Ro42VMPRCCD:4d4QKbRL3
R3
IXo?RPbTG<od>>0UDk7=ic2
R4
S1
R0
R16
R54
R55
!i122 35
L0 2940 72
R8
r1
!s85 0
31
R51
R56
R57
!i113 1
R12
R46
R14
vbyte_enabled_single_port_ram_2
R1
R47
!i10b 1
!s100 ?]ZEK?>hSk=KGf5zEzS<B0
R3
Ic_Q;]I<?NNMONBGXWKP5G2
R4
S1
R0
R16
R54
R55
!i122 35
L0 2086 59
R8
r1
!s85 0
31
R51
R56
R57
!i113 1
R12
R46
R14
vbyte_enabled_single_port_ram_3
R1
R47
!i10b 1
!s100 dC^g>5n6d3aWXE=4BR`VE1
R3
I`c7O1>9_iI@6SC:P1^JKn2
R4
S1
R0
R16
R54
R55
!i122 35
L0 2146 60
R8
r1
!s85 0
31
R51
R56
R57
!i113 1
R12
R46
R14
vbyte_enabled_single_port_ram_4
R1
R47
!i10b 1
!s100 7QzeVULBKF[Cf00feAc8T3
R3
INc3dzG0a?^7060WAGeL8K2
R4
S1
R0
R16
R54
R55
!i122 35
L0 2207 61
R8
r1
!s85 0
31
R51
R56
R57
!i113 1
R12
R46
R14
vbyte_enabled_single_port_ram_5
R1
R47
!i10b 1
!s100 zRHZ][E7g;^>zHh3JmZ5b2
R3
IEY_3AaN^<o11@9f8f?@k91
R4
S1
R0
R16
R54
R55
!i122 35
L0 2269 62
R8
r1
!s85 0
31
R51
R56
R57
!i113 1
R12
R46
R14
vbyte_enabled_single_port_ram_6
R1
R47
!i10b 1
!s100 PLWX1h@WXTQ^fJThQ5O`a1
R3
IVGVL?IBB9iJOz>T?XziJH3
R4
S1
R0
R16
R54
R55
!i122 35
L0 2332 62
R8
r1
!s85 0
31
R51
R56
R57
!i113 1
R12
R46
R14
vbyte_enabled_single_port_ram_7
R1
R47
!i10b 1
!s100 OhXLB[V_i^P:<Ig8PYHf[3
R3
I1lkEzNB@WJlIRiz[e51Wj2
R4
S1
R0
R16
R54
R55
!i122 35
L0 2395 63
R8
r1
!s85 0
31
R51
R56
R57
!i113 1
R12
R46
R14
vbyte_enabled_single_port_ram_8
R1
R47
!i10b 1
!s100 Xb?CGS`Z=@084[V8@PSch3
R3
IUb9jW_`KQ:jMmG<Odh>El1
R4
S1
R0
R16
R54
R55
!i122 35
L0 2459 65
R8
r1
!s85 0
31
R51
R56
R57
!i113 1
R12
R46
R14
vbyte_enabled_single_port_ram_9
R1
R47
!i10b 1
!s100 hG0jG_:mTaeI;_fk9<Td^2
R3
I6V[<4m:o^:`J6D>bXd1i=0
R4
S1
R0
R16
R54
R55
!i122 35
L0 2525 66
R8
r1
!s85 0
31
R51
R56
R57
!i113 1
R12
R46
R14
vbyte_enabled_true_dual_port_ram
R1
R47
!i10b 1
!s100 CV>^=V3g1b8;zOfkK:RDf0
R3
IEOW_;J9bk^6N3I1FMM_mm0
R4
S1
R0
R16
R54
R55
!i122 35
L0 14 369
R8
r1
!s85 0
31
R51
R56
R57
!i113 1
R12
R46
R14
vbyte_enabled_true_dual_port_ram_1
R1
R47
!i10b 1
!s100 3[ncA_RRhj_JkBW1Q9Sc71
R3
I3`H=A1]`=hnQ8^BSCE:Yo3
R4
S1
R0
R16
R54
R55
!i122 35
L0 384 74
R8
r1
!s85 0
31
R51
R56
R57
!i113 1
R12
R46
R14
vbyte_enabled_true_dual_port_ram_10
R1
R47
!i10b 1
!s100 M<``A0NMb?Qi?FL_dUZD?1
R3
IzDFaF0I5GO7]>omc2RhNe0
R4
S1
R0
R16
R54
R55
!i122 35
L0 1131 92
R8
r1
!s85 0
31
R51
R56
R57
!i113 1
R12
R46
R14
vbyte_enabled_true_dual_port_ram_11
R1
R47
!i10b 1
!s100 h>85Jh4W8oP?c]nbb_3_c3
R3
IlLdG?2Xc57hG66mKTmd1C1
R4
S1
R0
R16
R54
R55
!i122 35
L0 1224 94
R8
r1
!s85 0
31
R51
R56
R57
!i113 1
R12
R46
R14
vbyte_enabled_true_dual_port_ram_12
R1
R47
!i10b 1
!s100 b^LQ5W0iPcd^hUV1RCJS:2
R3
I[88;A7MFfeCNWOoIjQ^EW3
R4
S1
R0
R16
R54
R55
!i122 35
L0 1319 96
R8
r1
!s85 0
31
R51
R56
R57
!i113 1
R12
R46
R14
vbyte_enabled_true_dual_port_ram_13
R1
R47
!i10b 1
!s100 DQW_fQ0cGl0FNZNi^8X:T2
R3
Id^GZ6CNh4QaSCk57jkhUa2
R4
S1
R0
R16
R54
R55
!i122 35
L0 1416 98
R8
r1
!s85 0
31
R51
R56
R57
!i113 1
R12
R46
R14
vbyte_enabled_true_dual_port_ram_14
R1
R47
!i10b 1
!s100 _M9zHT1Q^gkM_<zH_fP>A0
R3
I9bf[W]MYhN[QdnThF<TGW0
R4
S1
R0
R16
R54
R55
!i122 35
L0 1515 101
R8
r1
!s85 0
31
R51
R56
R57
!i113 1
R12
R46
R14
vbyte_enabled_true_dual_port_ram_15
R1
R47
!i10b 1
!s100 35neFo@FWGzN]ePA<FdiZ3
R3
I@W6C9b@f4b7J_ZIHk45F[0
R4
S1
R0
R16
R54
R55
!i122 35
L0 1617 102
R8
r1
!s85 0
31
R51
R56
R57
!i113 1
R12
R46
R14
vbyte_enabled_true_dual_port_ram_2
R1
R47
!i10b 1
!s100 4hXN^dDZ]]n?e1<[I`o[m1
R3
IL8LZQ[S?NYWZ51WgSLca=2
R4
S1
R0
R16
R54
R55
!i122 35
L0 459 76
R8
r1
!s85 0
31
R51
R56
R57
!i113 1
R12
R46
R14
vbyte_enabled_true_dual_port_ram_3
R1
R47
!i10b 1
!s100 `H64<2_KF4l0j>T2EhLOM3
R3
I0lYPjm]<Z0<gOTiO=1>UW3
R4
S1
R0
R16
R54
R55
!i122 35
L0 536 78
R8
r1
!s85 0
31
R51
R56
R57
!i113 1
R12
R46
R14
vbyte_enabled_true_dual_port_ram_4
R1
R47
!i10b 1
!s100 Dbke?Hnb49ik?oQEa443^2
R3
I5DbKi^TVd=6bS_D;g^i9h3
R4
S1
R0
R16
R54
R55
!i122 35
L0 615 80
R8
r1
!s85 0
31
R51
R56
R57
!i113 1
R12
R46
R14
vbyte_enabled_true_dual_port_ram_5
R1
R47
!i10b 1
!s100 >_[834SBBmT]i4iGWE8?73
R3
IC>M:^:=;WJLanNROeJnN=3
R4
S1
R0
R16
R54
R55
!i122 35
L0 696 82
R8
r1
!s85 0
31
R51
R56
R57
!i113 1
R12
R46
R14
vbyte_enabled_true_dual_port_ram_6
R1
R47
!i10b 1
!s100 nffg4kXDoDVd<2J12dm:n3
R3
IA5LzPzLh;:So;Mg5JfN<53
R4
S1
R0
R16
R54
R55
!i122 35
L0 779 84
R8
r1
!s85 0
31
R51
R56
R57
!i113 1
R12
R46
R14
vbyte_enabled_true_dual_port_ram_7
R1
R47
!i10b 1
!s100 nE[Og7kd8Z3DlJ15Z2<GR3
R3
I7gh4X=>HLhbL]0[P`MPNQ1
R4
S1
R0
R16
R54
R55
!i122 35
L0 864 86
R8
r1
!s85 0
31
R51
R56
R57
!i113 1
R12
R46
R14
vbyte_enabled_true_dual_port_ram_8
R1
R47
!i10b 1
!s100 6jaML[PMD7lDDXa^3lG2d3
R3
IJInVajdl^WfPzO:OkO`zN3
R4
S1
R0
R16
R54
R55
!i122 35
L0 951 88
R8
r1
!s85 0
31
R51
R56
R57
!i113 1
R12
R46
R14
vbyte_enabled_true_dual_port_ram_9
R1
R47
!i10b 1
!s100 Ahm6YjVL8kWQ^e17DkzlV1
R3
IXJP^gU4`QR@:2cI^kD<<n0
R4
S1
R0
R16
R54
R55
!i122 35
L0 1040 90
R8
r1
!s85 0
31
R51
R56
R57
!i113 1
R12
R46
R14
vcanonical_credit_counter
Z58 !s110 1604070518
!i10b 1
!s100 LzhJAFI?Ph[EETBZSJz]k2
R3
IdSGC_EoH@TV?HA<:O>OM>0
R4
R0
Z59 w1600531187
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/canonical_credit_count.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/canonical_credit_count.v
!i122 45
L0 28 399
R8
r1
!s85 0
31
R38
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/canonical_credit_count.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/canonical_credit_count.v|
!i113 1
R22
R23
R14
vcheck_destination_addr
R35
!i10b 1
!s100 2?KI>EJ5>:A3cXOgf6CHA2
R3
ImL:@QjgK:^JbC8ah@70DE1
R4
R0
R16
Z60 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/debug.v
Z61 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/debug.v
!i122 59
L0 341 45
R8
r1
!s85 0
31
Z62 !s108 1604070519.000000
Z63 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/debug.v|
Z64 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/debug.v|
!i113 1
R22
R23
R14
vcheck_ovc
R2
!i10b 1
!s100 KG^Ji`m?YAY?JbdTh<ddH1
R3
IbO<<l9G9N4fB@QUl=U_<h1
R4
R0
Z65 w1603687902
Z66 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/credit_count.v
Z67 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/credit_count.v
!i122 9
L0 736 72
R8
r1
!s85 0
31
R9
Z68 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/credit_count.v|
Z69 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/credit_count.v|
!i113 1
R22
R23
R14
vcheck_single_bit_assertation
R1
R2
!i10b 1
!s100 B4Y6AnZHoWk[lNDM41S@C2
R3
I9HLX4SB@O>W[dkkS_`In22
R4
S1
R0
R5
R6
R7
!i122 14
L0 524 37
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vclass_ovc_table
R35
!i10b 1
!s100 Jh18j2AaGYzJROPTaKD6A0
R3
IdZN]>aeE:mNI]7OD]`7mE1
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/class_table.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/class_table.v
!i122 66
L0 29 51
R8
r1
!s85 0
31
R62
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/class_table.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/class_table.v|
!i113 1
R22
R23
R14
vclassic_weight_counter
R47
!i10b 1
!s100 [_WM1Yae9F8nY]mhEXD@P3
R3
I@Vd6hM<=AYOn6[JkKJ^mA1
R4
R0
Z70 w1599552977
Z71 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/wrra.v
Z72 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/wrra.v
!i122 37
L0 268 44
R8
r1
!s85 0
31
R51
Z73 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/wrra.v|
Z74 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/wrra.v|
!i113 1
R22
R23
R14
vclk_source
R47
!i10b 1
!s100 BIhfU1bj;RU06U[H^Eoj@0
R3
INg1@1:[eOR]`mo;C0M5go3
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/clk_source.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/clk_source.v
!i122 26
L0 6 20
R8
r1
!s85 0
31
R51
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/clk_source.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/clk_source.v|
!i113 1
R22
R23
R14
vcomb_nonspec_allocator
R47
!i10b 1
!s100 ib3zOL98W<ROX[=`iG5Si3
R3
IJZzKW]V=FCKOZ2i6aooW53
R4
R0
Z75 w1601790102
Z76 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/comb_nonspec.v
Z77 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/comb_nonspec.v
!i122 28
L0 32 287
R8
r1
!s85 0
31
R51
Z78 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/comb_nonspec.v|
Z79 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/comb_nonspec.v|
!i113 1
R22
R23
R14
vcombined_vc_sw_alloc
R15
!i10b 1
!s100 @:o5S:K?BJVR;SRRoIQJn1
R3
IPGkAdZVP9]OS3ZIi<Njm02
R4
R0
w1601793306
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/combined_vc_sw_alloc.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/combined_vc_sw_alloc.v
!i122 71
L0 29 277
R8
r1
!s85 0
31
R19
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/combined_vc_sw_alloc.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/combined_vc_sw_alloc.v|
!i113 1
R22
R23
R14
vcongestion_out_based_3port_avb_ovc
R33
!i10b 1
!s100 S9PAhfZl881?f=LLRENV70
R3
IicE_4z1FzHcIhS:oeoW241
R4
R0
Z80 w1601793367
Z81 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/congestion_analyzer.v
Z82 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/congestion_analyzer.v
!i122 7
L0 741 65
R8
r1
!s85 0
31
R34
Z83 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/congestion_analyzer.v|
Z84 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/congestion_analyzer.v|
!i113 1
R22
R23
R14
vcongestion_out_based_avb_ovc_not_granted_ivc
R33
!i10b 1
!s100 E2<?iH>oO`]5mZY`AV5`71
R3
In0bT4h8oVJEdOKiL_7i8K2
R4
R0
R80
R81
R82
!i122 7
L0 1110 158
R8
r1
!s85 0
31
R34
R83
R84
!i113 1
R22
R23
R14
vcongestion_out_based_avb_ovc_w2
R33
!i10b 1
!s100 eI8nAbCAfMfODJ6MZ^2eZ1
R3
I=_AjK]clR_=h>P56LA4hn0
R4
R0
R80
R81
R82
!i122 7
L0 821 92
R8
r1
!s85 0
31
R34
R83
R84
!i113 1
R22
R23
R14
vcongestion_out_based_avb_ovc_w3
R33
!i10b 1
!s100 a6AM_TeS15L^bC8n=W47N3
R3
I?XmZaE3M4J]GDK?OH;5U10
R4
R0
R80
R81
R82
!i122 7
L0 926 68
R8
r1
!s85 0
31
R34
R83
R84
!i113 1
R22
R23
R14
vcongestion_out_based_avb_ovc_w4
R33
!i10b 1
!s100 WQIH_f`deJj_HICWoG@L=3
R3
Ig^^ZG@`@g]4DPbdl[l>B]0
R4
R0
R80
R81
R82
!i122 7
L0 1002 94
R8
r1
!s85 0
31
R34
R83
R84
!i113 1
R22
R23
R14
vcongestion_out_based_ivc_notgrant
R33
!i10b 1
!s100 ;@D^hBRBY7KUnAdDZ`eIH0
R3
ImY@^b]hmFGEE<dU4Z;LAT2
R4
R0
R80
R81
R82
!i122 7
L0 633 95
R8
r1
!s85 0
31
R34
R83
R84
!i113 1
R22
R23
R14
vcongestion_out_based_ivc_req
R33
!i10b 1
!s100 QPg8Q_QSg72n8cPC>RZ>90
R3
I`91la<F[?aP>[fSS6VVUM2
R4
R0
R80
R81
R82
!i122 7
L0 581 41
R8
r1
!s85 0
31
R34
R83
R84
!i113 1
R22
R23
R14
vcongestion_out_gen
R33
!i10b 1
!s100 =AEZ:dJ_3CCzSk@DzXPfL2
R3
I8VQceY2iIUOUBM`c_JD7J1
R4
R0
R80
R81
R82
!i122 7
L0 1423 147
R8
r1
!s85 0
31
R34
R83
R84
!i113 1
R22
R23
R14
vcrc_32_combinational
R2
!i10b 1
!s100 X28U[51TIKP2CXUfSD<=d1
R3
I:@I7SHQSc[WSdigI_Aa:`2
R4
R0
R16
Z85 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ni_crc32.v
Z86 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ni_crc32.v
!i122 15
L0 126 50
R8
r1
!s85 0
31
R9
Z87 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ni_crc32.v|
Z88 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ni_crc32.v|
!i113 1
R22
R23
R14
vcrc_32_multi_channel
R2
!i10b 1
!s100 ]S6^dB>YQFh<W:DBjAcmF1
R3
IzI7mEazeW;;GcjANe15GB0
R4
R0
R16
R85
R86
!i122 15
L0 39 70
R8
r1
!s85 0
31
R9
R87
R88
!i113 1
R22
R23
R14
vcredit_counter
R2
!i10b 1
!s100 Xn^=3lnDY01HPH1PZCXml0
R3
I6CbhX8Q0lPR3:0H4NOJ^<3
R4
R0
R65
R66
R67
!i122 9
L0 28 455
R8
r1
!s85 0
31
R9
R68
R69
!i113 1
R22
R23
R14
vcrossbar
R33
!i10b 1
!s100 9b7^in`MDf>35CaeHUUQi0
R3
IGFN4i`I=0d>38`SoCJk?Q2
R4
R0
w1600664193
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/crossbar.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/crossbar.v
!i122 3
L0 28 218
R8
r1
!s85 0
31
R34
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/crossbar.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/crossbar.v|
!i113 1
R22
R23
R14
vCS_GEN
R1
R2
!i10b 1
!s100 jZ5@7]gEfzl>hM74aBLVl1
R3
IL^W4mA0Tm<kH85WQ25IYP2
R4
S1
R0
R5
R6
R7
!i122 14
L0 695 34
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
n@c@s_@g@e@n
vcustom_or
R1
R2
!i10b 1
!s100 kB^JhS=[7[:E_XMN[ZfB;2
R3
ISInmH@6C`z64]I9e]aBo12
R4
S1
R0
R5
R6
R7
!i122 14
L0 165 26
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vdebug_IVC_flit_type_order_check
R35
!i10b 1
!s100 4b_C82]4mU7z=Dn1i_CT=2
R3
If1Km>PfbXAi?i?BD=0ak61
R4
R0
R16
R60
R61
!i122 59
L0 10 66
R8
r1
!s85 0
31
R62
R63
R64
!i113 1
R22
R23
R14
ndebug_@i@v@c_flit_type_order_check
vdebug_mesh_edges
R35
!i10b 1
!s100 cKSAmXioolA@ToNlM@7iZ2
R3
IiN_g]0ZD=aJQjWg5<Y22;2
R4
R0
R16
R60
R61
!i122 59
L0 271 64
R8
r1
!s85 0
31
R62
R63
R64
!i113 1
R22
R23
R14
vdebug_mesh_tori_route_ckeck
R35
!i10b 1
!s100 T3bl]dI]3BJ[jZNRWKOh92
R3
IZ^Y`jj[G<0biZPjb=MhQS3
R4
R0
R16
R60
R61
!i122 59
L0 79 190
R8
r1
!s85 0
31
R62
R63
R64
!i113 1
R22
R23
R14
vdestp_generator
R2
!i10b 1
!s100 89Q`>g_bFR``X3b^j[8fa3
R3
IP;f1I83Q]nU7ZgVgYVLgR3
R4
R0
Z89 w1603687944
Z90 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/input_ports.v
Z91 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/input_ports.v
!i122 10
L0 983 86
R8
r1
!s85 0
31
R9
Z92 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/input_ports.v|
Z93 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/input_ports.v|
!i113 1
R22
R23
R14
vdistance_gen
R15
!i10b 1
!s100 oYVG6Ro0AK1]d^b29e[f<0
R3
I=gYQYmCTY<B=RPc^9eEXO3
R4
R0
R59
Z94 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/traffic_gen.v
Z95 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/traffic_gen.v
!i122 77
L0 1007 54
R8
r1
!s85 0
31
R19
Z96 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/traffic_gen.v|
Z97 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/traffic_gen.v|
!i113 1
R22
R23
R14
vduato_mesh_routing
R1
R58
!i10b 1
!s100 3AN<fHKPYRU]cT2DzMN`n0
R3
IB]4L;2QY7OOACH1FHlaA`3
R4
S1
R0
R59
Z98 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/route_mesh.sv
Z99 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/route_mesh.sv
!i122 47
L0 679 116
R8
r1
!s85 0
31
R38
Z100 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/route_mesh.sv|
Z101 !s90 -sv|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/route_mesh.sv|
!i113 1
R12
R46
R14
vextract_header_flit_info
R35
!i10b 1
!s100 V=eGajzo5kNlJMJKX4S1O2
R3
IIAkNLlUM>BCoX:kmkSVkk2
R4
R0
Z102 w1600664259
Z103 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/header_flit.v
Z104 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/header_flit.v
!i122 64
L0 130 118
R8
r1
!s85 0
31
R62
Z105 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/header_flit.v|
Z106 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/header_flit.v|
!i113 1
R22
R23
R14
vfast_minimum_number
R1
R2
!i10b 1
!s100 A;W1k7>e<HG2Q6ndR=`]72
R3
IjZl;CmZL=TS?=7Yo;P^BC0
R4
S1
R0
R5
R6
R7
!i122 14
L0 569 31
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vfattree_add_ss_port
R58
!i10b 1
!s100 HoWM]?^m]SX_@=R4NjjV72
R3
IiSZ7zobfB8J@hlkgDF9IR2
R4
R0
Z107 w1601801385
Z108 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/fattree.v
Z109 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/fattree.v
!i122 44
L0 1343 36
R8
r1
!s85 0
31
R38
Z110 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//topology_localparam.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/fattree.v|
Z111 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/fattree.v|
!i113 1
R22
R23
R14
vfattree_conventional_routing
R58
!i10b 1
!s100 jemcASzhXnFG[NQ[AQQY_1
R3
IHb^VF>O54L=mDzKCj0l3z1
R4
R0
R107
R108
R109
!i122 44
L0 747 93
R8
r1
!s85 0
31
R38
R110
R111
!i113 1
R22
R23
R14
vfattree_destp_generator
R58
!i10b 1
!s100 K27K<IokILRVl]deR_Q^G3
R3
I1l_=nl`bh2JTPL]S?Mjk91
R4
R0
R107
R108
R109
!i122 44
L0 1416 51
R8
r1
!s85 0
31
R38
R110
R111
!i113 1
R22
R23
R14
vfattree_destport_decoder
R58
!i10b 1
!s100 GBRdVegB^V`YU1[@b3SJA2
R3
Ic<0I>c;ZC;S]J?HMgPfmU3
R4
R0
R107
R108
R109
!i122 44
L0 1023 15
R8
r1
!s85 0
31
R38
R110
R111
!i113 1
R22
R23
R14
vfattree_destport_up_select
R58
!i10b 1
!s100 08XD>>N0ShNbdQjNK<0=l0
R3
IU^clZ7L?IU;:bzaJ9SWA:3
R4
R0
R107
R108
R109
!i122 44
L0 721 18
R8
r1
!s85 0
31
R38
R110
R111
!i113 1
R22
R23
R14
vfattree_deterministic_look_ahead_routing
R58
!i10b 1
!s100 z[?^;]E0Sg5j7VH0f=h4V1
R3
IEN1D`Y5kGE0Qn>JKgf2Vg3
R4
R0
R107
R108
R109
!i122 44
L0 934 88
R8
r1
!s85 0
31
R38
R110
R111
!i113 1
R22
R23
R14
vfattree_distance_gen
R58
!i10b 1
!s100 Rh0:d>F;0[FWO^fRD:6_01
R3
IEYz=V[J>c0lQ_Ojd@?IT>2
R4
R0
R107
R108
R109
!i122 44
L0 1079 66
R8
r1
!s85 0
31
R38
R110
R111
!i113 1
R22
R23
R14
vfattree_look_ahead_routing
R58
!i10b 1
!s100 gfh[mL@XaEPFz4CA[5hPV0
R3
I@NkI0J7SSiPn962^WMf0@3
R4
R0
R107
R108
R109
!i122 44
L0 848 73
R8
r1
!s85 0
31
R38
R110
R111
!i113 1
R22
R23
R14
vfattree_mask_non_assignable_destport
R58
!i10b 1
!s100 279m4k3U=<M2N7H;=DNf51
R3
IWNIKGTH@Qn7ke]GgRE^AH0
R4
R0
R107
R108
R109
!i122 44
L0 1046 26
R8
r1
!s85 0
31
R38
R110
R111
!i113 1
R22
R23
R14
vfattree_nca_destp_up_routing
R58
!i10b 1
!s100 X`R]1_4KoP`gJf<LcWE]82
R3
IJjQDajQn46P^3WJH@34io3
R4
R0
R107
R108
R109
!i122 44
L0 503 102
R8
r1
!s85 0
31
R38
R110
R111
!i113 1
R22
R23
R14
vfattree_nca_random_up_routing
R58
!i10b 1
!s100 @V1H`zGN6SVkiD3o?FI<:1
R3
Iok?Yfco]=SWhLI=mI<=Ra3
R4
R0
R107
R108
R109
!i122 44
L0 391 104
R8
r1
!s85 0
31
R38
R110
R111
!i113 1
R22
R23
R14
vfattree_nca_straight_up_routing
R58
!i10b 1
!s100 5faMEcnR[omg`4KKUbi3Z3
R3
IjjHM6>3gCe26M_FQ>e2S<3
R4
R0
R107
R108
R109
!i122 44
L0 612 107
R8
r1
!s85 0
31
R38
R110
R111
!i113 1
R22
R23
R14
vfattree_noc
R58
!i10b 1
!s100 S27jcJf:b>cVCNcP>o]B73
R3
I_IKhn0MbOXgMOz[m9ReXY3
R4
R0
R107
R108
R109
Z112 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//topology_localparam.v
!i122 44
L0 24 504
R8
r1
!s85 0
31
R38
R110
R111
!i113 1
R22
R23
R14
vfattree_router_addr_decode
R58
!i10b 1
!s100 =?O>aeUOFYo:3:k1W=P[H0
R3
I4WV052h2?0eeL[@<KMkgz1
R4
R0
R107
R108
R109
!i122 44
L0 1380 33
R8
r1
!s85 0
31
R38
R110
R111
!i113 1
R22
R23
R14
vfattree_ssa_check_destport
R58
!i10b 1
!s100 =k0hfTN2YI=;LGIB;R9k^0
R3
I3@z95W`fW:ZFMgb?9[4U01
R4
R0
R107
R108
R109
!i122 44
L0 1297 44
R8
r1
!s85 0
31
R38
R110
R111
!i113 1
R22
R23
R14
vfifo_ram
R1
R2
!i10b 1
!s100 OP>eZXeHaXJ8nD;n;f]^:2
R3
IedNJ^Ab7SEEKb9=jGj<LR3
R4
S1
R0
Z113 w1604070486
Z114 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/flit_buffer.sv
Z115 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/flit_buffer.sv
!i122 13
L0 663 56
R8
r1
!s85 0
31
R9
Z116 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/flit_buffer.sv|
Z117 !s90 -work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/flit_buffer.sv|
!i113 1
Z118 o-work work
Z119 !s92 -work work +incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/
R14
vflit_buffer
R1
R2
!i10b 1
!s100 YXUO@RijIk?_7G`nf3WYa1
R3
IY>B[f>c80>LV0U1m78cab1
R4
S1
R0
R113
R114
R115
!i122 13
L0 37 615
R8
r1
!s85 0
31
R9
R116
R117
!i113 1
R118
R119
R14
vfwft_fifo
R1
R2
!i10b 1
!s100 49``c_ChN^H>?nN9O2<=W1
R3
I[BN9DY`J5K?:Rc0o`]LI43
R4
S1
R0
R113
R114
R115
!i122 13
L0 825 186
R8
r1
!s85 0
31
R9
R116
R117
!i113 1
R118
R119
R14
vfwft_fifo_with_output_clear
R1
R2
!i10b 1
!s100 =4TnLnhTVDmTO1@f_U;R31
R3
IJWE7]K0cm7lcdIAD@8`c60
R4
S1
R0
R113
R114
R115
!i122 13
L0 1033 183
R8
r1
!s85 0
31
R9
R116
R117
!i113 1
R118
R119
R14
vgeneric_single_port_ram
R1
R58
!i10b 1
!s100 8DoSk`W`kPb0XzgDb6Pl^0
R3
I21UPI2]]omb^?_CWAo=@Z3
R4
S1
R0
R16
Z120 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/generic_ram.sv
Z121 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/generic_ram.sv
!i122 39
L0 130 67
R8
r1
!s85 0
31
R38
Z122 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/generic_ram.sv|
Z123 !s90 -sv|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/generic_ram.sv|
!i113 1
R12
R46
R14
vhdr_flit_weight_update
R35
!i10b 1
!s100 ]nM9JeC:G0YaGBRDzl6R]3
R3
I1h^Y;Rfk0753iiKdfk5=:3
R4
R0
R102
R103
R104
!i122 64
L0 427 46
R8
r1
!s85 0
31
R62
R105
R106
!i113 1
R22
R23
R14
vheader_flit_generator
R35
!i10b 1
!s100 =fmSag[48NT^JNJbTQf`Z3
R3
I:X@Cke3c:KBAdbaiPz`[80
R4
R0
R102
R103
R104
!i122 64
L0 31 96
R8
r1
!s85 0
31
R62
R105
R106
!i113 1
R22
R23
R14
vheader_flit_update_lk_route_ovc
R35
!i10b 1
!s100 [FSI[eFNo_C87TT5HE:MN1
R3
Ih@FBnIijGS18f^>gEWa5D0
R4
R0
R102
R103
R104
!i122 64
L0 259 163
R8
r1
!s85 0
31
R62
R105
R106
!i113 1
R22
R23
R14
vinjection_ratio_ctrl
R15
!i10b 1
!s100 P[H66UcU:_[8`UNMDjH0@3
R3
IZdh^@9[McNN`eB2l162nR3
R4
R0
R59
R94
R95
!i122 77
L0 707 116
R8
r1
!s85 0
31
R19
R96
R97
!i113 1
R22
R23
R14
vinout_ports
R15
!i10b 1
!s100 E8G>TB8bFJgeKDKE[6ZQn0
R3
IR7eUdZleGiS8oZijC7eYZ1
R4
R0
Z124 w1601818567
Z125 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/inout_ports.v
Z126 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/inout_ports.v
!i122 73
L0 29 573
R8
r1
!s85 0
31
R19
Z127 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/inout_ports.v|
Z128 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/inout_ports.v|
!i113 1
R22
R23
R14
vinport_module
R2
!i10b 1
!s100 ;6L@P=a7AAnmMSeoQ`Hhi3
R3
IideXXCzmU4Zh1I]c>XW`H1
R4
R0
R65
R66
R67
!i122 9
L0 493 104
R8
r1
!s85 0
31
R9
R68
R69
!i113 1
R22
R23
R14
vinput_ports
R2
!i10b 1
!s100 WXhgaZ;XNba:4MI`ez[6h1
R3
I=<]JI1ERIZDC:>n14Hon32
R4
R0
R89
R90
R91
!i122 10
L0 31 203
R8
r1
!s85 0
31
R9
R92
R93
!i113 1
R22
R23
R14
vinput_queue_per_port
R2
!i10b 1
!s100 C@;o?O9J20=9RYmcLa85d0
R3
IcW]djf3GW3:oNY`iZTT]03
R4
R0
R89
R90
R91
!i122 10
L0 242 735
R8
r1
!s85 0
31
R9
R92
R93
!i113 1
R22
R23
R14
vjtag_control_port
Z129 !s110 1604070521
!i10b 1
!s100 B4=<[5[efCHYiR]UEJ0Ze0
R3
I[UBcUH[ZOLSn=Z2FdL2cG2
R4
R0
R16
Z130 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/jtag_system_en.v
Z131 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/jtag_system_en.v
!i122 87
L0 63 99
R8
r1
!s85 0
31
Z132 !s108 1604070521.000000
Z133 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/jtag_system_en.v|
Z134 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/jtag_system_en.v|
!i113 1
R22
Z135 !s92 -vlog01compat -work work +incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/
R14
vjtag_source_probe
R15
!i10b 1
!s100 [25mgm_^2P3CV84A7]fE13
R3
Iim@kVeoB4RD>CF2>@:WVV2
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/jtag_source_probe.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/jtag_source_probe.v
!i122 85
L0 35 120
R8
r1
!s85 0
31
R19
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/jtag_source_probe.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/jtag_source_probe.v|
!i113 1
R22
R135
R14
vjtag_system_en
R129
!i10b 1
!s100 [^LQZm9:Le<2CfZ[Y5=Mf0
R3
ICWNT:`f<h1]KS=l_QR^M^3
R4
R0
R16
R130
R131
!i122 87
L0 40 20
R8
r1
!s85 0
31
R132
R133
R134
!i113 1
R22
R135
R14
vjtag_uart_wb
R2
!i10b 1
!s100 _Q9DmDSjRJi;k4d?Y=IVj2
R3
IBhQ`?2bVNmP8;LEY?6mQ:3
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_uart_wb.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_uart_wb.v
!i122 17
L0 6 144
R8
r1
!s85 0
31
R9
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_uart_wb.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_uart_wb.v|
!i113 1
R22
R23
R14
vlook_ahead_routing
R2
!i10b 1
!s100 ]OcY4bD`1?SkN2d[:>BDl0
R3
IKJB<O_GAHDn]PCg:mcV_70
R4
R0
Z136 w1601828103
Z137 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/routing.v
Z138 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/routing.v
!i122 21
L0 220 203
R8
r1
!s85 0
31
R9
Z139 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/routing.v|
Z140 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/routing.v|
!i113 1
R22
R23
R14
vmesh_dir
R1
R58
!i10b 1
!s100 koAVV9m`676Nn_L@BQA0U1
R3
I@WmW=UWHEV[VAnZ@<z7DB0
R4
S1
R0
R59
R98
R99
!i122 47
L0 800 52
R8
r1
!s85 0
31
R38
R100
R101
!i113 1
R12
R46
R14
vmesh_tori_dspt_clear_gen
R35
!i10b 1
!s100 Jfn4ln<1bFcJXXA;6_GeA2
R3
I[<mfmUU8KLRP`DS5Z1NS@1
R4
R0
Z141 w1599554381
Z142 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mesh_torus.v
Z143 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mesh_torus.v
!i122 60
L0 214 43
R8
r1
!s85 0
31
R62
Z144 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mesh_torus.v|
Z145 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mesh_torus.v|
!i113 1
R22
R23
R14
vmesh_tori_endp_addr_decode
R35
!i10b 1
!s100 54Fc0OjKz4jdVJeiP`D4:2
R3
IZ;91;ULK`::l<jiOohcMe2
R4
R0
R141
R142
R143
!i122 60
L0 1103 77
R8
r1
!s85 0
31
R62
R144
R145
!i113 1
R22
R23
R14
vmesh_tori_router_addr_decode
R35
!i10b 1
!s100 j201?jW5Xh39RCNCcb[;U0
R3
I6mP?HNYM1hN=GSMGE;7X42
R4
R0
R141
R142
R143
!i122 60
L0 1048 52
R8
r1
!s85 0
31
R62
R144
R145
!i113 1
R22
R23
R14
vmesh_torus_adaptive_avb_ovc_mux
R35
!i10b 1
!s100 :WcS6=ZkPaPOFSG[zM1BZ1
R3
Id?MN^_40gU:ieznA=VAcH2
R4
R0
R141
R142
R143
!i122 60
L0 515 54
R8
r1
!s85 0
31
R62
R144
R145
!i113 1
R22
R23
R14
vmesh_torus_adaptive_look_ahead_routing
R2
!i10b 1
!s100 P4l?9BgU^1k;9okE`XVnW3
R3
IJB2Q;>gL86JZB^EPifAUh0
R4
R0
R24
R25
R26
!i122 22
L0 284 156
R8
r1
!s85 0
31
R9
R27
R28
!i113 1
R22
R23
R14
vmesh_torus_add_ss_port
R35
!i10b 1
!s100 @b`1INH=EBlg_8]Oo>S]e1
R3
I]XC<J=K^L]6cj^>9::Q9U0
R4
R0
R141
R142
R143
!i122 60
L0 998 44
R8
r1
!s85 0
31
R62
R144
R145
!i113 1
R22
R23
R14
vmesh_torus_conventional_routing
R2
!i10b 1
!s100 neT[eUk`GCZU?9Ri@8F;M0
R3
IC`L5YHkK[]Rg[YS7UV@U73
R4
R0
R24
R25
R26
!i122 22
L0 776 348
R8
r1
!s85 0
31
R9
R27
R28
!i113 1
R22
R23
R14
vmesh_torus_destp_decoder
R35
!i10b 1
!s100 I7OUEHLbG<GWn9F4I2COE2
R3
I2KW0b;A3kCO>=85Tfcg5[1
R4
R0
R141
R142
R143
!i122 60
L0 1311 129
R8
r1
!s85 0
31
R62
R144
R145
!i113 1
R22
R23
R14
vmesh_torus_destp_generator
R35
!i10b 1
!s100 =Q4S]FYToX<@]e20bDlNc3
R3
I]ECMfj:]SLm=?En<Tdz>X3
R4
R0
R141
R142
R143
!i122 60
L0 1246 64
R8
r1
!s85 0
31
R62
R144
R145
!i113 1
R22
R23
R14
vmesh_torus_deterministic_look_ahead_routing
R2
!i10b 1
!s100 IQBjSCO4X=Kg2Be7JBoSC1
R3
I6AjHFLO64=7SjEEigH1^T0
R4
R0
R24
R25
R26
!i122 22
L0 146 126
R8
r1
!s85 0
31
R9
R27
R28
!i113 1
R22
R23
R14
vmesh_torus_distance_gen
R35
!i10b 1
!s100 hY[5kFVeA:obF8FK9=lFX0
R3
IY5GnM[9>Uh?6^4lITWNV:1
R4
R0
R141
R142
R143
!i122 60
L0 734 145
R8
r1
!s85 0
31
R62
R144
R145
!i113 1
R22
R23
R14
vmesh_torus_dynamic_portsel_control
R35
!i10b 1
!s100 Mh=4Y`O32`z0Om6hI;=F?2
R3
IWbif7X<0TINJc`BXaWzP>3
R4
R0
R141
R142
R143
!i122 60
L0 1446 137
R8
r1
!s85 0
31
R62
R144
R145
!i113 1
R22
R23
R14
vmesh_torus_look_ahead_routing
R2
!i10b 1
!s100 fVh=ZUh[>9YiD2ozoBXE21
R3
IZ>BGhnaE[`U4lWULZ^ZD20
R4
R0
R24
R25
R26
!i122 22
L0 8 126
R8
r1
!s85 0
31
R9
R27
R28
!i113 1
R22
R23
R14
vmesh_torus_mask_non_assignable_destport
R35
!i10b 1
!s100 KnRYSm:bF6J^2g`mN>fGD2
R3
IMUQ31OO:_LDB5M4X=ngY10
R4
R0
R141
R142
R143
!i122 60
L0 261 151
R8
r1
!s85 0
31
R62
R144
R145
!i113 1
R22
R23
R14
vmesh_torus_next_router_addr_predictor
R2
!i10b 1
!s100 UaX44C:Lj763g;f`R7O>k2
R3
IM^:hQ7UUL0JnIJo]L;0LU2
R4
R0
R24
R25
R26
!i122 22
L0 452 100
R8
r1
!s85 0
31
R9
R27
R28
!i113 1
R22
R23
R14
vmesh_torus_next_router_inport_predictor
R2
!i10b 1
!s100 :o8YHJAN9E]X]^7h7BaQa0
R3
IM];?h>cUMnAK_1KnV:dH<1
R4
R0
R24
R25
R26
!i122 22
L0 560 48
R8
r1
!s85 0
31
R9
R27
R28
!i113 1
R22
R23
R14
vmesh_torus_ni_conventional_routing
R2
!i10b 1
!s100 NozgIV9LobWXI<hG4S]XU3
R3
IY<ME1gKRE[T4ZTbNEF_FW1
R4
R0
R24
R25
R26
!i122 22
L0 1131 94
R8
r1
!s85 0
31
R9
R27
R28
!i113 1
R22
R23
R14
vmesh_torus_noc
R15
!i10b 1
!s100 g?[:KohK]ZJT`T?CVW8Wh3
R3
I<PnVG]IBnnmdGQJKnW^Uo2
R4
R0
w1604045100
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mesh_torus_noc.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mesh_torus_noc.v
R112
!i122 75
L0 39 604
R8
r1
!s85 0
31
R19
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//topology_localparam.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mesh_torus_noc.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mesh_torus_noc.v|
!i113 1
R22
R23
R14
vmesh_torus_port_presel_based_dst_routers_vc
R33
!i10b 1
!s100 H@EZc8MngF9WzDF0JNWV_2
R3
IYb]1zKP?in:IOk79;FoKg1
R4
R0
R80
R81
R82
!i122 7
L0 293 54
R8
r1
!s85 0
31
R34
R83
R84
!i113 1
R22
R23
R14
vmesh_torus_port_selector
R35
!i10b 1
!s100 1Q:;G_KEW;S9kS[fJ6K]=0
R3
I?Y6IE_K8YCel494Qj9MTZ3
R4
R0
R141
R142
R143
!i122 60
L0 582 82
R8
r1
!s85 0
31
R62
R144
R145
!i113 1
R22
R23
R14
vmesh_torus_ssa_check_destport
R35
!i10b 1
!s100 ldfU9iW4m8LLC1iaiacEe1
R3
I;SDiLF`UG?1DgdG28NO4a3
R4
R0
R141
R142
R143
!i122 60
L0 881 115
R8
r1
!s85 0
31
R62
R144
R145
!i113 1
R22
R23
R14
vmesh_torus_swap_port_presel_gen
R35
!i10b 1
!s100 2eN9KQ1ed`;GR`1c7GYTh2
R3
I6kSA7`?9=6<E:h?Q^PPa?1
R4
R0
R141
R142
R143
!i122 60
L0 422 83
R8
r1
!s85 0
31
R62
R144
R145
!i113 1
R22
R23
R14
vmesh_torus_vc_alloc_request_gen_adaptive
R35
!i10b 1
!s100 T0SASZ^BV`Kdo6Nc30Und2
R3
INUL@5IDAd4Zm1>l9fhLnj0
R4
R0
R141
R142
R143
!i122 60
L0 46 165
R8
r1
!s85 0
31
R62
R144
R145
!i113 1
R22
R23
R14
vmor1k
R33
!i10b 1
!s100 1Mk9;Qj48aBXUFU<<<R7f3
R3
IB^157`5_MIhg_Cl?SYYd22
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1k.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1k.v
!i122 6
L0 3 216
R8
r1
!s85 0
31
R34
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1k.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1k.v|
!i113 1
R22
R23
R14
vmor1k_mpsoc
R33
!i10b 1
!s100 B@l:Sa@F;IlV6]ibjX`ad0
R3
Ig8fbbH>`J6eNcEHNM@ECW1
R4
R0
w1604044299
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/mor1k_mpsoc.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/mor1k_mpsoc.v
!i122 0
L0 2 333
R8
r1
!s85 0
31
R34
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/mor1k_mpsoc.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/mor1k_mpsoc.v|
!i113 1
R22
!s92 -vlog01compat -work work +incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/
R14
vmor1k_mpsoc_top
R1
R33
!i10b 1
!s100 YgAMXNNzLoIAdog92FgV;0
R3
IWYaz]9m`G3Ph0[h@gl30G2
R4
S1
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/mor1k_mpsoc_top.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/mor1k_mpsoc_top.v
!i122 2
L0 30 43
R8
r1
!s85 0
31
R34
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/mor1k_mpsoc_top.v|
!s90 -sv|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/mor1k_mpsoc_top.v|
!i113 1
R12
Z146 !s92 -sv -work work +incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/
R14
vmor1k_tile
R129
!i10b 1
!s100 Kb[C<3TVdBoE0b^RBX@?92
R3
IS`^lYo7@U59=3DRjMadRd3
R4
R0
R59
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/tiles/mor1k_tile.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/tiles/mor1k_tile.v
!i122 89
L0 30 866
R8
r1
!s85 0
31
R132
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/tiles/mor1k_tile.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/tiles/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/tiles/mor1k_tile.v|
!i113 1
R22
!s92 -vlog01compat -work work +incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/tiles/
R14
vmor1kx
R2
!i10b 1
!s100 bj_EFibGSWEVVMUROGUY92
R3
I4d][GfD4P>]idDRGDOYGJ2
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx.v
!i122 18
L0 18 557
R8
r1
!s85 0
31
R9
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx.v|
!i113 1
R22
R23
R14
vmor1kx_branch_prediction
R35
!i10b 1
!s100 5;J;dBGH<ai4[zH48Y]_63
R3
IC=fXYZDeV87jUfBI9Y5lb3
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_branch_prediction.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_branch_prediction.v
!i122 61
L0 19 34
R8
r1
!s85 0
31
R62
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_branch_prediction.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_branch_prediction.v|
!i113 1
R22
R23
R14
vmor1kx_bus_if_avalon
R35
!i10b 1
!s100 A3B^93QHRHV<BD>hJm34^2
R3
IR[>5BgLLGn`:NQie]>W`k1
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_bus_if_avalon.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_bus_if_avalon.v
!i122 55
L0 15 80
R8
r1
!s85 0
31
R62
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_bus_if_avalon.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_bus_if_avalon.v|
!i113 1
R22
R23
R14
vmor1kx_bus_if_wb32
R58
!i10b 1
!s100 6UI>KecXD7_[k[<]Zo=^:0
R3
IQ?TW>naR5TlFkV2B4:`k52
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_bus_if_wb32.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_bus_if_wb32.v
!i122 48
L0 19 168
R8
r1
!s85 0
31
R38
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_bus_if_wb32.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_bus_if_wb32.v|
!i113 1
R22
R23
R14
vmor1kx_cache_lru
R47
!i10b 1
!s100 ii]410N6IT>AKbNXmRD>a1
R3
I=?<Ze5kQB5WeXJ7W<5@_U2
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cache_lru.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cache_lru.v
!i122 24
L0 87 196
R8
r1
!s85 0
31
R9
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cache_lru.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cache_lru.v|
!i113 1
R22
R23
R14
vmor1kx_cfgrs
R15
!i10b 1
!s100 H:KVzRNOW>z:UE6B<G1^>0
R3
I6[5H02bhZ@SmZ7]QYLU:<2
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cfgrs.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cfgrs.v
!i122 80
L0 24 218
R8
r1
!s85 0
31
R19
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cfgrs.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cfgrs.v|
!i113 1
R22
R23
R14
vmor1kx_cpu
R58
!i10b 1
!s100 bCo:J903=K1QczNLdeXEI1
R3
I=zZXYJWh8[En@mH[DI]7_0
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cpu.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cpu.v
!i122 49
L0 21 600
R8
r1
!s85 0
31
R38
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cpu.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cpu.v|
!i113 1
R22
R23
R14
vmor1kx_cpu_cappuccino
R33
!i10b 1
!s100 4aQK6R5J=S99?VD<_d69g0
R3
IiBg=DgDil3@oQ3FC:m`:E2
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cpu_cappuccino.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cpu_cappuccino.v
!i122 8
L0 17 1471
R8
r1
!s85 0
31
R34
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cpu_cappuccino.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cpu_cappuccino.v|
!i113 1
R22
R23
R14
vmor1kx_cpu_espresso
R15
!i10b 1
!s100 R[V<OIOXiG]aHcIKD6f8N2
R3
IHYi3RmfKHVITVBUe2V_X00
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cpu_espresso.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cpu_espresso.v
!i122 72
L0 17 745
R8
r1
!s85 0
31
R19
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cpu_espresso.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cpu_espresso.v|
!i113 1
R22
R23
R14
vmor1kx_cpu_prontoespresso
R35
!i10b 1
!s100 >C2<fbJ0b36IG4KWImIc93
R3
IlHNRJ3zEe74:h@=UlH8Nn2
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cpu_prontoespresso.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cpu_prontoespresso.v
!i122 58
L0 17 851
R8
r1
!s85 0
31
R62
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cpu_prontoespresso.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cpu_prontoespresso.v|
!i113 1
R22
R23
R14
vmor1kx_ctrl_cappuccino
R58
!i10b 1
!s100 d5X9:;nGBhEa_GCXjh;1d3
R3
IOKgf<^4TAGnzn^<nGR[0N0
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_ctrl_cappuccino.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_ctrl_cappuccino.v
!i122 40
L0 29 1373
R8
r1
!s85 0
31
R38
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_ctrl_cappuccino.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_ctrl_cappuccino.v|
!i113 1
R22
R23
R14
vmor1kx_ctrl_espresso
R35
!i10b 1
!s100 CN`G[?8bTz=:bGnl[RLND3
R3
IA6WH`KXOl>RC:EO9ndMaR2
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_ctrl_espresso.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_ctrl_espresso.v
!i122 69
L0 30 1421
R8
r1
!s85 0
31
R62
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_ctrl_espresso.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_ctrl_espresso.v|
!i113 1
R22
R23
R14
vmor1kx_ctrl_prontoespresso
R47
!i10b 1
!s100 ;3oa7z8K1IWRTJZNhSdYm2
R3
I:Wko8lgjT8>eVaUN==j3X1
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_ctrl_prontoespresso.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_ctrl_prontoespresso.v
!i122 33
L0 30 1462
R8
r1
!s85 0
31
R51
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_ctrl_prontoespresso.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_ctrl_prontoespresso.v|
!i113 1
R22
R23
R14
vmor1kx_dcache
R47
!i10b 1
!s100 6X@ze:H8MH;840?k?_Z^d1
R3
I4?UF?=RYRBVW1dlNo`LB<3
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_dcache.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_dcache.v
!i122 36
L0 17 670
R8
r1
!s85 0
31
R51
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_dcache.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_dcache.v|
!i113 1
R22
R23
R14
vmor1kx_decode
R58
!i10b 1
!s100 CS1YA3DIj6`NmfB3LK^UK1
R3
INn9iN^LG@]>SYEO^H@=BO0
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_decode.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_decode.v
!i122 53
L0 25 477
R8
r1
!s85 0
31
R38
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_decode.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_decode.v|
!i113 1
R22
R23
R14
vmor1kx_decode_execute_cappuccino
R2
!i10b 1
!s100 >F?=FX9oWRzmHgV9bHIF<0
R3
IlYT`lNEN4l:j:<Kz4=8EC2
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_decode_execute_cappuccino.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_decode_execute_cappuccino.v
!i122 12
L0 22 526
R8
r1
!s85 0
31
R9
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_decode_execute_cappuccino.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_decode_execute_cappuccino.v|
!i113 1
R22
R23
R14
vmor1kx_dmmu
R15
!i10b 1
!s100 IzdkjM1J[CN@3fIgQ>]F33
R3
I2zQ:94U6797ihWk8]Vl`n3
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_dmmu.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_dmmu.v
!i122 78
L0 15 395
R8
r1
!s85 0
31
R19
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_dmmu.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_dmmu.v|
!i113 1
R22
R23
R14
vmor1kx_execute_alu
R2
!i10b 1
!s100 VL6[AFBJ;ZOc=a;lMC<Ch2
R3
IEZ4feDeHAVzbM:4=KVOaH1
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_execute_alu.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_execute_alu.v
!i122 20
L0 19 726
R8
r1
!s85 0
31
R9
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_execute_alu.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_execute_alu.v|
!i113 1
R22
R23
R14
vmor1kx_execute_ctrl_cappuccino
R47
!i10b 1
!s100 oV@B`ngGPB9?fgPMjac^l2
R3
I4^CJEUfHARHIiAQK_CLk;3
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_execute_ctrl_cappuccino.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_execute_ctrl_cappuccino.v
!i122 29
L0 20 314
R8
r1
!s85 0
31
R51
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_execute_ctrl_cappuccino.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_execute_ctrl_cappuccino.v|
!i113 1
R22
R23
R14
vmor1kx_fetch_cappuccino
R2
!i10b 1
!s100 FbGoad0iO8TWB;SVa1AGW1
R3
I6g66DXKXZ[d<?hioQMn:S3
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_fetch_cappuccino.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_fetch_cappuccino.v
!i122 11
L0 21 616
R8
r1
!s85 0
31
R9
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_fetch_cappuccino.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_fetch_cappuccino.v|
!i113 1
R22
R23
R14
vmor1kx_fetch_espresso
R58
!i10b 1
!s100 3z7^RfIAXeiLFmGDSR7Ee3
R3
IRG=^U_Pfz9FQ?L@J@B`>;1
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_fetch_espresso.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_fetch_espresso.v
!i122 51
L0 24 264
R8
r1
!s85 0
31
R38
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_fetch_espresso.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_fetch_espresso.v|
!i113 1
R22
R23
R14
vmor1kx_fetch_prontoespresso
R47
!i10b 1
!s100 Oo;TNLdi=UZgbBi3:8BYE2
R3
Ib>eN9dGzL[a3AjX[=6jdi2
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_fetch_prontoespresso.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_fetch_prontoespresso.v
!i122 25
L0 24 526
R8
r1
!s85 0
31
R51
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_fetch_prontoespresso.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_fetch_prontoespresso.v|
!i113 1
R22
R23
R14
vmor1kx_fetch_tcm_prontoespresso
R35
!i10b 1
!s100 LGZeY?>jmPNQ<JI[3l1dC0
R3
ISZ5l5g8FEjIXbQj:n[gMb3
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_fetch_tcm_prontoespresso.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_fetch_tcm_prontoespresso.v
!i122 57
L0 39 429
R8
r1
!s85 0
31
R62
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_fetch_tcm_prontoespresso.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_fetch_tcm_prontoespresso.v|
!i113 1
R22
R23
R14
vmor1kx_icache
R35
!i10b 1
!s100 l85FI6UDZco0WZkgV[9En3
R3
IG=Cjeg<YI0PQomQk?4W=A2
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_icache.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_icache.v
!i122 62
L0 17 467
R8
r1
!s85 0
31
R62
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_icache.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_icache.v|
!i113 1
R22
R23
R14
vmor1kx_immu
R35
!i10b 1
!s100 bSTMkNK;Vzfj;L;9f]J7E0
R3
IBa6CTnLb_g[^=R;hPaPic0
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_immu.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_immu.v
!i122 56
L0 15 397
R8
r1
!s85 0
31
R62
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_immu.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_immu.v|
!i113 1
R22
R23
R14
vmor1kx_lsu_cappuccino
R47
!i10b 1
!s100 I<KUZ][3z6^DRkYcjUYVB0
R3
IQjzf8?k3:Z`T8j;z@Jon40
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_lsu_cappuccino.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_lsu_cappuccino.v
!i122 30
L0 21 836
R8
r1
!s85 0
31
R51
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_lsu_cappuccino.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_lsu_cappuccino.v|
!i113 1
R22
R23
R14
vmor1kx_lsu_espresso
R15
!i10b 1
!s100 _:k[Gk<W65`<eL?nR<Oem3
R3
IcIS8Q`WfN_01J45;ik5_83
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_lsu_espresso.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_lsu_espresso.v
!i122 83
L0 22 254
R8
r1
!s85 0
31
R19
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_lsu_espresso.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_lsu_espresso.v|
!i113 1
R22
R23
R14
vmor1kx_pic
R47
!i10b 1
!s100 0HVIPDnWhPR8=dR3b=_kE3
R3
IBd^Lz<]FQSILR?CDn2O<52
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_pic.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_pic.v
!i122 34
L0 17 118
R8
r1
!s85 0
31
R51
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_pic.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_pic.v|
!i113 1
R22
R23
R14
vmor1kx_rf_cappuccino
R15
!i10b 1
!s100 <J]KZNc7KACZOe[OUC9iJ3
R3
INn7Uc`HVh_X?7`aGAn9<23
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_rf_cappuccino.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_rf_cappuccino.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx_utils.vh
!i122 81
L0 19 433
R8
r1
!s85 0
31
R19
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx_utils.vh|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_rf_cappuccino.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_rf_cappuccino.v|
!i113 1
R22
R23
R14
vmor1kx_rf_espresso
R2
!i10b 1
!s100 Djg2M_CKmZL1[Mdeh^CFI0
R3
IUjbAo`@?`_ocOPBgcz=SZ0
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_rf_espresso.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_rf_espresso.v
!i122 23
L0 19 162
R8
r1
!s85 0
31
R9
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_rf_espresso.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_rf_espresso.v|
!i113 1
R22
R23
R14
vmor1kx_simple_dpram_sclk
R58
!i10b 1
!s100 OEjDi1e9niG40m2;52cVP0
R3
I1QPSPYj00f0LZN`YbY6>;3
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_simple_dpram_sclk.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_simple_dpram_sclk.v
!i122 52
L0 16 48
R8
r1
!s85 0
31
R38
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_simple_dpram_sclk.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_simple_dpram_sclk.v|
!i113 1
R22
R23
R14
vmor1kx_store_buffer
R58
!i10b 1
!s100 b>D4gNchg6^PMYg9WVBBc0
R3
I07gc?0Z>Y_D;P7`Jd9F?g1
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_store_buffer.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_store_buffer.v
!i122 46
L0 16 74
R8
r1
!s85 0
31
R38
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_store_buffer.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_store_buffer.v|
!i113 1
R22
R23
R14
vmor1kx_ticktimer
R35
!i10b 1
!s100 gzZ87bBY?<2KM>S4KZ_=J3
R3
I^HVk0Yd=N9Jg16?UfK>C00
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_ticktimer.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_ticktimer.v
!i122 63
L0 17 74
R8
r1
!s85 0
31
R62
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_ticktimer.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_ticktimer.v|
!i113 1
R22
R23
R14
vmor1kx_true_dpram_sclk
R15
!i10b 1
!s100 8W^Sch1Yh22caVBY?BU9k3
R3
IPZK^nb4H0=VRbP@B?IYbL2
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_true_dpram_sclk.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_true_dpram_sclk.v
!i122 82
L0 13 44
R8
r1
!s85 0
31
R19
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_true_dpram_sclk.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_true_dpram_sclk.v|
!i113 1
R22
R23
R14
vmor1kx_wb_mux_cappuccino
R35
!i10b 1
!s100 MJ_dG<0;kge8Gz>zBBmOX1
R3
Ib<i2U<VA_ILBAWa2b^2K]3
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_wb_mux_cappuccino.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_wb_mux_cappuccino.v
!i122 67
L0 19 37
R8
r1
!s85 0
31
R62
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_wb_mux_cappuccino.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_wb_mux_cappuccino.v|
!i113 1
R22
R23
R14
vmor1kx_wb_mux_espresso
R47
!i10b 1
!s100 5CCId1Ghb9>X4d37;Z1>D1
R3
IzWNankcDfnIfT8]4NcSEQ0
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_wb_mux_espresso.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_wb_mux_espresso.v
!i122 32
L0 19 35
R8
r1
!s85 0
31
R51
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_wb_mux_espresso.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_wb_mux_espresso.v|
!i113 1
R22
R23
R14
vmy_one_hot_arbiter
R1
R33
!i10b 1
!s100 0SnmkW4E5k>AF[UN>ZAc^1
R3
I^e4NL9g<J]2cO=Z]TRhK51
R4
S1
R0
R41
R42
R43
!i122 4
L0 402 63
R8
r1
!s85 0
31
R34
R44
R45
!i113 1
R12
R46
R14
vmy_one_hot_arbiter_priority_en
R1
R33
!i10b 1
!s100 `9?VKPd:]ACjT_:`XoeGI0
R3
Ik2S@diCj7DSSkDhD_?gHR0
R4
S1
R0
R41
R42
R43
!i122 4
L0 556 61
R8
r1
!s85 0
31
R34
R44
R45
!i113 1
R12
R46
R14
vnegetive_first_routing
R1
R58
!i10b 1
!s100 a4l5ENJdZ4oRDNB>7A:^13
R3
I4NR?0WUFVjIPF[hN^C_[T2
R4
S1
R0
R59
R98
R99
!i122 47
L0 416 108
R8
r1
!s85 0
31
R38
R100
R101
!i113 1
R12
R46
R14
vnext_router_addr_selector_bin
R2
!i10b 1
!s100 5`>H1ZgFjbbUQXnBPG@C73
R3
I;b4BJCBFEij:NCQ5K]RYV2
R4
R0
R136
R137
R138
!i122 21
L0 490 57
R8
r1
!s85 0
31
R9
R139
R140
!i113 1
R22
R23
R14
vni_conventional_routing
R2
!i10b 1
!s100 Re^Wj4OZ4fD93E3Q1RlnJ1
R3
I@CQ?K6n>m=]1nozIjmeS72
R4
R0
R136
R137
R138
!i122 21
L0 31 179
R8
r1
!s85 0
31
R9
R139
R140
!i113 1
R22
R23
R14
vni_master
R1
R15
!i10b 1
!s100 Sibzb<]nTJ293g5LgmE7P2
R3
Il3dHZ4JlV?9`4okUkzOjO1
R4
S1
R0
Z147 w1601317911
Z148 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ni_master.sv
Z149 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ni_master.sv
R112
!i122 76
L0 39 1032
R8
r1
!s85 0
31
R19
Z150 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//topology_localparam.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ni_master.sv|
Z151 !s90 -sv|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ni_master.sv|
!i113 1
R12
R46
R14
vni_vc_dma
R2
!i10b 1
!s100 ;O2Q2<G_@di5mJ>UPIGON3
R3
IZ8BI=S[T`4@EkMznaWR<>2
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ni_vc_dma.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ni_vc_dma.v
!i122 16
L0 37 527
R8
r1
!s85 0
31
R9
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ni_vc_dma.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ni_vc_dma.v|
!i113 1
R22
R23
R14
vni_vc_wb_slave_regs
R58
!i10b 1
!s100 [LOPaaHB9l09nDBa7BlZa1
R3
Ic::ZoYA63BcJV]]j:]O>72
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ni_vc_wb_slave_regs.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ni_vc_wb_slave_regs.v
!i122 38
L0 33 229
R8
r1
!s85 0
31
R51
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ni_vc_wb_slave_regs.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ni_vc_wb_slave_regs.v|
!i113 1
R22
R23
R14
vnoc
R58
!i10b 1
!s100 ;UnbDnR3jW2B[XUm5WbOf1
R3
IG8=[f]8Y;dT]foRm>dF?]3
R4
R0
R59
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/noc.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/noc.v
R112
!i122 42
L0 31 341
R8
r1
!s85 0
31
R38
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//topology_localparam.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/noc.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/noc.v|
!i113 1
R22
R23
R14
vnonspec_sw_alloc
R47
!i10b 1
!s100 b>z[WmX_PlPFP2Nm5fHe61
R3
IRTSS6E:V]0G8c91KX5b8T2
R4
R0
R75
R76
R77
!i122 28
L0 573 245
R8
r1
!s85 0
31
R51
R78
R79
!i113 1
R22
R23
R14
vnormalizer
R33
!i10b 1
!s100 A57A;^H4NWWck5=7g?hVO3
R3
Ig0nLF@>z`bJV>>72oODVn3
R4
R0
R80
R81
R82
!i122 7
L0 1342 56
R8
r1
!s85 0
31
R34
R83
R84
!i113 1
R22
R23
R14
vnorth_last_routing
R1
R58
!i10b 1
!s100 zgjjSjz7;:?CEd>?5VoVg0
R3
I7MJ7a[PFIe0Pk7LYESGY80
R4
S1
R0
R59
R98
R99
!i122 47
L0 296 109
R8
r1
!s85 0
31
R38
R100
R101
!i113 1
R12
R46
R14
vodd_even_routing
R1
R58
!i10b 1
!s100 jn_a2BE4BI@VhRD>F=;5U2
R3
I;U;kakAM5AH^C@b_KA;ZK2
R4
S1
R0
R59
R98
R99
!i122 47
L0 535 129
R8
r1
!s85 0
31
R38
R100
R101
!i113 1
R12
R46
R14
vone_hot_demux
R1
R2
!i10b 1
!s100 ffAaToe8<D=R0Z`XL<zGH1
R3
ImAZ2j05mM]?m<alkgkmO03
R4
S1
R0
R5
R6
R7
!i122 14
L0 132 23
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vone_hot_mux
R1
R2
!i10b 1
!s100 >SzDNO_>_6=iL1ga5?4Gb1
R3
I9VBbMZf>OI>O;D[gXf^VJ2
R4
S1
R0
R5
R6
R7
!i122 14
L0 47 72
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vone_hot_to_bin
R1
R2
!i10b 1
!s100 QiikDn:47`kLl:MT:aa]Y3
R3
IHD4SkcJANlo0:>4Q5D;J21
R4
S1
R0
R5
R6
R7
!i122 14
L0 275 57
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
voutput_weight_latch
R47
!i10b 1
!s100 m4o=H[PG[ddN]n2Bco_762
R3
I=T7g@jL]fAjjMnEoAR[360
R4
R0
R70
R71
R72
!i122 37
L0 1089 51
R8
r1
!s85 0
31
R51
R73
R74
!i113 1
R22
R23
R14
vovc_status
R1
R15
!i10b 1
!s100 i1o?JjDYO5jaCo=6l:D?W0
R3
I>8[E3[Dnefl7RkG[HDb4_0
R4
S1
R0
R147
R148
R149
!i122 76
L0 929 50
R8
r1
!s85 0
31
R19
R150
R151
!i113 1
R12
R46
R14
vparallel_count_normalize
R33
!i10b 1
!s100 <1EUO5l1]4OXFSXi]Ol<Y1
R3
I?zS[1V0LT6<BTS<Ncc]DR3
R4
R0
R80
R81
R82
!i122 7
L0 1276 59
R8
r1
!s85 0
31
R34
R83
R84
!i113 1
R22
R23
R14
vparallel_counter
R1
R2
!i10b 1
!s100 UOfSjZC:HIiY_BZa9hZ@F2
R3
I`T]j8EUi19:fmQfO4H9RN2
R4
S1
R0
R5
R6
R7
!i122 14
L0 611 80
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vPC_127_7
R1
R2
!i10b 1
!s100 D0VPCK84ePPU>=<U;78LR3
R3
Im9@W6`KAX>oN:aT1ab1@k1
R4
S1
R0
R5
R6
R7
!i122 14
L0 889 38
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
n@p@c_127_7
vPC_15_4
R1
R2
!i10b 1
!s100 Xfc]Ja8DC_34zB7T<TH:P1
R3
IHcVW`a4L?NMX785XV`bA@0
R4
S1
R0
R5
R6
R7
!i122 14
L0 765 34
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
n@p@c_15_4
vPC_31_5
R1
R2
!i10b 1
!s100 j1`5=V=R;]QnWUZiTR=L;2
R3
ID^b]lL8Q2@XUj`H<E5IhB0
R4
S1
R0
R5
R6
R7
!i122 14
L0 802 37
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
n@p@c_31_5
vPC_63_6
R1
R2
!i10b 1
!s100 >W^Vjbb4m=oMG1<ET_l4:1
R3
IThJl4D3aIn_Ui@:FQ9FIU0
R4
S1
R0
R5
R6
R7
!i122 14
L0 846 36
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
n@p@c_63_6
vPC_7_3
R1
R2
!i10b 1
!s100 M7fJGk7h=_e0`cz>ik[=F1
R3
Ie6SkaQdVnVZ`>JIO[56@10
R4
S1
R0
R5
R6
R7
!i122 14
L0 736 22
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
n@p@c_7_3
vport_pre_sel_gen
R33
!i10b 1
!s100 :6GAZg?3ESIOcANC7[5R31
R3
IF8F_h8@hc9>jg:ZHhjOHP2
R4
R0
R80
R81
R82
!i122 7
L0 453 109
R8
r1
!s85 0
31
R34
R83
R84
!i113 1
R22
R23
R14
vport_presel_based_dst_ports_credit
R33
!i10b 1
!s100 8dL2hSRC_SI4=LFLReaD60
R3
I1^kB:S^9:nalW>:W`A[9e1
R4
R0
R80
R81
R82
!i122 7
L0 164 120
R8
r1
!s85 0
31
R34
R83
R84
!i113 1
R22
R23
R14
vport_presel_based_dst_ports_vc
R33
!i10b 1
!s100 =QOGRED2[hWJQ3^b0_UIF1
R3
IJ;j?II^[V[_STEa8ZEC?M3
R4
R0
R80
R81
R82
!i122 7
L0 48 107
R8
r1
!s85 0
31
R34
R83
R84
!i113 1
R22
R23
R14
vport_presel_based_dst_routers_ovc
R33
!i10b 1
!s100 ?^AFJmJAJ^29jGfB=[UTF2
R3
Ih655i540k@CS1ZmP10gRI2
R4
R0
R80
R81
R82
!i122 7
L0 356 87
R8
r1
!s85 0
31
R34
R83
R84
!i113 1
R22
R23
R14
vqsys_jtag_uart_0
R2
!i10b 1
!s100 @OiS1@a`^DhoM7389[e=F2
R3
IooKIab6z^C=@iV]o;gMQG1
R4
R0
R16
R29
R30
!i122 19
L0 327 256
R8
r1
!s85 0
31
R9
R31
R32
!i113 1
R22
R23
R14
vqsys_jtag_uart_0_scfifo_r
R2
!i10b 1
!s100 ;MYXcjhaQR5N]POGHfdzM0
R3
I^Jn;:>diZ6A?WG]>`dEIN1
R4
R0
R16
R29
R30
!i122 19
L0 240 77
R8
r1
!s85 0
31
R9
R31
R32
!i113 1
R22
R23
R14
vqsys_jtag_uart_0_scfifo_w
R2
!i10b 1
!s100 mXoQX4zb@<?=K<6dj4R^>3
R3
Ig[]eYH1`S6eA=SiFVC_LO0
R4
R0
R16
R29
R30
!i122 19
L0 77 75
R8
r1
!s85 0
31
R9
R31
R32
!i113 1
R22
R23
R14
vqsys_jtag_uart_0_sim_scfifo_r
R2
!i10b 1
!s100 amLCgNB>ePZ?2@EXW]f7^1
R3
Im2o?G1Zj@bGT4ahOTZ;YV2
R4
R0
R16
R29
R30
!i122 19
L0 162 68
R8
r1
!s85 0
31
R9
R31
R32
!i113 1
R22
R23
R14
vqsys_jtag_uart_0_sim_scfifo_w
R2
!i10b 1
!s100 Cbgbc0j9_;Kk4:4O6C0A_3
R3
Ijgi[Nn_I?WQ>JBXWn>_k<0
R4
R0
R16
R29
R30
!i122 19
L0 21 46
R8
r1
!s85 0
31
R9
R31
R32
!i113 1
R22
R23
R14
vremove_receive_port_one_hot
R2
!i10b 1
!s100 ;gKzWEKFb^o7l>GLbf;M81
R3
I[k92WfDhB?gD;G9z8=_:g0
R4
R0
R24
R25
R26
!i122 22
L0 657 74
R8
r1
!s85 0
31
R9
R27
R28
!i113 1
R22
R23
R14
vremove_sw_loc_one_hot
R2
!i10b 1
!s100 6OP@;RACMg>oXXRAJDKPR1
R3
I`0TB4>]z<9bSBeihOn@``2
R4
R0
R24
R25
R26
!i122 22
L0 616 31
R8
r1
!s85 0
31
R9
R27
R28
!i113 1
R22
R23
R14
vrouter
R58
!i10b 1
!s100 NmzcmH??fcV^0?Z6zZ^5E1
R3
IhH7G;5WV9R2f:4<^A9]>@0
R4
R0
w1601827923
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/router.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/router.v
R112
!i122 50
L0 32 597
R8
r1
!s85 0
31
R38
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//topology_localparam.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/router.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/router.v|
!i113 1
R22
R23
R14
vRxD_fifo
R35
!i10b 1
!s100 NO4<eNH4MH7AD99g>P?Q:0
R3
I_E6`bY1fMM5J0X^04Fb9K2
R4
R0
R16
R36
R37
!i122 54
L0 217 111
R8
r1
!s85 0
31
R38
R39
R40
!i113 1
R22
R23
R14
n@rx@d_fifo
vsingle_port_ram
R1
R58
!i10b 1
!s100 EAXilgH:AMnVhj0<FmdC50
R3
INOb9Tjk_G7HEccelFR;9=2
R4
S1
R0
R16
R120
R121
!i122 39
L0 391 67
R8
r1
!s85 0
31
R38
R122
R123
!i113 1
R12
R46
R14
vsingle_port_ram_top
R1
R35
!i10b 1
!s100 ]WN`8mVYT8SeHBal7mb?H2
R3
IYceke7k<XOIToVje>5e4I0
R4
S1
R0
R16
Z152 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/wb_single_port_ram.sv
Z153 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/wb_single_port_ram.sv
!i122 68
L0 202 294
R8
r1
!s85 0
31
R62
Z154 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/wb_single_port_ram.sv|
Z155 !s90 -sv|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/wb_single_port_ram.sv|
!i113 1
R12
R46
R14
vspec_sw_alloc
R58
!i10b 1
!s100 YUN8[Mb:A0^LTlj[bOQU>3
R3
Ib@M>O=XEc=BNG6aWMEDPS0
R4
R0
w1599500390
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/comb-spec1.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/comb-spec1.v
!i122 41
L0 293 187
R8
r1
!s85 0
31
R38
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/comb-spec1.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/comb-spec1.v|
!i113 1
R22
R23
R14
vspec_sw_alloc2
R15
!i10b 1
!s100 <dIzY44@;MIRfg7THjR^03
R3
IZU=[lUJKFFjcK3lghCLH<3
R4
R0
w1599500319
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/comb_spec2.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/comb_spec2.v
!i122 70
L0 285 187
R8
r1
!s85 0
31
R62
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/comb_spec2.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/comb_spec2.v|
!i113 1
R22
R23
R14
vspec_sw_alloc_can
R15
!i10b 1
!s100 0U@1jhW3iRLGg=TWNNJH92
R3
I@0:Fa]>CYXcU:1V9bJO6;3
R4
R0
w1599550714
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/baseline.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/baseline.v
!i122 79
L0 351 174
R8
r1
!s85 0
31
R19
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/baseline.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/baseline.v|
!i113 1
R22
R23
R14
vss_allocator
R15
!i10b 1
!s100 HEMR:VzKDoE15H[TQ1MiL2
R3
IFEUB<oPYc>8o;:W>KEVLR2
R4
R0
R16
R17
R18
!i122 74
L0 35 210
R8
r1
!s85 0
31
R19
R20
R21
!i113 1
R22
R23
R14
vssa_check_destport
R15
!i10b 1
!s100 Xb_7kd:g:C>?0Z9n@H:DO1
R3
IBboY25Ai4JG8oAG<OU3Z=3
R4
R0
R16
R17
R18
!i122 74
L0 464 75
R8
r1
!s85 0
31
R19
R20
R21
!i113 1
R22
R23
R14
vssa_per_vc
R15
!i10b 1
!s100 N_6;M5@lnzm8<e4_PRZ5o2
R3
IBh=F8kEIM10T4KW=kWKBJ2
R4
R0
R16
R17
R18
!i122 74
L0 253 208
R8
r1
!s85 0
31
R19
R20
R21
!i113 1
R22
R23
R14
vsw_mask_gen
R2
!i10b 1
!s100 >hfEoA=TRbY`m2N<H[k301
R3
I3bEindMH=dI0:QfV?KYJd3
R4
R0
R65
R66
R67
!i122 9
L0 605 127
R8
r1
!s85 0
31
R9
R68
R69
!i113 1
R22
R23
R14
vswa_input_port_arbiter
R47
!i10b 1
!s100 JhgR<@V^i`JPKJT8Gcj191
R3
If8gdRU4hd8aWW[`FbSH>c2
R4
R0
R75
R76
R77
!i122 28
L0 827 133
R8
r1
!s85 0
31
R51
R78
R79
!i113 1
R22
R23
R14
vswa_output_port_arbiter
R47
!i10b 1
!s100 nB?Id4Rd^XaX@GOF1eYEP3
R3
I:b:HzCQaTJ1ea?FaghV4o3
R4
R0
R75
R76
R77
!i122 28
L0 970 131
R8
r1
!s85 0
31
R51
R78
R79
!i113 1
R22
R23
R14
vtestbench
R1
R33
!i10b 1
!s100 8oShZD50iOANj882zVaPO3
R3
I?Fdk0`SRK2feRij<5eMTH1
R4
S1
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/testbench.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/testbench.v
!i122 1
L0 26 123
R8
r1
!s85 0
31
R34
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/testbench.v|
!s90 -sv|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/testbench.v|
!i113 1
R12
R146
R14
vthermo_arbiter
R1
R33
!i10b 1
!s100 >JD_kQzToaD]PO@maCl??3
R3
I03]Xbg2DA[6nJeNaPVOjS2
R4
S1
R0
R41
R42
R43
!i122 4
L0 646 63
R8
r1
!s85 0
31
R34
R44
R45
!i113 1
R12
R46
R14
vthermo_arbiter_ext_priority
R1
R33
!i10b 1
!s100 lgcL]J]TLc^E77[mV=N7o0
R3
ID_7XL9HD:KWWzki5e9S6c0
R4
S1
R0
R41
R42
R43
!i122 4
L0 786 65
R8
r1
!s85 0
31
R34
R44
R45
!i113 1
R12
R46
R14
vthermo_arbiter_priority_en
R1
R33
!i10b 1
!s100 fk6R<^Zez`;zCE7^_zl5V3
R3
InMEXZc6[kUYLCGG?Eezf^2
R4
S1
R0
R41
R42
R43
!i122 4
L0 714 64
R8
r1
!s85 0
31
R34
R44
R45
!i113 1
R12
R46
R14
vthermo_gen
R1
R33
!i10b 1
!s100 91@;0SCC9bHaUbedHlo8Z0
R3
I8W6eg3cE5^9iIdi^RM=:P0
R4
S1
R0
R41
R42
R43
!i122 4
L0 626 16
R8
r1
!s85 0
31
R34
R44
R45
!i113 1
R12
R46
R14
vtimer
R47
!i10b 1
!s100 Q?SHJZAP4Wo[Y1H?QC8SX3
R3
I[Ne<fZBRfR^XkPZ9LzXGQ3
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/timer.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/timer.v
!i122 27
L0 36 194
R8
r1
!s85 0
31
R51
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/timer.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/timer.v|
!i113 1
R22
R23
R14
vtrace_buffer
R1
R129
!i10b 1
!s100 :0@m^zRHdkf`l2^G[I?lO0
R3
IHYlX68>:miAaH;hAl5KI40
R4
S1
R0
w1603347158
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/dfd/trace_buffer.sv
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/dfd/trace_buffer.sv
!i122 90
L0 18 100
R8
r1
!s85 0
31
R132
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/dfd/trace_buffer.sv|
!s90 -work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/dfd/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/dfd/trace_buffer.sv|
!i113 1
R118
!s92 -work work +incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/dfd/
R14
vtranc_dir
R15
!i10b 1
!s100 W0k^<Y@:UO@XPiIgH0BRM0
R3
IPA>L01Nz?zQbHjOn@1kbA1
R4
R0
R16
Z156 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/route_torus.v
Z157 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/route_torus.v
!i122 84
L0 634 90
R8
r1
!s85 0
31
R19
Z158 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/route_torus.v|
Z159 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/route_torus.v|
!i113 1
R22
R23
R14
vtranc_duato_routing
R15
!i10b 1
!s100 `UD[WIaIjM8m>@n]7gk7C3
R3
I4cCgRA?7iVli3>a2Yl;>Q0
R4
R0
R16
R156
R157
!i122 84
L0 505 119
R8
r1
!s85 0
31
R19
R158
R159
!i113 1
R22
R23
R14
vtranc_negetive_first_routing
R15
!i10b 1
!s100 ?WP@?S24JIY3OU2^?C7ob2
R3
I07JNU4U7eDT4LzoZHCm;j0
R4
R0
R16
R156
R157
!i122 84
L0 371 118
R8
r1
!s85 0
31
R19
R158
R159
!i113 1
R22
R23
R14
vtranc_north_last_routing
R15
!i10b 1
!s100 4<EzS@ElZDb?WiZl@=TBE1
R3
IPk=RgIOeWM?H5<^;m_b^e3
R4
R0
R16
R156
R157
!i122 84
L0 243 119
R8
r1
!s85 0
31
R19
R158
R159
!i113 1
R22
R23
R14
vtranc_ring_routing
R2
!i10b 1
!s100 kQO31inZDFzCN_>Wf7<zY3
R3
Iz=2F?nNN]C<39EQg0;;9X2
R4
R0
R24
R25
R26
!i122 22
L0 1233 91
R8
r1
!s85 0
31
R9
R27
R28
!i113 1
R22
R23
R14
vtranc_west_first_routing
R15
!i10b 1
!s100 0C2IC]lnH;K`^kD>>P39E3
R3
IHY3z__fB_FXShd9oD<[4@0
R4
R0
R16
R156
R157
!i122 84
L0 128 107
R8
r1
!s85 0
31
R19
R158
R159
!i113 1
R22
R23
R14
vtranc_xy_routing
R15
!i10b 1
!s100 ^HZPN0MKL<aoo3bPGU;BB0
R3
IL6FWI>e?f1fRfmGij:T:]2
R4
R0
R16
R156
R157
!i122 84
L0 38 80
R8
r1
!s85 0
31
R19
R158
R159
!i113 1
R22
R23
R14
vtree_conventional_routing
R35
!i10b 1
!s100 N5gUa?JzQH9NZULnjP4RL1
R3
I^fcF8kS;Jcd0BhzR[VW_C1
R4
R0
R59
Z160 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/tree.v
Z161 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/tree.v
!i122 65
L0 445 49
R8
r1
!s85 0
31
R62
Z162 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//topology_localparam.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/tree.v|
Z163 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/tree.v|
!i113 1
R22
R23
R14
vtree_destp_generator
R35
!i10b 1
!s100 CRz444[iih>PhQO<e63<X0
R3
Ig4;L<eHB1[gWn12mE^>f31
R4
R0
R59
R160
R161
!i122 65
L0 706 40
R8
r1
!s85 0
31
R62
R162
R163
!i113 1
R22
R23
R14
vtree_destport_decoder
R35
!i10b 1
!s100 6d[X0OcI4T4A6@gi1RoMB2
R3
IZ1VP3Y?7`<:_LlDANOaM[3
R4
R0
R59
R160
R161
!i122 65
L0 668 34
R8
r1
!s85 0
31
R62
R162
R163
!i113 1
R22
R23
R14
vtree_deterministic_look_ahead_routing
R35
!i10b 1
!s100 8nQJd4j>KBnB3_3Vlk7>Z0
R3
IdO<??:C@1a22B0BMmDbIJ0
R4
R0
R59
R160
R161
!i122 65
L0 501 77
R8
r1
!s85 0
31
R62
R162
R163
!i113 1
R22
R23
R14
vtree_look_ahead_routing
R35
!i10b 1
!s100 08`KB=oU4<2kZTJ``KVBz1
R3
IZZTjDRh77@eWa_Wm[c9VH0
R4
R0
R59
R160
R161
!i122 65
L0 587 72
R8
r1
!s85 0
31
R62
R162
R163
!i113 1
R22
R23
R14
vtree_nca_routing
R35
!i10b 1
!s100 GB5XW[=];5UE[Ao=H4mUZ2
R3
I:<:ZDg69ifZFaY^<;XeNX0
R4
R0
R59
R160
R161
!i122 65
L0 360 78
R8
r1
!s85 0
31
R62
R162
R163
!i113 1
R22
R23
R14
vtree_noc
R35
!i10b 1
!s100 f_<Q1jY`S267=?E>_KnYG2
R3
I`2NomQOaT6XaOKi5>TUYa0
R4
R0
R59
R160
R161
R112
!i122 65
L0 19 478
R8
r1
!s85 0
31
R62
R162
R163
!i113 1
R22
R23
R14
vvc_alloc_request_gen
R15
!i10b 1
!s100 4035nZTo3mSA=b[99go?g2
R3
IjzNBAOCdOSLFDH^XI[C9z0
R4
R0
R124
R125
R126
!i122 73
L0 744 177
R8
r1
!s85 0
31
R19
R127
R128
!i113 1
R22
R23
R14
vvc_alloc_request_gen_determinstic
R15
!i10b 1
!s100 >Hc9IiXKO0aE990aTac9b2
R3
I;5SUTS5R?LQA9iDW_85DQ0
R4
R0
R124
R125
R126
!i122 73
L0 923 84
R8
r1
!s85 0
31
R19
R127
R128
!i113 1
R22
R23
R14
vvjtag
R129
!i10b 1
!s100 0a_8HQ<IA8XRCg47RPej=2
R3
I647@?27CH3H@Z4d0?eJQ?1
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/vjtag.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/vjtag.v
!i122 86
L0 41 105
R8
r1
!s85 0
31
R19
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/vjtag.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/vjtag.v|
!i113 1
R22
R135
R14
vvjtag_ctrl
R129
!i10b 1
!s100 C8L0>z5;fmL:52ogOoeFX2
R3
Izi?^=L^C@mKgiLD6?:7go1
R4
R0
R16
Z164 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/vjtag_wb.v
Z165 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/vjtag_wb.v
!i122 88
L0 161 155
R8
r1
!s85 0
31
R132
Z166 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/vjtag_wb.v|
Z167 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/vjtag_wb.v|
!i113 1
R22
R135
R14
vvjtag_wb
R129
!i10b 1
!s100 0:<P<X5TiF9A4[B9l<=lI2
R3
Im=^]7z<e;:0Jd3i_fhl_P3
R4
R0
R16
R164
R165
!i122 88
L0 7 150
R8
r1
!s85 0
31
R132
R166
R167
!i113 1
R22
R135
R14
vwb_bram_ctrl
R58
!i10b 1
!s100 DN_40HV1j^]1]JM8UCdl42
R3
I;^RPUE:=6^^05<onl:k102
R4
R0
R16
Z168 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/wb_bram_ctrl.v
Z169 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/wb_bram_ctrl.v
!i122 43
L0 34 130
R8
r1
!s85 0
31
R38
Z170 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/wb_bram_ctrl.v|
Z171 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/wb_bram_ctrl.v|
!i113 1
R22
R23
R14
vwb_burst_bram_ctrl
R58
!i10b 1
!s100 OUj]>Pfh1P=DSin33[IA]0
R3
IQ3Y[zW?_J93>=l^X6dhMZ1
R4
R0
R16
R168
R169
!i122 43
L0 173 348
R8
r1
!s85 0
31
R38
R170
R171
!i113 1
R22
R23
R14
vwb_single_port_ram
R1
R35
!i10b 1
!s100 lWZFZCh=;e3XIf9oi<XfP1
R3
ICleVnaH`feQQ7bIPIMkAY3
R4
S1
R0
R16
R152
R153
!i122 68
L0 37 147
R8
r1
!s85 0
31
R62
R154
R155
!i113 1
R12
R46
R14
vweight_control
R47
!i10b 1
!s100 YZe5E:ZaAe8o>f07Y<n1K3
R3
I1;aQUj8aBM@60n?mPZNc^2
R4
R0
R70
R71
R72
!i122 37
L0 320 226
R8
r1
!s85 0
31
R51
R73
R74
!i113 1
R22
R23
R14
vweight_counter
R47
!i10b 1
!s100 PFRYX_<SiJRhT1c2V_OZ@3
R3
IdUm7`<`Rnk8l;>Vj:L9;N3
R4
R0
R70
R71
R72
!i122 37
L0 213 47
R8
r1
!s85 0
31
R51
R73
R74
!i113 1
R22
R23
R14
vweight_update_per_port
R47
!i10b 1
!s100 ZBV0Ba1>]K5m:4kk=kbkC3
R3
I9;9e_VJllZYJA=nQXbjf32
R4
R0
R70
R71
R72
!i122 37
L0 985 100
R8
r1
!s85 0
31
R51
R73
R74
!i113 1
R22
R23
R14
vweights_update
R47
!i10b 1
!s100 ;WAnJ0V[R6;HAIbn^G0Lf2
R3
IcFMzinNJ49_VIBZDN>_f]1
R4
R0
R70
R71
R72
!i122 37
L0 755 227
R8
r1
!s85 0
31
R51
R73
R74
!i113 1
R22
R23
R14
vwest_first_routing
R1
R58
!i10b 1
!s100 >8I_14[zUBMcXjgFjV?=90
R3
IGHNgCFeGD@H_AlU9aMc=i0
R4
S1
R0
R59
R98
R99
!i122 47
L0 186 99
R8
r1
!s85 0
31
R38
R100
R101
!i113 1
R12
R46
R14
vwishbone_bus
R47
!i10b 1
!s100 4bYN@>2?=fZHldo;oX0a33
R3
I3UXOdWG`6i?7[PKO99dIN0
R4
R0
R48
R49
R50
!i122 31
L0 40 464
R8
r1
!s85 0
31
R51
R52
R53
!i113 1
R22
R23
R14
vwrra_contention_gen
R47
!i10b 1
!s100 D0>LXKZ6k:`cYRcS8VInS2
R3
IhD>eS@08c:UebU?JJlYCe2
R4
R0
R70
R71
R72
!i122 37
L0 557 136
R8
r1
!s85 0
31
R51
R73
R74
!i113 1
R22
R23
R14
vwrra_inputport_destports_sum
R47
!i10b 1
!s100 UgFAeAP_RzXQDR^11HMm:1
R3
IEhd=Gm63a3eiPjDdeHHK^1
R4
R0
R70
R71
R72
!i122 37
L0 695 54
R8
r1
!s85 0
31
R51
R73
R74
!i113 1
R22
R23
R14
vxy_line_routing
R2
!i10b 1
!s100 aIW7gkmaa3Jfc]b5RRI``3
R3
I;F?bNFgYgn:ddP6JDXE_L2
R4
R0
R24
R25
R26
!i122 22
L0 1331 53
R8
r1
!s85 0
31
R9
R27
R28
!i113 1
R22
R23
R14
vxy_mesh_routing
R1
R58
!i10b 1
!s100 @Wa0ci^nfZYZ]mc9_f4nG2
R3
I:YbKjLC4;XB7ea]>_9NhG1
R4
S1
R0
R59
R98
R99
!i122 47
L0 43 128
R8
r1
!s85 0
31
R38
R100
R101
!i113 1
R12
R46
R14
