# Team2


## ì‹œìŠ¤í…œ ì•„í‚¤í…ì²˜

### 1. í•˜ë“œì›¨ì–´ êµ¬ì¡° (Hardware Architecture)

```mermaid
graph TB
    subgraph "AXI Switch"
        SWITCH[AXI Switch<br/>Crossbar]
    end
    
    subgraph "Masters"
        RISCV[RISC-V Core<br/>RV32IM]
        BFM[BFM<br/>Test Master]
        AXIDATA[AXI Data<br/>Interface]
    end
    
    subgraph "Memory"
        MEM[mem_axi<br/>System Memory]
    end
    
    subgraph "High-Speed Peripheral"
        SPI[SPI Master<br/>RFID Reader]
    end
    
    subgraph "AXI4-Lite Peripherals"
        BRIDGE[axi4_to_lite<br/>Bridge]
        AXILITE[AXI-Lite Bus<br/>Interconnect]
        
        PIC[PIC<br/>Interrupt Controller]
        TIMER[Timer<br/>System Timer]
        UART[UART<br/>Debug Console]
        GPIO[GPIO<br/>Keypad/LED]
        I2C[I2C Master<br/>EEPROM]
    end
    
    %% Master Connections
    RISCV -->|m0<br/>axi_inst| SWITCH
    BFM -->|m2<br/>axi_confmc| SWITCH
    AXIDATA -->|m1<br/>axi_data| SWITCH
    
    %% Slave Connections
    SWITCH -->|s0| MEM
    SWITCH -->|s1| BRIDGE
    SWITCH -->|s2| SPI
    
    %% AXI-Lite Chain
    BRIDGE --> AXILITE
    AXILITE -->|m0<br/>0x9000_0000| PIC
    AXILITE -->|m1<br/>0x9001_0000| TIMER
    AXILITE -->|m2<br/>0x9002_0000| UART
    AXILITE -->|m3<br/>0x9004_0000| GPIO
    AXILITE -->|m4<br/>0x9003_0000| I2C
    
    %% External Connections
    GPIO -.->|ì…ë ¥| KEYPAD[Keypad<br/>ë¹„ë°€ë²ˆí˜¸]
    GPIO -.->|ì¶œë ¥| LED[LED<br/>ìƒíƒœí‘œì‹œ]
    I2C -.-> EEPROM[EEPROM<br/>AT24C]
    UART -.-> PC[PC<br/>ë””ë²„ê·¸]
    SPI -.-> RFID[RFID<br/>RC522]
    
    style RISCV fill:#e1f5ff
    style SWITCH fill:#fff4e6
    style BRIDGE fill:#f3e5f5
    style AXILITE fill:#f3e5f5
```

### 2. ë„ì–´ë½ ë™ì‘ íë¦„ (Door Lock Operation Flow)

```mermaid
sequenceDiagram
    participant User as ì‚¬ìš©ì
    participant RFID as RFID Reader<br/>(SPI)
    participant Keypad as Keypad<br/>(GPIO)
    participant CPU as RISC-V Core
    participant EEPROM as EEPROM<br/>(I2C)
    participant Output as LED/UART
    
    Note over User,Output: 1ë‹¨ê³„: RFID ì¹´ë“œ ì¸ì¦
    User->>RFID: ì¹´ë“œ íƒœê·¸
    RFID->>CPU: ì¹´ë“œ UID ì½ê¸° (SPI)
    CPU->>EEPROM: ì €ì¥ëœ UID ì¡°íšŒ (I2C Read)
    EEPROM-->>CPU: UID ë°ì´í„°
    
    alt ìœ íš¨í•œ ì¹´ë“œ
        Note over CPU: UID ì¼ì¹˜ âœ“
        CPU->>Output: "Card OK" (UART)
        
        Note over User,Output: 2ë‹¨ê³„: ë¹„ë°€ë²ˆí˜¸ ì…ë ¥
        User->>Keypad: ë¹„ë°€ë²ˆí˜¸ ì…ë ¥
        Keypad->>CPU: í‚¤ ì…ë ¥ ì¸í„°ëŸ½íŠ¸ (GPIO)
        CPU->>EEPROM: ì €ì¥ëœ ë¹„ë°€ë²ˆí˜¸ ì¡°íšŒ (I2C Read)
        EEPROM-->>CPU: ë¹„ë°€ë²ˆí˜¸ ë°ì´í„°
        
        alt ë¹„ë°€ë²ˆí˜¸ ì¼ì¹˜
            CPU->>Output: "Access Granted" (UART)
            CPU->>Output: LED ON (GPIO)
            Note over User,Output: ğŸ”“ ë„ì–´ ì—´ë¦¼
        else ë¹„ë°€ë²ˆí˜¸ ë¶ˆì¼ì¹˜
            CPU->>Output: "Wrong Password" (UART)
            CPU->>Output: LED 3íšŒ ê¹œë¹¡ì„ (GPIO)
            Note over User,Output: âŒ ì ‘ê·¼ ê±°ë¶€
        end
        
    else ë¬´íš¨í•œ ì¹´ë“œ
        CPU->>Output: "Invalid Card" (UART)
        CPU->>Output: LED ë¹ ë¥¸ ê¹œë¹¡ì„ (GPIO)
        Note over User,Output: âŒ ì¸ì¦ ì‹¤íŒ¨
    end
```

### 3. ë©”ëª¨ë¦¬ ë§µ (Memory Map)

| ì£¼ì†Œ | Peripheral | ì„¤ëª… |
|------|-----------|------|
| `0x9000_0000` | **PIC** | Programmable Interrupt Controller |
| `0x9001_0000` | **Timer** | System Timer |
| `0x9002_0000` | **UART** | Debug Console / Status Output |
| `0x9003_0000` | **I2C** | EEPROM Controller (ë¹„ë°€ë²ˆí˜¸ ì €ì¥) |
| `0x9004_0000` | **GPIO** | Keypad Input / LED Output |
| `0x4xxx_xxxx` | **SPI** | RFID Reader (via AXI Switch s2) |

---

## RISC-V ê¸°ë°˜ ë³´ì•ˆ ì ‘ê·¼ ì œì–´ í”Œë«í¼

---

## í”„ë¡œì íŠ¸ ê°œìš”
ë³¸ í”„ë¡œì íŠ¸ëŠ” **Xilinx ZedBoard (Zynq-7000 SoC FPGA)**ë¥¼ ê¸°ë°˜ìœ¼ë¡œ **RISC-V Core**ë¥¼ íƒ‘ì¬í•˜ê³ ,  
**AXI-Lite Bus í‘œì¤€**ì— ë”°ë¼ ì„¤ê³„ëœ Peripheralì„ í†µí•©í•˜ì—¬ **HW/SW Co-design ê¸°ë°˜ì˜ Door Lock ì‹œìŠ¤í…œ**ì„ êµ¬í˜„í•©ë‹ˆë‹¤. ì¶”ê°€ì ìœ¼ë¡œ **ì˜¤ë””ì˜¤(IÂ²S/PWM)** ë° **RFID(SPI)** ê¸°ëŠ¥ì„ í™•ì¥í•˜ëŠ” ê²ƒì„ ëª©í‘œë¡œ í•©ë‹ˆë‹¤.

---

## í”„ë¡œì íŠ¸ ëª©í‘œ
- **SoC ì•„í‚¤í…ì²˜ ë° Co-design ì—­ëŸ‰ í™•ë³´**  
  - RISC-V Coreì™€ AXI-Lite Busë¥¼ í™œìš©í•˜ì—¬ ì‹œìŠ¤í…œ í†µí•© ì•„í‚¤í…ì²˜ êµ¬ì¶•  
  - Peripheral FSM/Register Map ì„¤ê³„ ë° ì œì–´ â†’ HW/SW ê³µë™ ì„¤ê³„ ëŠ¥ë ¥ ë°°ì–‘  

- **í•µì‹¬ Peripheral RTL êµ¬í˜„**  
  - GPIO, UART, IÂ²C ë“± í•„ìˆ˜ ì„ë² ë””ë“œ Peripheral RTL ì§ì ‘ ì„¤ê³„  
  - EEPROM í™œìš© ë°ì´í„° ì €ì¥/ê´€ë¦¬ ë¡œì§ êµ¬í˜„ â†’ ì‹œìŠ¤í…œì  ì‚¬ê³ ë ¥ ì¦ì§„  

- **ì‹œìŠ¤í…œ ê²€ì¦ ë° ì‹ ë¢°ì„± í™•ë³´**  
  - Testbench ê¸°ë°˜ ì‹œë®¬ë ˆì´ì…˜ ë° FPGA í¬íŒ…  
  - Door Lock ë¡œì§ì˜ ê¸°ëŠ¥ì  ì‹ ë¢°ì„± í™•ë³´, ë””ë²„ê¹… ê²½í—˜ ì¶•ì 

- **ì¶”ê°€ í™•ì¥ ê¸°ëŠ¥**
  - **ì˜¤ë””ì˜¤ ì¶œë ¥(IÂ²S/PWM):** ì¸ì¦ ì„±ê³µ/ì‹¤íŒ¨ì— ë”°ë¥¸ íš¨ê³¼ìŒ ì¶œë ¥
  - **RFID ì¸ì¦(SPI):** ì¹´ë“œ UID ê¸°ë°˜ ì¸ì¦ ê¸°ëŠ¥ ì¶”ê°€

---

##  ì„¸ë¶€ êµ¬ì„±ìš”ì†Œ

### 1. RISC-V Core (RV32I)
- 5-stage Pipeline (IF, ID, EX, MEM, WB)
- AXI-Lite Masterë¡œ ë™ì‘, Peripheral ì ‘ê·¼ ì œì–´

### 2. AXI-Lite Interconnect
- CPUì™€ Peripheral ê°„ ë°ì´í„° ì „ì†¡
- Memory-Mapped IO ë°©ì‹ (ì£¼ì†Œ ê¸°ë°˜ ì ‘ê·¼)

### 3. GPIO
- **ì…ë ¥:** Keypad â†’ ë¹„ë°€ë²ˆí˜¸ ì…ë ¥
- **ì¶œë ¥:** LED â†’ Access ê²°ê³¼ í‘œì‹œ
- Register Mapì„ í†µí•œ ì œì–´ ë° ìƒíƒœ í™•ì¸

### 4. UART
- PC â†” FPGA í†µì‹ 
- Debug Log ì¶œë ¥ (â€œAccess Granted/Deniedâ€)
- ê´€ë¦¬ì ëª¨ë“œì—ì„œ ë¹„ë°€ë²ˆí˜¸ ì´ˆê¸°í™” ê°€ëŠ¥

### 5. IÂ²C (EEPROM)
- ë¹„ë°€ë²ˆí˜¸ ì €ì¥/ì½ê¸°
- FSM ê¸°ë°˜ Start â†’ Addr â†’ Data R/W â†’ Stop ë™ì‘
- Busy/ACK í”Œë˜ê·¸ ì œê³µ

### 6. Door Lock FSM
- ìƒíƒœ: Idle â†’ Input â†’ Compare â†’ Granted/Denied â†’ Reset
- 3íšŒ ì´ìƒ ì‹¤íŒ¨ ì‹œ Lockdown ëª¨ë“œ ì§„ì…
- LED/UART/Audio ì œì–´ ì‹ í˜¸ ë°œìƒ

### 7. ì˜¤ë””ì˜¤ ëª¨ë“ˆ (í™•ì¥)
- **IÂ²S CODEC:** í—¤ë“œí°/ìŠ¤í”¼ì»¤ íš¨ê³¼ìŒ ì¶œë ¥
- **PWM ë¶€ì €:** ë‹¨ìˆœ ë¹„í”„ìŒ íŒ¨í„´ êµ¬í˜„

### 8. RFID ëª¨ë“ˆ (í™•ì¥)
- SPI Master â†” RFID Reader í†µì‹ 
- ì¹´ë“œ UID íšë“ í›„ EEPROM ì €ì¥ UIDì™€ ë¹„êµ
- UID ì¼ì¹˜ ì‹œ Access Granted

---

## ê²€ì¦ ë°©ë²• (Verification)
- **ë‹¨ìœ„ ëª¨ë“ˆ ê²€ì¦**  
  - ê° Peripheral RTLì— ëŒ€í•œ Testbench ì‘ì„±  
  - Simulation íŒŒí˜• ë¶„ì„ì„ í†µí•œ ë™ì‘ ê²€ì¦  

- **AXI-Lite Bus ê²€ì¦**  
  - Core â†” Peripheral ê°„ AXI-Lite íŠ¸ëœì­ì…˜ ì •ìƒ ë™ì‘ ì—¬ë¶€ í™•ì¸

- **ì‹œìŠ¤í…œ ê¸°ëŠ¥ ì‹œì—°**  
  - **ì •ìƒ ë™ì‘ : ** ì˜¬ë°”ë¥¸ ë¹„ë°€ë²ˆí˜¸ ì…ë ¥ â†’ PCì— `"Access Granted"` ì¶œë ¥, LED ON  
  - **ì˜¤ë¥˜ ë™ì‘ : ** ì˜ëª»ëœ ë¹„ë°€ë²ˆí˜¸ ì…ë ¥ â†’ PCì— `"Access Denied"` ì¶œë ¥, LED 3íšŒ ê¹œë¹¡ì„  

---

## ê°œë°œ í™˜ê²½ (Development Environment)
**í”Œë«í¼** ZedBoard (Xilinx Zynq-7000 series SoC FPGA)\
**EDA Tool** Vivado 2021.2\
**OS / Toolchain** Ubuntu 22.04, RISC-V GCC Toolchain

