* ******************************************************************************

* iCEcube Report

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Feb 5 2018 19:20:42

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 0 seconds

Device Info:
------------
    Device Family: iCE40UP
    Device:        iCE40UP5K
    Package:       SG48

Design statistics:
------------------
    FFs:                  33
    LUTs:                 41
    RAMs:                 0
    IOBs:                 6
    GBs:                  1
    PLLs:                 1
    Warm Boots:           0
    SPIs:                 0
    I2Cs:                 0
    HFOSCs:               0
    LFOSCs:               0
    RGBA_DRVs:            0
    LEDDA_IPs:            0
    DSPs:                 0
    SPRAMs:               0
    FILTER_50NSs:         0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 41/5280
        Combinational Logic Cells: 8        out of   5280      0.151515%
        Sequential Logic Cells:    33       out of   5280      0.625%
        Logic Tiles:               11       out of   660       1.66667%
    Registers: 
        Logic Registers:           33       out of   5280      0.625%
        IO Registers:              1        out of   480       0.208333
    Block RAMs:                    0        out of   30        0%
    Warm Boots:                    0        out of   1         0%
    SPIs:                          0        out of   2         0%
    I2Cs:                          0        out of   2         0%
    HFOSCs:                        0        out of   1         0%
    LFOSCs:                        0        out of   1         0%
    RGBA_DRVs:                     0        out of   1         0%
    LEDDA_IPs:                     0        out of   1         0%
    DSPs:                          0        out of   8         0%
    SPRAMs:                        0        out of   4         0%
    FILTER_50NSs:                  0        out of   2         0%
    Pins:
        Input Pins:                3        out of   39        7.69231%
        Output Pins:               3        out of   39        7.69231%
        InOut Pins:                0        out of   39        0%
    Global Buffers:                1        out of   8         12.5%
    PLLs:                          1        out of   1         100%

IO Bank Utilization:
--------------------
    Bank 3: 0        out of   0         0%
    Bank 1: 0        out of   0         0%
    Bank 0: 3        out of   17        17.6471%
    Bank 2: 3        out of   22        13.6364%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function       Signal Name
    ----------  ---------  -----------  -------  -------  -----------       -----------
    20          Input      SB_LVCMOS    No       2        Simple Input      SCK   
    26          Input      SB_LVCMOS    No       0        Input Registered  MOSI  
    27          Input      SB_LVCMOS    No       0        Simple Input      SS    

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function       Signal Name
    ----------  ---------  -----------  -------  -------  -----------       -----------
    3           Output     SB_LVCMOS    No       2        Simple Output     LEDG  
    4           Output     SB_LVCMOS    No       2        Simple Output     LEDR  
    32          Output     SB_LVCMOS    No       0        Simple Output     MISO  

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name
    -------------  -------  ---------  ------  -----------
    5              2                   34      outclk_g  


Router Summary:
---------------
    Status:  Successful
    Runtime: 6 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile      227 out of 110555      0.205328%
                          Span 4       33 out of  23008      0.143428%
                         Span 12        9 out of   4464      0.201613%
                  Global network        1 out of      8      12.5%
      Vertical Inter-LUT Connect        6 out of   4620      0.12987%

