{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 29 12:13:16 2010 " "Info: Processing started: Mon Nov 29 12:13:16 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test -c test --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test -c test --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "vga:vgacko\|h_sync_b " "Info: Detected ripple clock \"vga:vgacko\|h_sync_b\" as buffer" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 224 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga:vgacko\|h_sync_b" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register tlcount2\[16\] register ramadr\[7\] 156.67 MHz 6.383 ns Internal " "Info: Clock \"clock\" has Internal fmax of 156.67 MHz between source register \"tlcount2\[16\]\" and destination register \"ramadr\[7\]\" (period= 6.383 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.137 ns + Longest register register " "Info: + Longest register to register delay is 6.137 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tlcount2\[16\] 1 REG LCFF_X53_Y13_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y13_N7; Fanout = 3; REG Node = 'tlcount2\[16\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tlcount2[16] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.639 ns) + CELL(0.322 ns) 0.961 ns Equal4~5 2 COMB LCCOMB_X53_Y13_N28 1 " "Info: 2: + IC(0.639 ns) + CELL(0.322 ns) = 0.961 ns; Loc. = LCCOMB_X53_Y13_N28; Fanout = 1; COMB Node = 'Equal4~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.961 ns" { tlcount2[16] Equal4~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.128 ns) + CELL(0.178 ns) 2.267 ns Equal4~7 3 COMB LCCOMB_X54_Y12_N2 2 " "Info: 3: + IC(1.128 ns) + CELL(0.178 ns) = 2.267 ns; Loc. = LCCOMB_X54_Y12_N2; Fanout = 2; COMB Node = 'Equal4~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { Equal4~5 Equal4~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.521 ns) 3.085 ns ramadr\[10\]~72 4 COMB LCCOMB_X54_Y12_N4 37 " "Info: 4: + IC(0.297 ns) + CELL(0.521 ns) = 3.085 ns; Loc. = LCCOMB_X54_Y12_N4; Fanout = 37; COMB Node = 'ramadr\[10\]~72'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { Equal4~7 ramadr[10]~72 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.495 ns) 3.956 ns Add0~4 5 COMB LCCOMB_X54_Y12_N8 2 " "Info: 5: + IC(0.376 ns) + CELL(0.495 ns) = 3.956 ns; Loc. = LCCOMB_X54_Y12_N8; Fanout = 2; COMB Node = 'Add0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.871 ns" { ramadr[10]~72 Add0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.036 ns Add0~6 6 COMB LCCOMB_X54_Y12_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 4.036 ns; Loc. = LCCOMB_X54_Y12_N10; Fanout = 2; COMB Node = 'Add0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~4 Add0~6 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.116 ns Add0~8 7 COMB LCCOMB_X54_Y12_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 4.116 ns; Loc. = LCCOMB_X54_Y12_N12; Fanout = 2; COMB Node = 'Add0~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~6 Add0~8 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 4.290 ns Add0~10 8 COMB LCCOMB_X54_Y12_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.174 ns) = 4.290 ns; Loc. = LCCOMB_X54_Y12_N14; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Add0~8 Add0~10 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.370 ns Add0~12 9 COMB LCCOMB_X54_Y12_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 4.370 ns; Loc. = LCCOMB_X54_Y12_N16; Fanout = 2; COMB Node = 'Add0~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~10 Add0~12 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.450 ns Add0~14 10 COMB LCCOMB_X54_Y12_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 4.450 ns; Loc. = LCCOMB_X54_Y12_N18; Fanout = 2; COMB Node = 'Add0~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~12 Add0~14 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.908 ns Add0~15 11 COMB LCCOMB_X54_Y12_N20 1 " "Info: 11: + IC(0.000 ns) + CELL(0.458 ns) = 4.908 ns; Loc. = LCCOMB_X54_Y12_N20; Fanout = 1; COMB Node = 'Add0~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add0~14 Add0~15 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.322 ns) 6.041 ns ramadr~85 12 COMB LCCOMB_X53_Y12_N6 1 " "Info: 12: + IC(0.811 ns) + CELL(0.322 ns) = 6.041 ns; Loc. = LCCOMB_X53_Y12_N6; Fanout = 1; COMB Node = 'ramadr~85'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.133 ns" { Add0~15 ramadr~85 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.137 ns ramadr\[7\] 13 REG LCFF_X53_Y12_N7 11 " "Info: 13: + IC(0.000 ns) + CELL(0.096 ns) = 6.137 ns; Loc. = LCFF_X53_Y12_N7; Fanout = 11; REG Node = 'ramadr\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { ramadr~85 ramadr[7] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.886 ns ( 47.03 % ) " "Info: Total cell delay = 2.886 ns ( 47.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.251 ns ( 52.97 % ) " "Info: Total interconnect delay = 3.251 ns ( 52.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.137 ns" { tlcount2[16] Equal4~5 Equal4~7 ramadr[10]~72 Add0~4 Add0~6 Add0~8 Add0~10 Add0~12 Add0~14 Add0~15 ramadr~85 ramadr[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.137 ns" { tlcount2[16] {} Equal4~5 {} Equal4~7 {} ramadr[10]~72 {} Add0~4 {} Add0~6 {} Add0~8 {} Add0~10 {} Add0~12 {} Add0~14 {} Add0~15 {} ramadr~85 {} ramadr[7] {} } { 0.000ns 0.639ns 1.128ns 0.297ns 0.376ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.811ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.521ns 0.495ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.007 ns - Smallest " "Info: - Smallest clock skew is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.903 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns clock 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.179 ns) + CELL(0.000 ns) 1.215 ns clock~clkctrl 2 COMB CLKCTRL_G2 96 " "Info: 2: + IC(0.179 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G2; Fanout = 96; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.179 ns" { clock clock~clkctrl } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.602 ns) 2.903 ns ramadr\[7\] 3 REG LCFF_X53_Y12_N7 11 " "Info: 3: + IC(1.086 ns) + CELL(0.602 ns) = 2.903 ns; Loc. = LCFF_X53_Y12_N7; Fanout = 11; REG Node = 'ramadr\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.688 ns" { clock~clkctrl ramadr[7] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.638 ns ( 56.42 % ) " "Info: Total cell delay = 1.638 ns ( 56.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.265 ns ( 43.58 % ) " "Info: Total interconnect delay = 1.265 ns ( 43.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.903 ns" { clock clock~clkctrl ramadr[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.903 ns" { clock {} clock~combout {} clock~clkctrl {} ramadr[7] {} } { 0.000ns 0.000ns 0.179ns 1.086ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.910 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.910 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns clock 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.179 ns) + CELL(0.000 ns) 1.215 ns clock~clkctrl 2 COMB CLKCTRL_G2 96 " "Info: 2: + IC(0.179 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G2; Fanout = 96; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.179 ns" { clock clock~clkctrl } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.093 ns) + CELL(0.602 ns) 2.910 ns tlcount2\[16\] 3 REG LCFF_X53_Y13_N7 3 " "Info: 3: + IC(1.093 ns) + CELL(0.602 ns) = 2.910 ns; Loc. = LCFF_X53_Y13_N7; Fanout = 3; REG Node = 'tlcount2\[16\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.695 ns" { clock~clkctrl tlcount2[16] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.638 ns ( 56.29 % ) " "Info: Total cell delay = 1.638 ns ( 56.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.272 ns ( 43.71 % ) " "Info: Total interconnect delay = 1.272 ns ( 43.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.910 ns" { clock clock~clkctrl tlcount2[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.910 ns" { clock {} clock~combout {} clock~clkctrl {} tlcount2[16] {} } { 0.000ns 0.000ns 0.179ns 1.093ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.903 ns" { clock clock~clkctrl ramadr[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.903 ns" { clock {} clock~combout {} clock~clkctrl {} ramadr[7] {} } { 0.000ns 0.000ns 0.179ns 1.086ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.910 ns" { clock clock~clkctrl tlcount2[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.910 ns" { clock {} clock~combout {} clock~clkctrl {} tlcount2[16] {} } { 0.000ns 0.000ns 0.179ns 1.093ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 126 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 126 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.137 ns" { tlcount2[16] Equal4~5 Equal4~7 ramadr[10]~72 Add0~4 Add0~6 Add0~8 Add0~10 Add0~12 Add0~14 Add0~15 ramadr~85 ramadr[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.137 ns" { tlcount2[16] {} Equal4~5 {} Equal4~7 {} ramadr[10]~72 {} Add0~4 {} Add0~6 {} Add0~8 {} Add0~10 {} Add0~12 {} Add0~14 {} Add0~15 {} ramadr~85 {} ramadr[7] {} } { 0.000ns 0.639ns 1.128ns 0.297ns 0.376ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.811ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.521ns 0.495ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.322ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.903 ns" { clock clock~clkctrl ramadr[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.903 ns" { clock {} clock~combout {} clock~clkctrl {} ramadr[7] {} } { 0.000ns 0.000ns 0.179ns 1.086ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.910 ns" { clock clock~clkctrl tlcount2[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.910 ns" { clock {} clock~combout {} clock~clkctrl {} tlcount2[16] {} } { 0.000ns 0.000ns 0.179ns 1.093ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ramadr\[7\] key2 clock 7.634 ns register " "Info: tsu for register \"ramadr\[7\]\" (data pin = \"key2\", clock pin = \"clock\") is 7.634 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.575 ns + Longest pin register " "Info: + Longest pin to register delay is 10.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns key2 1 PIN PIN_P23 5 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_P23; Fanout = 5; PIN Node = 'key2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key2 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.114 ns) + CELL(0.545 ns) 7.523 ns ramadr\[10\]~72 2 COMB LCCOMB_X54_Y12_N4 37 " "Info: 2: + IC(6.114 ns) + CELL(0.545 ns) = 7.523 ns; Loc. = LCCOMB_X54_Y12_N4; Fanout = 37; COMB Node = 'ramadr\[10\]~72'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.659 ns" { key2 ramadr[10]~72 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.495 ns) 8.394 ns Add0~4 3 COMB LCCOMB_X54_Y12_N8 2 " "Info: 3: + IC(0.376 ns) + CELL(0.495 ns) = 8.394 ns; Loc. = LCCOMB_X54_Y12_N8; Fanout = 2; COMB Node = 'Add0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.871 ns" { ramadr[10]~72 Add0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.474 ns Add0~6 4 COMB LCCOMB_X54_Y12_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 8.474 ns; Loc. = LCCOMB_X54_Y12_N10; Fanout = 2; COMB Node = 'Add0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~4 Add0~6 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.554 ns Add0~8 5 COMB LCCOMB_X54_Y12_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 8.554 ns; Loc. = LCCOMB_X54_Y12_N12; Fanout = 2; COMB Node = 'Add0~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~6 Add0~8 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 8.728 ns Add0~10 6 COMB LCCOMB_X54_Y12_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.174 ns) = 8.728 ns; Loc. = LCCOMB_X54_Y12_N14; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Add0~8 Add0~10 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.808 ns Add0~12 7 COMB LCCOMB_X54_Y12_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 8.808 ns; Loc. = LCCOMB_X54_Y12_N16; Fanout = 2; COMB Node = 'Add0~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~10 Add0~12 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.888 ns Add0~14 8 COMB LCCOMB_X54_Y12_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 8.888 ns; Loc. = LCCOMB_X54_Y12_N18; Fanout = 2; COMB Node = 'Add0~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~12 Add0~14 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 9.346 ns Add0~15 9 COMB LCCOMB_X54_Y12_N20 1 " "Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 9.346 ns; Loc. = LCCOMB_X54_Y12_N20; Fanout = 1; COMB Node = 'Add0~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add0~14 Add0~15 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.322 ns) 10.479 ns ramadr~85 10 COMB LCCOMB_X53_Y12_N6 1 " "Info: 10: + IC(0.811 ns) + CELL(0.322 ns) = 10.479 ns; Loc. = LCCOMB_X53_Y12_N6; Fanout = 1; COMB Node = 'ramadr~85'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.133 ns" { Add0~15 ramadr~85 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 10.575 ns ramadr\[7\] 11 REG LCFF_X53_Y12_N7 11 " "Info: 11: + IC(0.000 ns) + CELL(0.096 ns) = 10.575 ns; Loc. = LCFF_X53_Y12_N7; Fanout = 11; REG Node = 'ramadr\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { ramadr~85 ramadr[7] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.274 ns ( 30.96 % ) " "Info: Total cell delay = 3.274 ns ( 30.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.301 ns ( 69.04 % ) " "Info: Total interconnect delay = 7.301 ns ( 69.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.575 ns" { key2 ramadr[10]~72 Add0~4 Add0~6 Add0~8 Add0~10 Add0~12 Add0~14 Add0~15 ramadr~85 ramadr[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.575 ns" { key2 {} key2~combout {} ramadr[10]~72 {} Add0~4 {} Add0~6 {} Add0~8 {} Add0~10 {} Add0~12 {} Add0~14 {} Add0~15 {} ramadr~85 {} ramadr[7] {} } { 0.000ns 0.000ns 6.114ns 0.376ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.811ns 0.000ns } { 0.000ns 0.864ns 0.545ns 0.495ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 126 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.903 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns clock 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.179 ns) + CELL(0.000 ns) 1.215 ns clock~clkctrl 2 COMB CLKCTRL_G2 96 " "Info: 2: + IC(0.179 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G2; Fanout = 96; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.179 ns" { clock clock~clkctrl } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.602 ns) 2.903 ns ramadr\[7\] 3 REG LCFF_X53_Y12_N7 11 " "Info: 3: + IC(1.086 ns) + CELL(0.602 ns) = 2.903 ns; Loc. = LCFF_X53_Y12_N7; Fanout = 11; REG Node = 'ramadr\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.688 ns" { clock~clkctrl ramadr[7] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.638 ns ( 56.42 % ) " "Info: Total cell delay = 1.638 ns ( 56.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.265 ns ( 43.58 % ) " "Info: Total interconnect delay = 1.265 ns ( 43.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.903 ns" { clock clock~clkctrl ramadr[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.903 ns" { clock {} clock~combout {} clock~clkctrl {} ramadr[7] {} } { 0.000ns 0.000ns 0.179ns 1.086ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.575 ns" { key2 ramadr[10]~72 Add0~4 Add0~6 Add0~8 Add0~10 Add0~12 Add0~14 Add0~15 ramadr~85 ramadr[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.575 ns" { key2 {} key2~combout {} ramadr[10]~72 {} Add0~4 {} Add0~6 {} Add0~8 {} Add0~10 {} Add0~12 {} Add0~14 {} Add0~15 {} ramadr~85 {} ramadr[7] {} } { 0.000ns 0.000ns 6.114ns 0.376ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.811ns 0.000ns } { 0.000ns 0.864ns 0.545ns 0.495ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.322ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.903 ns" { clock clock~clkctrl ramadr[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.903 ns" { clock {} clock~combout {} clock~clkctrl {} ramadr[7] {} } { 0.000ns 0.000ns 0.179ns 1.086ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock signal_r\[0\] vga:vgacko\|pixel_v\[1\] 18.049 ns register " "Info: tco from clock \"clock\" to destination pin \"signal_r\[0\]\" through register \"vga:vgacko\|pixel_v\[1\]\" is 18.049 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 7.504 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 7.504 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns clock 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.711 ns) + CELL(0.879 ns) 3.626 ns vga:vgacko\|h_sync_b 2 REG LCFF_X33_Y20_N31 3 " "Info: 2: + IC(1.711 ns) + CELL(0.879 ns) = 3.626 ns; Loc. = LCFF_X33_Y20_N31; Fanout = 3; REG Node = 'vga:vgacko\|h_sync_b'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.590 ns" { clock vga:vgacko|h_sync_b } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.162 ns) + CELL(0.000 ns) 5.788 ns vga:vgacko\|h_sync_b~clkctrl 3 COMB CLKCTRL_G8 47 " "Info: 3: + IC(2.162 ns) + CELL(0.000 ns) = 5.788 ns; Loc. = CLKCTRL_G8; Fanout = 47; COMB Node = 'vga:vgacko\|h_sync_b~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.162 ns" { vga:vgacko|h_sync_b vga:vgacko|h_sync_b~clkctrl } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.114 ns) + CELL(0.602 ns) 7.504 ns vga:vgacko\|pixel_v\[1\] 4 REG LCFF_X31_Y18_N5 4 " "Info: 4: + IC(1.114 ns) + CELL(0.602 ns) = 7.504 ns; Loc. = LCFF_X31_Y18_N5; Fanout = 4; REG Node = 'vga:vgacko\|pixel_v\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.716 ns" { vga:vgacko|h_sync_b~clkctrl vga:vgacko|pixel_v[1] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 298 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.517 ns ( 33.54 % ) " "Info: Total cell delay = 2.517 ns ( 33.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.987 ns ( 66.46 % ) " "Info: Total interconnect delay = 4.987 ns ( 66.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.504 ns" { clock vga:vgacko|h_sync_b vga:vgacko|h_sync_b~clkctrl vga:vgacko|pixel_v[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.504 ns" { clock {} clock~combout {} vga:vgacko|h_sync_b {} vga:vgacko|h_sync_b~clkctrl {} vga:vgacko|pixel_v[1] {} } { 0.000ns 0.000ns 1.711ns 2.162ns 1.114ns } { 0.000ns 1.036ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 298 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.268 ns + Longest register pin " "Info: + Longest register to pin delay is 10.268 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga:vgacko\|pixel_v\[1\] 1 REG LCFF_X31_Y18_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y18_N5; Fanout = 4; REG Node = 'vga:vgacko\|pixel_v\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga:vgacko|pixel_v[1] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 298 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.959 ns) + CELL(0.545 ns) 1.504 ns signal_r~0 2 COMB LCCOMB_X31_Y19_N24 1 " "Info: 2: + IC(0.959 ns) + CELL(0.545 ns) = 1.504 ns; Loc. = LCCOMB_X31_Y19_N24; Fanout = 1; COMB Node = 'signal_r~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { vga:vgacko|pixel_v[1] signal_r~0 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.135 ns) + CELL(0.178 ns) 2.817 ns signal_r~1 3 COMB LCCOMB_X29_Y18_N24 1 " "Info: 3: + IC(1.135 ns) + CELL(0.178 ns) = 2.817 ns; Loc. = LCCOMB_X29_Y18_N24; Fanout = 1; COMB Node = 'signal_r~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { signal_r~0 signal_r~1 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.322 ns) 3.442 ns signal_r~2 4 COMB LCCOMB_X29_Y18_N10 1 " "Info: 4: + IC(0.303 ns) + CELL(0.322 ns) = 3.442 ns; Loc. = LCCOMB_X29_Y18_N10; Fanout = 1; COMB Node = 'signal_r~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.625 ns" { signal_r~1 signal_r~2 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 3.915 ns signal_r~6 5 COMB LCCOMB_X29_Y18_N26 10 " "Info: 5: + IC(0.295 ns) + CELL(0.178 ns) = 3.915 ns; Loc. = LCCOMB_X29_Y18_N26; Fanout = 10; COMB Node = 'signal_r~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { signal_r~2 signal_r~6 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.337 ns) + CELL(3.016 ns) 10.268 ns signal_r\[0\] 6 PIN PIN_C8 0 " "Info: 6: + IC(3.337 ns) + CELL(3.016 ns) = 10.268 ns; Loc. = PIN_C8; Fanout = 0; PIN Node = 'signal_r\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.353 ns" { signal_r~6 signal_r[0] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.239 ns ( 41.28 % ) " "Info: Total cell delay = 4.239 ns ( 41.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.029 ns ( 58.72 % ) " "Info: Total interconnect delay = 6.029 ns ( 58.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.268 ns" { vga:vgacko|pixel_v[1] signal_r~0 signal_r~1 signal_r~2 signal_r~6 signal_r[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.268 ns" { vga:vgacko|pixel_v[1] {} signal_r~0 {} signal_r~1 {} signal_r~2 {} signal_r~6 {} signal_r[0] {} } { 0.000ns 0.959ns 1.135ns 0.303ns 0.295ns 3.337ns } { 0.000ns 0.545ns 0.178ns 0.322ns 0.178ns 3.016ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.504 ns" { clock vga:vgacko|h_sync_b vga:vgacko|h_sync_b~clkctrl vga:vgacko|pixel_v[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.504 ns" { clock {} clock~combout {} vga:vgacko|h_sync_b {} vga:vgacko|h_sync_b~clkctrl {} vga:vgacko|pixel_v[1] {} } { 0.000ns 0.000ns 1.711ns 2.162ns 1.114ns } { 0.000ns 1.036ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.268 ns" { vga:vgacko|pixel_v[1] signal_r~0 signal_r~1 signal_r~2 signal_r~6 signal_r[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.268 ns" { vga:vgacko|pixel_v[1] {} signal_r~0 {} signal_r~1 {} signal_r~2 {} signal_r~6 {} signal_r[0] {} } { 0.000ns 0.959ns 1.135ns 0.303ns 0.295ns 3.337ns } { 0.000ns 0.545ns 0.178ns 0.322ns 0.178ns 3.016ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "sw\[14\] hex\[51\] 11.078 ns Longest " "Info: Longest tpd from source pin \"sw\[14\]\" to destination pin \"hex\[51\]\" is 11.078 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns sw\[14\] 1 PIN PIN_U3 7 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U3; Fanout = 7; PIN Node = 'sw\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[14] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.260 ns) + CELL(0.545 ns) 6.669 ns Mux46~0 2 COMB LCCOMB_X1_Y13_N28 1 " "Info: 2: + IC(5.260 ns) + CELL(0.545 ns) = 6.669 ns; Loc. = LCCOMB_X1_Y13_N28; Fanout = 1; COMB Node = 'Mux46~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.805 ns" { sw[14] Mux46~0 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.579 ns) + CELL(2.830 ns) 11.078 ns hex\[51\] 3 PIN PIN_L9 0 " "Info: 3: + IC(1.579 ns) + CELL(2.830 ns) = 11.078 ns; Loc. = PIN_L9; Fanout = 0; PIN Node = 'hex\[51\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.409 ns" { Mux46~0 hex[51] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.239 ns ( 38.27 % ) " "Info: Total cell delay = 4.239 ns ( 38.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.839 ns ( 61.73 % ) " "Info: Total interconnect delay = 6.839 ns ( 61.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.078 ns" { sw[14] Mux46~0 hex[51] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.078 ns" { sw[14] {} sw[14]~combout {} Mux46~0 {} hex[51] {} } { 0.000ns 0.000ns 5.260ns 1.579ns } { 0.000ns 0.864ns 0.545ns 2.830ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "tlen3 key3 clock -3.833 ns register " "Info: th for register \"tlen3\" (data pin = \"key3\", clock pin = \"clock\") is -3.833 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.889 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.889 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns clock 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.179 ns) + CELL(0.000 ns) 1.215 ns clock~clkctrl 2 COMB CLKCTRL_G2 96 " "Info: 2: + IC(0.179 ns) + CELL(0.000 ns) = 1.215 ns; Loc. = CLKCTRL_G2; Fanout = 96; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.179 ns" { clock clock~clkctrl } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.602 ns) 2.889 ns tlen3 3 REG LCFF_X50_Y12_N11 2 " "Info: 3: + IC(1.072 ns) + CELL(0.602 ns) = 2.889 ns; Loc. = LCFF_X50_Y12_N11; Fanout = 2; REG Node = 'tlen3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.674 ns" { clock~clkctrl tlen3 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.638 ns ( 56.70 % ) " "Info: Total cell delay = 1.638 ns ( 56.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.251 ns ( 43.30 % ) " "Info: Total interconnect delay = 1.251 ns ( 43.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.889 ns" { clock clock~clkctrl tlen3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.889 ns" { clock {} clock~combout {} clock~clkctrl {} tlen3 {} } { 0.000ns 0.000ns 0.179ns 1.072ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 78 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.008 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.008 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns key3 1 PIN PIN_W26 5 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W26; Fanout = 5; PIN Node = 'key3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key3 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.706 ns) + CELL(0.322 ns) 6.912 ns tlen3~0 2 COMB LCCOMB_X50_Y12_N10 1 " "Info: 2: + IC(5.706 ns) + CELL(0.322 ns) = 6.912 ns; Loc. = LCCOMB_X50_Y12_N10; Fanout = 1; COMB Node = 'tlen3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.028 ns" { key3 tlen3~0 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.008 ns tlen3 3 REG LCFF_X50_Y12_N11 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.008 ns; Loc. = LCFF_X50_Y12_N11; Fanout = 2; REG Node = 'tlen3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { tlen3~0 tlen3 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/VGA-VHDL/DE2-test/test.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.302 ns ( 18.58 % ) " "Info: Total cell delay = 1.302 ns ( 18.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.706 ns ( 81.42 % ) " "Info: Total interconnect delay = 5.706 ns ( 81.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.008 ns" { key3 tlen3~0 tlen3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.008 ns" { key3 {} key3~combout {} tlen3~0 {} tlen3 {} } { 0.000ns 0.000ns 5.706ns 0.000ns } { 0.000ns 0.884ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.889 ns" { clock clock~clkctrl tlen3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.889 ns" { clock {} clock~combout {} clock~clkctrl {} tlen3 {} } { 0.000ns 0.000ns 0.179ns 1.072ns } { 0.000ns 1.036ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.008 ns" { key3 tlen3~0 tlen3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.008 ns" { key3 {} key3~combout {} tlen3~0 {} tlen3 {} } { 0.000ns 0.000ns 5.706ns 0.000ns } { 0.000ns 0.884ns 0.322ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "170 " "Info: Peak virtual memory: 170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 29 12:13:18 2010 " "Info: Processing ended: Mon Nov 29 12:13:18 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
