m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/verilog_2023/shift_register/sim
vshift_register_4bit
Z1 !s110 1689838674
!i10b 1
!s100 a];4[`8@`MoU`f=B:5]DO3
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IJe6=8zGz3CZj5I@7lkX<@0
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1689838649
8../../shift_register/src/rtl/shift_reg.v
F../../shift_register/src/rtl/shift_reg.v
!i122 16
L0 2 79
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1689838673.000000
!s107 ../../shift_register/testbench/shift_reg_testbench.v|../../shift_register/src/rtl/shift_reg.v|
Z6 !s90 -reportprogress|300|-f|run.f|
!i113 1
Z7 tCvgOpt 0
vtestbench
R1
!i10b 1
!s100 E>g8D63mzb<ZC4:R[bjXV3
R2
I<GB2XDh5DL]>OC;:XmljH2
R3
R0
w1689818751
8../../shift_register/testbench/shift_reg_testbench.v
F../../shift_register/testbench/shift_reg_testbench.v
!i122 16
L0 1 56
R4
r1
!s85 0
31
R5
Z8 !s107 ../../shift_register/testbench/shift_reg_testbench.v|../../shift_register/src/rtl/shift_reg.v|
R6
!i113 1
R7
