Info: constrained 'CLK' to bel 'X0/Y8/io1'
Info: constrained 'RST' to bel 'X0/Y13/io0'
Info: constrained 'SCL' to bel 'X0/Y13/io1'
Info: constrained 'DC' to bel 'X0/Y8/io0'
Info: constrained 'MOSI' to bel 'X13/Y11/io0'
Info: constrained 'CS' to bel 'X13/Y9/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      102 LCs used as LUT4 only
Info:       36 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:        5 LCs used as DFF only
Info: Packing carries..
Info:       27 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting CLK$SB_IO_IN (fanout 41)
Info: promoting $abc$1874$auto$dff2dffe.cc:158:make_patterns_logic$1598 [cen] (fanout 16)
Info: Constraining chains...
Info:        6 LCs used to legalise carry chains.
Info: Checksum: 0x12c5ec93

Info: Annotating ports with timing budgets for target frequency 36.00 MHz
Info: Checksum: 0x0d5d35a7

Info: Device utilisation:
Info: 	         ICESTORM_LC:   178/ 1280    13%
Info: 	        ICESTORM_RAM:     0/   16     0%
Info: 	               SB_IO:     6/  112     5%
Info: 	               SB_GB:     2/    8    25%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 6 cells based on constraints.
Info: Creating initial analytic placement for 135 cells, random placement wirelen = 2090.
Info:     at initial placer iter 0, wirelen = 85
Info:     at initial placer iter 1, wirelen = 56
Info:     at initial placer iter 2, wirelen = 65
Info:     at initial placer iter 3, wirelen = 56
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 65, spread = 623, legal = 688; time = 0.01s
Info:     at iteration #2, type ALL: wirelen solved = 61, spread = 600, legal = 667; time = 0.02s
Info:     at iteration #3, type ALL: wirelen solved = 85, spread = 591, legal = 625; time = 0.01s
Info:     at iteration #4, type ALL: wirelen solved = 101, spread = 428, legal = 471; time = 0.01s
Info:     at iteration #5, type ALL: wirelen solved = 105, spread = 515, legal = 555; time = 0.01s
Info:     at iteration #6, type ALL: wirelen solved = 110, spread = 554, legal = 604; time = 0.01s
Info:     at iteration #7, type ALL: wirelen solved = 112, spread = 516, legal = 559; time = 0.01s
Info:     at iteration #8, type ALL: wirelen solved = 119, spread = 354, legal = 427; time = 0.01s
Info:     at iteration #9, type ALL: wirelen solved = 123, spread = 355, legal = 428; time = 0.00s
Info:     at iteration #10, type ALL: wirelen solved = 116, spread = 347, legal = 452; time = 0.02s
Info:     at iteration #11, type ALL: wirelen solved = 124, spread = 354, legal = 419; time = 0.01s
Info:     at iteration #12, type ALL: wirelen solved = 113, spread = 365, legal = 449; time = 0.00s
Info:     at iteration #13, type ALL: wirelen solved = 116, spread = 366, legal = 433; time = 0.00s
Info:     at iteration #14, type ALL: wirelen solved = 127, spread = 370, legal = 440; time = 0.02s
Info:     at iteration #15, type ALL: wirelen solved = 119, spread = 365, legal = 409; time = 0.01s
Info:     at iteration #16, type ALL: wirelen solved = 126, spread = 362, legal = 418; time = 0.02s
Info:     at iteration #17, type ALL: wirelen solved = 154, spread = 357, legal = 391; time = 0.01s
Info:     at iteration #18, type ALL: wirelen solved = 148, spread = 401, legal = 449; time = 0.01s
Info:     at iteration #19, type ALL: wirelen solved = 177, spread = 413, legal = 456; time = 0.02s
Info:     at iteration #20, type ALL: wirelen solved = 174, spread = 411, legal = 462; time = 0.01s
Info:     at iteration #21, type ALL: wirelen solved = 175, spread = 415, legal = 446; time = 0.01s
Info:     at iteration #22, type ALL: wirelen solved = 170, spread = 410, legal = 453; time = 0.01s
Info: HeAP Placer Time: 0.35s
Info:   of which solving equations: 0.20s
Info:   of which spreading cells: 0.02s
Info:   of which strict legalisation: 0.02s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 51, wirelen = 391
Info:   at iteration #5: temp = 0.000000, timing cost = 46, wirelen = 346
Info:   at iteration #7: temp = 0.000000, timing cost = 44, wirelen = 340 
Info: SA placement time 0.12s

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 80.74 MHz (PASS at 36.00 MHz)

Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>: 3.19 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 15392,  15899) |** 
Info: [ 15899,  16406) |**************** 
Info: [ 16406,  16913) | 
Info: [ 16913,  17420) |** 
Info: [ 17420,  17927) | 
Info: [ 17927,  18434) |*********************************** 
Info: [ 18434,  18941) | 
Info: [ 18941,  19448) |*********** 
Info: [ 19448,  19955) |*** 
Info: [ 19955,  20462) |**** 
Info: [ 20462,  20969) |********************* 
Info: [ 20969,  21476) |************* 
Info: [ 21476,  21983) |**************** 
Info: [ 21983,  22490) |******** 
Info: [ 22490,  22997) |********** 
Info: [ 22997,  23504) |** 
Info: [ 23504,  24011) |** 
Info: [ 24011,  24518) |** 
Info: [ 24518,  25025) |***** 
Info: [ 25025,  25532) |********************** 
Info: Checksum: 0x53f3e32c

Info: Routing..
Info: Setting up routing queue.
Info: Routing 527 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:        618 |       77        504 |   77   504 |         0|       0.11       0.11|
Info: Routing complete.
Info: Router1 time 0.11s
Info: Checksum: 0x1bc3b957

Info: Critical path report for clock 'CLK$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source $abc$1874$auto$blifparse.cc:492:parse_blif$1905_LC.O
Info:  1.9  2.7    Net delay[0] budget 0.000000 ns (2,12) -> (2,8)
Info:                Sink $abc$1874$auto$blifparse.cc:492:parse_blif$1990_LC.I0
Info:                Defined in:
Info:                  frmctr1.v:33
Info:  0.7  3.3  Source $abc$1874$auto$blifparse.cc:492:parse_blif$1990_LC.O
Info:  0.9  4.2    Net $auto$alumacc.cc:474:replace_alu$229.C[1] budget 0.000000 ns (2,8) -> (1,8)
Info:                Sink $nextpnr_ICESTORM_LC_0.I1
Info:                Defined in:
Info:                  frmctr1.v:87
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.4  4.6  Source $nextpnr_ICESTORM_LC_0.COUT
Info:  0.0  4.6    Net $nextpnr_ICESTORM_LC_0$O budget 0.000000 ns (1,8) -> (1,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$229.slice[1].carry$CARRY.CIN
Info:  0.2  4.8  Source $auto$alumacc.cc:474:replace_alu$229.slice[1].carry$CARRY.COUT
Info:  0.0  4.8    Net $auto$alumacc.cc:474:replace_alu$229.C[2] budget 0.000000 ns (1,8) -> (1,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$229.slice[2].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr1.v:87
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  5.0  Source $auto$alumacc.cc:474:replace_alu$229.slice[2].carry$CARRY.COUT
Info:  0.0  5.0    Net $auto$alumacc.cc:474:replace_alu$229.C[3] budget 0.000000 ns (1,8) -> (1,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$229.slice[3].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr1.v:87
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  5.1  Source $auto$alumacc.cc:474:replace_alu$229.slice[3].carry$CARRY.COUT
Info:  0.0  5.1    Net $auto$alumacc.cc:474:replace_alu$229.C[4] budget 0.000000 ns (1,8) -> (1,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$229.slice[4].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr1.v:87
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  5.3  Source $auto$alumacc.cc:474:replace_alu$229.slice[4].carry$CARRY.COUT
Info:  0.0  5.3    Net $auto$alumacc.cc:474:replace_alu$229.C[5] budget 0.000000 ns (1,8) -> (1,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$229.slice[5].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr1.v:87
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  5.5  Source $auto$alumacc.cc:474:replace_alu$229.slice[5].carry$CARRY.COUT
Info:  0.0  5.5    Net $auto$alumacc.cc:474:replace_alu$229.C[6] budget 0.000000 ns (1,8) -> (1,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$229.slice[6].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr1.v:87
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  5.7  Source $auto$alumacc.cc:474:replace_alu$229.slice[6].carry$CARRY.COUT
Info:  0.0  5.7    Net $auto$alumacc.cc:474:replace_alu$229.C[7] budget 0.000000 ns (1,8) -> (1,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$229.slice[7].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr1.v:87
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  5.9  Source $auto$alumacc.cc:474:replace_alu$229.slice[7].carry$CARRY.COUT
Info:  0.3  6.2    Net $auto$alumacc.cc:474:replace_alu$229.C[8] budget 0.290000 ns (1,8) -> (1,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$229.slice[8].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr1.v:87
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  6.4  Source $auto$alumacc.cc:474:replace_alu$229.slice[8].carry$CARRY.COUT
Info:  0.0  6.4    Net $auto$alumacc.cc:474:replace_alu$229.C[9] budget 0.000000 ns (1,9) -> (1,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$229.slice[9].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr1.v:87
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  6.5  Source $auto$alumacc.cc:474:replace_alu$229.slice[9].carry$CARRY.COUT
Info:  0.0  6.5    Net $auto$alumacc.cc:474:replace_alu$229.C[10] budget 0.000000 ns (1,9) -> (1,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$229.slice[10].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr1.v:87
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  6.7  Source $auto$alumacc.cc:474:replace_alu$229.slice[10].carry$CARRY.COUT
Info:  0.0  6.7    Net $auto$alumacc.cc:474:replace_alu$229.C[11] budget 0.000000 ns (1,9) -> (1,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$229.slice[11].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr1.v:87
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  6.9  Source $auto$alumacc.cc:474:replace_alu$229.slice[11].carry$CARRY.COUT
Info:  0.0  6.9    Net $auto$alumacc.cc:474:replace_alu$229.C[12] budget 0.000000 ns (1,9) -> (1,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$229.slice[12].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr1.v:87
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  7.1  Source $auto$alumacc.cc:474:replace_alu$229.slice[12].carry$CARRY.COUT
Info:  0.0  7.1    Net $auto$alumacc.cc:474:replace_alu$229.C[13] budget 0.000000 ns (1,9) -> (1,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$229.slice[13].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr1.v:87
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  7.3  Source $auto$alumacc.cc:474:replace_alu$229.slice[13].carry$CARRY.COUT
Info:  0.0  7.3    Net $auto$alumacc.cc:474:replace_alu$229.C[14] budget 0.000000 ns (1,9) -> (1,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$229.slice[14].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr1.v:87
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  7.5  Source $auto$alumacc.cc:474:replace_alu$229.slice[14].carry$CARRY.COUT
Info:  0.0  7.5    Net $auto$alumacc.cc:474:replace_alu$229.C[15] budget 0.000000 ns (1,9) -> (1,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$229.slice[15].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr1.v:87
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  7.7  Source $auto$alumacc.cc:474:replace_alu$229.slice[15].carry$CARRY.COUT
Info:  0.7  8.3    Net $nextpnr_ICESTORM_LC_1$I3 budget 0.670000 ns (1,9) -> (1,10)
Info:                Sink $nextpnr_ICESTORM_LC_1.I3
Info:  0.5  8.8  Source $nextpnr_ICESTORM_LC_1.O
Info:  1.9 10.7    Net $abc$1874$auto$alumacc.cc:491:replace_alu$231[15] budget 16.153999 ns (1,10) -> (4,11)
Info:                Sink $abc$1874$auto$blifparse.cc:492:parse_blif$1937_LC.I2
Info:  0.6 11.2  Source $abc$1874$auto$blifparse.cc:492:parse_blif$1937_LC.O
Info:  0.9 12.1    Net $abc$1874$procmux$106.B_AND_S[54]_new_ budget 5.384000 ns (4,11) -> (4,11)
Info:                Sink $abc$1874$auto$blifparse.cc:492:parse_blif$1934_LC.I2
Info:                Defined in:
Info:                  frmctr1.v:198
Info:                  frmctr1.v:73
Info:                  /usr/bin/../share/yosys/techmap.v:432
Info:  0.6 12.7  Setup $abc$1874$auto$blifparse.cc:492:parse_blif$1934_LC.I2
Info: 6.2 ns logic, 6.5 ns routing

Info: Critical path report for cross-domain path 'posedge CLK$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  0.8  0.8  Source $auto$simplemap.cc:420:simplemap_dff$897_DFFLC.O
Info:  0.9  1.7    Net $0\scl[0:0] budget 12.815000 ns (1,12) -> (1,12)
Info:                Sink $abc$1874$auto$blifparse.cc:492:parse_blif$1974_LC.I0
Info:                Defined in:
Info:                  frmctr1.v:68
Info:  0.7  2.3  Source $abc$1874$auto$blifparse.cc:492:parse_blif$1974_LC.O
Info:  0.9  3.2    Net SCL$SB_IO_OUT budget 13.160000 ns (1,12) -> (0,13)
Info:                Sink SCL$sb_io.D_OUT_0
Info:                Defined in:
Info:                  frmctr1.v:31
Info: 1.5 ns logic, 1.7 ns routing

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 78.80 MHz (PASS at 36.00 MHz)

Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>: 3.19 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 15086,  15609) |** 
Info: [ 15609,  16132) |**************** 
Info: [ 16132,  16655) | 
Info: [ 16655,  17178) | 
Info: [ 17178,  17701) |******* 
Info: [ 17701,  18224) |***************** 
Info: [ 18224,  18747) | 
Info: [ 18747,  19270) | 
Info: [ 19270,  19793) |* 
Info: [ 19793,  20316) |****************************** 
Info: [ 20316,  20839) |***** 
Info: [ 20839,  21362) |*********************** 
Info: [ 21362,  21885) |********************** 
Info: [ 21885,  22408) |****** 
Info: [ 22408,  22931) |************** 
Info: [ 22931,  23454) | 
Info: [ 23454,  23977) |** 
Info: [ 23977,  24500) |* 
Info: [ 24500,  25023) |**** 
Info: [ 25023,  25546) |************************ 

Info: Program finished normally.
