DPLL,FUNC_0
DPLL_MD,FUNC_1
DPLL_VGA_MODE_DIS,VAR_0
I915_WRITE,FUNC_2
INTEL_GEN,FUNC_3
POSTING_READ,FUNC_4
assert_panel_unlocked,FUNC_5
assert_pipe_disabled,FUNC_6
i9xx_has_pps,FUNC_7
to_i915,FUNC_8
udelay,FUNC_9
i9xx_enable_pll,FUNC_10
crtc,VAR_1
crtc_state,VAR_2
dev_priv,VAR_3
reg,VAR_4
dpll,VAR_5
i,VAR_6
