
FlightComputer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000019b0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000cc  08001abc  08001abc  00011abc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001b88  08001b88  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08001b88  08001b88  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001b88  08001b88  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001b88  08001b88  00011b88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001b8c  08001b8c  00011b8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08001b90  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000034  20000074  08001c04  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000a8  08001c04  000200a8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   000052aa  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001760  00000000  00000000  00025347  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000005a8  00000000  00000000  00026aa8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000500  00000000  00000000  00027050  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001476a  00000000  00000000  00027550  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000051e3  00000000  00000000  0003bcba  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000662b4  00000000  00000000  00040e9d  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000a7151  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000019cc  00000000  00000000  000a71cc  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .stab         0000003c  00000000  00000000  000a8b98  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      00000076  00000000  00000000  000a8bd4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000074 	.word	0x20000074
 8000128:	00000000 	.word	0x00000000
 800012c:	08001aa4 	.word	0x08001aa4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000078 	.word	0x20000078
 8000148:	08001aa4 	.word	0x08001aa4

0800014c <_ZN5StateD1Ev>:
 *
 */
class State {
public:
    // Clean Up Transitions
    virtual ~State() { };
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
 8000154:	4a04      	ldr	r2, [pc, #16]	; (8000168 <_ZN5StateD1Ev+0x1c>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	601a      	str	r2, [r3, #0]
 800015a:	687b      	ldr	r3, [r7, #4]
 800015c:	4618      	mov	r0, r3
 800015e:	370c      	adds	r7, #12
 8000160:	46bd      	mov	sp, r7
 8000162:	bc80      	pop	{r7}
 8000164:	4770      	bx	lr
 8000166:	bf00      	nop
 8000168:	08001b10 	.word	0x08001b10

0800016c <_ZN5StateD0Ev>:
 800016c:	b580      	push	{r7, lr}
 800016e:	b082      	sub	sp, #8
 8000170:	af00      	add	r7, sp, #0
 8000172:	6078      	str	r0, [r7, #4]
 8000174:	6878      	ldr	r0, [r7, #4]
 8000176:	f7ff ffe9 	bl	800014c <_ZN5StateD1Ev>
 800017a:	2104      	movs	r1, #4
 800017c:	6878      	ldr	r0, [r7, #4]
 800017e:	f001 fb04 	bl	800178a <_ZdlPvj>
 8000182:	687b      	ldr	r3, [r7, #4]
 8000184:	4618      	mov	r0, r3
 8000186:	3708      	adds	r7, #8
 8000188:	46bd      	mov	sp, r7
 800018a:	bd80      	pop	{r7, pc}

0800018c <_ZN5State6onExitEv>:

    // Transition Logic
    virtual bool getValidTransition(State* &next) = 0;

    // Transition Callbacks
    virtual void onExit() {};
 800018c:	b480      	push	{r7}
 800018e:	b083      	sub	sp, #12
 8000190:	af00      	add	r7, sp, #0
 8000192:	6078      	str	r0, [r7, #4]
 8000194:	bf00      	nop
 8000196:	370c      	adds	r7, #12
 8000198:	46bd      	mov	sp, r7
 800019a:	bc80      	pop	{r7}
 800019c:	4770      	bx	lr

0800019e <_ZN5State7onEnterEv>:
    virtual void onEnter() {};
 800019e:	b480      	push	{r7}
 80001a0:	b083      	sub	sp, #12
 80001a2:	af00      	add	r7, sp, #0
 80001a4:	6078      	str	r0, [r7, #4]
 80001a6:	bf00      	nop
 80001a8:	370c      	adds	r7, #12
 80001aa:	46bd      	mov	sp, r7
 80001ac:	bc80      	pop	{r7}
 80001ae:	4770      	bx	lr

080001b0 <_ZN5State8onUpdateEv>:

    // Main Logic
    virtual void onUpdate() {};
 80001b0:	b480      	push	{r7}
 80001b2:	b083      	sub	sp, #12
 80001b4:	af00      	add	r7, sp, #0
 80001b6:	6078      	str	r0, [r7, #4]
 80001b8:	bf00      	nop
 80001ba:	370c      	adds	r7, #12
 80001bc:	46bd      	mov	sp, r7
 80001be:	bc80      	pop	{r7}
 80001c0:	4770      	bx	lr
	...

080001c4 <_ZN10TransitionC1Ev>:
#include <cstdint>
#include "state.h"

/** Transition */
//template <typename S>
class Transition {
 80001c4:	b480      	push	{r7}
 80001c6:	b083      	sub	sp, #12
 80001c8:	af00      	add	r7, sp, #0
 80001ca:	6078      	str	r0, [r7, #4]
 80001cc:	4a04      	ldr	r2, [pc, #16]	; (80001e0 <_ZN10TransitionC1Ev+0x1c>)
 80001ce:	687b      	ldr	r3, [r7, #4]
 80001d0:	601a      	str	r2, [r3, #0]
 80001d2:	687b      	ldr	r3, [r7, #4]
 80001d4:	4618      	mov	r0, r3
 80001d6:	370c      	adds	r7, #12
 80001d8:	46bd      	mov	sp, r7
 80001da:	bc80      	pop	{r7}
 80001dc:	4770      	bx	lr
 80001de:	bf00      	nop
 80001e0:	08001af8 	.word	0x08001af8

080001e4 <_ZN12ABTransitionC1Ev>:
#define INC_TRANSITIONS_AB_TRANSITION_H_


#include "fsm/transition.h"

class ABTransition : public Transition {
 80001e4:	b580      	push	{r7, lr}
 80001e6:	b082      	sub	sp, #8
 80001e8:	af00      	add	r7, sp, #0
 80001ea:	6078      	str	r0, [r7, #4]
 80001ec:	687b      	ldr	r3, [r7, #4]
 80001ee:	4618      	mov	r0, r3
 80001f0:	f7ff ffe8 	bl	80001c4 <_ZN10TransitionC1Ev>
 80001f4:	4a03      	ldr	r2, [pc, #12]	; (8000204 <_ZN12ABTransitionC1Ev+0x20>)
 80001f6:	687b      	ldr	r3, [r7, #4]
 80001f8:	601a      	str	r2, [r3, #0]
 80001fa:	687b      	ldr	r3, [r7, #4]
 80001fc:	4618      	mov	r0, r3
 80001fe:	3708      	adds	r7, #8
 8000200:	46bd      	mov	sp, r7
 8000202:	bd80      	pop	{r7, pc}
 8000204:	08001b60 	.word	0x08001b60

08000208 <_ZN6AState18getValidTransitionERP5State>:
#include "main.h"
#include "fsm/state.h"
#include "transitions/ab_transition.h"

class AState : public State {
	TRANSITIONS(new ABTransition())
 8000208:	b580      	push	{r7, lr}
 800020a:	b084      	sub	sp, #16
 800020c:	af00      	add	r7, sp, #0
 800020e:	6078      	str	r0, [r7, #4]
 8000210:	6039      	str	r1, [r7, #0]
 8000212:	2300      	movs	r3, #0
 8000214:	73fb      	strb	r3, [r7, #15]
 8000216:	7bfb      	ldrb	r3, [r7, #15]
 8000218:	2b00      	cmp	r3, #0
 800021a:	d129      	bne.n	8000270 <_ZN6AState18getValidTransitionERP5State+0x68>
 800021c:	7bfb      	ldrb	r3, [r7, #15]
 800021e:	687a      	ldr	r2, [r7, #4]
 8000220:	009b      	lsls	r3, r3, #2
 8000222:	4413      	add	r3, r2
 8000224:	6859      	ldr	r1, [r3, #4]
 8000226:	7bfb      	ldrb	r3, [r7, #15]
 8000228:	687a      	ldr	r2, [r7, #4]
 800022a:	009b      	lsls	r3, r3, #2
 800022c:	4413      	add	r3, r2
 800022e:	685b      	ldr	r3, [r3, #4]
 8000230:	681b      	ldr	r3, [r3, #0]
 8000232:	3308      	adds	r3, #8
 8000234:	681b      	ldr	r3, [r3, #0]
 8000236:	4608      	mov	r0, r1
 8000238:	4798      	blx	r3
 800023a:	4603      	mov	r3, r0
 800023c:	2b00      	cmp	r3, #0
 800023e:	d013      	beq.n	8000268 <_ZN6AState18getValidTransitionERP5State+0x60>
 8000240:	7bfb      	ldrb	r3, [r7, #15]
 8000242:	687a      	ldr	r2, [r7, #4]
 8000244:	009b      	lsls	r3, r3, #2
 8000246:	4413      	add	r3, r2
 8000248:	6859      	ldr	r1, [r3, #4]
 800024a:	7bfb      	ldrb	r3, [r7, #15]
 800024c:	687a      	ldr	r2, [r7, #4]
 800024e:	009b      	lsls	r3, r3, #2
 8000250:	4413      	add	r3, r2
 8000252:	685b      	ldr	r3, [r3, #4]
 8000254:	681b      	ldr	r3, [r3, #0]
 8000256:	330c      	adds	r3, #12
 8000258:	681b      	ldr	r3, [r3, #0]
 800025a:	4608      	mov	r0, r1
 800025c:	4798      	blx	r3
 800025e:	4602      	mov	r2, r0
 8000260:	683b      	ldr	r3, [r7, #0]
 8000262:	601a      	str	r2, [r3, #0]
 8000264:	2301      	movs	r3, #1
 8000266:	e004      	b.n	8000272 <_ZN6AState18getValidTransitionERP5State+0x6a>
 8000268:	7bfb      	ldrb	r3, [r7, #15]
 800026a:	3301      	adds	r3, #1
 800026c:	73fb      	strb	r3, [r7, #15]
 800026e:	e7d2      	b.n	8000216 <_ZN6AState18getValidTransitionERP5State+0xe>
 8000270:	2300      	movs	r3, #0
 8000272:	4618      	mov	r0, r3
 8000274:	3710      	adds	r7, #16
 8000276:	46bd      	mov	sp, r7
 8000278:	bd80      	pop	{r7, pc}
	...

0800027c <_ZN6AStateD1Ev>:

    ~AState() override {
 800027c:	b580      	push	{r7, lr}
 800027e:	b084      	sub	sp, #16
 8000280:	af00      	add	r7, sp, #0
 8000282:	6078      	str	r0, [r7, #4]
 8000284:	4a15      	ldr	r2, [pc, #84]	; (80002dc <_ZN6AStateD1Ev+0x60>)
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	601a      	str	r2, [r3, #0]
        END_STATE()
 800028a:	2300      	movs	r3, #0
 800028c:	73fb      	strb	r3, [r7, #15]
 800028e:	7bfb      	ldrb	r3, [r7, #15]
 8000290:	2b00      	cmp	r3, #0
 8000292:	d119      	bne.n	80002c8 <_ZN6AStateD1Ev+0x4c>
 8000294:	7bfb      	ldrb	r3, [r7, #15]
 8000296:	687a      	ldr	r2, [r7, #4]
 8000298:	009b      	lsls	r3, r3, #2
 800029a:	4413      	add	r3, r2
 800029c:	685b      	ldr	r3, [r3, #4]
 800029e:	2b00      	cmp	r3, #0
 80002a0:	d00e      	beq.n	80002c0 <_ZN6AStateD1Ev+0x44>
 80002a2:	7bfb      	ldrb	r3, [r7, #15]
 80002a4:	687a      	ldr	r2, [r7, #4]
 80002a6:	009b      	lsls	r3, r3, #2
 80002a8:	4413      	add	r3, r2
 80002aa:	6859      	ldr	r1, [r3, #4]
 80002ac:	7bfb      	ldrb	r3, [r7, #15]
 80002ae:	687a      	ldr	r2, [r7, #4]
 80002b0:	009b      	lsls	r3, r3, #2
 80002b2:	4413      	add	r3, r2
 80002b4:	685b      	ldr	r3, [r3, #4]
 80002b6:	681b      	ldr	r3, [r3, #0]
 80002b8:	3304      	adds	r3, #4
 80002ba:	681b      	ldr	r3, [r3, #0]
 80002bc:	4608      	mov	r0, r1
 80002be:	4798      	blx	r3
 80002c0:	7bfb      	ldrb	r3, [r7, #15]
 80002c2:	3301      	adds	r3, #1
 80002c4:	73fb      	strb	r3, [r7, #15]
 80002c6:	e7e2      	b.n	800028e <_ZN6AStateD1Ev+0x12>
    ~AState() override {
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	4618      	mov	r0, r3
 80002cc:	f7ff ff3e 	bl	800014c <_ZN5StateD1Ev>
    }
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	4618      	mov	r0, r3
 80002d4:	3710      	adds	r7, #16
 80002d6:	46bd      	mov	sp, r7
 80002d8:	bd80      	pop	{r7, pc}
 80002da:	bf00      	nop
 80002dc:	08001ad8 	.word	0x08001ad8

080002e0 <_ZN6AStateD0Ev>:
    ~AState() override {
 80002e0:	b580      	push	{r7, lr}
 80002e2:	b082      	sub	sp, #8
 80002e4:	af00      	add	r7, sp, #0
 80002e6:	6078      	str	r0, [r7, #4]
    }
 80002e8:	6878      	ldr	r0, [r7, #4]
 80002ea:	f7ff ffc7 	bl	800027c <_ZN6AStateD1Ev>
 80002ee:	2108      	movs	r1, #8
 80002f0:	6878      	ldr	r0, [r7, #4]
 80002f2:	f001 fa4a 	bl	800178a <_ZdlPvj>
 80002f6:	687b      	ldr	r3, [r7, #4]
 80002f8:	4618      	mov	r0, r3
 80002fa:	3708      	adds	r7, #8
 80002fc:	46bd      	mov	sp, r7
 80002fe:	bd80      	pop	{r7, pc}

08000300 <_ZN6AState7onEnterEv>:

    void onEnter() override {
 8000300:	b580      	push	{r7, lr}
 8000302:	b082      	sub	sp, #8
 8000304:	af00      	add	r7, sp, #0
 8000306:	6078      	str	r0, [r7, #4]
    	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000308:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800030c:	4805      	ldr	r0, [pc, #20]	; (8000324 <_ZN6AState7onEnterEv+0x24>)
 800030e:	f000 fe37 	bl	8000f80 <HAL_GPIO_TogglePin>
    	HAL_Delay(3000);
 8000312:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000316:	f000 fbbb 	bl	8000a90 <HAL_Delay>
    };
 800031a:	bf00      	nop
 800031c:	3708      	adds	r7, #8
 800031e:	46bd      	mov	sp, r7
 8000320:	bd80      	pop	{r7, pc}
 8000322:	bf00      	nop
 8000324:	40011000 	.word	0x40011000

08000328 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000328:	b580      	push	{r7, lr}
 800032a:	b082      	sub	sp, #8
 800032c:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800032e:	f000 fb4d 	bl	80009cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000332:	f000 f80b 	bl	800034c <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000336:	f000 f84f 	bl	80003d8 <_ZL12MX_GPIO_Initv>
  /* USER CODE BEGIN 2 */
  auto statemachine = StateMachine<AState>();
 800033a:	1d3b      	adds	r3, r7, #4
 800033c:	4618      	mov	r0, r3
 800033e:	f000 f8cb 	bl	80004d8 <_ZN12StateMachineI6AStateEC1Ev>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  statemachine.update();
 8000342:	1d3b      	adds	r3, r7, #4
 8000344:	4618      	mov	r0, r3
 8000346:	f000 f8e7 	bl	8000518 <_ZN12StateMachineI6AStateE6updateEv>
 800034a:	e7fa      	b.n	8000342 <main+0x1a>

0800034c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800034c:	b580      	push	{r7, lr}
 800034e:	b090      	sub	sp, #64	; 0x40
 8000350:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000352:	f107 0318 	add.w	r3, r7, #24
 8000356:	2228      	movs	r2, #40	; 0x28
 8000358:	2100      	movs	r1, #0
 800035a:	4618      	mov	r0, r3
 800035c:	f001 fa7e 	bl	800185c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000360:	1d3b      	adds	r3, r7, #4
 8000362:	2200      	movs	r2, #0
 8000364:	601a      	str	r2, [r3, #0]
 8000366:	605a      	str	r2, [r3, #4]
 8000368:	609a      	str	r2, [r3, #8]
 800036a:	60da      	str	r2, [r3, #12]
 800036c:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800036e:	2302      	movs	r3, #2
 8000370:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000372:	2301      	movs	r3, #1
 8000374:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000376:	2310      	movs	r3, #16
 8000378:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800037a:	2300      	movs	r3, #0
 800037c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800037e:	f107 0318 	add.w	r3, r7, #24
 8000382:	4618      	mov	r0, r3
 8000384:	f000 fe14 	bl	8000fb0 <HAL_RCC_OscConfig>
 8000388:	4603      	mov	r3, r0
 800038a:	2b00      	cmp	r3, #0
 800038c:	bf14      	ite	ne
 800038e:	2301      	movne	r3, #1
 8000390:	2300      	moveq	r3, #0
 8000392:	b2db      	uxtb	r3, r3
 8000394:	2b00      	cmp	r3, #0
 8000396:	d001      	beq.n	800039c <_Z18SystemClock_Configv+0x50>
  {
    Error_Handler();
 8000398:	f000 f86a 	bl	8000470 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800039c:	230f      	movs	r3, #15
 800039e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80003a0:	2300      	movs	r3, #0
 80003a2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003a4:	2300      	movs	r3, #0
 80003a6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80003a8:	2300      	movs	r3, #0
 80003aa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003ac:	2300      	movs	r3, #0
 80003ae:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80003b0:	1d3b      	adds	r3, r7, #4
 80003b2:	2100      	movs	r1, #0
 80003b4:	4618      	mov	r0, r3
 80003b6:	f001 f87b 	bl	80014b0 <HAL_RCC_ClockConfig>
 80003ba:	4603      	mov	r3, r0
 80003bc:	2b00      	cmp	r3, #0
 80003be:	bf14      	ite	ne
 80003c0:	2301      	movne	r3, #1
 80003c2:	2300      	moveq	r3, #0
 80003c4:	b2db      	uxtb	r3, r3
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d001      	beq.n	80003ce <_Z18SystemClock_Configv+0x82>
  {
    Error_Handler();
 80003ca:	f000 f851 	bl	8000470 <Error_Handler>
  }
}
 80003ce:	bf00      	nop
 80003d0:	3740      	adds	r7, #64	; 0x40
 80003d2:	46bd      	mov	sp, r7
 80003d4:	bd80      	pop	{r7, pc}
	...

080003d8 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003d8:	b580      	push	{r7, lr}
 80003da:	b088      	sub	sp, #32
 80003dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003de:	f107 0310 	add.w	r3, r7, #16
 80003e2:	2200      	movs	r2, #0
 80003e4:	601a      	str	r2, [r3, #0]
 80003e6:	605a      	str	r2, [r3, #4]
 80003e8:	609a      	str	r2, [r3, #8]
 80003ea:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003ec:	4b1e      	ldr	r3, [pc, #120]	; (8000468 <_ZL12MX_GPIO_Initv+0x90>)
 80003ee:	699b      	ldr	r3, [r3, #24]
 80003f0:	4a1d      	ldr	r2, [pc, #116]	; (8000468 <_ZL12MX_GPIO_Initv+0x90>)
 80003f2:	f043 0310 	orr.w	r3, r3, #16
 80003f6:	6193      	str	r3, [r2, #24]
 80003f8:	4b1b      	ldr	r3, [pc, #108]	; (8000468 <_ZL12MX_GPIO_Initv+0x90>)
 80003fa:	699b      	ldr	r3, [r3, #24]
 80003fc:	f003 0310 	and.w	r3, r3, #16
 8000400:	60fb      	str	r3, [r7, #12]
 8000402:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000404:	4b18      	ldr	r3, [pc, #96]	; (8000468 <_ZL12MX_GPIO_Initv+0x90>)
 8000406:	699b      	ldr	r3, [r3, #24]
 8000408:	4a17      	ldr	r2, [pc, #92]	; (8000468 <_ZL12MX_GPIO_Initv+0x90>)
 800040a:	f043 0320 	orr.w	r3, r3, #32
 800040e:	6193      	str	r3, [r2, #24]
 8000410:	4b15      	ldr	r3, [pc, #84]	; (8000468 <_ZL12MX_GPIO_Initv+0x90>)
 8000412:	699b      	ldr	r3, [r3, #24]
 8000414:	f003 0320 	and.w	r3, r3, #32
 8000418:	60bb      	str	r3, [r7, #8]
 800041a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800041c:	4b12      	ldr	r3, [pc, #72]	; (8000468 <_ZL12MX_GPIO_Initv+0x90>)
 800041e:	699b      	ldr	r3, [r3, #24]
 8000420:	4a11      	ldr	r2, [pc, #68]	; (8000468 <_ZL12MX_GPIO_Initv+0x90>)
 8000422:	f043 0304 	orr.w	r3, r3, #4
 8000426:	6193      	str	r3, [r2, #24]
 8000428:	4b0f      	ldr	r3, [pc, #60]	; (8000468 <_ZL12MX_GPIO_Initv+0x90>)
 800042a:	699b      	ldr	r3, [r3, #24]
 800042c:	f003 0304 	and.w	r3, r3, #4
 8000430:	607b      	str	r3, [r7, #4]
 8000432:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000434:	2200      	movs	r2, #0
 8000436:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800043a:	480c      	ldr	r0, [pc, #48]	; (800046c <_ZL12MX_GPIO_Initv+0x94>)
 800043c:	f000 fd88 	bl	8000f50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000440:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000444:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000446:	2301      	movs	r3, #1
 8000448:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800044a:	2300      	movs	r3, #0
 800044c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800044e:	2302      	movs	r3, #2
 8000450:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000452:	f107 0310 	add.w	r3, r7, #16
 8000456:	4619      	mov	r1, r3
 8000458:	4804      	ldr	r0, [pc, #16]	; (800046c <_ZL12MX_GPIO_Initv+0x94>)
 800045a:	f000 fc1f 	bl	8000c9c <HAL_GPIO_Init>

}
 800045e:	bf00      	nop
 8000460:	3720      	adds	r7, #32
 8000462:	46bd      	mov	sp, r7
 8000464:	bd80      	pop	{r7, pc}
 8000466:	bf00      	nop
 8000468:	40021000 	.word	0x40021000
 800046c:	40011000 	.word	0x40011000

08000470 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000470:	b480      	push	{r7}
 8000472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000474:	bf00      	nop
 8000476:	46bd      	mov	sp, r7
 8000478:	bc80      	pop	{r7}
 800047a:	4770      	bx	lr

0800047c <_ZN5StateC1Ev>:
class State {
 800047c:	b480      	push	{r7}
 800047e:	b083      	sub	sp, #12
 8000480:	af00      	add	r7, sp, #0
 8000482:	6078      	str	r0, [r7, #4]
 8000484:	4a04      	ldr	r2, [pc, #16]	; (8000498 <_ZN5StateC1Ev+0x1c>)
 8000486:	687b      	ldr	r3, [r7, #4]
 8000488:	601a      	str	r2, [r3, #0]
 800048a:	687b      	ldr	r3, [r7, #4]
 800048c:	4618      	mov	r0, r3
 800048e:	370c      	adds	r7, #12
 8000490:	46bd      	mov	sp, r7
 8000492:	bc80      	pop	{r7}
 8000494:	4770      	bx	lr
 8000496:	bf00      	nop
 8000498:	08001b10 	.word	0x08001b10

0800049c <_ZN6AStateC1Ev>:
class AState : public State {
 800049c:	b590      	push	{r4, r7, lr}
 800049e:	b083      	sub	sp, #12
 80004a0:	af00      	add	r7, sp, #0
 80004a2:	6078      	str	r0, [r7, #4]
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	4618      	mov	r0, r3
 80004a8:	f7ff ffe8 	bl	800047c <_ZN5StateC1Ev>
 80004ac:	4a09      	ldr	r2, [pc, #36]	; (80004d4 <_ZN6AStateC1Ev+0x38>)
 80004ae:	687b      	ldr	r3, [r7, #4]
 80004b0:	601a      	str	r2, [r3, #0]
	TRANSITIONS(new ABTransition())
 80004b2:	2004      	movs	r0, #4
 80004b4:	f001 f96b 	bl	800178e <_Znwj>
 80004b8:	4603      	mov	r3, r0
 80004ba:	461c      	mov	r4, r3
class AState : public State {
 80004bc:	2300      	movs	r3, #0
 80004be:	6023      	str	r3, [r4, #0]
 80004c0:	4620      	mov	r0, r4
 80004c2:	f7ff fe8f 	bl	80001e4 <_ZN12ABTransitionC1Ev>
 80004c6:	687b      	ldr	r3, [r7, #4]
 80004c8:	605c      	str	r4, [r3, #4]
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	4618      	mov	r0, r3
 80004ce:	370c      	adds	r7, #12
 80004d0:	46bd      	mov	sp, r7
 80004d2:	bd90      	pop	{r4, r7, pc}
 80004d4:	08001ad8 	.word	0x08001ad8

080004d8 <_ZN12StateMachineI6AStateEC1Ev>:
template <typename S>
class StateMachine {
	State* activeState;

public: /* Initialization & Deconstruction */
	StateMachine() : activeState(new S()) {
 80004d8:	b590      	push	{r4, r7, lr}
 80004da:	b083      	sub	sp, #12
 80004dc:	af00      	add	r7, sp, #0
 80004de:	6078      	str	r0, [r7, #4]
 80004e0:	2008      	movs	r0, #8
 80004e2:	f001 f954 	bl	800178e <_Znwj>
 80004e6:	4603      	mov	r3, r0
 80004e8:	461c      	mov	r4, r3
 80004ea:	2300      	movs	r3, #0
 80004ec:	6023      	str	r3, [r4, #0]
 80004ee:	2300      	movs	r3, #0
 80004f0:	6063      	str	r3, [r4, #4]
 80004f2:	4620      	mov	r0, r4
 80004f4:	f7ff ffd2 	bl	800049c <_ZN6AStateC1Ev>
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	601c      	str	r4, [r3, #0]
		activeState->onEnter();
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	681a      	ldr	r2, [r3, #0]
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	681b      	ldr	r3, [r3, #0]
 8000504:	681b      	ldr	r3, [r3, #0]
 8000506:	3310      	adds	r3, #16
 8000508:	681b      	ldr	r3, [r3, #0]
 800050a:	4610      	mov	r0, r2
 800050c:	4798      	blx	r3
	}
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	4618      	mov	r0, r3
 8000512:	370c      	adds	r7, #12
 8000514:	46bd      	mov	sp, r7
 8000516:	bd90      	pop	{r4, r7, pc}

08000518 <_ZN12StateMachineI6AStateE6updateEv>:
	~StateMachine() {
		delete activeState;
	}

public: /* Main Functionality */
	void update() {
 8000518:	b580      	push	{r7, lr}
 800051a:	b084      	sub	sp, #16
 800051c:	af00      	add	r7, sp, #0
 800051e:	6078      	str	r0, [r7, #4]
		State* next;
		if (activeState->getValidTransition(next)) {
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	681a      	ldr	r2, [r3, #0]
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	3308      	adds	r3, #8
 800052c:	681b      	ldr	r3, [r3, #0]
 800052e:	f107 010c 	add.w	r1, r7, #12
 8000532:	4610      	mov	r0, r2
 8000534:	4798      	blx	r3
 8000536:	4603      	mov	r3, r0
 8000538:	2b00      	cmp	r3, #0
 800053a:	d01f      	beq.n	800057c <_ZN12StateMachineI6AStateE6updateEv+0x64>
			activeState->onExit();
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	681a      	ldr	r2, [r3, #0]
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	681b      	ldr	r3, [r3, #0]
 8000544:	681b      	ldr	r3, [r3, #0]
 8000546:	330c      	adds	r3, #12
 8000548:	681b      	ldr	r3, [r3, #0]
 800054a:	4610      	mov	r0, r2
 800054c:	4798      	blx	r3
			next->onEnter();
 800054e:	68fa      	ldr	r2, [r7, #12]
 8000550:	68fb      	ldr	r3, [r7, #12]
 8000552:	681b      	ldr	r3, [r3, #0]
 8000554:	3310      	adds	r3, #16
 8000556:	681b      	ldr	r3, [r3, #0]
 8000558:	4610      	mov	r0, r2
 800055a:	4798      	blx	r3

			delete activeState;
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	2b00      	cmp	r3, #0
 8000562:	d008      	beq.n	8000576 <_ZN12StateMachineI6AStateE6updateEv+0x5e>
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	681a      	ldr	r2, [r3, #0]
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	3304      	adds	r3, #4
 8000570:	681b      	ldr	r3, [r3, #0]
 8000572:	4610      	mov	r0, r2
 8000574:	4798      	blx	r3
			activeState = next;
 8000576:	68fa      	ldr	r2, [r7, #12]
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	601a      	str	r2, [r3, #0]
		}

		activeState->onUpdate();
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	681a      	ldr	r2, [r3, #0]
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	681b      	ldr	r3, [r3, #0]
 8000586:	3314      	adds	r3, #20
 8000588:	681b      	ldr	r3, [r3, #0]
 800058a:	4610      	mov	r0, r2
 800058c:	4798      	blx	r3
	}
 800058e:	bf00      	nop
 8000590:	3710      	adds	r7, #16
 8000592:	46bd      	mov	sp, r7
 8000594:	bd80      	pop	{r7, pc}
	...

08000598 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000598:	b480      	push	{r7}
 800059a:	b085      	sub	sp, #20
 800059c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800059e:	4b15      	ldr	r3, [pc, #84]	; (80005f4 <HAL_MspInit+0x5c>)
 80005a0:	699b      	ldr	r3, [r3, #24]
 80005a2:	4a14      	ldr	r2, [pc, #80]	; (80005f4 <HAL_MspInit+0x5c>)
 80005a4:	f043 0301 	orr.w	r3, r3, #1
 80005a8:	6193      	str	r3, [r2, #24]
 80005aa:	4b12      	ldr	r3, [pc, #72]	; (80005f4 <HAL_MspInit+0x5c>)
 80005ac:	699b      	ldr	r3, [r3, #24]
 80005ae:	f003 0301 	and.w	r3, r3, #1
 80005b2:	60bb      	str	r3, [r7, #8]
 80005b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005b6:	4b0f      	ldr	r3, [pc, #60]	; (80005f4 <HAL_MspInit+0x5c>)
 80005b8:	69db      	ldr	r3, [r3, #28]
 80005ba:	4a0e      	ldr	r2, [pc, #56]	; (80005f4 <HAL_MspInit+0x5c>)
 80005bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005c0:	61d3      	str	r3, [r2, #28]
 80005c2:	4b0c      	ldr	r3, [pc, #48]	; (80005f4 <HAL_MspInit+0x5c>)
 80005c4:	69db      	ldr	r3, [r3, #28]
 80005c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005ca:	607b      	str	r3, [r7, #4]
 80005cc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80005ce:	4b0a      	ldr	r3, [pc, #40]	; (80005f8 <HAL_MspInit+0x60>)
 80005d0:	685b      	ldr	r3, [r3, #4]
 80005d2:	60fb      	str	r3, [r7, #12]
 80005d4:	68fb      	ldr	r3, [r7, #12]
 80005d6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80005da:	60fb      	str	r3, [r7, #12]
 80005dc:	68fb      	ldr	r3, [r7, #12]
 80005de:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80005e2:	60fb      	str	r3, [r7, #12]
 80005e4:	4a04      	ldr	r2, [pc, #16]	; (80005f8 <HAL_MspInit+0x60>)
 80005e6:	68fb      	ldr	r3, [r7, #12]
 80005e8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005ea:	bf00      	nop
 80005ec:	3714      	adds	r7, #20
 80005ee:	46bd      	mov	sp, r7
 80005f0:	bc80      	pop	{r7}
 80005f2:	4770      	bx	lr
 80005f4:	40021000 	.word	0x40021000
 80005f8:	40010000 	.word	0x40010000

080005fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005fc:	b480      	push	{r7}
 80005fe:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000600:	bf00      	nop
 8000602:	46bd      	mov	sp, r7
 8000604:	bc80      	pop	{r7}
 8000606:	4770      	bx	lr

08000608 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000608:	b480      	push	{r7}
 800060a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800060c:	e7fe      	b.n	800060c <HardFault_Handler+0x4>

0800060e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800060e:	b480      	push	{r7}
 8000610:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000612:	e7fe      	b.n	8000612 <MemManage_Handler+0x4>

08000614 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000618:	e7fe      	b.n	8000618 <BusFault_Handler+0x4>

0800061a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800061a:	b480      	push	{r7}
 800061c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800061e:	e7fe      	b.n	800061e <UsageFault_Handler+0x4>

08000620 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000620:	b480      	push	{r7}
 8000622:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000624:	bf00      	nop
 8000626:	46bd      	mov	sp, r7
 8000628:	bc80      	pop	{r7}
 800062a:	4770      	bx	lr

0800062c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800062c:	b480      	push	{r7}
 800062e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000630:	bf00      	nop
 8000632:	46bd      	mov	sp, r7
 8000634:	bc80      	pop	{r7}
 8000636:	4770      	bx	lr

08000638 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000638:	b480      	push	{r7}
 800063a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800063c:	bf00      	nop
 800063e:	46bd      	mov	sp, r7
 8000640:	bc80      	pop	{r7}
 8000642:	4770      	bx	lr

08000644 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000648:	f000 fa06 	bl	8000a58 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800064c:	bf00      	nop
 800064e:	bd80      	pop	{r7, pc}

08000650 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000650:	b480      	push	{r7}
 8000652:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000654:	4b15      	ldr	r3, [pc, #84]	; (80006ac <SystemInit+0x5c>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	4a14      	ldr	r2, [pc, #80]	; (80006ac <SystemInit+0x5c>)
 800065a:	f043 0301 	orr.w	r3, r3, #1
 800065e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8000660:	4b12      	ldr	r3, [pc, #72]	; (80006ac <SystemInit+0x5c>)
 8000662:	685a      	ldr	r2, [r3, #4]
 8000664:	4911      	ldr	r1, [pc, #68]	; (80006ac <SystemInit+0x5c>)
 8000666:	4b12      	ldr	r3, [pc, #72]	; (80006b0 <SystemInit+0x60>)
 8000668:	4013      	ands	r3, r2
 800066a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800066c:	4b0f      	ldr	r3, [pc, #60]	; (80006ac <SystemInit+0x5c>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	4a0e      	ldr	r2, [pc, #56]	; (80006ac <SystemInit+0x5c>)
 8000672:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000676:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800067a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800067c:	4b0b      	ldr	r3, [pc, #44]	; (80006ac <SystemInit+0x5c>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	4a0a      	ldr	r2, [pc, #40]	; (80006ac <SystemInit+0x5c>)
 8000682:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000686:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000688:	4b08      	ldr	r3, [pc, #32]	; (80006ac <SystemInit+0x5c>)
 800068a:	685b      	ldr	r3, [r3, #4]
 800068c:	4a07      	ldr	r2, [pc, #28]	; (80006ac <SystemInit+0x5c>)
 800068e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000692:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8000694:	4b05      	ldr	r3, [pc, #20]	; (80006ac <SystemInit+0x5c>)
 8000696:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800069a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800069c:	4b05      	ldr	r3, [pc, #20]	; (80006b4 <SystemInit+0x64>)
 800069e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80006a2:	609a      	str	r2, [r3, #8]
#endif 
}
 80006a4:	bf00      	nop
 80006a6:	46bd      	mov	sp, r7
 80006a8:	bc80      	pop	{r7}
 80006aa:	4770      	bx	lr
 80006ac:	40021000 	.word	0x40021000
 80006b0:	f8ff0000 	.word	0xf8ff0000
 80006b4:	e000ed00 	.word	0xe000ed00

080006b8 <_ZN10TransitionD1Ev>:
public:
	virtual ~Transition() {}
 80006b8:	b480      	push	{r7}
 80006ba:	b083      	sub	sp, #12
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
 80006c0:	4a04      	ldr	r2, [pc, #16]	; (80006d4 <_ZN10TransitionD1Ev+0x1c>)
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	601a      	str	r2, [r3, #0]
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	4618      	mov	r0, r3
 80006ca:	370c      	adds	r7, #12
 80006cc:	46bd      	mov	sp, r7
 80006ce:	bc80      	pop	{r7}
 80006d0:	4770      	bx	lr
 80006d2:	bf00      	nop
 80006d4:	08001af8 	.word	0x08001af8

080006d8 <_ZN10TransitionD0Ev>:
 80006d8:	b580      	push	{r7, lr}
 80006da:	b082      	sub	sp, #8
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]
 80006e0:	6878      	ldr	r0, [r7, #4]
 80006e2:	f7ff ffe9 	bl	80006b8 <_ZN10TransitionD1Ev>
 80006e6:	2104      	movs	r1, #4
 80006e8:	6878      	ldr	r0, [r7, #4]
 80006ea:	f001 f84e 	bl	800178a <_ZdlPvj>
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	4618      	mov	r0, r3
 80006f2:	3708      	adds	r7, #8
 80006f4:	46bd      	mov	sp, r7
 80006f6:	bd80      	pop	{r7, pc}

080006f8 <_ZN12BATransitionC1Ev>:
#define INC_TRANSITIONS_BA_TRANSITION_H_


#include "fsm/transition.h"

class BATransition : public Transition {
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b082      	sub	sp, #8
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	6078      	str	r0, [r7, #4]
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	4618      	mov	r0, r3
 8000704:	f7ff fd5e 	bl	80001c4 <_ZN10TransitionC1Ev>
 8000708:	4a03      	ldr	r2, [pc, #12]	; (8000718 <_ZN12BATransitionC1Ev+0x20>)
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	601a      	str	r2, [r3, #0]
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	4618      	mov	r0, r3
 8000712:	3708      	adds	r7, #8
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}
 8000718:	08001b78 	.word	0x08001b78

0800071c <_ZN6BState18getValidTransitionERP5State>:
#include "main.h"
#include "fsm/state.h"
#include "transitions/ba_transition.h"

class BState : public State {
	TRANSITIONS(new BATransition())
 800071c:	b580      	push	{r7, lr}
 800071e:	b084      	sub	sp, #16
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
 8000724:	6039      	str	r1, [r7, #0]
 8000726:	2300      	movs	r3, #0
 8000728:	73fb      	strb	r3, [r7, #15]
 800072a:	7bfb      	ldrb	r3, [r7, #15]
 800072c:	2b00      	cmp	r3, #0
 800072e:	d129      	bne.n	8000784 <_ZN6BState18getValidTransitionERP5State+0x68>
 8000730:	7bfb      	ldrb	r3, [r7, #15]
 8000732:	687a      	ldr	r2, [r7, #4]
 8000734:	009b      	lsls	r3, r3, #2
 8000736:	4413      	add	r3, r2
 8000738:	6859      	ldr	r1, [r3, #4]
 800073a:	7bfb      	ldrb	r3, [r7, #15]
 800073c:	687a      	ldr	r2, [r7, #4]
 800073e:	009b      	lsls	r3, r3, #2
 8000740:	4413      	add	r3, r2
 8000742:	685b      	ldr	r3, [r3, #4]
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	3308      	adds	r3, #8
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	4608      	mov	r0, r1
 800074c:	4798      	blx	r3
 800074e:	4603      	mov	r3, r0
 8000750:	2b00      	cmp	r3, #0
 8000752:	d013      	beq.n	800077c <_ZN6BState18getValidTransitionERP5State+0x60>
 8000754:	7bfb      	ldrb	r3, [r7, #15]
 8000756:	687a      	ldr	r2, [r7, #4]
 8000758:	009b      	lsls	r3, r3, #2
 800075a:	4413      	add	r3, r2
 800075c:	6859      	ldr	r1, [r3, #4]
 800075e:	7bfb      	ldrb	r3, [r7, #15]
 8000760:	687a      	ldr	r2, [r7, #4]
 8000762:	009b      	lsls	r3, r3, #2
 8000764:	4413      	add	r3, r2
 8000766:	685b      	ldr	r3, [r3, #4]
 8000768:	681b      	ldr	r3, [r3, #0]
 800076a:	330c      	adds	r3, #12
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	4608      	mov	r0, r1
 8000770:	4798      	blx	r3
 8000772:	4602      	mov	r2, r0
 8000774:	683b      	ldr	r3, [r7, #0]
 8000776:	601a      	str	r2, [r3, #0]
 8000778:	2301      	movs	r3, #1
 800077a:	e004      	b.n	8000786 <_ZN6BState18getValidTransitionERP5State+0x6a>
 800077c:	7bfb      	ldrb	r3, [r7, #15]
 800077e:	3301      	adds	r3, #1
 8000780:	73fb      	strb	r3, [r7, #15]
 8000782:	e7d2      	b.n	800072a <_ZN6BState18getValidTransitionERP5State+0xe>
 8000784:	2300      	movs	r3, #0
 8000786:	4618      	mov	r0, r3
 8000788:	3710      	adds	r7, #16
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}
	...

08000790 <_ZN6BStateD1Ev>:

    ~BState() override {
 8000790:	b580      	push	{r7, lr}
 8000792:	b084      	sub	sp, #16
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
 8000798:	4a15      	ldr	r2, [pc, #84]	; (80007f0 <_ZN6BStateD1Ev+0x60>)
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	601a      	str	r2, [r3, #0]
        END_STATE()
 800079e:	2300      	movs	r3, #0
 80007a0:	73fb      	strb	r3, [r7, #15]
 80007a2:	7bfb      	ldrb	r3, [r7, #15]
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d119      	bne.n	80007dc <_ZN6BStateD1Ev+0x4c>
 80007a8:	7bfb      	ldrb	r3, [r7, #15]
 80007aa:	687a      	ldr	r2, [r7, #4]
 80007ac:	009b      	lsls	r3, r3, #2
 80007ae:	4413      	add	r3, r2
 80007b0:	685b      	ldr	r3, [r3, #4]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d00e      	beq.n	80007d4 <_ZN6BStateD1Ev+0x44>
 80007b6:	7bfb      	ldrb	r3, [r7, #15]
 80007b8:	687a      	ldr	r2, [r7, #4]
 80007ba:	009b      	lsls	r3, r3, #2
 80007bc:	4413      	add	r3, r2
 80007be:	6859      	ldr	r1, [r3, #4]
 80007c0:	7bfb      	ldrb	r3, [r7, #15]
 80007c2:	687a      	ldr	r2, [r7, #4]
 80007c4:	009b      	lsls	r3, r3, #2
 80007c6:	4413      	add	r3, r2
 80007c8:	685b      	ldr	r3, [r3, #4]
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	3304      	adds	r3, #4
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	4608      	mov	r0, r1
 80007d2:	4798      	blx	r3
 80007d4:	7bfb      	ldrb	r3, [r7, #15]
 80007d6:	3301      	adds	r3, #1
 80007d8:	73fb      	strb	r3, [r7, #15]
 80007da:	e7e2      	b.n	80007a2 <_ZN6BStateD1Ev+0x12>
    ~BState() override {
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	4618      	mov	r0, r3
 80007e0:	f7ff fcb4 	bl	800014c <_ZN5StateD1Ev>
    }
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	4618      	mov	r0, r3
 80007e8:	3710      	adds	r7, #16
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	bf00      	nop
 80007f0:	08001b40 	.word	0x08001b40

080007f4 <_ZN6BStateD0Ev>:
    ~BState() override {
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b082      	sub	sp, #8
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
    }
 80007fc:	6878      	ldr	r0, [r7, #4]
 80007fe:	f7ff ffc7 	bl	8000790 <_ZN6BStateD1Ev>
 8000802:	2108      	movs	r1, #8
 8000804:	6878      	ldr	r0, [r7, #4]
 8000806:	f000 ffc0 	bl	800178a <_ZdlPvj>
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	4618      	mov	r0, r3
 800080e:	3708      	adds	r7, #8
 8000810:	46bd      	mov	sp, r7
 8000812:	bd80      	pop	{r7, pc}

08000814 <_ZN6BState7onEnterEv>:

    void onEnter() override {
 8000814:	b580      	push	{r7, lr}
 8000816:	b082      	sub	sp, #8
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
    	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 800081c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000820:	4805      	ldr	r0, [pc, #20]	; (8000838 <_ZN6BState7onEnterEv+0x24>)
 8000822:	f000 fbad 	bl	8000f80 <HAL_GPIO_TogglePin>
    	HAL_Delay(500);
 8000826:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800082a:	f000 f931 	bl	8000a90 <HAL_Delay>
    };
 800082e:	bf00      	nop
 8000830:	3708      	adds	r7, #8
 8000832:	46bd      	mov	sp, r7
 8000834:	bd80      	pop	{r7, pc}
 8000836:	bf00      	nop
 8000838:	40011000 	.word	0x40011000

0800083c <_ZN12ABTransition7isValidEv>:


#include "transitions/ab_transition.h"
#include "states/b_state.h"

bool ABTransition::isValid() {
 800083c:	b480      	push	{r7}
 800083e:	b083      	sub	sp, #12
 8000840:	af00      	add	r7, sp, #0
 8000842:	6078      	str	r0, [r7, #4]
	return true;
 8000844:	2301      	movs	r3, #1
}
 8000846:	4618      	mov	r0, r3
 8000848:	370c      	adds	r7, #12
 800084a:	46bd      	mov	sp, r7
 800084c:	bc80      	pop	{r7}
 800084e:	4770      	bx	lr

08000850 <_ZN6BStateC1Ev>:
class BState : public State {
 8000850:	b590      	push	{r4, r7, lr}
 8000852:	b083      	sub	sp, #12
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	4618      	mov	r0, r3
 800085c:	f7ff fe0e 	bl	800047c <_ZN5StateC1Ev>
 8000860:	4a09      	ldr	r2, [pc, #36]	; (8000888 <_ZN6BStateC1Ev+0x38>)
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	601a      	str	r2, [r3, #0]
	TRANSITIONS(new BATransition())
 8000866:	2004      	movs	r0, #4
 8000868:	f000 ff91 	bl	800178e <_Znwj>
 800086c:	4603      	mov	r3, r0
 800086e:	461c      	mov	r4, r3
class BState : public State {
 8000870:	2300      	movs	r3, #0
 8000872:	6023      	str	r3, [r4, #0]
 8000874:	4620      	mov	r0, r4
 8000876:	f7ff ff3f 	bl	80006f8 <_ZN12BATransitionC1Ev>
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	605c      	str	r4, [r3, #4]
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	4618      	mov	r0, r3
 8000882:	370c      	adds	r7, #12
 8000884:	46bd      	mov	sp, r7
 8000886:	bd90      	pop	{r4, r7, pc}
 8000888:	08001b40 	.word	0x08001b40

0800088c <_ZN12ABTransition12getNextStateEv>:

State* ABTransition::getNextState() {
 800088c:	b590      	push	{r4, r7, lr}
 800088e:	b083      	sub	sp, #12
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
	return new BState();
 8000894:	2008      	movs	r0, #8
 8000896:	f000 ff7a 	bl	800178e <_Znwj>
 800089a:	4603      	mov	r3, r0
 800089c:	461c      	mov	r4, r3
 800089e:	2300      	movs	r3, #0
 80008a0:	6023      	str	r3, [r4, #0]
 80008a2:	2300      	movs	r3, #0
 80008a4:	6063      	str	r3, [r4, #4]
 80008a6:	4620      	mov	r0, r4
 80008a8:	f7ff ffd2 	bl	8000850 <_ZN6BStateC1Ev>
 80008ac:	4623      	mov	r3, r4
}
 80008ae:	4618      	mov	r0, r3
 80008b0:	370c      	adds	r7, #12
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd90      	pop	{r4, r7, pc}
	...

080008b8 <_ZN12ABTransitionD1Ev>:
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b082      	sub	sp, #8
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]
 80008c0:	4a05      	ldr	r2, [pc, #20]	; (80008d8 <_ZN12ABTransitionD1Ev+0x20>)
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	601a      	str	r2, [r3, #0]
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	4618      	mov	r0, r3
 80008ca:	f7ff fef5 	bl	80006b8 <_ZN10TransitionD1Ev>
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	4618      	mov	r0, r3
 80008d2:	3708      	adds	r7, #8
 80008d4:	46bd      	mov	sp, r7
 80008d6:	bd80      	pop	{r7, pc}
 80008d8:	08001b60 	.word	0x08001b60

080008dc <_ZN12ABTransitionD0Ev>:
 80008dc:	b580      	push	{r7, lr}
 80008de:	b082      	sub	sp, #8
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	6078      	str	r0, [r7, #4]
 80008e4:	6878      	ldr	r0, [r7, #4]
 80008e6:	f7ff ffe7 	bl	80008b8 <_ZN12ABTransitionD1Ev>
 80008ea:	2104      	movs	r1, #4
 80008ec:	6878      	ldr	r0, [r7, #4]
 80008ee:	f000 ff4c 	bl	800178a <_ZdlPvj>
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	4618      	mov	r0, r3
 80008f6:	3708      	adds	r7, #8
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bd80      	pop	{r7, pc}

080008fc <_ZN12BATransition7isValidEv>:


#include "transitions/ba_transition.h"
#include "states/a_state.h"

bool BATransition::isValid() {
 80008fc:	b480      	push	{r7}
 80008fe:	b083      	sub	sp, #12
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
	return true;
 8000904:	2301      	movs	r3, #1
}
 8000906:	4618      	mov	r0, r3
 8000908:	370c      	adds	r7, #12
 800090a:	46bd      	mov	sp, r7
 800090c:	bc80      	pop	{r7}
 800090e:	4770      	bx	lr

08000910 <_ZN12BATransition12getNextStateEv>:

State* BATransition::getNextState() {
 8000910:	b590      	push	{r4, r7, lr}
 8000912:	b083      	sub	sp, #12
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
	return new AState();
 8000918:	2008      	movs	r0, #8
 800091a:	f000 ff38 	bl	800178e <_Znwj>
 800091e:	4603      	mov	r3, r0
 8000920:	461c      	mov	r4, r3
 8000922:	2300      	movs	r3, #0
 8000924:	6023      	str	r3, [r4, #0]
 8000926:	2300      	movs	r3, #0
 8000928:	6063      	str	r3, [r4, #4]
 800092a:	4620      	mov	r0, r4
 800092c:	f7ff fdb6 	bl	800049c <_ZN6AStateC1Ev>
 8000930:	4623      	mov	r3, r4
}
 8000932:	4618      	mov	r0, r3
 8000934:	370c      	adds	r7, #12
 8000936:	46bd      	mov	sp, r7
 8000938:	bd90      	pop	{r4, r7, pc}
	...

0800093c <_ZN12BATransitionD1Ev>:
 800093c:	b580      	push	{r7, lr}
 800093e:	b082      	sub	sp, #8
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
 8000944:	4a05      	ldr	r2, [pc, #20]	; (800095c <_ZN12BATransitionD1Ev+0x20>)
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	601a      	str	r2, [r3, #0]
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	4618      	mov	r0, r3
 800094e:	f7ff feb3 	bl	80006b8 <_ZN10TransitionD1Ev>
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	4618      	mov	r0, r3
 8000956:	3708      	adds	r7, #8
 8000958:	46bd      	mov	sp, r7
 800095a:	bd80      	pop	{r7, pc}
 800095c:	08001b78 	.word	0x08001b78

08000960 <_ZN12BATransitionD0Ev>:
 8000960:	b580      	push	{r7, lr}
 8000962:	b082      	sub	sp, #8
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
 8000968:	6878      	ldr	r0, [r7, #4]
 800096a:	f7ff ffe7 	bl	800093c <_ZN12BATransitionD1Ev>
 800096e:	2104      	movs	r1, #4
 8000970:	6878      	ldr	r0, [r7, #4]
 8000972:	f000 ff0a 	bl	800178a <_ZdlPvj>
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	4618      	mov	r0, r3
 800097a:	3708      	adds	r7, #8
 800097c:	46bd      	mov	sp, r7
 800097e:	bd80      	pop	{r7, pc}

08000980 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000980:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000982:	e003      	b.n	800098c <LoopCopyDataInit>

08000984 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000984:	4b0b      	ldr	r3, [pc, #44]	; (80009b4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000986:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000988:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800098a:	3104      	adds	r1, #4

0800098c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800098c:	480a      	ldr	r0, [pc, #40]	; (80009b8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800098e:	4b0b      	ldr	r3, [pc, #44]	; (80009bc <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000990:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000992:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000994:	d3f6      	bcc.n	8000984 <CopyDataInit>
  ldr r2, =_sbss
 8000996:	4a0a      	ldr	r2, [pc, #40]	; (80009c0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000998:	e002      	b.n	80009a0 <LoopFillZerobss>

0800099a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800099a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800099c:	f842 3b04 	str.w	r3, [r2], #4

080009a0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80009a0:	4b08      	ldr	r3, [pc, #32]	; (80009c4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80009a2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80009a4:	d3f9      	bcc.n	800099a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80009a6:	f7ff fe53 	bl	8000650 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80009aa:	f000 ff23 	bl	80017f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80009ae:	f7ff fcbb 	bl	8000328 <main>
  bx lr
 80009b2:	4770      	bx	lr
  ldr r3, =_sidata
 80009b4:	08001b90 	.word	0x08001b90
  ldr r0, =_sdata
 80009b8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80009bc:	20000074 	.word	0x20000074
  ldr r2, =_sbss
 80009c0:	20000074 	.word	0x20000074
  ldr r3, = _ebss
 80009c4:	200000a8 	.word	0x200000a8

080009c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80009c8:	e7fe      	b.n	80009c8 <ADC1_2_IRQHandler>
	...

080009cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009d0:	4b08      	ldr	r3, [pc, #32]	; (80009f4 <HAL_Init+0x28>)
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	4a07      	ldr	r2, [pc, #28]	; (80009f4 <HAL_Init+0x28>)
 80009d6:	f043 0310 	orr.w	r3, r3, #16
 80009da:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009dc:	2003      	movs	r0, #3
 80009de:	f000 f929 	bl	8000c34 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80009e2:	2000      	movs	r0, #0
 80009e4:	f000 f808 	bl	80009f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80009e8:	f7ff fdd6 	bl	8000598 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009ec:	2300      	movs	r3, #0
}
 80009ee:	4618      	mov	r0, r3
 80009f0:	bd80      	pop	{r7, pc}
 80009f2:	bf00      	nop
 80009f4:	40022000 	.word	0x40022000

080009f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b082      	sub	sp, #8
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a00:	4b12      	ldr	r3, [pc, #72]	; (8000a4c <HAL_InitTick+0x54>)
 8000a02:	681a      	ldr	r2, [r3, #0]
 8000a04:	4b12      	ldr	r3, [pc, #72]	; (8000a50 <HAL_InitTick+0x58>)
 8000a06:	781b      	ldrb	r3, [r3, #0]
 8000a08:	4619      	mov	r1, r3
 8000a0a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a12:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a16:	4618      	mov	r0, r3
 8000a18:	f000 f933 	bl	8000c82 <HAL_SYSTICK_Config>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d001      	beq.n	8000a26 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a22:	2301      	movs	r3, #1
 8000a24:	e00e      	b.n	8000a44 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	2b0f      	cmp	r3, #15
 8000a2a:	d80a      	bhi.n	8000a42 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	6879      	ldr	r1, [r7, #4]
 8000a30:	f04f 30ff 	mov.w	r0, #4294967295
 8000a34:	f000 f909 	bl	8000c4a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a38:	4a06      	ldr	r2, [pc, #24]	; (8000a54 <HAL_InitTick+0x5c>)
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	e000      	b.n	8000a44 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a42:	2301      	movs	r3, #1
}
 8000a44:	4618      	mov	r0, r3
 8000a46:	3708      	adds	r7, #8
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bd80      	pop	{r7, pc}
 8000a4c:	20000000 	.word	0x20000000
 8000a50:	20000008 	.word	0x20000008
 8000a54:	20000004 	.word	0x20000004

08000a58 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a5c:	4b05      	ldr	r3, [pc, #20]	; (8000a74 <HAL_IncTick+0x1c>)
 8000a5e:	781b      	ldrb	r3, [r3, #0]
 8000a60:	461a      	mov	r2, r3
 8000a62:	4b05      	ldr	r3, [pc, #20]	; (8000a78 <HAL_IncTick+0x20>)
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	4413      	add	r3, r2
 8000a68:	4a03      	ldr	r2, [pc, #12]	; (8000a78 <HAL_IncTick+0x20>)
 8000a6a:	6013      	str	r3, [r2, #0]
}
 8000a6c:	bf00      	nop
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bc80      	pop	{r7}
 8000a72:	4770      	bx	lr
 8000a74:	20000008 	.word	0x20000008
 8000a78:	200000a0 	.word	0x200000a0

08000a7c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	af00      	add	r7, sp, #0
  return uwTick;
 8000a80:	4b02      	ldr	r3, [pc, #8]	; (8000a8c <HAL_GetTick+0x10>)
 8000a82:	681b      	ldr	r3, [r3, #0]
}
 8000a84:	4618      	mov	r0, r3
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bc80      	pop	{r7}
 8000a8a:	4770      	bx	lr
 8000a8c:	200000a0 	.word	0x200000a0

08000a90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b084      	sub	sp, #16
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000a98:	f7ff fff0 	bl	8000a7c <HAL_GetTick>
 8000a9c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000aa2:	68fb      	ldr	r3, [r7, #12]
 8000aa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000aa8:	d005      	beq.n	8000ab6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000aaa:	4b09      	ldr	r3, [pc, #36]	; (8000ad0 <HAL_Delay+0x40>)
 8000aac:	781b      	ldrb	r3, [r3, #0]
 8000aae:	461a      	mov	r2, r3
 8000ab0:	68fb      	ldr	r3, [r7, #12]
 8000ab2:	4413      	add	r3, r2
 8000ab4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000ab6:	bf00      	nop
 8000ab8:	f7ff ffe0 	bl	8000a7c <HAL_GetTick>
 8000abc:	4602      	mov	r2, r0
 8000abe:	68bb      	ldr	r3, [r7, #8]
 8000ac0:	1ad3      	subs	r3, r2, r3
 8000ac2:	68fa      	ldr	r2, [r7, #12]
 8000ac4:	429a      	cmp	r2, r3
 8000ac6:	d8f7      	bhi.n	8000ab8 <HAL_Delay+0x28>
  {
  }
}
 8000ac8:	bf00      	nop
 8000aca:	3710      	adds	r7, #16
 8000acc:	46bd      	mov	sp, r7
 8000ace:	bd80      	pop	{r7, pc}
 8000ad0:	20000008 	.word	0x20000008

08000ad4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	b085      	sub	sp, #20
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	f003 0307 	and.w	r3, r3, #7
 8000ae2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ae4:	4b0c      	ldr	r3, [pc, #48]	; (8000b18 <__NVIC_SetPriorityGrouping+0x44>)
 8000ae6:	68db      	ldr	r3, [r3, #12]
 8000ae8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000aea:	68ba      	ldr	r2, [r7, #8]
 8000aec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000af0:	4013      	ands	r3, r2
 8000af2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000af4:	68fb      	ldr	r3, [r7, #12]
 8000af6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000af8:	68bb      	ldr	r3, [r7, #8]
 8000afa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000afc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000b00:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b04:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b06:	4a04      	ldr	r2, [pc, #16]	; (8000b18 <__NVIC_SetPriorityGrouping+0x44>)
 8000b08:	68bb      	ldr	r3, [r7, #8]
 8000b0a:	60d3      	str	r3, [r2, #12]
}
 8000b0c:	bf00      	nop
 8000b0e:	3714      	adds	r7, #20
 8000b10:	46bd      	mov	sp, r7
 8000b12:	bc80      	pop	{r7}
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop
 8000b18:	e000ed00 	.word	0xe000ed00

08000b1c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b20:	4b04      	ldr	r3, [pc, #16]	; (8000b34 <__NVIC_GetPriorityGrouping+0x18>)
 8000b22:	68db      	ldr	r3, [r3, #12]
 8000b24:	0a1b      	lsrs	r3, r3, #8
 8000b26:	f003 0307 	and.w	r3, r3, #7
}
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	bc80      	pop	{r7}
 8000b30:	4770      	bx	lr
 8000b32:	bf00      	nop
 8000b34:	e000ed00 	.word	0xe000ed00

08000b38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	b083      	sub	sp, #12
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	4603      	mov	r3, r0
 8000b40:	6039      	str	r1, [r7, #0]
 8000b42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	db0a      	blt.n	8000b62 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b4c:	683b      	ldr	r3, [r7, #0]
 8000b4e:	b2da      	uxtb	r2, r3
 8000b50:	490c      	ldr	r1, [pc, #48]	; (8000b84 <__NVIC_SetPriority+0x4c>)
 8000b52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b56:	0112      	lsls	r2, r2, #4
 8000b58:	b2d2      	uxtb	r2, r2
 8000b5a:	440b      	add	r3, r1
 8000b5c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b60:	e00a      	b.n	8000b78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b62:	683b      	ldr	r3, [r7, #0]
 8000b64:	b2da      	uxtb	r2, r3
 8000b66:	4908      	ldr	r1, [pc, #32]	; (8000b88 <__NVIC_SetPriority+0x50>)
 8000b68:	79fb      	ldrb	r3, [r7, #7]
 8000b6a:	f003 030f 	and.w	r3, r3, #15
 8000b6e:	3b04      	subs	r3, #4
 8000b70:	0112      	lsls	r2, r2, #4
 8000b72:	b2d2      	uxtb	r2, r2
 8000b74:	440b      	add	r3, r1
 8000b76:	761a      	strb	r2, [r3, #24]
}
 8000b78:	bf00      	nop
 8000b7a:	370c      	adds	r7, #12
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bc80      	pop	{r7}
 8000b80:	4770      	bx	lr
 8000b82:	bf00      	nop
 8000b84:	e000e100 	.word	0xe000e100
 8000b88:	e000ed00 	.word	0xe000ed00

08000b8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	b089      	sub	sp, #36	; 0x24
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	60f8      	str	r0, [r7, #12]
 8000b94:	60b9      	str	r1, [r7, #8]
 8000b96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b98:	68fb      	ldr	r3, [r7, #12]
 8000b9a:	f003 0307 	and.w	r3, r3, #7
 8000b9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ba0:	69fb      	ldr	r3, [r7, #28]
 8000ba2:	f1c3 0307 	rsb	r3, r3, #7
 8000ba6:	2b04      	cmp	r3, #4
 8000ba8:	bf28      	it	cs
 8000baa:	2304      	movcs	r3, #4
 8000bac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bae:	69fb      	ldr	r3, [r7, #28]
 8000bb0:	3304      	adds	r3, #4
 8000bb2:	2b06      	cmp	r3, #6
 8000bb4:	d902      	bls.n	8000bbc <NVIC_EncodePriority+0x30>
 8000bb6:	69fb      	ldr	r3, [r7, #28]
 8000bb8:	3b03      	subs	r3, #3
 8000bba:	e000      	b.n	8000bbe <NVIC_EncodePriority+0x32>
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bc0:	f04f 32ff 	mov.w	r2, #4294967295
 8000bc4:	69bb      	ldr	r3, [r7, #24]
 8000bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8000bca:	43da      	mvns	r2, r3
 8000bcc:	68bb      	ldr	r3, [r7, #8]
 8000bce:	401a      	ands	r2, r3
 8000bd0:	697b      	ldr	r3, [r7, #20]
 8000bd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bd4:	f04f 31ff 	mov.w	r1, #4294967295
 8000bd8:	697b      	ldr	r3, [r7, #20]
 8000bda:	fa01 f303 	lsl.w	r3, r1, r3
 8000bde:	43d9      	mvns	r1, r3
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000be4:	4313      	orrs	r3, r2
         );
}
 8000be6:	4618      	mov	r0, r3
 8000be8:	3724      	adds	r7, #36	; 0x24
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bc80      	pop	{r7}
 8000bee:	4770      	bx	lr

08000bf0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b082      	sub	sp, #8
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	3b01      	subs	r3, #1
 8000bfc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000c00:	d301      	bcc.n	8000c06 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c02:	2301      	movs	r3, #1
 8000c04:	e00f      	b.n	8000c26 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c06:	4a0a      	ldr	r2, [pc, #40]	; (8000c30 <SysTick_Config+0x40>)
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	3b01      	subs	r3, #1
 8000c0c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c0e:	210f      	movs	r1, #15
 8000c10:	f04f 30ff 	mov.w	r0, #4294967295
 8000c14:	f7ff ff90 	bl	8000b38 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c18:	4b05      	ldr	r3, [pc, #20]	; (8000c30 <SysTick_Config+0x40>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c1e:	4b04      	ldr	r3, [pc, #16]	; (8000c30 <SysTick_Config+0x40>)
 8000c20:	2207      	movs	r2, #7
 8000c22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c24:	2300      	movs	r3, #0
}
 8000c26:	4618      	mov	r0, r3
 8000c28:	3708      	adds	r7, #8
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	bf00      	nop
 8000c30:	e000e010 	.word	0xe000e010

08000c34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b082      	sub	sp, #8
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c3c:	6878      	ldr	r0, [r7, #4]
 8000c3e:	f7ff ff49 	bl	8000ad4 <__NVIC_SetPriorityGrouping>
}
 8000c42:	bf00      	nop
 8000c44:	3708      	adds	r7, #8
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}

08000c4a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c4a:	b580      	push	{r7, lr}
 8000c4c:	b086      	sub	sp, #24
 8000c4e:	af00      	add	r7, sp, #0
 8000c50:	4603      	mov	r3, r0
 8000c52:	60b9      	str	r1, [r7, #8]
 8000c54:	607a      	str	r2, [r7, #4]
 8000c56:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c5c:	f7ff ff5e 	bl	8000b1c <__NVIC_GetPriorityGrouping>
 8000c60:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c62:	687a      	ldr	r2, [r7, #4]
 8000c64:	68b9      	ldr	r1, [r7, #8]
 8000c66:	6978      	ldr	r0, [r7, #20]
 8000c68:	f7ff ff90 	bl	8000b8c <NVIC_EncodePriority>
 8000c6c:	4602      	mov	r2, r0
 8000c6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c72:	4611      	mov	r1, r2
 8000c74:	4618      	mov	r0, r3
 8000c76:	f7ff ff5f 	bl	8000b38 <__NVIC_SetPriority>
}
 8000c7a:	bf00      	nop
 8000c7c:	3718      	adds	r7, #24
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}

08000c82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c82:	b580      	push	{r7, lr}
 8000c84:	b082      	sub	sp, #8
 8000c86:	af00      	add	r7, sp, #0
 8000c88:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c8a:	6878      	ldr	r0, [r7, #4]
 8000c8c:	f7ff ffb0 	bl	8000bf0 <SysTick_Config>
 8000c90:	4603      	mov	r3, r0
}
 8000c92:	4618      	mov	r0, r3
 8000c94:	3708      	adds	r7, #8
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bd80      	pop	{r7, pc}
	...

08000c9c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	b08b      	sub	sp, #44	; 0x2c
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
 8000ca4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000caa:	2300      	movs	r3, #0
 8000cac:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cae:	e127      	b.n	8000f00 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000cb0:	2201      	movs	r2, #1
 8000cb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000cb8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000cba:	683b      	ldr	r3, [r7, #0]
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	69fa      	ldr	r2, [r7, #28]
 8000cc0:	4013      	ands	r3, r2
 8000cc2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000cc4:	69ba      	ldr	r2, [r7, #24]
 8000cc6:	69fb      	ldr	r3, [r7, #28]
 8000cc8:	429a      	cmp	r2, r3
 8000cca:	f040 8116 	bne.w	8000efa <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000cce:	683b      	ldr	r3, [r7, #0]
 8000cd0:	685b      	ldr	r3, [r3, #4]
 8000cd2:	2b12      	cmp	r3, #18
 8000cd4:	d034      	beq.n	8000d40 <HAL_GPIO_Init+0xa4>
 8000cd6:	2b12      	cmp	r3, #18
 8000cd8:	d80d      	bhi.n	8000cf6 <HAL_GPIO_Init+0x5a>
 8000cda:	2b02      	cmp	r3, #2
 8000cdc:	d02b      	beq.n	8000d36 <HAL_GPIO_Init+0x9a>
 8000cde:	2b02      	cmp	r3, #2
 8000ce0:	d804      	bhi.n	8000cec <HAL_GPIO_Init+0x50>
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d031      	beq.n	8000d4a <HAL_GPIO_Init+0xae>
 8000ce6:	2b01      	cmp	r3, #1
 8000ce8:	d01c      	beq.n	8000d24 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000cea:	e048      	b.n	8000d7e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000cec:	2b03      	cmp	r3, #3
 8000cee:	d043      	beq.n	8000d78 <HAL_GPIO_Init+0xdc>
 8000cf0:	2b11      	cmp	r3, #17
 8000cf2:	d01b      	beq.n	8000d2c <HAL_GPIO_Init+0x90>
          break;
 8000cf4:	e043      	b.n	8000d7e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000cf6:	4a89      	ldr	r2, [pc, #548]	; (8000f1c <HAL_GPIO_Init+0x280>)
 8000cf8:	4293      	cmp	r3, r2
 8000cfa:	d026      	beq.n	8000d4a <HAL_GPIO_Init+0xae>
 8000cfc:	4a87      	ldr	r2, [pc, #540]	; (8000f1c <HAL_GPIO_Init+0x280>)
 8000cfe:	4293      	cmp	r3, r2
 8000d00:	d806      	bhi.n	8000d10 <HAL_GPIO_Init+0x74>
 8000d02:	4a87      	ldr	r2, [pc, #540]	; (8000f20 <HAL_GPIO_Init+0x284>)
 8000d04:	4293      	cmp	r3, r2
 8000d06:	d020      	beq.n	8000d4a <HAL_GPIO_Init+0xae>
 8000d08:	4a86      	ldr	r2, [pc, #536]	; (8000f24 <HAL_GPIO_Init+0x288>)
 8000d0a:	4293      	cmp	r3, r2
 8000d0c:	d01d      	beq.n	8000d4a <HAL_GPIO_Init+0xae>
          break;
 8000d0e:	e036      	b.n	8000d7e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000d10:	4a85      	ldr	r2, [pc, #532]	; (8000f28 <HAL_GPIO_Init+0x28c>)
 8000d12:	4293      	cmp	r3, r2
 8000d14:	d019      	beq.n	8000d4a <HAL_GPIO_Init+0xae>
 8000d16:	4a85      	ldr	r2, [pc, #532]	; (8000f2c <HAL_GPIO_Init+0x290>)
 8000d18:	4293      	cmp	r3, r2
 8000d1a:	d016      	beq.n	8000d4a <HAL_GPIO_Init+0xae>
 8000d1c:	4a84      	ldr	r2, [pc, #528]	; (8000f30 <HAL_GPIO_Init+0x294>)
 8000d1e:	4293      	cmp	r3, r2
 8000d20:	d013      	beq.n	8000d4a <HAL_GPIO_Init+0xae>
          break;
 8000d22:	e02c      	b.n	8000d7e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000d24:	683b      	ldr	r3, [r7, #0]
 8000d26:	68db      	ldr	r3, [r3, #12]
 8000d28:	623b      	str	r3, [r7, #32]
          break;
 8000d2a:	e028      	b.n	8000d7e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000d2c:	683b      	ldr	r3, [r7, #0]
 8000d2e:	68db      	ldr	r3, [r3, #12]
 8000d30:	3304      	adds	r3, #4
 8000d32:	623b      	str	r3, [r7, #32]
          break;
 8000d34:	e023      	b.n	8000d7e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000d36:	683b      	ldr	r3, [r7, #0]
 8000d38:	68db      	ldr	r3, [r3, #12]
 8000d3a:	3308      	adds	r3, #8
 8000d3c:	623b      	str	r3, [r7, #32]
          break;
 8000d3e:	e01e      	b.n	8000d7e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000d40:	683b      	ldr	r3, [r7, #0]
 8000d42:	68db      	ldr	r3, [r3, #12]
 8000d44:	330c      	adds	r3, #12
 8000d46:	623b      	str	r3, [r7, #32]
          break;
 8000d48:	e019      	b.n	8000d7e <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000d4a:	683b      	ldr	r3, [r7, #0]
 8000d4c:	689b      	ldr	r3, [r3, #8]
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d102      	bne.n	8000d58 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000d52:	2304      	movs	r3, #4
 8000d54:	623b      	str	r3, [r7, #32]
          break;
 8000d56:	e012      	b.n	8000d7e <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000d58:	683b      	ldr	r3, [r7, #0]
 8000d5a:	689b      	ldr	r3, [r3, #8]
 8000d5c:	2b01      	cmp	r3, #1
 8000d5e:	d105      	bne.n	8000d6c <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000d60:	2308      	movs	r3, #8
 8000d62:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	69fa      	ldr	r2, [r7, #28]
 8000d68:	611a      	str	r2, [r3, #16]
          break;
 8000d6a:	e008      	b.n	8000d7e <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000d6c:	2308      	movs	r3, #8
 8000d6e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	69fa      	ldr	r2, [r7, #28]
 8000d74:	615a      	str	r2, [r3, #20]
          break;
 8000d76:	e002      	b.n	8000d7e <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	623b      	str	r3, [r7, #32]
          break;
 8000d7c:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000d7e:	69bb      	ldr	r3, [r7, #24]
 8000d80:	2bff      	cmp	r3, #255	; 0xff
 8000d82:	d801      	bhi.n	8000d88 <HAL_GPIO_Init+0xec>
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	e001      	b.n	8000d8c <HAL_GPIO_Init+0xf0>
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	3304      	adds	r3, #4
 8000d8c:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000d8e:	69bb      	ldr	r3, [r7, #24]
 8000d90:	2bff      	cmp	r3, #255	; 0xff
 8000d92:	d802      	bhi.n	8000d9a <HAL_GPIO_Init+0xfe>
 8000d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d96:	009b      	lsls	r3, r3, #2
 8000d98:	e002      	b.n	8000da0 <HAL_GPIO_Init+0x104>
 8000d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d9c:	3b08      	subs	r3, #8
 8000d9e:	009b      	lsls	r3, r3, #2
 8000da0:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000da2:	697b      	ldr	r3, [r7, #20]
 8000da4:	681a      	ldr	r2, [r3, #0]
 8000da6:	210f      	movs	r1, #15
 8000da8:	693b      	ldr	r3, [r7, #16]
 8000daa:	fa01 f303 	lsl.w	r3, r1, r3
 8000dae:	43db      	mvns	r3, r3
 8000db0:	401a      	ands	r2, r3
 8000db2:	6a39      	ldr	r1, [r7, #32]
 8000db4:	693b      	ldr	r3, [r7, #16]
 8000db6:	fa01 f303 	lsl.w	r3, r1, r3
 8000dba:	431a      	orrs	r2, r3
 8000dbc:	697b      	ldr	r3, [r7, #20]
 8000dbe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000dc0:	683b      	ldr	r3, [r7, #0]
 8000dc2:	685b      	ldr	r3, [r3, #4]
 8000dc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	f000 8096 	beq.w	8000efa <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000dce:	4b59      	ldr	r3, [pc, #356]	; (8000f34 <HAL_GPIO_Init+0x298>)
 8000dd0:	699b      	ldr	r3, [r3, #24]
 8000dd2:	4a58      	ldr	r2, [pc, #352]	; (8000f34 <HAL_GPIO_Init+0x298>)
 8000dd4:	f043 0301 	orr.w	r3, r3, #1
 8000dd8:	6193      	str	r3, [r2, #24]
 8000dda:	4b56      	ldr	r3, [pc, #344]	; (8000f34 <HAL_GPIO_Init+0x298>)
 8000ddc:	699b      	ldr	r3, [r3, #24]
 8000dde:	f003 0301 	and.w	r3, r3, #1
 8000de2:	60bb      	str	r3, [r7, #8]
 8000de4:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000de6:	4a54      	ldr	r2, [pc, #336]	; (8000f38 <HAL_GPIO_Init+0x29c>)
 8000de8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dea:	089b      	lsrs	r3, r3, #2
 8000dec:	3302      	adds	r3, #2
 8000dee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000df2:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000df6:	f003 0303 	and.w	r3, r3, #3
 8000dfa:	009b      	lsls	r3, r3, #2
 8000dfc:	220f      	movs	r2, #15
 8000dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8000e02:	43db      	mvns	r3, r3
 8000e04:	68fa      	ldr	r2, [r7, #12]
 8000e06:	4013      	ands	r3, r2
 8000e08:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	4a4b      	ldr	r2, [pc, #300]	; (8000f3c <HAL_GPIO_Init+0x2a0>)
 8000e0e:	4293      	cmp	r3, r2
 8000e10:	d013      	beq.n	8000e3a <HAL_GPIO_Init+0x19e>
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	4a4a      	ldr	r2, [pc, #296]	; (8000f40 <HAL_GPIO_Init+0x2a4>)
 8000e16:	4293      	cmp	r3, r2
 8000e18:	d00d      	beq.n	8000e36 <HAL_GPIO_Init+0x19a>
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	4a49      	ldr	r2, [pc, #292]	; (8000f44 <HAL_GPIO_Init+0x2a8>)
 8000e1e:	4293      	cmp	r3, r2
 8000e20:	d007      	beq.n	8000e32 <HAL_GPIO_Init+0x196>
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	4a48      	ldr	r2, [pc, #288]	; (8000f48 <HAL_GPIO_Init+0x2ac>)
 8000e26:	4293      	cmp	r3, r2
 8000e28:	d101      	bne.n	8000e2e <HAL_GPIO_Init+0x192>
 8000e2a:	2303      	movs	r3, #3
 8000e2c:	e006      	b.n	8000e3c <HAL_GPIO_Init+0x1a0>
 8000e2e:	2304      	movs	r3, #4
 8000e30:	e004      	b.n	8000e3c <HAL_GPIO_Init+0x1a0>
 8000e32:	2302      	movs	r3, #2
 8000e34:	e002      	b.n	8000e3c <HAL_GPIO_Init+0x1a0>
 8000e36:	2301      	movs	r3, #1
 8000e38:	e000      	b.n	8000e3c <HAL_GPIO_Init+0x1a0>
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000e3e:	f002 0203 	and.w	r2, r2, #3
 8000e42:	0092      	lsls	r2, r2, #2
 8000e44:	4093      	lsls	r3, r2
 8000e46:	68fa      	ldr	r2, [r7, #12]
 8000e48:	4313      	orrs	r3, r2
 8000e4a:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000e4c:	493a      	ldr	r1, [pc, #232]	; (8000f38 <HAL_GPIO_Init+0x29c>)
 8000e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e50:	089b      	lsrs	r3, r3, #2
 8000e52:	3302      	adds	r3, #2
 8000e54:	68fa      	ldr	r2, [r7, #12]
 8000e56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e5a:	683b      	ldr	r3, [r7, #0]
 8000e5c:	685b      	ldr	r3, [r3, #4]
 8000e5e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d006      	beq.n	8000e74 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000e66:	4b39      	ldr	r3, [pc, #228]	; (8000f4c <HAL_GPIO_Init+0x2b0>)
 8000e68:	681a      	ldr	r2, [r3, #0]
 8000e6a:	4938      	ldr	r1, [pc, #224]	; (8000f4c <HAL_GPIO_Init+0x2b0>)
 8000e6c:	69bb      	ldr	r3, [r7, #24]
 8000e6e:	4313      	orrs	r3, r2
 8000e70:	600b      	str	r3, [r1, #0]
 8000e72:	e006      	b.n	8000e82 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000e74:	4b35      	ldr	r3, [pc, #212]	; (8000f4c <HAL_GPIO_Init+0x2b0>)
 8000e76:	681a      	ldr	r2, [r3, #0]
 8000e78:	69bb      	ldr	r3, [r7, #24]
 8000e7a:	43db      	mvns	r3, r3
 8000e7c:	4933      	ldr	r1, [pc, #204]	; (8000f4c <HAL_GPIO_Init+0x2b0>)
 8000e7e:	4013      	ands	r3, r2
 8000e80:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e82:	683b      	ldr	r3, [r7, #0]
 8000e84:	685b      	ldr	r3, [r3, #4]
 8000e86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d006      	beq.n	8000e9c <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000e8e:	4b2f      	ldr	r3, [pc, #188]	; (8000f4c <HAL_GPIO_Init+0x2b0>)
 8000e90:	685a      	ldr	r2, [r3, #4]
 8000e92:	492e      	ldr	r1, [pc, #184]	; (8000f4c <HAL_GPIO_Init+0x2b0>)
 8000e94:	69bb      	ldr	r3, [r7, #24]
 8000e96:	4313      	orrs	r3, r2
 8000e98:	604b      	str	r3, [r1, #4]
 8000e9a:	e006      	b.n	8000eaa <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000e9c:	4b2b      	ldr	r3, [pc, #172]	; (8000f4c <HAL_GPIO_Init+0x2b0>)
 8000e9e:	685a      	ldr	r2, [r3, #4]
 8000ea0:	69bb      	ldr	r3, [r7, #24]
 8000ea2:	43db      	mvns	r3, r3
 8000ea4:	4929      	ldr	r1, [pc, #164]	; (8000f4c <HAL_GPIO_Init+0x2b0>)
 8000ea6:	4013      	ands	r3, r2
 8000ea8:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000eaa:	683b      	ldr	r3, [r7, #0]
 8000eac:	685b      	ldr	r3, [r3, #4]
 8000eae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d006      	beq.n	8000ec4 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000eb6:	4b25      	ldr	r3, [pc, #148]	; (8000f4c <HAL_GPIO_Init+0x2b0>)
 8000eb8:	689a      	ldr	r2, [r3, #8]
 8000eba:	4924      	ldr	r1, [pc, #144]	; (8000f4c <HAL_GPIO_Init+0x2b0>)
 8000ebc:	69bb      	ldr	r3, [r7, #24]
 8000ebe:	4313      	orrs	r3, r2
 8000ec0:	608b      	str	r3, [r1, #8]
 8000ec2:	e006      	b.n	8000ed2 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000ec4:	4b21      	ldr	r3, [pc, #132]	; (8000f4c <HAL_GPIO_Init+0x2b0>)
 8000ec6:	689a      	ldr	r2, [r3, #8]
 8000ec8:	69bb      	ldr	r3, [r7, #24]
 8000eca:	43db      	mvns	r3, r3
 8000ecc:	491f      	ldr	r1, [pc, #124]	; (8000f4c <HAL_GPIO_Init+0x2b0>)
 8000ece:	4013      	ands	r3, r2
 8000ed0:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ed2:	683b      	ldr	r3, [r7, #0]
 8000ed4:	685b      	ldr	r3, [r3, #4]
 8000ed6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d006      	beq.n	8000eec <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000ede:	4b1b      	ldr	r3, [pc, #108]	; (8000f4c <HAL_GPIO_Init+0x2b0>)
 8000ee0:	68da      	ldr	r2, [r3, #12]
 8000ee2:	491a      	ldr	r1, [pc, #104]	; (8000f4c <HAL_GPIO_Init+0x2b0>)
 8000ee4:	69bb      	ldr	r3, [r7, #24]
 8000ee6:	4313      	orrs	r3, r2
 8000ee8:	60cb      	str	r3, [r1, #12]
 8000eea:	e006      	b.n	8000efa <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000eec:	4b17      	ldr	r3, [pc, #92]	; (8000f4c <HAL_GPIO_Init+0x2b0>)
 8000eee:	68da      	ldr	r2, [r3, #12]
 8000ef0:	69bb      	ldr	r3, [r7, #24]
 8000ef2:	43db      	mvns	r3, r3
 8000ef4:	4915      	ldr	r1, [pc, #84]	; (8000f4c <HAL_GPIO_Init+0x2b0>)
 8000ef6:	4013      	ands	r3, r2
 8000ef8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000efc:	3301      	adds	r3, #1
 8000efe:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	681a      	ldr	r2, [r3, #0]
 8000f04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f06:	fa22 f303 	lsr.w	r3, r2, r3
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	f47f aed0 	bne.w	8000cb0 <HAL_GPIO_Init+0x14>
  }
}
 8000f10:	bf00      	nop
 8000f12:	372c      	adds	r7, #44	; 0x2c
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bc80      	pop	{r7}
 8000f18:	4770      	bx	lr
 8000f1a:	bf00      	nop
 8000f1c:	10210000 	.word	0x10210000
 8000f20:	10110000 	.word	0x10110000
 8000f24:	10120000 	.word	0x10120000
 8000f28:	10310000 	.word	0x10310000
 8000f2c:	10320000 	.word	0x10320000
 8000f30:	10220000 	.word	0x10220000
 8000f34:	40021000 	.word	0x40021000
 8000f38:	40010000 	.word	0x40010000
 8000f3c:	40010800 	.word	0x40010800
 8000f40:	40010c00 	.word	0x40010c00
 8000f44:	40011000 	.word	0x40011000
 8000f48:	40011400 	.word	0x40011400
 8000f4c:	40010400 	.word	0x40010400

08000f50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f50:	b480      	push	{r7}
 8000f52:	b083      	sub	sp, #12
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
 8000f58:	460b      	mov	r3, r1
 8000f5a:	807b      	strh	r3, [r7, #2]
 8000f5c:	4613      	mov	r3, r2
 8000f5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000f60:	787b      	ldrb	r3, [r7, #1]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d003      	beq.n	8000f6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000f66:	887a      	ldrh	r2, [r7, #2]
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000f6c:	e003      	b.n	8000f76 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000f6e:	887b      	ldrh	r3, [r7, #2]
 8000f70:	041a      	lsls	r2, r3, #16
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	611a      	str	r2, [r3, #16]
}
 8000f76:	bf00      	nop
 8000f78:	370c      	adds	r7, #12
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bc80      	pop	{r7}
 8000f7e:	4770      	bx	lr

08000f80 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000f80:	b480      	push	{r7}
 8000f82:	b083      	sub	sp, #12
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
 8000f88:	460b      	mov	r3, r1
 8000f8a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	68da      	ldr	r2, [r3, #12]
 8000f90:	887b      	ldrh	r3, [r7, #2]
 8000f92:	4013      	ands	r3, r2
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d003      	beq.n	8000fa0 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000f98:	887a      	ldrh	r2, [r7, #2]
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8000f9e:	e002      	b.n	8000fa6 <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000fa0:	887a      	ldrh	r2, [r7, #2]
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	611a      	str	r2, [r3, #16]
}
 8000fa6:	bf00      	nop
 8000fa8:	370c      	adds	r7, #12
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bc80      	pop	{r7}
 8000fae:	4770      	bx	lr

08000fb0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b086      	sub	sp, #24
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d101      	bne.n	8000fc2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	e26c      	b.n	800149c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	f003 0301 	and.w	r3, r3, #1
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	f000 8087 	beq.w	80010de <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000fd0:	4b92      	ldr	r3, [pc, #584]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 8000fd2:	685b      	ldr	r3, [r3, #4]
 8000fd4:	f003 030c 	and.w	r3, r3, #12
 8000fd8:	2b04      	cmp	r3, #4
 8000fda:	d00c      	beq.n	8000ff6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000fdc:	4b8f      	ldr	r3, [pc, #572]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	f003 030c 	and.w	r3, r3, #12
 8000fe4:	2b08      	cmp	r3, #8
 8000fe6:	d112      	bne.n	800100e <HAL_RCC_OscConfig+0x5e>
 8000fe8:	4b8c      	ldr	r3, [pc, #560]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 8000fea:	685b      	ldr	r3, [r3, #4]
 8000fec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ff0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ff4:	d10b      	bne.n	800100e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ff6:	4b89      	ldr	r3, [pc, #548]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d06c      	beq.n	80010dc <HAL_RCC_OscConfig+0x12c>
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	685b      	ldr	r3, [r3, #4]
 8001006:	2b00      	cmp	r3, #0
 8001008:	d168      	bne.n	80010dc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800100a:	2301      	movs	r3, #1
 800100c:	e246      	b.n	800149c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	685b      	ldr	r3, [r3, #4]
 8001012:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001016:	d106      	bne.n	8001026 <HAL_RCC_OscConfig+0x76>
 8001018:	4b80      	ldr	r3, [pc, #512]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4a7f      	ldr	r2, [pc, #508]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 800101e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001022:	6013      	str	r3, [r2, #0]
 8001024:	e02e      	b.n	8001084 <HAL_RCC_OscConfig+0xd4>
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	685b      	ldr	r3, [r3, #4]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d10c      	bne.n	8001048 <HAL_RCC_OscConfig+0x98>
 800102e:	4b7b      	ldr	r3, [pc, #492]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	4a7a      	ldr	r2, [pc, #488]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 8001034:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001038:	6013      	str	r3, [r2, #0]
 800103a:	4b78      	ldr	r3, [pc, #480]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	4a77      	ldr	r2, [pc, #476]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 8001040:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001044:	6013      	str	r3, [r2, #0]
 8001046:	e01d      	b.n	8001084 <HAL_RCC_OscConfig+0xd4>
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	685b      	ldr	r3, [r3, #4]
 800104c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001050:	d10c      	bne.n	800106c <HAL_RCC_OscConfig+0xbc>
 8001052:	4b72      	ldr	r3, [pc, #456]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	4a71      	ldr	r2, [pc, #452]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 8001058:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800105c:	6013      	str	r3, [r2, #0]
 800105e:	4b6f      	ldr	r3, [pc, #444]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	4a6e      	ldr	r2, [pc, #440]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 8001064:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001068:	6013      	str	r3, [r2, #0]
 800106a:	e00b      	b.n	8001084 <HAL_RCC_OscConfig+0xd4>
 800106c:	4b6b      	ldr	r3, [pc, #428]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4a6a      	ldr	r2, [pc, #424]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 8001072:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001076:	6013      	str	r3, [r2, #0]
 8001078:	4b68      	ldr	r3, [pc, #416]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	4a67      	ldr	r2, [pc, #412]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 800107e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001082:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	685b      	ldr	r3, [r3, #4]
 8001088:	2b00      	cmp	r3, #0
 800108a:	d013      	beq.n	80010b4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800108c:	f7ff fcf6 	bl	8000a7c <HAL_GetTick>
 8001090:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001092:	e008      	b.n	80010a6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001094:	f7ff fcf2 	bl	8000a7c <HAL_GetTick>
 8001098:	4602      	mov	r2, r0
 800109a:	693b      	ldr	r3, [r7, #16]
 800109c:	1ad3      	subs	r3, r2, r3
 800109e:	2b64      	cmp	r3, #100	; 0x64
 80010a0:	d901      	bls.n	80010a6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80010a2:	2303      	movs	r3, #3
 80010a4:	e1fa      	b.n	800149c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010a6:	4b5d      	ldr	r3, [pc, #372]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d0f0      	beq.n	8001094 <HAL_RCC_OscConfig+0xe4>
 80010b2:	e014      	b.n	80010de <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010b4:	f7ff fce2 	bl	8000a7c <HAL_GetTick>
 80010b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010ba:	e008      	b.n	80010ce <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80010bc:	f7ff fcde 	bl	8000a7c <HAL_GetTick>
 80010c0:	4602      	mov	r2, r0
 80010c2:	693b      	ldr	r3, [r7, #16]
 80010c4:	1ad3      	subs	r3, r2, r3
 80010c6:	2b64      	cmp	r3, #100	; 0x64
 80010c8:	d901      	bls.n	80010ce <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80010ca:	2303      	movs	r3, #3
 80010cc:	e1e6      	b.n	800149c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010ce:	4b53      	ldr	r3, [pc, #332]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d1f0      	bne.n	80010bc <HAL_RCC_OscConfig+0x10c>
 80010da:	e000      	b.n	80010de <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	f003 0302 	and.w	r3, r3, #2
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d063      	beq.n	80011b2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80010ea:	4b4c      	ldr	r3, [pc, #304]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 80010ec:	685b      	ldr	r3, [r3, #4]
 80010ee:	f003 030c 	and.w	r3, r3, #12
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d00b      	beq.n	800110e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80010f6:	4b49      	ldr	r3, [pc, #292]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 80010f8:	685b      	ldr	r3, [r3, #4]
 80010fa:	f003 030c 	and.w	r3, r3, #12
 80010fe:	2b08      	cmp	r3, #8
 8001100:	d11c      	bne.n	800113c <HAL_RCC_OscConfig+0x18c>
 8001102:	4b46      	ldr	r3, [pc, #280]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 8001104:	685b      	ldr	r3, [r3, #4]
 8001106:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800110a:	2b00      	cmp	r3, #0
 800110c:	d116      	bne.n	800113c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800110e:	4b43      	ldr	r3, [pc, #268]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	f003 0302 	and.w	r3, r3, #2
 8001116:	2b00      	cmp	r3, #0
 8001118:	d005      	beq.n	8001126 <HAL_RCC_OscConfig+0x176>
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	691b      	ldr	r3, [r3, #16]
 800111e:	2b01      	cmp	r3, #1
 8001120:	d001      	beq.n	8001126 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001122:	2301      	movs	r3, #1
 8001124:	e1ba      	b.n	800149c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001126:	4b3d      	ldr	r3, [pc, #244]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	695b      	ldr	r3, [r3, #20]
 8001132:	00db      	lsls	r3, r3, #3
 8001134:	4939      	ldr	r1, [pc, #228]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 8001136:	4313      	orrs	r3, r2
 8001138:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800113a:	e03a      	b.n	80011b2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	691b      	ldr	r3, [r3, #16]
 8001140:	2b00      	cmp	r3, #0
 8001142:	d020      	beq.n	8001186 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001144:	4b36      	ldr	r3, [pc, #216]	; (8001220 <HAL_RCC_OscConfig+0x270>)
 8001146:	2201      	movs	r2, #1
 8001148:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800114a:	f7ff fc97 	bl	8000a7c <HAL_GetTick>
 800114e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001150:	e008      	b.n	8001164 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001152:	f7ff fc93 	bl	8000a7c <HAL_GetTick>
 8001156:	4602      	mov	r2, r0
 8001158:	693b      	ldr	r3, [r7, #16]
 800115a:	1ad3      	subs	r3, r2, r3
 800115c:	2b02      	cmp	r3, #2
 800115e:	d901      	bls.n	8001164 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001160:	2303      	movs	r3, #3
 8001162:	e19b      	b.n	800149c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001164:	4b2d      	ldr	r3, [pc, #180]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	f003 0302 	and.w	r3, r3, #2
 800116c:	2b00      	cmp	r3, #0
 800116e:	d0f0      	beq.n	8001152 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001170:	4b2a      	ldr	r3, [pc, #168]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	695b      	ldr	r3, [r3, #20]
 800117c:	00db      	lsls	r3, r3, #3
 800117e:	4927      	ldr	r1, [pc, #156]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 8001180:	4313      	orrs	r3, r2
 8001182:	600b      	str	r3, [r1, #0]
 8001184:	e015      	b.n	80011b2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001186:	4b26      	ldr	r3, [pc, #152]	; (8001220 <HAL_RCC_OscConfig+0x270>)
 8001188:	2200      	movs	r2, #0
 800118a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800118c:	f7ff fc76 	bl	8000a7c <HAL_GetTick>
 8001190:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001192:	e008      	b.n	80011a6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001194:	f7ff fc72 	bl	8000a7c <HAL_GetTick>
 8001198:	4602      	mov	r2, r0
 800119a:	693b      	ldr	r3, [r7, #16]
 800119c:	1ad3      	subs	r3, r2, r3
 800119e:	2b02      	cmp	r3, #2
 80011a0:	d901      	bls.n	80011a6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80011a2:	2303      	movs	r3, #3
 80011a4:	e17a      	b.n	800149c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011a6:	4b1d      	ldr	r3, [pc, #116]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f003 0302 	and.w	r3, r3, #2
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d1f0      	bne.n	8001194 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	f003 0308 	and.w	r3, r3, #8
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d03a      	beq.n	8001234 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	699b      	ldr	r3, [r3, #24]
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d019      	beq.n	80011fa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80011c6:	4b17      	ldr	r3, [pc, #92]	; (8001224 <HAL_RCC_OscConfig+0x274>)
 80011c8:	2201      	movs	r2, #1
 80011ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011cc:	f7ff fc56 	bl	8000a7c <HAL_GetTick>
 80011d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011d2:	e008      	b.n	80011e6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80011d4:	f7ff fc52 	bl	8000a7c <HAL_GetTick>
 80011d8:	4602      	mov	r2, r0
 80011da:	693b      	ldr	r3, [r7, #16]
 80011dc:	1ad3      	subs	r3, r2, r3
 80011de:	2b02      	cmp	r3, #2
 80011e0:	d901      	bls.n	80011e6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80011e2:	2303      	movs	r3, #3
 80011e4:	e15a      	b.n	800149c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011e6:	4b0d      	ldr	r3, [pc, #52]	; (800121c <HAL_RCC_OscConfig+0x26c>)
 80011e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011ea:	f003 0302 	and.w	r3, r3, #2
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d0f0      	beq.n	80011d4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80011f2:	2001      	movs	r0, #1
 80011f4:	f000 faa8 	bl	8001748 <RCC_Delay>
 80011f8:	e01c      	b.n	8001234 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80011fa:	4b0a      	ldr	r3, [pc, #40]	; (8001224 <HAL_RCC_OscConfig+0x274>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001200:	f7ff fc3c 	bl	8000a7c <HAL_GetTick>
 8001204:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001206:	e00f      	b.n	8001228 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001208:	f7ff fc38 	bl	8000a7c <HAL_GetTick>
 800120c:	4602      	mov	r2, r0
 800120e:	693b      	ldr	r3, [r7, #16]
 8001210:	1ad3      	subs	r3, r2, r3
 8001212:	2b02      	cmp	r3, #2
 8001214:	d908      	bls.n	8001228 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001216:	2303      	movs	r3, #3
 8001218:	e140      	b.n	800149c <HAL_RCC_OscConfig+0x4ec>
 800121a:	bf00      	nop
 800121c:	40021000 	.word	0x40021000
 8001220:	42420000 	.word	0x42420000
 8001224:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001228:	4b9e      	ldr	r3, [pc, #632]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 800122a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800122c:	f003 0302 	and.w	r3, r3, #2
 8001230:	2b00      	cmp	r3, #0
 8001232:	d1e9      	bne.n	8001208 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	f003 0304 	and.w	r3, r3, #4
 800123c:	2b00      	cmp	r3, #0
 800123e:	f000 80a6 	beq.w	800138e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001242:	2300      	movs	r3, #0
 8001244:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001246:	4b97      	ldr	r3, [pc, #604]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 8001248:	69db      	ldr	r3, [r3, #28]
 800124a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800124e:	2b00      	cmp	r3, #0
 8001250:	d10d      	bne.n	800126e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001252:	4b94      	ldr	r3, [pc, #592]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 8001254:	69db      	ldr	r3, [r3, #28]
 8001256:	4a93      	ldr	r2, [pc, #588]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 8001258:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800125c:	61d3      	str	r3, [r2, #28]
 800125e:	4b91      	ldr	r3, [pc, #580]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 8001260:	69db      	ldr	r3, [r3, #28]
 8001262:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001266:	60bb      	str	r3, [r7, #8]
 8001268:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800126a:	2301      	movs	r3, #1
 800126c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800126e:	4b8e      	ldr	r3, [pc, #568]	; (80014a8 <HAL_RCC_OscConfig+0x4f8>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001276:	2b00      	cmp	r3, #0
 8001278:	d118      	bne.n	80012ac <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800127a:	4b8b      	ldr	r3, [pc, #556]	; (80014a8 <HAL_RCC_OscConfig+0x4f8>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	4a8a      	ldr	r2, [pc, #552]	; (80014a8 <HAL_RCC_OscConfig+0x4f8>)
 8001280:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001284:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001286:	f7ff fbf9 	bl	8000a7c <HAL_GetTick>
 800128a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800128c:	e008      	b.n	80012a0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800128e:	f7ff fbf5 	bl	8000a7c <HAL_GetTick>
 8001292:	4602      	mov	r2, r0
 8001294:	693b      	ldr	r3, [r7, #16]
 8001296:	1ad3      	subs	r3, r2, r3
 8001298:	2b64      	cmp	r3, #100	; 0x64
 800129a:	d901      	bls.n	80012a0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800129c:	2303      	movs	r3, #3
 800129e:	e0fd      	b.n	800149c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012a0:	4b81      	ldr	r3, [pc, #516]	; (80014a8 <HAL_RCC_OscConfig+0x4f8>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d0f0      	beq.n	800128e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	68db      	ldr	r3, [r3, #12]
 80012b0:	2b01      	cmp	r3, #1
 80012b2:	d106      	bne.n	80012c2 <HAL_RCC_OscConfig+0x312>
 80012b4:	4b7b      	ldr	r3, [pc, #492]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 80012b6:	6a1b      	ldr	r3, [r3, #32]
 80012b8:	4a7a      	ldr	r2, [pc, #488]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 80012ba:	f043 0301 	orr.w	r3, r3, #1
 80012be:	6213      	str	r3, [r2, #32]
 80012c0:	e02d      	b.n	800131e <HAL_RCC_OscConfig+0x36e>
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	68db      	ldr	r3, [r3, #12]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d10c      	bne.n	80012e4 <HAL_RCC_OscConfig+0x334>
 80012ca:	4b76      	ldr	r3, [pc, #472]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 80012cc:	6a1b      	ldr	r3, [r3, #32]
 80012ce:	4a75      	ldr	r2, [pc, #468]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 80012d0:	f023 0301 	bic.w	r3, r3, #1
 80012d4:	6213      	str	r3, [r2, #32]
 80012d6:	4b73      	ldr	r3, [pc, #460]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 80012d8:	6a1b      	ldr	r3, [r3, #32]
 80012da:	4a72      	ldr	r2, [pc, #456]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 80012dc:	f023 0304 	bic.w	r3, r3, #4
 80012e0:	6213      	str	r3, [r2, #32]
 80012e2:	e01c      	b.n	800131e <HAL_RCC_OscConfig+0x36e>
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	68db      	ldr	r3, [r3, #12]
 80012e8:	2b05      	cmp	r3, #5
 80012ea:	d10c      	bne.n	8001306 <HAL_RCC_OscConfig+0x356>
 80012ec:	4b6d      	ldr	r3, [pc, #436]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 80012ee:	6a1b      	ldr	r3, [r3, #32]
 80012f0:	4a6c      	ldr	r2, [pc, #432]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 80012f2:	f043 0304 	orr.w	r3, r3, #4
 80012f6:	6213      	str	r3, [r2, #32]
 80012f8:	4b6a      	ldr	r3, [pc, #424]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 80012fa:	6a1b      	ldr	r3, [r3, #32]
 80012fc:	4a69      	ldr	r2, [pc, #420]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 80012fe:	f043 0301 	orr.w	r3, r3, #1
 8001302:	6213      	str	r3, [r2, #32]
 8001304:	e00b      	b.n	800131e <HAL_RCC_OscConfig+0x36e>
 8001306:	4b67      	ldr	r3, [pc, #412]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 8001308:	6a1b      	ldr	r3, [r3, #32]
 800130a:	4a66      	ldr	r2, [pc, #408]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 800130c:	f023 0301 	bic.w	r3, r3, #1
 8001310:	6213      	str	r3, [r2, #32]
 8001312:	4b64      	ldr	r3, [pc, #400]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 8001314:	6a1b      	ldr	r3, [r3, #32]
 8001316:	4a63      	ldr	r2, [pc, #396]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 8001318:	f023 0304 	bic.w	r3, r3, #4
 800131c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	68db      	ldr	r3, [r3, #12]
 8001322:	2b00      	cmp	r3, #0
 8001324:	d015      	beq.n	8001352 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001326:	f7ff fba9 	bl	8000a7c <HAL_GetTick>
 800132a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800132c:	e00a      	b.n	8001344 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800132e:	f7ff fba5 	bl	8000a7c <HAL_GetTick>
 8001332:	4602      	mov	r2, r0
 8001334:	693b      	ldr	r3, [r7, #16]
 8001336:	1ad3      	subs	r3, r2, r3
 8001338:	f241 3288 	movw	r2, #5000	; 0x1388
 800133c:	4293      	cmp	r3, r2
 800133e:	d901      	bls.n	8001344 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001340:	2303      	movs	r3, #3
 8001342:	e0ab      	b.n	800149c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001344:	4b57      	ldr	r3, [pc, #348]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 8001346:	6a1b      	ldr	r3, [r3, #32]
 8001348:	f003 0302 	and.w	r3, r3, #2
 800134c:	2b00      	cmp	r3, #0
 800134e:	d0ee      	beq.n	800132e <HAL_RCC_OscConfig+0x37e>
 8001350:	e014      	b.n	800137c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001352:	f7ff fb93 	bl	8000a7c <HAL_GetTick>
 8001356:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001358:	e00a      	b.n	8001370 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800135a:	f7ff fb8f 	bl	8000a7c <HAL_GetTick>
 800135e:	4602      	mov	r2, r0
 8001360:	693b      	ldr	r3, [r7, #16]
 8001362:	1ad3      	subs	r3, r2, r3
 8001364:	f241 3288 	movw	r2, #5000	; 0x1388
 8001368:	4293      	cmp	r3, r2
 800136a:	d901      	bls.n	8001370 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800136c:	2303      	movs	r3, #3
 800136e:	e095      	b.n	800149c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001370:	4b4c      	ldr	r3, [pc, #304]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 8001372:	6a1b      	ldr	r3, [r3, #32]
 8001374:	f003 0302 	and.w	r3, r3, #2
 8001378:	2b00      	cmp	r3, #0
 800137a:	d1ee      	bne.n	800135a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800137c:	7dfb      	ldrb	r3, [r7, #23]
 800137e:	2b01      	cmp	r3, #1
 8001380:	d105      	bne.n	800138e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001382:	4b48      	ldr	r3, [pc, #288]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 8001384:	69db      	ldr	r3, [r3, #28]
 8001386:	4a47      	ldr	r2, [pc, #284]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 8001388:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800138c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	69db      	ldr	r3, [r3, #28]
 8001392:	2b00      	cmp	r3, #0
 8001394:	f000 8081 	beq.w	800149a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001398:	4b42      	ldr	r3, [pc, #264]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	f003 030c 	and.w	r3, r3, #12
 80013a0:	2b08      	cmp	r3, #8
 80013a2:	d061      	beq.n	8001468 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	69db      	ldr	r3, [r3, #28]
 80013a8:	2b02      	cmp	r3, #2
 80013aa:	d146      	bne.n	800143a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013ac:	4b3f      	ldr	r3, [pc, #252]	; (80014ac <HAL_RCC_OscConfig+0x4fc>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013b2:	f7ff fb63 	bl	8000a7c <HAL_GetTick>
 80013b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013b8:	e008      	b.n	80013cc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013ba:	f7ff fb5f 	bl	8000a7c <HAL_GetTick>
 80013be:	4602      	mov	r2, r0
 80013c0:	693b      	ldr	r3, [r7, #16]
 80013c2:	1ad3      	subs	r3, r2, r3
 80013c4:	2b02      	cmp	r3, #2
 80013c6:	d901      	bls.n	80013cc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80013c8:	2303      	movs	r3, #3
 80013ca:	e067      	b.n	800149c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013cc:	4b35      	ldr	r3, [pc, #212]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d1f0      	bne.n	80013ba <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	6a1b      	ldr	r3, [r3, #32]
 80013dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80013e0:	d108      	bne.n	80013f4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80013e2:	4b30      	ldr	r3, [pc, #192]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	689b      	ldr	r3, [r3, #8]
 80013ee:	492d      	ldr	r1, [pc, #180]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 80013f0:	4313      	orrs	r3, r2
 80013f2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80013f4:	4b2b      	ldr	r3, [pc, #172]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	6a19      	ldr	r1, [r3, #32]
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001404:	430b      	orrs	r3, r1
 8001406:	4927      	ldr	r1, [pc, #156]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 8001408:	4313      	orrs	r3, r2
 800140a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800140c:	4b27      	ldr	r3, [pc, #156]	; (80014ac <HAL_RCC_OscConfig+0x4fc>)
 800140e:	2201      	movs	r2, #1
 8001410:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001412:	f7ff fb33 	bl	8000a7c <HAL_GetTick>
 8001416:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001418:	e008      	b.n	800142c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800141a:	f7ff fb2f 	bl	8000a7c <HAL_GetTick>
 800141e:	4602      	mov	r2, r0
 8001420:	693b      	ldr	r3, [r7, #16]
 8001422:	1ad3      	subs	r3, r2, r3
 8001424:	2b02      	cmp	r3, #2
 8001426:	d901      	bls.n	800142c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001428:	2303      	movs	r3, #3
 800142a:	e037      	b.n	800149c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800142c:	4b1d      	ldr	r3, [pc, #116]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001434:	2b00      	cmp	r3, #0
 8001436:	d0f0      	beq.n	800141a <HAL_RCC_OscConfig+0x46a>
 8001438:	e02f      	b.n	800149a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800143a:	4b1c      	ldr	r3, [pc, #112]	; (80014ac <HAL_RCC_OscConfig+0x4fc>)
 800143c:	2200      	movs	r2, #0
 800143e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001440:	f7ff fb1c 	bl	8000a7c <HAL_GetTick>
 8001444:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001446:	e008      	b.n	800145a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001448:	f7ff fb18 	bl	8000a7c <HAL_GetTick>
 800144c:	4602      	mov	r2, r0
 800144e:	693b      	ldr	r3, [r7, #16]
 8001450:	1ad3      	subs	r3, r2, r3
 8001452:	2b02      	cmp	r3, #2
 8001454:	d901      	bls.n	800145a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001456:	2303      	movs	r3, #3
 8001458:	e020      	b.n	800149c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800145a:	4b12      	ldr	r3, [pc, #72]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001462:	2b00      	cmp	r3, #0
 8001464:	d1f0      	bne.n	8001448 <HAL_RCC_OscConfig+0x498>
 8001466:	e018      	b.n	800149a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	69db      	ldr	r3, [r3, #28]
 800146c:	2b01      	cmp	r3, #1
 800146e:	d101      	bne.n	8001474 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001470:	2301      	movs	r3, #1
 8001472:	e013      	b.n	800149c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001474:	4b0b      	ldr	r3, [pc, #44]	; (80014a4 <HAL_RCC_OscConfig+0x4f4>)
 8001476:	685b      	ldr	r3, [r3, #4]
 8001478:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	6a1b      	ldr	r3, [r3, #32]
 8001484:	429a      	cmp	r2, r3
 8001486:	d106      	bne.n	8001496 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001492:	429a      	cmp	r2, r3
 8001494:	d001      	beq.n	800149a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001496:	2301      	movs	r3, #1
 8001498:	e000      	b.n	800149c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800149a:	2300      	movs	r3, #0
}
 800149c:	4618      	mov	r0, r3
 800149e:	3718      	adds	r7, #24
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd80      	pop	{r7, pc}
 80014a4:	40021000 	.word	0x40021000
 80014a8:	40007000 	.word	0x40007000
 80014ac:	42420060 	.word	0x42420060

080014b0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b084      	sub	sp, #16
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
 80014b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d101      	bne.n	80014c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80014c0:	2301      	movs	r3, #1
 80014c2:	e0d0      	b.n	8001666 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80014c4:	4b6a      	ldr	r3, [pc, #424]	; (8001670 <HAL_RCC_ClockConfig+0x1c0>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f003 0307 	and.w	r3, r3, #7
 80014cc:	683a      	ldr	r2, [r7, #0]
 80014ce:	429a      	cmp	r2, r3
 80014d0:	d910      	bls.n	80014f4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014d2:	4b67      	ldr	r3, [pc, #412]	; (8001670 <HAL_RCC_ClockConfig+0x1c0>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	f023 0207 	bic.w	r2, r3, #7
 80014da:	4965      	ldr	r1, [pc, #404]	; (8001670 <HAL_RCC_ClockConfig+0x1c0>)
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	4313      	orrs	r3, r2
 80014e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80014e2:	4b63      	ldr	r3, [pc, #396]	; (8001670 <HAL_RCC_ClockConfig+0x1c0>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f003 0307 	and.w	r3, r3, #7
 80014ea:	683a      	ldr	r2, [r7, #0]
 80014ec:	429a      	cmp	r2, r3
 80014ee:	d001      	beq.n	80014f4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80014f0:	2301      	movs	r3, #1
 80014f2:	e0b8      	b.n	8001666 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f003 0302 	and.w	r3, r3, #2
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d020      	beq.n	8001542 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	f003 0304 	and.w	r3, r3, #4
 8001508:	2b00      	cmp	r3, #0
 800150a:	d005      	beq.n	8001518 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800150c:	4b59      	ldr	r3, [pc, #356]	; (8001674 <HAL_RCC_ClockConfig+0x1c4>)
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	4a58      	ldr	r2, [pc, #352]	; (8001674 <HAL_RCC_ClockConfig+0x1c4>)
 8001512:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001516:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	f003 0308 	and.w	r3, r3, #8
 8001520:	2b00      	cmp	r3, #0
 8001522:	d005      	beq.n	8001530 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001524:	4b53      	ldr	r3, [pc, #332]	; (8001674 <HAL_RCC_ClockConfig+0x1c4>)
 8001526:	685b      	ldr	r3, [r3, #4]
 8001528:	4a52      	ldr	r2, [pc, #328]	; (8001674 <HAL_RCC_ClockConfig+0x1c4>)
 800152a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800152e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001530:	4b50      	ldr	r3, [pc, #320]	; (8001674 <HAL_RCC_ClockConfig+0x1c4>)
 8001532:	685b      	ldr	r3, [r3, #4]
 8001534:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	689b      	ldr	r3, [r3, #8]
 800153c:	494d      	ldr	r1, [pc, #308]	; (8001674 <HAL_RCC_ClockConfig+0x1c4>)
 800153e:	4313      	orrs	r3, r2
 8001540:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f003 0301 	and.w	r3, r3, #1
 800154a:	2b00      	cmp	r3, #0
 800154c:	d040      	beq.n	80015d0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	2b01      	cmp	r3, #1
 8001554:	d107      	bne.n	8001566 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001556:	4b47      	ldr	r3, [pc, #284]	; (8001674 <HAL_RCC_ClockConfig+0x1c4>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800155e:	2b00      	cmp	r3, #0
 8001560:	d115      	bne.n	800158e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001562:	2301      	movs	r3, #1
 8001564:	e07f      	b.n	8001666 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	685b      	ldr	r3, [r3, #4]
 800156a:	2b02      	cmp	r3, #2
 800156c:	d107      	bne.n	800157e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800156e:	4b41      	ldr	r3, [pc, #260]	; (8001674 <HAL_RCC_ClockConfig+0x1c4>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001576:	2b00      	cmp	r3, #0
 8001578:	d109      	bne.n	800158e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800157a:	2301      	movs	r3, #1
 800157c:	e073      	b.n	8001666 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800157e:	4b3d      	ldr	r3, [pc, #244]	; (8001674 <HAL_RCC_ClockConfig+0x1c4>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	f003 0302 	and.w	r3, r3, #2
 8001586:	2b00      	cmp	r3, #0
 8001588:	d101      	bne.n	800158e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800158a:	2301      	movs	r3, #1
 800158c:	e06b      	b.n	8001666 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800158e:	4b39      	ldr	r3, [pc, #228]	; (8001674 <HAL_RCC_ClockConfig+0x1c4>)
 8001590:	685b      	ldr	r3, [r3, #4]
 8001592:	f023 0203 	bic.w	r2, r3, #3
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	685b      	ldr	r3, [r3, #4]
 800159a:	4936      	ldr	r1, [pc, #216]	; (8001674 <HAL_RCC_ClockConfig+0x1c4>)
 800159c:	4313      	orrs	r3, r2
 800159e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80015a0:	f7ff fa6c 	bl	8000a7c <HAL_GetTick>
 80015a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015a6:	e00a      	b.n	80015be <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015a8:	f7ff fa68 	bl	8000a7c <HAL_GetTick>
 80015ac:	4602      	mov	r2, r0
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	1ad3      	subs	r3, r2, r3
 80015b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80015b6:	4293      	cmp	r3, r2
 80015b8:	d901      	bls.n	80015be <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80015ba:	2303      	movs	r3, #3
 80015bc:	e053      	b.n	8001666 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015be:	4b2d      	ldr	r3, [pc, #180]	; (8001674 <HAL_RCC_ClockConfig+0x1c4>)
 80015c0:	685b      	ldr	r3, [r3, #4]
 80015c2:	f003 020c 	and.w	r2, r3, #12
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	009b      	lsls	r3, r3, #2
 80015cc:	429a      	cmp	r2, r3
 80015ce:	d1eb      	bne.n	80015a8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80015d0:	4b27      	ldr	r3, [pc, #156]	; (8001670 <HAL_RCC_ClockConfig+0x1c0>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f003 0307 	and.w	r3, r3, #7
 80015d8:	683a      	ldr	r2, [r7, #0]
 80015da:	429a      	cmp	r2, r3
 80015dc:	d210      	bcs.n	8001600 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015de:	4b24      	ldr	r3, [pc, #144]	; (8001670 <HAL_RCC_ClockConfig+0x1c0>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f023 0207 	bic.w	r2, r3, #7
 80015e6:	4922      	ldr	r1, [pc, #136]	; (8001670 <HAL_RCC_ClockConfig+0x1c0>)
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	4313      	orrs	r3, r2
 80015ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80015ee:	4b20      	ldr	r3, [pc, #128]	; (8001670 <HAL_RCC_ClockConfig+0x1c0>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f003 0307 	and.w	r3, r3, #7
 80015f6:	683a      	ldr	r2, [r7, #0]
 80015f8:	429a      	cmp	r2, r3
 80015fa:	d001      	beq.n	8001600 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80015fc:	2301      	movs	r3, #1
 80015fe:	e032      	b.n	8001666 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	f003 0304 	and.w	r3, r3, #4
 8001608:	2b00      	cmp	r3, #0
 800160a:	d008      	beq.n	800161e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800160c:	4b19      	ldr	r3, [pc, #100]	; (8001674 <HAL_RCC_ClockConfig+0x1c4>)
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	68db      	ldr	r3, [r3, #12]
 8001618:	4916      	ldr	r1, [pc, #88]	; (8001674 <HAL_RCC_ClockConfig+0x1c4>)
 800161a:	4313      	orrs	r3, r2
 800161c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	f003 0308 	and.w	r3, r3, #8
 8001626:	2b00      	cmp	r3, #0
 8001628:	d009      	beq.n	800163e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800162a:	4b12      	ldr	r3, [pc, #72]	; (8001674 <HAL_RCC_ClockConfig+0x1c4>)
 800162c:	685b      	ldr	r3, [r3, #4]
 800162e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	691b      	ldr	r3, [r3, #16]
 8001636:	00db      	lsls	r3, r3, #3
 8001638:	490e      	ldr	r1, [pc, #56]	; (8001674 <HAL_RCC_ClockConfig+0x1c4>)
 800163a:	4313      	orrs	r3, r2
 800163c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800163e:	f000 f821 	bl	8001684 <HAL_RCC_GetSysClockFreq>
 8001642:	4601      	mov	r1, r0
 8001644:	4b0b      	ldr	r3, [pc, #44]	; (8001674 <HAL_RCC_ClockConfig+0x1c4>)
 8001646:	685b      	ldr	r3, [r3, #4]
 8001648:	091b      	lsrs	r3, r3, #4
 800164a:	f003 030f 	and.w	r3, r3, #15
 800164e:	4a0a      	ldr	r2, [pc, #40]	; (8001678 <HAL_RCC_ClockConfig+0x1c8>)
 8001650:	5cd3      	ldrb	r3, [r2, r3]
 8001652:	fa21 f303 	lsr.w	r3, r1, r3
 8001656:	4a09      	ldr	r2, [pc, #36]	; (800167c <HAL_RCC_ClockConfig+0x1cc>)
 8001658:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800165a:	4b09      	ldr	r3, [pc, #36]	; (8001680 <HAL_RCC_ClockConfig+0x1d0>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	4618      	mov	r0, r3
 8001660:	f7ff f9ca 	bl	80009f8 <HAL_InitTick>

  return HAL_OK;
 8001664:	2300      	movs	r3, #0
}
 8001666:	4618      	mov	r0, r3
 8001668:	3710      	adds	r7, #16
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	40022000 	.word	0x40022000
 8001674:	40021000 	.word	0x40021000
 8001678:	08001b28 	.word	0x08001b28
 800167c:	20000000 	.word	0x20000000
 8001680:	20000004 	.word	0x20000004

08001684 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001684:	b490      	push	{r4, r7}
 8001686:	b08a      	sub	sp, #40	; 0x28
 8001688:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800168a:	4b2a      	ldr	r3, [pc, #168]	; (8001734 <HAL_RCC_GetSysClockFreq+0xb0>)
 800168c:	1d3c      	adds	r4, r7, #4
 800168e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001690:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001694:	4b28      	ldr	r3, [pc, #160]	; (8001738 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001696:	881b      	ldrh	r3, [r3, #0]
 8001698:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800169a:	2300      	movs	r3, #0
 800169c:	61fb      	str	r3, [r7, #28]
 800169e:	2300      	movs	r3, #0
 80016a0:	61bb      	str	r3, [r7, #24]
 80016a2:	2300      	movs	r3, #0
 80016a4:	627b      	str	r3, [r7, #36]	; 0x24
 80016a6:	2300      	movs	r3, #0
 80016a8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80016aa:	2300      	movs	r3, #0
 80016ac:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80016ae:	4b23      	ldr	r3, [pc, #140]	; (800173c <HAL_RCC_GetSysClockFreq+0xb8>)
 80016b0:	685b      	ldr	r3, [r3, #4]
 80016b2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80016b4:	69fb      	ldr	r3, [r7, #28]
 80016b6:	f003 030c 	and.w	r3, r3, #12
 80016ba:	2b04      	cmp	r3, #4
 80016bc:	d002      	beq.n	80016c4 <HAL_RCC_GetSysClockFreq+0x40>
 80016be:	2b08      	cmp	r3, #8
 80016c0:	d003      	beq.n	80016ca <HAL_RCC_GetSysClockFreq+0x46>
 80016c2:	e02d      	b.n	8001720 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80016c4:	4b1e      	ldr	r3, [pc, #120]	; (8001740 <HAL_RCC_GetSysClockFreq+0xbc>)
 80016c6:	623b      	str	r3, [r7, #32]
      break;
 80016c8:	e02d      	b.n	8001726 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80016ca:	69fb      	ldr	r3, [r7, #28]
 80016cc:	0c9b      	lsrs	r3, r3, #18
 80016ce:	f003 030f 	and.w	r3, r3, #15
 80016d2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80016d6:	4413      	add	r3, r2
 80016d8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80016dc:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80016de:	69fb      	ldr	r3, [r7, #28]
 80016e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d013      	beq.n	8001710 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80016e8:	4b14      	ldr	r3, [pc, #80]	; (800173c <HAL_RCC_GetSysClockFreq+0xb8>)
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	0c5b      	lsrs	r3, r3, #17
 80016ee:	f003 0301 	and.w	r3, r3, #1
 80016f2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80016f6:	4413      	add	r3, r2
 80016f8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80016fc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80016fe:	697b      	ldr	r3, [r7, #20]
 8001700:	4a0f      	ldr	r2, [pc, #60]	; (8001740 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001702:	fb02 f203 	mul.w	r2, r2, r3
 8001706:	69bb      	ldr	r3, [r7, #24]
 8001708:	fbb2 f3f3 	udiv	r3, r2, r3
 800170c:	627b      	str	r3, [r7, #36]	; 0x24
 800170e:	e004      	b.n	800171a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	4a0c      	ldr	r2, [pc, #48]	; (8001744 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001714:	fb02 f303 	mul.w	r3, r2, r3
 8001718:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800171a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800171c:	623b      	str	r3, [r7, #32]
      break;
 800171e:	e002      	b.n	8001726 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001720:	4b07      	ldr	r3, [pc, #28]	; (8001740 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001722:	623b      	str	r3, [r7, #32]
      break;
 8001724:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001726:	6a3b      	ldr	r3, [r7, #32]
}
 8001728:	4618      	mov	r0, r3
 800172a:	3728      	adds	r7, #40	; 0x28
 800172c:	46bd      	mov	sp, r7
 800172e:	bc90      	pop	{r4, r7}
 8001730:	4770      	bx	lr
 8001732:	bf00      	nop
 8001734:	08001abc 	.word	0x08001abc
 8001738:	08001acc 	.word	0x08001acc
 800173c:	40021000 	.word	0x40021000
 8001740:	007a1200 	.word	0x007a1200
 8001744:	003d0900 	.word	0x003d0900

08001748 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001748:	b480      	push	{r7}
 800174a:	b085      	sub	sp, #20
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001750:	4b0a      	ldr	r3, [pc, #40]	; (800177c <RCC_Delay+0x34>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	4a0a      	ldr	r2, [pc, #40]	; (8001780 <RCC_Delay+0x38>)
 8001756:	fba2 2303 	umull	r2, r3, r2, r3
 800175a:	0a5b      	lsrs	r3, r3, #9
 800175c:	687a      	ldr	r2, [r7, #4]
 800175e:	fb02 f303 	mul.w	r3, r2, r3
 8001762:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001764:	bf00      	nop
  }
  while (Delay --);
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	1e5a      	subs	r2, r3, #1
 800176a:	60fa      	str	r2, [r7, #12]
 800176c:	2b00      	cmp	r3, #0
 800176e:	d1f9      	bne.n	8001764 <RCC_Delay+0x1c>
}
 8001770:	bf00      	nop
 8001772:	3714      	adds	r7, #20
 8001774:	46bd      	mov	sp, r7
 8001776:	bc80      	pop	{r7}
 8001778:	4770      	bx	lr
 800177a:	bf00      	nop
 800177c:	20000000 	.word	0x20000000
 8001780:	10624dd3 	.word	0x10624dd3

08001784 <__cxa_pure_virtual>:
 8001784:	b508      	push	{r3, lr}
 8001786:	f000 f829 	bl	80017dc <_ZSt9terminatev>

0800178a <_ZdlPvj>:
 800178a:	f000 b819 	b.w	80017c0 <_ZdlPv>

0800178e <_Znwj>:
 800178e:	b510      	push	{r4, lr}
 8001790:	2800      	cmp	r0, #0
 8001792:	bf14      	ite	ne
 8001794:	4604      	movne	r4, r0
 8001796:	2401      	moveq	r4, #1
 8001798:	4620      	mov	r0, r4
 800179a:	f000 f84f 	bl	800183c <malloc>
 800179e:	b930      	cbnz	r0, 80017ae <_Znwj+0x20>
 80017a0:	f000 f806 	bl	80017b0 <_ZSt15get_new_handlerv>
 80017a4:	b908      	cbnz	r0, 80017aa <_Znwj+0x1c>
 80017a6:	f000 f81e 	bl	80017e6 <abort>
 80017aa:	4780      	blx	r0
 80017ac:	e7f4      	b.n	8001798 <_Znwj+0xa>
 80017ae:	bd10      	pop	{r4, pc}

080017b0 <_ZSt15get_new_handlerv>:
 80017b0:	4b02      	ldr	r3, [pc, #8]	; (80017bc <_ZSt15get_new_handlerv+0xc>)
 80017b2:	6818      	ldr	r0, [r3, #0]
 80017b4:	f3bf 8f5b 	dmb	ish
 80017b8:	4770      	bx	lr
 80017ba:	bf00      	nop
 80017bc:	20000090 	.word	0x20000090

080017c0 <_ZdlPv>:
 80017c0:	f000 b844 	b.w	800184c <free>

080017c4 <_ZN10__cxxabiv111__terminateEPFvvE>:
 80017c4:	b508      	push	{r3, lr}
 80017c6:	4780      	blx	r0
 80017c8:	f000 f80d 	bl	80017e6 <abort>

080017cc <_ZSt13get_terminatev>:
 80017cc:	4b02      	ldr	r3, [pc, #8]	; (80017d8 <_ZSt13get_terminatev+0xc>)
 80017ce:	6818      	ldr	r0, [r3, #0]
 80017d0:	f3bf 8f5b 	dmb	ish
 80017d4:	4770      	bx	lr
 80017d6:	bf00      	nop
 80017d8:	2000000c 	.word	0x2000000c

080017dc <_ZSt9terminatev>:
 80017dc:	b508      	push	{r3, lr}
 80017de:	f7ff fff5 	bl	80017cc <_ZSt13get_terminatev>
 80017e2:	f7ff ffef 	bl	80017c4 <_ZN10__cxxabiv111__terminateEPFvvE>

080017e6 <abort>:
 80017e6:	b508      	push	{r3, lr}
 80017e8:	2006      	movs	r0, #6
 80017ea:	f000 f91d 	bl	8001a28 <raise>
 80017ee:	2001      	movs	r0, #1
 80017f0:	f000 f956 	bl	8001aa0 <_exit>

080017f4 <__libc_init_array>:
 80017f4:	b570      	push	{r4, r5, r6, lr}
 80017f6:	2500      	movs	r5, #0
 80017f8:	4e0c      	ldr	r6, [pc, #48]	; (800182c <__libc_init_array+0x38>)
 80017fa:	4c0d      	ldr	r4, [pc, #52]	; (8001830 <__libc_init_array+0x3c>)
 80017fc:	1ba4      	subs	r4, r4, r6
 80017fe:	10a4      	asrs	r4, r4, #2
 8001800:	42a5      	cmp	r5, r4
 8001802:	d109      	bne.n	8001818 <__libc_init_array+0x24>
 8001804:	f000 f94e 	bl	8001aa4 <_init>
 8001808:	2500      	movs	r5, #0
 800180a:	4e0a      	ldr	r6, [pc, #40]	; (8001834 <__libc_init_array+0x40>)
 800180c:	4c0a      	ldr	r4, [pc, #40]	; (8001838 <__libc_init_array+0x44>)
 800180e:	1ba4      	subs	r4, r4, r6
 8001810:	10a4      	asrs	r4, r4, #2
 8001812:	42a5      	cmp	r5, r4
 8001814:	d105      	bne.n	8001822 <__libc_init_array+0x2e>
 8001816:	bd70      	pop	{r4, r5, r6, pc}
 8001818:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800181c:	4798      	blx	r3
 800181e:	3501      	adds	r5, #1
 8001820:	e7ee      	b.n	8001800 <__libc_init_array+0xc>
 8001822:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001826:	4798      	blx	r3
 8001828:	3501      	adds	r5, #1
 800182a:	e7f2      	b.n	8001812 <__libc_init_array+0x1e>
 800182c:	08001b88 	.word	0x08001b88
 8001830:	08001b88 	.word	0x08001b88
 8001834:	08001b88 	.word	0x08001b88
 8001838:	08001b8c 	.word	0x08001b8c

0800183c <malloc>:
 800183c:	4b02      	ldr	r3, [pc, #8]	; (8001848 <malloc+0xc>)
 800183e:	4601      	mov	r1, r0
 8001840:	6818      	ldr	r0, [r3, #0]
 8001842:	f000 b85f 	b.w	8001904 <_malloc_r>
 8001846:	bf00      	nop
 8001848:	20000010 	.word	0x20000010

0800184c <free>:
 800184c:	4b02      	ldr	r3, [pc, #8]	; (8001858 <free+0xc>)
 800184e:	4601      	mov	r1, r0
 8001850:	6818      	ldr	r0, [r3, #0]
 8001852:	f000 b80b 	b.w	800186c <_free_r>
 8001856:	bf00      	nop
 8001858:	20000010 	.word	0x20000010

0800185c <memset>:
 800185c:	4603      	mov	r3, r0
 800185e:	4402      	add	r2, r0
 8001860:	4293      	cmp	r3, r2
 8001862:	d100      	bne.n	8001866 <memset+0xa>
 8001864:	4770      	bx	lr
 8001866:	f803 1b01 	strb.w	r1, [r3], #1
 800186a:	e7f9      	b.n	8001860 <memset+0x4>

0800186c <_free_r>:
 800186c:	b538      	push	{r3, r4, r5, lr}
 800186e:	4605      	mov	r5, r0
 8001870:	2900      	cmp	r1, #0
 8001872:	d043      	beq.n	80018fc <_free_r+0x90>
 8001874:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001878:	1f0c      	subs	r4, r1, #4
 800187a:	2b00      	cmp	r3, #0
 800187c:	bfb8      	it	lt
 800187e:	18e4      	addlt	r4, r4, r3
 8001880:	f000 f8ee 	bl	8001a60 <__malloc_lock>
 8001884:	4a1e      	ldr	r2, [pc, #120]	; (8001900 <_free_r+0x94>)
 8001886:	6813      	ldr	r3, [r2, #0]
 8001888:	4610      	mov	r0, r2
 800188a:	b933      	cbnz	r3, 800189a <_free_r+0x2e>
 800188c:	6063      	str	r3, [r4, #4]
 800188e:	6014      	str	r4, [r2, #0]
 8001890:	4628      	mov	r0, r5
 8001892:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001896:	f000 b8e4 	b.w	8001a62 <__malloc_unlock>
 800189a:	42a3      	cmp	r3, r4
 800189c:	d90b      	bls.n	80018b6 <_free_r+0x4a>
 800189e:	6821      	ldr	r1, [r4, #0]
 80018a0:	1862      	adds	r2, r4, r1
 80018a2:	4293      	cmp	r3, r2
 80018a4:	bf01      	itttt	eq
 80018a6:	681a      	ldreq	r2, [r3, #0]
 80018a8:	685b      	ldreq	r3, [r3, #4]
 80018aa:	1852      	addeq	r2, r2, r1
 80018ac:	6022      	streq	r2, [r4, #0]
 80018ae:	6063      	str	r3, [r4, #4]
 80018b0:	6004      	str	r4, [r0, #0]
 80018b2:	e7ed      	b.n	8001890 <_free_r+0x24>
 80018b4:	4613      	mov	r3, r2
 80018b6:	685a      	ldr	r2, [r3, #4]
 80018b8:	b10a      	cbz	r2, 80018be <_free_r+0x52>
 80018ba:	42a2      	cmp	r2, r4
 80018bc:	d9fa      	bls.n	80018b4 <_free_r+0x48>
 80018be:	6819      	ldr	r1, [r3, #0]
 80018c0:	1858      	adds	r0, r3, r1
 80018c2:	42a0      	cmp	r0, r4
 80018c4:	d10b      	bne.n	80018de <_free_r+0x72>
 80018c6:	6820      	ldr	r0, [r4, #0]
 80018c8:	4401      	add	r1, r0
 80018ca:	1858      	adds	r0, r3, r1
 80018cc:	4282      	cmp	r2, r0
 80018ce:	6019      	str	r1, [r3, #0]
 80018d0:	d1de      	bne.n	8001890 <_free_r+0x24>
 80018d2:	6810      	ldr	r0, [r2, #0]
 80018d4:	6852      	ldr	r2, [r2, #4]
 80018d6:	4401      	add	r1, r0
 80018d8:	6019      	str	r1, [r3, #0]
 80018da:	605a      	str	r2, [r3, #4]
 80018dc:	e7d8      	b.n	8001890 <_free_r+0x24>
 80018de:	d902      	bls.n	80018e6 <_free_r+0x7a>
 80018e0:	230c      	movs	r3, #12
 80018e2:	602b      	str	r3, [r5, #0]
 80018e4:	e7d4      	b.n	8001890 <_free_r+0x24>
 80018e6:	6820      	ldr	r0, [r4, #0]
 80018e8:	1821      	adds	r1, r4, r0
 80018ea:	428a      	cmp	r2, r1
 80018ec:	bf01      	itttt	eq
 80018ee:	6811      	ldreq	r1, [r2, #0]
 80018f0:	6852      	ldreq	r2, [r2, #4]
 80018f2:	1809      	addeq	r1, r1, r0
 80018f4:	6021      	streq	r1, [r4, #0]
 80018f6:	6062      	str	r2, [r4, #4]
 80018f8:	605c      	str	r4, [r3, #4]
 80018fa:	e7c9      	b.n	8001890 <_free_r+0x24>
 80018fc:	bd38      	pop	{r3, r4, r5, pc}
 80018fe:	bf00      	nop
 8001900:	20000094 	.word	0x20000094

08001904 <_malloc_r>:
 8001904:	b570      	push	{r4, r5, r6, lr}
 8001906:	1ccd      	adds	r5, r1, #3
 8001908:	f025 0503 	bic.w	r5, r5, #3
 800190c:	3508      	adds	r5, #8
 800190e:	2d0c      	cmp	r5, #12
 8001910:	bf38      	it	cc
 8001912:	250c      	movcc	r5, #12
 8001914:	2d00      	cmp	r5, #0
 8001916:	4606      	mov	r6, r0
 8001918:	db01      	blt.n	800191e <_malloc_r+0x1a>
 800191a:	42a9      	cmp	r1, r5
 800191c:	d903      	bls.n	8001926 <_malloc_r+0x22>
 800191e:	230c      	movs	r3, #12
 8001920:	6033      	str	r3, [r6, #0]
 8001922:	2000      	movs	r0, #0
 8001924:	bd70      	pop	{r4, r5, r6, pc}
 8001926:	f000 f89b 	bl	8001a60 <__malloc_lock>
 800192a:	4a21      	ldr	r2, [pc, #132]	; (80019b0 <_malloc_r+0xac>)
 800192c:	6814      	ldr	r4, [r2, #0]
 800192e:	4621      	mov	r1, r4
 8001930:	b991      	cbnz	r1, 8001958 <_malloc_r+0x54>
 8001932:	4c20      	ldr	r4, [pc, #128]	; (80019b4 <_malloc_r+0xb0>)
 8001934:	6823      	ldr	r3, [r4, #0]
 8001936:	b91b      	cbnz	r3, 8001940 <_malloc_r+0x3c>
 8001938:	4630      	mov	r0, r6
 800193a:	f000 f83d 	bl	80019b8 <_sbrk_r>
 800193e:	6020      	str	r0, [r4, #0]
 8001940:	4629      	mov	r1, r5
 8001942:	4630      	mov	r0, r6
 8001944:	f000 f838 	bl	80019b8 <_sbrk_r>
 8001948:	1c43      	adds	r3, r0, #1
 800194a:	d124      	bne.n	8001996 <_malloc_r+0x92>
 800194c:	230c      	movs	r3, #12
 800194e:	4630      	mov	r0, r6
 8001950:	6033      	str	r3, [r6, #0]
 8001952:	f000 f886 	bl	8001a62 <__malloc_unlock>
 8001956:	e7e4      	b.n	8001922 <_malloc_r+0x1e>
 8001958:	680b      	ldr	r3, [r1, #0]
 800195a:	1b5b      	subs	r3, r3, r5
 800195c:	d418      	bmi.n	8001990 <_malloc_r+0x8c>
 800195e:	2b0b      	cmp	r3, #11
 8001960:	d90f      	bls.n	8001982 <_malloc_r+0x7e>
 8001962:	600b      	str	r3, [r1, #0]
 8001964:	18cc      	adds	r4, r1, r3
 8001966:	50cd      	str	r5, [r1, r3]
 8001968:	4630      	mov	r0, r6
 800196a:	f000 f87a 	bl	8001a62 <__malloc_unlock>
 800196e:	f104 000b 	add.w	r0, r4, #11
 8001972:	1d23      	adds	r3, r4, #4
 8001974:	f020 0007 	bic.w	r0, r0, #7
 8001978:	1ac3      	subs	r3, r0, r3
 800197a:	d0d3      	beq.n	8001924 <_malloc_r+0x20>
 800197c:	425a      	negs	r2, r3
 800197e:	50e2      	str	r2, [r4, r3]
 8001980:	e7d0      	b.n	8001924 <_malloc_r+0x20>
 8001982:	684b      	ldr	r3, [r1, #4]
 8001984:	428c      	cmp	r4, r1
 8001986:	bf16      	itet	ne
 8001988:	6063      	strne	r3, [r4, #4]
 800198a:	6013      	streq	r3, [r2, #0]
 800198c:	460c      	movne	r4, r1
 800198e:	e7eb      	b.n	8001968 <_malloc_r+0x64>
 8001990:	460c      	mov	r4, r1
 8001992:	6849      	ldr	r1, [r1, #4]
 8001994:	e7cc      	b.n	8001930 <_malloc_r+0x2c>
 8001996:	1cc4      	adds	r4, r0, #3
 8001998:	f024 0403 	bic.w	r4, r4, #3
 800199c:	42a0      	cmp	r0, r4
 800199e:	d005      	beq.n	80019ac <_malloc_r+0xa8>
 80019a0:	1a21      	subs	r1, r4, r0
 80019a2:	4630      	mov	r0, r6
 80019a4:	f000 f808 	bl	80019b8 <_sbrk_r>
 80019a8:	3001      	adds	r0, #1
 80019aa:	d0cf      	beq.n	800194c <_malloc_r+0x48>
 80019ac:	6025      	str	r5, [r4, #0]
 80019ae:	e7db      	b.n	8001968 <_malloc_r+0x64>
 80019b0:	20000094 	.word	0x20000094
 80019b4:	20000098 	.word	0x20000098

080019b8 <_sbrk_r>:
 80019b8:	b538      	push	{r3, r4, r5, lr}
 80019ba:	2300      	movs	r3, #0
 80019bc:	4c05      	ldr	r4, [pc, #20]	; (80019d4 <_sbrk_r+0x1c>)
 80019be:	4605      	mov	r5, r0
 80019c0:	4608      	mov	r0, r1
 80019c2:	6023      	str	r3, [r4, #0]
 80019c4:	f000 f85e 	bl	8001a84 <_sbrk>
 80019c8:	1c43      	adds	r3, r0, #1
 80019ca:	d102      	bne.n	80019d2 <_sbrk_r+0x1a>
 80019cc:	6823      	ldr	r3, [r4, #0]
 80019ce:	b103      	cbz	r3, 80019d2 <_sbrk_r+0x1a>
 80019d0:	602b      	str	r3, [r5, #0]
 80019d2:	bd38      	pop	{r3, r4, r5, pc}
 80019d4:	200000a4 	.word	0x200000a4

080019d8 <_raise_r>:
 80019d8:	291f      	cmp	r1, #31
 80019da:	b538      	push	{r3, r4, r5, lr}
 80019dc:	4604      	mov	r4, r0
 80019de:	460d      	mov	r5, r1
 80019e0:	d904      	bls.n	80019ec <_raise_r+0x14>
 80019e2:	2316      	movs	r3, #22
 80019e4:	6003      	str	r3, [r0, #0]
 80019e6:	f04f 30ff 	mov.w	r0, #4294967295
 80019ea:	bd38      	pop	{r3, r4, r5, pc}
 80019ec:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80019ee:	b112      	cbz	r2, 80019f6 <_raise_r+0x1e>
 80019f0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80019f4:	b94b      	cbnz	r3, 8001a0a <_raise_r+0x32>
 80019f6:	4620      	mov	r0, r4
 80019f8:	f000 f830 	bl	8001a5c <_getpid_r>
 80019fc:	462a      	mov	r2, r5
 80019fe:	4601      	mov	r1, r0
 8001a00:	4620      	mov	r0, r4
 8001a02:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001a06:	f000 b817 	b.w	8001a38 <_kill_r>
 8001a0a:	2b01      	cmp	r3, #1
 8001a0c:	d00a      	beq.n	8001a24 <_raise_r+0x4c>
 8001a0e:	1c59      	adds	r1, r3, #1
 8001a10:	d103      	bne.n	8001a1a <_raise_r+0x42>
 8001a12:	2316      	movs	r3, #22
 8001a14:	6003      	str	r3, [r0, #0]
 8001a16:	2001      	movs	r0, #1
 8001a18:	e7e7      	b.n	80019ea <_raise_r+0x12>
 8001a1a:	2400      	movs	r4, #0
 8001a1c:	4628      	mov	r0, r5
 8001a1e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8001a22:	4798      	blx	r3
 8001a24:	2000      	movs	r0, #0
 8001a26:	e7e0      	b.n	80019ea <_raise_r+0x12>

08001a28 <raise>:
 8001a28:	4b02      	ldr	r3, [pc, #8]	; (8001a34 <raise+0xc>)
 8001a2a:	4601      	mov	r1, r0
 8001a2c:	6818      	ldr	r0, [r3, #0]
 8001a2e:	f7ff bfd3 	b.w	80019d8 <_raise_r>
 8001a32:	bf00      	nop
 8001a34:	20000010 	.word	0x20000010

08001a38 <_kill_r>:
 8001a38:	b538      	push	{r3, r4, r5, lr}
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	4c06      	ldr	r4, [pc, #24]	; (8001a58 <_kill_r+0x20>)
 8001a3e:	4605      	mov	r5, r0
 8001a40:	4608      	mov	r0, r1
 8001a42:	4611      	mov	r1, r2
 8001a44:	6023      	str	r3, [r4, #0]
 8001a46:	f000 f815 	bl	8001a74 <_kill>
 8001a4a:	1c43      	adds	r3, r0, #1
 8001a4c:	d102      	bne.n	8001a54 <_kill_r+0x1c>
 8001a4e:	6823      	ldr	r3, [r4, #0]
 8001a50:	b103      	cbz	r3, 8001a54 <_kill_r+0x1c>
 8001a52:	602b      	str	r3, [r5, #0]
 8001a54:	bd38      	pop	{r3, r4, r5, pc}
 8001a56:	bf00      	nop
 8001a58:	200000a4 	.word	0x200000a4

08001a5c <_getpid_r>:
 8001a5c:	f000 b802 	b.w	8001a64 <_getpid>

08001a60 <__malloc_lock>:
 8001a60:	4770      	bx	lr

08001a62 <__malloc_unlock>:
 8001a62:	4770      	bx	lr

08001a64 <_getpid>:
 8001a64:	2258      	movs	r2, #88	; 0x58
 8001a66:	4b02      	ldr	r3, [pc, #8]	; (8001a70 <_getpid+0xc>)
 8001a68:	f04f 30ff 	mov.w	r0, #4294967295
 8001a6c:	601a      	str	r2, [r3, #0]
 8001a6e:	4770      	bx	lr
 8001a70:	200000a4 	.word	0x200000a4

08001a74 <_kill>:
 8001a74:	2258      	movs	r2, #88	; 0x58
 8001a76:	4b02      	ldr	r3, [pc, #8]	; (8001a80 <_kill+0xc>)
 8001a78:	f04f 30ff 	mov.w	r0, #4294967295
 8001a7c:	601a      	str	r2, [r3, #0]
 8001a7e:	4770      	bx	lr
 8001a80:	200000a4 	.word	0x200000a4

08001a84 <_sbrk>:
 8001a84:	4b04      	ldr	r3, [pc, #16]	; (8001a98 <_sbrk+0x14>)
 8001a86:	4602      	mov	r2, r0
 8001a88:	6819      	ldr	r1, [r3, #0]
 8001a8a:	b909      	cbnz	r1, 8001a90 <_sbrk+0xc>
 8001a8c:	4903      	ldr	r1, [pc, #12]	; (8001a9c <_sbrk+0x18>)
 8001a8e:	6019      	str	r1, [r3, #0]
 8001a90:	6818      	ldr	r0, [r3, #0]
 8001a92:	4402      	add	r2, r0
 8001a94:	601a      	str	r2, [r3, #0]
 8001a96:	4770      	bx	lr
 8001a98:	2000009c 	.word	0x2000009c
 8001a9c:	200000a8 	.word	0x200000a8

08001aa0 <_exit>:
 8001aa0:	e7fe      	b.n	8001aa0 <_exit>
	...

08001aa4 <_init>:
 8001aa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001aa6:	bf00      	nop
 8001aa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001aaa:	bc08      	pop	{r3}
 8001aac:	469e      	mov	lr, r3
 8001aae:	4770      	bx	lr

08001ab0 <_fini>:
 8001ab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ab2:	bf00      	nop
 8001ab4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001ab6:	bc08      	pop	{r3}
 8001ab8:	469e      	mov	lr, r3
 8001aba:	4770      	bx	lr
