<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p21" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_21{left:796px;bottom:68px;letter-spacing:0.09px;}
#t2_21{left:835px;bottom:68px;letter-spacing:-0.08px;}
#t3_21{left:786px;bottom:1141px;letter-spacing:-0.16px;}
#t4_21{left:824px;bottom:1112px;letter-spacing:0.13px;}
#t5_21{left:70px;bottom:1088px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6_21{left:162px;bottom:1088px;letter-spacing:-0.12px;}
#t7_21{left:570px;bottom:1088px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t8_21{left:810px;bottom:1088px;letter-spacing:-0.16px;}
#t9_21{left:70px;bottom:1071px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ta_21{left:162px;bottom:1071px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tb_21{left:354px;bottom:1071px;letter-spacing:-0.06px;}
#tc_21{left:818px;bottom:1071px;letter-spacing:-0.11px;}
#td_21{left:70px;bottom:1054px;letter-spacing:-0.12px;word-spacing:0.01px;}
#te_21{left:162px;bottom:1054px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tf_21{left:336px;bottom:1054px;letter-spacing:-0.06px;}
#tg_21{left:818px;bottom:1054px;letter-spacing:-0.11px;}
#th_21{left:70px;bottom:1037px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ti_21{left:162px;bottom:1037px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tj_21{left:420px;bottom:1037px;letter-spacing:-0.06px;}
#tk_21{left:818px;bottom:1037px;letter-spacing:-0.11px;}
#tl_21{left:70px;bottom:1020px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tm_21{left:162px;bottom:1020px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tn_21{left:288px;bottom:1020px;letter-spacing:-0.06px;}
#to_21{left:818px;bottom:1020px;letter-spacing:-0.11px;}
#tp_21{left:70px;bottom:1004px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tq_21{left:162px;bottom:1004px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tr_21{left:468px;bottom:1004px;letter-spacing:-0.06px;}
#ts_21{left:818px;bottom:1004px;letter-spacing:-0.11px;}
#tt_21{left:70px;bottom:987px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tu_21{left:162px;bottom:987px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tv_21{left:294px;bottom:987px;letter-spacing:-0.06px;}
#tw_21{left:818px;bottom:987px;letter-spacing:-0.11px;}
#tx_21{left:70px;bottom:970px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ty_21{left:162px;bottom:970px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tz_21{left:276px;bottom:970px;letter-spacing:-0.06px;}
#t10_21{left:818px;bottom:970px;letter-spacing:-0.11px;}
#t11_21{left:70px;bottom:953px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t12_21{left:162px;bottom:953px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t13_21{left:390px;bottom:953px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t14_21{left:810px;bottom:953px;letter-spacing:-0.17px;}
#t15_21{left:70px;bottom:936px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t16_21{left:162px;bottom:936px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t17_21{left:540px;bottom:936px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t18_21{left:810px;bottom:936px;letter-spacing:-0.16px;}
#t19_21{left:70px;bottom:920px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1a_21{left:162px;bottom:920px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1b_21{left:504px;bottom:920px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1c_21{left:810px;bottom:920px;letter-spacing:-0.17px;}
#t1d_21{left:70px;bottom:903px;letter-spacing:-0.11px;}
#t1e_21{left:162px;bottom:903px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1f_21{left:540px;bottom:903px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1g_21{left:810px;bottom:903px;letter-spacing:-0.16px;}
#t1h_21{left:70px;bottom:886px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1i_21{left:162px;bottom:886px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1j_21{left:504px;bottom:886px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1k_21{left:810px;bottom:886px;letter-spacing:-0.17px;}
#t1l_21{left:70px;bottom:869px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1m_21{left:162px;bottom:869px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1n_21{left:330px;bottom:869px;letter-spacing:-0.05px;}
#t1o_21{left:810px;bottom:869px;letter-spacing:-0.17px;}
#t1p_21{left:70px;bottom:852px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1q_21{left:162px;bottom:852px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1r_21{left:402px;bottom:852px;letter-spacing:-0.06px;}
#t1s_21{left:818px;bottom:852px;letter-spacing:-0.11px;}
#t1t_21{left:70px;bottom:836px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1u_21{left:162px;bottom:836px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1v_21{left:270px;bottom:836px;letter-spacing:-0.06px;}
#t1w_21{left:818px;bottom:836px;letter-spacing:-0.11px;}
#t1x_21{left:70px;bottom:819px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1y_21{left:162px;bottom:819px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1z_21{left:450px;bottom:819px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t20_21{left:818px;bottom:819px;letter-spacing:-0.11px;}
#t21_21{left:70px;bottom:802px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t22_21{left:162px;bottom:802px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t23_21{left:294px;bottom:802px;letter-spacing:-0.06px;}
#t24_21{left:818px;bottom:802px;letter-spacing:-0.11px;}
#t25_21{left:70px;bottom:785px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t26_21{left:162px;bottom:785px;letter-spacing:-0.12px;}
#t27_21{left:360px;bottom:785px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t28_21{left:810px;bottom:785px;letter-spacing:-0.14px;}
#t29_21{left:70px;bottom:768px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2a_21{left:162px;bottom:768px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2b_21{left:252px;bottom:768px;letter-spacing:-0.06px;}
#t2c_21{left:810px;bottom:768px;letter-spacing:-0.14px;}
#t2d_21{left:70px;bottom:752px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2e_21{left:162px;bottom:752px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2f_21{left:348px;bottom:752px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2g_21{left:810px;bottom:752px;letter-spacing:-0.13px;}
#t2h_21{left:70px;bottom:735px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2i_21{left:162px;bottom:735px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2j_21{left:498px;bottom:735px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2k_21{left:810px;bottom:735px;letter-spacing:-0.14px;}
#t2l_21{left:70px;bottom:718px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2m_21{left:162px;bottom:718px;letter-spacing:-0.12px;}
#t2n_21{left:444px;bottom:718px;letter-spacing:-0.05px;}
#t2o_21{left:810px;bottom:718px;letter-spacing:-0.13px;}
#t2p_21{left:70px;bottom:701px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2q_21{left:162px;bottom:701px;letter-spacing:-0.11px;}
#t2r_21{left:438px;bottom:701px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2s_21{left:810px;bottom:701px;letter-spacing:-0.13px;}
#t2t_21{left:70px;bottom:684px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2u_21{left:162px;bottom:684px;letter-spacing:-0.12px;}
#t2v_21{left:432px;bottom:684px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2w_21{left:802px;bottom:684px;letter-spacing:-0.18px;}
#t2x_21{left:70px;bottom:668px;letter-spacing:-0.11px;}
#t2y_21{left:162px;bottom:668px;letter-spacing:-0.12px;}
#t2z_21{left:522px;bottom:668px;letter-spacing:-0.06px;}
#t30_21{left:802px;bottom:668px;letter-spacing:-0.17px;}
#t31_21{left:70px;bottom:651px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t32_21{left:162px;bottom:651px;letter-spacing:-0.12px;}
#t33_21{left:516px;bottom:651px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t34_21{left:802px;bottom:651px;letter-spacing:-0.18px;}
#t35_21{left:70px;bottom:634px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t36_21{left:162px;bottom:634px;letter-spacing:-0.12px;}
#t37_21{left:504px;bottom:634px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t38_21{left:810px;bottom:634px;letter-spacing:-0.13px;}
#t39_21{left:70px;bottom:617px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3a_21{left:162px;bottom:617px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3b_21{left:396px;bottom:617px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3c_21{left:810px;bottom:617px;letter-spacing:-0.14px;}
#t3d_21{left:70px;bottom:600px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3e_21{left:162px;bottom:600px;letter-spacing:-0.12px;}
#t3f_21{left:456px;bottom:600px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3g_21{left:810px;bottom:600px;letter-spacing:-0.14px;}
#t3h_21{left:70px;bottom:583px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3i_21{left:162px;bottom:583px;letter-spacing:-0.12px;}
#t3j_21{left:450px;bottom:583px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3k_21{left:810px;bottom:583px;letter-spacing:-0.14px;}
#t3l_21{left:70px;bottom:567px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3m_21{left:162px;bottom:567px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3n_21{left:432px;bottom:567px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3o_21{left:810px;bottom:567px;letter-spacing:-0.13px;}
#t3p_21{left:70px;bottom:550px;letter-spacing:-0.11px;}
#t3q_21{left:162px;bottom:550px;letter-spacing:-0.12px;}
#t3r_21{left:528px;bottom:550px;letter-spacing:-0.06px;}
#t3s_21{left:810px;bottom:550px;letter-spacing:-0.13px;}
#t3t_21{left:70px;bottom:533px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3u_21{left:162px;bottom:533px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3v_21{left:522px;bottom:533px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3w_21{left:810px;bottom:533px;letter-spacing:-0.13px;}
#t3x_21{left:70px;bottom:516px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3y_21{left:162px;bottom:516px;letter-spacing:-0.12px;}
#t3z_21{left:420px;bottom:516px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t40_21{left:810px;bottom:516px;letter-spacing:-0.13px;}
#t41_21{left:70px;bottom:499px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t42_21{left:162px;bottom:499px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t43_21{left:456px;bottom:499px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t44_21{left:802px;bottom:499px;letter-spacing:-0.18px;}
#t45_21{left:70px;bottom:483px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t46_21{left:162px;bottom:483px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t47_21{left:384px;bottom:483px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t48_21{left:810px;bottom:483px;letter-spacing:-0.13px;}
#t49_21{left:70px;bottom:466px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4a_21{left:162px;bottom:466px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4b_21{left:390px;bottom:466px;letter-spacing:-0.05px;}
#t4c_21{left:810px;bottom:466px;letter-spacing:-0.14px;}
#t4d_21{left:70px;bottom:449px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4e_21{left:162px;bottom:449px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4f_21{left:390px;bottom:449px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4g_21{left:810px;bottom:449px;letter-spacing:-0.14px;}
#t4h_21{left:70px;bottom:432px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t4i_21{left:162px;bottom:432px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4j_21{left:288px;bottom:432px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4k_21{left:802px;bottom:432px;letter-spacing:-0.18px;}
#t4l_21{left:70px;bottom:415px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4m_21{left:162px;bottom:415px;letter-spacing:-0.12px;}
#t4n_21{left:252px;bottom:415px;letter-spacing:-0.06px;}
#t4o_21{left:802px;bottom:415px;letter-spacing:-0.18px;}
#t4p_21{left:70px;bottom:399px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4q_21{left:162px;bottom:399px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4r_21{left:324px;bottom:399px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4s_21{left:810px;bottom:399px;letter-spacing:-0.13px;}
#t4t_21{left:70px;bottom:382px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4u_21{left:162px;bottom:382px;letter-spacing:-0.11px;}
#t4v_21{left:528px;bottom:382px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4w_21{left:802px;bottom:382px;letter-spacing:-0.18px;}
#t4x_21{left:70px;bottom:365px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4y_21{left:162px;bottom:365px;letter-spacing:-0.11px;}
#t4z_21{left:516px;bottom:365px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t50_21{left:802px;bottom:365px;letter-spacing:-0.18px;}
#t51_21{left:70px;bottom:348px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t52_21{left:162px;bottom:348px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t53_21{left:420px;bottom:348px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t54_21{left:810px;bottom:348px;letter-spacing:-0.13px;}
#t55_21{left:70px;bottom:331px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t56_21{left:162px;bottom:331px;letter-spacing:-0.12px;}
#t57_21{left:624px;bottom:331px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t58_21{left:810px;bottom:331px;letter-spacing:-0.12px;}
#t59_21{left:70px;bottom:315px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5a_21{left:162px;bottom:315px;letter-spacing:-0.12px;}
#t5b_21{left:540px;bottom:315px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5c_21{left:810px;bottom:315px;letter-spacing:-0.14px;}
#t5d_21{left:70px;bottom:298px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5e_21{left:162px;bottom:298px;letter-spacing:-0.12px;}
#t5f_21{left:582px;bottom:298px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5g_21{left:810px;bottom:298px;letter-spacing:-0.13px;}
#t5h_21{left:70px;bottom:281px;letter-spacing:-0.12px;}
#t5i_21{left:162px;bottom:281px;letter-spacing:-0.12px;}
#t5j_21{left:726px;bottom:281px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5k_21{left:810px;bottom:281px;letter-spacing:-0.13px;}
#t5l_21{left:70px;bottom:264px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5m_21{left:162px;bottom:264px;letter-spacing:-0.12px;}
#t5n_21{left:540px;bottom:264px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5o_21{left:810px;bottom:264px;letter-spacing:-0.13px;}
#t5p_21{left:70px;bottom:247px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5q_21{left:162px;bottom:247px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t5r_21{left:414px;bottom:247px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5s_21{left:810px;bottom:247px;letter-spacing:-0.13px;}
#t5t_21{left:70px;bottom:231px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t5u_21{left:162px;bottom:231px;letter-spacing:-0.13px;}
#t5v_21{left:390px;bottom:231px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5w_21{left:810px;bottom:231px;letter-spacing:-0.14px;}
#t5x_21{left:70px;bottom:214px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5y_21{left:162px;bottom:214px;letter-spacing:-0.12px;}
#t5z_21{left:534px;bottom:214px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t60_21{left:810px;bottom:214px;letter-spacing:-0.14px;}
#t61_21{left:70px;bottom:197px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t62_21{left:162px;bottom:197px;letter-spacing:-0.12px;}
#t63_21{left:300px;bottom:197px;letter-spacing:-0.06px;}
#t64_21{left:810px;bottom:197px;letter-spacing:-0.14px;}
#t65_21{left:70px;bottom:180px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t66_21{left:162px;bottom:180px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t67_21{left:252px;bottom:180px;letter-spacing:-0.05px;}
#t68_21{left:810px;bottom:180px;letter-spacing:-0.14px;}
#t69_21{left:70px;bottom:163px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6a_21{left:162px;bottom:163px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6b_21{left:306px;bottom:163px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t6c_21{left:810px;bottom:163px;letter-spacing:-0.14px;}
#t6d_21{left:70px;bottom:147px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6e_21{left:162px;bottom:147px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t6f_21{left:282px;bottom:147px;letter-spacing:-0.05px;}
#t6g_21{left:810px;bottom:147px;letter-spacing:-0.14px;}
#t6h_21{left:70px;bottom:130px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6i_21{left:162px;bottom:130px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6j_21{left:294px;bottom:130px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t6k_21{left:810px;bottom:130px;letter-spacing:-0.14px;}
#t6l_21{left:70px;bottom:113px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6m_21{left:162px;bottom:113px;letter-spacing:-0.12px;}
#t6n_21{left:528px;bottom:113px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t6o_21{left:818px;bottom:113px;letter-spacing:-0.11px;}

.s1_21{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_21{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s3_21{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_21{font-size:12px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts21" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg21Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg21" style="-webkit-user-select: none;"><object width="935" height="1210" data="21/21.svg" type="image/svg+xml" id="pdf21" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_21" class="t s1_21">Vol. 1 </span><span id="t2_21" class="t s2_21">xix </span>
<span id="t3_21" class="t s3_21">CONTENTS </span>
<span id="t4_21" class="t s4_21">PAGE </span>
<span id="t5_21" class="t s2_21">Figure 7-11. </span><span id="t6_21" class="t s2_21">Flags Affected by the PUSHF, POPF, PUSHFD, and POPFD Instructions </span><span id="t7_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t8_21" class="t s2_21">7-21 </span>
<span id="t9_21" class="t s2_21">Figure 8-1. </span><span id="ta_21" class="t s2_21">x87 FPU Execution Environment </span><span id="tb_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tc_21" class="t s2_21">8-2 </span>
<span id="td_21" class="t s2_21">Figure 8-2. </span><span id="te_21" class="t s2_21">x87 FPU Data Register Stack </span><span id="tf_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tg_21" class="t s2_21">8-2 </span>
<span id="th_21" class="t s2_21">Figure 8-3. </span><span id="ti_21" class="t s2_21">Example x87 FPU Dot Product Computation </span><span id="tj_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tk_21" class="t s2_21">8-3 </span>
<span id="tl_21" class="t s2_21">Figure 8-4. </span><span id="tm_21" class="t s2_21">x87 FPU Status Word</span><span id="tn_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="to_21" class="t s2_21">8-4 </span>
<span id="tp_21" class="t s2_21">Figure 8-5. </span><span id="tq_21" class="t s2_21">Moving the Condition Codes to the EFLAGS Register </span><span id="tr_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="ts_21" class="t s2_21">8-6 </span>
<span id="tt_21" class="t s2_21">Figure 8-6. </span><span id="tu_21" class="t s2_21">x87 FPU Control Word </span><span id="tv_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tw_21" class="t s2_21">8-7 </span>
<span id="tx_21" class="t s2_21">Figure 8-7. </span><span id="ty_21" class="t s2_21">x87 FPU Tag Word </span><span id="tz_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t10_21" class="t s2_21">8-8 </span>
<span id="t11_21" class="t s2_21">Figure 8-8. </span><span id="t12_21" class="t s2_21">Contents of x87 FPU Opcode Registers</span><span id="t13_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t14_21" class="t s2_21">8-11 </span>
<span id="t15_21" class="t s2_21">Figure 8-9. </span><span id="t16_21" class="t s2_21">Protected Mode x87 FPU State Image in Memory, 32-Bit Format </span><span id="t17_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t18_21" class="t s2_21">8-11 </span>
<span id="t19_21" class="t s2_21">Figure 8-10. </span><span id="t1a_21" class="t s2_21">Real Mode x87 FPU State Image in Memory, 32-Bit Format </span><span id="t1b_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1c_21" class="t s2_21">8-12 </span>
<span id="t1d_21" class="t s2_21">Figure 8-11. </span><span id="t1e_21" class="t s2_21">Protected Mode x87 FPU State Image in Memory, 16-Bit Format </span><span id="t1f_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1g_21" class="t s2_21">8-12 </span>
<span id="t1h_21" class="t s2_21">Figure 8-12. </span><span id="t1i_21" class="t s2_21">Real Mode x87 FPU State Image in Memory, 16-Bit Format </span><span id="t1j_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1k_21" class="t s2_21">8-12 </span>
<span id="t1l_21" class="t s2_21">Figure 8-13. </span><span id="t1m_21" class="t s2_21">x87 FPU Data Type Formats </span><span id="t1n_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1o_21" class="t s2_21">8-13 </span>
<span id="t1p_21" class="t s2_21">Figure 9-1. </span><span id="t1q_21" class="t s2_21">MMX Technology Execution Environment </span><span id="t1r_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1s_21" class="t s2_21">9-2 </span>
<span id="t1t_21" class="t s2_21">Figure 9-2. </span><span id="t1u_21" class="t s2_21">MMX Register Set </span><span id="t1v_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1w_21" class="t s2_21">9-3 </span>
<span id="t1x_21" class="t s2_21">Figure 9-3. </span><span id="t1y_21" class="t s2_21">Data Types Introduced with the MMX Technology </span><span id="t1z_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t20_21" class="t s2_21">9-3 </span>
<span id="t21_21" class="t s2_21">Figure 9-4. </span><span id="t22_21" class="t s2_21">SIMD Execution Model </span><span id="t23_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t24_21" class="t s2_21">9-4 </span>
<span id="t25_21" class="t s2_21">Figure 10-1. </span><span id="t26_21" class="t s2_21">Intel® SSE Execution Environment </span><span id="t27_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t28_21" class="t s2_21">10-2 </span>
<span id="t29_21" class="t s2_21">Figure 10-2. </span><span id="t2a_21" class="t s2_21">XMM Registers </span><span id="t2b_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2c_21" class="t s2_21">10-3 </span>
<span id="t2d_21" class="t s2_21">Figure 10-3. </span><span id="t2e_21" class="t s2_21">MXCSR Control/Status Register </span><span id="t2f_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2g_21" class="t s2_21">10-4 </span>
<span id="t2h_21" class="t s2_21">Figure 10-4. </span><span id="t2i_21" class="t s2_21">128-Bit Packed Single Precision Floating-Point Data Type </span><span id="t2j_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2k_21" class="t s2_21">10-6 </span>
<span id="t2l_21" class="t s2_21">Figure 10-5. </span><span id="t2m_21" class="t s2_21">Packed Single Precision Floating-Point Operation</span><span id="t2n_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2o_21" class="t s2_21">10-7 </span>
<span id="t2p_21" class="t s2_21">Figure 10-6. </span><span id="t2q_21" class="t s2_21">Scalar Single Precision Floating-Point Operation </span><span id="t2r_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2s_21" class="t s2_21">10-7 </span>
<span id="t2t_21" class="t s2_21">Figure 10-7. </span><span id="t2u_21" class="t s2_21">SHUFPS Instruction, Packed Shuffle Operation </span><span id="t2v_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2w_21" class="t s2_21">10-10 </span>
<span id="t2x_21" class="t s2_21">Figure 10-8. </span><span id="t2y_21" class="t s2_21">UNPCKHPS Instruction, High Unpack and Interleave Operation </span><span id="t2z_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t30_21" class="t s2_21">10-10 </span>
<span id="t31_21" class="t s2_21">Figure 10-9. </span><span id="t32_21" class="t s2_21">UNPCKLPS Instruction, Low Unpack and Interleave Operation </span><span id="t33_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t34_21" class="t s2_21">10-10 </span>
<span id="t35_21" class="t s2_21">Figure 11-1. </span><span id="t36_21" class="t s2_21">Intel® Steaming SIMD Extensions 2 Execution Environment </span><span id="t37_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t38_21" class="t s2_21">11-2 </span>
<span id="t39_21" class="t s2_21">Figure 11-2. </span><span id="t3a_21" class="t s2_21">Data Types Introduced with Intel® SSE2 </span><span id="t3b_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3c_21" class="t s2_21">11-4 </span>
<span id="t3d_21" class="t s2_21">Figure 11-3. </span><span id="t3e_21" class="t s2_21">Packed Double Precision Floating-Point Operations </span><span id="t3f_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3g_21" class="t s2_21">11-5 </span>
<span id="t3h_21" class="t s2_21">Figure 11-4. </span><span id="t3i_21" class="t s2_21">Scalar Double Precision Floating-Point Operations </span><span id="t3j_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3k_21" class="t s2_21">11-5 </span>
<span id="t3l_21" class="t s2_21">Figure 11-5. </span><span id="t3m_21" class="t s2_21">SHUFPD Instruction, Packed Shuffle Operation </span><span id="t3n_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3o_21" class="t s2_21">11-8 </span>
<span id="t3p_21" class="t s2_21">Figure 11-6. </span><span id="t3q_21" class="t s2_21">UNPCKHPD Instruction, High Unpack, and Interleave Operation </span><span id="t3r_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3s_21" class="t s2_21">11-8 </span>
<span id="t3t_21" class="t s2_21">Figure 11-7. </span><span id="t3u_21" class="t s2_21">UNPCKLPD Instruction, Low Unpack, and Interleave Operation </span><span id="t3v_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3w_21" class="t s2_21">11-8 </span>
<span id="t3x_21" class="t s2_21">Figure 11-8. </span><span id="t3y_21" class="t s2_21">Intel® SSE and SSE2 Conversion Instructions </span><span id="t3z_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t40_21" class="t s2_21">11-9 </span>
<span id="t41_21" class="t s2_21">Figure 11-9. </span><span id="t42_21" class="t s2_21">Example Masked Response for Packed Operations </span><span id="t43_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t44_21" class="t s2_21">11-17 </span>
<span id="t45_21" class="t s2_21">Figure 12-1. </span><span id="t46_21" class="t s2_21">Asymmetric Processing in ADDSUBPD </span><span id="t47_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t48_21" class="t s2_21">12-2 </span>
<span id="t49_21" class="t s2_21">Figure 12-2. </span><span id="t4a_21" class="t s2_21">Horizontal Data Movement in HADDPD </span><span id="t4b_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4c_21" class="t s2_21">12-2 </span>
<span id="t4d_21" class="t s2_21">Figure 12-3. </span><span id="t4e_21" class="t s2_21">Horizontal Data Movement in PHADDD </span><span id="t4f_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4g_21" class="t s2_21">12-7 </span>
<span id="t4h_21" class="t s2_21">Figure 12-4. </span><span id="t4i_21" class="t s2_21">MPSADBW Operation </span><span id="t4j_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4k_21" class="t s2_21">12-16 </span>
<span id="t4l_21" class="t s2_21">Figure 12-5. </span><span id="t4m_21" class="t s2_21">AES State Flow</span><span id="t4n_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4o_21" class="t s2_21">12-19 </span>
<span id="t4p_21" class="t s2_21">Figure 14-1. </span><span id="t4q_21" class="t s2_21">256-Bit Wide SIMD Register </span><span id="t4r_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4s_21" class="t s2_21">14-2 </span>
<span id="t4t_21" class="t s2_21">Figure 14-2. </span><span id="t4u_21" class="t s2_21">General Procedural Flow of Application Detection of Intel® AVX </span><span id="t4v_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4w_21" class="t s2_21">14-15 </span>
<span id="t4x_21" class="t s2_21">Figure 14-3. </span><span id="t4y_21" class="t s2_21">General Procedural Flow of Application Detection of Float-16</span><span id="t4z_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t50_21" class="t s2_21">14-20 </span>
<span id="t51_21" class="t s2_21">Figure 15-1. </span><span id="t52_21" class="t s2_21">512-Bit Wide Vectors and SIMD Register Set</span><span id="t53_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t54_21" class="t s2_21">15-2 </span>
<span id="t55_21" class="t s2_21">Figure 15-2. </span><span id="t56_21" class="t s2_21">Procedural Flow for Application Detection of AVX-512 Foundation Instructions </span><span id="t57_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t58_21" class="t s2_21">15-4 </span>
<span id="t59_21" class="t s2_21">Figure 15-3. </span><span id="t5a_21" class="t s2_21">Procedural Flow for Application Detection of 512-bit Instructions </span><span id="t5b_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5c_21" class="t s2_21">15-5 </span>
<span id="t5d_21" class="t s2_21">Figure 15-4. </span><span id="t5e_21" class="t s2_21">Procedural Flow for Application Detection of 512-bit Instruction Groups </span><span id="t5f_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5g_21" class="t s2_21">15-6 </span>
<span id="t5h_21" class="t s2_21">Figure 15-5. </span><span id="t5i_21" class="t s2_21">Procedural Flow for Detection of Intel® AVX-512 Instructions Operating at Vector Lengths &lt; 512 </span><span id="t5j_21" class="t s2_21">. . . . . . . . . . . . . . </span><span id="t5k_21" class="t s2_21">15-7 </span>
<span id="t5l_21" class="t s2_21">Figure 17-1. </span><span id="t5m_21" class="t s2_21">Supervisor Shadow Stack with a Supervisor Shadow Stack Token </span><span id="t5n_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5o_21" class="t s2_21">17-4 </span>
<span id="t5p_21" class="t s2_21">Figure 17-2. </span><span id="t5q_21" class="t s2_21">RSTORSSP to Switch to New Shadow Stack</span><span id="t5r_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5s_21" class="t s2_21">17-6 </span>
<span id="t5t_21" class="t s2_21">Figure 17-3. </span><span id="t5u_21" class="t s2_21">SAVEPREVSSP to Save a Restore Point </span><span id="t5v_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5w_21" class="t s2_21">17-6 </span>
<span id="t5x_21" class="t s2_21">Figure 17-4. </span><span id="t5y_21" class="t s2_21">Priority of Control Protection Exception on Missing ENDBRANCH</span><span id="t5z_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t60_21" class="t s2_21">17-8 </span>
<span id="t61_21" class="t s2_21">Figure 18-1. </span><span id="t62_21" class="t s2_21">Intel® AMX Architecture</span><span id="t63_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t64_21" class="t s2_21">18-1 </span>
<span id="t65_21" class="t s2_21">Figure 18-2. </span><span id="t66_21" class="t s2_21">The TMUL Unit </span><span id="t67_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t68_21" class="t s2_21">18-3 </span>
<span id="t69_21" class="t s2_21">Figure 18-3. </span><span id="t6a_21" class="t s2_21">Matrix Multiply C+= A*B </span><span id="t6b_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6c_21" class="t s2_21">18-4 </span>
<span id="t6d_21" class="t s2_21">Figure 19-1. </span><span id="t6e_21" class="t s2_21">Memory-Mapped I/O </span><span id="t6f_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6g_21" class="t s2_21">19-2 </span>
<span id="t6h_21" class="t s2_21">Figure 19-2. </span><span id="t6i_21" class="t s2_21">I/O Permission Bit Map </span><span id="t6j_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6k_21" class="t s2_21">19-4 </span>
<span id="t6l_21" class="t s2_21">Figure D-1. </span><span id="t6m_21" class="t s2_21">Control Flow for Handling Unmasked Floating-Point Exceptions </span><span id="t6n_21" class="t s2_21">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6o_21" class="t s2_21">D-4 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
