#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Jan 31 16:29:49 2025
# Process ID: 14720
# Current directory: /home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.runs/design_1_cmn_clk_0_0_synth_1
# Command line: vivado -log design_1_cmn_clk_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_cmn_clk_0_0.tcl
# Log file: /home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.runs/design_1_cmn_clk_0_0_synth_1/design_1_cmn_clk_0_0.vds
# Journal file: /home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.runs/design_1_cmn_clk_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_cmn_clk_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.ipdefs/repo_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/scope/Desktop/HISAC_FOLDER/CPU_board/SQM_Technologies/custom_uart'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/scope/Vivado/Nishant_Sir_work/axi_ddr_wr_test_2.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_cmn_clk_0_0 -part xc7z020clg400-2 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_cmn_clk_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14744 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1794.961 ; gain = 152.684 ; free physical = 9515 ; free virtual = 14573
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_cmn_clk_0_0' [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_cmn_clk_0_0/synth/design_1_cmn_clk_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'cmn_clk' [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/new/cmn_clk.v:27]
INFO: [Synth 8-6155] done synthesizing module 'cmn_clk' (1#1) [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/new/cmn_clk.v:27]
INFO: [Synth 8-6155] done synthesizing module 'design_1_cmn_clk_0_0' (2#1) [/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_cmn_clk_0_0/synth/design_1_cmn_clk_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1853.680 ; gain = 211.402 ; free physical = 9544 ; free virtual = 14603
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1856.648 ; gain = 214.371 ; free physical = 9539 ; free virtual = 14598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1856.648 ; gain = 214.371 ; free physical = 9539 ; free virtual = 14598
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2003.398 ; gain = 0.000 ; free physical = 9455 ; free virtual = 14514
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2003.398 ; gain = 0.000 ; free physical = 9453 ; free virtual = 14512
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2003.398 ; gain = 361.121 ; free physical = 9519 ; free virtual = 14578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2003.398 ; gain = 361.121 ; free physical = 9519 ; free virtual = 14578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2003.398 ; gain = 361.121 ; free physical = 9519 ; free virtual = 14578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2003.398 ; gain = 361.121 ; free physical = 9510 ; free virtual = 14570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cmn_clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'inst/r_count_reg[10]' (FDR) to 'inst/r_count_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/r_count_reg[11]' (FDR) to 'inst/r_count_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/r_count_reg[12]' (FDR) to 'inst/r_count_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/r_count_reg[13]' (FDR) to 'inst/r_count_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/r_count_reg[14]' (FDR) to 'inst/r_count_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/r_count_reg[15]' (FDR) to 'inst/r_count_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/r_count_reg[16]' (FDR) to 'inst/r_count_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/r_count_reg[17]' (FDR) to 'inst/r_count_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/r_count_reg[18]' (FDR) to 'inst/r_count_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/r_count_reg[19]' (FDR) to 'inst/r_count_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/r_count_reg[20]' (FDR) to 'inst/r_count_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/r_count_reg[21]' (FDR) to 'inst/r_count_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/r_count_reg[22]' (FDR) to 'inst/r_count_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/r_count_reg[23]' (FDR) to 'inst/r_count_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/r_count_reg[24]' (FDR) to 'inst/r_count_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/r_count_reg[25]' (FDR) to 'inst/r_count_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/r_count_reg[26]' (FDR) to 'inst/r_count_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/r_count_reg[27]' (FDR) to 'inst/r_count_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/r_count_reg[28]' (FDR) to 'inst/r_count_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/r_count_reg[29]' (FDR) to 'inst/r_count_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/r_count_reg[30]' (FDR) to 'inst/r_count_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/r_count_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2003.398 ; gain = 361.121 ; free physical = 9499 ; free virtual = 14560
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2003.398 ; gain = 361.121 ; free physical = 9375 ; free virtual = 14437
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2003.398 ; gain = 361.121 ; free physical = 9375 ; free virtual = 14437
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2003.398 ; gain = 361.121 ; free physical = 9374 ; free virtual = 14436
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2003.398 ; gain = 361.121 ; free physical = 9374 ; free virtual = 14436
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2003.398 ; gain = 361.121 ; free physical = 9374 ; free virtual = 14436
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2003.398 ; gain = 361.121 ; free physical = 9374 ; free virtual = 14436
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2003.398 ; gain = 361.121 ; free physical = 9374 ; free virtual = 14436
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2003.398 ; gain = 361.121 ; free physical = 9374 ; free virtual = 14436
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2003.398 ; gain = 361.121 ; free physical = 9374 ; free virtual = 14436
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     3|
|2     |LUT3 |     3|
|3     |LUT4 |     3|
|4     |LUT5 |     4|
|5     |LUT6 |     4|
|6     |FDRE |    11|
+------+-----+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |    28|
|2     |  inst   |cmn_clk |    28|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2003.398 ; gain = 361.121 ; free physical = 9374 ; free virtual = 14436
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2003.398 ; gain = 214.371 ; free physical = 9431 ; free virtual = 14493
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2003.398 ; gain = 361.121 ; free physical = 9431 ; free virtual = 14493
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2021.211 ; gain = 0.000 ; free physical = 9374 ; free virtual = 14436
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2021.211 ; gain = 611.438 ; free physical = 9474 ; free virtual = 14535
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2021.211 ; gain = 0.000 ; free physical = 9474 ; free virtual = 14535
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.runs/design_1_cmn_clk_0_0_synth_1/design_1_cmn_clk_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2045.223 ; gain = 0.000 ; free physical = 9473 ; free virtual = 14534
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/scope/Desktop/hdmi/InAS_custom_Uart/vivado_proj/Zybo-Z7-20-HDMI.runs/design_1_cmn_clk_0_0_synth_1/design_1_cmn_clk_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_cmn_clk_0_0_utilization_synth.rpt -pb design_1_cmn_clk_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan 31 16:30:20 2025...
