# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 3
attribute \dynports 1
attribute \cells_not_processed 1
attribute \src "dut.sv:1.1-32.10"
module \mul_signed_async
  parameter \M 8
  parameter \N 6
  attribute \src "dut.sv:18.5-30.8"
  wire width 8 $0\a_reg[7:0]
  attribute \src "dut.sv:18.5-30.8"
  wire width 6 $0\b_reg[5:0]
  attribute \src "dut.sv:18.5-30.8"
  wire width 14 $0\p[13:0]
  attribute \src "dut.sv:28.18-28.31"
  wire width 14 signed $mul$dut.sv:28$2_Y
  attribute \src "dut.sv:7.31-7.32"
  wire width 8 input 4 signed \a
  attribute \src "dut.sv:11.24-11.29"
  wire width 8 signed \a_reg
  attribute \src "dut.sv:8.31-8.32"
  wire width 6 input 5 signed \b
  attribute \src "dut.sv:12.24-12.29"
  wire width 6 signed \b_reg
  attribute \src "dut.sv:6.23-6.26"
  wire input 1 signed \clk
  attribute \src "dut.sv:6.33-6.35"
  wire input 3 signed \en
  attribute \src "dut.sv:9.33-9.34"
  wire width 14 output 6 signed \p
  attribute \src "dut.sv:6.28-6.31"
  wire input 2 signed \rst
  attribute \src "dut.sv:28.18-28.31"
  cell $mul $mul$dut.sv:28$2
    parameter \A_SIGNED 1
    parameter \A_WIDTH 8
    parameter \B_SIGNED 1
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 14
    connect \A \a_reg
    connect \B \b_reg
    connect \Y $mul$dut.sv:28$2_Y
  end
  attribute \src "dut.sv:18.5-30.8"
  process $proc$dut.sv:18$1
    assign $0\p[13:0] \p
    assign $0\a_reg[7:0] \a_reg
    assign $0\b_reg[5:0] \b_reg
    attribute \src "dut.sv:20.9-29.12"
    switch \rst
      attribute \src "dut.sv:20.13-20.16"
      case 1'1
        assign $0\a_reg[7:0] 8'00000000
        assign $0\b_reg[5:0] 6'000000
        assign $0\p[13:0] 14'00000000000000
      attribute \src "dut.sv:25.9-25.13"
      case 
        attribute \src "dut.sv:25.14-29.12"
        switch \en
          attribute \src "dut.sv:25.18-25.20"
          case 1'1
            assign $0\a_reg[7:0] \a
            assign $0\b_reg[5:0] \b
            assign $0\p[13:0] $mul$dut.sv:28$2_Y
          case 
        end
    end
    sync posedge \clk
      update \p $0\p[13:0]
      update \a_reg $0\a_reg[7:0]
      update \b_reg $0\b_reg[5:0]
    sync posedge \rst
      update \p $0\p[13:0]
      update \a_reg $0\a_reg[7:0]
      update \b_reg $0\b_reg[5:0]
  end
end
