(module "74AUP1G00FZ4-7" (layer F.Cu) (tedit 620D347A)
  (descr "74AUP1G00FZ4-7, X2-DFN1410-6 Gates ROHS")
  (tags "X2-DFN1410-6 Gates ROHS, Logic ICs, Gates")
  (fp_text reference REF** (at 0 -2.5762) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value 74AUP1G00FZ4-7 (at 0 2.5762) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_circle (center -0.700025 0.500127) (end -0.670053 0.500127) (layer F.SilkS) (width 0.059995))
  (fp_circle (center -0.499873 0.800102) (end -0.424943 0.800102) (layer F.Fab) (width 0.150013))
  (fp_circle (center -0.499873 0.979934) (end -0.424943 0.979934) (layer F.SilkS) (width 0.150013))
  (fp_line (start -0.7762 0.5762) (end -0.7762 -0.5762) (layer F.SilkS) (width 0.1524))
  (fp_line (start 0.7762 0.5762) (end 0.7762 -0.5762) (layer F.SilkS) (width 0.1524))
  (pad 1 smd rect (at -0.499873 0.427483) (size 0.28001 0.505004) (layers F.Cu F.Mask F.Paste))
  (pad 2 smd rect (at 0 0.427483) (size 0.28001 0.505004) (layers F.Cu F.Mask F.Paste))
  (pad 3 smd rect (at 0.500127 0.427483) (size 0.28001 0.505004) (layers F.Cu F.Mask F.Paste))
  (pad 4 smd rect (at 0.500127 -0.427483) (size 0.28001 0.505004) (layers F.Cu F.Mask F.Paste))
  (pad 5 smd rect (at 0 -0.427483) (size 0.28001 0.505004) (layers F.Cu F.Mask F.Paste))
  (pad 6 smd rect (at -0.499873 -0.427483) (size 0.28001 0.505004) (layers F.Cu F.Mask F.Paste))
  (fp_text user REF** (at 0 4.5762) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (model Z:\footprint/lcsc_logic_ics/packages3d/74AUP1G00FZ4-7.wrl
    (at (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 -90))
  )
)