evBCL6Q.val
 * @brief .
 * @author zpfeng(file creator)
 * @date 2019/07/18
 * @copyright (c) Copyright 2013~2019 - PANGO MICROSYSTEMS, INC.
 * ALL RIGHTS RESERVED.
 *
 * THE SOURCE CODE CONTAINED HEREIN IS PROPRIETARY TO PANGO MICROSYSTEMS, INC.
 * IT SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART OR USED BY PARTIES
 * WITHOUT WRITTEN AUTHORIZATION FROM THE OWNER.
 */


gate
device devBCL6Q : device CLMA
{

    parameter
    (
        config bit CP_INITB[63:0] = 64'hFFFFFFFFFFFFFFFF,
        config string CP_MODEB = "LUT6",
        config string CP_FF1_RS = "SET",
        config bit CP_FF1_INIT = 1'b1,
        config string CP_Q1MUX_SEL = "YX",
        config string CP_RS_MODE = "SYNC",
        config string CP_LRS_POL = "FALSE",
        config string CP_LRS_EN = "FALSE",
        config string CP_LCE_POL = "FALSE",
        config string CP_LCE_EN = "FALSE",
        config string CP_CLK_POL = "FALSE",
        config string CP_RSMUX_SEL = "LOCAL",
        config string CP_CEMUX_SEL = "LOCAL",
        config string CP_GRS_EN = "TRUE",
        config string CP_LATCH_EN = "FALSE",
        config string CP_CR1PREMUX_SEL = "YX",
        config string CP_CR1POSTMUX_SEL = "CX"
    );
    port
    (
        input B0,
        input B1,
        input B2,
        input B3,
        input B4,
        input B5,
        output Y1,
        output Q1,
        output CR1,
        input RS,
        input CE,
        input CLK,
        input RSCI,
        output RSCO,
        input CECI,
        output CECO,
        logic  input   FGB_CIN,
        logic  output   FGB_COUT
    );
}; // end of device devBCL6Q


structure netlist of devBCL6Q
{

    wire        ntCYA      ;
    wire        ntB5       ;
    wire        ntB4       ;
    wire        ntB3       ;
    wire        ntB2       ;
    wire        ntB1       ;
    wire        ntB0       ;
    wire        ntQ1       ;
    wire        ntCYB      ;
    wire        ntL6B      ;
    wire        ntQD1      ;
    wire        ntRS       ;
    wire        ntCE       ;
    wire        ntCLK      ;
    wire        ntRSCI     ;
    wire        ntCECI     ;
    wire        ntCECO     ;
    wire        ntRSCO     ;
    wire        ntCLKR     ;
    wire        ntCE_P     ;
    wire        ntRS_P     ;
    wire        ntQC1      ;
    wire        ntCR1      ;
    wire        ntL5B      ;

    ntB5        <= B5      ;
    ntB4        <= B4      ;
    ntB3        <= B3      ;
    ntB2        <= B2      ;
    ntB1        <= B1      ;
    ntB0        <= B0      ;
    Y1          <= ntL6B   ;
    Q1          <= ntQ1    ;
    CR1         <= ntCR1   ;
    ntRS        <= RS      ;
    ntCE        <= CE      ;
    ntCLK       <= CLK     ;
    ntRSCI      <= RSCI    ;
    RSCO        <= ntRSCO  ;
    ntCECI      <= CECI    ;
    CECO        <= ntCECO  ;
    ntCYA       <= FGB_CIN ;
    FGB_COUT    <= ntCYB   ;

    device LUT6 FYB
    parameter map
    (
        CP_INIT              =>    CP_INITB,
        CP_MODE              =>    CP_MODEB
    )
    port map
    (
        A0                   =>    ntB0,
        A1                   =>    ntB1,
        A2                   =>    ntB2,
        A3                   =>    ntB3,
        A4                   =>    ntB4,
        A5                   =>    ntB5,
        CIN                  =>    ntCYA,
        COUT                 =>    ntCYB,
        L5                   =>    ntL5B,
        L6                   =>    ntL6B
    );

    device CLK_POLMUX CLKPOLMUX
    parameter map
    (
        CP_CLK_POL           =>    CP_CLK_POL
    )
    port map
    (
        Y                    =>    ntCLKR,
        DIN1                 =>    ntCLK,
        DIN0                 =>    ntCLK
    );
    
    device LCE_POLMUX LCEPOLMUX
    parameter map
    (
        CP_LCE_EN            =>    CP_LCE_EN,
        CP_LCE_POL           =>    CP_LCE_POL
    )
    port map
    (
        Y                    =>    ntCE_P,
        DIN2                 =>    1'b1,
        DIN1                 =>    ntCE,
        DIN0                 =>    ntCE
    );
    
    device LRS_POLMUX LRSPOLMUX
    parameter map
    (
        CP_LRS_EN            =>    CP_LRS_EN,
        CP_LRS_POL           =>    CP_LRS_POL
    )
    port map
    (
        Y                    =>    ntRS_P,
        DIN2                 =>    1'b0,
        DIN1                 =>    ntRS,
        DIN0                 =>    ntRS
    );

    device  MUX2_P  CEMUX
    parameter map
    (
        SEL                  =>    CP_CEMUX_SEL
    )
    port map
    (
        DOUT                 =>    ntCECO,
        DI0                  =>    ntCECI,
        DI1                  =>    ntCE_P
    );
    
    device  MUX2_P  RSMUX
    parameter map
    (
        SEL                  =>    CP_RSMUX_SEL
    )
    port map
    (
        DOUT                 =>    ntRSCO,
        DI0                  =>    ntRSCI,
        DI1                  =>    ntRS_P
    );

    device QMUX  Q1MUX
    parameter map
    (
        CP_QMUX_SEL         =>    CP_Q1MUX_SEL
    )
    port map
    (
        Q                   =>    ntQD1,
        YX                  =>    ntL6B
    );

    device MAINFF FF1
    parameter map
    (
        CP_RS_MODE           =>    CP_RS_MODE,
        CP_GRS_EN            =>    CP_GRS_EN,
        CP_FF_RS             =>    CP_FF1_RS,
        CP_FF_INIT           =>    CP_FF1_INIT,
        CP_LATCH_EN          =>    CP_LATCH_EN
    )
    port map
    (
        Q                    =>    ntQ1,
        D                    =>    ntQD1,
        CE                   =>    ntCECO,
        CLK                  =>    ntCLKR,
        RS                   =>    ntRSCO
    );
    
    device CRPREMUX CR1PREMUX
    parameter map
    (
        CP_CRPREMUX_SEL      =>    CP_CR1PREMUX_SEL
    )
    port map
    (
        YX                   =>    ntL5B,
        CYX                  =>    ntCYB,
        Q                    =>    ntQC1
    );
    
    device CRPOSTMUX CR1POSTMUX
    parameter map
    (
        CP_CRPOSTMUX_SEL     =>    CP_CR1POSTMUX_SEL
    )
    port map
    (
        CX                   =>    ntQC1,
        Q                    =>    ntCR1
    );
}; // end of structure netlist of devBCL6Q



