library ieee;
use ieee.std_logic_1164.all;
entity collision is
port (vert_sync, ball_on, pipe_on : in std_logic;
    collide : out std_logic);
end entity;

architecture rtl of collision is
signal collision, collided,reset : std_logic;
begin
    collision <= '1' when ((ball_on = '1') and (pipe_on = '1')) and collided = '0' else '0' when reset = '1' else '1' when collided = '1' else '0';
    collided <= '1' when collision = '1' else '0';
    collide <= collision;
    process (vert_sync)
    begin
        if collided = '1' then
            reset <= '1';
        else
            reset <= '0';
        end if;
    
        

    end process;
    

end architecture;