
Cadence Innovus(TM) Implementation System.
Copyright 2016 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v16.21-s078_1, built Fri Jan 20 14:00:53 PST 2017
Options:	-init scripts/par.tcl 
Date:		Fri Jun 22 12:42:26 2018
Host:		cad2 (x86_64 w/Linux 2.6.32-696.el6.x86_64) (4cores*8cpus*Intel(R) Core(TM) i7-4790 CPU @ 3.60GHz 8192KB)
OS:		CentOS release 6.9 (Final)

License:
		invs	Innovus Implementation System	16.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**WARN: (IMPSYT-1507):	The display is invalid and will start in no window mode
Create and set the environment variable TMPDIR to /tmp/innovus_temp_15708_cad2_j151080D_fsgWD0.


**INFO:  MMMC transition support version v31-84 

Sourcing file "scripts/par.tcl" ...
#- Begin Load MMMC data ... (date=06/22 12:42:32, mem=438.3M)
#- End Load MMMC data ... (date=06/22 12:42:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=59.3M, current mem=438.3M)

Loading LEF file /home/staff2/matutani/lib/cells.lef ...
Set DBUPerIGU to M2 pitch 380.

viaInitial starts at Fri Jun 22 12:42:32 2018
viaInitial ends at Fri Jun 22 12:42:32 2018
Loading view definition file from Default.view
Reading default timing library '/home/staff2/matutani/VLSI12/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_slow_ccs.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library. (File /home/staff2/matutani/VLSI12/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_slow_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library. (File /home/staff2/matutani/VLSI12/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_slow_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library. (File /home/staff2/matutani/VLSI12/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_slow_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library. (File /home/staff2/matutani/VLSI12/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_slow_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library. (File /home/staff2/matutani/VLSI12/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_slow_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library. (File /home/staff2/matutani/VLSI12/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_slow_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library. (File /home/staff2/matutani/VLSI12/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_slow_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library. (File /home/staff2/matutani/VLSI12/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_slow_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library. (File /home/staff2/matutani/VLSI12/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_slow_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library. (File /home/staff2/matutani/VLSI12/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_slow_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library. (File /home/staff2/matutani/VLSI12/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_slow_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library. (File /home/staff2/matutani/VLSI12/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_slow_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library. (File /home/staff2/matutani/VLSI12/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_slow_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library. (File /home/staff2/matutani/VLSI12/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_slow_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library. (File /home/staff2/matutani/VLSI12/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_slow_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library. (File /home/staff2/matutani/VLSI12/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_slow_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library. (File /home/staff2/matutani/VLSI12/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_slow_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library. (File /home/staff2/matutani/VLSI12/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_slow_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library. (File /home/staff2/matutani/VLSI12/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_slow_ccs.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library. (File /home/staff2/matutani/VLSI12/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_slow_ccs.lib)
Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 134 cells in library 'NangateOpenCellLibrary' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.12min, fe_real=0.12min, fe_mem=466.3M) ***
#- Begin Load netlist data ... (date=06/22 12:42:33, mem=466.3M)
*** Begin netlist parsing (mem=466.3M) ***
Created 134 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'mips.vnet'

*** Memory Usage v#1 (Current mem = 466.316M, initial mem = 174.438M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=466.3M) ***
#- End Load netlist data ... (date=06/22 12:42:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=77.6M, current mem=466.3M)
Set top cell to mips.
Hooked 134 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell mips ...
*** Netlist is unique.
** info: there are 157 modules.
** info: there are 767 stdCell insts.

*** Memory Usage v#1 (Current mem = 502.988M, initial mem = 174.438M) ***
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
*Info: initialize multi-corner CTS.
Reading timing constraints file 'mips.sdc' ...
Current (total cpu=0:00:07.1, real=0:00:08.0, peak res=229.5M, current mem=615.3M)
INFO (CTE): Constraints read successfully.
WARNING (CTE-25): Line: 8 of File mips.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=246.3M, current mem=630.5M)
Current (total cpu=0:00:07.1, real=0:00:08.0, peak res=246.3M, current mem=630.5M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: default
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
*** Message Summary: 20 warning(s), 0 error(s)

Adjusting core size togrid(PlacementGrid): width :149.91 height : 149.94
**WARN: (IMPFP-4026):	Adjusting core to 'Left' to 15.010000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 14.980000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Right' to 15.010000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Top' to 14.980000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 895.5M).
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 895.5M).
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 895.5M).
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 895.5M).
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 895.5M).
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 895.5M).
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 895.5M).
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 895.5M).
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 895.5M).
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 895.5M).
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 895.5M).
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 895.5M).
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 895.5M).
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 895.5M).
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 895.5M).
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 895.5M).
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 895.5M).
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 895.5M).
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 895.5M).
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 895.5M).
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 895.5M).
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 895.5M).
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 895.5M).
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 895.5M).
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 895.5M).
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 895.5M).
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 895.5M).
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 895.5M).
#- Begin Save netlist data ... (date=06/22 12:42:34, mem=895.5M)
Writing Binary DB to floor.enc.dat.tmp/mips.v.bin ...
#- End Save netlist data ... (date=06/22 12:42:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=256.0M, current mem=1152.5M)
#- Begin Save AAE data ... (date=06/22 12:42:34, mem=1152.5M)
Saving AAE Data ...
#- End Save AAE data ... (date=06/22 12:42:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=256.0M, current mem=1152.5M)
#- Begin Save clock tree data ... (date=06/22 12:42:34, mem=1152.5M)
#- End Save clock tree data ... (date=06/22 12:42:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=256.1M, current mem=1152.5M)
Saving preference file floor.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
#- Begin Save floorplan data ... (date=06/22 12:42:34, mem=1153.5M)
Saving floorplan file ...
#- End Save floorplan data ... (date=06/22 12:42:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=256.7M, current mem=1153.5M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
#- Begin Save placement data ... (date=06/22 12:42:34, mem=1153.5M)
** Saving stdCellPlacement_binary (version# 1) ...
#- End Save placement data ... (date=06/22 12:42:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=258.7M, current mem=1153.5M)
#- Begin Save routing data ... (date=06/22 12:42:34, mem=1153.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1153.5M) ***
#- End Save routing data ... (date=06/22 12:42:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=259.7M, current mem=1153.5M)
Saving property file floor.enc.dat.tmp/mips.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1153.5M) ***
#- Begin Save power constraints data ... (date=06/22 12:42:34, mem=1153.5M)
#- End Save power constraints data ... (date=06/22 12:42:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=261.8M, current mem=1153.5M)
No integration constraint in the design.



Generated self-contained design floor.enc.dat.tmp
*** Message Summary: 0 warning(s), 0 error(s)

#- Begin addRing (date=06/22 12:42:36, mem=662.7M)
**WARN: (IMPPP-4022):	Option "-spacing_top" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-spacing_bottom" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-spacing_right" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-spacing_left" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-width_top" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-width_bottom" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-width_right" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-width_left" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-layer_top" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
**WARN: (IMPPP-4022):	Option "-layer_bottom" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
**WARN: (IMPPP-4022):	Option "-layer_right" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
**WARN: (IMPPP-4022):	Option "-layer_left" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
**WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_top_layer layerName"..
**WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_bottom_layer layerName"..

Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal9 |        4       |       NA       |
|  via9  |        8       |        0       |
| metal10|        4       |       NA       |
+--------+----------------+----------------+
innovus 1> #- End addRing (date=06/22 12:42:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=263.6M, current mem=665.7M)
#- Begin addStripe (date=06/22 12:42:36, mem=665.7M)
**WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
**WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
**WARN: (IMPPP-4022):	Option "-xleft_offset" is obsolete and has been replaced by "-start_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-start_offset"..

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Stripe generation is complete.
vias are now being generated.
addStripe created 4 wires.
ViaGen created 16 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal8 |        4       |       NA       |
|  via8  |        8       |        0       |
|  via9  |        8       |        0       |
+--------+----------------+----------------+
innovus 1> #- End addStripe (date=06/22 12:42:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=263.9M, current mem=665.7M)
#- Begin sroute (date=06/22 12:42:36, mem=665.7M)
**WARN: (IMPSR-4054):	Option -checkAlignedSecondaryPin is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove -checkAlignedSecondaryPin from the script.
**WARN: (IMPSR-4053):	Option -crossoverViaBottomLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -crossoverViaLayerRange.
**WARN: (IMPSR-4053):	Option -targetViaTopLayer is obsolete and has been replaced by -targetViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -targetViaLayerRange.
**WARN: (IMPSR-4053):	Option -crossoverViaTopLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -crossoverViaLayerRange.
**WARN: (IMPSR-4053):	Option -targetViaBottomLayer is obsolete and has been replaced by -targetViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -targetViaLayerRange.
*** Begin SPECIAL ROUTE on Fri Jun 22 12:42:36 2018 ***
SPECIAL ROUTE ran on directory: /home/cur11/j/j151080D/VLSI/10/vlsi_10
SPECIAL ROUTE ran on machine: cad2 (Linux 2.6.32-696.el6.x86_64 x86_64 800Mhz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VSS VDD"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 10
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteLevelShifterMaxGap set to 1
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 10
srouteTopTargetLayerLimit set to 10
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1394.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 20 layers, 10 routing layers, 1 overlap layer
Read in 134 macros, 23 used
Read in 23 components
  23 core components: 23 unplaced, 0 placed, 0 fixed
Read in 28 physical pins
  28 physical pins: 0 unplaced, 28 placed, 0 fixed
Read in 28 nets
Read in 2 special nets, 2 routed
Read in 28 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VDD.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VSS.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 216
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 108
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1403.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 37 via definition ...
 Updating DB with 28 io pins ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 324 wires.
ViaGen created 3240 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       324      |       NA       |
|  via1  |       432      |        0       |
|  via2  |       432      |        0       |
|  via3  |       432      |        0       |
|  via4  |       432      |        0       |
|  via5  |       432      |        0       |
|  via6  |       432      |        0       |
|  via7  |       432      |        0       |
|  via8  |       216      |        0       |
+--------+----------------+----------------+
innovus 1> #- End sroute (date=06/22 12:42:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=275.4M, current mem=676.0M)
#- Begin Save netlist data ... (date=06/22 12:42:36, mem=676.0M)
Writing Binary DB to power.enc.dat.tmp/mips.v.bin ...
#- End Save netlist data ... (date=06/22 12:42:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=281.4M, current mem=1191.0M)
#- Begin Save AAE data ... (date=06/22 12:42:36, mem=1191.0M)
Saving AAE Data ...
#- End Save AAE data ... (date=06/22 12:42:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=281.4M, current mem=1191.0M)
#- Begin Save clock tree data ... (date=06/22 12:42:36, mem=1191.0M)
#- End Save clock tree data ... (date=06/22 12:42:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=281.4M, current mem=1191.0M)
Saving preference file power.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
#- Begin Save floorplan data ... (date=06/22 12:42:36, mem=1192.0M)
Saving floorplan file ...
#- End Save floorplan data ... (date=06/22 12:42:37, total cpu=0:00:00.0, real=0:00:01.0, peak res=281.4M, current mem=1192.0M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
#- Begin Save placement data ... (date=06/22 12:42:37, mem=1192.0M)
** Saving stdCellPlacement_binary (version# 1) ...
#- End Save placement data ... (date=06/22 12:42:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=281.4M, current mem=1192.0M)
#- Begin Save routing data ... (date=06/22 12:42:37, mem=1192.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1192.0M) ***
#- End Save routing data ... (date=06/22 12:42:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=281.3M, current mem=1192.0M)
Saving property file power.enc.dat.tmp/mips.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1192.0M) ***
#- Begin Save power constraints data ... (date=06/22 12:42:37, mem=1192.0M)
#- End Save power constraints data ... (date=06/22 12:42:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=281.3M, current mem=1192.0M)
No integration constraint in the design.



Generated self-contained design power.enc.dat.tmp
*** Message Summary: 0 warning(s), 0 error(s)

*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=720.418 CPU=0:00:00.0 REAL=0:00:00.0) 
siFlow : Timing analysis mode is single, using late cdB files

*summary: 22 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.2) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.15708 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: mips
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Total number of fetched objects 903
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=845.086 CPU=0:00:00.1 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#8 (mem=831.0M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.2 mem=831.0M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.3 mem=831.0M) ***
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=745 (0 fixed + 745 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=789 #term=2662 #term/net=3.37, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=28
stdCell: 745 single + 0 double + 0 multi
Total standard cell length = 0.9709 (mm), area = 0.0014 (mm^2)
Average module density = 0.061.
Density for the design = 0.061.
       = stdcell_area 5110 sites (1359 um^2) / alloc_area 83801 sites (22291 um^2).
Pin Density = 0.03153.
            = total # of pins 2662 / total area 84423.
=== lastAutoLevel = 8 
=== macro end level: 6 ===
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 5.435e+03 (2.76e+03 2.67e+03)
              Est.  stn bbox = 6.027e+03 (2.98e+03 3.05e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 855.1M
Iteration  2: Total net bbox = 5.435e+03 (2.76e+03 2.67e+03)
              Est.  stn bbox = 6.027e+03 (2.98e+03 3.05e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 855.1M
Iteration  3: Total net bbox = 4.994e+03 (2.64e+03 2.36e+03)
              Est.  stn bbox = 5.771e+03 (2.96e+03 2.81e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 871.1M
Active setup views:
    default
Iteration  4: Total net bbox = 4.435e+03 (2.31e+03 2.12e+03)
              Est.  stn bbox = 5.100e+03 (2.57e+03 2.53e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 871.1M
Iteration  5: Total net bbox = 4.934e+03 (3.02e+03 1.92e+03)
              Est.  stn bbox = 5.748e+03 (3.45e+03 2.29e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 871.1M
Iteration  6: Total net bbox = 6.507e+03 (3.53e+03 2.98e+03)
              Est.  stn bbox = 7.791e+03 (4.18e+03 3.61e+03)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 871.1M

Iteration  7: Total net bbox = 6.716e+03 (3.77e+03 2.94e+03)
              Est.  stn bbox = 7.997e+03 (4.42e+03 3.58e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 871.1M
Iteration  8: Total net bbox = 6.716e+03 (3.77e+03 2.94e+03)
              Est.  stn bbox = 7.997e+03 (4.42e+03 3.58e+03)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 871.1M
Iteration  9: Total net bbox = 7.297e+03 (3.72e+03 3.57e+03)
              Est.  stn bbox = 8.749e+03 (4.36e+03 4.39e+03)
              cpu = 0:00:00.9 real = 0:00:00.0 mem = 871.1M
Iteration 10: Total net bbox = 7.297e+03 (3.72e+03 3.57e+03)
              Est.  stn bbox = 8.749e+03 (4.36e+03 4.39e+03)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 871.1M
Iteration 11: Total net bbox = 8.490e+03 (4.24e+03 4.25e+03)
              Est.  stn bbox = 1.003e+04 (4.91e+03 5.12e+03)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 871.1M
Iteration 12: Total net bbox = 8.490e+03 (4.24e+03 4.25e+03)
              Est.  stn bbox = 1.003e+04 (4.91e+03 5.12e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 871.1M
*** cost = 8.490e+03 (4.24e+03 4.25e+03) (cpu for global=0:00:03.1) real=0:00:04.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Solver runtime cpu: 0:00:02.7 real: 0:00:02.6
Core Placement runtime cpu: 0:00:02.8 real: 0:00:02.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:11.9 mem=797.9M) ***
Total net bbox length = 8.490e+03 (4.238e+03 4.252e+03) (ext = 1.646e+03)
Density distribution unevenness ratio = 78.974%
Move report: Detail placement moves 745 insts, mean move: 0.65 um, max move: 5.12 um
	Max move on inst (dp/rf/U110): (128.20, 82.80) --> (123.69, 82.18)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 797.9MB
Summary Report:
Instances move: 745 (out of 745 movable)
Instances flipped: 0
Mean displacement: 0.65 um
Max displacement: 5.12 um (Instance: dp/rf/U110) (128.197, 82.7985) -> (123.69, 82.18)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X1
Total net bbox length = 8.202e+03 (3.903e+03 4.299e+03) (ext = 1.661e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 797.9MB
*** Finished refinePlace (0:00:11.9 mem=797.9M) ***
*** End of Placement (cpu=0:00:03.6, real=0:00:05.0, mem=797.9M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 121 )
Density distribution unevenness ratio = 78.646%
*** Free Virtual Timing Model ...(mem=797.9M)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] Layer10 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=6108 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=789  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 789 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 789 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.654400e+03um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2634
[NR-eGR] Layer2(metal2)(V) length: 3.150466e+03um, number of vias: 3411
[NR-eGR] Layer3(metal3)(H) length: 4.754000e+03um, number of vias: 1158
[NR-eGR] Layer4(metal4)(V) length: 2.186700e+03um, number of vias: 12
[NR-eGR] Layer5(metal5)(H) length: 3.789000e+01um, number of vias: 10
[NR-eGR] Layer6(metal6)(V) length: 4.088000e+01um, number of vias: 0
[NR-eGR] Layer7(metal7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(metal8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer9(metal9)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.016993e+04um, number of vias: 7225
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
***** Total cpu  0:0:4
***** Total real time  0:0:5
**placeDesign ... cpu = 0: 0: 4, real = 0: 0: 5, mem = 797.9M **
innovus 1> 
*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 2 warning(s), 0 error(s)

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 45nm process node.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 803.9M, totSessionCpu=0:00:12 **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=803.9M)
Extraction called for design 'mips' of instances=745 and nets=849 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mips.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 803.930M)
#################################################################################
# Design Stage: PreRoute
# Design Name: mips
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via1_8' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via2_8' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via3_2' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via4_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via5_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
Total number of fetched objects 903
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=882.91 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:12.6 mem=882.9M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.429  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   158   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.021   |      2 (2)       |
|   max_tran     |     11 (160)     |   -0.421   |     11 (160)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 6.053%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 828.2M, totSessionCpu=0:00:13 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 828.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 828.2M) ***
The useful skew maximum allowed delay is: 0.3
Info: 1 clock net  excluded from IPO operation.
*info: There are 9 candidate Buffer cells
*info: There are 6 candidate Inverter cells

Netlist preparation processing... 
Removed 29 instances
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     5.79%|        -|   0.100|   0.000|   0:00:00.0| 1072.8M|
|     5.79%|        -|   0.100|   0.000|   0:00:00.0| 1072.8M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1072.8M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran                  |      max-cap                   |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |    wViol   |  nets   |  terms  |    wViol   |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    27   |   377   |    -0.52   |     9   |      9  |    -0.03   |     0   |     0   |     0   |     0   | 3.44 |          0|          0|          0|   5.79  |            |           |
|     3   |    78   |    -0.06   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   | 4.04 |         22|          0|          6|   5.90  |   0:00:00.0|    1072.8M|
|     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   | 4.04 |          0|          0|          3|   5.90  |   0:00:00.0|    1072.8M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1072.8M) ***

End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 931.2M, totSessionCpu=0:00:14 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 91 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point        |
+--------+--------+----------+------------+--------+----------+---------+------------------------+
|   0.000|   0.000|     5.90%|   0:00:00.0| 1080.8M|   default|       NA| NA                     |
+--------+--------+----------+------------+--------+----------+---------+------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1080.8M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1080.8M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization

Active setup views:
 default
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0265
real setup target slack: 0.0265
[NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 943.2 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] Layer10 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=6108 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=782  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 782 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 782 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.521400e+03um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 943.2 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:00:15.5 mem=943.2M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 738 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 79.010%
incr SKP is on..., with optDC mode
(cpu=0:00:00.3 mem=943.2M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.3 mem=943.2M) ***
Density distribution unevenness ratio = 76.661%
Move report: Timing Driven Placement moves 730 insts, mean move: 3.67 um, max move: 28.88 um
	Max move on inst (dp/rf/FE_OFC5_wd_6): (89.11, 84.98) --> (117.99, 84.98)
	Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 952.2MB
Density distribution unevenness ratio = 76.661%
Move report: Detail placement moves 62 insts, mean move: 1.65 um, max move: 4.75 um
	Max move on inst (dp/pcreg/U9): (83.60, 76.58) --> (78.85, 76.58)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 952.2MB
Summary Report:
Instances move: 731 (out of 738 movable)
Instances flipped: 0
Mean displacement: 3.69 um
Max displacement: 28.88 um (Instance: dp/rf/FE_OFC5_wd_6) (89.11, 84.98) -> (117.99, 84.98)
	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X2
Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 952.2MB
*** Finished refinePlace (0:00:17.9 mem=952.2M) ***
Density distribution unevenness ratio = 76.661%
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] Layer10 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=6108 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=782  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 782 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 782 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.003240e+04um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2580
[NR-eGR] Layer2(metal2)(V) length: 3.035830e+03um, number of vias: 3353
[NR-eGR] Layer3(metal3)(H) length: 4.927440e+03um, number of vias: 1250
[NR-eGR] Layer4(metal4)(V) length: 2.306710e+03um, number of vias: 33
[NR-eGR] Layer5(metal5)(H) length: 6.330950e+01um, number of vias: 26
[NR-eGR] Layer6(metal6)(V) length: 1.941100e+02um, number of vias: 0
[NR-eGR] Layer7(metal7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(metal8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer9(metal9)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.052740e+04um, number of vias: 7242
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=930.0M)
Extraction called for design 'mips' of instances=738 and nets=873 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mips.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 930.004M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 918.5M, totSessionCpu=0:00:18 **
#################################################################################
# Design Stage: PreRoute
# Design Name: mips
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Total number of fetched objects 887
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=978.176 CPU=0:00:00.1 REAL=0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 5.90
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     5.90%|        -|   0.000|   0.000|   0:00:00.0| 1090.5M|
|     5.90%|        1|   0.000|   0.000|   0:00:00.0| 1090.5M|
|     5.88%|       11|   0.000|   0.000|   0:00:00.0| 1090.5M|
|     5.88%|        0|   0.000|   0.000|   0:00:00.0| 1090.5M|
|     5.88%|        0|   0.000|   0.000|   0:00:00.0| 1090.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 5.88
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:00.4) (real = 0:00:01.0) **
*** Starting refinePlace (0:00:18.7 mem=1090.5M) ***
Total net bbox length = 8.403e+03 (4.074e+03 4.329e+03) (ext = 1.647e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 737 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1090.5MB
Summary Report:
Instances move: 0 (out of 737 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.403e+03 (4.074e+03 4.329e+03) (ext = 1.647e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1090.5MB
*** Finished refinePlace (0:00:18.7 mem=1090.5M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1090.5M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1090.5M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=956.96M, totSessionCpu=0:00:19).
[NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] Layer10 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=6108 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=781  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 781 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 781 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.003380e+04um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2578
[NR-eGR] Layer2(metal2)(V) length: 3.035355e+03um, number of vias: 3354
[NR-eGR] Layer3(metal3)(H) length: 4.926640e+03um, number of vias: 1250
[NR-eGR] Layer4(metal4)(V) length: 2.306185e+03um, number of vias: 33
[NR-eGR] Layer5(metal5)(H) length: 6.386950e+01um, number of vias: 26
[NR-eGR] Layer6(metal6)(V) length: 1.941100e+02um, number of vias: 0
[NR-eGR] Layer7(metal7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(metal8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer9(metal9)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.052616e+04um, number of vias: 7241
[NR-eGR] End Peak syMemory usage = 934.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.05 seconds
Extraction called for design 'mips' of instances=737 and nets=872 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mips.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 934.762M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: mips
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Total number of fetched objects 886
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1001.27 CPU=0:00:00.1 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran                  |      max-cap                   |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |    wViol   |  nets   |  terms  |    wViol   |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     4   |    28   |    -0.08   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   | 3.70 |          0|          0|          0|   5.88  |            |           |
|     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   | 4.05 |          0|          0|          4|   5.92  |   0:00:00.0|    1111.9M|
|     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   | 4.05 |          0|          0|          0|   5.92  |   0:00:00.0|    1111.9M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1111.9M) ***

*** Starting refinePlace (0:00:19.3 mem=1127.9M) ***
Total net bbox length = 8.406e+03 (4.078e+03 4.328e+03) (ext = 1.646e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 737 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 2 insts, mean move: 0.29 um, max move: 0.38 um
	Max move on inst (dp/pcmux/U1): (81.32, 86.38) --> (81.70, 86.38)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1127.9MB
Summary Report:
Instances move: 2 (out of 737 movable)
Instances flipped: 0
Mean displacement: 0.29 um
Max displacement: 0.38 um (Instance: dp/pcmux/U1) (81.32, 86.38) -> (81.7, 86.38)
	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR2_X2
Total net bbox length = 8.406e+03 (4.077e+03 4.328e+03) (ext = 1.646e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1127.9MB
*** Finished refinePlace (0:00:19.3 mem=1127.9M) ***
*** maximum move = 0.38 um ***
*** Finished re-routing un-routed nets (1127.9M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1127.9M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1108.8M)
Compute RC Scale Done ...
doiPBLastSyncSlave
Extraction called for design 'mips' of instances=737 and nets=872 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mips.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 1086.645M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
#################################################################################
# Design Stage: PreRoute
# Design Name: mips
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Total number of fetched objects 886
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1077.58 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:19.6 mem=1077.6M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 929.0M, totSessionCpu=0:00:20 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.053  |  4.053  |  8.028  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   149   |   123   |   61    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.923%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:09, mem = 927.0M, totSessionCpu=0:00:20 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): default
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Reset timing graph done.
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 131 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence...
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=904.8M, init mem=904.8M)
*info: Placed = 737           
*info: Unplaced = 0           
Placement Density:5.92%(1330/22457)
Placement Density (including fixed std cells):5.92%(1330/22457)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=904.8M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Non-default CCOpt properties:
buffer_cells is set for at least one key
preferred_extra_space is set for at least one key
route_type is set for at least one key
Using cell based legalization.
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties for clock tree clk:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
Library Trimming...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Library trimming buffers in power domain auto-default and half-corner default:setup.late removed 0 of 3 cells
**WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power context:power_domain auto-default and effective power_domain auto-default, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
  Library trimming clock gates in power domain auto-default and half-corner default:setup.late removed 0 of 4 cells
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
    Inverters:   
    Clock gates: CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 23176.180um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  For timing_corner default:setup, late:
    Slew time target (leaf):    0.150ns
    Slew time target (trunk):   0.150ns
    Slew time target (top):     0.150ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.137ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 292.850um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CLKBUF_X3, fastest_considered_half_corner=default:setup.late, optimalDrivingDistance=292.850um, saturatedSlew=0.126ns, speed=1168.129um per ns, cellArea=4.542um^2 per 1000um}
    Clock gate: {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=default:setup.late, optimalDrivingDistance=610.841um, saturatedSlew=0.128ns, speed=2438.487um per ns, cellArea=12.628um^2 per 1000um}
  To disable library trimming, set_ccopt_property library_trimming false.
Library Trimming done.

Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/default:
  Sources:                     pin clk
  Total number of sinks:       131
  Delay constrained sinks:     131
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner default:setup.late:
  Skew target:                 0.137ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew group is skew_group clk/default with 131 clock sinks.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via6_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via7_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via8_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via9_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.

Via Selection for Estimated Routes (rule default):

-------------------------------------------------------------
Layer     Via Cell    Res.     Cap.     RC       Top of Stack
Range                 (Ohm)    (fF)     (fs)     Only
-------------------------------------------------------------
M1-M2     via1_8      4.000    0.000    0.000    false
M2-M3     via2_8      4.000    0.000    0.000    false
M3-M4     via3_2      4.000    0.000    0.000    false
M4-M5     via4_0      4.000    0.000    0.000    false
M5-M6     via5_0      4.000    0.000    0.000    false
M6-M7     via6_0      4.000    0.000    0.000    false
M7-M8     via7_0      4.000    0.000    0.000    false
M8-M9     via8_0      4.000    0.000    0.000    false
M9-M10    via9_0      4.000    0.000    0.000    false
-------------------------------------------------------------

No ideal nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:00.4 real=0:00:00.4)
Innovus will update I/O latencies
All good
Check Prerequisites done. (took cpu=0:00:00.4 real=0:00:00.4)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.4 real=0:00:00.4)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] Layer10 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=6108 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=781  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 781 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 781 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.003660e+04um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2578
[NR-eGR] Layer2(metal2)(V) length: 3.021785e+03um, number of vias: 3357
[NR-eGR] Layer3(metal3)(H) length: 4.937350e+03um, number of vias: 1249
[NR-eGR] Layer4(metal4)(V) length: 2.314585e+03um, number of vias: 33
[NR-eGR] Layer5(metal5)(H) length: 6.330950e+01um, number of vias: 26
[NR-eGR] Layer6(metal6)(V) length: 1.941100e+02um, number of vias: 0
[NR-eGR] Layer7(metal7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(metal8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer9(metal9)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.053114e+04um, number of vias: 7243
[NR-eGR] End Peak syMemory usage = 901.6 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.04 seconds
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.0 real=0:00:00.0)
Using cell based legalization.
Validating CTS configuration...
Non-default CCOpt properties:
buffer_cells is set for at least one key
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
preferred_extra_space is set for at least one key
route_type is set for at least one key
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties for clock tree clk:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
Library Trimming...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Library trimming buffers in power domain auto-default and half-corner default:setup.late removed 0 of 3 cells
**WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power context:power_domain auto-default and effective power_domain auto-default, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
  Library trimming clock gates in power domain auto-default and half-corner default:setup.late removed 0 of 4 cells
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
    Inverters:   
    Clock gates: CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 23176.180um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  For timing_corner default:setup, late:
    Slew time target (leaf):    0.150ns
    Slew time target (trunk):   0.150ns
    Slew time target (top):     0.150ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.137ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 292.850um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CLKBUF_X3, fastest_considered_half_corner=default:setup.late, optimalDrivingDistance=292.850um, saturatedSlew=0.126ns, speed=1168.129um per ns, cellArea=4.542um^2 per 1000um}
    Clock gate: {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=default:setup.late, optimalDrivingDistance=610.841um, saturatedSlew=0.128ns, speed=2438.487um per ns, cellArea=12.628um^2 per 1000um}
  To disable library trimming, set_ccopt_property library_trimming false.
Library Trimming done.

Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/default:
  Sources:                     pin clk
  Total number of sinks:       131
  Delay constrained sinks:     131
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner default:setup.late:
  Skew target:                 0.137ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew group is skew_group clk/default with 131 clock sinks.

Via Selection for Estimated Routes (rule default):

-------------------------------------------------------------
Layer     Via Cell    Res.     Cap.     RC       Top of Stack
Range                 (Ohm)    (fF)     (fs)     Only
-------------------------------------------------------------
M1-M2     via1_8      4.000    0.000    0.000    false
M2-M3     via2_8      4.000    0.000    0.000    false
M3-M4     via3_2      4.000    0.000    0.000    false
M4-M5     via4_0      4.000    0.000    0.000    false
M5-M6     via5_0      4.000    0.000    0.000    false
M6-M7     via6_0      4.000    0.000    0.000    false
M7-M8     via7_0      4.000    0.000    0.000    false
M8-M9     via8_0      4.000    0.000    0.000    false
M9-M10    via9_0      4.000    0.000    0.000    false
-------------------------------------------------------------

No ideal nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:00.3 real=0:00:00.3)
Adding exclusion drivers (these will be instances of the smallest area library cells).
No exclusion drivers are needed.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.

Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Synthesizing clock trees...
  Preparing To Balance...
  Merging duplicate siblings in DAG...
    Resynthesising clock tree into netlist...
      Reset timing graph...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Clustering...
  Stage::DRV Fixing...
  Clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Clustering clock_tree clk...
      Creating channel graph for ccopt_3_10...
      Creating channel graph for ccopt_3_10 done.
      Creating channel graph for ccopt_3_4_available_3_10...
      Creating channel graph for ccopt_3_4_available_3_10 done.
      Rebuilding timing graph...
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      cell areas       : b=7.714um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=7.714um^2
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUF_X3: 5 CLKBUF_X2: 1 
    Legalizing clock trees...
      Resynthesising clock tree into netlist...
        Reset timing graph...
        Reset timing graph done.
      Resynthesising clock tree into netlist done.
      Leaving CCOpt scope - RefinePlacement...
*** Starting refinePlace (0:00:20.9 mem=924.1M) ***
Total net bbox length = 8.627e+03 (4.164e+03 4.463e+03) (ext = 1.648e+03)
Density distribution unevenness ratio = 76.566%
Move report: Detail placement moves 6 insts, mean move: 0.85 um, max move: 1.40 um
	Max move on inst (dp/mdr/q_reg[5]): (91.58, 89.18) --> (91.58, 90.58)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 924.1MB
Summary Report:
Instances move: 6 (out of 743 movable)
Instances flipped: 0
Mean displacement: 0.85 um
Max displacement: 1.40 um (Instance: dp/mdr/q_reg[5]) (91.58, 89.18) -> (91.58, 90.58)
	Length: 17 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFF_X1
Total net bbox length = 8.633e+03 (4.165e+03 4.468e+03) (ext = 1.650e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 924.1MB
*** Finished refinePlace (0:00:20.9 mem=924.1M) ***
      Leaving CCOpt scope - RefinePlacement done. (took cpu=0:00:00.0 real=0:00:00.0)
      Disconnecting clock tree from netlist...
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph...
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
        (empty table)
      --------------------------------
      
      
      Clock tree legalization - There are no Movements:
      =================================================
      
      ---------------------------------------------
      Movement (um)    Desired     Achieved    Node
                       location    location    
      ---------------------------------------------
        (empty table)
      ---------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      cell areas       : b=7.714um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=7.714um^2
      cell capacitance : b=8.261fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=8.261fF
      sink capacitance : count=131, total=119.155fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
      wire capacitance : top=0.000fF, trunk=16.663fF, leaf=57.438fF, total=74.101fF
      wire lengths     : top=0.000um, trunk=162.287um, leaf=567.220um, total=729.507um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.150ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns}
      Leaf  : target=0.150ns count=6 avg=0.102ns sd=0.008ns min=0.088ns max=0.109ns {1 <= 0.090ns, 5 <= 0.120ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUF_X3: 5 CLKBUF_X2: 1 
    Primary reporting skew group after 'Clustering':
      skew_group clk/default: insertion delay [min=0.135, max=0.157, avg=0.149, sd=0.007], skew [0.022 vs 0.137, 100% {0.135, 0.157}] (wid=0.005 ws=0.003) (gid=0.152 gs=0.020)
    Skew group summary after 'Clustering':
      skew_group clk/default: insertion delay [min=0.135, max=0.157, avg=0.149, sd=0.007], skew [0.022 vs 0.137, 100% {0.135, 0.157}] (wid=0.005 ws=0.003) (gid=0.152 gs=0.020)
    Clock network insertion delays are now [0.135ns, 0.157ns] average 0.149ns std.dev 0.007ns
    Legalizer calls during this step: 95 succeeded with DRC/Color checks: 95 succeeded without DRC/Color checks: 0
  Clustering done. (took cpu=0:00:00.3 real=0:00:00.3)
  
  Post-Clustering Statistics Report
  =================================
  
  Fanout Statistics:
  
  -------------------------------------------------------------------------------------------------------------
  Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
                       Fanout    Fanout    Fanout    Fanout       Distribution
  -------------------------------------------------------------------------------------------------------------
  Trunk         2       3.500       1         6        3.536      {1 <= 2, 1 <= 7}
  Leaf          6      21.833      16        26        3.656      {1 <= 18, 1 <= 20, 2 <= 24, 1 <= 26, 1 <= 28}
  -------------------------------------------------------------------------------------------------------------
  
  Clustering Failure Statistics:
  
  -------------------------------------------------------------
  Net Type    Clusters    Clusters    Capacitance    Transition
              Tried       Failed      Failures       Failures
  -------------------------------------------------------------
  Leaf           84          23           23             21
  -------------------------------------------------------------
  
  
  Resynthesising clock tree into netlist...
    Reset timing graph...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 0 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'mips' of instances=743 and nets=3270 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mips.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 922.000M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock DAG stats After congestion update:
    cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
    cell areas       : b=7.714um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=7.714um^2
    cell capacitance : b=8.261fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=8.261fF
    sink capacitance : count=131, total=119.155fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
    wire capacitance : top=0.000fF, trunk=16.772fF, leaf=57.750fF, total=74.522fF
    wire lengths     : top=0.000um, trunk=162.287um, leaf=567.220um, total=729.507um
  Clock DAG net violations After congestion update: none
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=0.150ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns}
    Leaf  : target=0.150ns count=6 avg=0.103ns sd=0.008ns min=0.088ns max=0.109ns {1 <= 0.090ns, 5 <= 0.120ns}
  Clock DAG library cell distribution After congestion update {count}:
     Bufs: CLKBUF_X3: 5 CLKBUF_X2: 1 
  Primary reporting skew group After congestion update:
    skew_group clk/default: insertion delay [min=0.135, max=0.157, avg=0.149, sd=0.007], skew [0.021 vs 0.137, 100% {0.135, 0.157}] (wid=0.005 ws=0.003) (gid=0.152 gs=0.020)
  Skew group summary After congestion update:
    skew_group clk/default: insertion delay [min=0.135, max=0.157, avg=0.149, sd=0.007], skew [0.021 vs 0.137, 100% {0.135, 0.157}] (wid=0.005 ws=0.003) (gid=0.152 gs=0.020)
  Clock network insertion delays are now [0.135ns, 0.157ns] average 0.149ns std.dev 0.007ns
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      cell areas       : b=7.714um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=7.714um^2
      cell capacitance : b=8.261fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=8.261fF
      sink capacitance : count=131, total=119.155fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
      wire capacitance : top=0.000fF, trunk=16.772fF, leaf=57.750fF, total=74.522fF
      wire lengths     : top=0.000um, trunk=162.287um, leaf=567.220um, total=729.507um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.150ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns}
      Leaf  : target=0.150ns count=6 avg=0.103ns sd=0.008ns min=0.088ns max=0.109ns {1 <= 0.090ns, 5 <= 0.120ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUF_X3: 5 CLKBUF_X2: 1 
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/default: insertion delay [min=0.135, max=0.157, avg=0.149, sd=0.007], skew [0.021 vs 0.137, 100% {0.135, 0.157}] (wid=0.005 ws=0.003) (gid=0.152 gs=0.020)
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/default: insertion delay [min=0.135, max=0.157, avg=0.149, sd=0.007], skew [0.021 vs 0.137, 100% {0.135, 0.157}] (wid=0.005 ws=0.003) (gid=0.152 gs=0.020)
    Clock network insertion delays are now [0.135ns, 0.157ns] average 0.149ns std.dev 0.007ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      cell areas       : b=7.714um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=7.714um^2
      cell capacitance : b=8.261fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=8.261fF
      sink capacitance : count=131, total=119.155fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
      wire capacitance : top=0.000fF, trunk=16.772fF, leaf=57.750fF, total=74.522fF
      wire lengths     : top=0.000um, trunk=162.287um, leaf=567.220um, total=729.507um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.150ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns}
      Leaf  : target=0.150ns count=6 avg=0.103ns sd=0.008ns min=0.088ns max=0.109ns {1 <= 0.090ns, 5 <= 0.120ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUF_X3: 5 CLKBUF_X2: 1 
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/default: insertion delay [min=0.135, max=0.157, avg=0.149, sd=0.007], skew [0.021 vs 0.137, 100% {0.135, 0.157}] (wid=0.005 ws=0.003) (gid=0.152 gs=0.020)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/default: insertion delay [min=0.135, max=0.157, avg=0.149, sd=0.007], skew [0.021 vs 0.137, 100% {0.135, 0.157}] (wid=0.005 ws=0.003) (gid=0.152 gs=0.020)
    Clock network insertion delays are now [0.135ns, 0.157ns] average 0.149ns std.dev 0.007ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      cell areas       : b=7.714um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=7.714um^2
      cell capacitance : b=8.261fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=8.261fF
      sink capacitance : count=131, total=119.155fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
      wire capacitance : top=0.000fF, trunk=16.772fF, leaf=57.750fF, total=74.522fF
      wire lengths     : top=0.000um, trunk=162.287um, leaf=567.220um, total=729.507um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.150ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns}
      Leaf  : target=0.150ns count=6 avg=0.103ns sd=0.008ns min=0.088ns max=0.109ns {1 <= 0.090ns, 5 <= 0.120ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUF_X3: 5 CLKBUF_X2: 1 
    Primary reporting skew group after 'Removing unnecessary root buffering':
      skew_group clk/default: insertion delay [min=0.135, max=0.157, avg=0.149, sd=0.007], skew [0.021 vs 0.137, 100% {0.135, 0.157}] (wid=0.005 ws=0.003) (gid=0.152 gs=0.020)
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/default: insertion delay [min=0.135, max=0.157, avg=0.149, sd=0.007], skew [0.021 vs 0.137, 100% {0.135, 0.157}] (wid=0.005 ws=0.003) (gid=0.152 gs=0.020)
    Clock network insertion delays are now [0.135ns, 0.157ns] average 0.149ns std.dev 0.007ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      cell areas       : b=7.714um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=7.714um^2
      cell capacitance : b=8.261fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=8.261fF
      sink capacitance : count=131, total=119.155fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
      wire capacitance : top=0.000fF, trunk=16.772fF, leaf=57.750fF, total=74.522fF
      wire lengths     : top=0.000um, trunk=162.287um, leaf=567.220um, total=729.507um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.150ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns}
      Leaf  : target=0.150ns count=6 avg=0.103ns sd=0.008ns min=0.088ns max=0.109ns {1 <= 0.090ns, 5 <= 0.120ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUF_X3: 5 CLKBUF_X2: 1 
    Primary reporting skew group after 'Removing unconstrained drivers':
      skew_group clk/default: insertion delay [min=0.135, max=0.157, avg=0.149, sd=0.007], skew [0.021 vs 0.137, 100% {0.135, 0.157}] (wid=0.005 ws=0.003) (gid=0.152 gs=0.020)
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/default: insertion delay [min=0.135, max=0.157, avg=0.149, sd=0.007], skew [0.021 vs 0.137, 100% {0.135, 0.157}] (wid=0.005 ws=0.003) (gid=0.152 gs=0.020)
    Clock network insertion delays are now [0.135ns, 0.157ns] average 0.149ns std.dev 0.007ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      cell areas       : b=7.714um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=7.714um^2
      cell capacitance : b=8.261fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=8.261fF
      sink capacitance : count=131, total=119.155fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
      wire capacitance : top=0.000fF, trunk=16.772fF, leaf=57.750fF, total=74.522fF
      wire lengths     : top=0.000um, trunk=162.287um, leaf=567.220um, total=729.507um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.150ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns}
      Leaf  : target=0.150ns count=6 avg=0.103ns sd=0.008ns min=0.088ns max=0.109ns {1 <= 0.090ns, 5 <= 0.120ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUF_X3: 5 CLKBUF_X2: 1 
    Primary reporting skew group after 'Reducing insertion delay 1':
      skew_group clk/default: insertion delay [min=0.135, max=0.157, avg=0.149, sd=0.007], skew [0.021 vs 0.137, 100% {0.135, 0.157}] (wid=0.005 ws=0.003) (gid=0.152 gs=0.020)
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/default: insertion delay [min=0.135, max=0.157, avg=0.149, sd=0.007], skew [0.021 vs 0.137, 100% {0.135, 0.157}] (wid=0.005 ws=0.003) (gid=0.152 gs=0.020)
    Clock network insertion delays are now [0.135ns, 0.157ns] average 0.149ns std.dev 0.007ns
    Legalizer calls during this step: 3 succeeded with DRC/Color checks: 3 succeeded without DRC/Color checks: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      cell areas       : b=7.714um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=7.714um^2
      cell capacitance : b=8.261fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=8.261fF
      sink capacitance : count=131, total=119.155fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
      wire capacitance : top=0.000fF, trunk=16.772fF, leaf=57.750fF, total=74.522fF
      wire lengths     : top=0.000um, trunk=162.287um, leaf=567.220um, total=729.507um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.150ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns}
      Leaf  : target=0.150ns count=6 avg=0.103ns sd=0.008ns min=0.088ns max=0.109ns {1 <= 0.090ns, 5 <= 0.120ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUF_X3: 5 CLKBUF_X2: 1 
    Primary reporting skew group after 'Removing longest path buffering':
      skew_group clk/default: insertion delay [min=0.135, max=0.157, avg=0.149, sd=0.007], skew [0.021 vs 0.137, 100% {0.135, 0.157}] (wid=0.005 ws=0.003) (gid=0.152 gs=0.020)
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/default: insertion delay [min=0.135, max=0.157, avg=0.149, sd=0.007], skew [0.021 vs 0.137, 100% {0.135, 0.157}] (wid=0.005 ws=0.003) (gid=0.152 gs=0.020)
    Clock network insertion delays are now [0.135ns, 0.157ns] average 0.149ns std.dev 0.007ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Path optimization required 88 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      cell areas       : b=7.714um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=7.714um^2
      cell capacitance : b=8.261fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=8.261fF
      sink capacitance : count=131, total=119.155fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
      wire capacitance : top=0.000fF, trunk=16.702fF, leaf=57.772fF, total=74.474fF
      wire lengths     : top=0.000um, trunk=161.588um, leaf=567.030um, total=728.617um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.150ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns}
      Leaf  : target=0.150ns count=6 avg=0.103ns sd=0.008ns min=0.088ns max=0.109ns {1 <= 0.090ns, 5 <= 0.120ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUF_X3: 5 CLKBUF_X2: 1 
    Primary reporting skew group after 'Reducing insertion delay 2':
      skew_group clk/default: insertion delay [min=0.135, max=0.156, avg=0.149, sd=0.007], skew [0.021 vs 0.137, 100% {0.135, 0.156}] (wid=0.005 ws=0.003) (gid=0.152 gs=0.020)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/default: insertion delay [min=0.135, max=0.156, avg=0.149, sd=0.007], skew [0.021 vs 0.137, 100% {0.135, 0.156}] (wid=0.005 ws=0.003) (gid=0.152 gs=0.020)
    Clock network insertion delays are now [0.135ns, 0.156ns] average 0.149ns std.dev 0.007ns
    Legalizer calls during this step: 36 succeeded with DRC/Color checks: 36 succeeded without DRC/Color checks: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Clustering done. (took cpu=0:00:00.4 real=0:00:00.4)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Reducing clock tree power 1...
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      cell areas       : b=7.714um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=7.714um^2
      cell capacitance : b=8.261fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=8.261fF
      sink capacitance : count=131, total=119.155fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
      wire capacitance : top=0.000fF, trunk=16.702fF, leaf=57.772fF, total=74.474fF
      wire lengths     : top=0.000um, trunk=161.588um, leaf=567.030um, total=728.617um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.150ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns}
      Leaf  : target=0.150ns count=6 avg=0.103ns sd=0.008ns min=0.088ns max=0.109ns {1 <= 0.090ns, 5 <= 0.120ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUF_X3: 5 CLKBUF_X2: 1 
    Primary reporting skew group after 'Reducing clock tree power 1':
      skew_group clk/default: insertion delay [min=0.135, max=0.156, avg=0.149, sd=0.007], skew [0.021 vs 0.137, 100% {0.135, 0.156}] (wid=0.005 ws=0.003) (gid=0.152 gs=0.020)
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/default: insertion delay [min=0.135, max=0.156, avg=0.149, sd=0.007], skew [0.021 vs 0.137, 100% {0.135, 0.156}] (wid=0.005 ws=0.003) (gid=0.152 gs=0.020)
    Clock network insertion delays are now [0.135ns, 0.156ns] average 0.149ns std.dev 0.007ns
    Legalizer calls during this step: 2 succeeded with DRC/Color checks: 2 succeeded without DRC/Color checks: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 2...
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      cell areas       : b=7.714um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=7.714um^2
      cell capacitance : b=8.261fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=8.261fF
      sink capacitance : count=131, total=119.155fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
      wire capacitance : top=0.000fF, trunk=16.702fF, leaf=57.772fF, total=74.474fF
      wire lengths     : top=0.000um, trunk=161.588um, leaf=567.030um, total=728.617um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.150ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns}
      Leaf  : target=0.150ns count=6 avg=0.103ns sd=0.008ns min=0.088ns max=0.109ns {1 <= 0.090ns, 5 <= 0.120ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUF_X3: 5 CLKBUF_X2: 1 
    Primary reporting skew group after 'Reducing clock tree power 2':
      skew_group clk/default: insertion delay [min=0.135, max=0.156, avg=0.149, sd=0.007], skew [0.021 vs 0.137, 100% {0.135, 0.156}] (wid=0.005 ws=0.003) (gid=0.152 gs=0.020)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/default: insertion delay [min=0.135, max=0.156, avg=0.149, sd=0.007], skew [0.021 vs 0.137, 100% {0.135, 0.156}] (wid=0.005 ws=0.003) (gid=0.152 gs=0.020)
    Clock network insertion delays are now [0.135ns, 0.156ns] average 0.149ns std.dev 0.007ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments...
      Approximately balancing fragments bottom up...
        bottom up balancing: 
        bottom up balancing: .
        bottom up balancing: ..
        bottom up balancing: ...
        bottom up balancing: ... 20% 
        bottom up balancing: ... 20% .
        bottom up balancing: ... 20% ..
        bottom up balancing: ... 20% ...
        bottom up balancing: ... 20% ... 40% 
        bottom up balancing: ... 20% ... 40% .
        bottom up balancing: ... 20% ... 40% ..
        bottom up balancing: ... 20% ... 40% ...
        bottom up balancing: ... 20% ... 40% ... 60% 
        bottom up balancing: ... 20% ... 40% ... 60% .
        bottom up balancing: ... 20% ... 40% ... 60% ..
        bottom up balancing: ... 20% ... 40% ... 60% ...
        bottom up balancing: ... 20% ... 40% ... 60% ... 80% 
        bottom up balancing: ... 20% ... 40% ... 60% ... 80% .
        bottom up balancing: ... 20% ... 40% ... 60% ... 80% ..
        bottom up balancing: ... 20% ... 40% ... 60% ... 80% ...
        bottom up balancing: ... 20% ... 40% ... 60% ... 80% ... 100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
          cell areas       : b=7.714um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=7.714um^2
          cell capacitance : b=8.261fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=8.261fF
          sink capacitance : count=131, total=119.155fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
          wire capacitance : top=0.000fF, trunk=16.702fF, leaf=57.772fF, total=74.474fF
          wire lengths     : top=0.000um, trunk=161.588um, leaf=567.030um, total=728.617um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.150ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns}
          Leaf  : target=0.150ns count=6 avg=0.103ns sd=0.008ns min=0.088ns max=0.109ns {1 <= 0.090ns, 5 <= 0.120ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUF_X3: 5 CLKBUF_X2: 1 
        Clock network insertion delays are now [0.135ns, 0.156ns] average 0.149ns std.dev 0.007ns
        Legalizer calls during this step: 5 succeeded with DRC/Color checks: 5 succeeded without DRC/Color checks: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
          cell areas       : b=7.714um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=7.714um^2
          cell capacitance : b=8.261fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=8.261fF
          sink capacitance : count=131, total=119.155fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
          wire capacitance : top=0.000fF, trunk=16.702fF, leaf=57.772fF, total=74.474fF
          wire lengths     : top=0.000um, trunk=161.588um, leaf=567.030um, total=728.617um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.150ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns}
          Leaf  : target=0.150ns count=6 avg=0.103ns sd=0.008ns min=0.088ns max=0.109ns {1 <= 0.090ns, 5 <= 0.120ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUF_X3: 5 CLKBUF_X2: 1 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      cell areas       : b=7.714um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=7.714um^2
      cell capacitance : b=8.261fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=8.261fF
      sink capacitance : count=131, total=119.155fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
      wire capacitance : top=0.000fF, trunk=16.702fF, leaf=57.772fF, total=74.474fF
      wire lengths     : top=0.000um, trunk=161.588um, leaf=567.030um, total=728.617um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.150ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns}
      Leaf  : target=0.150ns count=6 avg=0.103ns sd=0.008ns min=0.088ns max=0.109ns {1 <= 0.090ns, 5 <= 0.120ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUF_X3: 5 CLKBUF_X2: 1 
    Clock network insertion delays are now [0.135ns, 0.156ns] average 0.149ns std.dev 0.007ns
    Legalizer calls during this step: 5 succeeded with DRC/Color checks: 5 succeeded without DRC/Color checks: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
    cell areas       : b=7.714um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=7.714um^2
    cell capacitance : b=8.261fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=8.261fF
    sink capacitance : count=131, total=119.155fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
    wire capacitance : top=0.000fF, trunk=16.702fF, leaf=57.772fF, total=74.474fF
    wire lengths     : top=0.000um, trunk=161.588um, leaf=567.030um, total=728.617um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.150ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns}
    Leaf  : target=0.150ns count=6 avg=0.103ns sd=0.008ns min=0.088ns max=0.109ns {1 <= 0.090ns, 5 <= 0.120ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUF_X3: 5 CLKBUF_X2: 1 
  Primary reporting skew group after Approximately balancing fragments:
    skew_group clk/default: insertion delay [min=0.135, max=0.156, avg=0.149, sd=0.007], skew [0.021 vs 0.137, 100% {0.135, 0.156}] (wid=0.005 ws=0.003) (gid=0.152 gs=0.020)
  Skew group summary after Approximately balancing fragments:
    skew_group clk/default: insertion delay [min=0.135, max=0.156, avg=0.149, sd=0.007], skew [0.021 vs 0.137, 100% {0.135, 0.156}] (wid=0.005 ws=0.003) (gid=0.152 gs=0.020)
  Clock network insertion delays are now [0.135ns, 0.156ns] average 0.149ns std.dev 0.007ns
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      cell areas       : b=7.714um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=7.714um^2
      cell capacitance : b=8.261fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=8.261fF
      sink capacitance : count=131, total=119.155fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
      wire capacitance : top=0.000fF, trunk=16.702fF, leaf=57.772fF, total=74.474fF
      wire lengths     : top=0.000um, trunk=161.588um, leaf=567.030um, total=728.617um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.150ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns}
      Leaf  : target=0.150ns count=6 avg=0.103ns sd=0.008ns min=0.088ns max=0.109ns {1 <= 0.090ns, 5 <= 0.120ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUF_X3: 5 CLKBUF_X2: 1 
    Primary reporting skew group after 'Improving fragments clock skew':
      skew_group clk/default: insertion delay [min=0.135, max=0.156, avg=0.149, sd=0.007], skew [0.021 vs 0.137, 100% {0.135, 0.156}] (wid=0.005 ws=0.003) (gid=0.152 gs=0.020)
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/default: insertion delay [min=0.135, max=0.156, avg=0.149, sd=0.007], skew [0.021 vs 0.137, 100% {0.135, 0.156}] (wid=0.005 ws=0.003) (gid=0.152 gs=0.020)
    Clock network insertion delays are now [0.135ns, 0.156ns] average 0.149ns std.dev 0.007ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
          cell areas       : b=7.714um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=7.714um^2
          cell capacitance : b=8.261fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=8.261fF
          sink capacitance : count=131, total=119.155fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
          wire capacitance : top=0.000fF, trunk=16.702fF, leaf=57.772fF, total=74.474fF
          wire lengths     : top=0.000um, trunk=161.588um, leaf=567.030um, total=728.617um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.150ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns}
          Leaf  : target=0.150ns count=6 avg=0.103ns sd=0.008ns min=0.088ns max=0.109ns {1 <= 0.090ns, 5 <= 0.120ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUF_X3: 5 CLKBUF_X2: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      cell areas       : b=7.714um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=7.714um^2
      cell capacitance : b=8.261fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=8.261fF
      sink capacitance : count=131, total=119.155fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
      wire capacitance : top=0.000fF, trunk=16.702fF, leaf=57.772fF, total=74.474fF
      wire lengths     : top=0.000um, trunk=161.588um, leaf=567.030um, total=728.617um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.150ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns}
      Leaf  : target=0.150ns count=6 avg=0.103ns sd=0.008ns min=0.088ns max=0.109ns {1 <= 0.090ns, 5 <= 0.120ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUF_X3: 5 CLKBUF_X2: 1 
    Primary reporting skew group after 'Approximately balancing step':
      skew_group clk/default: insertion delay [min=0.135, max=0.156, avg=0.149, sd=0.007], skew [0.021 vs 0.137, 100% {0.135, 0.156}] (wid=0.005 ws=0.003) (gid=0.152 gs=0.020)
    Skew group summary after 'Approximately balancing step':
      skew_group clk/default: insertion delay [min=0.135, max=0.156, avg=0.149, sd=0.007], skew [0.021 vs 0.137, 100% {0.135, 0.156}] (wid=0.005 ws=0.003) (gid=0.152 gs=0.020)
    Clock network insertion delays are now [0.135ns, 0.156ns] average 0.149ns std.dev 0.007ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree overload...
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      cell areas       : b=7.714um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=7.714um^2
      cell capacitance : b=8.261fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=8.261fF
      sink capacitance : count=131, total=119.155fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
      wire capacitance : top=0.000fF, trunk=16.702fF, leaf=57.772fF, total=74.474fF
      wire lengths     : top=0.000um, trunk=161.588um, leaf=567.030um, total=728.617um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.150ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns}
      Leaf  : target=0.150ns count=6 avg=0.103ns sd=0.008ns min=0.088ns max=0.109ns {1 <= 0.090ns, 5 <= 0.120ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUF_X3: 5 CLKBUF_X2: 1 
    Primary reporting skew group after 'Fixing clock tree overload':
      skew_group clk/default: insertion delay [min=0.135, max=0.156, avg=0.149, sd=0.007], skew [0.021 vs 0.137, 100% {0.135, 0.156}] (wid=0.005 ws=0.003) (gid=0.152 gs=0.020)
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/default: insertion delay [min=0.135, max=0.156, avg=0.149, sd=0.007], skew [0.021 vs 0.137, 100% {0.135, 0.156}] (wid=0.005 ws=0.003) (gid=0.152 gs=0.020)
    Clock network insertion delays are now [0.135ns, 0.156ns] average 0.149ns std.dev 0.007ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      cell areas       : b=7.714um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=7.714um^2
      cell capacitance : b=8.261fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=8.261fF
      sink capacitance : count=131, total=119.155fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
      wire capacitance : top=0.000fF, trunk=16.702fF, leaf=57.772fF, total=74.474fF
      wire lengths     : top=0.000um, trunk=161.588um, leaf=567.030um, total=728.617um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.150ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns}
      Leaf  : target=0.150ns count=6 avg=0.103ns sd=0.008ns min=0.088ns max=0.109ns {1 <= 0.090ns, 5 <= 0.120ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUF_X3: 5 CLKBUF_X2: 1 
    Primary reporting skew group after 'Approximately balancing paths':
      skew_group clk/default: insertion delay [min=0.135, max=0.156, avg=0.149, sd=0.007], skew [0.021 vs 0.137, 100% {0.135, 0.156}] (wid=0.005 ws=0.003) (gid=0.152 gs=0.020)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/default: insertion delay [min=0.135, max=0.156, avg=0.149, sd=0.007], skew [0.021 vs 0.137, 100% {0.135, 0.156}] (wid=0.005 ws=0.003) (gid=0.152 gs=0.020)
    Clock network insertion delays are now [0.135ns, 0.156ns] average 0.149ns std.dev 0.007ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Resynthesising clock tree into netlist...
    Reset timing graph...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 0 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'mips' of instances=743 and nets=3270 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mips.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 923.762M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock DAG stats After congestion update:
    cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
    cell areas       : b=7.714um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=7.714um^2
    cell capacitance : b=8.261fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=8.261fF
    sink capacitance : count=131, total=119.155fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
    wire capacitance : top=0.000fF, trunk=16.704fF, leaf=57.779fF, total=74.483fF
    wire lengths     : top=0.000um, trunk=161.588um, leaf=567.030um, total=728.617um
  Clock DAG net violations After congestion update: none
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=0.150ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns}
    Leaf  : target=0.150ns count=6 avg=0.103ns sd=0.008ns min=0.088ns max=0.109ns {1 <= 0.090ns, 5 <= 0.120ns}
  Clock DAG library cell distribution After congestion update {count}:
     Bufs: CLKBUF_X3: 5 CLKBUF_X2: 1 
  Primary reporting skew group After congestion update:
    skew_group clk/default: insertion delay [min=0.135, max=0.156, avg=0.149, sd=0.007], skew [0.021 vs 0.137, 100% {0.135, 0.156}] (wid=0.005 ws=0.003) (gid=0.152 gs=0.020)
  Skew group summary After congestion update:
    skew_group clk/default: insertion delay [min=0.135, max=0.156, avg=0.149, sd=0.007], skew [0.021 vs 0.137, 100% {0.135, 0.156}] (wid=0.005 ws=0.003) (gid=0.152 gs=0.020)
  Clock network insertion delays are now [0.135ns, 0.156ns] average 0.149ns std.dev 0.007ns
  Stage::Polishing...
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      cell areas       : b=7.714um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=7.714um^2
      cell capacitance : b=8.261fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=8.261fF
      sink capacitance : count=131, total=119.155fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
      wire capacitance : top=0.000fF, trunk=16.704fF, leaf=57.779fF, total=74.483fF
      wire lengths     : top=0.000um, trunk=161.588um, leaf=567.030um, total=728.617um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.150ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns}
      Leaf  : target=0.150ns count=6 avg=0.103ns sd=0.008ns min=0.088ns max=0.109ns {1 <= 0.090ns, 5 <= 0.120ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUF_X3: 5 CLKBUF_X2: 1 
    Primary reporting skew group after 'Improving clock skew':
      skew_group clk/default: insertion delay [min=0.135, max=0.156, avg=0.149, sd=0.007], skew [0.021 vs 0.137, 100% {0.135, 0.156}] (wid=0.005 ws=0.003) (gid=0.152 gs=0.020)
    Skew group summary after 'Improving clock skew':
      skew_group clk/default: insertion delay [min=0.135, max=0.156, avg=0.149, sd=0.007], skew [0.021 vs 0.137, 100% {0.135, 0.156}] (wid=0.005 ws=0.003) (gid=0.152 gs=0.020)
    Clock network insertion delays are now [0.135ns, 0.156ns] average 0.149ns std.dev 0.007ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=127.415fF fall=114.564fF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      cell areas       : b=7.714um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=7.714um^2
      cell capacitance : b=8.261fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=8.261fF
      sink capacitance : count=131, total=119.155fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
      wire capacitance : top=0.000fF, trunk=16.704fF, leaf=57.779fF, total=74.483fF
      wire lengths     : top=0.000um, trunk=161.588um, leaf=567.030um, total=728.617um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.150ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns}
      Leaf  : target=0.150ns count=6 avg=0.103ns sd=0.008ns min=0.088ns max=0.109ns {1 <= 0.090ns, 5 <= 0.120ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUF_X3: 5 CLKBUF_X2: 1 
    Primary reporting skew group after 'Reducing clock tree power 3':
      skew_group clk/default: insertion delay [min=0.135, max=0.156, avg=0.149, sd=0.007], skew [0.021 vs 0.137, 100% {0.135, 0.156}] (wid=0.005 ws=0.003) (gid=0.152 gs=0.020)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/default: insertion delay [min=0.135, max=0.156, avg=0.149, sd=0.007], skew [0.021 vs 0.137, 100% {0.135, 0.156}] (wid=0.005 ws=0.003) (gid=0.152 gs=0.020)
    Clock network insertion delays are now [0.135ns, 0.156ns] average 0.149ns std.dev 0.007ns
    Legalizer calls during this step: 2 succeeded with DRC/Color checks: 2 succeeded without DRC/Color checks: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      cell areas       : b=7.714um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=7.714um^2
      cell capacitance : b=8.261fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=8.261fF
      sink capacitance : count=131, total=119.155fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
      wire capacitance : top=0.000fF, trunk=16.704fF, leaf=57.779fF, total=74.483fF
      wire lengths     : top=0.000um, trunk=161.588um, leaf=567.030um, total=728.617um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.150ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns}
      Leaf  : target=0.150ns count=6 avg=0.103ns sd=0.008ns min=0.088ns max=0.109ns {1 <= 0.090ns, 5 <= 0.120ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUF_X3: 5 CLKBUF_X2: 1 
    Primary reporting skew group after 'Improving insertion delay':
      skew_group clk/default: insertion delay [min=0.135, max=0.156, avg=0.149, sd=0.007], skew [0.021 vs 0.137, 100% {0.135, 0.156}] (wid=0.005 ws=0.003) (gid=0.152 gs=0.020)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/default: insertion delay [min=0.135, max=0.156, avg=0.149, sd=0.007], skew [0.021 vs 0.137, 100% {0.135, 0.156}] (wid=0.005 ws=0.003) (gid=0.152 gs=0.020)
    Clock network insertion delays are now [0.135ns, 0.156ns] average 0.149ns std.dev 0.007ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Polishing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Total capacitance is (rise=201.898fF fall=189.046fF), of which (rise=74.483fF fall=74.483fF) is wire, and (rise=127.415fF fall=114.564fF) is gate.
  Legalizer releasing space for clock trees...
  Legalizer releasing space for clock trees done.
  Updating netlist...
    Reset timing graph...
    Reset timing graph done.
    Stage::Routing...
    Setting non-default rules before calling refine place.
    Leaving CCOpt scope - ClockRefiner...

*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:00:21.3 mem=915.8M) ***
Total net bbox length = 8.632e+03 (4.164e+03 4.468e+03) (ext = 1.650e+03)
Density distribution unevenness ratio = 81.030%
Move report: Detail placement moves 1 insts, mean move: 0.95 um, max move: 0.95 um
	Max move on inst (dp/rf/U176): (112.10, 79.38) --> (113.05, 79.38)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 915.8MB
Summary Report:
Instances move: 1 (out of 606 movable)
Instances flipped: 0
Mean displacement: 0.95 um
Max displacement: 0.95 um (Instance: dp/rf/U176) (112.1, 79.38) -> (113.05, 79.38)
	Length: 7 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: MUX2_X1
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 8.633e+03 (4.165e+03 4.468e+03) (ext = 1.650e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 915.8MB
*** Finished refinePlace (0:00:21.3 mem=915.8M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:00:21.3 mem=915.8M) ***
Total net bbox length = 8.633e+03 (4.165e+03 4.468e+03) (ext = 1.650e+03)
Density distribution unevenness ratio = 76.566%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 915.8MB
Summary Report:
Instances move: 0 (out of 743 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.633e+03 (4.165e+03 4.468e+03) (ext = 1.650e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 915.8MB
*** Finished refinePlace (0:00:21.3 mem=915.8M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
    Rebuilding timing graph...
    Rebuilding timing graph done.
    Clock implementation routing...
      Leaving CCOpt scope - NanoRouter...
Net route status summary:
  Clock:         7 (unrouted=7, trialRouted=0, noStatus=0, routed=0, fixed=0)
  Non-clock:   780 (unrouted=0, trialRouted=780, noStatus=0, routed=0, fixed=0)
(Not counting 2483 nets with <2 term connections)
      Routing using NR in Eagl->NR Step...

CCOPT: Preparing to route 7 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 7 nets.
  Preferred NanoRoute mode settings: Current
        Clock detailed routing...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Jun 22 12:42:53 2018
#
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#NanoRoute Version 16.21-s078_1 NR170119-1828/16_21-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0700.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0700.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.950.
#Voltage range [0.000 - 0.000] has 20 nets.
#Voltage range [0.950 - 0.950] has 2 nets.
#Voltage range [0.000 - 0.950] has 3248 nets.
# metal1       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1350
# metal2       V   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1400
# metal3       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1400
# metal4       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
# metal5       H   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
# metal6       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
# metal7       H   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
# metal8       V   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
# metal9       H   Track-Pitch = 1.6000    Line-2-Via Pitch = 1.6000
# metal10      V   Track-Pitch = 1.6800    Line-2-Via Pitch = 1.6000
#0/787 = 0.0% of non-clock priority nets have been honored.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.1400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 727.77 (MB), peak = 793.90 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Fri Jun 22 12:42:54 2018
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Jun 22 12:42:54 2018
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1285           0        7396     3.99%
#  Metal 2        V         947           0        7396     6.57%
#  Metal 3        H        1285           0        7396     0.00%
#  Metal 4        V         642           0        7396     7.30%
#  Metal 5        H         642           0        7396     0.00%
#  Metal 6        V         642           0        7396     7.30%
#  Metal 7        H         183          31        7396     5.84%
#  Metal 8        V         184          30        7396    20.77%
#  Metal 9        H          76           9        7396    14.63%
#  Metal 10       V          80           6        7396    12.98%
#  --------------------------------------------------------------
#  Total                   5966       4.58%       73960     7.94%
#
#  7 nets (0.21%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 728.88 (MB), peak = 793.90 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 739.35 (MB), peak = 793.90 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 739.39 (MB), peak = 793.90 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2483 (skipped).
#Total number of selected nets for routing = 7.
#Total number of unselected nets (but routable) for routing = 780 (skipped).
#Total number of nets in the design = 3270.
#
#780 skipped nets do not have any wires.
#7 routable nets have only global wires.
#7 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  7               0  
#------------------------------------------------
#        Total                  7               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  7             780  
#------------------------------------------------
#        Total                  7             780  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2     12(0.16%)   (0.16%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  --------------------------------
#     Total     12(0.02%)   (0.02%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.03% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 7
#Total wire length = 772 um.
#Total half perimeter of net bounding box = 417 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 0 um.
#Total wire length on LAYER metal3 = 430 um.
#Total wire length on LAYER metal4 = 342 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 398
#Up-Via Summary (total 398):
#           
#-----------------------
#  Metal 1          143
#  Metal 2          139
#  Metal 3          116
#-----------------------
#                   398 
#
#Total number of involved priority nets 7
#Maximum src to sink distance for priority net 123.9
#Average of max src_to_sink distance for priority net 53.7
#Average of ave src_to_sink distance for priority net 33.2
#Max overcon = 1 tracks.
#Total overcon = 0.02%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 740.03 (MB), peak = 793.90 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 729.33 (MB), peak = 793.90 (MB)
#Start Track Assignment.
#Done with 116 horizontal wires in 1 hboxes and 103 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 7
#Total wire length = 829 um.
#Total half perimeter of net bounding box = 417 um.
#Total wire length on LAYER metal1 = 59 um.
#Total wire length on LAYER metal2 = 0 um.
#Total wire length on LAYER metal3 = 434 um.
#Total wire length on LAYER metal4 = 336 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 398
#Up-Via Summary (total 398):
#           
#-----------------------
#  Metal 1          143
#  Metal 2          139
#  Metal 3          116
#-----------------------
#                   398 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 732.62 (MB), peak = 793.90 (MB)
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 9.88 (MB)
#Total memory = 732.63 (MB)
#Peak memory = 793.90 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 5.1% of the total area was rechecked for DRC, and 17.9% required routing.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 760.07 (MB), peak = 793.90 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 760.08 (MB), peak = 793.90 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 7
#Total wire length = 773 um.
#Total half perimeter of net bounding box = 417 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 1 um.
#Total wire length on LAYER metal3 = 397 um.
#Total wire length on LAYER metal4 = 375 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 456
#Up-Via Summary (total 456):
#           
#-----------------------
#  Metal 1          143
#  Metal 2          143
#  Metal 3          170
#-----------------------
#                   456 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 2.82 (MB)
#Total memory = 735.46 (MB)
#Peak memory = 793.90 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 2.85 (MB)
#Total memory = 735.48 (MB)
#Peak memory = 793.90 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 32.70 (MB)
#Total memory = 745.55 (MB)
#Peak memory = 793.90 (MB)
#Number of warnings = 39
#Total number of warnings = 39
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Jun 22 12:42:54 2018
#
        Clock detailed routing done.
Checking guided vs. routed lengths for 7 nets...

        
        Guided max path lengths
        =======================
        
        ---------------------------------------
        From (um)    To (um)    Number of paths
        ---------------------------------------
          20.000      40.000           5
          40.000      60.000           1
          60.000      80.000           0
          80.000     100.000           0
         100.000     120.000           0
         120.000     140.000           1
        ---------------------------------------
        
        Deviation of routing from guided max path lengths
        =================================================
        
        -------------------------------------
        From (%)    To (%)    Number of paths
        -------------------------------------
        below        0.000           1
          0.000      5.000           2
          5.000     10.000           0
         10.000     15.000           2
         15.000     20.000           0
         20.000     25.000           1
         25.000     30.000           1
        -------------------------------------
        

    Top 4 notable deviations of routed length from guided length
    =============================================================

    Net dp/CTS_16 (25 terminals)
    Guided length:  max path =    43.070um, total =   109.025um
    Routed length:  max path =    54.910um, total =   111.200um
    Deviation:      max path =    27.490%,  total =     1.995%

    Net dp/CTS_17 (20 terminals)
    Guided length:  max path =    38.310um, total =    91.210um
    Routed length:  max path =    46.100um, total =   100.770um
    Deviation:      max path =    20.334%,  total =    10.481%

    Net dp/CTS_18 (24 terminals)
    Guided length:  max path =    38.260um, total =    99.385um
    Routed length:  max path =    40.110um, total =   112.450um
    Deviation:      max path =     4.835%,  total =    13.146%

    Net clk (7 terminals)
    Guided length:  max path =   122.847um, total =   161.588um
    Routed length:  max path =   123.555um, total =   166.565um
    Deviation:      max path =     0.576%,  total =     3.080%

Set FIXED routing status on 7 net(s)
Set FIXED placed status on 6 instance(s)
      Routing using NR in Eagl->NR Step done.
Net route status summary:
  Clock:         7 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=7)
  Non-clock:   780 (unrouted=780, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 2483 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOpt: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] Layer10 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=6108 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 7  numPreroutedWires = 526
[NR-eGR] Read numTotalNets=787  numIgnoredNets=7
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=540  L2=560  L3=560  L4=1120  L5=1120  L6=1120  L7=3200  L8=3200  L9=6400  L10=6400
[NR-eGR] Rule id 1. Nets 780 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 780 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.420600e+03um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2590
[NR-eGR] Layer2(metal2)(V) length: 2.862425e+03um, number of vias: 3319
[NR-eGR] Layer3(metal3)(H) length: 4.818805e+03um, number of vias: 1312
[NR-eGR] Layer4(metal4)(V) length: 2.327915e+03um, number of vias: 97
[NR-eGR] Layer5(metal5)(H) length: 2.808845e+02um, number of vias: 83
[NR-eGR] Layer6(metal6)(V) length: 3.688300e+02um, number of vias: 0
[NR-eGR] Layer7(metal7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(metal8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer9(metal9)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.065886e+04um, number of vias: 7401
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)

CCOpt: Done with congestion repair using flow wrapper.

Net route status summary:
  Clock:         7 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=7)
  Non-clock:   780 (unrouted=0, trialRouted=780, noStatus=0, routed=0, fixed=0)
(Not counting 2483 nets with <2 term connections)
      Leaving CCOpt scope - NanoRouter done. (took cpu=0:00:01.0 real=0:00:01.0)
    Clock implementation routing done.
    Leaving CCOpt scope...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'mips' of instances=743 and nets=3270 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mips.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 948.336M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
    Rebuilding timing graph...
    Rebuilding timing graph done.
    
    Routing Correlation Report
    ==========================
    
    Top/Trunk High-Fanout (>5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.000        0.000        -        0.000         0.000      1.000      1.000         1.000
    S->S Wire Len.       um         95.537       95.592      1.001     23.067        23.256      0.999      1.008         0.991
    S->S Wire Res.       Ohm       199.467      200.099      1.003     61.291        65.699      0.998      1.070         0.931
    S->S Wire Res./um    Ohm         2.062        2.059      0.999      0.208         0.243      0.982      1.150         0.838
    Total Wire Len.      um        161.588      166.565      1.031      0.000         0.000      1.000      1.000         1.000
    Trans. Time          ns          0.003        0.003      0.994      0.000         0.000      0.632      0.800         0.500
    Wire Cap.            fF         16.704       17.069      1.022      0.000         0.000      1.000      1.000         1.000
    Wire Cap./um         fF          0.103        0.102      0.991      0.000         0.000      1.000      1.000         1.000
    Wire Delay           ns          0.002        0.002      0.986      0.000         0.000      0.994      1.050         0.940
    Wire Skew            ns          0.001        0.001      1.000      0.000         0.000      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    Leaf Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns         0.144         0.146      1.011      0.007         0.008      0.958      1.016         0.903
    S->S Wire Len.       um        18.560        20.938      1.128      9.983        11.544      0.903      1.044         0.780
    S->S Wire Res.       Ohm       84.417        87.034      1.031     33.882        37.749      0.818      0.912         0.735
    S->S Wire Res./um    Ohm        5.530         4.930      0.892      2.786         2.318      0.891      0.741         1.071
    Total Wire Len.      um        94.505       101.033      1.069     11.205        14.315      0.882      1.127         0.691
    Trans. Time          ns         0.103         0.105      1.020      0.007         0.007      0.974      1.009         0.941
    Wire Cap.            fF         9.630        10.176      1.057      1.167         1.447      0.877      1.087         0.707
    Wire Cap./um         fF         0.102         0.101      0.989      0.001         0.001      0.729      0.710         0.748
    Wire Delay           ns         0.001         0.001      1.152      0.001         0.001      0.851      1.115         0.649
    Wire Skew            ns         0.000         0.000        -        0.000         0.000      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
    
    Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
    
    -----------------------------------------------------------------------------------------------
    Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
                                                            (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -----------------------------------------------------------------------------------------------
    metal3                        59.090um     63.665um        3.571         0.251         0.896
    metal4                       102.498um    102.900um        1.500         0.255         0.383
    Preferred Layer Adherence    100.000%     100.000%           -             -             -
    -----------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Clock Tree Layer Assignment (Leaf Routes):
    
    -----------------------------------------------------------------------------------------------
    Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
                                                            (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -----------------------------------------------------------------------------------------------
    metal2                         0.000um      0.420um        3.571         0.220         0.786
    metal3                       288.595um    333.340um        3.571         0.251         0.896
    metal4                       278.435um    272.440um        1.500         0.255         0.383
    Preferred Layer Adherence    100.000%      99.931%           -             -             -
    -----------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Post-Route Via Usage Statistics (rule default):
    
    ------------------------------------------------------------------------------------------------------------
    Layer    Via Cell    Res.     Cap.     RC       Trunk    Trunk Usage    Trunk    Leaf     Leaf Usage    Leaf
    Range                (Ohm)    (fF)     (fs)     Usage    (%)            Tags     Usage    (%)           Tags
                                                    Count                            Count                  
    ------------------------------------------------------------------------------------------------------------
    M1-M2    via1_4      4.000    0.000    0.000     135         99%        R          -          -          -
    M1-M2    via1_7      4.000    0.000    0.000       1          1%          -        6         100%       R
    M1-M2    via1_8      4.000    0.000    0.000       1          1%        E          0           0%       E
    M2-M3    via2_5      4.000    0.000    0.000     136         99%        R          6         100%       R
    M2-M3    via2_8      4.000    0.000    0.000       1          1%        E          0           0%       E
    M3-M4    via3_2      4.000    0.000    0.000     157        100%        ER        13         100%       ER
    ------------------------------------------------------------------------------------------------------------
    
    Tag Key:
    	E=Used for route estimates;
    	R=Most frequently used by router for this net type and layer transition.
    
    Consider setting the following to improve routing correlation:
    	set_ccopt_property generate_nanoroute_vias true
    	set_ccopt_property override_vias {{via1_4 via2_5 via3_2}}
    
    
    
    Clock DAG stats after routing clock trees:
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      cell areas       : b=7.714um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=7.714um^2
      cell capacitance : b=8.261fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=8.261fF
      sink capacitance : count=131, total=119.155fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
      wire capacitance : top=0.000fF, trunk=17.069fF, leaf=61.056fF, total=78.124fF
      wire lengths     : top=0.000um, trunk=166.565um, leaf=606.200um, total=772.765um
    Clock DAG net violations after routing clock trees: none
    Clock DAG primary half-corner transition distribution after routing clock trees:
      Trunk : target=0.150ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns}
      Leaf  : target=0.150ns count=6 avg=0.105ns sd=0.008ns min=0.091ns max=0.114ns {6 <= 0.120ns}
    Clock DAG library cell distribution after routing clock trees {count}:
       Bufs: CLKBUF_X3: 5 CLKBUF_X2: 1 
    Primary reporting skew group after routing clock trees:
      skew_group clk/default: insertion delay [min=0.138, max=0.161, avg=0.151, sd=0.007], skew [0.023 vs 0.137, 100% {0.138, 0.161}] (wid=0.006 ws=0.004) (gid=0.157 gs=0.022)
    Skew group summary after routing clock trees:
      skew_group clk/default: insertion delay [min=0.138, max=0.161, avg=0.151, sd=0.007], skew [0.023 vs 0.137, 100% {0.138, 0.161}] (wid=0.006 ws=0.004) (gid=0.157 gs=0.022)
    Clock network insertion delays are now [0.138ns, 0.161ns] average 0.151ns std.dev 0.007ns
    Stage::Routing done. (took cpu=0:00:01.1 real=0:00:01.1)
    Stage::PostConditioning...
    Switching to inst based legalization.
    Legalizer reserving space for clock trees...
    Legalizer reserving space for clock trees done.
    PostConditioning...
      Update timing...
        Updating timing graph...
          
          Leaving CCOpt scope...
#################################################################################
# Design Stage: PreRoute
# Design Name: mips
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Total number of fetched objects 892
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1007.3 CPU=0:00:00.1 REAL=0:00:00.0)
          Leaving CCOpt scope done. (took cpu=0:00:00.2 real=0:00:00.2)
        Updating timing graph done.
        Updating latch analysis...
          Leaving CCOpt scope...
          Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing and buffering
      
      Currently running CTS, using active skew data
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Upsizing to fix DRVs...
        Fixing clock tree DRVs with upsizing: 
        Fixing clock tree DRVs with upsizing: .
        Fixing clock tree DRVs with upsizing: ..
        Fixing clock tree DRVs with upsizing: ...
        Fixing clock tree DRVs with upsizing: ... 20% 
        Fixing clock tree DRVs with upsizing: ... 20% .
        Fixing clock tree DRVs with upsizing: ... 20% ..
        Fixing clock tree DRVs with upsizing: ... 20% ...
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% 
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% .
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% ..
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% ...
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs with upsizing: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 7, tested: 7, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, failed: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        -------------------------------------------
        Net Type    Attempted    Sized    Not Sized
        -------------------------------------------
        top             0          0          0
        trunk           0          0          0
        leaf            0          0          0
        -------------------------------------------
        Total       -              0          0
        -------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
        Max. move: 0.000um, Min. move: 1073741.823um, Avg. move: N/A
        
        Clock DAG stats PostConditioning after Upsizing to fix DRVs:
          cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
          cell areas       : b=7.714um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=7.714um^2
          cell capacitance : b=8.261fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=8.261fF
          sink capacitance : count=131, total=119.155fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
          wire capacitance : top=0.000fF, trunk=17.069fF, leaf=61.056fF, total=78.124fF
          wire lengths     : top=0.000um, trunk=166.565um, leaf=606.200um, total=772.765um
        Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
        Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
          Trunk : target=0.150ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns}
          Leaf  : target=0.150ns count=6 avg=0.105ns sd=0.008ns min=0.091ns max=0.114ns {6 <= 0.120ns}
        Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
           Bufs: CLKBUF_X3: 5 CLKBUF_X2: 1 
        Primary reporting skew group PostConditioning after Upsizing to fix DRVs:
          skew_group clk/default: insertion delay [min=0.138, max=0.161, avg=0.151, sd=0.007], skew [0.023 vs 0.137, 100% {0.138, 0.161}] (wid=0.006 ws=0.004) (gid=0.157 gs=0.022)
        Skew group summary PostConditioning after Upsizing to fix DRVs:
          skew_group clk/default: insertion delay [min=0.138, max=0.161, avg=0.151, sd=0.007], skew [0.023 vs 0.137, 100% {0.138, 0.161}] (wid=0.006 ws=0.004) (gid=0.157 gs=0.022)
        Clock network insertion delays are now [0.138ns, 0.161ns] average 0.151ns std.dev 0.007ns
      Upsizing to fix DRVs done.
      Recomputing CTS skew targets...
        Resolving skew group constraints...
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs...
      Fixing clock tree DRVs: 
      Fixing clock tree DRVs: .
      Fixing clock tree DRVs: ..
      Fixing clock tree DRVs: ...
      Fixing clock tree DRVs: ... 20% 
      Fixing clock tree DRVs: ... 20% .
      Fixing clock tree DRVs: ... 20% ..
      Fixing clock tree DRVs: ... 20% ...
      Fixing clock tree DRVs: ... 20% ... 40% 
      Fixing clock tree DRVs: ... 20% ... 40% .
      Fixing clock tree DRVs: ... 20% ... 40% ..
      Fixing clock tree DRVs: ... 20% ... 40% ...
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
      CCOpt-PostConditioning: considered: 7, tested: 7, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, failed: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------
      Net Type    Attempted    Sized    Not Sized
      -------------------------------------------
      top             0          0          0
      trunk           0          0          0
      leaf            0          0          0
      -------------------------------------------
      Total       -              0          0
      -------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 1073741.823um, Avg. move: N/A
      
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------
      Net Type    Attempted    Sized    Not Sized
      -------------------------------------------
      top             0          0          0
      trunk           0          0          0
      leaf            0          0          0
      -------------------------------------------
      Total       -              0          0
      -------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 1073741.823um, Avg. move: N/A
      
      Clock DAG stats PostConditioning after DRV fixing:
        cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
        cell areas       : b=7.714um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=7.714um^2
        cell capacitance : b=8.261fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=8.261fF
        sink capacitance : count=131, total=119.155fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
        wire capacitance : top=0.000fF, trunk=17.069fF, leaf=61.056fF, total=78.124fF
        wire lengths     : top=0.000um, trunk=166.565um, leaf=606.200um, total=772.765um
      Clock DAG net violations PostConditioning after DRV fixing: none
      Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
        Trunk : target=0.150ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns}
        Leaf  : target=0.150ns count=6 avg=0.105ns sd=0.008ns min=0.091ns max=0.114ns {6 <= 0.120ns}
      Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
         Bufs: CLKBUF_X3: 5 CLKBUF_X2: 1 
      Primary reporting skew group PostConditioning after DRV fixing:
        skew_group clk/default: insertion delay [min=0.138, max=0.161, avg=0.151, sd=0.007], skew [0.023 vs 0.137, 100% {0.138, 0.161}] (wid=0.006 ws=0.004) (gid=0.157 gs=0.022)
      Skew group summary PostConditioning after DRV fixing:
        skew_group clk/default: insertion delay [min=0.138, max=0.161, avg=0.151, sd=0.007], skew [0.023 vs 0.137, 100% {0.138, 0.161}] (wid=0.006 ws=0.004) (gid=0.157 gs=0.022)
      Clock network insertion delays are now [0.138ns, 0.161ns] average 0.151ns std.dev 0.007ns
      Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      Buffering to fix DRVs...
      Rebuffering to fix clock tree DRVs: 
      Rebuffering to fix clock tree DRVs: .
      Rebuffering to fix clock tree DRVs: ..
      Rebuffering to fix clock tree DRVs: ...
      Rebuffering to fix clock tree DRVs: ... 20% 
      Rebuffering to fix clock tree DRVs: ... 20% .
      Rebuffering to fix clock tree DRVs: ... 20% ..
      Rebuffering to fix clock tree DRVs: ... 20% ...
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% 
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% .
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% ..
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% ...
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% 
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% .
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ..
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ...
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
      Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
      CCOpt-PostConditioning: considered: 7, tested: 7, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, failed: 0, buffered: 0
      Clock DAG stats PostConditioning after re-buffering DRV fixing:
        cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
        cell areas       : b=7.714um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=7.714um^2
        cell capacitance : b=8.261fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=8.261fF
        sink capacitance : count=131, total=119.155fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
        wire capacitance : top=0.000fF, trunk=17.069fF, leaf=61.056fF, total=78.124fF
        wire lengths     : top=0.000um, trunk=166.565um, leaf=606.200um, total=772.765um
      Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
      Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
        Trunk : target=0.150ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns}
        Leaf  : target=0.150ns count=6 avg=0.105ns sd=0.008ns min=0.091ns max=0.114ns {6 <= 0.120ns}
      Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
         Bufs: CLKBUF_X3: 5 CLKBUF_X2: 1 
      Primary reporting skew group PostConditioning after re-buffering DRV fixing:
        skew_group clk/default: insertion delay [min=0.138, max=0.161, avg=0.151, sd=0.007], skew [0.023 vs 0.137, 100% {0.138, 0.161}] (wid=0.006 ws=0.004) (gid=0.157 gs=0.022)
      Skew group summary PostConditioning after re-buffering DRV fixing:
        skew_group clk/default: insertion delay [min=0.138, max=0.161, avg=0.151, sd=0.007], skew [0.023 vs 0.137, 100% {0.138, 0.161}] (wid=0.006 ws=0.004) (gid=0.157 gs=0.022)
      Clock network insertion delays are now [0.138ns, 0.161ns] average 0.151ns std.dev 0.007ns
      Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -----
      Cause
      -----
        (empty table)
      -----
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes...
      Reconnecting optimized routes done.
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
      Set dirty flag on 0 insts, 0 nets
      Leaving CCOpt scope...
      Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'mips' of instances=743 and nets=3270 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mips.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 997.762M)
      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning done.
Net route status summary:
  Clock:         7 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=7)
  Non-clock:   780 (unrouted=0, trialRouted=780, noStatus=0, routed=0, fixed=0)
(Not counting 2483 nets with <2 term connections)
    Rebuilding timing graph...
    Rebuilding timing graph done.
    Clock DAG stats after post-conditioning:
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      cell areas       : b=7.714um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=7.714um^2
      cell capacitance : b=8.261fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=8.261fF
      sink capacitance : count=131, total=119.155fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
      wire capacitance : top=0.000fF, trunk=17.069fF, leaf=61.056fF, total=78.124fF
      wire lengths     : top=0.000um, trunk=166.565um, leaf=606.200um, total=772.765um
    Clock DAG net violations after post-conditioning: none
    Clock DAG primary half-corner transition distribution after post-conditioning:
      Trunk : target=0.150ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns}
      Leaf  : target=0.150ns count=6 avg=0.105ns sd=0.008ns min=0.091ns max=0.114ns {6 <= 0.120ns}
    Clock DAG library cell distribution after post-conditioning {count}:
       Bufs: CLKBUF_X3: 5 CLKBUF_X2: 1 
    Primary reporting skew group after post-conditioning:
      skew_group clk/default: insertion delay [min=0.138, max=0.161, avg=0.151, sd=0.007], skew [0.023 vs 0.137, 100% {0.138, 0.161}] (wid=0.006 ws=0.004) (gid=0.157 gs=0.022)
    Skew group summary after post-conditioning:
      skew_group clk/default: insertion delay [min=0.138, max=0.161, avg=0.151, sd=0.007], skew [0.023 vs 0.137, 100% {0.138, 0.161}] (wid=0.006 ws=0.004) (gid=0.157 gs=0.022)
    Clock network insertion delays are now [0.138ns, 0.161ns] average 0.151ns std.dev 0.007ns
    Stage::PostConditioning done. (took cpu=0:00:00.3 real=0:00:00.3)
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -----------------------------------------------------------
  Cell type                     Count    Area     Capacitance
  -----------------------------------------------------------
  Buffers                         6      7.714       8.261
  Inverters                       0      0.000       0.000
  Integrated Clock Gates          0      0.000       0.000
  Non-Integrated Clock Gates      0      0.000       0.000
  Clock Logic                     0      0.000       0.000
  All                             6      7.714       8.261
  -----------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      166.565
  Leaf       606.200
  Total      772.765
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  -------------------------------------
  Type     Gate       Wire      Total
  -------------------------------------
  Top        0.000     0.000      0.000
  Trunk      8.261    17.069     25.329
  Leaf     119.155    61.056    180.210
  Total    127.415    78.124    205.540
  -------------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  ----------------------------------------------------------
  Count    Total      Average    Std. Dev.    Min      Max
  ----------------------------------------------------------
   131     119.155     0.910       0.000      0.910    0.910
  ----------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ---------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution
  ---------------------------------------------------------------------------------------
  Trunk       0.150       1       0.003       0.000      0.003    0.003    {1 <= 0.030ns}
  Leaf        0.150       6       0.105       0.008      0.091    0.114    {6 <= 0.120ns}
  ---------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ------------------------------------------
  Name         Type      Inst     Inst Area 
                         Count    (um^2)
  ------------------------------------------
  CLKBUF_X3    buffer      5        6.650
  CLKBUF_X2    buffer      1        1.064
  ------------------------------------------
  
  
  Primary reporting skew group summary at end of CTS:
  ===================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner           Skew Group     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  default:setup.late    clk/default    0.138     0.161     0.023       0.137         0.004           0.003           0.151        0.007     100% {0.138, 0.161}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner           Skew Group     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  default:setup.late    clk/default    0.138     0.161     0.023       0.137         0.004           0.003           0.151        0.007     100% {0.138, 0.161}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.138ns, 0.161ns] average 0.151ns std.dev 0.007ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
  CCOpt::Phase::Implementation done. (took cpu=0:00:01.5 real=0:00:01.5)
Synthesizing clock trees done.
Tidy Up And Update Timing...
Connecting clock gate test enables...
Connecting clock gate test enables done.
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: mips
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Total number of fetched objects 892
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=969.145 CPU=0:00:00.0 REAL=0:00:00.0)
	Clock: clk, View: default, Ideal Latency: 0, Propagated Latency: 0.150456
	 Executing: set_clock_latency -source -early -min -rise -0.150456 [get_pins clk]
	Clock: clk, View: default, Ideal Latency: 0, Propagated Latency: 0.150456
	 Executing: set_clock_latency -source -late -min -rise -0.150456 [get_pins clk]
	Clock: clk, View: default, Ideal Latency: 0, Propagated Latency: 0.142335
	 Executing: set_clock_latency -source -early -min -fall -0.142335 [get_pins clk]
	Clock: clk, View: default, Ideal Latency: 0, Propagated Latency: 0.142335
	 Executing: set_clock_latency -source -late -min -fall -0.142335 [get_pins clk]
	Clock: clk, View: default, Ideal Latency: 0, Propagated Latency: 0.150456
	 Executing: set_clock_latency -source -early -max -rise -0.150456 [get_pins clk]
	Clock: clk, View: default, Ideal Latency: 0, Propagated Latency: 0.150456
	 Executing: set_clock_latency -source -late -max -rise -0.150456 [get_pins clk]
	Clock: clk, View: default, Ideal Latency: 0, Propagated Latency: 0.142335
	 Executing: set_clock_latency -source -early -max -fall -0.142335 [get_pins clk]
	Clock: clk, View: default, Ideal Latency: 0, Propagated Latency: 0.142335
	 Executing: set_clock_latency -source -late -max -fall -0.142335 [get_pins clk]
Setting all clocks to propagated mode.
Clock DAG stats after update timingGraph:
  cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
  cell areas       : b=7.714um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=7.714um^2
  cell capacitance : b=8.261fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=8.261fF
  sink capacitance : count=131, total=119.155fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
  wire capacitance : top=0.000fF, trunk=17.069fF, leaf=61.056fF, total=78.124fF
  wire lengths     : top=0.000um, trunk=166.565um, leaf=606.200um, total=772.765um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.150ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns}
  Leaf  : target=0.150ns count=6 avg=0.105ns sd=0.008ns min=0.091ns max=0.114ns {6 <= 0.120ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUF_X3: 5 CLKBUF_X2: 1 
Primary reporting skew group after update timingGraph:
  skew_group clk/default: insertion delay [min=0.138, max=0.161, avg=0.151, sd=0.007], skew [0.023 vs 0.137, 100% {0.138, 0.161}] (wid=0.006 ws=0.004) (gid=0.157 gs=0.022)
Skew group summary after update timingGraph:
  skew_group clk/default: insertion delay [min=0.138, max=0.161, avg=0.151, sd=0.007], skew [0.023 vs 0.137, 100% {0.138, 0.161}] (wid=0.006 ws=0.004) (gid=0.157 gs=0.022)
Clock network insertion delays are now [0.138ns, 0.161ns] average 0.151ns std.dev 0.007ns
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.1 real=0:00:00.1)
Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
External::optDesign...
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 880.6M, totSessionCpu=0:00:23 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=880.6M)
Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: mips
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Total number of fetched objects 892
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1104.97 CPU=0:00:00.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:00:23.7 mem=1105.0M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.043  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   149   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.957%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 961.8M, totSessionCpu=0:00:24 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 961.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 961.8M) ***
*** Starting optimizing excluded clock nets MEM= 961.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 961.8M) ***
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 7 nets with fixed/cover wires excluded.
Info: 7 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.053  TNS Slack 0.000 Density 5.96
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     5.96%|        -|   0.053|   0.000|   0:00:00.0| 1139.4M|
|     5.95%|        2|   0.053|   0.000|   0:00:00.0| 1139.4M|
|     5.95%|        0|   0.053|   0.000|   0:00:00.0| 1139.4M|
|     5.92%|        5|   0.053|   0.000|   0:00:00.0| 1139.4M|
|     5.92%|        0|   0.053|   0.000|   0:00:00.0| 1139.4M|
|     5.92%|        0|   0.053|   0.000|   0:00:00.0| 1139.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.053  TNS Slack 0.000 Density 5.92
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 7 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:00.4) (real = 0:00:00.0) **
*** Starting refinePlace (0:00:24.2 mem=1139.4M) ***
Total net bbox length = 8.629e+03 (4.162e+03 4.467e+03) (ext = 1.651e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 743 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1139.4MB
Summary Report:
Instances move: 0 (out of 737 movable)
Instances flipped: 1
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.630e+03 (4.162e+03 4.468e+03) (ext = 1.651e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1139.4MB
*** Finished refinePlace (0:00:24.2 mem=1139.4M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1139.4M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1139.4M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=997.82M, totSessionCpu=0:00:24).
[NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] Layer10 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=6108 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 7  numPreroutedWires = 526
[NR-eGR] Read numTotalNets=787  numIgnoredNets=7
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=540  L2=560  L3=560  L4=1120  L5=1120  L6=1120  L7=3200  L8=3200  L9=6400  L10=6400
[NR-eGR] Rule id 1. Nets 780 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 780 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.417800e+03um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 2590
[NR-eGR] Layer2(metal2)(V) length: 2.882195e+03um, number of vias: 3318
[NR-eGR] Layer3(metal3)(H) length: 4.815485e+03um, number of vias: 1310
[NR-eGR] Layer4(metal4)(V) length: 2.310590e+03um, number of vias: 98
[NR-eGR] Layer5(metal5)(H) length: 2.814445e+02um, number of vias: 83
[NR-eGR] Layer6(metal6)(V) length: 3.668700e+02um, number of vias: 0
[NR-eGR] Layer7(metal7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(metal8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer9(metal9)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.065658e+04um, number of vias: 7399
[NR-eGR] End Peak syMemory usage = 975.6 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.05 seconds
Extraction called for design 'mips' of instances=743 and nets=878 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mips.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 975.621M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: mips
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Total number of fetched objects 892
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1023.05 CPU=0:00:00.1 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
Info: 7 nets with fixed/cover wires excluded.
Info: 7 clock nets excluded from IPO operation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran                  |      max-cap                   |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |    wViol   |  nets   |  terms  |    wViol   |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   | 3.97 |          0|          0|          0|   5.92  |            |           |
|     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   | 3.97 |          0|          0|          0|   5.92  |   0:00:00.0|    1114.6M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 7 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1114.6M) ***

End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
doiPBLastSyncSlave
Extraction called for design 'mips' of instances=743 and nets=878 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mips.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1073.344M)
#################################################################################
# Design Stage: PreRoute
# Design Name: mips
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Total number of fetched objects 892
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1080.29 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:25.0 mem=1080.3M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 967.8M, totSessionCpu=0:00:25 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.967  |  3.967  |  8.016  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   149   |   123   |   61    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.923%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 965.8M, totSessionCpu=0:00:25 **
*** Finished optDesign ***
External::optDesign done. (took cpu=0:00:02.4 real=0:00:03.2)
Runtime done. (took cpu=0:00:05.4 real=0:00:06.2)
Coverage % = 98.3

Runtime Summary:
================

------------------------------------------------------------------------------------------------------
wall  % time  children  called  name
------------------------------------------------------------------------------------------------------
6.16  100.00    6.16      0         
6.16  100.00    6.05      1     Runtime
0.43    6.90    0.43      1     CCOpt::Phase::Initialization
0.43    6.90    0.43      1         Check Prerequisites
0.01    0.13    0.00      1         Leaving CCOpt scope - CheckPlace
0.42    6.77    0.00      1         Validating CTS configuration
0.04    0.60    0.00      1         Leaving CCOpt scope - optDesignGlobalRouteStep
0.35    5.63    0.00      1         Validating CTS configuration
0.02    0.28    0.00      1         Preparing To Balance
0.42    6.84    0.42      1     CCOpt::Phase::Clustering
0.31    5.00    0.27      1       Stage::DRV Fixing
0.26    4.20    0.04      1         Clustering
0.04    0.66    0.00      1         Leaving CCOpt scope - RefinePlacement
0.01    0.09    0.00      1         Leaving CCOpt scope
0.00    0.06    0.00      1         Fixing clock tree slew time and max cap violations
0.00    0.06    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
0.11    1.84    0.11      1       Stage::Insertion Delay Reduction
0.00    0.05    0.00      1         Removing unnecessary root buffering
0.00    0.05    0.00      1         Removing unconstrained drivers
0.02    0.34    0.00      1         Reducing insertion delay 1
0.00    0.05    0.00      1         Removing longest path buffering
0.08    1.35    0.00      1         Reducing insertion delay 2
1.52   24.68    1.47      1     CCOpt::Phase::Implementation
0.01    0.23    0.01      1       Stage::Reducing Power
0.01    0.18    0.00      1         Reducing clock tree power 1
0.00    0.05    0.00      1         Reducing clock tree power 2
0.05    0.76    0.04      1       Stage::Balancing
0.04    0.64    0.02      1         Approximately balancing fragments step
0.02    0.33    0.00      1         Approximately balancing fragments bottom up
0.00    0.06    0.00      1         Improving fragments clock skew
0.01    0.19    0.00      1         Approximately balancing step
0.00    0.05    0.00      1         Fixing clock tree overload
0.00    0.05    0.00      1         Approximately balancing paths
0.01    0.09    0.00      1         Leaving CCOpt scope
0.02    0.30    0.02      1       Stage::Polishing
0.00    0.06    0.00      1         Improving clock skew
0.01    0.19    0.00      1         Reducing clock tree power 3
0.00    0.05    0.00      1         Improving insertion delay
1.08   17.45    1.03      1       Stage::Routing
0.07    1.07    0.00      1         Leaving CCOpt scope - ClockRefiner
0.95   15.48    0.00      1         Leaving CCOpt scope - NanoRouter
0.01    0.08    0.00      1         Leaving CCOpt scope
0.29    4.77    0.19      1       Stage::PostConditioning
0.18    3.00    0.00      3         Leaving CCOpt scope
0.00    0.06    0.00      1         Fixing DRVs
0.00    0.06    0.00      1         Buffering to fix DRVs
0.09    1.44    0.00      1         Tidy Up And Update Timing
3.20   51.88    0.00      1     External::optDesign
------------------------------------------------------------------------------------------------------


*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          6  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2882          4  Unable to find the resistance for via '%...
WARNING   IMPSP-5140           1  Global net connect rules have not been c...
WARNING   IMPSP-315            1  Found %d instances insts with no PG Term...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-1184        2  The library has no usable balanced %ss f...
*** Message Summary: 21 warning(s), 0 error(s)

**ccopt_design ... cpu = 0:00:05, real = 0:00:06, mem = 855.9M, totSessionCpu=0:00:25 **
#- Begin Save netlist data ... (date=06/22 12:42:58, mem=855.9M)
Writing Binary DB to cts.enc.dat.tmp/mips.v.bin ...
#- End Save netlist data ... (date=06/22 12:42:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=385.3M, current mem=1369.9M)
#- Begin Save AAE data ... (date=06/22 12:42:58, mem=1369.9M)
Saving AAE Data ...
#- End Save AAE data ... (date=06/22 12:42:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=385.3M, current mem=1369.9M)
#- Begin Save clock tree data ... (date=06/22 12:42:58, mem=1369.9M)
#- End Save clock tree data ... (date=06/22 12:42:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=385.4M, current mem=1369.9M)
Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
#- Begin Save floorplan data ... (date=06/22 12:42:59, mem=1370.9M)
Saving floorplan file ...
#- End Save floorplan data ... (date=06/22 12:42:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=385.5M, current mem=1370.9M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
#- Begin Save placement data ... (date=06/22 12:42:59, mem=1370.9M)
** Saving stdCellPlacement_binary (version# 1) ...
#- End Save placement data ... (date=06/22 12:42:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=385.5M, current mem=1370.9M)
#- Begin Save routing data ... (date=06/22 12:42:59, mem=1370.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1370.9M) ***
#- End Save routing data ... (date=06/22 12:42:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=386.5M, current mem=1370.9M)
Saving property file cts.enc.dat.tmp/mips.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1370.9M) ***
#Saving pin access info...
#
#- Begin Save power constraints data ... (date=06/22 12:42:59, mem=1370.9M)
#- End Save power constraints data ... (date=06/22 12:42:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=386.5M, current mem=1370.9M)
Saving rc congestion map cts.enc.dat.tmp/mips.congmap.gz ...
No integration constraint in the design.



Generated self-contained design cts.enc.dat.tmp
*** Message Summary: 0 warning(s), 0 error(s)

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 885.1M, totSessionCpu=0:00:26 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=885.1M)
Compute RC Scale Done ...
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:00:26.3 mem=1103.3M ***
*info: Run optDesign holdfix with 1 thread.
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: mips
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Total number of fetched objects 892
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3.8125 CPU=0:00:00.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:00:00.2 mem=3.8M)

Active hold views:
 default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:00:00.2 mem=3.8M ***
Done building hold timer [406 node(s), 447 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:00:00.2 mem=9.5M ***
_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: mips
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Total number of fetched objects 892
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1201.84 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:26.7 mem=1201.8M)
Done building cte setup timing graph (fixHold) cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:00:26.7 mem=1201.8M ***
Restoring autoHoldViews:  default

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default
Hold  views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.967  |  3.967  |  8.016  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   149   |   123   |   61    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.039  |  0.216  | -0.039  |
|           TNS (ns):| -0.138  |  0.000  | -0.138  |
|    Violating Paths:|    4    |    0    |    4    |
|          All Paths:|   149   |   123   |   61    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.923%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------

*Info: minBufDelay = 66.7 ps, libStdDelay = 26.5 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: default
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1137.9M, totSessionCpu=0:00:27 **
Info: 7 nets with fixed/cover wires excluded.
Info: 7 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:27.0 mem=1137.9M density=5.923% ***

Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.039|    -0.14|       4|          0|       0(     0)|     5.92%|   0:00:01.0|  1137.9M|
|   1|  -0.039|    -0.14|       4|          0|       0(     0)|     5.92%|   0:00:01.0|  1137.9M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.039|    -0.14|       4|          0|       0(     0)|     5.92%|   0:00:01.0|  1137.9M|
|   1|  -0.026|    -0.03|       1|          1|       0(     0)|     5.93%|   0:00:01.0|  1139.7M|
|   2|   0.031|     0.00|       0|          1|       0(     0)|     5.93%|   0:00:01.0|  1139.7M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 2 cells added for Phase I

*** Finished Core Fixing (fixHold) cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:27.1 mem=1139.7M density=5.930% ***

*info:
*info: Added a total of 2 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            2 cells of type 'CLKBUF_X1' used

*** Starting refinePlace (0:00:27.1 mem=1139.7M) ***
Total net bbox length = 8.649e+03 (4.167e+03 4.482e+03) (ext = 1.651e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 745 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 76.687%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1139.7MB
Summary Report:
Instances move: 0 (out of 739 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.649e+03 (4.167e+03 4.482e+03) (ext = 1.651e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1139.7MB
*** Finished refinePlace (0:00:27.1 mem=1139.7M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1139.7M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1139.7M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:00:27.1 mem=1139.7M density=5.930%) ***
*** Steiner Routed Nets: 0.380%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 0.380%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
[NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] Layer10 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=6108 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 7  numPreroutedWires = 526
[NR-eGR] Read numTotalNets=789  numIgnoredNets=7
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 782 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=540  L2=560  L3=560  L4=1120  L5=1120  L6=1120  L7=3200  L8=3200  L9=6400  L10=6400
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 782 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.431800e+03um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1006.1 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 967.6M, totSessionCpu=0:00:27 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: mips
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Total number of fetched objects 894
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:00:00.2 mem=0.0M)
_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: mips
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Total number of fetched objects 894
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1024.57 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:27.4 mem=1024.6M)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 default 
Hold  views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.967  |  3.967  |  8.016  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   149   |   123   |   61    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.031  |  0.216  |  0.031  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   149   |   123   |   61    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.930%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 966.3M, totSessionCpu=0:00:28 **
*** Finished optDesign ***
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 810.82 (MB), peak = 849.51 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#default_rc_corner has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: mulit-cut via swapping is disabled by user.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=966.3M, init mem=966.3M)
*info: Placed = 745            (Fixed = 6)
*info: Unplaced = 0           
Placement Density:5.93%(1332/22457)
Placement Density (including fixed std cells):5.93%(1332/22457)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=966.3M)
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: auto set of routeWithSiDriven to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (7) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=966.3M) ***

globalDetailRoute

#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Fri Jun 22 12:43:04 2018
#
#Generating timing data, please wait...
#789 total nets, 7 already routed, 7 will ignore in trialRoute
[NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
Total number of fetched objects 894
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1024.07 CPU=0:00:00.1 REAL=0:00:00.0)

**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 795.18 (MB), peak = 849.51 (MB)
#Done generating timing data.
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#Start reading timing information from file .timing_file_15708.tif.gz ...
#Read in timing information for 28 ports, 745 instances from timing file .timing_file_15708.tif.gz.
#NanoRoute Version 16.21-s078_1 NR170119-1828/16_21-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.950.
#Voltage range [0.000 - 0.000] has 20 nets.
#Voltage range [0.950 - 0.950] has 2 nets.
#Voltage range [0.000 - 0.950] has 858 nets.
# metal1       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1350
# metal2       V   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1400
# metal3       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1400
# metal4       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
# metal5       H   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
# metal6       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
# metal7       H   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
# metal8       V   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
# metal9       H   Track-Pitch = 1.6000    Line-2-Via Pitch = 1.6000
# metal10      V   Track-Pitch = 1.6800    Line-2-Via Pitch = 1.6000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.1400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 710.08 (MB), peak = 849.51 (MB)
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Fri Jun 22 12:43:05 2018
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Jun 22 12:43:05 2018
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1285           0        7396     3.98%
#  Metal 2        V         947           0        7396     6.57%
#  Metal 3        H        1285           0        7396     0.00%
#  Metal 4        V         642           0        7396     7.30%
#  Metal 5        H         642           0        7396     0.00%
#  Metal 6        V         642           0        7396     7.30%
#  Metal 7        H         183          31        7396     5.84%
#  Metal 8        V         184          30        7396    20.77%
#  Metal 9        H          76           9        7396    14.63%
#  Metal 10       V          80           6        7396    12.98%
#  --------------------------------------------------------------
#  Total                   5966       4.58%       73960     7.94%
#
#  7 nets (0.80%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 710.72 (MB), peak = 849.51 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 722.88 (MB), peak = 849.51 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 723.04 (MB), peak = 849.51 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 91 (skipped).
#Total number of routable nets = 789.
#Total number of nets in the design = 880.
#
#782 routable nets have only global wires.
#7 routable nets have only detail routed wires.
#7 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             782  
#-----------------------------
#        Total             782  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  7             782  
#------------------------------------------------
#        Total                  7             782  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)           (7)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     27(0.37%)     21(0.28%)      9(0.12%)      1(0.01%)   (0.78%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total     27(0.04%)     21(0.03%)      9(0.01%)      1(0.00%)   (0.08%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 7
#  Overflow after GR: 0.00% H + 0.16% V
#
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 7
#Total wire length = 10094 um.
#Total half perimeter of net bounding box = 9221 um.
#Total wire length on LAYER metal1 = 10 um.
#Total wire length on LAYER metal2 = 4014 um.
#Total wire length on LAYER metal3 = 5094 um.
#Total wire length on LAYER metal4 = 976 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 4602
#Up-Via Summary (total 4602):
#           
#-----------------------
#  Metal 1         2489
#  Metal 2         1832
#  Metal 3          281
#-----------------------
#                  4602 
#
#Max overcon = 7 tracks.
#Total overcon = 0.08%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 723.22 (MB), peak = 849.51 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 712.93 (MB), peak = 849.51 (MB)
#Start Track Assignment.
#Done with 1153 horizontal wires in 1 hboxes and 1164 vertical wires in 1 hboxes.
#Done with 236 horizontal wires in 1 hboxes and 250 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)       (long ovlp) 
#----------------------------------------------------
# metal1        10.54 	  0.00%  	  0.00%
# metal2      3975.96 	  0.12%  	  0.00%
# metal3      4662.68 	  0.05%  	  0.00%
# metal4       609.56 	  0.00%  	  0.00%
# metal5         0.00 	  0.00%  	  0.00%
# metal6         0.00 	  0.00%  	  0.00%
# metal7         0.00 	  0.00%  	  0.00%
# metal8         0.00 	  0.00%  	  0.00%
# metal9         0.00 	  0.00%  	  0.00%
# metal10        0.00 	  0.00%  	  0.00%
#----------------------------------------------------
# All        9258.74  	  0.08% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 7
#Total wire length = 10629 um.
#Total half perimeter of net bounding box = 9221 um.
#Total wire length on LAYER metal1 = 414 um.
#Total wire length on LAYER metal2 = 3969 um.
#Total wire length on LAYER metal3 = 5263 um.
#Total wire length on LAYER metal4 = 982 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 4602
#Up-Via Summary (total 4602):
#           
#-----------------------
#  Metal 1         2489
#  Metal 2         1832
#  Metal 3          281
#-----------------------
#                  4602 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 716.50 (MB), peak = 849.51 (MB)
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.19 (MB)
#Total memory = 716.50 (MB)
#Peak memory = 849.51 (MB)
#routeSiEffort set to high
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#9 out of 745 instances need to be verified(marked ipoed).
#1.1% of the total area is being checked for drcs
#1.1% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 749.93 (MB), peak = 849.51 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 749.93 (MB), peak = 849.51 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 7
#Total wire length = 10636 um.
#Total half perimeter of net bounding box = 9221 um.
#Total wire length on LAYER metal1 = 1028 um.
#Total wire length on LAYER metal2 = 4325 um.
#Total wire length on LAYER metal3 = 4186 um.
#Total wire length on LAYER metal4 = 1098 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 4465
#Up-Via Summary (total 4465):
#           
#-----------------------
#  Metal 1         2705
#  Metal 2         1441
#  Metal 3          319
#-----------------------
#                  4465 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 0.18 (MB)
#Total memory = 716.68 (MB)
#Peak memory = 849.51 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Jun 22 12:43:07 2018
#
#
#Start Post Route Wire Spread.
#Done with 217 horizontal wires in 2 hboxes and 239 vertical wires in 2 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 7
#Total wire length = 10776 um.
#Total half perimeter of net bounding box = 9221 um.
#Total wire length on LAYER metal1 = 1039 um.
#Total wire length on LAYER metal2 = 4395 um.
#Total wire length on LAYER metal3 = 4236 um.
#Total wire length on LAYER metal4 = 1106 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 4465
#Up-Via Summary (total 4465):
#           
#-----------------------
#  Metal 1         2705
#  Metal 2         1441
#  Metal 3          319
#-----------------------
#                  4465 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 742.29 (MB), peak = 849.51 (MB)
#CELL_VIEW mips,init has no DRC violation.
#Total number of DRC violations = 0
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 717.64 (MB), peak = 849.51 (MB)
#CELL_VIEW mips,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 7
#Total wire length = 10776 um.
#Total half perimeter of net bounding box = 9221 um.
#Total wire length on LAYER metal1 = 1039 um.
#Total wire length on LAYER metal2 = 4395 um.
#Total wire length on LAYER metal3 = 4236 um.
#Total wire length on LAYER metal4 = 1106 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 4465
#Up-Via Summary (total 4465):
#           
#-----------------------
#  Metal 1         2705
#  Metal 2         1441
#  Metal 3          319
#-----------------------
#                  4465 
#
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -0.98 (MB)
#Total memory = 715.52 (MB)
#Peak memory = 849.51 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = -95.86 (MB)
#Total memory = 715.02 (MB)
#Peak memory = 849.51 (MB)
#Number of warnings = 2
#Total number of warnings = 43
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Jun 22 12:43:07 2018
#
#routeDesign: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 715.02 (MB), peak = 849.51 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
*** Message Summary: 2 warning(s), 0 error(s)

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 905.3M, totSessionCpu=0:00:31 **
#Created 135 library cell signatures
#Created 880 NETS and 0 SPECIALNETS signatures
#Created 745 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 732.91 (MB), peak = 849.51 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 732.93 (MB), peak = 849.51 (MB)
Begin checking placement ... (start mem=905.3M, init mem=905.3M)
*info: Placed = 745            (Fixed = 6)
*info: Unplaced = 0           
Placement Density:5.93%(1332/22457)
Placement Density (including fixed std cells):5.93%(1332/22457)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=905.3M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Opt: RC extraction mode changed to 'detail'
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for tQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'tQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for tQuantus extraction to take place.
Extraction called for design 'mips' of instances=745 and nets=880 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design mips.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_15708_cad2_j151080D_fsgWD0/mips_15708_0P1kXf.rcdb.d  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 905.3M)
Extracted 10.0271% (CPU Time= 0:00:00.0  MEM= 963.3M)
Extracted 20.0271% (CPU Time= 0:00:00.0  MEM= 963.3M)
Extracted 30.0271% (CPU Time= 0:00:00.0  MEM= 963.3M)
Extracted 40.0271% (CPU Time= 0:00:00.0  MEM= 963.3M)
Extracted 50.0271% (CPU Time= 0:00:00.0  MEM= 963.3M)
Extracted 60.0271% (CPU Time= 0:00:00.0  MEM= 963.3M)
Extracted 70.0271% (CPU Time= 0:00:00.0  MEM= 963.3M)
Extracted 80.0271% (CPU Time= 0:00:00.0  MEM= 963.3M)
Extracted 90.0271% (CPU Time= 0:00:00.0  MEM= 963.3M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 963.3M)
Number of Extracted Resistors     : 11835
Number of Extracted Ground Cap.   : 12621
Number of Extracted Coupling Cap. : 21556
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 926.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 934.312M)
Initializing multi-corner resistance tables ...
Unfixed 0 ViaPillar Nets
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:         7 (unrouted=0, trialRouted=0, noStatus=0, routed=7, fixed=0)
  Non-clock:   782 (unrouted=0, trialRouted=0, noStatus=0, routed=782, fixed=0)
(Not counting 91 nets with <2 term connections)
PRO...
Relaxing cts_adjacent_rows_legal and cts_cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Legalizer reserving space for clock trees...
  Legalizer reserving space for clock trees done.
  Validating CTS configuration...
  Non-default CCOpt properties:
  adjacent_rows_legal: 1 (default: false)
  allow_non_fterm_identical_swaps: 0 (default: true)
  buffer_cells is set for at least one key
  cell_density is set for at least one key
  clock_nets_detailed_routed: 1 (default: false)
  preferred_extra_space is set for at least one key
  primary_delay_corner: default (default: )
  pro_enable_post_commit_delay_update: 0 (default: true)
  route_type is set for at least one key
  target_insertion_delay is set for at least one key
  target_skew is set for at least one key
  target_skew_wire is set for at least one key
  Library Trimming...
    Rebuilding timing graph...
    Rebuilding timing graph done.
    Library trimming buffers in power domain auto-default and half-corner default:setup.late removed 0 of 3 cells
    Library trimming clock gates in power domain auto-default and half-corner default:setup.late removed 0 of 4 cells
    To disable library trimming, set_ccopt_property library_trimming false.
  Library Trimming done.
  
  Logic Sizing Table:
  
  ----------------------------------------------------------
  Cell    Instance count    Source    Eligible library cells
  ----------------------------------------------------------
    (empty table)
  ----------------------------------------------------------
  
  
  No ideal nets found in the clock tree
  Validating CTS configuration done. (took cpu=0:00:00.4 real=0:00:00.4)
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Non-default CCOpt properties:
    adjacent_rows_legal: 1 (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    buffer_cells is set for at least one key
    cell_density is set for at least one key
    clock_nets_detailed_routed: 1 (default: false)
    preferred_extra_space is set for at least one key
    primary_delay_corner: default (default: )
    pro_enable_post_commit_delay_update: 0 (default: true)
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    No ideal nets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  Invalidating timing
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Resetting previous bufferability status on all nets so that PRO will attempt to fix all clock tree violations.
  Clock DAG stats PRO initial state:
    cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
    cell areas       : b=7.714um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=7.714um^2
    cell capacitance : b=8.261fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=8.261fF
    sink capacitance : count=131, total=119.155fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
    wire capacitance : top=0.000fF, trunk=15.973fF, leaf=64.526fF, total=80.499fF
    wire lengths     : top=0.000um, trunk=166.565um, leaf=606.200um, total=772.765um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.150ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns}
    Leaf  : target=0.150ns count=6 avg=0.107ns sd=0.009ns min=0.091ns max=0.116ns {6 <= 0.120ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: CLKBUF_X3: 5 CLKBUF_X2: 1 
  Primary reporting skew group PRO initial state:
    skew_group default.clk/default: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/default: insertion delay [min=0.138, max=0.162, avg=0.152, sd=0.008], skew [0.024 vs 0.137, 100% {0.138, 0.162}] (wid=0.006 ws=0.004) (gid=0.159 gs=0.024)
  Clock network insertion delays are now [0.138ns, 0.162ns] average 0.152ns std.dev 0.008ns
  Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
  Recomputing CTS skew targets done.
  Fixing DRVs...
  Fixing clock tree DRVs: 
  Fixing clock tree DRVs: .
  Fixing clock tree DRVs: ..
  Fixing clock tree DRVs: ...
  Fixing clock tree DRVs: ... 20% 
  Fixing clock tree DRVs: ... 20% .
  Fixing clock tree DRVs: ... 20% ..
  Fixing clock tree DRVs: ... 20% ...
  Fixing clock tree DRVs: ... 20% ... 40% 
  Fixing clock tree DRVs: ... 20% ... 40% .
  Fixing clock tree DRVs: ... 20% ... 40% ..
  Fixing clock tree DRVs: ... 20% ... 40% ...
  Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
  Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
  Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
  Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
  Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
  Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
  Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
  Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
  Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
  CCOpt-PRO: considered: 7, tested: 7, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, failed: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------
  Net Type    Attempted    Sized    Not Sized
  -------------------------------------------
  top             0          0          0
  trunk           0          0          0
  leaf            0          0          0
  -------------------------------------------
  Total       -              0          0
  -------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
  Max. move: 0.000um, Min. move: 1073741.823um, Avg. move: N/A
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
    cell areas       : b=7.714um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=7.714um^2
    cell capacitance : b=8.261fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=8.261fF
    sink capacitance : count=131, total=119.155fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
    wire capacitance : top=0.000fF, trunk=15.973fF, leaf=64.526fF, total=80.499fF
    wire lengths     : top=0.000um, trunk=166.565um, leaf=606.200um, total=772.765um
  Clock DAG net violations PRO after DRV fixing: none
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.150ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns}
    Leaf  : target=0.150ns count=6 avg=0.107ns sd=0.009ns min=0.091ns max=0.116ns {6 <= 0.120ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: CLKBUF_X3: 5 CLKBUF_X2: 1 
  Primary reporting skew group PRO after DRV fixing:
    skew_group default.clk/default: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk/default: insertion delay [min=0.138, max=0.162, avg=0.152, sd=0.008], skew [0.024 vs 0.137, 100% {0.138, 0.162}] (wid=0.006 ws=0.004) (gid=0.159 gs=0.024)
  Clock network insertion delays are now [0.138ns, 0.162ns] average 0.152ns std.dev 0.008ns
  Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  
  Slew Diagnostics: After DRV fixing
  ==================================
  
  Global Causes:
  
  -------------------------------------
  Cause
  -------------------------------------
  DRV fixing with buffering is disabled
  -------------------------------------
  
  Top 5 overslews:
  
  ---------------------------------
  Overslew    Causes    Driving Pin
  ---------------------------------
    (empty table)
  ---------------------------------
  
  Slew Diagnostics Counts:
  
  -------------------
  Cause    Occurences
  -------------------
    (empty table)
  -------------------
  
  Reconnecting optimized routes...
  Reconnecting optimized routes done.
  Set dirty flag on 0 insts, 0 nets
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock DAG stats PRO final:
    cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
    cell areas       : b=7.714um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=7.714um^2
    cell capacitance : b=8.261fF, i=0.000fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=8.261fF
    sink capacitance : count=131, total=119.155fF, avg=0.910fF, sd=0.000fF, min=0.910fF, max=0.910fF
    wire capacitance : top=0.000fF, trunk=15.973fF, leaf=64.526fF, total=80.499fF
    wire lengths     : top=0.000um, trunk=166.565um, leaf=606.200um, total=772.765um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.150ns count=1 avg=0.003ns sd=0.000ns min=0.003ns max=0.003ns {1 <= 0.030ns}
    Leaf  : target=0.150ns count=6 avg=0.107ns sd=0.009ns min=0.091ns max=0.116ns {6 <= 0.120ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: CLKBUF_X3: 5 CLKBUF_X2: 1 
  Primary reporting skew group PRO final:
    skew_group default.clk/default: unconstrained
  Skew group summary PRO final:
    skew_group clk/default: insertion delay [min=0.138, max=0.162, avg=0.152, sd=0.008], skew [0.024 vs 0.137, 100% {0.138, 0.162}] (wid=0.006 ws=0.004) (gid=0.159 gs=0.024)
  Clock network insertion delays are now [0.138ns, 0.162ns] average 0.152ns std.dev 0.008ns
PRO done.
Net route status summary:
  Clock:         7 (unrouted=0, trialRouted=0, noStatus=0, routed=7, fixed=0)
  Non-clock:   782 (unrouted=0, trialRouted=0, noStatus=0, routed=782, fixed=0)
(Not counting 91 nets with <2 term connections)
PRO done. (took cpu=0:00:00.5 real=0:00:00.5)
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: mips
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Total number of fetched objects 894
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:00:00.2 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:00:00.2 mem=0.0M ***
_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: mips
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Total number of fetched objects 894
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 880,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1036 CPU=0:00:00.2 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1036.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1036.0M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default -- Total Number of Nets Analyzed = 894. 
Total number of fetched objects 894
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 880,  2.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1044.04 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:32.0 mem=1044.0M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.920  |  3.920  |  7.441  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   149   |   123   |   61    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.930%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 967.3M, totSessionCpu=0:00:32 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
**INFO: Start fixing DRV (Mem = 1034.04M) ...
**INFO: Options = -postRoute -maxCap -maxTran -noMaxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 7 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran                  |      max-cap                   |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |    wViol   |  nets   |  terms  |   wViol    |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   |     0   |     0   | 3.92 |          0|          0|          0|   5.93  |            |           |
|     0   |     0   |     0.00   |     0   |      0  |     0.00   |     0   |     0   |     0   |     0   |     0   |     0   | 3.92 |          0|          0|          0|   5.93  |   0:00:00.0|    1270.7M|
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 7 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1270.7M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1137.1M, totSessionCpu=0:00:33 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 1137.12M).

------------------------------------------------------------
     SI Timing Summary (cpu=0.01min real=0.02min mem=1137.1M)                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.920  |  3.920  |  7.441  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   149   |   123   |   61    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.930%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1133.1M, totSessionCpu=0:00:33 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1067.4M, totSessionCpu=0:00:33 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1067.35M, totSessionCpu=0:00:33).
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1067.4M, totSessionCpu=0:00:33 **

Default Rule : ""
Non Default Rules :
Worst Slack : 3.920 ns
Total 0 nets layer assigned (0.0).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 3.920 ns
Total 0 nets layer assigned (0.1).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.920  |  3.920  |  7.441  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   149   |   123   |   61    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.930%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 993.9M, totSessionCpu=0:00:33 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false

globalDetailRoute

#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Jun 22 12:43:10 2018
#
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#NanoRoute Version 16.21-s078_1 NR170119-1828/16_21-UB
#Loading the last recorded routing design signature
#Created 65 NETS and 0 SPECIALNETS new signatures
#No placement changes detected since last routing
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.950.
#Voltage range [0.000 - 0.000] has 20 nets.
#Voltage range [0.950 - 0.950] has 2 nets.
#Voltage range [0.000 - 0.950] has 858 nets.
# metal1       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1350
# metal2       V   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1400
# metal3       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1400
# metal4       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
# metal5       H   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
# metal6       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
# metal7       H   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
# metal8       V   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
# metal9       H   Track-Pitch = 1.6000    Line-2-Via Pitch = 1.6000
# metal10      V   Track-Pitch = 1.6800    Line-2-Via Pitch = 1.6000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.1400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 764.98 (MB), peak = 854.25 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#64 routed nets are extracted.
#725 routed net(s) are imported.
#91 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 880.
#
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.67 (MB)
#Total memory = 765.01 (MB)
#Peak memory = 854.25 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 767.14 (MB), peak = 854.25 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 767.14 (MB), peak = 854.25 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 7
#Total wire length = 10776 um.
#Total half perimeter of net bounding box = 9221 um.
#Total wire length on LAYER metal1 = 1039 um.
#Total wire length on LAYER metal2 = 4395 um.
#Total wire length on LAYER metal3 = 4236 um.
#Total wire length on LAYER metal4 = 1106 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 4465
#Up-Via Summary (total 4465):
#           
#-----------------------
#  Metal 1         2705
#  Metal 2         1441
#  Metal 3          319
#-----------------------
#                  4465 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.01 (MB)
#Total memory = 765.02 (MB)
#Peak memory = 854.25 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Jun 22 12:43:10 2018
#
#
#Start Post Route Wire Spread.
#Done with 26 horizontal wires in 2 hboxes and 31 vertical wires in 2 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 7
#Total wire length = 10787 um.
#Total half perimeter of net bounding box = 9221 um.
#Total wire length on LAYER metal1 = 1040 um.
#Total wire length on LAYER metal2 = 4404 um.
#Total wire length on LAYER metal3 = 4237 um.
#Total wire length on LAYER metal4 = 1106 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 4465
#Up-Via Summary (total 4465):
#           
#-----------------------
#  Metal 1         2705
#  Metal 2         1441
#  Metal 3          319
#-----------------------
#                  4465 
#
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 771.20 (MB), peak = 854.25 (MB)
#CELL_VIEW mips,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 7
#Total wire length = 10787 um.
#Total half perimeter of net bounding box = 9221 um.
#Total wire length on LAYER metal1 = 1040 um.
#Total wire length on LAYER metal2 = 4404 um.
#Total wire length on LAYER metal3 = 4237 um.
#Total wire length on LAYER metal4 = 1106 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 4465
#Up-Via Summary (total 4465):
#           
#-----------------------
#  Metal 1         2705
#  Metal 2         1441
#  Metal 3          319
#-----------------------
#                  4465 
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.33 (MB)
#Total memory = 765.34 (MB)
#Peak memory = 854.25 (MB)
#Updating routing design signature
#Created 135 library cell signatures
#Created 880 NETS and 0 SPECIALNETS signatures
#Created 745 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 765.34 (MB), peak = 854.25 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 765.36 (MB), peak = 854.25 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -3.55 (MB)
#Total memory = 764.86 (MB)
#Peak memory = 854.25 (MB)
#Number of warnings = 4
#Total number of warnings = 47
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Jun 22 12:43:11 2018
#
**optDesign ... cpu = 0:00:02, real = 0:00:04, mem = 991.9M, totSessionCpu=0:00:33 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for tQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'tQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for tQuantus extraction to take place.
Extraction called for design 'mips' of instances=745 and nets=880 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design mips.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_15708_cad2_j151080D_fsgWD0/mips_15708_0P1kXf.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 991.9M)
Extracted 10.0227% (CPU Time= 0:00:00.0  MEM= 1063.9M)
Extracted 20.0187% (CPU Time= 0:00:00.0  MEM= 1063.9M)
Extracted 30.0147% (CPU Time= 0:00:00.0  MEM= 1063.9M)
Extracted 40.0241% (CPU Time= 0:00:00.0  MEM= 1063.9M)
Extracted 50.02% (CPU Time= 0:00:00.0  MEM= 1063.9M)
Extracted 60.016% (CPU Time= 0:00:00.0  MEM= 1063.9M)
Extracted 70.0254% (CPU Time= 0:00:00.0  MEM= 1063.9M)
Extracted 80.0214% (CPU Time= 0:00:00.0  MEM= 1063.9M)
Extracted 90.0174% (CPU Time= 0:00:00.0  MEM= 1063.9M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 1063.9M)
Number of Extracted Resistors     : 11948
Number of Extracted Ground Cap.   : 12734
Number of Extracted Coupling Cap. : 21756
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1025.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1033.922M)
**optDesign ... cpu = 0:00:02, real = 0:00:04, mem = 973.7M, totSessionCpu=0:00:33 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: mips
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 894
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 880,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1033.87 CPU=0:00:00.2 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1033.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1033.9M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default -- Total Number of Nets Analyzed = 894. 
Total number of fetched objects 894
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 880,  2.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1041.92 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:00:33.9 mem=1041.9M)
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 977.1M, totSessionCpu=0:00:34 **
Executing marking Critical Nets1
Footprint XOR2_X1 has at least 2 pins...
Footprint XNOR2_X1 has at least 3 pins...
Footprint TLAT_X1 has at least 4 pins...
Footprint SDFF_X1 has at least 5 pins...
*** Number of Vt Cells Partition = 1
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 977.1M, totSessionCpu=0:00:34 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:01, mem=977.14M, totSessionCpu=0:00:34).
**optDesign ... cpu = 0:00:03, real = 0:00:05, mem = 977.1M, totSessionCpu=0:00:34 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:03, real = 0:00:05, mem = 977.1M, totSessionCpu=0:00:34 **

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.923  |  3.923  |  7.443  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   149   |   123   |   61    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.930%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:06, mem = 977.1M, totSessionCpu=0:00:34 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 993.1M, totSessionCpu=0:00:34 **
#Created 135 library cell signatures
#Created 880 NETS and 0 SPECIALNETS signatures
#Created 745 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 767.49 (MB), peak = 854.25 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 767.50 (MB), peak = 854.25 (MB)
Begin checking placement ... (start mem=993.2M, init mem=993.1M)
*info: Placed = 745            (Fixed = 6)
*info: Unplaced = 0           
Placement Density:5.93%(1332/22457)
Placement Density (including fixed std cells):5.93%(1332/22457)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=993.1M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
** INFO : this run is activating 'postRoute' automaton
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for tQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'tQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for tQuantus extraction to take place.
Extraction called for design 'mips' of instances=745 and nets=880 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design mips.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_15708_cad2_j151080D_fsgWD0/mips_15708_0P1kXf.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 993.1M)
Extracted 10.0227% (CPU Time= 0:00:00.0  MEM= 1061.2M)
Extracted 20.0187% (CPU Time= 0:00:00.0  MEM= 1061.2M)
Extracted 30.0147% (CPU Time= 0:00:00.0  MEM= 1061.2M)
Extracted 40.0241% (CPU Time= 0:00:00.0  MEM= 1061.2M)
Extracted 50.02% (CPU Time= 0:00:00.0  MEM= 1061.2M)
Extracted 60.016% (CPU Time= 0:00:00.0  MEM= 1061.2M)
Extracted 70.0254% (CPU Time= 0:00:00.0  MEM= 1061.2M)
Extracted 80.0214% (CPU Time= 0:00:00.0  MEM= 1061.2M)
Extracted 90.0174% (CPU Time= 0:00:00.0  MEM= 1061.2M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 1061.2M)
Number of Extracted Resistors     : 11948
Number of Extracted Ground Cap.   : 12734
Number of Extracted Coupling Cap. : 21756
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1023.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1027.156M)
Unfixed 0 ViaPillar Nets
Unfixed 0 ViaPillar Nets
GigaOpt Hold Optimizer is used
Initializing multi-corner resistance tables ...
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:00:34.5 mem=1005.0M ***
*info: Run optDesign holdfix with 1 thread.
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: mips
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Total number of fetched objects 894
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 880,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 894
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 880,  1.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:00:00.6 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:00:00.6 mem=0.0M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:00:00.6 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_15708_cad2_j151080D_fsgWD0/coe_eosdata_vsCuHY/default.twf, for view: default 
	 Dumping view 0 default 
_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: mips
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Total number of fetched objects 894
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 880,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1283.96 CPU=0:00:00.2 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1284.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1284.0M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default -- Total Number of Nets Analyzed = 894. 
Total number of fetched objects 894
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 880,  2.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1292.01 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:00:35.7 mem=1292.0M)
Done building cte setup timing graph (fixHold) cpu=0:00:01.2 real=0:00:02.0 totSessionCpu=0:00:35.7 mem=1292.0M ***
Setting latch borrow mode to budget during optimization.
Loading timing data from /tmp/innovus_temp_15708_cad2_j151080D_fsgWD0/coe_eosdata_vsCuHY/default.twf 
	 Loading view 0 default 

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default
Hold  views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.923  |  3.923  |  7.443  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   149   |   123   |   61    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.026  |  0.216  |  0.026  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   149   |   123   |   61    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.930%
------------------------------------------------------------

*Info: minBufDelay = 66.7 ps, libStdDelay = 26.5 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: default
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1226.1M, totSessionCpu=0:00:36 **
Info: 7 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1092.5M, totSessionCpu=0:00:36 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: mips
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Total number of fetched objects 894
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 880,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 894
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 880,  1.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:00:00.6 mem=0.0M)
_______________________________________________________________________

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 
Hold  views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.923  |  3.923  |  7.443  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   149   |   123   |   61    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.026  |  0.216  |  0.026  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   149   |   123   |   61    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.930%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:05, mem = 1092.5M, totSessionCpu=0:00:36 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#- Begin Save netlist data ... (date=06/22 12:43:18, mem=1083.0M)
Writing Binary DB to route.enc.dat.tmp/mips.v.bin ...
#- End Save netlist data ... (date=06/22 12:43:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=515.9M, current mem=1597.0M)
#- Begin Save AAE data ... (date=06/22 12:43:18, mem=1597.0M)
Saving AAE Data ...
#- End Save AAE data ... (date=06/22 12:43:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=515.9M, current mem=1597.0M)
#- Begin Save clock tree data ... (date=06/22 12:43:18, mem=1597.0M)
#- End Save clock tree data ... (date=06/22 12:43:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=516.0M, current mem=1597.0M)
Saving preference file route.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
#- Begin Save floorplan data ... (date=06/22 12:43:19, mem=1598.0M)
Saving floorplan file ...
#- End Save floorplan data ... (date=06/22 12:43:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=516.3M, current mem=1598.0M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
#- Begin Save placement data ... (date=06/22 12:43:19, mem=1598.0M)
** Saving stdCellPlacement_binary (version# 1) ...
#- End Save placement data ... (date=06/22 12:43:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=516.3M, current mem=1598.0M)
#- Begin Save routing data ... (date=06/22 12:43:19, mem=1598.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1598.0M) ***
#- End Save routing data ... (date=06/22 12:43:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=517.3M, current mem=1598.0M)
Saving property file route.enc.dat.tmp/mips.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1598.0M) ***
#Saving pin access info...
#
#- Begin Save power constraints data ... (date=06/22 12:43:19, mem=1598.0M)
#- End Save power constraints data ... (date=06/22 12:43:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=517.3M, current mem=1598.0M)
No integration constraint in the design.



Generated self-contained design route.enc.dat.tmp
*** Message Summary: 0 warning(s), 0 error(s)

**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 2179 filler insts (cell FILLCELL_X32 / prefix FILLER).
*INFO:   Added 210 filler insts (cell FILLCELL_X16 / prefix FILLER).
*INFO:   Added 432 filler insts (cell FILLCELL_X8 / prefix FILLER).
*INFO:   Added 419 filler insts (cell FILLCELL_X4 / prefix FILLER).
*INFO:   Added 1197 filler insts (cell FILLCELL_X1 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILLER).
*INFO: Total 4437 filler insts added - prefix FILLER (CPU: 0:00:00.1).
For 4437 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Jun 22 12:43:21 2018

Design Name: mips
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (179.9300, 179.9000)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Jun 22 12:43:21 2018
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

 *** Starting Verify Geometry (MEM: 949.3) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2160
  VERIFY GEOMETRY ...... SubArea : 1 of 1
**WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.

  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.3  MEM: 130.5M)

Writing Netlist "mips_final.vnet" ...
RC Out has the following PVT Info:
   RC:default_rc_corner
Dumping Spef file.....
Printing D_NET...
rcOut completed:: 9 % rcOut completed:: 19 % rcOut completed:: 29 % rcOut completed:: 39 % rcOut completed:: 49 % rcOut completed:: 59 % rcOut completed:: 69 % rcOut completed:: 79 % rcOut completed:: 88 % rcOut completed:: 100 % 
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 1079.8M)
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: mips
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Total number of fetched objects 894
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 880,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1050.28 CPU=0:00:00.3 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1050.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1050.3M)
Starting SI iteration 2
Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default -- Total Number of Nets Analyzed = 894. 
Total number of fetched objects 894
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 880,  2.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1050.28 CPU=0:00:00.0 REAL=0:00:00.0)
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#- Begin Save netlist data ... (date=06/22 12:43:23, mem=1042.2M)
Writing Binary DB to final.enc.dat.tmp/mips.v.bin ...
#- End Save netlist data ... (date=06/22 12:43:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=549.6M, current mem=1556.2M)
#- Begin Save AAE data ... (date=06/22 12:43:23, mem=1556.2M)
Saving AAE Data ...
#- End Save AAE data ... (date=06/22 12:43:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=549.6M, current mem=1556.2M)
#- Begin Save clock tree data ... (date=06/22 12:43:23, mem=1556.2M)
#- End Save clock tree data ... (date=06/22 12:43:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=550.2M, current mem=1556.2M)
Saving preference file final.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
#- Begin Save floorplan data ... (date=06/22 12:43:24, mem=1557.2M)
Saving floorplan file ...
#- End Save floorplan data ... (date=06/22 12:43:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=550.2M, current mem=1557.2M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
#- Begin Save placement data ... (date=06/22 12:43:24, mem=1557.2M)
** Saving stdCellPlacement_binary (version# 1) ...
#- End Save placement data ... (date=06/22 12:43:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=550.3M, current mem=1557.2M)
#- Begin Save routing data ... (date=06/22 12:43:24, mem=1557.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1557.2M) ***
#- End Save routing data ... (date=06/22 12:43:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=551.3M, current mem=1557.2M)
Saving property file final.enc.dat.tmp/mips.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1557.2M) ***
#Saving pin access info...
#
#- Begin Save power constraints data ... (date=06/22 12:43:24, mem=1557.2M)
#- End Save power constraints data ... (date=06/22 12:43:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=551.3M, current mem=1557.2M)
No integration constraint in the design.



Generated self-contained design final.enc.dat.tmp
*** Message Summary: 0 warning(s), 0 error(s)

innovus 1> exit

*** Memory Usage v#1 (Current mem = 891.098M, initial mem = 174.438M) ***
*** Message Summary: 114 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=0:00:38.0, real=0:01:08, mem=891.1M) ---

