

/////Core/////

`include 	"/home/younis/caravel/caravel_user_project/verilog/rtl/core/asu_riscv_multiplier.v"
`include 	"/home/younis/caravel/caravel_user_project/verilog/rtl/core/frontend_stage.v"
`include 	"/home/younis/caravel/caravel_user_project/verilog/rtl/core/decode_stage.v"
`include 	"/home/younis/caravel/caravel_user_project/verilog/rtl/core/issue_stage.v"
`include 	"/home/younis/caravel/caravel_user_project/verilog/rtl/core/execute_stage.v"
`include 	"/home/younis/caravel/caravel_user_project/verilog/rtl/core/commit_stage.v"
`include 	"/home/younis/caravel/caravel_user_project/verilog/rtl/core/instr_decoder.v"
`include 	"/home/younis/caravel/caravel_user_project/verilog/rtl/core/regfile.v"
`include 	"/home/younis/caravel/caravel_user_project/verilog/rtl/core/scoreboard_data_hazards.v"
`include 	"/home/younis/caravel/caravel_user_project/verilog/rtl/core/csr_regfile.v"
`include 	"/home/younis/caravel/caravel_user_project/verilog/rtl/core/csr.v"
`include 	"/home/younis/caravel/caravel_user_project/verilog/rtl/core/ALU.v"
`include 	"/home/younis/caravel/caravel_user_project/verilog/rtl/core/branch_unit.v"
`include 	"/home/younis/caravel/caravel_user_project/verilog/rtl/core/mem_wrap.v"
`include 	"/home/younis/caravel/caravel_user_project/verilog/rtl/core/mul_div.v"
`include 	"/home/younis/caravel/caravel_user_project/verilog/rtl/core/inst_mem.v"
`include 	"/home/younis/caravel/caravel_user_project/verilog/rtl/core/ROM.v" 
`include 	"/home/younis/caravel/caravel_user_project/verilog/rtl/core/aes_core.v"
`include 	"/home/younis/caravel/caravel_user_project/verilog/rtl/core/aes_decipher_block.v"
`include 	"/home/younis/caravel/caravel_user_project/verilog/rtl/core/aes_encipher_block.v"
`include 	"/home/younis/caravel/caravel_user_project/verilog/rtl/core/aes_inv_sbox.v"
`include 	"/home/younis/caravel/caravel_user_project/verilog/rtl/core/aes_key_mem.v"
`include 	"/home/younis/caravel/caravel_user_project/verilog/rtl/core/aes_sbox.v"
`include 	"/home/younis/caravel/caravel_user_project/verilog/rtl/core/ctrl.v"
`include 	"/home/younis/caravel/caravel_user_project/verilog/rtl/core/aes_top.v"




