Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jul  4 21:46:55 2024
| Host         : DESKTOP-6SKDS4P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pwm_platform_timing_summary_routed.rpt -pb pwm_platform_timing_summary_routed.pb -rpx pwm_platform_timing_summary_routed.rpx -warn_on_violation
| Design       : pwm_platform
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: sync_resolution_button_state_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.786      -23.377                     20                  228        0.059        0.000                      0                  228        1.146        0.000                       0                   124  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
sys_clk       {0.000 10.000}       20.000          50.000          
  CLKFBIN     {0.000 10.000}       20.000          50.000          
  clk_mmcm_1  {0.000 5.333}        10.667          93.750          
  clk_mmcm_2  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                         7.000        0.000                       0                     3  
  CLKFBIN                                                                                                                                                      18.751        0.000                       0                     2  
  clk_mmcm_1        9.325        0.000                      0                    8        0.213        0.000                      0                    8        4.833        0.000                       0                    18  
  clk_mmcm_2       -0.143       -0.143                      1                  203        0.124        0.000                      0                  203        1.146        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_mmcm_2    clk_mmcm_1         -2.018      -11.126                      7                    7        0.059        0.000                      0                    7  
clk_mmcm_1    clk_mmcm_2         -2.786      -12.251                     13                   13        0.064        0.000                      0                   13  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16   clk_gbuffer/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCM_ADV/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN2  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCM_ADV/CLKIN2
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MMCM_ADV/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN2  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MMCM_ADV/CLKIN2
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MMCM_ADV/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN2  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MMCM_ADV/CLKIN2
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MMCM_ADV/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN2  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MMCM_ADV/CLKIN2
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MMCM_ADV/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN2  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MMCM_ADV/CLKIN2
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MMCM_ADV/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN2  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MMCM_ADV/CLKIN2



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCM_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCM_ADV/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCM_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MMCM_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  MMCM_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_mmcm_1
  To Clock:  clk_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack        9.325ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.325ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.667ns  (clk_mmcm_1 rise@10.667ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.599ns (45.684%)  route 0.712ns (54.316%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.435ns = ( 18.102 - 10.667 ) 
    Source Clock Delay      (SCD):    8.158ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.497     8.158    clk_mmcm_1_BUFG
    SLICE_X95Y68         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y68         FDRE (Prop_fdre_C_Q)         0.348     8.506 r  enable_reg/Q
                         net (fo=13, routed)          0.712     9.218    enable
    SLICE_X95Y68         LUT2 (Prop_lut2_I0_O)        0.251     9.469 r  enable_i_1/O
                         net (fo=1, routed)           0.000     9.469    enable_i_1_n_0
    SLICE_X95Y68         FDRE                                         r  enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    11.993 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    13.694    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.771 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    15.157    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.230 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.454    16.685    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.762 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.340    18.102    clk_mmcm_1_BUFG
    SLICE_X95Y68         FDRE                                         r  enable_reg/C
                         clock pessimism              0.723    18.825    
                         clock uncertainty           -0.100    18.725    
    SLICE_X95Y68         FDRE (Setup_fdre_C_D)        0.069    18.794    enable_reg
  -------------------------------------------------------------------
                         required time                         18.794    
                         arrival time                          -9.469    
  -------------------------------------------------------------------
                         slack                                  9.325    

Slack (MET) :             9.428ns  (required time - arrival time)
  Source:                 sin_input_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            sin_input_7_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.667ns  (clk_mmcm_1 rise@10.667ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.379ns (36.342%)  route 0.664ns (63.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.434ns = ( 18.101 - 10.667 ) 
    Source Clock Delay      (SCD):    8.158ns
    Clock Pessimism Removal (CPR):    0.698ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.497     8.158    clk_mmcm_1_BUFG
    SLICE_X97Y68         FDRE                                         r  sin_input_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y68         FDRE (Prop_fdre_C_Q)         0.379     8.537 r  sin_input_reg[9]/Q
                         net (fo=1, routed)           0.664     9.201    p_0_in[0]
    SLICE_X95Y69         FDRE                                         r  sin_input_7_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    11.993 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    13.694    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.771 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    15.157    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.230 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.454    16.685    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.762 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.339    18.101    clk_mmcm_1_BUFG
    SLICE_X95Y69         FDRE                                         r  sin_input_7_reg[0]/C
                         clock pessimism              0.698    18.799    
                         clock uncertainty           -0.100    18.699    
    SLICE_X95Y69         FDRE (Setup_fdre_C_D)       -0.070    18.629    sin_input_7_reg[0]
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                  9.428    

Slack (MET) :             9.474ns  (required time - arrival time)
  Source:                 sin_input_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            sin_input_7_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.667ns  (clk_mmcm_1 rise@10.667ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.379ns (38.069%)  route 0.617ns (61.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.435ns = ( 18.102 - 10.667 ) 
    Source Clock Delay      (SCD):    8.158ns
    Clock Pessimism Removal (CPR):    0.698ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.497     8.158    clk_mmcm_1_BUFG
    SLICE_X95Y68         FDRE                                         r  sin_input_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y68         FDRE (Prop_fdre_C_Q)         0.379     8.537 r  sin_input_reg[12]/Q
                         net (fo=1, routed)           0.617     9.154    p_0_in[3]
    SLICE_X97Y68         FDRE                                         r  sin_input_7_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    11.993 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    13.694    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.771 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    15.157    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.230 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.454    16.685    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.762 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.340    18.102    clk_mmcm_1_BUFG
    SLICE_X97Y68         FDRE                                         r  sin_input_7_reg[3]/C
                         clock pessimism              0.698    18.800    
                         clock uncertainty           -0.100    18.700    
    SLICE_X97Y68         FDRE (Setup_fdre_C_D)       -0.072    18.628    sin_input_7_reg[3]
  -------------------------------------------------------------------
                         required time                         18.628    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                  9.474    

Slack (MET) :             9.537ns  (required time - arrival time)
  Source:                 sin_input_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            sin_input_7_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.667ns  (clk_mmcm_1 rise@10.667ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.398ns (49.807%)  route 0.401ns (50.193%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.435ns = ( 18.102 - 10.667 ) 
    Source Clock Delay      (SCD):    8.158ns
    Clock Pessimism Removal (CPR):    0.699ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.497     8.158    clk_mmcm_1_BUFG
    SLICE_X94Y68         FDRE                                         r  sin_input_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y68         FDRE (Prop_fdre_C_Q)         0.398     8.556 r  sin_input_reg[13]/Q
                         net (fo=1, routed)           0.401     8.957    p_0_in[4]
    SLICE_X95Y68         FDRE                                         r  sin_input_7_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    11.993 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    13.694    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.771 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    15.157    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.230 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.454    16.685    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.762 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.340    18.102    clk_mmcm_1_BUFG
    SLICE_X95Y68         FDRE                                         r  sin_input_7_reg[4]/C
                         clock pessimism              0.699    18.801    
                         clock uncertainty           -0.100    18.701    
    SLICE_X95Y68         FDRE (Setup_fdre_C_D)       -0.207    18.494    sin_input_7_reg[4]
  -------------------------------------------------------------------
                         required time                         18.494    
                         arrival time                          -8.957    
  -------------------------------------------------------------------
                         slack                                  9.537    

Slack (MET) :             9.633ns  (required time - arrival time)
  Source:                 sin_input_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            sin_input_7_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.667ns  (clk_mmcm_1 rise@10.667ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.348ns (48.654%)  route 0.367ns (51.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.435ns = ( 18.102 - 10.667 ) 
    Source Clock Delay      (SCD):    8.158ns
    Clock Pessimism Removal (CPR):    0.698ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.497     8.158    clk_mmcm_1_BUFG
    SLICE_X95Y68         FDRE                                         r  sin_input_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y68         FDRE (Prop_fdre_C_Q)         0.348     8.506 r  sin_input_reg[15]/Q
                         net (fo=1, routed)           0.367     8.874    p_0_in[6]
    SLICE_X97Y68         FDRE                                         r  sin_input_7_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    11.993 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    13.694    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.771 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    15.157    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.230 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.454    16.685    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.762 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.340    18.102    clk_mmcm_1_BUFG
    SLICE_X97Y68         FDRE                                         r  sin_input_7_reg[6]/C
                         clock pessimism              0.698    18.800    
                         clock uncertainty           -0.100    18.700    
    SLICE_X97Y68         FDRE (Setup_fdre_C_D)       -0.194    18.506    sin_input_7_reg[6]
  -------------------------------------------------------------------
                         required time                         18.506    
                         arrival time                          -8.874    
  -------------------------------------------------------------------
                         slack                                  9.633    

Slack (MET) :             9.643ns  (required time - arrival time)
  Source:                 sin_input_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            sin_input_7_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.667ns  (clk_mmcm_1 rise@10.667ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.379ns (43.640%)  route 0.489ns (56.360%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.435ns = ( 18.102 - 10.667 ) 
    Source Clock Delay      (SCD):    8.157ns
    Clock Pessimism Removal (CPR):    0.698ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.496     8.157    clk_mmcm_1_BUFG
    SLICE_X95Y69         FDRE                                         r  sin_input_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y69         FDRE (Prop_fdre_C_Q)         0.379     8.536 r  sin_input_reg[14]/Q
                         net (fo=1, routed)           0.489     9.026    p_0_in[5]
    SLICE_X97Y68         FDRE                                         r  sin_input_7_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    11.993 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    13.694    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.771 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    15.157    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.230 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.454    16.685    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.762 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.340    18.102    clk_mmcm_1_BUFG
    SLICE_X97Y68         FDRE                                         r  sin_input_7_reg[5]/C
                         clock pessimism              0.698    18.800    
                         clock uncertainty           -0.100    18.700    
    SLICE_X97Y68         FDRE (Setup_fdre_C_D)       -0.032    18.668    sin_input_7_reg[5]
  -------------------------------------------------------------------
                         required time                         18.668    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                  9.643    

Slack (MET) :             9.667ns  (required time - arrival time)
  Source:                 sin_input_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            sin_input_7_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.667ns  (clk_mmcm_1 rise@10.667ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.379ns (48.441%)  route 0.403ns (51.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.437ns = ( 18.104 - 10.667 ) 
    Source Clock Delay      (SCD):    8.158ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.497     8.158    clk_mmcm_1_BUFG
    SLICE_X95Y68         FDRE                                         r  sin_input_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y68         FDRE (Prop_fdre_C_Q)         0.379     8.537 r  sin_input_reg[11]/Q
                         net (fo=1, routed)           0.403     8.941    p_0_in[2]
    SLICE_X99Y68         FDRE                                         r  sin_input_7_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    11.993 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    13.694    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.771 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    15.157    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.230 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.454    16.685    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.762 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.342    18.104    clk_mmcm_1_BUFG
    SLICE_X99Y68         FDRE                                         r  sin_input_7_reg[2]/C
                         clock pessimism              0.662    18.766    
                         clock uncertainty           -0.100    18.666    
    SLICE_X99Y68         FDRE (Setup_fdre_C_D)       -0.059    18.607    sin_input_7_reg[2]
  -------------------------------------------------------------------
                         required time                         18.607    
                         arrival time                          -8.941    
  -------------------------------------------------------------------
                         slack                                  9.667    

Slack (MET) :             9.679ns  (required time - arrival time)
  Source:                 sin_input_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            sin_input_7_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.667ns  (clk_mmcm_1 rise@10.667ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.433ns (51.585%)  route 0.406ns (48.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.435ns = ( 18.102 - 10.667 ) 
    Source Clock Delay      (SCD):    8.158ns
    Clock Pessimism Removal (CPR):    0.698ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.497     8.158    clk_mmcm_1_BUFG
    SLICE_X94Y68         FDRE                                         r  sin_input_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y68         FDRE (Prop_fdre_C_Q)         0.433     8.591 r  sin_input_reg[10]/Q
                         net (fo=1, routed)           0.406     8.998    p_0_in[1]
    SLICE_X97Y68         FDRE                                         r  sin_input_7_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    11.993 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    13.694    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.771 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    15.157    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.230 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.454    16.685    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.762 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.340    18.102    clk_mmcm_1_BUFG
    SLICE_X97Y68         FDRE                                         r  sin_input_7_reg[1]/C
                         clock pessimism              0.698    18.800    
                         clock uncertainty           -0.100    18.700    
    SLICE_X97Y68         FDRE (Setup_fdre_C_D)       -0.024    18.676    sin_input_7_reg[1]
  -------------------------------------------------------------------
                         required time                         18.676    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                  9.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 sin_input_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            sin_input_7_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.849%)  route 0.173ns (55.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.570ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    0.802ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.602     2.733    clk_mmcm_1_BUFG
    SLICE_X95Y68         FDRE                                         r  sin_input_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y68         FDRE (Prop_fdre_C_Q)         0.141     2.874 r  sin_input_reg[11]/Q
                         net (fo=1, routed)           0.173     3.047    p_0_in[2]
    SLICE_X99Y68         FDRE                                         r  sin_input_7_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.871     3.570    clk_mmcm_1_BUFG
    SLICE_X99Y68         FDRE                                         r  sin_input_7_reg[2]/C
                         clock pessimism             -0.802     2.768    
    SLICE_X99Y68         FDRE (Hold_fdre_C_D)         0.066     2.834    sin_input_7_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.834    
                         arrival time                           3.047    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 sin_input_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            sin_input_7_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.188%)  route 0.156ns (48.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.569ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.602     2.733    clk_mmcm_1_BUFG
    SLICE_X94Y68         FDRE                                         r  sin_input_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y68         FDRE (Prop_fdre_C_Q)         0.164     2.897 r  sin_input_reg[10]/Q
                         net (fo=1, routed)           0.156     3.053    p_0_in[1]
    SLICE_X97Y68         FDRE                                         r  sin_input_7_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.870     3.569    clk_mmcm_1_BUFG
    SLICE_X97Y68         FDRE                                         r  sin_input_7_reg[1]/C
                         clock pessimism             -0.822     2.747    
    SLICE_X97Y68         FDRE (Hold_fdre_C_D)         0.078     2.825    sin_input_7_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.825    
                         arrival time                           3.053    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 sin_input_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            sin_input_7_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.128ns (45.349%)  route 0.154ns (54.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.569ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.602     2.733    clk_mmcm_1_BUFG
    SLICE_X95Y68         FDRE                                         r  sin_input_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y68         FDRE (Prop_fdre_C_Q)         0.128     2.861 r  sin_input_reg[15]/Q
                         net (fo=1, routed)           0.154     3.015    p_0_in[6]
    SLICE_X97Y68         FDRE                                         r  sin_input_7_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.870     3.569    clk_mmcm_1_BUFG
    SLICE_X97Y68         FDRE                                         r  sin_input_7_reg[6]/C
                         clock pessimism             -0.822     2.747    
    SLICE_X97Y68         FDRE (Hold_fdre_C_D)         0.013     2.760    sin_input_7_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.760    
                         arrival time                           3.015    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sin_input_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            sin_input_7_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.778%)  route 0.213ns (60.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.569ns
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.601     2.732    clk_mmcm_1_BUFG
    SLICE_X95Y69         FDRE                                         r  sin_input_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y69         FDRE (Prop_fdre_C_Q)         0.141     2.873 r  sin_input_reg[14]/Q
                         net (fo=1, routed)           0.213     3.086    p_0_in[5]
    SLICE_X97Y68         FDRE                                         r  sin_input_7_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.870     3.569    clk_mmcm_1_BUFG
    SLICE_X97Y68         FDRE                                         r  sin_input_7_reg[5]/C
                         clock pessimism             -0.822     2.747    
    SLICE_X97Y68         FDRE (Hold_fdre_C_D)         0.075     2.822    sin_input_7_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.822    
                         arrival time                           3.086    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 sin_input_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            sin_input_7_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.195%)  route 0.159ns (51.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.569ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    0.823ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.602     2.733    clk_mmcm_1_BUFG
    SLICE_X94Y68         FDRE                                         r  sin_input_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y68         FDRE (Prop_fdre_C_Q)         0.148     2.881 r  sin_input_reg[13]/Q
                         net (fo=1, routed)           0.159     3.040    p_0_in[4]
    SLICE_X95Y68         FDRE                                         r  sin_input_7_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.870     3.569    clk_mmcm_1_BUFG
    SLICE_X95Y68         FDRE                                         r  sin_input_7_reg[4]/C
                         clock pessimism             -0.823     2.746    
    SLICE_X95Y68         FDRE (Hold_fdre_C_D)         0.008     2.754    sin_input_7_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.754    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 sin_input_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            sin_input_7_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.912%)  route 0.263ns (65.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.568ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.602     2.733    clk_mmcm_1_BUFG
    SLICE_X97Y68         FDRE                                         r  sin_input_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y68         FDRE (Prop_fdre_C_Q)         0.141     2.874 r  sin_input_reg[9]/Q
                         net (fo=1, routed)           0.263     3.136    p_0_in[0]
    SLICE_X95Y69         FDRE                                         r  sin_input_7_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.869     3.568    clk_mmcm_1_BUFG
    SLICE_X95Y69         FDRE                                         r  sin_input_7_reg[0]/C
                         clock pessimism             -0.822     2.746    
    SLICE_X95Y69         FDRE (Hold_fdre_C_D)         0.061     2.807    sin_input_7_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.807    
                         arrival time                           3.136    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 sin_input_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            sin_input_7_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.259%)  route 0.271ns (65.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.569ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.602     2.733    clk_mmcm_1_BUFG
    SLICE_X95Y68         FDRE                                         r  sin_input_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y68         FDRE (Prop_fdre_C_Q)         0.141     2.874 r  sin_input_reg[12]/Q
                         net (fo=1, routed)           0.271     3.144    p_0_in[3]
    SLICE_X97Y68         FDRE                                         r  sin_input_7_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.870     3.569    clk_mmcm_1_BUFG
    SLICE_X97Y68         FDRE                                         r  sin_input_7_reg[3]/C
                         clock pessimism             -0.822     2.747    
    SLICE_X97Y68         FDRE (Hold_fdre_C_D)         0.047     2.794    sin_input_7_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.794    
                         arrival time                           3.144    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.224ns (42.489%)  route 0.303ns (57.511%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.569ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    0.836ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.602     2.733    clk_mmcm_1_BUFG
    SLICE_X95Y68         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y68         FDRE (Prop_fdre_C_Q)         0.128     2.861 r  enable_reg/Q
                         net (fo=13, routed)          0.303     3.164    enable
    SLICE_X95Y68         LUT2 (Prop_lut2_I0_O)        0.096     3.260 r  enable_i_1/O
                         net (fo=1, routed)           0.000     3.260    enable_i_1_n_0
    SLICE_X95Y68         FDRE                                         r  enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.870     3.569    clk_mmcm_1_BUFG
    SLICE_X95Y68         FDRE                                         r  enable_reg/C
                         clock pessimism             -0.836     2.733    
    SLICE_X95Y68         FDRE (Hold_fdre_C_D)         0.107     2.840    enable_reg
  -------------------------------------------------------------------
                         required time                         -2.840    
                         arrival time                           3.260    
  -------------------------------------------------------------------
                         slack                                  0.420    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_mmcm_1
Waveform(ns):       { 0.000 5.333 }
Period(ns):         10.667
Sources:            { MMCM_ADV/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         10.667      9.074      BUFGCTRL_X0Y1    clk_mmcm_1_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.667      9.418      MMCME2_ADV_X1Y0  MMCM_ADV/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.667      9.667      SLICE_X95Y68     enable_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.667      9.667      SLICE_X95Y69     sin_input_7_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.667      9.667      SLICE_X97Y68     sin_input_7_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.667      9.667      SLICE_X99Y68     sin_input_7_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.667      9.667      SLICE_X97Y68     sin_input_7_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.667      9.667      SLICE_X95Y68     sin_input_7_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.667      9.667      SLICE_X97Y68     sin_input_7_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.667      9.667      SLICE_X97Y68     sin_input_7_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.667      202.693    MMCME2_ADV_X1Y0  MMCM_ADV/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X95Y69     sin_input_7_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X95Y69     sin_input_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X95Y68     enable_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X95Y68     enable_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X95Y69     sin_input_7_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X97Y68     sin_input_7_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X97Y68     sin_input_7_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X99Y68     sin_input_7_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X99Y68     sin_input_7_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X97Y68     sin_input_7_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X95Y68     enable_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X95Y68     enable_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X95Y69     sin_input_7_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X95Y69     sin_input_7_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X97Y68     sin_input_7_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X97Y68     sin_input_7_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X99Y68     sin_input_7_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X99Y68     sin_input_7_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X97Y68     sin_input_7_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X97Y68     sin_input_7_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_mmcm_2
  To Clock:  clk_mmcm_2

Setup :            1  Failing Endpoint ,  Worst Slack       -0.143ns,  Total Violation       -0.143ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.143ns  (required time - arrival time)
  Source:                 centered_pwm_1channel/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            centered_pwm_1channel/pwm_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 1.046ns (28.667%)  route 2.603ns (71.333%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.434ns = ( 11.434 - 4.000 ) 
    Source Clock Delay      (SCD):    8.153ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.492     8.153    centered_pwm_1channel/clk_mmcm_2
    SLICE_X95Y72         FDRE                                         r  centered_pwm_1channel/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y72         FDRE (Prop_fdre_C_Q)         0.379     8.532 f  centered_pwm_1channel/counter_reg[1]/Q
                         net (fo=9, routed)           1.110     9.643    centered_pwm_1channel/counter_reg__0[1]
    SLICE_X97Y68         LUT4 (Prop_lut4_I0_O)        0.105     9.748 r  centered_pwm_1channel/ltOp_carry_i_4/O
                         net (fo=1, routed)           0.484    10.231    centered_pwm_1channel/ltOp_carry_i_4_n_0
    SLICE_X96Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457    10.688 r  centered_pwm_1channel/ltOp_carry/CO[3]
                         net (fo=2, routed)           0.487    11.175    centered_pwm_1channel/ltOp
    SLICE_X94Y68         LUT2 (Prop_lut2_I1_O)        0.105    11.280 r  centered_pwm_1channel/pwm_i_i_1/O
                         net (fo=1, routed)           0.522    11.802    centered_pwm_1channel/pwm_i0
    SLICE_X93Y68         FDRE                                         r  centered_pwm_1channel/pwm_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701     7.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386     8.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     8.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    10.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.339    11.434    centered_pwm_1channel/clk_mmcm_2
    SLICE_X93Y68         FDRE                                         r  centered_pwm_1channel/pwm_i_reg/C
                         clock pessimism              0.662    12.096    
                         clock uncertainty           -0.085    12.011    
    SLICE_X93Y68         FDRE (Setup_fdre_C_R)       -0.352    11.659    centered_pwm_1channel/pwm_i_reg
  -------------------------------------------------------------------
                         required time                         11.659    
                         arrival time                         -11.802    
  -------------------------------------------------------------------
                         slack                                 -0.143    

Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 centered_pwm_1channel/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            centered_pwm_1channel/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 1.416ns (41.077%)  route 2.031ns (58.923%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.429ns = ( 11.429 - 4.000 ) 
    Source Clock Delay      (SCD):    8.153ns
    Clock Pessimism Removal (CPR):    0.698ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.492     8.153    centered_pwm_1channel/clk_mmcm_2
    SLICE_X95Y72         FDRE                                         r  centered_pwm_1channel/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y72         FDRE (Prop_fdre_C_Q)         0.379     8.532 r  centered_pwm_1channel/counter_reg[0]/Q
                         net (fo=9, routed)           0.836     9.369    centered_pwm_1channel/counter_reg__0[0]
    SLICE_X94Y68         LUT4 (Prop_lut4_I3_O)        0.105     9.474 f  centered_pwm_1channel/i__carry_i_15/O
                         net (fo=1, routed)           0.331     9.805    centered_pwm_1channel/i__carry_i_15_n_0
    SLICE_X94Y67         LUT4 (Prop_lut4_I3_O)        0.105     9.910 r  centered_pwm_1channel/i__carry_i_8/O
                         net (fo=8, routed)           0.864    10.773    centered_pwm_1channel/i__carry_i_8_n_0
    SLICE_X95Y72         LUT5 (Prop_lut5_I3_O)        0.105    10.878 r  centered_pwm_1channel/i__carry_i_4/O
                         net (fo=1, routed)           0.000    10.878    centered_pwm_1channel/i__carry_i_4_n_0
    SLICE_X95Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.335 r  centered_pwm_1channel/counter_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.335    centered_pwm_1channel/counter_inferred__1/i__carry_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.600 r  centered_pwm_1channel/counter_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.000    11.600    centered_pwm_1channel/counter_inferred__1/i__carry__0_n_6
    SLICE_X95Y73         FDRE                                         r  centered_pwm_1channel/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701     7.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386     8.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     8.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    10.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.334    11.429    centered_pwm_1channel/clk_mmcm_2
    SLICE_X95Y73         FDRE                                         r  centered_pwm_1channel/counter_reg[5]/C
                         clock pessimism              0.698    12.127    
                         clock uncertainty           -0.085    12.042    
    SLICE_X95Y73         FDRE (Setup_fdre_C_D)        0.059    12.101    centered_pwm_1channel/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         12.101    
                         arrival time                         -11.600    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 centered_pwm_1channel/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            centered_pwm_1channel/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 1.351ns (39.944%)  route 2.031ns (60.056%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.429ns = ( 11.429 - 4.000 ) 
    Source Clock Delay      (SCD):    8.153ns
    Clock Pessimism Removal (CPR):    0.698ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.492     8.153    centered_pwm_1channel/clk_mmcm_2
    SLICE_X95Y72         FDRE                                         r  centered_pwm_1channel/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y72         FDRE (Prop_fdre_C_Q)         0.379     8.532 r  centered_pwm_1channel/counter_reg[0]/Q
                         net (fo=9, routed)           0.836     9.369    centered_pwm_1channel/counter_reg__0[0]
    SLICE_X94Y68         LUT4 (Prop_lut4_I3_O)        0.105     9.474 f  centered_pwm_1channel/i__carry_i_15/O
                         net (fo=1, routed)           0.331     9.805    centered_pwm_1channel/i__carry_i_15_n_0
    SLICE_X94Y67         LUT4 (Prop_lut4_I3_O)        0.105     9.910 r  centered_pwm_1channel/i__carry_i_8/O
                         net (fo=8, routed)           0.864    10.773    centered_pwm_1channel/i__carry_i_8_n_0
    SLICE_X95Y72         LUT5 (Prop_lut5_I3_O)        0.105    10.878 r  centered_pwm_1channel/i__carry_i_4/O
                         net (fo=1, routed)           0.000    10.878    centered_pwm_1channel/i__carry_i_4_n_0
    SLICE_X95Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.335 r  centered_pwm_1channel/counter_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.335    centered_pwm_1channel/counter_inferred__1/i__carry_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    11.535 r  centered_pwm_1channel/counter_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.000    11.535    centered_pwm_1channel/counter_inferred__1/i__carry__0_n_5
    SLICE_X95Y73         FDRE                                         r  centered_pwm_1channel/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701     7.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386     8.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     8.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    10.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.334    11.429    centered_pwm_1channel/clk_mmcm_2
    SLICE_X95Y73         FDRE                                         r  centered_pwm_1channel/counter_reg[6]/C
                         clock pessimism              0.698    12.127    
                         clock uncertainty           -0.085    12.042    
    SLICE_X95Y73         FDRE (Setup_fdre_C_D)        0.059    12.101    centered_pwm_1channel/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         12.101    
                         arrival time                         -11.535    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 centered_pwm_1channel/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            centered_pwm_1channel/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 1.332ns (39.605%)  route 2.031ns (60.395%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.429ns = ( 11.429 - 4.000 ) 
    Source Clock Delay      (SCD):    8.153ns
    Clock Pessimism Removal (CPR):    0.698ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.492     8.153    centered_pwm_1channel/clk_mmcm_2
    SLICE_X95Y72         FDRE                                         r  centered_pwm_1channel/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y72         FDRE (Prop_fdre_C_Q)         0.379     8.532 r  centered_pwm_1channel/counter_reg[0]/Q
                         net (fo=9, routed)           0.836     9.369    centered_pwm_1channel/counter_reg__0[0]
    SLICE_X94Y68         LUT4 (Prop_lut4_I3_O)        0.105     9.474 f  centered_pwm_1channel/i__carry_i_15/O
                         net (fo=1, routed)           0.331     9.805    centered_pwm_1channel/i__carry_i_15_n_0
    SLICE_X94Y67         LUT4 (Prop_lut4_I3_O)        0.105     9.910 r  centered_pwm_1channel/i__carry_i_8/O
                         net (fo=8, routed)           0.864    10.773    centered_pwm_1channel/i__carry_i_8_n_0
    SLICE_X95Y72         LUT5 (Prop_lut5_I3_O)        0.105    10.878 r  centered_pwm_1channel/i__carry_i_4/O
                         net (fo=1, routed)           0.000    10.878    centered_pwm_1channel/i__carry_i_4_n_0
    SLICE_X95Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.335 r  centered_pwm_1channel/counter_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.335    centered_pwm_1channel/counter_inferred__1/i__carry_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    11.516 r  centered_pwm_1channel/counter_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.000    11.516    centered_pwm_1channel/counter_inferred__1/i__carry__0_n_7
    SLICE_X95Y73         FDRE                                         r  centered_pwm_1channel/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701     7.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386     8.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     8.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    10.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.334    11.429    centered_pwm_1channel/clk_mmcm_2
    SLICE_X95Y73         FDRE                                         r  centered_pwm_1channel/counter_reg[4]/C
                         clock pessimism              0.698    12.127    
                         clock uncertainty           -0.085    12.042    
    SLICE_X95Y73         FDRE (Setup_fdre_C_D)        0.059    12.101    centered_pwm_1channel/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         12.101    
                         arrival time                         -11.516    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.718ns  (required time - arrival time)
  Source:                 centered_pwm_1channel/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            centered_pwm_1channel/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.255ns  (logic 1.224ns (37.601%)  route 2.031ns (62.399%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.431ns = ( 11.431 - 4.000 ) 
    Source Clock Delay      (SCD):    8.153ns
    Clock Pessimism Removal (CPR):    0.722ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.492     8.153    centered_pwm_1channel/clk_mmcm_2
    SLICE_X95Y72         FDRE                                         r  centered_pwm_1channel/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y72         FDRE (Prop_fdre_C_Q)         0.379     8.532 r  centered_pwm_1channel/counter_reg[0]/Q
                         net (fo=9, routed)           0.836     9.369    centered_pwm_1channel/counter_reg__0[0]
    SLICE_X94Y68         LUT4 (Prop_lut4_I3_O)        0.105     9.474 f  centered_pwm_1channel/i__carry_i_15/O
                         net (fo=1, routed)           0.331     9.805    centered_pwm_1channel/i__carry_i_15_n_0
    SLICE_X94Y67         LUT4 (Prop_lut4_I3_O)        0.105     9.910 r  centered_pwm_1channel/i__carry_i_8/O
                         net (fo=8, routed)           0.864    10.773    centered_pwm_1channel/i__carry_i_8_n_0
    SLICE_X95Y72         LUT5 (Prop_lut5_I3_O)        0.105    10.878 r  centered_pwm_1channel/i__carry_i_4/O
                         net (fo=1, routed)           0.000    10.878    centered_pwm_1channel/i__carry_i_4_n_0
    SLICE_X95Y72         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530    11.408 r  centered_pwm_1channel/counter_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.000    11.408    centered_pwm_1channel/counter_inferred__1/i__carry_n_4
    SLICE_X95Y72         FDRE                                         r  centered_pwm_1channel/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701     7.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386     8.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     8.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    10.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.336    11.431    centered_pwm_1channel/clk_mmcm_2
    SLICE_X95Y72         FDRE                                         r  centered_pwm_1channel/counter_reg[3]/C
                         clock pessimism              0.722    12.153    
                         clock uncertainty           -0.085    12.068    
    SLICE_X95Y72         FDRE (Setup_fdre_C_D)        0.059    12.127    centered_pwm_1channel/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.127    
                         arrival time                         -11.408    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 centered_pwm_1channel/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            centered_pwm_1channel/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.206ns  (logic 1.175ns (36.648%)  route 2.031ns (63.352%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.431ns = ( 11.431 - 4.000 ) 
    Source Clock Delay      (SCD):    8.153ns
    Clock Pessimism Removal (CPR):    0.722ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.492     8.153    centered_pwm_1channel/clk_mmcm_2
    SLICE_X95Y72         FDRE                                         r  centered_pwm_1channel/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y72         FDRE (Prop_fdre_C_Q)         0.379     8.532 r  centered_pwm_1channel/counter_reg[0]/Q
                         net (fo=9, routed)           0.836     9.369    centered_pwm_1channel/counter_reg__0[0]
    SLICE_X94Y68         LUT4 (Prop_lut4_I3_O)        0.105     9.474 f  centered_pwm_1channel/i__carry_i_15/O
                         net (fo=1, routed)           0.331     9.805    centered_pwm_1channel/i__carry_i_15_n_0
    SLICE_X94Y67         LUT4 (Prop_lut4_I3_O)        0.105     9.910 r  centered_pwm_1channel/i__carry_i_8/O
                         net (fo=8, routed)           0.864    10.773    centered_pwm_1channel/i__carry_i_8_n_0
    SLICE_X95Y72         LUT5 (Prop_lut5_I3_O)        0.105    10.878 r  centered_pwm_1channel/i__carry_i_4/O
                         net (fo=1, routed)           0.000    10.878    centered_pwm_1channel/i__carry_i_4_n_0
    SLICE_X95Y72         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    11.359 r  centered_pwm_1channel/counter_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.000    11.359    centered_pwm_1channel/counter_inferred__1/i__carry_n_5
    SLICE_X95Y72         FDRE                                         r  centered_pwm_1channel/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701     7.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386     8.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     8.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    10.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.336    11.431    centered_pwm_1channel/clk_mmcm_2
    SLICE_X95Y72         FDRE                                         r  centered_pwm_1channel/counter_reg[2]/C
                         clock pessimism              0.722    12.153    
                         clock uncertainty           -0.085    12.068    
    SLICE_X95Y72         FDRE (Setup_fdre_C_D)        0.059    12.127    centered_pwm_1channel/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.127    
                         arrival time                         -11.359    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.905ns  (required time - arrival time)
  Source:                 centered_pwm_1channel/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            centered_pwm_1channel/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.068ns  (logic 1.037ns (33.798%)  route 2.031ns (66.202%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.431ns = ( 11.431 - 4.000 ) 
    Source Clock Delay      (SCD):    8.153ns
    Clock Pessimism Removal (CPR):    0.722ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.492     8.153    centered_pwm_1channel/clk_mmcm_2
    SLICE_X95Y72         FDRE                                         r  centered_pwm_1channel/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y72         FDRE (Prop_fdre_C_Q)         0.379     8.532 r  centered_pwm_1channel/counter_reg[0]/Q
                         net (fo=9, routed)           0.836     9.369    centered_pwm_1channel/counter_reg__0[0]
    SLICE_X94Y68         LUT4 (Prop_lut4_I3_O)        0.105     9.474 f  centered_pwm_1channel/i__carry_i_15/O
                         net (fo=1, routed)           0.331     9.805    centered_pwm_1channel/i__carry_i_15_n_0
    SLICE_X94Y67         LUT4 (Prop_lut4_I3_O)        0.105     9.910 r  centered_pwm_1channel/i__carry_i_8/O
                         net (fo=8, routed)           0.864    10.773    centered_pwm_1channel/i__carry_i_8_n_0
    SLICE_X95Y72         LUT6 (Prop_lut6_I2_O)        0.105    10.878 r  centered_pwm_1channel/i__carry_i_5/O
                         net (fo=1, routed)           0.000    10.878    centered_pwm_1channel/i__carry_i_5_n_0
    SLICE_X95Y72         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    11.221 r  centered_pwm_1channel/counter_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           0.000    11.221    centered_pwm_1channel/counter_inferred__1/i__carry_n_6
    SLICE_X95Y72         FDRE                                         r  centered_pwm_1channel/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701     7.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386     8.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     8.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    10.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.336    11.431    centered_pwm_1channel/clk_mmcm_2
    SLICE_X95Y72         FDRE                                         r  centered_pwm_1channel/counter_reg[1]/C
                         clock pessimism              0.722    12.153    
                         clock uncertainty           -0.085    12.068    
    SLICE_X95Y72         FDRE (Setup_fdre_C_D)        0.059    12.127    centered_pwm_1channel/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.127    
                         arrival time                         -11.221    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             1.041ns  (required time - arrival time)
  Source:                 centered_pwm_1channel/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            centered_pwm_1channel/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.901ns (30.728%)  route 2.031ns (69.272%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.431ns = ( 11.431 - 4.000 ) 
    Source Clock Delay      (SCD):    8.153ns
    Clock Pessimism Removal (CPR):    0.722ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.492     8.153    centered_pwm_1channel/clk_mmcm_2
    SLICE_X95Y72         FDRE                                         r  centered_pwm_1channel/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y72         FDRE (Prop_fdre_C_Q)         0.379     8.532 r  centered_pwm_1channel/counter_reg[0]/Q
                         net (fo=9, routed)           0.836     9.369    centered_pwm_1channel/counter_reg__0[0]
    SLICE_X94Y68         LUT4 (Prop_lut4_I3_O)        0.105     9.474 f  centered_pwm_1channel/i__carry_i_15/O
                         net (fo=1, routed)           0.331     9.805    centered_pwm_1channel/i__carry_i_15_n_0
    SLICE_X94Y67         LUT4 (Prop_lut4_I3_O)        0.105     9.910 r  centered_pwm_1channel/i__carry_i_8/O
                         net (fo=8, routed)           0.864    10.773    centered_pwm_1channel/i__carry_i_8_n_0
    SLICE_X95Y72         LUT6 (Prop_lut6_I2_O)        0.105    10.878 r  centered_pwm_1channel/i__carry_i_5/O
                         net (fo=1, routed)           0.000    10.878    centered_pwm_1channel/i__carry_i_5_n_0
    SLICE_X95Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    11.085 r  centered_pwm_1channel/counter_inferred__1/i__carry/O[0]
                         net (fo=1, routed)           0.000    11.085    centered_pwm_1channel/counter_inferred__1/i__carry_n_7
    SLICE_X95Y72         FDRE                                         r  centered_pwm_1channel/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701     7.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386     8.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     8.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    10.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.336    11.431    centered_pwm_1channel/clk_mmcm_2
    SLICE_X95Y72         FDRE                                         r  centered_pwm_1channel/counter_reg[0]/C
                         clock pessimism              0.722    12.153    
                         clock uncertainty           -0.085    12.068    
    SLICE_X95Y72         FDRE (Setup_fdre_C_D)        0.059    12.127    centered_pwm_1channel/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.127    
                         arrival time                         -11.085    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.143ns  (required time - arrival time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_7/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.433ns (19.121%)  route 1.832ns (80.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.478ns = ( 11.478 - 4.000 ) 
    Source Clock Delay      (SCD):    8.157ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.496     8.157    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X94Y69         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y69         FDRE (Prop_fdre_C_Q)         0.433     8.590 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[6]/Q
                         net (fo=8, routed)           1.832    10.422    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[6]
    RAMB18_X5Y22         RAMB18E1                                     r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_7/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701     7.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386     8.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     8.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    10.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.383    11.478    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X5Y22         RAMB18E1                                     r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_7/CLKARDCLK
                         clock pessimism              0.662    12.140    
                         clock uncertainty           -0.085    12.055    
    RAMB18_X5Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.490    11.565    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_7
  -------------------------------------------------------------------
                         required time                         11.565    
                         arrival time                         -10.422    
  -------------------------------------------------------------------
                         slack                                  1.143    

Slack (MET) :             1.198ns  (required time - arrival time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_5/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.398ns (19.160%)  route 1.679ns (80.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.474ns = ( 11.474 - 4.000 ) 
    Source Clock Delay      (SCD):    8.158ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.497     8.158    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X98Y68         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y68         FDRE (Prop_fdre_C_Q)         0.398     8.556 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[11]/Q
                         net (fo=8, routed)           1.679    10.236    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[11]
    RAMB36_X4Y11         RAMB36E1                                     r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_5/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701     7.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386     8.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     8.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    10.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.379    11.474    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X4Y11         RAMB36E1                                     r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_5/CLKARDCLK
                         clock pessimism              0.662    12.136    
                         clock uncertainty           -0.085    12.051    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.617    11.434    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_5
  -------------------------------------------------------------------
                         required time                         11.434    
                         arrival time                         -10.236    
  -------------------------------------------------------------------
                         slack                                  1.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.186ns (71.998%)  route 0.072ns (28.002%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.572ns
    Source Clock Delay      (SCD):    2.736ns
    Clock Pessimism Removal (CPR):    0.823ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.605     2.736    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/aclk
    SLICE_X99Y66         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y66         FDRE (Prop_fdre_C_Q)         0.141     2.877 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=3, routed)           0.072     2.949    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/first_q[6]
    SLICE_X98Y66         LUT5 (Prop_lut5_I4_O)        0.045     2.994 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q[8]_i_1__0/O
                         net (fo=1, routed)           0.000     2.994    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/D[8]
    SLICE_X98Y66         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.873     3.572    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/aclk
    SLICE_X98Y66         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism             -0.823     2.749    
    SLICE_X98Y66         FDRE (Hold_fdre_C_D)         0.121     2.870    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.870    
                         arrival time                           2.994    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.445%)  route 0.074ns (28.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.572ns
    Source Clock Delay      (SCD):    2.736ns
    Clock Pessimism Removal (CPR):    0.823ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.605     2.736    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/aclk
    SLICE_X99Y66         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y66         FDRE (Prop_fdre_C_Q)         0.141     2.877 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=3, routed)           0.074     2.951    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/first_q[6]
    SLICE_X98Y66         LUT5 (Prop_lut5_I2_O)        0.045     2.996 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q[7]_i_1__1/O
                         net (fo=1, routed)           0.000     2.996    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/D[7]
    SLICE_X98Y66         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.873     3.572    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/aclk
    SLICE_X98Y66         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism             -0.823     2.749    
    SLICE_X98Y66         FDRE (Hold_fdre_C_D)         0.121     2.870    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.870    
                         arrival time                           2.996    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.227%)  route 0.118ns (38.773%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.572ns
    Source Clock Delay      (SCD):    2.736ns
    Clock Pessimism Removal (CPR):    0.823ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.605     2.736    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/aclk
    SLICE_X99Y66         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y66         FDRE (Prop_fdre_C_Q)         0.141     2.877 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=4, routed)           0.118     2.994    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/first_q[5]
    SLICE_X98Y66         LUT3 (Prop_lut3_I1_O)        0.045     3.039 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q[5]_i_1__2/O
                         net (fo=1, routed)           0.000     3.039    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/D[5]
    SLICE_X98Y66         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.873     3.572    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/aclk
    SLICE_X98Y66         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism             -0.823     2.749    
    SLICE_X98Y66         FDRE (Hold_fdre_C_D)         0.120     2.869    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.869    
                         arrival time                           3.039    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.431%)  route 0.122ns (39.569%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.572ns
    Source Clock Delay      (SCD):    2.736ns
    Clock Pessimism Removal (CPR):    0.823ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.605     2.736    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/aclk
    SLICE_X99Y66         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y66         FDRE (Prop_fdre_C_Q)         0.141     2.877 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=4, routed)           0.122     2.998    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/first_q[5]
    SLICE_X98Y66         LUT4 (Prop_lut4_I1_O)        0.045     3.043 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q[6]_i_1__2/O
                         net (fo=1, routed)           0.000     3.043    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/D[6]
    SLICE_X98Y66         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.873     3.572    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/aclk
    SLICE_X98Y66         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism             -0.823     2.749    
    SLICE_X98Y66         FDRE (Hold_fdre_C_D)         0.121     2.870    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.870    
                         arrival time                           3.043    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.134%)  route 0.266ns (61.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.610ns
    Source Clock Delay      (SCD):    2.735ns
    Clock Pessimism Removal (CPR):    0.802ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.604     2.735    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X96Y66         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y66         FDRE (Prop_fdre_C_Q)         0.164     2.899 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[0]/Q
                         net (fo=8, routed)           0.266     3.165    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[0]
    RAMB36_X5Y13         RAMB36E1                                     r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.911     3.610    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X5Y13         RAMB36E1                                     r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK
                         clock pessimism             -0.802     2.807    
    RAMB36_X5Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     2.990    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1
  -------------------------------------------------------------------
                         required time                         -2.990    
                         arrival time                           3.165    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_4/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.164ns (37.970%)  route 0.268ns (62.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.607ns
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    0.802ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.603     2.734    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X98Y68         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y68         FDRE (Prop_fdre_C_Q)         0.164     2.898 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[8]/Q
                         net (fo=8, routed)           0.268     3.165    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[8]
    RAMB36_X4Y13         RAMB36E1                                     r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_4/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.908     3.607    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X4Y13         RAMB36E1                                     r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_4/CLKARDCLK
                         clock pessimism             -0.802     2.804    
    RAMB36_X4Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.987    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_4
  -------------------------------------------------------------------
                         required time                         -2.987    
                         arrival time                           3.165    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.213ns (69.374%)  route 0.094ns (30.626%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.568ns
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    0.823ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.601     2.732    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms/aclk
    SLICE_X96Y69         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y69         FDRE (Prop_fdre_C_Q)         0.164     2.896 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=3, routed)           0.094     2.990    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/sin_ms1[5]
    SLICE_X97Y69         LUT4 (Prop_lut4_I0_O)        0.049     3.039 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/plusOp_inferred__1/opt_has_pipe.first_q[7]_i_1/O
                         net (fo=1, routed)           0.000     3.039    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/D[7]
    SLICE_X97Y69         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.869     3.568    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X97Y69         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism             -0.823     2.745    
    SLICE_X97Y69         FDRE (Hold_fdre_C_D)         0.107     2.852    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.852    
                         arrival time                           3.039    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (71.021%)  route 0.085ns (28.979%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.572ns
    Source Clock Delay      (SCD):    2.736ns
    Clock Pessimism Removal (CPR):    0.823ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.605     2.736    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/aclk
    SLICE_X94Y65         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y65         FDRE (Prop_fdre_C_Q)         0.164     2.900 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=6, routed)           0.085     2.985    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/first_q[0]
    SLICE_X95Y65         LUT3 (Prop_lut3_I0_O)        0.045     3.030 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q[1]_i_1__2/O
                         net (fo=1, routed)           0.000     3.030    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/D[1]
    SLICE_X95Y65         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.873     3.572    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/aclk
    SLICE_X95Y65         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism             -0.823     2.749    
    SLICE_X95Y65         FDRE (Hold_fdre_C_D)         0.091     2.840    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.840    
                         arrival time                           3.030    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.970%)  route 0.094ns (31.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.568ns
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    0.823ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.601     2.732    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms/aclk
    SLICE_X96Y69         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y69         FDRE (Prop_fdre_C_Q)         0.164     2.896 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=3, routed)           0.094     2.990    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/sin_ms1[5]
    SLICE_X97Y69         LUT3 (Prop_lut3_I1_O)        0.045     3.035 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/plusOp_inferred__1/opt_has_pipe.first_q[6]_i_1/O
                         net (fo=1, routed)           0.000     3.035    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/D[6]
    SLICE_X97Y69         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.869     3.568    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X97Y69         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism             -0.823     2.745    
    SLICE_X97Y69         FDRE (Hold_fdre_C_D)         0.092     2.837    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.837    
                         arrival time                           3.035    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.392%)  route 0.299ns (64.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.610ns
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    0.802ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.603     2.734    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X98Y68         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y68         FDRE (Prop_fdre_C_Q)         0.164     2.898 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[8]/Q
                         net (fo=8, routed)           0.299     3.197    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[8]
    RAMB36_X5Y13         RAMB36E1                                     r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.911     3.610    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X5Y13         RAMB36E1                                     r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK
                         clock pessimism             -0.802     2.807    
    RAMB36_X5Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.990    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1
  -------------------------------------------------------------------
                         required time                         -2.990    
                         arrival time                           3.197    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_mmcm_2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { MMCM_ADV/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         4.000       1.830      RAMB18_X5Y22     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         4.000       1.830      RAMB36_X5Y13     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         4.000       1.830      RAMB36_X5Y12     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         4.000       1.830      RAMB36_X5Y14     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         4.000       1.830      RAMB36_X4Y13     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         4.000       1.830      RAMB36_X4Y11     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         4.000       1.830      RAMB36_X4Y14     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         4.000       1.830      RAMB36_X4Y12     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         4.000       2.408      BUFGCTRL_X0Y0    clk_mmcm_2_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y0  MMCM_ADV/CLKOUT2
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y0  MMCM_ADV/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X100Y71    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X100Y71    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X100Y71    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[4].pipe_reg[4][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X96Y66     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X96Y66     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X96Y66     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X96Y66     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X95Y65     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X94Y66     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X94Y66     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X100Y71    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X100Y71    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X97Y69     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X98Y68     centered_pwm_1channel/counter_updown_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X98Y68     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X98Y68     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X98Y68     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X98Y68     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X96Y67     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X96Y67     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_mmcm_2
  To Clock:  clk_mmcm_1

Setup :            7  Failing Endpoints,  Worst Slack       -2.018ns,  Total Violation      -11.126ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.018ns  (required time - arrival time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sin_input_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_1 rise@21.333ns - clk_mmcm_2 rise@20.000ns)
  Data Path Delay:        2.648ns  (logic 1.165ns (43.999%)  route 1.483ns (56.001%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.435ns = ( 28.768 - 21.333 ) 
    Source Clock Delay      (SCD):    8.159ns = ( 28.159 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    23.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    23.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    24.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    24.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597    26.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    26.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.498    28.159    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X96Y67         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y67         FDRE (Prop_fdre_C_Q)         0.398    28.557 f  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=2, routed)           0.954    29.511    m_axis_data_tdata[11]
    SLICE_X95Y68         LUT1 (Prop_lut1_I0_O)        0.235    29.746 r  sin_input[12]_i_4/O
                         net (fo=1, routed)           0.000    29.746    sin_input[12]_i_4_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    30.078 r  sin_input_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.078    sin_input_reg[12]_i_1_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    30.278 r  sin_input_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.529    30.807    L[15]
    SLICE_X95Y68         FDRE                                         r  sin_input_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                     21.333    21.333 r  
    N18                                               0.000    21.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    21.333    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    22.660 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    24.361    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    24.438 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    25.824    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    25.897 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.454    27.351    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    27.428 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.340    28.768    clk_mmcm_1_BUFG
    SLICE_X95Y68         FDRE                                         r  sin_input_reg[15]/C
                         clock pessimism              0.416    29.184    
                         clock uncertainty           -0.220    28.965    
    SLICE_X95Y68         FDRE (Setup_fdre_C_D)       -0.175    28.790    sin_input_reg[15]
  -------------------------------------------------------------------
                         required time                         28.790    
                         arrival time                         -30.807    
  -------------------------------------------------------------------
                         slack                                 -2.018    

Slack (VIOLATED) :        -1.933ns  (required time - arrival time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sin_input_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_1 rise@21.333ns - clk_mmcm_2 rise@20.000ns)
  Data Path Delay:        2.593ns  (logic 1.145ns (44.163%)  route 1.448ns (55.837%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.435ns = ( 28.768 - 21.333 ) 
    Source Clock Delay      (SCD):    8.159ns = ( 28.159 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    23.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    23.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    24.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    24.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597    26.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    26.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.498    28.159    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X96Y67         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y67         FDRE (Prop_fdre_C_Q)         0.398    28.557 f  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=2, routed)           0.954    29.511    m_axis_data_tdata[11]
    SLICE_X95Y68         LUT1 (Prop_lut1_I0_O)        0.235    29.746 r  sin_input[12]_i_4/O
                         net (fo=1, routed)           0.000    29.746    sin_input[12]_i_4_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    30.078 r  sin_input_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.078    sin_input_reg[12]_i_1_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    30.258 r  sin_input_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.494    30.752    L[13]
    SLICE_X94Y68         FDRE                                         r  sin_input_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                     21.333    21.333 r  
    N18                                               0.000    21.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    21.333    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    22.660 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    24.361    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    24.438 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    25.824    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    25.897 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.454    27.351    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    27.428 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.340    28.768    clk_mmcm_1_BUFG
    SLICE_X94Y68         FDRE                                         r  sin_input_reg[13]/C
                         clock pessimism              0.416    29.184    
                         clock uncertainty           -0.220    28.965    
    SLICE_X94Y68         FDRE (Setup_fdre_C_D)       -0.146    28.819    sin_input_reg[13]
  -------------------------------------------------------------------
                         required time                         28.819    
                         arrival time                         -30.752    
  -------------------------------------------------------------------
                         slack                                 -1.933    

Slack (VIOLATED) :        -1.846ns  (required time - arrival time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sin_input_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_1 rise@21.333ns - clk_mmcm_2 rise@20.000ns)
  Data Path Delay:        2.726ns  (logic 1.532ns (56.197%)  route 1.194ns (43.803%))
  Logic Levels:           5  (CARRY4=3 LUT1=2)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.435ns = ( 28.768 - 21.333 ) 
    Source Clock Delay      (SCD):    8.160ns = ( 28.160 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    23.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    23.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    24.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    24.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597    26.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    26.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.499    28.160    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/aclk
    SLICE_X95Y66         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y66         FDRE (Prop_fdre_C_Q)         0.348    28.508 f  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=2, routed)           0.728    29.237    m_axis_data_tdata[4]
    SLICE_X95Y66         LUT1 (Prop_lut1_I0_O)        0.239    29.476 r  sin_input[12]_i_12/O
                         net (fo=1, routed)           0.000    29.476    sin_input[12]_i_12_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    29.808 r  sin_input_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    29.808    sin_input_reg[12]_i_7_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.906 r  sin_input_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.906    sin_input_reg[12]_i_2_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    30.171 f  sin_input_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.466    30.636    L__0[10]
    SLICE_X94Y68         LUT1 (Prop_lut1_I0_O)        0.250    30.886 r  sin_input[10]_i_1/O
                         net (fo=1, routed)           0.000    30.886    xor[10]
    SLICE_X94Y68         FDRE                                         r  sin_input_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                     21.333    21.333 r  
    N18                                               0.000    21.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    21.333    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    22.660 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    24.361    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    24.438 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    25.824    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    25.897 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.454    27.351    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    27.428 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.340    28.768    clk_mmcm_1_BUFG
    SLICE_X94Y68         FDRE                                         r  sin_input_reg[10]/C
                         clock pessimism              0.416    29.184    
                         clock uncertainty           -0.220    28.965    
    SLICE_X94Y68         FDRE (Setup_fdre_C_D)        0.076    29.041    sin_input_reg[10]
  -------------------------------------------------------------------
                         required time                         29.041    
                         arrival time                         -30.886    
  -------------------------------------------------------------------
                         slack                                 -1.846    

Slack (VIOLATED) :        -1.784ns  (required time - arrival time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sin_input_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_1 rise@21.333ns - clk_mmcm_2 rise@20.000ns)
  Data Path Delay:        2.621ns  (logic 1.446ns (55.176%)  route 1.175ns (44.824%))
  Logic Levels:           5  (CARRY4=3 LUT1=2)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.435ns = ( 28.768 - 21.333 ) 
    Source Clock Delay      (SCD):    8.160ns = ( 28.160 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    23.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    23.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    24.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    24.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597    26.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    26.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.499    28.160    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/aclk
    SLICE_X95Y66         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y66         FDRE (Prop_fdre_C_Q)         0.348    28.508 f  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=2, routed)           0.728    29.237    m_axis_data_tdata[4]
    SLICE_X95Y66         LUT1 (Prop_lut1_I0_O)        0.239    29.476 r  sin_input[12]_i_12/O
                         net (fo=1, routed)           0.000    29.476    sin_input[12]_i_12_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    29.808 r  sin_input_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    29.808    sin_input_reg[12]_i_7_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.906 r  sin_input_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.906    sin_input_reg[12]_i_2_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    30.086 f  sin_input_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.446    30.532    L__0[9]
    SLICE_X97Y68         LUT1 (Prop_lut1_I0_O)        0.249    30.781 r  sin_input[9]_i_1/O
                         net (fo=1, routed)           0.000    30.781    xor[9]
    SLICE_X97Y68         FDRE                                         r  sin_input_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                     21.333    21.333 r  
    N18                                               0.000    21.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    21.333    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    22.660 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    24.361    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    24.438 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    25.824    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    25.897 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.454    27.351    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    27.428 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.340    28.768    clk_mmcm_1_BUFG
    SLICE_X97Y68         FDRE                                         r  sin_input_reg[9]/C
                         clock pessimism              0.416    29.184    
                         clock uncertainty           -0.220    28.965    
    SLICE_X97Y68         FDRE (Setup_fdre_C_D)        0.032    28.997    sin_input_reg[9]
  -------------------------------------------------------------------
                         required time                         28.997    
                         arrival time                         -30.781    
  -------------------------------------------------------------------
                         slack                                 -1.784    

Slack (VIOLATED) :        -1.320ns  (required time - arrival time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sin_input_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_1 rise@21.333ns - clk_mmcm_2 rise@20.000ns)
  Data Path Delay:        2.184ns  (logic 1.230ns (56.325%)  route 0.954ns (43.675%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.434ns = ( 28.767 - 21.333 ) 
    Source Clock Delay      (SCD):    8.159ns = ( 28.159 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    23.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    23.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    24.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    24.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597    26.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    26.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.498    28.159    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X96Y67         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y67         FDRE (Prop_fdre_C_Q)         0.398    28.557 f  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=2, routed)           0.954    29.511    m_axis_data_tdata[11]
    SLICE_X95Y68         LUT1 (Prop_lut1_I0_O)        0.235    29.746 r  sin_input[12]_i_4/O
                         net (fo=1, routed)           0.000    29.746    sin_input[12]_i_4_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    30.078 r  sin_input_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.078    sin_input_reg[12]_i_1_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    30.343 r  sin_input_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    30.343    L[14]
    SLICE_X95Y69         FDRE                                         r  sin_input_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                     21.333    21.333 r  
    N18                                               0.000    21.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    21.333    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    22.660 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    24.361    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    24.438 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    25.824    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    25.897 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.454    27.351    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    27.428 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.339    28.767    clk_mmcm_1_BUFG
    SLICE_X95Y69         FDRE                                         r  sin_input_reg[14]/C
                         clock pessimism              0.416    29.183    
                         clock uncertainty           -0.220    28.964    
    SLICE_X95Y69         FDRE (Setup_fdre_C_D)        0.059    29.023    sin_input_reg[14]
  -------------------------------------------------------------------
                         required time                         29.023    
                         arrival time                         -30.343    
  -------------------------------------------------------------------
                         slack                                 -1.320    

Slack (VIOLATED) :        -1.142ns  (required time - arrival time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sin_input_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_1 rise@21.333ns - clk_mmcm_2 rise@20.000ns)
  Data Path Delay:        2.005ns  (logic 1.277ns (63.682%)  route 0.728ns (36.318%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.435ns = ( 28.768 - 21.333 ) 
    Source Clock Delay      (SCD):    8.160ns = ( 28.160 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    23.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    23.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    24.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    24.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597    26.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    26.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.499    28.160    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/aclk
    SLICE_X95Y66         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y66         FDRE (Prop_fdre_C_Q)         0.348    28.508 f  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=2, routed)           0.728    29.237    m_axis_data_tdata[4]
    SLICE_X95Y66         LUT1 (Prop_lut1_I0_O)        0.239    29.476 r  sin_input[12]_i_12/O
                         net (fo=1, routed)           0.000    29.476    sin_input[12]_i_12_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    29.808 r  sin_input_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    29.808    sin_input_reg[12]_i_7_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.906 r  sin_input_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.906    sin_input_reg[12]_i_2_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    30.166 r  sin_input_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    30.166    L[12]
    SLICE_X95Y68         FDRE                                         r  sin_input_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                     21.333    21.333 r  
    N18                                               0.000    21.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    21.333    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    22.660 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    24.361    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    24.438 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    25.824    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    25.897 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.454    27.351    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    27.428 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.340    28.768    clk_mmcm_1_BUFG
    SLICE_X95Y68         FDRE                                         r  sin_input_reg[12]/C
                         clock pessimism              0.416    29.184    
                         clock uncertainty           -0.220    28.965    
    SLICE_X95Y68         FDRE (Setup_fdre_C_D)        0.059    29.024    sin_input_reg[12]
  -------------------------------------------------------------------
                         required time                         29.024    
                         arrival time                         -30.166    
  -------------------------------------------------------------------
                         slack                                 -1.142    

Slack (VIOLATED) :        -1.082ns  (required time - arrival time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sin_input_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_1 rise@21.333ns - clk_mmcm_2 rise@20.000ns)
  Data Path Delay:        1.945ns  (logic 1.217ns (62.562%)  route 0.728ns (37.438%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.435ns = ( 28.768 - 21.333 ) 
    Source Clock Delay      (SCD):    8.160ns = ( 28.160 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                     20.000    20.000 r  
    N18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    23.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    23.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    24.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    24.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597    26.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    26.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.499    28.160    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/aclk
    SLICE_X95Y66         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y66         FDRE (Prop_fdre_C_Q)         0.348    28.508 f  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=2, routed)           0.728    29.237    m_axis_data_tdata[4]
    SLICE_X95Y66         LUT1 (Prop_lut1_I0_O)        0.239    29.476 r  sin_input[12]_i_12/O
                         net (fo=1, routed)           0.000    29.476    sin_input[12]_i_12_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    29.808 r  sin_input_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    29.808    sin_input_reg[12]_i_7_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.906 r  sin_input_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.906    sin_input_reg[12]_i_2_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    30.106 r  sin_input_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    30.106    L[11]
    SLICE_X95Y68         FDRE                                         r  sin_input_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                     21.333    21.333 r  
    N18                                               0.000    21.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    21.333    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    22.660 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    24.361    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    24.438 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    25.824    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    25.897 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.454    27.351    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    27.428 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.340    28.768    clk_mmcm_1_BUFG
    SLICE_X95Y68         FDRE                                         r  sin_input_reg[11]/C
                         clock pessimism              0.416    29.184    
                         clock uncertainty           -0.220    28.965    
    SLICE_X95Y68         FDRE (Setup_fdre_C_D)        0.059    29.024    sin_input_reg[11]
  -------------------------------------------------------------------
                         required time                         29.024    
                         arrival time                         -30.106    
  -------------------------------------------------------------------
                         slack                                 -1.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sin_input_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.448ns (64.008%)  route 0.252ns (35.992%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.569ns
    Source Clock Delay      (SCD):    2.735ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.604     2.735    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/aclk
    SLICE_X94Y66         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y66         FDRE (Prop_fdre_C_Q)         0.164     2.899 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=2, routed)           0.252     3.150    m_axis_data_tdata[1]
    SLICE_X95Y66         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.180     3.330 r  sin_input_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.330    sin_input_reg[12]_i_7_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.369 r  sin_input_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.369    sin_input_reg[12]_i_2_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     3.434 r  sin_input_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.434    L[11]
    SLICE_X95Y68         FDRE                                         r  sin_input_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.870     3.569    clk_mmcm_1_BUFG
    SLICE_X95Y68         FDRE                                         r  sin_input_reg[11]/C
                         clock pessimism             -0.518     3.051    
                         clock uncertainty            0.220     3.271    
    SLICE_X95Y68         FDRE (Hold_fdre_C_D)         0.105     3.376    sin_input_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.376    
                         arrival time                           3.434    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sin_input_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.272ns (38.059%)  route 0.443ns (61.941%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.569ns
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.601     2.732    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X94Y69         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y69         FDRE (Prop_fdre_C_Q)         0.164     2.896 f  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=2, routed)           0.443     3.338    m_axis_data_tdata[12]
    SLICE_X95Y68         LUT1 (Prop_lut1_I0_O)        0.045     3.383 r  sin_input[12]_i_3/O
                         net (fo=1, routed)           0.000     3.383    sin_input[12]_i_3_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     3.446 r  sin_input_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.446    L[12]
    SLICE_X95Y68         FDRE                                         r  sin_input_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.870     3.569    clk_mmcm_1_BUFG
    SLICE_X95Y68         FDRE                                         r  sin_input_reg[12]/C
                         clock pessimism             -0.518     3.051    
                         clock uncertainty            0.220     3.271    
    SLICE_X95Y68         FDRE (Hold_fdre_C_D)         0.105     3.376    sin_input_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.376    
                         arrival time                           3.446    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sin_input_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.251ns (34.757%)  route 0.471ns (65.242%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.568ns
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.601     2.732    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X97Y69         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y69         FDRE (Prop_fdre_C_Q)         0.141     2.873 f  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=2, routed)           0.471     3.344    m_axis_data_tdata[14]
    SLICE_X95Y69         LUT1 (Prop_lut1_I0_O)        0.045     3.389 r  sin_input[15]_i_2/O
                         net (fo=1, routed)           0.000     3.389    sin_input[15]_i_2_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     3.454 r  sin_input_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.454    L[14]
    SLICE_X95Y69         FDRE                                         r  sin_input_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.869     3.568    clk_mmcm_1_BUFG
    SLICE_X95Y69         FDRE                                         r  sin_input_reg[14]/C
                         clock pessimism             -0.518     3.050    
                         clock uncertainty            0.220     3.270    
    SLICE_X95Y69         FDRE (Hold_fdre_C_D)         0.105     3.375    sin_input_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.375    
                         arrival time                           3.454    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sin_input_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.292ns (36.326%)  route 0.512ns (63.674%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.569ns
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.601     2.732    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X97Y69         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y69         FDRE (Prop_fdre_C_Q)         0.128     2.860 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.263     3.122    m_axis_data_tdata[15]
    SLICE_X95Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.164     3.286 r  sin_input_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.249     3.535    L[15]
    SLICE_X95Y68         FDRE                                         r  sin_input_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.870     3.569    clk_mmcm_1_BUFG
    SLICE_X95Y68         FDRE                                         r  sin_input_reg[15]/C
                         clock pessimism             -0.518     3.051    
                         clock uncertainty            0.220     3.271    
    SLICE_X95Y68         FDRE (Hold_fdre_C_D)         0.013     3.284    sin_input_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.284    
                         arrival time                           3.535    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sin_input_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.381ns (41.359%)  route 0.540ns (58.641%))
  Logic Levels:           3  (CARRY4=1 LUT1=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.569ns
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.603     2.734    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X96Y67         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y67         FDRE (Prop_fdre_C_Q)         0.164     2.898 f  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=2, routed)           0.345     3.243    m_axis_data_tdata[10]
    SLICE_X95Y68         LUT1 (Prop_lut1_I0_O)        0.045     3.288 r  sin_input[12]_i_5/O
                         net (fo=1, routed)           0.000     3.288    sin_input[12]_i_5_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     3.353 f  sin_input_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.195     3.548    L__0[10]
    SLICE_X94Y68         LUT1 (Prop_lut1_I0_O)        0.107     3.655 r  sin_input[10]_i_1/O
                         net (fo=1, routed)           0.000     3.655    xor[10]
    SLICE_X94Y68         FDRE                                         r  sin_input_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.870     3.569    clk_mmcm_1_BUFG
    SLICE_X94Y68         FDRE                                         r  sin_input_reg[10]/C
                         clock pessimism             -0.518     3.051    
                         clock uncertainty            0.220     3.271    
    SLICE_X94Y68         FDRE (Hold_fdre_C_D)         0.121     3.392    sin_input_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.392    
                         arrival time                           3.655    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sin_input_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.403ns (40.925%)  route 0.582ns (59.075%))
  Logic Levels:           3  (CARRY4=1 LUT1=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.569ns
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.603     2.734    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X97Y67         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y67         FDRE (Prop_fdre_C_Q)         0.128     2.862 f  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=2, routed)           0.379     3.241    m_axis_data_tdata[9]
    SLICE_X95Y68         LUT1 (Prop_lut1_I0_O)        0.098     3.339 r  sin_input[12]_i_6/O
                         net (fo=1, routed)           0.000     3.339    sin_input[12]_i_6_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     3.409 f  sin_input_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.202     3.611    L__0[9]
    SLICE_X97Y68         LUT1 (Prop_lut1_I0_O)        0.107     3.718 r  sin_input[9]_i_1/O
                         net (fo=1, routed)           0.000     3.718    xor[9]
    SLICE_X97Y68         FDRE                                         r  sin_input_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.870     3.569    clk_mmcm_1_BUFG
    SLICE_X97Y68         FDRE                                         r  sin_input_reg[9]/C
                         clock pessimism             -0.518     3.051    
                         clock uncertainty            0.220     3.271    
    SLICE_X97Y68         FDRE (Hold_fdre_C_D)         0.092     3.363    sin_input_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.363    
                         arrival time                           3.718    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sin_input_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.331ns (36.078%)  route 0.586ns (63.922%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.569ns
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.601     2.732    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X94Y69         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y69         FDRE (Prop_fdre_C_Q)         0.164     2.896 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=2, routed)           0.356     3.251    m_axis_data_tdata[12]
    SLICE_X95Y68         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     3.364 r  sin_input_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.364    sin_input_reg[12]_i_1_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.418 r  sin_input_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.231     3.649    L[13]
    SLICE_X94Y68         FDRE                                         r  sin_input_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.870     3.569    clk_mmcm_1_BUFG
    SLICE_X94Y68         FDRE                                         r  sin_input_reg[13]/C
                         clock pessimism             -0.518     3.051    
                         clock uncertainty            0.220     3.271    
    SLICE_X94Y68         FDRE (Hold_fdre_C_D)         0.002     3.273    sin_input_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.273    
                         arrival time                           3.649    
  -------------------------------------------------------------------
                         slack                                  0.376    





---------------------------------------------------------------------------------------------------
From Clock:  clk_mmcm_1
  To Clock:  clk_mmcm_2

Setup :           13  Failing Endpoints,  Worst Slack       -2.786ns,  Total Violation      -12.251ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.786ns  (required time - arrival time)
  Source:                 sin_input_7_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/pwm_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_2 rise@12.000ns - clk_mmcm_1 rise@10.667ns)
  Data Path Delay:        3.239ns  (logic 1.152ns (35.564%)  route 2.087ns (64.436%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.434ns = ( 19.434 - 12.000 ) 
    Source Clock Delay      (SCD):    8.158ns = ( 18.825 - 10.667 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    12.059 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    13.932    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    14.017 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    15.569    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.646 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597    17.243    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    17.328 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.497    18.825    clk_mmcm_1_BUFG
    SLICE_X97Y68         FDRE                                         r  sin_input_7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y68         FDRE (Prop_fdre_C_Q)         0.348    19.173 r  sin_input_7_reg[1]/Q
                         net (fo=2, routed)           0.595    19.768    centered_pwm_1channel/Q[1]
    SLICE_X97Y68         LUT4 (Prop_lut4_I1_O)        0.242    20.010 r  centered_pwm_1channel/ltOp_carry_i_4/O
                         net (fo=1, routed)           0.484    20.494    centered_pwm_1channel/ltOp_carry_i_4_n_0
    SLICE_X96Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457    20.951 r  centered_pwm_1channel/ltOp_carry/CO[3]
                         net (fo=2, routed)           0.487    21.437    centered_pwm_1channel/ltOp
    SLICE_X94Y68         LUT2 (Prop_lut2_I1_O)        0.105    21.542 r  centered_pwm_1channel/pwm_i_i_1/O
                         net (fo=1, routed)           0.522    22.064    centered_pwm_1channel/pwm_i0
    SLICE_X93Y68         FDRE                                         r  centered_pwm_1channel/pwm_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                     12.000    12.000 r  
    N18                                               0.000    12.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    15.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    16.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    18.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.339    19.434    centered_pwm_1channel/clk_mmcm_2
    SLICE_X93Y68         FDRE                                         r  centered_pwm_1channel/pwm_i_reg/C
                         clock pessimism              0.416    19.850    
                         clock uncertainty           -0.220    19.630    
    SLICE_X93Y68         FDRE (Setup_fdre_C_R)       -0.352    19.278    centered_pwm_1channel/pwm_i_reg
  -------------------------------------------------------------------
                         required time                         19.278    
                         arrival time                         -22.064    
  -------------------------------------------------------------------
                         slack                                 -2.786    

Slack (VIOLATED) :        -1.156ns  (required time - arrival time)
  Source:                 sin_input_7_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/pwm_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_2 rise@12.000ns - clk_mmcm_1 rise@10.667ns)
  Data Path Delay:        2.126ns  (logic 1.047ns (49.255%)  route 1.079ns (50.745%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.435ns = ( 19.435 - 12.000 ) 
    Source Clock Delay      (SCD):    8.158ns = ( 18.825 - 10.667 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    12.059 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    13.932    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    14.017 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    15.569    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.646 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597    17.243    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    17.328 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.497    18.825    clk_mmcm_1_BUFG
    SLICE_X97Y68         FDRE                                         r  sin_input_7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y68         FDRE (Prop_fdre_C_Q)         0.348    19.173 r  sin_input_7_reg[1]/Q
                         net (fo=2, routed)           0.595    19.768    centered_pwm_1channel/Q[1]
    SLICE_X97Y68         LUT4 (Prop_lut4_I1_O)        0.242    20.010 r  centered_pwm_1channel/ltOp_carry_i_4/O
                         net (fo=1, routed)           0.484    20.494    centered_pwm_1channel/ltOp_carry_i_4_n_0
    SLICE_X96Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457    20.951 r  centered_pwm_1channel/ltOp_carry/CO[3]
                         net (fo=2, routed)           0.000    20.951    centered_pwm_1channel/ltOp
    SLICE_X96Y68         FDRE                                         r  centered_pwm_1channel/pwm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                     12.000    12.000 r  
    N18                                               0.000    12.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    15.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    16.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    18.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.340    19.435    centered_pwm_1channel/clk_mmcm_2
    SLICE_X96Y68         FDRE                                         r  centered_pwm_1channel/pwm_reg/C
                         clock pessimism              0.416    19.851    
                         clock uncertainty           -0.220    19.631    
    SLICE_X96Y68         FDRE (Setup_fdre_C_D)        0.163    19.794    centered_pwm_1channel/pwm_reg
  -------------------------------------------------------------------
                         required time                         19.794    
                         arrival time                         -20.951    
  -------------------------------------------------------------------
                         slack                                 -1.156    

Slack (VIOLATED) :        -1.140ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_updown_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_2 rise@12.000ns - clk_mmcm_1 rise@10.667ns)
  Data Path Delay:        2.022ns  (logic 0.590ns (29.174%)  route 1.432ns (70.826%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.437ns = ( 19.437 - 12.000 ) 
    Source Clock Delay      (SCD):    8.158ns = ( 18.825 - 10.667 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    12.059 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    13.932    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    14.017 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    15.569    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.646 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597    17.243    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    17.328 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.497    18.825    clk_mmcm_1_BUFG
    SLICE_X95Y68         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y68         FDRE (Prop_fdre_C_Q)         0.348    19.173 r  enable_reg/Q
                         net (fo=13, routed)          1.432    20.605    centered_pwm_1channel/enable
    SLICE_X98Y68         LUT4 (Prop_lut4_I1_O)        0.242    20.847 r  centered_pwm_1channel/counter_updown_i_1/O
                         net (fo=1, routed)           0.000    20.847    centered_pwm_1channel/counter_updown_i_1_n_0
    SLICE_X98Y68         FDRE                                         r  centered_pwm_1channel/counter_updown_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                     12.000    12.000 r  
    N18                                               0.000    12.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    15.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    16.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    18.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.342    19.437    centered_pwm_1channel/clk_mmcm_2
    SLICE_X98Y68         FDRE                                         r  centered_pwm_1channel/counter_updown_reg/C
                         clock pessimism              0.416    19.853    
                         clock uncertainty           -0.220    19.633    
    SLICE_X98Y68         FDRE (Setup_fdre_C_D)        0.074    19.707    centered_pwm_1channel/counter_updown_reg
  -------------------------------------------------------------------
                         required time                         19.707    
                         arrival time                         -20.847    
  -------------------------------------------------------------------
                         slack                                 -1.140    

Slack (VIOLATED) :        -0.832ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/pwm_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_2 rise@12.000ns - clk_mmcm_1 rise@10.667ns)
  Data Path Delay:        1.469ns  (logic 0.348ns (23.698%)  route 1.121ns (76.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.434ns = ( 19.434 - 12.000 ) 
    Source Clock Delay      (SCD):    8.158ns = ( 18.825 - 10.667 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    12.059 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    13.932    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    14.017 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    15.569    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.646 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597    17.243    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    17.328 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.497    18.825    clk_mmcm_1_BUFG
    SLICE_X95Y68         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y68         FDRE (Prop_fdre_C_Q)         0.348    19.173 r  enable_reg/Q
                         net (fo=13, routed)          1.121    20.293    centered_pwm_1channel/enable
    SLICE_X93Y68         FDRE                                         r  centered_pwm_1channel/pwm_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                     12.000    12.000 r  
    N18                                               0.000    12.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    15.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    16.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    18.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.339    19.434    centered_pwm_1channel/clk_mmcm_2
    SLICE_X93Y68         FDRE                                         r  centered_pwm_1channel/pwm_i_reg/C
                         clock pessimism              0.416    19.850    
                         clock uncertainty           -0.220    19.630    
    SLICE_X93Y68         FDRE (Setup_fdre_C_D)       -0.169    19.461    centered_pwm_1channel/pwm_i_reg
  -------------------------------------------------------------------
                         required time                         19.461    
                         arrival time                         -20.293    
  -------------------------------------------------------------------
                         slack                                 -0.832    

Slack (VIOLATED) :        -0.738ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/pwm_i_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_2 rise@12.000ns - clk_mmcm_1 rise@10.667ns)
  Data Path Delay:        1.239ns  (logic 0.348ns (28.098%)  route 0.891ns (71.902%))
  Logic Levels:           0  
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.434ns = ( 19.434 - 12.000 ) 
    Source Clock Delay      (SCD):    8.158ns = ( 18.825 - 10.667 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    12.059 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    13.932    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    14.017 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    15.569    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.646 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597    17.243    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    17.328 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.497    18.825    clk_mmcm_1_BUFG
    SLICE_X95Y68         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y68         FDRE (Prop_fdre_C_Q)         0.348    19.173 r  enable_reg/Q
                         net (fo=13, routed)          0.891    20.063    centered_pwm_1channel/enable
    SLICE_X93Y68         FDRE                                         r  centered_pwm_1channel/pwm_i_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                     12.000    12.000 r  
    N18                                               0.000    12.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    15.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    16.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    18.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.339    19.434    centered_pwm_1channel/clk_mmcm_2
    SLICE_X93Y68         FDRE                                         r  centered_pwm_1channel/pwm_i_reg/C
                         clock pessimism              0.416    19.850    
                         clock uncertainty           -0.220    19.630    
    SLICE_X93Y68         FDRE (Setup_fdre_C_CE)      -0.305    19.325    centered_pwm_1channel/pwm_i_reg
  -------------------------------------------------------------------
                         required time                         19.325    
                         arrival time                         -20.063    
  -------------------------------------------------------------------
                         slack                                 -0.738    

Slack (VIOLATED) :        -0.732ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/pwm_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_2 rise@12.000ns - clk_mmcm_1 rise@10.667ns)
  Data Path Delay:        1.265ns  (logic 0.348ns (27.504%)  route 0.917ns (72.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.435ns = ( 19.435 - 12.000 ) 
    Source Clock Delay      (SCD):    8.158ns = ( 18.825 - 10.667 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    12.059 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    13.932    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    14.017 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    15.569    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.646 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597    17.243    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    17.328 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.497    18.825    clk_mmcm_1_BUFG
    SLICE_X95Y68         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y68         FDRE (Prop_fdre_C_Q)         0.348    19.173 r  enable_reg/Q
                         net (fo=13, routed)          0.917    20.090    centered_pwm_1channel/enable
    SLICE_X96Y68         FDRE                                         r  centered_pwm_1channel/pwm_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                     12.000    12.000 r  
    N18                                               0.000    12.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    15.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    16.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    18.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.340    19.435    centered_pwm_1channel/clk_mmcm_2
    SLICE_X96Y68         FDRE                                         r  centered_pwm_1channel/pwm_reg/C
                         clock pessimism              0.416    19.851    
                         clock uncertainty           -0.220    19.631    
    SLICE_X96Y68         FDRE (Setup_fdre_C_CE)      -0.273    19.358    centered_pwm_1channel/pwm_reg
  -------------------------------------------------------------------
                         required time                         19.358    
                         arrival time                         -20.090    
  -------------------------------------------------------------------
                         slack                                 -0.732    

Slack (VIOLATED) :        -0.708ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_2 rise@12.000ns - clk_mmcm_1 rise@10.667ns)
  Data Path Delay:        1.206ns  (logic 0.348ns (28.865%)  route 0.858ns (71.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.431ns = ( 19.431 - 12.000 ) 
    Source Clock Delay      (SCD):    8.158ns = ( 18.825 - 10.667 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    12.059 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    13.932    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    14.017 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    15.569    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.646 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597    17.243    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    17.328 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.497    18.825    clk_mmcm_1_BUFG
    SLICE_X95Y68         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y68         FDRE (Prop_fdre_C_Q)         0.348    19.173 r  enable_reg/Q
                         net (fo=13, routed)          0.858    20.031    centered_pwm_1channel/enable
    SLICE_X95Y72         FDRE                                         r  centered_pwm_1channel/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                     12.000    12.000 r  
    N18                                               0.000    12.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    15.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    16.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    18.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.336    19.431    centered_pwm_1channel/clk_mmcm_2
    SLICE_X95Y72         FDRE                                         r  centered_pwm_1channel/counter_reg[0]/C
                         clock pessimism              0.416    19.847    
                         clock uncertainty           -0.220    19.627    
    SLICE_X95Y72         FDRE (Setup_fdre_C_CE)      -0.305    19.322    centered_pwm_1channel/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -20.031    
  -------------------------------------------------------------------
                         slack                                 -0.708    

Slack (VIOLATED) :        -0.708ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_2 rise@12.000ns - clk_mmcm_1 rise@10.667ns)
  Data Path Delay:        1.206ns  (logic 0.348ns (28.865%)  route 0.858ns (71.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.431ns = ( 19.431 - 12.000 ) 
    Source Clock Delay      (SCD):    8.158ns = ( 18.825 - 10.667 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    12.059 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    13.932    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    14.017 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    15.569    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.646 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597    17.243    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    17.328 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.497    18.825    clk_mmcm_1_BUFG
    SLICE_X95Y68         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y68         FDRE (Prop_fdre_C_Q)         0.348    19.173 r  enable_reg/Q
                         net (fo=13, routed)          0.858    20.031    centered_pwm_1channel/enable
    SLICE_X95Y72         FDRE                                         r  centered_pwm_1channel/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                     12.000    12.000 r  
    N18                                               0.000    12.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    15.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    16.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    18.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.336    19.431    centered_pwm_1channel/clk_mmcm_2
    SLICE_X95Y72         FDRE                                         r  centered_pwm_1channel/counter_reg[1]/C
                         clock pessimism              0.416    19.847    
                         clock uncertainty           -0.220    19.627    
    SLICE_X95Y72         FDRE (Setup_fdre_C_CE)      -0.305    19.322    centered_pwm_1channel/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -20.031    
  -------------------------------------------------------------------
                         slack                                 -0.708    

Slack (VIOLATED) :        -0.708ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_2 rise@12.000ns - clk_mmcm_1 rise@10.667ns)
  Data Path Delay:        1.206ns  (logic 0.348ns (28.865%)  route 0.858ns (71.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.431ns = ( 19.431 - 12.000 ) 
    Source Clock Delay      (SCD):    8.158ns = ( 18.825 - 10.667 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    12.059 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    13.932    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    14.017 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    15.569    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.646 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597    17.243    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    17.328 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.497    18.825    clk_mmcm_1_BUFG
    SLICE_X95Y68         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y68         FDRE (Prop_fdre_C_Q)         0.348    19.173 r  enable_reg/Q
                         net (fo=13, routed)          0.858    20.031    centered_pwm_1channel/enable
    SLICE_X95Y72         FDRE                                         r  centered_pwm_1channel/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                     12.000    12.000 r  
    N18                                               0.000    12.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    15.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    16.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    18.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.336    19.431    centered_pwm_1channel/clk_mmcm_2
    SLICE_X95Y72         FDRE                                         r  centered_pwm_1channel/counter_reg[2]/C
                         clock pessimism              0.416    19.847    
                         clock uncertainty           -0.220    19.627    
    SLICE_X95Y72         FDRE (Setup_fdre_C_CE)      -0.305    19.322    centered_pwm_1channel/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -20.031    
  -------------------------------------------------------------------
                         slack                                 -0.708    

Slack (VIOLATED) :        -0.708ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_2 rise@12.000ns - clk_mmcm_1 rise@10.667ns)
  Data Path Delay:        1.206ns  (logic 0.348ns (28.865%)  route 0.858ns (71.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.431ns = ( 19.431 - 12.000 ) 
    Source Clock Delay      (SCD):    8.158ns = ( 18.825 - 10.667 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    12.059 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    13.932    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    14.017 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    15.569    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.646 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597    17.243    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    17.328 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.497    18.825    clk_mmcm_1_BUFG
    SLICE_X95Y68         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y68         FDRE (Prop_fdre_C_Q)         0.348    19.173 r  enable_reg/Q
                         net (fo=13, routed)          0.858    20.031    centered_pwm_1channel/enable
    SLICE_X95Y72         FDRE                                         r  centered_pwm_1channel/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                     12.000    12.000 r  
    N18                                               0.000    12.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    15.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    16.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    18.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          1.336    19.431    centered_pwm_1channel/clk_mmcm_2
    SLICE_X95Y72         FDRE                                         r  centered_pwm_1channel/counter_reg[3]/C
                         clock pessimism              0.416    19.847    
                         clock uncertainty           -0.220    19.627    
    SLICE_X95Y72         FDRE (Setup_fdre_C_CE)      -0.305    19.322    centered_pwm_1channel/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -20.031    
  -------------------------------------------------------------------
                         slack                                 -0.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 sin_input_7_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/pwm_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.310ns (40.755%)  route 0.451ns (59.245%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.569ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.602     2.733    clk_mmcm_1_BUFG
    SLICE_X97Y68         FDRE                                         r  sin_input_7_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y68         FDRE (Prop_fdre_C_Q)         0.128     2.861 r  sin_input_7_reg[5]/Q
                         net (fo=2, routed)           0.451     3.311    centered_pwm_1channel/Q[5]
    SLICE_X96Y68         LUT4 (Prop_lut4_I1_O)        0.098     3.409 r  centered_pwm_1channel/ltOp_carry_i_2/O
                         net (fo=1, routed)           0.000     3.409    centered_pwm_1channel/ltOp_carry_i_2_n_0
    SLICE_X96Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     3.493 r  centered_pwm_1channel/ltOp_carry/CO[3]
                         net (fo=2, routed)           0.000     3.493    centered_pwm_1channel/ltOp
    SLICE_X96Y68         FDRE                                         r  centered_pwm_1channel/pwm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.870     3.569    centered_pwm_1channel/clk_mmcm_2
    SLICE_X96Y68         FDRE                                         r  centered_pwm_1channel/pwm_reg/C
                         clock pessimism             -0.518     3.051    
                         clock uncertainty            0.220     3.271    
    SLICE_X96Y68         FDRE (Hold_fdre_C_D)         0.159     3.430    centered_pwm_1channel/pwm_reg
  -------------------------------------------------------------------
                         required time                         -3.430    
                         arrival time                           3.493    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.128ns (24.110%)  route 0.403ns (75.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.563ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.602     2.733    clk_mmcm_1_BUFG
    SLICE_X95Y68         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y68         FDRE (Prop_fdre_C_Q)         0.128     2.861 r  enable_reg/Q
                         net (fo=13, routed)          0.403     3.263    centered_pwm_1channel/enable
    SLICE_X95Y73         FDRE                                         r  centered_pwm_1channel/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.864     3.563    centered_pwm_1channel/clk_mmcm_2
    SLICE_X95Y73         FDRE                                         r  centered_pwm_1channel/counter_reg[4]/C
                         clock pessimism             -0.518     3.045    
                         clock uncertainty            0.220     3.265    
    SLICE_X95Y73         FDRE (Hold_fdre_C_CE)       -0.092     3.173    centered_pwm_1channel/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.173    
                         arrival time                           3.263    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.128ns (24.110%)  route 0.403ns (75.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.563ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.602     2.733    clk_mmcm_1_BUFG
    SLICE_X95Y68         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y68         FDRE (Prop_fdre_C_Q)         0.128     2.861 r  enable_reg/Q
                         net (fo=13, routed)          0.403     3.263    centered_pwm_1channel/enable
    SLICE_X95Y73         FDRE                                         r  centered_pwm_1channel/counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.864     3.563    centered_pwm_1channel/clk_mmcm_2
    SLICE_X95Y73         FDRE                                         r  centered_pwm_1channel/counter_reg[5]/C
                         clock pessimism             -0.518     3.045    
                         clock uncertainty            0.220     3.265    
    SLICE_X95Y73         FDRE (Hold_fdre_C_CE)       -0.092     3.173    centered_pwm_1channel/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.173    
                         arrival time                           3.263    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.128ns (24.110%)  route 0.403ns (75.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.563ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.602     2.733    clk_mmcm_1_BUFG
    SLICE_X95Y68         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y68         FDRE (Prop_fdre_C_Q)         0.128     2.861 r  enable_reg/Q
                         net (fo=13, routed)          0.403     3.263    centered_pwm_1channel/enable
    SLICE_X95Y73         FDRE                                         r  centered_pwm_1channel/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.864     3.563    centered_pwm_1channel/clk_mmcm_2
    SLICE_X95Y73         FDRE                                         r  centered_pwm_1channel/counter_reg[6]/C
                         clock pessimism             -0.518     3.045    
                         clock uncertainty            0.220     3.265    
    SLICE_X95Y73         FDRE (Hold_fdre_C_CE)       -0.092     3.173    centered_pwm_1channel/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.173    
                         arrival time                           3.263    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/pwm_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.128ns (22.643%)  route 0.437ns (77.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.569ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.602     2.733    clk_mmcm_1_BUFG
    SLICE_X95Y68         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y68         FDRE (Prop_fdre_C_Q)         0.128     2.861 r  enable_reg/Q
                         net (fo=13, routed)          0.437     3.298    centered_pwm_1channel/enable
    SLICE_X96Y68         FDRE                                         r  centered_pwm_1channel/pwm_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.870     3.569    centered_pwm_1channel/clk_mmcm_2
    SLICE_X96Y68         FDRE                                         r  centered_pwm_1channel/pwm_reg/C
                         clock pessimism             -0.518     3.051    
                         clock uncertainty            0.220     3.271    
    SLICE_X96Y68         FDRE (Hold_fdre_C_CE)       -0.069     3.202    centered_pwm_1channel/pwm_reg
  -------------------------------------------------------------------
                         required time                         -3.202    
                         arrival time                           3.298    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/pwm_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.128ns (19.379%)  route 0.533ns (80.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.568ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.602     2.733    clk_mmcm_1_BUFG
    SLICE_X95Y68         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y68         FDRE (Prop_fdre_C_Q)         0.128     2.861 r  enable_reg/Q
                         net (fo=13, routed)          0.533     3.393    centered_pwm_1channel/enable
    SLICE_X93Y68         FDRE                                         r  centered_pwm_1channel/pwm_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.869     3.568    centered_pwm_1channel/clk_mmcm_2
    SLICE_X93Y68         FDRE                                         r  centered_pwm_1channel/pwm_i_reg/C
                         clock pessimism             -0.518     3.050    
                         clock uncertainty            0.220     3.270    
    SLICE_X93Y68         FDRE (Hold_fdre_C_D)         0.022     3.292    centered_pwm_1channel/pwm_i_reg
  -------------------------------------------------------------------
                         required time                         -3.292    
                         arrival time                           3.393    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.128ns (23.460%)  route 0.418ns (76.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.565ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.602     2.733    clk_mmcm_1_BUFG
    SLICE_X95Y68         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y68         FDRE (Prop_fdre_C_Q)         0.128     2.861 r  enable_reg/Q
                         net (fo=13, routed)          0.418     3.278    centered_pwm_1channel/enable
    SLICE_X95Y72         FDRE                                         r  centered_pwm_1channel/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.866     3.565    centered_pwm_1channel/clk_mmcm_2
    SLICE_X95Y72         FDRE                                         r  centered_pwm_1channel/counter_reg[0]/C
                         clock pessimism             -0.518     3.047    
                         clock uncertainty            0.220     3.267    
    SLICE_X95Y72         FDRE (Hold_fdre_C_CE)       -0.092     3.175    centered_pwm_1channel/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.175    
                         arrival time                           3.278    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.128ns (23.460%)  route 0.418ns (76.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.565ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.602     2.733    clk_mmcm_1_BUFG
    SLICE_X95Y68         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y68         FDRE (Prop_fdre_C_Q)         0.128     2.861 r  enable_reg/Q
                         net (fo=13, routed)          0.418     3.278    centered_pwm_1channel/enable
    SLICE_X95Y72         FDRE                                         r  centered_pwm_1channel/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.866     3.565    centered_pwm_1channel/clk_mmcm_2
    SLICE_X95Y72         FDRE                                         r  centered_pwm_1channel/counter_reg[1]/C
                         clock pessimism             -0.518     3.047    
                         clock uncertainty            0.220     3.267    
    SLICE_X95Y72         FDRE (Hold_fdre_C_CE)       -0.092     3.175    centered_pwm_1channel/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.175    
                         arrival time                           3.278    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.128ns (23.460%)  route 0.418ns (76.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.565ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.602     2.733    clk_mmcm_1_BUFG
    SLICE_X95Y68         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y68         FDRE (Prop_fdre_C_Q)         0.128     2.861 r  enable_reg/Q
                         net (fo=13, routed)          0.418     3.278    centered_pwm_1channel/enable
    SLICE_X95Y72         FDRE                                         r  centered_pwm_1channel/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.866     3.565    centered_pwm_1channel/clk_mmcm_2
    SLICE_X95Y72         FDRE                                         r  centered_pwm_1channel/counter_reg[2]/C
                         clock pessimism             -0.518     3.047    
                         clock uncertainty            0.220     3.267    
    SLICE_X95Y72         FDRE (Hold_fdre_C_CE)       -0.092     3.175    centered_pwm_1channel/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.175    
                         arrival time                           3.278    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.128ns (23.460%)  route 0.418ns (76.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.565ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.602     2.733    clk_mmcm_1_BUFG
    SLICE_X95Y68         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y68         FDRE (Prop_fdre_C_Q)         0.128     2.861 r  enable_reg/Q
                         net (fo=13, routed)          0.418     3.278    centered_pwm_1channel/enable
    SLICE_X95Y72         FDRE                                         r  centered_pwm_1channel/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=99, routed)          0.866     3.565    centered_pwm_1channel/clk_mmcm_2
    SLICE_X95Y72         FDRE                                         r  centered_pwm_1channel/counter_reg[3]/C
                         clock pessimism             -0.518     3.047    
                         clock uncertainty            0.220     3.267    
    SLICE_X95Y72         FDRE (Hold_fdre_C_CE)       -0.092     3.175    centered_pwm_1channel/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.175    
                         arrival time                           3.278    
  -------------------------------------------------------------------
                         slack                                  0.104    





