
---------- Begin Simulation Statistics ----------
final_tick                               2542229030500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 224648                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   224647                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.68                       # Real time elapsed on the host
host_tick_rate                              654162094                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4196205                       # Number of instructions simulated
sim_ops                                       4196205                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012219                       # Number of seconds simulated
sim_ticks                                 12219185500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             51.093073                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  378802                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               741396                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2687                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            121002                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            947747                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              29166                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          200797                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           171631                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1157034                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   72422                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        30384                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4196205                       # Number of instructions committed
system.cpu.committedOps                       4196205                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.820633                       # CPI: cycles per instruction
system.cpu.discardedOps                        330451                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   619967                       # DTB accesses
system.cpu.dtb.data_acv                           129                       # DTB access violations
system.cpu.dtb.data_hits                      1482783                       # DTB hits
system.cpu.dtb.data_misses                       8546                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   418087                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       878107                       # DTB read hits
system.cpu.dtb.read_misses                       7680                       # DTB read misses
system.cpu.dtb.write_accesses                  201880                       # DTB write accesses
system.cpu.dtb.write_acv                           86                       # DTB write access violations
system.cpu.dtb.write_hits                      604676                       # DTB write hits
system.cpu.dtb.write_misses                       866                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18278                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3710890                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1178357                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           691171                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17134001                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.171803                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1004165                       # ITB accesses
system.cpu.itb.fetch_acv                          591                       # ITB acv
system.cpu.itb.fetch_hits                      998234                       # ITB hits
system.cpu.itb.fetch_misses                      5931                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4237     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6103                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14447                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.32%     47.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2696     52.33%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5152                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11262194000     92.14%     92.14% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8778500      0.07%     92.21% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19717500      0.16%     92.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               932538000      7.63%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12223228000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899481                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944876                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592114                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743809                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8226776500     67.30%     67.30% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3996451500     32.70%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24424571                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85395      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541620     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839351     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592556     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104944      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4196205                       # Class of committed instruction
system.cpu.quiesceCycles                        13800                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7290570                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          442                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158590                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318785                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542229030500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542229030500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22890454                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22890454                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22890454                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22890454                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117386.943590                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117386.943590                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117386.943590                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117386.943590                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13128487                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13128487                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13128487                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13128487                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67325.574359                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67325.574359                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67325.574359                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67325.574359                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22540957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22540957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117400.817708                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117400.817708                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12928990                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12928990                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67338.489583                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67338.489583                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542229030500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.295516                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539711170000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.295516                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205970                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205970                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542229030500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             131139                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34905                       # Transaction distribution
system.membus.trans_dist::WritebackClean        89074                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34590                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28976                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28976                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89664                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41369                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       268338                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       268338                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       210011                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210431                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 479143                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11435136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11435136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6724416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6724857                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18171257                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               67                       # Total snoops (count)
system.membus.snoopTraffic                       4288                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160424                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002761                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052477                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159981     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     443      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160424                       # Request fanout histogram
system.membus.reqLayer0.occupancy              358000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           838077536                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378471000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542229030500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          475513500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542229030500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542229030500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542229030500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542229030500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542229030500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542229030500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542229030500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542229030500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542229030500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542229030500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542229030500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542229030500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542229030500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542229030500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542229030500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542229030500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542229030500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542229030500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542229030500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542229030500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542229030500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542229030500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542229030500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542229030500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542229030500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542229030500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542229030500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542229030500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5734400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4501760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10236160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5734400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5734400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89600                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70340                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159940                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34905                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34905                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469294782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         368417355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             837712137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469294782                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469294782                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      182820696                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182820696                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      182820696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469294782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        368417355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1020532833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121772.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79601.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000226962500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7487                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7487                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414916                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114350                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159940                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123756                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159940                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123756                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10507                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1984                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5779                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2048346250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  747165000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4850215000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13707.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32457.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105759                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82129                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.44                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159940                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123756                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  137012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83284                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.373469                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.083048                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.809942                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35372     42.47%     42.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24705     29.66%     72.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10152     12.19%     84.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4724      5.67%     90.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2425      2.91%     92.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1507      1.81%     94.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          978      1.17%     95.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          625      0.75%     96.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2796      3.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83284                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7487                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.957794                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.377713                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.628367                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1356     18.11%     18.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5641     75.34%     93.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           311      4.15%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            80      1.07%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            37      0.49%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            21      0.28%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           13      0.17%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            6      0.08%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           14      0.19%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7487                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7487                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.260986                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.244235                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.771697                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6624     88.47%     88.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              101      1.35%     89.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              511      6.83%     96.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              181      2.42%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               63      0.84%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7487                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9563712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  672448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7791744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10236160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7920384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       782.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       637.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    837.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    648.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12219180500                       # Total gap between requests
system.mem_ctrls.avgGap                      43071.39                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5094464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4469248                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7791744                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 416923370.219725370407                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 365756621.012096107006                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 637664760.879520177841                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89600                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70340                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123756                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2591295500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2258919500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 300171279250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28920.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32114.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2425508.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            320428920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            170300625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           569950500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315653400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     964370160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5340832170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        194624640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7876160415                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.573275                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    451561250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    407940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11359684250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274268820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145762155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           497001120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319860720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     964370160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5250466650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        270721920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7722451545                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        631.993969                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    650500250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    407940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11160745250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542229030500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1005454                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              142000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12211985500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542229030500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1725248                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1725248                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1725248                       # number of overall hits
system.cpu.icache.overall_hits::total         1725248                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89665                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89665                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89665                       # number of overall misses
system.cpu.icache.overall_misses::total         89665                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5523836500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5523836500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5523836500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5523836500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1814913                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1814913                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1814913                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1814913                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049405                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049405                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049405                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049405                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61605.269615                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61605.269615                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61605.269615                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61605.269615                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        89074                       # number of writebacks
system.cpu.icache.writebacks::total             89074                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89665                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89665                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89665                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89665                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5434172500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5434172500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5434172500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5434172500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049405                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049405                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049405                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049405                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60605.280767                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60605.280767                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60605.280767                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60605.280767                       # average overall mshr miss latency
system.cpu.icache.replacements                  89074                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1725248                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1725248                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89665                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89665                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5523836500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5523836500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1814913                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1814913                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049405                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049405                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61605.269615                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61605.269615                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89665                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89665                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5434172500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5434172500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049405                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049405                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60605.280767                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60605.280767                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542229030500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.867524                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1775126                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89152                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.911230                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.867524                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995835                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995835                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          345                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3719490                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3719490                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542229030500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1338720                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1338720                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1338720                       # number of overall hits
system.cpu.dcache.overall_hits::total         1338720                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106031                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106031                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106031                       # number of overall misses
system.cpu.dcache.overall_misses::total        106031                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6791095500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6791095500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6791095500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6791095500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1444751                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1444751                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1444751                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1444751                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073391                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073391                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073391                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073391                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64048.207600                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64048.207600                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64048.207600                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64048.207600                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34729                       # number of writebacks
system.cpu.dcache.writebacks::total             34729                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36569                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36569                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36569                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36569                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69462                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69462                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69462                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69462                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4421245500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4421245500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4421245500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4421245500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21613500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21613500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048079                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048079                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048079                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048079                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63649.844519                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63649.844519                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63649.844519                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63649.844519                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103911.057692                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103911.057692                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69316                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       807837                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          807837                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49597                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49597                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3327236000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3327236000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       857434                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       857434                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057844                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057844                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67085.428554                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67085.428554                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9124                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9124                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40473                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40473                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2706563500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2706563500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21613500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21613500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047202                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047202                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66873.310602                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66873.310602                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data       200125                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       200125                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530883                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530883                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56434                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56434                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3463859500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3463859500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587317                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587317                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096088                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096088                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61378.947089                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61378.947089                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27445                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27445                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28989                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28989                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1714682000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1714682000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049358                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049358                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59149.401497                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59149.401497                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10294                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10294                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          895                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          895                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64147000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64147000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079989                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079989                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71672.625698                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71672.625698                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          895                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          895                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63252000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63252000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079989                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079989                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70672.625698                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70672.625698                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542229030500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.478074                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1400236                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69316                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.200762                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.478074                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978982                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978982                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          745                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3004464                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3004464                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2742333929500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 308346                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741764                       # Number of bytes of host memory used
host_op_rate                                   308346                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   289.96                       # Real time elapsed on the host
host_tick_rate                              682106355                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    89408742                       # Number of instructions simulated
sim_ops                                      89408742                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.197785                       # Number of seconds simulated
sim_ticks                                197785196000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             72.731971                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 6157045                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8465390                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               6373                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            434684                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           9325298                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             312344                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1462080                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1149736                       # Number of indirect misses.
system.cpu.branchPred.lookups                10559280                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  494796                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        94013                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    84473401                       # Number of instructions committed
system.cpu.committedOps                      84473401                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.676313                       # CPI: cycles per instruction
system.cpu.discardedOps                       1378304                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 17057438                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     32198072                       # DTB hits
system.cpu.dtb.data_misses                      37597                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3636616                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      8769458                       # DTB read hits
system.cpu.dtb.read_misses                      11314                       # DTB read misses
system.cpu.dtb.write_accesses                13420822                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                    23428614                       # DTB write hits
system.cpu.dtb.write_misses                     26283                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4426                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49531280                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           9798079                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         24059028                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       289262119                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.213844                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                12127570                       # ITB accesses
system.cpu.itb.fetch_acv                           79                       # ITB acv
system.cpu.itb.fetch_hits                    12126596                       # ITB hits
system.cpu.itb.fetch_misses                       974                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   129      0.20%      0.20% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.01%      0.21% # number of callpals executed
system.cpu.kern.callpal::swpipl                 54508     85.36%     85.58% # number of callpals executed
system.cpu.kern.callpal::rdps                    1048      1.64%     87.22% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     87.22% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     87.22% # number of callpals executed
system.cpu.kern.callpal::rti                     8044     12.60%     99.82% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      0.09%     99.91% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.00%     99.92% # number of callpals executed
system.cpu.kern.callpal::rdunique                  53      0.08%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  63856                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      88810                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      358                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    29538     46.98%     46.98% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.20%     47.17% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     203      0.32%     47.50% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   33014     52.50%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                62880                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     28245     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.22%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      203      0.36%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    28245     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 56818                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             180971339000     91.50%     91.50% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               238740500      0.12%     91.62% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               245238500      0.12%     91.74% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             16332825500      8.26%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         197788143500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.956226                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.855546                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.903594                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                6514                      
system.cpu.kern.mode_good::user                  6514                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              8173                       # number of protection mode switches
system.cpu.kern.mode_switch::user                6514                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.797015                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.887043                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       118989440500     60.16%     60.16% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          78798703000     39.84%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      129                       # number of times the context was actually changed
system.cpu.numCycles                        395024047                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       358                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             7026415      8.32%      8.32% # Class of committed instruction
system.cpu.op_class_0::IntAlu                44678310     52.89%     61.21% # Class of committed instruction
system.cpu.op_class_0::IntMult                  61206      0.07%     61.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  3266      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    50      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    22      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::MemRead                8709491     10.31%     71.60% # Class of committed instruction
system.cpu.op_class_0::MemWrite              23429026     27.74%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               628      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              685      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::IprAccess               564301      0.67%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 84473401                       # Class of committed instruction
system.cpu.quiesceCycles                       546345                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       105761928                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                 11354112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1381                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1391                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          825                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2893956                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5787230                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 200104899000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 200104899000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       177780                       # number of demand (read+write) misses
system.iocache.demand_misses::total            177780                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       177780                       # number of overall misses
system.iocache.overall_misses::total           177780                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  20966607987                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  20966607987                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  20966607987                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  20966607987                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       177780                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          177780                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       177780                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         177780                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117935.695731                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117935.695731                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117935.695731                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117935.695731                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1158                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   39                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    29.692308                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         177408                       # number of writebacks
system.iocache.writebacks::total               177408                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       177780                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       177780                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       177780                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       177780                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  12067622239                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  12067622239                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  12067622239                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  12067622239                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67879.526600                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67879.526600                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67879.526600                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67879.526600                       # average overall mshr miss latency
system.iocache.replacements                    177780                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          372                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              372                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     43668880                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     43668880                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 117389.462366                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 117389.462366                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     25068880                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     25068880                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 67389.462366                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 67389.462366                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  20922939107                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  20922939107                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117936.841106                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117936.841106                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide  12042553359                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  12042553359                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67880.554197                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67880.554197                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 200104899000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 177780                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               177780                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1600020                       # Number of tag accesses
system.iocache.tags.data_accesses             1600020                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 200104899000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1515                       # Transaction distribution
system.membus.trans_dist::ReadResp            1034665                       # Transaction distribution
system.membus.trans_dist::WriteReq               2379                       # Transaction distribution
system.membus.trans_dist::WriteResp              2379                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1893895                       # Transaction distribution
system.membus.trans_dist::WritebackClean       427034                       # Transaction distribution
system.membus.trans_dist::CleanEvict           572338                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               30                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1682710                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1682710                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         427035                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        606119                       # Transaction distribution
system.membus.trans_dist::BadAddressError            4                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        177408                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1281104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1281104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      6865373                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      6873169                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8509841                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     54660416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     54660416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8689                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    256315136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    256323825                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               322338865                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              380                       # Total snoops (count)
system.membus.snoopTraffic                      24320                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2897196                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000283                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016831                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2896375     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     821      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2897196                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7338500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         15585165118                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                5500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1982630                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        12095272750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              6.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 200104899000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2251252250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 200104899000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 200104899000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 200104899000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 200104899000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 200104899000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 200104899000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 200104899000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 200104899000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 200104899000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 200104899000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 200104899000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 200104899000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 200104899000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 200104899000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 200104899000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 200104899000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 200104899000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 200104899000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 200104899000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 200104899000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 200104899000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 200104899000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 200104899000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 200104899000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 200104899000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 200104899000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 200104899000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 200104899000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       27330240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      146459968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          173790720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     27330240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      27330240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    121209280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       121209280                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          427035                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2288437                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2715480                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1893895                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1893895                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         138181424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         740500154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             878684166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    138181424                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        138181424                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      612832924                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            612832924                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      612832924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        138181424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        740500154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1491517090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2317739.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    341545.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2281351.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000168352500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       143437                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       143437                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7289456                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2181437                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2715480                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2320746                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2715480                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2320746                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  92576                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3007                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            182197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            146614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            170521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            168121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            154719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            202977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            143084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            146040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            148526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            141547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           155079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           184489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           165326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           181565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           153294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           178805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            156434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            120749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            157048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            167651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            131621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            187723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            126356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            129451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            133369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            122867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           130997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           146634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           139779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           190303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           125459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           151287                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  25848200000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13114520000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             75027650000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9854.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28604.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       661                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2283140                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2008754                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.67                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2715480                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2320746                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2571732                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   49638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 128869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 132788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 133248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 133283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 133085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 134671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 134727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 136529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 138657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 142125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 140607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 141038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 142017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 142701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 143918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 145002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2161                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       648743                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    487.406273                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   292.795387                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   406.785871                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       161264     24.86%     24.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       118224     18.22%     43.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        60749      9.36%     52.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        38883      5.99%     58.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22575      3.48%     61.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18022      2.78%     64.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15263      2.35%     67.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12362      1.91%     68.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       201401     31.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       648743                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       143437                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.286049                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.135727                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         129866     90.54%     90.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         11066      7.71%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1290      0.90%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          609      0.42%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          524      0.37%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            5      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           45      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           20      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        143437                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       143437                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.158509                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.145974                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.754723                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        136411     95.10%     95.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          6067      4.23%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           854      0.60%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            64      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            17      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::90-91             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::106-107            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        143437                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              167865856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5924864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               148334592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               173790720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            148527744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       848.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       749.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    878.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    750.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  197785196000                       # Total gap between requests
system.mem_ctrls.avgGap                      39272.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     21858880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    146006464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    148334592                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 110518281.661484912038                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 738207241.759388327599                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2588.666949572909                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 749978233.962465047836                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       427035                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2288437                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2320746                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  11716019750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  63310942250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       688000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4909071370500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27435.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27665.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide     86000.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2115298.86                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2347339260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1247629020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9343753860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5954480100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15613085280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      77899519680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10350440640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       122756247840                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        620.654378                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  25728719000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6604520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 165453313500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2284792860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1214392410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9383944920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6144227100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15613085280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      78663017010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9707622240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       123011081820                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        621.942816                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  23991757750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6604520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 167190604250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 200104899000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1887                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1887                       # Transaction distribution
system.iobus.trans_dist::WriteReq              179787                       # Transaction distribution
system.iobus.trans_dist::WriteResp             179787                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1132                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7788                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  363348                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8689                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11365777                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1170500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               108500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           178152000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5409000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           926409987                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.5                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5471500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              542500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               45500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 716                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           358                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     797766.759777                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284875.936309                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          358    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       130000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             358                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    199819298500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    285600500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 200104899000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     24972674                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24972674                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     24972674                       # number of overall hits
system.cpu.icache.overall_hits::total        24972674                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       427035                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         427035                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       427035                       # number of overall misses
system.cpu.icache.overall_misses::total        427035                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  25328543500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  25328543500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  25328543500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  25328543500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     25399709                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     25399709                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     25399709                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     25399709                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016813                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016813                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016813                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016813                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59312.570398                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59312.570398                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59312.570398                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59312.570398                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       427034                       # number of writebacks
system.cpu.icache.writebacks::total            427034                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       427035                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       427035                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       427035                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       427035                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  24901508500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  24901508500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  24901508500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  24901508500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016813                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016813                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016813                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016813                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58312.570398                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58312.570398                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58312.570398                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58312.570398                       # average overall mshr miss latency
system.cpu.icache.replacements                 427034                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     24972674                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24972674                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       427035                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        427035                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  25328543500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  25328543500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     25399709                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     25399709                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016813                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016813                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59312.570398                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59312.570398                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       427035                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       427035                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  24901508500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  24901508500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016813                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016813                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58312.570398                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58312.570398                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 200104899000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999943                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            25246336                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            427034                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             59.120201                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999943                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          291                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           46                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          51226453                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         51226453                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 200104899000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     27701123                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         27701123                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     27701123                       # number of overall hits
system.cpu.dcache.overall_hits::total        27701123                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4149110                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4149110                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4149110                       # number of overall misses
system.cpu.dcache.overall_misses::total       4149110                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 254978720500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 254978720500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 254978720500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 254978720500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     31850233                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31850233                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     31850233                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31850233                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.130269                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.130269                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.130269                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.130269                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61453.834798                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61453.834798                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61453.834798                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61453.834798                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1716487                       # number of writebacks
system.cpu.dcache.writebacks::total           1716487                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1865760                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1865760                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1865760                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1865760                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2283350                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2283350                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2283350                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2283350                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3894                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3894                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 134999594000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 134999594000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 134999594000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 134999594000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    254842500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    254842500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.071690                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.071690                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.071690                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.071690                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59123.478223                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59123.478223                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59123.478223                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59123.478223                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 65444.915254                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 65444.915254                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2288453                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7766223                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7766223                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       802273                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        802273                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  48854369500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48854369500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8568496                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8568496                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.093631                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.093631                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60894.944115                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60894.944115                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       201644                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       201644                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       600629                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       600629                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1515                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1515                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  35866761500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  35866761500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    254842500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    254842500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.070097                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.070097                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59715.334258                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59715.334258                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168212.871287                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168212.871287                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     19934900                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19934900                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3346837                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3346837                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 206124351000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 206124351000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     23281737                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23281737                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.143754                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.143754                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61587.806935                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61587.806935                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1664116                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1664116                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1682721                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1682721                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2379                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2379                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  99132832500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  99132832500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.072276                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072276                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58912.221634                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58912.221634                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       103366                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       103366                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5149                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5149                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    392358500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    392358500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.047450                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.047450                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76200.912799                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76200.912799                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           12                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           12                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5137                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5137                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    386291500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    386291500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.047339                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.047339                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75197.878139                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75197.878139                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108414                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108414                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108414                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108414                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 200104899000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29807606                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2288453                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.025221                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          216                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          731                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          66422777                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         66422777                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3146612072000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 515789                       # Simulator instruction rate (inst/s)
host_mem_usage                                 742788                       # Number of bytes of host memory used
host_op_rate                                   515789                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1485.89                       # Real time elapsed on the host
host_tick_rate                              272078882                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   766403047                       # Number of instructions simulated
sim_ops                                     766403047                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.404278                       # Number of seconds simulated
sim_ticks                                404278142500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             88.161618                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                30575277                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             34680939                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              23292                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect          13110137                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          38682392                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             112432                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          865721                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           753289                       # Number of indirect misses.
system.cpu.branchPred.lookups                48651752                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 7018766                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        91064                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   676994305                       # Number of instructions committed
system.cpu.committedOps                     676994305                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.194332                       # CPI: cycles per instruction
system.cpu.discardedOps                      14093204                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                119992651                       # DTB accesses
system.cpu.dtb.data_acv                            19                       # DTB access violations
system.cpu.dtb.data_hits                    122955001                       # DTB hits
system.cpu.dtb.data_misses                      35132                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 94538181                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     95573901                       # DTB read hits
system.cpu.dtb.read_misses                      30024                       # DTB read misses
system.cpu.dtb.write_accesses                25454470                       # DTB write accesses
system.cpu.dtb.write_acv                           19                       # DTB write access violations
system.cpu.dtb.write_hits                    27381100                       # DTB write hits
system.cpu.dtb.write_misses                      5108                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              192110                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          580776683                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         104832052                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         32056484                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       190271987                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.837288                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               140991606                       # ITB accesses
system.cpu.itb.fetch_acv                         3339                       # ITB acv
system.cpu.itb.fetch_hits                   140990293                       # ITB hits
system.cpu.itb.fetch_misses                      1313                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   633      1.28%      1.28% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      1.28% # number of callpals executed
system.cpu.kern.callpal::swpipl                 19485     39.29%     40.57% # number of callpals executed
system.cpu.kern.callpal::rdps                     857      1.73%     42.30% # number of callpals executed
system.cpu.kern.callpal::rti                     2677      5.40%     47.70% # number of callpals executed
system.cpu.kern.callpal::callsys                  985      1.99%     49.68% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     49.69% # number of callpals executed
system.cpu.kern.callpal::rdunique               24950     50.31%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  49589                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      69876                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8782     38.90%     38.90% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     414      1.83%     40.73% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   13380     59.27%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                22576                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8782     48.85%     48.85% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      414      2.30%     51.15% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8782     48.85%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 17978                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             393030055000     97.24%     97.24% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               652463000      0.16%     97.40% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10502981000      2.60%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         404185499000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.656353                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.796332                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2651                      
system.cpu.kern.mode_good::user                  2651                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              3310                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2651                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.800906                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.889448                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        30372624500      7.51%      7.51% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         373812874500     92.49%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      633                       # number of times the context was actually changed
system.cpu.numCycles                        808556285                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            23648248      3.49%      3.49% # Class of committed instruction
system.cpu.op_class_0::IntAlu               532759858     78.69%     82.19% # Class of committed instruction
system.cpu.op_class_0::IntMult                  87143      0.01%     82.20% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     82.20% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 83186      0.01%     82.21% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     82.21% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 22206      0.00%     82.22% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     82.22% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     82.22% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  7402      0.00%     82.22% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     82.22% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     82.22% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     82.22% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     82.22% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     82.22% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     82.22% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     82.22% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     82.22% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     82.22% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     82.22% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     82.22% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     82.22% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     82.22% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     82.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     82.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     82.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     82.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     82.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     82.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     82.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     82.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     82.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     82.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     82.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     82.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     82.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     82.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     82.22% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     82.22% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     82.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     82.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     82.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     82.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     82.22% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     82.22% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     82.22% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     82.22% # Class of committed instruction
system.cpu.op_class_0::MemRead               92957539     13.73%     95.95% # Class of committed instruction
system.cpu.op_class_0::MemWrite              26999019      3.99%     99.94% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             42204      0.01%     99.94% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            41622      0.01%     99.95% # Class of committed instruction
system.cpu.op_class_0::IprAccess               345878      0.05%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                676994305                       # Class of committed instruction
system.cpu.tickCycles                       618284298                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           80                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1676318                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3352638                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 404278142500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 404278142500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 404278142500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 404278142500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1253607                       # Transaction distribution
system.membus.trans_dist::WriteReq                414                       # Transaction distribution
system.membus.trans_dist::WriteResp               414                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       719402                       # Transaction distribution
system.membus.trans_dist::WritebackClean       558042                       # Transaction distribution
system.membus.trans_dist::CleanEvict           398874                       # Transaction distribution
system.membus.trans_dist::ReadExReq            422711                       # Transaction distribution
system.membus.trans_dist::ReadExResp           422711                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         558042                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        695567                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1674126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1674126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      3354828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      3355660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5029786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     71429376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     71429376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    117611392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    117614704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               189044080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1676734                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000048                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.006907                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1676654    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      80      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1676734                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1035000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          8825426000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.2                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                2500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         5962035000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.5                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 404278142500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2953602500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 404278142500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 404278142500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 404278142500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 404278142500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 404278142500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 404278142500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 404278142500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 404278142500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 404278142500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 404278142500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 404278142500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 404278142500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 404278142500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 404278142500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 404278142500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 404278142500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 404278142500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 404278142500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 404278142500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 404278142500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 404278142500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 404278142500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 404278142500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 404278142500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 404278142500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 404278142500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 404278142500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 404278142500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       35714688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       71569664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          107284352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     35714688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      35714688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     46041728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        46041728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          558042                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1118276                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1676318                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       719402                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             719402                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          88341872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         177030753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             265372625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     88341872                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         88341872                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      113886266                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            113886266                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      113886266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         88341872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        177030753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            379258891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1263643.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    488290.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1090125.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000553892500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        75841                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        75841                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4449026                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1188796                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1676318                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1277419                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1676318                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1277419                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  97903                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 13776                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             97230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            117149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            105450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             58273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            111386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             98101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             86731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             67429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             88495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           135433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            74053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           105079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            96901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           159831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            83629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             82577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            110851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             87571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             46690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             89223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             82565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             69003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             54430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             74667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             76108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            93572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            40594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            92538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           123835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            64965                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  20569994500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7892075000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             50165275750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13032.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31782.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1161083                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  952443                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.37                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1676318                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1277419                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1479957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   94871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  22884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  23742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  69479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  76028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  77159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  76836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  76782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  77337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  76587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  76564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  76613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  76944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  76428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  76306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  76178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  75875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  75856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  75842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       728547                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    249.665155                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   161.747373                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   259.593765                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       271488     37.26%     37.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       205378     28.19%     65.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        90885     12.47%     77.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        45946      6.31%     84.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        36443      5.00%     89.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        17558      2.41%     91.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17271      2.37%     94.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8595      1.18%     95.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        34983      4.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       728547                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        75841                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.812252                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.286137                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     11.115625                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             201      0.27%      0.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          10240     13.50%     13.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         52682     69.46%     83.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          6613      8.72%     91.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          2403      3.17%     95.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          1223      1.61%     96.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           795      1.05%     97.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           498      0.66%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           376      0.50%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           273      0.36%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           153      0.20%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           116      0.15%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           85      0.11%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           55      0.07%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           39      0.05%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           27      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           26      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           21      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         75841                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        75841                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.661898                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.632722                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.006312                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            51747     68.23%     68.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              930      1.23%     69.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            20948     27.62%     97.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1604      2.11%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              520      0.69%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               79      0.10%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         75841                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              101018560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6265792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                80873920                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               107284352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             81754816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       249.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       200.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    265.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    202.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  404278126000                       # Total gap between requests
system.mem_ctrls.avgGap                     136870.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     31250560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     69768000                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     80873920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 77299652.676622256637                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 172574256.843479990959                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 200045244.840314358473                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       558042                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1118276                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1277419                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  15761137500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  34404138250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9632148536250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28243.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30765.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7540320.39                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2834551440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1506611205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5973795240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3344688900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31913338080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     134719037730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      41795196000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       222087218595                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        549.342631                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 107415062000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13499720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 283363360500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2367252720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1258224660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5296087860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3251590200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31913338080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     131612363880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      44411342400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       220110199800                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        544.452387                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 114230720250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13499720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 276547702250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 404278142500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 414                       # Transaction distribution
system.iobus.trans_dist::WriteResp                414                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          828                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          828                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     828                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     3312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1035000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              414000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    404278142500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 404278142500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    142460517                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        142460517                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    142460517                       # number of overall hits
system.cpu.icache.overall_hits::total       142460517                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       558041                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         558041                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       558041                       # number of overall misses
system.cpu.icache.overall_misses::total        558041                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  33940716500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  33940716500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  33940716500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  33940716500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    143018558                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    143018558                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    143018558                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    143018558                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003902                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003902                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003902                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003902                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60821.187870                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60821.187870                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60821.187870                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60821.187870                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       558042                       # number of writebacks
system.cpu.icache.writebacks::total            558042                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       558041                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       558041                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       558041                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       558041                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  33382674500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  33382674500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  33382674500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  33382674500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003902                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003902                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003902                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003902                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59821.186078                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59821.186078                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59821.186078                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59821.186078                       # average overall mshr miss latency
system.cpu.icache.replacements                 558042                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    142460517                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       142460517                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       558041                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        558041                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  33940716500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  33940716500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    143018558                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    143018558                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003902                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003902                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60821.187870                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60821.187870                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       558041                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       558041                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  33382674500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  33382674500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003902                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003902                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59821.186078                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59821.186078                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 404278142500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           143231694                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            558554                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            256.433029                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          204                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          142                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         286595158                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        286595158                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 404278142500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    119874112                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        119874112                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    119874112                       # number of overall hits
system.cpu.dcache.overall_hits::total       119874112                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1619532                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1619532                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1619532                       # number of overall misses
system.cpu.dcache.overall_misses::total       1619532                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 101628992500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 101628992500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 101628992500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 101628992500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    121493644                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    121493644                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    121493644                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    121493644                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013330                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013330                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013330                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013330                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62752.074365                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62752.074365                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62752.074365                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62752.074365                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       719402                       # number of writebacks
system.cpu.dcache.writebacks::total            719402                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       505968                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       505968                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       505968                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       505968                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1113564                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1113564                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1113564                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1113564                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          414                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          414                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  69218080500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  69218080500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  69218080500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  69218080500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009166                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009166                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009166                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009166                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62159.050131                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62159.050131                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62159.050131                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62159.050131                       # average overall mshr miss latency
system.cpu.dcache.replacements                1118276                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     93752962                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        93752962                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       791192                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        791192                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  51436654500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  51436654500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     94544154                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     94544154                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008368                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008368                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 65011.595795                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65011.595795                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       100333                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       100333                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       690859                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       690859                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  44483887000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  44483887000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007307                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007307                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64389.241509                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64389.241509                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     26121150                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       26121150                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       828340                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       828340                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  50192338000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  50192338000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     26949490                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     26949490                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030737                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030737                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60593.884154                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60593.884154                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       405635                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       405635                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       422705                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       422705                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          414                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          414                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  24734193500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  24734193500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015685                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015685                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58514.078376                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58514.078376                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        77057                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        77057                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         4714                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         4714                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    338512000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    338512000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        81771                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        81771                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.057649                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.057649                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71809.927874                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71809.927874                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         4714                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         4714                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    333798000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    333798000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.057649                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.057649                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70809.927874                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70809.927874                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        81579                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        81579                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        81579                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        81579                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 404278142500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           121576523                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1119300                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            108.618353                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          177                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          808                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         244432264                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        244432264                       # Number of data accesses

---------- End Simulation Statistics   ----------
