// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1976\sampleModel1976_5_sub\Mysubsystem_24.v
// Created: 2024-08-16 06:31:03
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_24
// Source Path: sampleModel1976_5_sub/Subsystem/Mysubsystem_24
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_24
          (In1,
           In2,
           In3,
           Out1,
           Out2);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  input   [7:0] In3;  // uint8
  output  [7:0] Out1;  // uint8
  output  [7:0] Out2;  // uint8


  wire [7:0] cfblk36_out1;  // uint8
  wire [7:0] cfblk62_const_val_1;  // uint8
  wire [7:0] cfblk62_out1;  // uint8
  wire [7:0] cfblk111_const_val_1;  // uint8
  wire [7:0] cfblk111_out1;  // uint8
  wire [7:0] cfblk145_out1;  // uint8


  assign cfblk36_out1 = In3 + In1;



  assign Out1 = cfblk36_out1;

  assign cfblk62_const_val_1 = 8'b00000000;



  assign cfblk62_out1 = In2 + cfblk62_const_val_1;



  assign cfblk111_const_val_1 = 8'b00000000;



  assign cfblk111_out1 = cfblk62_out1 + cfblk111_const_val_1;



  assign cfblk145_out1 = cfblk111_out1 + cfblk36_out1;



  assign Out2 = cfblk145_out1;

endmodule  // Mysubsystem_24

