Info: Generated by version: 20.2 build 50
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/rom.ip --block-symbol-file --output-directory=/home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/rom --family="Stratix 10" --part=1SG280LU2F50E2VG
: rom.rom_1port_0: Targeting device family: Stratix 10.
: rom.rom_1port_0: In 'Mem Init' tab, the initial content of the memory must be specified for a ROM.
: rom.rom_1port_0: In 'Performance Optimization' tab, Stratix 10 does not support 'Timing/Power Optimization' feature.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/rom.ip --synthesis=VERILOG --output-directory=/home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/rom --family="Stratix 10" --part=1SG280LU2F50E2VG
: rom.rom_1port_0: Targeting device family: Stratix 10.
: rom.rom_1port_0: In 'Mem Init' tab, the initial content of the memory must be specified for a ROM.
: rom.rom_1port_0: In 'Performance Optimization' tab, Stratix 10 does not support 'Timing/Power Optimization' feature.
Info: Skipping generation of rom: files already generated.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in rom. No files generated.
Info: Finished: Generate IP Core Documentation
