#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Tue Apr 24 13:28:57 2018
# Process ID: 16360
# Current directory: C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9312 C:\Pynq2\PYNQ-master\boards\Pynq-Z1\base\base\base.xpr
# Log file: C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/vivado.log
# Journal file: C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
open_bd_design {C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/system.bd}
delete_bd_objs [get_bd_intf_nets mdm_1_MBDEBUG_2] [get_bd_intf_nets S02_AXI_1] [get_bd_nets S02_ARESETN_1] [get_bd_nets iop3_sw2shield_sda_o_out] [get_bd_nets iop3_sw2shield_sda_t_out] [get_bd_intf_nets Vaux0_1] [get_bd_intf_nets Vaux6_1] [get_bd_intf_nets Vaux8_1] [get_bd_intf_nets Vaux12_1] [get_bd_intf_nets Vaux15_1] [get_bd_nets mb_3_reset_Dout] [get_bd_nets mb3_intr_ack_1] [get_bd_nets iop3_mb3_intr_req] [get_bd_intf_nets processing_system7_0_axi_periph_M04_AXI] [get_bd_intf_nets iop3_GPIO] [get_bd_intf_nets Vaux1_1] [get_bd_intf_nets Vaux5_1] [get_bd_intf_nets Vaux9_1] [get_bd_intf_nets Vaux13_1] [get_bd_intf_nets Vp_Vn_1] [get_bd_intf_nets iop3_spi_sw_shield] [get_bd_cells iop3]
delete_bd_objs [get_bd_intf_nets S_AXI_LITE_1] [get_bd_nets audio_path_sel_Dout] [get_bd_nets pdm_m_data_i_1] [get_bd_nets pdm_audio_shutdown_mux_y] [get_bd_nets pdm_m_clk_mux_y] [get_bd_nets pwm_audio_o_mux_y] [get_bd_cells audio]
delete_bd_objs [get_bd_cells audio_path_sel]
delete_bd_objs [get_bd_cells mb_iop3_intr_ack]
delete_bd_objs [get_bd_cells mb_iop3_reset]
delete_bd_objs [get_bd_nets concat_arduino_dout] [get_bd_nets iop3_sw2shield_data_out_a5_a0] [get_bd_nets iop3_sw2shield_data_out_d1_d0] [get_bd_nets iop3_sw2shield_tri_out_d1_d0] [get_bd_nets iop3_sw2shield_scl_o_out] [get_bd_nets shield2sw_data_in_a5_a0_1] [get_bd_nets shield2sw_data_in_d13_d2_1] [get_bd_nets iop3_sw2shield_data_out_d13_d2] [get_bd_nets iop3_sw2shield_tri_out_a5_a0] [get_bd_nets iop3_sw2shield_tri_out_d13_d2] [get_bd_nets iop3_sw2shield_scl_t_out] [get_bd_nets shield2sw_data_in_d1_d0_1] [get_bd_nets shield2sw_sda_i_in_1] [get_bd_nets shield2sw_scl_i_in_1] [get_bd_cells concat_arduino]
delete_bd_objs [get_bd_ports pdm_m_data_i]
delete_bd_objs [get_bd_ports shield2sw_scl_i_in]
delete_bd_objs [get_bd_ports shield2sw_data_in_d1_d0]
delete_bd_objs [get_bd_ports shield2sw_sda_i_in]
delete_bd_objs [get_bd_ports shield2sw_data_in_d13_d2]
delete_bd_objs [get_bd_ports shield2sw_data_in_a5_a0]
delete_bd_objs [get_bd_intf_ports Vaux1] [get_bd_intf_ports Vaux0] [get_bd_intf_ports Vp_Vn] [get_bd_intf_ports Vaux9] [get_bd_intf_ports Vaux15] [get_bd_intf_ports Vaux8] [get_bd_intf_ports Vaux6] [get_bd_intf_ports Vaux13] [get_bd_intf_ports Vaux12] [get_bd_intf_ports Vaux5]
delete_bd_objs [get_bd_intf_nets S00_AXI_2] [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_intf_nets S01_AXI_2] [get_bd_nets S00_ARESETN_1] [get_bd_nets S01_ARESETN_1] [get_bd_cells axi_interconnect_0]
delete_bd_objs [get_bd_intf_nets mdm_1_MBDEBUG_1] [get_bd_nets iop2_intr_ack_1] [get_bd_nets iop2_iop2_intr_req] [get_bd_nets mb_2_reset_Dout] [get_bd_intf_nets processing_system7_0_axi_periph_M03_AXI] [get_bd_cells iop2]
startgroup
delete_bd_objs [get_bd_intf_nets microblaze_0_debug] [get_bd_nets iop1_intr_ack_Dout] [get_bd_nets processing_system7_0_GPIO_O] [get_bd_nets mdm_1_debug_sys_rst] [get_bd_nets mb_1_reset_Dout] [get_bd_cells mb_iop1_intr_ack] [get_bd_cells mb_iop2_intr_ack] [get_bd_cells logic_1] [get_bd_cells mdm_1] [get_bd_cells mb_iop2_reset] [get_bd_cells mb_iop1_reset]
delete_bd_objs [get_bd_nets iop1_iop1_intr_req] [get_bd_intf_nets processing_system7_0_axi_periph_M02_AXI] [get_bd_cells iop1]
endgroup
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI_S2MM] [get_bd_intf_nets axi_mem_intercon_M00_AXI1] [get_bd_intf_nets trace_analyzer_pmodb_M_AXI_S2MM] [get_bd_intf_nets trace_analyzer_arduino_M_AXI_S2MM] [get_bd_cells axi_mem_intercon]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_1_M02_AXI] [get_bd_intf_nets processing_system7_0_axi_periph_1_M03_AXI] [get_bd_intf_nets processing_system7_0_axi_periph_1_M00_AXI] [get_bd_intf_nets processing_system7_0_axi_periph_1_M01_AXI] [get_bd_nets concat_pmods_dout] [get_bd_intf_nets processing_system7_0_axi_periph_1_M05_AXI] [get_bd_nets trace_analyzer_arduino_s2mm_introut] [get_bd_nets trace_analyzer_pmodb_s2mm_introut] [get_bd_nets A_TDATA_1] [get_bd_nets logic_1_dout] [get_bd_intf_nets processing_system7_0_axi_periph_1_M04_AXI] [get_bd_nets trace_analyzer_pmoda_s2mm_introut] [get_bd_cells trace_analyzer_arduino] [get_bd_cells trace_analyzer_pmodb] [get_bd_cells trace_analyzer_pmoda]
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP1] [get_bd_nets rst_processing_system7_0_fclk3_interconnect_aresetn] [get_bd_nets rst_processing_system7_0_fclk3_peripheral_aresetn] [get_bd_cells processing_system7_0_axi_periph_1]
delete_bd_objs [get_bd_nets iop2_sw2pmod_data_out] [get_bd_nets iop2_sw2pmod_tri_out] [get_bd_nets pmodJB_data_in_1] [get_bd_cells concat_pmodb]
delete_bd_objs [get_bd_nets constant_8bit_0_dout] [get_bd_nets pmod_io_switch_0_sw2pmod_data_out] [get_bd_nets pmod2sw_data_in_1] [get_bd_nets pmod_io_switch_0_sw2pmod_tri_out] [get_bd_cells concat_pmoda]
delete_bd_objs [get_bd_cells constant_8bit_0]
delete_bd_objs [get_bd_cells rst_processing_system7_0_fclk3]
startgroup
delete_bd_objs [get_bd_intf_nets btns_gpio_GPIO] [get_bd_intf_ports btns_4bits]
delete_bd_objs [get_bd_nets btns_gpio_ip2intc_irpt] [get_bd_intf_nets processing_system7_0_axi_periph_M01_AXI] [get_bd_cells btns_gpio]
endgroup
startgroup
delete_bd_objs [get_bd_intf_nets swsleds_gpio_GPIO] [get_bd_intf_nets swsleds_gpio_GPIO2]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_nets swsleds_gpio_ip2intc_irpt] [get_bd_cells swsleds_gpio]
endgroup
startgroup
delete_bd_objs [get_bd_intf_nets rgbled_gpio_GPIO] [get_bd_intf_ports sws_2bits] [get_bd_intf_ports leds_4bits] [get_bd_intf_ports rgbleds_6bits]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M06_AXI] [get_bd_cells rgbleds_gpio]
delete_bd_objs [get_bd_ports pmodJB_data_out] [get_bd_ports pmodJB_tri_out]
endgroup
delete_bd_objs [get_bd_nets iop_interrupts_dout] [get_bd_cells iop_interrupts]
delete_bd_objs [get_bd_ports pmodJA_data_in] [get_bd_ports pmodJB_data_in]
delete_bd_objs [get_bd_nets concat_interrupts_dout] [get_bd_nets video_dout] [get_bd_cells concat_interrupts]
connect_bd_net [get_bd_pins system_interrupts/intr] [get_bd_pins video/dout]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_bd_design {C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/system.bd}
open_bd_design {C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/system.bd}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
reset_run synth_1
set_property source_mgmt_mode DisplayOnly [current_project]
set_property top top.v [current_fileset]
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
close_project
open_project {C:/Pynq2/PYNQ-master - kopie/boards/Pynq-Z1/base/base/base.xpr}
update_compile_order -fileset sources_1
close_project
open_project {C:/Pynq2/PYNQ-master - kopie/boards/Pynq-Z1/base/base/base.xpr}
update_compile_order -fileset sources_1
close_project
open_project C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.xpr
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_bd_design {C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/system.bd}
startgroup
delete_bd_objs [get_bd_intf_ports spi_sw_shield] [get_bd_intf_ports ck_gpio]
delete_bd_objs [get_bd_ports sw2shield_sda_t_out] [get_bd_ports sw2shield_data_out_a5_a0] [get_bd_ports sw2shield_tri_out_d1_d0] [get_bd_ports sw2shield_scl_t_out] [get_bd_ports sw2shield_tri_out_a5_a0] [get_bd_ports pdm_audio_shutdown] [get_bd_ports sw2shield_data_out_d13_d2] [get_bd_ports sw2shield_data_out_d1_d0] [get_bd_ports sw2shield_sda_o_out] [get_bd_ports sw2shield_scl_o_out] [get_bd_ports pwm_audio_o] [get_bd_ports pdm_m_clk] [get_bd_ports sw2shield_tri_out_d13_d2]
endgroup
delete_bd_objs [get_bd_ports pmodJA_data_out] [get_bd_ports pmodJA_tri_out]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
cd
write_bd_tcl top.tcl
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
open_bd_design {C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/system.bd}
set_property  ip_repo_paths  {c:/Pynq2/PYNQ-master/boards/ip C:/Users/Pieter/Multiplexer_Input_IP C:/Users/Pieter/Multiplexer_Output} [current_project]
update_ip_catalog
open_bd_design {C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:Multiplexer_Input:1.0 video/hdmi_in/Multiplexer_Input_0
endgroup
delete_bd_objs [get_bd_intf_nets video/hdmi_in/color_convert_out_data]
set_property location {2 349 179} [get_bd_cells video/hdmi_in/Multiplexer_Input_0]
set_property location {2 409 169} [get_bd_cells video/hdmi_in/Multiplexer_Input_0]
connect_bd_intf_net [get_bd_intf_pins video/hdmi_in/Multiplexer_Input_0/in_data] [get_bd_intf_pins video/hdmi_in/color_convert/out_data]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:Multiplexer_Output:1.0 video/hdmi_in/Multiplexer_Output_0
endgroup
set_property location {2.5 661 155} [get_bd_cells video/hdmi_in/Multiplexer_Output_0]
set_property location {3 649 181} [get_bd_cells video/hdmi_in/Multiplexer_Output_0]
connect_bd_intf_net [get_bd_intf_pins video/hdmi_in/Multiplexer_Input_0/out_data0] [get_bd_intf_pins video/hdmi_in/Multiplexer_Output_0/in_data0]
connect_bd_intf_net [get_bd_intf_pins video/hdmi_in/Multiplexer_Output_0/in_data1] [get_bd_intf_pins video/hdmi_in/Multiplexer_Input_0/out_data1]
connect_bd_intf_net [get_bd_intf_pins video/hdmi_in/Multiplexer_Output_0/out_data] [get_bd_intf_pins video/hdmi_in/axis_register_slice_0/S_AXIS]
connect_bd_net [get_bd_pins video/hdmi_in/Multiplexer_Input_0/ap_clk] [get_bd_pins video/hdmi_in/color_convert/ap_clk]
connect_bd_net [get_bd_pins video/hdmi_in/Multiplexer_Input_0/ap_rst_n] [get_bd_pins video/hdmi_in/color_convert/ap_rst_n]
connect_bd_net [get_bd_pins video/hdmi_in/ap_clk] [get_bd_pins video/hdmi_in/Multiplexer_Input_0/control]
connect_bd_net [get_bd_pins video/hdmi_in/Multiplexer_Input_0/ap_rst_n_control] [get_bd_pins video/hdmi_in/color_convert/ap_rst_n_control]
connect_bd_net [get_bd_pins video/hdmi_in/Multiplexer_Output_0/ap_clk] [get_bd_pins video/hdmi_in/Multiplexer_Input_0/ap_clk]
connect_bd_net [get_bd_pins video/hdmi_in/Multiplexer_Output_0/ap_rst_n] [get_bd_pins video/hdmi_in/Multiplexer_Input_0/ap_rst_n]
connect_bd_net [get_bd_pins video/hdmi_in/Multiplexer_Output_0/control] [get_bd_pins video/hdmi_in/Multiplexer_Input_0/control]
connect_bd_net [get_bd_pins video/hdmi_in/Multiplexer_Output_0/ap_rst_n_control] [get_bd_pins video/hdmi_in/Multiplexer_Input_0/ap_rst_n_control]
copy_bd_objs video/hdmi_in  [get_bd_intf_pins {video/hdmi_in/s_axi_AXILiteS1}]
copy_bd_objs video/hdmi_in  [get_bd_intf_pins {video/hdmi_in/s_axi_AXILiteS2}]
connect_bd_intf_net [get_bd_intf_pins video/hdmi_in/s_axi_AXILiteS2] [get_bd_intf_pins video/hdmi_in/Multiplexer_Input_0/s_axi_AXILiteS]
connect_bd_intf_net [get_bd_intf_pins video/hdmi_in/s_axi_AXILiteS3] [get_bd_intf_pins video/hdmi_in/Multiplexer_Output_0/s_axi_AXILiteS]
save_bd_design
startgroup
set_property -dict [list CONFIG.NUM_MI {12}] [get_bd_cells video/axi_interconnect_0]
endgroup
undo
startgroup
set_property -dict [list CONFIG.NUM_MI {12}] [get_bd_cells video/axi_interconnect_0]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins video/hdmi_in/s_axi_AXILiteS2] [get_bd_intf_pins video/axi_interconnect_0/M10_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins video/hdmi_in/s_axi_AXILiteS3] [get_bd_intf_pins video/axi_interconnect_0/M11_AXI]
connect_bd_net [get_bd_pins video/axi_interconnect_0/M10_ACLK] [get_bd_pins video/axi_interconnect_0/M06_ACLK] -boundary_type upper
connect_bd_net [get_bd_pins video/axi_interconnect_0/M10_ARESETN] [get_bd_pins video/axi_interconnect_0/M06_ARESETN] -boundary_type upper
connect_bd_net [get_bd_pins video/axi_interconnect_0/M11_ACLK] [get_bd_pins video/axi_interconnect_0/M10_ACLK] -boundary_type upper
connect_bd_net [get_bd_pins video/data_clock] [get_bd_pins video/axi_interconnect_0/M11_ARESETN]
undo
connect_bd_net [get_bd_pins video/axi_interconnect_0/M11_ARESETN] [get_bd_pins video/axi_interconnect_0/M10_ARESETN] -boundary_type upper
save_bd_design
assign_bd_address
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_bd_design {C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/system.bd}
cd
write_bd_tcl top.tcl
