\doxysubsubsubsection{PLLM Clock Divider}
\hypertarget{group__RCC__PLLM__Clock__Divider}{}\label{group__RCC__PLLM__Clock__Divider}\index{PLLM Clock Divider@{PLLM Clock Divider}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__PLLM__Clock__Divider_gad70e3a8bfa2a06efcaa3e7ffe150fb36}{RCC\+\_\+\+PLLM\+\_\+\+DIV1}}~LL\+\_\+\+RCC\+\_\+\+PLLM\+\_\+\+DIV\+\_\+1
\item 
\#define \mbox{\hyperlink{group__RCC__PLLM__Clock__Divider_gaea82b7603d9a3968b5a0dcba90d1a1e1}{RCC\+\_\+\+PLLM\+\_\+\+DIV2}}~LL\+\_\+\+RCC\+\_\+\+PLLM\+\_\+\+DIV\+\_\+2
\item 
\#define \mbox{\hyperlink{group__RCC__PLLM__Clock__Divider_ga1a0b568f5f71c54188d93141c24dca57}{RCC\+\_\+\+PLLM\+\_\+\+DIV3}}~LL\+\_\+\+RCC\+\_\+\+PLLM\+\_\+\+DIV\+\_\+3
\item 
\#define \mbox{\hyperlink{group__RCC__PLLM__Clock__Divider_ga849578800614b0c69e5caec7de9be93e}{RCC\+\_\+\+PLLM\+\_\+\+DIV4}}~LL\+\_\+\+RCC\+\_\+\+PLLM\+\_\+\+DIV\+\_\+4
\item 
\#define \mbox{\hyperlink{group__RCC__PLLM__Clock__Divider_ga5927c3cd67ec1c55e9ccf224c80d6207}{RCC\+\_\+\+PLLM\+\_\+\+DIV5}}~LL\+\_\+\+RCC\+\_\+\+PLLM\+\_\+\+DIV\+\_\+5
\item 
\#define \mbox{\hyperlink{group__RCC__PLLM__Clock__Divider_gaa406d89eb86897750a768d3286ee2f67}{RCC\+\_\+\+PLLM\+\_\+\+DIV6}}~LL\+\_\+\+RCC\+\_\+\+PLLM\+\_\+\+DIV\+\_\+6
\item 
\#define \mbox{\hyperlink{group__RCC__PLLM__Clock__Divider_gae03bc83a9f095ee89d3e4fff48366487}{RCC\+\_\+\+PLLM\+\_\+\+DIV7}}~LL\+\_\+\+RCC\+\_\+\+PLLM\+\_\+\+DIV\+\_\+7
\item 
\#define \mbox{\hyperlink{group__RCC__PLLM__Clock__Divider_gac7478ec0fd702d3a40a0a287f98ecfcd}{RCC\+\_\+\+PLLM\+\_\+\+DIV8}}~LL\+\_\+\+RCC\+\_\+\+PLLM\+\_\+\+DIV\+\_\+8
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__RCC__PLLM__Clock__Divider_gad70e3a8bfa2a06efcaa3e7ffe150fb36}\label{group__RCC__PLLM__Clock__Divider_gad70e3a8bfa2a06efcaa3e7ffe150fb36} 
\index{PLLM Clock Divider@{PLLM Clock Divider}!RCC\_PLLM\_DIV1@{RCC\_PLLM\_DIV1}}
\index{RCC\_PLLM\_DIV1@{RCC\_PLLM\_DIV1}!PLLM Clock Divider@{PLLM Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLM\_DIV1}{RCC\_PLLM\_DIV1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLM\+\_\+\+DIV1~LL\+\_\+\+RCC\+\_\+\+PLLM\+\_\+\+DIV\+\_\+1}

PLLM division factor = 1 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00431}{431}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLLM__Clock__Divider_gaea82b7603d9a3968b5a0dcba90d1a1e1}\label{group__RCC__PLLM__Clock__Divider_gaea82b7603d9a3968b5a0dcba90d1a1e1} 
\index{PLLM Clock Divider@{PLLM Clock Divider}!RCC\_PLLM\_DIV2@{RCC\_PLLM\_DIV2}}
\index{RCC\_PLLM\_DIV2@{RCC\_PLLM\_DIV2}!PLLM Clock Divider@{PLLM Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLM\_DIV2}{RCC\_PLLM\_DIV2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLM\+\_\+\+DIV2~LL\+\_\+\+RCC\+\_\+\+PLLM\+\_\+\+DIV\+\_\+2}

PLLM division factor = 2 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00432}{432}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLLM__Clock__Divider_ga1a0b568f5f71c54188d93141c24dca57}\label{group__RCC__PLLM__Clock__Divider_ga1a0b568f5f71c54188d93141c24dca57} 
\index{PLLM Clock Divider@{PLLM Clock Divider}!RCC\_PLLM\_DIV3@{RCC\_PLLM\_DIV3}}
\index{RCC\_PLLM\_DIV3@{RCC\_PLLM\_DIV3}!PLLM Clock Divider@{PLLM Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLM\_DIV3}{RCC\_PLLM\_DIV3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLM\+\_\+\+DIV3~LL\+\_\+\+RCC\+\_\+\+PLLM\+\_\+\+DIV\+\_\+3}

PLLM division factor = 3 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00433}{433}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLLM__Clock__Divider_ga849578800614b0c69e5caec7de9be93e}\label{group__RCC__PLLM__Clock__Divider_ga849578800614b0c69e5caec7de9be93e} 
\index{PLLM Clock Divider@{PLLM Clock Divider}!RCC\_PLLM\_DIV4@{RCC\_PLLM\_DIV4}}
\index{RCC\_PLLM\_DIV4@{RCC\_PLLM\_DIV4}!PLLM Clock Divider@{PLLM Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLM\_DIV4}{RCC\_PLLM\_DIV4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLM\+\_\+\+DIV4~LL\+\_\+\+RCC\+\_\+\+PLLM\+\_\+\+DIV\+\_\+4}

PLLM division factor = 4 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00434}{434}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLLM__Clock__Divider_ga5927c3cd67ec1c55e9ccf224c80d6207}\label{group__RCC__PLLM__Clock__Divider_ga5927c3cd67ec1c55e9ccf224c80d6207} 
\index{PLLM Clock Divider@{PLLM Clock Divider}!RCC\_PLLM\_DIV5@{RCC\_PLLM\_DIV5}}
\index{RCC\_PLLM\_DIV5@{RCC\_PLLM\_DIV5}!PLLM Clock Divider@{PLLM Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLM\_DIV5}{RCC\_PLLM\_DIV5}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLM\+\_\+\+DIV5~LL\+\_\+\+RCC\+\_\+\+PLLM\+\_\+\+DIV\+\_\+5}

PLLM division factor = 5 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00435}{435}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLLM__Clock__Divider_gaa406d89eb86897750a768d3286ee2f67}\label{group__RCC__PLLM__Clock__Divider_gaa406d89eb86897750a768d3286ee2f67} 
\index{PLLM Clock Divider@{PLLM Clock Divider}!RCC\_PLLM\_DIV6@{RCC\_PLLM\_DIV6}}
\index{RCC\_PLLM\_DIV6@{RCC\_PLLM\_DIV6}!PLLM Clock Divider@{PLLM Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLM\_DIV6}{RCC\_PLLM\_DIV6}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLM\+\_\+\+DIV6~LL\+\_\+\+RCC\+\_\+\+PLLM\+\_\+\+DIV\+\_\+6}

PLLM division factor = 6 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00436}{436}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLLM__Clock__Divider_gae03bc83a9f095ee89d3e4fff48366487}\label{group__RCC__PLLM__Clock__Divider_gae03bc83a9f095ee89d3e4fff48366487} 
\index{PLLM Clock Divider@{PLLM Clock Divider}!RCC\_PLLM\_DIV7@{RCC\_PLLM\_DIV7}}
\index{RCC\_PLLM\_DIV7@{RCC\_PLLM\_DIV7}!PLLM Clock Divider@{PLLM Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLM\_DIV7}{RCC\_PLLM\_DIV7}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLM\+\_\+\+DIV7~LL\+\_\+\+RCC\+\_\+\+PLLM\+\_\+\+DIV\+\_\+7}

PLLM division factor = 7 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00437}{437}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLLM__Clock__Divider_gac7478ec0fd702d3a40a0a287f98ecfcd}\label{group__RCC__PLLM__Clock__Divider_gac7478ec0fd702d3a40a0a287f98ecfcd} 
\index{PLLM Clock Divider@{PLLM Clock Divider}!RCC\_PLLM\_DIV8@{RCC\_PLLM\_DIV8}}
\index{RCC\_PLLM\_DIV8@{RCC\_PLLM\_DIV8}!PLLM Clock Divider@{PLLM Clock Divider}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLM\_DIV8}{RCC\_PLLM\_DIV8}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLM\+\_\+\+DIV8~LL\+\_\+\+RCC\+\_\+\+PLLM\+\_\+\+DIV\+\_\+8}

PLLM division factor = 8 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00438}{438}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

