#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Dec  6 15:07:51 2018
# Process ID: 27232
# Current directory: D:/project/OPU/OPU_VHDL/FC1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20128 D:\project\OPU\OPU_VHDL\FC1\FC1.xpr
# Log file: D:/project/OPU/OPU_VHDL/FC1/vivado.log
# Journal file: D:/project/OPU/OPU_VHDL/FC1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/project/OPU/OPU_VHDL/FC1/FC1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/vivado_17/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1021.141 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/project/OPU/OPU_VHDL/FC1/FC1.sim/sim_1/behav/elaborate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/project/OPU/OPU_VHDL/FC1/FC1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/project/OPU/OPU_VHDL/FC1/FC1.sim/sim_1/behav/tb_opu_ip_seri_config_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/project/OPU/OPU_VHDL/FC1/FC1.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_opu_ip_seri_config' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/OPU/OPU_VHDL/FC1/FC1.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_opu_ip_seri_config_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/opu_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module opu_array
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/piso.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module piso
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/shifter_and_accumlator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter_and_accumlator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/u_delay_Mtime_Nbit_neg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_Mtime_Nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sim_1/imports/new/tb_opu_ip_seri_config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_opu_ip_seri_config
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/OPU/OPU_VHDL/FC1/FC1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/OPU/OPU_VHDL/FC1/FC1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado_17/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto c36f49f53ab54619baf601794cb0ff14 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_opu_ip_seri_config_behav xil_defaultlib.tb_opu_ip_seri_config xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.piso
Compiling module xil_defaultlib.subtractor
Compiling module xil_defaultlib.delay_Mtime_Nbit(BITS=1)
Compiling module xil_defaultlib.delay_Mtime_Nbit(TIMES=1,BITS=3)
Compiling module xil_defaultlib.shifter_and_accumlator
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.delay_Mtime_Nbit(TIMES=3,BITS=32...
Compiling module xil_defaultlib.opu_array_default
Compiling module xil_defaultlib.tb_opu_ip_seri_config
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_opu_ip_seri_config_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/project/OPU/OPU_VHDL/FC1/FC1.sim/sim_1/behav/xsim.dir/tb_opu_ip_seri_config_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/project/OPU/OPU_VHDL/FC1/FC1.sim/sim_1/behav/xsim.dir/tb_opu_ip_seri_config_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Dec  6 15:18:02 2018. For additional details about this file, please refer to the WebTalk help file at D:/software/vivado_17/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Dec  6 15:18:02 2018...
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:09:31 . Memory (MB): peak = 1021.141 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '570' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/OPU/OPU_VHDL/FC1/FC1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_opu_ip_seri_config_behav -key {Behavioral:sim_1:Functional:tb_opu_ip_seri_config} -tclbatch {tb_opu_ip_seri_config.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source tb_opu_ip_seri_config.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb_opu_ip_seri_config/I_pos_weight" to the wave window because it has 384000 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_opu_ip_seri_config/I_neg_weight" to the wave window because it has 384000 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_opu_ip_seri_config/pos_weight_men" to the wave window because it has 384000 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_opu_ip_seri_config/neg_weight_men" to the wave window because it has 384000 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
WARNING: File C:\Users\xt\Desktop\ziliao\Matlab\400-120\I_data.txt referenced on D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sim_1/imports/new/tb_opu_ip_seri_config.v at line 109 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:\Users\xt\Desktop\ziliao\Matlab\400-120\I_pos_weight.txt referenced on D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sim_1/imports/new/tb_opu_ip_seri_config.v at line 110 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File C:\Users\xt\Desktop\ziliao\Matlab\400-120\I_neg_weight.txt referenced on D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sim_1/imports/new/tb_opu_ip_seri_config.v at line 111 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: file C:\Users\xt\Desktop\ziliao\Matlab\400-120\O_data.txt could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_opu_ip_seri_config_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:09:36 . Memory (MB): peak = 1206.961 ; gain = 185.820
open_wave_config {D:/project/OPU/OPU_VHDL/FC1/tb_opu_ip_seri_config_behav.wcfg}
WARNING: Simulation object /tb_opu_ip_seri_config/I_pos_weight was not traceable in the design for the following reason:
The number of elements in the requested object is 384000, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.
WARNING: Simulation object /tb_opu_ip_seri_config/I_neg_weight was not traceable in the design for the following reason:
The number of elements in the requested object is 384000, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.
WARNING: Simulation object /tb_opu_ip_seri_config/u_top/O_counter_and was not found in the design.
WARNING: Simulation object /tb_opu_ip_seri_config/u_top/O_counter_and_delay was not found in the design.
WARNING: Simulation object /tb_opu_ip_seri_config/u_opu_array/I_pos_weight was not traceable in the design for the following reason:
The number of elements in the requested object is 384000, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.
WARNING: Simulation object /tb_opu_ip_seri_config/u_opu_array/I_neg_weight was not traceable in the design for the following reason:
The number of elements in the requested object is 384000, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.
WARNING: Simulation object /tb_opu_ip_seri_config/u_top/\shifter_and_accumlator[0].u_shifter_and_accumlator /rst was not found in the design.
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1321.688 ; gain = 0.000
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_opu_ip_seri_config' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/OPU/OPU_VHDL/FC1/FC1.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_opu_ip_seri_config_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/opu_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module opu_array
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/piso.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module piso
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/shifter_and_accumlator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter_and_accumlator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/u_delay_Mtime_Nbit_neg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_Mtime_Nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sim_1/imports/new/tb_opu_ip_seri_config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_opu_ip_seri_config
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/OPU/OPU_VHDL/FC1/FC1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/OPU/OPU_VHDL/FC1/FC1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado_17/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto c36f49f53ab54619baf601794cb0ff14 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_opu_ip_seri_config_behav xil_defaultlib.tb_opu_ip_seri_config xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.piso
Compiling module xil_defaultlib.subtractor
Compiling module xil_defaultlib.delay_Mtime_Nbit(BITS=1)
Compiling module xil_defaultlib.delay_Mtime_Nbit(TIMES=1,BITS=3)
Compiling module xil_defaultlib.shifter_and_accumlator
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.delay_Mtime_Nbit(TIMES=3,BITS=32...
Compiling module xil_defaultlib.opu_array_default
Compiling module xil_defaultlib.tb_opu_ip_seri_config
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_opu_ip_seri_config_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:09:00 . Memory (MB): peak = 1321.688 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '540' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:09:00 . Memory (MB): peak = 1321.688 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:09:10 . Memory (MB): peak = 1808.035 ; gain = 486.348
file mkdir D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/new
close [ open D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/new/FC_top.v w ]
add_files D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/new/FC_top.v
save_wave_config {D:/project/OPU/OPU_VHDL/FC1/tb_opu_ip_seri_config_behav.wcfg}
update_compile_order -fileset sources_1
import_files -norecurse {D:/project/OPU/OPU_VHDL/FC_ctl/FC_ctl.srcs/sources_1/new/fc_quant.v D:/project/OPU/OPU_VHDL/FC_ctl/FC_ctl.srcs/sources_1/new/dist_to_fc1.v D:/project/OPU/OPU_VHDL/FC_ctl/FC_ctl.srcs/sources_1/new/fc_quant_2.v}
update_compile_order -fileset sources_1
import_files -norecurse {D:/project/OPU/OPU_VHDL/FC_ctl/FC_ctl.srcs/sources_1/ip/ram1_960_2/ram1_960_2.xci D:/project/OPU/OPU_VHDL/FC_ctl/FC_ctl.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci D:/project/OPU/OPU_VHDL/FC_ctl/FC_ctl.srcs/sources_1/ip/c_addsub_1/c_addsub_1.xci D:/project/OPU/OPU_VHDL/FC_ctl/FC_ctl.srcs/sources_1/ip/ram0_3200_2/ram0_3200_2.xci D:/project/OPU/OPU_VHDL/FC_ctl/FC_ctl.srcs/sources_1/ip/ram2_672_2/ram2_672_2.xci}
WARNING: [IP_Flow 19-2162] IP 'ram1_960_2' is locked:
* Current project part 'xc7z045ffg900-2' and the part 'xc7vx690tffg1761-2' used to customize the IP 'ram1_960_2' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'c_addsub_0' is locked:
* Current project part 'xc7z045ffg900-2' and the part 'xc7vx690tffg1761-2' used to customize the IP 'c_addsub_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'c_addsub_1' is locked:
* Current project part 'xc7z045ffg900-2' and the part 'xc7vx690tffg1761-2' used to customize the IP 'c_addsub_1' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'ram0_3200_2' is locked:
* Current project part 'xc7z045ffg900-2' and the part 'xc7vx690tffg1761-2' used to customize the IP 'ram0_3200_2' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'ram2_672_2' is locked:
* Current project part 'xc7z045ffg900-2' and the part 'xc7vx690tffg1761-2' used to customize the IP 'ram2_672_2' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
export_ip_user_files -of_objects  [get_files  {D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram1_960_2/ram1_960_2.xci D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/c_addsub_1/c_addsub_1.xci D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram0_3200_2/ram0_3200_2.xci D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram2_672_2/ram2_672_2.xci}] -lib_map_path [list {modelsim=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/modelsim} {questa=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/questa} {riviera=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/riviera} {activehdl=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
remove_files  {D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/c_addsub_1/c_addsub_1.xci D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram0_3200_2/ram0_3200_2.xci D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram1_960_2/ram1_960_2.xci D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram2_672_2/ram2_672_2.xci}
file delete -force D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/c_addsub_0 D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/c_addsub_1 D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram0_3200_2 D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram1_960_2 D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram2_672_2
file delete -force D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files/ip/c_addsub_0 D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files/sim_scripts/c_addsub_0 D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files/ip/c_addsub_1 D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files/sim_scripts/c_addsub_1 D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files/ip/ram0_3200_2 D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files/sim_scripts/ram0_3200_2 D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files/ip/ram1_960_2 D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files/sim_scripts/ram1_960_2 D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files/ip/ram2_672_2 D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files/sim_scripts/ram2_672_2
INFO: [Device 21-403] Loading part xc7z045ffg900-2
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name ram0_3200_2 -dir d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {3200} CONFIG.Write_Depth_A {2} CONFIG.Read_Width_A {3200} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {3200} CONFIG.Read_Width_B {3200} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips ram0_3200_2]
generate_target {instantiation_template} [get_files d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram0_3200_2/ram0_3200_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram0_3200_2'...
generate_target all [get_files  d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram0_3200_2/ram0_3200_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram0_3200_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram0_3200_2'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram0_3200_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram0_3200_2'...
export_ip_user_files -of_objects [get_files d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram0_3200_2/ram0_3200_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram0_3200_2/ram0_3200_2.xci]
launch_runs -jobs 6 ram0_3200_2_synth_1
[Fri Dec  7 10:16:53 2018] Launched ram0_3200_2_synth_1...
Run output will be captured here: D:/project/OPU/OPU_VHDL/FC1/FC1.runs/ram0_3200_2_synth_1/runme.log
export_simulation -of_objects [get_files d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram0_3200_2/ram0_3200_2.xci] -directory D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files/sim_scripts -ip_user_files_dir D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files -ipstatic_source_dir D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/modelsim} {questa=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/questa} {riviera=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/riviera} {activehdl=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name ram1_960_2 -dir d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {960} CONFIG.Write_Depth_A {2} CONFIG.Read_Width_A {960} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {960} CONFIG.Read_Width_B {960} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips ram1_960_2]
generate_target {instantiation_template} [get_files d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram1_960_2/ram1_960_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram1_960_2'...
generate_target all [get_files  d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram1_960_2/ram1_960_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram1_960_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram1_960_2'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram1_960_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram1_960_2'...
catch { config_ip_cache -export [get_ips -all ram1_960_2] }
export_ip_user_files -of_objects [get_files d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram1_960_2/ram1_960_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram1_960_2/ram1_960_2.xci]
launch_runs -jobs 6 ram1_960_2_synth_1
[Fri Dec  7 10:17:23 2018] Launched ram1_960_2_synth_1...
Run output will be captured here: D:/project/OPU/OPU_VHDL/FC1/FC1.runs/ram1_960_2_synth_1/runme.log
export_simulation -of_objects [get_files d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram1_960_2/ram1_960_2.xci] -directory D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files/sim_scripts -ip_user_files_dir D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files -ipstatic_source_dir D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/modelsim} {questa=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/questa} {riviera=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/riviera} {activehdl=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name ram2_672_2 -dir d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {672} CONFIG.Write_Depth_A {2} CONFIG.Read_Width_A {672} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {672} CONFIG.Read_Width_B {672} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips ram2_672_2]
generate_target {instantiation_template} [get_files d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram2_672_2/ram2_672_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram2_672_2'...
generate_target all [get_files  d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram2_672_2/ram2_672_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram2_672_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram2_672_2'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram2_672_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram2_672_2'...
catch { config_ip_cache -export [get_ips -all ram2_672_2] }
export_ip_user_files -of_objects [get_files d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram2_672_2/ram2_672_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram2_672_2/ram2_672_2.xci]
launch_runs -jobs 6 ram2_672_2_synth_1
[Fri Dec  7 10:17:54 2018] Launched ram2_672_2_synth_1...
Run output will be captured here: D:/project/OPU/OPU_VHDL/FC1/FC1.runs/ram2_672_2_synth_1/runme.log
export_simulation -of_objects [get_files d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram2_672_2/ram2_672_2.xci] -directory D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files/sim_scripts -ip_user_files_dir D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files -ipstatic_source_dir D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/modelsim} {questa=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/questa} {riviera=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/riviera} {activehdl=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name ram3_80_2 -dir d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {80} CONFIG.Write_Depth_A {2} CONFIG.Read_Width_A {80} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {80} CONFIG.Read_Width_B {80} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips ram3_80_2]
generate_target {instantiation_template} [get_files d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram3_80_2/ram3_80_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram3_80_2'...
generate_target all [get_files  d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram3_80_2/ram3_80_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram3_80_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram3_80_2'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram3_80_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram3_80_2'...
catch { config_ip_cache -export [get_ips -all ram3_80_2] }
export_ip_user_files -of_objects [get_files d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram3_80_2/ram3_80_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram3_80_2/ram3_80_2.xci]
launch_runs -jobs 6 ram3_80_2_synth_1
[Fri Dec  7 10:18:58 2018] Launched ram3_80_2_synth_1...
Run output will be captured here: D:/project/OPU/OPU_VHDL/FC1/FC1.runs/ram3_80_2_synth_1/runme.log
export_simulation -of_objects [get_files d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram3_80_2/ram3_80_2.xci] -directory D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files/sim_scripts -ip_user_files_dir D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files -ipstatic_source_dir D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/modelsim} {questa=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/questa} {riviera=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/riviera} {activehdl=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name c_addsub -vendor xilinx.com -library ip -version 12.0 -module_name c_addsub_0 -dir d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip
set_property -dict [list CONFIG.Implementation {DSP48} CONFIG.A_Width {25} CONFIG.B_Width {4} CONFIG.Out_Width {25} CONFIG.Latency {1} CONFIG.B_Value {0000}] [get_ips c_addsub_0]
generate_target {instantiation_template} [get_files d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c_addsub_0'...
generate_target all [get_files  d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c_addsub_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c_addsub_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c_addsub_0'...
catch { config_ip_cache -export [get_ips -all c_addsub_0] }
export_ip_user_files -of_objects [get_files d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci]
launch_runs -jobs 6 c_addsub_0_synth_1
[Fri Dec  7 10:20:27 2018] Launched c_addsub_0_synth_1...
Run output will be captured here: D:/project/OPU/OPU_VHDL/FC1/FC1.runs/c_addsub_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci] -directory D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files/sim_scripts -ip_user_files_dir D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files -ipstatic_source_dir D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/modelsim} {questa=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/questa} {riviera=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/riviera} {activehdl=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name c_addsub -vendor xilinx.com -library ip -version 12.0 -module_name c_addsub_1 -dir d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip
set_property -dict [list CONFIG.Implementation {DSP48} CONFIG.A_Width {23} CONFIG.B_Width {4} CONFIG.A_Width {23} CONFIG.Out_Width {23} CONFIG.Latency {1} CONFIG.B_Value {0000}] [get_ips c_addsub_1]
generate_target {instantiation_template} [get_files d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/c_addsub_1/c_addsub_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c_addsub_1'...
generate_target all [get_files  d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/c_addsub_1/c_addsub_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c_addsub_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c_addsub_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c_addsub_1'...
catch { config_ip_cache -export [get_ips -all c_addsub_1] }
export_ip_user_files -of_objects [get_files d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/c_addsub_1/c_addsub_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/c_addsub_1/c_addsub_1.xci]
launch_runs -jobs 6 c_addsub_1_synth_1
[Fri Dec  7 10:21:02 2018] Launched c_addsub_1_synth_1...
Run output will be captured here: D:/project/OPU/OPU_VHDL/FC1/FC1.runs/c_addsub_1_synth_1/runme.log
export_simulation -of_objects [get_files d:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/c_addsub_1/c_addsub_1.xci] -directory D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files/sim_scripts -ip_user_files_dir D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files -ipstatic_source_dir D:/project/OPU/OPU_VHDL/FC1/FC1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/modelsim} {questa=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/questa} {riviera=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/riviera} {activehdl=D:/project/OPU/OPU_VHDL/FC1/FC1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/new/FC_top.v]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/new/FC_top.v]
update_compile_order -fileset sources_1
set_property top fc1 [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/project/OPU/OPU_VHDL/FC1/FC1.sim/sim_1/behav/elaborate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/project/OPU/OPU_VHDL/FC1/FC1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/project/OPU/OPU_VHDL/FC1/FC1.sim/sim_1/behav/tb_opu_ip_seri_config_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/project/OPU/OPU_VHDL/FC1/FC1.sim/sim_1/behav/xelab.pb
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado_17/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/project/OPU/OPU_VHDL/FC1/FC1.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_opu_ip_seri_config' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/OPU/OPU_VHDL/FC1/FC1.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_opu_ip_seri_config_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/opu_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module opu_array_fc1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/u_delay_Mtime_Nbit_neg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_Mtime_Nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sim_1/imports/new/tb_opu_ip_seri_config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_opu_ip_seri_config
INFO: [VRFC 10-2458] undeclared symbol w_ad_neg_eoc_fc1, assumed default net type wire [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sim_1/imports/new/tb_opu_ip_seri_config.v:127]
INFO: [VRFC 10-2458] undeclared symbol w_ad_neg_eoc_fc2, assumed default net type wire [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sim_1/imports/new/tb_opu_ip_seri_config.v:129]
INFO: [VRFC 10-2458] undeclared symbol w_ad_neg_eoc_fc3, assumed default net type wire [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sim_1/imports/new/tb_opu_ip_seri_config.v:131]
ERROR: [VRFC 10-2445] single value range is not allowed in packed dimension [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sim_1/imports/new/tb_opu_ip_seri_config.v:56]
ERROR: [VRFC 10-2445] single value range is not allowed in packed dimension [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sim_1/imports/new/tb_opu_ip_seri_config.v:57]
ERROR: [VRFC 10-2445] single value range is not allowed in packed dimension [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sim_1/imports/new/tb_opu_ip_seri_config.v:58]
ERROR: [VRFC 10-1040] module tb_opu_ip_seri_config ignored due to previous errors [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sim_1/imports/new/tb_opu_ip_seri_config.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/project/OPU/OPU_VHDL/FC1/FC1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/project/OPU/OPU_VHDL/FC1/FC1.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/project/OPU/OPU_VHDL/FC1/FC1.sim/sim_1/behav/elaborate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/project/OPU/OPU_VHDL/FC1/FC1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/project/OPU/OPU_VHDL/FC1/FC1.sim/sim_1/behav/tb_opu_ip_seri_config_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/project/OPU/OPU_VHDL/FC1/FC1.sim/sim_1/behav/xelab.pb
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado_17/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/project/OPU/OPU_VHDL/FC1/FC1.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_opu_ip_seri_config' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/OPU/OPU_VHDL/FC1/FC1.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_opu_ip_seri_config_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/opu_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module opu_array_fc1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/u_delay_Mtime_Nbit_neg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_Mtime_Nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sim_1/imports/new/tb_opu_ip_seri_config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_opu_ip_seri_config
INFO: [VRFC 10-2458] undeclared symbol w_ad_neg_eoc_fc1, assumed default net type wire [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sim_1/imports/new/tb_opu_ip_seri_config.v:127]
INFO: [VRFC 10-2458] undeclared symbol w_ad_neg_eoc_fc2, assumed default net type wire [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sim_1/imports/new/tb_opu_ip_seri_config.v:129]
INFO: [VRFC 10-2458] undeclared symbol w_ad_neg_eoc_fc3, assumed default net type wire [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sim_1/imports/new/tb_opu_ip_seri_config.v:131]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/OPU/OPU_VHDL/FC1/FC1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/OPU/OPU_VHDL/FC1/FC1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado_17/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto c36f49f53ab54619baf601794cb0ff14 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_opu_ip_seri_config_behav xil_defaultlib.tb_opu_ip_seri_config xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <FC_top> not found while processing module instance <u_fc_top> [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sim_1/imports/new/tb_opu_ip_seri_config.v:108]
ERROR: [VRFC 10-2063] Module <opu_array_fc1> not found while processing module instance <u_opu_array_fc1> [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sim_1/imports/new/tb_opu_ip_seri_config.v:137]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/project/OPU/OPU_VHDL/FC1/FC1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/project/OPU/OPU_VHDL/FC1/FC1.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2296.223 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/project/OPU/OPU_VHDL/FC1/FC1.sim/sim_1/behav/elaborate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/project/OPU/OPU_VHDL/FC1/FC1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/project/OPU/OPU_VHDL/FC1/FC1.sim/sim_1/behav/tb_opu_ip_seri_config_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/project/OPU/OPU_VHDL/FC1/FC1.sim/sim_1/behav/xelab.pb
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/vivado_17/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/project/OPU/OPU_VHDL/FC1/FC1.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_opu_ip_seri_config' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/OPU/OPU_VHDL/FC1/FC1.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_opu_ip_seri_config_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram3_80_2/sim/ram3_80_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram3_80_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram2_672_2/sim/ram2_672_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram2_672_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram1_960_2/sim/ram1_960_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram1_960_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/ram0_3200_2/sim/ram0_3200_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram0_3200_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/new/FC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/dist_to_fc1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disti_to_fc1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_quant
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_quant_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/opu_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module opu_array_fc1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/piso.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module piso
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/shifter_and_accumlator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter_and_accumlator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/u_delay_Mtime_Nbit_neg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_Mtime_Nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sim_1/imports/new/tb_opu_ip_seri_config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_opu_ip_seri_config
INFO: [VRFC 10-2458] undeclared symbol w_ad_neg_eoc_fc1, assumed default net type wire [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sim_1/imports/new/tb_opu_ip_seri_config.v:127]
INFO: [VRFC 10-2458] undeclared symbol w_ad_neg_eoc_fc2, assumed default net type wire [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sim_1/imports/new/tb_opu_ip_seri_config.v:129]
INFO: [VRFC 10-2458] undeclared symbol w_ad_neg_eoc_fc3, assumed default net type wire [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sim_1/imports/new/tb_opu_ip_seri_config.v:131]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/OPU/OPU_VHDL/FC1/FC1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_opu_ip_seri_config_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/c_addsub_1/sim/c_addsub_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_addsub_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_addsub_0
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/OPU/OPU_VHDL/FC1/FC1.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado_17/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto c36f49f53ab54619baf601794cb0ff14 --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L xil_defaultlib -L xbip_utils_v3_0_7 -L c_reg_fd_v12_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_3 -L xbip_dsp48_addsub_v3_0_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_opu_ip_seri_config_behav xil_defaultlib.tb_opu_ip_seri_config xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port b [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/fc_quant_2.v:134]
WARNING: [VRFC 10-278] actual bit length 100 differs from formal bit length 80 for port data_out [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sim_1/imports/new/tb_opu_ip_seri_config.v:116]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 120 for port O_ad_neg_eoc_fc1 [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sim_1/imports/new/tb_opu_ip_seri_config.v:127]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 84 for port O_ad_neg_eoc_fc2 [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sim_1/imports/new/tb_opu_ip_seri_config.v:129]
WARNING: [VRFC 10-278] actual bit length 84 differs from formal bit length 10 for port O_ad_pos_eoc_fc3 [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sim_1/imports/new/tb_opu_ip_seri_config.v:130]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 10 for port O_ad_neg_eoc_fc3 [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sim_1/imports/new/tb_opu_ip_seri_config.v:131]
WARNING: [VRFC 10-278] actual bit length 3200 differs from formal bit length 3000 for port O_data [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/new/FC_top.v:156]
WARNING: [VRFC 10-278] actual bit length 23 differs from formal bit length 25 for port O_accumlator_data [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/imports/new/top.v:146]
WARNING: [VRFC 10-278] actual bit length 3200 differs from formal bit length 3000 for port data_from_last_fc [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/new/FC_top.v:226]
WARNING: [VRFC 10-278] actual bit length 336 differs from formal bit length 1932 for port BIA_data_in [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/new/FC_top.v:244]
WARNING: [VRFC 10-278] actual bit length 40 differs from formal bit length 230 for port BIA_data_in [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sources_1/new/FC_top.v:261]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 120 for port O_ad_neg_eoc [D:/project/OPU/OPU_VHDL/FC1/FC1.srcs/sim_1/imports/new/tb_opu_ip_seri_config.v:146]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package xbip_dsp48_addsub_v3_0_3.xbip_dsp48_addsub_v3_0_3_viv_com...
Compiling package ieee.std_logic_arith
Compiling package xbip_dsp48_addsub_v3_0_3.xbip_dsp48_addsub_v3_0_3_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.delay_Mtime_Nbit(TIMES=32'b011,B...
Compiling module xil_defaultlib.disti_to_fc1
Compiling module xil_defaultlib.piso
Compiling module xil_defaultlib.subtractor
Compiling module xil_defaultlib.delay_Mtime_Nbit(BITS=1)
Compiling module xil_defaultlib.delay_Mtime_Nbit(TIMES=1,BITS=3)
Compiling module xil_defaultlib.shifter_and_accumlator
Compiling module xil_defaultlib.top(DATA_WIDTH=8,ARRAY_ROW_NUM=4...
Compiling module xil_defaultlib.top(DATA_WIDTH=8,ARRAY_ROW_NUM=1...
Compiling module xil_defaultlib.top(DATA_WIDTH=8,ARRAY_ROW_NUM=8...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(preg=...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_3.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_3.xbip_dsp48_addsub_v3_0_3_viv [\xbip_dsp48_addsub_v3_0_3_viv(c_...]
Compiling architecture synth of entity xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv [\xbip_addsub_v3_0_3_viv(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_10.c_addsub_v12_0_10 [\c_addsub_v12_0_10(c_xdevicefami...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling module xil_defaultlib.delay_Mtime_Nbit(TIMES=32'b01,BI...
Compiling module xil_defaultlib.fc_quant_default
Compiling architecture synth of entity xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv [\xbip_addsub_v3_0_3_viv(c_xdevic...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_10.c_addsub_v12_0_10 [\c_addsub_v12_0_10(c_xdevicefami...]
Compiling architecture c_addsub_1_arch of entity xil_defaultlib.c_addsub_1 [c_addsub_1_default]
Compiling module xil_defaultlib.fc_quant_2(OPU_WIDTH=32'b0111100...
Compiling module xil_defaultlib.fc_quant_2(OPU_WIDTH=32'b0111001...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_axi_regs_fwd_v8_3(C_DATA...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram0_3200_2
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram1_960_2
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram2_672_2
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="zyn...
Compiling module xil_defaultlib.ram3_80_2
Compiling module xil_defaultlib.fc1
Compiling module xil_defaultlib.delay_Mtime_Nbit(TIMES=3,BITS=32...
Compiling module xil_defaultlib.opu_array_fc1_default
Compiling module xil_defaultlib.tb_opu_ip_seri_config
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_opu_ip_seri_config_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/project/OPU/OPU_VHDL/FC1/FC1.sim/sim_1/behav/xsim.dir/tb_opu_ip_seri_config_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/project/OPU/OPU_VHDL/FC1/FC1.sim/sim_1/behav/xsim.dir/tb_opu_ip_seri_config_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Dec  8 16:29:38 2018. For additional details about this file, please refer to the WebTalk help file at D:/software/vivado_17/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Dec  8 16:29:38 2018...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:10:02 . Memory (MB): peak = 2296.223 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '602' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/OPU/OPU_VHDL/FC1/FC1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_opu_ip_seri_config_behav -key {Behavioral:sim_1:Functional:tb_opu_ip_seri_config} -tclbatch {tb_opu_ip_seri_config.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source tb_opu_ip_seri_config.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb_opu_ip_seri_config/I_pos_weight_fc1" to the wave window because it has 384000 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_opu_ip_seri_config/I_neg_weight_fc1" to the wave window because it has 384000 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_opu_ip_seri_config/I_pos_weight_fc2" to the wave window because it has 80640 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_opu_ip_seri_config/I_neg_weight_fc2" to the wave window because it has 80640 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_opu_ip_seri_config/pos_weight_men" to the wave window because it has 384000 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_opu_ip_seri_config/neg_weight_men" to the wave window because it has 384000 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Block Memory Generator module tb_opu_ip_seri_config.u_fc_top.ram0_3200_2.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_opu_ip_seri_config.u_fc_top.ram1_960_2.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_opu_ip_seri_config.u_fc_top.ram2_672_2.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_opu_ip_seri_config.u_fc_top.ram3_80_2.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_opu_ip_seri_config_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:10:10 . Memory (MB): peak = 2296.223 ; gain = 0.000
WARNING: [Wavedata 42-489] Can't add object "/tb_opu_ip_seri_config/u_opu_array_fc1/I_pos_weight" to the wave window because it has 384000 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_opu_ip_seri_config/u_opu_array_fc1/I_neg_weight" to the wave window because it has 384000 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Block Memory Generator module tb_opu_ip_seri_config.u_fc_top.ram0_3200_2.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_opu_ip_seri_config.u_fc_top.ram1_960_2.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_opu_ip_seri_config.u_fc_top.ram2_672_2.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_opu_ip_seri_config.u_fc_top.ram3_80_2.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3500.016 ; gain = 1203.793
