
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

            Version G-2012.06 for RHEL64 -- May 30, 2012
               Copyright (c) 1988-2012 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
################################################################################
## DO NOT EDIT THESE FILES BY HAND
##
## CONFIGURATION HAS BEEN MOVED TO THE MAKEFILE
################################################################################
set search_path [ list "./" "/usr/caen/generic/mentor_lib-D.1/public/eecs470/synopsys/" ]
./ /usr/caen/generic/mentor_lib-D.1/public/eecs470/synopsys/
set target_library "lec25dscc25_TT.db"
lec25dscc25_TT.db
set link_library [concat  "*" $target_library]
* lec25dscc25_TT.db
#/***********************************************************/
#/* Set some flags to suppress warnings we don't care about */
set suppress_errors [concat $suppress_errors "UID-401"]
UID-401
suppress_message {"VER-130"}
#/***********************************************************/
#/* The following lines are set from environment variables
#/* automatically by the Makefile
#/***********************************************************/
lappend search_path ../
./ /usr/caen/generic/mentor_lib-D.1/public/eecs470/synopsys/ ../
set headers [getenv HEADERS]
sys_defs.vh
set sources [getenv DCACHEFILES]
verilog/dcache/cache.vg
read_file -f verilog [list ${headers} ${sources}]
Loading db file '/usr/caen/generic/mentor_lib-D.1/public/eecs470/synopsys/lec25dscc25_TT.db'
Loading db file '/usr/caen/synopsys-synth-2012.06/libraries/syn/gtech.db'
Loading db file '/usr/caen/synopsys-synth-2012.06/libraries/syn/standard.sldb'
  Loading link library 'lec25dscc25_TT'
  Loading link library 'gtech'
Loading verilog files: '/afs/umich.edu/user/c/h/chengfu/Desktop/SuperErnie_Pipeline_v10/sys_defs.vh' '/afs/umich.edu/user/c/h/chengfu/Desktop/SuperErnie_Pipeline_v10/verilog/dcache/cache.vg' 
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /afs/umich.edu/user/c/h/chengfu/Desktop/SuperErnie_Pipeline_v10/sys_defs.vh
Compiling source file /afs/umich.edu/user/c/h/chengfu/Desktop/SuperErnie_Pipeline_v10/verilog/dcache/cache.vg
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/afs/umich.edu/user/c/h/chengfu/Desktop/SuperErnie_Pipeline_v10/verilog/dcache/cache_DW01_cmp6_0.db:cache_DW01_cmp6_0'
Loaded 2 designs.
Current design is 'cache_DW01_cmp6_0'.
cache_DW01_cmp6_0 cache
set design_name [getenv DCACHE_NAME]
cache
set clock_name [getenv CLOCK_NET_NAME]
clock
set reset_name [getenv RESET_NET_NAME]
reset
set CLK_PERIOD [getenv CLOCK_PERIOD]
20 
#/***********************************************************/
#/* The rest of this file may be left alone for most small  */
#/* to moderate sized designs.  You may need to alter it    */
#/* when synthesizing your final project.                   */
#/***********************************************************/
set SYN_DIR ./
./
#/***********************************************************/
#/* Set some flags for optimisation */
set compile_top_all_paths "true"
true
set auto_wire_load_selection "false"
false
set compile_seqmap_synchronous_extraction "true"
true
# uncomment this and change number appropriately if on multi-core machine
#set_host_options -max_cores 2
#/***********************************************************/
#/*  Clk Periods/uncertainty/transition                     */
set CLK_TRANSITION 0.1
0.1
set CLK_UNCERTAINTY 0.1
0.1
set CLK_LATENCY 0.1
0.1
#/* Input/output Delay values */
set AVG_INPUT_DELAY 0.1
0.1
set AVG_OUTPUT_DELAY 0.1
0.1
#/* Critical Range (ns) */
set CRIT_RANGE 1.0
1.0
#/***********************************************************/
#/* Design Constrains: Not all used                         */
set MAX_TRANSITION 1.0
1.0
set FAST_TRANSITION 0.1
0.1
set MAX_FANOUT 32
32
set MID_FANOUT 8
8
set LOW_FANOUT 1
1
set HIGH_DRIVE 0
0
set HIGH_LOAD 1.0
1.0
set AVG_LOAD 0.1
0.1
set AVG_FANOUT_LOAD 10
10
#/***********************************************************/
#/*BASIC_INPUT = cb18os120_tsmc_max/nd02d1/A1
#BASIC_OUTPUT = cb18os120_tsmc_max/nd02d1/ZN*/
set DRIVING_CELL dffacs1
dffacs1
#/* DONT_USE_LIST = {   } */
#/*************operation cons**************/
#/*OP_WCASE = WCCOM;
#OP_BCASE = BCCOM;*/
set WIRE_LOAD "tsmcwire"
tsmcwire
set LOGICLIB lec25dscc25_TT
lec25dscc25_TT
#/*****************************/
#/* Sourcing the file that sets the Search path and the libraries(target,link) */
set sys_clk $clock_name
clock
set netlist_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".vg"]
./cache.vg
set ddc_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".ddc"]
./cache.ddc
set rep_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".rep"]
./cache.rep
set dc_shell_status [ set chk_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".chk"] ]
./cache.chk
#/* if we didnt find errors at this point, run */
if {  $dc_shell_status != [list] } {
   current_design $design_name
  link
  set_wire_load_model -name $WIRE_LOAD -lib $LOGICLIB $design_name
  set_wire_load_mode top
  set_fix_multiple_port_nets -outputs -buffer_constants
  create_clock -period $CLK_PERIOD -name $sys_clk [find port $sys_clk]
  set_clock_uncertainty $CLK_UNCERTAINTY $sys_clk
  set_fix_hold $sys_clk
  group_path -from [all_inputs] -name input_grp
  group_path -to [all_outputs] -name output_grp
  set_driving_cell  -lib_cell $DRIVING_CELL [all_inputs]
  remove_driving_cell [find port $sys_clk]
  set_fanout_load $AVG_FANOUT_LOAD [all_outputs]
  set_load $AVG_LOAD [all_outputs]
  set_input_delay $AVG_INPUT_DELAY -clock $sys_clk [all_inputs]
  remove_input_delay -clock $sys_clk [find port $sys_clk]
  set_output_delay $AVG_OUTPUT_DELAY -clock $sys_clk [all_outputs]
  set_dont_touch $reset_name
  set_resistance 0 $reset_name
  set_drive 0 $reset_name
  set_critical_range $CRIT_RANGE [current_design]
  set_max_delay $CLK_PERIOD [all_outputs]
  set MAX_FANOUT $MAX_FANOUT
  set MAX_TRANSITION $MAX_TRANSITION
  uniquify
  ungroup -all -flatten
  redirect $chk_file { check_design }
  compile -map_effort medium
  write -hier -format verilog -output $netlist_file $design_name
  write -hier -format ddc -output $ddc_file $design_name
  redirect $rep_file { report_design -nosplit }
  redirect -append $rep_file { report_area }
  redirect -append $rep_file { report_timing -max_paths 2 -input_pins -nets -transition_time -nosplit }
  redirect -append $rep_file { report_constraint -max_delay -verbose -nosplit }
  remove_design -all
  read_file -format verilog $netlist_file
  current_design $design_name
  redirect -append $rep_file { report_reference -nosplit }
  quit
} else {
   quit
}
Current design is 'cache'.

  Linking design 'cache'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (2 designs)               /afs/umich.edu/user/c/h/chengfu/Desktop/SuperErnie_Pipeline_v10/verilog/dcache/cache.db, etc
  lec25dscc25_TT (library)    /usr/caen/generic/mentor_lib-D.1/public/eecs470/synopsys/lec25dscc25_TT.db

Current design is 'cache'.
Information: Updating graph... (UID-83)
Warning: Design 'cache' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | G-2012.06-DWBB_201206.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 7 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'cache'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:04 6452105.1      0.00       0.0    2967.6                                0.00
    0:01:04 6452105.1      0.00       0.0    2967.6                                0.00
    0:01:11 5766551.6      0.00       0.0       0.3                                0.00
    0:01:11 5766551.6      0.00       0.0       0.3                                0.00
    0:01:11 5766551.6      0.00       0.0       0.3                                0.00
    0:01:11 5766551.6      0.00       0.0       0.3                                0.00
    0:01:11 5766551.6      0.00       0.0       0.3                                0.00
    0:01:12 5766551.6      0.00       0.0       0.3                                0.00
    0:01:25 3858760.9      0.00       0.0       0.1                                0.00
    0:01:27 3842047.7      0.00       0.0       0.1                                0.00
    0:01:30 3842047.7      0.00       0.0       0.1                                0.00
    0:01:30 3842047.7      0.00       0.0       0.1                                0.00
    0:01:30 3842047.7      0.00       0.0       0.1                                0.00
    0:01:31 3842047.7      0.00       0.0       0.1                                0.00
    0:01:31 3842047.7      0.00       0.0       0.1                                0.00
    0:01:31 3842047.7      0.00       0.0       0.1                                0.00
    0:01:31 3842047.7      0.00       0.0       0.1                                0.00
    0:01:31 3842047.7      0.00       0.0       0.1                                0.00



  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:31 3842047.7      0.00       0.0       0.1                                0.00
    0:01:31 3842047.7      0.00       0.0       0.1                                0.00
    0:01:32 3841512.6      0.00       0.0      13.1                                0.00


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:33 3841512.6      0.00       0.0      13.1                                0.00
    0:01:34 3842172.2      0.00       0.0       0.0                                0.00


  Beginning Critical Range Optimization
  -------------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:34 3842172.2      0.00       0.0       0.0                                0.00


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:34 3842172.2      0.00       0.0       0.0                                0.00
    0:01:34 3842172.2      0.00       0.0       0.0                                0.00
    0:01:34 3842172.2      0.00       0.0       0.0                                0.00
    0:01:36 3832982.1      0.00       0.0       0.0                                0.00
    0:01:37 3822872.2      0.00       0.0       0.0                                0.00
    0:01:39 3812847.9      0.00       0.0       0.0                                0.00
    0:01:40 3803667.1      0.00       0.0       0.0                                0.00
    0:01:43 3798401.1      0.00       0.0       0.0                                0.00
    0:01:44 3793595.0      0.00       0.0       0.0                                0.00
    0:01:45 3789081.1      0.00       0.0       0.0                                0.00
    0:01:46 3788044.4      0.00       0.0       0.0                                0.00
    0:01:47 3787442.4      0.00       0.0       0.0                                0.00
    0:01:47 3786874.0      0.00       0.0       0.0                                0.00
    0:01:48 3786305.5      0.00       0.0       0.0                                0.00
    0:01:48 3785703.7      0.00       0.0       0.0                                0.00
    0:01:49 3785135.1      0.00       0.0       0.0                                0.00
    0:01:49 3784533.3      0.00       0.0       0.0                                0.00
    0:01:50 3783964.6      0.00       0.0       0.0                                0.00
    0:01:50 3783396.4      0.00       0.0       0.0                                0.00
    0:01:50 3783396.4      0.00       0.0       0.0                                0.00
    0:01:50 3783396.4      0.00       0.0       0.0                                0.00
    0:01:50 3783396.4      0.00       0.0       0.0                                0.00
    0:01:50 3783396.4      0.00       0.0       0.0                                0.00
    0:01:51 3782699.7      0.00       0.0       0.0                                0.00
    0:01:51 3782699.7      0.00       0.0       0.0                                0.00
    0:01:51 3782699.7      0.00       0.0       0.0                                0.00
    0:01:51 3782699.7      0.00       0.0       0.0                                0.00
    0:01:51 3782699.7      0.00       0.0       0.0                                0.00
    0:01:51 3782699.7      0.00       0.0       0.0                                0.00
    0:01:51 3782699.7      0.00       0.0       0.0                                0.00


  Beginning Critical Range Optimization
  -------------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:51 3782699.7      0.00       0.0       0.0                                0.00
    0:01:52 3782699.7      0.00       0.0       0.0                                0.00
Loading db file '/usr/caen/generic/mentor_lib-D.1/public/eecs470/synopsys/lec25dscc25_TT.db'

  Optimization Complete
  ---------------------
Warning: Design 'cache' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'clock': 15232 load(s), 1 driver(s)
Writing verilog file '/afs/umich.edu/user/c/h/chengfu/Desktop/SuperErnie_Pipeline_v10/synth/cache.vg'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Writing ddc file './cache.ddc'.
Removing design 'cache'
Removing library 'lec25dscc25_TT'
Removing library 'gtech'
Removing library 'standard.sldb'
Loading db file '/usr/caen/generic/mentor_lib-D.1/public/eecs470/synopsys/lec25dscc25_TT.db'
Loading db file '/usr/caen/synopsys-synth-2012.06/libraries/syn/gtech.db'
Loading db file '/usr/caen/synopsys-synth-2012.06/libraries/syn/standard.sldb'
  Loading link library 'lec25dscc25_TT'
  Loading link library 'gtech'
Loading verilog file '/afs/umich.edu/user/c/h/chengfu/Desktop/SuperErnie_Pipeline_v10/synth/cache.vg'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /afs/umich.edu/user/c/h/chengfu/Desktop/SuperErnie_Pipeline_v10/synth/cache.vg
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/afs/umich.edu/user/c/h/chengfu/Desktop/SuperErnie_Pipeline_v10/synth/cache.db:cache'
Loaded 1 design.
Current design is 'cache'.
Current design is 'cache'.

Thank you...
