<root><simulation><result_generated_time />2021-07-25 18:07:19<layer><layer_spec />{'B': 64, 'K': 96, 'C': 32, 'OY': 1, 'OX': 1, 'IY': 1, 'IX': 1, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />196608<total_data_size_element />{'W': 3072, 'I': 2048, 'O': 6144}<total_data_reuse />{'W': 64, 'I': 96.0, 'O': 32}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C']}, {'Row': ['K']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 16, 'O_final': 16}<array_size />{'Col': 1, 'Row': 1}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['reg_size_512b_BW_8b', 'sram_216_word_128b_per_word', 'sram_1296_word_128b_per_word', 'dram']<I />['reg_size_512b_BW_8b', 'sram_216_word_128b_per_word', 'sram_1296_word_128b_per_word', 'dram']<O />['reg_size_512b_BW_16b', 'sram_216_word_128b_per_word', 'sram_1296_word_128b_per_word', 'dram']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 27648, 165888, 331776000], 'I': [512, 27648, 165888, 331776000], 'O': [512, 27648, 165888, 331776000]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[8, 8], [128, 128], [128, 128], [128, 128]], 'I': [[8, 8], [128, 128], [128, 128], [128, 128]], 'O': [[16, 16], [128, 128], [128, 128], [128, 128]]}<mem_access_energy_per_word />{'W': [[0.33, 0.33], [30, 30], [163.1, 163.1], [0, 0]], 'I': [[0.33, 0.33], [30, 30], [163.1, 163.1], [0, 0]], 'O': [[0.33, 0.33], [30, 30], [163.1, 163.1], [0, 0]]}<mem_type />{'W': ['dp_sb', 'dp_sb', 'dp_sb', 'dp_sb'], 'I': ['dp_sb', 'dp_sb', 'dp_sb', 'dp_sb'], 'O': ['dp_sb', 'dp_sb', 'dp_sb', 'dp_sb']}<mem_share />{1: [('O', 'dram'), ('I', 'dram'), ('W', 'dram')]}<mem_area_single_module />{'W': [0, 0.087, 0.423, 0], 'I': [0, 0.087, 0.423, 0], 'O': [0, 0.087, 0.423, 0]}<mem_unroll />{'W': [1, 1, 1, 1], 'I': [1, 1, 1, 1], 'O': [1, 1, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('C', 1)], [('K', 1)]], [], [], [], []]<I />[[[('C', 1)], [('K', 1)]], [], [], [], []]<O />[[[('C', 1)], [('K', 1)]], [], [], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 6), ('B', 4)], [('C', 16), ('K', 4), ('K', 4), ('C', 2), ('B', 16)], [], []]<I />[[('K', 6), ('B', 4), ('C', 16), ('K', 4), ('K', 4)], [('C', 2), ('B', 16)], [], []]<O />[[('K', 6), ('B', 4), ('C', 16)], [('K', 4), ('K', 4), ('C', 2)], [('B', 16)], []]</temporal_mapping><data_reuse />{'W': [1.0, 4, 16, 1, 1], 'I': [1.0, 96.0, 1.0, 1.0, 1.0], 'O': [1.0, 16, 2, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False, False]<used_mem_size_bit />{'W': [48, 24576, 24576, 24576], 'I': [512, 16384, 16384, 16384], 'O': [384, 6144, 98304, 98304], 'O_partial': [384, 6144, 0, 0], 'O_final': [0, 0, 98304, 98304]}<actual_mem_utilization_individual />{'W': [0.09, 0.89, 0.15, 0.0], 'I': [1.0, 0.59, 0.1, 0.0], 'O': [0.75, 0.22, 0.59, 0.0]}<actual_mem_utilization_shared />{'W': [0.09, 0.89, 0.15, 0.0], 'I': [1.0, 0.59, 0.1, 0.0], 'O': [0.75, 0.22, 0.59, 0.0]}<effective_mem_size_bit />{'W': [48, 24576, 24576, 24576], 'I': [512, 8192, 16384, 16384], 'O': [384, 6144, 6144, 98304], 'O_partial': [384, 6144, 0, 0], 'O_final': [0, 0, 6144, 98304]}<total_unit_count />{'W': [1, 1, 1, 1, 1], 'I': [1, 1, 1, 1, 1], 'O': [1, 1, 1, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1, 1], 'I': [1, 1, 1, 1, 1], 'O': [1, 1, 1, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[196608, 49152], [49152, 3072], [3072, 3072], [3072, 0]]<I />[[32768, 2048], [2048, 2048], [2048, 2048], [2048, 0]]<O />[[(190464, 196608), (12288, 6144)], [(6144, 12288), (6144, 0)], [(0, 6144), (6144, 0)], [(0, 6144), (0, 0)]]<O_partial />[[(190464, 196608), (12288, 6144)], [(6144, 12288), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (6144, 0)], [(0, 6144), (6144, 0)], [(0, 6144), (0, 0)]]</mem_access_count_elem></basic_info><energy><total_energy />865579.5<mem_energy_breakdown><W />[81100.8, 97920.0, 62630.4, 0.0]<I />[11489.3, 7680.0, 41753.6, 0.0]<O />[133816.3, 92160.0, 250521.6, 0.0]</mem_energy_breakdown><mac_energy />active: 86507.5, idle: 0</energy><performance><mac_array_utilization><utilization_with_data_loading />0.9397<utilization_without_data_loading />0.9412<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.9397<mac_utilize_temporal_without_data_loading />0.9412</mac_array_utilization><latency><latency_cycle_with_data_loading />209218<latency_cycle_without_data_loading />208896<ideal_computing_cycle />196608<data_loading><load_cycle_total />322<load_cycle_individual />{'W': [6, 192, 192, 192], 'I': [64, 128, 128, 128]}<load_cycle_combined />{'W': 194, 'I': 130}</data_loading><mem_stalling><mem_stall_cycle_total />12288<mem_stall_cycle_individual />{'W': [[0.0], [0.0, -46080.0], [-12096.0, -12096.0], [-196416.0, -196416.0]], 'I': [[0.0], [-10240.0, -12160.0], [-196480.0, -196480.0], [-196480.0, -196480.0]], 'O': [[0.0], [12288.0, -10752.0], [-97426.28571428572, -97536.0], [-195840.0, -195840.0]]}<mem_stall_cycle_shared />{'W': [[0.0], [0.0, -46080.0], [-12096.0, -12096.0], [-196416.0, -196288.0]], 'I': [[0.0], [-10240.0, -12160.0], [-196480.0, -196480.0], [-196480.0, -196288.0]], 'O': [[0.0], [12288.0, -10752.0], [-97426.28571428572, -97536.0], [-195840.0, -195840.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [8.0, 2.0], [2.0, 0.1], [0.1, 0]], 'I': [[8.0, 1.3], [1.3, 0.1], [0.1, 0.1], [0.1, 0]], 'O': [[32.0, 32.0], [17.0, 16.0], [0.5, 1.0], [0, 0.5]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [8.0, 2.0], [2.0, 0.1], [0.2, 0.5]], 'I': [[8.0, 1.3], [1.3, 0.1], [0.1, 0.1], [0.2, 0.5]], 'O': [[32.0, 32.0], [17.0, 16.0], [0.5, 1.0], [0.2, 0.5]]}<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True], [True, True]], 'O': [[False, False], [True, True], [True, True], [True, True]]}</mem_stalling></latency></performance><area><total_area />1.5<active_area />1.5<dark_silicon_percentage />0.0 %</area></results><elapsed_time_second />2</simulation><simulation><result_generated_time />2021-07-27 10:34:55<layer><layer_spec />{'B': 64, 'K': 96, 'C': 32, 'OY': 1, 'OX': 1, 'IY': 1, 'IX': 1, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />196608<total_data_size_element />{'W': 3072, 'I': 2048, 'O': 6144}<total_data_reuse />{'W': 64, 'I': 96.0, 'O': 32}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C']}, {'Row': ['K']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 16, 'O_final': 16}<array_size />{'Col': 1, 'Row': 1}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['reg_size_512b_BW_8b', 'sram_216_word_128b_per_word', 'sram_1296_word_128b_per_word', 'dram']<I />['reg_size_512b_BW_8b', 'sram_216_word_128b_per_word', 'sram_1296_word_128b_per_word', 'dram']<O />['reg_size_512b_BW_16b', 'sram_216_word_128b_per_word', 'sram_1296_word_128b_per_word', 'dram']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 27648, 165888, 331776000], 'I': [512, 27648, 165888, 331776000], 'O': [512, 27648, 165888, 331776000]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[8, 8], [128, 128], [128, 128], [128, 128]], 'I': [[8, 8], [128, 128], [128, 128], [128, 128]], 'O': [[16, 16], [128, 128], [128, 128], [128, 128]]}<mem_access_energy_per_word />{'W': [[0.33, 0.33], [30, 30], [163.1, 163.1], [0, 0]], 'I': [[0.33, 0.33], [30, 30], [163.1, 163.1], [0, 0]], 'O': [[0.33, 0.33], [30, 30], [163.1, 163.1], [0, 0]]}<mem_type />{'W': ['dp_sb', 'dp_sb', 'dp_sb', 'dp_sb'], 'I': ['dp_sb', 'dp_sb', 'dp_sb', 'dp_sb'], 'O': ['dp_sb', 'dp_sb', 'dp_sb', 'dp_sb']}<mem_share />{1: [('O', 'dram'), ('I', 'dram'), ('W', 'dram')]}<mem_area_single_module />{'W': [0, 0.087, 0.423, 0], 'I': [0, 0.087, 0.423, 0], 'O': [0, 0.087, 0.423, 0]}<mem_unroll />{'W': [1, 1, 1, 1], 'I': [1, 1, 1, 1], 'O': [1, 1, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('C', 1)], [('K', 1)]], [], [], [], []]<I />[[[('C', 1)], [('K', 1)]], [], [], [], []]<O />[[[('C', 1)], [('K', 1)]], [], [], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 6), ('B', 4)], [('C', 16), ('K', 4), ('K', 4), ('C', 2), ('B', 16)], [], []]<I />[[('K', 6), ('B', 4), ('C', 16), ('K', 4), ('K', 4)], [('C', 2), ('B', 16)], [], []]<O />[[('K', 6), ('B', 4), ('C', 16)], [('K', 4), ('K', 4), ('C', 2)], [('B', 16)], []]</temporal_mapping><data_reuse />{'W': [1.0, 4, 16, 1, 1], 'I': [1.0, 96.0, 1.0, 1.0, 1.0], 'O': [1.0, 16, 2, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False, False]<used_mem_size_bit />{'W': [48, 24576, 24576, 24576], 'I': [512, 16384, 16384, 16384], 'O': [384, 6144, 98304, 98304], 'O_partial': [384, 6144, 0, 0], 'O_final': [0, 0, 98304, 98304]}<actual_mem_utilization_individual />{'W': [0.09, 0.89, 0.15, 0.0], 'I': [1.0, 0.59, 0.1, 0.0], 'O': [0.75, 0.22, 0.59, 0.0]}<actual_mem_utilization_shared />{'W': [0.09, 0.89, 0.15, 0.0], 'I': [1.0, 0.59, 0.1, 0.0], 'O': [0.75, 0.22, 0.59, 0.0]}<effective_mem_size_bit />{'W': [48, 24576, 24576, 24576], 'I': [512, 8192, 16384, 16384], 'O': [384, 6144, 6144, 98304], 'O_partial': [384, 6144, 0, 0], 'O_final': [0, 0, 6144, 98304]}<total_unit_count />{'W': [1, 1, 1, 1, 1], 'I': [1, 1, 1, 1, 1], 'O': [1, 1, 1, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1, 1], 'I': [1, 1, 1, 1, 1], 'O': [1, 1, 1, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[196608, 49152], [49152, 3072], [3072, 3072], [3072, 0]]<I />[[32768, 2048], [2048, 2048], [2048, 2048], [2048, 0]]<O />[[(190464, 196608), (12288, 6144)], [(6144, 12288), (6144, 0)], [(0, 6144), (6144, 0)], [(0, 6144), (0, 0)]]<O_partial />[[(190464, 196608), (12288, 6144)], [(6144, 12288), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (6144, 0)], [(0, 6144), (6144, 0)], [(0, 6144), (0, 0)]]</mem_access_count_elem></basic_info><energy><total_energy />865579.5<mem_energy_breakdown><W />[81100.8, 97920.0, 62630.4, 0.0]<I />[11489.3, 7680.0, 41753.6, 0.0]<O />[133816.3, 92160.0, 250521.6, 0.0]</mem_energy_breakdown><mac_energy />active: 86507.5, idle: 0</energy><performance><mac_array_utilization><utilization_with_data_loading />0.9397<utilization_without_data_loading />0.9412<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.9397<mac_utilize_temporal_without_data_loading />0.9412</mac_array_utilization><latency><latency_cycle_with_data_loading />209218<latency_cycle_without_data_loading />208896<ideal_computing_cycle />196608<data_loading><load_cycle_total />322<load_cycle_individual />{'W': [6, 192, 192, 192], 'I': [64, 128, 128, 128]}<load_cycle_combined />{'W': 194, 'I': 130}</data_loading><mem_stalling><mem_stall_cycle_total />12288<mem_stall_cycle_individual />{'W': [[0.0], [0.0, -46080.0], [-12096.0, -12096.0], [-196416.0, -196416.0]], 'I': [[0.0], [-10240.0, -12160.0], [-196480.0, -196480.0], [-196480.0, -196480.0]], 'O': [[0.0], [12288.0, -10752.0], [-97426.28571428572, -97536.0], [-195840.0, -195840.0]]}<mem_stall_cycle_shared />{'W': [[0.0], [0.0, -46080.0], [-12096.0, -12096.0], [-196416.0, -196288.0]], 'I': [[0.0], [-10240.0, -12160.0], [-196480.0, -196480.0], [-196480.0, -196288.0]], 'O': [[0.0], [12288.0, -10752.0], [-97426.28571428572, -97536.0], [-195840.0, -195840.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [8.0, 2.0], [2.0, 0.1], [0.1, 0]], 'I': [[8.0, 1.3], [1.3, 0.1], [0.1, 0.1], [0.1, 0]], 'O': [[32.0, 32.0], [17.0, 16.0], [0.5, 1.0], [0, 0.5]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [8.0, 2.0], [2.0, 0.1], [0.2, 0.5]], 'I': [[8.0, 1.3], [1.3, 0.1], [0.1, 0.1], [0.2, 0.5]], 'O': [[32.0, 32.0], [17.0, 16.0], [0.5, 1.0], [0.2, 0.5]]}<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True], [True, True]], 'O': [[False, False], [True, True], [True, True], [True, True]]}</mem_stalling></latency></performance><area><total_area />1.5<active_area />1.5<dark_silicon_percentage />0.0 %</area></results><elapsed_time_second />2</simulation></root>