#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Dec 12 16:16:15 2021
# Process ID: 20032
# Current directory: D:/CODES/vivado/Project15
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31116 D:\CODES\vivado\Project15\Project15.xpr
# Log file: D:/CODES/vivado/Project15/vivado.log
# Journal file: D:/CODES/vivado/Project15\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CODES/vivado/Project15/Project15.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/CODES/vivado/Project15/Project15.srcs/sources_1/new/Detector1011.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/CODES/vivado/Project15/Project15.srcs/sources_1/new/top_Detector1011.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files D:/CODES/vivado/Project15/Project15.srcs/sources_1/new/Detector1011.v] -no_script -reset -force -quiet
remove_files  D:/CODES/vivado/Project15/Project15.srcs/sources_1/new/Detector1011.v
export_ip_user_files -of_objects  [get_files D:/CODES/vivado/Project15/Project15.srcs/sources_1/new/top_Detector1011.v] -no_script -reset -force -quiet
remove_files  D:/CODES/vivado/Project15/Project15.srcs/sources_1/new/top_Detector1011.v
add_files -norecurse {D:/CODES/vivado/Project15/Project15.srcs/sources_1/new/Detector1101.v D:/CODES/vivado/Project15/Project15.srcs/sources_1/new/top_Detector1101.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CODES/vivado/Project15/Project15.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Detector1101_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CODES/vivado/Project15/Project15.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Detector1101_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODES/vivado/Project15/Project15.srcs/sources_1/new/Detector1101.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Detector1101
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODES/vivado/Project15/Project15.srcs/sim_1/new/Detector1011_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Detector1101_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CODES/vivado/Project15/Project15.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 80dd827077844cc3a59a8da24328cae6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Detector1101_tb_behav xil_defaultlib.Detector1101_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Detector1101
Compiling module xil_defaultlib.Detector1101_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Detector1101_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/CODES/vivado/Project15/Project15.sim/sim_1/behav/xsim/xsim.dir/Detector1101_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Dec 12 16:18:18 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 772.047 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CODES/vivado/Project15/Project15.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Detector1101_tb_behav -key {Behavioral:sim_1:Functional:Detector1101_tb} -tclbatch {Detector1101_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Detector1101_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Detector1101_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 821.582 ; gain = 52.012
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/CODES/vivado/Project15/Project15.runs/synth_1

launch_runs synth_1 -jobs 16
[Sun Dec 12 16:22:28 2021] Launched synth_1...
Run output will be captured here: D:/CODES/vivado/Project15/Project15.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sun Dec 12 16:22:56 2021] Launched impl_1...
Run output will be captured here: D:/CODES/vivado/Project15/Project15.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1627.453 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1627.453 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1627.453 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1817.547 ; gain = 995.965
WARNING: [Timing 38-311] Unable to locate pin 'd/clk_div_reg/C' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/counter_reg[0]/C' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/counter_reg[10]/C' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/counter_reg[11]/C' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/counter_reg[12]/C' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/counter_reg[13]/C' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/counter_reg[14]/C' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/counter_reg[15]/C' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/counter_reg[1]/C' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/counter_reg[2]/C' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/counter_reg[3]/C' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/counter_reg[4]/C' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/counter_reg[5]/C' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/counter_reg[6]/C' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/counter_reg[7]/C' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/counter_reg[8]/C' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/counter_reg[9]/C' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/clk_div_reg/D' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/clk_div_reg/R' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/counter_reg[0]/D' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/counter_reg[0]/R' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/counter_reg[10]/D' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/counter_reg[10]/R' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/counter_reg[11]/D' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/counter_reg[11]/R' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/counter_reg[12]/D' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/counter_reg[12]/R' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/counter_reg[13]/D' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/counter_reg[13]/R' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/counter_reg[14]/D' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/counter_reg[14]/R' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/counter_reg[15]/D' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/counter_reg[15]/R' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/counter_reg[1]/D' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/counter_reg[1]/R' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/counter_reg[2]/D' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/counter_reg[2]/R' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/counter_reg[3]/D' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/counter_reg[3]/R' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/counter_reg[4]/D' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/counter_reg[4]/R' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/counter_reg[5]/D' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/counter_reg[5]/R' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/counter_reg[6]/D' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/counter_reg[6]/R' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/counter_reg[7]/D' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/counter_reg[7]/R' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/counter_reg[8]/D' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/counter_reg[8]/R' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/counter_reg[9]/D' in design
WARNING: [Timing 38-311] Unable to locate pin 'd/counter_reg[9]/R' in design
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Dec 12 19:28:07 2021] Launched impl_1...
Run output will be captured here: D:/CODES/vivado/Project15/Project15.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B03CC8A
set_property PROGRAM.FILE {D:/CODES/vivado/Project15/Project15.runs/impl_1/top_Detector1101.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/CODES/vivado/Project15/Project15.runs/impl_1/top_Detector1101.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B03CC8A
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_Detector1101
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2787.605 ; gain = 104.168
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_Detector1101' [D:/CODES/vivado/Project15/Project15.srcs/sources_1/new/top_Detector1101.v:23]
INFO: [Synth 8-6157] synthesizing module 'debkey' [D:/CODES/vivado/Project15/Project15.srcs/sources_1/new/debkey.v:23]
	Parameter T100Hz bound to: 249999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debkey' (1#1) [D:/CODES/vivado/Project15/Project15.srcs/sources_1/new/debkey.v:23]
INFO: [Synth 8-6157] synthesizing module 'PISO' [D:/CODES/vivado/Project15/Project15.srcs/sources_1/new/PISO.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PISO' (2#1) [D:/CODES/vivado/Project15/Project15.srcs/sources_1/new/PISO.v:23]
INFO: [Synth 8-6157] synthesizing module 'SIPO' [D:/CODES/vivado/Project15/Project15.srcs/sources_1/new/SIPO.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SIPO' (3#1) [D:/CODES/vivado/Project15/Project15.srcs/sources_1/new/SIPO.v:23]
INFO: [Synth 8-6157] synthesizing module 'Detector1101' [D:/CODES/vivado/Project15/Project15.srcs/sources_1/new/Detector1101.v:23]
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b001 
	Parameter S2 bound to: 3'b010 
	Parameter S3 bound to: 3'b011 
	Parameter S4 bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'Detector1101' (4#1) [D:/CODES/vivado/Project15/Project15.srcs/sources_1/new/Detector1101.v:23]
INFO: [Synth 8-6157] synthesizing module 'divider' [D:/CODES/vivado/Project15/Project15.srcs/sources_1/new/divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'divider' (5#1) [D:/CODES/vivado/Project15/Project15.srcs/sources_1/new/divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'display7seg' [D:/CODES/vivado/Project15/Project15.srcs/sources_1/new/display7seg.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/CODES/vivado/Project15/Project15.srcs/sources_1/new/display7seg.v:47]
INFO: [Synth 8-155] case statement is not full and has no default [D:/CODES/vivado/Project15/Project15.srcs/sources_1/new/display7seg.v:60]
INFO: [Synth 8-155] case statement is not full and has no default [D:/CODES/vivado/Project15/Project15.srcs/sources_1/new/display7seg.v:73]
INFO: [Synth 8-155] case statement is not full and has no default [D:/CODES/vivado/Project15/Project15.srcs/sources_1/new/display7seg.v:86]
INFO: [Synth 8-6155] done synthesizing module 'display7seg' (6#1) [D:/CODES/vivado/Project15/Project15.srcs/sources_1/new/display7seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_Detector1101' (7#1) [D:/CODES/vivado/Project15/Project15.srcs/sources_1/new/top_Detector1101.v:23]
WARNING: [Synth 8-3331] design top_Detector1101 has unconnected port in_2
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2822.730 ; gain = 139.293
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2822.730 ; gain = 139.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2822.730 ; gain = 139.293
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/CODES/vivado/Project15/Project15.srcs/constrs_1/new/Detector1011_xdc.xdc]
Finished Parsing XDC File [D:/CODES/vivado/Project15/Project15.srcs/constrs_1/new/Detector1011_xdc.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2951.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2951.977 ; gain = 268.539
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CODES/vivado/Project15/Project15.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Detector1101_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CODES/vivado/Project15/Project15.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Detector1101_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CODES/vivado/Project15/Project15.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 80dd827077844cc3a59a8da24328cae6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Detector1101_tb_behav xil_defaultlib.Detector1101_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CODES/vivado/Project15/Project15.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Detector1101_tb_behav -key {Behavioral:sim_1:Functional:Detector1101_tb} -tclbatch {Detector1101_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Detector1101_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Detector1101_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top PISO_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CODES/vivado/Project15/Project15.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PISO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CODES/vivado/Project15/Project15.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PISO_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODES/vivado/Project15/Project15.srcs/sources_1/new/PISO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PISO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODES/vivado/Project15/Project15.srcs/sim_1/new/PISO_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PISO_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CODES/vivado/Project15/Project15.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 80dd827077844cc3a59a8da24328cae6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PISO_tb_behav xil_defaultlib.PISO_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PISO
Compiling module xil_defaultlib.PISO_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PISO_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/CODES/vivado/Project15/Project15.sim/sim_1/behav/xsim/xsim.dir/PISO_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Dec 12 20:12:18 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CODES/vivado/Project15/Project15.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PISO_tb_behav -key {Behavioral:sim_1:Functional:PISO_tb} -tclbatch {PISO_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source PISO_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PISO_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2990.457 ; gain = 18.555
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3002.781 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CODES/vivado/Project15/Project15.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PISO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CODES/vivado/Project15/Project15.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PISO_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODES/vivado/Project15/Project15.srcs/sources_1/new/PISO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PISO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODES/vivado/Project15/Project15.srcs/sim_1/new/PISO_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PISO_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CODES/vivado/Project15/Project15.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CODES/vivado/Project15/Project15.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 80dd827077844cc3a59a8da24328cae6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PISO_tb_behav xil_defaultlib.PISO_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PISO
Compiling module xil_defaultlib.PISO_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot PISO_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 3002.781 ; gain = 0.000
set_property top SIPO_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CODES/vivado/Project15/Project15.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SIPO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CODES/vivado/Project15/Project15.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SIPO_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODES/vivado/Project15/Project15.srcs/sources_1/new/SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SIPO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODES/vivado/Project15/Project15.srcs/sim_1/new/SIPO_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SIPO_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CODES/vivado/Project15/Project15.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 80dd827077844cc3a59a8da24328cae6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SIPO_tb_behav xil_defaultlib.SIPO_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'in' on this module [D:/CODES/vivado/Project15/Project15.srcs/sim_1/new/SIPO_tb.v:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/CODES/vivado/Project15/Project15.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/CODES/vivado/Project15/Project15.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CODES/vivado/Project15/Project15.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SIPO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CODES/vivado/Project15/Project15.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SIPO_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODES/vivado/Project15/Project15.srcs/sources_1/new/SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SIPO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODES/vivado/Project15/Project15.srcs/sim_1/new/SIPO_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SIPO_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CODES/vivado/Project15/Project15.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 80dd827077844cc3a59a8da24328cae6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SIPO_tb_behav xil_defaultlib.SIPO_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SIPO
Compiling module xil_defaultlib.SIPO_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SIPO_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/CODES/vivado/Project15/Project15.sim/sim_1/behav/xsim/xsim.dir/SIPO_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Dec 12 20:21:12 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CODES/vivado/Project15/Project15.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SIPO_tb_behav -key {Behavioral:sim_1:Functional:SIPO_tb} -tclbatch {SIPO_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source SIPO_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SIPO_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3009.863 ; gain = 5.613
