

================================================================
== Vivado HLS Report for 'top_img_hist_equaliz1'
================================================================
* Date:           Thu Dec 24 15:07:55 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_hist_src3_prj
* Solution:       solution6
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.25 ns | 5.469 ns |   0.78 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+--------+---------+----------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval     | Pipeline |
    |   min   |   max   |    min   |    max    |   min  |   max   |   Type   |
    +---------+---------+----------+-----------+--------+---------+----------+
    |   614456|  4147251| 3.840 ms | 25.920 ms |  614446|  4147246| dataflow |
    +---------+---------+----------+-----------+--------+---------+----------+

    + Detail: 
        * Instance: 
        +----------------------+-------------------+---------+---------+----------+-----------+--------+---------+---------+
        |                      |                   |  Latency (cycles) |  Latency (absolute)  |     Interval     | Pipeline|
        |       Instance       |       Module      |   min   |   max   |    min   |    max    |   min  |   max   |   Type  |
        +----------------------+-------------------+---------+---------+----------+-----------+--------+---------+---------+
        |img_hist_equaliz1_U0  |img_hist_equaliz1  |   614445|  4147245| 3.840 ms | 25.920 ms |  614445|  4147245|   none  |
        |rgb2yuv_U0            |rgb2yuv            |   307211|  2073611| 1.920 ms | 12.960 ms |  307211|  2073611|   none  |
        |yuv2rgb_U0            |yuv2rgb            |   307209|  2073609| 1.920 ms | 12.960 ms |  307209|  2073609|   none  |
        +----------------------+-------------------+---------+---------+----------+-----------+--------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     34|    -|
|FIFO             |        0|      -|      50|    232|    -|
|Instance         |        0|     11|    4010|   3924|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     36|    -|
|Register         |        -|      -|       6|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     11|    4066|   4226|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      5|       3|      7|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-------------------+---------+-------+------+------+-----+
    |       Instance       |       Module      | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +----------------------+-------------------+---------+-------+------+------+-----+
    |img_hist_equaliz1_U0  |img_hist_equaliz1  |        0|      1|  2973|  2442|    0|
    |rgb2yuv_U0            |rgb2yuv            |        0|      6|   540|   743|    0|
    |yuv2rgb_U0            |yuv2rgb            |        0|      4|   497|   739|    0|
    +----------------------+-------------------+---------+-------+------+------+-----+
    |Total                 |                   |        0|     11|  4010|  3924|    0|
    +----------------------+-------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------+---------+---+----+-----+------+-----+---------+
    |     Name    | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +-------------+---------+---+----+-----+------+-----+---------+
    |height_c9_U  |        0|  5|   0|    -|     2|   16|       32|
    |height_c_U   |        0|  5|   0|    -|     2|   16|       32|
    |width_c8_U   |        0|  5|   0|    -|     2|   16|       32|
    |width_c_U    |        0|  5|   0|    -|     2|   16|       32|
    |yeq_B_U      |        0|  5|   0|    -|     2|    8|       16|
    |yeq_G_U      |        0|  5|   0|    -|     2|    8|       16|
    |yeq_R_U      |        0|  5|   0|    -|     2|    8|       16|
    |yuv_B_U      |        0|  5|   0|    -|     2|    8|       16|
    |yuv_G_U      |        0|  5|   0|    -|     2|    8|       16|
    |yuv_R_U      |        0|  5|   0|    -|     2|    8|       16|
    +-------------+---------+---+----+-----+------+-----+---------+
    |Total        |        0| 50|   0|    0|    20|  112|      224|
    +-------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |img_hist_equaliz1_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |rgb2yuv_U0_ap_ready_count              |     +    |      0|  0|  10|           2|           1|
    |ap_idle                                |    and   |      0|  0|   2|           1|           1|
    |ap_sync_done                           |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                          |    and   |      0|  0|   2|           1|           1|
    |img_hist_equaliz1_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |rgb2yuv_U0_ap_start                    |    and   |      0|  0|   2|           1|           1|
    |ap_sync_img_hist_equaliz1_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_rgb2yuv_U0_ap_ready            |    or    |      0|  0|   2|           1|           1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |      0|  0|  34|          11|           9|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_img_hist_equaliz1_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_rgb2yuv_U0_ap_ready            |   9|          2|    1|          2|
    |img_hist_equaliz1_U0_ap_ready_count        |   9|          2|    2|          4|
    |rgb2yuv_U0_ap_ready_count                  |   9|          2|    2|          4|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      |  36|          8|    6|         12|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+---+----+-----+-----------+
    |                    Name                   | FF| LUT| Bits| Const Bits|
    +-------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_img_hist_equaliz1_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_rgb2yuv_U0_ap_ready            |  1|   0|    1|          0|
    |img_hist_equaliz1_U0_ap_ready_count        |  2|   0|    2|          0|
    |rgb2yuv_U0_ap_ready_count                  |  2|   0|    2|          0|
    +-------------------------------------------+---+----+-----+-----------+
    |Total                                      |  6|   0|    6|          0|
    +-------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+--------------------+-----+-----+------------+-----------------------+--------------+
|width               |  in |   16|   ap_none  |         width         |    scalar    |
|height              |  in |   16|   ap_none  |         height        |    scalar    |
|cdf_address0        | out |    8|  ap_memory |          cdf          |     array    |
|cdf_ce0             | out |    1|  ap_memory |          cdf          |     array    |
|cdf_d0              | out |   32|  ap_memory |          cdf          |     array    |
|cdf_q0              |  in |   32|  ap_memory |          cdf          |     array    |
|cdf_we0             | out |    1|  ap_memory |          cdf          |     array    |
|cdf_address1        | out |    8|  ap_memory |          cdf          |     array    |
|cdf_ce1             | out |    1|  ap_memory |          cdf          |     array    |
|cdf_d1              | out |   32|  ap_memory |          cdf          |     array    |
|cdf_q1              |  in |   32|  ap_memory |          cdf          |     array    |
|cdf_we1             | out |    1|  ap_memory |          cdf          |     array    |
|hist_address0       | out |    8|  ap_memory |          hist         |     array    |
|hist_ce0            | out |    1|  ap_memory |          hist         |     array    |
|hist_d0             | out |   32|  ap_memory |          hist         |     array    |
|hist_q0             |  in |   32|  ap_memory |          hist         |     array    |
|hist_we0            | out |    1|  ap_memory |          hist         |     array    |
|hist_address1       | out |    8|  ap_memory |          hist         |     array    |
|hist_ce1            | out |    1|  ap_memory |          hist         |     array    |
|hist_d1             | out |   32|  ap_memory |          hist         |     array    |
|hist_q1             |  in |   32|  ap_memory |          hist         |     array    |
|hist_we1            | out |    1|  ap_memory |          hist         |     array    |
|inp_img_R_address0  | out |   21|  ap_memory |       inp_img_R       |     array    |
|inp_img_R_ce0       | out |    1|  ap_memory |       inp_img_R       |     array    |
|inp_img_R_d0        | out |    8|  ap_memory |       inp_img_R       |     array    |
|inp_img_R_q0        |  in |    8|  ap_memory |       inp_img_R       |     array    |
|inp_img_R_we0       | out |    1|  ap_memory |       inp_img_R       |     array    |
|inp_img_R_address1  | out |   21|  ap_memory |       inp_img_R       |     array    |
|inp_img_R_ce1       | out |    1|  ap_memory |       inp_img_R       |     array    |
|inp_img_R_d1        | out |    8|  ap_memory |       inp_img_R       |     array    |
|inp_img_R_q1        |  in |    8|  ap_memory |       inp_img_R       |     array    |
|inp_img_R_we1       | out |    1|  ap_memory |       inp_img_R       |     array    |
|inp_img_G_address0  | out |   21|  ap_memory |       inp_img_G       |     array    |
|inp_img_G_ce0       | out |    1|  ap_memory |       inp_img_G       |     array    |
|inp_img_G_d0        | out |    8|  ap_memory |       inp_img_G       |     array    |
|inp_img_G_q0        |  in |    8|  ap_memory |       inp_img_G       |     array    |
|inp_img_G_we0       | out |    1|  ap_memory |       inp_img_G       |     array    |
|inp_img_G_address1  | out |   21|  ap_memory |       inp_img_G       |     array    |
|inp_img_G_ce1       | out |    1|  ap_memory |       inp_img_G       |     array    |
|inp_img_G_d1        | out |    8|  ap_memory |       inp_img_G       |     array    |
|inp_img_G_q1        |  in |    8|  ap_memory |       inp_img_G       |     array    |
|inp_img_G_we1       | out |    1|  ap_memory |       inp_img_G       |     array    |
|inp_img_B_address0  | out |   21|  ap_memory |       inp_img_B       |     array    |
|inp_img_B_ce0       | out |    1|  ap_memory |       inp_img_B       |     array    |
|inp_img_B_d0        | out |    8|  ap_memory |       inp_img_B       |     array    |
|inp_img_B_q0        |  in |    8|  ap_memory |       inp_img_B       |     array    |
|inp_img_B_we0       | out |    1|  ap_memory |       inp_img_B       |     array    |
|inp_img_B_address1  | out |   21|  ap_memory |       inp_img_B       |     array    |
|inp_img_B_ce1       | out |    1|  ap_memory |       inp_img_B       |     array    |
|inp_img_B_d1        | out |    8|  ap_memory |       inp_img_B       |     array    |
|inp_img_B_q1        |  in |    8|  ap_memory |       inp_img_B       |     array    |
|inp_img_B_we1       | out |    1|  ap_memory |       inp_img_B       |     array    |
|out_img_R_address0  | out |   21|  ap_memory |       out_img_R       |     array    |
|out_img_R_ce0       | out |    1|  ap_memory |       out_img_R       |     array    |
|out_img_R_d0        | out |    8|  ap_memory |       out_img_R       |     array    |
|out_img_R_q0        |  in |    8|  ap_memory |       out_img_R       |     array    |
|out_img_R_we0       | out |    1|  ap_memory |       out_img_R       |     array    |
|out_img_R_address1  | out |   21|  ap_memory |       out_img_R       |     array    |
|out_img_R_ce1       | out |    1|  ap_memory |       out_img_R       |     array    |
|out_img_R_d1        | out |    8|  ap_memory |       out_img_R       |     array    |
|out_img_R_q1        |  in |    8|  ap_memory |       out_img_R       |     array    |
|out_img_R_we1       | out |    1|  ap_memory |       out_img_R       |     array    |
|out_img_G_address0  | out |   21|  ap_memory |       out_img_G       |     array    |
|out_img_G_ce0       | out |    1|  ap_memory |       out_img_G       |     array    |
|out_img_G_d0        | out |    8|  ap_memory |       out_img_G       |     array    |
|out_img_G_q0        |  in |    8|  ap_memory |       out_img_G       |     array    |
|out_img_G_we0       | out |    1|  ap_memory |       out_img_G       |     array    |
|out_img_G_address1  | out |   21|  ap_memory |       out_img_G       |     array    |
|out_img_G_ce1       | out |    1|  ap_memory |       out_img_G       |     array    |
|out_img_G_d1        | out |    8|  ap_memory |       out_img_G       |     array    |
|out_img_G_q1        |  in |    8|  ap_memory |       out_img_G       |     array    |
|out_img_G_we1       | out |    1|  ap_memory |       out_img_G       |     array    |
|out_img_B_address0  | out |   21|  ap_memory |       out_img_B       |     array    |
|out_img_B_ce0       | out |    1|  ap_memory |       out_img_B       |     array    |
|out_img_B_d0        | out |    8|  ap_memory |       out_img_B       |     array    |
|out_img_B_q0        |  in |    8|  ap_memory |       out_img_B       |     array    |
|out_img_B_we0       | out |    1|  ap_memory |       out_img_B       |     array    |
|out_img_B_address1  | out |   21|  ap_memory |       out_img_B       |     array    |
|out_img_B_ce1       | out |    1|  ap_memory |       out_img_B       |     array    |
|out_img_B_d1        | out |    8|  ap_memory |       out_img_B       |     array    |
|out_img_B_q1        |  in |    8|  ap_memory |       out_img_B       |     array    |
|out_img_B_we1       | out |    1|  ap_memory |       out_img_B       |     array    |
|ap_clk              |  in |    1| ap_ctrl_hs | top_img_hist_equaliz1 | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | top_img_hist_equaliz1 | return value |
|ap_start            |  in |    1| ap_ctrl_hs | top_img_hist_equaliz1 | return value |
|ap_done             | out |    1| ap_ctrl_hs | top_img_hist_equaliz1 | return value |
|ap_ready            | out |    1| ap_ctrl_hs | top_img_hist_equaliz1 | return value |
|ap_idle             | out |    1| ap_ctrl_hs | top_img_hist_equaliz1 | return value |
+--------------------+-----+-----+------------+-----------------------+--------------+

