[2025-09-17 17:35:36] START suite=cs trace=cloud9_phase0_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase0_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2348694 heartbeat IPC: 4.258 cumulative IPC: 4.258 (Simulation time: 00 hr 00 min 35 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 4445661 heartbeat IPC: 4.769 cumulative IPC: 4.499 (Simulation time: 00 hr 01 min 06 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 4445661 cumulative IPC: 4.499 (Simulation time: 00 hr 01 min 06 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 4445661 cumulative IPC: 4.499 (Simulation time: 00 hr 01 min 06 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 15340011 heartbeat IPC: 0.9179 cumulative IPC: 0.9179 (Simulation time: 00 hr 02 min 17 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 26943168 heartbeat IPC: 0.8618 cumulative IPC: 0.889 (Simulation time: 00 hr 03 min 25 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 37947784 heartbeat IPC: 0.9087 cumulative IPC: 0.8955 (Simulation time: 00 hr 04 min 34 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 49376760 heartbeat IPC: 0.875 cumulative IPC: 0.8903 (Simulation time: 00 hr 05 min 42 sec)
Heartbeat CPU 0 instructions: 70000008 cycles: 61214796 heartbeat IPC: 0.8447 cumulative IPC: 0.8808 (Simulation time: 00 hr 06 min 54 sec)
Heartbeat CPU 0 instructions: 80000008 cycles: 72445886 heartbeat IPC: 0.8904 cumulative IPC: 0.8824 (Simulation time: 00 hr 08 min 09 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 83866831 heartbeat IPC: 0.8756 cumulative IPC: 0.8814 (Simulation time: 00 hr 09 min 18 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase0_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000012 cycles: 95776089 heartbeat IPC: 0.8397 cumulative IPC: 0.8759 (Simulation time: 00 hr 10 min 22 sec)
Heartbeat CPU 0 instructions: 110000014 cycles: 107324013 heartbeat IPC: 0.866 cumulative IPC: 0.8748 (Simulation time: 00 hr 11 min 29 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 113928459 cumulative IPC: 0.8777 (Simulation time: 00 hr 12 min 29 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 113928459 cumulative IPC: 0.8777 (Simulation time: 00 hr 12 min 29 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase0_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8777 instructions: 100000000 cycles: 113928459
CPU 0 Branch Prediction Accuracy: 99.8% MPKI: 0.0158 Average ROB Occupancy at Mispredict: 6.366e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01352
BRANCH_INDIRECT: 0.00185
BRANCH_CONDITIONAL: 0.00043
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 60627
LQ_STALL: 0
SQ_STALL: 125894


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 181.6923
REPLAY_LOAD: 88.588234
NON_REPLAY_LOAD: 11.708625

== Total ==
ADDR_TRANS: 2362
REPLAY_LOAD: 3012
NON_REPLAY_LOAD: 55253

== Counts ==
ADDR_TRANS: 13
REPLAY_LOAD: 34
NON_REPLAY_LOAD: 4719

cpu0->cpu0_STLB TOTAL        ACCESS:     321936 HIT:     319812 MISS:       2124 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     321936 HIT:     319812 MISS:       2124 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 289.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1605449 HIT:    1049756 MISS:     555693 MSHR_MERGE:       9310
cpu0->cpu0_L2C LOAD         ACCESS:     678054 HIT:     298605 MISS:     379449 MSHR_MERGE:          9
cpu0->cpu0_L2C RFO          ACCESS:      38056 HIT:       8325 MISS:      29731 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     412727 HIT:     270715 MISS:     142012 MSHR_MERGE:       9301
cpu0->cpu0_L2C WRITE        ACCESS:     472537 HIT:     472063 MISS:        474 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       4075 HIT:         48 MISS:       4027 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     335994 ISSUED:     335994 USEFUL:     114084 USELESS:       1844
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 72.3 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    7479041 HIT:    7466325 MISS:      12716 MSHR_MERGE:       4176
cpu0->cpu0_L1I LOAD         ACCESS:    7479041 HIT:    7466325 MISS:      12716 MSHR_MERGE:       4176
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 81.95 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   22714633 HIT:   21409555 MISS:    1305078 MSHR_MERGE:     516695
cpu0->cpu0_L1D LOAD         ACCESS:   14737771 HIT:   13725719 MISS:    1012052 MSHR_MERGE:     342536
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     483176 HIT:     396935 MISS:      86241 MSHR_MERGE:       9506
cpu0->cpu0_L1D WRITE        ACCESS:    7489211 HIT:    7286507 MISS:     202704 MSHR_MERGE:     164647
cpu0->cpu0_L1D TRANSLATION  ACCESS:       4475 HIT:        394 MISS:       4081 MSHR_MERGE:          6
cpu0->cpu0_L1D PREFETCH REQUESTED:     483176 ISSUED:     483176 USEFUL:      74185 USELESS:       2535
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 52.13 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6379784 HIT:    6372517 MISS:       7267 MSHR_MERGE:       3844
cpu0->cpu0_ITLB LOAD         ACCESS:    6379784 HIT:    6372517 MISS:       7267 MSHR_MERGE:       3844
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 15.26 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   21953238 HIT:   21601266 MISS:     351972 MSHR_MERGE:      33459
cpu0->cpu0_DTLB LOAD         ACCESS:   21953238 HIT:   21601266 MISS:     351972 MSHR_MERGE:      33459
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.806 cycles
cpu0->LLC TOTAL        ACCESS:     874757 HIT:     590947 MISS:     283810 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     379440 HIT:     213031 MISS:     166409 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      29731 HIT:      14910 MISS:      14821 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     132711 HIT:      34317 MISS:      98394 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     328848 HIT:     328544 MISS:        304 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       4027 HIT:        145 MISS:       3882 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 99.24 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2439
  ROW_BUFFER_MISS:     281041
  AVG DBUS CONGESTED CYCLE: 6.287
Channel 0 WQ ROW_BUFFER_HIT:      13957
  ROW_BUFFER_MISS:     126543
  FULL:          0
Channel 0 REFRESHES ISSUED:       9494

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        70030        56444        90627        43175
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3            4           32          650
  STLB miss resolved @ L2C                0            0            3            8           85
  STLB miss resolved @ LLC                0            1            4           48          114
  STLB miss resolved @ MEM                0           19            0          230         3369

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level               5478           54          547           24          345
---------------------------------------------------------------
  STLB miss resolved @ L1D               12            0            0            1           30
  STLB miss resolved @ L2C                0            0            0            1            4
  STLB miss resolved @ LLC                4            1            0            1           14
  STLB miss resolved @ MEM               37            5            0           10          181
[2025-09-17 17:48:06] END   suite=cs trace=cloud9_phase0_core1 (rc=0)
