// Seed: 4133254274
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  real id_3 = id_3;
  id_4(
      .id_0(!1 || id_1 || 1 || 1), .id_1(1), .id_2(1)
  );
  wire id_5;
  wire id_6;
  assign id_2 = id_5;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input wor  id_2,
    input wire id_3,
    input tri0 id_4,
    input wire id_5
);
  assign id_7 = 1'd0;
  module_0(
      id_7, id_7
  );
  genvar id_8;
endmodule
