Analysis & Synthesis Status : Successful - Mon Jun 10 19:32:45 2019
Quartus Prime Version : 18.1.0 Build 625 09/12/2018 SJ Lite Edition
Revision Name : FPGA-Servo
Top-level Entity Name : main
Family : MAX 10
Total logic elements : 310
    Total combinational functions : 308
    Dedicated logic registers : 95
Total registers : 95
Total pins : 48
Total virtual pins : 0
Total memory bits : 0
Embedded Multiplier 9-bit elements : 0
Total PLLs : 0
UFM blocks : 0
ADC blocks : 0
