

================================================================
== Vitis HLS Report for 'load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3'
================================================================
* Date:           Tue May 27 01:50:58 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        cnn.prj
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    13000|    13000|  52.000 us|  52.000 us|  13000|  13000|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_58_2_VITIS_LOOP_59_3  |    12998|    12998|         4|          1|          1|  12996|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      124|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       90|    -|
|Register             |        -|     -|      173|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      173|      214|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_8ns_6ns_6ns_14_4_1_U49  |mac_muladd_8ns_6ns_6ns_14_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln58_1_fu_210_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln58_fu_198_p2         |         +|   0|  0|  21|          14|           1|
    |add_ln59_1_fu_234_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln59_fu_327_p2         |         +|   0|  0|  15|           8|           3|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln58_fu_192_p2        |      icmp|   0|  0|  21|          14|          13|
    |icmp_ln59_fu_216_p2        |      icmp|   0|  0|  13|           6|           4|
    |select_ln58_1_fu_222_p3    |    select|   0|  0|   8|           1|           8|
    |select_ln58_fu_272_p3      |    select|   0|  0|   8|           1|           1|
    |select_ln59_fu_240_p3      |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 124|          61|          36|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i1_load              |   9|          2|    8|         16|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_indvar_load          |   9|          2|    6|         12|
    |i1_fu_94                              |   9|          2|    8|         16|
    |i2_fu_86                              |   9|          2|    8|         16|
    |indvar_flatten_fu_98                  |   9|          2|   14|         28|
    |indvar_fu_90                          |   9|          2|    6|         12|
    |kernel_input_blk_n_R                  |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  90|         20|   67|        134|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |i1_fu_94                          |   8|   0|    8|          0|
    |i2_fu_86                          |   8|   0|    8|          0|
    |icmp_ln59_reg_407                 |   1|   0|    1|          0|
    |icmp_ln59_reg_407_pp0_iter1_reg   |   1|   0|    1|          0|
    |indvar_flatten_fu_98              |  14|   0|   14|          0|
    |indvar_fu_90                      |   6|   0|    6|          0|
    |trunc_ln71_1_reg_427              |  32|   0|   32|          0|
    |trunc_ln71_2_reg_432              |  32|   0|   32|          0|
    |trunc_ln71_3_reg_437              |  32|   0|   32|          0|
    |trunc_ln71_reg_422                |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 173|   0|  173|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+-----------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3|  return value|
|m_axi_kernel_input_AWVALID   |  out|    1|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_AWREADY   |   in|    1|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_AWADDR    |  out|   64|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_AWID      |  out|    1|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_AWLEN     |  out|   32|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_AWSIZE    |  out|    3|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_AWBURST   |  out|    2|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_AWLOCK    |  out|    2|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_AWCACHE   |  out|    4|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_AWPROT    |  out|    3|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_AWQOS     |  out|    4|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_AWREGION  |  out|    4|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_AWUSER    |  out|    1|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_WVALID    |  out|    1|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_WREADY    |   in|    1|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_WDATA     |  out|  128|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_WSTRB     |  out|   16|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_WLAST     |  out|    1|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_WID       |  out|    1|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_WUSER     |  out|    1|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_ARVALID   |  out|    1|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_ARREADY   |   in|    1|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_ARADDR    |  out|   64|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_ARID      |  out|    1|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_ARLEN     |  out|   32|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_ARSIZE    |  out|    3|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_ARBURST   |  out|    2|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_ARLOCK    |  out|    2|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_ARCACHE   |  out|    4|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_ARPROT    |  out|    3|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_ARQOS     |  out|    4|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_ARREGION  |  out|    4|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_ARUSER    |  out|    1|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_RVALID    |   in|    1|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_RREADY    |  out|    1|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_RDATA     |   in|  128|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_RLAST     |   in|    1|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_RID       |   in|    1|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_RFIFONUM  |   in|    9|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_RUSER     |   in|    1|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_RRESP     |   in|    2|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_BVALID    |   in|    1|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_BREADY    |  out|    1|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_BRESP     |   in|    2|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_BID       |   in|    1|       m_axi|                                            kernel_input|       pointer|
|m_axi_kernel_input_BUSER     |   in|    1|       m_axi|                                            kernel_input|       pointer|
|sext_ln58                    |   in|   60|     ap_none|                                               sext_ln58|        scalar|
|input_0_address0             |  out|   14|   ap_memory|                                                 input_0|         array|
|input_0_ce0                  |  out|    1|   ap_memory|                                                 input_0|         array|
|input_0_we0                  |  out|    1|   ap_memory|                                                 input_0|         array|
|input_0_d0                   |  out|   32|   ap_memory|                                                 input_0|         array|
|input_1_address0             |  out|   14|   ap_memory|                                                 input_1|         array|
|input_1_ce0                  |  out|    1|   ap_memory|                                                 input_1|         array|
|input_1_we0                  |  out|    1|   ap_memory|                                                 input_1|         array|
|input_1_d0                   |  out|   32|   ap_memory|                                                 input_1|         array|
|input_2_address0             |  out|   14|   ap_memory|                                                 input_2|         array|
|input_2_ce0                  |  out|    1|   ap_memory|                                                 input_2|         array|
|input_2_we0                  |  out|    1|   ap_memory|                                                 input_2|         array|
|input_2_d0                   |  out|   32|   ap_memory|                                                 input_2|         array|
|input_3_address0             |  out|   14|   ap_memory|                                                 input_3|         array|
|input_3_ce0                  |  out|    1|   ap_memory|                                                 input_3|         array|
|input_3_we0                  |  out|    1|   ap_memory|                                                 input_3|         array|
|input_3_d0                   |  out|   32|   ap_memory|                                                 input_3|         array|
+-----------------------------+-----+-----+------------+--------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.39>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i2 = alloca i32 1" [cnn.cpp:59]   --->   Operation 7 'alloca' 'i2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar = alloca i32 1"   --->   Operation 8 'alloca' 'indvar' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1" [cnn.cpp:58]   --->   Operation 9 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln58_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %sext_ln58"   --->   Operation 11 'read' 'sext_ln58_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln58_cast = sext i60 %sext_ln58_read"   --->   Operation 12 'sext' 'sext_ln58_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %kernel_input, void @empty_16, i32 0, i32 0, void @empty_11, i32 64, i32 0, void @empty_17, void @empty_12, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln58 = store i8 0, i8 %i1" [cnn.cpp:58]   --->   Operation 15 'store' 'store_ln58' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %indvar"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln59 = store i8 0, i8 %i2" [cnn.cpp:59]   --->   Operation 17 'store' 'store_ln59' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i14 %indvar_flatten" [cnn.cpp:58]   --->   Operation 19 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.76ns)   --->   "%icmp_ln58 = icmp_eq  i14 %indvar_flatten_load, i14 12996" [cnn.cpp:58]   --->   Operation 20 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.76ns)   --->   "%add_ln58 = add i14 %indvar_flatten_load, i14 1" [cnn.cpp:58]   --->   Operation 21 'add' 'add_ln58' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %for.inc45, void %for.end50.exitStub" [cnn.cpp:58]   --->   Operation 22 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_load = load i6 %indvar" [cnn.cpp:59]   --->   Operation 23 'load' 'indvar_load' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i1_load = load i8 %i1" [cnn.cpp:58]   --->   Operation 24 'load' 'i1_load' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.70ns)   --->   "%add_ln58_1 = add i8 %i1_load, i8 1" [cnn.cpp:58]   --->   Operation 25 'add' 'add_ln58_1' <Predicate = (!icmp_ln58)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.70ns)   --->   "%icmp_ln59 = icmp_eq  i6 %indvar_load, i6 57" [cnn.cpp:59]   --->   Operation 26 'icmp' 'icmp_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.30ns)   --->   "%select_ln58_1 = select i1 %icmp_ln59, i8 %add_ln58_1, i8 %i1_load" [cnn.cpp:58]   --->   Operation 27 'select' 'select_ln58_1' <Predicate = (!icmp_ln58)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i8 %select_ln58_1" [cnn.cpp:77]   --->   Operation 28 'zext' 'zext_ln77' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 29 [3/3] (0.99ns) (grouped into DSP with root node add_ln77)   --->   "%mul_ln77 = mul i14 %zext_ln77, i14 57" [cnn.cpp:77]   --->   Operation 29 'mul' 'mul_ln77' <Predicate = (!icmp_ln58)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 30 [1/1] (0.70ns)   --->   "%add_ln59_1 = add i6 %indvar_load, i6 1" [cnn.cpp:59]   --->   Operation 30 'add' 'add_ln59_1' <Predicate = (!icmp_ln58)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.29ns)   --->   "%select_ln59 = select i1 %icmp_ln59, i6 1, i6 %add_ln59_1" [cnn.cpp:59]   --->   Operation 31 'select' 'select_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln58 = store i14 %add_ln58, i14 %indvar_flatten" [cnn.cpp:58]   --->   Operation 32 'store' 'store_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln58 = store i8 %select_ln58_1, i8 %i1" [cnn.cpp:58]   --->   Operation 33 'store' 'store_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln59 = store i6 %select_ln59, i6 %indvar" [cnn.cpp:59]   --->   Operation 34 'store' 'store_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 35 [2/3] (0.99ns) (grouped into DSP with root node add_ln77)   --->   "%mul_ln77 = mul i14 %zext_ln77, i14 57" [cnn.cpp:77]   --->   Operation 35 'mul' 'mul_ln77' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%i2_load = load i8 %i2" [cnn.cpp:58]   --->   Operation 36 'load' 'i2_load' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%kernel_input_addr = getelementptr i128 %kernel_input, i64 %sext_ln58_cast" [cnn.cpp:58]   --->   Operation 37 'getelementptr' 'kernel_input_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.30ns)   --->   "%select_ln58 = select i1 %icmp_ln59, i8 0, i8 %i2_load" [cnn.cpp:58]   --->   Operation 38 'select' 'select_ln58' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/3] (0.00ns) (grouped into DSP with root node add_ln77)   --->   "%mul_ln77 = mul i14 %zext_ln77, i14 57" [cnn.cpp:77]   --->   Operation 39 'mul' 'mul_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %select_ln58, i32 2, i32 7" [cnn.cpp:59]   --->   Operation 40 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln77_1 = zext i6 %lshr_ln" [cnn.cpp:77]   --->   Operation 41 'zext' 'zext_ln77_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln77 = add i14 %mul_ln77, i14 %zext_ln77_1" [cnn.cpp:77]   --->   Operation 42 'add' 'add_ln77' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 43 [1/1] (2.92ns)   --->   "%kernel_input_addr_read = read i128 @_ssdm_op_Read.m_axi.p1i128, i64 %kernel_input_addr" [cnn.cpp:71]   --->   Operation 43 'read' 'kernel_input_addr_read' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln71 = trunc i128 %kernel_input_addr_read" [cnn.cpp:71]   --->   Operation 44 'trunc' 'trunc_ln71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln71_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %kernel_input_addr_read, i32 32, i32 63" [cnn.cpp:71]   --->   Operation 45 'partselect' 'trunc_ln71_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln71_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %kernel_input_addr_read, i32 64, i32 95" [cnn.cpp:71]   --->   Operation 46 'partselect' 'trunc_ln71_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln71_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %kernel_input_addr_read, i32 96, i32 127" [cnn.cpp:71]   --->   Operation 47 'partselect' 'trunc_ln71_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.70ns)   --->   "%add_ln59 = add i8 %select_ln58, i8 4" [cnn.cpp:59]   --->   Operation 48 'add' 'add_ln59' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.38ns)   --->   "%store_ln59 = store i8 %add_ln59, i8 %i2" [cnn.cpp:59]   --->   Operation 49 'store' 'store_ln59' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 68 'ret' 'ret_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.89>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_58_2_VITIS_LOOP_59_3_str"   --->   Operation 50 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12996, i64 12996, i64 12996"   --->   Operation 51 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln65 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_11" [cnn.cpp:65]   --->   Operation 52 'specpipeline' 'specpipeline_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln77 = add i14 %mul_ln77, i14 %zext_ln77_1" [cnn.cpp:77]   --->   Operation 53 'add' 'add_ln77' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln77_2 = zext i14 %add_ln77" [cnn.cpp:77]   --->   Operation 54 'zext' 'zext_ln77_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr i32 %input_0, i64 0, i64 %zext_ln77_2" [cnn.cpp:77]   --->   Operation 55 'getelementptr' 'input_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%input_1_addr = getelementptr i32 %input_1, i64 0, i64 %zext_ln77_2" [cnn.cpp:78]   --->   Operation 56 'getelementptr' 'input_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%input_2_addr = getelementptr i32 %input_2, i64 0, i64 %zext_ln77_2" [cnn.cpp:79]   --->   Operation 57 'getelementptr' 'input_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%input_3_addr = getelementptr i32 %input_3, i64 0, i64 %zext_ln77_2" [cnn.cpp:80]   --->   Operation 58 'getelementptr' 'input_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%bitcast_ln71 = bitcast i32 %trunc_ln71" [cnn.cpp:71]   --->   Operation 59 'bitcast' 'bitcast_ln71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%bitcast_ln71_1 = bitcast i32 %trunc_ln71_1" [cnn.cpp:71]   --->   Operation 60 'bitcast' 'bitcast_ln71_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%bitcast_ln71_2 = bitcast i32 %trunc_ln71_2" [cnn.cpp:71]   --->   Operation 61 'bitcast' 'bitcast_ln71_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%bitcast_ln71_3 = bitcast i32 %trunc_ln71_3" [cnn.cpp:71]   --->   Operation 62 'bitcast' 'bitcast_ln71_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.24ns)   --->   "%store_ln77 = store i32 %bitcast_ln71, i14 %input_0_addr" [cnn.cpp:77]   --->   Operation 63 'store' 'store_ln77' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 64 [1/1] (1.24ns)   --->   "%store_ln78 = store i32 %bitcast_ln71_1, i14 %input_1_addr" [cnn.cpp:78]   --->   Operation 64 'store' 'store_ln78' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 65 [1/1] (1.24ns)   --->   "%store_ln79 = store i32 %bitcast_ln71_2, i14 %input_2_addr" [cnn.cpp:79]   --->   Operation 65 'store' 'store_ln79' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 66 [1/1] (1.24ns)   --->   "%store_ln80 = store i32 %bitcast_ln71_3, i14 %input_3_addr" [cnn.cpp:80]   --->   Operation 66 'store' 'store_ln80' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 12996> <RAM>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln59 = br void %for.inc" [cnn.cpp:59]   --->   Operation 67 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ kernel_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln58]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ input_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ input_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ input_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i2                     (alloca           ) [ 01110]
indvar                 (alloca           ) [ 01000]
i1                     (alloca           ) [ 01000]
indvar_flatten         (alloca           ) [ 01000]
sext_ln58_read         (read             ) [ 00000]
sext_ln58_cast         (sext             ) [ 01110]
specinterface_ln0      (specinterface    ) [ 00000]
store_ln0              (store            ) [ 00000]
store_ln58             (store            ) [ 00000]
store_ln0              (store            ) [ 00000]
store_ln59             (store            ) [ 00000]
br_ln0                 (br               ) [ 00000]
indvar_flatten_load    (load             ) [ 00000]
icmp_ln58              (icmp             ) [ 01110]
add_ln58               (add              ) [ 00000]
br_ln58                (br               ) [ 00000]
indvar_load            (load             ) [ 00000]
i1_load                (load             ) [ 00000]
add_ln58_1             (add              ) [ 00000]
icmp_ln59              (icmp             ) [ 01110]
select_ln58_1          (select           ) [ 00000]
zext_ln77              (zext             ) [ 01110]
add_ln59_1             (add              ) [ 00000]
select_ln59            (select           ) [ 00000]
store_ln58             (store            ) [ 00000]
store_ln58             (store            ) [ 00000]
store_ln59             (store            ) [ 00000]
i2_load                (load             ) [ 00000]
kernel_input_addr      (getelementptr    ) [ 00000]
select_ln58            (select           ) [ 00000]
mul_ln77               (mul              ) [ 01001]
lshr_ln                (partselect       ) [ 00000]
zext_ln77_1            (zext             ) [ 01001]
kernel_input_addr_read (read             ) [ 00000]
trunc_ln71             (trunc            ) [ 01001]
trunc_ln71_1           (partselect       ) [ 01001]
trunc_ln71_2           (partselect       ) [ 01001]
trunc_ln71_3           (partselect       ) [ 01001]
add_ln59               (add              ) [ 00000]
store_ln59             (store            ) [ 00000]
specloopname_ln0       (specloopname     ) [ 00000]
speclooptripcount_ln0  (speclooptripcount) [ 00000]
specpipeline_ln65      (specpipeline     ) [ 00000]
add_ln77               (add              ) [ 00000]
zext_ln77_2            (zext             ) [ 00000]
input_0_addr           (getelementptr    ) [ 00000]
input_1_addr           (getelementptr    ) [ 00000]
input_2_addr           (getelementptr    ) [ 00000]
input_3_addr           (getelementptr    ) [ 00000]
bitcast_ln71           (bitcast          ) [ 00000]
bitcast_ln71_1         (bitcast          ) [ 00000]
bitcast_ln71_2         (bitcast          ) [ 00000]
bitcast_ln71_3         (bitcast          ) [ 00000]
store_ln77             (store            ) [ 00000]
store_ln78             (store            ) [ 00000]
store_ln79             (store            ) [ 00000]
store_ln80             (store            ) [ 00000]
br_ln59                (br               ) [ 00000]
ret_ln0                (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="kernel_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_input"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln58">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln58"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_3"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i60"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_58_2_VITIS_LOOP_59_3_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="i2_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i2/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="indvar_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="i1_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="indvar_flatten_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sext_ln58_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="60" slack="0"/>
<pin id="104" dir="0" index="1" bw="60" slack="0"/>
<pin id="105" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln58_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="kernel_input_addr_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="128" slack="0"/>
<pin id="110" dir="0" index="1" bw="128" slack="0"/>
<pin id="111" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_input_addr_read/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="input_0_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="14" slack="0"/>
<pin id="117" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr/4 "/>
</bind>
</comp>

<comp id="120" class="1004" name="input_1_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="14" slack="0"/>
<pin id="124" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_addr/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="input_2_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="14" slack="0"/>
<pin id="131" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_2_addr/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="input_3_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="14" slack="0"/>
<pin id="138" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_3_addr/4 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln77_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="14" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln78_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="14" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/4 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln79_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="14" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/4 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln80_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="14" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="sext_ln58_cast_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="60" slack="0"/>
<pin id="167" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58_cast/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln0_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="14" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln58_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="0"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln0_store_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="6" slack="0"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln59_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="0"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="indvar_flatten_load_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="14" slack="0"/>
<pin id="191" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln58_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="14" slack="0"/>
<pin id="194" dir="0" index="1" bw="14" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="add_ln58_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="14" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="indvar_load_load_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="6" slack="0"/>
<pin id="206" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_load/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="i1_load_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i1_load/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="add_ln58_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_1/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_ln59_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="6" slack="0"/>
<pin id="218" dir="0" index="1" bw="6" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="select_ln58_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="0"/>
<pin id="225" dir="0" index="2" bw="8" slack="0"/>
<pin id="226" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln58_1/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="zext_ln77_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="add_ln59_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="6" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_1/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="select_ln59_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="6" slack="0"/>
<pin id="243" dir="0" index="2" bw="6" slack="0"/>
<pin id="244" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln58_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="14" slack="0"/>
<pin id="250" dir="0" index="1" bw="14" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln58_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="0" index="1" bw="8" slack="0"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln59_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="6" slack="0"/>
<pin id="260" dir="0" index="1" bw="6" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="i2_load_load_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="2"/>
<pin id="265" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i2_load/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="kernel_input_addr_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="0"/>
<pin id="268" dir="0" index="1" bw="64" slack="2"/>
<pin id="269" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_input_addr/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="select_ln58_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="2"/>
<pin id="274" dir="0" index="1" bw="8" slack="0"/>
<pin id="275" dir="0" index="2" bw="8" slack="0"/>
<pin id="276" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln58/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="lshr_ln_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="6" slack="0"/>
<pin id="281" dir="0" index="1" bw="8" slack="0"/>
<pin id="282" dir="0" index="2" bw="3" slack="0"/>
<pin id="283" dir="0" index="3" bw="4" slack="0"/>
<pin id="284" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln77_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="6" slack="0"/>
<pin id="291" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_1/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="trunc_ln71_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="128" slack="0"/>
<pin id="295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln71/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="trunc_ln71_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="128" slack="0"/>
<pin id="300" dir="0" index="2" bw="7" slack="0"/>
<pin id="301" dir="0" index="3" bw="7" slack="0"/>
<pin id="302" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln71_1/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="trunc_ln71_2_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="128" slack="0"/>
<pin id="310" dir="0" index="2" bw="8" slack="0"/>
<pin id="311" dir="0" index="3" bw="8" slack="0"/>
<pin id="312" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln71_2/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="trunc_ln71_3_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="128" slack="0"/>
<pin id="320" dir="0" index="2" bw="8" slack="0"/>
<pin id="321" dir="0" index="3" bw="8" slack="0"/>
<pin id="322" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln71_3/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="add_ln59_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="0" index="1" bw="4" slack="0"/>
<pin id="330" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="store_ln59_store_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="0" index="1" bw="8" slack="2"/>
<pin id="336" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="zext_ln77_2_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="14" slack="0"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_2/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="bitcast_ln71_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="1"/>
<pin id="347" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln71/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="bitcast_ln71_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="1"/>
<pin id="351" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln71_1/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="bitcast_ln71_2_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="1"/>
<pin id="355" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln71_2/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="bitcast_ln71_3_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="1"/>
<pin id="359" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln71_3/4 "/>
</bind>
</comp>

<comp id="361" class="1007" name="grp_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="0"/>
<pin id="363" dir="0" index="1" bw="6" slack="0"/>
<pin id="364" dir="0" index="2" bw="6" slack="0"/>
<pin id="365" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln77/1 add_ln77/3 "/>
</bind>
</comp>

<comp id="370" class="1005" name="i2_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="0"/>
<pin id="372" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i2 "/>
</bind>
</comp>

<comp id="377" class="1005" name="indvar_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="6" slack="0"/>
<pin id="379" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar "/>
</bind>
</comp>

<comp id="384" class="1005" name="i1_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="0"/>
<pin id="386" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i1 "/>
</bind>
</comp>

<comp id="391" class="1005" name="indvar_flatten_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="14" slack="0"/>
<pin id="393" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="398" class="1005" name="sext_ln58_cast_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="64" slack="2"/>
<pin id="400" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln58_cast "/>
</bind>
</comp>

<comp id="403" class="1005" name="icmp_ln58_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="2"/>
<pin id="405" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln58 "/>
</bind>
</comp>

<comp id="407" class="1005" name="icmp_ln59_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="2"/>
<pin id="409" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln59 "/>
</bind>
</comp>

<comp id="412" class="1005" name="zext_ln77_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="14" slack="1"/>
<pin id="414" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln77 "/>
</bind>
</comp>

<comp id="417" class="1005" name="zext_ln77_1_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="14" slack="1"/>
<pin id="419" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln77_1 "/>
</bind>
</comp>

<comp id="422" class="1005" name="trunc_ln71_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="1"/>
<pin id="424" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln71 "/>
</bind>
</comp>

<comp id="427" class="1005" name="trunc_ln71_1_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="1"/>
<pin id="429" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln71_1 "/>
</bind>
</comp>

<comp id="432" class="1005" name="trunc_ln71_2_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="1"/>
<pin id="434" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln71_2 "/>
</bind>
</comp>

<comp id="437" class="1005" name="trunc_ln71_3_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="1"/>
<pin id="439" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln71_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="14" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="58" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="4" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="84" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="84" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="84" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="84" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="113" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="152"><net_src comp="120" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="158"><net_src comp="127" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="134" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="102" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="173"><net_src comp="34" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="36" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="38" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="36" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="196"><net_src comp="189" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="40" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="189" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="42" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="214"><net_src comp="207" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="44" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="204" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="46" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="210" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="207" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="233"><net_src comp="222" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="204" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="50" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="216" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="50" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="234" pin="2"/><net_sink comp="240" pin=2"/></net>

<net id="252"><net_src comp="198" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="222" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="240" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="270"><net_src comp="0" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="266" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="277"><net_src comp="36" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="278"><net_src comp="263" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="285"><net_src comp="52" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="272" pin="3"/><net_sink comp="279" pin=1"/></net>

<net id="287"><net_src comp="54" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="288"><net_src comp="56" pin="0"/><net_sink comp="279" pin=3"/></net>

<net id="292"><net_src comp="279" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="108" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="60" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="108" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="305"><net_src comp="62" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="306"><net_src comp="64" pin="0"/><net_sink comp="297" pin=3"/></net>

<net id="313"><net_src comp="60" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="108" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="315"><net_src comp="24" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="316"><net_src comp="66" pin="0"/><net_sink comp="307" pin=3"/></net>

<net id="323"><net_src comp="60" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="108" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="325"><net_src comp="68" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="326"><net_src comp="70" pin="0"/><net_sink comp="317" pin=3"/></net>

<net id="331"><net_src comp="272" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="72" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="327" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="338" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="343"><net_src comp="338" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="344"><net_src comp="338" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="348"><net_src comp="345" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="352"><net_src comp="349" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="356"><net_src comp="353" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="360"><net_src comp="357" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="366"><net_src comp="230" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="48" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="289" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="369"><net_src comp="361" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="373"><net_src comp="86" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="375"><net_src comp="370" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="376"><net_src comp="370" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="380"><net_src comp="90" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="382"><net_src comp="377" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="383"><net_src comp="377" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="387"><net_src comp="94" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="389"><net_src comp="384" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="390"><net_src comp="384" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="394"><net_src comp="98" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="396"><net_src comp="391" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="397"><net_src comp="391" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="401"><net_src comp="165" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="406"><net_src comp="192" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="216" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="415"><net_src comp="230" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="420"><net_src comp="289" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="425"><net_src comp="293" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="430"><net_src comp="297" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="435"><net_src comp="307" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="440"><net_src comp="317" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="357" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: kernel_input | {}
	Port: input_0 | {4 }
	Port: input_1 | {4 }
	Port: input_2 | {4 }
	Port: input_3 | {4 }
 - Input state : 
	Port: load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 : kernel_input | {3 }
	Port: load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 : sext_ln58 | {1 }
	Port: load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 : input_0 | {}
	Port: load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 : input_1 | {}
	Port: load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 : input_2 | {}
	Port: load_input_S0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_59_3 : input_3 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln58 : 1
		store_ln0 : 1
		store_ln59 : 1
		indvar_flatten_load : 1
		icmp_ln58 : 2
		add_ln58 : 2
		br_ln58 : 3
		indvar_load : 1
		i1_load : 1
		add_ln58_1 : 2
		icmp_ln59 : 2
		select_ln58_1 : 3
		zext_ln77 : 4
		mul_ln77 : 5
		add_ln59_1 : 2
		select_ln59 : 3
		store_ln58 : 3
		store_ln58 : 4
		store_ln59 : 4
	State 2
	State 3
		select_ln58 : 1
		lshr_ln : 2
		zext_ln77_1 : 3
		add_ln77 : 4
		kernel_input_addr_read : 1
		trunc_ln71 : 1
		trunc_ln71_1 : 1
		trunc_ln71_2 : 1
		trunc_ln71_3 : 1
		add_ln59 : 2
		store_ln59 : 3
	State 4
		zext_ln77_2 : 1
		input_0_addr : 2
		input_1_addr : 2
		input_2_addr : 2
		input_3_addr : 2
		store_ln77 : 3
		store_ln78 : 3
		store_ln79 : 3
		store_ln80 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|          |           add_ln58_fu_198          |    0    |    0    |    21   |
|    add   |          add_ln58_1_fu_210         |    0    |    0    |    15   |
|          |          add_ln59_1_fu_234         |    0    |    0    |    13   |
|          |           add_ln59_fu_327          |    0    |    0    |    15   |
|----------|------------------------------------|---------|---------|---------|
|   icmp   |          icmp_ln58_fu_192          |    0    |    0    |    21   |
|          |          icmp_ln59_fu_216          |    0    |    0    |    13   |
|----------|------------------------------------|---------|---------|---------|
|          |        select_ln58_1_fu_222        |    0    |    0    |    8    |
|  select  |         select_ln59_fu_240         |    0    |    0    |    6    |
|          |         select_ln58_fu_272         |    0    |    0    |    8    |
|----------|------------------------------------|---------|---------|---------|
|  muladd  |             grp_fu_361             |    1    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   read   |     sext_ln58_read_read_fu_102     |    0    |    0    |    0    |
|          | kernel_input_addr_read_read_fu_108 |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   sext   |        sext_ln58_cast_fu_165       |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |          zext_ln77_fu_230          |    0    |    0    |    0    |
|   zext   |         zext_ln77_1_fu_289         |    0    |    0    |    0    |
|          |         zext_ln77_2_fu_338         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |           lshr_ln_fu_279           |    0    |    0    |    0    |
|partselect|         trunc_ln71_1_fu_297        |    0    |    0    |    0    |
|          |         trunc_ln71_2_fu_307        |    0    |    0    |    0    |
|          |         trunc_ln71_3_fu_317        |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   trunc  |          trunc_ln71_fu_293         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    1    |    0    |   120   |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      i1_reg_384      |    8   |
|      i2_reg_370      |    8   |
|   icmp_ln58_reg_403  |    1   |
|   icmp_ln59_reg_407  |    1   |
|indvar_flatten_reg_391|   14   |
|    indvar_reg_377    |    6   |
|sext_ln58_cast_reg_398|   64   |
| trunc_ln71_1_reg_427 |   32   |
| trunc_ln71_2_reg_432 |   32   |
| trunc_ln71_3_reg_437 |   32   |
|  trunc_ln71_reg_422  |   32   |
|  zext_ln77_1_reg_417 |   14   |
|   zext_ln77_reg_412  |   14   |
+----------------------+--------+
|         Total        |   258  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_361 |  p0  |   2  |   8  |   16   ||    9    |
| grp_fu_361 |  p1  |   2  |   6  |   12   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   28   ||  0.774  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   120  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   258  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   258  |   138  |
+-----------+--------+--------+--------+--------+
