// Seed: 3830934766
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    input tri0 id_2,
    input uwire id_3,
    input tri1 id_4,
    output wire id_5,
    input tri id_6,
    input tri0 id_7,
    output supply1 id_8
);
  assign id_5 = 1;
  id_10(
      .id_0(1 ** 1), .id_1(id_8)
  );
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    output supply1 id_3,
    input tri1 id_4,
    input tri1 id_5,
    input tri1 id_6,
    output wor id_7,
    output tri0 id_8
);
  tri  id_10;
  tri1 id_11;
  module_0(
      id_11, id_6, id_1, id_6, id_6, id_11, id_5, id_5, id_8
  );
  supply1 id_12;
  assign id_11 = ~id_10 ? id_2 : id_12;
endmodule
