vhdl xil_defaultlib  \
"../../../../../src/cpu_zqy/xilinx_ip/div_gen_0/sim/div_gen_0.vhd" \

nosort
