===================================
Configuration Memory information
===================================
File Format        MCS
Interface          SPIX4
Size               2M
Start Address      0x00000000
End Address        0x001FFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x000E27E7    Dec  3 19:33:10 2024    C:/Users/Xingyu_Brian_Zhou/Documents/BaiduSyncdisk/0A Curriculum/FPGA Lab/Project/FPGA_Breakout/main-eji.bit
