# compile vhdl design source files
vhdl xil_defaultlib  "../../../XOR_Gate.srcs/sources_1/new/XOR_GATE_DF.vhd"
vhdl xil_defaultlib  "../../../XOR_Gate.srcs/sim_1/new/XOR_GATE_TBW.vhd"

# Do not sort compile order
nosort
