// Seed: 4023852454
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  uwire id_8 = id_5, id_9, id_10, id_11, id_12, id_13;
  assign id_11 = 1;
endmodule
module module_1 (
    input tri1 id_0
);
  wor id_2;
  id_3(
      .id_0(id_2)
  ); module_0(
      id_2, id_2, id_2, id_2, id_2, id_2, id_2
  );
  assign id_2 = 1;
  assign id_2 = id_2;
endmodule
