

================================================================
== Vitis HLS Report for 'tiled_conv'
================================================================
* Date:           Sat Mar 25 14:07:44 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  64262177|  64262177|  0.643 sec|  0.643 sec|  64262178|  64262178|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                            |                                 |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                  Instance                  |              Module             |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_load_input_tile_block_from_DRAM_fu_424  |load_input_tile_block_from_DRAM  |     7190|     7190|  71.900 us|  71.900 us|  7190|  7190|       no|
        |grp_load_layer_params_from_DRAM_fu_479      |load_layer_params_from_DRAM      |      617|      617|   6.170 us|   6.170 us|   617|   617|       no|
        |grp_conv_7x7_fu_515                         |conv_7x7                         |     5527|     5527|  55.270 us|  55.270 us|  5527|  5527|       no|
        |grp_store_output_tile_to_DRAM_fu_573        |store_output_tile_to_DRAM        |     1864|     1864|  18.640 us|  18.640 us|  1864|  1864|       no|
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------+----------+----------+----------+-----------+-----------+------+----------+
        |             |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+----------+----------+----------+-----------+-----------+------+----------+
        |- TILE_ROW   |  64262176|  64262176|   4016386|          -|          -|    16|        no|
        | + TILE_COL  |   4016384|   4016384|    125512|          -|          -|    32|        no|
        +-------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     51|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   10|   11788|  19151|    -|
|Memory           |       58|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   2619|    -|
|Register         |        -|    -|     488|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       58|   10|   12276|  21821|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       20|    4|      11|     41|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------+---------+----+------+-------+-----+
    |                  Instance                  |              Module             | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +--------------------------------------------+---------------------------------+---------+----+------+-------+-----+
    |control_s_axi_U                             |control_s_axi                    |        0|   0|   316|    552|    0|
    |grp_conv_7x7_fu_515                         |conv_7x7                         |        0|   7|   757|   2156|    0|
    |fm_m_axi_U                                  |fm_m_axi                         |        0|   0|   743|   1415|    0|
    |grp_load_input_tile_block_from_DRAM_fu_424  |load_input_tile_block_from_DRAM  |        0|   1|  7396|  10823|    0|
    |grp_load_layer_params_from_DRAM_fu_479      |load_layer_params_from_DRAM      |        0|   0|   378|   1060|    0|
    |grp_store_output_tile_to_DRAM_fu_573        |store_output_tile_to_DRAM        |        0|   2|  1455|   1730|    0|
    |wt_m_axi_U                                  |wt_m_axi                         |        0|   0|   743|   1415|    0|
    +--------------------------------------------+---------------------------------+---------+----+------+-------+-----+
    |Total                                       |                                 |        0|  10| 11788|  19151|    0|
    +--------------------------------------------+---------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |               Module               | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_in_buf_45_U    |conv_in_buf_45_RAM_AUTO_0R0W        |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_U     |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_1_U   |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_2_U   |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_3_U   |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_4_U   |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_5_U   |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_6_U   |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_7_U   |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_8_U   |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_9_U   |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_10_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_11_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_12_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_13_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_14_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_15_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_16_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_17_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_18_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_19_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_20_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_21_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_22_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_23_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_24_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_25_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_26_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_27_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_28_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_29_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_30_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_31_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_32_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_33_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_34_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_35_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_36_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_37_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_38_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_39_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_40_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_41_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_42_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_43_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_in_buf_V_44_U  |conv_in_buf_V_RAM_AUTO_1R1W         |        1|  0|   0|    0|   156|   16|     1|         2496|
    |conv_out_buf_V_U    |conv_out_buf_V_RAM_AUTO_1R1W        |        1|  0|   0|    0|   460|   16|     1|         7360|
    |conv_out_buf_V_1_U  |conv_out_buf_V_RAM_AUTO_1R1W        |        1|  0|   0|    0|   460|   16|     1|         7360|
    |conv_out_buf_V_2_U  |conv_out_buf_V_RAM_AUTO_1R1W        |        1|  0|   0|    0|   460|   16|     1|         7360|
    |conv_out_buf_V_3_U  |conv_out_buf_V_RAM_AUTO_1R1W        |        1|  0|   0|    0|   460|   16|     1|         7360|
    |conv_wt_buf_V_6_U   |conv_wt_buf_V_6_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_V_U     |conv_wt_buf_V_RAM_AUTO_0R0W         |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_V_1_U   |conv_wt_buf_V_RAM_AUTO_0R0W         |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_V_2_U   |conv_wt_buf_V_RAM_AUTO_0R0W         |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_V_3_U   |conv_wt_buf_V_RAM_AUTO_0R0W         |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_V_4_U   |conv_wt_buf_V_RAM_AUTO_0R0W         |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_V_5_U   |conv_wt_buf_V_RAM_AUTO_0R0W         |        1|  0|   0|    0|    84|   16|     1|         1344|
    +--------------------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                                    |       58|  0|   0|    0|  9604|  912|    57|       153664|
    +--------------------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ti_2_fu_657_p2                    |         +|   0|  0|  13|           5|           1|
    |tj_1_fu_674_p2                    |         +|   0|  0|  14|           6|           1|
    |icmp_ln52_fu_651_p2               |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln55_fu_668_p2               |      icmp|   0|  0|  10|           6|           7|
    |ap_block_state12_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  51|          24|          17|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------+-----+-----------+-----+-----------+
    |                         Name                        | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                            |  313|         69|    1|         69|
    |conv_in_buf_V_10_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_10_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_10_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_11_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_11_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_11_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_12_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_12_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_12_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_13_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_13_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_13_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_14_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_14_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_14_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_15_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_15_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_15_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_16_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_16_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_16_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_17_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_17_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_17_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_18_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_18_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_18_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_19_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_19_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_19_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_1_address0                             |   14|          3|    8|         24|
    |conv_in_buf_V_1_ce0                                  |   14|          3|    1|          3|
    |conv_in_buf_V_1_we0                                  |    9|          2|    1|          2|
    |conv_in_buf_V_20_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_20_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_20_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_21_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_21_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_21_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_22_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_22_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_22_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_23_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_23_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_23_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_24_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_24_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_24_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_25_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_25_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_25_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_26_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_26_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_26_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_27_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_27_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_27_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_28_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_28_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_28_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_29_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_29_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_29_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_2_address0                             |   14|          3|    8|         24|
    |conv_in_buf_V_2_ce0                                  |   14|          3|    1|          3|
    |conv_in_buf_V_2_we0                                  |    9|          2|    1|          2|
    |conv_in_buf_V_30_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_30_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_30_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_31_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_31_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_31_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_32_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_32_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_32_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_33_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_33_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_33_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_34_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_34_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_34_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_35_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_35_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_35_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_36_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_36_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_36_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_37_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_37_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_37_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_38_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_38_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_38_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_39_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_39_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_39_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_3_address0                             |   14|          3|    8|         24|
    |conv_in_buf_V_3_ce0                                  |   14|          3|    1|          3|
    |conv_in_buf_V_3_we0                                  |    9|          2|    1|          2|
    |conv_in_buf_V_40_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_40_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_40_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_41_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_41_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_41_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_42_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_42_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_42_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_43_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_43_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_43_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_44_address0                            |   14|          3|    8|         24|
    |conv_in_buf_V_44_ce0                                 |   14|          3|    1|          3|
    |conv_in_buf_V_44_we0                                 |    9|          2|    1|          2|
    |conv_in_buf_V_4_address0                             |   14|          3|    8|         24|
    |conv_in_buf_V_4_ce0                                  |   14|          3|    1|          3|
    |conv_in_buf_V_4_we0                                  |    9|          2|    1|          2|
    |conv_in_buf_V_5_address0                             |   14|          3|    8|         24|
    |conv_in_buf_V_5_ce0                                  |   14|          3|    1|          3|
    |conv_in_buf_V_5_we0                                  |    9|          2|    1|          2|
    |conv_in_buf_V_6_address0                             |   14|          3|    8|         24|
    |conv_in_buf_V_6_ce0                                  |   14|          3|    1|          3|
    |conv_in_buf_V_6_we0                                  |    9|          2|    1|          2|
    |conv_in_buf_V_7_address0                             |   14|          3|    8|         24|
    |conv_in_buf_V_7_ce0                                  |   14|          3|    1|          3|
    |conv_in_buf_V_7_we0                                  |    9|          2|    1|          2|
    |conv_in_buf_V_8_address0                             |   14|          3|    8|         24|
    |conv_in_buf_V_8_ce0                                  |   14|          3|    1|          3|
    |conv_in_buf_V_8_we0                                  |    9|          2|    1|          2|
    |conv_in_buf_V_9_address0                             |   14|          3|    8|         24|
    |conv_in_buf_V_9_ce0                                  |   14|          3|    1|          3|
    |conv_in_buf_V_9_we0                                  |    9|          2|    1|          2|
    |conv_in_buf_V_address0                               |   14|          3|    8|         24|
    |conv_in_buf_V_ce0                                    |   14|          3|    1|          3|
    |conv_in_buf_V_we0                                    |    9|          2|    1|          2|
    |conv_out_buf_V_1_address0                            |   14|          3|    9|         27|
    |conv_out_buf_V_1_ce0                                 |   14|          3|    1|          3|
    |conv_out_buf_V_1_we0                                 |    9|          2|    1|          2|
    |conv_out_buf_V_2_address0                            |   14|          3|    9|         27|
    |conv_out_buf_V_2_ce0                                 |   14|          3|    1|          3|
    |conv_out_buf_V_2_we0                                 |    9|          2|    1|          2|
    |conv_out_buf_V_3_address0                            |   14|          3|    9|         27|
    |conv_out_buf_V_3_ce0                                 |   14|          3|    1|          3|
    |conv_out_buf_V_3_we0                                 |    9|          2|    1|          2|
    |conv_out_buf_V_address0                              |   20|          4|    9|         36|
    |conv_out_buf_V_ce0                                   |   20|          4|    1|          4|
    |conv_out_buf_V_d0                                    |   14|          3|   16|         48|
    |conv_out_buf_V_we0                                   |   14|          3|    1|          3|
    |conv_wt_buf_V_1_ce0                                  |    9|          2|    1|          2|
    |conv_wt_buf_V_1_we0                                  |    9|          2|    1|          2|
    |conv_wt_buf_V_2_ce0                                  |    9|          2|    1|          2|
    |conv_wt_buf_V_2_we0                                  |    9|          2|    1|          2|
    |conv_wt_buf_V_3_ce0                                  |    9|          2|    1|          2|
    |conv_wt_buf_V_3_we0                                  |    9|          2|    1|          2|
    |conv_wt_buf_V_4_ce0                                  |    9|          2|    1|          2|
    |conv_wt_buf_V_4_we0                                  |    9|          2|    1|          2|
    |conv_wt_buf_V_5_ce0                                  |    9|          2|    1|          2|
    |conv_wt_buf_V_5_we0                                  |    9|          2|    1|          2|
    |conv_wt_buf_V_6_address0                             |   14|          3|    7|         21|
    |conv_wt_buf_V_6_ce0                                  |   14|          3|    1|          3|
    |conv_wt_buf_V_6_ce1                                  |    9|          2|    1|          2|
    |conv_wt_buf_V_6_ce2                                  |    9|          2|    1|          2|
    |conv_wt_buf_V_6_we0                                  |    9|          2|    1|          2|
    |conv_wt_buf_V_ce0                                    |    9|          2|    1|          2|
    |conv_wt_buf_V_we0                                    |    9|          2|    1|          2|
    |fm_ARVALID                                           |    9|          2|    1|          2|
    |fm_AWVALID                                           |    9|          2|    1|          2|
    |fm_BREADY                                            |    9|          2|    1|          2|
    |fm_RREADY                                            |    9|          2|    1|          2|
    |fm_WVALID                                            |    9|          2|    1|          2|
    |grp_load_layer_params_from_DRAM_fu_479_kernel_group  |   81|         17|    4|         68|
    |grp_load_layer_params_from_DRAM_fu_479_p_read        |   14|          3|   16|         48|
    |grp_load_layer_params_from_DRAM_fu_479_p_read1       |   14|          3|   16|         48|
    |grp_load_layer_params_from_DRAM_fu_479_p_read2       |   14|          3|   16|         48|
    |grp_load_layer_params_from_DRAM_fu_479_p_read3       |   14|          3|   16|         48|
    |grp_store_output_tile_to_DRAM_fu_573_kernel_group    |   81|         17|    4|         68|
    |ti_fu_126                                            |    9|          2|    5|         10|
    |tj_reg_413                                           |    9|          2|    6|         12|
    |wt_ARVALID                                           |    9|          2|    1|          2|
    |wt_RREADY                                            |    9|          2|    1|          2|
    +-----------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                | 2619|        567|  624|       1979|
    +-----------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                |  68|   0|   68|          0|
    |conv_bias_buf_V_64_fu_130                                |  16|   0|   16|          0|
    |conv_bias_buf_V_65_fu_134                                |  16|   0|   16|          0|
    |conv_bias_buf_V_66_fu_138                                |  16|   0|   16|          0|
    |conv_bias_buf_V_67_fu_142                                |  16|   0|   16|          0|
    |grp_conv_7x7_fu_515_ap_start_reg                         |   1|   0|    1|          0|
    |grp_load_input_tile_block_from_DRAM_fu_424_ap_start_reg  |   1|   0|    1|          0|
    |grp_load_layer_params_from_DRAM_fu_479_ap_start_reg      |   1|   0|    1|          0|
    |grp_store_output_tile_to_DRAM_fu_573_ap_start_reg        |   1|   0|    1|          0|
    |input_feature_map_read_reg_766                           |  64|   0|   64|          0|
    |layer_bias_read_reg_756                                  |  64|   0|   64|          0|
    |layer_weights_read_reg_761                               |  64|   0|   64|          0|
    |output_feature_map_read_reg_751                          |  64|   0|   64|          0|
    |reg_619                                                  |  16|   0|   16|          0|
    |reg_625                                                  |  16|   0|   16|          0|
    |reg_631                                                  |  16|   0|   16|          0|
    |reg_637                                                  |  16|   0|   16|          0|
    |ti_1_reg_771                                             |   5|   0|    5|          0|
    |ti_2_reg_780                                             |   5|   0|    5|          0|
    |ti_fu_126                                                |   5|   0|    5|          0|
    |tj_1_reg_794                                             |   6|   0|    6|          0|
    |tj_reg_413                                               |   6|   0|    6|          0|
    |trunc_ln55_reg_785                                       |   5|   0|    5|          0|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    | 488|   0|  488|          0|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|    tiled_conv|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|    tiled_conv|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|    tiled_conv|  return value|
|m_axi_fm_AWVALID       |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_AWREADY       |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_AWADDR        |  out|   64|       m_axi|            fm|       pointer|
|m_axi_fm_AWID          |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_AWLEN         |  out|    8|       m_axi|            fm|       pointer|
|m_axi_fm_AWSIZE        |  out|    3|       m_axi|            fm|       pointer|
|m_axi_fm_AWBURST       |  out|    2|       m_axi|            fm|       pointer|
|m_axi_fm_AWLOCK        |  out|    2|       m_axi|            fm|       pointer|
|m_axi_fm_AWCACHE       |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_AWPROT        |  out|    3|       m_axi|            fm|       pointer|
|m_axi_fm_AWQOS         |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_AWREGION      |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_AWUSER        |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_WVALID        |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_WREADY        |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_WDATA         |  out|   32|       m_axi|            fm|       pointer|
|m_axi_fm_WSTRB         |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_WLAST         |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_WID           |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_WUSER         |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_ARVALID       |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_ARREADY       |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_ARADDR        |  out|   64|       m_axi|            fm|       pointer|
|m_axi_fm_ARID          |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_ARLEN         |  out|    8|       m_axi|            fm|       pointer|
|m_axi_fm_ARSIZE        |  out|    3|       m_axi|            fm|       pointer|
|m_axi_fm_ARBURST       |  out|    2|       m_axi|            fm|       pointer|
|m_axi_fm_ARLOCK        |  out|    2|       m_axi|            fm|       pointer|
|m_axi_fm_ARCACHE       |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_ARPROT        |  out|    3|       m_axi|            fm|       pointer|
|m_axi_fm_ARQOS         |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_ARREGION      |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_ARUSER        |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_RVALID        |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_RREADY        |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_RDATA         |   in|   32|       m_axi|            fm|       pointer|
|m_axi_fm_RLAST         |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_RID           |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_RUSER         |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_RRESP         |   in|    2|       m_axi|            fm|       pointer|
|m_axi_fm_BVALID        |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_BREADY        |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_BRESP         |   in|    2|       m_axi|            fm|       pointer|
|m_axi_fm_BID           |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_BUSER         |   in|    1|       m_axi|            fm|       pointer|
|m_axi_wt_AWVALID       |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_AWREADY       |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_AWADDR        |  out|   64|       m_axi|            wt|       pointer|
|m_axi_wt_AWID          |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_AWLEN         |  out|    8|       m_axi|            wt|       pointer|
|m_axi_wt_AWSIZE        |  out|    3|       m_axi|            wt|       pointer|
|m_axi_wt_AWBURST       |  out|    2|       m_axi|            wt|       pointer|
|m_axi_wt_AWLOCK        |  out|    2|       m_axi|            wt|       pointer|
|m_axi_wt_AWCACHE       |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_AWPROT        |  out|    3|       m_axi|            wt|       pointer|
|m_axi_wt_AWQOS         |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_AWREGION      |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_AWUSER        |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_WVALID        |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_WREADY        |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_WDATA         |  out|   32|       m_axi|            wt|       pointer|
|m_axi_wt_WSTRB         |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_WLAST         |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_WID           |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_WUSER         |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_ARVALID       |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_ARREADY       |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_ARADDR        |  out|   64|       m_axi|            wt|       pointer|
|m_axi_wt_ARID          |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_ARLEN         |  out|    8|       m_axi|            wt|       pointer|
|m_axi_wt_ARSIZE        |  out|    3|       m_axi|            wt|       pointer|
|m_axi_wt_ARBURST       |  out|    2|       m_axi|            wt|       pointer|
|m_axi_wt_ARLOCK        |  out|    2|       m_axi|            wt|       pointer|
|m_axi_wt_ARCACHE       |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_ARPROT        |  out|    3|       m_axi|            wt|       pointer|
|m_axi_wt_ARQOS         |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_ARREGION      |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_ARUSER        |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_RVALID        |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_RREADY        |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_RDATA         |   in|   32|       m_axi|            wt|       pointer|
|m_axi_wt_RLAST         |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_RID           |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_RUSER         |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_RRESP         |   in|    2|       m_axi|            wt|       pointer|
|m_axi_wt_BVALID        |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_BREADY        |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_BRESP         |   in|    2|       m_axi|            wt|       pointer|
|m_axi_wt_BID           |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_BUSER         |   in|    1|       m_axi|            wt|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 68
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.50>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%ti = alloca i32 1"   --->   Operation 69 'alloca' 'ti' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_64 = alloca i32 1"   --->   Operation 70 'alloca' 'conv_bias_buf_V_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_65 = alloca i32 1"   --->   Operation 71 'alloca' 'conv_bias_buf_V_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_66 = alloca i32 1"   --->   Operation 72 'alloca' 'conv_bias_buf_V_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_67 = alloca i32 1"   --->   Operation 73 'alloca' 'conv_bias_buf_V_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%spectopmodule_ln13 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4" [tiled_conv.cpp:13]   --->   Operation 74 'spectopmodule' 'spectopmodule_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty_17, i32 0, i32 0, void @empty_18, i32 0, i32 1, void @empty_19, void @empty_16, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %fm"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %wt, void @empty_17, i32 0, i32 0, void @empty_18, i32 0, i32 1, void @empty_14, void @empty_16, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %wt"   --->   Operation 78 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_feature_map, void @empty_12, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_6, void @empty, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_5, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_feature_map, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_5, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_weights, void @empty_12, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_6, void @empty_1, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_5, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_weights, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_5, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_bias, void @empty_12, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_6, void @empty_2, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_5, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_bias, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_5, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_feature_map, void @empty_12, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_6, void @empty_3, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_5, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_feature_map, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_5, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_12, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_6, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (1.00ns)   --->   "%output_feature_map_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_feature_map"   --->   Operation 88 'read' 'output_feature_map_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 89 [1/1] (1.00ns)   --->   "%layer_bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %layer_bias"   --->   Operation 89 'read' 'layer_bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 90 [1/1] (1.00ns)   --->   "%layer_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %layer_weights"   --->   Operation 90 'read' 'layer_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 91 [1/1] (1.00ns)   --->   "%input_feature_map_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_feature_map"   --->   Operation 91 'read' 'input_feature_map_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 92 [1/1] (3.25ns)   --->   "%conv_in_buf_V = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 92 'alloca' 'conv_in_buf_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 93 [1/1] (3.25ns)   --->   "%conv_in_buf_V_1 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 93 'alloca' 'conv_in_buf_V_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 94 [1/1] (3.25ns)   --->   "%conv_in_buf_V_2 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 94 'alloca' 'conv_in_buf_V_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 95 [1/1] (3.25ns)   --->   "%conv_in_buf_V_3 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 95 'alloca' 'conv_in_buf_V_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 96 [1/1] (3.25ns)   --->   "%conv_in_buf_V_4 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 96 'alloca' 'conv_in_buf_V_4' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 97 [1/1] (3.25ns)   --->   "%conv_in_buf_V_5 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 97 'alloca' 'conv_in_buf_V_5' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 98 [1/1] (3.25ns)   --->   "%conv_in_buf_V_6 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 98 'alloca' 'conv_in_buf_V_6' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 99 [1/1] (3.25ns)   --->   "%conv_in_buf_V_7 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 99 'alloca' 'conv_in_buf_V_7' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 100 [1/1] (3.25ns)   --->   "%conv_in_buf_V_8 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 100 'alloca' 'conv_in_buf_V_8' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 101 [1/1] (3.25ns)   --->   "%conv_in_buf_V_9 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 101 'alloca' 'conv_in_buf_V_9' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 102 [1/1] (3.25ns)   --->   "%conv_in_buf_V_10 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 102 'alloca' 'conv_in_buf_V_10' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 103 [1/1] (3.25ns)   --->   "%conv_in_buf_V_11 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 103 'alloca' 'conv_in_buf_V_11' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 104 [1/1] (3.25ns)   --->   "%conv_in_buf_V_12 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 104 'alloca' 'conv_in_buf_V_12' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 105 [1/1] (3.25ns)   --->   "%conv_in_buf_V_13 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 105 'alloca' 'conv_in_buf_V_13' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 106 [1/1] (3.25ns)   --->   "%conv_in_buf_V_14 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 106 'alloca' 'conv_in_buf_V_14' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 107 [1/1] (3.25ns)   --->   "%conv_in_buf_V_15 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 107 'alloca' 'conv_in_buf_V_15' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 108 [1/1] (3.25ns)   --->   "%conv_in_buf_V_16 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 108 'alloca' 'conv_in_buf_V_16' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 109 [1/1] (3.25ns)   --->   "%conv_in_buf_V_17 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 109 'alloca' 'conv_in_buf_V_17' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 110 [1/1] (3.25ns)   --->   "%conv_in_buf_V_18 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 110 'alloca' 'conv_in_buf_V_18' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 111 [1/1] (3.25ns)   --->   "%conv_in_buf_V_19 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 111 'alloca' 'conv_in_buf_V_19' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 112 [1/1] (3.25ns)   --->   "%conv_in_buf_V_20 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 112 'alloca' 'conv_in_buf_V_20' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 113 [1/1] (3.25ns)   --->   "%conv_in_buf_V_21 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 113 'alloca' 'conv_in_buf_V_21' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 114 [1/1] (3.25ns)   --->   "%conv_in_buf_V_22 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 114 'alloca' 'conv_in_buf_V_22' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 115 [1/1] (3.25ns)   --->   "%conv_in_buf_V_23 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 115 'alloca' 'conv_in_buf_V_23' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 116 [1/1] (3.25ns)   --->   "%conv_in_buf_V_24 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 116 'alloca' 'conv_in_buf_V_24' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 117 [1/1] (3.25ns)   --->   "%conv_in_buf_V_25 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 117 'alloca' 'conv_in_buf_V_25' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 118 [1/1] (3.25ns)   --->   "%conv_in_buf_V_26 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 118 'alloca' 'conv_in_buf_V_26' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 119 [1/1] (3.25ns)   --->   "%conv_in_buf_V_27 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 119 'alloca' 'conv_in_buf_V_27' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 120 [1/1] (3.25ns)   --->   "%conv_in_buf_V_28 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 120 'alloca' 'conv_in_buf_V_28' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 121 [1/1] (3.25ns)   --->   "%conv_in_buf_V_29 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 121 'alloca' 'conv_in_buf_V_29' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 122 [1/1] (3.25ns)   --->   "%conv_in_buf_V_30 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 122 'alloca' 'conv_in_buf_V_30' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 123 [1/1] (3.25ns)   --->   "%conv_in_buf_V_31 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 123 'alloca' 'conv_in_buf_V_31' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 124 [1/1] (3.25ns)   --->   "%conv_in_buf_V_32 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 124 'alloca' 'conv_in_buf_V_32' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 125 [1/1] (3.25ns)   --->   "%conv_in_buf_V_33 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 125 'alloca' 'conv_in_buf_V_33' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 126 [1/1] (3.25ns)   --->   "%conv_in_buf_V_34 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 126 'alloca' 'conv_in_buf_V_34' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 127 [1/1] (3.25ns)   --->   "%conv_in_buf_V_35 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 127 'alloca' 'conv_in_buf_V_35' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 128 [1/1] (3.25ns)   --->   "%conv_in_buf_V_36 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 128 'alloca' 'conv_in_buf_V_36' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 129 [1/1] (3.25ns)   --->   "%conv_in_buf_V_37 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 129 'alloca' 'conv_in_buf_V_37' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 130 [1/1] (3.25ns)   --->   "%conv_in_buf_V_38 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 130 'alloca' 'conv_in_buf_V_38' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 131 [1/1] (3.25ns)   --->   "%conv_in_buf_V_39 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 131 'alloca' 'conv_in_buf_V_39' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 132 [1/1] (3.25ns)   --->   "%conv_in_buf_V_40 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 132 'alloca' 'conv_in_buf_V_40' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 133 [1/1] (3.25ns)   --->   "%conv_in_buf_V_41 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 133 'alloca' 'conv_in_buf_V_41' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 134 [1/1] (3.25ns)   --->   "%conv_in_buf_V_42 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 134 'alloca' 'conv_in_buf_V_42' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 135 [1/1] (3.25ns)   --->   "%conv_in_buf_V_43 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 135 'alloca' 'conv_in_buf_V_43' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 136 [1/1] (3.25ns)   --->   "%conv_in_buf_V_44 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 136 'alloca' 'conv_in_buf_V_44' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 137 [1/1] (3.25ns)   --->   "%conv_in_buf_45 = alloca i64 1"   --->   Operation 137 'alloca' 'conv_in_buf_45' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 138 [1/1] (3.25ns)   --->   "%conv_wt_buf_V = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 138 'alloca' 'conv_wt_buf_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 139 [1/1] (3.25ns)   --->   "%conv_wt_buf_V_1 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 139 'alloca' 'conv_wt_buf_V_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 140 [1/1] (3.25ns)   --->   "%conv_wt_buf_V_2 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 140 'alloca' 'conv_wt_buf_V_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 141 [1/1] (3.25ns)   --->   "%conv_wt_buf_V_3 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 141 'alloca' 'conv_wt_buf_V_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 142 [1/1] (3.25ns)   --->   "%conv_wt_buf_V_4 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 142 'alloca' 'conv_wt_buf_V_4' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 143 [1/1] (3.25ns)   --->   "%conv_wt_buf_V_5 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 143 'alloca' 'conv_wt_buf_V_5' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 144 [1/1] (3.25ns)   --->   "%conv_wt_buf_V_6 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 144 'alloca' 'conv_wt_buf_V_6' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 145 [1/1] (3.25ns)   --->   "%conv_out_buf_V = alloca i64 1" [tiled_conv.cpp:37]   --->   Operation 145 'alloca' 'conv_out_buf_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%conv_out_buf_V_addr = getelementptr i16 %conv_out_buf_V, i64 0, i64 0"   --->   Operation 146 'getelementptr' 'conv_out_buf_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (3.25ns)   --->   "%conv_out_buf_V_1 = alloca i64 1" [tiled_conv.cpp:37]   --->   Operation 147 'alloca' 'conv_out_buf_V_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 148 [1/1] (3.25ns)   --->   "%conv_out_buf_V_2 = alloca i64 1" [tiled_conv.cpp:37]   --->   Operation 148 'alloca' 'conv_out_buf_V_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 149 [1/1] (3.25ns)   --->   "%conv_out_buf_V_3 = alloca i64 1" [tiled_conv.cpp:37]   --->   Operation 149 'alloca' 'conv_out_buf_V_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 150 [1/1] (3.25ns)   --->   "%store_ln887 = store i16 0, i9 %conv_out_buf_V_addr"   --->   Operation 150 'store' 'store_ln887' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_1 : Operation 151 [1/1] (1.58ns)   --->   "%store_ln52 = store i5 0, i5 %ti" [tiled_conv.cpp:52]   --->   Operation 151 'store' 'store_ln52' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln52 = br void %TILE_COL" [tiled_conv.cpp:52]   --->   Operation 152 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%ti_1 = load i5 %ti" [tiled_conv.cpp:52]   --->   Operation 153 'load' 'ti_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (1.36ns)   --->   "%icmp_ln52 = icmp_eq  i5 %ti_1, i5 16" [tiled_conv.cpp:52]   --->   Operation 154 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 155 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (1.78ns)   --->   "%ti_2 = add i5 %ti_1, i5 1" [tiled_conv.cpp:52]   --->   Operation 156 'add' 'ti_2' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %TILE_COL.split, void %for.end110" [tiled_conv.cpp:52]   --->   Operation 157 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [tiled_conv.cpp:52]   --->   Operation 158 'specloopname' 'specloopname_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (1.58ns)   --->   "%br_ln55 = br void %for.inc" [tiled_conv.cpp:55]   --->   Operation 159 'br' 'br_ln55' <Predicate = (!icmp_ln52)> <Delay = 1.58>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%ret_ln104 = ret" [tiled_conv.cpp:104]   --->   Operation 160 'ret' 'ret_ln104' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.89>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%tj = phi i6 0, void %TILE_COL.split, i6 %tj_1, void %for.inc.split"   --->   Operation 161 'phi' 'tj' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i6 %tj" [tiled_conv.cpp:55]   --->   Operation 162 'trunc' 'trunc_ln55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (1.42ns)   --->   "%icmp_ln55 = icmp_eq  i6 %tj, i6 32" [tiled_conv.cpp:55]   --->   Operation 163 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%empty_45 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 164 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (1.82ns)   --->   "%tj_1 = add i6 %tj, i6 1" [tiled_conv.cpp:55]   --->   Operation 165 'add' 'tj_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %for.inc.split, void %for.inc108" [tiled_conv.cpp:55]   --->   Operation 166 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_64_load = load i16 %conv_bias_buf_V_64" [tiled_conv.cpp:77]   --->   Operation 167 'load' 'conv_bias_buf_V_64_load' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_65_load = load i16 %conv_bias_buf_V_65" [tiled_conv.cpp:77]   --->   Operation 168 'load' 'conv_bias_buf_V_65_load' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_66_load = load i16 %conv_bias_buf_V_66" [tiled_conv.cpp:77]   --->   Operation 169 'load' 'conv_bias_buf_V_66_load' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_67_load = load i16 %conv_bias_buf_V_67" [tiled_conv.cpp:77]   --->   Operation 170 'load' 'conv_bias_buf_V_67_load' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 171 [2/2] (5.15ns)   --->   "%call_ln63 = call void @load_input_tile_block_from_DRAM, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_in_buf_45, i16 %fm, i64 %input_feature_map_read, i5 %ti_1, i5 %trunc_ln55" [tiled_conv.cpp:63]   --->   Operation 171 'call' 'call_ln63' <Predicate = (!icmp_ln55)> <Delay = 5.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 172 [2/2] (5.47ns)   --->   "%call_ret = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_64_load, i16 %conv_bias_buf_V_65_load, i16 %conv_bias_buf_V_66_load, i16 %conv_bias_buf_V_67_load, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 0" [tiled_conv.cpp:77]   --->   Operation 172 'call' 'call_ret' <Predicate = (!icmp_ln55)> <Delay = 5.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 173 [1/1] (1.58ns)   --->   "%store_ln52 = store i5 %ti_2, i5 %ti" [tiled_conv.cpp:52]   --->   Operation 173 'store' 'store_ln52' <Predicate = (icmp_ln55)> <Delay = 1.58>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln52 = br void %TILE_COL" [tiled_conv.cpp:52]   --->   Operation 174 'br' 'br_ln52' <Predicate = (icmp_ln55)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.80>
ST_4 : Operation 175 [1/2] (0.00ns)   --->   "%call_ln63 = call void @load_input_tile_block_from_DRAM, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_in_buf_45, i16 %fm, i64 %input_feature_map_read, i5 %ti_1, i5 %trunc_ln55" [tiled_conv.cpp:63]   --->   Operation 175 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 176 [1/2] (0.80ns)   --->   "%call_ret = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_64_load, i16 %conv_bias_buf_V_65_load, i16 %conv_bias_buf_V_66_load, i16 %conv_bias_buf_V_67_load, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 0" [tiled_conv.cpp:77]   --->   Operation 176 'call' 'call_ret' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%conv_bias_buf_V = extractvalue i64 %call_ret" [tiled_conv.cpp:77]   --->   Operation 177 'extractvalue' 'conv_bias_buf_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1 = extractvalue i64 %call_ret" [tiled_conv.cpp:77]   --->   Operation 178 'extractvalue' 'conv_bias_buf_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2 = extractvalue i64 %call_ret" [tiled_conv.cpp:77]   --->   Operation 179 'extractvalue' 'conv_bias_buf_V_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3 = extractvalue i64 %call_ret" [tiled_conv.cpp:77]   --->   Operation 180 'extractvalue' 'conv_bias_buf_V_3' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 181 [2/2] (2.77ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V, i16 %conv_bias_buf_V_1, i16 %conv_bias_buf_V_2, i16 %conv_bias_buf_V_3" [tiled_conv.cpp:86]   --->   Operation 181 'call' 'call_ln86' <Predicate = true> <Delay = 2.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 182 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V, i16 %conv_bias_buf_V_1, i16 %conv_bias_buf_V_2, i16 %conv_bias_buf_V_3" [tiled_conv.cpp:86]   --->   Operation 182 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 6.67>
ST_7 : Operation 183 [2/2] (6.67ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 0" [tiled_conv.cpp:94]   --->   Operation 183 'call' 'call_ln94' <Predicate = true> <Delay = 6.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 184 [2/2] (5.47ns)   --->   "%call_ret1 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V, i16 %conv_bias_buf_V_1, i16 %conv_bias_buf_V_2, i16 %conv_bias_buf_V_3, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 1" [tiled_conv.cpp:77]   --->   Operation 184 'call' 'call_ret1' <Predicate = true> <Delay = 5.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.80>
ST_8 : Operation 185 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 0" [tiled_conv.cpp:94]   --->   Operation 185 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 186 [1/2] (0.80ns)   --->   "%call_ret1 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V, i16 %conv_bias_buf_V_1, i16 %conv_bias_buf_V_2, i16 %conv_bias_buf_V_3, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 1" [tiled_conv.cpp:77]   --->   Operation 186 'call' 'call_ret1' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_4 = extractvalue i64 %call_ret1" [tiled_conv.cpp:77]   --->   Operation 187 'extractvalue' 'conv_bias_buf_V_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_5 = extractvalue i64 %call_ret1" [tiled_conv.cpp:77]   --->   Operation 188 'extractvalue' 'conv_bias_buf_V_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_6 = extractvalue i64 %call_ret1" [tiled_conv.cpp:77]   --->   Operation 189 'extractvalue' 'conv_bias_buf_V_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_7 = extractvalue i64 %call_ret1" [tiled_conv.cpp:77]   --->   Operation 190 'extractvalue' 'conv_bias_buf_V_7' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.77>
ST_9 : Operation 191 [2/2] (2.77ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_4, i16 %conv_bias_buf_V_5, i16 %conv_bias_buf_V_6, i16 %conv_bias_buf_V_7" [tiled_conv.cpp:86]   --->   Operation 191 'call' 'call_ln86' <Predicate = true> <Delay = 2.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 192 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_4, i16 %conv_bias_buf_V_5, i16 %conv_bias_buf_V_6, i16 %conv_bias_buf_V_7" [tiled_conv.cpp:86]   --->   Operation 192 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 6.67>
ST_11 : Operation 193 [2/2] (6.67ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 1" [tiled_conv.cpp:94]   --->   Operation 193 'call' 'call_ln94' <Predicate = true> <Delay = 6.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 194 [2/2] (5.47ns)   --->   "%call_ret2 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_4, i16 %conv_bias_buf_V_5, i16 %conv_bias_buf_V_6, i16 %conv_bias_buf_V_7, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 2" [tiled_conv.cpp:77]   --->   Operation 194 'call' 'call_ret2' <Predicate = true> <Delay = 5.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.80>
ST_12 : Operation 195 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 1" [tiled_conv.cpp:94]   --->   Operation 195 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 196 [1/2] (0.80ns)   --->   "%call_ret2 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_4, i16 %conv_bias_buf_V_5, i16 %conv_bias_buf_V_6, i16 %conv_bias_buf_V_7, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 2" [tiled_conv.cpp:77]   --->   Operation 196 'call' 'call_ret2' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 197 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_8 = extractvalue i64 %call_ret2" [tiled_conv.cpp:77]   --->   Operation 197 'extractvalue' 'conv_bias_buf_V_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 198 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_9 = extractvalue i64 %call_ret2" [tiled_conv.cpp:77]   --->   Operation 198 'extractvalue' 'conv_bias_buf_V_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_68 = extractvalue i64 %call_ret2" [tiled_conv.cpp:77]   --->   Operation 199 'extractvalue' 'conv_bias_buf_V_68' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_69 = extractvalue i64 %call_ret2" [tiled_conv.cpp:77]   --->   Operation 200 'extractvalue' 'conv_bias_buf_V_69' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 2.77>
ST_13 : Operation 201 [2/2] (2.77ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_8, i16 %conv_bias_buf_V_9, i16 %conv_bias_buf_V_68, i16 %conv_bias_buf_V_69" [tiled_conv.cpp:86]   --->   Operation 201 'call' 'call_ln86' <Predicate = true> <Delay = 2.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 202 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_8, i16 %conv_bias_buf_V_9, i16 %conv_bias_buf_V_68, i16 %conv_bias_buf_V_69" [tiled_conv.cpp:86]   --->   Operation 202 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 6.67>
ST_15 : Operation 203 [2/2] (6.67ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 2" [tiled_conv.cpp:94]   --->   Operation 203 'call' 'call_ln94' <Predicate = true> <Delay = 6.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 204 [2/2] (5.47ns)   --->   "%call_ret3 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_8, i16 %conv_bias_buf_V_9, i16 %conv_bias_buf_V_68, i16 %conv_bias_buf_V_69, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 3" [tiled_conv.cpp:77]   --->   Operation 204 'call' 'call_ret3' <Predicate = true> <Delay = 5.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.80>
ST_16 : Operation 205 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 2" [tiled_conv.cpp:94]   --->   Operation 205 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 206 [1/2] (0.80ns)   --->   "%call_ret3 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_8, i16 %conv_bias_buf_V_9, i16 %conv_bias_buf_V_68, i16 %conv_bias_buf_V_69, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 3" [tiled_conv.cpp:77]   --->   Operation 206 'call' 'call_ret3' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 207 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_70 = extractvalue i64 %call_ret3" [tiled_conv.cpp:77]   --->   Operation 207 'extractvalue' 'conv_bias_buf_V_70' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 208 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_71 = extractvalue i64 %call_ret3" [tiled_conv.cpp:77]   --->   Operation 208 'extractvalue' 'conv_bias_buf_V_71' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 209 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_72 = extractvalue i64 %call_ret3" [tiled_conv.cpp:77]   --->   Operation 209 'extractvalue' 'conv_bias_buf_V_72' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 210 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_73 = extractvalue i64 %call_ret3" [tiled_conv.cpp:77]   --->   Operation 210 'extractvalue' 'conv_bias_buf_V_73' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 2.77>
ST_17 : Operation 211 [2/2] (2.77ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_70, i16 %conv_bias_buf_V_71, i16 %conv_bias_buf_V_72, i16 %conv_bias_buf_V_73" [tiled_conv.cpp:86]   --->   Operation 211 'call' 'call_ln86' <Predicate = true> <Delay = 2.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 212 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_70, i16 %conv_bias_buf_V_71, i16 %conv_bias_buf_V_72, i16 %conv_bias_buf_V_73" [tiled_conv.cpp:86]   --->   Operation 212 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 6.67>
ST_19 : Operation 213 [2/2] (6.67ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 3" [tiled_conv.cpp:94]   --->   Operation 213 'call' 'call_ln94' <Predicate = true> <Delay = 6.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 214 [2/2] (5.47ns)   --->   "%call_ret4 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_70, i16 %conv_bias_buf_V_71, i16 %conv_bias_buf_V_72, i16 %conv_bias_buf_V_73, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 4" [tiled_conv.cpp:77]   --->   Operation 214 'call' 'call_ret4' <Predicate = true> <Delay = 5.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.80>
ST_20 : Operation 215 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 3" [tiled_conv.cpp:94]   --->   Operation 215 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 216 [1/2] (0.80ns)   --->   "%call_ret4 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_70, i16 %conv_bias_buf_V_71, i16 %conv_bias_buf_V_72, i16 %conv_bias_buf_V_73, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 4" [tiled_conv.cpp:77]   --->   Operation 216 'call' 'call_ret4' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 217 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_74 = extractvalue i64 %call_ret4" [tiled_conv.cpp:77]   --->   Operation 217 'extractvalue' 'conv_bias_buf_V_74' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 218 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_75 = extractvalue i64 %call_ret4" [tiled_conv.cpp:77]   --->   Operation 218 'extractvalue' 'conv_bias_buf_V_75' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 219 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_76 = extractvalue i64 %call_ret4" [tiled_conv.cpp:77]   --->   Operation 219 'extractvalue' 'conv_bias_buf_V_76' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 220 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_77 = extractvalue i64 %call_ret4" [tiled_conv.cpp:77]   --->   Operation 220 'extractvalue' 'conv_bias_buf_V_77' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 2.77>
ST_21 : Operation 221 [2/2] (2.77ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_74, i16 %conv_bias_buf_V_75, i16 %conv_bias_buf_V_76, i16 %conv_bias_buf_V_77" [tiled_conv.cpp:86]   --->   Operation 221 'call' 'call_ln86' <Predicate = true> <Delay = 2.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 222 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_74, i16 %conv_bias_buf_V_75, i16 %conv_bias_buf_V_76, i16 %conv_bias_buf_V_77" [tiled_conv.cpp:86]   --->   Operation 222 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 6.67>
ST_23 : Operation 223 [2/2] (6.67ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 4" [tiled_conv.cpp:94]   --->   Operation 223 'call' 'call_ln94' <Predicate = true> <Delay = 6.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 224 [2/2] (5.47ns)   --->   "%call_ret5 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_74, i16 %conv_bias_buf_V_75, i16 %conv_bias_buf_V_76, i16 %conv_bias_buf_V_77, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 5" [tiled_conv.cpp:77]   --->   Operation 224 'call' 'call_ret5' <Predicate = true> <Delay = 5.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.80>
ST_24 : Operation 225 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 4" [tiled_conv.cpp:94]   --->   Operation 225 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 226 [1/2] (0.80ns)   --->   "%call_ret5 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_74, i16 %conv_bias_buf_V_75, i16 %conv_bias_buf_V_76, i16 %conv_bias_buf_V_77, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 5" [tiled_conv.cpp:77]   --->   Operation 226 'call' 'call_ret5' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 227 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_78 = extractvalue i64 %call_ret5" [tiled_conv.cpp:77]   --->   Operation 227 'extractvalue' 'conv_bias_buf_V_78' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 228 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_79 = extractvalue i64 %call_ret5" [tiled_conv.cpp:77]   --->   Operation 228 'extractvalue' 'conv_bias_buf_V_79' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 229 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_80 = extractvalue i64 %call_ret5" [tiled_conv.cpp:77]   --->   Operation 229 'extractvalue' 'conv_bias_buf_V_80' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 230 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_81 = extractvalue i64 %call_ret5" [tiled_conv.cpp:77]   --->   Operation 230 'extractvalue' 'conv_bias_buf_V_81' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 2.77>
ST_25 : Operation 231 [2/2] (2.77ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_78, i16 %conv_bias_buf_V_79, i16 %conv_bias_buf_V_80, i16 %conv_bias_buf_V_81" [tiled_conv.cpp:86]   --->   Operation 231 'call' 'call_ln86' <Predicate = true> <Delay = 2.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 232 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_78, i16 %conv_bias_buf_V_79, i16 %conv_bias_buf_V_80, i16 %conv_bias_buf_V_81" [tiled_conv.cpp:86]   --->   Operation 232 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 6.67>
ST_27 : Operation 233 [2/2] (6.67ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 5" [tiled_conv.cpp:94]   --->   Operation 233 'call' 'call_ln94' <Predicate = true> <Delay = 6.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 234 [2/2] (5.47ns)   --->   "%call_ret6 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_78, i16 %conv_bias_buf_V_79, i16 %conv_bias_buf_V_80, i16 %conv_bias_buf_V_81, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 6" [tiled_conv.cpp:77]   --->   Operation 234 'call' 'call_ret6' <Predicate = true> <Delay = 5.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.80>
ST_28 : Operation 235 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 5" [tiled_conv.cpp:94]   --->   Operation 235 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 236 [1/2] (0.80ns)   --->   "%call_ret6 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_78, i16 %conv_bias_buf_V_79, i16 %conv_bias_buf_V_80, i16 %conv_bias_buf_V_81, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 6" [tiled_conv.cpp:77]   --->   Operation 236 'call' 'call_ret6' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 237 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_82 = extractvalue i64 %call_ret6" [tiled_conv.cpp:77]   --->   Operation 237 'extractvalue' 'conv_bias_buf_V_82' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 238 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_83 = extractvalue i64 %call_ret6" [tiled_conv.cpp:77]   --->   Operation 238 'extractvalue' 'conv_bias_buf_V_83' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 239 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_84 = extractvalue i64 %call_ret6" [tiled_conv.cpp:77]   --->   Operation 239 'extractvalue' 'conv_bias_buf_V_84' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 240 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_85 = extractvalue i64 %call_ret6" [tiled_conv.cpp:77]   --->   Operation 240 'extractvalue' 'conv_bias_buf_V_85' <Predicate = true> <Delay = 0.00>

State 29 <SV = 28> <Delay = 2.77>
ST_29 : Operation 241 [2/2] (2.77ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_82, i16 %conv_bias_buf_V_83, i16 %conv_bias_buf_V_84, i16 %conv_bias_buf_V_85" [tiled_conv.cpp:86]   --->   Operation 241 'call' 'call_ln86' <Predicate = true> <Delay = 2.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 242 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_82, i16 %conv_bias_buf_V_83, i16 %conv_bias_buf_V_84, i16 %conv_bias_buf_V_85" [tiled_conv.cpp:86]   --->   Operation 242 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 6.67>
ST_31 : Operation 243 [2/2] (6.67ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 6" [tiled_conv.cpp:94]   --->   Operation 243 'call' 'call_ln94' <Predicate = true> <Delay = 6.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 244 [2/2] (5.47ns)   --->   "%call_ret7 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_82, i16 %conv_bias_buf_V_83, i16 %conv_bias_buf_V_84, i16 %conv_bias_buf_V_85, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 7" [tiled_conv.cpp:77]   --->   Operation 244 'call' 'call_ret7' <Predicate = true> <Delay = 5.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 0.80>
ST_32 : Operation 245 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 6" [tiled_conv.cpp:94]   --->   Operation 245 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 246 [1/2] (0.80ns)   --->   "%call_ret7 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_82, i16 %conv_bias_buf_V_83, i16 %conv_bias_buf_V_84, i16 %conv_bias_buf_V_85, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 7" [tiled_conv.cpp:77]   --->   Operation 246 'call' 'call_ret7' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 247 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_86 = extractvalue i64 %call_ret7" [tiled_conv.cpp:77]   --->   Operation 247 'extractvalue' 'conv_bias_buf_V_86' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 248 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_87 = extractvalue i64 %call_ret7" [tiled_conv.cpp:77]   --->   Operation 248 'extractvalue' 'conv_bias_buf_V_87' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 249 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_88 = extractvalue i64 %call_ret7" [tiled_conv.cpp:77]   --->   Operation 249 'extractvalue' 'conv_bias_buf_V_88' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 250 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_89 = extractvalue i64 %call_ret7" [tiled_conv.cpp:77]   --->   Operation 250 'extractvalue' 'conv_bias_buf_V_89' <Predicate = true> <Delay = 0.00>

State 33 <SV = 32> <Delay = 2.77>
ST_33 : Operation 251 [2/2] (2.77ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_86, i16 %conv_bias_buf_V_87, i16 %conv_bias_buf_V_88, i16 %conv_bias_buf_V_89" [tiled_conv.cpp:86]   --->   Operation 251 'call' 'call_ln86' <Predicate = true> <Delay = 2.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 252 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_86, i16 %conv_bias_buf_V_87, i16 %conv_bias_buf_V_88, i16 %conv_bias_buf_V_89" [tiled_conv.cpp:86]   --->   Operation 252 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 6.67>
ST_35 : Operation 253 [2/2] (6.67ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 7" [tiled_conv.cpp:94]   --->   Operation 253 'call' 'call_ln94' <Predicate = true> <Delay = 6.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 254 [2/2] (5.47ns)   --->   "%call_ret8 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_86, i16 %conv_bias_buf_V_87, i16 %conv_bias_buf_V_88, i16 %conv_bias_buf_V_89, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 8" [tiled_conv.cpp:77]   --->   Operation 254 'call' 'call_ret8' <Predicate = true> <Delay = 5.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 0.80>
ST_36 : Operation 255 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 7" [tiled_conv.cpp:94]   --->   Operation 255 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 256 [1/2] (0.80ns)   --->   "%call_ret8 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_86, i16 %conv_bias_buf_V_87, i16 %conv_bias_buf_V_88, i16 %conv_bias_buf_V_89, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 8" [tiled_conv.cpp:77]   --->   Operation 256 'call' 'call_ret8' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 257 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_90 = extractvalue i64 %call_ret8" [tiled_conv.cpp:77]   --->   Operation 257 'extractvalue' 'conv_bias_buf_V_90' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 258 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_91 = extractvalue i64 %call_ret8" [tiled_conv.cpp:77]   --->   Operation 258 'extractvalue' 'conv_bias_buf_V_91' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 259 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_92 = extractvalue i64 %call_ret8" [tiled_conv.cpp:77]   --->   Operation 259 'extractvalue' 'conv_bias_buf_V_92' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 260 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_93 = extractvalue i64 %call_ret8" [tiled_conv.cpp:77]   --->   Operation 260 'extractvalue' 'conv_bias_buf_V_93' <Predicate = true> <Delay = 0.00>

State 37 <SV = 36> <Delay = 2.77>
ST_37 : Operation 261 [2/2] (2.77ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_90, i16 %conv_bias_buf_V_91, i16 %conv_bias_buf_V_92, i16 %conv_bias_buf_V_93" [tiled_conv.cpp:86]   --->   Operation 261 'call' 'call_ln86' <Predicate = true> <Delay = 2.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 0.00>
ST_38 : Operation 262 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_90, i16 %conv_bias_buf_V_91, i16 %conv_bias_buf_V_92, i16 %conv_bias_buf_V_93" [tiled_conv.cpp:86]   --->   Operation 262 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 6.67>
ST_39 : Operation 263 [2/2] (6.67ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 8" [tiled_conv.cpp:94]   --->   Operation 263 'call' 'call_ln94' <Predicate = true> <Delay = 6.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 264 [2/2] (5.47ns)   --->   "%call_ret9 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_90, i16 %conv_bias_buf_V_91, i16 %conv_bias_buf_V_92, i16 %conv_bias_buf_V_93, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 9" [tiled_conv.cpp:77]   --->   Operation 264 'call' 'call_ret9' <Predicate = true> <Delay = 5.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 0.80>
ST_40 : Operation 265 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 8" [tiled_conv.cpp:94]   --->   Operation 265 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 266 [1/2] (0.80ns)   --->   "%call_ret9 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_90, i16 %conv_bias_buf_V_91, i16 %conv_bias_buf_V_92, i16 %conv_bias_buf_V_93, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 9" [tiled_conv.cpp:77]   --->   Operation 266 'call' 'call_ret9' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 267 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_94 = extractvalue i64 %call_ret9" [tiled_conv.cpp:77]   --->   Operation 267 'extractvalue' 'conv_bias_buf_V_94' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 268 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_95 = extractvalue i64 %call_ret9" [tiled_conv.cpp:77]   --->   Operation 268 'extractvalue' 'conv_bias_buf_V_95' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 269 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_96 = extractvalue i64 %call_ret9" [tiled_conv.cpp:77]   --->   Operation 269 'extractvalue' 'conv_bias_buf_V_96' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 270 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_97 = extractvalue i64 %call_ret9" [tiled_conv.cpp:77]   --->   Operation 270 'extractvalue' 'conv_bias_buf_V_97' <Predicate = true> <Delay = 0.00>

State 41 <SV = 40> <Delay = 2.77>
ST_41 : Operation 271 [2/2] (2.77ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_94, i16 %conv_bias_buf_V_95, i16 %conv_bias_buf_V_96, i16 %conv_bias_buf_V_97" [tiled_conv.cpp:86]   --->   Operation 271 'call' 'call_ln86' <Predicate = true> <Delay = 2.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 0.00>
ST_42 : Operation 272 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_94, i16 %conv_bias_buf_V_95, i16 %conv_bias_buf_V_96, i16 %conv_bias_buf_V_97" [tiled_conv.cpp:86]   --->   Operation 272 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 6.67>
ST_43 : Operation 273 [2/2] (6.67ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 9" [tiled_conv.cpp:94]   --->   Operation 273 'call' 'call_ln94' <Predicate = true> <Delay = 6.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 274 [2/2] (5.47ns)   --->   "%call_ret10 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_94, i16 %conv_bias_buf_V_95, i16 %conv_bias_buf_V_96, i16 %conv_bias_buf_V_97, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 10" [tiled_conv.cpp:77]   --->   Operation 274 'call' 'call_ret10' <Predicate = true> <Delay = 5.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 0.80>
ST_44 : Operation 275 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 9" [tiled_conv.cpp:94]   --->   Operation 275 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 276 [1/2] (0.80ns)   --->   "%call_ret10 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_94, i16 %conv_bias_buf_V_95, i16 %conv_bias_buf_V_96, i16 %conv_bias_buf_V_97, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 10" [tiled_conv.cpp:77]   --->   Operation 276 'call' 'call_ret10' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 277 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_98 = extractvalue i64 %call_ret10" [tiled_conv.cpp:77]   --->   Operation 277 'extractvalue' 'conv_bias_buf_V_98' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 278 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_99 = extractvalue i64 %call_ret10" [tiled_conv.cpp:77]   --->   Operation 278 'extractvalue' 'conv_bias_buf_V_99' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 279 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_100 = extractvalue i64 %call_ret10" [tiled_conv.cpp:77]   --->   Operation 279 'extractvalue' 'conv_bias_buf_V_100' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 280 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_101 = extractvalue i64 %call_ret10" [tiled_conv.cpp:77]   --->   Operation 280 'extractvalue' 'conv_bias_buf_V_101' <Predicate = true> <Delay = 0.00>

State 45 <SV = 44> <Delay = 2.77>
ST_45 : Operation 281 [2/2] (2.77ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_98, i16 %conv_bias_buf_V_99, i16 %conv_bias_buf_V_100, i16 %conv_bias_buf_V_101" [tiled_conv.cpp:86]   --->   Operation 281 'call' 'call_ln86' <Predicate = true> <Delay = 2.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 0.00>
ST_46 : Operation 282 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_98, i16 %conv_bias_buf_V_99, i16 %conv_bias_buf_V_100, i16 %conv_bias_buf_V_101" [tiled_conv.cpp:86]   --->   Operation 282 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 6.67>
ST_47 : Operation 283 [2/2] (6.67ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 10" [tiled_conv.cpp:94]   --->   Operation 283 'call' 'call_ln94' <Predicate = true> <Delay = 6.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 284 [2/2] (5.47ns)   --->   "%call_ret11 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_98, i16 %conv_bias_buf_V_99, i16 %conv_bias_buf_V_100, i16 %conv_bias_buf_V_101, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 11" [tiled_conv.cpp:77]   --->   Operation 284 'call' 'call_ret11' <Predicate = true> <Delay = 5.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 0.80>
ST_48 : Operation 285 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 10" [tiled_conv.cpp:94]   --->   Operation 285 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 286 [1/2] (0.80ns)   --->   "%call_ret11 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_98, i16 %conv_bias_buf_V_99, i16 %conv_bias_buf_V_100, i16 %conv_bias_buf_V_101, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 11" [tiled_conv.cpp:77]   --->   Operation 286 'call' 'call_ret11' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 287 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_102 = extractvalue i64 %call_ret11" [tiled_conv.cpp:77]   --->   Operation 287 'extractvalue' 'conv_bias_buf_V_102' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 288 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_103 = extractvalue i64 %call_ret11" [tiled_conv.cpp:77]   --->   Operation 288 'extractvalue' 'conv_bias_buf_V_103' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 289 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_104 = extractvalue i64 %call_ret11" [tiled_conv.cpp:77]   --->   Operation 289 'extractvalue' 'conv_bias_buf_V_104' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 290 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_105 = extractvalue i64 %call_ret11" [tiled_conv.cpp:77]   --->   Operation 290 'extractvalue' 'conv_bias_buf_V_105' <Predicate = true> <Delay = 0.00>

State 49 <SV = 48> <Delay = 2.77>
ST_49 : Operation 291 [2/2] (2.77ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_102, i16 %conv_bias_buf_V_103, i16 %conv_bias_buf_V_104, i16 %conv_bias_buf_V_105" [tiled_conv.cpp:86]   --->   Operation 291 'call' 'call_ln86' <Predicate = true> <Delay = 2.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 0.00>
ST_50 : Operation 292 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_102, i16 %conv_bias_buf_V_103, i16 %conv_bias_buf_V_104, i16 %conv_bias_buf_V_105" [tiled_conv.cpp:86]   --->   Operation 292 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 50> <Delay = 6.67>
ST_51 : Operation 293 [2/2] (6.67ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 11" [tiled_conv.cpp:94]   --->   Operation 293 'call' 'call_ln94' <Predicate = true> <Delay = 6.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 294 [2/2] (5.47ns)   --->   "%call_ret12 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_102, i16 %conv_bias_buf_V_103, i16 %conv_bias_buf_V_104, i16 %conv_bias_buf_V_105, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 12" [tiled_conv.cpp:77]   --->   Operation 294 'call' 'call_ret12' <Predicate = true> <Delay = 5.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 51> <Delay = 0.80>
ST_52 : Operation 295 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 11" [tiled_conv.cpp:94]   --->   Operation 295 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 296 [1/2] (0.80ns)   --->   "%call_ret12 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_102, i16 %conv_bias_buf_V_103, i16 %conv_bias_buf_V_104, i16 %conv_bias_buf_V_105, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 12" [tiled_conv.cpp:77]   --->   Operation 296 'call' 'call_ret12' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 297 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_106 = extractvalue i64 %call_ret12" [tiled_conv.cpp:77]   --->   Operation 297 'extractvalue' 'conv_bias_buf_V_106' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 298 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_107 = extractvalue i64 %call_ret12" [tiled_conv.cpp:77]   --->   Operation 298 'extractvalue' 'conv_bias_buf_V_107' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 299 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_108 = extractvalue i64 %call_ret12" [tiled_conv.cpp:77]   --->   Operation 299 'extractvalue' 'conv_bias_buf_V_108' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 300 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_109 = extractvalue i64 %call_ret12" [tiled_conv.cpp:77]   --->   Operation 300 'extractvalue' 'conv_bias_buf_V_109' <Predicate = true> <Delay = 0.00>

State 53 <SV = 52> <Delay = 2.77>
ST_53 : Operation 301 [2/2] (2.77ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_106, i16 %conv_bias_buf_V_107, i16 %conv_bias_buf_V_108, i16 %conv_bias_buf_V_109" [tiled_conv.cpp:86]   --->   Operation 301 'call' 'call_ln86' <Predicate = true> <Delay = 2.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 53> <Delay = 0.00>
ST_54 : Operation 302 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_106, i16 %conv_bias_buf_V_107, i16 %conv_bias_buf_V_108, i16 %conv_bias_buf_V_109" [tiled_conv.cpp:86]   --->   Operation 302 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 54> <Delay = 6.67>
ST_55 : Operation 303 [2/2] (6.67ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 12" [tiled_conv.cpp:94]   --->   Operation 303 'call' 'call_ln94' <Predicate = true> <Delay = 6.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 304 [2/2] (5.47ns)   --->   "%call_ret13 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_106, i16 %conv_bias_buf_V_107, i16 %conv_bias_buf_V_108, i16 %conv_bias_buf_V_109, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 13" [tiled_conv.cpp:77]   --->   Operation 304 'call' 'call_ret13' <Predicate = true> <Delay = 5.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 55> <Delay = 0.80>
ST_56 : Operation 305 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 12" [tiled_conv.cpp:94]   --->   Operation 305 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 306 [1/2] (0.80ns)   --->   "%call_ret13 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_106, i16 %conv_bias_buf_V_107, i16 %conv_bias_buf_V_108, i16 %conv_bias_buf_V_109, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 13" [tiled_conv.cpp:77]   --->   Operation 306 'call' 'call_ret13' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 307 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_110 = extractvalue i64 %call_ret13" [tiled_conv.cpp:77]   --->   Operation 307 'extractvalue' 'conv_bias_buf_V_110' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 308 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_111 = extractvalue i64 %call_ret13" [tiled_conv.cpp:77]   --->   Operation 308 'extractvalue' 'conv_bias_buf_V_111' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 309 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_112 = extractvalue i64 %call_ret13" [tiled_conv.cpp:77]   --->   Operation 309 'extractvalue' 'conv_bias_buf_V_112' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 310 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_113 = extractvalue i64 %call_ret13" [tiled_conv.cpp:77]   --->   Operation 310 'extractvalue' 'conv_bias_buf_V_113' <Predicate = true> <Delay = 0.00>

State 57 <SV = 56> <Delay = 2.77>
ST_57 : Operation 311 [2/2] (2.77ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_110, i16 %conv_bias_buf_V_111, i16 %conv_bias_buf_V_112, i16 %conv_bias_buf_V_113" [tiled_conv.cpp:86]   --->   Operation 311 'call' 'call_ln86' <Predicate = true> <Delay = 2.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 57> <Delay = 0.00>
ST_58 : Operation 312 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_110, i16 %conv_bias_buf_V_111, i16 %conv_bias_buf_V_112, i16 %conv_bias_buf_V_113" [tiled_conv.cpp:86]   --->   Operation 312 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 58> <Delay = 6.67>
ST_59 : Operation 313 [2/2] (6.67ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 13" [tiled_conv.cpp:94]   --->   Operation 313 'call' 'call_ln94' <Predicate = true> <Delay = 6.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_59 : Operation 314 [2/2] (5.47ns)   --->   "%call_ret14 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_110, i16 %conv_bias_buf_V_111, i16 %conv_bias_buf_V_112, i16 %conv_bias_buf_V_113, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 14" [tiled_conv.cpp:77]   --->   Operation 314 'call' 'call_ret14' <Predicate = true> <Delay = 5.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 59> <Delay = 0.80>
ST_60 : Operation 315 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 13" [tiled_conv.cpp:94]   --->   Operation 315 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 316 [1/2] (0.80ns)   --->   "%call_ret14 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_110, i16 %conv_bias_buf_V_111, i16 %conv_bias_buf_V_112, i16 %conv_bias_buf_V_113, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 14" [tiled_conv.cpp:77]   --->   Operation 316 'call' 'call_ret14' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 317 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_114 = extractvalue i64 %call_ret14" [tiled_conv.cpp:77]   --->   Operation 317 'extractvalue' 'conv_bias_buf_V_114' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 318 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_115 = extractvalue i64 %call_ret14" [tiled_conv.cpp:77]   --->   Operation 318 'extractvalue' 'conv_bias_buf_V_115' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 319 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_116 = extractvalue i64 %call_ret14" [tiled_conv.cpp:77]   --->   Operation 319 'extractvalue' 'conv_bias_buf_V_116' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 320 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_117 = extractvalue i64 %call_ret14" [tiled_conv.cpp:77]   --->   Operation 320 'extractvalue' 'conv_bias_buf_V_117' <Predicate = true> <Delay = 0.00>

State 61 <SV = 60> <Delay = 2.77>
ST_61 : Operation 321 [2/2] (2.77ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_114, i16 %conv_bias_buf_V_115, i16 %conv_bias_buf_V_116, i16 %conv_bias_buf_V_117" [tiled_conv.cpp:86]   --->   Operation 321 'call' 'call_ln86' <Predicate = true> <Delay = 2.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 61> <Delay = 0.00>
ST_62 : Operation 322 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_114, i16 %conv_bias_buf_V_115, i16 %conv_bias_buf_V_116, i16 %conv_bias_buf_V_117" [tiled_conv.cpp:86]   --->   Operation 322 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 62> <Delay = 6.67>
ST_63 : Operation 323 [2/2] (6.67ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 14" [tiled_conv.cpp:94]   --->   Operation 323 'call' 'call_ln94' <Predicate = true> <Delay = 6.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 324 [2/2] (5.47ns)   --->   "%call_ret15 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_114, i16 %conv_bias_buf_V_115, i16 %conv_bias_buf_V_116, i16 %conv_bias_buf_V_117, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 15" [tiled_conv.cpp:77]   --->   Operation 324 'call' 'call_ret15' <Predicate = true> <Delay = 5.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 63> <Delay = 0.80>
ST_64 : Operation 325 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 14" [tiled_conv.cpp:94]   --->   Operation 325 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 326 [1/2] (0.80ns)   --->   "%call_ret15 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_114, i16 %conv_bias_buf_V_115, i16 %conv_bias_buf_V_116, i16 %conv_bias_buf_V_117, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 15" [tiled_conv.cpp:77]   --->   Operation 326 'call' 'call_ret15' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 327 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_118 = extractvalue i64 %call_ret15" [tiled_conv.cpp:77]   --->   Operation 327 'extractvalue' 'conv_bias_buf_V_118' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 328 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_119 = extractvalue i64 %call_ret15" [tiled_conv.cpp:77]   --->   Operation 328 'extractvalue' 'conv_bias_buf_V_119' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 329 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_120 = extractvalue i64 %call_ret15" [tiled_conv.cpp:77]   --->   Operation 329 'extractvalue' 'conv_bias_buf_V_120' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 330 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_121 = extractvalue i64 %call_ret15" [tiled_conv.cpp:77]   --->   Operation 330 'extractvalue' 'conv_bias_buf_V_121' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 331 [1/1] (0.00ns)   --->   "%store_ln55 = store i16 %conv_bias_buf_V_121, i16 %conv_bias_buf_V_67" [tiled_conv.cpp:55]   --->   Operation 331 'store' 'store_ln55' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 332 [1/1] (0.00ns)   --->   "%store_ln55 = store i16 %conv_bias_buf_V_120, i16 %conv_bias_buf_V_66" [tiled_conv.cpp:55]   --->   Operation 332 'store' 'store_ln55' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 333 [1/1] (0.00ns)   --->   "%store_ln55 = store i16 %conv_bias_buf_V_119, i16 %conv_bias_buf_V_65" [tiled_conv.cpp:55]   --->   Operation 333 'store' 'store_ln55' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 334 [1/1] (0.00ns)   --->   "%store_ln55 = store i16 %conv_bias_buf_V_118, i16 %conv_bias_buf_V_64" [tiled_conv.cpp:55]   --->   Operation 334 'store' 'store_ln55' <Predicate = true> <Delay = 0.00>

State 65 <SV = 64> <Delay = 2.77>
ST_65 : Operation 335 [2/2] (2.77ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_118, i16 %conv_bias_buf_V_119, i16 %conv_bias_buf_V_120, i16 %conv_bias_buf_V_121" [tiled_conv.cpp:86]   --->   Operation 335 'call' 'call_ln86' <Predicate = true> <Delay = 2.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 65> <Delay = 0.00>
ST_66 : Operation 336 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_118, i16 %conv_bias_buf_V_119, i16 %conv_bias_buf_V_120, i16 %conv_bias_buf_V_121" [tiled_conv.cpp:86]   --->   Operation 336 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 66> <Delay = 6.67>
ST_67 : Operation 337 [2/2] (6.67ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 15" [tiled_conv.cpp:94]   --->   Operation 337 'call' 'call_ln94' <Predicate = true> <Delay = 6.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 67> <Delay = 0.00>
ST_68 : Operation 338 [1/1] (0.00ns)   --->   "%specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [tiled_conv.cpp:55]   --->   Operation 338 'specloopname' 'specloopname_ln55' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 339 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 15" [tiled_conv.cpp:94]   --->   Operation 339 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_68 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln55 = br void %for.inc" [tiled_conv.cpp:55]   --->   Operation 340 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ wt]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_feature_map]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer_bias]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_feature_map]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ti                      (alloca           ) [ 011111111111111111111111111111111111111111111111111111111111111111111]
conv_bias_buf_V_64      (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_bias_buf_V_65      (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_bias_buf_V_66      (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_bias_buf_V_67      (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
spectopmodule_ln13      (spectopmodule    ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
output_feature_map_read (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
layer_bias_read         (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
layer_weights_read      (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
input_feature_map_read  (read             ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_V           (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_V_1         (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_V_2         (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_V_3         (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_V_4         (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_V_5         (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_V_6         (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_V_7         (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_V_8         (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_V_9         (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_V_10        (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_V_11        (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_V_12        (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_V_13        (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_V_14        (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_V_15        (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_V_16        (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_V_17        (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_V_18        (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_V_19        (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_V_20        (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_V_21        (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_V_22        (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_V_23        (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_V_24        (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_V_25        (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_V_26        (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_V_27        (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_V_28        (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_V_29        (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_V_30        (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_V_31        (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_V_32        (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_V_33        (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_V_34        (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_V_35        (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_V_36        (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_V_37        (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_V_38        (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_V_39        (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_V_40        (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_V_41        (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_V_42        (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_V_43        (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_V_44        (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_45          (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_wt_buf_V           (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_wt_buf_V_1         (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_wt_buf_V_2         (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_wt_buf_V_3         (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_wt_buf_V_4         (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_wt_buf_V_5         (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_wt_buf_V_6         (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_out_buf_V          (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_out_buf_V_addr     (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
conv_out_buf_V_1        (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_out_buf_V_2        (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
conv_out_buf_V_3        (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
store_ln887             (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln52              (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
br_ln52                 (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
ti_1                    (load             ) [ 000111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln52               (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
empty                   (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000]
ti_2                    (add              ) [ 000111111111111111111111111111111111111111111111111111111111111111111]
br_ln52                 (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln52       (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
br_ln55                 (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
ret_ln104               (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tj                      (phi              ) [ 000100000000000000000000000000000000000000000000000000000000000000000]
trunc_ln55              (trunc            ) [ 000011111111111111111111111111111111111111111111111111111111111111111]
icmp_ln55               (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
empty_45                (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000]
tj_1                    (add              ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
br_ln55                 (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_64_load (load             ) [ 000010000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_65_load (load             ) [ 000010000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_66_load (load             ) [ 000010000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_67_load (load             ) [ 000010000000000000000000000000000000000000000000000000000000000000000]
store_ln52              (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
br_ln52                 (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
call_ln63               (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
call_ret                (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V         (extractvalue     ) [ 000001111000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_1       (extractvalue     ) [ 000001111000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_2       (extractvalue     ) [ 000001111000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_3       (extractvalue     ) [ 000001111000000000000000000000000000000000000000000000000000000000000]
call_ln86               (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
call_ln94               (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
call_ret1               (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_4       (extractvalue     ) [ 000000000111100000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_5       (extractvalue     ) [ 000000000111100000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_6       (extractvalue     ) [ 000000000111100000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_7       (extractvalue     ) [ 000000000111100000000000000000000000000000000000000000000000000000000]
call_ln86               (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
call_ln94               (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
call_ret2               (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_8       (extractvalue     ) [ 000000000000011110000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_9       (extractvalue     ) [ 000000000000011110000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_68      (extractvalue     ) [ 000000000000011110000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_69      (extractvalue     ) [ 000000000000011110000000000000000000000000000000000000000000000000000]
call_ln86               (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
call_ln94               (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
call_ret3               (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_70      (extractvalue     ) [ 000000000000000001111000000000000000000000000000000000000000000000000]
conv_bias_buf_V_71      (extractvalue     ) [ 000000000000000001111000000000000000000000000000000000000000000000000]
conv_bias_buf_V_72      (extractvalue     ) [ 000000000000000001111000000000000000000000000000000000000000000000000]
conv_bias_buf_V_73      (extractvalue     ) [ 000000000000000001111000000000000000000000000000000000000000000000000]
call_ln86               (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
call_ln94               (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
call_ret4               (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_74      (extractvalue     ) [ 000000000000000000000111100000000000000000000000000000000000000000000]
conv_bias_buf_V_75      (extractvalue     ) [ 000000000000000000000111100000000000000000000000000000000000000000000]
conv_bias_buf_V_76      (extractvalue     ) [ 000000000000000000000111100000000000000000000000000000000000000000000]
conv_bias_buf_V_77      (extractvalue     ) [ 000000000000000000000111100000000000000000000000000000000000000000000]
call_ln86               (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
call_ln94               (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
call_ret5               (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_78      (extractvalue     ) [ 000000000000000000000000011110000000000000000000000000000000000000000]
conv_bias_buf_V_79      (extractvalue     ) [ 000000000000000000000000011110000000000000000000000000000000000000000]
conv_bias_buf_V_80      (extractvalue     ) [ 000000000000000000000000011110000000000000000000000000000000000000000]
conv_bias_buf_V_81      (extractvalue     ) [ 000000000000000000000000011110000000000000000000000000000000000000000]
call_ln86               (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
call_ln94               (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
call_ret6               (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_82      (extractvalue     ) [ 000000000000000000000000000001111000000000000000000000000000000000000]
conv_bias_buf_V_83      (extractvalue     ) [ 000000000000000000000000000001111000000000000000000000000000000000000]
conv_bias_buf_V_84      (extractvalue     ) [ 000000000000000000000000000001111000000000000000000000000000000000000]
conv_bias_buf_V_85      (extractvalue     ) [ 000000000000000000000000000001111000000000000000000000000000000000000]
call_ln86               (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
call_ln94               (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
call_ret7               (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_86      (extractvalue     ) [ 000000000000000000000000000000000111100000000000000000000000000000000]
conv_bias_buf_V_87      (extractvalue     ) [ 000000000000000000000000000000000111100000000000000000000000000000000]
conv_bias_buf_V_88      (extractvalue     ) [ 000000000000000000000000000000000111100000000000000000000000000000000]
conv_bias_buf_V_89      (extractvalue     ) [ 000000000000000000000000000000000111100000000000000000000000000000000]
call_ln86               (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
call_ln94               (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
call_ret8               (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_90      (extractvalue     ) [ 000000000000000000000000000000000000011110000000000000000000000000000]
conv_bias_buf_V_91      (extractvalue     ) [ 000000000000000000000000000000000000011110000000000000000000000000000]
conv_bias_buf_V_92      (extractvalue     ) [ 000000000000000000000000000000000000011110000000000000000000000000000]
conv_bias_buf_V_93      (extractvalue     ) [ 000000000000000000000000000000000000011110000000000000000000000000000]
call_ln86               (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
call_ln94               (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
call_ret9               (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_94      (extractvalue     ) [ 000000000000000000000000000000000000000001111000000000000000000000000]
conv_bias_buf_V_95      (extractvalue     ) [ 000000000000000000000000000000000000000001111000000000000000000000000]
conv_bias_buf_V_96      (extractvalue     ) [ 000000000000000000000000000000000000000001111000000000000000000000000]
conv_bias_buf_V_97      (extractvalue     ) [ 000000000000000000000000000000000000000001111000000000000000000000000]
call_ln86               (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
call_ln94               (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
call_ret10              (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_98      (extractvalue     ) [ 000000000000000000000000000000000000000000000111100000000000000000000]
conv_bias_buf_V_99      (extractvalue     ) [ 000000000000000000000000000000000000000000000111100000000000000000000]
conv_bias_buf_V_100     (extractvalue     ) [ 000000000000000000000000000000000000000000000111100000000000000000000]
conv_bias_buf_V_101     (extractvalue     ) [ 000000000000000000000000000000000000000000000111100000000000000000000]
call_ln86               (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
call_ln94               (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
call_ret11              (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_102     (extractvalue     ) [ 000000000000000000000000000000000000000000000000011110000000000000000]
conv_bias_buf_V_103     (extractvalue     ) [ 000000000000000000000000000000000000000000000000011110000000000000000]
conv_bias_buf_V_104     (extractvalue     ) [ 000000000000000000000000000000000000000000000000011110000000000000000]
conv_bias_buf_V_105     (extractvalue     ) [ 000000000000000000000000000000000000000000000000011110000000000000000]
call_ln86               (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
call_ln94               (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
call_ret12              (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_106     (extractvalue     ) [ 000000000000000000000000000000000000000000000000000001111000000000000]
conv_bias_buf_V_107     (extractvalue     ) [ 000000000000000000000000000000000000000000000000000001111000000000000]
conv_bias_buf_V_108     (extractvalue     ) [ 000000000000000000000000000000000000000000000000000001111000000000000]
conv_bias_buf_V_109     (extractvalue     ) [ 000000000000000000000000000000000000000000000000000001111000000000000]
call_ln86               (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
call_ln94               (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
call_ret13              (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_110     (extractvalue     ) [ 000000000000000000000000000000000000000000000000000000000111100000000]
conv_bias_buf_V_111     (extractvalue     ) [ 000000000000000000000000000000000000000000000000000000000111100000000]
conv_bias_buf_V_112     (extractvalue     ) [ 000000000000000000000000000000000000000000000000000000000111100000000]
conv_bias_buf_V_113     (extractvalue     ) [ 000000000000000000000000000000000000000000000000000000000111100000000]
call_ln86               (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
call_ln94               (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
call_ret14              (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_114     (extractvalue     ) [ 000000000000000000000000000000000000000000000000000000000000011110000]
conv_bias_buf_V_115     (extractvalue     ) [ 000000000000000000000000000000000000000000000000000000000000011110000]
conv_bias_buf_V_116     (extractvalue     ) [ 000000000000000000000000000000000000000000000000000000000000011110000]
conv_bias_buf_V_117     (extractvalue     ) [ 000000000000000000000000000000000000000000000000000000000000011110000]
call_ln86               (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
call_ln94               (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
call_ret15              (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_V_118     (extractvalue     ) [ 000000000000000000000000000000000000000000000000000000000000000001100]
conv_bias_buf_V_119     (extractvalue     ) [ 000000000000000000000000000000000000000000000000000000000000000001100]
conv_bias_buf_V_120     (extractvalue     ) [ 000000000000000000000000000000000000000000000000000000000000000001100]
conv_bias_buf_V_121     (extractvalue     ) [ 000000000000000000000000000000000000000000000000000000000000000001100]
store_ln55              (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln55              (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln55              (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
store_ln55              (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
call_ln86               (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln55       (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
call_ln94               (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000]
br_ln55                 (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="wt">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_feature_map">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_feature_map"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_weights"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer_bias">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_bias"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_feature_map">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_feature_map"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_input_tile_block_from_DRAM"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_layer_params_from_DRAM"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_7x7"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_output_tile_to_DRAM"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="126" class="1004" name="ti_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ti/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="conv_bias_buf_V_64_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_bias_buf_V_64/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="conv_bias_buf_V_65_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_bias_buf_V_65/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="conv_bias_buf_V_66_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_bias_buf_V_66/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="conv_bias_buf_V_67_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_bias_buf_V_67/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="conv_in_buf_V_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="conv_in_buf_V_1_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="conv_in_buf_V_2_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_2/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="conv_in_buf_V_3_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_3/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="conv_in_buf_V_4_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_4/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="conv_in_buf_V_5_alloca_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_5/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="conv_in_buf_V_6_alloca_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_6/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="conv_in_buf_V_7_alloca_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_7/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="conv_in_buf_V_8_alloca_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_8/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="conv_in_buf_V_9_alloca_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_9/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="conv_in_buf_V_10_alloca_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_10/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="conv_in_buf_V_11_alloca_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_11/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="conv_in_buf_V_12_alloca_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_12/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="conv_in_buf_V_13_alloca_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_13/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="conv_in_buf_V_14_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_14/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="conv_in_buf_V_15_alloca_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_15/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="conv_in_buf_V_16_alloca_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_16/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="conv_in_buf_V_17_alloca_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_17/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="conv_in_buf_V_18_alloca_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_18/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="conv_in_buf_V_19_alloca_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_19/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="conv_in_buf_V_20_alloca_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_20/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="conv_in_buf_V_21_alloca_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_21/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="conv_in_buf_V_22_alloca_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_22/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="conv_in_buf_V_23_alloca_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_23/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="conv_in_buf_V_24_alloca_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_24/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="conv_in_buf_V_25_alloca_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_25/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="conv_in_buf_V_26_alloca_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_26/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="conv_in_buf_V_27_alloca_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_27/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="conv_in_buf_V_28_alloca_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_28/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="conv_in_buf_V_29_alloca_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_29/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="conv_in_buf_V_30_alloca_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_30/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="conv_in_buf_V_31_alloca_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_31/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="conv_in_buf_V_32_alloca_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_32/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="conv_in_buf_V_33_alloca_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_33/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="conv_in_buf_V_34_alloca_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_34/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="conv_in_buf_V_35_alloca_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_35/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="conv_in_buf_V_36_alloca_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_36/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="conv_in_buf_V_37_alloca_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_37/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="conv_in_buf_V_38_alloca_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_38/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="conv_in_buf_V_39_alloca_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_39/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="conv_in_buf_V_40_alloca_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_40/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="conv_in_buf_V_41_alloca_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_41/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="conv_in_buf_V_42_alloca_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_42/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="conv_in_buf_V_43_alloca_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_43/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="conv_in_buf_V_44_alloca_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_44/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="conv_in_buf_45_alloca_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_45/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="conv_wt_buf_V_alloca_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="conv_wt_buf_V_1_alloca_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_1/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="conv_wt_buf_V_2_alloca_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_2/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="conv_wt_buf_V_3_alloca_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_3/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="conv_wt_buf_V_4_alloca_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_4/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="conv_wt_buf_V_5_alloca_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_5/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="conv_wt_buf_V_6_alloca_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_V_6/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="conv_out_buf_V_alloca_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_out_buf_V/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="conv_out_buf_V_1_alloca_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_out_buf_V_1/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="conv_out_buf_V_2_alloca_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_out_buf_V_2/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="conv_out_buf_V_3_alloca_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_out_buf_V_3/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="output_feature_map_read_read_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="64" slack="0"/>
<pin id="376" dir="0" index="1" bw="64" slack="0"/>
<pin id="377" dir="1" index="2" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_feature_map_read/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="layer_bias_read_read_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="64" slack="0"/>
<pin id="382" dir="0" index="1" bw="64" slack="0"/>
<pin id="383" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer_bias_read/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="layer_weights_read_read_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="64" slack="0"/>
<pin id="388" dir="0" index="1" bw="64" slack="0"/>
<pin id="389" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer_weights_read/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="input_feature_map_read_read_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="64" slack="0"/>
<pin id="394" dir="0" index="1" bw="64" slack="0"/>
<pin id="395" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_feature_map_read/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="conv_out_buf_V_addr_gep_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="16" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="0" index="2" bw="1" slack="0"/>
<pin id="402" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_buf_V_addr/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="store_ln887_access_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="9" slack="0"/>
<pin id="408" dir="0" index="1" bw="16" slack="0"/>
<pin id="409" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="410" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln887/1 "/>
</bind>
</comp>

<comp id="413" class="1005" name="tj_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="6" slack="1"/>
<pin id="415" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tj (phireg) "/>
</bind>
</comp>

<comp id="417" class="1004" name="tj_phi_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="1"/>
<pin id="419" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="420" dir="0" index="2" bw="6" slack="0"/>
<pin id="421" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="422" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tj/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="grp_load_input_tile_block_from_DRAM_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="0" slack="0"/>
<pin id="426" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="427" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="428" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="429" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="430" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="431" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="432" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="433" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="434" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="435" dir="0" index="10" bw="16" slack="2147483647"/>
<pin id="436" dir="0" index="11" bw="16" slack="2147483647"/>
<pin id="437" dir="0" index="12" bw="16" slack="2147483647"/>
<pin id="438" dir="0" index="13" bw="16" slack="2147483647"/>
<pin id="439" dir="0" index="14" bw="16" slack="2147483647"/>
<pin id="440" dir="0" index="15" bw="16" slack="2147483647"/>
<pin id="441" dir="0" index="16" bw="16" slack="2147483647"/>
<pin id="442" dir="0" index="17" bw="16" slack="2147483647"/>
<pin id="443" dir="0" index="18" bw="16" slack="2147483647"/>
<pin id="444" dir="0" index="19" bw="16" slack="2147483647"/>
<pin id="445" dir="0" index="20" bw="16" slack="2147483647"/>
<pin id="446" dir="0" index="21" bw="16" slack="2147483647"/>
<pin id="447" dir="0" index="22" bw="16" slack="2147483647"/>
<pin id="448" dir="0" index="23" bw="16" slack="2147483647"/>
<pin id="449" dir="0" index="24" bw="16" slack="2147483647"/>
<pin id="450" dir="0" index="25" bw="16" slack="2147483647"/>
<pin id="451" dir="0" index="26" bw="16" slack="2147483647"/>
<pin id="452" dir="0" index="27" bw="16" slack="2147483647"/>
<pin id="453" dir="0" index="28" bw="16" slack="2147483647"/>
<pin id="454" dir="0" index="29" bw="16" slack="2147483647"/>
<pin id="455" dir="0" index="30" bw="16" slack="2147483647"/>
<pin id="456" dir="0" index="31" bw="16" slack="2147483647"/>
<pin id="457" dir="0" index="32" bw="16" slack="2147483647"/>
<pin id="458" dir="0" index="33" bw="16" slack="2147483647"/>
<pin id="459" dir="0" index="34" bw="16" slack="2147483647"/>
<pin id="460" dir="0" index="35" bw="16" slack="2147483647"/>
<pin id="461" dir="0" index="36" bw="16" slack="2147483647"/>
<pin id="462" dir="0" index="37" bw="16" slack="2147483647"/>
<pin id="463" dir="0" index="38" bw="16" slack="2147483647"/>
<pin id="464" dir="0" index="39" bw="16" slack="2147483647"/>
<pin id="465" dir="0" index="40" bw="16" slack="2147483647"/>
<pin id="466" dir="0" index="41" bw="16" slack="2147483647"/>
<pin id="467" dir="0" index="42" bw="16" slack="2147483647"/>
<pin id="468" dir="0" index="43" bw="16" slack="2147483647"/>
<pin id="469" dir="0" index="44" bw="16" slack="2147483647"/>
<pin id="470" dir="0" index="45" bw="16" slack="2147483647"/>
<pin id="471" dir="0" index="46" bw="16" slack="2147483647"/>
<pin id="472" dir="0" index="47" bw="16" slack="0"/>
<pin id="473" dir="0" index="48" bw="64" slack="2"/>
<pin id="474" dir="0" index="49" bw="5" slack="2"/>
<pin id="475" dir="0" index="50" bw="5" slack="0"/>
<pin id="476" dir="1" index="51" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln63/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="grp_load_layer_params_from_DRAM_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="64" slack="0"/>
<pin id="481" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="482" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="483" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="484" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="485" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="486" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="487" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="488" dir="0" index="8" bw="16" slack="0"/>
<pin id="489" dir="0" index="9" bw="16" slack="0"/>
<pin id="490" dir="0" index="10" bw="16" slack="0"/>
<pin id="491" dir="0" index="11" bw="16" slack="0"/>
<pin id="492" dir="0" index="12" bw="16" slack="0"/>
<pin id="493" dir="0" index="13" bw="64" slack="2"/>
<pin id="494" dir="0" index="14" bw="64" slack="2"/>
<pin id="495" dir="0" index="15" bw="4" slack="0"/>
<pin id="496" dir="1" index="16" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/3 call_ret1/7 call_ret2/11 call_ret3/15 call_ret4/19 call_ret5/23 call_ret6/27 call_ret7/31 call_ret8/35 call_ret9/39 call_ret10/43 call_ret11/47 call_ret12/51 call_ret13/55 call_ret14/59 call_ret15/63 "/>
</bind>
</comp>

<comp id="515" class="1004" name="grp_conv_7x7_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="0" slack="0"/>
<pin id="517" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="518" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="519" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="520" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="521" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="522" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="523" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="524" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="525" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="526" dir="0" index="10" bw="16" slack="2147483647"/>
<pin id="527" dir="0" index="11" bw="16" slack="2147483647"/>
<pin id="528" dir="0" index="12" bw="16" slack="2147483647"/>
<pin id="529" dir="0" index="13" bw="16" slack="2147483647"/>
<pin id="530" dir="0" index="14" bw="16" slack="2147483647"/>
<pin id="531" dir="0" index="15" bw="16" slack="2147483647"/>
<pin id="532" dir="0" index="16" bw="16" slack="2147483647"/>
<pin id="533" dir="0" index="17" bw="16" slack="2147483647"/>
<pin id="534" dir="0" index="18" bw="16" slack="2147483647"/>
<pin id="535" dir="0" index="19" bw="16" slack="2147483647"/>
<pin id="536" dir="0" index="20" bw="16" slack="2147483647"/>
<pin id="537" dir="0" index="21" bw="16" slack="2147483647"/>
<pin id="538" dir="0" index="22" bw="16" slack="2147483647"/>
<pin id="539" dir="0" index="23" bw="16" slack="2147483647"/>
<pin id="540" dir="0" index="24" bw="16" slack="2147483647"/>
<pin id="541" dir="0" index="25" bw="16" slack="2147483647"/>
<pin id="542" dir="0" index="26" bw="16" slack="2147483647"/>
<pin id="543" dir="0" index="27" bw="16" slack="2147483647"/>
<pin id="544" dir="0" index="28" bw="16" slack="2147483647"/>
<pin id="545" dir="0" index="29" bw="16" slack="2147483647"/>
<pin id="546" dir="0" index="30" bw="16" slack="2147483647"/>
<pin id="547" dir="0" index="31" bw="16" slack="2147483647"/>
<pin id="548" dir="0" index="32" bw="16" slack="2147483647"/>
<pin id="549" dir="0" index="33" bw="16" slack="2147483647"/>
<pin id="550" dir="0" index="34" bw="16" slack="2147483647"/>
<pin id="551" dir="0" index="35" bw="16" slack="2147483647"/>
<pin id="552" dir="0" index="36" bw="16" slack="2147483647"/>
<pin id="553" dir="0" index="37" bw="16" slack="2147483647"/>
<pin id="554" dir="0" index="38" bw="16" slack="2147483647"/>
<pin id="555" dir="0" index="39" bw="16" slack="2147483647"/>
<pin id="556" dir="0" index="40" bw="16" slack="2147483647"/>
<pin id="557" dir="0" index="41" bw="16" slack="2147483647"/>
<pin id="558" dir="0" index="42" bw="16" slack="2147483647"/>
<pin id="559" dir="0" index="43" bw="16" slack="2147483647"/>
<pin id="560" dir="0" index="44" bw="16" slack="2147483647"/>
<pin id="561" dir="0" index="45" bw="16" slack="2147483647"/>
<pin id="562" dir="0" index="46" bw="16" slack="2147483647"/>
<pin id="563" dir="0" index="47" bw="16" slack="2147483647"/>
<pin id="564" dir="0" index="48" bw="16" slack="2147483647"/>
<pin id="565" dir="0" index="49" bw="16" slack="2147483647"/>
<pin id="566" dir="0" index="50" bw="16" slack="2147483647"/>
<pin id="567" dir="0" index="51" bw="16" slack="1"/>
<pin id="568" dir="0" index="52" bw="16" slack="1"/>
<pin id="569" dir="0" index="53" bw="16" slack="1"/>
<pin id="570" dir="0" index="54" bw="16" slack="1"/>
<pin id="571" dir="1" index="55" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln86/5 call_ln86/9 call_ln86/13 call_ln86/17 call_ln86/21 call_ln86/25 call_ln86/29 call_ln86/33 call_ln86/37 call_ln86/41 call_ln86/45 call_ln86/49 call_ln86/53 call_ln86/57 call_ln86/61 call_ln86/65 "/>
</bind>
</comp>

<comp id="573" class="1004" name="grp_store_output_tile_to_DRAM_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="0" slack="0"/>
<pin id="575" dir="0" index="1" bw="16" slack="0"/>
<pin id="576" dir="0" index="2" bw="64" slack="6"/>
<pin id="577" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="578" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="579" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="580" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="581" dir="0" index="7" bw="5" slack="5"/>
<pin id="582" dir="0" index="8" bw="5" slack="4"/>
<pin id="583" dir="0" index="9" bw="4" slack="0"/>
<pin id="584" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln94/7 call_ln94/11 call_ln94/15 call_ln94/19 call_ln94/23 call_ln94/27 call_ln94/31 call_ln94/35 call_ln94/39 call_ln94/43 call_ln94/47 call_ln94/51 call_ln94/55 call_ln94/59 call_ln94/63 call_ln94/67 "/>
</bind>
</comp>

<comp id="603" class="1004" name="grp_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="64" slack="0"/>
<pin id="605" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="conv_bias_buf_V/4 conv_bias_buf_V_4/8 conv_bias_buf_V_8/12 conv_bias_buf_V_70/16 conv_bias_buf_V_74/20 conv_bias_buf_V_78/24 conv_bias_buf_V_82/28 conv_bias_buf_V_86/32 conv_bias_buf_V_90/36 conv_bias_buf_V_94/40 conv_bias_buf_V_98/44 conv_bias_buf_V_102/48 conv_bias_buf_V_106/52 conv_bias_buf_V_110/56 conv_bias_buf_V_114/60 conv_bias_buf_V_118/64 "/>
</bind>
</comp>

<comp id="607" class="1004" name="grp_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="64" slack="0"/>
<pin id="609" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="conv_bias_buf_V_1/4 conv_bias_buf_V_5/8 conv_bias_buf_V_9/12 conv_bias_buf_V_71/16 conv_bias_buf_V_75/20 conv_bias_buf_V_79/24 conv_bias_buf_V_83/28 conv_bias_buf_V_87/32 conv_bias_buf_V_91/36 conv_bias_buf_V_95/40 conv_bias_buf_V_99/44 conv_bias_buf_V_103/48 conv_bias_buf_V_107/52 conv_bias_buf_V_111/56 conv_bias_buf_V_115/60 conv_bias_buf_V_119/64 "/>
</bind>
</comp>

<comp id="611" class="1004" name="grp_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="64" slack="0"/>
<pin id="613" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="conv_bias_buf_V_2/4 conv_bias_buf_V_6/8 conv_bias_buf_V_68/12 conv_bias_buf_V_72/16 conv_bias_buf_V_76/20 conv_bias_buf_V_80/24 conv_bias_buf_V_84/28 conv_bias_buf_V_88/32 conv_bias_buf_V_92/36 conv_bias_buf_V_96/40 conv_bias_buf_V_100/44 conv_bias_buf_V_104/48 conv_bias_buf_V_108/52 conv_bias_buf_V_112/56 conv_bias_buf_V_116/60 conv_bias_buf_V_120/64 "/>
</bind>
</comp>

<comp id="615" class="1004" name="grp_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="64" slack="0"/>
<pin id="617" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="conv_bias_buf_V_3/4 conv_bias_buf_V_7/8 conv_bias_buf_V_69/12 conv_bias_buf_V_73/16 conv_bias_buf_V_77/20 conv_bias_buf_V_81/24 conv_bias_buf_V_85/28 conv_bias_buf_V_89/32 conv_bias_buf_V_93/36 conv_bias_buf_V_97/40 conv_bias_buf_V_101/44 conv_bias_buf_V_105/48 conv_bias_buf_V_109/52 conv_bias_buf_V_113/56 conv_bias_buf_V_117/60 conv_bias_buf_V_121/64 "/>
</bind>
</comp>

<comp id="619" class="1005" name="reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="16" slack="1"/>
<pin id="621" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv_bias_buf_V conv_bias_buf_V_4 conv_bias_buf_V_8 conv_bias_buf_V_70 conv_bias_buf_V_74 conv_bias_buf_V_78 conv_bias_buf_V_82 conv_bias_buf_V_86 conv_bias_buf_V_90 conv_bias_buf_V_94 conv_bias_buf_V_98 conv_bias_buf_V_102 conv_bias_buf_V_106 conv_bias_buf_V_110 conv_bias_buf_V_114 conv_bias_buf_V_118 "/>
</bind>
</comp>

<comp id="625" class="1005" name="reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="16" slack="1"/>
<pin id="627" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv_bias_buf_V_1 conv_bias_buf_V_5 conv_bias_buf_V_9 conv_bias_buf_V_71 conv_bias_buf_V_75 conv_bias_buf_V_79 conv_bias_buf_V_83 conv_bias_buf_V_87 conv_bias_buf_V_91 conv_bias_buf_V_95 conv_bias_buf_V_99 conv_bias_buf_V_103 conv_bias_buf_V_107 conv_bias_buf_V_111 conv_bias_buf_V_115 conv_bias_buf_V_119 "/>
</bind>
</comp>

<comp id="631" class="1005" name="reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="16" slack="1"/>
<pin id="633" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv_bias_buf_V_2 conv_bias_buf_V_6 conv_bias_buf_V_68 conv_bias_buf_V_72 conv_bias_buf_V_76 conv_bias_buf_V_80 conv_bias_buf_V_84 conv_bias_buf_V_88 conv_bias_buf_V_92 conv_bias_buf_V_96 conv_bias_buf_V_100 conv_bias_buf_V_104 conv_bias_buf_V_108 conv_bias_buf_V_112 conv_bias_buf_V_116 conv_bias_buf_V_120 "/>
</bind>
</comp>

<comp id="637" class="1005" name="reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="16" slack="1"/>
<pin id="639" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv_bias_buf_V_3 conv_bias_buf_V_7 conv_bias_buf_V_69 conv_bias_buf_V_73 conv_bias_buf_V_77 conv_bias_buf_V_81 conv_bias_buf_V_85 conv_bias_buf_V_89 conv_bias_buf_V_93 conv_bias_buf_V_97 conv_bias_buf_V_101 conv_bias_buf_V_105 conv_bias_buf_V_109 conv_bias_buf_V_113 conv_bias_buf_V_117 conv_bias_buf_V_121 "/>
</bind>
</comp>

<comp id="643" class="1004" name="store_ln52_store_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="5" slack="0"/>
<pin id="646" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/1 "/>
</bind>
</comp>

<comp id="648" class="1004" name="ti_1_load_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="5" slack="1"/>
<pin id="650" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ti_1/2 "/>
</bind>
</comp>

<comp id="651" class="1004" name="icmp_ln52_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="5" slack="0"/>
<pin id="653" dir="0" index="1" bw="5" slack="0"/>
<pin id="654" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/2 "/>
</bind>
</comp>

<comp id="657" class="1004" name="ti_2_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="5" slack="0"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ti_2/2 "/>
</bind>
</comp>

<comp id="663" class="1004" name="trunc_ln55_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="6" slack="0"/>
<pin id="665" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln55/3 "/>
</bind>
</comp>

<comp id="668" class="1004" name="icmp_ln55_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="6" slack="0"/>
<pin id="670" dir="0" index="1" bw="6" slack="0"/>
<pin id="671" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/3 "/>
</bind>
</comp>

<comp id="674" class="1004" name="tj_1_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="6" slack="0"/>
<pin id="676" dir="0" index="1" bw="1" slack="0"/>
<pin id="677" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tj_1/3 "/>
</bind>
</comp>

<comp id="680" class="1004" name="conv_bias_buf_V_64_load_load_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="16" slack="2"/>
<pin id="682" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_buf_V_64_load/3 "/>
</bind>
</comp>

<comp id="684" class="1004" name="conv_bias_buf_V_65_load_load_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="16" slack="2"/>
<pin id="686" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_buf_V_65_load/3 "/>
</bind>
</comp>

<comp id="688" class="1004" name="conv_bias_buf_V_66_load_load_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="16" slack="2"/>
<pin id="690" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_buf_V_66_load/3 "/>
</bind>
</comp>

<comp id="692" class="1004" name="conv_bias_buf_V_67_load_load_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="16" slack="2"/>
<pin id="694" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_buf_V_67_load/3 "/>
</bind>
</comp>

<comp id="696" class="1004" name="store_ln52_store_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="5" slack="1"/>
<pin id="698" dir="0" index="1" bw="5" slack="2"/>
<pin id="699" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/3 "/>
</bind>
</comp>

<comp id="700" class="1004" name="store_ln55_store_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="16" slack="0"/>
<pin id="702" dir="0" index="1" bw="16" slack="63"/>
<pin id="703" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/64 "/>
</bind>
</comp>

<comp id="705" class="1004" name="store_ln55_store_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="16" slack="0"/>
<pin id="707" dir="0" index="1" bw="16" slack="63"/>
<pin id="708" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/64 "/>
</bind>
</comp>

<comp id="710" class="1004" name="store_ln55_store_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="16" slack="0"/>
<pin id="712" dir="0" index="1" bw="16" slack="63"/>
<pin id="713" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/64 "/>
</bind>
</comp>

<comp id="715" class="1004" name="store_ln55_store_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="16" slack="0"/>
<pin id="717" dir="0" index="1" bw="16" slack="63"/>
<pin id="718" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/64 "/>
</bind>
</comp>

<comp id="720" class="1005" name="ti_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="5" slack="0"/>
<pin id="722" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="ti "/>
</bind>
</comp>

<comp id="727" class="1005" name="conv_bias_buf_V_64_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="16" slack="2"/>
<pin id="729" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="conv_bias_buf_V_64 "/>
</bind>
</comp>

<comp id="733" class="1005" name="conv_bias_buf_V_65_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="16" slack="2"/>
<pin id="735" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="conv_bias_buf_V_65 "/>
</bind>
</comp>

<comp id="739" class="1005" name="conv_bias_buf_V_66_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="16" slack="2"/>
<pin id="741" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="conv_bias_buf_V_66 "/>
</bind>
</comp>

<comp id="745" class="1005" name="conv_bias_buf_V_67_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="16" slack="2"/>
<pin id="747" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="conv_bias_buf_V_67 "/>
</bind>
</comp>

<comp id="751" class="1005" name="output_feature_map_read_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="64" slack="6"/>
<pin id="753" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="output_feature_map_read "/>
</bind>
</comp>

<comp id="756" class="1005" name="layer_bias_read_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="64" slack="2"/>
<pin id="758" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="layer_bias_read "/>
</bind>
</comp>

<comp id="761" class="1005" name="layer_weights_read_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="64" slack="2"/>
<pin id="763" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="layer_weights_read "/>
</bind>
</comp>

<comp id="766" class="1005" name="input_feature_map_read_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="64" slack="2"/>
<pin id="768" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="input_feature_map_read "/>
</bind>
</comp>

<comp id="771" class="1005" name="ti_1_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="5" slack="2"/>
<pin id="773" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="ti_1 "/>
</bind>
</comp>

<comp id="780" class="1005" name="ti_2_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="5" slack="1"/>
<pin id="782" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ti_2 "/>
</bind>
</comp>

<comp id="785" class="1005" name="trunc_ln55_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="5" slack="1"/>
<pin id="787" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln55 "/>
</bind>
</comp>

<comp id="794" class="1005" name="tj_1_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="6" slack="0"/>
<pin id="796" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="tj_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="129"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="56" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="56" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="56" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="56" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="56" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="56" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="56" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="56" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="56" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="56" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="56" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="56" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="56" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="56" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="56" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="56" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="56" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="56" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="56" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="56" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="56" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="56" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="56" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="56" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="56" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="56" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="56" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="56" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="56" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="56" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="56" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="56" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="56" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="56" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="56" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="56" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="56" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="56" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="56" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="56" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="56" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="56" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="56" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="56" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="56" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="56" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="56" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="56" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="56" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="56" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="56" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="56" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="56" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="56" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="56" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="56" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="56" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="378"><net_src comp="54" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="10" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="54" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="8" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="54" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="6" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="54" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="4" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="403"><net_src comp="358" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="58" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="58" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="411"><net_src comp="60" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="412"><net_src comp="398" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="416"><net_src comp="76" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="423"><net_src comp="413" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="477"><net_src comp="84" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="478"><net_src comp="0" pin="0"/><net_sink comp="424" pin=47"/></net>

<net id="497"><net_src comp="86" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="498"><net_src comp="2" pin="0"/><net_sink comp="479" pin=12"/></net>

<net id="499"><net_src comp="88" pin="0"/><net_sink comp="479" pin=15"/></net>

<net id="500"><net_src comp="94" pin="0"/><net_sink comp="479" pin=15"/></net>

<net id="501"><net_src comp="96" pin="0"/><net_sink comp="479" pin=15"/></net>

<net id="502"><net_src comp="98" pin="0"/><net_sink comp="479" pin=15"/></net>

<net id="503"><net_src comp="100" pin="0"/><net_sink comp="479" pin=15"/></net>

<net id="504"><net_src comp="102" pin="0"/><net_sink comp="479" pin=15"/></net>

<net id="505"><net_src comp="104" pin="0"/><net_sink comp="479" pin=15"/></net>

<net id="506"><net_src comp="106" pin="0"/><net_sink comp="479" pin=15"/></net>

<net id="507"><net_src comp="108" pin="0"/><net_sink comp="479" pin=15"/></net>

<net id="508"><net_src comp="110" pin="0"/><net_sink comp="479" pin=15"/></net>

<net id="509"><net_src comp="112" pin="0"/><net_sink comp="479" pin=15"/></net>

<net id="510"><net_src comp="114" pin="0"/><net_sink comp="479" pin=15"/></net>

<net id="511"><net_src comp="116" pin="0"/><net_sink comp="479" pin=15"/></net>

<net id="512"><net_src comp="118" pin="0"/><net_sink comp="479" pin=15"/></net>

<net id="513"><net_src comp="120" pin="0"/><net_sink comp="479" pin=15"/></net>

<net id="514"><net_src comp="122" pin="0"/><net_sink comp="479" pin=15"/></net>

<net id="572"><net_src comp="90" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="585"><net_src comp="92" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="586"><net_src comp="0" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="587"><net_src comp="88" pin="0"/><net_sink comp="573" pin=9"/></net>

<net id="588"><net_src comp="94" pin="0"/><net_sink comp="573" pin=9"/></net>

<net id="589"><net_src comp="96" pin="0"/><net_sink comp="573" pin=9"/></net>

<net id="590"><net_src comp="98" pin="0"/><net_sink comp="573" pin=9"/></net>

<net id="591"><net_src comp="100" pin="0"/><net_sink comp="573" pin=9"/></net>

<net id="592"><net_src comp="102" pin="0"/><net_sink comp="573" pin=9"/></net>

<net id="593"><net_src comp="104" pin="0"/><net_sink comp="573" pin=9"/></net>

<net id="594"><net_src comp="106" pin="0"/><net_sink comp="573" pin=9"/></net>

<net id="595"><net_src comp="108" pin="0"/><net_sink comp="573" pin=9"/></net>

<net id="596"><net_src comp="110" pin="0"/><net_sink comp="573" pin=9"/></net>

<net id="597"><net_src comp="112" pin="0"/><net_sink comp="573" pin=9"/></net>

<net id="598"><net_src comp="114" pin="0"/><net_sink comp="573" pin=9"/></net>

<net id="599"><net_src comp="116" pin="0"/><net_sink comp="573" pin=9"/></net>

<net id="600"><net_src comp="118" pin="0"/><net_sink comp="573" pin=9"/></net>

<net id="601"><net_src comp="120" pin="0"/><net_sink comp="573" pin=9"/></net>

<net id="602"><net_src comp="122" pin="0"/><net_sink comp="573" pin=9"/></net>

<net id="606"><net_src comp="479" pin="16"/><net_sink comp="603" pin=0"/></net>

<net id="610"><net_src comp="479" pin="16"/><net_sink comp="607" pin=0"/></net>

<net id="614"><net_src comp="479" pin="16"/><net_sink comp="611" pin=0"/></net>

<net id="618"><net_src comp="479" pin="16"/><net_sink comp="615" pin=0"/></net>

<net id="622"><net_src comp="603" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="515" pin=51"/></net>

<net id="624"><net_src comp="619" pin="1"/><net_sink comp="479" pin=8"/></net>

<net id="628"><net_src comp="607" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="515" pin=52"/></net>

<net id="630"><net_src comp="625" pin="1"/><net_sink comp="479" pin=9"/></net>

<net id="634"><net_src comp="611" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="515" pin=53"/></net>

<net id="636"><net_src comp="631" pin="1"/><net_sink comp="479" pin=10"/></net>

<net id="640"><net_src comp="615" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="515" pin=54"/></net>

<net id="642"><net_src comp="637" pin="1"/><net_sink comp="479" pin=11"/></net>

<net id="647"><net_src comp="62" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="655"><net_src comp="648" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="64" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="648" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="70" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="666"><net_src comp="417" pin="4"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="424" pin=50"/></net>

<net id="672"><net_src comp="417" pin="4"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="78" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="678"><net_src comp="417" pin="4"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="82" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="683"><net_src comp="680" pin="1"/><net_sink comp="479" pin=8"/></net>

<net id="687"><net_src comp="684" pin="1"/><net_sink comp="479" pin=9"/></net>

<net id="691"><net_src comp="688" pin="1"/><net_sink comp="479" pin=10"/></net>

<net id="695"><net_src comp="692" pin="1"/><net_sink comp="479" pin=11"/></net>

<net id="704"><net_src comp="615" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="709"><net_src comp="611" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="714"><net_src comp="607" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="719"><net_src comp="603" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="723"><net_src comp="126" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="725"><net_src comp="720" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="726"><net_src comp="720" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="730"><net_src comp="130" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="732"><net_src comp="727" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="736"><net_src comp="134" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="738"><net_src comp="733" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="742"><net_src comp="138" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="744"><net_src comp="739" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="748"><net_src comp="142" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="750"><net_src comp="745" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="754"><net_src comp="374" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="573" pin=2"/></net>

<net id="759"><net_src comp="380" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="479" pin=14"/></net>

<net id="764"><net_src comp="386" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="479" pin=13"/></net>

<net id="769"><net_src comp="392" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="424" pin=48"/></net>

<net id="774"><net_src comp="648" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="424" pin=49"/></net>

<net id="776"><net_src comp="771" pin="1"/><net_sink comp="573" pin=7"/></net>

<net id="783"><net_src comp="657" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="788"><net_src comp="663" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="424" pin=50"/></net>

<net id="790"><net_src comp="785" pin="1"/><net_sink comp="573" pin=8"/></net>

<net id="797"><net_src comp="674" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="417" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fm | {7 8 11 12 15 16 19 20 23 24 27 28 31 32 35 36 39 40 43 44 47 48 51 52 55 56 59 60 63 64 67 68 }
 - Input state : 
	Port: tiled_conv : fm | {3 4 }
	Port: tiled_conv : wt | {3 4 7 8 11 12 15 16 19 20 23 24 27 28 31 32 35 36 39 40 43 44 47 48 51 52 55 56 59 60 63 64 }
	Port: tiled_conv : input_feature_map | {1 }
	Port: tiled_conv : layer_weights | {1 }
	Port: tiled_conv : layer_bias | {1 }
	Port: tiled_conv : output_feature_map | {1 }
  - Chain level:
	State 1
		conv_out_buf_V_addr : 1
		store_ln887 : 2
		store_ln52 : 1
	State 2
		icmp_ln52 : 1
		ti_2 : 1
		br_ln52 : 2
	State 3
		trunc_ln55 : 1
		icmp_ln55 : 1
		tj_1 : 1
		br_ln55 : 2
		call_ln63 : 2
		call_ret : 1
	State 4
		conv_bias_buf_V : 1
		conv_bias_buf_V_1 : 1
		conv_bias_buf_V_2 : 1
		conv_bias_buf_V_3 : 1
	State 5
	State 6
	State 7
	State 8
		conv_bias_buf_V_4 : 1
		conv_bias_buf_V_5 : 1
		conv_bias_buf_V_6 : 1
		conv_bias_buf_V_7 : 1
	State 9
	State 10
	State 11
	State 12
		conv_bias_buf_V_8 : 1
		conv_bias_buf_V_9 : 1
		conv_bias_buf_V_68 : 1
		conv_bias_buf_V_69 : 1
	State 13
	State 14
	State 15
	State 16
		conv_bias_buf_V_70 : 1
		conv_bias_buf_V_71 : 1
		conv_bias_buf_V_72 : 1
		conv_bias_buf_V_73 : 1
	State 17
	State 18
	State 19
	State 20
		conv_bias_buf_V_74 : 1
		conv_bias_buf_V_75 : 1
		conv_bias_buf_V_76 : 1
		conv_bias_buf_V_77 : 1
	State 21
	State 22
	State 23
	State 24
		conv_bias_buf_V_78 : 1
		conv_bias_buf_V_79 : 1
		conv_bias_buf_V_80 : 1
		conv_bias_buf_V_81 : 1
	State 25
	State 26
	State 27
	State 28
		conv_bias_buf_V_82 : 1
		conv_bias_buf_V_83 : 1
		conv_bias_buf_V_84 : 1
		conv_bias_buf_V_85 : 1
	State 29
	State 30
	State 31
	State 32
		conv_bias_buf_V_86 : 1
		conv_bias_buf_V_87 : 1
		conv_bias_buf_V_88 : 1
		conv_bias_buf_V_89 : 1
	State 33
	State 34
	State 35
	State 36
		conv_bias_buf_V_90 : 1
		conv_bias_buf_V_91 : 1
		conv_bias_buf_V_92 : 1
		conv_bias_buf_V_93 : 1
	State 37
	State 38
	State 39
	State 40
		conv_bias_buf_V_94 : 1
		conv_bias_buf_V_95 : 1
		conv_bias_buf_V_96 : 1
		conv_bias_buf_V_97 : 1
	State 41
	State 42
	State 43
	State 44
		conv_bias_buf_V_98 : 1
		conv_bias_buf_V_99 : 1
		conv_bias_buf_V_100 : 1
		conv_bias_buf_V_101 : 1
	State 45
	State 46
	State 47
	State 48
		conv_bias_buf_V_102 : 1
		conv_bias_buf_V_103 : 1
		conv_bias_buf_V_104 : 1
		conv_bias_buf_V_105 : 1
	State 49
	State 50
	State 51
	State 52
		conv_bias_buf_V_106 : 1
		conv_bias_buf_V_107 : 1
		conv_bias_buf_V_108 : 1
		conv_bias_buf_V_109 : 1
	State 53
	State 54
	State 55
	State 56
		conv_bias_buf_V_110 : 1
		conv_bias_buf_V_111 : 1
		conv_bias_buf_V_112 : 1
		conv_bias_buf_V_113 : 1
	State 57
	State 58
	State 59
	State 60
		conv_bias_buf_V_114 : 1
		conv_bias_buf_V_115 : 1
		conv_bias_buf_V_116 : 1
		conv_bias_buf_V_117 : 1
	State 61
	State 62
	State 63
	State 64
		conv_bias_buf_V_118 : 1
		conv_bias_buf_V_119 : 1
		conv_bias_buf_V_120 : 1
		conv_bias_buf_V_121 : 1
		store_ln55 : 2
		store_ln55 : 2
		store_ln55 : 2
		store_ln55 : 2
	State 65
	State 66
	State 67
	State 68


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit              |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          | grp_load_input_tile_block_from_DRAM_fu_424 |    1    | 146.096 |   8907  |   9957  |
|   call   |   grp_load_layer_params_from_DRAM_fu_479   |    0    |  3.176  |   420   |   520   |
|          |             grp_conv_7x7_fu_515            |    7    | 91.9476 |   1028  |   2319  |
|          |    grp_store_output_tile_to_DRAM_fu_573    |    2    |  22.232 |   1385  |   1562  |
|----------|--------------------------------------------|---------|---------|---------|---------|
|    add   |                 ti_2_fu_657                |    0    |    0    |    0    |    13   |
|          |                 tj_1_fu_674                |    0    |    0    |    0    |    14   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   icmp   |              icmp_ln52_fu_651              |    0    |    0    |    0    |    9    |
|          |              icmp_ln55_fu_668              |    0    |    0    |    0    |    10   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |     output_feature_map_read_read_fu_374    |    0    |    0    |    0    |    0    |
|   read   |         layer_bias_read_read_fu_380        |    0    |    0    |    0    |    0    |
|          |       layer_weights_read_read_fu_386       |    0    |    0    |    0    |    0    |
|          |     input_feature_map_read_read_fu_392     |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |                 grp_fu_603                 |    0    |    0    |    0    |    0    |
|extractvalue|                 grp_fu_607                 |    0    |    0    |    0    |    0    |
|          |                 grp_fu_611                 |    0    |    0    |    0    |    0    |
|          |                 grp_fu_615                 |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   trunc  |              trunc_ln55_fu_663             |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   Total  |                                            |    10   | 263.452 |  11740  |  14404  |
|----------|--------------------------------------------|---------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------+--------+--------+--------+--------+
| conv_in_buf_45 |    1   |    0   |    0   |    0   |
|  conv_in_buf_V |    1   |    0   |    0   |    0   |
| conv_in_buf_V_1|    1   |    0   |    0   |    0   |
|conv_in_buf_V_10|    1   |    0   |    0   |    0   |
|conv_in_buf_V_11|    1   |    0   |    0   |    0   |
|conv_in_buf_V_12|    1   |    0   |    0   |    0   |
|conv_in_buf_V_13|    1   |    0   |    0   |    0   |
|conv_in_buf_V_14|    1   |    0   |    0   |    0   |
|conv_in_buf_V_15|    1   |    0   |    0   |    0   |
|conv_in_buf_V_16|    1   |    0   |    0   |    0   |
|conv_in_buf_V_17|    1   |    0   |    0   |    0   |
|conv_in_buf_V_18|    1   |    0   |    0   |    0   |
|conv_in_buf_V_19|    1   |    0   |    0   |    0   |
| conv_in_buf_V_2|    1   |    0   |    0   |    0   |
|conv_in_buf_V_20|    1   |    0   |    0   |    0   |
|conv_in_buf_V_21|    1   |    0   |    0   |    0   |
|conv_in_buf_V_22|    1   |    0   |    0   |    0   |
|conv_in_buf_V_23|    1   |    0   |    0   |    0   |
|conv_in_buf_V_24|    1   |    0   |    0   |    0   |
|conv_in_buf_V_25|    1   |    0   |    0   |    0   |
|conv_in_buf_V_26|    1   |    0   |    0   |    0   |
|conv_in_buf_V_27|    1   |    0   |    0   |    0   |
|conv_in_buf_V_28|    1   |    0   |    0   |    0   |
|conv_in_buf_V_29|    1   |    0   |    0   |    0   |
| conv_in_buf_V_3|    1   |    0   |    0   |    0   |
|conv_in_buf_V_30|    1   |    0   |    0   |    0   |
|conv_in_buf_V_31|    1   |    0   |    0   |    0   |
|conv_in_buf_V_32|    1   |    0   |    0   |    0   |
|conv_in_buf_V_33|    1   |    0   |    0   |    0   |
|conv_in_buf_V_34|    1   |    0   |    0   |    0   |
|conv_in_buf_V_35|    1   |    0   |    0   |    0   |
|conv_in_buf_V_36|    1   |    0   |    0   |    0   |
|conv_in_buf_V_37|    1   |    0   |    0   |    0   |
|conv_in_buf_V_38|    1   |    0   |    0   |    0   |
|conv_in_buf_V_39|    1   |    0   |    0   |    0   |
| conv_in_buf_V_4|    1   |    0   |    0   |    0   |
|conv_in_buf_V_40|    1   |    0   |    0   |    0   |
|conv_in_buf_V_41|    1   |    0   |    0   |    0   |
|conv_in_buf_V_42|    1   |    0   |    0   |    0   |
|conv_in_buf_V_43|    1   |    0   |    0   |    0   |
|conv_in_buf_V_44|    1   |    0   |    0   |    0   |
| conv_in_buf_V_5|    1   |    0   |    0   |    0   |
| conv_in_buf_V_6|    1   |    0   |    0   |    0   |
| conv_in_buf_V_7|    1   |    0   |    0   |    0   |
| conv_in_buf_V_8|    1   |    0   |    0   |    0   |
| conv_in_buf_V_9|    1   |    0   |    0   |    0   |
| conv_out_buf_V |    1   |    0   |    0   |    0   |
|conv_out_buf_V_1|    1   |    0   |    0   |    0   |
|conv_out_buf_V_2|    1   |    0   |    0   |    0   |
|conv_out_buf_V_3|    1   |    0   |    0   |    0   |
|  conv_wt_buf_V |    1   |    0   |    0   |    0   |
| conv_wt_buf_V_1|    1   |    0   |    0   |    0   |
| conv_wt_buf_V_2|    1   |    0   |    0   |    0   |
| conv_wt_buf_V_3|    1   |    0   |    0   |    0   |
| conv_wt_buf_V_4|    1   |    0   |    0   |    0   |
| conv_wt_buf_V_5|    1   |    0   |    0   |    0   |
| conv_wt_buf_V_6|    2   |    0   |    0   |    0   |
+----------------+--------+--------+--------+--------+
|      Total     |   58   |    0   |    0   |    0   |
+----------------+--------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|   conv_bias_buf_V_64_reg_727  |   16   |
|   conv_bias_buf_V_65_reg_733  |   16   |
|   conv_bias_buf_V_66_reg_739  |   16   |
|   conv_bias_buf_V_67_reg_745  |   16   |
| input_feature_map_read_reg_766|   64   |
|    layer_bias_read_reg_756    |   64   |
|   layer_weights_read_reg_761  |   64   |
|output_feature_map_read_reg_751|   64   |
|            reg_619            |   16   |
|            reg_625            |   16   |
|            reg_631            |   16   |
|            reg_637            |   16   |
|          ti_1_reg_771         |    5   |
|          ti_2_reg_780         |    5   |
|           ti_reg_720          |    5   |
|          tj_1_reg_794         |    6   |
|           tj_reg_413          |    6   |
|       trunc_ln55_reg_785      |    5   |
+-------------------------------+--------+
|             Total             |   416  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------|------|------|------|--------||---------||---------|
|                    Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------|------|------|------|--------||---------||---------|
| grp_load_input_tile_block_from_DRAM_fu_424 |  p50 |   2  |   5  |   10   ||    9    |
|   grp_load_layer_params_from_DRAM_fu_479   |  p8  |   2  |  16  |   32   ||    9    |
|   grp_load_layer_params_from_DRAM_fu_479   |  p9  |   2  |  16  |   32   ||    9    |
|   grp_load_layer_params_from_DRAM_fu_479   |  p10 |   2  |  16  |   32   ||    9    |
|   grp_load_layer_params_from_DRAM_fu_479   |  p11 |   2  |  16  |   32   ||    9    |
|   grp_load_layer_params_from_DRAM_fu_479   |  p15 |  16  |   4  |   64   ||    31   |
|    grp_store_output_tile_to_DRAM_fu_573    |  p9  |  16  |   4  |   64   ||    31   |
|--------------------------------------------|------|------|------|--------||---------||---------|
|                    Total                   |      |      |      |   266  ||  12.068 ||   107   |
|--------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   10   |   263  |  11740 |  14404 |    -   |
|   Memory  |   58   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   12   |    -   |   107  |    -   |
|  Register |    -   |    -   |    -   |   416  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   58   |   10   |   275  |  12156 |  14511 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
