// Seed: 260772997
module module_0 (
    input  supply1 id_0,
    output uwire   id_1
);
  wire id_3;
endmodule
module module_1 (
    output supply1 id_0,
    output tri1 id_1,
    output wor id_2,
    output uwire id_3,
    output tri1 id_4,
    output tri1 id_5,
    output tri id_6,
    input wor id_7,
    input uwire id_8
    , id_15,
    output tri0 id_9,
    input tri id_10,
    input tri id_11
    , id_16,
    output supply0 id_12,
    input wor id_13
);
  assign id_0 = id_10;
  wire id_17;
  logic [-1 : -1] id_18;
  localparam id_19 = 1;
  wire id_20;
  localparam id_21 = id_19, id_22 = id_7, id_23 = -1 == id_16 ^ id_19, id_24 = id_24;
  module_0 modCall_1 (
      id_7,
      id_4
  );
  assign modCall_1.id_0 = 0;
endmodule
