TOOL:	xrun	21.03-s009: Started on Nov 15, 2023 at 17:43:08 CET
xrun
	-F ../tb/tb.f
		mult_pkg.sv
		../../common/vdic_dut_2023.svp
		DUT_bfm.sv
		+incdir+tb_classes
		+incdir+.
		top.sv
	-v93
	+nowarnDSEM2009
	+nowarnDSEMEL
	+nowarnCGDEFN
	+nowarnCOVUTA
	+nowarnBADPRF
	+nowarnXCLGNOPTM
	+nowarnRNDXCELON
	+nowarnSAWSTP
	-xmlibdirname INCA_libs
	+overwrite
	-nocopyright
	-coverage all
	-covoverwrite
	-covfile xrun_covfile.txt
	+UVM_TESTNAME=lab01_example
	-l xrun_test_lab01_example.log
Compiling UVM packages (uvm_pkg.sv cdns_uvm_pkg.sv) using uvmhome location /eda/cadence/2021-22/RHELx86/XCELIUM_21.03.009/tools/methodology/UVM/CDNS-1.1d
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		mult_pkg
		top

	Extracting FSMs for coverage:
		worklib.top
	Total FSMs extracted = 0
	Building instance overlay tables: .................... Done
	Enabling instrumentation for coverage types: block expression FSM toggle functional
	Building instance specific data structures.
	Performing constant object marking (COM) analysis.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                     Instances  Unique
		Modules:                     2       2
		Interfaces:                  1       1
		Verilog packages:            1       1
		Registers:                  90     103
		Scalar wires:               13       -
		Expanded wires:             32       1
		Vectored wires:              8       -
		Always blocks:               1       1
		Initial blocks:              2       2
		Parallel blocks:             2       2
		Cont. assignments:           8      10
		Pseudo assignments:          7       7
		Assertions:                  3       3
		Covergroup Instances:        0       1
		SV Class declarations:       4       4
		SV Class specializations:    4       4
		Simulation timescale:      1ps
	Writing initial simulation snapshot: worklib.top:sv
Loading snapshot worklib.top:sv .................... Done
xcelium> source /eda/cadence/2021-22/RHELx86/XCELIUM_21.03.009/tools/xcelium/files/xmsimrc
xcelium> source /eda/cadence/2021-22/RHELx86/XCELIUM_21.03.009/tools/methodology/UVM/CDNS-1.1d/additions/sv/files/tcl/uvm_sim.tcl
xcelium> run
[1;30m[102m-----------------------------------
----------- Test PASSED -----------
-----------------------------------[0m

Simulation complete via $finish(1) at time 57180 NS + 0
../tb/top.sv:18 	$finish;
xcelium> exit
See ./cov_work/scope/test/icc.com file for message(s) on coverage constant object marking

coverage setup:
  workdir  :  ./cov_work
  dutinst  :  top(top)
  scope    :  scope
  testname :  test

coverage files:
  model(design data) :  ./cov_work/scope/icc_0d171a88_711295fa.ucm
  data               :  ./cov_work/scope/test/icc_0d171a88_711295fa.ucd
TOOL:	xrun	21.03-s009: Exiting on Nov 15, 2023 at 17:43:10 CET  (total: 00:00:02)
