# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../../../files/up_counter.vhd" \
"../../../../../../../../files/up_counter_tb.vhd" \

# Do not sort compile order
nosort
