#pragma once

#include <map>

// Forward Decls
namespace PrL1PrL2DramDirectoryMOSI
{
   class MemoryManager;
}

#include "dram_perf_model.h"
#include "shmem_perf_model.h"
#include "shmem_msg.h"
#include "fixed_types.h"

namespace PrL1PrL2DramDirectoryMOSI
{
   class DramCntlr
   {
      public:
         typedef enum
         {
            READ = 0,
            WRITE,
            NUM_ACCESS_TYPES
         } access_t;

      private:
         MemoryManager* m_memory_manager;
         std::map<IntPtr, Byte*> m_data_map;
         DramPerfModel* m_dram_perf_model;
         UInt32 m_cache_block_size;
         ShmemPerfModel* m_shmem_perf_model;

         typedef std::map<IntPtr,UInt64> AccessCountMap;
         AccessCountMap* m_dram_access_count;

         UInt32 getCacheBlockSize() { return m_cache_block_size; }
         MemoryManager* getMemoryManager() { return m_memory_manager; }
         ShmemPerfModel* getShmemPerfModel() { return m_shmem_perf_model; }
         UInt64 runDramPerfModel(tile_id_t requester);

         void addToDramAccessCount(IntPtr address, access_t access_type);
         void printDramAccessCount(void);

      public:
         DramCntlr(MemoryManager* memory_manager,
               volatile float dram_access_cost,
               volatile float dram_bandwidth,
               bool dram_queue_model_enabled,
               std::string dram_queue_model_type,
               UInt32 cache_block_size,
               ShmemPerfModel* shmem_perf_model);

         ~DramCntlr();

         DramPerfModel* getDramPerfModel() { return m_dram_perf_model; }

         void getDataFromDram(IntPtr address, tile_id_t requester, Byte* data_buf);
         void putDataToDram(IntPtr address, tile_id_t requester, Byte* data_buf);
   };
}
