
SPL_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000ed4  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08001004  08001004  0002002c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08001004  08001004  0002002c  2**0
                  CONTENTS
  4 .ARM          00000000  08001004  08001004  0002002c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001004  08001004  0002002c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001004  08001004  00011004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001008  08001008  00011008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000002c  20000000  0800100c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000004c  2000002c  08001038  0002002c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000078  08001038  00020078  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005c41  00000000  00000000  00020055  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001364  00000000  00000000  00025c96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000770  00000000  00000000  00027000  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000698  00000000  00000000  00027770  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000031c4  00000000  00000000  00027e08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007d39  00000000  00000000  0002afcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005466e  00000000  00000000  00032d05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00087373  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001dd0  00000000  00000000  000873c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	2000002c 	.word	0x2000002c
 800014c:	00000000 	.word	0x00000000
 8000150:	08000fec 	.word	0x08000fec

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000030 	.word	0x20000030
 800016c:	08000fec 	.word	0x08000fec

08000170 <BSP_GPIO_Init>:
#include "bsp_gpio.h"


void BSP_GPIO_Init(void)
{
 8000170:	b580      	push	{r7, lr}
 8000172:	af00      	add	r7, sp, #0
    // GPIO_InitTypeDef GPIO_InitStructure;
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOE,ENABLE);
 8000174:	2101      	movs	r1, #1
 8000176:	2040      	movs	r0, #64	; 0x40
 8000178:	f000 fe28 	bl	8000dcc <RCC_APB2PeriphClockCmd>
    // GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5;
    // GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    // GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
    // GPIO_Init(GPIOE, &GPIO_InitStructure);

    BSP_GPIO_SetCfg(GPIOB, GPIO_Pin_5 | GPIO_Pin_8, GPIO_Speed_50MHz, GPIO_Mode_Out_PP);
 800017c:	2310      	movs	r3, #16
 800017e:	2203      	movs	r2, #3
 8000180:	f44f 7190 	mov.w	r1, #288	; 0x120
 8000184:	4805      	ldr	r0, [pc, #20]	; (800019c <BSP_GPIO_Init+0x2c>)
 8000186:	f000 f80d 	bl	80001a4 <BSP_GPIO_SetCfg>
    BSP_GPIO_SetCfg(GPIOE, GPIO_Pin_5, GPIO_Speed_50MHz, GPIO_Mode_Out_PP);
 800018a:	2310      	movs	r3, #16
 800018c:	2203      	movs	r2, #3
 800018e:	2120      	movs	r1, #32
 8000190:	4803      	ldr	r0, [pc, #12]	; (80001a0 <BSP_GPIO_Init+0x30>)
 8000192:	f000 f807 	bl	80001a4 <BSP_GPIO_SetCfg>
    
}
 8000196:	bf00      	nop
 8000198:	bd80      	pop	{r7, pc}
 800019a:	bf00      	nop
 800019c:	40010c00 	.word	0x40010c00
 80001a0:	40011800 	.word	0x40011800

080001a4 <BSP_GPIO_SetCfg>:
  *     @arg GPIO_Speed_2MHz
  *     @arg GPIO_Speed_50MHz
  * @retval None
  */
void BSP_GPIO_SetCfg(GPIO_TypeDef *gp, uint16_t index,GPIOSpeed_TypeDef speed, GPIOMode_TypeDef mode)
{
 80001a4:	b580      	push	{r7, lr}
 80001a6:	b084      	sub	sp, #16
 80001a8:	af00      	add	r7, sp, #0
 80001aa:	6078      	str	r0, [r7, #4]
 80001ac:	4608      	mov	r0, r1
 80001ae:	4611      	mov	r1, r2
 80001b0:	461a      	mov	r2, r3
 80001b2:	4603      	mov	r3, r0
 80001b4:	807b      	strh	r3, [r7, #2]
 80001b6:	460b      	mov	r3, r1
 80001b8:	707b      	strb	r3, [r7, #1]
 80001ba:	4613      	mov	r3, r2
 80001bc:	703b      	strb	r3, [r7, #0]
    GPIO_InitTypeDef GPIO_InitStructure;

    GPIO_InitStructure.GPIO_Pin = index;
 80001be:	887b      	ldrh	r3, [r7, #2]
 80001c0:	81bb      	strh	r3, [r7, #12]
    GPIO_InitStructure.GPIO_Speed = speed;
 80001c2:	787b      	ldrb	r3, [r7, #1]
 80001c4:	73bb      	strb	r3, [r7, #14]
    GPIO_InitStructure.GPIO_Mode = mode;
 80001c6:	783b      	ldrb	r3, [r7, #0]
 80001c8:	73fb      	strb	r3, [r7, #15]
    GPIO_Init(gp, &GPIO_InitStructure);
 80001ca:	f107 030c 	add.w	r3, r7, #12
 80001ce:	4619      	mov	r1, r3
 80001d0:	6878      	ldr	r0, [r7, #4]
 80001d2:	f000 fb5f 	bl	8000894 <GPIO_Init>

}
 80001d6:	bf00      	nop
 80001d8:	3710      	adds	r7, #16
 80001da:	46bd      	mov	sp, r7
 80001dc:	bd80      	pop	{r7, pc}
	...

080001e0 <BSP_RCC_Init>:




void BSP_RCC_Init(void)
{
 80001e0:	b580      	push	{r7, lr}
 80001e2:	af00      	add	r7, sp, #0
  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  SystemInit();
 80001e4:	f000 fa0e 	bl	8000604 <SystemInit>

  /* Configure the System Peripheral clock prescalers */
  BSP_RCC_Periph_Clock_Init();
 80001e8:	f000 f80c 	bl	8000204 <BSP_RCC_Periph_Clock_Init>

  //Update SystemCoreClock variable according to Clock Register Values
  SystemCoreClockUpdate();
 80001ec:	f000 fa3e 	bl	800066c <SystemCoreClockUpdate>

  /* This function fills the RCC_ClockFreq structure with the current
  frequencies of different on chip clocks (for debug purpose) */
  RCC_GetClocksFreq(&RCC_ClockFreq);
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <BSP_RCC_Init+0x20>)
 80001f2:	f000 fd17 	bl	8000c24 <RCC_GetClocksFreq>

  /* NVIC configuration ------------------------------------------------------*/
  //BSP_RCC_NVIC_Configuration();

  delay_init(72);
 80001f6:	2048      	movs	r0, #72	; 0x48
 80001f8:	f000 f9b4 	bl	8000564 <delay_init>

  // _mcu_rev_id = DBGMCU_GetREVID();
  // _mcu_dev_id = DBGMCU_GetDEVID();

}
 80001fc:	bf00      	nop
 80001fe:	bd80      	pop	{r7, pc}
 8000200:	20000048 	.word	0x20000048

08000204 <BSP_RCC_Periph_Clock_Init>:


void BSP_RCC_Periph_Clock_Init(void)
{
 8000204:	b580      	push	{r7, lr}
 8000206:	af00      	add	r7, sp, #0



  //ADC CLK Prescaler, ADC CLK = 72 / 6 = 12 Mhz
  RCC_ADCCLKConfig(RCC_PCLK2_Div6);
 8000208:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800020c:	f000 fcac 	bl	8000b68 <RCC_ADCCLKConfig>
  //USB OTG CLK FS Prescaler, when PLL = 72Mhz, OTGFSPRE = 0
  RCC_USBCLKConfig(RCC_USBCLKSource_PLLCLK_1Div5);
 8000210:	2000      	movs	r0, #0
 8000212:	f000 fc9b 	bl	8000b4c <RCC_USBCLKConfig>
  //MCO 
  RCC_MCOConfig(RCC_MCO_NoClock);
 8000216:	2000      	movs	r0, #0
 8000218:	f000 fdf6 	bl	8000e08 <RCC_MCOConfig>


  //Clear Clock interrupt register
  RCC->CIR = 0;
 800021c:	4b0f      	ldr	r3, [pc, #60]	; (800025c <BSP_RCC_Periph_Clock_Init+0x58>)
 800021e:	2200      	movs	r2, #0
 8000220:	609a      	str	r2, [r3, #8]

  //Reset APB2 and APB1 Peripheral
  RCC->APB2RSTR = 0;
 8000222:	4b0e      	ldr	r3, [pc, #56]	; (800025c <BSP_RCC_Periph_Clock_Init+0x58>)
 8000224:	2200      	movs	r2, #0
 8000226:	60da      	str	r2, [r3, #12]
  RCC->APB1RSTR = 0;
 8000228:	4b0c      	ldr	r3, [pc, #48]	; (800025c <BSP_RCC_Periph_Clock_Init+0x58>)
 800022a:	2200      	movs	r2, #0
 800022c:	611a      	str	r2, [r3, #16]

  //AHB Peripheral CLK Enable
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_SRAM  | RCC_AHBPeriph_FLITF , ENABLE);
 800022e:	2101      	movs	r1, #1
 8000230:	2014      	movs	r0, #20
 8000232:	f000 fdad 	bl	8000d90 <RCC_AHBPeriphClockCmd>
  

  //APB2 Peripheral CLK Enable
  RCC_APB2PeriphClockCmd( RCC_APB2Periph_AFIO | RCC_APB2Periph_GPIOA  |
 8000236:	2101      	movs	r1, #1
 8000238:	203d      	movs	r0, #61	; 0x3d
 800023a:	f000 fdc7 	bl	8000dcc <RCC_APB2PeriphClockCmd>
                          RCC_APB2Periph_GPIOB  | RCC_APB2Periph_GPIOC |
                          RCC_APB2Periph_GPIOD,
                        ENABLE);

  //APB1 Peripheral CLK Enable
  RCC->APB1ENR = 0;
 800023e:	4b07      	ldr	r3, [pc, #28]	; (800025c <BSP_RCC_Periph_Clock_Init+0x58>)
 8000240:	2200      	movs	r2, #0
 8000242:	61da      	str	r2, [r3, #28]
  
  //RTC CLK
  RCC_LSEConfig(RCC_LSE_ON);
 8000244:	2001      	movs	r0, #1
 8000246:	f000 fcab 	bl	8000ba0 <RCC_LSEConfig>
  RCC_RTCCLKConfig(RCC_RTCCLKSource_LSI);
 800024a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800024e:	f000 fcc7 	bl	8000be0 <RCC_RTCCLKConfig>
  RCC_RTCCLKCmd(ENABLE);
 8000252:	2001      	movs	r0, #1
 8000254:	f000 fcd6 	bl	8000c04 <RCC_RTCCLKCmd>




}
 8000258:	bf00      	nop
 800025a:	bd80      	pop	{r7, pc}
 800025c:	40021000 	.word	0x40021000

08000260 <TIM4_IRQHandler>:
  * @brief  This function handles TIM4 global interrupt request.
  * @param  None
  * @retval None
  */
void TIM4_IRQHandler(void)
{
 8000260:	b580      	push	{r7, lr}
 8000262:	af00      	add	r7, sp, #0
  if (TIM_GetITStatus(TIM4, TIM_IT_CC1) != RESET)
 8000264:	2102      	movs	r1, #2
 8000266:	4815      	ldr	r0, [pc, #84]	; (80002bc <TIM4_IRQHandler+0x5c>)
 8000268:	f000 fe04 	bl	8000e74 <TIM_GetITStatus>
 800026c:	4603      	mov	r3, r0
 800026e:	2b00      	cmp	r3, #0
 8000270:	d021      	beq.n	80002b6 <TIM4_IRQHandler+0x56>
  {
    TIM_ClearITPendingBit(TIM4, TIM_IT_CC1);
 8000272:	2102      	movs	r1, #2
 8000274:	4811      	ldr	r0, [pc, #68]	; (80002bc <TIM4_IRQHandler+0x5c>)
 8000276:	f000 fe26 	bl	8000ec6 <TIM_ClearITPendingBit>

    /* Pin PC.06 toggling with frequency = 500 Hz */
    GPIO_WriteBit(GPIOB, GPIO_Pin_6, (BitAction)(1 - GPIO_ReadOutputDataBit(GPIOB, GPIO_Pin_6)));
 800027a:	2140      	movs	r1, #64	; 0x40
 800027c:	4810      	ldr	r0, [pc, #64]	; (80002c0 <TIM4_IRQHandler+0x60>)
 800027e:	f000 fbc5 	bl	8000a0c <GPIO_ReadOutputDataBit>
 8000282:	4603      	mov	r3, r0
 8000284:	f1c3 0301 	rsb	r3, r3, #1
 8000288:	b2db      	uxtb	r3, r3
 800028a:	461a      	mov	r2, r3
 800028c:	2140      	movs	r1, #64	; 0x40
 800028e:	480c      	ldr	r0, [pc, #48]	; (80002c0 <TIM4_IRQHandler+0x60>)
 8000290:	f000 fbd5 	bl	8000a3e <GPIO_WriteBit>

    
    capture = TIM_GetCapture1(TIM4);
 8000294:	4809      	ldr	r0, [pc, #36]	; (80002bc <TIM4_IRQHandler+0x5c>)
 8000296:	f000 fdd5 	bl	8000e44 <TIM_GetCapture1>
 800029a:	4603      	mov	r3, r0
 800029c:	461a      	mov	r2, r3
 800029e:	4b09      	ldr	r3, [pc, #36]	; (80002c4 <TIM4_IRQHandler+0x64>)
 80002a0:	801a      	strh	r2, [r3, #0]
    TIM_SetCompare1(TIM4, capture + CCR1_Val);
 80002a2:	4b08      	ldr	r3, [pc, #32]	; (80002c4 <TIM4_IRQHandler+0x64>)
 80002a4:	881a      	ldrh	r2, [r3, #0]
 80002a6:	4b08      	ldr	r3, [pc, #32]	; (80002c8 <TIM4_IRQHandler+0x68>)
 80002a8:	881b      	ldrh	r3, [r3, #0]
 80002aa:	4413      	add	r3, r2
 80002ac:	b29b      	uxth	r3, r3
 80002ae:	4619      	mov	r1, r3
 80002b0:	4802      	ldr	r0, [pc, #8]	; (80002bc <TIM4_IRQHandler+0x5c>)
 80002b2:	f000 fdb9 	bl	8000e28 <TIM_SetCompare1>
  }

}
 80002b6:	bf00      	nop
 80002b8:	bd80      	pop	{r7, pc}
 80002ba:	bf00      	nop
 80002bc:	40000800 	.word	0x40000800
 80002c0:	40010c00 	.word	0x40010c00
 80002c4:	2000005c 	.word	0x2000005c
 80002c8:	20000000 	.word	0x20000000

080002cc <TIM5_IRQHandler>:
  * @brief  This function handles TIM5 global interrupt request.
  * @param  None
  * @retval None
  */
void TIM5_IRQHandler(void)
{
 80002cc:	b580      	push	{r7, lr}
 80002ce:	af00      	add	r7, sp, #0
 /* Clear TIM3 Capture compare interrupt pending bit */
  TIM_ClearITPendingBit(TIM5, TIM_IT_CC1);
 80002d0:	2102      	movs	r1, #2
 80002d2:	4817      	ldr	r0, [pc, #92]	; (8000330 <TIM5_IRQHandler+0x64>)
 80002d4:	f000 fdf7 	bl	8000ec6 <TIM_ClearITPendingBit>

  /* Get the Input Capture value */
  IC1Value = TIM_GetCapture1(TIM5);
 80002d8:	4815      	ldr	r0, [pc, #84]	; (8000330 <TIM5_IRQHandler+0x64>)
 80002da:	f000 fdb3 	bl	8000e44 <TIM_GetCapture1>
 80002de:	4603      	mov	r3, r0
 80002e0:	461a      	mov	r2, r3
 80002e2:	4b14      	ldr	r3, [pc, #80]	; (8000334 <TIM5_IRQHandler+0x68>)
 80002e4:	801a      	strh	r2, [r3, #0]

  if (IC1Value != 0)
 80002e6:	4b13      	ldr	r3, [pc, #76]	; (8000334 <TIM5_IRQHandler+0x68>)
 80002e8:	881b      	ldrh	r3, [r3, #0]
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d017      	beq.n	800031e <TIM5_IRQHandler+0x52>
  {
    /* Duty cycle computation */
    DutyCycle = ( TIM_GetCapture2(TIM5) * 100) / IC1Value;
 80002ee:	4810      	ldr	r0, [pc, #64]	; (8000330 <TIM5_IRQHandler+0x64>)
 80002f0:	f000 fdb4 	bl	8000e5c <TIM_GetCapture2>
 80002f4:	4603      	mov	r3, r0
 80002f6:	461a      	mov	r2, r3
 80002f8:	2364      	movs	r3, #100	; 0x64
 80002fa:	fb02 f303 	mul.w	r3, r2, r3
 80002fe:	4a0d      	ldr	r2, [pc, #52]	; (8000334 <TIM5_IRQHandler+0x68>)
 8000300:	8812      	ldrh	r2, [r2, #0]
 8000302:	fb93 f3f2 	sdiv	r3, r3, r2
 8000306:	b29a      	uxth	r2, r3
 8000308:	4b0b      	ldr	r3, [pc, #44]	; (8000338 <TIM5_IRQHandler+0x6c>)
 800030a:	801a      	strh	r2, [r3, #0]

    /* Frequency computation */
    Frequency = SystemCoreClock / IC1Value;
 800030c:	4b0b      	ldr	r3, [pc, #44]	; (800033c <TIM5_IRQHandler+0x70>)
 800030e:	681b      	ldr	r3, [r3, #0]
 8000310:	4a08      	ldr	r2, [pc, #32]	; (8000334 <TIM5_IRQHandler+0x68>)
 8000312:	8812      	ldrh	r2, [r2, #0]
 8000314:	fbb3 f3f2 	udiv	r3, r3, r2
 8000318:	4a09      	ldr	r2, [pc, #36]	; (8000340 <TIM5_IRQHandler+0x74>)
 800031a:	6013      	str	r3, [r2, #0]
  {
    DutyCycle = 0;
    Frequency = 0;
  }

}
 800031c:	e005      	b.n	800032a <TIM5_IRQHandler+0x5e>
    DutyCycle = 0;
 800031e:	4b06      	ldr	r3, [pc, #24]	; (8000338 <TIM5_IRQHandler+0x6c>)
 8000320:	2200      	movs	r2, #0
 8000322:	801a      	strh	r2, [r3, #0]
    Frequency = 0;
 8000324:	4b06      	ldr	r3, [pc, #24]	; (8000340 <TIM5_IRQHandler+0x74>)
 8000326:	2200      	movs	r2, #0
 8000328:	601a      	str	r2, [r3, #0]
}
 800032a:	bf00      	nop
 800032c:	bd80      	pop	{r7, pc}
 800032e:	bf00      	nop
 8000330:	40000c00 	.word	0x40000c00
 8000334:	2000005e 	.word	0x2000005e
 8000338:	20000060 	.word	0x20000060
 800033c:	20000004 	.word	0x20000004
 8000340:	20000064 	.word	0x20000064

08000344 <USART1_IrqRxCallBack>:

/**********************************************************************************
  * USART1接收中断函数
 **********************************************************************************/
void __attribute((weak)) USART1_IrqRxCallBack(uint16_t data)
{
 8000344:	b480      	push	{r7}
 8000346:	b083      	sub	sp, #12
 8000348:	af00      	add	r7, sp, #0
 800034a:	4603      	mov	r3, r0
 800034c:	80fb      	strh	r3, [r7, #6]

}
 800034e:	bf00      	nop
 8000350:	370c      	adds	r7, #12
 8000352:	46bd      	mov	sp, r7
 8000354:	bc80      	pop	{r7}
 8000356:	4770      	bx	lr

08000358 <USART1_IRQHandler>:

void USART1_IRQHandler(void)
{
 8000358:	b580      	push	{r7, lr}
 800035a:	b082      	sub	sp, #8
 800035c:	af00      	add	r7, sp, #0
	uint32_t st,cr;

	st = USART1->SR;
 800035e:	4b15      	ldr	r3, [pc, #84]	; (80003b4 <USART1_IRQHandler+0x5c>)
 8000360:	881b      	ldrh	r3, [r3, #0]
 8000362:	b29b      	uxth	r3, r3
 8000364:	607b      	str	r3, [r7, #4]
	cr = USART1->CR1;
 8000366:	4b13      	ldr	r3, [pc, #76]	; (80003b4 <USART1_IRQHandler+0x5c>)
 8000368:	899b      	ldrh	r3, [r3, #12]
 800036a:	b29b      	uxth	r3, r3
 800036c:	603b      	str	r3, [r7, #0]

	if(st & USART_FLAG_RXNE)
 800036e:	687b      	ldr	r3, [r7, #4]
 8000370:	f003 0320 	and.w	r3, r3, #32
 8000374:	2b00      	cmp	r3, #0
 8000376:	d019      	beq.n	80003ac <USART1_IRQHandler+0x54>
	{
		if(cr & USART_WordLength_9b)
 8000378:	683b      	ldr	r3, [r7, #0]
 800037a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800037e:	2b00      	cmp	r3, #0
 8000380:	d008      	beq.n	8000394 <USART1_IRQHandler+0x3c>
		{
			USART1_valRx = (uint16_t)(USART1->DR & 0X1FF);
 8000382:	4b0c      	ldr	r3, [pc, #48]	; (80003b4 <USART1_IRQHandler+0x5c>)
 8000384:	889b      	ldrh	r3, [r3, #4]
 8000386:	b29b      	uxth	r3, r3
 8000388:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800038c:	b29a      	uxth	r2, r3
 800038e:	4b0a      	ldr	r3, [pc, #40]	; (80003b8 <USART1_IRQHandler+0x60>)
 8000390:	801a      	strh	r2, [r3, #0]
 8000392:	e006      	b.n	80003a2 <USART1_IRQHandler+0x4a>
		}
		else
		{
			USART1_valRx = (uint16_t)(USART1->DR & 0XFF);
 8000394:	4b07      	ldr	r3, [pc, #28]	; (80003b4 <USART1_IRQHandler+0x5c>)
 8000396:	889b      	ldrh	r3, [r3, #4]
 8000398:	b29b      	uxth	r3, r3
 800039a:	b2db      	uxtb	r3, r3
 800039c:	b29a      	uxth	r2, r3
 800039e:	4b06      	ldr	r3, [pc, #24]	; (80003b8 <USART1_IRQHandler+0x60>)
 80003a0:	801a      	strh	r2, [r3, #0]
		}

		USART1_IrqRxCallBack(USART1_valRx);
 80003a2:	4b05      	ldr	r3, [pc, #20]	; (80003b8 <USART1_IRQHandler+0x60>)
 80003a4:	881b      	ldrh	r3, [r3, #0]
 80003a6:	4618      	mov	r0, r3
 80003a8:	f7ff ffcc 	bl	8000344 <USART1_IrqRxCallBack>
	}
}
 80003ac:	bf00      	nop
 80003ae:	3708      	adds	r7, #8
 80003b0:	46bd      	mov	sp, r7
 80003b2:	bd80      	pop	{r7, pc}
 80003b4:	40013800 	.word	0x40013800
 80003b8:	20000068 	.word	0x20000068

080003bc <USART2_IrqCallBack>:

/**********************************************************************************
  * USART2接收中断函数
 **********************************************************************************/
void __attribute((weak)) USART2_IrqCallBack(uint16_t data)
{
 80003bc:	b480      	push	{r7}
 80003be:	b083      	sub	sp, #12
 80003c0:	af00      	add	r7, sp, #0
 80003c2:	4603      	mov	r3, r0
 80003c4:	80fb      	strh	r3, [r7, #6]

}
 80003c6:	bf00      	nop
 80003c8:	370c      	adds	r7, #12
 80003ca:	46bd      	mov	sp, r7
 80003cc:	bc80      	pop	{r7}
 80003ce:	4770      	bx	lr

080003d0 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 80003d0:	b580      	push	{r7, lr}
 80003d2:	af00      	add	r7, sp, #0
	if(USART2->CR1 & USART_WordLength_9b)
 80003d4:	4b0e      	ldr	r3, [pc, #56]	; (8000410 <USART2_IRQHandler+0x40>)
 80003d6:	899b      	ldrh	r3, [r3, #12]
 80003d8:	b29b      	uxth	r3, r3
 80003da:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d008      	beq.n	80003f4 <USART2_IRQHandler+0x24>
	{
		USART2_valRx = (uint16_t)(USART2->DR & 0X1FF);
 80003e2:	4b0b      	ldr	r3, [pc, #44]	; (8000410 <USART2_IRQHandler+0x40>)
 80003e4:	889b      	ldrh	r3, [r3, #4]
 80003e6:	b29b      	uxth	r3, r3
 80003e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80003ec:	b29a      	uxth	r2, r3
 80003ee:	4b09      	ldr	r3, [pc, #36]	; (8000414 <USART2_IRQHandler+0x44>)
 80003f0:	801a      	strh	r2, [r3, #0]
 80003f2:	e006      	b.n	8000402 <USART2_IRQHandler+0x32>
	}
	else
	{
		USART2_valRx = (uint16_t)(USART2->DR & 0XFF);
 80003f4:	4b06      	ldr	r3, [pc, #24]	; (8000410 <USART2_IRQHandler+0x40>)
 80003f6:	889b      	ldrh	r3, [r3, #4]
 80003f8:	b29b      	uxth	r3, r3
 80003fa:	b2db      	uxtb	r3, r3
 80003fc:	b29a      	uxth	r2, r3
 80003fe:	4b05      	ldr	r3, [pc, #20]	; (8000414 <USART2_IRQHandler+0x44>)
 8000400:	801a      	strh	r2, [r3, #0]
	}

	USART2_IrqCallBack(USART2_valRx);
 8000402:	4b04      	ldr	r3, [pc, #16]	; (8000414 <USART2_IRQHandler+0x44>)
 8000404:	881b      	ldrh	r3, [r3, #0]
 8000406:	4618      	mov	r0, r3
 8000408:	f7ff ffd8 	bl	80003bc <USART2_IrqCallBack>
}
 800040c:	bf00      	nop
 800040e:	bd80      	pop	{r7, pc}
 8000410:	40004400 	.word	0x40004400
 8000414:	2000006a 	.word	0x2000006a

08000418 <USART3_IrqCallBack>:

/**********************************************************************************
  * USART3接收中断函数
 **********************************************************************************/
void __attribute((weak)) USART3_IrqCallBack(uint16_t data)
{
 8000418:	b480      	push	{r7}
 800041a:	b083      	sub	sp, #12
 800041c:	af00      	add	r7, sp, #0
 800041e:	4603      	mov	r3, r0
 8000420:	80fb      	strh	r3, [r7, #6]

}
 8000422:	bf00      	nop
 8000424:	370c      	adds	r7, #12
 8000426:	46bd      	mov	sp, r7
 8000428:	bc80      	pop	{r7}
 800042a:	4770      	bx	lr

0800042c <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 800042c:	b580      	push	{r7, lr}
 800042e:	af00      	add	r7, sp, #0
	if(USART3->CR1 & USART_WordLength_9b)
 8000430:	4b0e      	ldr	r3, [pc, #56]	; (800046c <USART3_IRQHandler+0x40>)
 8000432:	899b      	ldrh	r3, [r3, #12]
 8000434:	b29b      	uxth	r3, r3
 8000436:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800043a:	2b00      	cmp	r3, #0
 800043c:	d008      	beq.n	8000450 <USART3_IRQHandler+0x24>
	{
		USART3_valRx = (uint16_t)(USART3->DR & 0X1FF);
 800043e:	4b0b      	ldr	r3, [pc, #44]	; (800046c <USART3_IRQHandler+0x40>)
 8000440:	889b      	ldrh	r3, [r3, #4]
 8000442:	b29b      	uxth	r3, r3
 8000444:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000448:	b29a      	uxth	r2, r3
 800044a:	4b09      	ldr	r3, [pc, #36]	; (8000470 <USART3_IRQHandler+0x44>)
 800044c:	801a      	strh	r2, [r3, #0]
 800044e:	e006      	b.n	800045e <USART3_IRQHandler+0x32>
	}
	else
	{
		USART3_valRx = (uint16_t)(USART3->DR & 0XFF);
 8000450:	4b06      	ldr	r3, [pc, #24]	; (800046c <USART3_IRQHandler+0x40>)
 8000452:	889b      	ldrh	r3, [r3, #4]
 8000454:	b29b      	uxth	r3, r3
 8000456:	b2db      	uxtb	r3, r3
 8000458:	b29a      	uxth	r2, r3
 800045a:	4b05      	ldr	r3, [pc, #20]	; (8000470 <USART3_IRQHandler+0x44>)
 800045c:	801a      	strh	r2, [r3, #0]
	}

	USART3_IrqCallBack(USART3_valRx);
 800045e:	4b04      	ldr	r3, [pc, #16]	; (8000470 <USART3_IRQHandler+0x44>)
 8000460:	881b      	ldrh	r3, [r3, #0]
 8000462:	4618      	mov	r0, r3
 8000464:	f7ff ffd8 	bl	8000418 <USART3_IrqCallBack>
}
 8000468:	bf00      	nop
 800046a:	bd80      	pop	{r7, pc}
 800046c:	40004800 	.word	0x40004800
 8000470:	2000006c 	.word	0x2000006c

08000474 <UART4_IrqRxCallBack>:

/**********************************************************************************
  * UART4接收中断函数
 **********************************************************************************/
void __attribute((weak)) UART4_IrqRxCallBack(uint16_t data)
{
 8000474:	b480      	push	{r7}
 8000476:	b083      	sub	sp, #12
 8000478:	af00      	add	r7, sp, #0
 800047a:	4603      	mov	r3, r0
 800047c:	80fb      	strh	r3, [r7, #6]

}
 800047e:	bf00      	nop
 8000480:	370c      	adds	r7, #12
 8000482:	46bd      	mov	sp, r7
 8000484:	bc80      	pop	{r7}
 8000486:	4770      	bx	lr

08000488 <UART4_IRQHandler>:

void UART4_IRQHandler(void)
{
 8000488:	b580      	push	{r7, lr}
 800048a:	b082      	sub	sp, #8
 800048c:	af00      	add	r7, sp, #0
	uint32_t st,cr;

	st = UART4->SR;
 800048e:	4b15      	ldr	r3, [pc, #84]	; (80004e4 <UART4_IRQHandler+0x5c>)
 8000490:	881b      	ldrh	r3, [r3, #0]
 8000492:	b29b      	uxth	r3, r3
 8000494:	607b      	str	r3, [r7, #4]
	cr = UART4->CR1;
 8000496:	4b13      	ldr	r3, [pc, #76]	; (80004e4 <UART4_IRQHandler+0x5c>)
 8000498:	899b      	ldrh	r3, [r3, #12]
 800049a:	b29b      	uxth	r3, r3
 800049c:	603b      	str	r3, [r7, #0]

	if(st & USART_FLAG_RXNE)
 800049e:	687b      	ldr	r3, [r7, #4]
 80004a0:	f003 0320 	and.w	r3, r3, #32
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d019      	beq.n	80004dc <UART4_IRQHandler+0x54>
	{
		if(cr & USART_WordLength_9b)
 80004a8:	683b      	ldr	r3, [r7, #0]
 80004aa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80004ae:	2b00      	cmp	r3, #0
 80004b0:	d008      	beq.n	80004c4 <UART4_IRQHandler+0x3c>
		{
			UART4_valRx = (uint16_t)(UART4->DR & 0X1FF);
 80004b2:	4b0c      	ldr	r3, [pc, #48]	; (80004e4 <UART4_IRQHandler+0x5c>)
 80004b4:	889b      	ldrh	r3, [r3, #4]
 80004b6:	b29b      	uxth	r3, r3
 80004b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80004bc:	b29a      	uxth	r2, r3
 80004be:	4b0a      	ldr	r3, [pc, #40]	; (80004e8 <UART4_IRQHandler+0x60>)
 80004c0:	801a      	strh	r2, [r3, #0]
 80004c2:	e006      	b.n	80004d2 <UART4_IRQHandler+0x4a>
		}
		else
		{
			UART4_valRx = (uint16_t)(UART4->DR & 0XFF);
 80004c4:	4b07      	ldr	r3, [pc, #28]	; (80004e4 <UART4_IRQHandler+0x5c>)
 80004c6:	889b      	ldrh	r3, [r3, #4]
 80004c8:	b29b      	uxth	r3, r3
 80004ca:	b2db      	uxtb	r3, r3
 80004cc:	b29a      	uxth	r2, r3
 80004ce:	4b06      	ldr	r3, [pc, #24]	; (80004e8 <UART4_IRQHandler+0x60>)
 80004d0:	801a      	strh	r2, [r3, #0]
		}

		UART4_IrqRxCallBack(UART4_valRx);
 80004d2:	4b05      	ldr	r3, [pc, #20]	; (80004e8 <UART4_IRQHandler+0x60>)
 80004d4:	881b      	ldrh	r3, [r3, #0]
 80004d6:	4618      	mov	r0, r3
 80004d8:	f7ff ffcc 	bl	8000474 <UART4_IrqRxCallBack>
	}

}
 80004dc:	bf00      	nop
 80004de:	3708      	adds	r7, #8
 80004e0:	46bd      	mov	sp, r7
 80004e2:	bd80      	pop	{r7, pc}
 80004e4:	40004c00 	.word	0x40004c00
 80004e8:	2000006e 	.word	0x2000006e

080004ec <UART5_IrqRxCallBack>:

/**********************************************************************************
  * UART5接收中断函数
 **********************************************************************************/
void __attribute((weak)) UART5_IrqRxCallBack(uint16_t data)
{
 80004ec:	b480      	push	{r7}
 80004ee:	b083      	sub	sp, #12
 80004f0:	af00      	add	r7, sp, #0
 80004f2:	4603      	mov	r3, r0
 80004f4:	80fb      	strh	r3, [r7, #6]

}
 80004f6:	bf00      	nop
 80004f8:	370c      	adds	r7, #12
 80004fa:	46bd      	mov	sp, r7
 80004fc:	bc80      	pop	{r7}
 80004fe:	4770      	bx	lr

08000500 <UART5_IRQHandler>:

void UART5_IRQHandler(void)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	b082      	sub	sp, #8
 8000504:	af00      	add	r7, sp, #0
	uint32_t st,cr;

	st = UART5->SR;
 8000506:	4b15      	ldr	r3, [pc, #84]	; (800055c <UART5_IRQHandler+0x5c>)
 8000508:	881b      	ldrh	r3, [r3, #0]
 800050a:	b29b      	uxth	r3, r3
 800050c:	607b      	str	r3, [r7, #4]
	cr = UART5->CR1;
 800050e:	4b13      	ldr	r3, [pc, #76]	; (800055c <UART5_IRQHandler+0x5c>)
 8000510:	899b      	ldrh	r3, [r3, #12]
 8000512:	b29b      	uxth	r3, r3
 8000514:	603b      	str	r3, [r7, #0]

	if(st & USART_FLAG_RXNE)
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	f003 0320 	and.w	r3, r3, #32
 800051c:	2b00      	cmp	r3, #0
 800051e:	d019      	beq.n	8000554 <UART5_IRQHandler+0x54>
	{
		if(cr & USART_WordLength_9b)
 8000520:	683b      	ldr	r3, [r7, #0]
 8000522:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000526:	2b00      	cmp	r3, #0
 8000528:	d008      	beq.n	800053c <UART5_IRQHandler+0x3c>
		{
			UART5_valRx = (uint16_t)(UART5->DR & 0X1FF);
 800052a:	4b0c      	ldr	r3, [pc, #48]	; (800055c <UART5_IRQHandler+0x5c>)
 800052c:	889b      	ldrh	r3, [r3, #4]
 800052e:	b29b      	uxth	r3, r3
 8000530:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000534:	b29a      	uxth	r2, r3
 8000536:	4b0a      	ldr	r3, [pc, #40]	; (8000560 <UART5_IRQHandler+0x60>)
 8000538:	801a      	strh	r2, [r3, #0]
 800053a:	e006      	b.n	800054a <UART5_IRQHandler+0x4a>
		}
		else
		{
			UART5_valRx = (uint16_t)(UART5->DR & 0XFF);
 800053c:	4b07      	ldr	r3, [pc, #28]	; (800055c <UART5_IRQHandler+0x5c>)
 800053e:	889b      	ldrh	r3, [r3, #4]
 8000540:	b29b      	uxth	r3, r3
 8000542:	b2db      	uxtb	r3, r3
 8000544:	b29a      	uxth	r2, r3
 8000546:	4b06      	ldr	r3, [pc, #24]	; (8000560 <UART5_IRQHandler+0x60>)
 8000548:	801a      	strh	r2, [r3, #0]
		}

		UART5_IrqRxCallBack(UART5_valRx);
 800054a:	4b05      	ldr	r3, [pc, #20]	; (8000560 <UART5_IRQHandler+0x60>)
 800054c:	881b      	ldrh	r3, [r3, #0]
 800054e:	4618      	mov	r0, r3
 8000550:	f7ff ffcc 	bl	80004ec <UART5_IrqRxCallBack>
	}

}
 8000554:	bf00      	nop
 8000556:	3708      	adds	r7, #8
 8000558:	46bd      	mov	sp, r7
 800055a:	bd80      	pop	{r7, pc}
 800055c:	40005000 	.word	0x40005000
 8000560:	20000070 	.word	0x20000070

08000564 <delay_init>:
//初始化延迟函数
//当使用OS的时候,此函数会初始化OS的时钟节拍
//SYSTICK的时钟固定为AHB时钟的1/8
//SYSCLK:系统时钟频率
void delay_init(u8 SYSCLK)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b082      	sub	sp, #8
 8000568:	af00      	add	r7, sp, #0
 800056a:	4603      	mov	r3, r0
 800056c:	71fb      	strb	r3, [r7, #7]
#if SYSTEM_SUPPORT_OS 						//如果需要支持OS.
	u32 reload;
#endif
 	SysTick_CLKSourceConfig(SysTick_CLKSource_HCLK_Div8); 
 800056e:	f06f 0004 	mvn.w	r0, #4
 8000572:	f000 f973 	bl	800085c <SysTick_CLKSourceConfig>
	fac_us=SYSCLK/8;						//不论是否使用OS,fac_us都需要使用
 8000576:	79fb      	ldrb	r3, [r7, #7]
 8000578:	08db      	lsrs	r3, r3, #3
 800057a:	b2da      	uxtb	r2, r3
 800057c:	4b08      	ldr	r3, [pc, #32]	; (80005a0 <delay_init+0x3c>)
 800057e:	701a      	strb	r2, [r3, #0]
	fac_ms=1000/delay_ostickspersec;		//代表OS可以延时的最少单位	   
	SysTick->CTRL|=SysTick_CTRL_TICKINT_Msk;   	//开启SYSTICK中断
	SysTick->LOAD=reload; 					//每1/delay_ostickspersec秒中断一次	
	SysTick->CTRL|=SysTick_CTRL_ENABLE_Msk; 	//开启SYSTICK    
#else
	fac_ms=(u16)fac_us*1000;				//非OS下,代表每个ms需要的systick时钟数   
 8000580:	4b07      	ldr	r3, [pc, #28]	; (80005a0 <delay_init+0x3c>)
 8000582:	781b      	ldrb	r3, [r3, #0]
 8000584:	b29b      	uxth	r3, r3
 8000586:	461a      	mov	r2, r3
 8000588:	0152      	lsls	r2, r2, #5
 800058a:	1ad2      	subs	r2, r2, r3
 800058c:	0092      	lsls	r2, r2, #2
 800058e:	4413      	add	r3, r2
 8000590:	00db      	lsls	r3, r3, #3
 8000592:	b29a      	uxth	r2, r3
 8000594:	4b03      	ldr	r3, [pc, #12]	; (80005a4 <delay_init+0x40>)
 8000596:	801a      	strh	r2, [r3, #0]
#endif
}								    
 8000598:	bf00      	nop
 800059a:	3708      	adds	r7, #8
 800059c:	46bd      	mov	sp, r7
 800059e:	bd80      	pop	{r7, pc}
 80005a0:	20000072 	.word	0x20000072
 80005a4:	20000074 	.word	0x20000074

080005a8 <sys_SWJ_REMAP_Config>:
  *     @arg SWJ_NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  *     @arg SWJ_DISABLE: Full SWJ Disabled (JTAG-DP + SW-DP)
  * @retval None
  */
void sys_SWJ_REMAP_Config(uint8_t SWJ_REMAP)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b082      	sub	sp, #8
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	4603      	mov	r3, r0
 80005b0:	71fb      	strb	r3, [r7, #7]

    switch (SWJ_REMAP)
 80005b2:	79fb      	ldrb	r3, [r7, #7]
 80005b4:	2b03      	cmp	r3, #3
 80005b6:	d81a      	bhi.n	80005ee <sys_SWJ_REMAP_Config+0x46>
 80005b8:	a201      	add	r2, pc, #4	; (adr r2, 80005c0 <sys_SWJ_REMAP_Config+0x18>)
 80005ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005be:	bf00      	nop
 80005c0:	080005ef 	.word	0x080005ef
 80005c4:	080005d1 	.word	0x080005d1
 80005c8:	080005db 	.word	0x080005db
 80005cc:	080005e5 	.word	0x080005e5
        /* Full SWJ Enable (JTAG-DP + SW-DP) */
        break;

    case SWJ_NONJTRST:
        /* Full SWJ Enabled (JTAG-DP + SW-DP) but without JTRST */
        GPIO_PinRemapConfig(GPIO_Remap_SWJ_NoJTRST, ENABLE);
 80005d0:	2101      	movs	r1, #1
 80005d2:	4809      	ldr	r0, [pc, #36]	; (80005f8 <sys_SWJ_REMAP_Config+0x50>)
 80005d4:	f000 fa4a 	bl	8000a6c <GPIO_PinRemapConfig>
        break;
 80005d8:	e00a      	b.n	80005f0 <sys_SWJ_REMAP_Config+0x48>

    case SWJ_NOJTAG:
        /* JTAG-DP Disabled and SW-DP Enabled */
        GPIO_PinRemapConfig(GPIO_Remap_SWJ_JTAGDisable, ENABLE);
 80005da:	2101      	movs	r1, #1
 80005dc:	4807      	ldr	r0, [pc, #28]	; (80005fc <sys_SWJ_REMAP_Config+0x54>)
 80005de:	f000 fa45 	bl	8000a6c <GPIO_PinRemapConfig>
    break;
 80005e2:	e005      	b.n	80005f0 <sys_SWJ_REMAP_Config+0x48>

    case SWJ_DISABLE:
        /* Full SWJ Disabled (JTAG-DP + SW-DP) */
        GPIO_PinRemapConfig(GPIO_Remap_SWJ_Disable, ENABLE);
 80005e4:	2101      	movs	r1, #1
 80005e6:	4806      	ldr	r0, [pc, #24]	; (8000600 <sys_SWJ_REMAP_Config+0x58>)
 80005e8:	f000 fa40 	bl	8000a6c <GPIO_PinRemapConfig>
    break;
 80005ec:	e000      	b.n	80005f0 <sys_SWJ_REMAP_Config+0x48>

    default:
        break;
 80005ee:	bf00      	nop
    }

}
 80005f0:	bf00      	nop
 80005f2:	3708      	adds	r7, #8
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bd80      	pop	{r7, pc}
 80005f8:	00300100 	.word	0x00300100
 80005fc:	00300200 	.word	0x00300200
 8000600:	00300400 	.word	0x00300400

08000604 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000608:	4b15      	ldr	r3, [pc, #84]	; (8000660 <SystemInit+0x5c>)
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	4a14      	ldr	r2, [pc, #80]	; (8000660 <SystemInit+0x5c>)
 800060e:	f043 0301 	orr.w	r3, r3, #1
 8000612:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8000614:	4b12      	ldr	r3, [pc, #72]	; (8000660 <SystemInit+0x5c>)
 8000616:	685a      	ldr	r2, [r3, #4]
 8000618:	4911      	ldr	r1, [pc, #68]	; (8000660 <SystemInit+0x5c>)
 800061a:	4b12      	ldr	r3, [pc, #72]	; (8000664 <SystemInit+0x60>)
 800061c:	4013      	ands	r3, r2
 800061e:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000620:	4b0f      	ldr	r3, [pc, #60]	; (8000660 <SystemInit+0x5c>)
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	4a0e      	ldr	r2, [pc, #56]	; (8000660 <SystemInit+0x5c>)
 8000626:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800062a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800062e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000630:	4b0b      	ldr	r3, [pc, #44]	; (8000660 <SystemInit+0x5c>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	4a0a      	ldr	r2, [pc, #40]	; (8000660 <SystemInit+0x5c>)
 8000636:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800063a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 800063c:	4b08      	ldr	r3, [pc, #32]	; (8000660 <SystemInit+0x5c>)
 800063e:	685b      	ldr	r3, [r3, #4]
 8000640:	4a07      	ldr	r2, [pc, #28]	; (8000660 <SystemInit+0x5c>)
 8000642:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000646:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8000648:	4b05      	ldr	r3, [pc, #20]	; (8000660 <SystemInit+0x5c>)
 800064a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800064e:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 8000650:	f000 f87e 	bl	8000750 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000654:	4b04      	ldr	r3, [pc, #16]	; (8000668 <SystemInit+0x64>)
 8000656:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800065a:	609a      	str	r2, [r3, #8]
#endif 
}
 800065c:	bf00      	nop
 800065e:	bd80      	pop	{r7, pc}
 8000660:	40021000 	.word	0x40021000
 8000664:	f8ff0000 	.word	0xf8ff0000
 8000668:	e000ed00 	.word	0xe000ed00

0800066c <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 800066c:	b480      	push	{r7}
 800066e:	b085      	sub	sp, #20
 8000670:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 8000672:	2300      	movs	r3, #0
 8000674:	60fb      	str	r3, [r7, #12]
 8000676:	2300      	movs	r3, #0
 8000678:	60bb      	str	r3, [r7, #8]
 800067a:	2300      	movs	r3, #0
 800067c:	607b      	str	r3, [r7, #4]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif /* STM32F10X_LD_VL or STM32F10X_MD_VL or STM32F10X_HD_VL */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800067e:	4b2f      	ldr	r3, [pc, #188]	; (800073c <SystemCoreClockUpdate+0xd0>)
 8000680:	685b      	ldr	r3, [r3, #4]
 8000682:	f003 030c 	and.w	r3, r3, #12
 8000686:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 8000688:	68fb      	ldr	r3, [r7, #12]
 800068a:	2b08      	cmp	r3, #8
 800068c:	d011      	beq.n	80006b2 <SystemCoreClockUpdate+0x46>
 800068e:	68fb      	ldr	r3, [r7, #12]
 8000690:	2b08      	cmp	r3, #8
 8000692:	d83a      	bhi.n	800070a <SystemCoreClockUpdate+0x9e>
 8000694:	68fb      	ldr	r3, [r7, #12]
 8000696:	2b00      	cmp	r3, #0
 8000698:	d003      	beq.n	80006a2 <SystemCoreClockUpdate+0x36>
 800069a:	68fb      	ldr	r3, [r7, #12]
 800069c:	2b04      	cmp	r3, #4
 800069e:	d004      	beq.n	80006aa <SystemCoreClockUpdate+0x3e>
 80006a0:	e033      	b.n	800070a <SystemCoreClockUpdate+0x9e>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 80006a2:	4b27      	ldr	r3, [pc, #156]	; (8000740 <SystemCoreClockUpdate+0xd4>)
 80006a4:	4a27      	ldr	r2, [pc, #156]	; (8000744 <SystemCoreClockUpdate+0xd8>)
 80006a6:	601a      	str	r2, [r3, #0]
      break;
 80006a8:	e033      	b.n	8000712 <SystemCoreClockUpdate+0xa6>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 80006aa:	4b25      	ldr	r3, [pc, #148]	; (8000740 <SystemCoreClockUpdate+0xd4>)
 80006ac:	4a25      	ldr	r2, [pc, #148]	; (8000744 <SystemCoreClockUpdate+0xd8>)
 80006ae:	601a      	str	r2, [r3, #0]
      break;
 80006b0:	e02f      	b.n	8000712 <SystemCoreClockUpdate+0xa6>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 80006b2:	4b22      	ldr	r3, [pc, #136]	; (800073c <SystemCoreClockUpdate+0xd0>)
 80006b4:	685b      	ldr	r3, [r3, #4]
 80006b6:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80006ba:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 80006bc:	4b1f      	ldr	r3, [pc, #124]	; (800073c <SystemCoreClockUpdate+0xd0>)
 80006be:	685b      	ldr	r3, [r3, #4]
 80006c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80006c4:	607b      	str	r3, [r7, #4]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 80006c6:	68bb      	ldr	r3, [r7, #8]
 80006c8:	0c9b      	lsrs	r3, r3, #18
 80006ca:	3302      	adds	r3, #2
 80006cc:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d106      	bne.n	80006e2 <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 80006d4:	68bb      	ldr	r3, [r7, #8]
 80006d6:	4a1c      	ldr	r2, [pc, #112]	; (8000748 <SystemCoreClockUpdate+0xdc>)
 80006d8:	fb02 f303 	mul.w	r3, r2, r3
 80006dc:	4a18      	ldr	r2, [pc, #96]	; (8000740 <SystemCoreClockUpdate+0xd4>)
 80006de:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 80006e0:	e017      	b.n	8000712 <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 80006e2:	4b16      	ldr	r3, [pc, #88]	; (800073c <SystemCoreClockUpdate+0xd0>)
 80006e4:	685b      	ldr	r3, [r3, #4]
 80006e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d006      	beq.n	80006fc <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 80006ee:	68bb      	ldr	r3, [r7, #8]
 80006f0:	4a15      	ldr	r2, [pc, #84]	; (8000748 <SystemCoreClockUpdate+0xdc>)
 80006f2:	fb02 f303 	mul.w	r3, r2, r3
 80006f6:	4a12      	ldr	r2, [pc, #72]	; (8000740 <SystemCoreClockUpdate+0xd4>)
 80006f8:	6013      	str	r3, [r2, #0]
      break;
 80006fa:	e00a      	b.n	8000712 <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 80006fc:	68bb      	ldr	r3, [r7, #8]
 80006fe:	4a11      	ldr	r2, [pc, #68]	; (8000744 <SystemCoreClockUpdate+0xd8>)
 8000700:	fb02 f303 	mul.w	r3, r2, r3
 8000704:	4a0e      	ldr	r2, [pc, #56]	; (8000740 <SystemCoreClockUpdate+0xd4>)
 8000706:	6013      	str	r3, [r2, #0]
      break;
 8000708:	e003      	b.n	8000712 <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 800070a:	4b0d      	ldr	r3, [pc, #52]	; (8000740 <SystemCoreClockUpdate+0xd4>)
 800070c:	4a0d      	ldr	r2, [pc, #52]	; (8000744 <SystemCoreClockUpdate+0xd8>)
 800070e:	601a      	str	r2, [r3, #0]
      break;
 8000710:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8000712:	4b0a      	ldr	r3, [pc, #40]	; (800073c <SystemCoreClockUpdate+0xd0>)
 8000714:	685b      	ldr	r3, [r3, #4]
 8000716:	091b      	lsrs	r3, r3, #4
 8000718:	f003 030f 	and.w	r3, r3, #15
 800071c:	4a0b      	ldr	r2, [pc, #44]	; (800074c <SystemCoreClockUpdate+0xe0>)
 800071e:	5cd3      	ldrb	r3, [r2, r3]
 8000720:	b2db      	uxtb	r3, r3
 8000722:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 8000724:	4b06      	ldr	r3, [pc, #24]	; (8000740 <SystemCoreClockUpdate+0xd4>)
 8000726:	681a      	ldr	r2, [r3, #0]
 8000728:	68fb      	ldr	r3, [r7, #12]
 800072a:	fa22 f303 	lsr.w	r3, r2, r3
 800072e:	4a04      	ldr	r2, [pc, #16]	; (8000740 <SystemCoreClockUpdate+0xd4>)
 8000730:	6013      	str	r3, [r2, #0]
}
 8000732:	bf00      	nop
 8000734:	3714      	adds	r7, #20
 8000736:	46bd      	mov	sp, r7
 8000738:	bc80      	pop	{r7}
 800073a:	4770      	bx	lr
 800073c:	40021000 	.word	0x40021000
 8000740:	20000004 	.word	0x20000004
 8000744:	007a1200 	.word	0x007a1200
 8000748:	003d0900 	.word	0x003d0900
 800074c:	20000008 	.word	0x20000008

08000750 <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
 8000754:	f000 f802 	bl	800075c <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 8000758:	bf00      	nop
 800075a:	bd80      	pop	{r7, pc}

0800075c <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
 800075c:	b480      	push	{r7}
 800075e:	b083      	sub	sp, #12
 8000760:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8000762:	2300      	movs	r3, #0
 8000764:	607b      	str	r3, [r7, #4]
 8000766:	2300      	movs	r3, #0
 8000768:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800076a:	4b3a      	ldr	r3, [pc, #232]	; (8000854 <SetSysClockTo72+0xf8>)
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	4a39      	ldr	r2, [pc, #228]	; (8000854 <SetSysClockTo72+0xf8>)
 8000770:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000774:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8000776:	4b37      	ldr	r3, [pc, #220]	; (8000854 <SetSysClockTo72+0xf8>)
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800077e:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	3301      	adds	r3, #1
 8000784:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8000786:	683b      	ldr	r3, [r7, #0]
 8000788:	2b00      	cmp	r3, #0
 800078a:	d103      	bne.n	8000794 <SetSysClockTo72+0x38>
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8000792:	d1f0      	bne.n	8000776 <SetSysClockTo72+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8000794:	4b2f      	ldr	r3, [pc, #188]	; (8000854 <SetSysClockTo72+0xf8>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800079c:	2b00      	cmp	r3, #0
 800079e:	d002      	beq.n	80007a6 <SetSysClockTo72+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80007a0:	2301      	movs	r3, #1
 80007a2:	603b      	str	r3, [r7, #0]
 80007a4:	e001      	b.n	80007aa <SetSysClockTo72+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80007a6:	2300      	movs	r3, #0
 80007a8:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 80007aa:	683b      	ldr	r3, [r7, #0]
 80007ac:	2b01      	cmp	r3, #1
 80007ae:	d14b      	bne.n	8000848 <SetSysClockTo72+0xec>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 80007b0:	4b29      	ldr	r3, [pc, #164]	; (8000858 <SetSysClockTo72+0xfc>)
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	4a28      	ldr	r2, [pc, #160]	; (8000858 <SetSysClockTo72+0xfc>)
 80007b6:	f043 0310 	orr.w	r3, r3, #16
 80007ba:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 80007bc:	4b26      	ldr	r3, [pc, #152]	; (8000858 <SetSysClockTo72+0xfc>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	4a25      	ldr	r2, [pc, #148]	; (8000858 <SetSysClockTo72+0xfc>)
 80007c2:	f023 0307 	bic.w	r3, r3, #7
 80007c6:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 80007c8:	4b23      	ldr	r3, [pc, #140]	; (8000858 <SetSysClockTo72+0xfc>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	4a22      	ldr	r2, [pc, #136]	; (8000858 <SetSysClockTo72+0xfc>)
 80007ce:	f043 0302 	orr.w	r3, r3, #2
 80007d2:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 80007d4:	4b1f      	ldr	r3, [pc, #124]	; (8000854 <SetSysClockTo72+0xf8>)
 80007d6:	4a1f      	ldr	r2, [pc, #124]	; (8000854 <SetSysClockTo72+0xf8>)
 80007d8:	685b      	ldr	r3, [r3, #4]
 80007da:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 80007dc:	4b1d      	ldr	r3, [pc, #116]	; (8000854 <SetSysClockTo72+0xf8>)
 80007de:	4a1d      	ldr	r2, [pc, #116]	; (8000854 <SetSysClockTo72+0xf8>)
 80007e0:	685b      	ldr	r3, [r3, #4]
 80007e2:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 80007e4:	4b1b      	ldr	r3, [pc, #108]	; (8000854 <SetSysClockTo72+0xf8>)
 80007e6:	685b      	ldr	r3, [r3, #4]
 80007e8:	4a1a      	ldr	r2, [pc, #104]	; (8000854 <SetSysClockTo72+0xf8>)
 80007ea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80007ee:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 80007f0:	4b18      	ldr	r3, [pc, #96]	; (8000854 <SetSysClockTo72+0xf8>)
 80007f2:	685b      	ldr	r3, [r3, #4]
 80007f4:	4a17      	ldr	r2, [pc, #92]	; (8000854 <SetSysClockTo72+0xf8>)
 80007f6:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80007fa:	6053      	str	r3, [r2, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 80007fc:	4b15      	ldr	r3, [pc, #84]	; (8000854 <SetSysClockTo72+0xf8>)
 80007fe:	685b      	ldr	r3, [r3, #4]
 8000800:	4a14      	ldr	r2, [pc, #80]	; (8000854 <SetSysClockTo72+0xf8>)
 8000802:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 8000806:	6053      	str	r3, [r2, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8000808:	4b12      	ldr	r3, [pc, #72]	; (8000854 <SetSysClockTo72+0xf8>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	4a11      	ldr	r2, [pc, #68]	; (8000854 <SetSysClockTo72+0xf8>)
 800080e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000812:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8000814:	bf00      	nop
 8000816:	4b0f      	ldr	r3, [pc, #60]	; (8000854 <SetSysClockTo72+0xf8>)
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800081e:	2b00      	cmp	r3, #0
 8000820:	d0f9      	beq.n	8000816 <SetSysClockTo72+0xba>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000822:	4b0c      	ldr	r3, [pc, #48]	; (8000854 <SetSysClockTo72+0xf8>)
 8000824:	685b      	ldr	r3, [r3, #4]
 8000826:	4a0b      	ldr	r2, [pc, #44]	; (8000854 <SetSysClockTo72+0xf8>)
 8000828:	f023 0303 	bic.w	r3, r3, #3
 800082c:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 800082e:	4b09      	ldr	r3, [pc, #36]	; (8000854 <SetSysClockTo72+0xf8>)
 8000830:	685b      	ldr	r3, [r3, #4]
 8000832:	4a08      	ldr	r2, [pc, #32]	; (8000854 <SetSysClockTo72+0xf8>)
 8000834:	f043 0302 	orr.w	r3, r3, #2
 8000838:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 800083a:	bf00      	nop
 800083c:	4b05      	ldr	r3, [pc, #20]	; (8000854 <SetSysClockTo72+0xf8>)
 800083e:	685b      	ldr	r3, [r3, #4]
 8000840:	f003 030c 	and.w	r3, r3, #12
 8000844:	2b08      	cmp	r3, #8
 8000846:	d1f9      	bne.n	800083c <SetSysClockTo72+0xe0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
 8000848:	bf00      	nop
 800084a:	370c      	adds	r7, #12
 800084c:	46bd      	mov	sp, r7
 800084e:	bc80      	pop	{r7}
 8000850:	4770      	bx	lr
 8000852:	bf00      	nop
 8000854:	40021000 	.word	0x40021000
 8000858:	40022000 	.word	0x40022000

0800085c <SysTick_CLKSourceConfig>:
  *     @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
  *     @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
 800085c:	b480      	push	{r7}
 800085e:	b083      	sub	sp, #12
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	2b04      	cmp	r3, #4
 8000868:	d106      	bne.n	8000878 <SysTick_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 800086a:	4b09      	ldr	r3, [pc, #36]	; (8000890 <SysTick_CLKSourceConfig+0x34>)
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	4a08      	ldr	r2, [pc, #32]	; (8000890 <SysTick_CLKSourceConfig+0x34>)
 8000870:	f043 0304 	orr.w	r3, r3, #4
 8000874:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
  }
}
 8000876:	e005      	b.n	8000884 <SysTick_CLKSourceConfig+0x28>
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 8000878:	4b05      	ldr	r3, [pc, #20]	; (8000890 <SysTick_CLKSourceConfig+0x34>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	4a04      	ldr	r2, [pc, #16]	; (8000890 <SysTick_CLKSourceConfig+0x34>)
 800087e:	f023 0304 	bic.w	r3, r3, #4
 8000882:	6013      	str	r3, [r2, #0]
}
 8000884:	bf00      	nop
 8000886:	370c      	adds	r7, #12
 8000888:	46bd      	mov	sp, r7
 800088a:	bc80      	pop	{r7}
 800088c:	4770      	bx	lr
 800088e:	bf00      	nop
 8000890:	e000e010 	.word	0xe000e010

08000894 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000894:	b480      	push	{r7}
 8000896:	b089      	sub	sp, #36	; 0x24
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
 800089c:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 800089e:	2300      	movs	r3, #0
 80008a0:	61fb      	str	r3, [r7, #28]
 80008a2:	2300      	movs	r3, #0
 80008a4:	613b      	str	r3, [r7, #16]
 80008a6:	2300      	movs	r3, #0
 80008a8:	61bb      	str	r3, [r7, #24]
 80008aa:	2300      	movs	r3, #0
 80008ac:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 80008ae:	2300      	movs	r3, #0
 80008b0:	617b      	str	r3, [r7, #20]
 80008b2:	2300      	movs	r3, #0
 80008b4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 80008b6:	683b      	ldr	r3, [r7, #0]
 80008b8:	78db      	ldrb	r3, [r3, #3]
 80008ba:	f003 030f 	and.w	r3, r3, #15
 80008be:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 80008c0:	683b      	ldr	r3, [r7, #0]
 80008c2:	78db      	ldrb	r3, [r3, #3]
 80008c4:	f003 0310 	and.w	r3, r3, #16
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d005      	beq.n	80008d8 <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 80008cc:	683b      	ldr	r3, [r7, #0]
 80008ce:	789b      	ldrb	r3, [r3, #2]
 80008d0:	461a      	mov	r2, r3
 80008d2:	69fb      	ldr	r3, [r7, #28]
 80008d4:	4313      	orrs	r3, r2
 80008d6:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 80008d8:	683b      	ldr	r3, [r7, #0]
 80008da:	881b      	ldrh	r3, [r3, #0]
 80008dc:	b2db      	uxtb	r3, r3
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d044      	beq.n	800096c <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80008e8:	2300      	movs	r3, #0
 80008ea:	61bb      	str	r3, [r7, #24]
 80008ec:	e038      	b.n	8000960 <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
 80008ee:	2201      	movs	r2, #1
 80008f0:	69bb      	ldr	r3, [r7, #24]
 80008f2:	fa02 f303 	lsl.w	r3, r2, r3
 80008f6:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80008f8:	683b      	ldr	r3, [r7, #0]
 80008fa:	881b      	ldrh	r3, [r3, #0]
 80008fc:	461a      	mov	r2, r3
 80008fe:	68fb      	ldr	r3, [r7, #12]
 8000900:	4013      	ands	r3, r2
 8000902:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8000904:	693a      	ldr	r2, [r7, #16]
 8000906:	68fb      	ldr	r3, [r7, #12]
 8000908:	429a      	cmp	r2, r3
 800090a:	d126      	bne.n	800095a <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
 800090c:	69bb      	ldr	r3, [r7, #24]
 800090e:	009b      	lsls	r3, r3, #2
 8000910:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8000912:	220f      	movs	r2, #15
 8000914:	68fb      	ldr	r3, [r7, #12]
 8000916:	fa02 f303 	lsl.w	r3, r2, r3
 800091a:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 800091c:	68bb      	ldr	r3, [r7, #8]
 800091e:	43db      	mvns	r3, r3
 8000920:	697a      	ldr	r2, [r7, #20]
 8000922:	4013      	ands	r3, r2
 8000924:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8000926:	69fa      	ldr	r2, [r7, #28]
 8000928:	68fb      	ldr	r3, [r7, #12]
 800092a:	fa02 f303 	lsl.w	r3, r2, r3
 800092e:	697a      	ldr	r2, [r7, #20]
 8000930:	4313      	orrs	r3, r2
 8000932:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8000934:	683b      	ldr	r3, [r7, #0]
 8000936:	78db      	ldrb	r3, [r3, #3]
 8000938:	2b28      	cmp	r3, #40	; 0x28
 800093a:	d105      	bne.n	8000948 <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 800093c:	2201      	movs	r2, #1
 800093e:	69bb      	ldr	r3, [r7, #24]
 8000940:	409a      	lsls	r2, r3
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	615a      	str	r2, [r3, #20]
 8000946:	e008      	b.n	800095a <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8000948:	683b      	ldr	r3, [r7, #0]
 800094a:	78db      	ldrb	r3, [r3, #3]
 800094c:	2b48      	cmp	r3, #72	; 0x48
 800094e:	d104      	bne.n	800095a <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 8000950:	2201      	movs	r2, #1
 8000952:	69bb      	ldr	r3, [r7, #24]
 8000954:	409a      	lsls	r2, r3
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800095a:	69bb      	ldr	r3, [r7, #24]
 800095c:	3301      	adds	r3, #1
 800095e:	61bb      	str	r3, [r7, #24]
 8000960:	69bb      	ldr	r3, [r7, #24]
 8000962:	2b07      	cmp	r3, #7
 8000964:	d9c3      	bls.n	80008ee <GPIO_Init+0x5a>
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	697a      	ldr	r2, [r7, #20]
 800096a:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 800096c:	683b      	ldr	r3, [r7, #0]
 800096e:	881b      	ldrh	r3, [r3, #0]
 8000970:	2bff      	cmp	r3, #255	; 0xff
 8000972:	d946      	bls.n	8000a02 <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	685b      	ldr	r3, [r3, #4]
 8000978:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800097a:	2300      	movs	r3, #0
 800097c:	61bb      	str	r3, [r7, #24]
 800097e:	e03a      	b.n	80009f6 <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8000980:	69bb      	ldr	r3, [r7, #24]
 8000982:	3308      	adds	r3, #8
 8000984:	2201      	movs	r2, #1
 8000986:	fa02 f303 	lsl.w	r3, r2, r3
 800098a:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 800098c:	683b      	ldr	r3, [r7, #0]
 800098e:	881b      	ldrh	r3, [r3, #0]
 8000990:	461a      	mov	r2, r3
 8000992:	68fb      	ldr	r3, [r7, #12]
 8000994:	4013      	ands	r3, r2
 8000996:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8000998:	693a      	ldr	r2, [r7, #16]
 800099a:	68fb      	ldr	r3, [r7, #12]
 800099c:	429a      	cmp	r2, r3
 800099e:	d127      	bne.n	80009f0 <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
 80009a0:	69bb      	ldr	r3, [r7, #24]
 80009a2:	009b      	lsls	r3, r3, #2
 80009a4:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 80009a6:	220f      	movs	r2, #15
 80009a8:	68fb      	ldr	r3, [r7, #12]
 80009aa:	fa02 f303 	lsl.w	r3, r2, r3
 80009ae:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 80009b0:	68bb      	ldr	r3, [r7, #8]
 80009b2:	43db      	mvns	r3, r3
 80009b4:	697a      	ldr	r2, [r7, #20]
 80009b6:	4013      	ands	r3, r2
 80009b8:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80009ba:	69fa      	ldr	r2, [r7, #28]
 80009bc:	68fb      	ldr	r3, [r7, #12]
 80009be:	fa02 f303 	lsl.w	r3, r2, r3
 80009c2:	697a      	ldr	r2, [r7, #20]
 80009c4:	4313      	orrs	r3, r2
 80009c6:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80009c8:	683b      	ldr	r3, [r7, #0]
 80009ca:	78db      	ldrb	r3, [r3, #3]
 80009cc:	2b28      	cmp	r3, #40	; 0x28
 80009ce:	d105      	bne.n	80009dc <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 80009d0:	69bb      	ldr	r3, [r7, #24]
 80009d2:	3308      	adds	r3, #8
 80009d4:	2201      	movs	r2, #1
 80009d6:	409a      	lsls	r2, r3
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80009dc:	683b      	ldr	r3, [r7, #0]
 80009de:	78db      	ldrb	r3, [r3, #3]
 80009e0:	2b48      	cmp	r3, #72	; 0x48
 80009e2:	d105      	bne.n	80009f0 <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 80009e4:	69bb      	ldr	r3, [r7, #24]
 80009e6:	3308      	adds	r3, #8
 80009e8:	2201      	movs	r2, #1
 80009ea:	409a      	lsls	r2, r3
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80009f0:	69bb      	ldr	r3, [r7, #24]
 80009f2:	3301      	adds	r3, #1
 80009f4:	61bb      	str	r3, [r7, #24]
 80009f6:	69bb      	ldr	r3, [r7, #24]
 80009f8:	2b07      	cmp	r3, #7
 80009fa:	d9c1      	bls.n	8000980 <GPIO_Init+0xec>
        }
      }
    }
    GPIOx->CRH = tmpreg;
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	697a      	ldr	r2, [r7, #20]
 8000a00:	605a      	str	r2, [r3, #4]
  }
}
 8000a02:	bf00      	nop
 8000a04:	3724      	adds	r7, #36	; 0x24
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bc80      	pop	{r7}
 8000a0a:	4770      	bx	lr

08000a0c <GPIO_ReadOutputDataBit>:
  * @param  GPIO_Pin:  specifies the port bit to read.
  *   This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The output port pin value.
  */
uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	b085      	sub	sp, #20
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
 8000a14:	460b      	mov	r3, r1
 8000a16:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	68da      	ldr	r2, [r3, #12]
 8000a20:	887b      	ldrh	r3, [r7, #2]
 8000a22:	4013      	ands	r3, r2
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d002      	beq.n	8000a2e <GPIO_ReadOutputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 8000a28:	2301      	movs	r3, #1
 8000a2a:	73fb      	strb	r3, [r7, #15]
 8000a2c:	e001      	b.n	8000a32 <GPIO_ReadOutputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8000a2e:	2300      	movs	r3, #0
 8000a30:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000a32:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a34:	4618      	mov	r0, r3
 8000a36:	3714      	adds	r7, #20
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bc80      	pop	{r7}
 8000a3c:	4770      	bx	lr

08000a3e <GPIO_WriteBit>:
  *     @arg Bit_RESET: to clear the port pin
  *     @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 8000a3e:	b480      	push	{r7}
 8000a40:	b083      	sub	sp, #12
 8000a42:	af00      	add	r7, sp, #0
 8000a44:	6078      	str	r0, [r7, #4]
 8000a46:	460b      	mov	r3, r1
 8000a48:	807b      	strh	r3, [r7, #2]
 8000a4a:	4613      	mov	r3, r2
 8000a4c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
 8000a4e:	787b      	ldrb	r3, [r7, #1]
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d003      	beq.n	8000a5c <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000a54:	887a      	ldrh	r2, [r7, #2]
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
  }
}
 8000a5a:	e002      	b.n	8000a62 <GPIO_WriteBit+0x24>
    GPIOx->BRR = GPIO_Pin;
 8000a5c:	887a      	ldrh	r2, [r7, #2]
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	615a      	str	r2, [r3, #20]
}
 8000a62:	bf00      	nop
 8000a64:	370c      	adds	r7, #12
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bc80      	pop	{r7}
 8000a6a:	4770      	bx	lr

08000a6c <GPIO_PinRemapConfig>:
  * @param  NewState: new state of the port pin remapping.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void GPIO_PinRemapConfig(uint32_t GPIO_Remap, FunctionalState NewState)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	b087      	sub	sp, #28
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
 8000a74:	460b      	mov	r3, r1
 8000a76:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp = 0x00, tmp1 = 0x00, tmpreg = 0x00, tmpmask = 0x00;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	613b      	str	r3, [r7, #16]
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	60fb      	str	r3, [r7, #12]
 8000a80:	2300      	movs	r3, #0
 8000a82:	617b      	str	r3, [r7, #20]
 8000a84:	2300      	movs	r3, #0
 8000a86:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if((GPIO_Remap & 0x80000000) == 0x80000000)
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	da03      	bge.n	8000a96 <GPIO_PinRemapConfig+0x2a>
  {
    tmpreg = AFIO->MAPR2;
 8000a8e:	4b2e      	ldr	r3, [pc, #184]	; (8000b48 <GPIO_PinRemapConfig+0xdc>)
 8000a90:	69db      	ldr	r3, [r3, #28]
 8000a92:	617b      	str	r3, [r7, #20]
 8000a94:	e002      	b.n	8000a9c <GPIO_PinRemapConfig+0x30>
  }
  else
  {
    tmpreg = AFIO->MAPR;
 8000a96:	4b2c      	ldr	r3, [pc, #176]	; (8000b48 <GPIO_PinRemapConfig+0xdc>)
 8000a98:	685b      	ldr	r3, [r3, #4]
 8000a9a:	617b      	str	r3, [r7, #20]
  }

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	0c1b      	lsrs	r3, r3, #16
 8000aa0:	f003 030f 	and.w	r3, r3, #15
 8000aa4:	60bb      	str	r3, [r7, #8]
  tmp = GPIO_Remap & LSB_MASK;
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	b29b      	uxth	r3, r3
 8000aaa:	613b      	str	r3, [r7, #16]

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8000ab2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8000ab6:	d10a      	bne.n	8000ace <GPIO_PinRemapConfig+0x62>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
 8000ab8:	697b      	ldr	r3, [r7, #20]
 8000aba:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8000abe:	617b      	str	r3, [r7, #20]
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8000ac0:	4b21      	ldr	r3, [pc, #132]	; (8000b48 <GPIO_PinRemapConfig+0xdc>)
 8000ac2:	685b      	ldr	r3, [r3, #4]
 8000ac4:	4a20      	ldr	r2, [pc, #128]	; (8000b48 <GPIO_PinRemapConfig+0xdc>)
 8000ac6:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8000aca:	6053      	str	r3, [r2, #4]
 8000acc:	e021      	b.n	8000b12 <GPIO_PinRemapConfig+0xa6>
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d00e      	beq.n	8000af6 <GPIO_PinRemapConfig+0x8a>
  {
    tmp1 = ((uint32_t)0x03) << tmpmask;
 8000ad8:	2203      	movs	r2, #3
 8000ada:	68bb      	ldr	r3, [r7, #8]
 8000adc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ae0:	60fb      	str	r3, [r7, #12]
    tmpreg &= ~tmp1;
 8000ae2:	68fb      	ldr	r3, [r7, #12]
 8000ae4:	43db      	mvns	r3, r3
 8000ae6:	697a      	ldr	r2, [r7, #20]
 8000ae8:	4013      	ands	r3, r2
 8000aea:	617b      	str	r3, [r7, #20]
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 8000aec:	697b      	ldr	r3, [r7, #20]
 8000aee:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
 8000af2:	617b      	str	r3, [r7, #20]
 8000af4:	e00d      	b.n	8000b12 <GPIO_PinRemapConfig+0xa6>
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	0d5b      	lsrs	r3, r3, #21
 8000afa:	011b      	lsls	r3, r3, #4
 8000afc:	693a      	ldr	r2, [r7, #16]
 8000afe:	fa02 f303 	lsl.w	r3, r2, r3
 8000b02:	43db      	mvns	r3, r3
 8000b04:	697a      	ldr	r2, [r7, #20]
 8000b06:	4013      	ands	r3, r2
 8000b08:	617b      	str	r3, [r7, #20]
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 8000b0a:	697b      	ldr	r3, [r7, #20]
 8000b0c:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
 8000b10:	617b      	str	r3, [r7, #20]
  }

  if (NewState != DISABLE)
 8000b12:	78fb      	ldrb	r3, [r7, #3]
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d008      	beq.n	8000b2a <GPIO_PinRemapConfig+0xbe>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	0d5b      	lsrs	r3, r3, #21
 8000b1c:	011b      	lsls	r3, r3, #4
 8000b1e:	693a      	ldr	r2, [r7, #16]
 8000b20:	fa02 f303 	lsl.w	r3, r2, r3
 8000b24:	697a      	ldr	r2, [r7, #20]
 8000b26:	4313      	orrs	r3, r2
 8000b28:	617b      	str	r3, [r7, #20]
  }

  if((GPIO_Remap & 0x80000000) == 0x80000000)
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	da03      	bge.n	8000b38 <GPIO_PinRemapConfig+0xcc>
  {
    AFIO->MAPR2 = tmpreg;
 8000b30:	4a05      	ldr	r2, [pc, #20]	; (8000b48 <GPIO_PinRemapConfig+0xdc>)
 8000b32:	697b      	ldr	r3, [r7, #20]
 8000b34:	61d3      	str	r3, [r2, #28]
  }
  else
  {
    AFIO->MAPR = tmpreg;
  }  
}
 8000b36:	e002      	b.n	8000b3e <GPIO_PinRemapConfig+0xd2>
    AFIO->MAPR = tmpreg;
 8000b38:	4a03      	ldr	r2, [pc, #12]	; (8000b48 <GPIO_PinRemapConfig+0xdc>)
 8000b3a:	697b      	ldr	r3, [r7, #20]
 8000b3c:	6053      	str	r3, [r2, #4]
}
 8000b3e:	bf00      	nop
 8000b40:	371c      	adds	r7, #28
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bc80      	pop	{r7}
 8000b46:	4770      	bx	lr
 8000b48:	40010000 	.word	0x40010000

08000b4c <RCC_USBCLKConfig>:
  *                                     clock source
  *     @arg RCC_USBCLKSource_PLLCLK_Div1: PLL clock selected as USB clock source
  * @retval None
  */
void RCC_USBCLKConfig(uint32_t RCC_USBCLKSource)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	b083      	sub	sp, #12
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));

  *(__IO uint32_t *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 8000b54:	4a03      	ldr	r2, [pc, #12]	; (8000b64 <RCC_USBCLKConfig+0x18>)
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	6013      	str	r3, [r2, #0]
}
 8000b5a:	bf00      	nop
 8000b5c:	370c      	adds	r7, #12
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bc80      	pop	{r7}
 8000b62:	4770      	bx	lr
 8000b64:	424200d8 	.word	0x424200d8

08000b68 <RCC_ADCCLKConfig>:
  *     @arg RCC_PCLK2_Div6: ADC clock = PCLK2/6
  *     @arg RCC_PCLK2_Div8: ADC clock = PCLK2/8
  * @retval None
  */
void RCC_ADCCLKConfig(uint32_t RCC_PCLK2)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	b085      	sub	sp, #20
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8000b70:	2300      	movs	r3, #0
 8000b72:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));
  tmpreg = RCC->CFGR;
 8000b74:	4b09      	ldr	r3, [pc, #36]	; (8000b9c <RCC_ADCCLKConfig+0x34>)
 8000b76:	685b      	ldr	r3, [r3, #4]
 8000b78:	60fb      	str	r3, [r7, #12]
  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
 8000b7a:	68fb      	ldr	r3, [r7, #12]
 8000b7c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000b80:	60fb      	str	r3, [r7, #12]
  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
 8000b82:	68fa      	ldr	r2, [r7, #12]
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	4313      	orrs	r3, r2
 8000b88:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000b8a:	4a04      	ldr	r2, [pc, #16]	; (8000b9c <RCC_ADCCLKConfig+0x34>)
 8000b8c:	68fb      	ldr	r3, [r7, #12]
 8000b8e:	6053      	str	r3, [r2, #4]
}
 8000b90:	bf00      	nop
 8000b92:	3714      	adds	r7, #20
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bc80      	pop	{r7}
 8000b98:	4770      	bx	lr
 8000b9a:	bf00      	nop
 8000b9c:	40021000 	.word	0x40021000

08000ba0 <RCC_LSEConfig>:
  *     @arg RCC_LSE_ON: LSE oscillator ON
  *     @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_LSEConfig(uint8_t RCC_LSE)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	b083      	sub	sp, #12
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));
  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8000baa:	4b0c      	ldr	r3, [pc, #48]	; (8000bdc <RCC_LSEConfig+0x3c>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	701a      	strb	r2, [r3, #0]
  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8000bb0:	4b0a      	ldr	r3, [pc, #40]	; (8000bdc <RCC_LSEConfig+0x3c>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	701a      	strb	r2, [r3, #0]
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 8000bb6:	79fb      	ldrb	r3, [r7, #7]
 8000bb8:	2b01      	cmp	r3, #1
 8000bba:	d002      	beq.n	8000bc2 <RCC_LSEConfig+0x22>
 8000bbc:	2b04      	cmp	r3, #4
 8000bbe:	d004      	beq.n	8000bca <RCC_LSEConfig+0x2a>
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
      break;            
      
    default:
      break;      
 8000bc0:	e007      	b.n	8000bd2 <RCC_LSEConfig+0x32>
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 8000bc2:	4b06      	ldr	r3, [pc, #24]	; (8000bdc <RCC_LSEConfig+0x3c>)
 8000bc4:	2201      	movs	r2, #1
 8000bc6:	701a      	strb	r2, [r3, #0]
      break;
 8000bc8:	e003      	b.n	8000bd2 <RCC_LSEConfig+0x32>
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 8000bca:	4b04      	ldr	r3, [pc, #16]	; (8000bdc <RCC_LSEConfig+0x3c>)
 8000bcc:	2205      	movs	r2, #5
 8000bce:	701a      	strb	r2, [r3, #0]
      break;            
 8000bd0:	bf00      	nop
  }
}
 8000bd2:	bf00      	nop
 8000bd4:	370c      	adds	r7, #12
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bc80      	pop	{r7}
 8000bda:	4770      	bx	lr
 8000bdc:	40021020 	.word	0x40021020

08000be0 <RCC_RTCCLKConfig>:
  *     @arg RCC_RTCCLKSource_LSI: LSI selected as RTC clock
  *     @arg RCC_RTCCLKSource_HSE_Div128: HSE clock divided by 128 selected as RTC clock
  * @retval None
  */
void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
{
 8000be0:	b480      	push	{r7}
 8000be2:	b083      	sub	sp, #12
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
  /* Select the RTC clock source */
  RCC->BDCR |= RCC_RTCCLKSource;
 8000be8:	4b05      	ldr	r3, [pc, #20]	; (8000c00 <RCC_RTCCLKConfig+0x20>)
 8000bea:	6a1a      	ldr	r2, [r3, #32]
 8000bec:	4904      	ldr	r1, [pc, #16]	; (8000c00 <RCC_RTCCLKConfig+0x20>)
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	4313      	orrs	r3, r2
 8000bf2:	620b      	str	r3, [r1, #32]
}
 8000bf4:	bf00      	nop
 8000bf6:	370c      	adds	r7, #12
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bc80      	pop	{r7}
 8000bfc:	4770      	bx	lr
 8000bfe:	bf00      	nop
 8000c00:	40021000 	.word	0x40021000

08000c04 <RCC_RTCCLKCmd>:
  * @note   This function must be used only after the RTC clock was selected using the RCC_RTCCLKConfig function.
  * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_RTCCLKCmd(FunctionalState NewState)
{
 8000c04:	b480      	push	{r7}
 8000c06:	b083      	sub	sp, #12
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 8000c0e:	4a04      	ldr	r2, [pc, #16]	; (8000c20 <RCC_RTCCLKCmd+0x1c>)
 8000c10:	79fb      	ldrb	r3, [r7, #7]
 8000c12:	6013      	str	r3, [r2, #0]
}
 8000c14:	bf00      	nop
 8000c16:	370c      	adds	r7, #12
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bc80      	pop	{r7}
 8000c1c:	4770      	bx	lr
 8000c1e:	bf00      	nop
 8000c20:	4242043c 	.word	0x4242043c

08000c24 <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000c24:	b480      	push	{r7}
 8000c26:	b087      	sub	sp, #28
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	617b      	str	r3, [r7, #20]
 8000c30:	2300      	movs	r3, #0
 8000c32:	613b      	str	r3, [r7, #16]
 8000c34:	2300      	movs	r3, #0
 8000c36:	60fb      	str	r3, [r7, #12]
 8000c38:	2300      	movs	r3, #0
 8000c3a:	60bb      	str	r3, [r7, #8]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8000c3c:	4b4f      	ldr	r3, [pc, #316]	; (8000d7c <RCC_GetClocksFreq+0x158>)
 8000c3e:	685b      	ldr	r3, [r3, #4]
 8000c40:	f003 030c 	and.w	r3, r3, #12
 8000c44:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 8000c46:	697b      	ldr	r3, [r7, #20]
 8000c48:	2b08      	cmp	r3, #8
 8000c4a:	d011      	beq.n	8000c70 <RCC_GetClocksFreq+0x4c>
 8000c4c:	697b      	ldr	r3, [r7, #20]
 8000c4e:	2b08      	cmp	r3, #8
 8000c50:	d83a      	bhi.n	8000cc8 <RCC_GetClocksFreq+0xa4>
 8000c52:	697b      	ldr	r3, [r7, #20]
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d003      	beq.n	8000c60 <RCC_GetClocksFreq+0x3c>
 8000c58:	697b      	ldr	r3, [r7, #20]
 8000c5a:	2b04      	cmp	r3, #4
 8000c5c:	d004      	beq.n	8000c68 <RCC_GetClocksFreq+0x44>
 8000c5e:	e033      	b.n	8000cc8 <RCC_GetClocksFreq+0xa4>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	4a47      	ldr	r2, [pc, #284]	; (8000d80 <RCC_GetClocksFreq+0x15c>)
 8000c64:	601a      	str	r2, [r3, #0]
      break;
 8000c66:	e033      	b.n	8000cd0 <RCC_GetClocksFreq+0xac>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	4a45      	ldr	r2, [pc, #276]	; (8000d80 <RCC_GetClocksFreq+0x15c>)
 8000c6c:	601a      	str	r2, [r3, #0]
      break;
 8000c6e:	e02f      	b.n	8000cd0 <RCC_GetClocksFreq+0xac>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 8000c70:	4b42      	ldr	r3, [pc, #264]	; (8000d7c <RCC_GetClocksFreq+0x158>)
 8000c72:	685b      	ldr	r3, [r3, #4]
 8000c74:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8000c78:	613b      	str	r3, [r7, #16]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8000c7a:	4b40      	ldr	r3, [pc, #256]	; (8000d7c <RCC_GetClocksFreq+0x158>)
 8000c7c:	685b      	ldr	r3, [r3, #4]
 8000c7e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c82:	60fb      	str	r3, [r7, #12]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 8000c84:	693b      	ldr	r3, [r7, #16]
 8000c86:	0c9b      	lsrs	r3, r3, #18
 8000c88:	3302      	adds	r3, #2
 8000c8a:	613b      	str	r3, [r7, #16]
      
      if (pllsource == 0x00)
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d106      	bne.n	8000ca0 <RCC_GetClocksFreq+0x7c>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 8000c92:	693b      	ldr	r3, [r7, #16]
 8000c94:	4a3b      	ldr	r2, [pc, #236]	; (8000d84 <RCC_GetClocksFreq+0x160>)
 8000c96:	fb03 f202 	mul.w	r2, r3, r2
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 8000c9e:	e017      	b.n	8000cd0 <RCC_GetClocksFreq+0xac>
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 8000ca0:	4b36      	ldr	r3, [pc, #216]	; (8000d7c <RCC_GetClocksFreq+0x158>)
 8000ca2:	685b      	ldr	r3, [r3, #4]
 8000ca4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d006      	beq.n	8000cba <RCC_GetClocksFreq+0x96>
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 8000cac:	693b      	ldr	r3, [r7, #16]
 8000cae:	4a35      	ldr	r2, [pc, #212]	; (8000d84 <RCC_GetClocksFreq+0x160>)
 8000cb0:	fb03 f202 	mul.w	r2, r3, r2
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	601a      	str	r2, [r3, #0]
      break;
 8000cb8:	e00a      	b.n	8000cd0 <RCC_GetClocksFreq+0xac>
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 8000cba:	693b      	ldr	r3, [r7, #16]
 8000cbc:	4a30      	ldr	r2, [pc, #192]	; (8000d80 <RCC_GetClocksFreq+0x15c>)
 8000cbe:	fb03 f202 	mul.w	r2, r3, r2
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	601a      	str	r2, [r3, #0]
      break;
 8000cc6:	e003      	b.n	8000cd0 <RCC_GetClocksFreq+0xac>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	4a2d      	ldr	r2, [pc, #180]	; (8000d80 <RCC_GetClocksFreq+0x15c>)
 8000ccc:	601a      	str	r2, [r3, #0]
      break;
 8000cce:	bf00      	nop
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8000cd0:	4b2a      	ldr	r3, [pc, #168]	; (8000d7c <RCC_GetClocksFreq+0x158>)
 8000cd2:	685b      	ldr	r3, [r3, #4]
 8000cd4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000cd8:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 4;
 8000cda:	697b      	ldr	r3, [r7, #20]
 8000cdc:	091b      	lsrs	r3, r3, #4
 8000cde:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8000ce0:	4a29      	ldr	r2, [pc, #164]	; (8000d88 <RCC_GetClocksFreq+0x164>)
 8000ce2:	697b      	ldr	r3, [r7, #20]
 8000ce4:	4413      	add	r3, r2
 8000ce6:	781b      	ldrb	r3, [r3, #0]
 8000ce8:	b2db      	uxtb	r3, r3
 8000cea:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	681a      	ldr	r2, [r3, #0]
 8000cf0:	68bb      	ldr	r3, [r7, #8]
 8000cf2:	40da      	lsrs	r2, r3
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 8000cf8:	4b20      	ldr	r3, [pc, #128]	; (8000d7c <RCC_GetClocksFreq+0x158>)
 8000cfa:	685b      	ldr	r3, [r3, #4]
 8000cfc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000d00:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 8;
 8000d02:	697b      	ldr	r3, [r7, #20]
 8000d04:	0a1b      	lsrs	r3, r3, #8
 8000d06:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8000d08:	4a1f      	ldr	r2, [pc, #124]	; (8000d88 <RCC_GetClocksFreq+0x164>)
 8000d0a:	697b      	ldr	r3, [r7, #20]
 8000d0c:	4413      	add	r3, r2
 8000d0e:	781b      	ldrb	r3, [r3, #0]
 8000d10:	b2db      	uxtb	r3, r3
 8000d12:	60bb      	str	r3, [r7, #8]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	685a      	ldr	r2, [r3, #4]
 8000d18:	68bb      	ldr	r3, [r7, #8]
 8000d1a:	40da      	lsrs	r2, r3
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8000d20:	4b16      	ldr	r3, [pc, #88]	; (8000d7c <RCC_GetClocksFreq+0x158>)
 8000d22:	685b      	ldr	r3, [r3, #4]
 8000d24:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8000d28:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 11;
 8000d2a:	697b      	ldr	r3, [r7, #20]
 8000d2c:	0adb      	lsrs	r3, r3, #11
 8000d2e:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8000d30:	4a15      	ldr	r2, [pc, #84]	; (8000d88 <RCC_GetClocksFreq+0x164>)
 8000d32:	697b      	ldr	r3, [r7, #20]
 8000d34:	4413      	add	r3, r2
 8000d36:	781b      	ldrb	r3, [r3, #0]
 8000d38:	b2db      	uxtb	r3, r3
 8000d3a:	60bb      	str	r3, [r7, #8]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	685a      	ldr	r2, [r3, #4]
 8000d40:	68bb      	ldr	r3, [r7, #8]
 8000d42:	40da      	lsrs	r2, r3
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8000d48:	4b0c      	ldr	r3, [pc, #48]	; (8000d7c <RCC_GetClocksFreq+0x158>)
 8000d4a:	685b      	ldr	r3, [r3, #4]
 8000d4c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000d50:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 14;
 8000d52:	697b      	ldr	r3, [r7, #20]
 8000d54:	0b9b      	lsrs	r3, r3, #14
 8000d56:	617b      	str	r3, [r7, #20]
  presc = ADCPrescTable[tmp];
 8000d58:	4a0c      	ldr	r2, [pc, #48]	; (8000d8c <RCC_GetClocksFreq+0x168>)
 8000d5a:	697b      	ldr	r3, [r7, #20]
 8000d5c:	4413      	add	r3, r2
 8000d5e:	781b      	ldrb	r3, [r3, #0]
 8000d60:	b2db      	uxtb	r3, r3
 8000d62:	60bb      	str	r3, [r7, #8]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	68da      	ldr	r2, [r3, #12]
 8000d68:	68bb      	ldr	r3, [r7, #8]
 8000d6a:	fbb2 f2f3 	udiv	r2, r2, r3
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	611a      	str	r2, [r3, #16]
}
 8000d72:	bf00      	nop
 8000d74:	371c      	adds	r7, #28
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bc80      	pop	{r7}
 8000d7a:	4770      	bx	lr
 8000d7c:	40021000 	.word	0x40021000
 8000d80:	007a1200 	.word	0x007a1200
 8000d84:	003d0900 	.word	0x003d0900
 8000d88:	20000018 	.word	0x20000018
 8000d8c:	20000028 	.word	0x20000028

08000d90 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 8000d90:	b480      	push	{r7}
 8000d92:	b083      	sub	sp, #12
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
 8000d98:	460b      	mov	r3, r1
 8000d9a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000d9c:	78fb      	ldrb	r3, [r7, #3]
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d006      	beq.n	8000db0 <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8000da2:	4b09      	ldr	r3, [pc, #36]	; (8000dc8 <RCC_AHBPeriphClockCmd+0x38>)
 8000da4:	695a      	ldr	r2, [r3, #20]
 8000da6:	4908      	ldr	r1, [pc, #32]	; (8000dc8 <RCC_AHBPeriphClockCmd+0x38>)
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	4313      	orrs	r3, r2
 8000dac:	614b      	str	r3, [r1, #20]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 8000dae:	e006      	b.n	8000dbe <RCC_AHBPeriphClockCmd+0x2e>
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8000db0:	4b05      	ldr	r3, [pc, #20]	; (8000dc8 <RCC_AHBPeriphClockCmd+0x38>)
 8000db2:	695a      	ldr	r2, [r3, #20]
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	43db      	mvns	r3, r3
 8000db8:	4903      	ldr	r1, [pc, #12]	; (8000dc8 <RCC_AHBPeriphClockCmd+0x38>)
 8000dba:	4013      	ands	r3, r2
 8000dbc:	614b      	str	r3, [r1, #20]
}
 8000dbe:	bf00      	nop
 8000dc0:	370c      	adds	r7, #12
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bc80      	pop	{r7}
 8000dc6:	4770      	bx	lr
 8000dc8:	40021000 	.word	0x40021000

08000dcc <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	b083      	sub	sp, #12
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
 8000dd4:	460b      	mov	r3, r1
 8000dd6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000dd8:	78fb      	ldrb	r3, [r7, #3]
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d006      	beq.n	8000dec <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000dde:	4b09      	ldr	r3, [pc, #36]	; (8000e04 <RCC_APB2PeriphClockCmd+0x38>)
 8000de0:	699a      	ldr	r2, [r3, #24]
 8000de2:	4908      	ldr	r1, [pc, #32]	; (8000e04 <RCC_APB2PeriphClockCmd+0x38>)
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	4313      	orrs	r3, r2
 8000de8:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000dea:	e006      	b.n	8000dfa <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000dec:	4b05      	ldr	r3, [pc, #20]	; (8000e04 <RCC_APB2PeriphClockCmd+0x38>)
 8000dee:	699a      	ldr	r2, [r3, #24]
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	43db      	mvns	r3, r3
 8000df4:	4903      	ldr	r1, [pc, #12]	; (8000e04 <RCC_APB2PeriphClockCmd+0x38>)
 8000df6:	4013      	ands	r3, r2
 8000df8:	618b      	str	r3, [r1, #24]
}
 8000dfa:	bf00      	nop
 8000dfc:	370c      	adds	r7, #12
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bc80      	pop	{r7}
 8000e02:	4770      	bx	lr
 8000e04:	40021000 	.word	0x40021000

08000e08 <RCC_MCOConfig>:
  *     @arg RCC_MCO_PLLCLK_Div2: PLL clock divided by 2 selected
  *   
  * @retval None
  */
void RCC_MCOConfig(uint8_t RCC_MCO)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	b083      	sub	sp, #12
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	4603      	mov	r3, r0
 8000e10:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCO));

  /* Perform Byte access to MCO bits to select the MCO source */
  *(__IO uint8_t *) CFGR_BYTE4_ADDRESS = RCC_MCO;
 8000e12:	4a04      	ldr	r2, [pc, #16]	; (8000e24 <RCC_MCOConfig+0x1c>)
 8000e14:	79fb      	ldrb	r3, [r7, #7]
 8000e16:	7013      	strb	r3, [r2, #0]
}
 8000e18:	bf00      	nop
 8000e1a:	370c      	adds	r7, #12
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	bc80      	pop	{r7}
 8000e20:	4770      	bx	lr
 8000e22:	bf00      	nop
 8000e24:	40021007 	.word	0x40021007

08000e28 <TIM_SetCompare1>:
  * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
  * @param  Compare1: specifies the Capture Compare1 register new value.
  * @retval None
  */
void TIM_SetCompare1(TIM_TypeDef* TIMx, uint16_t Compare1)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	b083      	sub	sp, #12
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
 8000e30:	460b      	mov	r3, r1
 8000e32:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	887a      	ldrh	r2, [r7, #2]
 8000e38:	869a      	strh	r2, [r3, #52]	; 0x34
}
 8000e3a:	bf00      	nop
 8000e3c:	370c      	adds	r7, #12
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bc80      	pop	{r7}
 8000e42:	4770      	bx	lr

08000e44 <TIM_GetCapture1>:
  * @brief  Gets the TIMx Input Capture 1 value.
  * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
  * @retval Capture Compare 1 Register value.
  */
uint16_t TIM_GetCapture1(TIM_TypeDef* TIMx)
{
 8000e44:	b480      	push	{r7}
 8000e46:	b083      	sub	sp, #12
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8000e50:	b29b      	uxth	r3, r3
}
 8000e52:	4618      	mov	r0, r3
 8000e54:	370c      	adds	r7, #12
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bc80      	pop	{r7}
 8000e5a:	4770      	bx	lr

08000e5c <TIM_GetCapture2>:
  * @brief  Gets the TIMx Input Capture 2 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
  * @retval Capture Compare 2 Register value.
  */
uint16_t TIM_GetCapture2(TIM_TypeDef* TIMx)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	b083      	sub	sp, #12
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8000e68:	b29b      	uxth	r3, r3
}
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	370c      	adds	r7, #12
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bc80      	pop	{r7}
 8000e72:	4770      	bx	lr

08000e74 <TIM_GetITStatus>:
  *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.  
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8000e74:	b480      	push	{r7}
 8000e76:	b085      	sub	sp, #20
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
 8000e7c:	460b      	mov	r3, r1
 8000e7e:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8000e80:	2300      	movs	r3, #0
 8000e82:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 8000e84:	2300      	movs	r3, #0
 8000e86:	81bb      	strh	r3, [r7, #12]
 8000e88:	2300      	movs	r3, #0
 8000e8a:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	8a1b      	ldrh	r3, [r3, #16]
 8000e90:	b29a      	uxth	r2, r3
 8000e92:	887b      	ldrh	r3, [r7, #2]
 8000e94:	4013      	ands	r3, r2
 8000e96:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	899b      	ldrh	r3, [r3, #12]
 8000e9c:	b29a      	uxth	r2, r3
 8000e9e:	887b      	ldrh	r3, [r7, #2]
 8000ea0:	4013      	ands	r3, r2
 8000ea2:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8000ea4:	89bb      	ldrh	r3, [r7, #12]
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d005      	beq.n	8000eb6 <TIM_GetITStatus+0x42>
 8000eaa:	897b      	ldrh	r3, [r7, #10]
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d002      	beq.n	8000eb6 <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 8000eb0:	2301      	movs	r3, #1
 8000eb2:	73fb      	strb	r3, [r7, #15]
 8000eb4:	e001      	b.n	8000eba <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000eba:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	3714      	adds	r7, #20
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bc80      	pop	{r7}
 8000ec4:	4770      	bx	lr

08000ec6 <TIM_ClearITPendingBit>:
  *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8000ec6:	b480      	push	{r7}
 8000ec8:	b083      	sub	sp, #12
 8000eca:	af00      	add	r7, sp, #0
 8000ecc:	6078      	str	r0, [r7, #4]
 8000ece:	460b      	mov	r3, r1
 8000ed0:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8000ed2:	887b      	ldrh	r3, [r7, #2]
 8000ed4:	43db      	mvns	r3, r3
 8000ed6:	b29a      	uxth	r2, r3
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	821a      	strh	r2, [r3, #16]
}
 8000edc:	bf00      	nop
 8000ede:	370c      	adds	r7, #12
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bc80      	pop	{r7}
 8000ee4:	4770      	bx	lr

08000ee6 <main>:
#endif



int main(void)
{
 8000ee6:	b580      	push	{r7, lr}
 8000ee8:	af00      	add	r7, sp, #0

  // SYS CLK Init 
  BSP_RCC_Init();
 8000eea:	f7ff f979 	bl	80001e0 <BSP_RCC_Init>

  /** Config SWJ Reamp 
    *   If using the PA15、PA14、PA13、PB4、PB3 for Remapping Pin, these Clock Must be Config before SWJ REMAP config Function!
    */
  sys_SWJ_REMAP_Config(SWJ_ENABLE);
 8000eee:	2000      	movs	r0, #0
 8000ef0:	f7ff fb5a 	bl	80005a8 <sys_SWJ_REMAP_Config>

  BSP_GPIO_Init();
 8000ef4:	f7ff f93c 	bl	8000170 <BSP_GPIO_Init>

  while (1)
 8000ef8:	e7fe      	b.n	8000ef8 <main+0x12>

08000efa <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000efa:	b480      	push	{r7}
 8000efc:	af00      	add	r7, sp, #0
}
 8000efe:	bf00      	nop
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bc80      	pop	{r7}
 8000f04:	4770      	bx	lr

08000f06 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000f06:	b480      	push	{r7}
 8000f08:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8000f0a:	e7fe      	b.n	8000f0a <HardFault_Handler+0x4>

08000f0c <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8000f10:	e7fe      	b.n	8000f10 <MemManage_Handler+0x4>

08000f12 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000f12:	b480      	push	{r7}
 8000f14:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8000f16:	e7fe      	b.n	8000f16 <BusFault_Handler+0x4>

08000f18 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8000f1c:	e7fe      	b.n	8000f1c <UsageFault_Handler+0x4>

08000f1e <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000f1e:	b480      	push	{r7}
 8000f20:	af00      	add	r7, sp, #0
}
 8000f22:	bf00      	nop
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bc80      	pop	{r7}
 8000f28:	4770      	bx	lr

08000f2a <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000f2a:	b480      	push	{r7}
 8000f2c:	af00      	add	r7, sp, #0
}
 8000f2e:	bf00      	nop
 8000f30:	46bd      	mov	sp, r7
 8000f32:	bc80      	pop	{r7}
 8000f34:	4770      	bx	lr

08000f36 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000f36:	b480      	push	{r7}
 8000f38:	af00      	add	r7, sp, #0
}
 8000f3a:	bf00      	nop
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bc80      	pop	{r7}
 8000f40:	4770      	bx	lr

08000f42 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000f42:	b480      	push	{r7}
 8000f44:	af00      	add	r7, sp, #0
}
 8000f46:	bf00      	nop
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bc80      	pop	{r7}
 8000f4c:	4770      	bx	lr
	...

08000f50 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000f50:	480d      	ldr	r0, [pc, #52]	; (8000f88 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000f52:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000f54:	f7ff fb56 	bl	8000604 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f58:	480c      	ldr	r0, [pc, #48]	; (8000f8c <LoopForever+0x6>)
  ldr r1, =_edata
 8000f5a:	490d      	ldr	r1, [pc, #52]	; (8000f90 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000f5c:	4a0d      	ldr	r2, [pc, #52]	; (8000f94 <LoopForever+0xe>)
  movs r3, #0
 8000f5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f60:	e002      	b.n	8000f68 <LoopCopyDataInit>

08000f62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f66:	3304      	adds	r3, #4

08000f68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f6c:	d3f9      	bcc.n	8000f62 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f6e:	4a0a      	ldr	r2, [pc, #40]	; (8000f98 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000f70:	4c0a      	ldr	r4, [pc, #40]	; (8000f9c <LoopForever+0x16>)
  movs r3, #0
 8000f72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f74:	e001      	b.n	8000f7a <LoopFillZerobss>

08000f76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f78:	3204      	adds	r2, #4

08000f7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f7c:	d3fb      	bcc.n	8000f76 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000f7e:	f000 f811 	bl	8000fa4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000f82:	f7ff ffb0 	bl	8000ee6 <main>

08000f86 <LoopForever>:

LoopForever:
  b LoopForever
 8000f86:	e7fe      	b.n	8000f86 <LoopForever>
  ldr   r0, =_estack
 8000f88:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000f8c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f90:	2000002c 	.word	0x2000002c
  ldr r2, =_sidata
 8000f94:	0800100c 	.word	0x0800100c
  ldr r2, =_sbss
 8000f98:	2000002c 	.word	0x2000002c
  ldr r4, =_ebss
 8000f9c:	20000078 	.word	0x20000078

08000fa0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000fa0:	e7fe      	b.n	8000fa0 <ADC1_2_IRQHandler>
	...

08000fa4 <__libc_init_array>:
 8000fa4:	b570      	push	{r4, r5, r6, lr}
 8000fa6:	2600      	movs	r6, #0
 8000fa8:	4d0c      	ldr	r5, [pc, #48]	; (8000fdc <__libc_init_array+0x38>)
 8000faa:	4c0d      	ldr	r4, [pc, #52]	; (8000fe0 <__libc_init_array+0x3c>)
 8000fac:	1b64      	subs	r4, r4, r5
 8000fae:	10a4      	asrs	r4, r4, #2
 8000fb0:	42a6      	cmp	r6, r4
 8000fb2:	d109      	bne.n	8000fc8 <__libc_init_array+0x24>
 8000fb4:	f000 f81a 	bl	8000fec <_init>
 8000fb8:	2600      	movs	r6, #0
 8000fba:	4d0a      	ldr	r5, [pc, #40]	; (8000fe4 <__libc_init_array+0x40>)
 8000fbc:	4c0a      	ldr	r4, [pc, #40]	; (8000fe8 <__libc_init_array+0x44>)
 8000fbe:	1b64      	subs	r4, r4, r5
 8000fc0:	10a4      	asrs	r4, r4, #2
 8000fc2:	42a6      	cmp	r6, r4
 8000fc4:	d105      	bne.n	8000fd2 <__libc_init_array+0x2e>
 8000fc6:	bd70      	pop	{r4, r5, r6, pc}
 8000fc8:	f855 3b04 	ldr.w	r3, [r5], #4
 8000fcc:	4798      	blx	r3
 8000fce:	3601      	adds	r6, #1
 8000fd0:	e7ee      	b.n	8000fb0 <__libc_init_array+0xc>
 8000fd2:	f855 3b04 	ldr.w	r3, [r5], #4
 8000fd6:	4798      	blx	r3
 8000fd8:	3601      	adds	r6, #1
 8000fda:	e7f2      	b.n	8000fc2 <__libc_init_array+0x1e>
 8000fdc:	08001004 	.word	0x08001004
 8000fe0:	08001004 	.word	0x08001004
 8000fe4:	08001004 	.word	0x08001004
 8000fe8:	08001008 	.word	0x08001008

08000fec <_init>:
 8000fec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000fee:	bf00      	nop
 8000ff0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000ff2:	bc08      	pop	{r3}
 8000ff4:	469e      	mov	lr, r3
 8000ff6:	4770      	bx	lr

08000ff8 <_fini>:
 8000ff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000ffa:	bf00      	nop
 8000ffc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000ffe:	bc08      	pop	{r3}
 8001000:	469e      	mov	lr, r3
 8001002:	4770      	bx	lr
