# compile vhdl design source files
vhdl xil_defaultlib  \
"project_tb_func_impl.vhd" \
"../../../../../progetto_reti.srcs/sim_1/imports/Dynamis/Test Bench 2 - Prj 2019-20.vhd" \

# Do not sort compile order
nosort
