# Reading pref.tcl
# do alu_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/tyler/dev/Quartus2/LA4_ALU/SourceCode/full_adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:27:34 on Oct 15,2022
# vcom -reportprogress 300 -93 -work work C:/Users/tyler/dev/Quartus2/LA4_ALU/SourceCode/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture rtl of full_adder
# End time: 17:27:34 on Oct 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/tyler/dev/Quartus2/LA4_ALU/SourceCode/adder_subtractor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:27:34 on Oct 15,2022
# vcom -reportprogress 300 -93 -work work C:/Users/tyler/dev/Quartus2/LA4_ALU/SourceCode/adder_subtractor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder_subtractor
# -- Compiling architecture gate_level of adder_subtractor
# End time: 17:27:34 on Oct 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/tyler/dev/Quartus2/LA4_ALU/SourceCode/alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:27:34 on Oct 15,2022
# vcom -reportprogress 300 -93 -work work C:/Users/tyler/dev/Quartus2/LA4_ALU/SourceCode/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# -- Compiling architecture rtl of alu
# End time: 17:27:34 on Oct 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
do testbench.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:27:44 on Oct 15,2022
# vcom -reportprogress 300 -93 -work work C:/Users/tyler/dev/Quartus2/LA4_ALU/SourceCode/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench
# -- Compiling architecture gate_level of testbench
# End time: 17:27:44 on Oct 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 17:27:44 on Oct 15,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(gate_level)
# Loading work.alu(rtl)
# Loading work.adder_subtractor(gate_level)
# Loading work.full_adder(rtl)
# ** Note: Output correct for 2 + 5 = 7
#    Time: 10 ns  Iteration: 0  Instance: /testbench
# ** Note: Output incorrect for 7 - 4 = 3
#    Time: 20 ns  Iteration: 0  Instance: /testbench
do testbench.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:29:57 on Oct 15,2022
# vcom -reportprogress 300 -93 -work work C:/Users/tyler/dev/Quartus2/LA4_ALU/SourceCode/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench
# -- Compiling architecture gate_level of testbench
# End time: 17:29:57 on Oct 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:29:58 on Oct 15,2022, Elapsed time: 0:02:14
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 17:29:58 on Oct 15,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(gate_level)
# Loading work.alu(rtl)
# Loading work.adder_subtractor(gate_level)
# Loading work.full_adder(rtl)
# ** Note: Output correct for 2 + 5 = 7
#    Time: 10 ns  Iteration: 0  Instance: /testbench
# ** Note: Output incorrect for 7 - 4 = 3
#    Time: 20 ns  Iteration: 0  Instance: /testbench
do testbench.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:30:32 on Oct 15,2022
# vcom -reportprogress 300 -93 -work work C:/Users/tyler/dev/Quartus2/LA4_ALU/SourceCode/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench
# -- Compiling architecture gate_level of testbench
# End time: 17:30:32 on Oct 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:30:33 on Oct 15,2022, Elapsed time: 0:00:35
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 17:30:33 on Oct 15,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(gate_level)
# Loading work.alu(rtl)
# Loading work.adder_subtractor(gate_level)
# Loading work.full_adder(rtl)
# ** Note: Output correct for 2 + 5 = 7
#    Time: 10 ns  Iteration: 0  Instance: /testbench
# ** Note: Output correct for 7 - 4 = 3
#    Time: 20 ns  Iteration: 0  Instance: /testbench
do testbench.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:03 on Oct 15,2022
# vcom -reportprogress 300 -93 -work work C:/Users/tyler/dev/Quartus2/LA4_ALU/SourceCode/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench
# -- Compiling architecture gate_level of testbench
# ** Error: C:/Users/tyler/dev/Quartus2/LA4_ALU/SourceCode/testbench.vhd(91): near "wait": (vcom-1576) expecting ';'.
# ** Note: C:/Users/tyler/dev/Quartus2/LA4_ALU/SourceCode/testbench.vhd(95): VHDL Compiler exiting
# End time: 17:33:03 on Oct 15,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./testbench.do line 1
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/tyler/dev/Quartus2/LA4_ALU/SourceCode/testbench.vhd}"
do testbench.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:33:23 on Oct 15,2022
# vcom -reportprogress 300 -93 -work work C:/Users/tyler/dev/Quartus2/LA4_ALU/SourceCode/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench
# -- Compiling architecture gate_level of testbench
# End time: 17:33:23 on Oct 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:33:24 on Oct 15,2022, Elapsed time: 0:02:51
# Errors: 1, Warnings: 0
# vsim work.testbench 
# Start time: 17:33:24 on Oct 15,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(gate_level)
# Loading work.alu(rtl)
# Loading work.adder_subtractor(gate_level)
# Loading work.full_adder(rtl)
# ** Note: Output correct for 2 + 5 = 7 (testing addition)
#    Time: 10 ns  Iteration: 0  Instance: /testbench
# ** Note: Output correct for 7 - 4 = 3 (testing subtraction)
#    Time: 20 ns  Iteration: 0  Instance: /testbench
# ** Note: Output incorrect for inc 1111 1111 (testing increment on max value)
#    Time: 30 ns  Iteration: 0  Instance: /testbench
do testbench.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:03 on Oct 15,2022
# vcom -reportprogress 300 -93 -work work C:/Users/tyler/dev/Quartus2/LA4_ALU/SourceCode/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench
# -- Compiling architecture gate_level of testbench
# End time: 17:35:03 on Oct 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:35:04 on Oct 15,2022, Elapsed time: 0:01:40
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 17:35:04 on Oct 15,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(gate_level)
# Loading work.alu(rtl)
# Loading work.adder_subtractor(gate_level)
# Loading work.full_adder(rtl)
# ** Note: Output correct for 2 + 5 = 7 (testing addition)
#    Time: 10 ns  Iteration: 0  Instance: /testbench
# ** Note: Output correct for 7 - 4 = 3 (testing subtraction)
#    Time: 20 ns  Iteration: 0  Instance: /testbench
# ** Note: Output correct for inc 1111 1111 (testing increment on max value)
#    Time: 30 ns  Iteration: 0  Instance: /testbench
do testbench.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:36:57 on Oct 15,2022
# vcom -reportprogress 300 -93 -work work C:/Users/tyler/dev/Quartus2/LA4_ALU/SourceCode/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench
# -- Compiling architecture gate_level of testbench
# End time: 17:36:57 on Oct 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:36:58 on Oct 15,2022, Elapsed time: 0:01:54
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 17:36:58 on Oct 15,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(gate_level)
# Loading work.alu(rtl)
# Loading work.adder_subtractor(gate_level)
# Loading work.full_adder(rtl)
# ** Note: Output correct for 2 + 5 = 7 (testing addition)
#    Time: 10 ns  Iteration: 0  Instance: /testbench
# ** Note: Output correct for 7 - 4 = 3 (testing subtraction)
#    Time: 20 ns  Iteration: 0  Instance: /testbench
# ** Note: Output correct for inc 1111 1111 (testing increment on max value)
#    Time: 30 ns  Iteration: 0  Instance: /testbench
# ** Note: Output correct for dec 0 (testing decrement on 0 value)
#    Time: 40 ns  Iteration: 0  Instance: /testbench
do testbench.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:38:40 on Oct 15,2022
# vcom -reportprogress 300 -93 -work work C:/Users/tyler/dev/Quartus2/LA4_ALU/SourceCode/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench
# -- Compiling architecture gate_level of testbench
# End time: 17:38:40 on Oct 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:38:41 on Oct 15,2022, Elapsed time: 0:01:43
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 17:38:41 on Oct 15,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(gate_level)
# Loading work.alu(rtl)
# Loading work.adder_subtractor(gate_level)
# Loading work.full_adder(rtl)
# ** Note: Output correct for 2 + 5 = 7 (testing addition)
#    Time: 10 ns  Iteration: 0  Instance: /testbench
# ** Note: Output correct for 7 - 4 = 3 (testing subtraction)
#    Time: 20 ns  Iteration: 0  Instance: /testbench
# ** Note: Output correct for inc 1111 1111 (testing increment on max value)
#    Time: 30 ns  Iteration: 0  Instance: /testbench
# ** Note: Output correct for dec 0 (testing decrement on 0 value)
#    Time: 40 ns  Iteration: 0  Instance: /testbench
# ** Note: Output correct for testing if z = 1
#    Time: 50 ns  Iteration: 0  Instance: /testbench
# End time: 18:32:34 on Oct 15,2022, Elapsed time: 0:53:53
# Errors: 0, Warnings: 0
