/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az139-347
+ date
Fri Feb  5 21:34:53 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1612560893
+ [ 1 = 1 ]
+ [ 0 -eq 0 ]
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------
[[55976,1],0]: A high-performance Open MPI point-to-point messaging module
was unable to find any relevant network interfaces:

Module: OpenFabrics (openib)
  Host: fv-az139-347

Another transport will be used instead, although this may result in
lower performance.

NOTE: You can disable this warning by setting the MCA parameter
btl_base_warn_component_unused to 0.
--------------------------------------------------------------------------
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.9.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.9.0
Compile date:      Feb 05 2021 (21:27:01)
Run date:          Feb 05 2021 (21:34:54+0000)
Run host:          fv-az139-347.bfeqfsstbqye1jba4zu5qwmj4d.bx.internal.cloudapp.net (pid=5844)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 1.11.9, API version 0x10b06
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az139-347
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->replicate_membind               : no
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, local=7121288KB, total=7121288KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=b63afe5a-17bd-7440-a8ff-30df1756edda, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.4.0-1039-azure, OSVersion="#41~18.04.1-Ubuntu SMP Mon Jan 18 14:00:01 UTC 2021", HostName=fv-az139-347, Architecture=x86_64, hwlocVersion=1.11.9, ProcessName=cactus_sim)
  Package L#0: (P#0, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=79, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v4 @ 2.30GHz", CPUStepping=1)
    L3Cache L#0: (P#-1, size=51200KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 52428800 linesize 64 associativity 20 stride 2621440, for 2 PUs
  Memory has type "local" depth 0
    size 7292198912 pagesize 4096, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00384924 sec
      iterations=10000000... time=0.0380556 sec
      iterations=100000000... time=0.318232 sec
      iterations=300000000... time=0.971018 sec
      iterations=600000000... time=1.94125 sec
      iterations=600000000... time=1.4397 sec
      result: 2.39256 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00313124 sec
      iterations=10000000... time=0.0327785 sec
      iterations=100000000... time=0.333142 sec
      iterations=300000000... time=1.01943 sec
      result: 9.41701 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00223412 sec
      iterations=10000000... time=0.020261 sec
      iterations=100000000... time=0.203836 sec
      iterations=500000000... time=1.00441 sec
      result: 7.96485 Giop/sec
    Memory allocation performance for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.461079 sec
      iterations=2... time=0.948708 sec
      iterations=4... time=1.86198 sec
      result: 2.30666 GByte/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000139101 sec
      iterations=10000... time=0.00144882 sec
      iterations=100000... time=0.0152487 sec
      iterations=1000000... time=0.159624 sec
      iterations=7000000... time=1.11642 sec
      result: 1.59488 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000439405 sec
      iterations=10000... time=0.00450655 sec
      iterations=100000... time=0.0491701 sec
      iterations=1000000... time=0.468655 sec
      iterations=2000000... time=0.98988 sec
      iterations=4000000... time=1.88816 sec
      result: 4.72041 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1000... time=0.0091858 sec
      iterations=10000... time=0.0904003 sec
      iterations=100000... time=0.989974 sec
      iterations=200000... time=2.00813 sec
      result: 100.407 nsec
    Read latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.0105718 sec
      iterations=10000... time=0.101565 sec
      iterations=100000... time=1.12235 sec
      result: 112.235 nsec
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=3.1e-06 sec
      iterations=100... time=2.8701e-05 sec
      iterations=1000... time=0.000284603 sec
      iterations=10000... time=0.00324804 sec
      iterations=100000... time=0.0310954 sec
      iterations=1000000... time=0.321557 sec
      iterations=3000000... time=0.940099 sec
      iterations=6000000... time=1.82807 sec
      result: 80.662 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=6.101e-06 sec
      iterations=10... time=4.5e-05 sec
      iterations=100... time=0.000438105 sec
      iterations=1000... time=0.00483215 sec
      iterations=10000... time=0.0481016 sec
      iterations=100000... time=0.471179 sec
      iterations=200000... time=0.935559 sec
      iterations=400000... time=1.87213 sec
      result: 42.0073 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1... time=0.00228053 sec
      iterations=10... time=0.0284356 sec
      iterations=100... time=0.179697 sec
      iterations=600... time=1.20738 sec
      result: 19.5407 GByte/sec
    Read bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.118311 sec
      iterations=9... time=1.05969 sec
      result: 9.11932 GByte/sec
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=4.6e-06 sec
      iterations=10000... time=3e-05 sec
      iterations=100000... time=0.000323803 sec
      iterations=1000000... time=0.00316763 sec
      iterations=10000000... time=0.0304648 sec
      iterations=100000000... time=0.32609 sec
      iterations=300000000... time=0.92624 sec
      iterations=600000000... time=1.87098 sec
      result: 0.389788 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.24e-05 sec
      iterations=10000... time=0.000195902 sec
      iterations=100000... time=0.00195092 sec
      iterations=1000000... time=0.0212538 sec
      iterations=10000000... time=0.222995 sec
      iterations=50000000... time=0.980281 sec
      iterations=100000000... time=1.97695 sec
      result: 2.47118 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1000... time=0.000101101 sec
      iterations=10000... time=0.000590907 sec
      iterations=100000... time=0.00543166 sec
      iterations=1000000... time=0.0604642 sec
      iterations=10000000... time=0.604493 sec
      iterations=20000000... time=1.26257 sec
      result: 7.89107 nsec
    Write latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.000227903 sec
      iterations=10000... time=0.00126841 sec
      iterations=100000... time=0.0132845 sec
      iterations=1000000... time=0.137218 sec
      iterations=8000000... time=1.09758 sec
      result: 17.1496 nsec
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=8e-07 sec
      iterations=10... time=3.4e-06 sec
      iterations=100... time=2.88e-05 sec
      iterations=1000... time=0.000303003 sec
      iterations=10000... time=0.00296313 sec
      iterations=100000... time=0.032597 sec
      iterations=1000000... time=0.315993 sec
      iterations=3000000... time=0.95634 sec
      iterations=6000000... time=1.92533 sec
      result: 76.5873 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.7e-06 sec
      iterations=10... time=8.6901e-05 sec
      iterations=100... time=0.00093011 sec
      iterations=1000... time=0.0090193 sec
      iterations=10000... time=0.0907604 sec
      iterations=100000... time=0.91045 sec
      iterations=200000... time=1.93713 sec
      result: 20.2989 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1... time=0.00643077 sec
      iterations=10... time=0.0409997 sec
      iterations=100... time=0.401359 sec
      iterations=300... time=0.904053 sec
      iterations=600... time=1.96891 sec
      result: 11.9828 GByte/sec
    Write bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.210284 sec
      iterations=5... time=1.03068 sec
      result: 5.20888 GByte/sec
    Write bandwidth via cache-bypassing stores for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.0733101 sec
      iterations=10... time=0.701111 sec
      iterations=20... time=1.43498 sec
      result: 14.9652 GByte/sec
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.47e-05 sec
      iterations=10... time=0.000215902 sec
      iterations=100... time=0.00255773 sec
      iterations=1000... time=0.0299407 sec
      iterations=10000... time=0.248138 sec
      iterations=40000... time=0.995784 sec
      iterations=80000... time=1.94606 sec
      result: 0.0710358 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=2.93e-05 sec
      iterations=10... time=0.00087331 sec
      iterations=100... time=0.0088099 sec
      iterations=1000... time=0.0907449 sec
      iterations=10000... time=0.872629 sec
      iterations=20000... time=1.7844 sec
      result: 0.136371 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00677017 sec
      iterations=10... time=0.0658497 sec
      iterations=100... time=0.68012 sec
      iterations=200... time=1.34075 sec
      result: 0.367014 Gupdates/sec
    Stencil code performance of local memory (for 2 PUs) (using 1*406^3 grid points, 1*1070774656 bytes):
      iterations=1... time=0.192053 sec
      iterations=6... time=1.24004 sec
      result: 0.323813 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00334674 sec
      iterations=10000000... time=0.0347764 sec
      iterations=100000000... time=0.330044 sec
      iterations=300000000... time=0.977202 sec
      iterations=600000000... time=1.98338 sec
      iterations=600000000... time=1.45383 sec
      result: 2.2661 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00350659 sec
      iterations=10000000... time=0.0329634 sec
      iterations=100000000... time=0.354078 sec
      iterations=300000000... time=1.02302 sec
      result: 9.38399 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00204322 sec
      iterations=10000000... time=0.0203253 sec
      iterations=100000000... time=0.209258 sec
      iterations=500000000... time=1.01529 sec
      result: 7.8795 Giop/sec
    Memory allocation performance for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.232216 sec
      iterations=5... time=1.21138 sec
      result: 4.43188 GByte/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000171252 sec
      iterations=10000... time=0.00170692 sec
      iterations=100000... time=0.0154784 sec
      iterations=1000000... time=0.161582 sec
      iterations=7000000... time=1.15356 sec
      result: 1.64794 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000515156 sec
      iterations=10000... time=0.00522881 sec
      iterations=100000... time=0.0544748 sec
      iterations=1000000... time=0.532939 sec
      iterations=2000000... time=1.06182 sec
      result: 5.3091 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1000... time=0.00939325 sec
      iterations=10000... time=0.0908029 sec
      iterations=100000... time=0.934827 sec
      iterations=200000... time=1.85688 sec
      result: 92.8438 nsec
    Read latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.0109522 sec
      iterations=10000... time=0.0981391 sec
      iterations=100000... time=1.05331 sec
      result: 105.331 nsec
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=7.5e-07 sec
      iterations=10... time=3.7e-06 sec
      iterations=100... time=3.125e-05 sec
      iterations=1000... time=0.000322304 sec
      iterations=10000... time=0.00302763 sec
      iterations=100000... time=0.0361271 sec
      iterations=1000000... time=0.321725 sec
      iterations=3000000... time=0.940638 sec
      iterations=6000000... time=1.92806 sec
      result: 76.479 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=2.43e-05 sec
      iterations=10... time=5.055e-05 sec
      iterations=100... time=0.000593007 sec
      iterations=1000... time=0.00493485 sec
      iterations=10000... time=0.0510949 sec
      iterations=100000... time=0.517468 sec
      iterations=200000... time=1.01827 sec
      result: 38.6161 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1... time=0.00336014 sec
      iterations=10... time=0.0231299 sec
      iterations=100... time=0.181992 sec
      iterations=600... time=1.12101 sec
      result: 21.0461 GByte/sec
    Read bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.123561 sec
      iterations=9... time=1.04374 sec
      result: 9.2587 GByte/sec
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=4.2e-06 sec
      iterations=10000... time=2.82e-05 sec
      iterations=100000... time=0.000320753 sec
      iterations=1000000... time=0.00327139 sec
      iterations=10000000... time=0.0286623 sec
      iterations=100000000... time=0.313155 sec
      iterations=400000000... time=1.29951 sec
      result: 0.406097 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=1.99e-05 sec
      iterations=10000... time=0.000216252 sec
      iterations=100000... time=0.00192117 sec
      iterations=1000000... time=0.0202407 sec
      iterations=10000000... time=0.216357 sec
      iterations=50000000... time=1.04068 sec
      result: 2.60169 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1000... time=0.000215603 sec
      iterations=10000... time=0.000777308 sec
      iterations=100000... time=0.00536986 sec
      iterations=1000000... time=0.0535556 sec
      iterations=10000000... time=0.594661 sec
      iterations=20000000... time=1.19364 sec
      result: 7.46026 nsec
    Write latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.000199002 sec
      iterations=10000... time=0.00210967 sec
      iterations=100000... time=0.0187079 sec
      iterations=1000000... time=0.211975 sec
      iterations=5000000... time=0.982033 sec
      iterations=10000000... time=2.00307 sec
      result: 25.0384 nsec
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1.25e-06 sec
      iterations=10... time=6.15e-06 sec
      iterations=100... time=7.415e-05 sec
      iterations=1000... time=0.000586106 sec
      iterations=10000... time=0.00648227 sec
      iterations=100000... time=0.0661056 sec
      iterations=1000000... time=0.640162 sec
      iterations=2000000... time=1.28595 sec
      result: 38.2222 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=9.15e-06 sec
      iterations=10... time=9.1101e-05 sec
      iterations=100... time=0.00102696 sec
      iterations=1000... time=0.00977971 sec
      iterations=10000... time=0.0965347 sec
      iterations=100000... time=0.968051 sec
      iterations=200000... time=1.92765 sec
      result: 20.3987 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1... time=0.00662332 sec
      iterations=10... time=0.052456 sec
      iterations=100... time=0.501748 sec
      iterations=200... time=1.08909 sec
      result: 7.22102 GByte/sec
    Write bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.197557 sec
      iterations=6... time=1.19734 sec
      result: 5.38062 GByte/sec
    Write bandwidth via cache-bypassing stores for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.0814855 sec
      iterations=10... time=0.76127 sec
      iterations=20... time=1.49911 sec
      result: 14.3251 GByte/sec
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=6.6e-06 sec
      iterations=10... time=3.78005e-05 sec
      iterations=100... time=0.000283103 sec
      iterations=1000... time=0.00270353 sec
      iterations=10000... time=0.0294869 sec
      iterations=100000... time=0.296798 sec
      iterations=400000... time=1.17009 sec
      result: 0.249211 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=1.565e-05 sec
      iterations=10... time=0.000148901 sec
      iterations=100... time=0.00145362 sec
      iterations=1000... time=0.0140016 sec
      iterations=10000... time=0.151084 sec
      iterations=70000... time=0.993892 sec
      iterations=140000... time=1.9925 sec
      result: 0.409776 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00211152 sec
      iterations=10... time=0.0196072 sec
      iterations=100... time=0.163017 sec
      iterations=700... time=1.20271 sec
      result: 1.43199 Gupdates/sec
    Stencil code performance of local memory (for 2 PUs) (using 1*406^3 grid points, 1*1070774656 bytes):
      iterations=1... time=0.0531715 sec
      iterations=10... time=0.53972 sec
      iterations=20... time=1.03176 sec
      result: 1.29727 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Fri Feb  5 21:37:19 UTC 2021
+ echo Done.
Done.
  Elapsed time: 146.6 s
