$date
	Tue Jan 11 16:57:42 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_lfsr_32bits $end
$scope module U0 $end
$var wire 1 ! sys_clk $end
$upscope $end
$upscope $end
$scope module tb_lfsr_32bits $end
$scope module U0 $end
$var wire 1 " sys_rst_n $end
$upscope $end
$upscope $end
$scope module tb_lfsr_32bits $end
$scope module U0 $end
$var reg 32 # Q [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx #
0"
0!
$end
#5
b1 #
1!
#10
0!
#15
1!
#20
1"
0!
#25
b10000000001000000000000000000011 #
1!
#30
0!
#35
b11000000001100000000000000000010 #
1!
#40
0!
#45
b1100000000110000000000000000001 #
1!
#50
0!
#55
b10110000001011000000000000000011 #
1!
#60
0!
#65
b11011000001101100000000000000010 #
1!
#70
0!
#75
b1101100000110110000000000000001 #
1!
#80
0!
#85
b10110110001011011000000000000011 #
1!
#90
0!
#95
b11011011001101101100000000000010 #
1!
#100
0!
#105
b1101101100110110110000000000001 #
1!
#110
0!
#115
b10110110111011011011000000000011 #
1!
