module ADC_CLK_GEN(
					clk,
					ADC_CLK_out
				);
					
input clk;
output ADC_CLK_out;

wire clk;
reg point_out;

reg[7:0] cnt;					
always@(posedge clk )
if(cnt==10) 
	begin 
		cnt<=10'd0;
		point_out<=~point_out;
	end
else 
	cnt<=cnt+1'b1;
	

endmodule