Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Apr 10 21:13:50 2025
| Host         : xbb running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file full_adder_8bit_timing_summary_routed.rpt -pb full_adder_8bit_timing_summary_routed.pb -rpx full_adder_8bit_timing_summary_routed.rpx -warn_on_violation
| Design       : full_adder_8bit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (17)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (42)
5. checking no_input_delay (11)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (17)
-------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (42)
-------------------------------------------------
 There are 42 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   51          inf        0.000                      0                   51           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[4]
                            (input port)
  Destination:            sum_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.274ns  (logic 2.394ns (32.904%)  route 4.881ns (67.096%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  a[4] (IN)
                         net (fo=0)                   0.000     0.000    a[4]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  a_IBUF[4]_inst/O
                         net (fo=3, routed)           4.881     6.347    a_IBUF[4]
    SLICE_X0Y71          LUT3 (Prop_lut3_I2_O)        0.124     6.471 r  sum[7]_i_5/O
                         net (fo=1, routed)           0.000     6.471    sum[7]_i_5_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.003 r  sum_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.003    sum_reg[7]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.274 r  sum_reg[8]_i_1/CO[0]
                         net (fo=1, routed)           0.000     7.274    sum_reg[8]_i_1_n_3
    SLICE_X0Y72          FDCE                                         r  sum_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.170ns  (logic 4.009ns (55.908%)  route 3.161ns (44.092%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDCE                         0.000     0.000 r  sum_reg[2]/C
    SLICE_X0Y70          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  sum_reg[2]/Q
                         net (fo=1, routed)           3.161     3.617    sum_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     7.170 r  sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.170    sum[2]
    J13                                                               r  sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[4]
                            (input port)
  Destination:            sum_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.077ns  (logic 2.197ns (31.036%)  route 4.881ns (68.964%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  a[4] (IN)
                         net (fo=0)                   0.000     0.000    a[4]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  a_IBUF[4]_inst/O
                         net (fo=3, routed)           4.881     6.347    a_IBUF[4]
    SLICE_X0Y71          LUT3 (Prop_lut3_I2_O)        0.124     6.471 r  sum[7]_i_5/O
                         net (fo=1, routed)           0.000     6.471    sum[7]_i_5_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     7.077 r  sum_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.077    sum_reg[7]_i_1_n_4
    SLICE_X0Y71          FDCE                                         r  sum_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[4]
                            (input port)
  Destination:            sum_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.018ns  (logic 2.138ns (30.457%)  route 4.881ns (69.543%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  a[4] (IN)
                         net (fo=0)                   0.000     0.000    a[4]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  a_IBUF[4]_inst/O
                         net (fo=3, routed)           4.881     6.347    a_IBUF[4]
    SLICE_X0Y71          LUT3 (Prop_lut3_I2_O)        0.124     6.471 r  sum[7]_i_5/O
                         net (fo=1, routed)           0.000     6.471    sum[7]_i_5_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.018 r  sum_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.018    sum_reg[7]_i_1_n_5
    SLICE_X0Y71          FDCE                                         r  sum_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.974ns  (logic 3.976ns (57.015%)  route 2.998ns (42.985%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDCE                         0.000     0.000 r  sum_reg[0]/C
    SLICE_X0Y70          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  sum_reg[0]/Q
                         net (fo=1, routed)           2.998     3.454    sum_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     6.974 r  sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.974    sum[0]
    H17                                                               r  sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[4]
                            (input port)
  Destination:            sum_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.895ns  (logic 2.015ns (29.216%)  route 4.881ns (70.784%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  a[4] (IN)
                         net (fo=0)                   0.000     0.000    a[4]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  a_IBUF[4]_inst/O
                         net (fo=3, routed)           4.881     6.347    a_IBUF[4]
    SLICE_X0Y71          LUT3 (Prop_lut3_I2_O)        0.124     6.471 r  sum[7]_i_5/O
                         net (fo=1, routed)           0.000     6.471    sum[7]_i_5_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.895 r  sum_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.895    sum_reg[7]_i_1_n_6
    SLICE_X0Y71          FDCE                                         r  sum_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[4]
                            (input port)
  Destination:            sum_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.718ns  (logic 1.838ns (27.351%)  route 4.881ns (72.649%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  a[4] (IN)
                         net (fo=0)                   0.000     0.000    a[4]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  a_IBUF[4]_inst/O
                         net (fo=3, routed)           4.881     6.347    a_IBUF[4]
    SLICE_X0Y71          LUT3 (Prop_lut3_I2_O)        0.124     6.471 r  sum[7]_i_5/O
                         net (fo=1, routed)           0.000     6.471    sum[7]_i_5_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.718 r  sum_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.718    sum_reg[7]_i_1_n_7
    SLICE_X0Y71          FDCE                                         r  sum_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.674ns  (logic 3.991ns (59.801%)  route 2.683ns (40.199%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDCE                         0.000     0.000 r  sum_reg[1]/C
    SLICE_X0Y70          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  sum_reg[1]/Q
                         net (fo=1, routed)           2.683     3.139    sum_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     6.674 r  sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.674    sum[1]
    K15                                                               r  sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            sum_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.445ns  (logic 2.139ns (33.189%)  route 4.306ns (66.811%))
  Logic Levels:           2  (CARRY4=1 IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  a_IBUF[0]_inst/O
                         net (fo=2, routed)           4.306     5.803    a_IBUF[0]
    SLICE_X0Y70          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642     6.445 r  sum_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.445    sum_reg[3]_i_1_n_4
    SLICE_X0Y70          FDCE                                         r  sum_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            sum_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.401ns  (logic 2.095ns (32.729%)  route 4.306ns (67.271%))
  Logic Levels:           2  (CARRY4=1 IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  a_IBUF[0]_inst/O
                         net (fo=2, routed)           4.306     5.803    a_IBUF[0]
    SLICE_X0Y70          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     6.401 r  sum_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.401    sum_reg[3]_i_1_n_6
    SLICE_X0Y70          FDCE                                         r  sum_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stored_a_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sum_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.249ns (72.379%)  route 0.095ns (27.621%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDCE                         0.000     0.000 r  stored_a_reg[3]/C
    SLICE_X1Y70          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  stored_a_reg[3]/Q
                         net (fo=1, routed)           0.095     0.236    stored_a[3]
    SLICE_X0Y70          LUT3 (Prop_lut3_I0_O)        0.045     0.281 r  sum[3]_i_2/O
                         net (fo=1, routed)           0.000     0.281    sum[3]_i_2_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.344 r  sum_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.344    sum_reg[3]_i_1_n_4
    SLICE_X0Y70          FDCE                                         r  sum_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stored_a_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sum_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.249ns (72.379%)  route 0.095ns (27.621%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDCE                         0.000     0.000 r  stored_a_reg[7]/C
    SLICE_X1Y71          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  stored_a_reg[7]/Q
                         net (fo=1, routed)           0.095     0.236    stored_a[7]
    SLICE_X0Y71          LUT3 (Prop_lut3_I0_O)        0.045     0.281 r  sum[7]_i_2/O
                         net (fo=1, routed)           0.000     0.281    sum[7]_i_2_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.344 r  sum_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.344    sum_reg[7]_i_1_n_4
    SLICE_X0Y71          FDCE                                         r  sum_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stored_a_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sum_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.256ns (72.549%)  route 0.097ns (27.451%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDCE                         0.000     0.000 r  stored_a_reg[0]/C
    SLICE_X1Y70          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  stored_a_reg[0]/Q
                         net (fo=1, routed)           0.097     0.238    stored_a[0]
    SLICE_X0Y70          LUT3 (Prop_lut3_I0_O)        0.045     0.283 r  sum[3]_i_5/O
                         net (fo=1, routed)           0.000     0.283    sum[3]_i_5_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.353 r  sum_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.353    sum_reg[3]_i_1_n_7
    SLICE_X0Y70          FDCE                                         r  sum_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stored_a_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sum_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.256ns (72.549%)  route 0.097ns (27.451%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDCE                         0.000     0.000 r  stored_a_reg[4]/C
    SLICE_X1Y71          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  stored_a_reg[4]/Q
                         net (fo=1, routed)           0.097     0.238    stored_a[4]
    SLICE_X0Y71          LUT3 (Prop_lut3_I0_O)        0.045     0.283 r  sum[7]_i_5/O
                         net (fo=1, routed)           0.000     0.283    sum[7]_i_5_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.353 r  sum_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.353    sum_reg[7]_i_1_n_7
    SLICE_X0Y71          FDCE                                         r  sum_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stored_a_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sum_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.251ns (64.699%)  route 0.137ns (35.301%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDCE                         0.000     0.000 r  stored_a_reg[1]/C
    SLICE_X1Y70          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  stored_a_reg[1]/Q
                         net (fo=1, routed)           0.137     0.278    stored_a[1]
    SLICE_X0Y70          LUT3 (Prop_lut3_I0_O)        0.045     0.323 r  sum[3]_i_4/O
                         net (fo=1, routed)           0.000     0.323    sum[3]_i_4_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.388 r  sum_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.388    sum_reg[3]_i_1_n_6
    SLICE_X0Y70          FDCE                                         r  sum_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stored_a_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sum_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.251ns (64.699%)  route 0.137ns (35.301%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDCE                         0.000     0.000 r  stored_a_reg[5]/C
    SLICE_X1Y71          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  stored_a_reg[5]/Q
                         net (fo=1, routed)           0.137     0.278    stored_a[5]
    SLICE_X0Y71          LUT3 (Prop_lut3_I0_O)        0.045     0.323 r  sum[7]_i_4/O
                         net (fo=1, routed)           0.000     0.323    sum[7]_i_4_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.388 r  sum_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.388    sum_reg[7]_i_1_n_6
    SLICE_X0Y71          FDCE                                         r  sum_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stored_a_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sum_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.252ns (63.719%)  route 0.143ns (36.281%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDCE                         0.000     0.000 r  stored_a_reg[2]/C
    SLICE_X1Y70          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  stored_a_reg[2]/Q
                         net (fo=1, routed)           0.143     0.284    stored_a[2]
    SLICE_X0Y70          LUT3 (Prop_lut3_I0_O)        0.045     0.329 r  sum[3]_i_3/O
                         net (fo=1, routed)           0.000     0.329    sum[3]_i_3_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.395 r  sum_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.395    sum_reg[3]_i_1_n_5
    SLICE_X0Y70          FDCE                                         r  sum_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stored_a_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sum_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.252ns (63.719%)  route 0.143ns (36.281%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDCE                         0.000     0.000 r  stored_a_reg[6]/C
    SLICE_X1Y71          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  stored_a_reg[6]/Q
                         net (fo=1, routed)           0.143     0.284    stored_a[6]
    SLICE_X0Y71          LUT3 (Prop_lut3_I0_O)        0.045     0.329 r  sum[7]_i_3/O
                         net (fo=1, routed)           0.000     0.329    sum[7]_i_3_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.395 r  sum_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.395    sum_reg[7]_i_1_n_5
    SLICE_X0Y71          FDCE                                         r  sum_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stored_a_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sum_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.472ns  (logic 0.377ns (79.869%)  route 0.095ns (20.131%))
  Logic Levels:           4  (CARRY4=2 FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDCE                         0.000     0.000 r  stored_a_reg[7]/C
    SLICE_X1Y71          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  stored_a_reg[7]/Q
                         net (fo=1, routed)           0.095     0.236    stored_a[7]
    SLICE_X0Y71          LUT3 (Prop_lut3_I0_O)        0.045     0.281 r  sum[7]_i_2/O
                         net (fo=1, routed)           0.000     0.281    sum[7]_i_2_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.396 r  sum_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.396    sum_reg[7]_i_1_n_0
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     0.472 r  sum_reg[8]_i_1/CO[0]
                         net (fo=1, routed)           0.000     0.472    sum_reg[8]_i_1_n_3
    SLICE_X0Y72          FDCE                                         r  sum_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            stored_a_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.618ns  (logic 0.250ns (40.420%)  route 0.368ns (59.580%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  a_IBUF[2]_inst/O
                         net (fo=3, routed)           0.368     0.618    a_IBUF[2]
    SLICE_X1Y70          FDCE                                         r  stored_a_reg[2]/D
  -------------------------------------------------------------------    -------------------





