// Seed: 943116435
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_13, id_14;
  logic [7:0][-1] id_15;
  logic id_16;
  ;
  wire id_17;
  wire id_18, id_19[-1 : 1], id_20, id_21;
  assign module_1.id_4 = 0;
  logic id_22;
  wire id_23, id_24;
  logic id_25;
endmodule
module module_1 #(
    parameter id_5 = 32'd6
) (
    output tri0  id_0,
    input  wand  id_1,
    output logic id_2
);
  logic id_4;
  always id_2 <= id_4;
  logic _id_5;
  logic [7:0][1 : id_5] id_6 = -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_6,
      id_4,
      id_4,
      id_4,
      id_4,
      id_6,
      id_4,
      id_6,
      id_6,
      id_6
  );
  assign id_2 = 1;
  assign id_4 = (1 / id_4);
endmodule
