; wire declarations
; $auto$splice.cc:140:get_spliced_signal$3
(let v0 (Wire "v0" 2))
; $auto$splice.cc:140:get_spliced_signal$5
(let v1 (Wire "v1" 3))
; $auto$splice.cc:140:get_spliced_signal$7
(let v2 (Wire "v2" 4))
; $auto$splice.cc:140:get_spliced_signal$9
(let v3 (Wire "v3" 5))
; I0
(let v4 (Wire "v4" 1))
; I1
(let v5 (Wire "v5" 1))
; I2
(let v6 (Wire "v6" 1))
; I3
(let v7 (Wire "v7" 1))
; I4
(let v8 (Wire "v8" 1))
; I5
(let v9 (Wire "v9" 1))
; O
(let v10 (Wire "v10" 1))
; _w_idx
(let v11 (Wire "v11" 6))

; cells
(let v12 (Op2 (Concat) v4 v5))
(let v13 (Op2 (Concat) v12 v6))
(let v14 (Op2 (Concat) v13 v7))
(let v15 (Op2 (Concat) v14 v8))
(let v16 (Op2 (Concat) v15 v9))

; 64'0000000000000000000000000000000000000000000000000000000000000000
(let v22 (Op0 (BV 0 64)))
; TODO not handling signedness
(let v23 (Op1 (ZeroExtend 64) v16))
(union v10 (Op1 (Extract 0 0) (Op2 (Shr) v22 v23)))

; inputs
(let I0 (Var "I0" 1))
(IsPort "" "I0" (Input) I0)
(union v4 I0)
(let I1 (Var "I1" 1))
(IsPort "" "I1" (Input) I1)
(union v5 I1)
(let I2 (Var "I2" 1))
(IsPort "" "I2" (Input) I2)
(union v6 I2)
(let I3 (Var "I3" 1))
(IsPort "" "I3" (Input) I3)
(union v7 I3)
(let I4 (Var "I4" 1))
(IsPort "" "I4" (Input) I4)
(union v8 I4)
(let I5 (Var "I5" 1))
(IsPort "" "I5" (Input) I5)
(union v9 I5)

; outputs
(let O v10)
(IsPort "" "O" (Output) O)

; delete wire expressions
(delete (Wire "v0" 2))
(delete (Wire "v1" 3))
(delete (Wire "v2" 4))
(delete (Wire "v3" 5))
(delete (Wire "v4" 1))
(delete (Wire "v5" 1))
(delete (Wire "v6" 1))
(delete (Wire "v7" 1))
(delete (Wire "v8" 1))
(delete (Wire "v9" 1))
(delete (Wire "v10" 1))
(delete (Wire "v11" 6))