$date
	Sat Sep  7 15:06:00 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu1_test $end
$var wire 1 ! out $end
$var wire 1 " carryout $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % carryin $end
$var reg 3 & control [2:0] $end
$scope module a1 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % carryin $end
$var wire 3 ' control [2:0] $end
$var wire 1 ( xor_out $end
$var wire 1 ) sum $end
$var wire 1 ! out $end
$var wire 1 * logic_out $end
$var wire 1 " carryout $end
$scope module add $end
$var wire 1 # a $end
$var wire 1 ( b $end
$var wire 1 % cin $end
$var wire 1 " cout $end
$var wire 1 + partial_c1 $end
$var wire 1 , partial_c2 $end
$var wire 1 - partial_s $end
$var wire 1 ) sum $end
$upscope $end
$scope module logi $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 2 . control [1:0] $end
$var wire 1 / not_control0 $end
$var wire 1 0 not_control1 $end
$var wire 1 * out $end
$var wire 1 1 w1 $end
$var wire 1 2 w2 $end
$var wire 1 3 w3 $end
$var wire 1 4 w4 $end
$var wire 1 5 wA $end
$var wire 1 6 wB $end
$var wire 1 7 wC $end
$var wire 1 8 wD $end
$upscope $end
$scope module mux $end
$var wire 1 ) A $end
$var wire 1 * B $end
$var wire 1 9 control $end
$var wire 1 : not_control $end
$var wire 1 ! out $end
$var wire 1 ; wA $end
$var wire 1 < wB $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0<
0;
1:
09
08
07
06
05
04
13
02
01
10
1/
b0 .
0-
0,
0+
0*
0)
0(
b0 '
b0 &
0%
0$
0#
0"
0!
$end
#1
1!
1;
1)
1-
12
03
14
1#
#2
1(
0#
1$
#3
0!
0;
1*
0)
1"
15
0-
1+
11
04
1#
#4
0*
1!
0"
05
1;
0+
0(
01
02
13
1)
0#
0$
1%
#5
0!
0;
1"
0)
1,
1-
12
03
14
1#
#6
1(
0#
1$
#7
1!
1;
1*
1)
0,
15
0-
1+
11
04
1#
#8
0!
00
0"
05
17
0;
0+
0(
01
02
13
0)
b10 .
0#
0$
0%
b10 &
b10 '
#9
1!
1;
0*
1)
07
1-
12
03
14
1#
#10
1(
0#
1$
#11
0!
0;
0)
1"
0-
1+
11
04
1#
#12
1*
1!
0"
17
1;
0+
0(
01
02
13
1)
0#
0$
1%
#13
0!
0;
1"
0*
0)
1,
07
1-
12
03
14
1#
#14
1(
0#
1$
#15
1!
1;
1)
0,
0-
1+
11
04
1#
#16
0*
1!
0/
0"
07
1;
1-
0+
01
02
13
1)
b11 .
0#
0$
0%
b11 &
b11 '
#17
0!
0;
1*
0)
1"
18
0-
1+
12
03
14
1#
#18
0"
0+
0(
0#
1$
#19
1!
1;
0*
1)
08
1-
11
04
1#
#20
0!
0;
1"
1(
01
02
13
0)
1,
0#
0$
1%
#21
1!
1;
1*
1)
0,
18
0-
1+
12
03
14
1#
#22
0"
0+
0(
0#
1$
#23
0!
0;
1"
0*
0)
1,
08
1-
11
04
1#
#24
10
1/
0"
0:
0-
01
02
13
0)
0,
b0 .
19
0#
0$
0%
b100 &
b100 '
#25
1)
1-
12
03
14
1#
#26
1(
0#
1$
#27
1!
1<
1*
0)
1"
15
0-
1+
11
04
1#
#28
0!
0<
0*
0"
05
0+
0(
01
02
13
1)
0#
0$
1%
#29
1"
0)
1,
1-
12
03
14
1#
#30
1(
0#
1$
#31
1!
1<
1*
1)
0,
15
0-
1+
11
04
1#
#32
0!
0<
0*
0/
0"
05
1-
0+
01
02
13
1)
b1 .
0#
0$
0%
b101 &
b101 '
#33
1!
1<
1*
0)
1"
16
0-
1+
12
03
14
1#
#34
0"
0+
0(
0#
1$
#35
1)
1-
11
04
1#
#36
0!
0<
0*
06
1"
1(
01
02
13
0)
1,
0#
0$
1%
#37
1!
1<
1*
1)
0,
16
0-
1+
12
03
14
1#
#38
0"
0+
0(
0#
1$
#39
1"
0)
1,
1-
11
04
1#
#40
1!
1<
17
1*
00
1/
06
0"
0-
01
02
13
0)
0,
b10 .
0#
0$
0%
b110 &
b110 '
#41
0!
0<
0*
1)
07
1-
12
03
14
1#
#42
1(
0#
1$
#43
0)
1"
0-
1+
11
04
1#
#44
1!
1<
1*
0"
17
0+
0(
01
02
13
1)
0#
0$
1%
#45
0!
0<
1"
0*
0)
1,
07
1-
12
03
14
1#
#46
1(
0#
1$
#47
1)
0,
0-
1+
11
04
1#
#48
0!
0<
0*
0/
0"
07
1-
0+
01
02
13
1)
b11 .
0#
0$
0%
b111 &
b111 '
#49
1!
1<
1*
0)
1"
18
0-
1+
12
03
14
1#
#50
0"
0+
0(
0#
1$
#51
0!
0<
0*
1)
08
1-
11
04
1#
#52
1"
1(
01
02
13
0)
1,
0#
0$
1%
#53
1!
1<
1*
1)
0,
18
0-
1+
12
03
14
1#
#54
0"
0+
0(
0#
1$
#55
0!
0<
1"
0*
0)
1,
08
1-
11
04
1#
#56
0"
1(
01
02
13
1)
0,
0#
0$
0%
