;redcode
;assert 1
	SPL 0, @-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 7, <120
	SUB 210, 31
	SUB 210, 31
	MOV @-127, 100
	DJN -1, @-20
	SLT #270, 0
	SPL 0, @-2
	ADD 210, 60
	SUB 12, @10
	ADD #270, 0
	CMP -207, <-120
	SUB @121, 106
	SUB @121, 106
	CMP @0, @602
	SUB 0, @12
	SUB 121, 103
	CMP 121, 103
	CMP 121, 103
	SUB 0, @12
	SLT 120, 9
	SUB @127, 106
	SPL 100, 609
	SUB @821, 100
	CMP -207, <-126
	DJN -1, @-0
	ADD -1, <-0
	MOV -1, <-20
	MOV -7, <-20
	SPL 0, <-103
	SUB @121, 100
	SPL 0, <-103
	ADD 210, 30
	SUB #0, 6
	SUB @121, 100
	DJN -1, @-20
	ADD 120, 9
	SPL 200, 90
	ADD 120, 9
	MOV -7, <-20
	SUB @127, 106
	SUB 7, <120
	ADD #270, 700
	SUB 0, @12
	CMP -207, <-120
	SLT #270, 0
	CMP -207, <-120
	MOV -1, <-20
	ADD -1, <-0
	MOV @-127, 100
