// Seed: 125833247
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    input logic id_3
);
  initial begin
    reg id_4;
    id_4 <= 1'b0;
  end
endmodule
