Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2.2 (win64) Build 3118627 Tue Feb  9 05:14:06 MST 2021
| Date         : Mon Dec 13 17:27:37 2021
| Host         : DESKTOP-RPC3V5J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.541        0.000                      0                   71        0.226        0.000                      0                   71        4.500        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.541        0.000                      0                   71        0.226        0.000                      0                   71        4.500        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.541ns  (required time - arrival time)
  Source:                 vGACtrl/clkdiv/cntReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vGACtrl/verCntr/cntReg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 1.072ns (25.621%)  route 3.112ns (74.379%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.623     5.144    vGACtrl/clkdiv/clock_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  vGACtrl/clkdiv/cntReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.419     5.563 r  vGACtrl/clkdiv/cntReg_reg[2]/Q
                         net (fo=20, routed)          1.610     7.174    vGACtrl/horCntr/cntReg_reg[15]_0[0]
    SLICE_X4Y26          LUT3 (Prop_lut3_I2_O)        0.327     7.501 f  vGACtrl/horCntr/cntReg[15]_i_3/O
                         net (fo=3, routed)           0.824     8.325    vGACtrl/horCntr/cntReg[15]_i_3_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.326     8.651 r  vGACtrl/horCntr/cntReg[15]_i_1__0/O
                         net (fo=18, routed)          0.678     9.328    vGACtrl/verCntr/E[0]
    SLICE_X3Y29          FDRE                                         r  vGACtrl/verCntr/cntReg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.508    14.849    vGACtrl/verCntr/clock_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  vGACtrl/verCntr/cntReg_reg[10]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y29          FDRE (Setup_fdre_C_CE)      -0.205    14.869    vGACtrl/verCntr/cntReg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                          -9.328    
  -------------------------------------------------------------------
                         slack                                  5.541    

Slack (MET) :             5.541ns  (required time - arrival time)
  Source:                 vGACtrl/clkdiv/cntReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vGACtrl/verCntr/cntReg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 1.072ns (25.621%)  route 3.112ns (74.379%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.623     5.144    vGACtrl/clkdiv/clock_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  vGACtrl/clkdiv/cntReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.419     5.563 r  vGACtrl/clkdiv/cntReg_reg[2]/Q
                         net (fo=20, routed)          1.610     7.174    vGACtrl/horCntr/cntReg_reg[15]_0[0]
    SLICE_X4Y26          LUT3 (Prop_lut3_I2_O)        0.327     7.501 f  vGACtrl/horCntr/cntReg[15]_i_3/O
                         net (fo=3, routed)           0.824     8.325    vGACtrl/horCntr/cntReg[15]_i_3_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.326     8.651 r  vGACtrl/horCntr/cntReg[15]_i_1__0/O
                         net (fo=18, routed)          0.678     9.328    vGACtrl/verCntr/E[0]
    SLICE_X3Y29          FDRE                                         r  vGACtrl/verCntr/cntReg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.508    14.849    vGACtrl/verCntr/clock_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  vGACtrl/verCntr/cntReg_reg[13]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y29          FDRE (Setup_fdre_C_CE)      -0.205    14.869    vGACtrl/verCntr/cntReg_reg[13]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                          -9.328    
  -------------------------------------------------------------------
                         slack                                  5.541    

Slack (MET) :             5.541ns  (required time - arrival time)
  Source:                 vGACtrl/clkdiv/cntReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vGACtrl/verCntr/cntReg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 1.072ns (25.621%)  route 3.112ns (74.379%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.623     5.144    vGACtrl/clkdiv/clock_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  vGACtrl/clkdiv/cntReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.419     5.563 r  vGACtrl/clkdiv/cntReg_reg[2]/Q
                         net (fo=20, routed)          1.610     7.174    vGACtrl/horCntr/cntReg_reg[15]_0[0]
    SLICE_X4Y26          LUT3 (Prop_lut3_I2_O)        0.327     7.501 f  vGACtrl/horCntr/cntReg[15]_i_3/O
                         net (fo=3, routed)           0.824     8.325    vGACtrl/horCntr/cntReg[15]_i_3_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.326     8.651 r  vGACtrl/horCntr/cntReg[15]_i_1__0/O
                         net (fo=18, routed)          0.678     9.328    vGACtrl/verCntr/E[0]
    SLICE_X3Y29          FDRE                                         r  vGACtrl/verCntr/cntReg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.508    14.849    vGACtrl/verCntr/clock_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  vGACtrl/verCntr/cntReg_reg[14]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y29          FDRE (Setup_fdre_C_CE)      -0.205    14.869    vGACtrl/verCntr/cntReg_reg[14]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                          -9.328    
  -------------------------------------------------------------------
                         slack                                  5.541    

Slack (MET) :             5.541ns  (required time - arrival time)
  Source:                 vGACtrl/clkdiv/cntReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vGACtrl/verCntr/cntReg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 1.072ns (25.621%)  route 3.112ns (74.379%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.623     5.144    vGACtrl/clkdiv/clock_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  vGACtrl/clkdiv/cntReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.419     5.563 r  vGACtrl/clkdiv/cntReg_reg[2]/Q
                         net (fo=20, routed)          1.610     7.174    vGACtrl/horCntr/cntReg_reg[15]_0[0]
    SLICE_X4Y26          LUT3 (Prop_lut3_I2_O)        0.327     7.501 f  vGACtrl/horCntr/cntReg[15]_i_3/O
                         net (fo=3, routed)           0.824     8.325    vGACtrl/horCntr/cntReg[15]_i_3_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.326     8.651 r  vGACtrl/horCntr/cntReg[15]_i_1__0/O
                         net (fo=18, routed)          0.678     9.328    vGACtrl/verCntr/E[0]
    SLICE_X3Y29          FDRE                                         r  vGACtrl/verCntr/cntReg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.508    14.849    vGACtrl/verCntr/clock_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  vGACtrl/verCntr/cntReg_reg[15]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y29          FDRE (Setup_fdre_C_CE)      -0.205    14.869    vGACtrl/verCntr/cntReg_reg[15]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                          -9.328    
  -------------------------------------------------------------------
                         slack                                  5.541    

Slack (MET) :             5.541ns  (required time - arrival time)
  Source:                 vGACtrl/clkdiv/cntReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vGACtrl/verCntr/cntReg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 1.072ns (25.621%)  route 3.112ns (74.379%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.623     5.144    vGACtrl/clkdiv/clock_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  vGACtrl/clkdiv/cntReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.419     5.563 r  vGACtrl/clkdiv/cntReg_reg[2]/Q
                         net (fo=20, routed)          1.610     7.174    vGACtrl/horCntr/cntReg_reg[15]_0[0]
    SLICE_X4Y26          LUT3 (Prop_lut3_I2_O)        0.327     7.501 f  vGACtrl/horCntr/cntReg[15]_i_3/O
                         net (fo=3, routed)           0.824     8.325    vGACtrl/horCntr/cntReg[15]_i_3_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.326     8.651 r  vGACtrl/horCntr/cntReg[15]_i_1__0/O
                         net (fo=18, routed)          0.678     9.328    vGACtrl/verCntr/E[0]
    SLICE_X3Y29          FDRE                                         r  vGACtrl/verCntr/cntReg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.508    14.849    vGACtrl/verCntr/clock_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  vGACtrl/verCntr/cntReg_reg[6]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y29          FDRE (Setup_fdre_C_CE)      -0.205    14.869    vGACtrl/verCntr/cntReg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                          -9.328    
  -------------------------------------------------------------------
                         slack                                  5.541    

Slack (MET) :             5.541ns  (required time - arrival time)
  Source:                 vGACtrl/clkdiv/cntReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vGACtrl/verCntr/cntReg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 1.072ns (25.621%)  route 3.112ns (74.379%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.623     5.144    vGACtrl/clkdiv/clock_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  vGACtrl/clkdiv/cntReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.419     5.563 r  vGACtrl/clkdiv/cntReg_reg[2]/Q
                         net (fo=20, routed)          1.610     7.174    vGACtrl/horCntr/cntReg_reg[15]_0[0]
    SLICE_X4Y26          LUT3 (Prop_lut3_I2_O)        0.327     7.501 f  vGACtrl/horCntr/cntReg[15]_i_3/O
                         net (fo=3, routed)           0.824     8.325    vGACtrl/horCntr/cntReg[15]_i_3_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.326     8.651 r  vGACtrl/horCntr/cntReg[15]_i_1__0/O
                         net (fo=18, routed)          0.678     9.328    vGACtrl/verCntr/E[0]
    SLICE_X3Y29          FDRE                                         r  vGACtrl/verCntr/cntReg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.508    14.849    vGACtrl/verCntr/clock_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  vGACtrl/verCntr/cntReg_reg[9]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y29          FDRE (Setup_fdre_C_CE)      -0.205    14.869    vGACtrl/verCntr/cntReg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                          -9.328    
  -------------------------------------------------------------------
                         slack                                  5.541    

Slack (MET) :             5.697ns  (required time - arrival time)
  Source:                 vGACtrl/clkdiv/cntReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vGACtrl/verCntr/cntReg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 1.072ns (26.633%)  route 2.953ns (73.367%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.623     5.144    vGACtrl/clkdiv/clock_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  vGACtrl/clkdiv/cntReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.419     5.563 r  vGACtrl/clkdiv/cntReg_reg[2]/Q
                         net (fo=20, routed)          1.610     7.174    vGACtrl/horCntr/cntReg_reg[15]_0[0]
    SLICE_X4Y26          LUT3 (Prop_lut3_I2_O)        0.327     7.501 f  vGACtrl/horCntr/cntReg[15]_i_3/O
                         net (fo=3, routed)           0.824     8.325    vGACtrl/horCntr/cntReg[15]_i_3_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.326     8.651 r  vGACtrl/horCntr/cntReg[15]_i_1__0/O
                         net (fo=18, routed)          0.519     9.169    vGACtrl/verCntr/E[0]
    SLICE_X1Y27          FDRE                                         r  vGACtrl/verCntr/cntReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.505    14.846    vGACtrl/verCntr/clock_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  vGACtrl/verCntr/cntReg_reg[1]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X1Y27          FDRE (Setup_fdre_C_CE)      -0.205    14.866    vGACtrl/verCntr/cntReg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                  5.697    

Slack (MET) :             5.697ns  (required time - arrival time)
  Source:                 vGACtrl/clkdiv/cntReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vGACtrl/verCntr/cntReg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 1.072ns (26.633%)  route 2.953ns (73.367%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.623     5.144    vGACtrl/clkdiv/clock_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  vGACtrl/clkdiv/cntReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.419     5.563 r  vGACtrl/clkdiv/cntReg_reg[2]/Q
                         net (fo=20, routed)          1.610     7.174    vGACtrl/horCntr/cntReg_reg[15]_0[0]
    SLICE_X4Y26          LUT3 (Prop_lut3_I2_O)        0.327     7.501 f  vGACtrl/horCntr/cntReg[15]_i_3/O
                         net (fo=3, routed)           0.824     8.325    vGACtrl/horCntr/cntReg[15]_i_3_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.326     8.651 r  vGACtrl/horCntr/cntReg[15]_i_1__0/O
                         net (fo=18, routed)          0.519     9.169    vGACtrl/verCntr/E[0]
    SLICE_X1Y27          FDRE                                         r  vGACtrl/verCntr/cntReg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.505    14.846    vGACtrl/verCntr/clock_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  vGACtrl/verCntr/cntReg_reg[2]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X1Y27          FDRE (Setup_fdre_C_CE)      -0.205    14.866    vGACtrl/verCntr/cntReg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                  5.697    

Slack (MET) :             5.697ns  (required time - arrival time)
  Source:                 vGACtrl/clkdiv/cntReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vGACtrl/verCntr/cntReg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 1.072ns (26.633%)  route 2.953ns (73.367%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.623     5.144    vGACtrl/clkdiv/clock_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  vGACtrl/clkdiv/cntReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.419     5.563 r  vGACtrl/clkdiv/cntReg_reg[2]/Q
                         net (fo=20, routed)          1.610     7.174    vGACtrl/horCntr/cntReg_reg[15]_0[0]
    SLICE_X4Y26          LUT3 (Prop_lut3_I2_O)        0.327     7.501 f  vGACtrl/horCntr/cntReg[15]_i_3/O
                         net (fo=3, routed)           0.824     8.325    vGACtrl/horCntr/cntReg[15]_i_3_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.326     8.651 r  vGACtrl/horCntr/cntReg[15]_i_1__0/O
                         net (fo=18, routed)          0.519     9.169    vGACtrl/verCntr/E[0]
    SLICE_X1Y27          FDRE                                         r  vGACtrl/verCntr/cntReg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.505    14.846    vGACtrl/verCntr/clock_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  vGACtrl/verCntr/cntReg_reg[3]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X1Y27          FDRE (Setup_fdre_C_CE)      -0.205    14.866    vGACtrl/verCntr/cntReg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                  5.697    

Slack (MET) :             5.703ns  (required time - arrival time)
  Source:                 vGACtrl/clkdiv/cntReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vGACtrl/verCntr/outputReg1_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 1.196ns (28.106%)  route 3.059ns (71.894%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.623     5.144    vGACtrl/clkdiv/clock_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  vGACtrl/clkdiv/cntReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.419     5.563 r  vGACtrl/clkdiv/cntReg_reg[2]/Q
                         net (fo=20, routed)          1.610     7.174    vGACtrl/horCntr/cntReg_reg[15]_0[0]
    SLICE_X4Y26          LUT3 (Prop_lut3_I2_O)        0.327     7.501 f  vGACtrl/horCntr/cntReg[15]_i_3/O
                         net (fo=3, routed)           0.824     8.325    vGACtrl/horCntr/cntReg[15]_i_3_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.326     8.651 r  vGACtrl/horCntr/cntReg[15]_i_1__0/O
                         net (fo=18, routed)          0.625     9.276    vGACtrl/verCntr/E[0]
    SLICE_X1Y29          LUT5 (Prop_lut5_I2_O)        0.124     9.400 r  vGACtrl/verCntr/outputReg1_i_1__0/O
                         net (fo=1, routed)           0.000     9.400    vGACtrl/verCntr/outputReg1_i_1__0_n_0
    SLICE_X1Y29          FDSE                                         r  vGACtrl/verCntr/outputReg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.508    14.849    vGACtrl/verCntr/clock_IBUF_BUFG
    SLICE_X1Y29          FDSE                                         r  vGACtrl/verCntr/outputReg1_reg/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X1Y29          FDSE (Setup_fdse_C_D)        0.029    15.103    vGACtrl/verCntr/outputReg1_reg
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                  5.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 vGACtrl/clkdiv/cntReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vGACtrl/clkdiv/cntReg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.456%)  route 0.091ns (28.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.585     1.468    vGACtrl/clkdiv/clock_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  vGACtrl/clkdiv/cntReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.128     1.596 r  vGACtrl/clkdiv/cntReg_reg[2]/Q
                         net (fo=20, routed)          0.091     1.687    vGACtrl/clkdiv/Q[0]
    SLICE_X4Y30          LUT3 (Prop_lut3_I2_O)        0.099     1.786 r  vGACtrl/clkdiv/cntReg[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.786    vGACtrl/clkdiv/cntReg[1]_i_1__1_n_0
    SLICE_X4Y30          FDSE                                         r  vGACtrl/clkdiv/cntReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.854     1.981    vGACtrl/clkdiv/clock_IBUF_BUFG
    SLICE_X4Y30          FDSE                                         r  vGACtrl/clkdiv/cntReg_reg[1]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X4Y30          FDSE (Hold_fdse_C_D)         0.092     1.560    vGACtrl/clkdiv/cntReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vGACtrl/verCntr/outputReg1_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vGACtrl/verCntr/outputReg1_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.586     1.469    vGACtrl/verCntr/clock_IBUF_BUFG
    SLICE_X1Y29          FDSE                                         r  vGACtrl/verCntr/outputReg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDSE (Prop_fdse_C_Q)         0.141     1.610 r  vGACtrl/verCntr/outputReg1_reg/Q
                         net (fo=2, routed)           0.168     1.778    vGACtrl/verCntr/io_vSync_OBUF
    SLICE_X1Y29          LUT5 (Prop_lut5_I4_O)        0.045     1.823 r  vGACtrl/verCntr/outputReg1_i_1__0/O
                         net (fo=1, routed)           0.000     1.823    vGACtrl/verCntr/outputReg1_i_1__0_n_0
    SLICE_X1Y29          FDSE                                         r  vGACtrl/verCntr/outputReg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.855     1.982    vGACtrl/verCntr/clock_IBUF_BUFG
    SLICE_X1Y29          FDSE                                         r  vGACtrl/verCntr/outputReg1_reg/C
                         clock pessimism             -0.513     1.469    
    SLICE_X1Y29          FDSE (Hold_fdse_C_D)         0.091     1.560    vGACtrl/verCntr/outputReg1_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 vGACtrl/horCntr/cntReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vGACtrl/horCntr/outputReg2_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.283%)  route 0.225ns (54.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.583     1.466    vGACtrl/horCntr/clock_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  vGACtrl/horCntr/cntReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  vGACtrl/horCntr/cntReg_reg[6]/Q
                         net (fo=6, routed)           0.225     1.832    vGACtrl/horCntr/cntReg_reg_n_0_[6]
    SLICE_X6Y27          LUT6 (Prop_lut6_I3_O)        0.045     1.877 r  vGACtrl/horCntr/outputReg2_i_1__0/O
                         net (fo=1, routed)           0.000     1.877    vGACtrl/horCntr/outputReg2_i_1__0_n_0
    SLICE_X6Y27          FDSE                                         r  vGACtrl/horCntr/outputReg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.851     1.978    vGACtrl/horCntr/clock_IBUF_BUFG
    SLICE_X6Y27          FDSE                                         r  vGACtrl/horCntr/outputReg2_reg/C
                         clock pessimism             -0.499     1.479    
    SLICE_X6Y27          FDSE (Hold_fdse_C_D)         0.121     1.600    vGACtrl/horCntr/outputReg2_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 vGACtrl/verCntr/cntReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vGACtrl/verCntr/cntReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.428%)  route 0.190ns (50.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.585     1.468    vGACtrl/verCntr/clock_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  vGACtrl/verCntr/cntReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  vGACtrl/verCntr/cntReg_reg[0]/Q
                         net (fo=5, routed)           0.190     1.799    vGACtrl/verCntr/cntReg_reg_n_0_[0]
    SLICE_X3Y27          LUT6 (Prop_lut6_I5_O)        0.045     1.844 r  vGACtrl/verCntr/cntReg[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.844    vGACtrl/verCntr/cntReg[0]
    SLICE_X3Y27          FDRE                                         r  vGACtrl/verCntr/cntReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.853     1.980    vGACtrl/verCntr/clock_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  vGACtrl/verCntr/cntReg_reg[0]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X3Y27          FDRE (Hold_fdre_C_D)         0.091     1.559    vGACtrl/verCntr/cntReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 vGACtrl/verCntr/cntReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vGACtrl/verCntr/outputReg2_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.478%)  route 0.214ns (53.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.585     1.468    vGACtrl/verCntr/clock_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  vGACtrl/verCntr/cntReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  vGACtrl/verCntr/cntReg_reg[1]/Q
                         net (fo=4, routed)           0.214     1.823    vGACtrl/verCntr/cntReg_reg_n_0_[1]
    SLICE_X0Y28          LUT6 (Prop_lut6_I3_O)        0.045     1.868 r  vGACtrl/verCntr/outputReg2_i_1/O
                         net (fo=1, routed)           0.000     1.868    vGACtrl/verCntr/outputReg2_i_1_n_0
    SLICE_X0Y28          FDSE                                         r  vGACtrl/verCntr/outputReg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.854     1.981    vGACtrl/verCntr/clock_IBUF_BUFG
    SLICE_X0Y28          FDSE                                         r  vGACtrl/verCntr/outputReg2_reg/C
                         clock pessimism             -0.499     1.482    
    SLICE_X0Y28          FDSE (Hold_fdse_C_D)         0.092     1.574    vGACtrl/verCntr/outputReg2_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 vGACtrl/clkdiv/cntReg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vGACtrl/clkdiv/cntReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.185ns (44.361%)  route 0.232ns (55.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.585     1.468    vGACtrl/clkdiv/clock_IBUF_BUFG
    SLICE_X4Y30          FDSE                                         r  vGACtrl/clkdiv/cntReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDSE (Prop_fdse_C_Q)         0.141     1.609 f  vGACtrl/clkdiv/cntReg_reg[1]/Q
                         net (fo=2, routed)           0.232     1.841    vGACtrl/clkdiv/cntReg_reg_n_0_[1]
    SLICE_X4Y30          LUT3 (Prop_lut3_I1_O)        0.044     1.885 r  vGACtrl/clkdiv/cntReg[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.885    vGACtrl/clkdiv/cntReg[2]_i_1__1_n_0
    SLICE_X4Y30          FDRE                                         r  vGACtrl/clkdiv/cntReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.854     1.981    vGACtrl/clkdiv/clock_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  vGACtrl/clkdiv/cntReg_reg[2]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X4Y30          FDRE (Hold_fdre_C_D)         0.107     1.575    vGACtrl/clkdiv/cntReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 vGACtrl/horCntr/outputReg1_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vGACtrl/horCntr/outputReg1_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.022%)  route 0.235ns (52.978%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.583     1.466    vGACtrl/horCntr/clock_IBUF_BUFG
    SLICE_X6Y27          FDSE                                         r  vGACtrl/horCntr/outputReg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDSE (Prop_fdse_C_Q)         0.164     1.630 r  vGACtrl/horCntr/outputReg1_reg/Q
                         net (fo=2, routed)           0.235     1.866    vGACtrl/horCntr/io_hSync_OBUF
    SLICE_X6Y27          LUT6 (Prop_lut6_I5_O)        0.045     1.911 r  vGACtrl/horCntr/outputReg1_i_1/O
                         net (fo=1, routed)           0.000     1.911    vGACtrl/horCntr/outputReg1_i_1_n_0
    SLICE_X6Y27          FDSE                                         r  vGACtrl/horCntr/outputReg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.851     1.978    vGACtrl/horCntr/clock_IBUF_BUFG
    SLICE_X6Y27          FDSE                                         r  vGACtrl/horCntr/outputReg1_reg/C
                         clock pessimism             -0.512     1.466    
    SLICE_X6Y27          FDSE (Hold_fdse_C_D)         0.121     1.587    vGACtrl/horCntr/outputReg1_reg
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 vGACtrl/clkdiv/cntReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vGACtrl/clkdiv/cntReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.227ns (54.366%)  route 0.191ns (45.634%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.585     1.468    vGACtrl/clkdiv/clock_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  vGACtrl/clkdiv/cntReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.128     1.596 f  vGACtrl/clkdiv/cntReg_reg[2]/Q
                         net (fo=20, routed)          0.191     1.787    vGACtrl/clkdiv/Q[0]
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.099     1.886 r  vGACtrl/clkdiv/cntReg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.886    vGACtrl/clkdiv/cntReg[0]_i_1_n_0
    SLICE_X4Y30          FDRE                                         r  vGACtrl/clkdiv/cntReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.854     1.981    vGACtrl/clkdiv/clock_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  vGACtrl/clkdiv/cntReg_reg[0]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X4Y30          FDRE (Hold_fdre_C_D)         0.091     1.559    vGACtrl/clkdiv/cntReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 vGACtrl/horCntr/cntReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vGACtrl/horCntr/cntReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.190ns (46.293%)  route 0.220ns (53.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.581     1.464    vGACtrl/horCntr/clock_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  vGACtrl/horCntr/cntReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.141     1.605 f  vGACtrl/horCntr/cntReg_reg[0]/Q
                         net (fo=5, routed)           0.099     1.704    vGACtrl/horCntr/cntReg_reg_n_0_[0]
    SLICE_X5Y26          LUT1 (Prop_lut1_I0_O)        0.049     1.753 r  vGACtrl/horCntr/cntReg[0]_i_1__0/O
                         net (fo=1, routed)           0.122     1.875    vGACtrl/horCntr/cntReg[0]
    SLICE_X4Y26          FDRE                                         r  vGACtrl/horCntr/cntReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.849     1.976    vGACtrl/horCntr/clock_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  vGACtrl/horCntr/cntReg_reg[0]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X4Y26          FDRE (Hold_fdre_C_D)         0.003     1.467    vGACtrl/horCntr/cntReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 vGACtrl/clkdiv/cntReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vGACtrl/horCntr/cntReg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.332%)  route 0.206ns (61.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.585     1.468    vGACtrl/clkdiv/clock_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  vGACtrl/clkdiv/cntReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.128     1.596 r  vGACtrl/clkdiv/cntReg_reg[2]/Q
                         net (fo=20, routed)          0.206     1.802    vGACtrl/horCntr/cntReg_reg[15]_0[0]
    SLICE_X4Y28          FDRE                                         r  vGACtrl/horCntr/cntReg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.852     1.979    vGACtrl/horCntr/clock_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  vGACtrl/horCntr/cntReg_reg[11]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X4Y28          FDRE (Hold_fdre_C_CE)       -0.093     1.387    vGACtrl/horCntr/cntReg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.415    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y30    vGACtrl/clkdiv/cntReg_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X4Y30    vGACtrl/clkdiv/cntReg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y30    vGACtrl/clkdiv/cntReg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y26    vGACtrl/horCntr/cntReg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y26    vGACtrl/horCntr/cntReg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y28    vGACtrl/horCntr/cntReg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y28    vGACtrl/horCntr/cntReg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y26    vGACtrl/horCntr/cntReg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y28    vGACtrl/horCntr/cntReg_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y30    vGACtrl/clkdiv/cntReg_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y30    vGACtrl/clkdiv/cntReg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y30    vGACtrl/clkdiv/cntReg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26    vGACtrl/horCntr/cntReg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26    vGACtrl/horCntr/cntReg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y28    vGACtrl/horCntr/cntReg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y28    vGACtrl/horCntr/cntReg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26    vGACtrl/horCntr/cntReg_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y28    vGACtrl/horCntr/cntReg_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y28    vGACtrl/horCntr/cntReg_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26    vGACtrl/horCntr/cntReg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26    vGACtrl/horCntr/cntReg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26    vGACtrl/horCntr/cntReg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26    vGACtrl/horCntr/cntReg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27    vGACtrl/horCntr/cntReg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27    vGACtrl/horCntr/cntReg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26    vGACtrl/horCntr/cntReg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26    vGACtrl/horCntr/cntReg_reg[5]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y27    vGACtrl/horCntr/outputReg1_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y27    vGACtrl/horCntr/outputReg2_reg/C



