// Seed: 633482360
module module_0 (
    input  tri1 module_0,
    output tri0 id_1,
    input  tri  id_2,
    input  tri0 id_3
);
  parameter id_5 = 1;
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    output tri id_0,
    input tri id_1,
    input tri0 id_2,
    input tri1 id_3,
    output tri1 id_4,
    input tri0 id_5,
    input wand id_6,
    output wire id_7,
    input wire id_8,
    input wand id_9,
    input wand id_10,
    output wand id_11,
    inout supply0 id_12,
    input supply1 id_13,
    output wand id_14,
    output wand id_15,
    output tri id_16,
    input supply1 id_17
);
  tri id_19 = 1'b0;
  assign id_19 = -1;
  assign id_14 = id_19 + ("" ? 1 : -1);
  wire  id_20;
  logic id_21;
  wire  id_22;
  module_0 modCall_1 (
      id_9,
      id_16,
      id_1,
      id_2
  );
endmodule
