INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TDD/lab02-g03/Ejercicios/Proyectos/Ejercicio1/vivado_project.sim/sim_1/impl/timing/xsim/tb_simulate_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WCLK
INFO: [VRFC 10-311] analyzing module WCLK__WCLK_clk_wiz
INFO: [VRFC 10-311] analyzing module top_simulate
INFO: [VRFC 10-311] analyzing module glbl
