<def f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='504' ll='507' type='bool llvm::TargetRegisterInfo::isAsmClobberable(const llvm::MachineFunction &amp; MF, llvm::MCRegister PhysReg) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='502'>/// Returns false if we can&apos;t guarantee that Physreg, specified as an IR asm
  /// clobber constraint, will be preserved across the statement.</doc>
<use f='llvm/llvm/lib/CodeGen/AsmPrinter/AsmPrinterInlineAsm.cpp' l='566' u='c' c='_ZNK4llvm10AsmPrinter13emitInlineAsmEPKNS_12MachineInstrE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp' l='349' c='_ZNK4llvm19AArch64RegisterInfo16isAsmClobberableERKNS_15MachineFunctionENS_10MCRegisterE'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='225' c='_ZNK4llvm19ARMBaseRegisterInfo16isAsmClobberableERKNS_15MachineFunctionENS_10MCRegisterE'/>
<ovr f='llvm/llvm/lib/Target/RISCV/RISCVRegisterInfo.cpp' l='108' c='_ZNK4llvm17RISCVRegisterInfo16isAsmClobberableERKNS_15MachineFunctionENS_10MCRegisterE'/>
