{
    "memspec": {
        "memarchitecturespec": {
            "burstLength": 4,
            "dataRate": 1,
            "nbrOfBanks": 4,
            "nbrOfColumns": 128,
            "nbrOfRanks": 1,
            "nbrOfRows": 4096,
            "width": 128,
            "nbrOfDevices": 1,
            "nbrOfChannels": 4
        },
        "memoryId": "JEDEC_256Mb_WIDEIO_SDR-200_128bit",
        "memoryType": "WIDEIO_SDR",
        "mempowerspec": {
            "idd0": 5.88,
            "idd02": 21.18,
            "idd2n": 0.13,
            "idd2n2": 4.04,
            "idd2p0": 0.05,
            "idd2p02": 0.17,
            "idd2p1": 0.05,
            "idd2p12": 0.17,
            "idd3n": 0.52,
            "idd3n2": 6.55,
            "idd3p0": 0.25,
            "idd3p02": 1.49,
            "idd3p1": 0.25,
            "idd3p12": 1.49,
            "idd4r": 1.41,
            "idd4r2": 85.73,
            "idd4w": 1.42,
            "idd4w2": 60.79,
            "idd5": 14.43,
            "idd52": 48.17,
            "idd6": 0.07,
            "idd62": 0.27,
            "vdd": 1.8,
            "vdd2": 1.2
        },
        "memtimingspec": {
            "AC": 1,
            "CCD_R": 2,
            "CCD_W": 1,
            "CKE": 3,
            "CKESR": 3,
            "DQSCK": 1,
            "RAS": 9,
            "RC": 12,
            "RCD": 4,
            "REFI": 3120,
            "RFC": 18,
            "RL": 3,
            "RP": 4,
            "RRD": 2,
            "TAW": 10,
            "WL": 1,
            "WR": 3,
            "WTR": 3,
            "XP": 2,
            "XSR": 20,
            "RTRS": 1,
            "clkMhz": 200
        }
    }
}
