// Seed: 947822548
module module_0 (
    input supply1 id_0,
    output wand id_1,
    input tri id_2,
    input wand id_3,
    input wire id_4
);
  initial assume ((id_4 / id_3 + 1 && 1));
  assign module_1.type_6 = 0;
endmodule
module module_1 (
    input wand id_0,
    input wand id_1,
    input tri0 id_2,
    input uwire id_3,
    input wand id_4,
    input wand id_5,
    input supply1 id_6,
    output tri id_7,
    input supply0 id_8,
    input tri1 id_9,
    input wire id_10,
    input wor id_11,
    input wire id_12,
    output tri0 id_13,
    output logic id_14,
    input wire id_15,
    input tri0 id_16,
    input tri1 id_17,
    input tri0 id_18,
    input wire id_19,
    input wor id_20,
    input wor id_21
    , id_26,
    input tri1 id_22,
    output tri0 id_23,
    output logic id_24
);
  reg id_27 = 1'b0;
  assign id_26 = id_17;
  module_0 modCall_1 (
      id_20,
      id_7,
      id_26,
      id_11,
      id_12
  );
  wire id_28, id_29;
  initial begin : LABEL_0
    if (id_0) id_24 <= id_5 == id_26;
    else id_14 <= id_27;
  end
endmodule
