
AgriculturalEquipment.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003f20  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002b4  08004104  08004104  00014104  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080043b8  080043b8  000143b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080043bc  080043bc  000143bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000020  20000000  080043c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000040c8  20000020  080043e0  00020020  2**2
                  ALLOC
  7 ._user_heap_stack 00000200  200040e8  080043e0  000240e8  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020020  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000e245  00000000  00000000  00020049  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002501  00000000  00000000  0002e28e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000e38  00000000  00000000  00030790  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000d00  00000000  00000000  000315c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000555a  00000000  00000000  000322c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000041cd  00000000  00000000  00037822  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0003b9ef  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00003cf8  00000000  00000000  0003ba6c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000020 	.word	0x20000020
 8000200:	00000000 	.word	0x00000000
 8000204:	080040ec 	.word	0x080040ec

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000024 	.word	0x20000024
 8000220:	080040ec 	.word	0x080040ec

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr

08000234 <NVIC_PriorityGroupConfig>:
  *     @arg NVIC_PriorityGroup_4: 4 bits for pre-emption priority
  *                                0 bits for subpriority
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 8000234:	b480      	push	{r7}
 8000236:	b083      	sub	sp, #12
 8000238:	af00      	add	r7, sp, #0
 800023a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 800023c:	4a05      	ldr	r2, [pc, #20]	; (8000254 <NVIC_PriorityGroupConfig+0x20>)
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000244:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000248:	60d3      	str	r3, [r2, #12]
}
 800024a:	bf00      	nop
 800024c:	370c      	adds	r7, #12
 800024e:	46bd      	mov	sp, r7
 8000250:	bc80      	pop	{r7}
 8000252:	4770      	bx	lr
 8000254:	e000ed00 	.word	0xe000ed00

08000258 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000258:	b480      	push	{r7}
 800025a:	b087      	sub	sp, #28
 800025c:	af00      	add	r7, sp, #0
 800025e:	6078      	str	r0, [r7, #4]
  uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000260:	2300      	movs	r3, #0
 8000262:	617b      	str	r3, [r7, #20]
 8000264:	2300      	movs	r3, #0
 8000266:	613b      	str	r3, [r7, #16]
 8000268:	230f      	movs	r3, #15
 800026a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 800026c:	687b      	ldr	r3, [r7, #4]
 800026e:	78db      	ldrb	r3, [r3, #3]
 8000270:	2b00      	cmp	r3, #0
 8000272:	d03a      	beq.n	80002ea <NVIC_Init+0x92>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000274:	4b27      	ldr	r3, [pc, #156]	; (8000314 <NVIC_Init+0xbc>)
 8000276:	68db      	ldr	r3, [r3, #12]
 8000278:	43db      	mvns	r3, r3
 800027a:	0a1b      	lsrs	r3, r3, #8
 800027c:	f003 0307 	and.w	r3, r3, #7
 8000280:	617b      	str	r3, [r7, #20]
    tmppre = (0x4 - tmppriority);
 8000282:	697b      	ldr	r3, [r7, #20]
 8000284:	f1c3 0304 	rsb	r3, r3, #4
 8000288:	613b      	str	r3, [r7, #16]
    tmpsub = tmpsub >> tmppriority;
 800028a:	68fa      	ldr	r2, [r7, #12]
 800028c:	697b      	ldr	r3, [r7, #20]
 800028e:	fa22 f303 	lsr.w	r3, r2, r3
 8000292:	60fb      	str	r3, [r7, #12]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000294:	687b      	ldr	r3, [r7, #4]
 8000296:	785b      	ldrb	r3, [r3, #1]
 8000298:	461a      	mov	r2, r3
 800029a:	693b      	ldr	r3, [r7, #16]
 800029c:	fa02 f303 	lsl.w	r3, r2, r3
 80002a0:	617b      	str	r3, [r7, #20]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	789b      	ldrb	r3, [r3, #2]
 80002a6:	461a      	mov	r2, r3
 80002a8:	68fb      	ldr	r3, [r7, #12]
 80002aa:	4013      	ands	r3, r2
 80002ac:	697a      	ldr	r2, [r7, #20]
 80002ae:	4313      	orrs	r3, r2
 80002b0:	617b      	str	r3, [r7, #20]
    tmppriority = tmppriority << 0x04;
 80002b2:	697b      	ldr	r3, [r7, #20]
 80002b4:	011b      	lsls	r3, r3, #4
 80002b6:	617b      	str	r3, [r7, #20]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 80002b8:	4a17      	ldr	r2, [pc, #92]	; (8000318 <NVIC_Init+0xc0>)
 80002ba:	687b      	ldr	r3, [r7, #4]
 80002bc:	781b      	ldrb	r3, [r3, #0]
 80002be:	6979      	ldr	r1, [r7, #20]
 80002c0:	b2c9      	uxtb	r1, r1
 80002c2:	4413      	add	r3, r2
 80002c4:	460a      	mov	r2, r1
 80002c6:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80002ca:	4a13      	ldr	r2, [pc, #76]	; (8000318 <NVIC_Init+0xc0>)
 80002cc:	687b      	ldr	r3, [r7, #4]
 80002ce:	781b      	ldrb	r3, [r3, #0]
 80002d0:	095b      	lsrs	r3, r3, #5
 80002d2:	b2db      	uxtb	r3, r3
 80002d4:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80002d6:	687b      	ldr	r3, [r7, #4]
 80002d8:	781b      	ldrb	r3, [r3, #0]
 80002da:	f003 031f 	and.w	r3, r3, #31
 80002de:	2101      	movs	r1, #1
 80002e0:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80002e4:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 80002e8:	e00f      	b.n	800030a <NVIC_Init+0xb2>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80002ea:	490b      	ldr	r1, [pc, #44]	; (8000318 <NVIC_Init+0xc0>)
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	781b      	ldrb	r3, [r3, #0]
 80002f0:	095b      	lsrs	r3, r3, #5
 80002f2:	b2db      	uxtb	r3, r3
 80002f4:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80002f6:	687b      	ldr	r3, [r7, #4]
 80002f8:	781b      	ldrb	r3, [r3, #0]
 80002fa:	f003 031f 	and.w	r3, r3, #31
 80002fe:	2201      	movs	r2, #1
 8000300:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000302:	f100 0320 	add.w	r3, r0, #32
 8000306:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800030a:	bf00      	nop
 800030c:	371c      	adds	r7, #28
 800030e:	46bd      	mov	sp, r7
 8000310:	bc80      	pop	{r7}
 8000312:	4770      	bx	lr
 8000314:	e000ed00 	.word	0xe000ed00
 8000318:	e000e100 	.word	0xe000e100

0800031c <NVIC_SetVectorTable>:
  * @param  Offset: Vector Table base offset field. This value must be a multiple 
  *         of 0x200.
  * @retval None
  */
void NVIC_SetVectorTable(uint32_t NVIC_VectTab, uint32_t Offset)
{ 
 800031c:	b480      	push	{r7}
 800031e:	b083      	sub	sp, #12
 8000320:	af00      	add	r7, sp, #0
 8000322:	6078      	str	r0, [r7, #4]
 8000324:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
 8000326:	4907      	ldr	r1, [pc, #28]	; (8000344 <NVIC_SetVectorTable+0x28>)
 8000328:	683b      	ldr	r3, [r7, #0]
 800032a:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 800032e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8000332:	687a      	ldr	r2, [r7, #4]
 8000334:	4313      	orrs	r3, r2
 8000336:	608b      	str	r3, [r1, #8]
}
 8000338:	bf00      	nop
 800033a:	370c      	adds	r7, #12
 800033c:	46bd      	mov	sp, r7
 800033e:	bc80      	pop	{r7}
 8000340:	4770      	bx	lr
 8000342:	bf00      	nop
 8000344:	e000ed00 	.word	0xe000ed00

08000348 <ADC_DeInit>:
  * @brief  Deinitializes the ADCx peripheral registers to their default reset values.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_DeInit(ADC_TypeDef* ADCx)
{
 8000348:	b580      	push	{r7, lr}
 800034a:	b082      	sub	sp, #8
 800034c:	af00      	add	r7, sp, #0
 800034e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  if (ADCx == ADC1)
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	4a17      	ldr	r2, [pc, #92]	; (80003b0 <ADC_DeInit+0x68>)
 8000354:	4293      	cmp	r3, r2
 8000356:	d10a      	bne.n	800036e <ADC_DeInit+0x26>
  {
    /* Enable ADC1 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, ENABLE);
 8000358:	2101      	movs	r1, #1
 800035a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800035e:	f000 fe15 	bl	8000f8c <RCC_APB2PeriphResetCmd>
    /* Release ADC1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, DISABLE);
 8000362:	2100      	movs	r1, #0
 8000364:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000368:	f000 fe10 	bl	8000f8c <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
      /* Release ADC3 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
    }
  }
}
 800036c:	e01c      	b.n	80003a8 <ADC_DeInit+0x60>
  else if (ADCx == ADC2)
 800036e:	687b      	ldr	r3, [r7, #4]
 8000370:	4a10      	ldr	r2, [pc, #64]	; (80003b4 <ADC_DeInit+0x6c>)
 8000372:	4293      	cmp	r3, r2
 8000374:	d10a      	bne.n	800038c <ADC_DeInit+0x44>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, ENABLE);
 8000376:	2101      	movs	r1, #1
 8000378:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800037c:	f000 fe06 	bl	8000f8c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, DISABLE);
 8000380:	2100      	movs	r1, #0
 8000382:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000386:	f000 fe01 	bl	8000f8c <RCC_APB2PeriphResetCmd>
}
 800038a:	e00d      	b.n	80003a8 <ADC_DeInit+0x60>
    if (ADCx == ADC3)
 800038c:	687b      	ldr	r3, [r7, #4]
 800038e:	4a0a      	ldr	r2, [pc, #40]	; (80003b8 <ADC_DeInit+0x70>)
 8000390:	4293      	cmp	r3, r2
 8000392:	d109      	bne.n	80003a8 <ADC_DeInit+0x60>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
 8000394:	2101      	movs	r1, #1
 8000396:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800039a:	f000 fdf7 	bl	8000f8c <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
 800039e:	2100      	movs	r1, #0
 80003a0:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80003a4:	f000 fdf2 	bl	8000f8c <RCC_APB2PeriphResetCmd>
}
 80003a8:	bf00      	nop
 80003aa:	3708      	adds	r7, #8
 80003ac:	46bd      	mov	sp, r7
 80003ae:	bd80      	pop	{r7, pc}
 80003b0:	40012400 	.word	0x40012400
 80003b4:	40012800 	.word	0x40012800
 80003b8:	40013c00 	.word	0x40013c00

080003bc <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 80003bc:	b480      	push	{r7}
 80003be:	b085      	sub	sp, #20
 80003c0:	af00      	add	r7, sp, #0
 80003c2:	6078      	str	r0, [r7, #4]
 80003c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 80003c6:	2300      	movs	r3, #0
 80003c8:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 80003ca:	2300      	movs	r3, #0
 80003cc:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));

  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 80003ce:	687b      	ldr	r3, [r7, #4]
 80003d0:	685b      	ldr	r3, [r3, #4]
 80003d2:	60fb      	str	r3, [r7, #12]
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
 80003d4:	68fb      	ldr	r3, [r7, #12]
 80003d6:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 80003da:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80003de:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_Mode | ((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8));
 80003e0:	683b      	ldr	r3, [r7, #0]
 80003e2:	681a      	ldr	r2, [r3, #0]
 80003e4:	683b      	ldr	r3, [r7, #0]
 80003e6:	791b      	ldrb	r3, [r3, #4]
 80003e8:	021b      	lsls	r3, r3, #8
 80003ea:	4313      	orrs	r3, r2
 80003ec:	68fa      	ldr	r2, [r7, #12]
 80003ee:	4313      	orrs	r3, r2
 80003f0:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 80003f2:	687b      	ldr	r3, [r7, #4]
 80003f4:	68fa      	ldr	r2, [r7, #12]
 80003f6:	605a      	str	r2, [r3, #4]

  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 80003f8:	687b      	ldr	r3, [r7, #4]
 80003fa:	689b      	ldr	r3, [r3, #8]
 80003fc:	60fb      	str	r3, [r7, #12]
  /* Clear CONT, ALIGN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_Mask;
 80003fe:	68fa      	ldr	r2, [r7, #12]
 8000400:	4b16      	ldr	r3, [pc, #88]	; (800045c <ADC_Init+0xa0>)
 8000402:	4013      	ands	r3, r2
 8000404:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 8000406:	683b      	ldr	r3, [r7, #0]
 8000408:	68da      	ldr	r2, [r3, #12]
 800040a:	683b      	ldr	r3, [r7, #0]
 800040c:	689b      	ldr	r3, [r3, #8]
 800040e:	431a      	orrs	r2, r3
            ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8000410:	683b      	ldr	r3, [r7, #0]
 8000412:	795b      	ldrb	r3, [r3, #5]
 8000414:	005b      	lsls	r3, r3, #1
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 8000416:	4313      	orrs	r3, r2
 8000418:	68fa      	ldr	r2, [r7, #12]
 800041a:	4313      	orrs	r3, r2
 800041c:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	68fa      	ldr	r2, [r7, #12]
 8000422:	609a      	str	r2, [r3, #8]

  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000428:	60fb      	str	r3, [r7, #12]
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
 800042a:	68fb      	ldr	r3, [r7, #12]
 800042c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000430:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (uint8_t) (ADC_InitStruct->ADC_NbrOfChannel - (uint8_t)1);
 8000432:	683b      	ldr	r3, [r7, #0]
 8000434:	7c1b      	ldrb	r3, [r3, #16]
 8000436:	3b01      	subs	r3, #1
 8000438:	b2da      	uxtb	r2, r3
 800043a:	7afb      	ldrb	r3, [r7, #11]
 800043c:	4313      	orrs	r3, r2
 800043e:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= (uint32_t)tmpreg2 << 20;
 8000440:	7afb      	ldrb	r3, [r7, #11]
 8000442:	051b      	lsls	r3, r3, #20
 8000444:	68fa      	ldr	r2, [r7, #12]
 8000446:	4313      	orrs	r3, r2
 8000448:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 800044a:	687b      	ldr	r3, [r7, #4]
 800044c:	68fa      	ldr	r2, [r7, #12]
 800044e:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000450:	bf00      	nop
 8000452:	3714      	adds	r7, #20
 8000454:	46bd      	mov	sp, r7
 8000456:	bc80      	pop	{r7}
 8000458:	4770      	bx	lr
 800045a:	bf00      	nop
 800045c:	fff1f7fd 	.word	0xfff1f7fd

08000460 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000460:	b480      	push	{r7}
 8000462:	b083      	sub	sp, #12
 8000464:	af00      	add	r7, sp, #0
 8000466:	6078      	str	r0, [r7, #4]
 8000468:	460b      	mov	r3, r1
 800046a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800046c:	78fb      	ldrb	r3, [r7, #3]
 800046e:	2b00      	cmp	r3, #0
 8000470:	d006      	beq.n	8000480 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	689b      	ldr	r3, [r3, #8]
 8000476:	f043 0201 	orr.w	r2, r3, #1
 800047a:	687b      	ldr	r3, [r7, #4]
 800047c:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= CR2_ADON_Reset;
  }
}
 800047e:	e005      	b.n	800048c <ADC_Cmd+0x2c>
    ADCx->CR2 &= CR2_ADON_Reset;
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	689b      	ldr	r3, [r3, #8]
 8000484:	f023 0201 	bic.w	r2, r3, #1
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	609a      	str	r2, [r3, #8]
}
 800048c:	bf00      	nop
 800048e:	370c      	adds	r7, #12
 8000490:	46bd      	mov	sp, r7
 8000492:	bc80      	pop	{r7}
 8000494:	4770      	bx	lr

08000496 <ADC_ResetCalibration>:
  * @brief  Resets the selected ADC calibration registers.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_ResetCalibration(ADC_TypeDef* ADCx)
{
 8000496:	b480      	push	{r7}
 8000498:	b083      	sub	sp, #12
 800049a:	af00      	add	r7, sp, #0
 800049c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Resets the selected ADC calibration registers */  
  ADCx->CR2 |= CR2_RSTCAL_Set;
 800049e:	687b      	ldr	r3, [r7, #4]
 80004a0:	689b      	ldr	r3, [r3, #8]
 80004a2:	f043 0208 	orr.w	r2, r3, #8
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	609a      	str	r2, [r3, #8]
}
 80004aa:	bf00      	nop
 80004ac:	370c      	adds	r7, #12
 80004ae:	46bd      	mov	sp, r7
 80004b0:	bc80      	pop	{r7}
 80004b2:	4770      	bx	lr

080004b4 <ADC_GetResetCalibrationStatus>:
  * @brief  Gets the selected ADC reset calibration registers status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC reset calibration registers (SET or RESET).
  */
FlagStatus ADC_GetResetCalibrationStatus(ADC_TypeDef* ADCx)
{
 80004b4:	b480      	push	{r7}
 80004b6:	b085      	sub	sp, #20
 80004b8:	af00      	add	r7, sp, #0
 80004ba:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 80004bc:	2300      	movs	r3, #0
 80004be:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of RSTCAL bit */
  if ((ADCx->CR2 & CR2_RSTCAL_Set) != (uint32_t)RESET)
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	689b      	ldr	r3, [r3, #8]
 80004c4:	f003 0308 	and.w	r3, r3, #8
 80004c8:	2b00      	cmp	r3, #0
 80004ca:	d002      	beq.n	80004d2 <ADC_GetResetCalibrationStatus+0x1e>
  {
    /* RSTCAL bit is set */
    bitstatus = SET;
 80004cc:	2301      	movs	r3, #1
 80004ce:	73fb      	strb	r3, [r7, #15]
 80004d0:	e001      	b.n	80004d6 <ADC_GetResetCalibrationStatus+0x22>
  }
  else
  {
    /* RSTCAL bit is reset */
    bitstatus = RESET;
 80004d2:	2300      	movs	r3, #0
 80004d4:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the RSTCAL bit status */
  return  bitstatus;
 80004d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80004d8:	4618      	mov	r0, r3
 80004da:	3714      	adds	r7, #20
 80004dc:	46bd      	mov	sp, r7
 80004de:	bc80      	pop	{r7}
 80004e0:	4770      	bx	lr

080004e2 <ADC_StartCalibration>:
  * @brief  Starts the selected ADC calibration process.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_StartCalibration(ADC_TypeDef* ADCx)
{
 80004e2:	b480      	push	{r7}
 80004e4:	b083      	sub	sp, #12
 80004e6:	af00      	add	r7, sp, #0
 80004e8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Enable the selected ADC calibration process */  
  ADCx->CR2 |= CR2_CAL_Set;
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	689b      	ldr	r3, [r3, #8]
 80004ee:	f043 0204 	orr.w	r2, r3, #4
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	609a      	str	r2, [r3, #8]
}
 80004f6:	bf00      	nop
 80004f8:	370c      	adds	r7, #12
 80004fa:	46bd      	mov	sp, r7
 80004fc:	bc80      	pop	{r7}
 80004fe:	4770      	bx	lr

08000500 <ADC_GetCalibrationStatus>:
  * @brief  Gets the selected ADC calibration status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC calibration (SET or RESET).
  */
FlagStatus ADC_GetCalibrationStatus(ADC_TypeDef* ADCx)
{
 8000500:	b480      	push	{r7}
 8000502:	b085      	sub	sp, #20
 8000504:	af00      	add	r7, sp, #0
 8000506:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8000508:	2300      	movs	r3, #0
 800050a:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of CAL bit */
  if ((ADCx->CR2 & CR2_CAL_Set) != (uint32_t)RESET)
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	689b      	ldr	r3, [r3, #8]
 8000510:	f003 0304 	and.w	r3, r3, #4
 8000514:	2b00      	cmp	r3, #0
 8000516:	d002      	beq.n	800051e <ADC_GetCalibrationStatus+0x1e>
  {
    /* CAL bit is set: calibration on going */
    bitstatus = SET;
 8000518:	2301      	movs	r3, #1
 800051a:	73fb      	strb	r3, [r7, #15]
 800051c:	e001      	b.n	8000522 <ADC_GetCalibrationStatus+0x22>
  }
  else
  {
    /* CAL bit is reset: end of calibration */
    bitstatus = RESET;
 800051e:	2300      	movs	r3, #0
 8000520:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the CAL bit status */
  return  bitstatus;
 8000522:	7bfb      	ldrb	r3, [r7, #15]
}
 8000524:	4618      	mov	r0, r3
 8000526:	3714      	adds	r7, #20
 8000528:	46bd      	mov	sp, r7
 800052a:	bc80      	pop	{r7}
 800052c:	4770      	bx	lr
	...

08000530 <CAN_DeInit>:
  * @brief  Deinitializes the CAN peripheral registers to their default reset values.
  * @param  CANx: where x can be 1 or 2 to select the CAN peripheral.
  * @retval None.
  */
void CAN_DeInit(CAN_TypeDef* CANx)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	b082      	sub	sp, #8
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
 
  if (CANx == CAN1)
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	4a0e      	ldr	r2, [pc, #56]	; (8000574 <CAN_DeInit+0x44>)
 800053c:	4293      	cmp	r3, r2
 800053e:	d10a      	bne.n	8000556 <CAN_DeInit+0x26>
  {
    /* Enable CAN1 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN1, ENABLE);
 8000540:	2101      	movs	r1, #1
 8000542:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 8000546:	f000 fd3f 	bl	8000fc8 <RCC_APB1PeriphResetCmd>
    /* Release CAN1 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN1, DISABLE);
 800054a:	2100      	movs	r1, #0
 800054c:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 8000550:	f000 fd3a 	bl	8000fc8 <RCC_APB1PeriphResetCmd>
    /* Enable CAN2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN2, ENABLE);
    /* Release CAN2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN2, DISABLE);
  }
}
 8000554:	e009      	b.n	800056a <CAN_DeInit+0x3a>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN2, ENABLE);
 8000556:	2101      	movs	r1, #1
 8000558:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 800055c:	f000 fd34 	bl	8000fc8 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN2, DISABLE);
 8000560:	2100      	movs	r1, #0
 8000562:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8000566:	f000 fd2f 	bl	8000fc8 <RCC_APB1PeriphResetCmd>
}
 800056a:	bf00      	nop
 800056c:	3708      	adds	r7, #8
 800056e:	46bd      	mov	sp, r7
 8000570:	bd80      	pop	{r7, pc}
 8000572:	bf00      	nop
 8000574:	40006400 	.word	0x40006400

08000578 <CAN_Init>:
  *                         CAN peripheral.
  * @retval Constant indicates initialization succeed which will be 
  *         CAN_InitStatus_Failed or CAN_InitStatus_Success.
  */
uint8_t CAN_Init(CAN_TypeDef* CANx, CAN_InitTypeDef* CAN_InitStruct)
{
 8000578:	b480      	push	{r7}
 800057a:	b085      	sub	sp, #20
 800057c:	af00      	add	r7, sp, #0
 800057e:	6078      	str	r0, [r7, #4]
 8000580:	6039      	str	r1, [r7, #0]
  uint8_t InitStatus = CAN_InitStatus_Failed;
 8000582:	2300      	movs	r3, #0
 8000584:	73fb      	strb	r3, [r7, #15]
  uint32_t wait_ack = 0x00000000;
 8000586:	2300      	movs	r3, #0
 8000588:	60bb      	str	r3, [r7, #8]
  assert_param(IS_CAN_BS1(CAN_InitStruct->CAN_BS1));
  assert_param(IS_CAN_BS2(CAN_InitStruct->CAN_BS2));
  assert_param(IS_CAN_PRESCALER(CAN_InitStruct->CAN_Prescaler));

  /* Exit from sleep mode */
  CANx->MCR &= (~(uint32_t)CAN_MCR_SLEEP);
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	681b      	ldr	r3, [r3, #0]
 800058e:	f023 0202 	bic.w	r2, r3, #2
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	601a      	str	r2, [r3, #0]

  /* Request initialisation */
  CANx->MCR |= CAN_MCR_INRQ ;
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	f043 0201 	orr.w	r2, r3, #1
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	601a      	str	r2, [r3, #0]

  /* Wait the acknowledge */
  while (((CANx->MSR & CAN_MSR_INAK) != CAN_MSR_INAK) && (wait_ack != INAK_TIMEOUT))
 80005a2:	e002      	b.n	80005aa <CAN_Init+0x32>
  {
    wait_ack++;
 80005a4:	68bb      	ldr	r3, [r7, #8]
 80005a6:	3301      	adds	r3, #1
 80005a8:	60bb      	str	r3, [r7, #8]
  while (((CANx->MSR & CAN_MSR_INAK) != CAN_MSR_INAK) && (wait_ack != INAK_TIMEOUT))
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	685b      	ldr	r3, [r3, #4]
 80005ae:	f003 0301 	and.w	r3, r3, #1
 80005b2:	2b01      	cmp	r3, #1
 80005b4:	d004      	beq.n	80005c0 <CAN_Init+0x48>
 80005b6:	68bb      	ldr	r3, [r7, #8]
 80005b8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80005bc:	4293      	cmp	r3, r2
 80005be:	d1f1      	bne.n	80005a4 <CAN_Init+0x2c>
  }

  /* Check acknowledge */
  if ((CANx->MSR & CAN_MSR_INAK) != CAN_MSR_INAK)
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	685b      	ldr	r3, [r3, #4]
 80005c4:	f003 0301 	and.w	r3, r3, #1
 80005c8:	2b01      	cmp	r3, #1
 80005ca:	d002      	beq.n	80005d2 <CAN_Init+0x5a>
  {
    InitStatus = CAN_InitStatus_Failed;
 80005cc:	2300      	movs	r3, #0
 80005ce:	73fb      	strb	r3, [r7, #15]
 80005d0:	e09c      	b.n	800070c <CAN_Init+0x194>
  }
  else 
  {
    /* Set the time triggered communication mode */
    if (CAN_InitStruct->CAN_TTCM == ENABLE)
 80005d2:	683b      	ldr	r3, [r7, #0]
 80005d4:	799b      	ldrb	r3, [r3, #6]
 80005d6:	2b01      	cmp	r3, #1
 80005d8:	d106      	bne.n	80005e8 <CAN_Init+0x70>
    {
      CANx->MCR |= CAN_MCR_TTCM;
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	601a      	str	r2, [r3, #0]
 80005e6:	e005      	b.n	80005f4 <CAN_Init+0x7c>
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_TTCM;
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	601a      	str	r2, [r3, #0]
    }

    /* Set the automatic bus-off management */
    if (CAN_InitStruct->CAN_ABOM == ENABLE)
 80005f4:	683b      	ldr	r3, [r7, #0]
 80005f6:	79db      	ldrb	r3, [r3, #7]
 80005f8:	2b01      	cmp	r3, #1
 80005fa:	d106      	bne.n	800060a <CAN_Init+0x92>
    {
      CANx->MCR |= CAN_MCR_ABOM;
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	601a      	str	r2, [r3, #0]
 8000608:	e005      	b.n	8000616 <CAN_Init+0x9e>
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_ABOM;
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	601a      	str	r2, [r3, #0]
    }

    /* Set the automatic wake-up mode */
    if (CAN_InitStruct->CAN_AWUM == ENABLE)
 8000616:	683b      	ldr	r3, [r7, #0]
 8000618:	7a1b      	ldrb	r3, [r3, #8]
 800061a:	2b01      	cmp	r3, #1
 800061c:	d106      	bne.n	800062c <CAN_Init+0xb4>
    {
      CANx->MCR |= CAN_MCR_AWUM;
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	681b      	ldr	r3, [r3, #0]
 8000622:	f043 0220 	orr.w	r2, r3, #32
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	601a      	str	r2, [r3, #0]
 800062a:	e005      	b.n	8000638 <CAN_Init+0xc0>
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_AWUM;
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	f023 0220 	bic.w	r2, r3, #32
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	601a      	str	r2, [r3, #0]
    }

    /* Set the no automatic retransmission */
    if (CAN_InitStruct->CAN_NART == ENABLE)
 8000638:	683b      	ldr	r3, [r7, #0]
 800063a:	7a5b      	ldrb	r3, [r3, #9]
 800063c:	2b01      	cmp	r3, #1
 800063e:	d106      	bne.n	800064e <CAN_Init+0xd6>
    {
      CANx->MCR |= CAN_MCR_NART;
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	f043 0210 	orr.w	r2, r3, #16
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	601a      	str	r2, [r3, #0]
 800064c:	e005      	b.n	800065a <CAN_Init+0xe2>
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_NART;
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	f023 0210 	bic.w	r2, r3, #16
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	601a      	str	r2, [r3, #0]
    }

    /* Set the receive FIFO locked mode */
    if (CAN_InitStruct->CAN_RFLM == ENABLE)
 800065a:	683b      	ldr	r3, [r7, #0]
 800065c:	7a9b      	ldrb	r3, [r3, #10]
 800065e:	2b01      	cmp	r3, #1
 8000660:	d106      	bne.n	8000670 <CAN_Init+0xf8>
    {
      CANx->MCR |= CAN_MCR_RFLM;
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	f043 0208 	orr.w	r2, r3, #8
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	601a      	str	r2, [r3, #0]
 800066e:	e005      	b.n	800067c <CAN_Init+0x104>
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_RFLM;
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	f023 0208 	bic.w	r2, r3, #8
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	601a      	str	r2, [r3, #0]
    }

    /* Set the transmit FIFO priority */
    if (CAN_InitStruct->CAN_TXFP == ENABLE)
 800067c:	683b      	ldr	r3, [r7, #0]
 800067e:	7adb      	ldrb	r3, [r3, #11]
 8000680:	2b01      	cmp	r3, #1
 8000682:	d106      	bne.n	8000692 <CAN_Init+0x11a>
    {
      CANx->MCR |= CAN_MCR_TXFP;
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	f043 0204 	orr.w	r2, r3, #4
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	601a      	str	r2, [r3, #0]
 8000690:	e005      	b.n	800069e <CAN_Init+0x126>
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_TXFP;
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	f023 0204 	bic.w	r2, r3, #4
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	601a      	str	r2, [r3, #0]
    }

    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
 800069e:	683b      	ldr	r3, [r7, #0]
 80006a0:	789b      	ldrb	r3, [r3, #2]
 80006a2:	079a      	lsls	r2, r3, #30
                ((uint32_t)CAN_InitStruct->CAN_SJW << 24) | \
 80006a4:	683b      	ldr	r3, [r7, #0]
 80006a6:	78db      	ldrb	r3, [r3, #3]
 80006a8:	061b      	lsls	r3, r3, #24
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
 80006aa:	431a      	orrs	r2, r3
                ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | \
 80006ac:	683b      	ldr	r3, [r7, #0]
 80006ae:	791b      	ldrb	r3, [r3, #4]
 80006b0:	041b      	lsls	r3, r3, #16
                ((uint32_t)CAN_InitStruct->CAN_SJW << 24) | \
 80006b2:	431a      	orrs	r2, r3
                ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) | \
 80006b4:	683b      	ldr	r3, [r7, #0]
 80006b6:	795b      	ldrb	r3, [r3, #5]
 80006b8:	051b      	lsls	r3, r3, #20
                ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | \
 80006ba:	431a      	orrs	r2, r3
               ((uint32_t)CAN_InitStruct->CAN_Prescaler - 1);
 80006bc:	683b      	ldr	r3, [r7, #0]
 80006be:	881b      	ldrh	r3, [r3, #0]
 80006c0:	3b01      	subs	r3, #1
                ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) | \
 80006c2:	431a      	orrs	r2, r3
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	61da      	str	r2, [r3, #28]

    /* Request leave initialisation */
    CANx->MCR &= ~(uint32_t)CAN_MCR_INRQ;
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	f023 0201 	bic.w	r2, r3, #1
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	601a      	str	r2, [r3, #0]

   /* Wait the acknowledge */
   wait_ack = 0;
 80006d4:	2300      	movs	r3, #0
 80006d6:	60bb      	str	r3, [r7, #8]

   while (((CANx->MSR & CAN_MSR_INAK) == CAN_MSR_INAK) && (wait_ack != INAK_TIMEOUT))
 80006d8:	e002      	b.n	80006e0 <CAN_Init+0x168>
   {
     wait_ack++;
 80006da:	68bb      	ldr	r3, [r7, #8]
 80006dc:	3301      	adds	r3, #1
 80006de:	60bb      	str	r3, [r7, #8]
   while (((CANx->MSR & CAN_MSR_INAK) == CAN_MSR_INAK) && (wait_ack != INAK_TIMEOUT))
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	685b      	ldr	r3, [r3, #4]
 80006e4:	f003 0301 	and.w	r3, r3, #1
 80006e8:	2b01      	cmp	r3, #1
 80006ea:	d104      	bne.n	80006f6 <CAN_Init+0x17e>
 80006ec:	68bb      	ldr	r3, [r7, #8]
 80006ee:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80006f2:	4293      	cmp	r3, r2
 80006f4:	d1f1      	bne.n	80006da <CAN_Init+0x162>
   }

    /* ...and check acknowledged */
    if ((CANx->MSR & CAN_MSR_INAK) == CAN_MSR_INAK)
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	685b      	ldr	r3, [r3, #4]
 80006fa:	f003 0301 	and.w	r3, r3, #1
 80006fe:	2b01      	cmp	r3, #1
 8000700:	d102      	bne.n	8000708 <CAN_Init+0x190>
    {
      InitStatus = CAN_InitStatus_Failed;
 8000702:	2300      	movs	r3, #0
 8000704:	73fb      	strb	r3, [r7, #15]
 8000706:	e001      	b.n	800070c <CAN_Init+0x194>
    }
    else
    {
      InitStatus = CAN_InitStatus_Success ;
 8000708:	2301      	movs	r3, #1
 800070a:	73fb      	strb	r3, [r7, #15]
    }
  }

  /* At this step, return the status of initialization */
  return InitStatus;
 800070c:	7bfb      	ldrb	r3, [r7, #15]
}
 800070e:	4618      	mov	r0, r3
 8000710:	3714      	adds	r7, #20
 8000712:	46bd      	mov	sp, r7
 8000714:	bc80      	pop	{r7}
 8000716:	4770      	bx	lr

08000718 <CAN_FilterInit>:
  *                               structure that contains the configuration 
  *                               information.
  * @retval None.
  */
void CAN_FilterInit(CAN_FilterInitTypeDef* CAN_FilterInitStruct)
{
 8000718:	b480      	push	{r7}
 800071a:	b085      	sub	sp, #20
 800071c:	af00      	add	r7, sp, #0
 800071e:	6078      	str	r0, [r7, #4]
  uint32_t filter_number_bit_pos = 0;
 8000720:	2300      	movs	r3, #0
 8000722:	60fb      	str	r3, [r7, #12]
  assert_param(IS_CAN_FILTER_MODE(CAN_FilterInitStruct->CAN_FilterMode));
  assert_param(IS_CAN_FILTER_SCALE(CAN_FilterInitStruct->CAN_FilterScale));
  assert_param(IS_CAN_FILTER_FIFO(CAN_FilterInitStruct->CAN_FilterFIFOAssignment));
  assert_param(IS_FUNCTIONAL_STATE(CAN_FilterInitStruct->CAN_FilterActivation));

  filter_number_bit_pos = ((uint32_t)1) << CAN_FilterInitStruct->CAN_FilterNumber;
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	7a9b      	ldrb	r3, [r3, #10]
 8000728:	461a      	mov	r2, r3
 800072a:	2301      	movs	r3, #1
 800072c:	4093      	lsls	r3, r2
 800072e:	60fb      	str	r3, [r7, #12]

  /* Initialisation mode for the filter */
  CAN1->FMR |= FMR_FINIT;
 8000730:	4a55      	ldr	r2, [pc, #340]	; (8000888 <CAN_FilterInit+0x170>)
 8000732:	4b55      	ldr	r3, [pc, #340]	; (8000888 <CAN_FilterInit+0x170>)
 8000734:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000738:	f043 0301 	orr.w	r3, r3, #1
 800073c:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

  /* Filter Deactivation */
  CAN1->FA1R &= ~(uint32_t)filter_number_bit_pos;
 8000740:	4951      	ldr	r1, [pc, #324]	; (8000888 <CAN_FilterInit+0x170>)
 8000742:	4b51      	ldr	r3, [pc, #324]	; (8000888 <CAN_FilterInit+0x170>)
 8000744:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8000748:	68fb      	ldr	r3, [r7, #12]
 800074a:	43db      	mvns	r3, r3
 800074c:	4013      	ands	r3, r2
 800074e:	f8c1 321c 	str.w	r3, [r1, #540]	; 0x21c

  /* Filter Scale */
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_16bit)
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	7b1b      	ldrb	r3, [r3, #12]
 8000756:	2b00      	cmp	r3, #0
 8000758:	d125      	bne.n	80007a6 <CAN_FilterInit+0x8e>
  {
    /* 16-bit scale for the filter */
    CAN1->FS1R &= ~(uint32_t)filter_number_bit_pos;
 800075a:	494b      	ldr	r1, [pc, #300]	; (8000888 <CAN_FilterInit+0x170>)
 800075c:	4b4a      	ldr	r3, [pc, #296]	; (8000888 <CAN_FilterInit+0x170>)
 800075e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8000762:	68fb      	ldr	r3, [r7, #12]
 8000764:	43db      	mvns	r3, r3
 8000766:	4013      	ands	r3, r2
 8000768:	f8c1 320c 	str.w	r3, [r1, #524]	; 0x20c

    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 800076c:	4946      	ldr	r1, [pc, #280]	; (8000888 <CAN_FilterInit+0x170>)
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	7a9b      	ldrb	r3, [r3, #10]
 8000772:	4618      	mov	r0, r3
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	88db      	ldrh	r3, [r3, #6]
 8000778:	041b      	lsls	r3, r3, #16
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);
 800077a:	687a      	ldr	r2, [r7, #4]
 800077c:	8852      	ldrh	r2, [r2, #2]
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
 800077e:	431a      	orrs	r2, r3
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8000780:	f100 0348 	add.w	r3, r0, #72	; 0x48
 8000784:	f841 2033 	str.w	r2, [r1, r3, lsl #3]

    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 8000788:	493f      	ldr	r1, [pc, #252]	; (8000888 <CAN_FilterInit+0x170>)
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	7a9b      	ldrb	r3, [r3, #10]
 800078e:	4618      	mov	r0, r3
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	889b      	ldrh	r3, [r3, #4]
 8000794:	041b      	lsls	r3, r3, #16
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh);
 8000796:	687a      	ldr	r2, [r7, #4]
 8000798:	8812      	ldrh	r2, [r2, #0]
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 800079a:	431a      	orrs	r2, r3
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 800079c:	f100 0348 	add.w	r3, r0, #72	; 0x48
 80007a0:	00db      	lsls	r3, r3, #3
 80007a2:	440b      	add	r3, r1
 80007a4:	605a      	str	r2, [r3, #4]
  }

  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	7b1b      	ldrb	r3, [r3, #12]
 80007aa:	2b01      	cmp	r3, #1
 80007ac:	d124      	bne.n	80007f8 <CAN_FilterInit+0xe0>
  {
    /* 32-bit scale for the filter */
    CAN1->FS1R |= filter_number_bit_pos;
 80007ae:	4936      	ldr	r1, [pc, #216]	; (8000888 <CAN_FilterInit+0x170>)
 80007b0:	4b35      	ldr	r3, [pc, #212]	; (8000888 <CAN_FilterInit+0x170>)
 80007b2:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80007b6:	68fb      	ldr	r3, [r7, #12]
 80007b8:	4313      	orrs	r3, r2
 80007ba:	f8c1 320c 	str.w	r3, [r1, #524]	; 0x20c
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 80007be:	4932      	ldr	r1, [pc, #200]	; (8000888 <CAN_FilterInit+0x170>)
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	7a9b      	ldrb	r3, [r3, #10]
 80007c4:	4618      	mov	r0, r3
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	881b      	ldrh	r3, [r3, #0]
 80007ca:	041b      	lsls	r3, r3, #16
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);
 80007cc:	687a      	ldr	r2, [r7, #4]
 80007ce:	8852      	ldrh	r2, [r2, #2]
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
 80007d0:	431a      	orrs	r2, r3
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 80007d2:	f100 0348 	add.w	r3, r0, #72	; 0x48
 80007d6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    /* 32-bit mask or Second 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 80007da:	492b      	ldr	r1, [pc, #172]	; (8000888 <CAN_FilterInit+0x170>)
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	7a9b      	ldrb	r3, [r3, #10]
 80007e0:	4618      	mov	r0, r3
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	889b      	ldrh	r3, [r3, #4]
 80007e6:	041b      	lsls	r3, r3, #16
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow);
 80007e8:	687a      	ldr	r2, [r7, #4]
 80007ea:	88d2      	ldrh	r2, [r2, #6]
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 80007ec:	431a      	orrs	r2, r3
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 80007ee:	f100 0348 	add.w	r3, r0, #72	; 0x48
 80007f2:	00db      	lsls	r3, r3, #3
 80007f4:	440b      	add	r3, r1
 80007f6:	605a      	str	r2, [r3, #4]
  }

  /* Filter Mode */
  if (CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdMask)
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	7adb      	ldrb	r3, [r3, #11]
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d109      	bne.n	8000814 <CAN_FilterInit+0xfc>
  {
    /*Id/Mask mode for the filter*/
    CAN1->FM1R &= ~(uint32_t)filter_number_bit_pos;
 8000800:	4921      	ldr	r1, [pc, #132]	; (8000888 <CAN_FilterInit+0x170>)
 8000802:	4b21      	ldr	r3, [pc, #132]	; (8000888 <CAN_FilterInit+0x170>)
 8000804:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8000808:	68fb      	ldr	r3, [r7, #12]
 800080a:	43db      	mvns	r3, r3
 800080c:	4013      	ands	r3, r2
 800080e:	f8c1 3204 	str.w	r3, [r1, #516]	; 0x204
 8000812:	e007      	b.n	8000824 <CAN_FilterInit+0x10c>
  }
  else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
  {
    /*Identifier list mode for the filter*/
    CAN1->FM1R |= (uint32_t)filter_number_bit_pos;
 8000814:	491c      	ldr	r1, [pc, #112]	; (8000888 <CAN_FilterInit+0x170>)
 8000816:	4b1c      	ldr	r3, [pc, #112]	; (8000888 <CAN_FilterInit+0x170>)
 8000818:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800081c:	68fb      	ldr	r3, [r7, #12]
 800081e:	4313      	orrs	r3, r2
 8000820:	f8c1 3204 	str.w	r3, [r1, #516]	; 0x204
  }

  /* Filter FIFO assignment */
  if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_Filter_FIFO0)
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	891b      	ldrh	r3, [r3, #8]
 8000828:	2b00      	cmp	r3, #0
 800082a:	d108      	bne.n	800083e <CAN_FilterInit+0x126>
  {
    /* FIFO 0 assignation for the filter */
    CAN1->FFA1R &= ~(uint32_t)filter_number_bit_pos;
 800082c:	4916      	ldr	r1, [pc, #88]	; (8000888 <CAN_FilterInit+0x170>)
 800082e:	4b16      	ldr	r3, [pc, #88]	; (8000888 <CAN_FilterInit+0x170>)
 8000830:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8000834:	68fb      	ldr	r3, [r7, #12]
 8000836:	43db      	mvns	r3, r3
 8000838:	4013      	ands	r3, r2
 800083a:	f8c1 3214 	str.w	r3, [r1, #532]	; 0x214
  }

  if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_Filter_FIFO1)
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	891b      	ldrh	r3, [r3, #8]
 8000842:	2b01      	cmp	r3, #1
 8000844:	d107      	bne.n	8000856 <CAN_FilterInit+0x13e>
  {
    /* FIFO 1 assignation for the filter */
    CAN1->FFA1R |= (uint32_t)filter_number_bit_pos;
 8000846:	4910      	ldr	r1, [pc, #64]	; (8000888 <CAN_FilterInit+0x170>)
 8000848:	4b0f      	ldr	r3, [pc, #60]	; (8000888 <CAN_FilterInit+0x170>)
 800084a:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800084e:	68fb      	ldr	r3, [r7, #12]
 8000850:	4313      	orrs	r3, r2
 8000852:	f8c1 3214 	str.w	r3, [r1, #532]	; 0x214
  }
  
  /* Filter activation */
  if (CAN_FilterInitStruct->CAN_FilterActivation == ENABLE)
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	7b5b      	ldrb	r3, [r3, #13]
 800085a:	2b01      	cmp	r3, #1
 800085c:	d107      	bne.n	800086e <CAN_FilterInit+0x156>
  {
    CAN1->FA1R |= filter_number_bit_pos;
 800085e:	490a      	ldr	r1, [pc, #40]	; (8000888 <CAN_FilterInit+0x170>)
 8000860:	4b09      	ldr	r3, [pc, #36]	; (8000888 <CAN_FilterInit+0x170>)
 8000862:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8000866:	68fb      	ldr	r3, [r7, #12]
 8000868:	4313      	orrs	r3, r2
 800086a:	f8c1 321c 	str.w	r3, [r1, #540]	; 0x21c
  }

  /* Leave the initialisation mode for the filter */
  CAN1->FMR &= ~FMR_FINIT;
 800086e:	4a06      	ldr	r2, [pc, #24]	; (8000888 <CAN_FilterInit+0x170>)
 8000870:	4b05      	ldr	r3, [pc, #20]	; (8000888 <CAN_FilterInit+0x170>)
 8000872:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000876:	f023 0301 	bic.w	r3, r3, #1
 800087a:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
}
 800087e:	bf00      	nop
 8000880:	3714      	adds	r7, #20
 8000882:	46bd      	mov	sp, r7
 8000884:	bc80      	pop	{r7}
 8000886:	4770      	bx	lr
 8000888:	40006400 	.word	0x40006400

0800088c <CAN_StructInit>:
  * @param  CAN_InitStruct: pointer to a CAN_InitTypeDef structure which
  *                         will be initialized.
  * @retval None.
  */
void CAN_StructInit(CAN_InitTypeDef* CAN_InitStruct)
{
 800088c:	b480      	push	{r7}
 800088e:	b083      	sub	sp, #12
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
  /* Reset CAN init structure parameters values */
  
  /* Initialize the time triggered communication mode */
  CAN_InitStruct->CAN_TTCM = DISABLE;
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	2200      	movs	r2, #0
 8000898:	719a      	strb	r2, [r3, #6]
  
  /* Initialize the automatic bus-off management */
  CAN_InitStruct->CAN_ABOM = DISABLE;
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	2200      	movs	r2, #0
 800089e:	71da      	strb	r2, [r3, #7]
  
  /* Initialize the automatic wake-up mode */
  CAN_InitStruct->CAN_AWUM = DISABLE;
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	2200      	movs	r2, #0
 80008a4:	721a      	strb	r2, [r3, #8]
  
  /* Initialize the no automatic retransmission */
  CAN_InitStruct->CAN_NART = DISABLE;
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	2200      	movs	r2, #0
 80008aa:	725a      	strb	r2, [r3, #9]
  
  /* Initialize the receive FIFO locked mode */
  CAN_InitStruct->CAN_RFLM = DISABLE;
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	2200      	movs	r2, #0
 80008b0:	729a      	strb	r2, [r3, #10]
  
  /* Initialize the transmit FIFO priority */
  CAN_InitStruct->CAN_TXFP = DISABLE;
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	2200      	movs	r2, #0
 80008b6:	72da      	strb	r2, [r3, #11]
  
  /* Initialize the CAN_Mode member */
  CAN_InitStruct->CAN_Mode = CAN_Mode_Normal;
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	2200      	movs	r2, #0
 80008bc:	709a      	strb	r2, [r3, #2]
  
  /* Initialize the CAN_SJW member */
  CAN_InitStruct->CAN_SJW = CAN_SJW_1tq;
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	2200      	movs	r2, #0
 80008c2:	70da      	strb	r2, [r3, #3]
  
  /* Initialize the CAN_BS1 member */
  CAN_InitStruct->CAN_BS1 = CAN_BS1_4tq;
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	2203      	movs	r2, #3
 80008c8:	711a      	strb	r2, [r3, #4]
  
  /* Initialize the CAN_BS2 member */
  CAN_InitStruct->CAN_BS2 = CAN_BS2_3tq;
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	2202      	movs	r2, #2
 80008ce:	715a      	strb	r2, [r3, #5]
  
  /* Initialize the CAN_Prescaler member */
  CAN_InitStruct->CAN_Prescaler = 1;
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	2201      	movs	r2, #1
 80008d4:	801a      	strh	r2, [r3, #0]
}
 80008d6:	bf00      	nop
 80008d8:	370c      	adds	r7, #12
 80008da:	46bd      	mov	sp, r7
 80008dc:	bc80      	pop	{r7}
 80008de:	4770      	bx	lr

080008e0 <CAN_Receive>:
  * @param  RxMessage:  pointer to a structure receive message which contains 
  *                     CAN Id, CAN DLC, CAN datas and FMI number.
  * @retval None.
  */
void CAN_Receive(CAN_TypeDef* CANx, uint8_t FIFONumber, CanRxMsg* RxMessage)
{
 80008e0:	b480      	push	{r7}
 80008e2:	b085      	sub	sp, #20
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	60f8      	str	r0, [r7, #12]
 80008e8:	460b      	mov	r3, r1
 80008ea:	607a      	str	r2, [r7, #4]
 80008ec:	72fb      	strb	r3, [r7, #11]
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Get the Id */
  RxMessage->IDE = (uint8_t)0x04 & CANx->sFIFOMailBox[FIFONumber].RIR;
 80008ee:	7afb      	ldrb	r3, [r7, #11]
 80008f0:	68fa      	ldr	r2, [r7, #12]
 80008f2:	331b      	adds	r3, #27
 80008f4:	011b      	lsls	r3, r3, #4
 80008f6:	4413      	add	r3, r2
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	b2db      	uxtb	r3, r3
 80008fc:	f003 0304 	and.w	r3, r3, #4
 8000900:	b2da      	uxtb	r2, r3
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	721a      	strb	r2, [r3, #8]
  if (RxMessage->IDE == CAN_Id_Standard)
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	7a1b      	ldrb	r3, [r3, #8]
 800090a:	2b00      	cmp	r3, #0
 800090c:	d10b      	bne.n	8000926 <CAN_Receive+0x46>
  {
    RxMessage->StdId = (uint32_t)0x000007FF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 21);
 800090e:	7afb      	ldrb	r3, [r7, #11]
 8000910:	68fa      	ldr	r2, [r7, #12]
 8000912:	331b      	adds	r3, #27
 8000914:	011b      	lsls	r3, r3, #4
 8000916:	4413      	add	r3, r2
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	0d5b      	lsrs	r3, r3, #21
 800091c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	601a      	str	r2, [r3, #0]
 8000924:	e00a      	b.n	800093c <CAN_Receive+0x5c>
  }
  else
  {
    RxMessage->ExtId = (uint32_t)0x1FFFFFFF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 3);
 8000926:	7afb      	ldrb	r3, [r7, #11]
 8000928:	68fa      	ldr	r2, [r7, #12]
 800092a:	331b      	adds	r3, #27
 800092c:	011b      	lsls	r3, r3, #4
 800092e:	4413      	add	r3, r2
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	08db      	lsrs	r3, r3, #3
 8000934:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	605a      	str	r2, [r3, #4]
  }
  
  RxMessage->RTR = (uint8_t)0x02 & CANx->sFIFOMailBox[FIFONumber].RIR;
 800093c:	7afb      	ldrb	r3, [r7, #11]
 800093e:	68fa      	ldr	r2, [r7, #12]
 8000940:	331b      	adds	r3, #27
 8000942:	011b      	lsls	r3, r3, #4
 8000944:	4413      	add	r3, r2
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	b2db      	uxtb	r3, r3
 800094a:	f003 0302 	and.w	r3, r3, #2
 800094e:	b2da      	uxtb	r2, r3
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	725a      	strb	r2, [r3, #9]
  /* Get the DLC */
  RxMessage->DLC = (uint8_t)0x0F & CANx->sFIFOMailBox[FIFONumber].RDTR;
 8000954:	7afb      	ldrb	r3, [r7, #11]
 8000956:	68fa      	ldr	r2, [r7, #12]
 8000958:	331b      	adds	r3, #27
 800095a:	011b      	lsls	r3, r3, #4
 800095c:	4413      	add	r3, r2
 800095e:	3304      	adds	r3, #4
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	b2db      	uxtb	r3, r3
 8000964:	f003 030f 	and.w	r3, r3, #15
 8000968:	b2da      	uxtb	r2, r3
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	729a      	strb	r2, [r3, #10]
  /* Get the FMI */
  RxMessage->FMI = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDTR >> 8);
 800096e:	7afb      	ldrb	r3, [r7, #11]
 8000970:	68fa      	ldr	r2, [r7, #12]
 8000972:	331b      	adds	r3, #27
 8000974:	011b      	lsls	r3, r3, #4
 8000976:	4413      	add	r3, r2
 8000978:	3304      	adds	r3, #4
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	0a1b      	lsrs	r3, r3, #8
 800097e:	b2da      	uxtb	r2, r3
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	74da      	strb	r2, [r3, #19]
  /* Get the data field */
  RxMessage->Data[0] = (uint8_t)0xFF & CANx->sFIFOMailBox[FIFONumber].RDLR;
 8000984:	7afb      	ldrb	r3, [r7, #11]
 8000986:	68fa      	ldr	r2, [r7, #12]
 8000988:	011b      	lsls	r3, r3, #4
 800098a:	4413      	add	r3, r2
 800098c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	b2da      	uxtb	r2, r3
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	72da      	strb	r2, [r3, #11]
  RxMessage->Data[1] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 8);
 8000998:	7afb      	ldrb	r3, [r7, #11]
 800099a:	68fa      	ldr	r2, [r7, #12]
 800099c:	011b      	lsls	r3, r3, #4
 800099e:	4413      	add	r3, r2
 80009a0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	0a1b      	lsrs	r3, r3, #8
 80009a8:	b2da      	uxtb	r2, r3
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	731a      	strb	r2, [r3, #12]
  RxMessage->Data[2] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 16);
 80009ae:	7afb      	ldrb	r3, [r7, #11]
 80009b0:	68fa      	ldr	r2, [r7, #12]
 80009b2:	011b      	lsls	r3, r3, #4
 80009b4:	4413      	add	r3, r2
 80009b6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	0c1b      	lsrs	r3, r3, #16
 80009be:	b2da      	uxtb	r2, r3
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	735a      	strb	r2, [r3, #13]
  RxMessage->Data[3] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 24);
 80009c4:	7afb      	ldrb	r3, [r7, #11]
 80009c6:	68fa      	ldr	r2, [r7, #12]
 80009c8:	011b      	lsls	r3, r3, #4
 80009ca:	4413      	add	r3, r2
 80009cc:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	0e1b      	lsrs	r3, r3, #24
 80009d4:	b2da      	uxtb	r2, r3
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	739a      	strb	r2, [r3, #14]
  RxMessage->Data[4] = (uint8_t)0xFF & CANx->sFIFOMailBox[FIFONumber].RDHR;
 80009da:	7afb      	ldrb	r3, [r7, #11]
 80009dc:	68fa      	ldr	r2, [r7, #12]
 80009de:	011b      	lsls	r3, r3, #4
 80009e0:	4413      	add	r3, r2
 80009e2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	b2da      	uxtb	r2, r3
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	73da      	strb	r2, [r3, #15]
  RxMessage->Data[5] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 8);
 80009ee:	7afb      	ldrb	r3, [r7, #11]
 80009f0:	68fa      	ldr	r2, [r7, #12]
 80009f2:	011b      	lsls	r3, r3, #4
 80009f4:	4413      	add	r3, r2
 80009f6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	0a1b      	lsrs	r3, r3, #8
 80009fe:	b2da      	uxtb	r2, r3
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	741a      	strb	r2, [r3, #16]
  RxMessage->Data[6] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 16);
 8000a04:	7afb      	ldrb	r3, [r7, #11]
 8000a06:	68fa      	ldr	r2, [r7, #12]
 8000a08:	011b      	lsls	r3, r3, #4
 8000a0a:	4413      	add	r3, r2
 8000a0c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	0c1b      	lsrs	r3, r3, #16
 8000a14:	b2da      	uxtb	r2, r3
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	745a      	strb	r2, [r3, #17]
  RxMessage->Data[7] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 24);
 8000a1a:	7afb      	ldrb	r3, [r7, #11]
 8000a1c:	68fa      	ldr	r2, [r7, #12]
 8000a1e:	011b      	lsls	r3, r3, #4
 8000a20:	4413      	add	r3, r2
 8000a22:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	0e1b      	lsrs	r3, r3, #24
 8000a2a:	b2da      	uxtb	r2, r3
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	749a      	strb	r2, [r3, #18]
  /* Release the FIFO */
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
 8000a30:	7afb      	ldrb	r3, [r7, #11]
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d106      	bne.n	8000a44 <CAN_Receive+0x164>
  {
    CANx->RF0R |= CAN_RF0R_RFOM0;
 8000a36:	68fb      	ldr	r3, [r7, #12]
 8000a38:	68db      	ldr	r3, [r3, #12]
 8000a3a:	f043 0220 	orr.w	r2, r3, #32
 8000a3e:	68fb      	ldr	r3, [r7, #12]
 8000a40:	60da      	str	r2, [r3, #12]
  /* Release FIFO1 */
  else /* FIFONumber == CAN_FIFO1 */
  {
    CANx->RF1R |= CAN_RF1R_RFOM1;
  }
}
 8000a42:	e005      	b.n	8000a50 <CAN_Receive+0x170>
    CANx->RF1R |= CAN_RF1R_RFOM1;
 8000a44:	68fb      	ldr	r3, [r7, #12]
 8000a46:	691b      	ldr	r3, [r3, #16]
 8000a48:	f043 0220 	orr.w	r2, r3, #32
 8000a4c:	68fb      	ldr	r3, [r7, #12]
 8000a4e:	611a      	str	r2, [r3, #16]
}
 8000a50:	bf00      	nop
 8000a52:	3714      	adds	r7, #20
 8000a54:	46bd      	mov	sp, r7
 8000a56:	bc80      	pop	{r7}
 8000a58:	4770      	bx	lr

08000a5a <CAN_ITConfig>:
  * @param  NewState: new state of the CAN interrupts.
  *                   This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void CAN_ITConfig(CAN_TypeDef* CANx, uint32_t CAN_IT, FunctionalState NewState)
{
 8000a5a:	b480      	push	{r7}
 8000a5c:	b085      	sub	sp, #20
 8000a5e:	af00      	add	r7, sp, #0
 8000a60:	60f8      	str	r0, [r7, #12]
 8000a62:	60b9      	str	r1, [r7, #8]
 8000a64:	4613      	mov	r3, r2
 8000a66:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_IT(CAN_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000a68:	79fb      	ldrb	r3, [r7, #7]
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d006      	beq.n	8000a7c <CAN_ITConfig+0x22>
  {
    /* Enable the selected CANx interrupt */
    CANx->IER |= CAN_IT;
 8000a6e:	68fb      	ldr	r3, [r7, #12]
 8000a70:	695a      	ldr	r2, [r3, #20]
 8000a72:	68bb      	ldr	r3, [r7, #8]
 8000a74:	431a      	orrs	r2, r3
 8000a76:	68fb      	ldr	r3, [r7, #12]
 8000a78:	615a      	str	r2, [r3, #20]
  else
  {
    /* Disable the selected CANx interrupt */
    CANx->IER &= ~CAN_IT;
  }
}
 8000a7a:	e006      	b.n	8000a8a <CAN_ITConfig+0x30>
    CANx->IER &= ~CAN_IT;
 8000a7c:	68fb      	ldr	r3, [r7, #12]
 8000a7e:	695a      	ldr	r2, [r3, #20]
 8000a80:	68bb      	ldr	r3, [r7, #8]
 8000a82:	43db      	mvns	r3, r3
 8000a84:	401a      	ands	r2, r3
 8000a86:	68fb      	ldr	r3, [r7, #12]
 8000a88:	615a      	str	r2, [r3, #20]
}
 8000a8a:	bf00      	nop
 8000a8c:	3714      	adds	r7, #20
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bc80      	pop	{r7}
 8000a92:	4770      	bx	lr

08000a94 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..19).
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 8000a94:	b480      	push	{r7}
 8000a96:	b083      	sub	sp, #12
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 8000a9c:	4a03      	ldr	r2, [pc, #12]	; (8000aac <EXTI_ClearITPendingBit+0x18>)
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	6153      	str	r3, [r2, #20]
}
 8000aa2:	bf00      	nop
 8000aa4:	370c      	adds	r7, #12
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bc80      	pop	{r7}
 8000aaa:	4770      	bx	lr
 8000aac:	40010400 	.word	0x40010400

08000ab0 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	b089      	sub	sp, #36	; 0x24
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
 8000ab8:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 8000aba:	2300      	movs	r3, #0
 8000abc:	61fb      	str	r3, [r7, #28]
 8000abe:	2300      	movs	r3, #0
 8000ac0:	613b      	str	r3, [r7, #16]
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	61bb      	str	r3, [r7, #24]
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 8000aca:	2300      	movs	r3, #0
 8000acc:	617b      	str	r3, [r7, #20]
 8000ace:	2300      	movs	r3, #0
 8000ad0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 8000ad2:	683b      	ldr	r3, [r7, #0]
 8000ad4:	78db      	ldrb	r3, [r3, #3]
 8000ad6:	f003 030f 	and.w	r3, r3, #15
 8000ada:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 8000adc:	683b      	ldr	r3, [r7, #0]
 8000ade:	78db      	ldrb	r3, [r3, #3]
 8000ae0:	f003 0310 	and.w	r3, r3, #16
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d005      	beq.n	8000af4 <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 8000ae8:	683b      	ldr	r3, [r7, #0]
 8000aea:	789b      	ldrb	r3, [r3, #2]
 8000aec:	461a      	mov	r2, r3
 8000aee:	69fb      	ldr	r3, [r7, #28]
 8000af0:	4313      	orrs	r3, r2
 8000af2:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 8000af4:	683b      	ldr	r3, [r7, #0]
 8000af6:	881b      	ldrh	r3, [r3, #0]
 8000af8:	b2db      	uxtb	r3, r3
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d044      	beq.n	8000b88 <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000b04:	2300      	movs	r3, #0
 8000b06:	61bb      	str	r3, [r7, #24]
 8000b08:	e038      	b.n	8000b7c <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
 8000b0a:	2201      	movs	r2, #1
 8000b0c:	69bb      	ldr	r3, [r7, #24]
 8000b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b12:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000b14:	683b      	ldr	r3, [r7, #0]
 8000b16:	881b      	ldrh	r3, [r3, #0]
 8000b18:	461a      	mov	r2, r3
 8000b1a:	68fb      	ldr	r3, [r7, #12]
 8000b1c:	4013      	ands	r3, r2
 8000b1e:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8000b20:	693a      	ldr	r2, [r7, #16]
 8000b22:	68fb      	ldr	r3, [r7, #12]
 8000b24:	429a      	cmp	r2, r3
 8000b26:	d126      	bne.n	8000b76 <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
 8000b28:	69bb      	ldr	r3, [r7, #24]
 8000b2a:	009b      	lsls	r3, r3, #2
 8000b2c:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8000b2e:	220f      	movs	r2, #15
 8000b30:	68fb      	ldr	r3, [r7, #12]
 8000b32:	fa02 f303 	lsl.w	r3, r2, r3
 8000b36:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8000b38:	68bb      	ldr	r3, [r7, #8]
 8000b3a:	43db      	mvns	r3, r3
 8000b3c:	697a      	ldr	r2, [r7, #20]
 8000b3e:	4013      	ands	r3, r2
 8000b40:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8000b42:	69fa      	ldr	r2, [r7, #28]
 8000b44:	68fb      	ldr	r3, [r7, #12]
 8000b46:	fa02 f303 	lsl.w	r3, r2, r3
 8000b4a:	697a      	ldr	r2, [r7, #20]
 8000b4c:	4313      	orrs	r3, r2
 8000b4e:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8000b50:	683b      	ldr	r3, [r7, #0]
 8000b52:	78db      	ldrb	r3, [r3, #3]
 8000b54:	2b28      	cmp	r3, #40	; 0x28
 8000b56:	d105      	bne.n	8000b64 <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 8000b58:	2201      	movs	r2, #1
 8000b5a:	69bb      	ldr	r3, [r7, #24]
 8000b5c:	409a      	lsls	r2, r3
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	615a      	str	r2, [r3, #20]
 8000b62:	e008      	b.n	8000b76 <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8000b64:	683b      	ldr	r3, [r7, #0]
 8000b66:	78db      	ldrb	r3, [r3, #3]
 8000b68:	2b48      	cmp	r3, #72	; 0x48
 8000b6a:	d104      	bne.n	8000b76 <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 8000b6c:	2201      	movs	r2, #1
 8000b6e:	69bb      	ldr	r3, [r7, #24]
 8000b70:	409a      	lsls	r2, r3
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000b76:	69bb      	ldr	r3, [r7, #24]
 8000b78:	3301      	adds	r3, #1
 8000b7a:	61bb      	str	r3, [r7, #24]
 8000b7c:	69bb      	ldr	r3, [r7, #24]
 8000b7e:	2b07      	cmp	r3, #7
 8000b80:	d9c3      	bls.n	8000b0a <GPIO_Init+0x5a>
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	697a      	ldr	r2, [r7, #20]
 8000b86:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8000b88:	683b      	ldr	r3, [r7, #0]
 8000b8a:	881b      	ldrh	r3, [r3, #0]
 8000b8c:	2bff      	cmp	r3, #255	; 0xff
 8000b8e:	d946      	bls.n	8000c1e <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	685b      	ldr	r3, [r3, #4]
 8000b94:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000b96:	2300      	movs	r3, #0
 8000b98:	61bb      	str	r3, [r7, #24]
 8000b9a:	e03a      	b.n	8000c12 <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8000b9c:	69bb      	ldr	r3, [r7, #24]
 8000b9e:	3308      	adds	r3, #8
 8000ba0:	2201      	movs	r2, #1
 8000ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ba6:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8000ba8:	683b      	ldr	r3, [r7, #0]
 8000baa:	881b      	ldrh	r3, [r3, #0]
 8000bac:	461a      	mov	r2, r3
 8000bae:	68fb      	ldr	r3, [r7, #12]
 8000bb0:	4013      	ands	r3, r2
 8000bb2:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8000bb4:	693a      	ldr	r2, [r7, #16]
 8000bb6:	68fb      	ldr	r3, [r7, #12]
 8000bb8:	429a      	cmp	r2, r3
 8000bba:	d127      	bne.n	8000c0c <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
 8000bbc:	69bb      	ldr	r3, [r7, #24]
 8000bbe:	009b      	lsls	r3, r3, #2
 8000bc0:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8000bc2:	220f      	movs	r2, #15
 8000bc4:	68fb      	ldr	r3, [r7, #12]
 8000bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8000bca:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8000bcc:	68bb      	ldr	r3, [r7, #8]
 8000bce:	43db      	mvns	r3, r3
 8000bd0:	697a      	ldr	r2, [r7, #20]
 8000bd2:	4013      	ands	r3, r2
 8000bd4:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8000bd6:	69fa      	ldr	r2, [r7, #28]
 8000bd8:	68fb      	ldr	r3, [r7, #12]
 8000bda:	fa02 f303 	lsl.w	r3, r2, r3
 8000bde:	697a      	ldr	r2, [r7, #20]
 8000be0:	4313      	orrs	r3, r2
 8000be2:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8000be4:	683b      	ldr	r3, [r7, #0]
 8000be6:	78db      	ldrb	r3, [r3, #3]
 8000be8:	2b28      	cmp	r3, #40	; 0x28
 8000bea:	d105      	bne.n	8000bf8 <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8000bec:	69bb      	ldr	r3, [r7, #24]
 8000bee:	3308      	adds	r3, #8
 8000bf0:	2201      	movs	r2, #1
 8000bf2:	409a      	lsls	r2, r3
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8000bf8:	683b      	ldr	r3, [r7, #0]
 8000bfa:	78db      	ldrb	r3, [r3, #3]
 8000bfc:	2b48      	cmp	r3, #72	; 0x48
 8000bfe:	d105      	bne.n	8000c0c <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8000c00:	69bb      	ldr	r3, [r7, #24]
 8000c02:	3308      	adds	r3, #8
 8000c04:	2201      	movs	r2, #1
 8000c06:	409a      	lsls	r2, r3
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000c0c:	69bb      	ldr	r3, [r7, #24]
 8000c0e:	3301      	adds	r3, #1
 8000c10:	61bb      	str	r3, [r7, #24]
 8000c12:	69bb      	ldr	r3, [r7, #24]
 8000c14:	2b07      	cmp	r3, #7
 8000c16:	d9c1      	bls.n	8000b9c <GPIO_Init+0xec>
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	697a      	ldr	r2, [r7, #20]
 8000c1c:	605a      	str	r2, [r3, #4]
  }
}
 8000c1e:	bf00      	nop
 8000c20:	3724      	adds	r7, #36	; 0x24
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bc80      	pop	{r7}
 8000c26:	4770      	bx	lr

08000c28 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin:  specifies the port bit to read.
  *   This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	b085      	sub	sp, #20
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
 8000c30:	460b      	mov	r3, r1
 8000c32:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8000c34:	2300      	movs	r3, #0
 8000c36:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	689a      	ldr	r2, [r3, #8]
 8000c3c:	887b      	ldrh	r3, [r7, #2]
 8000c3e:	4013      	ands	r3, r2
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d002      	beq.n	8000c4a <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 8000c44:	2301      	movs	r3, #1
 8000c46:	73fb      	strb	r3, [r7, #15]
 8000c48:	e001      	b.n	8000c4e <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000c4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c50:	4618      	mov	r0, r3
 8000c52:	3714      	adds	r7, #20
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bc80      	pop	{r7}
 8000c58:	4770      	bx	lr

08000c5a <GPIO_WriteBit>:
  *     @arg Bit_RESET: to clear the port pin
  *     @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 8000c5a:	b480      	push	{r7}
 8000c5c:	b083      	sub	sp, #12
 8000c5e:	af00      	add	r7, sp, #0
 8000c60:	6078      	str	r0, [r7, #4]
 8000c62:	460b      	mov	r3, r1
 8000c64:	807b      	strh	r3, [r7, #2]
 8000c66:	4613      	mov	r3, r2
 8000c68:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
 8000c6a:	787b      	ldrb	r3, [r7, #1]
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d003      	beq.n	8000c78 <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000c70:	887a      	ldrh	r2, [r7, #2]
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
  }
}
 8000c76:	e002      	b.n	8000c7e <GPIO_WriteBit+0x24>
    GPIOx->BRR = GPIO_Pin;
 8000c78:	887a      	ldrh	r2, [r7, #2]
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	615a      	str	r2, [r3, #20]
}
 8000c7e:	bf00      	nop
 8000c80:	370c      	adds	r7, #12
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bc80      	pop	{r7}
 8000c86:	4770      	bx	lr

08000c88 <IWDG_WriteAccessCmd>:
  *     @arg IWDG_WriteAccess_Enable: Enable write access to IWDG_PR and IWDG_RLR registers
  *     @arg IWDG_WriteAccess_Disable: Disable write access to IWDG_PR and IWDG_RLR registers
  * @retval None
  */
void IWDG_WriteAccessCmd(uint16_t IWDG_WriteAccess)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	b083      	sub	sp, #12
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	4603      	mov	r3, r0
 8000c90:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_IWDG_WRITE_ACCESS(IWDG_WriteAccess));
  IWDG->KR = IWDG_WriteAccess;
 8000c92:	4a04      	ldr	r2, [pc, #16]	; (8000ca4 <IWDG_WriteAccessCmd+0x1c>)
 8000c94:	88fb      	ldrh	r3, [r7, #6]
 8000c96:	6013      	str	r3, [r2, #0]
}
 8000c98:	bf00      	nop
 8000c9a:	370c      	adds	r7, #12
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bc80      	pop	{r7}
 8000ca0:	4770      	bx	lr
 8000ca2:	bf00      	nop
 8000ca4:	40003000 	.word	0x40003000

08000ca8 <IWDG_SetPrescaler>:
  *     @arg IWDG_Prescaler_128: IWDG prescaler set to 128
  *     @arg IWDG_Prescaler_256: IWDG prescaler set to 256
  * @retval None
  */
void IWDG_SetPrescaler(uint8_t IWDG_Prescaler)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	b083      	sub	sp, #12
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	4603      	mov	r3, r0
 8000cb0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_IWDG_PRESCALER(IWDG_Prescaler));
  IWDG->PR = IWDG_Prescaler;
 8000cb2:	4a04      	ldr	r2, [pc, #16]	; (8000cc4 <IWDG_SetPrescaler+0x1c>)
 8000cb4:	79fb      	ldrb	r3, [r7, #7]
 8000cb6:	6053      	str	r3, [r2, #4]
}
 8000cb8:	bf00      	nop
 8000cba:	370c      	adds	r7, #12
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bc80      	pop	{r7}
 8000cc0:	4770      	bx	lr
 8000cc2:	bf00      	nop
 8000cc4:	40003000 	.word	0x40003000

08000cc8 <IWDG_SetReload>:
  * @param  Reload: specifies the IWDG Reload value.
  *   This parameter must be a number between 0 and 0x0FFF.
  * @retval None
  */
void IWDG_SetReload(uint16_t Reload)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	b083      	sub	sp, #12
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	4603      	mov	r3, r0
 8000cd0:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_IWDG_RELOAD(Reload));
  IWDG->RLR = Reload;
 8000cd2:	4a04      	ldr	r2, [pc, #16]	; (8000ce4 <IWDG_SetReload+0x1c>)
 8000cd4:	88fb      	ldrh	r3, [r7, #6]
 8000cd6:	6093      	str	r3, [r2, #8]
}
 8000cd8:	bf00      	nop
 8000cda:	370c      	adds	r7, #12
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bc80      	pop	{r7}
 8000ce0:	4770      	bx	lr
 8000ce2:	bf00      	nop
 8000ce4:	40003000 	.word	0x40003000

08000ce8 <IWDG_ReloadCounter>:
  *   (write access to IWDG_PR and IWDG_RLR registers disabled).
  * @param  None
  * @retval None
  */
void IWDG_ReloadCounter(void)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	af00      	add	r7, sp, #0
  IWDG->KR = KR_KEY_Reload;
 8000cec:	4b03      	ldr	r3, [pc, #12]	; (8000cfc <IWDG_ReloadCounter+0x14>)
 8000cee:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8000cf2:	601a      	str	r2, [r3, #0]
}
 8000cf4:	bf00      	nop
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bc80      	pop	{r7}
 8000cfa:	4770      	bx	lr
 8000cfc:	40003000 	.word	0x40003000

08000d00 <IWDG_Enable>:
  * @brief  Enables IWDG (write access to IWDG_PR and IWDG_RLR registers disabled).
  * @param  None
  * @retval None
  */
void IWDG_Enable(void)
{
 8000d00:	b480      	push	{r7}
 8000d02:	af00      	add	r7, sp, #0
  IWDG->KR = KR_KEY_Enable;
 8000d04:	4b03      	ldr	r3, [pc, #12]	; (8000d14 <IWDG_Enable+0x14>)
 8000d06:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8000d0a:	601a      	str	r2, [r3, #0]
}
 8000d0c:	bf00      	nop
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	bc80      	pop	{r7}
 8000d12:	4770      	bx	lr
 8000d14:	40003000 	.word	0x40003000

08000d18 <PWR_BackupAccessCmd>:
  * @param  NewState: new state of the access to the RTC and backup registers.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void PWR_BackupAccessCmd(FunctionalState NewState)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	b083      	sub	sp, #12
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	4603      	mov	r3, r0
 8000d20:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)NewState;
 8000d22:	4a04      	ldr	r2, [pc, #16]	; (8000d34 <PWR_BackupAccessCmd+0x1c>)
 8000d24:	79fb      	ldrb	r3, [r7, #7]
 8000d26:	6013      	str	r3, [r2, #0]
}
 8000d28:	bf00      	nop
 8000d2a:	370c      	adds	r7, #12
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	bc80      	pop	{r7}
 8000d30:	4770      	bx	lr
 8000d32:	bf00      	nop
 8000d34:	420e0020 	.word	0x420e0020

08000d38 <RCC_ADCCLKConfig>:
  *     @arg RCC_PCLK2_Div6: ADC clock = PCLK2/6
  *     @arg RCC_PCLK2_Div8: ADC clock = PCLK2/8
  * @retval None
  */
void RCC_ADCCLKConfig(uint32_t RCC_PCLK2)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	b085      	sub	sp, #20
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8000d40:	2300      	movs	r3, #0
 8000d42:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));
  tmpreg = RCC->CFGR;
 8000d44:	4b09      	ldr	r3, [pc, #36]	; (8000d6c <RCC_ADCCLKConfig+0x34>)
 8000d46:	685b      	ldr	r3, [r3, #4]
 8000d48:	60fb      	str	r3, [r7, #12]
  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
 8000d4a:	68fb      	ldr	r3, [r7, #12]
 8000d4c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000d50:	60fb      	str	r3, [r7, #12]
  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
 8000d52:	68fa      	ldr	r2, [r7, #12]
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	4313      	orrs	r3, r2
 8000d58:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000d5a:	4a04      	ldr	r2, [pc, #16]	; (8000d6c <RCC_ADCCLKConfig+0x34>)
 8000d5c:	68fb      	ldr	r3, [r7, #12]
 8000d5e:	6053      	str	r3, [r2, #4]
}
 8000d60:	bf00      	nop
 8000d62:	3714      	adds	r7, #20
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bc80      	pop	{r7}
 8000d68:	4770      	bx	lr
 8000d6a:	bf00      	nop
 8000d6c:	40021000 	.word	0x40021000

08000d70 <RCC_RTCCLKConfig>:
  *     @arg RCC_RTCCLKSource_LSI: LSI selected as RTC clock
  *     @arg RCC_RTCCLKSource_HSE_Div128: HSE clock divided by 128 selected as RTC clock
  * @retval None
  */
void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
{
 8000d70:	b480      	push	{r7}
 8000d72:	b083      	sub	sp, #12
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
  /* Select the RTC clock source */
  RCC->BDCR |= RCC_RTCCLKSource;
 8000d78:	4905      	ldr	r1, [pc, #20]	; (8000d90 <RCC_RTCCLKConfig+0x20>)
 8000d7a:	4b05      	ldr	r3, [pc, #20]	; (8000d90 <RCC_RTCCLKConfig+0x20>)
 8000d7c:	6a1a      	ldr	r2, [r3, #32]
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	4313      	orrs	r3, r2
 8000d82:	620b      	str	r3, [r1, #32]
}
 8000d84:	bf00      	nop
 8000d86:	370c      	adds	r7, #12
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bc80      	pop	{r7}
 8000d8c:	4770      	bx	lr
 8000d8e:	bf00      	nop
 8000d90:	40021000 	.word	0x40021000

08000d94 <RCC_RTCCLKCmd>:
  * @note   This function must be used only after the RTC clock was selected using the RCC_RTCCLKConfig function.
  * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_RTCCLKCmd(FunctionalState NewState)
{
 8000d94:	b480      	push	{r7}
 8000d96:	b083      	sub	sp, #12
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 8000d9e:	4a04      	ldr	r2, [pc, #16]	; (8000db0 <RCC_RTCCLKCmd+0x1c>)
 8000da0:	79fb      	ldrb	r3, [r7, #7]
 8000da2:	6013      	str	r3, [r2, #0]
}
 8000da4:	bf00      	nop
 8000da6:	370c      	adds	r7, #12
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bc80      	pop	{r7}
 8000dac:	4770      	bx	lr
 8000dae:	bf00      	nop
 8000db0:	4242043c 	.word	0x4242043c

08000db4 <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000db4:	b480      	push	{r7}
 8000db6:	b087      	sub	sp, #28
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	617b      	str	r3, [r7, #20]
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	613b      	str	r3, [r7, #16]
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	60fb      	str	r3, [r7, #12]
 8000dc8:	2300      	movs	r3, #0
 8000dca:	60bb      	str	r3, [r7, #8]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8000dcc:	4b4c      	ldr	r3, [pc, #304]	; (8000f00 <RCC_GetClocksFreq+0x14c>)
 8000dce:	685b      	ldr	r3, [r3, #4]
 8000dd0:	f003 030c 	and.w	r3, r3, #12
 8000dd4:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 8000dd6:	697b      	ldr	r3, [r7, #20]
 8000dd8:	2b04      	cmp	r3, #4
 8000dda:	d007      	beq.n	8000dec <RCC_GetClocksFreq+0x38>
 8000ddc:	2b08      	cmp	r3, #8
 8000dde:	d009      	beq.n	8000df4 <RCC_GetClocksFreq+0x40>
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d133      	bne.n	8000e4c <RCC_GetClocksFreq+0x98>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	4a47      	ldr	r2, [pc, #284]	; (8000f04 <RCC_GetClocksFreq+0x150>)
 8000de8:	601a      	str	r2, [r3, #0]
      break;
 8000dea:	e033      	b.n	8000e54 <RCC_GetClocksFreq+0xa0>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	4a45      	ldr	r2, [pc, #276]	; (8000f04 <RCC_GetClocksFreq+0x150>)
 8000df0:	601a      	str	r2, [r3, #0]
      break;
 8000df2:	e02f      	b.n	8000e54 <RCC_GetClocksFreq+0xa0>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 8000df4:	4b42      	ldr	r3, [pc, #264]	; (8000f00 <RCC_GetClocksFreq+0x14c>)
 8000df6:	685b      	ldr	r3, [r3, #4]
 8000df8:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8000dfc:	613b      	str	r3, [r7, #16]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8000dfe:	4b40      	ldr	r3, [pc, #256]	; (8000f00 <RCC_GetClocksFreq+0x14c>)
 8000e00:	685b      	ldr	r3, [r3, #4]
 8000e02:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e06:	60fb      	str	r3, [r7, #12]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 8000e08:	693b      	ldr	r3, [r7, #16]
 8000e0a:	0c9b      	lsrs	r3, r3, #18
 8000e0c:	3302      	adds	r3, #2
 8000e0e:	613b      	str	r3, [r7, #16]
      
      if (pllsource == 0x00)
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d106      	bne.n	8000e24 <RCC_GetClocksFreq+0x70>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 8000e16:	693b      	ldr	r3, [r7, #16]
 8000e18:	4a3b      	ldr	r2, [pc, #236]	; (8000f08 <RCC_GetClocksFreq+0x154>)
 8000e1a:	fb02 f203 	mul.w	r2, r2, r3
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 8000e22:	e017      	b.n	8000e54 <RCC_GetClocksFreq+0xa0>
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 8000e24:	4b36      	ldr	r3, [pc, #216]	; (8000f00 <RCC_GetClocksFreq+0x14c>)
 8000e26:	685b      	ldr	r3, [r3, #4]
 8000e28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d006      	beq.n	8000e3e <RCC_GetClocksFreq+0x8a>
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 8000e30:	693b      	ldr	r3, [r7, #16]
 8000e32:	4a35      	ldr	r2, [pc, #212]	; (8000f08 <RCC_GetClocksFreq+0x154>)
 8000e34:	fb02 f203 	mul.w	r2, r2, r3
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	601a      	str	r2, [r3, #0]
      break;
 8000e3c:	e00a      	b.n	8000e54 <RCC_GetClocksFreq+0xa0>
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 8000e3e:	693b      	ldr	r3, [r7, #16]
 8000e40:	4a30      	ldr	r2, [pc, #192]	; (8000f04 <RCC_GetClocksFreq+0x150>)
 8000e42:	fb02 f203 	mul.w	r2, r2, r3
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	601a      	str	r2, [r3, #0]
      break;
 8000e4a:	e003      	b.n	8000e54 <RCC_GetClocksFreq+0xa0>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	4a2d      	ldr	r2, [pc, #180]	; (8000f04 <RCC_GetClocksFreq+0x150>)
 8000e50:	601a      	str	r2, [r3, #0]
      break;
 8000e52:	bf00      	nop
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8000e54:	4b2a      	ldr	r3, [pc, #168]	; (8000f00 <RCC_GetClocksFreq+0x14c>)
 8000e56:	685b      	ldr	r3, [r3, #4]
 8000e58:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000e5c:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 4;
 8000e5e:	697b      	ldr	r3, [r7, #20]
 8000e60:	091b      	lsrs	r3, r3, #4
 8000e62:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8000e64:	4a29      	ldr	r2, [pc, #164]	; (8000f0c <RCC_GetClocksFreq+0x158>)
 8000e66:	697b      	ldr	r3, [r7, #20]
 8000e68:	4413      	add	r3, r2
 8000e6a:	781b      	ldrb	r3, [r3, #0]
 8000e6c:	b2db      	uxtb	r3, r3
 8000e6e:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	681a      	ldr	r2, [r3, #0]
 8000e74:	68bb      	ldr	r3, [r7, #8]
 8000e76:	40da      	lsrs	r2, r3
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 8000e7c:	4b20      	ldr	r3, [pc, #128]	; (8000f00 <RCC_GetClocksFreq+0x14c>)
 8000e7e:	685b      	ldr	r3, [r3, #4]
 8000e80:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000e84:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 8;
 8000e86:	697b      	ldr	r3, [r7, #20]
 8000e88:	0a1b      	lsrs	r3, r3, #8
 8000e8a:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8000e8c:	4a1f      	ldr	r2, [pc, #124]	; (8000f0c <RCC_GetClocksFreq+0x158>)
 8000e8e:	697b      	ldr	r3, [r7, #20]
 8000e90:	4413      	add	r3, r2
 8000e92:	781b      	ldrb	r3, [r3, #0]
 8000e94:	b2db      	uxtb	r3, r3
 8000e96:	60bb      	str	r3, [r7, #8]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	685a      	ldr	r2, [r3, #4]
 8000e9c:	68bb      	ldr	r3, [r7, #8]
 8000e9e:	40da      	lsrs	r2, r3
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8000ea4:	4b16      	ldr	r3, [pc, #88]	; (8000f00 <RCC_GetClocksFreq+0x14c>)
 8000ea6:	685b      	ldr	r3, [r3, #4]
 8000ea8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8000eac:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 11;
 8000eae:	697b      	ldr	r3, [r7, #20]
 8000eb0:	0adb      	lsrs	r3, r3, #11
 8000eb2:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8000eb4:	4a15      	ldr	r2, [pc, #84]	; (8000f0c <RCC_GetClocksFreq+0x158>)
 8000eb6:	697b      	ldr	r3, [r7, #20]
 8000eb8:	4413      	add	r3, r2
 8000eba:	781b      	ldrb	r3, [r3, #0]
 8000ebc:	b2db      	uxtb	r3, r3
 8000ebe:	60bb      	str	r3, [r7, #8]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	685a      	ldr	r2, [r3, #4]
 8000ec4:	68bb      	ldr	r3, [r7, #8]
 8000ec6:	40da      	lsrs	r2, r3
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8000ecc:	4b0c      	ldr	r3, [pc, #48]	; (8000f00 <RCC_GetClocksFreq+0x14c>)
 8000ece:	685b      	ldr	r3, [r3, #4]
 8000ed0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000ed4:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 14;
 8000ed6:	697b      	ldr	r3, [r7, #20]
 8000ed8:	0b9b      	lsrs	r3, r3, #14
 8000eda:	617b      	str	r3, [r7, #20]
  presc = ADCPrescTable[tmp];
 8000edc:	4a0c      	ldr	r2, [pc, #48]	; (8000f10 <RCC_GetClocksFreq+0x15c>)
 8000ede:	697b      	ldr	r3, [r7, #20]
 8000ee0:	4413      	add	r3, r2
 8000ee2:	781b      	ldrb	r3, [r3, #0]
 8000ee4:	b2db      	uxtb	r3, r3
 8000ee6:	60bb      	str	r3, [r7, #8]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	68da      	ldr	r2, [r3, #12]
 8000eec:	68bb      	ldr	r3, [r7, #8]
 8000eee:	fbb2 f2f3 	udiv	r2, r2, r3
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	611a      	str	r2, [r3, #16]
}
 8000ef6:	bf00      	nop
 8000ef8:	371c      	adds	r7, #28
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bc80      	pop	{r7}
 8000efe:	4770      	bx	lr
 8000f00:	40021000 	.word	0x40021000
 8000f04:	007a1200 	.word	0x007a1200
 8000f08:	003d0900 	.word	0x003d0900
 8000f0c:	20000000 	.word	0x20000000
 8000f10:	20000010 	.word	0x20000010

08000f14 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b083      	sub	sp, #12
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
 8000f1c:	460b      	mov	r3, r1
 8000f1e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000f20:	78fb      	ldrb	r3, [r7, #3]
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d006      	beq.n	8000f34 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000f26:	4909      	ldr	r1, [pc, #36]	; (8000f4c <RCC_APB2PeriphClockCmd+0x38>)
 8000f28:	4b08      	ldr	r3, [pc, #32]	; (8000f4c <RCC_APB2PeriphClockCmd+0x38>)
 8000f2a:	699a      	ldr	r2, [r3, #24]
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	4313      	orrs	r3, r2
 8000f30:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000f32:	e006      	b.n	8000f42 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000f34:	4905      	ldr	r1, [pc, #20]	; (8000f4c <RCC_APB2PeriphClockCmd+0x38>)
 8000f36:	4b05      	ldr	r3, [pc, #20]	; (8000f4c <RCC_APB2PeriphClockCmd+0x38>)
 8000f38:	699a      	ldr	r2, [r3, #24]
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	43db      	mvns	r3, r3
 8000f3e:	4013      	ands	r3, r2
 8000f40:	618b      	str	r3, [r1, #24]
}
 8000f42:	bf00      	nop
 8000f44:	370c      	adds	r7, #12
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bc80      	pop	{r7}
 8000f4a:	4770      	bx	lr
 8000f4c:	40021000 	.word	0x40021000

08000f50 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000f50:	b480      	push	{r7}
 8000f52:	b083      	sub	sp, #12
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
 8000f58:	460b      	mov	r3, r1
 8000f5a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000f5c:	78fb      	ldrb	r3, [r7, #3]
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d006      	beq.n	8000f70 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000f62:	4909      	ldr	r1, [pc, #36]	; (8000f88 <RCC_APB1PeriphClockCmd+0x38>)
 8000f64:	4b08      	ldr	r3, [pc, #32]	; (8000f88 <RCC_APB1PeriphClockCmd+0x38>)
 8000f66:	69da      	ldr	r2, [r3, #28]
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	4313      	orrs	r3, r2
 8000f6c:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8000f6e:	e006      	b.n	8000f7e <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000f70:	4905      	ldr	r1, [pc, #20]	; (8000f88 <RCC_APB1PeriphClockCmd+0x38>)
 8000f72:	4b05      	ldr	r3, [pc, #20]	; (8000f88 <RCC_APB1PeriphClockCmd+0x38>)
 8000f74:	69da      	ldr	r2, [r3, #28]
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	43db      	mvns	r3, r3
 8000f7a:	4013      	ands	r3, r2
 8000f7c:	61cb      	str	r3, [r1, #28]
}
 8000f7e:	bf00      	nop
 8000f80:	370c      	adds	r7, #12
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bc80      	pop	{r7}
 8000f86:	4770      	bx	lr
 8000f88:	40021000 	.word	0x40021000

08000f8c <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b083      	sub	sp, #12
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
 8000f94:	460b      	mov	r3, r1
 8000f96:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000f98:	78fb      	ldrb	r3, [r7, #3]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d006      	beq.n	8000fac <RCC_APB2PeriphResetCmd+0x20>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8000f9e:	4909      	ldr	r1, [pc, #36]	; (8000fc4 <RCC_APB2PeriphResetCmd+0x38>)
 8000fa0:	4b08      	ldr	r3, [pc, #32]	; (8000fc4 <RCC_APB2PeriphResetCmd+0x38>)
 8000fa2:	68da      	ldr	r2, [r3, #12]
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	4313      	orrs	r3, r2
 8000fa8:	60cb      	str	r3, [r1, #12]
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
  }
}
 8000faa:	e006      	b.n	8000fba <RCC_APB2PeriphResetCmd+0x2e>
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8000fac:	4905      	ldr	r1, [pc, #20]	; (8000fc4 <RCC_APB2PeriphResetCmd+0x38>)
 8000fae:	4b05      	ldr	r3, [pc, #20]	; (8000fc4 <RCC_APB2PeriphResetCmd+0x38>)
 8000fb0:	68da      	ldr	r2, [r3, #12]
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	43db      	mvns	r3, r3
 8000fb6:	4013      	ands	r3, r2
 8000fb8:	60cb      	str	r3, [r1, #12]
}
 8000fba:	bf00      	nop
 8000fbc:	370c      	adds	r7, #12
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bc80      	pop	{r7}
 8000fc2:	4770      	bx	lr
 8000fc4:	40021000 	.word	0x40021000

08000fc8 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	b083      	sub	sp, #12
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
 8000fd0:	460b      	mov	r3, r1
 8000fd2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000fd4:	78fb      	ldrb	r3, [r7, #3]
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d006      	beq.n	8000fe8 <RCC_APB1PeriphResetCmd+0x20>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8000fda:	4909      	ldr	r1, [pc, #36]	; (8001000 <RCC_APB1PeriphResetCmd+0x38>)
 8000fdc:	4b08      	ldr	r3, [pc, #32]	; (8001000 <RCC_APB1PeriphResetCmd+0x38>)
 8000fde:	691a      	ldr	r2, [r3, #16]
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	4313      	orrs	r3, r2
 8000fe4:	610b      	str	r3, [r1, #16]
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
  }
}
 8000fe6:	e006      	b.n	8000ff6 <RCC_APB1PeriphResetCmd+0x2e>
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8000fe8:	4905      	ldr	r1, [pc, #20]	; (8001000 <RCC_APB1PeriphResetCmd+0x38>)
 8000fea:	4b05      	ldr	r3, [pc, #20]	; (8001000 <RCC_APB1PeriphResetCmd+0x38>)
 8000fec:	691a      	ldr	r2, [r3, #16]
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	43db      	mvns	r3, r3
 8000ff2:	4013      	ands	r3, r2
 8000ff4:	610b      	str	r3, [r1, #16]
}
 8000ff6:	bf00      	nop
 8000ff8:	370c      	adds	r7, #12
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bc80      	pop	{r7}
 8000ffe:	4770      	bx	lr
 8001000:	40021000 	.word	0x40021000

08001004 <RTC_ITConfig>:
  * @param  NewState: new state of the specified RTC interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RTC_ITConfig(uint16_t RTC_IT, FunctionalState NewState)
{
 8001004:	b480      	push	{r7}
 8001006:	b083      	sub	sp, #12
 8001008:	af00      	add	r7, sp, #0
 800100a:	4603      	mov	r3, r0
 800100c:	460a      	mov	r2, r1
 800100e:	80fb      	strh	r3, [r7, #6]
 8001010:	4613      	mov	r3, r2
 8001012:	717b      	strb	r3, [r7, #5]
  /* Check the parameters */
  assert_param(IS_RTC_IT(RTC_IT));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001014:	797b      	ldrb	r3, [r7, #5]
 8001016:	2b00      	cmp	r3, #0
 8001018:	d008      	beq.n	800102c <RTC_ITConfig+0x28>
  {
    RTC->CRH |= RTC_IT;
 800101a:	490c      	ldr	r1, [pc, #48]	; (800104c <RTC_ITConfig+0x48>)
 800101c:	4b0b      	ldr	r3, [pc, #44]	; (800104c <RTC_ITConfig+0x48>)
 800101e:	881b      	ldrh	r3, [r3, #0]
 8001020:	b29a      	uxth	r2, r3
 8001022:	88fb      	ldrh	r3, [r7, #6]
 8001024:	4313      	orrs	r3, r2
 8001026:	b29b      	uxth	r3, r3
 8001028:	800b      	strh	r3, [r1, #0]
  }
  else
  {
    RTC->CRH &= (uint16_t)~RTC_IT;
  }
}
 800102a:	e009      	b.n	8001040 <RTC_ITConfig+0x3c>
    RTC->CRH &= (uint16_t)~RTC_IT;
 800102c:	4907      	ldr	r1, [pc, #28]	; (800104c <RTC_ITConfig+0x48>)
 800102e:	4b07      	ldr	r3, [pc, #28]	; (800104c <RTC_ITConfig+0x48>)
 8001030:	881b      	ldrh	r3, [r3, #0]
 8001032:	b29a      	uxth	r2, r3
 8001034:	88fb      	ldrh	r3, [r7, #6]
 8001036:	43db      	mvns	r3, r3
 8001038:	b29b      	uxth	r3, r3
 800103a:	4013      	ands	r3, r2
 800103c:	b29b      	uxth	r3, r3
 800103e:	800b      	strh	r3, [r1, #0]
}
 8001040:	bf00      	nop
 8001042:	370c      	adds	r7, #12
 8001044:	46bd      	mov	sp, r7
 8001046:	bc80      	pop	{r7}
 8001048:	4770      	bx	lr
 800104a:	bf00      	nop
 800104c:	40002800 	.word	0x40002800

08001050 <RTC_EnterConfigMode>:
  * @brief  Enters the RTC configuration mode.
  * @param  None
  * @retval None
  */
void RTC_EnterConfigMode(void)
{
 8001050:	b480      	push	{r7}
 8001052:	af00      	add	r7, sp, #0
  /* Set the CNF flag to enter in the Configuration Mode */
  RTC->CRL |= RTC_CRL_CNF;
 8001054:	4a05      	ldr	r2, [pc, #20]	; (800106c <RTC_EnterConfigMode+0x1c>)
 8001056:	4b05      	ldr	r3, [pc, #20]	; (800106c <RTC_EnterConfigMode+0x1c>)
 8001058:	889b      	ldrh	r3, [r3, #4]
 800105a:	b29b      	uxth	r3, r3
 800105c:	f043 0310 	orr.w	r3, r3, #16
 8001060:	b29b      	uxth	r3, r3
 8001062:	8093      	strh	r3, [r2, #4]
}
 8001064:	bf00      	nop
 8001066:	46bd      	mov	sp, r7
 8001068:	bc80      	pop	{r7}
 800106a:	4770      	bx	lr
 800106c:	40002800 	.word	0x40002800

08001070 <RTC_ExitConfigMode>:
  * @brief  Exits from the RTC configuration mode.
  * @param  None
  * @retval None
  */
void RTC_ExitConfigMode(void)
{
 8001070:	b480      	push	{r7}
 8001072:	af00      	add	r7, sp, #0
  /* Reset the CNF flag to exit from the Configuration Mode */
  RTC->CRL &= (uint16_t)~((uint16_t)RTC_CRL_CNF); 
 8001074:	4a05      	ldr	r2, [pc, #20]	; (800108c <RTC_ExitConfigMode+0x1c>)
 8001076:	4b05      	ldr	r3, [pc, #20]	; (800108c <RTC_ExitConfigMode+0x1c>)
 8001078:	889b      	ldrh	r3, [r3, #4]
 800107a:	b29b      	uxth	r3, r3
 800107c:	f023 0310 	bic.w	r3, r3, #16
 8001080:	b29b      	uxth	r3, r3
 8001082:	8093      	strh	r3, [r2, #4]
}
 8001084:	bf00      	nop
 8001086:	46bd      	mov	sp, r7
 8001088:	bc80      	pop	{r7}
 800108a:	4770      	bx	lr
 800108c:	40002800 	.word	0x40002800

08001090 <RTC_SetPrescaler>:
  * @brief  Sets the RTC prescaler value.
  * @param  PrescalerValue: RTC prescaler new value.
  * @retval None
  */
void RTC_SetPrescaler(uint32_t PrescalerValue)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_PRESCALER(PrescalerValue));
  
  RTC_EnterConfigMode();
 8001098:	f7ff ffda 	bl	8001050 <RTC_EnterConfigMode>
  /* Set RTC PRESCALER MSB word */
  RTC->PRLH = (PrescalerValue & PRLH_MSB_MASK) >> 16;
 800109c:	4a08      	ldr	r2, [pc, #32]	; (80010c0 <RTC_SetPrescaler+0x30>)
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	0c1b      	lsrs	r3, r3, #16
 80010a2:	b29b      	uxth	r3, r3
 80010a4:	f003 030f 	and.w	r3, r3, #15
 80010a8:	b29b      	uxth	r3, r3
 80010aa:	8113      	strh	r3, [r2, #8]
  /* Set RTC PRESCALER LSB word */
  RTC->PRLL = (PrescalerValue & RTC_LSB_MASK);
 80010ac:	4b04      	ldr	r3, [pc, #16]	; (80010c0 <RTC_SetPrescaler+0x30>)
 80010ae:	687a      	ldr	r2, [r7, #4]
 80010b0:	b292      	uxth	r2, r2
 80010b2:	819a      	strh	r2, [r3, #12]
  RTC_ExitConfigMode();
 80010b4:	f7ff ffdc 	bl	8001070 <RTC_ExitConfigMode>
}
 80010b8:	bf00      	nop
 80010ba:	3708      	adds	r7, #8
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	40002800 	.word	0x40002800

080010c4 <RTC_WaitForLastTask>:
  * @note   This function must be called before any write to RTC registers.
  * @param  None
  * @retval None
  */
void RTC_WaitForLastTask(void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0
  /* Loop until RTOFF flag is set */
  while ((RTC->CRL & RTC_FLAG_RTOFF) == (uint16_t)RESET)
 80010c8:	bf00      	nop
 80010ca:	4b05      	ldr	r3, [pc, #20]	; (80010e0 <RTC_WaitForLastTask+0x1c>)
 80010cc:	889b      	ldrh	r3, [r3, #4]
 80010ce:	b29b      	uxth	r3, r3
 80010d0:	f003 0320 	and.w	r3, r3, #32
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d0f8      	beq.n	80010ca <RTC_WaitForLastTask+0x6>
  {
  }
}
 80010d8:	bf00      	nop
 80010da:	46bd      	mov	sp, r7
 80010dc:	bc80      	pop	{r7}
 80010de:	4770      	bx	lr
 80010e0:	40002800 	.word	0x40002800

080010e4 <RTC_WaitForSynchro>:
  *   or an APB clock stop.
  * @param  None
  * @retval None
  */
void RTC_WaitForSynchro(void)
{
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0
  /* Clear RSF flag */
  RTC->CRL &= (uint16_t)~RTC_FLAG_RSF;
 80010e8:	4a09      	ldr	r2, [pc, #36]	; (8001110 <RTC_WaitForSynchro+0x2c>)
 80010ea:	4b09      	ldr	r3, [pc, #36]	; (8001110 <RTC_WaitForSynchro+0x2c>)
 80010ec:	889b      	ldrh	r3, [r3, #4]
 80010ee:	b29b      	uxth	r3, r3
 80010f0:	f023 0308 	bic.w	r3, r3, #8
 80010f4:	b29b      	uxth	r3, r3
 80010f6:	8093      	strh	r3, [r2, #4]
  /* Loop until RSF flag is set */
  while ((RTC->CRL & RTC_FLAG_RSF) == (uint16_t)RESET)
 80010f8:	bf00      	nop
 80010fa:	4b05      	ldr	r3, [pc, #20]	; (8001110 <RTC_WaitForSynchro+0x2c>)
 80010fc:	889b      	ldrh	r3, [r3, #4]
 80010fe:	b29b      	uxth	r3, r3
 8001100:	f003 0308 	and.w	r3, r3, #8
 8001104:	2b00      	cmp	r3, #0
 8001106:	d0f8      	beq.n	80010fa <RTC_WaitForSynchro+0x16>
  {
  }
}
 8001108:	bf00      	nop
 800110a:	46bd      	mov	sp, r7
 800110c:	bc80      	pop	{r7}
 800110e:	4770      	bx	lr
 8001110:	40002800 	.word	0x40002800

08001114 <RTC_GetITStatus>:
  *     @arg RTC_IT_ALR: Alarm interrupt
  *     @arg RTC_IT_SEC: Second interrupt
  * @retval The new state of the RTC_IT (SET or RESET).
  */
ITStatus RTC_GetITStatus(uint16_t RTC_IT)
{
 8001114:	b480      	push	{r7}
 8001116:	b085      	sub	sp, #20
 8001118:	af00      	add	r7, sp, #0
 800111a:	4603      	mov	r3, r0
 800111c:	80fb      	strh	r3, [r7, #6]
  ITStatus bitstatus = RESET;
 800111e:	2300      	movs	r3, #0
 8001120:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_RTC_GET_IT(RTC_IT)); 
  
  bitstatus = (ITStatus)(RTC->CRL & RTC_IT);
 8001122:	4b0f      	ldr	r3, [pc, #60]	; (8001160 <RTC_GetITStatus+0x4c>)
 8001124:	889b      	ldrh	r3, [r3, #4]
 8001126:	b29b      	uxth	r3, r3
 8001128:	b2da      	uxtb	r2, r3
 800112a:	88fb      	ldrh	r3, [r7, #6]
 800112c:	b2db      	uxtb	r3, r3
 800112e:	4013      	ands	r3, r2
 8001130:	73fb      	strb	r3, [r7, #15]
  if (((RTC->CRH & RTC_IT) != (uint16_t)RESET) && (bitstatus != (uint16_t)RESET))
 8001132:	4b0b      	ldr	r3, [pc, #44]	; (8001160 <RTC_GetITStatus+0x4c>)
 8001134:	881b      	ldrh	r3, [r3, #0]
 8001136:	b29a      	uxth	r2, r3
 8001138:	88fb      	ldrh	r3, [r7, #6]
 800113a:	4013      	ands	r3, r2
 800113c:	b29b      	uxth	r3, r3
 800113e:	2b00      	cmp	r3, #0
 8001140:	d005      	beq.n	800114e <RTC_GetITStatus+0x3a>
 8001142:	7bfb      	ldrb	r3, [r7, #15]
 8001144:	2b00      	cmp	r3, #0
 8001146:	d002      	beq.n	800114e <RTC_GetITStatus+0x3a>
  {
    bitstatus = SET;
 8001148:	2301      	movs	r3, #1
 800114a:	73fb      	strb	r3, [r7, #15]
 800114c:	e001      	b.n	8001152 <RTC_GetITStatus+0x3e>
  }
  else
  {
    bitstatus = RESET;
 800114e:	2300      	movs	r3, #0
 8001150:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001152:	7bfb      	ldrb	r3, [r7, #15]
}
 8001154:	4618      	mov	r0, r3
 8001156:	3714      	adds	r7, #20
 8001158:	46bd      	mov	sp, r7
 800115a:	bc80      	pop	{r7}
 800115c:	4770      	bx	lr
 800115e:	bf00      	nop
 8001160:	40002800 	.word	0x40002800

08001164 <RTC_ClearITPendingBit>:
  *     @arg RTC_IT_ALR: Alarm interrupt
  *     @arg RTC_IT_SEC: Second interrupt
  * @retval None
  */
void RTC_ClearITPendingBit(uint16_t RTC_IT)
{
 8001164:	b480      	push	{r7}
 8001166:	b083      	sub	sp, #12
 8001168:	af00      	add	r7, sp, #0
 800116a:	4603      	mov	r3, r0
 800116c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_RTC_IT(RTC_IT));  
  
  /* Clear the corresponding RTC pending bit */
  RTC->CRL &= (uint16_t)~RTC_IT;
 800116e:	4907      	ldr	r1, [pc, #28]	; (800118c <RTC_ClearITPendingBit+0x28>)
 8001170:	4b06      	ldr	r3, [pc, #24]	; (800118c <RTC_ClearITPendingBit+0x28>)
 8001172:	889b      	ldrh	r3, [r3, #4]
 8001174:	b29a      	uxth	r2, r3
 8001176:	88fb      	ldrh	r3, [r7, #6]
 8001178:	43db      	mvns	r3, r3
 800117a:	b29b      	uxth	r3, r3
 800117c:	4013      	ands	r3, r2
 800117e:	b29b      	uxth	r3, r3
 8001180:	808b      	strh	r3, [r1, #4]
}
 8001182:	bf00      	nop
 8001184:	370c      	adds	r7, #12
 8001186:	46bd      	mov	sp, r7
 8001188:	bc80      	pop	{r7}
 800118a:	4770      	bx	lr
 800118c:	40002800 	.word	0x40002800

08001190 <TIM_TimeBaseInit>:
  *         structure that contains the configuration information for the 
  *         specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8001190:	b480      	push	{r7}
 8001192:	b085      	sub	sp, #20
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
 8001198:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 800119a:	2300      	movs	r3, #0
 800119c:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	881b      	ldrh	r3, [r3, #0]
 80011a2:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	4a2e      	ldr	r2, [pc, #184]	; (8001260 <TIM_TimeBaseInit+0xd0>)
 80011a8:	4293      	cmp	r3, r2
 80011aa:	d013      	beq.n	80011d4 <TIM_TimeBaseInit+0x44>
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	4a2d      	ldr	r2, [pc, #180]	; (8001264 <TIM_TimeBaseInit+0xd4>)
 80011b0:	4293      	cmp	r3, r2
 80011b2:	d00f      	beq.n	80011d4 <TIM_TimeBaseInit+0x44>
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80011ba:	d00b      	beq.n	80011d4 <TIM_TimeBaseInit+0x44>
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	4a2a      	ldr	r2, [pc, #168]	; (8001268 <TIM_TimeBaseInit+0xd8>)
 80011c0:	4293      	cmp	r3, r2
 80011c2:	d007      	beq.n	80011d4 <TIM_TimeBaseInit+0x44>
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	4a29      	ldr	r2, [pc, #164]	; (800126c <TIM_TimeBaseInit+0xdc>)
 80011c8:	4293      	cmp	r3, r2
 80011ca:	d003      	beq.n	80011d4 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	4a28      	ldr	r2, [pc, #160]	; (8001270 <TIM_TimeBaseInit+0xe0>)
 80011d0:	4293      	cmp	r3, r2
 80011d2:	d108      	bne.n	80011e6 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 80011d4:	89fb      	ldrh	r3, [r7, #14]
 80011d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80011da:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	885a      	ldrh	r2, [r3, #2]
 80011e0:	89fb      	ldrh	r3, [r7, #14]
 80011e2:	4313      	orrs	r3, r2
 80011e4:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	4a22      	ldr	r2, [pc, #136]	; (8001274 <TIM_TimeBaseInit+0xe4>)
 80011ea:	4293      	cmp	r3, r2
 80011ec:	d00c      	beq.n	8001208 <TIM_TimeBaseInit+0x78>
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	4a21      	ldr	r2, [pc, #132]	; (8001278 <TIM_TimeBaseInit+0xe8>)
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d008      	beq.n	8001208 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 80011f6:	89fb      	ldrh	r3, [r7, #14]
 80011f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80011fc:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 80011fe:	683b      	ldr	r3, [r7, #0]
 8001200:	88da      	ldrh	r2, [r3, #6]
 8001202:	89fb      	ldrh	r3, [r7, #14]
 8001204:	4313      	orrs	r3, r2
 8001206:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	89fa      	ldrh	r2, [r7, #14]
 800120c:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	889a      	ldrh	r2, [r3, #4]
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	859a      	strh	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	881a      	ldrh	r2, [r3, #0]
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	4a0f      	ldr	r2, [pc, #60]	; (8001260 <TIM_TimeBaseInit+0xd0>)
 8001222:	4293      	cmp	r3, r2
 8001224:	d00f      	beq.n	8001246 <TIM_TimeBaseInit+0xb6>
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	4a0e      	ldr	r2, [pc, #56]	; (8001264 <TIM_TimeBaseInit+0xd4>)
 800122a:	4293      	cmp	r3, r2
 800122c:	d00b      	beq.n	8001246 <TIM_TimeBaseInit+0xb6>
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	4a12      	ldr	r2, [pc, #72]	; (800127c <TIM_TimeBaseInit+0xec>)
 8001232:	4293      	cmp	r3, r2
 8001234:	d007      	beq.n	8001246 <TIM_TimeBaseInit+0xb6>
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	4a11      	ldr	r2, [pc, #68]	; (8001280 <TIM_TimeBaseInit+0xf0>)
 800123a:	4293      	cmp	r3, r2
 800123c:	d003      	beq.n	8001246 <TIM_TimeBaseInit+0xb6>
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	4a10      	ldr	r2, [pc, #64]	; (8001284 <TIM_TimeBaseInit+0xf4>)
 8001242:	4293      	cmp	r3, r2
 8001244:	d104      	bne.n	8001250 <TIM_TimeBaseInit+0xc0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	7a1b      	ldrb	r3, [r3, #8]
 800124a:	b29a      	uxth	r2, r3
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler and the Repetition counter
     values immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;           
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	2201      	movs	r2, #1
 8001254:	829a      	strh	r2, [r3, #20]
}
 8001256:	bf00      	nop
 8001258:	3714      	adds	r7, #20
 800125a:	46bd      	mov	sp, r7
 800125c:	bc80      	pop	{r7}
 800125e:	4770      	bx	lr
 8001260:	40012c00 	.word	0x40012c00
 8001264:	40013400 	.word	0x40013400
 8001268:	40000400 	.word	0x40000400
 800126c:	40000800 	.word	0x40000800
 8001270:	40000c00 	.word	0x40000c00
 8001274:	40001000 	.word	0x40001000
 8001278:	40001400 	.word	0x40001400
 800127c:	40014000 	.word	0x40014000
 8001280:	40014400 	.word	0x40014400
 8001284:	40014800 	.word	0x40014800

08001288 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001288:	b480      	push	{r7}
 800128a:	b085      	sub	sp, #20
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
 8001290:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8001292:	2300      	movs	r3, #0
 8001294:	817b      	strh	r3, [r7, #10]
 8001296:	2300      	movs	r3, #0
 8001298:	81fb      	strh	r3, [r7, #14]
 800129a:	2300      	movs	r3, #0
 800129c:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E);
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	8c1b      	ldrh	r3, [r3, #32]
 80012a2:	b29b      	uxth	r3, r3
 80012a4:	f023 0301 	bic.w	r3, r3, #1
 80012a8:	b29a      	uxth	r2, r3
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	841a      	strh	r2, [r3, #32]
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	8c1b      	ldrh	r3, [r3, #32]
 80012b2:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	889b      	ldrh	r3, [r3, #4]
 80012b8:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	8b1b      	ldrh	r3, [r3, #24]
 80012be:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC1M));
 80012c0:	897b      	ldrh	r3, [r7, #10]
 80012c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80012c6:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC1S));
 80012c8:	897b      	ldrh	r3, [r7, #10]
 80012ca:	f023 0303 	bic.w	r3, r3, #3
 80012ce:	817b      	strh	r3, [r7, #10]

  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80012d0:	683b      	ldr	r3, [r7, #0]
 80012d2:	881a      	ldrh	r2, [r3, #0]
 80012d4:	897b      	ldrh	r3, [r7, #10]
 80012d6:	4313      	orrs	r3, r2
 80012d8:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
 80012da:	89fb      	ldrh	r3, [r7, #14]
 80012dc:	f023 0302 	bic.w	r3, r3, #2
 80012e0:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	891a      	ldrh	r2, [r3, #8]
 80012e6:	89fb      	ldrh	r3, [r7, #14]
 80012e8:	4313      	orrs	r3, r2
 80012ea:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	885a      	ldrh	r2, [r3, #2]
 80012f0:	89fb      	ldrh	r3, [r7, #14]
 80012f2:	4313      	orrs	r3, r2
 80012f4:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)||
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	4a24      	ldr	r2, [pc, #144]	; (800138c <TIM_OC1Init+0x104>)
 80012fa:	4293      	cmp	r3, r2
 80012fc:	d00f      	beq.n	800131e <TIM_OC1Init+0x96>
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	4a23      	ldr	r2, [pc, #140]	; (8001390 <TIM_OC1Init+0x108>)
 8001302:	4293      	cmp	r3, r2
 8001304:	d00b      	beq.n	800131e <TIM_OC1Init+0x96>
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	4a22      	ldr	r2, [pc, #136]	; (8001394 <TIM_OC1Init+0x10c>)
 800130a:	4293      	cmp	r3, r2
 800130c:	d007      	beq.n	800131e <TIM_OC1Init+0x96>
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	4a21      	ldr	r2, [pc, #132]	; (8001398 <TIM_OC1Init+0x110>)
 8001312:	4293      	cmp	r3, r2
 8001314:	d003      	beq.n	800131e <TIM_OC1Init+0x96>
     (TIMx == TIM16)|| (TIMx == TIM17))
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	4a20      	ldr	r2, [pc, #128]	; (800139c <TIM_OC1Init+0x114>)
 800131a:	4293      	cmp	r3, r2
 800131c:	d123      	bne.n	8001366 <TIM_OC1Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NP));
 800131e:	89fb      	ldrh	r3, [r7, #14]
 8001320:	f023 0308 	bic.w	r3, r3, #8
 8001324:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	895a      	ldrh	r2, [r3, #10]
 800132a:	89fb      	ldrh	r3, [r7, #14]
 800132c:	4313      	orrs	r3, r2
 800132e:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NE));    
 8001330:	89fb      	ldrh	r3, [r7, #14]
 8001332:	f023 0304 	bic.w	r3, r3, #4
 8001336:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	889a      	ldrh	r2, [r3, #4]
 800133c:	89fb      	ldrh	r3, [r7, #14]
 800133e:	4313      	orrs	r3, r2
 8001340:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1));
 8001342:	89bb      	ldrh	r3, [r7, #12]
 8001344:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001348:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1N));
 800134a:	89bb      	ldrh	r3, [r7, #12]
 800134c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001350:	81bb      	strh	r3, [r7, #12]
    
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8001352:	683b      	ldr	r3, [r7, #0]
 8001354:	899a      	ldrh	r2, [r3, #12]
 8001356:	89bb      	ldrh	r3, [r7, #12]
 8001358:	4313      	orrs	r3, r2
 800135a:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	89da      	ldrh	r2, [r3, #14]
 8001360:	89bb      	ldrh	r3, [r7, #12]
 8001362:	4313      	orrs	r3, r2
 8001364:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	89ba      	ldrh	r2, [r7, #12]
 800136a:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	897a      	ldrh	r2, [r7, #10]
 8001370:	831a      	strh	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse; 
 8001372:	683b      	ldr	r3, [r7, #0]
 8001374:	88da      	ldrh	r2, [r3, #6]
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	869a      	strh	r2, [r3, #52]	; 0x34
 
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	89fa      	ldrh	r2, [r7, #14]
 800137e:	841a      	strh	r2, [r3, #32]
}
 8001380:	bf00      	nop
 8001382:	3714      	adds	r7, #20
 8001384:	46bd      	mov	sp, r7
 8001386:	bc80      	pop	{r7}
 8001388:	4770      	bx	lr
 800138a:	bf00      	nop
 800138c:	40012c00 	.word	0x40012c00
 8001390:	40013400 	.word	0x40013400
 8001394:	40014000 	.word	0x40014000
 8001398:	40014400 	.word	0x40014400
 800139c:	40014800 	.word	0x40014800

080013a0 <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80013a0:	b480      	push	{r7}
 80013a2:	b085      	sub	sp, #20
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
 80013a8:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80013aa:	2300      	movs	r3, #0
 80013ac:	817b      	strh	r3, [r7, #10]
 80013ae:	2300      	movs	r3, #0
 80013b0:	81fb      	strh	r3, [r7, #14]
 80013b2:	2300      	movs	r3, #0
 80013b4:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST6_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
   /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC2E));
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	8c1b      	ldrh	r3, [r3, #32]
 80013ba:	b29b      	uxth	r3, r3
 80013bc:	f023 0310 	bic.w	r3, r3, #16
 80013c0:	b29a      	uxth	r2, r3
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	8c1b      	ldrh	r3, [r3, #32]
 80013ca:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	889b      	ldrh	r3, [r3, #4]
 80013d0:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	8b1b      	ldrh	r3, [r3, #24]
 80013d6:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC2M));
 80013d8:	897b      	ldrh	r3, [r7, #10]
 80013da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80013de:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S));
 80013e0:	897b      	ldrh	r3, [r7, #10]
 80013e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80013e6:	817b      	strh	r3, [r7, #10]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	881b      	ldrh	r3, [r3, #0]
 80013ec:	021b      	lsls	r3, r3, #8
 80013ee:	b29a      	uxth	r2, r3
 80013f0:	897b      	ldrh	r3, [r7, #10]
 80013f2:	4313      	orrs	r3, r2
 80013f4:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P));
 80013f6:	89fb      	ldrh	r3, [r7, #14]
 80013f8:	f023 0320 	bic.w	r3, r3, #32
 80013fc:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 80013fe:	683b      	ldr	r3, [r7, #0]
 8001400:	891b      	ldrh	r3, [r3, #8]
 8001402:	011b      	lsls	r3, r3, #4
 8001404:	b29a      	uxth	r2, r3
 8001406:	89fb      	ldrh	r3, [r7, #14]
 8001408:	4313      	orrs	r3, r2
 800140a:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	885b      	ldrh	r3, [r3, #2]
 8001410:	011b      	lsls	r3, r3, #4
 8001412:	b29a      	uxth	r2, r3
 8001414:	89fb      	ldrh	r3, [r7, #14]
 8001416:	4313      	orrs	r3, r2
 8001418:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	4a22      	ldr	r2, [pc, #136]	; (80014a8 <TIM_OC2Init+0x108>)
 800141e:	4293      	cmp	r3, r2
 8001420:	d003      	beq.n	800142a <TIM_OC2Init+0x8a>
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	4a21      	ldr	r2, [pc, #132]	; (80014ac <TIM_OC2Init+0x10c>)
 8001426:	4293      	cmp	r3, r2
 8001428:	d12b      	bne.n	8001482 <TIM_OC2Init+0xe2>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NP));
 800142a:	89fb      	ldrh	r3, [r7, #14]
 800142c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001430:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8001432:	683b      	ldr	r3, [r7, #0]
 8001434:	895b      	ldrh	r3, [r3, #10]
 8001436:	011b      	lsls	r3, r3, #4
 8001438:	b29a      	uxth	r2, r3
 800143a:	89fb      	ldrh	r3, [r7, #14]
 800143c:	4313      	orrs	r3, r2
 800143e:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NE));    
 8001440:	89fb      	ldrh	r3, [r7, #14]
 8001442:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001446:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	889b      	ldrh	r3, [r3, #4]
 800144c:	011b      	lsls	r3, r3, #4
 800144e:	b29a      	uxth	r2, r3
 8001450:	89fb      	ldrh	r3, [r7, #14]
 8001452:	4313      	orrs	r3, r2
 8001454:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2));
 8001456:	89bb      	ldrh	r3, [r7, #12]
 8001458:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800145c:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2N));
 800145e:	89bb      	ldrh	r3, [r7, #12]
 8001460:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001464:	81bb      	strh	r3, [r7, #12]
    
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8001466:	683b      	ldr	r3, [r7, #0]
 8001468:	899b      	ldrh	r3, [r3, #12]
 800146a:	009b      	lsls	r3, r3, #2
 800146c:	b29a      	uxth	r2, r3
 800146e:	89bb      	ldrh	r3, [r7, #12]
 8001470:	4313      	orrs	r3, r2
 8001472:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	89db      	ldrh	r3, [r3, #14]
 8001478:	009b      	lsls	r3, r3, #2
 800147a:	b29a      	uxth	r2, r3
 800147c:	89bb      	ldrh	r3, [r7, #12]
 800147e:	4313      	orrs	r3, r2
 8001480:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	89ba      	ldrh	r2, [r7, #12]
 8001486:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	897a      	ldrh	r2, [r7, #10]
 800148c:	831a      	strh	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 800148e:	683b      	ldr	r3, [r7, #0]
 8001490:	88da      	ldrh	r2, [r3, #6]
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	871a      	strh	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	89fa      	ldrh	r2, [r7, #14]
 800149a:	841a      	strh	r2, [r3, #32]
}
 800149c:	bf00      	nop
 800149e:	3714      	adds	r7, #20
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bc80      	pop	{r7}
 80014a4:	4770      	bx	lr
 80014a6:	bf00      	nop
 80014a8:	40012c00 	.word	0x40012c00
 80014ac:	40013400 	.word	0x40013400

080014b0 <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b085      	sub	sp, #20
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
 80014b8:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80014ba:	2300      	movs	r3, #0
 80014bc:	817b      	strh	r3, [r7, #10]
 80014be:	2300      	movs	r3, #0
 80014c0:	81fb      	strh	r3, [r7, #14]
 80014c2:	2300      	movs	r3, #0
 80014c4:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC3E));
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	8c1b      	ldrh	r3, [r3, #32]
 80014ca:	b29b      	uxth	r3, r3
 80014cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80014d0:	b29a      	uxth	r2, r3
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	8c1b      	ldrh	r3, [r3, #32]
 80014da:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	889b      	ldrh	r3, [r3, #4]
 80014e0:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	8b9b      	ldrh	r3, [r3, #28]
 80014e6:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC3M));
 80014e8:	897b      	ldrh	r3, [r7, #10]
 80014ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80014ee:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC3S));  
 80014f0:	897b      	ldrh	r3, [r7, #10]
 80014f2:	f023 0303 	bic.w	r3, r3, #3
 80014f6:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	881a      	ldrh	r2, [r3, #0]
 80014fc:	897b      	ldrh	r3, [r7, #10]
 80014fe:	4313      	orrs	r3, r2
 8001500:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
 8001502:	89fb      	ldrh	r3, [r7, #14]
 8001504:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001508:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	891b      	ldrh	r3, [r3, #8]
 800150e:	021b      	lsls	r3, r3, #8
 8001510:	b29a      	uxth	r2, r3
 8001512:	89fb      	ldrh	r3, [r7, #14]
 8001514:	4313      	orrs	r3, r2
 8001516:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	885b      	ldrh	r3, [r3, #2]
 800151c:	021b      	lsls	r3, r3, #8
 800151e:	b29a      	uxth	r2, r3
 8001520:	89fb      	ldrh	r3, [r7, #14]
 8001522:	4313      	orrs	r3, r2
 8001524:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	4a22      	ldr	r2, [pc, #136]	; (80015b4 <TIM_OC3Init+0x104>)
 800152a:	4293      	cmp	r3, r2
 800152c:	d003      	beq.n	8001536 <TIM_OC3Init+0x86>
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	4a21      	ldr	r2, [pc, #132]	; (80015b8 <TIM_OC3Init+0x108>)
 8001532:	4293      	cmp	r3, r2
 8001534:	d12b      	bne.n	800158e <TIM_OC3Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NP));
 8001536:	89fb      	ldrh	r3, [r7, #14]
 8001538:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800153c:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	895b      	ldrh	r3, [r3, #10]
 8001542:	021b      	lsls	r3, r3, #8
 8001544:	b29a      	uxth	r2, r3
 8001546:	89fb      	ldrh	r3, [r7, #14]
 8001548:	4313      	orrs	r3, r2
 800154a:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NE));
 800154c:	89fb      	ldrh	r3, [r7, #14]
 800154e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001552:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	889b      	ldrh	r3, [r3, #4]
 8001558:	021b      	lsls	r3, r3, #8
 800155a:	b29a      	uxth	r2, r3
 800155c:	89fb      	ldrh	r3, [r7, #14]
 800155e:	4313      	orrs	r3, r2
 8001560:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3));
 8001562:	89bb      	ldrh	r3, [r7, #12]
 8001564:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001568:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3N));
 800156a:	89bb      	ldrh	r3, [r7, #12]
 800156c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001570:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8001572:	683b      	ldr	r3, [r7, #0]
 8001574:	899b      	ldrh	r3, [r3, #12]
 8001576:	011b      	lsls	r3, r3, #4
 8001578:	b29a      	uxth	r2, r3
 800157a:	89bb      	ldrh	r3, [r7, #12]
 800157c:	4313      	orrs	r3, r2
 800157e:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	89db      	ldrh	r3, [r3, #14]
 8001584:	011b      	lsls	r3, r3, #4
 8001586:	b29a      	uxth	r2, r3
 8001588:	89bb      	ldrh	r3, [r7, #12]
 800158a:	4313      	orrs	r3, r2
 800158c:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	89ba      	ldrh	r2, [r7, #12]
 8001592:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	897a      	ldrh	r2, [r7, #10]
 8001598:	839a      	strh	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	88da      	ldrh	r2, [r3, #6]
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	879a      	strh	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	89fa      	ldrh	r2, [r7, #14]
 80015a6:	841a      	strh	r2, [r3, #32]
}
 80015a8:	bf00      	nop
 80015aa:	3714      	adds	r7, #20
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bc80      	pop	{r7}
 80015b0:	4770      	bx	lr
 80015b2:	bf00      	nop
 80015b4:	40012c00 	.word	0x40012c00
 80015b8:	40013400 	.word	0x40013400

080015bc <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80015bc:	b480      	push	{r7}
 80015be:	b085      	sub	sp, #20
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
 80015c4:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80015c6:	2300      	movs	r3, #0
 80015c8:	81bb      	strh	r3, [r7, #12]
 80015ca:	2300      	movs	r3, #0
 80015cc:	817b      	strh	r3, [r7, #10]
 80015ce:	2300      	movs	r3, #0
 80015d0:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC4E));
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	8c1b      	ldrh	r3, [r3, #32]
 80015d6:	b29b      	uxth	r3, r3
 80015d8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80015dc:	b29a      	uxth	r2, r3
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	8c1b      	ldrh	r3, [r3, #32]
 80015e6:	817b      	strh	r3, [r7, #10]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	889b      	ldrh	r3, [r3, #4]
 80015ec:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	8b9b      	ldrh	r3, [r3, #28]
 80015f2:	81bb      	strh	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC4M));
 80015f4:	89bb      	ldrh	r3, [r7, #12]
 80015f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80015fa:	81bb      	strh	r3, [r7, #12]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC4S));
 80015fc:	89bb      	ldrh	r3, [r7, #12]
 80015fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001602:	81bb      	strh	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	881b      	ldrh	r3, [r3, #0]
 8001608:	021b      	lsls	r3, r3, #8
 800160a:	b29a      	uxth	r2, r3
 800160c:	89bb      	ldrh	r3, [r7, #12]
 800160e:	4313      	orrs	r3, r2
 8001610:	81bb      	strh	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC4P));
 8001612:	897b      	ldrh	r3, [r7, #10]
 8001614:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001618:	817b      	strh	r3, [r7, #10]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	891b      	ldrh	r3, [r3, #8]
 800161e:	031b      	lsls	r3, r3, #12
 8001620:	b29a      	uxth	r2, r3
 8001622:	897b      	ldrh	r3, [r7, #10]
 8001624:	4313      	orrs	r3, r2
 8001626:	817b      	strh	r3, [r7, #10]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	885b      	ldrh	r3, [r3, #2]
 800162c:	031b      	lsls	r3, r3, #12
 800162e:	b29a      	uxth	r2, r3
 8001630:	897b      	ldrh	r3, [r7, #10]
 8001632:	4313      	orrs	r3, r2
 8001634:	817b      	strh	r3, [r7, #10]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	4a12      	ldr	r2, [pc, #72]	; (8001684 <TIM_OC4Init+0xc8>)
 800163a:	4293      	cmp	r3, r2
 800163c:	d003      	beq.n	8001646 <TIM_OC4Init+0x8a>
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	4a11      	ldr	r2, [pc, #68]	; (8001688 <TIM_OC4Init+0xcc>)
 8001642:	4293      	cmp	r3, r2
 8001644:	d10a      	bne.n	800165c <TIM_OC4Init+0xa0>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS4));
 8001646:	89fb      	ldrh	r3, [r7, #14]
 8001648:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800164c:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 800164e:	683b      	ldr	r3, [r7, #0]
 8001650:	899b      	ldrh	r3, [r3, #12]
 8001652:	019b      	lsls	r3, r3, #6
 8001654:	b29a      	uxth	r2, r3
 8001656:	89fb      	ldrh	r3, [r7, #14]
 8001658:	4313      	orrs	r3, r2
 800165a:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	89fa      	ldrh	r2, [r7, #14]
 8001660:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	89ba      	ldrh	r2, [r7, #12]
 8001666:	839a      	strh	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	88da      	ldrh	r2, [r3, #6]
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	897a      	ldrh	r2, [r7, #10]
 8001676:	841a      	strh	r2, [r3, #32]
}
 8001678:	bf00      	nop
 800167a:	3714      	adds	r7, #20
 800167c:	46bd      	mov	sp, r7
 800167e:	bc80      	pop	{r7}
 8001680:	4770      	bx	lr
 8001682:	bf00      	nop
 8001684:	40012c00 	.word	0x40012c00
 8001688:	40013400 	.word	0x40013400

0800168c <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 800168c:	b480      	push	{r7}
 800168e:	b083      	sub	sp, #12
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
 8001694:	460b      	mov	r3, r1
 8001696:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001698:	78fb      	ldrb	r3, [r7, #3]
 800169a:	2b00      	cmp	r3, #0
 800169c:	d008      	beq.n	80016b0 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	881b      	ldrh	r3, [r3, #0]
 80016a2:	b29b      	uxth	r3, r3
 80016a4:	f043 0301 	orr.w	r3, r3, #1
 80016a8:	b29a      	uxth	r2, r3
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
  }
}
 80016ae:	e007      	b.n	80016c0 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	881b      	ldrh	r3, [r3, #0]
 80016b4:	b29b      	uxth	r3, r3
 80016b6:	f023 0301 	bic.w	r3, r3, #1
 80016ba:	b29a      	uxth	r2, r3
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	801a      	strh	r2, [r3, #0]
}
 80016c0:	bf00      	nop
 80016c2:	370c      	adds	r7, #12
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bc80      	pop	{r7}
 80016c8:	4770      	bx	lr

080016ca <TIM_CtrlPWMOutputs>:
  * @param  NewState: new state of the TIM peripheral Main Outputs.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80016ca:	b480      	push	{r7}
 80016cc:	b083      	sub	sp, #12
 80016ce:	af00      	add	r7, sp, #0
 80016d0:	6078      	str	r0, [r7, #4]
 80016d2:	460b      	mov	r3, r1
 80016d4:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80016d6:	78fb      	ldrb	r3, [r7, #3]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d00c      	beq.n	80016f6 <TIM_CtrlPWMOutputs+0x2c>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80016e2:	b29b      	uxth	r3, r3
 80016e4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80016e8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80016ec:	b29a      	uxth	r2, r3
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)(~((uint16_t)TIM_BDTR_MOE));
  }  
}
 80016f4:	e009      	b.n	800170a <TIM_CtrlPWMOutputs+0x40>
    TIMx->BDTR &= (uint16_t)(~((uint16_t)TIM_BDTR_MOE));
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80016fc:	b29b      	uxth	r3, r3
 80016fe:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001702:	b29a      	uxth	r2, r3
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
}
 800170a:	bf00      	nop
 800170c:	370c      	adds	r7, #12
 800170e:	46bd      	mov	sp, r7
 8001710:	bc80      	pop	{r7}
 8001712:	4770      	bx	lr

08001714 <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8001714:	b480      	push	{r7}
 8001716:	b083      	sub	sp, #12
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
 800171c:	460b      	mov	r3, r1
 800171e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001720:	78fb      	ldrb	r3, [r7, #3]
 8001722:	2b00      	cmp	r3, #0
 8001724:	d008      	beq.n	8001738 <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	881b      	ldrh	r3, [r3, #0]
 800172a:	b29b      	uxth	r3, r3
 800172c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001730:	b29a      	uxth	r2, r3
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
  }
}
 8001736:	e007      	b.n	8001748 <TIM_ARRPreloadConfig+0x34>
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	881b      	ldrh	r3, [r3, #0]
 800173c:	b29b      	uxth	r3, r3
 800173e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001742:	b29a      	uxth	r2, r3
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	801a      	strh	r2, [r3, #0]
}
 8001748:	bf00      	nop
 800174a:	370c      	adds	r7, #12
 800174c:	46bd      	mov	sp, r7
 800174e:	bc80      	pop	{r7}
 8001750:	4770      	bx	lr

08001752 <TIM_OC1PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8001752:	b480      	push	{r7}
 8001754:	b085      	sub	sp, #20
 8001756:	af00      	add	r7, sp, #0
 8001758:	6078      	str	r0, [r7, #4]
 800175a:	460b      	mov	r3, r1
 800175c:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 800175e:	2300      	movs	r3, #0
 8001760:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	8b1b      	ldrh	r3, [r3, #24]
 8001766:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1PE);
 8001768:	89fb      	ldrh	r3, [r7, #14]
 800176a:	f023 0308 	bic.w	r3, r3, #8
 800176e:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8001770:	89fa      	ldrh	r2, [r7, #14]
 8001772:	887b      	ldrh	r3, [r7, #2]
 8001774:	4313      	orrs	r3, r2
 8001776:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	89fa      	ldrh	r2, [r7, #14]
 800177c:	831a      	strh	r2, [r3, #24]
}
 800177e:	bf00      	nop
 8001780:	3714      	adds	r7, #20
 8001782:	46bd      	mov	sp, r7
 8001784:	bc80      	pop	{r7}
 8001786:	4770      	bx	lr

08001788 <TIM_OC2PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8001788:	b480      	push	{r7}
 800178a:	b085      	sub	sp, #20
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
 8001790:	460b      	mov	r3, r1
 8001792:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8001794:	2300      	movs	r3, #0
 8001796:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	8b1b      	ldrh	r3, [r3, #24]
 800179c:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2PE);
 800179e:	89fb      	ldrh	r3, [r7, #14]
 80017a0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80017a4:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 80017a6:	887b      	ldrh	r3, [r7, #2]
 80017a8:	021b      	lsls	r3, r3, #8
 80017aa:	b29a      	uxth	r2, r3
 80017ac:	89fb      	ldrh	r3, [r7, #14]
 80017ae:	4313      	orrs	r3, r2
 80017b0:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	89fa      	ldrh	r2, [r7, #14]
 80017b6:	831a      	strh	r2, [r3, #24]
}
 80017b8:	bf00      	nop
 80017ba:	3714      	adds	r7, #20
 80017bc:	46bd      	mov	sp, r7
 80017be:	bc80      	pop	{r7}
 80017c0:	4770      	bx	lr

080017c2 <TIM_OC3PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 80017c2:	b480      	push	{r7}
 80017c4:	b085      	sub	sp, #20
 80017c6:	af00      	add	r7, sp, #0
 80017c8:	6078      	str	r0, [r7, #4]
 80017ca:	460b      	mov	r3, r1
 80017cc:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 80017ce:	2300      	movs	r3, #0
 80017d0:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr2 = TIMx->CCMR2;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	8b9b      	ldrh	r3, [r3, #28]
 80017d6:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3PE);
 80017d8:	89fb      	ldrh	r3, [r7, #14]
 80017da:	f023 0308 	bic.w	r3, r3, #8
 80017de:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 80017e0:	89fa      	ldrh	r2, [r7, #14]
 80017e2:	887b      	ldrh	r3, [r7, #2]
 80017e4:	4313      	orrs	r3, r2
 80017e6:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	89fa      	ldrh	r2, [r7, #14]
 80017ec:	839a      	strh	r2, [r3, #28]
}
 80017ee:	bf00      	nop
 80017f0:	3714      	adds	r7, #20
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bc80      	pop	{r7}
 80017f6:	4770      	bx	lr

080017f8 <TIM_OC4PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 80017f8:	b480      	push	{r7}
 80017fa:	b085      	sub	sp, #20
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
 8001800:	460b      	mov	r3, r1
 8001802:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8001804:	2300      	movs	r3, #0
 8001806:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr2 = TIMx->CCMR2;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	8b9b      	ldrh	r3, [r3, #28]
 800180c:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4PE);
 800180e:	89fb      	ldrh	r3, [r7, #14]
 8001810:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001814:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 8001816:	887b      	ldrh	r3, [r7, #2]
 8001818:	021b      	lsls	r3, r3, #8
 800181a:	b29a      	uxth	r2, r3
 800181c:	89fb      	ldrh	r3, [r7, #14]
 800181e:	4313      	orrs	r3, r2
 8001820:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	89fa      	ldrh	r2, [r7, #14]
 8001826:	839a      	strh	r2, [r3, #28]
}
 8001828:	bf00      	nop
 800182a:	3714      	adds	r7, #20
 800182c:	46bd      	mov	sp, r7
 800182e:	bc80      	pop	{r7}
 8001830:	4770      	bx	lr
	...

08001834 <USART_DeInit>:
  *   This parameter can be one of the following values: 
  *      USART1, USART2, USART3, UART4 or UART5.
  * @retval None
  */
void USART_DeInit(USART_TypeDef* USARTx)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b082      	sub	sp, #8
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	4a26      	ldr	r2, [pc, #152]	; (80018d8 <USART_DeInit+0xa4>)
 8001840:	4293      	cmp	r3, r2
 8001842:	d10a      	bne.n	800185a <USART_DeInit+0x26>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 8001844:	2101      	movs	r1, #1
 8001846:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800184a:	f7ff fb9f 	bl	8000f8c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 800184e:	2100      	movs	r1, #0
 8001850:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001854:	f7ff fb9a 	bl	8000f8c <RCC_APB2PeriphResetCmd>
    { 
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
    }
  }
}
 8001858:	e03a      	b.n	80018d0 <USART_DeInit+0x9c>
  else if (USARTx == USART2)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	4a1f      	ldr	r2, [pc, #124]	; (80018dc <USART_DeInit+0xa8>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d10a      	bne.n	8001878 <USART_DeInit+0x44>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 8001862:	2101      	movs	r1, #1
 8001864:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001868:	f7ff fbae 	bl	8000fc8 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 800186c:	2100      	movs	r1, #0
 800186e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001872:	f7ff fba9 	bl	8000fc8 <RCC_APB1PeriphResetCmd>
}
 8001876:	e02b      	b.n	80018d0 <USART_DeInit+0x9c>
  else if (USARTx == USART3)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	4a19      	ldr	r2, [pc, #100]	; (80018e0 <USART_DeInit+0xac>)
 800187c:	4293      	cmp	r3, r2
 800187e:	d10a      	bne.n	8001896 <USART_DeInit+0x62>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 8001880:	2101      	movs	r1, #1
 8001882:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8001886:	f7ff fb9f 	bl	8000fc8 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 800188a:	2100      	movs	r1, #0
 800188c:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8001890:	f7ff fb9a 	bl	8000fc8 <RCC_APB1PeriphResetCmd>
}
 8001894:	e01c      	b.n	80018d0 <USART_DeInit+0x9c>
  else if (USARTx == UART4)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	4a12      	ldr	r2, [pc, #72]	; (80018e4 <USART_DeInit+0xb0>)
 800189a:	4293      	cmp	r3, r2
 800189c:	d10a      	bne.n	80018b4 <USART_DeInit+0x80>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 800189e:	2101      	movs	r1, #1
 80018a0:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80018a4:	f7ff fb90 	bl	8000fc8 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 80018a8:	2100      	movs	r1, #0
 80018aa:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80018ae:	f7ff fb8b 	bl	8000fc8 <RCC_APB1PeriphResetCmd>
}
 80018b2:	e00d      	b.n	80018d0 <USART_DeInit+0x9c>
    if (USARTx == UART5)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	4a0c      	ldr	r2, [pc, #48]	; (80018e8 <USART_DeInit+0xb4>)
 80018b8:	4293      	cmp	r3, r2
 80018ba:	d109      	bne.n	80018d0 <USART_DeInit+0x9c>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 80018bc:	2101      	movs	r1, #1
 80018be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80018c2:	f7ff fb81 	bl	8000fc8 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 80018c6:	2100      	movs	r1, #0
 80018c8:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80018cc:	f7ff fb7c 	bl	8000fc8 <RCC_APB1PeriphResetCmd>
}
 80018d0:	bf00      	nop
 80018d2:	3708      	adds	r7, #8
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	40013800 	.word	0x40013800
 80018dc:	40004400 	.word	0x40004400
 80018e0:	40004800 	.word	0x40004800
 80018e4:	40004c00 	.word	0x40004c00
 80018e8:	40005000 	.word	0x40005000

080018ec <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b08c      	sub	sp, #48	; 0x30
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
 80018f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 80018f6:	2300      	movs	r3, #0
 80018f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80018fa:	2300      	movs	r3, #0
 80018fc:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t integerdivider = 0x00;
 80018fe:	2300      	movs	r3, #0
 8001900:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fractionaldivider = 0x00;
 8001902:	2300      	movs	r3, #0
 8001904:	623b      	str	r3, [r7, #32]
  uint32_t usartxbase = 0;
 8001906:	2300      	movs	r3, #0
 8001908:	61fb      	str	r3, [r7, #28]
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  usartxbase = (uint32_t)USARTx;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	61fb      	str	r3, [r7, #28]

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	8a1b      	ldrh	r3, [r3, #16]
 8001912:	b29b      	uxth	r3, r3
 8001914:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 8001916:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001918:	f64c 73ff 	movw	r3, #53247	; 0xcfff
 800191c:	4013      	ands	r3, r2
 800191e:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	88db      	ldrh	r3, [r3, #6]
 8001924:	461a      	mov	r2, r3
 8001926:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001928:	4313      	orrs	r3, r2
 800192a:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 800192c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800192e:	b29a      	uxth	r2, r3
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	899b      	ldrh	r3, [r3, #12]
 8001938:	b29b      	uxth	r3, r3
 800193a:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 800193c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800193e:	f64e 13f3 	movw	r3, #59891	; 0xe9f3
 8001942:	4013      	ands	r3, r2
 8001944:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	889a      	ldrh	r2, [r3, #4]
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	891b      	ldrh	r3, [r3, #8]
 800194e:	4313      	orrs	r3, r2
 8001950:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001956:	4313      	orrs	r3, r2
 8001958:	b29b      	uxth	r3, r3
 800195a:	461a      	mov	r2, r3
 800195c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800195e:	4313      	orrs	r3, r2
 8001960:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8001962:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001964:	b29a      	uxth	r2, r3
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	8a9b      	ldrh	r3, [r3, #20]
 800196e:	b29b      	uxth	r3, r3
 8001970:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 8001972:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001974:	f64f 43ff 	movw	r3, #64767	; 0xfcff
 8001978:	4013      	ands	r3, r2
 800197a:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	899b      	ldrh	r3, [r3, #12]
 8001980:	461a      	mov	r2, r3
 8001982:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001984:	4313      	orrs	r3, r2
 8001986:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8001988:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800198a:	b29a      	uxth	r2, r3
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8001990:	f107 0308 	add.w	r3, r7, #8
 8001994:	4618      	mov	r0, r3
 8001996:	f7ff fa0d 	bl	8000db4 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 800199a:	69fb      	ldr	r3, [r7, #28]
 800199c:	4a2e      	ldr	r2, [pc, #184]	; (8001a58 <USART_Init+0x16c>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	d102      	bne.n	80019a8 <USART_Init+0xbc>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 80019a2:	697b      	ldr	r3, [r7, #20]
 80019a4:	62bb      	str	r3, [r7, #40]	; 0x28
 80019a6:	e001      	b.n	80019ac <USART_Init+0xc0>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 80019a8:	693b      	ldr	r3, [r7, #16]
 80019aa:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	899b      	ldrh	r3, [r3, #12]
 80019b0:	b29b      	uxth	r3, r3
 80019b2:	b21b      	sxth	r3, r3
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	da0c      	bge.n	80019d2 <USART_Init+0xe6>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 80019b8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80019ba:	4613      	mov	r3, r2
 80019bc:	009b      	lsls	r3, r3, #2
 80019be:	4413      	add	r3, r2
 80019c0:	009a      	lsls	r2, r3, #2
 80019c2:	441a      	add	r2, r3
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	005b      	lsls	r3, r3, #1
 80019ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80019ce:	627b      	str	r3, [r7, #36]	; 0x24
 80019d0:	e00b      	b.n	80019ea <USART_Init+0xfe>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 80019d2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80019d4:	4613      	mov	r3, r2
 80019d6:	009b      	lsls	r3, r3, #2
 80019d8:	4413      	add	r3, r2
 80019da:	009a      	lsls	r2, r3, #2
 80019dc:	441a      	add	r2, r3
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	009b      	lsls	r3, r3, #2
 80019e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80019e8:	627b      	str	r3, [r7, #36]	; 0x24
  }
  tmpreg = (integerdivider / 100) << 4;
 80019ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019ec:	4a1b      	ldr	r2, [pc, #108]	; (8001a5c <USART_Init+0x170>)
 80019ee:	fba2 2303 	umull	r2, r3, r2, r3
 80019f2:	095b      	lsrs	r3, r3, #5
 80019f4:	011b      	lsls	r3, r3, #4
 80019f6:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 80019f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019fa:	091b      	lsrs	r3, r3, #4
 80019fc:	2264      	movs	r2, #100	; 0x64
 80019fe:	fb02 f303 	mul.w	r3, r2, r3
 8001a02:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a04:	1ad3      	subs	r3, r2, r3
 8001a06:	623b      	str	r3, [r7, #32]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	899b      	ldrh	r3, [r3, #12]
 8001a0c:	b29b      	uxth	r3, r3
 8001a0e:	b21b      	sxth	r3, r3
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	da0c      	bge.n	8001a2e <USART_Init+0x142>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8001a14:	6a3b      	ldr	r3, [r7, #32]
 8001a16:	00db      	lsls	r3, r3, #3
 8001a18:	3332      	adds	r3, #50	; 0x32
 8001a1a:	4a10      	ldr	r2, [pc, #64]	; (8001a5c <USART_Init+0x170>)
 8001a1c:	fba2 2303 	umull	r2, r3, r2, r3
 8001a20:	095b      	lsrs	r3, r3, #5
 8001a22:	f003 0307 	and.w	r3, r3, #7
 8001a26:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001a28:	4313      	orrs	r3, r2
 8001a2a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001a2c:	e00b      	b.n	8001a46 <USART_Init+0x15a>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8001a2e:	6a3b      	ldr	r3, [r7, #32]
 8001a30:	011b      	lsls	r3, r3, #4
 8001a32:	3332      	adds	r3, #50	; 0x32
 8001a34:	4a09      	ldr	r2, [pc, #36]	; (8001a5c <USART_Init+0x170>)
 8001a36:	fba2 2303 	umull	r2, r3, r2, r3
 8001a3a:	095b      	lsrs	r3, r3, #5
 8001a3c:	f003 030f 	and.w	r3, r3, #15
 8001a40:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001a42:	4313      	orrs	r3, r2
 8001a44:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 8001a46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a48:	b29a      	uxth	r2, r3
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	811a      	strh	r2, [r3, #8]
}
 8001a4e:	bf00      	nop
 8001a50:	3730      	adds	r7, #48	; 0x30
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	40013800 	.word	0x40013800
 8001a5c:	51eb851f 	.word	0x51eb851f

08001a60 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001a60:	b480      	push	{r7}
 8001a62:	b083      	sub	sp, #12
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
 8001a68:	460b      	mov	r3, r1
 8001a6a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001a6c:	78fb      	ldrb	r3, [r7, #3]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d008      	beq.n	8001a84 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	899b      	ldrh	r3, [r3, #12]
 8001a76:	b29b      	uxth	r3, r3
 8001a78:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001a7c:	b29a      	uxth	r2, r3
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
  }
}
 8001a82:	e007      	b.n	8001a94 <USART_Cmd+0x34>
    USARTx->CR1 &= CR1_UE_Reset;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	899b      	ldrh	r3, [r3, #12]
 8001a88:	b29b      	uxth	r3, r3
 8001a8a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001a8e:	b29a      	uxth	r2, r3
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	819a      	strh	r2, [r3, #12]
}
 8001a94:	bf00      	nop
 8001a96:	370c      	adds	r7, #12
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bc80      	pop	{r7}
 8001a9c:	4770      	bx	lr

08001a9e <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8001a9e:	b480      	push	{r7}
 8001aa0:	b087      	sub	sp, #28
 8001aa2:	af00      	add	r7, sp, #0
 8001aa4:	6078      	str	r0, [r7, #4]
 8001aa6:	460b      	mov	r3, r1
 8001aa8:	807b      	strh	r3, [r7, #2]
 8001aaa:	4613      	mov	r3, r2
 8001aac:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	613b      	str	r3, [r7, #16]
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	60fb      	str	r3, [r7, #12]
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8001aba:	2300      	movs	r3, #0
 8001abc:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  usartxbase = (uint32_t)USARTx;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8001ac2:	887b      	ldrh	r3, [r7, #2]
 8001ac4:	b2db      	uxtb	r3, r3
 8001ac6:	095b      	lsrs	r3, r3, #5
 8001ac8:	b2db      	uxtb	r3, r3
 8001aca:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
 8001acc:	887b      	ldrh	r3, [r7, #2]
 8001ace:	f003 031f 	and.w	r3, r3, #31
 8001ad2:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8001ad4:	2201      	movs	r2, #1
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8001adc:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8001ade:	693b      	ldr	r3, [r7, #16]
 8001ae0:	2b01      	cmp	r3, #1
 8001ae2:	d103      	bne.n	8001aec <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8001ae4:	697b      	ldr	r3, [r7, #20]
 8001ae6:	330c      	adds	r3, #12
 8001ae8:	617b      	str	r3, [r7, #20]
 8001aea:	e009      	b.n	8001b00 <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8001aec:	693b      	ldr	r3, [r7, #16]
 8001aee:	2b02      	cmp	r3, #2
 8001af0:	d103      	bne.n	8001afa <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8001af2:	697b      	ldr	r3, [r7, #20]
 8001af4:	3310      	adds	r3, #16
 8001af6:	617b      	str	r3, [r7, #20]
 8001af8:	e002      	b.n	8001b00 <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8001afa:	697b      	ldr	r3, [r7, #20]
 8001afc:	3314      	adds	r3, #20
 8001afe:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8001b00:	787b      	ldrb	r3, [r7, #1]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d006      	beq.n	8001b14 <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8001b06:	697b      	ldr	r3, [r7, #20]
 8001b08:	697a      	ldr	r2, [r7, #20]
 8001b0a:	6811      	ldr	r1, [r2, #0]
 8001b0c:	68ba      	ldr	r2, [r7, #8]
 8001b0e:	430a      	orrs	r2, r1
 8001b10:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8001b12:	e006      	b.n	8001b22 <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8001b14:	697b      	ldr	r3, [r7, #20]
 8001b16:	697a      	ldr	r2, [r7, #20]
 8001b18:	6811      	ldr	r1, [r2, #0]
 8001b1a:	68ba      	ldr	r2, [r7, #8]
 8001b1c:	43d2      	mvns	r2, r2
 8001b1e:	400a      	ands	r2, r1
 8001b20:	601a      	str	r2, [r3, #0]
}
 8001b22:	bf00      	nop
 8001b24:	371c      	adds	r7, #28
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bc80      	pop	{r7}
 8001b2a:	4770      	bx	lr

08001b2c <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	b083      	sub	sp, #12
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
 8001b34:	460b      	mov	r3, r1
 8001b36:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8001b38:	887b      	ldrh	r3, [r7, #2]
 8001b3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b3e:	b29a      	uxth	r2, r3
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	809a      	strh	r2, [r3, #4]
}
 8001b44:	bf00      	nop
 8001b46:	370c      	adds	r7, #12
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bc80      	pop	{r7}
 8001b4c:	4770      	bx	lr

08001b4e <USART_ReceiveData>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8001b4e:	b480      	push	{r7}
 8001b50:	b083      	sub	sp, #12
 8001b52:	af00      	add	r7, sp, #0
 8001b54:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	889b      	ldrh	r3, [r3, #4]
 8001b5a:	b29b      	uxth	r3, r3
 8001b5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b60:	b29b      	uxth	r3, r3
}
 8001b62:	4618      	mov	r0, r3
 8001b64:	370c      	adds	r7, #12
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bc80      	pop	{r7}
 8001b6a:	4770      	bx	lr

08001b6c <USART_GetFlagStatus>:
  *     @arg USART_FLAG_FE:   Framing Error flag
  *     @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	b085      	sub	sp, #20
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
 8001b74:	460b      	mov	r3, r1
 8001b76:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }  
  
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	881b      	ldrh	r3, [r3, #0]
 8001b80:	b29a      	uxth	r2, r3
 8001b82:	887b      	ldrh	r3, [r7, #2]
 8001b84:	4013      	ands	r3, r2
 8001b86:	b29b      	uxth	r3, r3
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d002      	beq.n	8001b92 <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	73fb      	strb	r3, [r7, #15]
 8001b90:	e001      	b.n	8001b96 <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8001b92:	2300      	movs	r3, #0
 8001b94:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001b96:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	3714      	adds	r7, #20
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bc80      	pop	{r7}
 8001ba0:	4770      	bx	lr

08001ba2 <USART_GetITStatus>:
  *     @arg USART_IT_FE:   Framing Error interrupt
  *     @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8001ba2:	b480      	push	{r7}
 8001ba4:	b087      	sub	sp, #28
 8001ba6:	af00      	add	r7, sp, #0
 8001ba8:	6078      	str	r0, [r7, #4]
 8001baa:	460b      	mov	r3, r1
 8001bac:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	60fb      	str	r3, [r7, #12]
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	617b      	str	r3, [r7, #20]
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8001bbe:	887b      	ldrh	r3, [r7, #2]
 8001bc0:	b2db      	uxtb	r3, r3
 8001bc2:	095b      	lsrs	r3, r3, #5
 8001bc4:	b2db      	uxtb	r3, r3
 8001bc6:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
 8001bc8:	887b      	ldrh	r3, [r7, #2]
 8001bca:	f003 031f 	and.w	r3, r3, #31
 8001bce:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8001bd0:	2201      	movs	r2, #1
 8001bd2:	697b      	ldr	r3, [r7, #20]
 8001bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd8:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8001bda:	68bb      	ldr	r3, [r7, #8]
 8001bdc:	2b01      	cmp	r3, #1
 8001bde:	d107      	bne.n	8001bf0 <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	899b      	ldrh	r3, [r3, #12]
 8001be4:	b29b      	uxth	r3, r3
 8001be6:	461a      	mov	r2, r3
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	4013      	ands	r3, r2
 8001bec:	617b      	str	r3, [r7, #20]
 8001bee:	e011      	b.n	8001c14 <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8001bf0:	68bb      	ldr	r3, [r7, #8]
 8001bf2:	2b02      	cmp	r3, #2
 8001bf4:	d107      	bne.n	8001c06 <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	8a1b      	ldrh	r3, [r3, #16]
 8001bfa:	b29b      	uxth	r3, r3
 8001bfc:	461a      	mov	r2, r3
 8001bfe:	697b      	ldr	r3, [r7, #20]
 8001c00:	4013      	ands	r3, r2
 8001c02:	617b      	str	r3, [r7, #20]
 8001c04:	e006      	b.n	8001c14 <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	8a9b      	ldrh	r3, [r3, #20]
 8001c0a:	b29b      	uxth	r3, r3
 8001c0c:	461a      	mov	r2, r3
 8001c0e:	697b      	ldr	r3, [r7, #20]
 8001c10:	4013      	ands	r3, r2
 8001c12:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8001c14:	887b      	ldrh	r3, [r7, #2]
 8001c16:	0a1b      	lsrs	r3, r3, #8
 8001c18:	b29b      	uxth	r3, r3
 8001c1a:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8001c1c:	2201      	movs	r2, #1
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	fa02 f303 	lsl.w	r3, r2, r3
 8001c24:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	881b      	ldrh	r3, [r3, #0]
 8001c2a:	b29b      	uxth	r3, r3
 8001c2c:	461a      	mov	r2, r3
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	4013      	ands	r3, r2
 8001c32:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8001c34:	697b      	ldr	r3, [r7, #20]
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d005      	beq.n	8001c46 <USART_GetITStatus+0xa4>
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d002      	beq.n	8001c46 <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 8001c40:	2301      	movs	r3, #1
 8001c42:	74fb      	strb	r3, [r7, #19]
 8001c44:	e001      	b.n	8001c4a <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 8001c46:	2300      	movs	r3, #0
 8001c48:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8001c4a:	7cfb      	ldrb	r3, [r7, #19]
}
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	371c      	adds	r7, #28
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bc80      	pop	{r7}
 8001c54:	4770      	bx	lr

08001c56 <USART_ClearITPendingBit>:
  *   - TXE pending bit is cleared only by a write to the USART_DR register 
  *     (USART_SendData()).
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8001c56:	b480      	push	{r7}
 8001c58:	b085      	sub	sp, #20
 8001c5a:	af00      	add	r7, sp, #0
 8001c5c:	6078      	str	r0, [r7, #4]
 8001c5e:	460b      	mov	r3, r1
 8001c60:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
 8001c62:	2300      	movs	r3, #0
 8001c64:	81fb      	strh	r3, [r7, #14]
 8001c66:	2300      	movs	r3, #0
 8001c68:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  bitpos = USART_IT >> 0x08;
 8001c6a:	887b      	ldrh	r3, [r7, #2]
 8001c6c:	0a1b      	lsrs	r3, r3, #8
 8001c6e:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 8001c70:	89fb      	ldrh	r3, [r7, #14]
 8001c72:	2201      	movs	r2, #1
 8001c74:	fa02 f303 	lsl.w	r3, r2, r3
 8001c78:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
 8001c7a:	89bb      	ldrh	r3, [r7, #12]
 8001c7c:	43db      	mvns	r3, r3
 8001c7e:	b29a      	uxth	r2, r3
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	801a      	strh	r2, [r3, #0]
}
 8001c84:	bf00      	nop
 8001c86:	3714      	adds	r7, #20
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bc80      	pop	{r7}
 8001c8c:	4770      	bx	lr
	...

08001c90 <NVIC_SystemReset>:
/** \brief  System Reset

    This function initiate a system reset request to reset the MCU.
 */
static __INLINE void NVIC_SystemReset(void)
{
 8001c90:	b480      	push	{r7}
 8001c92:	af00      	add	r7, sp, #0
    This function acts as a special kind of Data Memory Barrier. 
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) static __INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
 8001c94:	f3bf 8f4f 	dsb	sy
  __DSB();                                                     /* Ensure all outstanding memory accesses included
                                                                  buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      |
 8001c98:	4905      	ldr	r1, [pc, #20]	; (8001cb0 <NVIC_SystemReset+0x20>)
                 (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001c9a:	4b05      	ldr	r3, [pc, #20]	; (8001cb0 <NVIC_SystemReset+0x20>)
 8001c9c:	68db      	ldr	r3, [r3, #12]
 8001c9e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001ca2:	4b04      	ldr	r3, [pc, #16]	; (8001cb4 <NVIC_SystemReset+0x24>)
 8001ca4:	4313      	orrs	r3, r2
  SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      |
 8001ca6:	60cb      	str	r3, [r1, #12]
 8001ca8:	f3bf 8f4f 	dsb	sy
                 SCB_AIRCR_SYSRESETREQ_Msk);                   /* Keep priority group unchanged */
  __DSB();                                                     /* Ensure completion of memory access */
  while(1);                                                    /* wait until reset */
 8001cac:	e7fe      	b.n	8001cac <NVIC_SystemReset+0x1c>
 8001cae:	bf00      	nop
 8001cb0:	e000ed00 	.word	0xe000ed00
 8001cb4:	05fa0004 	.word	0x05fa0004

08001cb8 <Analysys>:

/*
 * CANID
 */
void Analysys(CanRxMsg CANRX)
{
 8001cb8:	b084      	sub	sp, #16
 8001cba:	b590      	push	{r4, r7, lr}
 8001cbc:	b083      	sub	sp, #12
 8001cbe:	af02      	add	r7, sp, #8
 8001cc0:	f107 0410 	add.w	r4, r7, #16
 8001cc4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	switch (CANRX.ExtId)
 8001cc8:	697b      	ldr	r3, [r7, #20]
 8001cca:	4a54      	ldr	r2, [pc, #336]	; (8001e1c <Analysys+0x164>)
 8001ccc:	4293      	cmp	r3, r2
 8001cce:	d031      	beq.n	8001d34 <Analysys+0x7c>
 8001cd0:	4a52      	ldr	r2, [pc, #328]	; (8001e1c <Analysys+0x164>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d803      	bhi.n	8001cde <Analysys+0x26>
 8001cd6:	4a52      	ldr	r2, [pc, #328]	; (8001e20 <Analysys+0x168>)
 8001cd8:	4293      	cmp	r3, r2
 8001cda:	d007      	beq.n	8001cec <Analysys+0x34>
		case P4ID:
			Analysys_ID(4, CANRX), Analysys_DATA(get_pack_currentPack(CANRX), CANRX);
			break;
//		default:
	}
}
 8001cdc:	e096      	b.n	8001e0c <Analysys+0x154>
	switch (CANRX.ExtId)
 8001cde:	4a51      	ldr	r2, [pc, #324]	; (8001e24 <Analysys+0x16c>)
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	d04b      	beq.n	8001d7c <Analysys+0xc4>
 8001ce4:	4a50      	ldr	r2, [pc, #320]	; (8001e28 <Analysys+0x170>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d06c      	beq.n	8001dc4 <Analysys+0x10c>
}
 8001cea:	e08f      	b.n	8001e0c <Analysys+0x154>
			Analysys_ID(1, CANRX), Analysys_DATA(get_pack_currentPack(CANRX), CANRX);
 8001cec:	466a      	mov	r2, sp
 8001cee:	f107 031c 	add.w	r3, r7, #28
 8001cf2:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001cf6:	e882 0003 	stmia.w	r2, {r0, r1}
 8001cfa:	f107 0310 	add.w	r3, r7, #16
 8001cfe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d00:	2001      	movs	r0, #1
 8001d02:	f000 f8ab 	bl	8001e5c <Analysys_ID>
 8001d06:	6a3b      	ldr	r3, [r7, #32]
 8001d08:	9300      	str	r3, [sp, #0]
 8001d0a:	f107 0310 	add.w	r3, r7, #16
 8001d0e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001d10:	f000 f938 	bl	8001f84 <get_pack_currentPack>
 8001d14:	4603      	mov	r3, r0
 8001d16:	461c      	mov	r4, r3
 8001d18:	466a      	mov	r2, sp
 8001d1a:	f107 031c 	add.w	r3, r7, #28
 8001d1e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001d22:	e882 0003 	stmia.w	r2, {r0, r1}
 8001d26:	f107 0310 	add.w	r3, r7, #16
 8001d2a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d2c:	4620      	mov	r0, r4
 8001d2e:	f000 f959 	bl	8001fe4 <Analysys_DATA>
			break;
 8001d32:	e06b      	b.n	8001e0c <Analysys+0x154>
			Analysys_ID(2, CANRX), Analysys_DATA(get_pack_currentPack(CANRX), CANRX);
 8001d34:	466a      	mov	r2, sp
 8001d36:	f107 031c 	add.w	r3, r7, #28
 8001d3a:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001d3e:	e882 0003 	stmia.w	r2, {r0, r1}
 8001d42:	f107 0310 	add.w	r3, r7, #16
 8001d46:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d48:	2002      	movs	r0, #2
 8001d4a:	f000 f887 	bl	8001e5c <Analysys_ID>
 8001d4e:	6a3b      	ldr	r3, [r7, #32]
 8001d50:	9300      	str	r3, [sp, #0]
 8001d52:	f107 0310 	add.w	r3, r7, #16
 8001d56:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001d58:	f000 f914 	bl	8001f84 <get_pack_currentPack>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	461c      	mov	r4, r3
 8001d60:	466a      	mov	r2, sp
 8001d62:	f107 031c 	add.w	r3, r7, #28
 8001d66:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001d6a:	e882 0003 	stmia.w	r2, {r0, r1}
 8001d6e:	f107 0310 	add.w	r3, r7, #16
 8001d72:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d74:	4620      	mov	r0, r4
 8001d76:	f000 f935 	bl	8001fe4 <Analysys_DATA>
			break;
 8001d7a:	e047      	b.n	8001e0c <Analysys+0x154>
			Analysys_ID(3, CANRX), Analysys_DATA(get_pack_currentPack(CANRX), CANRX);
 8001d7c:	466a      	mov	r2, sp
 8001d7e:	f107 031c 	add.w	r3, r7, #28
 8001d82:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001d86:	e882 0003 	stmia.w	r2, {r0, r1}
 8001d8a:	f107 0310 	add.w	r3, r7, #16
 8001d8e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d90:	2003      	movs	r0, #3
 8001d92:	f000 f863 	bl	8001e5c <Analysys_ID>
 8001d96:	6a3b      	ldr	r3, [r7, #32]
 8001d98:	9300      	str	r3, [sp, #0]
 8001d9a:	f107 0310 	add.w	r3, r7, #16
 8001d9e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001da0:	f000 f8f0 	bl	8001f84 <get_pack_currentPack>
 8001da4:	4603      	mov	r3, r0
 8001da6:	461c      	mov	r4, r3
 8001da8:	466a      	mov	r2, sp
 8001daa:	f107 031c 	add.w	r3, r7, #28
 8001dae:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001db2:	e882 0003 	stmia.w	r2, {r0, r1}
 8001db6:	f107 0310 	add.w	r3, r7, #16
 8001dba:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001dbc:	4620      	mov	r0, r4
 8001dbe:	f000 f911 	bl	8001fe4 <Analysys_DATA>
			break;
 8001dc2:	e023      	b.n	8001e0c <Analysys+0x154>
			Analysys_ID(4, CANRX), Analysys_DATA(get_pack_currentPack(CANRX), CANRX);
 8001dc4:	466a      	mov	r2, sp
 8001dc6:	f107 031c 	add.w	r3, r7, #28
 8001dca:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001dce:	e882 0003 	stmia.w	r2, {r0, r1}
 8001dd2:	f107 0310 	add.w	r3, r7, #16
 8001dd6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001dd8:	2004      	movs	r0, #4
 8001dda:	f000 f83f 	bl	8001e5c <Analysys_ID>
 8001dde:	6a3b      	ldr	r3, [r7, #32]
 8001de0:	9300      	str	r3, [sp, #0]
 8001de2:	f107 0310 	add.w	r3, r7, #16
 8001de6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001de8:	f000 f8cc 	bl	8001f84 <get_pack_currentPack>
 8001dec:	4603      	mov	r3, r0
 8001dee:	461c      	mov	r4, r3
 8001df0:	466a      	mov	r2, sp
 8001df2:	f107 031c 	add.w	r3, r7, #28
 8001df6:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001dfa:	e882 0003 	stmia.w	r2, {r0, r1}
 8001dfe:	f107 0310 	add.w	r3, r7, #16
 8001e02:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e04:	4620      	mov	r0, r4
 8001e06:	f000 f8ed 	bl	8001fe4 <Analysys_DATA>
			break;
 8001e0a:	bf00      	nop
}
 8001e0c:	bf00      	nop
 8001e0e:	3704      	adds	r7, #4
 8001e10:	46bd      	mov	sp, r7
 8001e12:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8001e16:	b004      	add	sp, #16
 8001e18:	4770      	bx	lr
 8001e1a:	bf00      	nop
 8001e1c:	10ff1182 	.word	0x10ff1182
 8001e20:	0cff1081 	.word	0x0cff1081
 8001e24:	10ff1283 	.word	0x10ff1283
 8001e28:	10ff1384 	.word	0x10ff1384

08001e2c <set_Pri>:

/*
 * IDPri
 */
uint8_t set_Pri(uint32_t id)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	b083      	sub	sp, #12
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
	id = (id & 0xFF000000) >> 24;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	0e1b      	lsrs	r3, r3, #24
 8001e38:	607b      	str	r3, [r7, #4]
	switch (id)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	2b0c      	cmp	r3, #12
 8001e3e:	d002      	beq.n	8001e46 <set_Pri+0x1a>
 8001e40:	2b10      	cmp	r3, #16
 8001e42:	d002      	beq.n	8001e4a <set_Pri+0x1e>
 8001e44:	e003      	b.n	8001e4e <set_Pri+0x22>
	{
		case 0x0C:
			return 3;
 8001e46:	2303      	movs	r3, #3
 8001e48:	e002      	b.n	8001e50 <set_Pri+0x24>
		case 0X10:
			return 4;
 8001e4a:	2304      	movs	r3, #4
 8001e4c:	e000      	b.n	8001e50 <set_Pri+0x24>
		default:
			return 5;
 8001e4e:	2305      	movs	r3, #5
	}
}
 8001e50:	4618      	mov	r0, r3
 8001e52:	370c      	adds	r7, #12
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bc80      	pop	{r7}
 8001e58:	4770      	bx	lr
	...

08001e5c <Analysys_ID>:
 * ID
 * Pack_No:	,,,EXCEL(1~7)
 * CANRX:	CAN
 */
void Analysys_ID(uint8_t Pack_NO, CanRxMsg CANRX)
{
 8001e5c:	b084      	sub	sp, #16
 8001e5e:	b590      	push	{r4, r7, lr}
 8001e60:	b083      	sub	sp, #12
 8001e62:	af00      	add	r7, sp, #0
 8001e64:	4604      	mov	r4, r0
 8001e66:	f107 001c 	add.w	r0, r7, #28
 8001e6a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8001e6e:	4623      	mov	r3, r4
 8001e70:	71fb      	strb	r3, [r7, #7]
	ID_INFOs.Pri = set_Pri(CANRX.ExtId);
 8001e72:	6a3b      	ldr	r3, [r7, #32]
 8001e74:	4618      	mov	r0, r3
 8001e76:	f7ff ffd9 	bl	8001e2c <set_Pri>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	461a      	mov	r2, r3
 8001e7e:	4b39      	ldr	r3, [pc, #228]	; (8001f64 <Analysys_ID+0x108>)
 8001e80:	701a      	strb	r2, [r3, #0]
	ID_INFOs.PGN = (CANRX.ExtId & 0x00FFFF00) >> 8;
 8001e82:	6a3b      	ldr	r3, [r7, #32]
 8001e84:	0a1b      	lsrs	r3, r3, #8
 8001e86:	b29a      	uxth	r2, r3
 8001e88:	4b36      	ldr	r3, [pc, #216]	; (8001f64 <Analysys_ID+0x108>)
 8001e8a:	805a      	strh	r2, [r3, #2]
	ID_INFOs.PF = (CANRX.ExtId & 0x00FF0000) >> 16;
 8001e8c:	6a3b      	ldr	r3, [r7, #32]
 8001e8e:	0c1b      	lsrs	r3, r3, #16
 8001e90:	b2da      	uxtb	r2, r3
 8001e92:	4b34      	ldr	r3, [pc, #208]	; (8001f64 <Analysys_ID+0x108>)
 8001e94:	711a      	strb	r2, [r3, #4]
	ID_INFOs.PSGE = (CANRX.ExtId & 0x0000FF00) >> 8;
 8001e96:	6a3b      	ldr	r3, [r7, #32]
 8001e98:	0a1b      	lsrs	r3, r3, #8
 8001e9a:	b2da      	uxtb	r2, r3
 8001e9c:	4b31      	ldr	r3, [pc, #196]	; (8001f64 <Analysys_ID+0x108>)
 8001e9e:	715a      	strb	r2, [r3, #5]
	ID_INFOs.SA = (CANRX.ExtId & 0x000000FF);
 8001ea0:	6a3b      	ldr	r3, [r7, #32]
 8001ea2:	b2da      	uxtb	r2, r3
 8001ea4:	4b2f      	ldr	r3, [pc, #188]	; (8001f64 <Analysys_ID+0x108>)
 8001ea6:	719a      	strb	r2, [r3, #6]
	ID_INFOs.DLC = CANRX.DLC;
 8001ea8:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8001eac:	4b2d      	ldr	r3, [pc, #180]	; (8001f64 <Analysys_ID+0x108>)
 8001eae:	71da      	strb	r2, [r3, #7]
	if (Pack_NO == 1)
 8001eb0:	79fb      	ldrb	r3, [r7, #7]
 8001eb2:	2b01      	cmp	r3, #1
 8001eb4:	d108      	bne.n	8001ec8 <Analysys_ID+0x6c>
		Pack1.ID_INFO = ID_INFOs, Pack1.ID = CANRX.ExtId;
 8001eb6:	4b2c      	ldr	r3, [pc, #176]	; (8001f68 <Analysys_ID+0x10c>)
 8001eb8:	4a2a      	ldr	r2, [pc, #168]	; (8001f64 <Analysys_ID+0x108>)
 8001eba:	6810      	ldr	r0, [r2, #0]
 8001ebc:	6851      	ldr	r1, [r2, #4]
 8001ebe:	c303      	stmia	r3!, {r0, r1}
 8001ec0:	6a3b      	ldr	r3, [r7, #32]
 8001ec2:	4a29      	ldr	r2, [pc, #164]	; (8001f68 <Analysys_ID+0x10c>)
 8001ec4:	62d3      	str	r3, [r2, #44]	; 0x2c
		Pack5.ID_INFO = ID_INFOs, Pack5.ID = CANRX.ExtId;
	else if (Pack_NO == 6)
		Pack6.ID_INFO = ID_INFOs, Pack6.ID = CANRX.ExtId;
	else if (Pack_NO == 7)
		Pack7.ID_INFO = ID_INFOs, Pack7.ID = CANRX.ExtId;
}
 8001ec6:	e046      	b.n	8001f56 <Analysys_ID+0xfa>
	else if (Pack_NO == 2)
 8001ec8:	79fb      	ldrb	r3, [r7, #7]
 8001eca:	2b02      	cmp	r3, #2
 8001ecc:	d108      	bne.n	8001ee0 <Analysys_ID+0x84>
		Pack2.ID_INFO = ID_INFOs, Pack2.ID = CANRX.ExtId;
 8001ece:	4b27      	ldr	r3, [pc, #156]	; (8001f6c <Analysys_ID+0x110>)
 8001ed0:	4a24      	ldr	r2, [pc, #144]	; (8001f64 <Analysys_ID+0x108>)
 8001ed2:	6810      	ldr	r0, [r2, #0]
 8001ed4:	6851      	ldr	r1, [r2, #4]
 8001ed6:	c303      	stmia	r3!, {r0, r1}
 8001ed8:	6a3b      	ldr	r3, [r7, #32]
 8001eda:	4a24      	ldr	r2, [pc, #144]	; (8001f6c <Analysys_ID+0x110>)
 8001edc:	6293      	str	r3, [r2, #40]	; 0x28
}
 8001ede:	e03a      	b.n	8001f56 <Analysys_ID+0xfa>
	else if (Pack_NO == 3)
 8001ee0:	79fb      	ldrb	r3, [r7, #7]
 8001ee2:	2b03      	cmp	r3, #3
 8001ee4:	d108      	bne.n	8001ef8 <Analysys_ID+0x9c>
		Pack3.ID_INFO = ID_INFOs, Pack3.ID = CANRX.ExtId;
 8001ee6:	4b22      	ldr	r3, [pc, #136]	; (8001f70 <Analysys_ID+0x114>)
 8001ee8:	4a1e      	ldr	r2, [pc, #120]	; (8001f64 <Analysys_ID+0x108>)
 8001eea:	6810      	ldr	r0, [r2, #0]
 8001eec:	6851      	ldr	r1, [r2, #4]
 8001eee:	c303      	stmia	r3!, {r0, r1}
 8001ef0:	6a3b      	ldr	r3, [r7, #32]
 8001ef2:	4a1f      	ldr	r2, [pc, #124]	; (8001f70 <Analysys_ID+0x114>)
 8001ef4:	6293      	str	r3, [r2, #40]	; 0x28
}
 8001ef6:	e02e      	b.n	8001f56 <Analysys_ID+0xfa>
	else if (Pack_NO == 4)
 8001ef8:	79fb      	ldrb	r3, [r7, #7]
 8001efa:	2b04      	cmp	r3, #4
 8001efc:	d108      	bne.n	8001f10 <Analysys_ID+0xb4>
		Pack4.ID_INFO = ID_INFOs, Pack4.ID = CANRX.ExtId;
 8001efe:	4b1d      	ldr	r3, [pc, #116]	; (8001f74 <Analysys_ID+0x118>)
 8001f00:	4a18      	ldr	r2, [pc, #96]	; (8001f64 <Analysys_ID+0x108>)
 8001f02:	6810      	ldr	r0, [r2, #0]
 8001f04:	6851      	ldr	r1, [r2, #4]
 8001f06:	c303      	stmia	r3!, {r0, r1}
 8001f08:	6a3b      	ldr	r3, [r7, #32]
 8001f0a:	4a1a      	ldr	r2, [pc, #104]	; (8001f74 <Analysys_ID+0x118>)
 8001f0c:	61d3      	str	r3, [r2, #28]
}
 8001f0e:	e022      	b.n	8001f56 <Analysys_ID+0xfa>
	else if (Pack_NO == 5)
 8001f10:	79fb      	ldrb	r3, [r7, #7]
 8001f12:	2b05      	cmp	r3, #5
 8001f14:	d108      	bne.n	8001f28 <Analysys_ID+0xcc>
		Pack5.ID_INFO = ID_INFOs, Pack5.ID = CANRX.ExtId;
 8001f16:	4b18      	ldr	r3, [pc, #96]	; (8001f78 <Analysys_ID+0x11c>)
 8001f18:	4a12      	ldr	r2, [pc, #72]	; (8001f64 <Analysys_ID+0x108>)
 8001f1a:	6810      	ldr	r0, [r2, #0]
 8001f1c:	6851      	ldr	r1, [r2, #4]
 8001f1e:	c303      	stmia	r3!, {r0, r1}
 8001f20:	6a3b      	ldr	r3, [r7, #32]
 8001f22:	4a15      	ldr	r2, [pc, #84]	; (8001f78 <Analysys_ID+0x11c>)
 8001f24:	61d3      	str	r3, [r2, #28]
}
 8001f26:	e016      	b.n	8001f56 <Analysys_ID+0xfa>
	else if (Pack_NO == 6)
 8001f28:	79fb      	ldrb	r3, [r7, #7]
 8001f2a:	2b06      	cmp	r3, #6
 8001f2c:	d108      	bne.n	8001f40 <Analysys_ID+0xe4>
		Pack6.ID_INFO = ID_INFOs, Pack6.ID = CANRX.ExtId;
 8001f2e:	4b13      	ldr	r3, [pc, #76]	; (8001f7c <Analysys_ID+0x120>)
 8001f30:	4a0c      	ldr	r2, [pc, #48]	; (8001f64 <Analysys_ID+0x108>)
 8001f32:	6810      	ldr	r0, [r2, #0]
 8001f34:	6851      	ldr	r1, [r2, #4]
 8001f36:	c303      	stmia	r3!, {r0, r1}
 8001f38:	6a3b      	ldr	r3, [r7, #32]
 8001f3a:	4a10      	ldr	r2, [pc, #64]	; (8001f7c <Analysys_ID+0x120>)
 8001f3c:	6153      	str	r3, [r2, #20]
}
 8001f3e:	e00a      	b.n	8001f56 <Analysys_ID+0xfa>
	else if (Pack_NO == 7)
 8001f40:	79fb      	ldrb	r3, [r7, #7]
 8001f42:	2b07      	cmp	r3, #7
 8001f44:	d107      	bne.n	8001f56 <Analysys_ID+0xfa>
		Pack7.ID_INFO = ID_INFOs, Pack7.ID = CANRX.ExtId;
 8001f46:	4b0e      	ldr	r3, [pc, #56]	; (8001f80 <Analysys_ID+0x124>)
 8001f48:	4a06      	ldr	r2, [pc, #24]	; (8001f64 <Analysys_ID+0x108>)
 8001f4a:	6810      	ldr	r0, [r2, #0]
 8001f4c:	6851      	ldr	r1, [r2, #4]
 8001f4e:	c303      	stmia	r3!, {r0, r1}
 8001f50:	6a3b      	ldr	r3, [r7, #32]
 8001f52:	4a0b      	ldr	r2, [pc, #44]	; (8001f80 <Analysys_ID+0x124>)
 8001f54:	6113      	str	r3, [r2, #16]
}
 8001f56:	bf00      	nop
 8001f58:	370c      	adds	r7, #12
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8001f60:	b004      	add	sp, #16
 8001f62:	4770      	bx	lr
 8001f64:	20000094 	.word	0x20000094
 8001f68:	2000405c 	.word	0x2000405c
 8001f6c:	200004fc 	.word	0x200004fc
 8001f70:	200040a0 	.word	0x200040a0
 8001f74:	2000403c 	.word	0x2000403c
 8001f78:	200004dc 	.word	0x200004dc
 8001f7c:	200040cc 	.word	0x200040cc
 8001f80:	2000408c 	.word	0x2000408c

08001f84 <get_pack_currentPack>:

/*
 * EXCEL,
 */
uint8_t get_pack_currentPack(CanRxMsg CANRX)
{
 8001f84:	b084      	sub	sp, #16
 8001f86:	b490      	push	{r4, r7}
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	f107 0408 	add.w	r4, r7, #8
 8001f8e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	if (CANRX.ExtId == P1ID)
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	4a0f      	ldr	r2, [pc, #60]	; (8001fd4 <get_pack_currentPack+0x50>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d104      	bne.n	8001fa4 <get_pack_currentPack+0x20>
		return (CANRX.Data[0] & 0x0F);
 8001f9a:	7cfb      	ldrb	r3, [r7, #19]
 8001f9c:	f003 030f 	and.w	r3, r3, #15
 8001fa0:	b2db      	uxtb	r3, r3
 8001fa2:	e012      	b.n	8001fca <get_pack_currentPack+0x46>
	else
	{
		if (CANRX.ExtId == P2ID)
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	4a0c      	ldr	r2, [pc, #48]	; (8001fd8 <get_pack_currentPack+0x54>)
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d101      	bne.n	8001fb0 <get_pack_currentPack+0x2c>
			return 5;
 8001fac:	2305      	movs	r3, #5
 8001fae:	e00c      	b.n	8001fca <get_pack_currentPack+0x46>
		if (CANRX.ExtId == P3ID)
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	4a0a      	ldr	r2, [pc, #40]	; (8001fdc <get_pack_currentPack+0x58>)
 8001fb4:	4293      	cmp	r3, r2
 8001fb6:	d101      	bne.n	8001fbc <get_pack_currentPack+0x38>
			return 6;
 8001fb8:	2306      	movs	r3, #6
 8001fba:	e006      	b.n	8001fca <get_pack_currentPack+0x46>
		if (CANRX.ExtId == P4ID)
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	4a08      	ldr	r2, [pc, #32]	; (8001fe0 <get_pack_currentPack+0x5c>)
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	d101      	bne.n	8001fc8 <get_pack_currentPack+0x44>
			return 7;
 8001fc4:	2307      	movs	r3, #7
 8001fc6:	e000      	b.n	8001fca <get_pack_currentPack+0x46>
	}
	return 0;
 8001fc8:	2300      	movs	r3, #0
}
 8001fca:	4618      	mov	r0, r3
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bc90      	pop	{r4, r7}
 8001fd0:	b004      	add	sp, #16
 8001fd2:	4770      	bx	lr
 8001fd4:	0cff1081 	.word	0x0cff1081
 8001fd8:	10ff1182 	.word	0x10ff1182
 8001fdc:	10ff1283 	.word	0x10ff1283
 8001fe0:	10ff1384 	.word	0x10ff1384

08001fe4 <Analysys_DATA>:
 * CANRX:	CAN
 *
 * !!Mail_Box,ATWtrue!!
 */
void Analysys_DATA(uint8_t Pack_NO, CanRxMsg CANRX)
{
 8001fe4:	b084      	sub	sp, #16
 8001fe6:	b490      	push	{r4, r7}
 8001fe8:	b084      	sub	sp, #16
 8001fea:	af00      	add	r7, sp, #0
 8001fec:	4604      	mov	r4, r0
 8001fee:	f107 001c 	add.w	r0, r7, #28
 8001ff2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8001ff6:	4623      	mov	r3, r4
 8001ff8:	71fb      	strb	r3, [r7, #7]
	int mail_box = 0;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	60fb      	str	r3, [r7, #12]

	if (Pack_NO == 1)
 8001ffe:	79fb      	ldrb	r3, [r7, #7]
 8002000:	2b01      	cmp	r3, #1
 8002002:	f040 809e 	bne.w	8002142 <Analysys_DATA+0x15e>
	{
		if (Pack1.Mail_Box[0].ATW)
 8002006:	4b9c      	ldr	r3, [pc, #624]	; (8002278 <Analysys_DATA+0x294>)
 8002008:	7cdb      	ldrb	r3, [r3, #19]
 800200a:	2b00      	cmp	r3, #0
 800200c:	d002      	beq.n	8002014 <Analysys_DATA+0x30>
			mail_box = 0;
 800200e:	2300      	movs	r3, #0
 8002010:	60fb      	str	r3, [r7, #12]
 8002012:	e00d      	b.n	8002030 <Analysys_DATA+0x4c>
		else if (Pack1.Mail_Box[1].ATW)
 8002014:	4b98      	ldr	r3, [pc, #608]	; (8002278 <Analysys_DATA+0x294>)
 8002016:	7fdb      	ldrb	r3, [r3, #31]
 8002018:	2b00      	cmp	r3, #0
 800201a:	d002      	beq.n	8002022 <Analysys_DATA+0x3e>
			mail_box = 1;
 800201c:	2301      	movs	r3, #1
 800201e:	60fb      	str	r3, [r7, #12]
 8002020:	e006      	b.n	8002030 <Analysys_DATA+0x4c>
		else if (Pack1.Mail_Box[2].ATW)
 8002022:	4b95      	ldr	r3, [pc, #596]	; (8002278 <Analysys_DATA+0x294>)
 8002024:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8002028:	2b00      	cmp	r3, #0
 800202a:	d001      	beq.n	8002030 <Analysys_DATA+0x4c>
			mail_box = 2;
 800202c:	2302      	movs	r3, #2
 800202e:	60fb      	str	r3, [r7, #12]
		Pack1.Mail_Box[mail_box].total_pack = (CANRX.Data[0] & 0xF0) >> 4;
 8002030:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002034:	091b      	lsrs	r3, r3, #4
 8002036:	b2d8      	uxtb	r0, r3
 8002038:	498f      	ldr	r1, [pc, #572]	; (8002278 <Analysys_DATA+0x294>)
 800203a:	68fa      	ldr	r2, [r7, #12]
 800203c:	4613      	mov	r3, r2
 800203e:	005b      	lsls	r3, r3, #1
 8002040:	4413      	add	r3, r2
 8002042:	009b      	lsls	r3, r3, #2
 8002044:	440b      	add	r3, r1
 8002046:	3308      	adds	r3, #8
 8002048:	4602      	mov	r2, r0
 800204a:	701a      	strb	r2, [r3, #0]
		Pack1.Mail_Box[mail_box].current_pack = (CANRX.Data[0] & 0x0F);
 800204c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002050:	f003 030f 	and.w	r3, r3, #15
 8002054:	b2d8      	uxtb	r0, r3
 8002056:	4988      	ldr	r1, [pc, #544]	; (8002278 <Analysys_DATA+0x294>)
 8002058:	68fa      	ldr	r2, [r7, #12]
 800205a:	4613      	mov	r3, r2
 800205c:	005b      	lsls	r3, r3, #1
 800205e:	4413      	add	r3, r2
 8002060:	009b      	lsls	r3, r3, #2
 8002062:	440b      	add	r3, r1
 8002064:	3309      	adds	r3, #9
 8002066:	4602      	mov	r2, r0
 8002068:	701a      	strb	r2, [r3, #0]
		Pack1.Mail_Box[mail_box].whell_speed = (CANRX.Data[1] & 0xFE) >> 1;
 800206a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800206e:	085b      	lsrs	r3, r3, #1
 8002070:	b2d8      	uxtb	r0, r3
 8002072:	4981      	ldr	r1, [pc, #516]	; (8002278 <Analysys_DATA+0x294>)
 8002074:	68fa      	ldr	r2, [r7, #12]
 8002076:	4613      	mov	r3, r2
 8002078:	005b      	lsls	r3, r3, #1
 800207a:	4413      	add	r3, r2
 800207c:	009b      	lsls	r3, r3, #2
 800207e:	440b      	add	r3, r1
 8002080:	330a      	adds	r3, #10
 8002082:	4602      	mov	r2, r0
 8002084:	701a      	strb	r2, [r3, #0]
		Pack1.Mail_Box[mail_box].is_on_work = (CANRX.Data[1] & 0x01);
 8002086:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800208a:	f003 0301 	and.w	r3, r3, #1
 800208e:	2b00      	cmp	r3, #0
 8002090:	bf14      	ite	ne
 8002092:	2301      	movne	r3, #1
 8002094:	2300      	moveq	r3, #0
 8002096:	b2d8      	uxtb	r0, r3
 8002098:	4977      	ldr	r1, [pc, #476]	; (8002278 <Analysys_DATA+0x294>)
 800209a:	68fa      	ldr	r2, [r7, #12]
 800209c:	4613      	mov	r3, r2
 800209e:	005b      	lsls	r3, r3, #1
 80020a0:	4413      	add	r3, r2
 80020a2:	009b      	lsls	r3, r3, #2
 80020a4:	440b      	add	r3, r1
 80020a6:	330b      	adds	r3, #11
 80020a8:	4602      	mov	r2, r0
 80020aa:	701a      	strb	r2, [r3, #0]
		Pack1.Mail_Box[mail_box].ultrasonic_sensor = (CANRX.Data[3] << 8) | CANRX.Data[2];
 80020ac:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 80020b0:	021b      	lsls	r3, r3, #8
 80020b2:	b21a      	sxth	r2, r3
 80020b4:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 80020b8:	b21b      	sxth	r3, r3
 80020ba:	4313      	orrs	r3, r2
 80020bc:	b21b      	sxth	r3, r3
 80020be:	b298      	uxth	r0, r3
 80020c0:	496d      	ldr	r1, [pc, #436]	; (8002278 <Analysys_DATA+0x294>)
 80020c2:	68fa      	ldr	r2, [r7, #12]
 80020c4:	4613      	mov	r3, r2
 80020c6:	005b      	lsls	r3, r3, #1
 80020c8:	4413      	add	r3, r2
 80020ca:	009b      	lsls	r3, r3, #2
 80020cc:	440b      	add	r3, r1
 80020ce:	330c      	adds	r3, #12
 80020d0:	4602      	mov	r2, r0
 80020d2:	801a      	strh	r2, [r3, #0]
		Pack1.Mail_Box[mail_box].rotating_speed = CANRX.Data[4];
 80020d4:	f897 002b 	ldrb.w	r0, [r7, #43]	; 0x2b
 80020d8:	4967      	ldr	r1, [pc, #412]	; (8002278 <Analysys_DATA+0x294>)
 80020da:	68fa      	ldr	r2, [r7, #12]
 80020dc:	4613      	mov	r3, r2
 80020de:	005b      	lsls	r3, r3, #1
 80020e0:	4413      	add	r3, r2
 80020e2:	009b      	lsls	r3, r3, #2
 80020e4:	440b      	add	r3, r1
 80020e6:	330e      	adds	r3, #14
 80020e8:	4602      	mov	r2, r0
 80020ea:	701a      	strb	r2, [r3, #0]
		Pack1.Mail_Box[mail_box].drive_speed = (CANRX.Data[6] << 8) | CANRX.Data[5];
 80020ec:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80020f0:	021b      	lsls	r3, r3, #8
 80020f2:	b21a      	sxth	r2, r3
 80020f4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80020f8:	b21b      	sxth	r3, r3
 80020fa:	4313      	orrs	r3, r2
 80020fc:	b21b      	sxth	r3, r3
 80020fe:	b298      	uxth	r0, r3
 8002100:	495d      	ldr	r1, [pc, #372]	; (8002278 <Analysys_DATA+0x294>)
 8002102:	68fa      	ldr	r2, [r7, #12]
 8002104:	4613      	mov	r3, r2
 8002106:	005b      	lsls	r3, r3, #1
 8002108:	4413      	add	r3, r2
 800210a:	009b      	lsls	r3, r3, #2
 800210c:	440b      	add	r3, r1
 800210e:	3310      	adds	r3, #16
 8002110:	4602      	mov	r2, r0
 8002112:	801a      	strh	r2, [r3, #0]
		Pack1.Mail_Box[mail_box].car_speed = CANRX.Data[7];
 8002114:	f897 002e 	ldrb.w	r0, [r7, #46]	; 0x2e
 8002118:	4957      	ldr	r1, [pc, #348]	; (8002278 <Analysys_DATA+0x294>)
 800211a:	68fa      	ldr	r2, [r7, #12]
 800211c:	4613      	mov	r3, r2
 800211e:	005b      	lsls	r3, r3, #1
 8002120:	4413      	add	r3, r2
 8002122:	009b      	lsls	r3, r3, #2
 8002124:	440b      	add	r3, r1
 8002126:	3312      	adds	r3, #18
 8002128:	4602      	mov	r2, r0
 800212a:	701a      	strb	r2, [r3, #0]
		Pack1.Mail_Box[mail_box].ATW = false;
 800212c:	4952      	ldr	r1, [pc, #328]	; (8002278 <Analysys_DATA+0x294>)
 800212e:	68fa      	ldr	r2, [r7, #12]
 8002130:	4613      	mov	r3, r2
 8002132:	005b      	lsls	r3, r3, #1
 8002134:	4413      	add	r3, r2
 8002136:	009b      	lsls	r3, r3, #2
 8002138:	440b      	add	r3, r1
 800213a:	3313      	adds	r3, #19
 800213c:	2200      	movs	r2, #0
 800213e:	701a      	strb	r2, [r3, #0]
		else if (Pack7.Mail_Box[2].ATW)
			mail_box = 2;
		Pack7.Mail_Box[mail_box].float_value = CANRX.Data[0];
		Pack7.Mail_Box[mail_box].ATW = false;
	}
}
 8002140:	e226      	b.n	8002590 <Analysys_DATA+0x5ac>
	} else if (Pack_NO == 2)
 8002142:	79fb      	ldrb	r3, [r7, #7]
 8002144:	2b02      	cmp	r3, #2
 8002146:	f040 8085 	bne.w	8002254 <Analysys_DATA+0x270>
		if (Pack2.Mail_Box[0].ATW)
 800214a:	4b4c      	ldr	r3, [pc, #304]	; (800227c <Analysys_DATA+0x298>)
 800214c:	7c5b      	ldrb	r3, [r3, #17]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d002      	beq.n	8002158 <Analysys_DATA+0x174>
			mail_box = 0;
 8002152:	2300      	movs	r3, #0
 8002154:	60fb      	str	r3, [r7, #12]
 8002156:	e00d      	b.n	8002174 <Analysys_DATA+0x190>
		else if (Pack2.Mail_Box[1].ATW)
 8002158:	4b48      	ldr	r3, [pc, #288]	; (800227c <Analysys_DATA+0x298>)
 800215a:	7edb      	ldrb	r3, [r3, #27]
 800215c:	2b00      	cmp	r3, #0
 800215e:	d002      	beq.n	8002166 <Analysys_DATA+0x182>
			mail_box = 1;
 8002160:	2301      	movs	r3, #1
 8002162:	60fb      	str	r3, [r7, #12]
 8002164:	e006      	b.n	8002174 <Analysys_DATA+0x190>
		else if (Pack2.Mail_Box[2].ATW)
 8002166:	4b45      	ldr	r3, [pc, #276]	; (800227c <Analysys_DATA+0x298>)
 8002168:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800216c:	2b00      	cmp	r3, #0
 800216e:	d001      	beq.n	8002174 <Analysys_DATA+0x190>
			mail_box = 2;
 8002170:	2302      	movs	r3, #2
 8002172:	60fb      	str	r3, [r7, #12]
		Pack2.Mail_Box[mail_box].total_pack = (CANRX.Data[0] & 0xF0) >> 4;
 8002174:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002178:	091b      	lsrs	r3, r3, #4
 800217a:	b2d8      	uxtb	r0, r3
 800217c:	493f      	ldr	r1, [pc, #252]	; (800227c <Analysys_DATA+0x298>)
 800217e:	68fa      	ldr	r2, [r7, #12]
 8002180:	4613      	mov	r3, r2
 8002182:	009b      	lsls	r3, r3, #2
 8002184:	4413      	add	r3, r2
 8002186:	005b      	lsls	r3, r3, #1
 8002188:	440b      	add	r3, r1
 800218a:	3308      	adds	r3, #8
 800218c:	4602      	mov	r2, r0
 800218e:	701a      	strb	r2, [r3, #0]
		Pack2.Mail_Box[mail_box].current_pack = (CANRX.Data[0] & 0x0F);
 8002190:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002194:	f003 030f 	and.w	r3, r3, #15
 8002198:	b2d8      	uxtb	r0, r3
 800219a:	4938      	ldr	r1, [pc, #224]	; (800227c <Analysys_DATA+0x298>)
 800219c:	68fa      	ldr	r2, [r7, #12]
 800219e:	4613      	mov	r3, r2
 80021a0:	009b      	lsls	r3, r3, #2
 80021a2:	4413      	add	r3, r2
 80021a4:	005b      	lsls	r3, r3, #1
 80021a6:	440b      	add	r3, r1
 80021a8:	3309      	adds	r3, #9
 80021aa:	4602      	mov	r2, r0
 80021ac:	701a      	strb	r2, [r3, #0]
		Pack2.Mail_Box[mail_box].roller_speed = (CANRX.Data[2] << 8) | CANRX.Data[1];
 80021ae:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 80021b2:	021b      	lsls	r3, r3, #8
 80021b4:	b21a      	sxth	r2, r3
 80021b6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80021ba:	b21b      	sxth	r3, r3
 80021bc:	4313      	orrs	r3, r2
 80021be:	b21b      	sxth	r3, r3
 80021c0:	b298      	uxth	r0, r3
 80021c2:	492e      	ldr	r1, [pc, #184]	; (800227c <Analysys_DATA+0x298>)
 80021c4:	68fa      	ldr	r2, [r7, #12]
 80021c6:	4613      	mov	r3, r2
 80021c8:	009b      	lsls	r3, r3, #2
 80021ca:	4413      	add	r3, r2
 80021cc:	005b      	lsls	r3, r3, #1
 80021ce:	440b      	add	r3, r1
 80021d0:	330a      	adds	r3, #10
 80021d2:	4602      	mov	r2, r0
 80021d4:	801a      	strh	r2, [r3, #0]
		Pack2.Mail_Box[mail_box].Yroller_speed = (CANRX.Data[4] << 8) | CANRX.Data[3];
 80021d6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80021da:	021b      	lsls	r3, r3, #8
 80021dc:	b21a      	sxth	r2, r3
 80021de:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 80021e2:	b21b      	sxth	r3, r3
 80021e4:	4313      	orrs	r3, r2
 80021e6:	b21b      	sxth	r3, r3
 80021e8:	b298      	uxth	r0, r3
 80021ea:	4924      	ldr	r1, [pc, #144]	; (800227c <Analysys_DATA+0x298>)
 80021ec:	68fa      	ldr	r2, [r7, #12]
 80021ee:	4613      	mov	r3, r2
 80021f0:	009b      	lsls	r3, r3, #2
 80021f2:	4413      	add	r3, r2
 80021f4:	005b      	lsls	r3, r3, #1
 80021f6:	440b      	add	r3, r1
 80021f8:	330c      	adds	r3, #12
 80021fa:	4602      	mov	r2, r0
 80021fc:	801a      	strh	r2, [r3, #0]
		Pack2.Mail_Box[mail_box].wind_speed = (CANRX.Data[6] << 8) | CANRX.Data[6];
 80021fe:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002202:	021b      	lsls	r3, r3, #8
 8002204:	b21a      	sxth	r2, r3
 8002206:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800220a:	b21b      	sxth	r3, r3
 800220c:	4313      	orrs	r3, r2
 800220e:	b21b      	sxth	r3, r3
 8002210:	b298      	uxth	r0, r3
 8002212:	491a      	ldr	r1, [pc, #104]	; (800227c <Analysys_DATA+0x298>)
 8002214:	68fa      	ldr	r2, [r7, #12]
 8002216:	4613      	mov	r3, r2
 8002218:	009b      	lsls	r3, r3, #2
 800221a:	4413      	add	r3, r2
 800221c:	005b      	lsls	r3, r3, #1
 800221e:	440b      	add	r3, r1
 8002220:	330e      	adds	r3, #14
 8002222:	4602      	mov	r2, r0
 8002224:	801a      	strh	r2, [r3, #0]
		Pack2.Mail_Box[mail_box].driver_speed = CANRX.Data[7];
 8002226:	f897 002e 	ldrb.w	r0, [r7, #46]	; 0x2e
 800222a:	4914      	ldr	r1, [pc, #80]	; (800227c <Analysys_DATA+0x298>)
 800222c:	68fa      	ldr	r2, [r7, #12]
 800222e:	4613      	mov	r3, r2
 8002230:	009b      	lsls	r3, r3, #2
 8002232:	4413      	add	r3, r2
 8002234:	005b      	lsls	r3, r3, #1
 8002236:	440b      	add	r3, r1
 8002238:	3310      	adds	r3, #16
 800223a:	4602      	mov	r2, r0
 800223c:	701a      	strb	r2, [r3, #0]
		Pack2.Mail_Box[mail_box].ATW = false;
 800223e:	490f      	ldr	r1, [pc, #60]	; (800227c <Analysys_DATA+0x298>)
 8002240:	68fa      	ldr	r2, [r7, #12]
 8002242:	4613      	mov	r3, r2
 8002244:	009b      	lsls	r3, r3, #2
 8002246:	4413      	add	r3, r2
 8002248:	005b      	lsls	r3, r3, #1
 800224a:	440b      	add	r3, r1
 800224c:	3311      	adds	r3, #17
 800224e:	2200      	movs	r2, #0
 8002250:	701a      	strb	r2, [r3, #0]
}
 8002252:	e19d      	b.n	8002590 <Analysys_DATA+0x5ac>
	} else if (Pack_NO == 3)
 8002254:	79fb      	ldrb	r3, [r7, #7]
 8002256:	2b03      	cmp	r3, #3
 8002258:	f040 808b 	bne.w	8002372 <Analysys_DATA+0x38e>
		if (Pack3.Mail_Box[0].ATW)
 800225c:	4b08      	ldr	r3, [pc, #32]	; (8002280 <Analysys_DATA+0x29c>)
 800225e:	7c5b      	ldrb	r3, [r3, #17]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d002      	beq.n	800226a <Analysys_DATA+0x286>
			mail_box = 0;
 8002264:	2300      	movs	r3, #0
 8002266:	60fb      	str	r3, [r7, #12]
 8002268:	e013      	b.n	8002292 <Analysys_DATA+0x2ae>
		else if (Pack3.Mail_Box[1].ATW)
 800226a:	4b05      	ldr	r3, [pc, #20]	; (8002280 <Analysys_DATA+0x29c>)
 800226c:	7edb      	ldrb	r3, [r3, #27]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d008      	beq.n	8002284 <Analysys_DATA+0x2a0>
			mail_box = 1;
 8002272:	2301      	movs	r3, #1
 8002274:	60fb      	str	r3, [r7, #12]
 8002276:	e00c      	b.n	8002292 <Analysys_DATA+0x2ae>
 8002278:	2000405c 	.word	0x2000405c
 800227c:	200004fc 	.word	0x200004fc
 8002280:	200040a0 	.word	0x200040a0
		else if (Pack3.Mail_Box[2].ATW)
 8002284:	4bb3      	ldr	r3, [pc, #716]	; (8002554 <Analysys_DATA+0x570>)
 8002286:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800228a:	2b00      	cmp	r3, #0
 800228c:	d001      	beq.n	8002292 <Analysys_DATA+0x2ae>
			mail_box = 2;
 800228e:	2302      	movs	r3, #2
 8002290:	60fb      	str	r3, [r7, #12]
		Pack3.Mail_Box[mail_box].total_pack = (CANRX.Data[0] & 0xF0) >> 4;
 8002292:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002296:	091b      	lsrs	r3, r3, #4
 8002298:	b2d8      	uxtb	r0, r3
 800229a:	49ae      	ldr	r1, [pc, #696]	; (8002554 <Analysys_DATA+0x570>)
 800229c:	68fa      	ldr	r2, [r7, #12]
 800229e:	4613      	mov	r3, r2
 80022a0:	009b      	lsls	r3, r3, #2
 80022a2:	4413      	add	r3, r2
 80022a4:	005b      	lsls	r3, r3, #1
 80022a6:	440b      	add	r3, r1
 80022a8:	3308      	adds	r3, #8
 80022aa:	4602      	mov	r2, r0
 80022ac:	701a      	strb	r2, [r3, #0]
		Pack3.Mail_Box[mail_box].current_pack = (CANRX.Data[0] & 0x0F);
 80022ae:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80022b2:	f003 030f 	and.w	r3, r3, #15
 80022b6:	b2d8      	uxtb	r0, r3
 80022b8:	49a6      	ldr	r1, [pc, #664]	; (8002554 <Analysys_DATA+0x570>)
 80022ba:	68fa      	ldr	r2, [r7, #12]
 80022bc:	4613      	mov	r3, r2
 80022be:	009b      	lsls	r3, r3, #2
 80022c0:	4413      	add	r3, r2
 80022c2:	005b      	lsls	r3, r3, #1
 80022c4:	440b      	add	r3, r1
 80022c6:	3309      	adds	r3, #9
 80022c8:	4602      	mov	r2, r0
 80022ca:	701a      	strb	r2, [r3, #0]
		Pack3.Mail_Box[mail_box].shock_speed = (CANRX.Data[2] << 8) | CANRX.Data[1];
 80022cc:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 80022d0:	021b      	lsls	r3, r3, #8
 80022d2:	b21a      	sxth	r2, r3
 80022d4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80022d8:	b21b      	sxth	r3, r3
 80022da:	4313      	orrs	r3, r2
 80022dc:	b21b      	sxth	r3, r3
 80022de:	b298      	uxth	r0, r3
 80022e0:	499c      	ldr	r1, [pc, #624]	; (8002554 <Analysys_DATA+0x570>)
 80022e2:	68fa      	ldr	r2, [r7, #12]
 80022e4:	4613      	mov	r3, r2
 80022e6:	009b      	lsls	r3, r3, #2
 80022e8:	4413      	add	r3, r2
 80022ea:	005b      	lsls	r3, r3, #1
 80022ec:	440b      	add	r3, r1
 80022ee:	330a      	adds	r3, #10
 80022f0:	4602      	mov	r2, r0
 80022f2:	801a      	strh	r2, [r3, #0]
		Pack3.Mail_Box[mail_box].Xroller_speed = (CANRX.Data[4] << 8) | CANRX.Data[3];
 80022f4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80022f8:	021b      	lsls	r3, r3, #8
 80022fa:	b21a      	sxth	r2, r3
 80022fc:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8002300:	b21b      	sxth	r3, r3
 8002302:	4313      	orrs	r3, r2
 8002304:	b21b      	sxth	r3, r3
 8002306:	b298      	uxth	r0, r3
 8002308:	4992      	ldr	r1, [pc, #584]	; (8002554 <Analysys_DATA+0x570>)
 800230a:	68fa      	ldr	r2, [r7, #12]
 800230c:	4613      	mov	r3, r2
 800230e:	009b      	lsls	r3, r3, #2
 8002310:	4413      	add	r3, r2
 8002312:	005b      	lsls	r3, r3, #1
 8002314:	440b      	add	r3, r1
 8002316:	330c      	adds	r3, #12
 8002318:	4602      	mov	r2, r0
 800231a:	801a      	strh	r2, [r3, #0]
		Pack3.Mail_Box[mail_box].Xrest_speed = (CANRX.Data[6] << 8) | CANRX.Data[5];
 800231c:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002320:	021b      	lsls	r3, r3, #8
 8002322:	b21a      	sxth	r2, r3
 8002324:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002328:	b21b      	sxth	r3, r3
 800232a:	4313      	orrs	r3, r2
 800232c:	b21b      	sxth	r3, r3
 800232e:	b298      	uxth	r0, r3
 8002330:	4988      	ldr	r1, [pc, #544]	; (8002554 <Analysys_DATA+0x570>)
 8002332:	68fa      	ldr	r2, [r7, #12]
 8002334:	4613      	mov	r3, r2
 8002336:	009b      	lsls	r3, r3, #2
 8002338:	4413      	add	r3, r2
 800233a:	005b      	lsls	r3, r3, #1
 800233c:	440b      	add	r3, r1
 800233e:	330e      	adds	r3, #14
 8002340:	4602      	mov	r2, r0
 8002342:	801a      	strh	r2, [r3, #0]
		Pack3.Mail_Box[mail_box].keep = CANRX.Data[7];
 8002344:	f897 002e 	ldrb.w	r0, [r7, #46]	; 0x2e
 8002348:	4982      	ldr	r1, [pc, #520]	; (8002554 <Analysys_DATA+0x570>)
 800234a:	68fa      	ldr	r2, [r7, #12]
 800234c:	4613      	mov	r3, r2
 800234e:	009b      	lsls	r3, r3, #2
 8002350:	4413      	add	r3, r2
 8002352:	005b      	lsls	r3, r3, #1
 8002354:	440b      	add	r3, r1
 8002356:	3310      	adds	r3, #16
 8002358:	4602      	mov	r2, r0
 800235a:	701a      	strb	r2, [r3, #0]
		Pack3.Mail_Box[mail_box].ATW = false;
 800235c:	497d      	ldr	r1, [pc, #500]	; (8002554 <Analysys_DATA+0x570>)
 800235e:	68fa      	ldr	r2, [r7, #12]
 8002360:	4613      	mov	r3, r2
 8002362:	009b      	lsls	r3, r3, #2
 8002364:	4413      	add	r3, r2
 8002366:	005b      	lsls	r3, r3, #1
 8002368:	440b      	add	r3, r1
 800236a:	3311      	adds	r3, #17
 800236c:	2200      	movs	r2, #0
 800236e:	701a      	strb	r2, [r3, #0]
}
 8002370:	e10e      	b.n	8002590 <Analysys_DATA+0x5ac>
	} else if (Pack_NO == 4)
 8002372:	79fb      	ldrb	r3, [r7, #7]
 8002374:	2b04      	cmp	r3, #4
 8002376:	d14f      	bne.n	8002418 <Analysys_DATA+0x434>
		if (Pack4.Mail_Box[0].ATW)
 8002378:	4b77      	ldr	r3, [pc, #476]	; (8002558 <Analysys_DATA+0x574>)
 800237a:	7b1b      	ldrb	r3, [r3, #12]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d002      	beq.n	8002386 <Analysys_DATA+0x3a2>
			mail_box = 0;
 8002380:	2300      	movs	r3, #0
 8002382:	60fb      	str	r3, [r7, #12]
 8002384:	e00c      	b.n	80023a0 <Analysys_DATA+0x3bc>
		else if (Pack4.Mail_Box[1].ATW)
 8002386:	4b74      	ldr	r3, [pc, #464]	; (8002558 <Analysys_DATA+0x574>)
 8002388:	7c9b      	ldrb	r3, [r3, #18]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d002      	beq.n	8002394 <Analysys_DATA+0x3b0>
			mail_box = 1;
 800238e:	2301      	movs	r3, #1
 8002390:	60fb      	str	r3, [r7, #12]
 8002392:	e005      	b.n	80023a0 <Analysys_DATA+0x3bc>
		else if (Pack4.Mail_Box[2].ATW)
 8002394:	4b70      	ldr	r3, [pc, #448]	; (8002558 <Analysys_DATA+0x574>)
 8002396:	7e1b      	ldrb	r3, [r3, #24]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d001      	beq.n	80023a0 <Analysys_DATA+0x3bc>
			mail_box = 2;
 800239c:	2302      	movs	r3, #2
 800239e:	60fb      	str	r3, [r7, #12]
		Pack4.Mail_Box[mail_box].total_pack = (CANRX.Data[0] & 0xF0) >> 4;
 80023a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80023a4:	091b      	lsrs	r3, r3, #4
 80023a6:	b2d8      	uxtb	r0, r3
 80023a8:	496b      	ldr	r1, [pc, #428]	; (8002558 <Analysys_DATA+0x574>)
 80023aa:	68fa      	ldr	r2, [r7, #12]
 80023ac:	4613      	mov	r3, r2
 80023ae:	005b      	lsls	r3, r3, #1
 80023b0:	4413      	add	r3, r2
 80023b2:	005b      	lsls	r3, r3, #1
 80023b4:	440b      	add	r3, r1
 80023b6:	3308      	adds	r3, #8
 80023b8:	4602      	mov	r2, r0
 80023ba:	701a      	strb	r2, [r3, #0]
		Pack4.Mail_Box[mail_box].current_pack = (CANRX.Data[0] & 0x0F);
 80023bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80023c0:	f003 030f 	and.w	r3, r3, #15
 80023c4:	b2d8      	uxtb	r0, r3
 80023c6:	4964      	ldr	r1, [pc, #400]	; (8002558 <Analysys_DATA+0x574>)
 80023c8:	68fa      	ldr	r2, [r7, #12]
 80023ca:	4613      	mov	r3, r2
 80023cc:	005b      	lsls	r3, r3, #1
 80023ce:	4413      	add	r3, r2
 80023d0:	005b      	lsls	r3, r3, #1
 80023d2:	440b      	add	r3, r1
 80023d4:	3309      	adds	r3, #9
 80023d6:	4602      	mov	r2, r0
 80023d8:	701a      	strb	r2, [r3, #0]
		Pack4.Mail_Box[mail_box].high = (CANRX.Data[2] << 8) | CANRX.Data[1];
 80023da:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 80023de:	021b      	lsls	r3, r3, #8
 80023e0:	b21a      	sxth	r2, r3
 80023e2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80023e6:	b21b      	sxth	r3, r3
 80023e8:	4313      	orrs	r3, r2
 80023ea:	b21b      	sxth	r3, r3
 80023ec:	b298      	uxth	r0, r3
 80023ee:	495a      	ldr	r1, [pc, #360]	; (8002558 <Analysys_DATA+0x574>)
 80023f0:	68fa      	ldr	r2, [r7, #12]
 80023f2:	4613      	mov	r3, r2
 80023f4:	005b      	lsls	r3, r3, #1
 80023f6:	4413      	add	r3, r2
 80023f8:	005b      	lsls	r3, r3, #1
 80023fa:	440b      	add	r3, r1
 80023fc:	330a      	adds	r3, #10
 80023fe:	4602      	mov	r2, r0
 8002400:	801a      	strh	r2, [r3, #0]
		Pack4.Mail_Box[mail_box].ATW = false;
 8002402:	4955      	ldr	r1, [pc, #340]	; (8002558 <Analysys_DATA+0x574>)
 8002404:	68fa      	ldr	r2, [r7, #12]
 8002406:	4613      	mov	r3, r2
 8002408:	005b      	lsls	r3, r3, #1
 800240a:	4413      	add	r3, r2
 800240c:	005b      	lsls	r3, r3, #1
 800240e:	440b      	add	r3, r1
 8002410:	330c      	adds	r3, #12
 8002412:	2200      	movs	r2, #0
 8002414:	701a      	strb	r2, [r3, #0]
}
 8002416:	e0bb      	b.n	8002590 <Analysys_DATA+0x5ac>
	} else if (Pack_NO == 5)
 8002418:	79fb      	ldrb	r3, [r7, #7]
 800241a:	2b05      	cmp	r3, #5
 800241c:	d152      	bne.n	80024c4 <Analysys_DATA+0x4e0>
		if (Pack5.Mail_Box[0].ATW)
 800241e:	4b4f      	ldr	r3, [pc, #316]	; (800255c <Analysys_DATA+0x578>)
 8002420:	7b5b      	ldrb	r3, [r3, #13]
 8002422:	2b00      	cmp	r3, #0
 8002424:	d002      	beq.n	800242c <Analysys_DATA+0x448>
			mail_box = 0;
 8002426:	2300      	movs	r3, #0
 8002428:	60fb      	str	r3, [r7, #12]
 800242a:	e00c      	b.n	8002446 <Analysys_DATA+0x462>
		else if (Pack5.Mail_Box[1].ATW)
 800242c:	4b4b      	ldr	r3, [pc, #300]	; (800255c <Analysys_DATA+0x578>)
 800242e:	7cdb      	ldrb	r3, [r3, #19]
 8002430:	2b00      	cmp	r3, #0
 8002432:	d002      	beq.n	800243a <Analysys_DATA+0x456>
			mail_box = 1;
 8002434:	2301      	movs	r3, #1
 8002436:	60fb      	str	r3, [r7, #12]
 8002438:	e005      	b.n	8002446 <Analysys_DATA+0x462>
		else if (Pack5.Mail_Box[2].ATW)
 800243a:	4b48      	ldr	r3, [pc, #288]	; (800255c <Analysys_DATA+0x578>)
 800243c:	7e5b      	ldrb	r3, [r3, #25]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d001      	beq.n	8002446 <Analysys_DATA+0x462>
			mail_box = 2;
 8002442:	2302      	movs	r3, #2
 8002444:	60fb      	str	r3, [r7, #12]
		Pack5.Mail_Box[mail_box].cleanlost_sensor = (CANRX.Data[1] << 8) | CANRX.Data[0];
 8002446:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800244a:	021b      	lsls	r3, r3, #8
 800244c:	b21a      	sxth	r2, r3
 800244e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002452:	b21b      	sxth	r3, r3
 8002454:	4313      	orrs	r3, r2
 8002456:	b21b      	sxth	r3, r3
 8002458:	b298      	uxth	r0, r3
 800245a:	4940      	ldr	r1, [pc, #256]	; (800255c <Analysys_DATA+0x578>)
 800245c:	68fa      	ldr	r2, [r7, #12]
 800245e:	4613      	mov	r3, r2
 8002460:	005b      	lsls	r3, r3, #1
 8002462:	4413      	add	r3, r2
 8002464:	005b      	lsls	r3, r3, #1
 8002466:	440b      	add	r3, r1
 8002468:	3308      	adds	r3, #8
 800246a:	4602      	mov	r2, r0
 800246c:	801a      	strh	r2, [r3, #0]
		Pack5.Mail_Box[mail_box].cliplost_sensor = (CANRX.Data[3] << 8) | CANRX.Data[2];
 800246e:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8002472:	021b      	lsls	r3, r3, #8
 8002474:	b21a      	sxth	r2, r3
 8002476:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800247a:	b21b      	sxth	r3, r3
 800247c:	4313      	orrs	r3, r2
 800247e:	b21b      	sxth	r3, r3
 8002480:	b298      	uxth	r0, r3
 8002482:	4936      	ldr	r1, [pc, #216]	; (800255c <Analysys_DATA+0x578>)
 8002484:	68fa      	ldr	r2, [r7, #12]
 8002486:	4613      	mov	r3, r2
 8002488:	005b      	lsls	r3, r3, #1
 800248a:	4413      	add	r3, r2
 800248c:	005b      	lsls	r3, r3, #1
 800248e:	440b      	add	r3, r1
 8002490:	330a      	adds	r3, #10
 8002492:	4602      	mov	r2, r0
 8002494:	801a      	strh	r2, [r3, #0]
		Pack5.Mail_Box[mail_box].angle = CANRX.Data[4];
 8002496:	f897 002b 	ldrb.w	r0, [r7, #43]	; 0x2b
 800249a:	4930      	ldr	r1, [pc, #192]	; (800255c <Analysys_DATA+0x578>)
 800249c:	68fa      	ldr	r2, [r7, #12]
 800249e:	4613      	mov	r3, r2
 80024a0:	005b      	lsls	r3, r3, #1
 80024a2:	4413      	add	r3, r2
 80024a4:	005b      	lsls	r3, r3, #1
 80024a6:	440b      	add	r3, r1
 80024a8:	330c      	adds	r3, #12
 80024aa:	4602      	mov	r2, r0
 80024ac:	701a      	strb	r2, [r3, #0]
		Pack5.Mail_Box[mail_box].ATW = false;
 80024ae:	492b      	ldr	r1, [pc, #172]	; (800255c <Analysys_DATA+0x578>)
 80024b0:	68fa      	ldr	r2, [r7, #12]
 80024b2:	4613      	mov	r3, r2
 80024b4:	005b      	lsls	r3, r3, #1
 80024b6:	4413      	add	r3, r2
 80024b8:	005b      	lsls	r3, r3, #1
 80024ba:	440b      	add	r3, r1
 80024bc:	330d      	adds	r3, #13
 80024be:	2200      	movs	r2, #0
 80024c0:	701a      	strb	r2, [r3, #0]
}
 80024c2:	e065      	b.n	8002590 <Analysys_DATA+0x5ac>
	} else if (Pack_NO == 6)
 80024c4:	79fb      	ldrb	r3, [r7, #7]
 80024c6:	2b06      	cmp	r3, #6
 80024c8:	d133      	bne.n	8002532 <Analysys_DATA+0x54e>
		if (Pack6.Mail_Box[0].ATW)
 80024ca:	4b25      	ldr	r3, [pc, #148]	; (8002560 <Analysys_DATA+0x57c>)
 80024cc:	7a9b      	ldrb	r3, [r3, #10]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d002      	beq.n	80024d8 <Analysys_DATA+0x4f4>
			mail_box = 0;
 80024d2:	2300      	movs	r3, #0
 80024d4:	60fb      	str	r3, [r7, #12]
 80024d6:	e00c      	b.n	80024f2 <Analysys_DATA+0x50e>
		else if (Pack6.Mail_Box[1].ATW)
 80024d8:	4b21      	ldr	r3, [pc, #132]	; (8002560 <Analysys_DATA+0x57c>)
 80024da:	7b5b      	ldrb	r3, [r3, #13]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d002      	beq.n	80024e6 <Analysys_DATA+0x502>
			mail_box = 1;
 80024e0:	2301      	movs	r3, #1
 80024e2:	60fb      	str	r3, [r7, #12]
 80024e4:	e005      	b.n	80024f2 <Analysys_DATA+0x50e>
		else if (Pack6.Mail_Box[2].ATW)
 80024e6:	4b1e      	ldr	r3, [pc, #120]	; (8002560 <Analysys_DATA+0x57c>)
 80024e8:	7c1b      	ldrb	r3, [r3, #16]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d001      	beq.n	80024f2 <Analysys_DATA+0x50e>
			mail_box = 2;
 80024ee:	2302      	movs	r3, #2
 80024f0:	60fb      	str	r3, [r7, #12]
		Pack6.Mail_Box[mail_box].pure_value = CANRX.Data[0];
 80024f2:	f897 0027 	ldrb.w	r0, [r7, #39]	; 0x27
 80024f6:	491a      	ldr	r1, [pc, #104]	; (8002560 <Analysys_DATA+0x57c>)
 80024f8:	68fa      	ldr	r2, [r7, #12]
 80024fa:	4613      	mov	r3, r2
 80024fc:	005b      	lsls	r3, r3, #1
 80024fe:	4413      	add	r3, r2
 8002500:	440b      	add	r3, r1
 8002502:	3308      	adds	r3, #8
 8002504:	4602      	mov	r2, r0
 8002506:	701a      	strb	r2, [r3, #0]
		Pack6.Mail_Box[mail_box].break_value = CANRX.Data[1];
 8002508:	f897 0028 	ldrb.w	r0, [r7, #40]	; 0x28
 800250c:	4914      	ldr	r1, [pc, #80]	; (8002560 <Analysys_DATA+0x57c>)
 800250e:	68fa      	ldr	r2, [r7, #12]
 8002510:	4613      	mov	r3, r2
 8002512:	005b      	lsls	r3, r3, #1
 8002514:	4413      	add	r3, r2
 8002516:	440b      	add	r3, r1
 8002518:	3309      	adds	r3, #9
 800251a:	4602      	mov	r2, r0
 800251c:	701a      	strb	r2, [r3, #0]
		Pack6.Mail_Box[mail_box].ATW = false;
 800251e:	4910      	ldr	r1, [pc, #64]	; (8002560 <Analysys_DATA+0x57c>)
 8002520:	68fa      	ldr	r2, [r7, #12]
 8002522:	4613      	mov	r3, r2
 8002524:	005b      	lsls	r3, r3, #1
 8002526:	4413      	add	r3, r2
 8002528:	440b      	add	r3, r1
 800252a:	330a      	adds	r3, #10
 800252c:	2200      	movs	r2, #0
 800252e:	701a      	strb	r2, [r3, #0]
}
 8002530:	e02e      	b.n	8002590 <Analysys_DATA+0x5ac>
	} else if (Pack_NO == 7)
 8002532:	79fb      	ldrb	r3, [r7, #7]
 8002534:	2b07      	cmp	r3, #7
 8002536:	d12b      	bne.n	8002590 <Analysys_DATA+0x5ac>
		if (Pack7.Mail_Box[0].ATW)
 8002538:	4b0a      	ldr	r3, [pc, #40]	; (8002564 <Analysys_DATA+0x580>)
 800253a:	7a5b      	ldrb	r3, [r3, #9]
 800253c:	2b00      	cmp	r3, #0
 800253e:	d002      	beq.n	8002546 <Analysys_DATA+0x562>
			mail_box = 0;
 8002540:	2300      	movs	r3, #0
 8002542:	60fb      	str	r3, [r7, #12]
 8002544:	e016      	b.n	8002574 <Analysys_DATA+0x590>
		else if (Pack7.Mail_Box[1].ATW)
 8002546:	4b07      	ldr	r3, [pc, #28]	; (8002564 <Analysys_DATA+0x580>)
 8002548:	7adb      	ldrb	r3, [r3, #11]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d00c      	beq.n	8002568 <Analysys_DATA+0x584>
			mail_box = 1;
 800254e:	2301      	movs	r3, #1
 8002550:	60fb      	str	r3, [r7, #12]
 8002552:	e00f      	b.n	8002574 <Analysys_DATA+0x590>
 8002554:	200040a0 	.word	0x200040a0
 8002558:	2000403c 	.word	0x2000403c
 800255c:	200004dc 	.word	0x200004dc
 8002560:	200040cc 	.word	0x200040cc
 8002564:	2000408c 	.word	0x2000408c
		else if (Pack7.Mail_Box[2].ATW)
 8002568:	4b0c      	ldr	r3, [pc, #48]	; (800259c <Analysys_DATA+0x5b8>)
 800256a:	7b5b      	ldrb	r3, [r3, #13]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d001      	beq.n	8002574 <Analysys_DATA+0x590>
			mail_box = 2;
 8002570:	2302      	movs	r3, #2
 8002572:	60fb      	str	r3, [r7, #12]
		Pack7.Mail_Box[mail_box].float_value = CANRX.Data[0];
 8002574:	f897 1027 	ldrb.w	r1, [r7, #39]	; 0x27
 8002578:	4a08      	ldr	r2, [pc, #32]	; (800259c <Analysys_DATA+0x5b8>)
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	3304      	adds	r3, #4
 800257e:	f802 1013 	strb.w	r1, [r2, r3, lsl #1]
		Pack7.Mail_Box[mail_box].ATW = false;
 8002582:	4a06      	ldr	r2, [pc, #24]	; (800259c <Analysys_DATA+0x5b8>)
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	3304      	adds	r3, #4
 8002588:	005b      	lsls	r3, r3, #1
 800258a:	4413      	add	r3, r2
 800258c:	2200      	movs	r2, #0
 800258e:	705a      	strb	r2, [r3, #1]
}
 8002590:	bf00      	nop
 8002592:	3710      	adds	r7, #16
 8002594:	46bd      	mov	sp, r7
 8002596:	bc90      	pop	{r4, r7}
 8002598:	b004      	add	sp, #16
 800259a:	4770      	bx	lr
 800259c:	2000408c 	.word	0x2000408c

080025a0 <iscontants>:

bool iscontants(char *str, char *cmd)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b086      	sub	sp, #24
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
 80025a8:	6039      	str	r1, [r7, #0]
	int i = 0, start = 0, count = 0;
 80025aa:	2300      	movs	r3, #0
 80025ac:	617b      	str	r3, [r7, #20]
 80025ae:	2300      	movs	r3, #0
 80025b0:	613b      	str	r3, [r7, #16]
 80025b2:	2300      	movs	r3, #0
 80025b4:	60fb      	str	r3, [r7, #12]
	uint8_t lens = strlen(cmd);
 80025b6:	6838      	ldr	r0, [r7, #0]
 80025b8:	f7fd fe34 	bl	8000224 <strlen>
 80025bc:	4603      	mov	r3, r0
 80025be:	72fb      	strb	r3, [r7, #11]
	for (i = 0; i < strlen(str); i++)
 80025c0:	2300      	movs	r3, #0
 80025c2:	617b      	str	r3, [r7, #20]
 80025c4:	e017      	b.n	80025f6 <iscontants+0x56>
	{
		if (*(str + i) == *cmd)
 80025c6:	697b      	ldr	r3, [r7, #20]
 80025c8:	687a      	ldr	r2, [r7, #4]
 80025ca:	4413      	add	r3, r2
 80025cc:	781a      	ldrb	r2, [r3, #0]
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	781b      	ldrb	r3, [r3, #0]
 80025d2:	429a      	cmp	r2, r3
 80025d4:	d10c      	bne.n	80025f0 <iscontants+0x50>
		{
			if (*(str + i + 1) == *(cmd + 1))
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	3301      	adds	r3, #1
 80025da:	687a      	ldr	r2, [r7, #4]
 80025dc:	4413      	add	r3, r2
 80025de:	781a      	ldrb	r2, [r3, #0]
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	3301      	adds	r3, #1
 80025e4:	781b      	ldrb	r3, [r3, #0]
 80025e6:	429a      	cmp	r2, r3
 80025e8:	d102      	bne.n	80025f0 <iscontants+0x50>
			{
				start = i;
 80025ea:	697b      	ldr	r3, [r7, #20]
 80025ec:	613b      	str	r3, [r7, #16]
				break;
 80025ee:	e009      	b.n	8002604 <iscontants+0x64>
	for (i = 0; i < strlen(str); i++)
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	3301      	adds	r3, #1
 80025f4:	617b      	str	r3, [r7, #20]
 80025f6:	6878      	ldr	r0, [r7, #4]
 80025f8:	f7fd fe14 	bl	8000224 <strlen>
 80025fc:	4602      	mov	r2, r0
 80025fe:	697b      	ldr	r3, [r7, #20]
 8002600:	429a      	cmp	r2, r3
 8002602:	d8e0      	bhi.n	80025c6 <iscontants+0x26>
			}
		}
	}

	for (i = 0; i < lens; i++)
 8002604:	2300      	movs	r3, #0
 8002606:	617b      	str	r3, [r7, #20]
 8002608:	e011      	b.n	800262e <iscontants+0x8e>
	{
		if (*(str + start + i) == *(cmd + i))
 800260a:	693a      	ldr	r2, [r7, #16]
 800260c:	697b      	ldr	r3, [r7, #20]
 800260e:	4413      	add	r3, r2
 8002610:	687a      	ldr	r2, [r7, #4]
 8002612:	4413      	add	r3, r2
 8002614:	781a      	ldrb	r2, [r3, #0]
 8002616:	697b      	ldr	r3, [r7, #20]
 8002618:	6839      	ldr	r1, [r7, #0]
 800261a:	440b      	add	r3, r1
 800261c:	781b      	ldrb	r3, [r3, #0]
 800261e:	429a      	cmp	r2, r3
 8002620:	d10a      	bne.n	8002638 <iscontants+0x98>
			count++;
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	3301      	adds	r3, #1
 8002626:	60fb      	str	r3, [r7, #12]
	for (i = 0; i < lens; i++)
 8002628:	697b      	ldr	r3, [r7, #20]
 800262a:	3301      	adds	r3, #1
 800262c:	617b      	str	r3, [r7, #20]
 800262e:	7afa      	ldrb	r2, [r7, #11]
 8002630:	697b      	ldr	r3, [r7, #20]
 8002632:	429a      	cmp	r2, r3
 8002634:	dce9      	bgt.n	800260a <iscontants+0x6a>
 8002636:	e000      	b.n	800263a <iscontants+0x9a>
		else
			break;
 8002638:	bf00      	nop
	}

	if (count == lens)
 800263a:	7afa      	ldrb	r2, [r7, #11]
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	429a      	cmp	r2, r3
 8002640:	d101      	bne.n	8002646 <iscontants+0xa6>
		return true;
 8002642:	2301      	movs	r3, #1
 8002644:	e000      	b.n	8002648 <iscontants+0xa8>
	else
		return false;
 8002646:	2300      	movs	r3, #0

}
 8002648:	4618      	mov	r0, r3
 800264a:	3718      	adds	r7, #24
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}

08002650 <send_cmd>:

void send_cmd(char *str)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b082      	sub	sp, #8
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
	printf(str);
 8002658:	6878      	ldr	r0, [r7, #4]
 800265a:	f001 fcad 	bl	8003fb8 <iprintf>
	cmd_axis++;
 800265e:	4b08      	ldr	r3, [pc, #32]	; (8002680 <send_cmd+0x30>)
 8002660:	781b      	ldrb	r3, [r3, #0]
 8002662:	3301      	adds	r3, #1
 8002664:	b2da      	uxtb	r2, r3
 8002666:	4b06      	ldr	r3, [pc, #24]	; (8002680 <send_cmd+0x30>)
 8002668:	701a      	strb	r2, [r3, #0]
	x_axis = 0;
 800266a:	4b06      	ldr	r3, [pc, #24]	; (8002684 <send_cmd+0x34>)
 800266c:	2200      	movs	r2, #0
 800266e:	701a      	strb	r2, [r3, #0]
	y_axis = 0;
 8002670:	4b05      	ldr	r3, [pc, #20]	; (8002688 <send_cmd+0x38>)
 8002672:	2200      	movs	r2, #0
 8002674:	701a      	strb	r2, [r3, #0]
}
 8002676:	bf00      	nop
 8002678:	3708      	adds	r7, #8
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}
 800267e:	bf00      	nop
 8002680:	2000004a 	.word	0x2000004a
 8002684:	20000048 	.word	0x20000048
 8002688:	20000049 	.word	0x20000049

0800268c <check_receives>:

bool check_receives(uint8_t cmd_number, char *cmd)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b08a      	sub	sp, #40	; 0x28
 8002690:	af00      	add	r7, sp, #0
 8002692:	4603      	mov	r3, r0
 8002694:	6039      	str	r1, [r7, #0]
 8002696:	71fb      	strb	r3, [r7, #7]
	int i = 0, j = 0;
 8002698:	2300      	movs	r3, #0
 800269a:	627b      	str	r3, [r7, #36]	; 0x24
 800269c:	2300      	movs	r3, #0
 800269e:	623b      	str	r3, [r7, #32]
	char str[20] = { '\0' };
 80026a0:	f107 030c 	add.w	r3, r7, #12
 80026a4:	2200      	movs	r2, #0
 80026a6:	601a      	str	r2, [r3, #0]
 80026a8:	605a      	str	r2, [r3, #4]
 80026aa:	609a      	str	r2, [r3, #8]
 80026ac:	60da      	str	r2, [r3, #12]
 80026ae:	611a      	str	r2, [r3, #16]
	for (i = 0; i < y_axis; i++)
 80026b0:	2300      	movs	r3, #0
 80026b2:	627b      	str	r3, [r7, #36]	; 0x24
 80026b4:	e044      	b.n	8002740 <check_receives+0xb4>
	{
		for (j = 0; j < receives[cmd_number][i][99] - 2; j++)
 80026b6:	2300      	movs	r3, #0
 80026b8:	623b      	str	r3, [r7, #32]
 80026ba:	e017      	b.n	80026ec <check_receives+0x60>
		{
			str[j] = receives[cmd_number][i][j];
 80026bc:	79fb      	ldrb	r3, [r7, #7]
 80026be:	4926      	ldr	r1, [pc, #152]	; (8002758 <check_receives+0xcc>)
 80026c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026c2:	2064      	movs	r0, #100	; 0x64
 80026c4:	fb00 f202 	mul.w	r2, r0, r2
 80026c8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80026cc:	fb00 f303 	mul.w	r3, r0, r3
 80026d0:	4413      	add	r3, r2
 80026d2:	18ca      	adds	r2, r1, r3
 80026d4:	6a3b      	ldr	r3, [r7, #32]
 80026d6:	4413      	add	r3, r2
 80026d8:	7819      	ldrb	r1, [r3, #0]
 80026da:	f107 020c 	add.w	r2, r7, #12
 80026de:	6a3b      	ldr	r3, [r7, #32]
 80026e0:	4413      	add	r3, r2
 80026e2:	460a      	mov	r2, r1
 80026e4:	701a      	strb	r2, [r3, #0]
		for (j = 0; j < receives[cmd_number][i][99] - 2; j++)
 80026e6:	6a3b      	ldr	r3, [r7, #32]
 80026e8:	3301      	adds	r3, #1
 80026ea:	623b      	str	r3, [r7, #32]
 80026ec:	79fb      	ldrb	r3, [r7, #7]
 80026ee:	491a      	ldr	r1, [pc, #104]	; (8002758 <check_receives+0xcc>)
 80026f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026f2:	2064      	movs	r0, #100	; 0x64
 80026f4:	fb00 f202 	mul.w	r2, r0, r2
 80026f8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80026fc:	fb00 f303 	mul.w	r3, r0, r3
 8002700:	4413      	add	r3, r2
 8002702:	440b      	add	r3, r1
 8002704:	3363      	adds	r3, #99	; 0x63
 8002706:	781b      	ldrb	r3, [r3, #0]
 8002708:	1e9a      	subs	r2, r3, #2
 800270a:	6a3b      	ldr	r3, [r7, #32]
 800270c:	429a      	cmp	r2, r3
 800270e:	dcd5      	bgt.n	80026bc <check_receives+0x30>
		}
		if (str[0] == '\0' || str[0] == '\r' || str[0] == '\n')
 8002710:	7b3b      	ldrb	r3, [r7, #12]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d010      	beq.n	8002738 <check_receives+0xac>
 8002716:	7b3b      	ldrb	r3, [r7, #12]
 8002718:	2b0d      	cmp	r3, #13
 800271a:	d00d      	beq.n	8002738 <check_receives+0xac>
 800271c:	7b3b      	ldrb	r3, [r7, #12]
 800271e:	2b0a      	cmp	r3, #10
 8002720:	d00a      	beq.n	8002738 <check_receives+0xac>
		{
			continue;
		} else if (iscontants(str, cmd))
 8002722:	f107 030c 	add.w	r3, r7, #12
 8002726:	6839      	ldr	r1, [r7, #0]
 8002728:	4618      	mov	r0, r3
 800272a:	f7ff ff39 	bl	80025a0 <iscontants>
 800272e:	4603      	mov	r3, r0
 8002730:	2b00      	cmp	r3, #0
 8002732:	d002      	beq.n	800273a <check_receives+0xae>
			return true;
 8002734:	2301      	movs	r3, #1
 8002736:	e00a      	b.n	800274e <check_receives+0xc2>
			continue;
 8002738:	bf00      	nop
	for (i = 0; i < y_axis; i++)
 800273a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800273c:	3301      	adds	r3, #1
 800273e:	627b      	str	r3, [r7, #36]	; 0x24
 8002740:	4b06      	ldr	r3, [pc, #24]	; (800275c <check_receives+0xd0>)
 8002742:	781b      	ldrb	r3, [r3, #0]
 8002744:	461a      	mov	r2, r3
 8002746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002748:	429a      	cmp	r2, r3
 800274a:	dcb4      	bgt.n	80026b6 <check_receives+0x2a>
	}
	return false;
 800274c:	2300      	movs	r3, #0
}
 800274e:	4618      	mov	r0, r3
 8002750:	3728      	adds	r7, #40	; 0x28
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop
 8002758:	200005a4 	.word	0x200005a4
 800275c:	20000049 	.word	0x20000049

08002760 <BC28_RESET>:

void BC28_RESET()
{
 8002760:	b580      	push	{r7, lr}
 8002762:	af00      	add	r7, sp, #0
	digitalWriteB(GPIO_Pin_5, LOW);
 8002764:	2200      	movs	r2, #0
 8002766:	2120      	movs	r1, #32
 8002768:	4807      	ldr	r0, [pc, #28]	; (8002788 <BC28_RESET+0x28>)
 800276a:	f7fe fa76 	bl	8000c5a <GPIO_WriteBit>
	delay_us(3000000);
 800276e:	4807      	ldr	r0, [pc, #28]	; (800278c <BC28_RESET+0x2c>)
 8002770:	f000 fba4 	bl	8002ebc <delay_us>
	digitalWriteB(GPIO_Pin_5, HIGH);
 8002774:	2201      	movs	r2, #1
 8002776:	2120      	movs	r1, #32
 8002778:	4803      	ldr	r0, [pc, #12]	; (8002788 <BC28_RESET+0x28>)
 800277a:	f7fe fa6e 	bl	8000c5a <GPIO_WriteBit>
	NVIC_SystemReset();
 800277e:	f7ff fa87 	bl	8001c90 <NVIC_SystemReset>
}
 8002782:	bf00      	nop
 8002784:	bd80      	pop	{r7, pc}
 8002786:	bf00      	nop
 8002788:	40010c00 	.word	0x40010c00
 800278c:	002dc6c0 	.word	0x002dc6c0

08002790 <BC28_Init>:

void BC28_Init()
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b082      	sub	sp, #8
 8002794:	af00      	add	r7, sp, #0
	count = 0;
 8002796:	4b5f      	ldr	r3, [pc, #380]	; (8002914 <BC28_Init+0x184>)
 8002798:	2200      	movs	r2, #0
 800279a:	601a      	str	r2, [r3, #0]
	y_axis = 0;
 800279c:	4b5e      	ldr	r3, [pc, #376]	; (8002918 <BC28_Init+0x188>)
 800279e:	2200      	movs	r2, #0
 80027a0:	701a      	strb	r2, [r3, #0]
	x_axis = 0;
 80027a2:	4b5e      	ldr	r3, [pc, #376]	; (800291c <BC28_Init+0x18c>)
 80027a4:	2200      	movs	r2, #0
 80027a6:	701a      	strb	r2, [r3, #0]
	cmd_axis = 0;
 80027a8:	4b5d      	ldr	r3, [pc, #372]	; (8002920 <BC28_Init+0x190>)
 80027aa:	2200      	movs	r2, #0
 80027ac:	701a      	strb	r2, [r3, #0]
	send_cmd("ATE0 \r\n");	//
 80027ae:	485d      	ldr	r0, [pc, #372]	; (8002924 <BC28_Init+0x194>)
 80027b0:	f7ff ff4e 	bl	8002650 <send_cmd>
	delay_us(1000000);
 80027b4:	485c      	ldr	r0, [pc, #368]	; (8002928 <BC28_Init+0x198>)
 80027b6:	f000 fb81 	bl	8002ebc <delay_us>
	while (!check_receives(1, "OK"))	//2"ok"
 80027ba:	bf00      	nop
 80027bc:	495b      	ldr	r1, [pc, #364]	; (800292c <BC28_Init+0x19c>)
 80027be:	2001      	movs	r0, #1
 80027c0:	f7ff ff64 	bl	800268c <check_receives>
 80027c4:	4603      	mov	r3, r0
 80027c6:	f083 0301 	eor.w	r3, r3, #1
 80027ca:	b2db      	uxtb	r3, r3
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d1f5      	bne.n	80027bc <BC28_Init+0x2c>
	{
		;
	}

	send_cmd(
 80027d0:	4857      	ldr	r0, [pc, #348]	; (8002930 <BC28_Init+0x1a0>)
 80027d2:	f7ff ff3d 	bl	8002650 <send_cmd>
	        "AT+QMTCFG=\"aliauth\",0,\"a1f2CH9BSx7\",\"ZRH_4G\",\"TEnbrWdkBXfLkca73A9Nhyzqe9o19HM6\" \r\n");//
	delay_us(1000000);	//1s
 80027d6:	4854      	ldr	r0, [pc, #336]	; (8002928 <BC28_Init+0x198>)
 80027d8:	f000 fb70 	bl	8002ebc <delay_us>

	send_cmd("AT+QMTOPEN=0,\"iot-as-mqtt.cn-shanghai.aliyuncs.com\",1883 \r\n");	//
 80027dc:	4855      	ldr	r0, [pc, #340]	; (8002934 <BC28_Init+0x1a4>)
 80027de:	f7ff ff37 	bl	8002650 <send_cmd>
	delay_us(1000000);	//1s
 80027e2:	4851      	ldr	r0, [pc, #324]	; (8002928 <BC28_Init+0x198>)
 80027e4:	f000 fb6a 	bl	8002ebc <delay_us>

	if (check_receives(3, "ERROR"))
 80027e8:	4953      	ldr	r1, [pc, #332]	; (8002938 <BC28_Init+0x1a8>)
 80027ea:	2003      	movs	r0, #3
 80027ec:	f7ff ff4e 	bl	800268c <check_receives>
 80027f0:	4603      	mov	r3, r0
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d001      	beq.n	80027fa <BC28_Init+0x6a>
	{
		BC28_RESET();
 80027f6:	f7ff ffb3 	bl	8002760 <BC28_RESET>
	}
	delay_us(200000);	//1s
 80027fa:	4850      	ldr	r0, [pc, #320]	; (800293c <BC28_Init+0x1ac>)
 80027fc:	f000 fb5e 	bl	8002ebc <delay_us>
	if (check_receives(3, "+QMTOPEN: 0,-1"))
 8002800:	494f      	ldr	r1, [pc, #316]	; (8002940 <BC28_Init+0x1b0>)
 8002802:	2003      	movs	r0, #3
 8002804:	f7ff ff42 	bl	800268c <check_receives>
 8002808:	4603      	mov	r3, r0
 800280a:	2b00      	cmp	r3, #0
 800280c:	d001      	beq.n	8002812 <BC28_Init+0x82>
	{
		BC28_RESET();
 800280e:	f7ff ffa7 	bl	8002760 <BC28_RESET>
	}
	if (check_receives(3, "+QMTOPEN: 0,3"))
 8002812:	494c      	ldr	r1, [pc, #304]	; (8002944 <BC28_Init+0x1b4>)
 8002814:	2003      	movs	r0, #3
 8002816:	f7ff ff39 	bl	800268c <check_receives>
 800281a:	4603      	mov	r3, r0
 800281c:	2b00      	cmp	r3, #0
 800281e:	d001      	beq.n	8002824 <BC28_Init+0x94>
	{
		BC28_RESET();
 8002820:	f7ff ff9e 	bl	8002760 <BC28_RESET>
	}
	if (check_receives(3, "+QMTOPEN: 0,2"))
 8002824:	4948      	ldr	r1, [pc, #288]	; (8002948 <BC28_Init+0x1b8>)
 8002826:	2003      	movs	r0, #3
 8002828:	f7ff ff30 	bl	800268c <check_receives>
 800282c:	4603      	mov	r3, r0
 800282e:	2b00      	cmp	r3, #0
 8002830:	d001      	beq.n	8002836 <BC28_Init+0xa6>
	{
		BC28_RESET();
 8002832:	f7ff ff95 	bl	8002760 <BC28_RESET>
	}
//	delay_us(1000000);	//1s

	send_cmd("AT+QMTCONN=0,\"ZRH_4G\" \r\n");	//
 8002836:	4845      	ldr	r0, [pc, #276]	; (800294c <BC28_Init+0x1bc>)
 8002838:	f7ff ff0a 	bl	8002650 <send_cmd>
	delay_us(5000000);	//1s
 800283c:	4844      	ldr	r0, [pc, #272]	; (8002950 <BC28_Init+0x1c0>)
 800283e:	f000 fb3d 	bl	8002ebc <delay_us>
	if (check_receives(4, "ERROR"))	//2"ok"
 8002842:	493d      	ldr	r1, [pc, #244]	; (8002938 <BC28_Init+0x1a8>)
 8002844:	2004      	movs	r0, #4
 8002846:	f7ff ff21 	bl	800268c <check_receives>
 800284a:	4603      	mov	r3, r0
 800284c:	2b00      	cmp	r3, #0
 800284e:	d001      	beq.n	8002854 <BC28_Init+0xc4>
	{
		BC28_RESET();
 8002850:	f7ff ff86 	bl	8002760 <BC28_RESET>
	}
	if (check_receives(4, "+QMTCONN: 0,1"))
 8002854:	493f      	ldr	r1, [pc, #252]	; (8002954 <BC28_Init+0x1c4>)
 8002856:	2004      	movs	r0, #4
 8002858:	f7ff ff18 	bl	800268c <check_receives>
 800285c:	4603      	mov	r3, r0
 800285e:	2b00      	cmp	r3, #0
 8002860:	d001      	beq.n	8002866 <BC28_Init+0xd6>
	{
		BC28_RESET();
 8002862:	f7ff ff7d 	bl	8002760 <BC28_RESET>
	}
	cmd_axis = 12;	//12
 8002866:	4b2e      	ldr	r3, [pc, #184]	; (8002920 <BC28_Init+0x190>)
 8002868:	220c      	movs	r2, #12
 800286a:	701a      	strb	r2, [r3, #0]
	printf("AT+QMTPUB=0,0,0,1,\"/a1f2CH9BSx7/ZRH_4G/user/put\" \r\n");
 800286c:	483a      	ldr	r0, [pc, #232]	; (8002958 <BC28_Init+0x1c8>)
 800286e:	f001 fbed 	bl	800404c <puts>
	delay_us(100000);	//0.1s
 8002872:	483a      	ldr	r0, [pc, #232]	; (800295c <BC28_Init+0x1cc>)
 8002874:	f000 fb22 	bl	8002ebc <delay_us>
	x_axis = 0;
 8002878:	4b28      	ldr	r3, [pc, #160]	; (800291c <BC28_Init+0x18c>)
 800287a:	2200      	movs	r2, #0
 800287c:	701a      	strb	r2, [r3, #0]
	y_axis = 0;
 800287e:	4b26      	ldr	r3, [pc, #152]	; (8002918 <BC28_Init+0x188>)
 8002880:	2200      	movs	r2, #0
 8002882:	701a      	strb	r2, [r3, #0]
	printf("~ \r\n");
 8002884:	4836      	ldr	r0, [pc, #216]	; (8002960 <BC28_Init+0x1d0>)
 8002886:	f001 fbe1 	bl	800404c <puts>

	delay_us(500000);	//0.5s
 800288a:	4836      	ldr	r0, [pc, #216]	; (8002964 <BC28_Init+0x1d4>)
 800288c:	f000 fb16 	bl	8002ebc <delay_us>
	while (!check_receives(12, "+QMTPUB: 0,0,0"))
 8002890:	e028      	b.n	80028e4 <BC28_Init+0x154>
	{
		if (check_receives(12, "ERROR"))	//2"ok"
 8002892:	4929      	ldr	r1, [pc, #164]	; (8002938 <BC28_Init+0x1a8>)
 8002894:	200c      	movs	r0, #12
 8002896:	f7ff fef9 	bl	800268c <check_receives>
 800289a:	4603      	mov	r3, r0
 800289c:	2b00      	cmp	r3, #0
 800289e:	d021      	beq.n	80028e4 <BC28_Init+0x154>
		{
			for (int i = 0; i < 10; i++)
 80028a0:	2300      	movs	r3, #0
 80028a2:	607b      	str	r3, [r7, #4]
 80028a4:	e018      	b.n	80028d8 <BC28_Init+0x148>
			{
				for (int j = 0; j < 99; j++)
 80028a6:	2300      	movs	r3, #0
 80028a8:	603b      	str	r3, [r7, #0]
 80028aa:	e00f      	b.n	80028cc <BC28_Init+0x13c>
					receives[12][i][j] = '\0';
 80028ac:	4a2e      	ldr	r2, [pc, #184]	; (8002968 <BC28_Init+0x1d8>)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2164      	movs	r1, #100	; 0x64
 80028b2:	fb01 f303 	mul.w	r3, r1, r3
 80028b6:	441a      	add	r2, r3
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	4413      	add	r3, r2
 80028bc:	f503 533b 	add.w	r3, r3, #11968	; 0x2ec0
 80028c0:	3320      	adds	r3, #32
 80028c2:	2200      	movs	r2, #0
 80028c4:	701a      	strb	r2, [r3, #0]
				for (int j = 0; j < 99; j++)
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	3301      	adds	r3, #1
 80028ca:	603b      	str	r3, [r7, #0]
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	2b62      	cmp	r3, #98	; 0x62
 80028d0:	ddec      	ble.n	80028ac <BC28_Init+0x11c>
			for (int i = 0; i < 10; i++)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	3301      	adds	r3, #1
 80028d6:	607b      	str	r3, [r7, #4]
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2b09      	cmp	r3, #9
 80028dc:	dde3      	ble.n	80028a6 <BC28_Init+0x116>
			}
			BC28_RESET();
 80028de:	f7ff ff3f 	bl	8002760 <BC28_RESET>
			break;
 80028e2:	e009      	b.n	80028f8 <BC28_Init+0x168>
	while (!check_receives(12, "+QMTPUB: 0,0,0"))
 80028e4:	4921      	ldr	r1, [pc, #132]	; (800296c <BC28_Init+0x1dc>)
 80028e6:	200c      	movs	r0, #12
 80028e8:	f7ff fed0 	bl	800268c <check_receives>
 80028ec:	4603      	mov	r3, r0
 80028ee:	f083 0301 	eor.w	r3, r3, #1
 80028f2:	b2db      	uxtb	r3, r3
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d1cc      	bne.n	8002892 <BC28_Init+0x102>
		}
	}
	digitalWriteC(GPIO_Pin_14, LOW);
 80028f8:	2200      	movs	r2, #0
 80028fa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80028fe:	481c      	ldr	r0, [pc, #112]	; (8002970 <BC28_Init+0x1e0>)
 8002900:	f7fe f9ab 	bl	8000c5a <GPIO_WriteBit>
	delay_us(1000000);	//1s
 8002904:	4808      	ldr	r0, [pc, #32]	; (8002928 <BC28_Init+0x198>)
 8002906:	f000 fad9 	bl	8002ebc <delay_us>

}
 800290a:	bf00      	nop
 800290c:	3708      	adds	r7, #8
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}
 8002912:	bf00      	nop
 8002914:	2000004c 	.word	0x2000004c
 8002918:	20000049 	.word	0x20000049
 800291c:	20000048 	.word	0x20000048
 8002920:	2000004a 	.word	0x2000004a
 8002924:	08004104 	.word	0x08004104
 8002928:	000f4240 	.word	0x000f4240
 800292c:	0800410c 	.word	0x0800410c
 8002930:	08004110 	.word	0x08004110
 8002934:	08004164 	.word	0x08004164
 8002938:	080041a0 	.word	0x080041a0
 800293c:	00030d40 	.word	0x00030d40
 8002940:	080041a8 	.word	0x080041a8
 8002944:	080041b8 	.word	0x080041b8
 8002948:	080041c8 	.word	0x080041c8
 800294c:	080041d8 	.word	0x080041d8
 8002950:	004c4b40 	.word	0x004c4b40
 8002954:	080041f4 	.word	0x080041f4
 8002958:	08004204 	.word	0x08004204
 800295c:	000186a0 	.word	0x000186a0
 8002960:	08004238 	.word	0x08004238
 8002964:	0007a120 	.word	0x0007a120
 8002968:	200005a4 	.word	0x200005a4
 800296c:	08004240 	.word	0x08004240
 8002970:	40011000 	.word	0x40011000

08002974 <pack_to_aliyun>:

void pack_to_aliyun()
{
 8002974:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002976:	b0a9      	sub	sp, #164	; 0xa4
 8002978:	af16      	add	r7, sp, #88	; 0x58
	printf("AT+QMTPUB=0,0,0,1,\"/a1f2CH9BSx7/ZRH_4G/user/put\" \r\n");
 800297a:	485c      	ldr	r0, [pc, #368]	; (8002aec <pack_to_aliyun+0x178>)
 800297c:	f001 fb66 	bl	800404c <puts>
	delay_us(100000);	//0.1s
 8002980:	485b      	ldr	r0, [pc, #364]	; (8002af0 <pack_to_aliyun+0x17c>)
 8002982:	f000 fa9b 	bl	8002ebc <delay_us>
	x_axis = 0;
 8002986:	4b5b      	ldr	r3, [pc, #364]	; (8002af4 <pack_to_aliyun+0x180>)
 8002988:	2200      	movs	r2, #0
 800298a:	701a      	strb	r2, [r3, #0]
	y_axis = 0;
 800298c:	4b5a      	ldr	r3, [pc, #360]	; (8002af8 <pack_to_aliyun+0x184>)
 800298e:	2200      	movs	r2, #0
 8002990:	701a      	strb	r2, [r3, #0]
	printf(
	        "{\"Mark\":\"A1001\",\"Time\":\"%s\",\"N\":\"%s\",\"E\":\"%s\",\"Bohelun\":\"%d\",\"Zuoye\":\"%d\",\"Fukuan\":\"%d\",\"Getai\":\"%d\",\"Shusongzhou\":\"%d\",\"Chesu\":\"%d\",\"QieLTL\":\"%d\",\"ZongZTL\":\"%d\",\"FongJZS\":\"%d\",\"QuDL\":\"%d\",\"ZhengDS\":\"%d\",\"LiZSP\":\"%d\",\"ZaYSP\":\"%d\",\"GeCGD\":\"%d\",\"QinXSS\":\"%d\",\"JiaDSS\":\"%d\",\"YuLSD\":\"%d\",\"HanZL\":\"%d\",\"PoSL\":\"%d\",\"LiZLL\":\"%d\",\"CANerr\":\"%d\",\"GPSerr\":\"%d\"} \r\n",
	        GPSDATA.UTCtime, GPSDATA.latitude, GPSDATA.longitude, Pack1.Mail_Box[1].whell_speed,
 8002992:	4b5a      	ldr	r3, [pc, #360]	; (8002afc <pack_to_aliyun+0x188>)
 8002994:	7d9b      	ldrb	r3, [r3, #22]
	printf(
 8002996:	63fb      	str	r3, [r7, #60]	; 0x3c
	        Pack1.Mail_Box[1].is_on_work, Pack1.Mail_Box[1].ultrasonic_sensor,
 8002998:	4b58      	ldr	r3, [pc, #352]	; (8002afc <pack_to_aliyun+0x188>)
 800299a:	7ddb      	ldrb	r3, [r3, #23]
	printf(
 800299c:	63bb      	str	r3, [r7, #56]	; 0x38
	        Pack1.Mail_Box[1].is_on_work, Pack1.Mail_Box[1].ultrasonic_sensor,
 800299e:	4b57      	ldr	r3, [pc, #348]	; (8002afc <pack_to_aliyun+0x188>)
 80029a0:	8b1b      	ldrh	r3, [r3, #24]
	printf(
 80029a2:	637b      	str	r3, [r7, #52]	; 0x34
	        Pack1.Mail_Box[1].rotating_speed, Pack1.Mail_Box[1].drive_speed,
 80029a4:	4b55      	ldr	r3, [pc, #340]	; (8002afc <pack_to_aliyun+0x188>)
 80029a6:	7e9b      	ldrb	r3, [r3, #26]
	printf(
 80029a8:	633b      	str	r3, [r7, #48]	; 0x30
	        Pack1.Mail_Box[1].rotating_speed, Pack1.Mail_Box[1].drive_speed,
 80029aa:	4b54      	ldr	r3, [pc, #336]	; (8002afc <pack_to_aliyun+0x188>)
 80029ac:	8b9b      	ldrh	r3, [r3, #28]
	printf(
 80029ae:	62fb      	str	r3, [r7, #44]	; 0x2c
	        Pack1.Mail_Box[1].car_speed, Pack2.Mail_Box[1].roller_speed,
 80029b0:	4b52      	ldr	r3, [pc, #328]	; (8002afc <pack_to_aliyun+0x188>)
 80029b2:	7f9b      	ldrb	r3, [r3, #30]
	printf(
 80029b4:	62bb      	str	r3, [r7, #40]	; 0x28
	        Pack1.Mail_Box[1].car_speed, Pack2.Mail_Box[1].roller_speed,
 80029b6:	4b52      	ldr	r3, [pc, #328]	; (8002b00 <pack_to_aliyun+0x18c>)
 80029b8:	8a9b      	ldrh	r3, [r3, #20]
	printf(
 80029ba:	627b      	str	r3, [r7, #36]	; 0x24
	        Pack2.Mail_Box[1].Yroller_speed, Pack2.Mail_Box[1].wind_speed,
 80029bc:	4b50      	ldr	r3, [pc, #320]	; (8002b00 <pack_to_aliyun+0x18c>)
 80029be:	8adb      	ldrh	r3, [r3, #22]
	printf(
 80029c0:	623b      	str	r3, [r7, #32]
	        Pack2.Mail_Box[1].Yroller_speed, Pack2.Mail_Box[1].wind_speed,
 80029c2:	4b4f      	ldr	r3, [pc, #316]	; (8002b00 <pack_to_aliyun+0x18c>)
 80029c4:	8b1b      	ldrh	r3, [r3, #24]
	printf(
 80029c6:	61fb      	str	r3, [r7, #28]
	        Pack2.Mail_Box[1].driver_speed, Pack3.Mail_Box[1].shock_speed,
 80029c8:	4b4d      	ldr	r3, [pc, #308]	; (8002b00 <pack_to_aliyun+0x18c>)
 80029ca:	7e9b      	ldrb	r3, [r3, #26]
	printf(
 80029cc:	61bb      	str	r3, [r7, #24]
	        Pack2.Mail_Box[1].driver_speed, Pack3.Mail_Box[1].shock_speed,
 80029ce:	4b4d      	ldr	r3, [pc, #308]	; (8002b04 <pack_to_aliyun+0x190>)
 80029d0:	8a9b      	ldrh	r3, [r3, #20]
	printf(
 80029d2:	617b      	str	r3, [r7, #20]
	        Pack3.Mail_Box[1].Xroller_speed, Pack3.Mail_Box[1].Xrest_speed, Pack4.Mail_Box[1].high,
 80029d4:	4b4b      	ldr	r3, [pc, #300]	; (8002b04 <pack_to_aliyun+0x190>)
 80029d6:	8adb      	ldrh	r3, [r3, #22]
	printf(
 80029d8:	613b      	str	r3, [r7, #16]
	        Pack3.Mail_Box[1].Xroller_speed, Pack3.Mail_Box[1].Xrest_speed, Pack4.Mail_Box[1].high,
 80029da:	4b4a      	ldr	r3, [pc, #296]	; (8002b04 <pack_to_aliyun+0x190>)
 80029dc:	8b1b      	ldrh	r3, [r3, #24]
	printf(
 80029de:	60fb      	str	r3, [r7, #12]
	        Pack3.Mail_Box[1].Xroller_speed, Pack3.Mail_Box[1].Xrest_speed, Pack4.Mail_Box[1].high,
 80029e0:	4b49      	ldr	r3, [pc, #292]	; (8002b08 <pack_to_aliyun+0x194>)
 80029e2:	8a1b      	ldrh	r3, [r3, #16]
	printf(
 80029e4:	60bb      	str	r3, [r7, #8]
	        Pack5.Mail_Box[1].cleanlost_sensor, Pack5.Mail_Box[1].cliplost_sensor,
 80029e6:	4b49      	ldr	r3, [pc, #292]	; (8002b0c <pack_to_aliyun+0x198>)
 80029e8:	89db      	ldrh	r3, [r3, #14]
	printf(
 80029ea:	607b      	str	r3, [r7, #4]
	        Pack5.Mail_Box[1].cleanlost_sensor, Pack5.Mail_Box[1].cliplost_sensor,
 80029ec:	4b47      	ldr	r3, [pc, #284]	; (8002b0c <pack_to_aliyun+0x198>)
 80029ee:	8a1b      	ldrh	r3, [r3, #16]
	printf(
 80029f0:	461e      	mov	r6, r3
	        Pack5.Mail_Box[1].angle, Pack6.Mail_Box[1].pure_value, Pack6.Mail_Box[1].break_value,
 80029f2:	4b46      	ldr	r3, [pc, #280]	; (8002b0c <pack_to_aliyun+0x198>)
 80029f4:	7c9b      	ldrb	r3, [r3, #18]
	printf(
 80029f6:	461d      	mov	r5, r3
	        Pack5.Mail_Box[1].angle, Pack6.Mail_Box[1].pure_value, Pack6.Mail_Box[1].break_value,
 80029f8:	4b45      	ldr	r3, [pc, #276]	; (8002b10 <pack_to_aliyun+0x19c>)
 80029fa:	7adb      	ldrb	r3, [r3, #11]
	printf(
 80029fc:	461c      	mov	r4, r3
	        Pack5.Mail_Box[1].angle, Pack6.Mail_Box[1].pure_value, Pack6.Mail_Box[1].break_value,
 80029fe:	4b44      	ldr	r3, [pc, #272]	; (8002b10 <pack_to_aliyun+0x19c>)
 8002a00:	7b1b      	ldrb	r3, [r3, #12]
	printf(
 8002a02:	4618      	mov	r0, r3
	        Pack7.Mail_Box[1].float_value, CANerr, GPSerr);
 8002a04:	4b43      	ldr	r3, [pc, #268]	; (8002b14 <pack_to_aliyun+0x1a0>)
 8002a06:	7a9b      	ldrb	r3, [r3, #10]
	printf(
 8002a08:	4619      	mov	r1, r3
 8002a0a:	4b43      	ldr	r3, [pc, #268]	; (8002b18 <pack_to_aliyun+0x1a4>)
 8002a0c:	781b      	ldrb	r3, [r3, #0]
 8002a0e:	461a      	mov	r2, r3
 8002a10:	4b42      	ldr	r3, [pc, #264]	; (8002b1c <pack_to_aliyun+0x1a8>)
 8002a12:	781b      	ldrb	r3, [r3, #0]
 8002a14:	9315      	str	r3, [sp, #84]	; 0x54
 8002a16:	9214      	str	r2, [sp, #80]	; 0x50
 8002a18:	9113      	str	r1, [sp, #76]	; 0x4c
 8002a1a:	9012      	str	r0, [sp, #72]	; 0x48
 8002a1c:	9411      	str	r4, [sp, #68]	; 0x44
 8002a1e:	9510      	str	r5, [sp, #64]	; 0x40
 8002a20:	960f      	str	r6, [sp, #60]	; 0x3c
 8002a22:	687a      	ldr	r2, [r7, #4]
 8002a24:	920e      	str	r2, [sp, #56]	; 0x38
 8002a26:	68ba      	ldr	r2, [r7, #8]
 8002a28:	920d      	str	r2, [sp, #52]	; 0x34
 8002a2a:	68fa      	ldr	r2, [r7, #12]
 8002a2c:	920c      	str	r2, [sp, #48]	; 0x30
 8002a2e:	693a      	ldr	r2, [r7, #16]
 8002a30:	920b      	str	r2, [sp, #44]	; 0x2c
 8002a32:	697a      	ldr	r2, [r7, #20]
 8002a34:	920a      	str	r2, [sp, #40]	; 0x28
 8002a36:	69ba      	ldr	r2, [r7, #24]
 8002a38:	9209      	str	r2, [sp, #36]	; 0x24
 8002a3a:	69fa      	ldr	r2, [r7, #28]
 8002a3c:	9208      	str	r2, [sp, #32]
 8002a3e:	6a3a      	ldr	r2, [r7, #32]
 8002a40:	9207      	str	r2, [sp, #28]
 8002a42:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a44:	9206      	str	r2, [sp, #24]
 8002a46:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002a48:	9205      	str	r2, [sp, #20]
 8002a4a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002a4c:	9204      	str	r2, [sp, #16]
 8002a4e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002a50:	9203      	str	r2, [sp, #12]
 8002a52:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002a54:	9202      	str	r2, [sp, #8]
 8002a56:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002a58:	9201      	str	r2, [sp, #4]
 8002a5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002a5c:	9300      	str	r3, [sp, #0]
 8002a5e:	4b30      	ldr	r3, [pc, #192]	; (8002b20 <pack_to_aliyun+0x1ac>)
 8002a60:	4a30      	ldr	r2, [pc, #192]	; (8002b24 <pack_to_aliyun+0x1b0>)
 8002a62:	4931      	ldr	r1, [pc, #196]	; (8002b28 <pack_to_aliyun+0x1b4>)
 8002a64:	4831      	ldr	r0, [pc, #196]	; (8002b2c <pack_to_aliyun+0x1b8>)
 8002a66:	f001 faa7 	bl	8003fb8 <iprintf>

	delay_us(500000);	//0.5s
 8002a6a:	4831      	ldr	r0, [pc, #196]	; (8002b30 <pack_to_aliyun+0x1bc>)
 8002a6c:	f000 fa26 	bl	8002ebc <delay_us>
	while (!check_receives(12, "+QMTPUB: 0,0,0"))
 8002a70:	e02e      	b.n	8002ad0 <pack_to_aliyun+0x15c>
	{
		if (check_receives(12, "ERROR"))	//2"ok"
 8002a72:	4930      	ldr	r1, [pc, #192]	; (8002b34 <pack_to_aliyun+0x1c0>)
 8002a74:	200c      	movs	r0, #12
 8002a76:	f7ff fe09 	bl	800268c <check_receives>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d027      	beq.n	8002ad0 <pack_to_aliyun+0x15c>
		{
			for (int i = 0; i < 10; i++)
 8002a80:	2300      	movs	r3, #0
 8002a82:	647b      	str	r3, [r7, #68]	; 0x44
 8002a84:	e018      	b.n	8002ab8 <pack_to_aliyun+0x144>
			{
				for (int j = 0; j < 99; j++)
 8002a86:	2300      	movs	r3, #0
 8002a88:	643b      	str	r3, [r7, #64]	; 0x40
 8002a8a:	e00f      	b.n	8002aac <pack_to_aliyun+0x138>
					receives[12][i][j] = '\0';
 8002a8c:	4a2a      	ldr	r2, [pc, #168]	; (8002b38 <pack_to_aliyun+0x1c4>)
 8002a8e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002a90:	2164      	movs	r1, #100	; 0x64
 8002a92:	fb01 f303 	mul.w	r3, r1, r3
 8002a96:	441a      	add	r2, r3
 8002a98:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002a9a:	4413      	add	r3, r2
 8002a9c:	f503 533b 	add.w	r3, r3, #11968	; 0x2ec0
 8002aa0:	3320      	adds	r3, #32
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	701a      	strb	r2, [r3, #0]
				for (int j = 0; j < 99; j++)
 8002aa6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002aa8:	3301      	adds	r3, #1
 8002aaa:	643b      	str	r3, [r7, #64]	; 0x40
 8002aac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002aae:	2b62      	cmp	r3, #98	; 0x62
 8002ab0:	ddec      	ble.n	8002a8c <pack_to_aliyun+0x118>
			for (int i = 0; i < 10; i++)
 8002ab2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002ab4:	3301      	adds	r3, #1
 8002ab6:	647b      	str	r3, [r7, #68]	; 0x44
 8002ab8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002aba:	2b09      	cmp	r3, #9
 8002abc:	dde3      	ble.n	8002a86 <pack_to_aliyun+0x112>
			}
			digitalWriteC(GPIO_Pin_14, HIGH);
 8002abe:	2201      	movs	r2, #1
 8002ac0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002ac4:	481d      	ldr	r0, [pc, #116]	; (8002b3c <pack_to_aliyun+0x1c8>)
 8002ac6:	f7fe f8c8 	bl	8000c5a <GPIO_WriteBit>
			BC28_Init();
 8002aca:	f7ff fe61 	bl	8002790 <BC28_Init>
			break;
 8002ace:	e009      	b.n	8002ae4 <pack_to_aliyun+0x170>
	while (!check_receives(12, "+QMTPUB: 0,0,0"))
 8002ad0:	491b      	ldr	r1, [pc, #108]	; (8002b40 <pack_to_aliyun+0x1cc>)
 8002ad2:	200c      	movs	r0, #12
 8002ad4:	f7ff fdda 	bl	800268c <check_receives>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	f083 0301 	eor.w	r3, r3, #1
 8002ade:	b2db      	uxtb	r3, r3
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d1c6      	bne.n	8002a72 <pack_to_aliyun+0xfe>
		}
	}
}
 8002ae4:	bf00      	nop
 8002ae6:	374c      	adds	r7, #76	; 0x4c
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002aec:	08004204 	.word	0x08004204
 8002af0:	000186a0 	.word	0x000186a0
 8002af4:	20000048 	.word	0x20000048
 8002af8:	20000049 	.word	0x20000049
 8002afc:	2000405c 	.word	0x2000405c
 8002b00:	200004fc 	.word	0x200004fc
 8002b04:	200040a0 	.word	0x200040a0
 8002b08:	2000403c 	.word	0x2000403c
 8002b0c:	200004dc 	.word	0x200004dc
 8002b10:	200040cc 	.word	0x200040cc
 8002b14:	2000408c 	.word	0x2000408c
 8002b18:	2000003f 	.word	0x2000003f
 8002b1c:	20000040 	.word	0x20000040
 8002b20:	20000069 	.word	0x20000069
 8002b24:	2000005a 	.word	0x2000005a
 8002b28:	20000050 	.word	0x20000050
 8002b2c:	08004250 	.word	0x08004250
 8002b30:	0007a120 	.word	0x0007a120
 8002b34:	080041a0 	.word	0x080041a0
 8002b38:	200005a4 	.word	0x200005a4
 8002b3c:	40011000 	.word	0x40011000
 8002b40:	08004240 	.word	0x08004240

08002b44 <writeUTC>:

void writeUTC(char *time, char *data)
{
 8002b44:	b480      	push	{r7}
 8002b46:	b083      	sub	sp, #12
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
 8002b4c:	6039      	str	r1, [r7, #0]
	time[0] = data[0];
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	781a      	ldrb	r2, [r3, #0]
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	701a      	strb	r2, [r3, #0]
	time[1] = data[1];
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	3301      	adds	r3, #1
 8002b5a:	683a      	ldr	r2, [r7, #0]
 8002b5c:	7852      	ldrb	r2, [r2, #1]
 8002b5e:	701a      	strb	r2, [r3, #0]
	time[2] = ':';
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	3302      	adds	r3, #2
 8002b64:	223a      	movs	r2, #58	; 0x3a
 8002b66:	701a      	strb	r2, [r3, #0]
	time[3] = data[2];
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	3303      	adds	r3, #3
 8002b6c:	683a      	ldr	r2, [r7, #0]
 8002b6e:	7892      	ldrb	r2, [r2, #2]
 8002b70:	701a      	strb	r2, [r3, #0]
	time[4] = data[3];
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	3304      	adds	r3, #4
 8002b76:	683a      	ldr	r2, [r7, #0]
 8002b78:	78d2      	ldrb	r2, [r2, #3]
 8002b7a:	701a      	strb	r2, [r3, #0]
	time[5] = ':';
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	3305      	adds	r3, #5
 8002b80:	223a      	movs	r2, #58	; 0x3a
 8002b82:	701a      	strb	r2, [r3, #0]
	time[6] = data[4];
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	3306      	adds	r3, #6
 8002b88:	683a      	ldr	r2, [r7, #0]
 8002b8a:	7912      	ldrb	r2, [r2, #4]
 8002b8c:	701a      	strb	r2, [r3, #0]
	time[7] = data[5];
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	3307      	adds	r3, #7
 8002b92:	683a      	ldr	r2, [r7, #0]
 8002b94:	7952      	ldrb	r2, [r2, #5]
 8002b96:	701a      	strb	r2, [r3, #0]
}
 8002b98:	bf00      	nop
 8002b9a:	370c      	adds	r7, #12
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	bc80      	pop	{r7}
 8002ba0:	4770      	bx	lr

08002ba2 <writeL>:

void writeL(char *lan, char *data)
{
 8002ba2:	b480      	push	{r7}
 8002ba4:	b085      	sub	sp, #20
 8002ba6:	af00      	add	r7, sp, #0
 8002ba8:	6078      	str	r0, [r7, #4]
 8002baa:	6039      	str	r1, [r7, #0]
	int i = 0;
 8002bac:	2300      	movs	r3, #0
 8002bae:	60fb      	str	r3, [r7, #12]
	for (; data[i] != '\0'; i++)
 8002bb0:	e00a      	b.n	8002bc8 <writeL+0x26>
	{
		lan[i] = data[i];
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	687a      	ldr	r2, [r7, #4]
 8002bb6:	4413      	add	r3, r2
 8002bb8:	68fa      	ldr	r2, [r7, #12]
 8002bba:	6839      	ldr	r1, [r7, #0]
 8002bbc:	440a      	add	r2, r1
 8002bbe:	7812      	ldrb	r2, [r2, #0]
 8002bc0:	701a      	strb	r2, [r3, #0]
	for (; data[i] != '\0'; i++)
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	3301      	adds	r3, #1
 8002bc6:	60fb      	str	r3, [r7, #12]
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	683a      	ldr	r2, [r7, #0]
 8002bcc:	4413      	add	r3, r2
 8002bce:	781b      	ldrb	r3, [r3, #0]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d1ee      	bne.n	8002bb2 <writeL+0x10>
	}
}
 8002bd4:	bf00      	nop
 8002bd6:	3714      	adds	r7, #20
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bc80      	pop	{r7}
 8002bdc:	4770      	bx	lr

08002bde <clearStr>:

void clearStr(char *str, uint8_t i)
{
 8002bde:	b480      	push	{r7}
 8002be0:	b085      	sub	sp, #20
 8002be2:	af00      	add	r7, sp, #0
 8002be4:	6078      	str	r0, [r7, #4]
 8002be6:	460b      	mov	r3, r1
 8002be8:	70fb      	strb	r3, [r7, #3]
	uint8_t j = 0;
 8002bea:	2300      	movs	r3, #0
 8002bec:	73fb      	strb	r3, [r7, #15]
	for (; j < i; j++)
 8002bee:	e007      	b.n	8002c00 <clearStr+0x22>
	{
		str[j] = '\0';
 8002bf0:	7bfb      	ldrb	r3, [r7, #15]
 8002bf2:	687a      	ldr	r2, [r7, #4]
 8002bf4:	4413      	add	r3, r2
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	701a      	strb	r2, [r3, #0]
	for (; j < i; j++)
 8002bfa:	7bfb      	ldrb	r3, [r7, #15]
 8002bfc:	3301      	adds	r3, #1
 8002bfe:	73fb      	strb	r3, [r7, #15]
 8002c00:	7bfa      	ldrb	r2, [r7, #15]
 8002c02:	78fb      	ldrb	r3, [r7, #3]
 8002c04:	429a      	cmp	r2, r3
 8002c06:	d3f3      	bcc.n	8002bf0 <clearStr+0x12>
	}
}
 8002c08:	bf00      	nop
 8002c0a:	3714      	adds	r7, #20
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bc80      	pop	{r7}
 8002c10:	4770      	bx	lr

08002c12 <nvic_init>:
 * 
 * 4,,:()0~15()
 * 2,3
 */
void nvic_init()
{
 8002c12:	b580      	push	{r7, lr}
 8002c14:	af00      	add	r7, sp, #0
	//
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_4);
 8002c16:	f44f 7040 	mov.w	r0, #768	; 0x300
 8002c1a:	f7fd fb0b 	bl	8000234 <NVIC_PriorityGroupConfig>
}
 8002c1e:	bf00      	nop
 8002c20:	bd80      	pop	{r7, pc}
	...

08002c24 <usart_1_init>:
/*
 * 1
 * 0
 */
void usart_1_init(int bandrate)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b088      	sub	sp, #32
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
	Uart1_RX_Buffer.is_full = false;
 8002c2c:	4b28      	ldr	r3, [pc, #160]	; (8002cd0 <usart_1_init+0xac>)
 8002c2e:	2200      	movs	r2, #0
 8002c30:	f883 21f6 	strb.w	r2, [r3, #502]	; 0x1f6
	GPIO_InitTypeDef GPIO_InitStructure;
	USART_InitTypeDef USART_InitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1 | RCC_APB2Periph_GPIOA, ENABLE);
 8002c34:	2101      	movs	r1, #1
 8002c36:	f244 0004 	movw	r0, #16388	; 0x4004
 8002c3a:	f7fe f96b 	bl	8000f14 <RCC_APB2PeriphClockCmd>
	USART_DeInit(USART1);
 8002c3e:	4825      	ldr	r0, [pc, #148]	; (8002cd4 <usart_1_init+0xb0>)
 8002c40:	f7fe fdf8 	bl	8001834 <USART_DeInit>
	nvic_init();
 8002c44:	f7ff ffe5 	bl	8002c12 <nvic_init>

	//USART1_TX   PA.9
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 8002c48:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002c4c:	83bb      	strh	r3, [r7, #28]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8002c4e:	2303      	movs	r3, #3
 8002c50:	77bb      	strb	r3, [r7, #30]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8002c52:	2318      	movs	r3, #24
 8002c54:	77fb      	strb	r3, [r7, #31]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8002c56:	f107 031c 	add.w	r3, r7, #28
 8002c5a:	4619      	mov	r1, r3
 8002c5c:	481e      	ldr	r0, [pc, #120]	; (8002cd8 <usart_1_init+0xb4>)
 8002c5e:	f7fd ff27 	bl	8000ab0 <GPIO_Init>

	//USART1_RX	  PA.10
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 8002c62:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002c66:	83bb      	strh	r3, [r7, #28]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8002c68:	2304      	movs	r3, #4
 8002c6a:	77fb      	strb	r3, [r7, #31]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8002c6c:	f107 031c 	add.w	r3, r7, #28
 8002c70:	4619      	mov	r1, r3
 8002c72:	4819      	ldr	r0, [pc, #100]	; (8002cd8 <usart_1_init+0xb4>)
 8002c74:	f7fd ff1c 	bl	8000ab0 <GPIO_Init>

	//Usart1 NVIC
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;
 8002c78:	2325      	movs	r3, #37	; 0x25
 8002c7a:	723b      	strb	r3, [r7, #8]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1; //
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	727b      	strb	r3, [r7, #9]
	//NVIC_InitStructure.NVIC_IRQChannelSubPriority = 3;//
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8002c80:	2301      	movs	r3, #1
 8002c82:	72fb      	strb	r3, [r7, #11]
	NVIC_Init(&NVIC_InitStructure);
 8002c84:	f107 0308 	add.w	r3, r7, #8
 8002c88:	4618      	mov	r0, r3
 8002c8a:	f7fd fae5 	bl	8000258 <NVIC_Init>

	//USART
	USART_InitStructure.USART_BaudRate = bandrate;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	60fb      	str	r3, [r7, #12]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8002c92:	2300      	movs	r3, #0
 8002c94:	823b      	strh	r3, [r7, #16]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8002c96:	2300      	movs	r3, #0
 8002c98:	827b      	strh	r3, [r7, #18]
	USART_InitStructure.USART_Parity = USART_Parity_No;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	82bb      	strh	r3, [r7, #20]
	USART_InitStructure.USART_HardwareFlowControl =
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	833b      	strh	r3, [r7, #24]
	USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8002ca2:	230c      	movs	r3, #12
 8002ca4:	82fb      	strh	r3, [r7, #22]

	USART_Init(USART1, &USART_InitStructure);
 8002ca6:	f107 030c 	add.w	r3, r7, #12
 8002caa:	4619      	mov	r1, r3
 8002cac:	4809      	ldr	r0, [pc, #36]	; (8002cd4 <usart_1_init+0xb0>)
 8002cae:	f7fe fe1d 	bl	80018ec <USART_Init>
	USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);	//
 8002cb2:	2201      	movs	r2, #1
 8002cb4:	f240 5125 	movw	r1, #1317	; 0x525
 8002cb8:	4806      	ldr	r0, [pc, #24]	; (8002cd4 <usart_1_init+0xb0>)
 8002cba:	f7fe fef0 	bl	8001a9e <USART_ITConfig>
	USART_Cmd(USART1, ENABLE);
 8002cbe:	2101      	movs	r1, #1
 8002cc0:	4804      	ldr	r0, [pc, #16]	; (8002cd4 <usart_1_init+0xb0>)
 8002cc2:	f7fe fecd 	bl	8001a60 <USART_Cmd>
}
 8002cc6:	bf00      	nop
 8002cc8:	3720      	adds	r7, #32
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	bf00      	nop
 8002cd0:	200000b0 	.word	0x200000b0
 8002cd4:	40013800 	.word	0x40013800
 8002cd8:	40010800 	.word	0x40010800

08002cdc <usart_3_init>:
 * 3
 * bandrate:
 * nvic_pree:4,,:()0~15()
 */
void usart_3_init(int bandrate, char nvic_pree)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b088      	sub	sp, #32
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
 8002ce4:	460b      	mov	r3, r1
 8002ce6:	70fb      	strb	r3, [r7, #3]
	GPIO_InitTypeDef GPIO_InitStructure;
	USART_InitTypeDef USART_InitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, ENABLE);
 8002ce8:	2101      	movs	r1, #1
 8002cea:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8002cee:	f7fe f92f 	bl	8000f50 <RCC_APB1PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 8002cf2:	2101      	movs	r1, #1
 8002cf4:	2008      	movs	r0, #8
 8002cf6:	f7fe f90d 	bl	8000f14 <RCC_APB2PeriphClockCmd>
	USART_DeInit(USART3);
 8002cfa:	4823      	ldr	r0, [pc, #140]	; (8002d88 <usart_3_init+0xac>)
 8002cfc:	f7fe fd9a 	bl	8001834 <USART_DeInit>

	//USART3_TX   PB.10
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 8002d00:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002d04:	83bb      	strh	r3, [r7, #28]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8002d06:	2303      	movs	r3, #3
 8002d08:	77bb      	strb	r3, [r7, #30]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8002d0a:	2318      	movs	r3, #24
 8002d0c:	77fb      	strb	r3, [r7, #31]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002d0e:	f107 031c 	add.w	r3, r7, #28
 8002d12:	4619      	mov	r1, r3
 8002d14:	481d      	ldr	r0, [pc, #116]	; (8002d8c <usart_3_init+0xb0>)
 8002d16:	f7fd fecb 	bl	8000ab0 <GPIO_Init>

	//USART3_RX	  PB.11
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_11;
 8002d1a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002d1e:	83bb      	strh	r3, [r7, #28]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8002d20:	2304      	movs	r3, #4
 8002d22:	77fb      	strb	r3, [r7, #31]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002d24:	f107 031c 	add.w	r3, r7, #28
 8002d28:	4619      	mov	r1, r3
 8002d2a:	4818      	ldr	r0, [pc, #96]	; (8002d8c <usart_3_init+0xb0>)
 8002d2c:	f7fd fec0 	bl	8000ab0 <GPIO_Init>

	//Usart3 NVIC
	NVIC_InitStructure.NVIC_IRQChannel = USART3_IRQn;
 8002d30:	2327      	movs	r3, #39	; 0x27
 8002d32:	723b      	strb	r3, [r7, #8]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = nvic_pree;	//
 8002d34:	78fb      	ldrb	r3, [r7, #3]
 8002d36:	727b      	strb	r3, [r7, #9]
	//NVIC_InitStructure.NVIC_IRQChannelSubPriority = 3;//
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8002d38:	2301      	movs	r3, #1
 8002d3a:	72fb      	strb	r3, [r7, #11]
	NVIC_Init(&NVIC_InitStructure);
 8002d3c:	f107 0308 	add.w	r3, r7, #8
 8002d40:	4618      	mov	r0, r3
 8002d42:	f7fd fa89 	bl	8000258 <NVIC_Init>

	//USART
	USART_InitStructure.USART_BaudRate = bandrate;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	60fb      	str	r3, [r7, #12]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	823b      	strh	r3, [r7, #16]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	827b      	strh	r3, [r7, #18]
	USART_InitStructure.USART_Parity = USART_Parity_No;
 8002d52:	2300      	movs	r3, #0
 8002d54:	82bb      	strh	r3, [r7, #20]
	USART_InitStructure.USART_HardwareFlowControl =
 8002d56:	2300      	movs	r3, #0
 8002d58:	833b      	strh	r3, [r7, #24]
	USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8002d5a:	230c      	movs	r3, #12
 8002d5c:	82fb      	strh	r3, [r7, #22]

	USART_Init(USART3, &USART_InitStructure);
 8002d5e:	f107 030c 	add.w	r3, r7, #12
 8002d62:	4619      	mov	r1, r3
 8002d64:	4808      	ldr	r0, [pc, #32]	; (8002d88 <usart_3_init+0xac>)
 8002d66:	f7fe fdc1 	bl	80018ec <USART_Init>
	USART_ITConfig(USART3, USART_IT_RXNE, ENABLE);	//
 8002d6a:	2201      	movs	r2, #1
 8002d6c:	f240 5125 	movw	r1, #1317	; 0x525
 8002d70:	4805      	ldr	r0, [pc, #20]	; (8002d88 <usart_3_init+0xac>)
 8002d72:	f7fe fe94 	bl	8001a9e <USART_ITConfig>
	USART_Cmd(USART3, ENABLE);
 8002d76:	2101      	movs	r1, #1
 8002d78:	4803      	ldr	r0, [pc, #12]	; (8002d88 <usart_3_init+0xac>)
 8002d7a:	f7fe fe71 	bl	8001a60 <USART_Cmd>
}
 8002d7e:	bf00      	nop
 8002d80:	3720      	adds	r7, #32
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}
 8002d86:	bf00      	nop
 8002d88:	40004800 	.word	0x40004800
 8002d8c:	40010c00 	.word	0x40010c00

08002d90 <USART2_IRQHandler>:
//		}
//	}
//}

void USART2_IRQHandler(void)
{
 8002d90:	b598      	push	{r3, r4, r7, lr}
 8002d92:	af00      	add	r7, sp, #0
	if (USART_GetITStatus(USART2, USART_IT_RXNE) != RESET) //
 8002d94:	f240 5125 	movw	r1, #1317	; 0x525
 8002d98:	4815      	ldr	r0, [pc, #84]	; (8002df0 <USART2_IRQHandler+0x60>)
 8002d9a:	f7fe ff02 	bl	8001ba2 <USART_GetITStatus>
 8002d9e:	4603      	mov	r3, r0
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d022      	beq.n	8002dea <USART2_IRQHandler+0x5a>
	{
		USART_ClearITPendingBit(USART2, USART_IT_RXNE); //
 8002da4:	f240 5125 	movw	r1, #1317	; 0x525
 8002da8:	4811      	ldr	r0, [pc, #68]	; (8002df0 <USART2_IRQHandler+0x60>)
 8002daa:	f7fe ff54 	bl	8001c56 <USART_ClearITPendingBit>
		if (Uart2_RX_Buffer.number < usart_buffer_size)
 8002dae:	4b11      	ldr	r3, [pc, #68]	; (8002df4 <USART2_IRQHandler+0x64>)
 8002db0:	f8b3 31f4 	ldrh.w	r3, [r3, #500]	; 0x1f4
 8002db4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002db8:	d213      	bcs.n	8002de2 <USART2_IRQHandler+0x52>
		{
			Uart2_RX_Buffer.RX_buffer[Uart2_RX_Buffer.number] = USART_ReceiveData(USART2); //1buff
 8002dba:	4b0e      	ldr	r3, [pc, #56]	; (8002df4 <USART2_IRQHandler+0x64>)
 8002dbc:	f8b3 31f4 	ldrh.w	r3, [r3, #500]	; 0x1f4
 8002dc0:	461c      	mov	r4, r3
 8002dc2:	480b      	ldr	r0, [pc, #44]	; (8002df0 <USART2_IRQHandler+0x60>)
 8002dc4:	f7fe fec3 	bl	8001b4e <USART_ReceiveData>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	b2da      	uxtb	r2, r3
 8002dcc:	4b09      	ldr	r3, [pc, #36]	; (8002df4 <USART2_IRQHandler+0x64>)
 8002dce:	551a      	strb	r2, [r3, r4]
//			uart2_in_cache++;
			Uart2_RX_Buffer.number++;
 8002dd0:	4b08      	ldr	r3, [pc, #32]	; (8002df4 <USART2_IRQHandler+0x64>)
 8002dd2:	f8b3 31f4 	ldrh.w	r3, [r3, #500]	; 0x1f4
 8002dd6:	3301      	adds	r3, #1
 8002dd8:	b29a      	uxth	r2, r3
 8002dda:	4b06      	ldr	r3, [pc, #24]	; (8002df4 <USART2_IRQHandler+0x64>)
 8002ddc:	f8a3 21f4 	strh.w	r2, [r3, #500]	; 0x1f4
		} else
		{
			Uart2_RX_Buffer.is_full = true;
		}
	}
}
 8002de0:	e003      	b.n	8002dea <USART2_IRQHandler+0x5a>
			Uart2_RX_Buffer.is_full = true;
 8002de2:	4b04      	ldr	r3, [pc, #16]	; (8002df4 <USART2_IRQHandler+0x64>)
 8002de4:	2201      	movs	r2, #1
 8002de6:	f883 21f6 	strb.w	r2, [r3, #502]	; 0x1f6
}
 8002dea:	bf00      	nop
 8002dec:	bd98      	pop	{r3, r4, r7, pc}
 8002dee:	bf00      	nop
 8002df0:	40004400 	.word	0x40004400
 8002df4:	200002c8 	.word	0x200002c8

08002df8 <RTC_1s_it_init>:
 *
 *  RTC_IT_ON; RTC
 *  RTC_IT_OFF; RTC
 */
void RTC_1s_it_init()
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b082      	sub	sp, #8
 8002dfc:	af00      	add	r7, sp, #0
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_PWR | RCC_APB1Periph_BKP, ENABLE);
 8002dfe:	2101      	movs	r1, #1
 8002e00:	f04f 50c0 	mov.w	r0, #402653184	; 0x18000000
 8002e04:	f7fe f8a4 	bl	8000f50 <RCC_APB1PeriphClockCmd>
	NVIC_InitTypeDef NVIC_InitStructure;
	NVIC_InitStructure.NVIC_IRQChannel = RTC_IRQn;
 8002e08:	2303      	movs	r3, #3
 8002e0a:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1; //
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	717b      	strb	r3, [r7, #5]
	//NVIC_InitStructure.NVIC_IRQChannelSubPriority = 3;//
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8002e10:	2301      	movs	r3, #1
 8002e12:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStructure);
 8002e14:	1d3b      	adds	r3, r7, #4
 8002e16:	4618      	mov	r0, r3
 8002e18:	f7fd fa1e 	bl	8000258 <NVIC_Init>
	PWR_BackupAccessCmd(ENABLE);
 8002e1c:	2001      	movs	r0, #1
 8002e1e:	f7fd ff7b 	bl	8000d18 <PWR_BackupAccessCmd>
	RCC_RTCCLKConfig(RCC_RTCCLKSource_HSE_Div128);	//LSERTCLSIHSE_Div128
 8002e22:	f44f 7040 	mov.w	r0, #768	; 0x300
 8002e26:	f7fd ffa3 	bl	8000d70 <RCC_RTCCLKConfig>
	RCC_RTCCLKCmd(ENABLE);	//RTC
 8002e2a:	2001      	movs	r0, #1
 8002e2c:	f7fd ffb2 	bl	8000d94 <RCC_RTCCLKCmd>
	RTC_WaitForSynchro();
 8002e30:	f7fe f958 	bl	80010e4 <RTC_WaitForSynchro>
	RTC_WaitForLastTask();
 8002e34:	f7fe f946 	bl	80010c4 <RTC_WaitForLastTask>

	RTC_EnterConfigMode();	/// 
 8002e38:	f7fe f90a 	bl	8001050 <RTC_EnterConfigMode>
	RTC_SetPrescaler(62500);
 8002e3c:	f24f 4024 	movw	r0, #62500	; 0xf424
 8002e40:	f7fe f926 	bl	8001090 <RTC_SetPrescaler>
	RTC_WaitForLastTask();
 8002e44:	f7fe f93e 	bl	80010c4 <RTC_WaitForLastTask>
	RTC_ExitConfigMode(); //
 8002e48:	f7fe f912 	bl	8001070 <RTC_ExitConfigMode>

	RTC_ClearITPendingBit(RTC_IT_SEC);
 8002e4c:	2001      	movs	r0, #1
 8002e4e:	f7fe f989 	bl	8001164 <RTC_ClearITPendingBit>
	RTC_WaitForSynchro();
 8002e52:	f7fe f947 	bl	80010e4 <RTC_WaitForSynchro>
	RTC_ITConfig(RTC_IT_SEC, ENABLE); //,(1)
 8002e56:	2101      	movs	r1, #1
 8002e58:	2001      	movs	r0, #1
 8002e5a:	f7fe f8d3 	bl	8001004 <RTC_ITConfig>
	RTC_WaitForLastTask();
 8002e5e:	f7fe f931 	bl	80010c4 <RTC_WaitForLastTask>

}
 8002e62:	bf00      	nop
 8002e64:	3708      	adds	r7, #8
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bd80      	pop	{r7, pc}
	...

08002e6c <RTC_Handler>:
/* RTC
 * :()
 * :RTC_Handler(test_hander)
 */
void RTC_Handler(void (*temp_function))
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	b083      	sub	sp, #12
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
	//RTC_ITConfig(RTC_IT_SEC, ENABLE); //,(1)
	function_handler = temp_function;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	4a03      	ldr	r2, [pc, #12]	; (8002e84 <RTC_Handler+0x18>)
 8002e78:	6013      	str	r3, [r2, #0]
}
 8002e7a:	bf00      	nop
 8002e7c:	370c      	adds	r7, #12
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bc80      	pop	{r7}
 8002e82:	4770      	bx	lr
 8002e84:	200004c0 	.word	0x200004c0

08002e88 <RTC_IRQHandler>:

void RTC_IRQHandler(void) //RTC
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	af00      	add	r7, sp, #0
	if (function_handler == 0x0)
 8002e8c:	4b0a      	ldr	r3, [pc, #40]	; (8002eb8 <RTC_IRQHandler+0x30>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d103      	bne.n	8002e9c <RTC_IRQHandler+0x14>
	{
		RTC_ClearITPendingBit(RTC_IT_SEC); //
 8002e94:	2001      	movs	r0, #1
 8002e96:	f7fe f965 	bl	8001164 <RTC_ClearITPendingBit>
		return;
 8002e9a:	e00b      	b.n	8002eb4 <RTC_IRQHandler+0x2c>
	}
	if (RTC_GetITStatus(RTC_IT_SEC) != RESET) //
 8002e9c:	2001      	movs	r0, #1
 8002e9e:	f7fe f939 	bl	8001114 <RTC_GetITStatus>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d005      	beq.n	8002eb4 <RTC_IRQHandler+0x2c>
	{
		function_handler();
 8002ea8:	4b03      	ldr	r3, [pc, #12]	; (8002eb8 <RTC_IRQHandler+0x30>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	4798      	blx	r3
		RTC_ClearITPendingBit(RTC_IT_SEC); //
 8002eae:	2001      	movs	r0, #1
 8002eb0:	f7fe f958 	bl	8001164 <RTC_ClearITPendingBit>
	}
}
 8002eb4:	bd80      	pop	{r7, pc}
 8002eb6:	bf00      	nop
 8002eb8:	200004c0 	.word	0x200004c0

08002ebc <delay_us>:
/* ,72MHz,
 * 1us
 * ()
 */
void delay_us(__IO u32 time)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	b085      	sub	sp, #20
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
	int i = 0;
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	60fb      	str	r3, [r7, #12]
	unsigned char temp = 4;
 8002ec8:	2304      	movs	r3, #4
 8002eca:	72fb      	strb	r3, [r7, #11]
	for (i = time; i >= 0; i--)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	60fb      	str	r3, [r7, #12]
 8002ed0:	e00a      	b.n	8002ee8 <delay_us+0x2c>
	{
		while (temp)
		{
			//__NOP();// 1/72M=0.01389us
			temp--;
 8002ed2:	7afb      	ldrb	r3, [r7, #11]
 8002ed4:	3b01      	subs	r3, #1
 8002ed6:	72fb      	strb	r3, [r7, #11]
		while (temp)
 8002ed8:	7afb      	ldrb	r3, [r7, #11]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d1f9      	bne.n	8002ed2 <delay_us+0x16>
		}
		temp = 4;
 8002ede:	2304      	movs	r3, #4
 8002ee0:	72fb      	strb	r3, [r7, #11]
	for (i = time; i >= 0; i--)
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	3b01      	subs	r3, #1
 8002ee6:	60fb      	str	r3, [r7, #12]
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	daf4      	bge.n	8002ed8 <delay_us+0x1c>
	}
}
 8002eee:	bf00      	nop
 8002ef0:	3714      	adds	r7, #20
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bc80      	pop	{r7}
 8002ef6:	4770      	bx	lr

08002ef8 <adc_init>:
	finishtime = (0xFFFFFF - time) / 9;
	return finishtime;
}

void adc_init()
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b086      	sub	sp, #24
 8002efc:	af00      	add	r7, sp, #0
	ADC_InitTypeDef ADC_InitStructure;
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE); //ADC1
 8002efe:	2101      	movs	r1, #1
 8002f00:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002f04:	f7fe f806 	bl	8000f14 <RCC_APB2PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC2, ENABLE); //ADC2
 8002f08:	2101      	movs	r1, #1
 8002f0a:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002f0e:	f7fe f801 	bl	8000f14 <RCC_APB2PeriphClockCmd>
	RCC_ADCCLKConfig(RCC_PCLK2_Div6);   //ADC6,72M/6=12MHz,ADC14M
 8002f12:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002f16:	f7fd ff0f 	bl	8000d38 <RCC_ADCCLKConfig>
	ADC_DeInit(ADC1);  //ADC1, ADC1 
 8002f1a:	482a      	ldr	r0, [pc, #168]	; (8002fc4 <adc_init+0xcc>)
 8002f1c:	f7fd fa14 	bl	8000348 <ADC_DeInit>
	ADC_DeInit(ADC2);  //ADC2, ADC2 
 8002f20:	4829      	ldr	r0, [pc, #164]	; (8002fc8 <adc_init+0xd0>)
 8002f22:	f7fd fa11 	bl	8000348 <ADC_DeInit>
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;	//ADC:ADC1ADC2
 8002f26:	2300      	movs	r3, #0
 8002f28:	607b      	str	r3, [r7, #4]
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;	//
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	723b      	strb	r3, [r7, #8]
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;	//
 8002f2e:	2300      	movs	r3, #0
 8002f30:	727b      	strb	r3, [r7, #9]
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;	//
 8002f32:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
 8002f36:	60fb      	str	r3, [r7, #12]
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;	//ADC
 8002f38:	2300      	movs	r3, #0
 8002f3a:	613b      	str	r3, [r7, #16]
	ADC_InitStructure.ADC_NbrOfChannel = 1;	//ADC
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	753b      	strb	r3, [r7, #20]
	ADC_Init(ADC1, &ADC_InitStructure);	//ADC_InitStructADCx
 8002f40:	1d3b      	adds	r3, r7, #4
 8002f42:	4619      	mov	r1, r3
 8002f44:	481f      	ldr	r0, [pc, #124]	; (8002fc4 <adc_init+0xcc>)
 8002f46:	f7fd fa39 	bl	80003bc <ADC_Init>
	ADC_Init(ADC2, &ADC_InitStructure);	//ADC_InitStructADCx
 8002f4a:	1d3b      	adds	r3, r7, #4
 8002f4c:	4619      	mov	r1, r3
 8002f4e:	481e      	ldr	r0, [pc, #120]	; (8002fc8 <adc_init+0xd0>)
 8002f50:	f7fd fa34 	bl	80003bc <ADC_Init>

	ADC_Cmd(ADC1, ENABLE);	//ADC1
 8002f54:	2101      	movs	r1, #1
 8002f56:	481b      	ldr	r0, [pc, #108]	; (8002fc4 <adc_init+0xcc>)
 8002f58:	f7fd fa82 	bl	8000460 <ADC_Cmd>
	ADC_ResetCalibration(ADC1);	//
 8002f5c:	4819      	ldr	r0, [pc, #100]	; (8002fc4 <adc_init+0xcc>)
 8002f5e:	f7fd fa9a 	bl	8000496 <ADC_ResetCalibration>
	while (ADC_GetResetCalibrationStatus(ADC1))
 8002f62:	bf00      	nop
 8002f64:	4817      	ldr	r0, [pc, #92]	; (8002fc4 <adc_init+0xcc>)
 8002f66:	f7fd faa5 	bl	80004b4 <ADC_GetResetCalibrationStatus>
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d1f9      	bne.n	8002f64 <adc_init+0x6c>
		;	//
	ADC_StartCalibration(ADC1);	 //AD
 8002f70:	4814      	ldr	r0, [pc, #80]	; (8002fc4 <adc_init+0xcc>)
 8002f72:	f7fd fab6 	bl	80004e2 <ADC_StartCalibration>
	while (ADC_GetCalibrationStatus(ADC1))
 8002f76:	bf00      	nop
 8002f78:	4812      	ldr	r0, [pc, #72]	; (8002fc4 <adc_init+0xcc>)
 8002f7a:	f7fd fac1 	bl	8000500 <ADC_GetCalibrationStatus>
 8002f7e:	4603      	mov	r3, r0
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d1f9      	bne.n	8002f78 <adc_init+0x80>
		;	 //

	ADC_Cmd(ADC2, ENABLE);	//ADC2
 8002f84:	2101      	movs	r1, #1
 8002f86:	4810      	ldr	r0, [pc, #64]	; (8002fc8 <adc_init+0xd0>)
 8002f88:	f7fd fa6a 	bl	8000460 <ADC_Cmd>
	ADC_ResetCalibration(ADC2);	//
 8002f8c:	480e      	ldr	r0, [pc, #56]	; (8002fc8 <adc_init+0xd0>)
 8002f8e:	f7fd fa82 	bl	8000496 <ADC_ResetCalibration>
	while (ADC_GetResetCalibrationStatus(ADC2))
 8002f92:	bf00      	nop
 8002f94:	480c      	ldr	r0, [pc, #48]	; (8002fc8 <adc_init+0xd0>)
 8002f96:	f7fd fa8d 	bl	80004b4 <ADC_GetResetCalibrationStatus>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d1f9      	bne.n	8002f94 <adc_init+0x9c>
		;	//
	ADC_StartCalibration(ADC2);	 //AD
 8002fa0:	4809      	ldr	r0, [pc, #36]	; (8002fc8 <adc_init+0xd0>)
 8002fa2:	f7fd fa9e 	bl	80004e2 <ADC_StartCalibration>
	while (ADC_GetCalibrationStatus(ADC2))
 8002fa6:	bf00      	nop
 8002fa8:	4807      	ldr	r0, [pc, #28]	; (8002fc8 <adc_init+0xd0>)
 8002faa:	f7fd faa9 	bl	8000500 <ADC_GetCalibrationStatus>
 8002fae:	4603      	mov	r3, r0
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d1f9      	bne.n	8002fa8 <adc_init+0xb0>
		;	 //
	adcinit_flag = true;
 8002fb4:	4b05      	ldr	r3, [pc, #20]	; (8002fcc <adc_init+0xd4>)
 8002fb6:	2201      	movs	r2, #1
 8002fb8:	701a      	strb	r2, [r3, #0]
}
 8002fba:	bf00      	nop
 8002fbc:	3718      	adds	r7, #24
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}
 8002fc2:	bf00      	nop
 8002fc4:	40012400 	.word	0x40012400
 8002fc8:	40012800 	.word	0x40012800
 8002fcc:	2000003c 	.word	0x2000003c

08002fd0 <pinModeB>:
 *			  IPU 
 *			  IPD 
 *			  PWM PWM,10kHz
 */
void pinModeB(uint16_t GPIO_Pin, GPIOMode_TypeDef GPIO_Mode)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b082      	sub	sp, #8
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	460a      	mov	r2, r1
 8002fda:	80fb      	strh	r3, [r7, #6]
 8002fdc:	4613      	mov	r3, r2
 8002fde:	717b      	strb	r3, [r7, #5]
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 8002fe0:	2101      	movs	r1, #1
 8002fe2:	2008      	movs	r0, #8
 8002fe4:	f7fd ff96 	bl	8000f14 <RCC_APB2PeriphClockCmd>
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode;
 8002fe8:	4a37      	ldr	r2, [pc, #220]	; (80030c8 <pinModeB+0xf8>)
 8002fea:	797b      	ldrb	r3, [r7, #5]
 8002fec:	70d3      	strb	r3, [r2, #3]
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin;
 8002fee:	4a36      	ldr	r2, [pc, #216]	; (80030c8 <pinModeB+0xf8>)
 8002ff0:	88fb      	ldrh	r3, [r7, #6]
 8002ff2:	8013      	strh	r3, [r2, #0]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
 8002ff4:	4b34      	ldr	r3, [pc, #208]	; (80030c8 <pinModeB+0xf8>)
 8002ff6:	2203      	movs	r2, #3
 8002ff8:	709a      	strb	r2, [r3, #2]
	GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ffa:	4933      	ldr	r1, [pc, #204]	; (80030c8 <pinModeB+0xf8>)
 8002ffc:	4833      	ldr	r0, [pc, #204]	; (80030cc <pinModeB+0xfc>)
 8002ffe:	f7fd fd57 	bl	8000ab0 <GPIO_Init>
	if (GPIO_Mode == GPIO_Mode_AF_PP)
 8003002:	797b      	ldrb	r3, [r7, #5]
 8003004:	2b18      	cmp	r3, #24
 8003006:	d15a      	bne.n	80030be <pinModeB+0xee>
	{
		if (pwminit_flag_B == false)
 8003008:	4b31      	ldr	r3, [pc, #196]	; (80030d0 <pinModeB+0x100>)
 800300a:	781b      	ldrb	r3, [r3, #0]
 800300c:	f083 0301 	eor.w	r3, r3, #1
 8003010:	b2db      	uxtb	r3, r3
 8003012:	2b00      	cmp	r3, #0
 8003014:	d053      	beq.n	80030be <pinModeB+0xee>
		{
			RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);
 8003016:	2101      	movs	r1, #1
 8003018:	2004      	movs	r0, #4
 800301a:	f7fd ff99 	bl	8000f50 <RCC_APB1PeriphClockCmd>

			//
			//PWM:72000/(899+1)=80khz
			TIM_TimeBaseStructure.TIM_Period = PWM_Freq_B;
 800301e:	4b2d      	ldr	r3, [pc, #180]	; (80030d4 <pinModeB+0x104>)
 8003020:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8003024:	809a      	strh	r2, [r3, #4]
			pwm_freq_B = PWM_Freq_B;
 8003026:	4b2c      	ldr	r3, [pc, #176]	; (80030d8 <pinModeB+0x108>)
 8003028:	f641 421f 	movw	r2, #7199	; 0x1c1f
 800302c:	801a      	strh	r2, [r3, #0]

			TIM_TimeBaseStructure.TIM_Prescaler = 0; //TIMx
 800302e:	4b29      	ldr	r3, [pc, #164]	; (80030d4 <pinModeB+0x104>)
 8003030:	2200      	movs	r2, #0
 8003032:	801a      	strh	r2, [r3, #0]
			TIM_TimeBaseStructure.TIM_ClockDivision = 0; //:TDTS = Tck_tim
 8003034:	4b27      	ldr	r3, [pc, #156]	; (80030d4 <pinModeB+0x104>)
 8003036:	2200      	movs	r2, #0
 8003038:	80da      	strh	r2, [r3, #6]
			TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;  //TIM
 800303a:	4b26      	ldr	r3, [pc, #152]	; (80030d4 <pinModeB+0x104>)
 800303c:	2200      	movs	r2, #0
 800303e:	805a      	strh	r2, [r3, #2]
			TIM_TimeBaseInit(TIM4, &TIM_TimeBaseStructure); //TIM_TimeBaseInitStructTIMx
 8003040:	4924      	ldr	r1, [pc, #144]	; (80030d4 <pinModeB+0x104>)
 8003042:	4826      	ldr	r0, [pc, #152]	; (80030dc <pinModeB+0x10c>)
 8003044:	f7fe f8a4 	bl	8001190 <TIM_TimeBaseInit>

			TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM2; //:TIM2
 8003048:	4b25      	ldr	r3, [pc, #148]	; (80030e0 <pinModeB+0x110>)
 800304a:	2270      	movs	r2, #112	; 0x70
 800304c:	801a      	strh	r2, [r3, #0]
			TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable; //
 800304e:	4b24      	ldr	r3, [pc, #144]	; (80030e0 <pinModeB+0x110>)
 8003050:	2201      	movs	r2, #1
 8003052:	805a      	strh	r2, [r3, #2]
			TIM_OCInitStructure.TIM_Pulse = 0; //
 8003054:	4b22      	ldr	r3, [pc, #136]	; (80030e0 <pinModeB+0x110>)
 8003056:	2200      	movs	r2, #0
 8003058:	80da      	strh	r2, [r3, #6]
			TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low; //:TIM
 800305a:	4b21      	ldr	r3, [pc, #132]	; (80030e0 <pinModeB+0x110>)
 800305c:	2202      	movs	r2, #2
 800305e:	811a      	strh	r2, [r3, #8]
			TIM_OC1Init(TIM4, &TIM_OCInitStructure);  //TIM_OCInitStructTIMx
 8003060:	491f      	ldr	r1, [pc, #124]	; (80030e0 <pinModeB+0x110>)
 8003062:	481e      	ldr	r0, [pc, #120]	; (80030dc <pinModeB+0x10c>)
 8003064:	f7fe f910 	bl	8001288 <TIM_OC1Init>
			TIM_OC2Init(TIM4, &TIM_OCInitStructure);  //TIM_OCInitStructTIMx
 8003068:	491d      	ldr	r1, [pc, #116]	; (80030e0 <pinModeB+0x110>)
 800306a:	481c      	ldr	r0, [pc, #112]	; (80030dc <pinModeB+0x10c>)
 800306c:	f7fe f998 	bl	80013a0 <TIM_OC2Init>

#ifdef PWM_Complementary_B
			TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High; //:TIM
#endif
			TIM_OC3Init(TIM4, &TIM_OCInitStructure);  //TIM_OCInitStructTIMx
 8003070:	491b      	ldr	r1, [pc, #108]	; (80030e0 <pinModeB+0x110>)
 8003072:	481a      	ldr	r0, [pc, #104]	; (80030dc <pinModeB+0x10c>)
 8003074:	f7fe fa1c 	bl	80014b0 <TIM_OC3Init>
			TIM_OC4Init(TIM4, &TIM_OCInitStructure);  //TIM_OCInitStructTIMx
 8003078:	4919      	ldr	r1, [pc, #100]	; (80030e0 <pinModeB+0x110>)
 800307a:	4818      	ldr	r0, [pc, #96]	; (80030dc <pinModeB+0x10c>)
 800307c:	f7fe fa9e 	bl	80015bc <TIM_OC4Init>

			TIM_CtrlPWMOutputs(TIM4, ENABLE);	//MOE 
 8003080:	2101      	movs	r1, #1
 8003082:	4816      	ldr	r0, [pc, #88]	; (80030dc <pinModeB+0x10c>)
 8003084:	f7fe fb21 	bl	80016ca <TIM_CtrlPWMOutputs>

			TIM_OC1PreloadConfig(TIM4, TIM_OCPreload_Enable);  //CH1
 8003088:	2108      	movs	r1, #8
 800308a:	4814      	ldr	r0, [pc, #80]	; (80030dc <pinModeB+0x10c>)
 800308c:	f7fe fb61 	bl	8001752 <TIM_OC1PreloadConfig>
			TIM_OC2PreloadConfig(TIM4, TIM_OCPreload_Enable);  //CH2
 8003090:	2108      	movs	r1, #8
 8003092:	4812      	ldr	r0, [pc, #72]	; (80030dc <pinModeB+0x10c>)
 8003094:	f7fe fb78 	bl	8001788 <TIM_OC2PreloadConfig>
			TIM_OC3PreloadConfig(TIM4, TIM_OCPreload_Enable);  //CH3
 8003098:	2108      	movs	r1, #8
 800309a:	4810      	ldr	r0, [pc, #64]	; (80030dc <pinModeB+0x10c>)
 800309c:	f7fe fb91 	bl	80017c2 <TIM_OC3PreloadConfig>
			TIM_OC4PreloadConfig(TIM4, TIM_OCPreload_Enable);  //CH4
 80030a0:	2108      	movs	r1, #8
 80030a2:	480e      	ldr	r0, [pc, #56]	; (80030dc <pinModeB+0x10c>)
 80030a4:	f7fe fba8 	bl	80017f8 <TIM_OC4PreloadConfig>

			TIM_ARRPreloadConfig(TIM4, ENABLE); //TIMxARR
 80030a8:	2101      	movs	r1, #1
 80030aa:	480c      	ldr	r0, [pc, #48]	; (80030dc <pinModeB+0x10c>)
 80030ac:	f7fe fb32 	bl	8001714 <TIM_ARRPreloadConfig>

			TIM_Cmd(TIM4, ENABLE);  //TIM1
 80030b0:	2101      	movs	r1, #1
 80030b2:	480a      	ldr	r0, [pc, #40]	; (80030dc <pinModeB+0x10c>)
 80030b4:	f7fe faea 	bl	800168c <TIM_Cmd>
			pwminit_flag_B = true;
 80030b8:	4b05      	ldr	r3, [pc, #20]	; (80030d0 <pinModeB+0x100>)
 80030ba:	2201      	movs	r2, #1
 80030bc:	701a      	strb	r2, [r3, #0]
		}
	}
}
 80030be:	bf00      	nop
 80030c0:	3708      	adds	r7, #8
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd80      	pop	{r7, pc}
 80030c6:	bf00      	nop
 80030c8:	200002c0 	.word	0x200002c0
 80030cc:	40010c00 	.word	0x40010c00
 80030d0:	2000003d 	.word	0x2000003d
 80030d4:	2000009c 	.word	0x2000009c
 80030d8:	200000ae 	.word	0x200000ae
 80030dc:	40000800 	.word	0x40000800
 80030e0:	200002ac 	.word	0x200002ac

080030e4 <pinModeC>:
 *			  IPU 
 *			  IPD 
 *			  PWM PWM,100kHz
 */
void pinModeC(uint16_t GPIO_Pin, GPIOMode_TypeDef GPIO_Mode)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b082      	sub	sp, #8
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	4603      	mov	r3, r0
 80030ec:	460a      	mov	r2, r1
 80030ee:	80fb      	strh	r3, [r7, #6]
 80030f0:	4613      	mov	r3, r2
 80030f2:	717b      	strb	r3, [r7, #5]
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
 80030f4:	2101      	movs	r1, #1
 80030f6:	2010      	movs	r0, #16
 80030f8:	f7fd ff0c 	bl	8000f14 <RCC_APB2PeriphClockCmd>
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode;
 80030fc:	4a3d      	ldr	r2, [pc, #244]	; (80031f4 <pinModeC+0x110>)
 80030fe:	797b      	ldrb	r3, [r7, #5]
 8003100:	70d3      	strb	r3, [r2, #3]
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin;
 8003102:	4a3c      	ldr	r2, [pc, #240]	; (80031f4 <pinModeC+0x110>)
 8003104:	88fb      	ldrh	r3, [r7, #6]
 8003106:	8013      	strh	r3, [r2, #0]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
 8003108:	4b3a      	ldr	r3, [pc, #232]	; (80031f4 <pinModeC+0x110>)
 800310a:	2203      	movs	r2, #3
 800310c:	709a      	strb	r2, [r3, #2]
	GPIO_Init(GPIOC, &GPIO_InitStruct);
 800310e:	4939      	ldr	r1, [pc, #228]	; (80031f4 <pinModeC+0x110>)
 8003110:	4839      	ldr	r0, [pc, #228]	; (80031f8 <pinModeC+0x114>)
 8003112:	f7fd fccd 	bl	8000ab0 <GPIO_Init>
	if (GPIO_Mode == GPIO_Mode_AIN)
 8003116:	797b      	ldrb	r3, [r7, #5]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d108      	bne.n	800312e <pinModeC+0x4a>
	{
		if (adcinit_flag == false)
 800311c:	4b37      	ldr	r3, [pc, #220]	; (80031fc <pinModeC+0x118>)
 800311e:	781b      	ldrb	r3, [r3, #0]
 8003120:	f083 0301 	eor.w	r3, r3, #1
 8003124:	b2db      	uxtb	r3, r3
 8003126:	2b00      	cmp	r3, #0
 8003128:	d001      	beq.n	800312e <pinModeC+0x4a>
		{
			adc_init();
 800312a:	f7ff fee5 	bl	8002ef8 <adc_init>
		}
	}
	if (GPIO_Mode == GPIO_Mode_AF_PP)
 800312e:	797b      	ldrb	r3, [r7, #5]
 8003130:	2b18      	cmp	r3, #24
 8003132:	d15b      	bne.n	80031ec <pinModeC+0x108>
	{
		if (pwminit_flag_C == false)
 8003134:	4b32      	ldr	r3, [pc, #200]	; (8003200 <pinModeC+0x11c>)
 8003136:	781b      	ldrb	r3, [r3, #0]
 8003138:	f083 0301 	eor.w	r3, r3, #1
 800313c:	b2db      	uxtb	r3, r3
 800313e:	2b00      	cmp	r3, #0
 8003140:	d054      	beq.n	80031ec <pinModeC+0x108>
		{
			RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM8, ENABLE);
 8003142:	2101      	movs	r1, #1
 8003144:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003148:	f7fd fee4 	bl	8000f14 <RCC_APB2PeriphClockCmd>

			//
			//PWM:72000/(899+1)=80khz
			TIM_TimeBaseStructure.TIM_Period = PWM_Freq_C;
 800314c:	4b2d      	ldr	r3, [pc, #180]	; (8003204 <pinModeC+0x120>)
 800314e:	f240 22cf 	movw	r2, #719	; 0x2cf
 8003152:	809a      	strh	r2, [r3, #4]
			pwm_freq_C = PWM_Freq_C;
 8003154:	4b2c      	ldr	r3, [pc, #176]	; (8003208 <pinModeC+0x124>)
 8003156:	f240 22cf 	movw	r2, #719	; 0x2cf
 800315a:	801a      	strh	r2, [r3, #0]

			TIM_TimeBaseStructure.TIM_Prescaler = 0; //TIMx
 800315c:	4b29      	ldr	r3, [pc, #164]	; (8003204 <pinModeC+0x120>)
 800315e:	2200      	movs	r2, #0
 8003160:	801a      	strh	r2, [r3, #0]
			TIM_TimeBaseStructure.TIM_ClockDivision = 0; //:TDTS = Tck_tim
 8003162:	4b28      	ldr	r3, [pc, #160]	; (8003204 <pinModeC+0x120>)
 8003164:	2200      	movs	r2, #0
 8003166:	80da      	strh	r2, [r3, #6]
			TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;  //TIM
 8003168:	4b26      	ldr	r3, [pc, #152]	; (8003204 <pinModeC+0x120>)
 800316a:	2200      	movs	r2, #0
 800316c:	805a      	strh	r2, [r3, #2]
			TIM_TimeBaseInit(TIM8, &TIM_TimeBaseStructure); //TIM_TimeBaseInitStructTIMx
 800316e:	4925      	ldr	r1, [pc, #148]	; (8003204 <pinModeC+0x120>)
 8003170:	4826      	ldr	r0, [pc, #152]	; (800320c <pinModeC+0x128>)
 8003172:	f7fe f80d 	bl	8001190 <TIM_TimeBaseInit>

			TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM2; //:TIM2
 8003176:	4b26      	ldr	r3, [pc, #152]	; (8003210 <pinModeC+0x12c>)
 8003178:	2270      	movs	r2, #112	; 0x70
 800317a:	801a      	strh	r2, [r3, #0]
			TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable; //
 800317c:	4b24      	ldr	r3, [pc, #144]	; (8003210 <pinModeC+0x12c>)
 800317e:	2201      	movs	r2, #1
 8003180:	805a      	strh	r2, [r3, #2]
			TIM_OCInitStructure.TIM_Pulse = 0; //
 8003182:	4b23      	ldr	r3, [pc, #140]	; (8003210 <pinModeC+0x12c>)
 8003184:	2200      	movs	r2, #0
 8003186:	80da      	strh	r2, [r3, #6]
			TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low; //:TIM
 8003188:	4b21      	ldr	r3, [pc, #132]	; (8003210 <pinModeC+0x12c>)
 800318a:	2202      	movs	r2, #2
 800318c:	811a      	strh	r2, [r3, #8]
			TIM_OC1Init(TIM8, &TIM_OCInitStructure);  //TIM_OCInitStructTIMx
 800318e:	4920      	ldr	r1, [pc, #128]	; (8003210 <pinModeC+0x12c>)
 8003190:	481e      	ldr	r0, [pc, #120]	; (800320c <pinModeC+0x128>)
 8003192:	f7fe f879 	bl	8001288 <TIM_OC1Init>
			TIM_OC2Init(TIM8, &TIM_OCInitStructure);  //TIM_OCInitStructTIMx
 8003196:	491e      	ldr	r1, [pc, #120]	; (8003210 <pinModeC+0x12c>)
 8003198:	481c      	ldr	r0, [pc, #112]	; (800320c <pinModeC+0x128>)
 800319a:	f7fe f901 	bl	80013a0 <TIM_OC2Init>
#ifdef PWM_Complementary_C
			        TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High; //:TIM
#endif
			TIM_OC3Init(TIM8, &TIM_OCInitStructure);  //TIM_OCInitStructTIMx
 800319e:	491c      	ldr	r1, [pc, #112]	; (8003210 <pinModeC+0x12c>)
 80031a0:	481a      	ldr	r0, [pc, #104]	; (800320c <pinModeC+0x128>)
 80031a2:	f7fe f985 	bl	80014b0 <TIM_OC3Init>
			TIM_OC4Init(TIM8, &TIM_OCInitStructure);  //TIM_OCInitStructTIMx
 80031a6:	491a      	ldr	r1, [pc, #104]	; (8003210 <pinModeC+0x12c>)
 80031a8:	4818      	ldr	r0, [pc, #96]	; (800320c <pinModeC+0x128>)
 80031aa:	f7fe fa07 	bl	80015bc <TIM_OC4Init>

			TIM_CtrlPWMOutputs(TIM8, ENABLE);	//MOE 
 80031ae:	2101      	movs	r1, #1
 80031b0:	4816      	ldr	r0, [pc, #88]	; (800320c <pinModeC+0x128>)
 80031b2:	f7fe fa8a 	bl	80016ca <TIM_CtrlPWMOutputs>

			TIM_OC1PreloadConfig(TIM8, TIM_OCPreload_Enable);  //CH1
 80031b6:	2108      	movs	r1, #8
 80031b8:	4814      	ldr	r0, [pc, #80]	; (800320c <pinModeC+0x128>)
 80031ba:	f7fe faca 	bl	8001752 <TIM_OC1PreloadConfig>
			TIM_OC2PreloadConfig(TIM8, TIM_OCPreload_Enable);  //CH2
 80031be:	2108      	movs	r1, #8
 80031c0:	4812      	ldr	r0, [pc, #72]	; (800320c <pinModeC+0x128>)
 80031c2:	f7fe fae1 	bl	8001788 <TIM_OC2PreloadConfig>
			TIM_OC3PreloadConfig(TIM8, TIM_OCPreload_Enable);  //CH3
 80031c6:	2108      	movs	r1, #8
 80031c8:	4810      	ldr	r0, [pc, #64]	; (800320c <pinModeC+0x128>)
 80031ca:	f7fe fafa 	bl	80017c2 <TIM_OC3PreloadConfig>
			TIM_OC4PreloadConfig(TIM8, TIM_OCPreload_Enable);  //CH4
 80031ce:	2108      	movs	r1, #8
 80031d0:	480e      	ldr	r0, [pc, #56]	; (800320c <pinModeC+0x128>)
 80031d2:	f7fe fb11 	bl	80017f8 <TIM_OC4PreloadConfig>

			TIM_ARRPreloadConfig(TIM8, ENABLE); //TIMxARR
 80031d6:	2101      	movs	r1, #1
 80031d8:	480c      	ldr	r0, [pc, #48]	; (800320c <pinModeC+0x128>)
 80031da:	f7fe fa9b 	bl	8001714 <TIM_ARRPreloadConfig>

			TIM_Cmd(TIM8, ENABLE);  //TIM1
 80031de:	2101      	movs	r1, #1
 80031e0:	480a      	ldr	r0, [pc, #40]	; (800320c <pinModeC+0x128>)
 80031e2:	f7fe fa53 	bl	800168c <TIM_Cmd>
			pwminit_flag_C = true;
 80031e6:	4b06      	ldr	r3, [pc, #24]	; (8003200 <pinModeC+0x11c>)
 80031e8:	2201      	movs	r2, #1
 80031ea:	701a      	strb	r2, [r3, #0]
		}
	}
}
 80031ec:	bf00      	nop
 80031ee:	3708      	adds	r7, #8
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}
 80031f4:	200002c0 	.word	0x200002c0
 80031f8:	40011000 	.word	0x40011000
 80031fc:	2000003c 	.word	0x2000003c
 8003200:	2000003e 	.word	0x2000003e
 8003204:	2000009c 	.word	0x2000009c
 8003208:	200004c4 	.word	0x200004c4
 800320c:	40013400 	.word	0x40013400
 8003210:	200002ac 	.word	0x200002ac

08003214 <CAN_INIT>:
/*
 * CAN
 * ,,
 */
void CAN_INIT()
{
 8003214:	b580      	push	{r7, lr}
 8003216:	b082      	sub	sp, #8
 8003218:	af00      	add	r7, sp, #0
	RCC_APB2PeriphClockCmd( RCC_APB2Periph_GPIOA | RCC_APB2Periph_GPIOB | RCC_APB2Periph_AFIO,
 800321a:	2101      	movs	r1, #1
 800321c:	200d      	movs	r0, #13
 800321e:	f7fd fe79 	bl	8000f14 <RCC_APB2PeriphClockCmd>
	        ENABLE);
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_CAN1, ENABLE);
 8003222:	2101      	movs	r1, #1
 8003224:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 8003228:	f7fd fe92 	bl	8000f50 <RCC_APB1PeriphClockCmd>
	GPIO_InitTypeDef GPIO_InitStructure;

	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800322c:	2303      	movs	r3, #3
 800322e:	71bb      	strb	r3, [r7, #6]
#endif

#ifdef USE_CAN_PA
	//,PA
	/* Configure CAN pin: RX */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_11;
 8003230:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003234:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
 8003236:	2348      	movs	r3, #72	; 0x48
 8003238:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800323a:	1d3b      	adds	r3, r7, #4
 800323c:	4619      	mov	r1, r3
 800323e:	4812      	ldr	r0, [pc, #72]	; (8003288 <CAN_INIT+0x74>)
 8003240:	f7fd fc36 	bl	8000ab0 <GPIO_Init>

	/* Configure CAN pin: TX */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12;
 8003244:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003248:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 800324a:	2318      	movs	r3, #24
 800324c:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800324e:	1d3b      	adds	r3, r7, #4
 8003250:	4619      	mov	r1, r3
 8003252:	480d      	ldr	r0, [pc, #52]	; (8003288 <CAN_INIT+0x74>)
 8003254:	f7fd fc2c 	bl	8000ab0 <GPIO_Init>
#endif

	NVIC_InitTypeDef NVIC_InitStructure;
	/* Configure the NVIC Preemption Priority Bits */
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_4);
 8003258:	f44f 7040 	mov.w	r0, #768	; 0x300
 800325c:	f7fc ffea 	bl	8000234 <NVIC_PriorityGroupConfig>
	/* VECT_TAB_FLASH  */
	/* Set the Vector Table base location at 0x08000000 */
	NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0);
 8003260:	2100      	movs	r1, #0
 8003262:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8003266:	f7fd f859 	bl	800031c <NVIC_SetVectorTable>
	/* enabling interrupt */
	NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN1_RX0_IRQn;
 800326a:	2314      	movs	r3, #20
 800326c:	703b      	strb	r3, [r7, #0]
	;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 800326e:	2300      	movs	r3, #0
 8003270:	707b      	strb	r3, [r7, #1]
//	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8003272:	2301      	movs	r3, #1
 8003274:	70fb      	strb	r3, [r7, #3]
	NVIC_Init(&NVIC_InitStructure);
 8003276:	463b      	mov	r3, r7
 8003278:	4618      	mov	r0, r3
 800327a:	f7fc ffed 	bl	8000258 <NVIC_Init>
}
 800327e:	bf00      	nop
 8003280:	3708      	adds	r7, #8
 8003282:	46bd      	mov	sp, r7
 8003284:	bd80      	pop	{r7, pc}
 8003286:	bf00      	nop
 8003288:	40010800 	.word	0x40010800

0800328c <CAN_IT_INIT>:
/*
 * CAN
 * ,(250kHz),
 */
void CAN_IT_INIT()
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b088      	sub	sp, #32
 8003290:	af00      	add	r7, sp, #0
	CAN_InitTypeDef CAN_InitStructure;
	CAN_FilterInitTypeDef CAN_FilterInitStructure;

	/* CAN register init */
	CAN_DeInit(CAN1);
 8003292:	4821      	ldr	r0, [pc, #132]	; (8003318 <CAN_IT_INIT+0x8c>)
 8003294:	f7fd f94c 	bl	8000530 <CAN_DeInit>
//	CAN_OperatingModeRequest(CAN1, CAN_OperatingMode_Initialization);
	CAN_StructInit(&CAN_InitStructure);
 8003298:	f107 0314 	add.w	r3, r7, #20
 800329c:	4618      	mov	r0, r3
 800329e:	f7fd faf5 	bl	800088c <CAN_StructInit>

	/* CAN cell init */
	CAN_InitStructure.CAN_TTCM = DISABLE;
 80032a2:	2300      	movs	r3, #0
 80032a4:	76bb      	strb	r3, [r7, #26]
	CAN_InitStructure.CAN_ABOM = DISABLE;
 80032a6:	2300      	movs	r3, #0
 80032a8:	76fb      	strb	r3, [r7, #27]
	CAN_InitStructure.CAN_AWUM = DISABLE;
 80032aa:	2300      	movs	r3, #0
 80032ac:	773b      	strb	r3, [r7, #28]
	CAN_InitStructure.CAN_NART = DISABLE;
 80032ae:	2300      	movs	r3, #0
 80032b0:	777b      	strb	r3, [r7, #29]
	CAN_InitStructure.CAN_RFLM = DISABLE;
 80032b2:	2300      	movs	r3, #0
 80032b4:	77bb      	strb	r3, [r7, #30]
	CAN_InitStructure.CAN_TXFP = DISABLE;
 80032b6:	2300      	movs	r3, #0
 80032b8:	77fb      	strb	r3, [r7, #31]
	CAN_InitStructure.CAN_Mode = CAN_Mode_Normal;
 80032ba:	2300      	movs	r3, #0
 80032bc:	75bb      	strb	r3, [r7, #22]
	CAN_InitStructure.CAN_SJW = CAN_SJW_1tq;
 80032be:	2300      	movs	r3, #0
 80032c0:	75fb      	strb	r3, [r7, #23]
	CAN_InitStructure.CAN_BS1 = CAN_BS1_8tq;
 80032c2:	2307      	movs	r3, #7
 80032c4:	763b      	strb	r3, [r7, #24]
	CAN_InitStructure.CAN_BS2 = CAN_BS2_3tq;
 80032c6:	2302      	movs	r3, #2
 80032c8:	767b      	strb	r3, [r7, #25]
	CAN_InitStructure.CAN_Prescaler = 12;   //  36M/(1+8+3)/12=250k
 80032ca:	230c      	movs	r3, #12
 80032cc:	82bb      	strh	r3, [r7, #20]
	CAN_Init(CAN1, &CAN_InitStructure);
 80032ce:	f107 0314 	add.w	r3, r7, #20
 80032d2:	4619      	mov	r1, r3
 80032d4:	4810      	ldr	r0, [pc, #64]	; (8003318 <CAN_IT_INIT+0x8c>)
 80032d6:	f7fd f94f 	bl	8000578 <CAN_Init>
//	CAN_OperatingModeRequest(CAN1, CAN_OperatingMode_Normal);
	/* CAN filter init */
	CAN_FilterInitStructure.CAN_FilterNumber = 1;
 80032da:	2301      	movs	r3, #1
 80032dc:	73bb      	strb	r3, [r7, #14]
	CAN_FilterInitStructure.CAN_FilterMode = CAN_FilterMode_IdMask;
 80032de:	2300      	movs	r3, #0
 80032e0:	73fb      	strb	r3, [r7, #15]
	CAN_FilterInitStructure.CAN_FilterScale = CAN_FilterScale_32bit;
 80032e2:	2301      	movs	r3, #1
 80032e4:	743b      	strb	r3, [r7, #16]
	CAN_FilterInitStructure.CAN_FilterIdHigh = 0x0000;
 80032e6:	2300      	movs	r3, #0
 80032e8:	80bb      	strh	r3, [r7, #4]
	CAN_FilterInitStructure.CAN_FilterIdLow = 0x0000;
 80032ea:	2300      	movs	r3, #0
 80032ec:	80fb      	strh	r3, [r7, #6]
	CAN_FilterInitStructure.CAN_FilterMaskIdHigh = 0x0000;
 80032ee:	2300      	movs	r3, #0
 80032f0:	813b      	strh	r3, [r7, #8]
	CAN_FilterInitStructure.CAN_FilterMaskIdLow = 0x0000;
 80032f2:	2300      	movs	r3, #0
 80032f4:	817b      	strh	r3, [r7, #10]
	CAN_FilterInitStructure.CAN_FilterFIFOAssignment = CAN_FIFO0;
 80032f6:	2300      	movs	r3, #0
 80032f8:	81bb      	strh	r3, [r7, #12]
	CAN_FilterInitStructure.CAN_FilterActivation = ENABLE;
 80032fa:	2301      	movs	r3, #1
 80032fc:	747b      	strb	r3, [r7, #17]
	CAN_FilterInit(&CAN_FilterInitStructure);
 80032fe:	1d3b      	adds	r3, r7, #4
 8003300:	4618      	mov	r0, r3
 8003302:	f7fd fa09 	bl	8000718 <CAN_FilterInit>

	/* CAN FIFO0 message pending interrupt enable */
	CAN_ITConfig(CAN1, CAN_IT_FMP0, ENABLE);
 8003306:	2201      	movs	r2, #1
 8003308:	2102      	movs	r1, #2
 800330a:	4803      	ldr	r0, [pc, #12]	; (8003318 <CAN_IT_INIT+0x8c>)
 800330c:	f7fd fba5 	bl	8000a5a <CAN_ITConfig>

}
 8003310:	bf00      	nop
 8003312:	3720      	adds	r7, #32
 8003314:	46bd      	mov	sp, r7
 8003316:	bd80      	pop	{r7, pc}
 8003318:	40006400 	.word	0x40006400

0800331c <USB_LP_CAN1_RX0_IRQHandler>:

/*
 * CAN
 */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b088      	sub	sp, #32
 8003320:	af02      	add	r7, sp, #8

	CanRxMsg RxMessage;

	CAN_Receive(CAN1, CAN_FIFO0, &RxMessage);
 8003322:	1d3b      	adds	r3, r7, #4
 8003324:	461a      	mov	r2, r3
 8003326:	2100      	movs	r1, #0
 8003328:	4806      	ldr	r0, [pc, #24]	; (8003344 <USB_LP_CAN1_RX0_IRQHandler+0x28>)
 800332a:	f7fd fad9 	bl	80008e0 <CAN_Receive>
	Analysys(RxMessage);
 800332e:	697b      	ldr	r3, [r7, #20]
 8003330:	9300      	str	r3, [sp, #0]
 8003332:	1d3b      	adds	r3, r7, #4
 8003334:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003336:	f7fe fcbf 	bl	8001cb8 <Analysys>

}
 800333a:	bf00      	nop
 800333c:	3718      	adds	r7, #24
 800333e:	46bd      	mov	sp, r7
 8003340:	bd80      	pop	{r7, pc}
 8003342:	bf00      	nop
 8003344:	40006400 	.word	0x40006400

08003348 <EXTI0_IRQHandler>:
{
	e2_right_handler = e2_right_function;
}
/*************************************************GPIO********************************************************/
void EXTI0_IRQHandler(void)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	af00      	add	r7, sp, #0
	delay_us(200);
 800334c:	20c8      	movs	r0, #200	; 0xc8
 800334e:	f7ff fdb5 	bl	8002ebc <delay_us>

	EXTI_ClearITPendingBit(EXTI_Line0);
 8003352:	2001      	movs	r0, #1
 8003354:	f7fd fb9e 	bl	8000a94 <EXTI_ClearITPendingBit>

}
 8003358:	bf00      	nop
 800335a:	bd80      	pop	{r7, pc}

0800335c <EXTI1_IRQHandler>:
void EXTI1_IRQHandler(void)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	af00      	add	r7, sp, #0
	delay_us(200);
 8003360:	20c8      	movs	r0, #200	; 0xc8
 8003362:	f7ff fdab 	bl	8002ebc <delay_us>

	EXTI_ClearITPendingBit(EXTI_Line1);
 8003366:	2002      	movs	r0, #2
 8003368:	f7fd fb94 	bl	8000a94 <EXTI_ClearITPendingBit>
}
 800336c:	bf00      	nop
 800336e:	bd80      	pop	{r7, pc}

08003370 <EXTI2_IRQHandler>:
void EXTI2_IRQHandler(void)
{
 8003370:	b580      	push	{r7, lr}
 8003372:	af00      	add	r7, sp, #0
	delay_us(200);
 8003374:	20c8      	movs	r0, #200	; 0xc8
 8003376:	f7ff fda1 	bl	8002ebc <delay_us>
	if (E2_2_check == LOW)
 800337a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800337e:	480c      	ldr	r0, [pc, #48]	; (80033b0 <EXTI2_IRQHandler+0x40>)
 8003380:	f7fd fc52 	bl	8000c28 <GPIO_ReadInputDataBit>
 8003384:	4603      	mov	r3, r0
 8003386:	2b00      	cmp	r3, #0
 8003388:	d102      	bne.n	8003390 <EXTI2_IRQHandler+0x20>
		e2_left_handler();
 800338a:	4b0a      	ldr	r3, [pc, #40]	; (80033b4 <EXTI2_IRQHandler+0x44>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	4798      	blx	r3

	if (E2_2_check == HIGH)
 8003390:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003394:	4806      	ldr	r0, [pc, #24]	; (80033b0 <EXTI2_IRQHandler+0x40>)
 8003396:	f7fd fc47 	bl	8000c28 <GPIO_ReadInputDataBit>
 800339a:	4603      	mov	r3, r0
 800339c:	2b01      	cmp	r3, #1
 800339e:	d102      	bne.n	80033a6 <EXTI2_IRQHandler+0x36>
		e2_right_handler();
 80033a0:	4b05      	ldr	r3, [pc, #20]	; (80033b8 <EXTI2_IRQHandler+0x48>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4798      	blx	r3

	EXTI_ClearITPendingBit(EXTI_Line2);
 80033a6:	2004      	movs	r0, #4
 80033a8:	f7fd fb74 	bl	8000a94 <EXTI_ClearITPendingBit>
}
 80033ac:	bf00      	nop
 80033ae:	bd80      	pop	{r7, pc}
 80033b0:	40010c00 	.word	0x40010c00
 80033b4:	200004d0 	.word	0x200004d0
 80033b8:	200004c8 	.word	0x200004c8

080033bc <EXTI9_5_IRQHandler>:
//
//
//}

void EXTI9_5_IRQHandler(void)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	af00      	add	r7, sp, #0
	delay_us(200);
 80033c0:	20c8      	movs	r0, #200	; 0xc8
 80033c2:	f7ff fd7b 	bl	8002ebc <delay_us>

	if (E1_2_check == LOW)
 80033c6:	2101      	movs	r1, #1
 80033c8:	480b      	ldr	r0, [pc, #44]	; (80033f8 <EXTI9_5_IRQHandler+0x3c>)
 80033ca:	f7fd fc2d 	bl	8000c28 <GPIO_ReadInputDataBit>
 80033ce:	4603      	mov	r3, r0
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d102      	bne.n	80033da <EXTI9_5_IRQHandler+0x1e>
		e1_left_handler();
 80033d4:	4b09      	ldr	r3, [pc, #36]	; (80033fc <EXTI9_5_IRQHandler+0x40>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4798      	blx	r3

	if (E1_2_check == HIGH)
 80033da:	2101      	movs	r1, #1
 80033dc:	4806      	ldr	r0, [pc, #24]	; (80033f8 <EXTI9_5_IRQHandler+0x3c>)
 80033de:	f7fd fc23 	bl	8000c28 <GPIO_ReadInputDataBit>
 80033e2:	4603      	mov	r3, r0
 80033e4:	2b01      	cmp	r3, #1
 80033e6:	d102      	bne.n	80033ee <EXTI9_5_IRQHandler+0x32>
		e1_right_handler();
 80033e8:	4b05      	ldr	r3, [pc, #20]	; (8003400 <EXTI9_5_IRQHandler+0x44>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4798      	blx	r3

	EXTI_ClearITPendingBit(EXTI_Line5);
 80033ee:	2020      	movs	r0, #32
 80033f0:	f7fd fb50 	bl	8000a94 <EXTI_ClearITPendingBit>
}
 80033f4:	bf00      	nop
 80033f6:	bd80      	pop	{r7, pc}
 80033f8:	40010c00 	.word	0x40010c00
 80033fc:	200004cc 	.word	0x200004cc
 8003400:	200004d4 	.word	0x200004d4

08003404 <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	af00      	add	r7, sp, #0
	delay_us(200);
 8003408:	20c8      	movs	r0, #200	; 0xc8
 800340a:	f7ff fd57 	bl	8002ebc <delay_us>

	EXTI_ClearITPendingBit(EXTI_Line11);
 800340e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003412:	f7fd fb3f 	bl	8000a94 <EXTI_ClearITPendingBit>
}
 8003416:	bf00      	nop
 8003418:	bd80      	pop	{r7, pc}

0800341a <IWDG_Config>:
GPS_INIT GPSINIT = { .matchCount = 0, .cmdHead = false, .match[0]='G', .match[1]='N', .match[2]='R',
        .match[3]='M', .match[4]='C', .splitTime = 0, .dataCount = 0 };

void anaGPS();
void IWDG_Config(uint8_t prv, uint16_t rlv)
{
 800341a:	b580      	push	{r7, lr}
 800341c:	b082      	sub	sp, #8
 800341e:	af00      	add	r7, sp, #0
 8003420:	4603      	mov	r3, r0
 8003422:	460a      	mov	r2, r1
 8003424:	71fb      	strb	r3, [r7, #7]
 8003426:	4613      	mov	r3, r2
 8003428:	80bb      	strh	r3, [r7, #4]
	//  PRRLR
	IWDG_WriteAccessCmd( IWDG_WriteAccess_Enable);
 800342a:	f245 5055 	movw	r0, #21845	; 0x5555
 800342e:	f7fd fc2b 	bl	8000c88 <IWDG_WriteAccessCmd>

	// 
	IWDG_SetPrescaler(prv);
 8003432:	79fb      	ldrb	r3, [r7, #7]
 8003434:	4618      	mov	r0, r3
 8003436:	f7fd fc37 	bl	8000ca8 <IWDG_SetPrescaler>

	// 
	IWDG_SetReload(rlv);
 800343a:	88bb      	ldrh	r3, [r7, #4]
 800343c:	4618      	mov	r0, r3
 800343e:	f7fd fc43 	bl	8000cc8 <IWDG_SetReload>

	// 
	IWDG_ReloadCounter();
 8003442:	f7fd fc51 	bl	8000ce8 <IWDG_ReloadCounter>

	//  IWDG
	IWDG_Enable();
 8003446:	f7fd fc5b 	bl	8000d00 <IWDG_Enable>
}
 800344a:	bf00      	nop
 800344c:	3708      	adds	r7, #8
 800344e:	46bd      	mov	sp, r7
 8003450:	bd80      	pop	{r7, pc}

08003452 <IWDG_Feed>:

void IWDG_Feed(void)
{
 8003452:	b580      	push	{r7, lr}
 8003454:	af00      	add	r7, sp, #0
	// IWDG
	// 0
	IWDG_ReloadCounter();
 8003456:	f7fd fc47 	bl	8000ce8 <IWDG_ReloadCounter>
}
 800345a:	bf00      	nop
 800345c:	bd80      	pop	{r7, pc}
	...

08003460 <time_break_function>:

int gps_count = 0, can_count = 0;
void time_break_function()	//RTC
{
 8003460:	b480      	push	{r7}
 8003462:	af00      	add	r7, sp, #0
	time_count++;
 8003464:	4b09      	ldr	r3, [pc, #36]	; (800348c <time_break_function+0x2c>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	3301      	adds	r3, #1
 800346a:	4a08      	ldr	r2, [pc, #32]	; (800348c <time_break_function+0x2c>)
 800346c:	6013      	str	r3, [r2, #0]
	gps_count++;
 800346e:	4b08      	ldr	r3, [pc, #32]	; (8003490 <time_break_function+0x30>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	3301      	adds	r3, #1
 8003474:	4a06      	ldr	r2, [pc, #24]	; (8003490 <time_break_function+0x30>)
 8003476:	6013      	str	r3, [r2, #0]
	can_count++;
 8003478:	4b06      	ldr	r3, [pc, #24]	; (8003494 <time_break_function+0x34>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	3301      	adds	r3, #1
 800347e:	4a05      	ldr	r2, [pc, #20]	; (8003494 <time_break_function+0x34>)
 8003480:	6013      	str	r3, [r2, #0]
}
 8003482:	bf00      	nop
 8003484:	46bd      	mov	sp, r7
 8003486:	bc80      	pop	{r7}
 8003488:	4770      	bx	lr
 800348a:	bf00      	nop
 800348c:	20000044 	.word	0x20000044
 8003490:	20000080 	.word	0x20000080
 8003494:	20000084 	.word	0x20000084

08003498 <main>:

int main(void)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b082      	sub	sp, #8
 800349c:	af00      	add	r7, sp, #0
	nvic_init();
 800349e:	f7ff fbb8 	bl	8002c12 <nvic_init>
	GPSINIT.ATR = false;
 80034a2:	4b5d      	ldr	r3, [pc, #372]	; (8003618 <main+0x180>)
 80034a4:	2200      	movs	r2, #0
 80034a6:	729a      	strb	r2, [r3, #10]

	pinModeB(GPIO_Pin_5, OUTPUT);
 80034a8:	2110      	movs	r1, #16
 80034aa:	2020      	movs	r0, #32
 80034ac:	f7ff fd90 	bl	8002fd0 <pinModeB>
	digitalWriteB(GPIO_Pin_5, HIGH);
 80034b0:	2201      	movs	r2, #1
 80034b2:	2120      	movs	r1, #32
 80034b4:	4859      	ldr	r0, [pc, #356]	; (800361c <main+0x184>)
 80034b6:	f7fd fbd0 	bl	8000c5a <GPIO_WriteBit>
	pinModeC(GPIO_Pin_14, OUTPUT);
 80034ba:	2110      	movs	r1, #16
 80034bc:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80034c0:	f7ff fe10 	bl	80030e4 <pinModeC>
	digitalWriteC(GPIO_Pin_14, HIGH);
 80034c4:	2201      	movs	r2, #1
 80034c6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80034ca:	4855      	ldr	r0, [pc, #340]	; (8003620 <main+0x188>)
 80034cc:	f7fd fbc5 	bl	8000c5a <GPIO_WriteBit>

	delay_us(12000000);	//15s
 80034d0:	4854      	ldr	r0, [pc, #336]	; (8003624 <main+0x18c>)
 80034d2:	f7ff fcf3 	bl	8002ebc <delay_us>
	usart_1_init(115200);
 80034d6:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 80034da:	f7ff fba3 	bl	8002c24 <usart_1_init>
//	printf("ok");
	IWDG_Config(IWDG_Prescaler_256, 4095);
 80034de:	f640 71ff 	movw	r1, #4095	; 0xfff
 80034e2:	2006      	movs	r0, #6
 80034e4:	f7ff ff99 	bl	800341a <IWDG_Config>
	BC28_Init();
 80034e8:	f7ff f952 	bl	8002790 <BC28_Init>
	CAN_INIT();	//CAN
 80034ec:	f7ff fe92 	bl	8003214 <CAN_INIT>
	CAN_IT_INIT();	//CAN
 80034f0:	f7ff fecc 	bl	800328c <CAN_IT_INIT>
	usart_3_init(9600, 0);
 80034f4:	2100      	movs	r1, #0
 80034f6:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 80034fa:	f7ff fbef 	bl	8002cdc <usart_3_init>
//	USART_ITConfig(USART3, USART_IT_ERR, ENABLE);
	IWDG_Feed();
 80034fe:	f7ff ffa8 	bl	8003452 <IWDG_Feed>
	RTC_1s_it_init();
 8003502:	f7ff fc79 	bl	8002df8 <RTC_1s_it_init>
	RTC_Handler(time_break_function);
 8003506:	4848      	ldr	r0, [pc, #288]	; (8003628 <main+0x190>)
 8003508:	f7ff fcb0 	bl	8002e6c <RTC_Handler>
	RTC_IT_ON;
 800350c:	f7fd fdea 	bl	80010e4 <RTC_WaitForSynchro>
 8003510:	2101      	movs	r1, #1
 8003512:	2001      	movs	r0, #1
 8003514:	f7fd fd76 	bl	8001004 <RTC_ITConfig>
 8003518:	f7fd fdd4 	bl	80010c4 <RTC_WaitForLastTask>
	while (1)
	{
		Pack1.Mail_Box[1].ATW = true;
 800351c:	4b43      	ldr	r3, [pc, #268]	; (800362c <main+0x194>)
 800351e:	2201      	movs	r2, #1
 8003520:	77da      	strb	r2, [r3, #31]
		Pack2.Mail_Box[1].ATW = true;
 8003522:	4b43      	ldr	r3, [pc, #268]	; (8003630 <main+0x198>)
 8003524:	2201      	movs	r2, #1
 8003526:	76da      	strb	r2, [r3, #27]
		Pack3.Mail_Box[1].ATW = true;
 8003528:	4b42      	ldr	r3, [pc, #264]	; (8003634 <main+0x19c>)
 800352a:	2201      	movs	r2, #1
 800352c:	76da      	strb	r2, [r3, #27]
		Pack4.Mail_Box[1].ATW = true;
 800352e:	4b42      	ldr	r3, [pc, #264]	; (8003638 <main+0x1a0>)
 8003530:	2201      	movs	r2, #1
 8003532:	749a      	strb	r2, [r3, #18]
		Pack5.Mail_Box[1].ATW = true;
 8003534:	4b41      	ldr	r3, [pc, #260]	; (800363c <main+0x1a4>)
 8003536:	2201      	movs	r2, #1
 8003538:	74da      	strb	r2, [r3, #19]
		Pack6.Mail_Box[1].ATW = true;
 800353a:	4b41      	ldr	r3, [pc, #260]	; (8003640 <main+0x1a8>)
 800353c:	2201      	movs	r2, #1
 800353e:	735a      	strb	r2, [r3, #13]
		Pack7.Mail_Box[1].ATW = true;
 8003540:	4b40      	ldr	r3, [pc, #256]	; (8003644 <main+0x1ac>)
 8003542:	2201      	movs	r2, #1
 8003544:	72da      	strb	r2, [r3, #11]
		IWDG_Feed();
 8003546:	f7ff ff84 	bl	8003452 <IWDG_Feed>
		GPSDATA.ATW = true;
 800354a:	4b3f      	ldr	r3, [pc, #252]	; (8003648 <main+0x1b0>)
 800354c:	2201      	movs	r2, #1
 800354e:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

		while (!(Pack1.Mail_Box[1].ATW == false || Pack2.Mail_Box[1].ATW == false
 8003552:	e00f      	b.n	8003574 <main+0xdc>
		        || Pack3.Mail_Box[1].ATW == false || Pack4.Mail_Box[1].ATW == false
		        || Pack5.Mail_Box[1].ATW == false || Pack6.Mail_Box[1].ATW == false
		        || Pack7.Mail_Box[1].ATW == false))
		{
			if (can_count > CAN_er_time)
 8003554:	4b3d      	ldr	r3, [pc, #244]	; (800364c <main+0x1b4>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	2b02      	cmp	r3, #2
 800355a:	dd06      	ble.n	800356a <main+0xd2>
			{
				can_count = 0;
 800355c:	4b3b      	ldr	r3, [pc, #236]	; (800364c <main+0x1b4>)
 800355e:	2200      	movs	r2, #0
 8003560:	601a      	str	r2, [r3, #0]
				CANerr = 1;
 8003562:	4b3b      	ldr	r3, [pc, #236]	; (8003650 <main+0x1b8>)
 8003564:	2201      	movs	r2, #1
 8003566:	701a      	strb	r2, [r3, #0]
				break;
 8003568:	e020      	b.n	80035ac <main+0x114>
			}
			IWDG_Feed();
 800356a:	f7ff ff72 	bl	8003452 <IWDG_Feed>

			CANerr = 0;				//CAN
 800356e:	4b38      	ldr	r3, [pc, #224]	; (8003650 <main+0x1b8>)
 8003570:	2200      	movs	r2, #0
 8003572:	701a      	strb	r2, [r3, #0]
		while (!(Pack1.Mail_Box[1].ATW == false || Pack2.Mail_Box[1].ATW == false
 8003574:	4b2d      	ldr	r3, [pc, #180]	; (800362c <main+0x194>)
 8003576:	7fdb      	ldrb	r3, [r3, #31]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d017      	beq.n	80035ac <main+0x114>
 800357c:	4b2c      	ldr	r3, [pc, #176]	; (8003630 <main+0x198>)
 800357e:	7edb      	ldrb	r3, [r3, #27]
 8003580:	2b00      	cmp	r3, #0
 8003582:	d013      	beq.n	80035ac <main+0x114>
		        || Pack3.Mail_Box[1].ATW == false || Pack4.Mail_Box[1].ATW == false
 8003584:	4b2b      	ldr	r3, [pc, #172]	; (8003634 <main+0x19c>)
 8003586:	7edb      	ldrb	r3, [r3, #27]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d00f      	beq.n	80035ac <main+0x114>
 800358c:	4b2a      	ldr	r3, [pc, #168]	; (8003638 <main+0x1a0>)
 800358e:	7c9b      	ldrb	r3, [r3, #18]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d00b      	beq.n	80035ac <main+0x114>
		        || Pack5.Mail_Box[1].ATW == false || Pack6.Mail_Box[1].ATW == false
 8003594:	4b29      	ldr	r3, [pc, #164]	; (800363c <main+0x1a4>)
 8003596:	7cdb      	ldrb	r3, [r3, #19]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d007      	beq.n	80035ac <main+0x114>
 800359c:	4b28      	ldr	r3, [pc, #160]	; (8003640 <main+0x1a8>)
 800359e:	7b5b      	ldrb	r3, [r3, #13]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d003      	beq.n	80035ac <main+0x114>
		        || Pack7.Mail_Box[1].ATW == false))
 80035a4:	4b27      	ldr	r3, [pc, #156]	; (8003644 <main+0x1ac>)
 80035a6:	7adb      	ldrb	r3, [r3, #11]
		while (!(Pack1.Mail_Box[1].ATW == false || Pack2.Mail_Box[1].ATW == false
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d1d3      	bne.n	8003554 <main+0xbc>

		}
		anaGPS();
 80035ac:	f000 f926 	bl	80037fc <anaGPS>
		while (GPSDATA.gps_new_status == 0)
 80035b0:	e011      	b.n	80035d6 <main+0x13e>
		{
			anaGPS();
 80035b2:	f000 f923 	bl	80037fc <anaGPS>
			IWDG_Feed();
 80035b6:	f7ff ff4c 	bl	8003452 <IWDG_Feed>
			if (gps_count > 2 + CAN_er_time)		//GPS
 80035ba:	4b26      	ldr	r3, [pc, #152]	; (8003654 <main+0x1bc>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	2b04      	cmp	r3, #4
 80035c0:	dd06      	ble.n	80035d0 <main+0x138>
			{
				gps_count = 0;
 80035c2:	4b24      	ldr	r3, [pc, #144]	; (8003654 <main+0x1bc>)
 80035c4:	2200      	movs	r2, #0
 80035c6:	601a      	str	r2, [r3, #0]
				GPSerr = 1;
 80035c8:	4b23      	ldr	r3, [pc, #140]	; (8003658 <main+0x1c0>)
 80035ca:	2201      	movs	r2, #1
 80035cc:	701a      	strb	r2, [r3, #0]
				break;
 80035ce:	e007      	b.n	80035e0 <main+0x148>
			}

			GPSerr = 0;						//GPS
 80035d0:	4b21      	ldr	r3, [pc, #132]	; (8003658 <main+0x1c0>)
 80035d2:	2200      	movs	r2, #0
 80035d4:	701a      	strb	r2, [r3, #0]
		while (GPSDATA.gps_new_status == 0)
 80035d6:	4b1c      	ldr	r3, [pc, #112]	; (8003648 <main+0x1b0>)
 80035d8:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d0e8      	beq.n	80035b2 <main+0x11a>
		}
		can_count = 0;
 80035e0:	4b1a      	ldr	r3, [pc, #104]	; (800364c <main+0x1b4>)
 80035e2:	2200      	movs	r2, #0
 80035e4:	601a      	str	r2, [r3, #0]
		gps_count = 0;
 80035e6:	4b1b      	ldr	r3, [pc, #108]	; (8003654 <main+0x1bc>)
 80035e8:	2200      	movs	r2, #0
 80035ea:	601a      	str	r2, [r3, #0]

		pack_to_aliyun();
 80035ec:	f7ff f9c2 	bl	8002974 <pack_to_aliyun>

		IWDG_Feed();
 80035f0:	f7ff ff2f 	bl	8003452 <IWDG_Feed>
		for(int i=0;i<3000;i++)
 80035f4:	2300      	movs	r3, #0
 80035f6:	607b      	str	r3, [r7, #4]
 80035f8:	e007      	b.n	800360a <main+0x172>
		{
			delay_us(1000000);
 80035fa:	4818      	ldr	r0, [pc, #96]	; (800365c <main+0x1c4>)
 80035fc:	f7ff fc5e 	bl	8002ebc <delay_us>
			IWDG_Feed();
 8003600:	f7ff ff27 	bl	8003452 <IWDG_Feed>
		for(int i=0;i<3000;i++)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	3301      	adds	r3, #1
 8003608:	607b      	str	r3, [r7, #4]
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8003610:	4293      	cmp	r3, r2
 8003612:	ddf2      	ble.n	80035fa <main+0x162>
		Pack1.Mail_Box[1].ATW = true;
 8003614:	e782      	b.n	800351c <main+0x84>
 8003616:	bf00      	nop
 8003618:	20000014 	.word	0x20000014
 800361c:	40010c00 	.word	0x40010c00
 8003620:	40011000 	.word	0x40011000
 8003624:	00b71b00 	.word	0x00b71b00
 8003628:	08003461 	.word	0x08003461
 800362c:	2000405c 	.word	0x2000405c
 8003630:	200004fc 	.word	0x200004fc
 8003634:	200040a0 	.word	0x200040a0
 8003638:	2000403c 	.word	0x2000403c
 800363c:	200004dc 	.word	0x200004dc
 8003640:	200040cc 	.word	0x200040cc
 8003644:	2000408c 	.word	0x2000408c
 8003648:	20000050 	.word	0x20000050
 800364c:	20000084 	.word	0x20000084
 8003650:	2000003f 	.word	0x2000003f
 8003654:	20000080 	.word	0x20000080
 8003658:	20000040 	.word	0x20000040
 800365c:	000f4240 	.word	0x000f4240

08003660 <USART1_IRQHandler>:
		}
	}
}

void USART1_IRQHandler(void)
{
 8003660:	b590      	push	{r4, r7, lr}
 8003662:	b083      	sub	sp, #12
 8003664:	af00      	add	r7, sp, #0
	char temp;
	if (USART_GetITStatus(USART1, USART_IT_RXNE) != RESET)	//
 8003666:	f240 5125 	movw	r1, #1317	; 0x525
 800366a:	4828      	ldr	r0, [pc, #160]	; (800370c <USART1_IRQHandler+0xac>)
 800366c:	f7fe fa99 	bl	8001ba2 <USART_GetITStatus>
 8003670:	4603      	mov	r3, r0
 8003672:	2b00      	cmp	r3, #0
 8003674:	d046      	beq.n	8003704 <USART1_IRQHandler+0xa4>
	{
		USART_ClearITPendingBit(USART1, USART_IT_RXNE); //
 8003676:	f240 5125 	movw	r1, #1317	; 0x525
 800367a:	4824      	ldr	r0, [pc, #144]	; (800370c <USART1_IRQHandler+0xac>)
 800367c:	f7fe faeb 	bl	8001c56 <USART_ClearITPendingBit>
		temp = USART_ReceiveData(USART1); //1buff
 8003680:	4822      	ldr	r0, [pc, #136]	; (800370c <USART1_IRQHandler+0xac>)
 8003682:	f7fe fa64 	bl	8001b4e <USART_ReceiveData>
 8003686:	4603      	mov	r3, r0
 8003688:	71fb      	strb	r3, [r7, #7]
		receives[cmd_axis][y_axis][x_axis] = temp;
 800368a:	4b21      	ldr	r3, [pc, #132]	; (8003710 <USART1_IRQHandler+0xb0>)
 800368c:	781b      	ldrb	r3, [r3, #0]
 800368e:	461c      	mov	r4, r3
 8003690:	4b20      	ldr	r3, [pc, #128]	; (8003714 <USART1_IRQHandler+0xb4>)
 8003692:	781b      	ldrb	r3, [r3, #0]
 8003694:	461a      	mov	r2, r3
 8003696:	4b20      	ldr	r3, [pc, #128]	; (8003718 <USART1_IRQHandler+0xb8>)
 8003698:	781b      	ldrb	r3, [r3, #0]
 800369a:	4618      	mov	r0, r3
 800369c:	491f      	ldr	r1, [pc, #124]	; (800371c <USART1_IRQHandler+0xbc>)
 800369e:	2364      	movs	r3, #100	; 0x64
 80036a0:	fb03 f202 	mul.w	r2, r3, r2
 80036a4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80036a8:	fb03 f304 	mul.w	r3, r3, r4
 80036ac:	4413      	add	r3, r2
 80036ae:	440b      	add	r3, r1
 80036b0:	4403      	add	r3, r0
 80036b2:	79fa      	ldrb	r2, [r7, #7]
 80036b4:	701a      	strb	r2, [r3, #0]
		x_axis++;
 80036b6:	4b18      	ldr	r3, [pc, #96]	; (8003718 <USART1_IRQHandler+0xb8>)
 80036b8:	781b      	ldrb	r3, [r3, #0]
 80036ba:	3301      	adds	r3, #1
 80036bc:	b2da      	uxtb	r2, r3
 80036be:	4b16      	ldr	r3, [pc, #88]	; (8003718 <USART1_IRQHandler+0xb8>)
 80036c0:	701a      	strb	r2, [r3, #0]
		if (temp == '\n')
 80036c2:	79fb      	ldrb	r3, [r7, #7]
 80036c4:	2b0a      	cmp	r3, #10
 80036c6:	d11d      	bne.n	8003704 <USART1_IRQHandler+0xa4>
		{
			receives[cmd_axis][y_axis][99] = x_axis;
 80036c8:	4b11      	ldr	r3, [pc, #68]	; (8003710 <USART1_IRQHandler+0xb0>)
 80036ca:	781b      	ldrb	r3, [r3, #0]
 80036cc:	461c      	mov	r4, r3
 80036ce:	4b11      	ldr	r3, [pc, #68]	; (8003714 <USART1_IRQHandler+0xb4>)
 80036d0:	781b      	ldrb	r3, [r3, #0]
 80036d2:	461a      	mov	r2, r3
 80036d4:	4b10      	ldr	r3, [pc, #64]	; (8003718 <USART1_IRQHandler+0xb8>)
 80036d6:	7818      	ldrb	r0, [r3, #0]
 80036d8:	4910      	ldr	r1, [pc, #64]	; (800371c <USART1_IRQHandler+0xbc>)
 80036da:	2364      	movs	r3, #100	; 0x64
 80036dc:	fb03 f202 	mul.w	r2, r3, r2
 80036e0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80036e4:	fb03 f304 	mul.w	r3, r3, r4
 80036e8:	4413      	add	r3, r2
 80036ea:	440b      	add	r3, r1
 80036ec:	3363      	adds	r3, #99	; 0x63
 80036ee:	4602      	mov	r2, r0
 80036f0:	701a      	strb	r2, [r3, #0]
			y_axis++;
 80036f2:	4b08      	ldr	r3, [pc, #32]	; (8003714 <USART1_IRQHandler+0xb4>)
 80036f4:	781b      	ldrb	r3, [r3, #0]
 80036f6:	3301      	adds	r3, #1
 80036f8:	b2da      	uxtb	r2, r3
 80036fa:	4b06      	ldr	r3, [pc, #24]	; (8003714 <USART1_IRQHandler+0xb4>)
 80036fc:	701a      	strb	r2, [r3, #0]
			x_axis = 0;
 80036fe:	4b06      	ldr	r3, [pc, #24]	; (8003718 <USART1_IRQHandler+0xb8>)
 8003700:	2200      	movs	r2, #0
 8003702:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8003704:	bf00      	nop
 8003706:	370c      	adds	r7, #12
 8003708:	46bd      	mov	sp, r7
 800370a:	bd90      	pop	{r4, r7, pc}
 800370c:	40013800 	.word	0x40013800
 8003710:	2000004a 	.word	0x2000004a
 8003714:	20000049 	.word	0x20000049
 8003718:	20000048 	.word	0x20000048
 800371c:	200005a4 	.word	0x200005a4

08003720 <USART3_IRQHandler>:
char GpsCharToConvert[20];
char datas[100];
int counts = 0;
bool reachD = false;
void USART3_IRQHandler(void)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	af00      	add	r7, sp, #0
//	GPSINIT.ATR=false;
	if (USART_GetFlagStatus(USART3, USART_FLAG_ORE) != RESET) //if(USART_GetITStatus(USART1, USART_IT_RXNE) != RESET)
 8003724:	2108      	movs	r1, #8
 8003726:	482f      	ldr	r0, [pc, #188]	; (80037e4 <USART3_IRQHandler+0xc4>)
 8003728:	f7fe fa20 	bl	8001b6c <USART_GetFlagStatus>
 800372c:	4603      	mov	r3, r0
 800372e:	2b00      	cmp	r3, #0
 8003730:	d002      	beq.n	8003738 <USART3_IRQHandler+0x18>
	{
		USART_ReceiveData(USART3);
 8003732:	482c      	ldr	r0, [pc, #176]	; (80037e4 <USART3_IRQHandler+0xc4>)
 8003734:	f7fe fa0b 	bl	8001b4e <USART_ReceiveData>
	}
	//
	if (GPSINIT.ATR == true)
 8003738:	4b2b      	ldr	r3, [pc, #172]	; (80037e8 <USART3_IRQHandler+0xc8>)
 800373a:	7a9b      	ldrb	r3, [r3, #10]
 800373c:	2b00      	cmp	r3, #0
 800373e:	d008      	beq.n	8003752 <USART3_IRQHandler+0x32>
	{
		USART_ReceiveData(USART3);
 8003740:	4828      	ldr	r0, [pc, #160]	; (80037e4 <USART3_IRQHandler+0xc4>)
 8003742:	f7fe fa04 	bl	8001b4e <USART_ReceiveData>
		USART_ClearITPendingBit(USART3, USART_IT_RXNE); //
 8003746:	f240 5125 	movw	r1, #1317	; 0x525
 800374a:	4826      	ldr	r0, [pc, #152]	; (80037e4 <USART3_IRQHandler+0xc4>)
 800374c:	f7fe fa83 	bl	8001c56 <USART_ClearITPendingBit>
		return;
 8003750:	e046      	b.n	80037e0 <USART3_IRQHandler+0xc0>
	} else if (USART_GetITStatus(USART3, USART_IT_RXNE) != RESET) //
 8003752:	f240 5125 	movw	r1, #1317	; 0x525
 8003756:	4823      	ldr	r0, [pc, #140]	; (80037e4 <USART3_IRQHandler+0xc4>)
 8003758:	f7fe fa23 	bl	8001ba2 <USART_GetITStatus>
 800375c:	4603      	mov	r3, r0
 800375e:	2b00      	cmp	r3, #0
 8003760:	d03e      	beq.n	80037e0 <USART3_IRQHandler+0xc0>
	{
		GpstempChar = USART_ReceiveData(USART3);
 8003762:	4820      	ldr	r0, [pc, #128]	; (80037e4 <USART3_IRQHandler+0xc4>)
 8003764:	f7fe f9f3 	bl	8001b4e <USART_ReceiveData>
 8003768:	4603      	mov	r3, r0
 800376a:	b2da      	uxtb	r2, r3
 800376c:	4b1f      	ldr	r3, [pc, #124]	; (80037ec <USART3_IRQHandler+0xcc>)
 800376e:	701a      	strb	r2, [r3, #0]
		if (GpstempChar == '$')
 8003770:	4b1e      	ldr	r3, [pc, #120]	; (80037ec <USART3_IRQHandler+0xcc>)
 8003772:	781b      	ldrb	r3, [r3, #0]
 8003774:	2b24      	cmp	r3, #36	; 0x24
 8003776:	d109      	bne.n	800378c <USART3_IRQHandler+0x6c>
		{
			datas[0] = '$';
 8003778:	4b1d      	ldr	r3, [pc, #116]	; (80037f0 <USART3_IRQHandler+0xd0>)
 800377a:	2224      	movs	r2, #36	; 0x24
 800377c:	701a      	strb	r2, [r3, #0]
			reachD = true;
 800377e:	4b1d      	ldr	r3, [pc, #116]	; (80037f4 <USART3_IRQHandler+0xd4>)
 8003780:	2201      	movs	r2, #1
 8003782:	701a      	strb	r2, [r3, #0]
			counts = 1;
 8003784:	4b1c      	ldr	r3, [pc, #112]	; (80037f8 <USART3_IRQHandler+0xd8>)
 8003786:	2201      	movs	r2, #1
 8003788:	601a      	str	r2, [r3, #0]
			return;
 800378a:	e029      	b.n	80037e0 <USART3_IRQHandler+0xc0>
		}
		if (reachD)
 800378c:	4b19      	ldr	r3, [pc, #100]	; (80037f4 <USART3_IRQHandler+0xd4>)
 800378e:	781b      	ldrb	r3, [r3, #0]
 8003790:	2b00      	cmp	r3, #0
 8003792:	d020      	beq.n	80037d6 <USART3_IRQHandler+0xb6>
		{

			if (GpstempChar == '\n')
 8003794:	4b15      	ldr	r3, [pc, #84]	; (80037ec <USART3_IRQHandler+0xcc>)
 8003796:	781b      	ldrb	r3, [r3, #0]
 8003798:	2b0a      	cmp	r3, #10
 800379a:	d111      	bne.n	80037c0 <USART3_IRQHandler+0xa0>
			{
				counts = 0;
 800379c:	4b16      	ldr	r3, [pc, #88]	; (80037f8 <USART3_IRQHandler+0xd8>)
 800379e:	2200      	movs	r2, #0
 80037a0:	601a      	str	r2, [r3, #0]
				reachD = false;
 80037a2:	4b14      	ldr	r3, [pc, #80]	; (80037f4 <USART3_IRQHandler+0xd4>)
 80037a4:	2200      	movs	r2, #0
 80037a6:	701a      	strb	r2, [r3, #0]
				USART_ClearITPendingBit(USART3, USART_IT_RXNE); //
 80037a8:	f240 5125 	movw	r1, #1317	; 0x525
 80037ac:	480d      	ldr	r0, [pc, #52]	; (80037e4 <USART3_IRQHandler+0xc4>)
 80037ae:	f7fe fa52 	bl	8001c56 <USART_ClearITPendingBit>
				GPSINIT.ATR = true;
 80037b2:	4b0d      	ldr	r3, [pc, #52]	; (80037e8 <USART3_IRQHandler+0xc8>)
 80037b4:	2201      	movs	r2, #1
 80037b6:	729a      	strb	r2, [r3, #10]
				GPSINIT.splitTime = 0;
 80037b8:	4b0b      	ldr	r3, [pc, #44]	; (80037e8 <USART3_IRQHandler+0xc8>)
 80037ba:	2200      	movs	r2, #0
 80037bc:	721a      	strb	r2, [r3, #8]
				return;
 80037be:	e00f      	b.n	80037e0 <USART3_IRQHandler+0xc0>
			} else
			{
				datas[counts] = GpstempChar;
 80037c0:	4b0d      	ldr	r3, [pc, #52]	; (80037f8 <USART3_IRQHandler+0xd8>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	4a09      	ldr	r2, [pc, #36]	; (80037ec <USART3_IRQHandler+0xcc>)
 80037c6:	7811      	ldrb	r1, [r2, #0]
 80037c8:	4a09      	ldr	r2, [pc, #36]	; (80037f0 <USART3_IRQHandler+0xd0>)
 80037ca:	54d1      	strb	r1, [r2, r3]
				counts++;
 80037cc:	4b0a      	ldr	r3, [pc, #40]	; (80037f8 <USART3_IRQHandler+0xd8>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	3301      	adds	r3, #1
 80037d2:	4a09      	ldr	r2, [pc, #36]	; (80037f8 <USART3_IRQHandler+0xd8>)
 80037d4:	6013      	str	r3, [r2, #0]
			}

		}
		USART_ClearITPendingBit(USART3, USART_IT_RXNE); //
 80037d6:	f240 5125 	movw	r1, #1317	; 0x525
 80037da:	4802      	ldr	r0, [pc, #8]	; (80037e4 <USART3_IRQHandler+0xc4>)
 80037dc:	f7fe fa3b 	bl	8001c56 <USART_ClearITPendingBit>
	}
}
 80037e0:	bd80      	pop	{r7, pc}
 80037e2:	bf00      	nop
 80037e4:	40004800 	.word	0x40004800
 80037e8:	20000014 	.word	0x20000014
 80037ec:	2000058c 	.word	0x2000058c
 80037f0:	20000528 	.word	0x20000528
 80037f4:	2000008c 	.word	0x2000008c
 80037f8:	20000088 	.word	0x20000088

080037fc <anaGPS>:

void anaGPS()
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b082      	sub	sp, #8
 8003800:	af00      	add	r7, sp, #0
	static int num = 0;				//GPS
	int x, y;
	GPSDATA.time_new_status = 0;
 8003802:	4b8d      	ldr	r3, [pc, #564]	; (8003a38 <anaGPS+0x23c>)
 8003804:	2200      	movs	r2, #0
 8003806:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
	GPSDATA.gps_new_status = 0;
 800380a:	4b8b      	ldr	r3, [pc, #556]	; (8003a38 <anaGPS+0x23c>)
 800380c:	2200      	movs	r2, #0
 800380e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
	if (GPSDATA.ATW == false)
 8003812:	4b89      	ldr	r3, [pc, #548]	; (8003a38 <anaGPS+0x23c>)
 8003814:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8003818:	f083 0301 	eor.w	r3, r3, #1
 800381c:	b2db      	uxtb	r3, r3
 800381e:	2b00      	cmp	r3, #0
 8003820:	f040 8106 	bne.w	8003a30 <anaGPS+0x234>
	{
		return;
	} else if (GPSINIT.ATR)
 8003824:	4b85      	ldr	r3, [pc, #532]	; (8003a3c <anaGPS+0x240>)
 8003826:	7a9b      	ldrb	r3, [r3, #10]
 8003828:	2b00      	cmp	r3, #0
 800382a:	f000 8102 	beq.w	8003a32 <anaGPS+0x236>
	{
		GPSINIT.splitTime = 0;
 800382e:	4b83      	ldr	r3, [pc, #524]	; (8003a3c <anaGPS+0x240>)
 8003830:	2200      	movs	r2, #0
 8003832:	721a      	strb	r2, [r3, #8]
		clearStr(GpsCharToConvert, 20);
 8003834:	2114      	movs	r1, #20
 8003836:	4882      	ldr	r0, [pc, #520]	; (8003a40 <anaGPS+0x244>)
 8003838:	f7ff f9d1 	bl	8002bde <clearStr>
		GPSINIT.dataCount = 0;
 800383c:	4b7f      	ldr	r3, [pc, #508]	; (8003a3c <anaGPS+0x240>)
 800383e:	2200      	movs	r2, #0
 8003840:	709a      	strb	r2, [r3, #2]

		for (GPSINIT.matchCount = 1; GPSINIT.matchCount <= 5; GPSINIT.matchCount++)
 8003842:	4b7e      	ldr	r3, [pc, #504]	; (8003a3c <anaGPS+0x240>)
 8003844:	2201      	movs	r2, #1
 8003846:	705a      	strb	r2, [r3, #1]
 8003848:	e01d      	b.n	8003886 <anaGPS+0x8a>
		{
			if (datas[GPSINIT.matchCount] != GPSINIT.match[GPSINIT.matchCount - 1])
 800384a:	4b7c      	ldr	r3, [pc, #496]	; (8003a3c <anaGPS+0x240>)
 800384c:	785b      	ldrb	r3, [r3, #1]
 800384e:	461a      	mov	r2, r3
 8003850:	4b7c      	ldr	r3, [pc, #496]	; (8003a44 <anaGPS+0x248>)
 8003852:	5c9a      	ldrb	r2, [r3, r2]
 8003854:	4b79      	ldr	r3, [pc, #484]	; (8003a3c <anaGPS+0x240>)
 8003856:	785b      	ldrb	r3, [r3, #1]
 8003858:	3b01      	subs	r3, #1
 800385a:	4978      	ldr	r1, [pc, #480]	; (8003a3c <anaGPS+0x240>)
 800385c:	440b      	add	r3, r1
 800385e:	78db      	ldrb	r3, [r3, #3]
 8003860:	429a      	cmp	r2, r3
 8003862:	d00a      	beq.n	800387a <anaGPS+0x7e>
			{
				clearStr(datas, 100);
 8003864:	2164      	movs	r1, #100	; 0x64
 8003866:	4877      	ldr	r0, [pc, #476]	; (8003a44 <anaGPS+0x248>)
 8003868:	f7ff f9b9 	bl	8002bde <clearStr>
				GPSINIT.ATR = false;
 800386c:	4b73      	ldr	r3, [pc, #460]	; (8003a3c <anaGPS+0x240>)
 800386e:	2200      	movs	r2, #0
 8003870:	729a      	strb	r2, [r3, #10]
				GPSINIT.splitTime = 0;
 8003872:	4b72      	ldr	r3, [pc, #456]	; (8003a3c <anaGPS+0x240>)
 8003874:	2200      	movs	r2, #0
 8003876:	721a      	strb	r2, [r3, #8]
				return;
 8003878:	e0db      	b.n	8003a32 <anaGPS+0x236>
		for (GPSINIT.matchCount = 1; GPSINIT.matchCount <= 5; GPSINIT.matchCount++)
 800387a:	4b70      	ldr	r3, [pc, #448]	; (8003a3c <anaGPS+0x240>)
 800387c:	785b      	ldrb	r3, [r3, #1]
 800387e:	3301      	adds	r3, #1
 8003880:	b2da      	uxtb	r2, r3
 8003882:	4b6e      	ldr	r3, [pc, #440]	; (8003a3c <anaGPS+0x240>)
 8003884:	705a      	strb	r2, [r3, #1]
 8003886:	4b6d      	ldr	r3, [pc, #436]	; (8003a3c <anaGPS+0x240>)
 8003888:	785b      	ldrb	r3, [r3, #1]
 800388a:	2b05      	cmp	r3, #5
 800388c:	d9dd      	bls.n	800384a <anaGPS+0x4e>
			}
		}

		for (x = 0, y = 0; datas[x] != '\r'; x++)
 800388e:	2300      	movs	r3, #0
 8003890:	607b      	str	r3, [r7, #4]
 8003892:	2300      	movs	r3, #0
 8003894:	603b      	str	r3, [r7, #0]
 8003896:	e0c3      	b.n	8003a20 <anaGPS+0x224>
		{
			if (datas[x] != ',')
 8003898:	4a6a      	ldr	r2, [pc, #424]	; (8003a44 <anaGPS+0x248>)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	4413      	add	r3, r2
 800389e:	781b      	ldrb	r3, [r3, #0]
 80038a0:	2b2c      	cmp	r3, #44	; 0x2c
 80038a2:	d00c      	beq.n	80038be <anaGPS+0xc2>
			{
				GpsCharToConvert[y] = datas[x];
 80038a4:	4a67      	ldr	r2, [pc, #412]	; (8003a44 <anaGPS+0x248>)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	4413      	add	r3, r2
 80038aa:	7819      	ldrb	r1, [r3, #0]
 80038ac:	4a64      	ldr	r2, [pc, #400]	; (8003a40 <anaGPS+0x244>)
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	4413      	add	r3, r2
 80038b2:	460a      	mov	r2, r1
 80038b4:	701a      	strb	r2, [r3, #0]
				y++;
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	3301      	adds	r3, #1
 80038ba:	603b      	str	r3, [r7, #0]
 80038bc:	e0ad      	b.n	8003a1a <anaGPS+0x21e>
			} else
			{
				y = 0;
 80038be:	2300      	movs	r3, #0
 80038c0:	603b      	str	r3, [r7, #0]
				GPSINIT.splitTime++;
 80038c2:	4b5e      	ldr	r3, [pc, #376]	; (8003a3c <anaGPS+0x240>)
 80038c4:	7a1b      	ldrb	r3, [r3, #8]
 80038c6:	3301      	adds	r3, #1
 80038c8:	b2da      	uxtb	r2, r3
 80038ca:	4b5c      	ldr	r3, [pc, #368]	; (8003a3c <anaGPS+0x240>)
 80038cc:	721a      	strb	r2, [r3, #8]
				switch (GPSINIT.splitTime)
 80038ce:	4b5b      	ldr	r3, [pc, #364]	; (8003a3c <anaGPS+0x240>)
 80038d0:	7a1b      	ldrb	r3, [r3, #8]
 80038d2:	3b02      	subs	r3, #2
 80038d4:	2b06      	cmp	r3, #6
 80038d6:	f200 8098 	bhi.w	8003a0a <anaGPS+0x20e>
 80038da:	a201      	add	r2, pc, #4	; (adr r2, 80038e0 <anaGPS+0xe4>)
 80038dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038e0:	080038fd 	.word	0x080038fd
 80038e4:	08003937 	.word	0x08003937
 80038e8:	08003951 	.word	0x08003951
 80038ec:	0800397b 	.word	0x0800397b
 80038f0:	08003995 	.word	0x08003995
 80038f4:	080039db 	.word	0x080039db
 80038f8:	080039f5 	.word	0x080039f5
				{
					case 2:
					{
						writeUTC(GPSDATA.UTCtime, GpsCharToConvert);
 80038fc:	4950      	ldr	r1, [pc, #320]	; (8003a40 <anaGPS+0x244>)
 80038fe:	484e      	ldr	r0, [pc, #312]	; (8003a38 <anaGPS+0x23c>)
 8003900:	f7ff f920 	bl	8002b44 <writeUTC>
						if (GpsCharToConvert[0] != '\0')
 8003904:	4b4e      	ldr	r3, [pc, #312]	; (8003a40 <anaGPS+0x244>)
 8003906:	781b      	ldrb	r3, [r3, #0]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d004      	beq.n	8003916 <anaGPS+0x11a>
						{
							GPSDATA.time_new_status = 1;				//
 800390c:	4b4a      	ldr	r3, [pc, #296]	; (8003a38 <anaGPS+0x23c>)
 800390e:	2201      	movs	r2, #1
 8003910:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 8003914:	e003      	b.n	800391e <anaGPS+0x122>
						} else
						{
							GPSDATA.time_new_status = 0;				//
 8003916:	4b48      	ldr	r3, [pc, #288]	; (8003a38 <anaGPS+0x23c>)
 8003918:	2200      	movs	r2, #0
 800391a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
						}
						clearStr(GpsCharToConvert, 20);
 800391e:	2114      	movs	r1, #20
 8003920:	4847      	ldr	r0, [pc, #284]	; (8003a40 <anaGPS+0x244>)
 8003922:	f7ff f95c 	bl	8002bde <clearStr>
						GPSINIT.dataCount = 0;
 8003926:	4b45      	ldr	r3, [pc, #276]	; (8003a3c <anaGPS+0x240>)
 8003928:	2200      	movs	r2, #0
 800392a:	709a      	strb	r2, [r3, #2]
						GPSDATA.ATW = false;
 800392c:	4b42      	ldr	r3, [pc, #264]	; (8003a38 <anaGPS+0x23c>)
 800392e:	2200      	movs	r2, #0
 8003930:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
						continue;
 8003934:	e071      	b.n	8003a1a <anaGPS+0x21e>
					}

					case 3:
						GPSDATA.AorP = GpsCharToConvert[0], clearStr(GpsCharToConvert, 20), GPSINIT.dataCount =
 8003936:	4b42      	ldr	r3, [pc, #264]	; (8003a40 <anaGPS+0x244>)
 8003938:	781a      	ldrb	r2, [r3, #0]
 800393a:	4b3f      	ldr	r3, [pc, #252]	; (8003a38 <anaGPS+0x23c>)
 800393c:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
 8003940:	2114      	movs	r1, #20
 8003942:	483f      	ldr	r0, [pc, #252]	; (8003a40 <anaGPS+0x244>)
 8003944:	f7ff f94b 	bl	8002bde <clearStr>
 8003948:	4b3c      	ldr	r3, [pc, #240]	; (8003a3c <anaGPS+0x240>)
 800394a:	2200      	movs	r2, #0
 800394c:	709a      	strb	r2, [r3, #2]
						        0;
						continue;
 800394e:	e064      	b.n	8003a1a <anaGPS+0x21e>
					case 4:
					{
						writeL(GPSDATA.latitude, GpsCharToConvert);
 8003950:	493b      	ldr	r1, [pc, #236]	; (8003a40 <anaGPS+0x244>)
 8003952:	483d      	ldr	r0, [pc, #244]	; (8003a48 <anaGPS+0x24c>)
 8003954:	f7ff f925 	bl	8002ba2 <writeL>
						if (GpsCharToConvert[0] != '\0')
 8003958:	4b39      	ldr	r3, [pc, #228]	; (8003a40 <anaGPS+0x244>)
 800395a:	781b      	ldrb	r3, [r3, #0]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d004      	beq.n	800396a <anaGPS+0x16e>
						{
							num++;
 8003960:	4b3a      	ldr	r3, [pc, #232]	; (8003a4c <anaGPS+0x250>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	3301      	adds	r3, #1
 8003966:	4a39      	ldr	r2, [pc, #228]	; (8003a4c <anaGPS+0x250>)
 8003968:	6013      	str	r3, [r2, #0]
						}
						clearStr(GpsCharToConvert, 20), GPSINIT.dataCount = 0;
 800396a:	2114      	movs	r1, #20
 800396c:	4834      	ldr	r0, [pc, #208]	; (8003a40 <anaGPS+0x244>)
 800396e:	f7ff f936 	bl	8002bde <clearStr>
 8003972:	4b32      	ldr	r3, [pc, #200]	; (8003a3c <anaGPS+0x240>)
 8003974:	2200      	movs	r2, #0
 8003976:	709a      	strb	r2, [r3, #2]
						continue;
 8003978:	e04f      	b.n	8003a1a <anaGPS+0x21e>
					}

					case 5:
						GPSDATA.NorS = GpsCharToConvert[0], clearStr(GpsCharToConvert, 20), GPSINIT.dataCount =
 800397a:	4b31      	ldr	r3, [pc, #196]	; (8003a40 <anaGPS+0x244>)
 800397c:	781a      	ldrb	r2, [r3, #0]
 800397e:	4b2e      	ldr	r3, [pc, #184]	; (8003a38 <anaGPS+0x23c>)
 8003980:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8003984:	2114      	movs	r1, #20
 8003986:	482e      	ldr	r0, [pc, #184]	; (8003a40 <anaGPS+0x244>)
 8003988:	f7ff f929 	bl	8002bde <clearStr>
 800398c:	4b2b      	ldr	r3, [pc, #172]	; (8003a3c <anaGPS+0x240>)
 800398e:	2200      	movs	r2, #0
 8003990:	709a      	strb	r2, [r3, #2]
						        0;
						continue;
 8003992:	e042      	b.n	8003a1a <anaGPS+0x21e>
					case 6:
						writeL(GPSDATA.longitude, GpsCharToConvert);
 8003994:	492a      	ldr	r1, [pc, #168]	; (8003a40 <anaGPS+0x244>)
 8003996:	482e      	ldr	r0, [pc, #184]	; (8003a50 <anaGPS+0x254>)
 8003998:	f7ff f903 	bl	8002ba2 <writeL>
						if (GpsCharToConvert[0] != '\0' && num == 1)
 800399c:	4b28      	ldr	r3, [pc, #160]	; (8003a40 <anaGPS+0x244>)
 800399e:	781b      	ldrb	r3, [r3, #0]
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d00b      	beq.n	80039bc <anaGPS+0x1c0>
 80039a4:	4b29      	ldr	r3, [pc, #164]	; (8003a4c <anaGPS+0x250>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	2b01      	cmp	r3, #1
 80039aa:	d107      	bne.n	80039bc <anaGPS+0x1c0>
						{
							num = 0;								//
 80039ac:	4b27      	ldr	r3, [pc, #156]	; (8003a4c <anaGPS+0x250>)
 80039ae:	2200      	movs	r2, #0
 80039b0:	601a      	str	r2, [r3, #0]
							GPSDATA.gps_new_status = 1;				//GPS
 80039b2:	4b21      	ldr	r3, [pc, #132]	; (8003a38 <anaGPS+0x23c>)
 80039b4:	2201      	movs	r2, #1
 80039b6:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
 80039ba:	e006      	b.n	80039ca <anaGPS+0x1ce>
						} else
						{
							num = 0;								//
 80039bc:	4b23      	ldr	r3, [pc, #140]	; (8003a4c <anaGPS+0x250>)
 80039be:	2200      	movs	r2, #0
 80039c0:	601a      	str	r2, [r3, #0]
							GPSDATA.gps_new_status = 0;				//GPS
 80039c2:	4b1d      	ldr	r3, [pc, #116]	; (8003a38 <anaGPS+0x23c>)
 80039c4:	2200      	movs	r2, #0
 80039c6:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
						}
						clearStr(GpsCharToConvert, 20), GPSINIT.dataCount = 0;
 80039ca:	2114      	movs	r1, #20
 80039cc:	481c      	ldr	r0, [pc, #112]	; (8003a40 <anaGPS+0x244>)
 80039ce:	f7ff f906 	bl	8002bde <clearStr>
 80039d2:	4b1a      	ldr	r3, [pc, #104]	; (8003a3c <anaGPS+0x240>)
 80039d4:	2200      	movs	r2, #0
 80039d6:	709a      	strb	r2, [r3, #2]
						continue;
 80039d8:	e01f      	b.n	8003a1a <anaGPS+0x21e>
					case 7:
						GPSDATA.EorW = GpsCharToConvert[0], clearStr(GpsCharToConvert, 20), GPSINIT.dataCount =
 80039da:	4b19      	ldr	r3, [pc, #100]	; (8003a40 <anaGPS+0x244>)
 80039dc:	781a      	ldrb	r2, [r3, #0]
 80039de:	4b16      	ldr	r3, [pc, #88]	; (8003a38 <anaGPS+0x23c>)
 80039e0:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
 80039e4:	2114      	movs	r1, #20
 80039e6:	4816      	ldr	r0, [pc, #88]	; (8003a40 <anaGPS+0x244>)
 80039e8:	f7ff f8f9 	bl	8002bde <clearStr>
 80039ec:	4b13      	ldr	r3, [pc, #76]	; (8003a3c <anaGPS+0x240>)
 80039ee:	2200      	movs	r2, #0
 80039f0:	709a      	strb	r2, [r3, #2]
						        0;
						continue;
 80039f2:	e012      	b.n	8003a1a <anaGPS+0x21e>
					case 8:
						GPSDATA.ATW = false, GPSINIT.ATR = false, GPSINIT.splitTime = 0;
 80039f4:	4b10      	ldr	r3, [pc, #64]	; (8003a38 <anaGPS+0x23c>)
 80039f6:	2200      	movs	r2, #0
 80039f8:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
 80039fc:	4b0f      	ldr	r3, [pc, #60]	; (8003a3c <anaGPS+0x240>)
 80039fe:	2200      	movs	r2, #0
 8003a00:	729a      	strb	r2, [r3, #10]
 8003a02:	4b0e      	ldr	r3, [pc, #56]	; (8003a3c <anaGPS+0x240>)
 8003a04:	2200      	movs	r2, #0
 8003a06:	721a      	strb	r2, [r3, #8]

						return;
 8003a08:	e013      	b.n	8003a32 <anaGPS+0x236>
				}
				clearStr(GpsCharToConvert, 20);
 8003a0a:	2114      	movs	r1, #20
 8003a0c:	480c      	ldr	r0, [pc, #48]	; (8003a40 <anaGPS+0x244>)
 8003a0e:	f7ff f8e6 	bl	8002bde <clearStr>
				GPSINIT.dataCount = 0;
 8003a12:	4b0a      	ldr	r3, [pc, #40]	; (8003a3c <anaGPS+0x240>)
 8003a14:	2200      	movs	r2, #0
 8003a16:	709a      	strb	r2, [r3, #2]
				continue;
 8003a18:	bf00      	nop
		for (x = 0, y = 0; datas[x] != '\r'; x++)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	3301      	adds	r3, #1
 8003a1e:	607b      	str	r3, [r7, #4]
 8003a20:	4a08      	ldr	r2, [pc, #32]	; (8003a44 <anaGPS+0x248>)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	4413      	add	r3, r2
 8003a26:	781b      	ldrb	r3, [r3, #0]
 8003a28:	2b0d      	cmp	r3, #13
 8003a2a:	f47f af35 	bne.w	8003898 <anaGPS+0x9c>
 8003a2e:	e000      	b.n	8003a32 <anaGPS+0x236>
		return;
 8003a30:	bf00      	nop
			}

		}
	}

}
 8003a32:	3708      	adds	r7, #8
 8003a34:	46bd      	mov	sp, r7
 8003a36:	bd80      	pop	{r7, pc}
 8003a38:	20000050 	.word	0x20000050
 8003a3c:	20000014 	.word	0x20000014
 8003a40:	20000590 	.word	0x20000590
 8003a44:	20000528 	.word	0x20000528
 8003a48:	2000005a 	.word	0x2000005a
 8003a4c:	20000090 	.word	0x20000090
 8003a50:	20000069 	.word	0x20000069

08003a54 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003a54:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003a8c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8003a58:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8003a5a:	e003      	b.n	8003a64 <LoopCopyDataInit>

08003a5c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8003a5c:	4b0c      	ldr	r3, [pc, #48]	; (8003a90 <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 8003a5e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8003a60:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8003a62:	3104      	adds	r1, #4

08003a64 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8003a64:	480b      	ldr	r0, [pc, #44]	; (8003a94 <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 8003a66:	4b0c      	ldr	r3, [pc, #48]	; (8003a98 <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 8003a68:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8003a6a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8003a6c:	d3f6      	bcc.n	8003a5c <CopyDataInit>
	ldr	r2, =_sbss
 8003a6e:	4a0b      	ldr	r2, [pc, #44]	; (8003a9c <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 8003a70:	e002      	b.n	8003a78 <LoopFillZerobss>

08003a72 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8003a72:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8003a74:	f842 3b04 	str.w	r3, [r2], #4

08003a78 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8003a78:	4b09      	ldr	r3, [pc, #36]	; (8003aa0 <LoopFillZerobss+0x28>)
	cmp	r2, r3
 8003a7a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8003a7c:	d3f9      	bcc.n	8003a72 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003a7e:	f000 f86b 	bl	8003b58 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003a82:	f000 fb0f 	bl	80040a4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003a86:	f7ff fd07 	bl	8003498 <main>
	bx	lr
 8003a8a:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003a8c:	2000c000 	.word	0x2000c000
	ldr	r3, =_sidata
 8003a90:	080043c0 	.word	0x080043c0
	ldr	r0, =_sdata
 8003a94:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8003a98:	20000020 	.word	0x20000020
	ldr	r2, =_sbss
 8003a9c:	20000020 	.word	0x20000020
	ldr	r3, = _ebss
 8003aa0:	200040e8 	.word	0x200040e8

08003aa4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003aa4:	e7fe      	b.n	8003aa4 <ADC1_2_IRQHandler>

08003aa6 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8003aa6:	b480      	push	{r7}
 8003aa8:	af00      	add	r7, sp, #0
}
 8003aaa:	bf00      	nop
 8003aac:	46bd      	mov	sp, r7
 8003aae:	bc80      	pop	{r7}
 8003ab0:	4770      	bx	lr

08003ab2 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8003ab2:	b480      	push	{r7}
 8003ab4:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8003ab6:	e7fe      	b.n	8003ab6 <HardFault_Handler+0x4>

08003ab8 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8003abc:	e7fe      	b.n	8003abc <MemManage_Handler+0x4>

08003abe <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8003abe:	b480      	push	{r7}
 8003ac0:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8003ac2:	e7fe      	b.n	8003ac2 <BusFault_Handler+0x4>

08003ac4 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8003ac8:	e7fe      	b.n	8003ac8 <UsageFault_Handler+0x4>

08003aca <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8003aca:	b480      	push	{r7}
 8003acc:	af00      	add	r7, sp, #0
}
 8003ace:	bf00      	nop
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	bc80      	pop	{r7}
 8003ad4:	4770      	bx	lr

08003ad6 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8003ad6:	b480      	push	{r7}
 8003ad8:	af00      	add	r7, sp, #0
}
 8003ada:	bf00      	nop
 8003adc:	46bd      	mov	sp, r7
 8003ade:	bc80      	pop	{r7}
 8003ae0:	4770      	bx	lr

08003ae2 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8003ae2:	b480      	push	{r7}
 8003ae4:	af00      	add	r7, sp, #0
}
 8003ae6:	bf00      	nop
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	bc80      	pop	{r7}
 8003aec:	4770      	bx	lr

08003aee <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8003aee:	b480      	push	{r7}
 8003af0:	af00      	add	r7, sp, #0
}
 8003af2:	bf00      	nop
 8003af4:	46bd      	mov	sp, r7
 8003af6:	bc80      	pop	{r7}
 8003af8:	4770      	bx	lr
	...

08003afc <_write>:
	{
	} /* Make sure we hang here */
}

int _write(int32_t file, uint8_t *ptr, int32_t len)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b086      	sub	sp, #24
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	60f8      	str	r0, [r7, #12]
 8003b04:	60b9      	str	r1, [r7, #8]
 8003b06:	607a      	str	r2, [r7, #4]
	/* Implement your write code here, this is used by puts and printf for example */
	int i = 0;
 8003b08:	2300      	movs	r3, #0
 8003b0a:	617b      	str	r3, [r7, #20]
	for (; i < len; i++)
 8003b0c:	e013      	b.n	8003b36 <_write+0x3a>
	{
		while (USART_GetFlagStatus(USART1, USART_FLAG_TXE) != SET)
 8003b0e:	bf00      	nop
 8003b10:	2180      	movs	r1, #128	; 0x80
 8003b12:	480f      	ldr	r0, [pc, #60]	; (8003b50 <_write+0x54>)
 8003b14:	f7fe f82a 	bl	8001b6c <USART_GetFlagStatus>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	2b01      	cmp	r3, #1
 8003b1c:	d1f8      	bne.n	8003b10 <_write+0x14>
			;
		USART_SendData(USART1, *(ptr + i));
 8003b1e:	697b      	ldr	r3, [r7, #20]
 8003b20:	68ba      	ldr	r2, [r7, #8]
 8003b22:	4413      	add	r3, r2
 8003b24:	781b      	ldrb	r3, [r3, #0]
 8003b26:	b29b      	uxth	r3, r3
 8003b28:	4619      	mov	r1, r3
 8003b2a:	4809      	ldr	r0, [pc, #36]	; (8003b50 <_write+0x54>)
 8003b2c:	f7fd fffe 	bl	8001b2c <USART_SendData>
	for (; i < len; i++)
 8003b30:	697b      	ldr	r3, [r7, #20]
 8003b32:	3301      	adds	r3, #1
 8003b34:	617b      	str	r3, [r7, #20]
 8003b36:	697a      	ldr	r2, [r7, #20]
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	429a      	cmp	r2, r3
 8003b3c:	dbe7      	blt.n	8003b0e <_write+0x12>
	}
	errno = ENOSYS;
 8003b3e:	4b05      	ldr	r3, [pc, #20]	; (8003b54 <_write+0x58>)
 8003b40:	2258      	movs	r2, #88	; 0x58
 8003b42:	601a      	str	r2, [r3, #0]
	return len;
 8003b44:	687b      	ldr	r3, [r7, #4]

}
 8003b46:	4618      	mov	r0, r3
 8003b48:	3718      	adds	r7, #24
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}
 8003b4e:	bf00      	nop
 8003b50:	40013800 	.word	0x40013800
 8003b54:	200040e4 	.word	0x200040e4

08003b58 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003b5c:	4a15      	ldr	r2, [pc, #84]	; (8003bb4 <SystemInit+0x5c>)
 8003b5e:	4b15      	ldr	r3, [pc, #84]	; (8003bb4 <SystemInit+0x5c>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f043 0301 	orr.w	r3, r3, #1
 8003b66:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8003b68:	4912      	ldr	r1, [pc, #72]	; (8003bb4 <SystemInit+0x5c>)
 8003b6a:	4b12      	ldr	r3, [pc, #72]	; (8003bb4 <SystemInit+0x5c>)
 8003b6c:	685a      	ldr	r2, [r3, #4]
 8003b6e:	4b12      	ldr	r3, [pc, #72]	; (8003bb8 <SystemInit+0x60>)
 8003b70:	4013      	ands	r3, r2
 8003b72:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003b74:	4a0f      	ldr	r2, [pc, #60]	; (8003bb4 <SystemInit+0x5c>)
 8003b76:	4b0f      	ldr	r3, [pc, #60]	; (8003bb4 <SystemInit+0x5c>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003b7e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b82:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003b84:	4a0b      	ldr	r2, [pc, #44]	; (8003bb4 <SystemInit+0x5c>)
 8003b86:	4b0b      	ldr	r3, [pc, #44]	; (8003bb4 <SystemInit+0x5c>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b8e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8003b90:	4a08      	ldr	r2, [pc, #32]	; (8003bb4 <SystemInit+0x5c>)
 8003b92:	4b08      	ldr	r3, [pc, #32]	; (8003bb4 <SystemInit+0x5c>)
 8003b94:	685b      	ldr	r3, [r3, #4]
 8003b96:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8003b9a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8003b9c:	4b05      	ldr	r3, [pc, #20]	; (8003bb4 <SystemInit+0x5c>)
 8003b9e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8003ba2:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 8003ba4:	f000 f80c 	bl	8003bc0 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8003ba8:	4b04      	ldr	r3, [pc, #16]	; (8003bbc <SystemInit+0x64>)
 8003baa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003bae:	609a      	str	r2, [r3, #8]
#endif 
}
 8003bb0:	bf00      	nop
 8003bb2:	bd80      	pop	{r7, pc}
 8003bb4:	40021000 	.word	0x40021000
 8003bb8:	f8ff0000 	.word	0xf8ff0000
 8003bbc:	e000ed00 	.word	0xe000ed00

08003bc0 <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
 8003bc4:	f000 f802 	bl	8003bcc <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 8003bc8:	bf00      	nop
 8003bca:	bd80      	pop	{r7, pc}

08003bcc <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
 8003bcc:	b480      	push	{r7}
 8003bce:	b083      	sub	sp, #12
 8003bd0:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	607b      	str	r3, [r7, #4]
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8003bda:	4a3a      	ldr	r2, [pc, #232]	; (8003cc4 <SetSysClockTo72+0xf8>)
 8003bdc:	4b39      	ldr	r3, [pc, #228]	; (8003cc4 <SetSysClockTo72+0xf8>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003be4:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8003be6:	4b37      	ldr	r3, [pc, #220]	; (8003cc4 <SetSysClockTo72+0xf8>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bee:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	3301      	adds	r3, #1
 8003bf4:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d103      	bne.n	8003c04 <SetSysClockTo72+0x38>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8003c02:	d1f0      	bne.n	8003be6 <SetSysClockTo72+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8003c04:	4b2f      	ldr	r3, [pc, #188]	; (8003cc4 <SetSysClockTo72+0xf8>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d002      	beq.n	8003c16 <SetSysClockTo72+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8003c10:	2301      	movs	r3, #1
 8003c12:	603b      	str	r3, [r7, #0]
 8003c14:	e001      	b.n	8003c1a <SetSysClockTo72+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8003c16:	2300      	movs	r3, #0
 8003c18:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	2b01      	cmp	r3, #1
 8003c1e:	d14b      	bne.n	8003cb8 <SetSysClockTo72+0xec>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 8003c20:	4a29      	ldr	r2, [pc, #164]	; (8003cc8 <SetSysClockTo72+0xfc>)
 8003c22:	4b29      	ldr	r3, [pc, #164]	; (8003cc8 <SetSysClockTo72+0xfc>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f043 0310 	orr.w	r3, r3, #16
 8003c2a:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 8003c2c:	4a26      	ldr	r2, [pc, #152]	; (8003cc8 <SetSysClockTo72+0xfc>)
 8003c2e:	4b26      	ldr	r3, [pc, #152]	; (8003cc8 <SetSysClockTo72+0xfc>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f023 0303 	bic.w	r3, r3, #3
 8003c36:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 8003c38:	4a23      	ldr	r2, [pc, #140]	; (8003cc8 <SetSysClockTo72+0xfc>)
 8003c3a:	4b23      	ldr	r3, [pc, #140]	; (8003cc8 <SetSysClockTo72+0xfc>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f043 0302 	orr.w	r3, r3, #2
 8003c42:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8003c44:	4a1f      	ldr	r2, [pc, #124]	; (8003cc4 <SetSysClockTo72+0xf8>)
 8003c46:	4b1f      	ldr	r3, [pc, #124]	; (8003cc4 <SetSysClockTo72+0xf8>)
 8003c48:	685b      	ldr	r3, [r3, #4]
 8003c4a:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8003c4c:	4a1d      	ldr	r2, [pc, #116]	; (8003cc4 <SetSysClockTo72+0xf8>)
 8003c4e:	4b1d      	ldr	r3, [pc, #116]	; (8003cc4 <SetSysClockTo72+0xf8>)
 8003c50:	685b      	ldr	r3, [r3, #4]
 8003c52:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8003c54:	4a1b      	ldr	r2, [pc, #108]	; (8003cc4 <SetSysClockTo72+0xf8>)
 8003c56:	4b1b      	ldr	r3, [pc, #108]	; (8003cc4 <SetSysClockTo72+0xf8>)
 8003c58:	685b      	ldr	r3, [r3, #4]
 8003c5a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003c5e:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 8003c60:	4a18      	ldr	r2, [pc, #96]	; (8003cc4 <SetSysClockTo72+0xf8>)
 8003c62:	4b18      	ldr	r3, [pc, #96]	; (8003cc4 <SetSysClockTo72+0xf8>)
 8003c64:	685b      	ldr	r3, [r3, #4]
 8003c66:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8003c6a:	6053      	str	r3, [r2, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 8003c6c:	4a15      	ldr	r2, [pc, #84]	; (8003cc4 <SetSysClockTo72+0xf8>)
 8003c6e:	4b15      	ldr	r3, [pc, #84]	; (8003cc4 <SetSysClockTo72+0xf8>)
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 8003c76:	6053      	str	r3, [r2, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8003c78:	4a12      	ldr	r2, [pc, #72]	; (8003cc4 <SetSysClockTo72+0xf8>)
 8003c7a:	4b12      	ldr	r3, [pc, #72]	; (8003cc4 <SetSysClockTo72+0xf8>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003c82:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8003c84:	bf00      	nop
 8003c86:	4b0f      	ldr	r3, [pc, #60]	; (8003cc4 <SetSysClockTo72+0xf8>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d0f9      	beq.n	8003c86 <SetSysClockTo72+0xba>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8003c92:	4a0c      	ldr	r2, [pc, #48]	; (8003cc4 <SetSysClockTo72+0xf8>)
 8003c94:	4b0b      	ldr	r3, [pc, #44]	; (8003cc4 <SetSysClockTo72+0xf8>)
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	f023 0303 	bic.w	r3, r3, #3
 8003c9c:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8003c9e:	4a09      	ldr	r2, [pc, #36]	; (8003cc4 <SetSysClockTo72+0xf8>)
 8003ca0:	4b08      	ldr	r3, [pc, #32]	; (8003cc4 <SetSysClockTo72+0xf8>)
 8003ca2:	685b      	ldr	r3, [r3, #4]
 8003ca4:	f043 0302 	orr.w	r3, r3, #2
 8003ca8:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 8003caa:	bf00      	nop
 8003cac:	4b05      	ldr	r3, [pc, #20]	; (8003cc4 <SetSysClockTo72+0xf8>)
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	f003 030c 	and.w	r3, r3, #12
 8003cb4:	2b08      	cmp	r3, #8
 8003cb6:	d1f9      	bne.n	8003cac <SetSysClockTo72+0xe0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
 8003cb8:	bf00      	nop
 8003cba:	370c      	adds	r7, #12
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	bc80      	pop	{r7}
 8003cc0:	4770      	bx	lr
 8003cc2:	bf00      	nop
 8003cc4:	40021000 	.word	0x40021000
 8003cc8:	40022000 	.word	0x40022000

08003ccc <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 8003ccc:	b480      	push	{r7}
 8003cce:	b087      	sub	sp, #28
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	60f8      	str	r0, [r7, #12]
 8003cd4:	60b9      	str	r1, [r7, #8]
 8003cd6:	607a      	str	r2, [r7, #4]
	int div = 1;
 8003cd8:	2301      	movs	r3, #1
 8003cda:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8003cdc:	e004      	b.n	8003ce8 <ts_itoa+0x1c>
		div *= base;
 8003cde:	697b      	ldr	r3, [r7, #20]
 8003ce0:	687a      	ldr	r2, [r7, #4]
 8003ce2:	fb02 f303 	mul.w	r3, r2, r3
 8003ce6:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8003ce8:	697b      	ldr	r3, [r7, #20]
 8003cea:	68ba      	ldr	r2, [r7, #8]
 8003cec:	fbb2 f2f3 	udiv	r2, r2, r3
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	429a      	cmp	r2, r3
 8003cf4:	d2f3      	bcs.n	8003cde <ts_itoa+0x12>

	while (div != 0)
 8003cf6:	e029      	b.n	8003d4c <ts_itoa+0x80>
	{
		int num = d/div;
 8003cf8:	697b      	ldr	r3, [r7, #20]
 8003cfa:	68ba      	ldr	r2, [r7, #8]
 8003cfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d00:	613b      	str	r3, [r7, #16]
		d = d%div;
 8003d02:	697a      	ldr	r2, [r7, #20]
 8003d04:	68bb      	ldr	r3, [r7, #8]
 8003d06:	fbb3 f1f2 	udiv	r1, r3, r2
 8003d0a:	fb02 f201 	mul.w	r2, r2, r1
 8003d0e:	1a9b      	subs	r3, r3, r2
 8003d10:	60bb      	str	r3, [r7, #8]
		div /= base;
 8003d12:	697a      	ldr	r2, [r7, #20]
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	fb92 f3f3 	sdiv	r3, r2, r3
 8003d1a:	617b      	str	r3, [r7, #20]
		if (num > 9)
 8003d1c:	693b      	ldr	r3, [r7, #16]
 8003d1e:	2b09      	cmp	r3, #9
 8003d20:	dd0a      	ble.n	8003d38 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	1c59      	adds	r1, r3, #1
 8003d28:	68fa      	ldr	r2, [r7, #12]
 8003d2a:	6011      	str	r1, [r2, #0]
 8003d2c:	693a      	ldr	r2, [r7, #16]
 8003d2e:	b2d2      	uxtb	r2, r2
 8003d30:	3237      	adds	r2, #55	; 0x37
 8003d32:	b2d2      	uxtb	r2, r2
 8003d34:	701a      	strb	r2, [r3, #0]
 8003d36:	e009      	b.n	8003d4c <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	1c59      	adds	r1, r3, #1
 8003d3e:	68fa      	ldr	r2, [r7, #12]
 8003d40:	6011      	str	r1, [r2, #0]
 8003d42:	693a      	ldr	r2, [r7, #16]
 8003d44:	b2d2      	uxtb	r2, r2
 8003d46:	3230      	adds	r2, #48	; 0x30
 8003d48:	b2d2      	uxtb	r2, r2
 8003d4a:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 8003d4c:	697b      	ldr	r3, [r7, #20]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d1d2      	bne.n	8003cf8 <ts_itoa+0x2c>
	}
}
 8003d52:	bf00      	nop
 8003d54:	371c      	adds	r7, #28
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bc80      	pop	{r7}
 8003d5a:	4770      	bx	lr

08003d5c <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b088      	sub	sp, #32
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	60f8      	str	r0, [r7, #12]
 8003d64:	60b9      	str	r1, [r7, #8]
 8003d66:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	617b      	str	r3, [r7, #20]
	while(*fmt)
 8003d6c:	e07d      	b.n	8003e6a <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 8003d6e:	68bb      	ldr	r3, [r7, #8]
 8003d70:	781b      	ldrb	r3, [r3, #0]
 8003d72:	2b25      	cmp	r3, #37	; 0x25
 8003d74:	d171      	bne.n	8003e5a <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 8003d76:	68bb      	ldr	r3, [r7, #8]
 8003d78:	3301      	adds	r3, #1
 8003d7a:	60bb      	str	r3, [r7, #8]
 8003d7c:	68bb      	ldr	r3, [r7, #8]
 8003d7e:	781b      	ldrb	r3, [r3, #0]
 8003d80:	2b64      	cmp	r3, #100	; 0x64
 8003d82:	d01e      	beq.n	8003dc2 <ts_formatstring+0x66>
 8003d84:	2b64      	cmp	r3, #100	; 0x64
 8003d86:	dc06      	bgt.n	8003d96 <ts_formatstring+0x3a>
 8003d88:	2b58      	cmp	r3, #88	; 0x58
 8003d8a:	d050      	beq.n	8003e2e <ts_formatstring+0xd2>
 8003d8c:	2b63      	cmp	r3, #99	; 0x63
 8003d8e:	d00e      	beq.n	8003dae <ts_formatstring+0x52>
 8003d90:	2b25      	cmp	r3, #37	; 0x25
 8003d92:	d058      	beq.n	8003e46 <ts_formatstring+0xea>
 8003d94:	e05d      	b.n	8003e52 <ts_formatstring+0xf6>
 8003d96:	2b73      	cmp	r3, #115	; 0x73
 8003d98:	d02b      	beq.n	8003df2 <ts_formatstring+0x96>
 8003d9a:	2b73      	cmp	r3, #115	; 0x73
 8003d9c:	dc02      	bgt.n	8003da4 <ts_formatstring+0x48>
 8003d9e:	2b69      	cmp	r3, #105	; 0x69
 8003da0:	d00f      	beq.n	8003dc2 <ts_formatstring+0x66>
 8003da2:	e056      	b.n	8003e52 <ts_formatstring+0xf6>
 8003da4:	2b75      	cmp	r3, #117	; 0x75
 8003da6:	d037      	beq.n	8003e18 <ts_formatstring+0xbc>
 8003da8:	2b78      	cmp	r3, #120	; 0x78
 8003daa:	d040      	beq.n	8003e2e <ts_formatstring+0xd2>
 8003dac:	e051      	b.n	8003e52 <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	1c5a      	adds	r2, r3, #1
 8003db2:	60fa      	str	r2, [r7, #12]
 8003db4:	687a      	ldr	r2, [r7, #4]
 8003db6:	1d11      	adds	r1, r2, #4
 8003db8:	6079      	str	r1, [r7, #4]
 8003dba:	6812      	ldr	r2, [r2, #0]
 8003dbc:	b2d2      	uxtb	r2, r2
 8003dbe:	701a      	strb	r2, [r3, #0]
				break;
 8003dc0:	e047      	b.n	8003e52 <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	1d1a      	adds	r2, r3, #4
 8003dc6:	607a      	str	r2, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 8003dcc:	69fb      	ldr	r3, [r7, #28]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	da07      	bge.n	8003de2 <ts_formatstring+0x86>
					{
						val *= -1;
 8003dd2:	69fb      	ldr	r3, [r7, #28]
 8003dd4:	425b      	negs	r3, r3
 8003dd6:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	1c5a      	adds	r2, r3, #1
 8003ddc:	60fa      	str	r2, [r7, #12]
 8003dde:	222d      	movs	r2, #45	; 0x2d
 8003de0:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 8003de2:	69f9      	ldr	r1, [r7, #28]
 8003de4:	f107 030c 	add.w	r3, r7, #12
 8003de8:	220a      	movs	r2, #10
 8003dea:	4618      	mov	r0, r3
 8003dec:	f7ff ff6e 	bl	8003ccc <ts_itoa>
				}
				break;
 8003df0:	e02f      	b.n	8003e52 <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	1d1a      	adds	r2, r3, #4
 8003df6:	607a      	str	r2, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	61bb      	str	r3, [r7, #24]
					while (*arg)
 8003dfc:	e007      	b.n	8003e0e <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	1c5a      	adds	r2, r3, #1
 8003e02:	60fa      	str	r2, [r7, #12]
 8003e04:	69ba      	ldr	r2, [r7, #24]
 8003e06:	1c51      	adds	r1, r2, #1
 8003e08:	61b9      	str	r1, [r7, #24]
 8003e0a:	7812      	ldrb	r2, [r2, #0]
 8003e0c:	701a      	strb	r2, [r3, #0]
					while (*arg)
 8003e0e:	69bb      	ldr	r3, [r7, #24]
 8003e10:	781b      	ldrb	r3, [r3, #0]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d1f3      	bne.n	8003dfe <ts_formatstring+0xa2>
					}
				}
				break;
 8003e16:	e01c      	b.n	8003e52 <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	1d1a      	adds	r2, r3, #4
 8003e1c:	607a      	str	r2, [r7, #4]
 8003e1e:	6819      	ldr	r1, [r3, #0]
 8003e20:	f107 030c 	add.w	r3, r7, #12
 8003e24:	220a      	movs	r2, #10
 8003e26:	4618      	mov	r0, r3
 8003e28:	f7ff ff50 	bl	8003ccc <ts_itoa>
				break;
 8003e2c:	e011      	b.n	8003e52 <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	1d1a      	adds	r2, r3, #4
 8003e32:	607a      	str	r2, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	4619      	mov	r1, r3
 8003e38:	f107 030c 	add.w	r3, r7, #12
 8003e3c:	2210      	movs	r2, #16
 8003e3e:	4618      	mov	r0, r3
 8003e40:	f7ff ff44 	bl	8003ccc <ts_itoa>
				break;
 8003e44:	e005      	b.n	8003e52 <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	1c5a      	adds	r2, r3, #1
 8003e4a:	60fa      	str	r2, [r7, #12]
 8003e4c:	2225      	movs	r2, #37	; 0x25
 8003e4e:	701a      	strb	r2, [r3, #0]
				  break;
 8003e50:	bf00      	nop
			}
			fmt++;
 8003e52:	68bb      	ldr	r3, [r7, #8]
 8003e54:	3301      	adds	r3, #1
 8003e56:	60bb      	str	r3, [r7, #8]
 8003e58:	e007      	b.n	8003e6a <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	1c5a      	adds	r2, r3, #1
 8003e5e:	60fa      	str	r2, [r7, #12]
 8003e60:	68ba      	ldr	r2, [r7, #8]
 8003e62:	1c51      	adds	r1, r2, #1
 8003e64:	60b9      	str	r1, [r7, #8]
 8003e66:	7812      	ldrb	r2, [r2, #0]
 8003e68:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 8003e6a:	68bb      	ldr	r3, [r7, #8]
 8003e6c:	781b      	ldrb	r3, [r3, #0]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	f47f af7d 	bne.w	8003d6e <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	2200      	movs	r2, #0
 8003e78:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	461a      	mov	r2, r3
 8003e7e:	697b      	ldr	r3, [r7, #20]
 8003e80:	1ad3      	subs	r3, r2, r3
}
 8003e82:	4618      	mov	r0, r3
 8003e84:	3720      	adds	r7, #32
 8003e86:	46bd      	mov	sp, r7
 8003e88:	bd80      	pop	{r7, pc}
	...

08003e8c <ts_formatlength>:
**            format string and va_list va
**  Returns:  Maximum length
**---------------------------------------------------------------------------
*/
int ts_formatlength(const char *fmt, va_list va)
{
 8003e8c:	b480      	push	{r7}
 8003e8e:	b085      	sub	sp, #20
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
 8003e94:	6039      	str	r1, [r7, #0]
	int length = 0;
 8003e96:	2300      	movs	r3, #0
 8003e98:	60fb      	str	r3, [r7, #12]
	while (*fmt)
 8003e9a:	e081      	b.n	8003fa0 <ts_formatlength+0x114>
	{
		if (*fmt == '%')
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	781b      	ldrb	r3, [r3, #0]
 8003ea0:	2b25      	cmp	r3, #37	; 0x25
 8003ea2:	d177      	bne.n	8003f94 <ts_formatlength+0x108>
		{
			++fmt;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	3301      	adds	r3, #1
 8003ea8:	607b      	str	r3, [r7, #4]
			switch (*fmt)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	781b      	ldrb	r3, [r3, #0]
 8003eae:	3b58      	subs	r3, #88	; 0x58
 8003eb0:	2b20      	cmp	r3, #32
 8003eb2:	d86a      	bhi.n	8003f8a <ts_formatlength+0xfe>
 8003eb4:	a201      	add	r2, pc, #4	; (adr r2, 8003ebc <ts_formatlength+0x30>)
 8003eb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003eba:	bf00      	nop
 8003ebc:	08003f7d 	.word	0x08003f7d
 8003ec0:	08003f8b 	.word	0x08003f8b
 8003ec4:	08003f8b 	.word	0x08003f8b
 8003ec8:	08003f8b 	.word	0x08003f8b
 8003ecc:	08003f8b 	.word	0x08003f8b
 8003ed0:	08003f8b 	.word	0x08003f8b
 8003ed4:	08003f8b 	.word	0x08003f8b
 8003ed8:	08003f8b 	.word	0x08003f8b
 8003edc:	08003f8b 	.word	0x08003f8b
 8003ee0:	08003f8b 	.word	0x08003f8b
 8003ee4:	08003f8b 	.word	0x08003f8b
 8003ee8:	08003f41 	.word	0x08003f41
 8003eec:	08003f4f 	.word	0x08003f4f
 8003ef0:	08003f8b 	.word	0x08003f8b
 8003ef4:	08003f8b 	.word	0x08003f8b
 8003ef8:	08003f8b 	.word	0x08003f8b
 8003efc:	08003f8b 	.word	0x08003f8b
 8003f00:	08003f4f 	.word	0x08003f4f
 8003f04:	08003f8b 	.word	0x08003f8b
 8003f08:	08003f8b 	.word	0x08003f8b
 8003f0c:	08003f8b 	.word	0x08003f8b
 8003f10:	08003f8b 	.word	0x08003f8b
 8003f14:	08003f8b 	.word	0x08003f8b
 8003f18:	08003f8b 	.word	0x08003f8b
 8003f1c:	08003f8b 	.word	0x08003f8b
 8003f20:	08003f8b 	.word	0x08003f8b
 8003f24:	08003f8b 	.word	0x08003f8b
 8003f28:	08003f5d 	.word	0x08003f5d
 8003f2c:	08003f8b 	.word	0x08003f8b
 8003f30:	08003f4f 	.word	0x08003f4f
 8003f34:	08003f8b 	.word	0x08003f8b
 8003f38:	08003f8b 	.word	0x08003f8b
 8003f3c:	08003f7d 	.word	0x08003f7d
			{
			  case 'c':
		  		  va_arg(va, int);
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	3304      	adds	r3, #4
 8003f44:	603b      	str	r3, [r7, #0]
				  ++length;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	3301      	adds	r3, #1
 8003f4a:	60fb      	str	r3, [r7, #12]
				  break;
 8003f4c:	e025      	b.n	8003f9a <ts_formatlength+0x10e>
			  case 'd':
			  case 'i':
			  case 'u':
				  /* 32 bits integer is max 11 characters with minus sign */
				  length += 11;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	330b      	adds	r3, #11
 8003f52:	60fb      	str	r3, [r7, #12]
				  va_arg(va, int);
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	3304      	adds	r3, #4
 8003f58:	603b      	str	r3, [r7, #0]
				  break;
 8003f5a:	e01e      	b.n	8003f9a <ts_formatlength+0x10e>
			  case 's':
			  	  {
			  		  char * str = va_arg(va, char *);
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	1d1a      	adds	r2, r3, #4
 8003f60:	603a      	str	r2, [r7, #0]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	60bb      	str	r3, [r7, #8]
			  		  while (*str++)
 8003f66:	e002      	b.n	8003f6e <ts_formatlength+0xe2>
			  			  ++length;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	3301      	adds	r3, #1
 8003f6c:	60fb      	str	r3, [r7, #12]
			  		  while (*str++)
 8003f6e:	68bb      	ldr	r3, [r7, #8]
 8003f70:	1c5a      	adds	r2, r3, #1
 8003f72:	60ba      	str	r2, [r7, #8]
 8003f74:	781b      	ldrb	r3, [r3, #0]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d1f6      	bne.n	8003f68 <ts_formatlength+0xdc>
			  	  }
				  break;
 8003f7a:	e00e      	b.n	8003f9a <ts_formatlength+0x10e>
			  case 'x':
			  case 'X':
				  /* 32 bits integer as hex is max 8 characters */
				  length += 8;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	3308      	adds	r3, #8
 8003f80:	60fb      	str	r3, [r7, #12]
				  va_arg(va, unsigned int);
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	3304      	adds	r3, #4
 8003f86:	603b      	str	r3, [r7, #0]
				  break;
 8003f88:	e007      	b.n	8003f9a <ts_formatlength+0x10e>
			  default:
				  ++length;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	3301      	adds	r3, #1
 8003f8e:	60fb      	str	r3, [r7, #12]
				  break;
 8003f90:	bf00      	nop
 8003f92:	e002      	b.n	8003f9a <ts_formatlength+0x10e>
			}
		}
		else
		{
			++length;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	3301      	adds	r3, #1
 8003f98:	60fb      	str	r3, [r7, #12]
		}
		++fmt;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	3301      	adds	r3, #1
 8003f9e:	607b      	str	r3, [r7, #4]
	while (*fmt)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	781b      	ldrb	r3, [r3, #0]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	f47f af79 	bne.w	8003e9c <ts_formatlength+0x10>
	}
	return length;
 8003faa:	68fb      	ldr	r3, [r7, #12]
}
 8003fac:	4618      	mov	r0, r3
 8003fae:	3714      	adds	r7, #20
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	bc80      	pop	{r7}
 8003fb4:	4770      	bx	lr
 8003fb6:	bf00      	nop

08003fb8 <iprintf>:
**  Returns:  Number of bytes written
**
**===========================================================================
*/
int iprintf(const char *fmt, ...)
{
 8003fb8:	b40f      	push	{r0, r1, r2, r3}
 8003fba:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003fbe:	b085      	sub	sp, #20
 8003fc0:	af00      	add	r7, sp, #0
	int length = 0;
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	60fb      	str	r3, [r7, #12]
	va_list va;
	va_start(va, fmt);
 8003fc6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003fca:	603b      	str	r3, [r7, #0]
	length = ts_formatlength(fmt, va);
 8003fcc:	6839      	ldr	r1, [r7, #0]
 8003fce:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003fd0:	f7ff ff5c 	bl	8003e8c <ts_formatlength>
 8003fd4:	60f8      	str	r0, [r7, #12]
	va_end(va);
	{
 8003fd6:	466b      	mov	r3, sp
 8003fd8:	461e      	mov	r6, r3
		char buf[length];
 8003fda:	68f9      	ldr	r1, [r7, #12]
 8003fdc:	1e4b      	subs	r3, r1, #1
 8003fde:	60bb      	str	r3, [r7, #8]
 8003fe0:	460b      	mov	r3, r1
 8003fe2:	461a      	mov	r2, r3
 8003fe4:	f04f 0300 	mov.w	r3, #0
 8003fe8:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 8003fec:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 8003ff0:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 8003ff4:	460b      	mov	r3, r1
 8003ff6:	461a      	mov	r2, r3
 8003ff8:	f04f 0300 	mov.w	r3, #0
 8003ffc:	00dd      	lsls	r5, r3, #3
 8003ffe:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004002:	00d4      	lsls	r4, r2, #3
 8004004:	460b      	mov	r3, r1
 8004006:	3307      	adds	r3, #7
 8004008:	08db      	lsrs	r3, r3, #3
 800400a:	00db      	lsls	r3, r3, #3
 800400c:	ebad 0d03 	sub.w	sp, sp, r3
 8004010:	466b      	mov	r3, sp
 8004012:	3300      	adds	r3, #0
 8004014:	607b      	str	r3, [r7, #4]
		va_start(va, fmt);
 8004016:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800401a:	603b      	str	r3, [r7, #0]
		length = ts_formatstring(buf, fmt, va);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	683a      	ldr	r2, [r7, #0]
 8004020:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004022:	4618      	mov	r0, r3
 8004024:	f7ff fe9a 	bl	8003d5c <ts_formatstring>
 8004028:	60f8      	str	r0, [r7, #12]
		length = _write(1, buf, length);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	68fa      	ldr	r2, [r7, #12]
 800402e:	4619      	mov	r1, r3
 8004030:	2001      	movs	r0, #1
 8004032:	f7ff fd63 	bl	8003afc <_write>
 8004036:	60f8      	str	r0, [r7, #12]
 8004038:	46b5      	mov	sp, r6
		va_end(va);
	}
	return length;
 800403a:	68fb      	ldr	r3, [r7, #12]
}
 800403c:	4618      	mov	r0, r3
 800403e:	3714      	adds	r7, #20
 8004040:	46bd      	mov	sp, r7
 8004042:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004046:	b004      	add	sp, #16
 8004048:	4770      	bx	lr
	...

0800404c <puts>:
**  the result is EOF.
**
**===========================================================================
*/
int puts(const char *s)
{
 800404c:	b580      	push	{r7, lr}
 800404e:	b086      	sub	sp, #24
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
	int length = strlen(s);
 8004054:	6878      	ldr	r0, [r7, #4]
 8004056:	f7fc f8e5 	bl	8000224 <strlen>
 800405a:	4603      	mov	r3, r0
 800405c:	613b      	str	r3, [r7, #16]
	int numbytes = 0;
 800405e:	2300      	movs	r3, #0
 8004060:	60fb      	str	r3, [r7, #12]
	int res;

	numbytes = _write(1, (char*)s, length);
 8004062:	693a      	ldr	r2, [r7, #16]
 8004064:	6879      	ldr	r1, [r7, #4]
 8004066:	2001      	movs	r0, #1
 8004068:	f7ff fd48 	bl	8003afc <_write>
 800406c:	60f8      	str	r0, [r7, #12]
	numbytes += _write(1, "\n", 1);
 800406e:	2201      	movs	r2, #1
 8004070:	490b      	ldr	r1, [pc, #44]	; (80040a0 <puts+0x54>)
 8004072:	2001      	movs	r0, #1
 8004074:	f7ff fd42 	bl	8003afc <_write>
 8004078:	4602      	mov	r2, r0
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	4413      	add	r3, r2
 800407e:	60fb      	str	r3, [r7, #12]

	if (numbytes == (length+1))
 8004080:	693b      	ldr	r3, [r7, #16]
 8004082:	1c5a      	adds	r2, r3, #1
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	429a      	cmp	r2, r3
 8004088:	d102      	bne.n	8004090 <puts+0x44>
	{
		res = 0;
 800408a:	2300      	movs	r3, #0
 800408c:	617b      	str	r3, [r7, #20]
 800408e:	e002      	b.n	8004096 <puts+0x4a>
	}
	else
	{
		res = EOF;
 8004090:	f04f 33ff 	mov.w	r3, #4294967295
 8004094:	617b      	str	r3, [r7, #20]
	}

	return res;
 8004096:	697b      	ldr	r3, [r7, #20]
}
 8004098:	4618      	mov	r0, r3
 800409a:	3718      	adds	r7, #24
 800409c:	46bd      	mov	sp, r7
 800409e:	bd80      	pop	{r7, pc}
 80040a0:	080043b4 	.word	0x080043b4

080040a4 <__libc_init_array>:
 80040a4:	b570      	push	{r4, r5, r6, lr}
 80040a6:	2500      	movs	r5, #0
 80040a8:	4e0c      	ldr	r6, [pc, #48]	; (80040dc <__libc_init_array+0x38>)
 80040aa:	4c0d      	ldr	r4, [pc, #52]	; (80040e0 <__libc_init_array+0x3c>)
 80040ac:	1ba4      	subs	r4, r4, r6
 80040ae:	10a4      	asrs	r4, r4, #2
 80040b0:	42a5      	cmp	r5, r4
 80040b2:	d109      	bne.n	80040c8 <__libc_init_array+0x24>
 80040b4:	f000 f81a 	bl	80040ec <_init>
 80040b8:	2500      	movs	r5, #0
 80040ba:	4e0a      	ldr	r6, [pc, #40]	; (80040e4 <__libc_init_array+0x40>)
 80040bc:	4c0a      	ldr	r4, [pc, #40]	; (80040e8 <__libc_init_array+0x44>)
 80040be:	1ba4      	subs	r4, r4, r6
 80040c0:	10a4      	asrs	r4, r4, #2
 80040c2:	42a5      	cmp	r5, r4
 80040c4:	d105      	bne.n	80040d2 <__libc_init_array+0x2e>
 80040c6:	bd70      	pop	{r4, r5, r6, pc}
 80040c8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80040cc:	4798      	blx	r3
 80040ce:	3501      	adds	r5, #1
 80040d0:	e7ee      	b.n	80040b0 <__libc_init_array+0xc>
 80040d2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80040d6:	4798      	blx	r3
 80040d8:	3501      	adds	r5, #1
 80040da:	e7f2      	b.n	80040c2 <__libc_init_array+0x1e>
 80040dc:	080043b8 	.word	0x080043b8
 80040e0:	080043b8 	.word	0x080043b8
 80040e4:	080043b8 	.word	0x080043b8
 80040e8:	080043bc 	.word	0x080043bc

080040ec <_init>:
 80040ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040ee:	bf00      	nop
 80040f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80040f2:	bc08      	pop	{r3}
 80040f4:	469e      	mov	lr, r3
 80040f6:	4770      	bx	lr

080040f8 <_fini>:
 80040f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040fa:	bf00      	nop
 80040fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80040fe:	bc08      	pop	{r3}
 8004100:	469e      	mov	lr, r3
 8004102:	4770      	bx	lr
