// Seed: 597350652
module module_0 (
    output tri0 id_0
);
  logic id_2;
  assign id_2 = id_2;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    output wand id_2,
    input supply0 id_3,
    input supply0 id_4,
    input uwire id_5,
    output uwire id_6,
    output wor id_7,
    input tri1 id_8,
    output logic id_9,
    output tri id_10,
    input uwire id_11,
    input tri0 id_12,
    output wire id_13,
    output wor id_14
);
  wor id_16;
  initial id_9 <= 1;
  assign id_7 = -1 - 1;
  wire id_17;
  ;
  assign id_16 = id_16;
  assign id_16 = id_12 < id_5;
  assign id_14 = 1;
  wire id_18;
  assign id_18 = id_3;
  wire id_19;
  assign id_10 = id_19 - -1;
  assign id_6  = -1 + id_4;
  module_0 modCall_1 (id_0);
endmodule
