Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Nov  8 17:17:39 2019
| Host         : cuckoo running 64-bit CentOS release 6.9 (Final)
| Command      : report_timing_summary -max_paths 10 -file HDMI_Top_timing_summary_routed.rpt -pb HDMI_Top_timing_summary_routed.pb -rpx HDMI_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : HDMI_Top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 2556 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.448        0.000                      0                 4228        0.028        0.000                      0                 4228        2.000        0.000                       0                  2567  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          
    FeedbackClkOut_1    {0.000 20.000}       40.000          25.000          
      CLKFBIN_1         {0.000 20.000}       40.000          25.000          
    PixelClkInX5_1      {0.000 4.000}        8.000           125.000         
      PixelClkIO_1      {0.000 16.000}       40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 4.000}        8.000           125.000         
sysclk                  {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 20.000}       40.000          25.000          
    FeedbackClkOut      {0.000 20.000}       40.000          25.000          
      CLKFBIN           {0.000 20.000}       40.000          25.000          
    PixelClkInX5        {0.000 4.000}        8.000           125.000         
      PixelClkIO        {0.000 16.000}       40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        3.450        0.000                      0                 4185        0.118        0.000                      0                 4185       15.000        0.000                       0                  2541  
    FeedbackClkOut_1                                                                                                                                                     36.826        0.000                       0                     2  
      CLKFBIN_1                                                                                                                                                          38.751        0.000                       0                     1  
    PixelClkInX5_1                                                                                                                                                        6.333        0.000                       0                    11  
      PixelClkIO_1                                                                                                                                                       38.333        0.000                       0                     8  
  clkfbout_clk_wiz_0_1                                                                                                                                                    5.845        0.000                       0                     3  
sysclk                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          3.448        0.000                      0                 4185        0.118        0.000                      0                 4185       15.000        0.000                       0                  2541  
    FeedbackClkOut                                                                                                                                                       36.826        0.000                       0                     2  
      CLKFBIN                                                                                                                                                            38.751        0.000                       0                     1  
    PixelClkInX5                                                                                                                                                          6.333        0.000                       0                    11  
      PixelClkIO                                                                                                                                                         38.333        0.000                       0                     8  
  clkfbout_clk_wiz_0                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        3.448        0.000                      0                 4185        0.028        0.000                      0                 4185  
clk_out1_clk_wiz_0_1  PixelClkIO_1               33.987        0.000                      0                   38        0.115        0.000                      0                   38  
clk_out1_clk_wiz_0    PixelClkIO_1               33.987        0.000                      0                   38        0.115        0.000                      0                   38  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          3.448        0.000                      0                 4185        0.028        0.000                      0                 4185  
clk_out1_clk_wiz_0_1  PixelClkIO                 33.987        0.000                      0                   38        0.115        0.000                      0                   38  
clk_out1_clk_wiz_0    PixelClkIO                 33.987        0.000                      0                   38        0.115        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         38.309        0.000                      0                    5        0.444        0.000                      0                    5  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         38.309        0.000                      0                    5        0.354        0.000                      0                    5  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       38.309        0.000                      0                    5        0.354        0.000                      0                    5  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       38.311        0.000                      0                    5        0.444        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.450ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.450ns  (required time - arrival time)
  Source:                 lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_0/ram_wr_data_reg[75]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        35.806ns  (logic 10.331ns (28.853%)  route 25.475ns (71.147%))
  Logic Levels:           37  (CARRY4=12 LUT2=1 LUT3=5 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.228ns = ( 38.772 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.780    -0.482    lsd_0/stp_1/clk_out1
    SLICE_X90Y87         FDRE                                         r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDRE (Prop_fdre_C_Q)         0.518     0.036 r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/Q
                         net (fo=37, routed)          1.008     1.043    lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[48]_0[0]
    SLICE_X90Y85         LUT4 (Prop_lut4_I1_O)        0.124     1.167 r  lsd_0/stp_1/angle_1[7]_i_171/O
                         net (fo=1, routed)           0.000     1.167    lsd_0/stp_1/angle_1[7]_i_171_n_0
    SLICE_X90Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.680 r  lsd_0/stp_1/angle_1_reg[7]_i_160/CO[3]
                         net (fo=7, routed)           1.205     2.885    lsd_0/stp_1/angle_diff2_return4
    SLICE_X90Y86         LUT3 (Prop_lut3_I1_O)        0.153     3.038 r  lsd_0/stp_1/angle_1[7]_i_131/O
                         net (fo=1, routed)           0.000     3.038    lsd_0/stp_1/angle_1[7]_i_131_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395     3.433 f  lsd_0/stp_1/angle_1_reg[7]_i_73/O[3]
                         net (fo=6, routed)           1.092     4.525    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff2_return2[3]
    SLICE_X89Y88         LUT5 (Prop_lut5_I0_O)        0.307     4.832 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121/O
                         net (fo=1, routed)           0.815     5.647    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121_n_0
    SLICE_X92Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.771 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67/O
                         net (fo=3, routed)           0.558     6.329    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67_n_0
    SLICE_X89Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12/O
                         net (fo=1, routed)           0.710     7.163    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.561 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_4/CO[3]
                         net (fo=44, routed)          0.985     8.546    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_18_0[0]
    SLICE_X85Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.670 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[6]_i_4/O
                         net (fo=47, routed)          0.790     9.461    lsd_0/stp_1/angle_1_reg[6]_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.585 r  lsd_0/stp_1/angle_1[2]_i_2/O
                         net (fo=11, routed)          0.846    10.430    lsd_0/ram_0/angle_2_reg[7]_i_116_1
    SLICE_X82Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.554 r  lsd_0/ram_0/angle_2[7]_i_201/O
                         net (fo=1, routed)           0.000    10.554    lsd_0/stp_1/angle_2[7]_i_154_0[1]
    SLICE_X82Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.087 r  lsd_0/stp_1/angle_2_reg[7]_i_184/CO[3]
                         net (fo=7, routed)           0.834    11.921    lsd_0/stp_1/angle_diff9_return4
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.045 r  lsd_0/stp_1/angle_2[7]_i_153/O
                         net (fo=1, routed)           0.520    12.565    lsd_0/stp_1/angle_2[7]_i_153_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.072 r  lsd_0/stp_1/angle_2_reg[7]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.072    lsd_0/stp_1/angle_2_reg[7]_i_124_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.294 f  lsd_0/stp_1/angle_2_reg[7]_i_118/O[0]
                         net (fo=6, routed)           1.018    14.312    lsd_0/angle_diff9_return2[4]
    SLICE_X80Y79         LUT5 (Prop_lut5_I4_O)        0.327    14.639 r  lsd_0/angle_2[7]_i_150/O
                         net (fo=1, routed)           0.441    15.080    lsd_0/angle_2[7]_i_150_n_0
    SLICE_X80Y79         LUT3 (Prop_lut3_I1_O)        0.326    15.406 r  lsd_0/angle_2[7]_i_121/O
                         net (fo=3, routed)           0.453    15.858    lsd_0/angle_2[7]_i_121_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.124    15.982 r  lsd_0/angle_2[7]_i_57/O
                         net (fo=1, routed)           0.494    16.476    lsd_0/angle_2[7]_i_57_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.874 r  lsd_0/angle_2_reg[7]_i_24/CO[3]
                         net (fo=16, routed)          1.301    18.175    lsd_0/stp_1/angle_2_reg[0]_1[0]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    18.299 r  lsd_0/stp_1/angle_1[7]_i_8/O
                         net (fo=8, routed)           0.963    19.262    lsd_0/stp_1/angle_1[7]_i_8_n_0
    SLICE_X84Y90         LUT4 (Prop_lut4_I0_O)        0.124    19.386 r  lsd_0/stp_1/angle_2[7]_i_167/O
                         net (fo=1, routed)           0.324    19.710    lsd_0/stp_1/angle_2[7]_i_167_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.095 r  lsd_0/stp_1/angle_2_reg[7]_i_126/CO[3]
                         net (fo=7, routed)           0.874    20.968    lsd_0/stp_1/angle_diff11_return4
    SLICE_X81Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.092 r  lsd_0/stp_1/angle_2[7]_i_89/O
                         net (fo=1, routed)           0.480    21.573    lsd_0/stp_1/angle_2[7]_i_89_n_0
    SLICE_X82Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    22.120 f  lsd_0/stp_1/angle_2_reg[7]_i_38/O[2]
                         net (fo=6, routed)           1.186    23.306    lsd_0/angle_diff11_return2[2]
    SLICE_X80Y89         LUT5 (Prop_lut5_I3_O)        0.329    23.635 r  lsd_0/angle_2[7]_i_78/O
                         net (fo=1, routed)           0.436    24.071    lsd_0/angle_2[7]_i_78_n_0
    SLICE_X80Y89         LUT3 (Prop_lut3_I2_O)        0.326    24.397 f  lsd_0/angle_2[7]_i_31/O
                         net (fo=3, routed)           0.564    24.962    lsd_0/angle_2[7]_i_31_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I4_O)        0.124    25.086 r  lsd_0/angle_2[7]_i_7/O
                         net (fo=1, routed)           0.495    25.581    lsd_0/angle_2[7]_i_7_n_0
    SLICE_X83Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.979 r  lsd_0/angle_2_reg[7]_i_3/CO[3]
                         net (fo=25, routed)          1.190    27.169    lsd_0/stp_1/CO[0]
    SLICE_X86Y86         LUT4 (Prop_lut4_I1_O)        0.146    27.315 r  lsd_0/stp_1/memory_reg_i_39/O
                         net (fo=4, routed)           0.959    28.274    lsd_0/stp_1/memory_reg_i_39_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I0_O)        0.328    28.602 r  lsd_0/stp_1/memory_reg_i_51/O
                         net (fo=1, routed)           0.000    28.602    lsd_0/stp_1/memory_reg_i_51_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.000 r  lsd_0/stp_1/memory_reg_i_38/CO[3]
                         net (fo=7, routed)           1.319    30.318    lsd_0/stp_1/angle_diff6_return4
    SLICE_X84Y84         LUT3 (Prop_lut3_I1_O)        0.152    30.470 r  lsd_0/stp_1/memory_reg_i_31/O
                         net (fo=1, routed)           0.000    30.470    lsd_0/stp_1/memory_reg_i_31_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.559    31.029 r  lsd_0/stp_1/memory_reg_i_21/O[3]
                         net (fo=1, routed)           0.641    31.671    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[3]
    SLICE_X85Y84         LUT5 (Prop_lut5_I3_O)        0.306    31.977 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.485    32.462    lsd_0/ram_0/memory_reg_i_15
    SLICE_X85Y84         LUT6 (Prop_lut6_I0_O)        0.124    32.586 f  lsd_0/ram_0/memory_reg_i_16/O
                         net (fo=4, routed)           0.593    33.179    lsd_0/stp_1/max_dist_reg[19]_2
    SLICE_X89Y81         LUT6 (Prop_lut6_I5_O)        0.124    33.303 f  lsd_0/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.726    34.029    lsd_0/stp_1/memory_reg_i_15_n_0
    SLICE_X93Y76         LUT6 (Prop_lut6_I1_O)        0.124    34.153 r  lsd_0/stp_1/ram_wr_data[75]_i_1/O
                         net (fo=76, routed)          1.171    35.324    lsd_0/stp_1_n_422
    SLICE_X82Y73         FDRE                                         r  lsd_0/ram_wr_data_reg[75]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.534    38.772    lsd_0/clk_out1
    SLICE_X82Y73         FDRE                                         r  lsd_0/ram_wr_data_reg[75]/C
                         clock pessimism              0.614    39.386    
                         clock uncertainty           -0.088    39.298    
    SLICE_X82Y73         FDRE (Setup_fdre_C_R)       -0.524    38.774    lsd_0/ram_wr_data_reg[75]
  -------------------------------------------------------------------
                         required time                         38.774    
                         arrival time                         -35.324    
  -------------------------------------------------------------------
                         slack                                  3.450    

Slack (MET) :             3.519ns  (required time - arrival time)
  Source:                 lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_0/ram_wr_data_reg[67]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        35.829ns  (logic 10.331ns (28.834%)  route 25.498ns (71.166%))
  Logic Levels:           37  (CARRY4=12 LUT2=1 LUT3=5 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.231ns = ( 38.769 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.780    -0.482    lsd_0/stp_1/clk_out1
    SLICE_X90Y87         FDRE                                         r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDRE (Prop_fdre_C_Q)         0.518     0.036 r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/Q
                         net (fo=37, routed)          1.008     1.043    lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[48]_0[0]
    SLICE_X90Y85         LUT4 (Prop_lut4_I1_O)        0.124     1.167 r  lsd_0/stp_1/angle_1[7]_i_171/O
                         net (fo=1, routed)           0.000     1.167    lsd_0/stp_1/angle_1[7]_i_171_n_0
    SLICE_X90Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.680 r  lsd_0/stp_1/angle_1_reg[7]_i_160/CO[3]
                         net (fo=7, routed)           1.205     2.885    lsd_0/stp_1/angle_diff2_return4
    SLICE_X90Y86         LUT3 (Prop_lut3_I1_O)        0.153     3.038 r  lsd_0/stp_1/angle_1[7]_i_131/O
                         net (fo=1, routed)           0.000     3.038    lsd_0/stp_1/angle_1[7]_i_131_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395     3.433 f  lsd_0/stp_1/angle_1_reg[7]_i_73/O[3]
                         net (fo=6, routed)           1.092     4.525    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff2_return2[3]
    SLICE_X89Y88         LUT5 (Prop_lut5_I0_O)        0.307     4.832 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121/O
                         net (fo=1, routed)           0.815     5.647    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121_n_0
    SLICE_X92Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.771 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67/O
                         net (fo=3, routed)           0.558     6.329    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67_n_0
    SLICE_X89Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12/O
                         net (fo=1, routed)           0.710     7.163    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.561 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_4/CO[3]
                         net (fo=44, routed)          0.985     8.546    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_18_0[0]
    SLICE_X85Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.670 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[6]_i_4/O
                         net (fo=47, routed)          0.790     9.461    lsd_0/stp_1/angle_1_reg[6]_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.585 r  lsd_0/stp_1/angle_1[2]_i_2/O
                         net (fo=11, routed)          0.846    10.430    lsd_0/ram_0/angle_2_reg[7]_i_116_1
    SLICE_X82Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.554 r  lsd_0/ram_0/angle_2[7]_i_201/O
                         net (fo=1, routed)           0.000    10.554    lsd_0/stp_1/angle_2[7]_i_154_0[1]
    SLICE_X82Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.087 r  lsd_0/stp_1/angle_2_reg[7]_i_184/CO[3]
                         net (fo=7, routed)           0.834    11.921    lsd_0/stp_1/angle_diff9_return4
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.045 r  lsd_0/stp_1/angle_2[7]_i_153/O
                         net (fo=1, routed)           0.520    12.565    lsd_0/stp_1/angle_2[7]_i_153_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.072 r  lsd_0/stp_1/angle_2_reg[7]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.072    lsd_0/stp_1/angle_2_reg[7]_i_124_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.294 f  lsd_0/stp_1/angle_2_reg[7]_i_118/O[0]
                         net (fo=6, routed)           1.018    14.312    lsd_0/angle_diff9_return2[4]
    SLICE_X80Y79         LUT5 (Prop_lut5_I4_O)        0.327    14.639 r  lsd_0/angle_2[7]_i_150/O
                         net (fo=1, routed)           0.441    15.080    lsd_0/angle_2[7]_i_150_n_0
    SLICE_X80Y79         LUT3 (Prop_lut3_I1_O)        0.326    15.406 r  lsd_0/angle_2[7]_i_121/O
                         net (fo=3, routed)           0.453    15.858    lsd_0/angle_2[7]_i_121_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.124    15.982 r  lsd_0/angle_2[7]_i_57/O
                         net (fo=1, routed)           0.494    16.476    lsd_0/angle_2[7]_i_57_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.874 r  lsd_0/angle_2_reg[7]_i_24/CO[3]
                         net (fo=16, routed)          1.301    18.175    lsd_0/stp_1/angle_2_reg[0]_1[0]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    18.299 r  lsd_0/stp_1/angle_1[7]_i_8/O
                         net (fo=8, routed)           0.963    19.262    lsd_0/stp_1/angle_1[7]_i_8_n_0
    SLICE_X84Y90         LUT4 (Prop_lut4_I0_O)        0.124    19.386 r  lsd_0/stp_1/angle_2[7]_i_167/O
                         net (fo=1, routed)           0.324    19.710    lsd_0/stp_1/angle_2[7]_i_167_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.095 r  lsd_0/stp_1/angle_2_reg[7]_i_126/CO[3]
                         net (fo=7, routed)           0.874    20.968    lsd_0/stp_1/angle_diff11_return4
    SLICE_X81Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.092 r  lsd_0/stp_1/angle_2[7]_i_89/O
                         net (fo=1, routed)           0.480    21.573    lsd_0/stp_1/angle_2[7]_i_89_n_0
    SLICE_X82Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    22.120 f  lsd_0/stp_1/angle_2_reg[7]_i_38/O[2]
                         net (fo=6, routed)           1.186    23.306    lsd_0/angle_diff11_return2[2]
    SLICE_X80Y89         LUT5 (Prop_lut5_I3_O)        0.329    23.635 r  lsd_0/angle_2[7]_i_78/O
                         net (fo=1, routed)           0.436    24.071    lsd_0/angle_2[7]_i_78_n_0
    SLICE_X80Y89         LUT3 (Prop_lut3_I2_O)        0.326    24.397 f  lsd_0/angle_2[7]_i_31/O
                         net (fo=3, routed)           0.564    24.962    lsd_0/angle_2[7]_i_31_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I4_O)        0.124    25.086 r  lsd_0/angle_2[7]_i_7/O
                         net (fo=1, routed)           0.495    25.581    lsd_0/angle_2[7]_i_7_n_0
    SLICE_X83Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.979 r  lsd_0/angle_2_reg[7]_i_3/CO[3]
                         net (fo=25, routed)          1.190    27.169    lsd_0/stp_1/CO[0]
    SLICE_X86Y86         LUT4 (Prop_lut4_I1_O)        0.146    27.315 r  lsd_0/stp_1/memory_reg_i_39/O
                         net (fo=4, routed)           0.959    28.274    lsd_0/stp_1/memory_reg_i_39_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I0_O)        0.328    28.602 r  lsd_0/stp_1/memory_reg_i_51/O
                         net (fo=1, routed)           0.000    28.602    lsd_0/stp_1/memory_reg_i_51_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.000 r  lsd_0/stp_1/memory_reg_i_38/CO[3]
                         net (fo=7, routed)           1.319    30.318    lsd_0/stp_1/angle_diff6_return4
    SLICE_X84Y84         LUT3 (Prop_lut3_I1_O)        0.152    30.470 r  lsd_0/stp_1/memory_reg_i_31/O
                         net (fo=1, routed)           0.000    30.470    lsd_0/stp_1/memory_reg_i_31_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.559    31.029 r  lsd_0/stp_1/memory_reg_i_21/O[3]
                         net (fo=1, routed)           0.641    31.671    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[3]
    SLICE_X85Y84         LUT5 (Prop_lut5_I3_O)        0.306    31.977 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.485    32.462    lsd_0/ram_0/memory_reg_i_15
    SLICE_X85Y84         LUT6 (Prop_lut6_I0_O)        0.124    32.586 f  lsd_0/ram_0/memory_reg_i_16/O
                         net (fo=4, routed)           0.593    33.179    lsd_0/stp_1/max_dist_reg[19]_2
    SLICE_X89Y81         LUT6 (Prop_lut6_I5_O)        0.124    33.303 f  lsd_0/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.726    34.029    lsd_0/stp_1/memory_reg_i_15_n_0
    SLICE_X93Y76         LUT6 (Prop_lut6_I1_O)        0.124    34.153 r  lsd_0/stp_1/ram_wr_data[75]_i_1/O
                         net (fo=76, routed)          1.194    35.347    lsd_0/stp_1_n_422
    SLICE_X81Y75         FDRE                                         r  lsd_0/ram_wr_data_reg[67]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.531    38.769    lsd_0/clk_out1
    SLICE_X81Y75         FDRE                                         r  lsd_0/ram_wr_data_reg[67]/C
                         clock pessimism              0.614    39.383    
                         clock uncertainty           -0.088    39.295    
    SLICE_X81Y75         FDRE (Setup_fdre_C_R)       -0.429    38.866    lsd_0/ram_wr_data_reg[67]
  -------------------------------------------------------------------
                         required time                         38.866    
                         arrival time                         -35.347    
  -------------------------------------------------------------------
                         slack                                  3.519    

Slack (MET) :             3.519ns  (required time - arrival time)
  Source:                 lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_0/ram_wr_data_reg[71]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        35.829ns  (logic 10.331ns (28.834%)  route 25.498ns (71.166%))
  Logic Levels:           37  (CARRY4=12 LUT2=1 LUT3=5 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.231ns = ( 38.769 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.780    -0.482    lsd_0/stp_1/clk_out1
    SLICE_X90Y87         FDRE                                         r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDRE (Prop_fdre_C_Q)         0.518     0.036 r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/Q
                         net (fo=37, routed)          1.008     1.043    lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[48]_0[0]
    SLICE_X90Y85         LUT4 (Prop_lut4_I1_O)        0.124     1.167 r  lsd_0/stp_1/angle_1[7]_i_171/O
                         net (fo=1, routed)           0.000     1.167    lsd_0/stp_1/angle_1[7]_i_171_n_0
    SLICE_X90Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.680 r  lsd_0/stp_1/angle_1_reg[7]_i_160/CO[3]
                         net (fo=7, routed)           1.205     2.885    lsd_0/stp_1/angle_diff2_return4
    SLICE_X90Y86         LUT3 (Prop_lut3_I1_O)        0.153     3.038 r  lsd_0/stp_1/angle_1[7]_i_131/O
                         net (fo=1, routed)           0.000     3.038    lsd_0/stp_1/angle_1[7]_i_131_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395     3.433 f  lsd_0/stp_1/angle_1_reg[7]_i_73/O[3]
                         net (fo=6, routed)           1.092     4.525    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff2_return2[3]
    SLICE_X89Y88         LUT5 (Prop_lut5_I0_O)        0.307     4.832 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121/O
                         net (fo=1, routed)           0.815     5.647    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121_n_0
    SLICE_X92Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.771 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67/O
                         net (fo=3, routed)           0.558     6.329    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67_n_0
    SLICE_X89Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12/O
                         net (fo=1, routed)           0.710     7.163    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.561 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_4/CO[3]
                         net (fo=44, routed)          0.985     8.546    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_18_0[0]
    SLICE_X85Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.670 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[6]_i_4/O
                         net (fo=47, routed)          0.790     9.461    lsd_0/stp_1/angle_1_reg[6]_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.585 r  lsd_0/stp_1/angle_1[2]_i_2/O
                         net (fo=11, routed)          0.846    10.430    lsd_0/ram_0/angle_2_reg[7]_i_116_1
    SLICE_X82Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.554 r  lsd_0/ram_0/angle_2[7]_i_201/O
                         net (fo=1, routed)           0.000    10.554    lsd_0/stp_1/angle_2[7]_i_154_0[1]
    SLICE_X82Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.087 r  lsd_0/stp_1/angle_2_reg[7]_i_184/CO[3]
                         net (fo=7, routed)           0.834    11.921    lsd_0/stp_1/angle_diff9_return4
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.045 r  lsd_0/stp_1/angle_2[7]_i_153/O
                         net (fo=1, routed)           0.520    12.565    lsd_0/stp_1/angle_2[7]_i_153_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.072 r  lsd_0/stp_1/angle_2_reg[7]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.072    lsd_0/stp_1/angle_2_reg[7]_i_124_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.294 f  lsd_0/stp_1/angle_2_reg[7]_i_118/O[0]
                         net (fo=6, routed)           1.018    14.312    lsd_0/angle_diff9_return2[4]
    SLICE_X80Y79         LUT5 (Prop_lut5_I4_O)        0.327    14.639 r  lsd_0/angle_2[7]_i_150/O
                         net (fo=1, routed)           0.441    15.080    lsd_0/angle_2[7]_i_150_n_0
    SLICE_X80Y79         LUT3 (Prop_lut3_I1_O)        0.326    15.406 r  lsd_0/angle_2[7]_i_121/O
                         net (fo=3, routed)           0.453    15.858    lsd_0/angle_2[7]_i_121_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.124    15.982 r  lsd_0/angle_2[7]_i_57/O
                         net (fo=1, routed)           0.494    16.476    lsd_0/angle_2[7]_i_57_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.874 r  lsd_0/angle_2_reg[7]_i_24/CO[3]
                         net (fo=16, routed)          1.301    18.175    lsd_0/stp_1/angle_2_reg[0]_1[0]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    18.299 r  lsd_0/stp_1/angle_1[7]_i_8/O
                         net (fo=8, routed)           0.963    19.262    lsd_0/stp_1/angle_1[7]_i_8_n_0
    SLICE_X84Y90         LUT4 (Prop_lut4_I0_O)        0.124    19.386 r  lsd_0/stp_1/angle_2[7]_i_167/O
                         net (fo=1, routed)           0.324    19.710    lsd_0/stp_1/angle_2[7]_i_167_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.095 r  lsd_0/stp_1/angle_2_reg[7]_i_126/CO[3]
                         net (fo=7, routed)           0.874    20.968    lsd_0/stp_1/angle_diff11_return4
    SLICE_X81Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.092 r  lsd_0/stp_1/angle_2[7]_i_89/O
                         net (fo=1, routed)           0.480    21.573    lsd_0/stp_1/angle_2[7]_i_89_n_0
    SLICE_X82Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    22.120 f  lsd_0/stp_1/angle_2_reg[7]_i_38/O[2]
                         net (fo=6, routed)           1.186    23.306    lsd_0/angle_diff11_return2[2]
    SLICE_X80Y89         LUT5 (Prop_lut5_I3_O)        0.329    23.635 r  lsd_0/angle_2[7]_i_78/O
                         net (fo=1, routed)           0.436    24.071    lsd_0/angle_2[7]_i_78_n_0
    SLICE_X80Y89         LUT3 (Prop_lut3_I2_O)        0.326    24.397 f  lsd_0/angle_2[7]_i_31/O
                         net (fo=3, routed)           0.564    24.962    lsd_0/angle_2[7]_i_31_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I4_O)        0.124    25.086 r  lsd_0/angle_2[7]_i_7/O
                         net (fo=1, routed)           0.495    25.581    lsd_0/angle_2[7]_i_7_n_0
    SLICE_X83Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.979 r  lsd_0/angle_2_reg[7]_i_3/CO[3]
                         net (fo=25, routed)          1.190    27.169    lsd_0/stp_1/CO[0]
    SLICE_X86Y86         LUT4 (Prop_lut4_I1_O)        0.146    27.315 r  lsd_0/stp_1/memory_reg_i_39/O
                         net (fo=4, routed)           0.959    28.274    lsd_0/stp_1/memory_reg_i_39_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I0_O)        0.328    28.602 r  lsd_0/stp_1/memory_reg_i_51/O
                         net (fo=1, routed)           0.000    28.602    lsd_0/stp_1/memory_reg_i_51_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.000 r  lsd_0/stp_1/memory_reg_i_38/CO[3]
                         net (fo=7, routed)           1.319    30.318    lsd_0/stp_1/angle_diff6_return4
    SLICE_X84Y84         LUT3 (Prop_lut3_I1_O)        0.152    30.470 r  lsd_0/stp_1/memory_reg_i_31/O
                         net (fo=1, routed)           0.000    30.470    lsd_0/stp_1/memory_reg_i_31_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.559    31.029 r  lsd_0/stp_1/memory_reg_i_21/O[3]
                         net (fo=1, routed)           0.641    31.671    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[3]
    SLICE_X85Y84         LUT5 (Prop_lut5_I3_O)        0.306    31.977 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.485    32.462    lsd_0/ram_0/memory_reg_i_15
    SLICE_X85Y84         LUT6 (Prop_lut6_I0_O)        0.124    32.586 f  lsd_0/ram_0/memory_reg_i_16/O
                         net (fo=4, routed)           0.593    33.179    lsd_0/stp_1/max_dist_reg[19]_2
    SLICE_X89Y81         LUT6 (Prop_lut6_I5_O)        0.124    33.303 f  lsd_0/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.726    34.029    lsd_0/stp_1/memory_reg_i_15_n_0
    SLICE_X93Y76         LUT6 (Prop_lut6_I1_O)        0.124    34.153 r  lsd_0/stp_1/ram_wr_data[75]_i_1/O
                         net (fo=76, routed)          1.194    35.347    lsd_0/stp_1_n_422
    SLICE_X81Y75         FDRE                                         r  lsd_0/ram_wr_data_reg[71]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.531    38.769    lsd_0/clk_out1
    SLICE_X81Y75         FDRE                                         r  lsd_0/ram_wr_data_reg[71]/C
                         clock pessimism              0.614    39.383    
                         clock uncertainty           -0.088    39.295    
    SLICE_X81Y75         FDRE (Setup_fdre_C_R)       -0.429    38.866    lsd_0/ram_wr_data_reg[71]
  -------------------------------------------------------------------
                         required time                         38.866    
                         arrival time                         -35.347    
  -------------------------------------------------------------------
                         slack                                  3.519    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_0/ram_wr_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        35.758ns  (logic 10.331ns (28.891%)  route 25.427ns (71.109%))
  Logic Levels:           37  (CARRY4=12 LUT2=1 LUT3=5 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.220ns = ( 38.780 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.780    -0.482    lsd_0/stp_1/clk_out1
    SLICE_X90Y87         FDRE                                         r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDRE (Prop_fdre_C_Q)         0.518     0.036 r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/Q
                         net (fo=37, routed)          1.008     1.043    lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[48]_0[0]
    SLICE_X90Y85         LUT4 (Prop_lut4_I1_O)        0.124     1.167 r  lsd_0/stp_1/angle_1[7]_i_171/O
                         net (fo=1, routed)           0.000     1.167    lsd_0/stp_1/angle_1[7]_i_171_n_0
    SLICE_X90Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.680 r  lsd_0/stp_1/angle_1_reg[7]_i_160/CO[3]
                         net (fo=7, routed)           1.205     2.885    lsd_0/stp_1/angle_diff2_return4
    SLICE_X90Y86         LUT3 (Prop_lut3_I1_O)        0.153     3.038 r  lsd_0/stp_1/angle_1[7]_i_131/O
                         net (fo=1, routed)           0.000     3.038    lsd_0/stp_1/angle_1[7]_i_131_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395     3.433 f  lsd_0/stp_1/angle_1_reg[7]_i_73/O[3]
                         net (fo=6, routed)           1.092     4.525    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff2_return2[3]
    SLICE_X89Y88         LUT5 (Prop_lut5_I0_O)        0.307     4.832 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121/O
                         net (fo=1, routed)           0.815     5.647    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121_n_0
    SLICE_X92Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.771 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67/O
                         net (fo=3, routed)           0.558     6.329    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67_n_0
    SLICE_X89Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12/O
                         net (fo=1, routed)           0.710     7.163    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.561 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_4/CO[3]
                         net (fo=44, routed)          0.985     8.546    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_18_0[0]
    SLICE_X85Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.670 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[6]_i_4/O
                         net (fo=47, routed)          0.790     9.461    lsd_0/stp_1/angle_1_reg[6]_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.585 r  lsd_0/stp_1/angle_1[2]_i_2/O
                         net (fo=11, routed)          0.846    10.430    lsd_0/ram_0/angle_2_reg[7]_i_116_1
    SLICE_X82Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.554 r  lsd_0/ram_0/angle_2[7]_i_201/O
                         net (fo=1, routed)           0.000    10.554    lsd_0/stp_1/angle_2[7]_i_154_0[1]
    SLICE_X82Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.087 r  lsd_0/stp_1/angle_2_reg[7]_i_184/CO[3]
                         net (fo=7, routed)           0.834    11.921    lsd_0/stp_1/angle_diff9_return4
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.045 r  lsd_0/stp_1/angle_2[7]_i_153/O
                         net (fo=1, routed)           0.520    12.565    lsd_0/stp_1/angle_2[7]_i_153_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.072 r  lsd_0/stp_1/angle_2_reg[7]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.072    lsd_0/stp_1/angle_2_reg[7]_i_124_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.294 f  lsd_0/stp_1/angle_2_reg[7]_i_118/O[0]
                         net (fo=6, routed)           1.018    14.312    lsd_0/angle_diff9_return2[4]
    SLICE_X80Y79         LUT5 (Prop_lut5_I4_O)        0.327    14.639 r  lsd_0/angle_2[7]_i_150/O
                         net (fo=1, routed)           0.441    15.080    lsd_0/angle_2[7]_i_150_n_0
    SLICE_X80Y79         LUT3 (Prop_lut3_I1_O)        0.326    15.406 r  lsd_0/angle_2[7]_i_121/O
                         net (fo=3, routed)           0.453    15.858    lsd_0/angle_2[7]_i_121_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.124    15.982 r  lsd_0/angle_2[7]_i_57/O
                         net (fo=1, routed)           0.494    16.476    lsd_0/angle_2[7]_i_57_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.874 r  lsd_0/angle_2_reg[7]_i_24/CO[3]
                         net (fo=16, routed)          1.301    18.175    lsd_0/stp_1/angle_2_reg[0]_1[0]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    18.299 r  lsd_0/stp_1/angle_1[7]_i_8/O
                         net (fo=8, routed)           0.963    19.262    lsd_0/stp_1/angle_1[7]_i_8_n_0
    SLICE_X84Y90         LUT4 (Prop_lut4_I0_O)        0.124    19.386 r  lsd_0/stp_1/angle_2[7]_i_167/O
                         net (fo=1, routed)           0.324    19.710    lsd_0/stp_1/angle_2[7]_i_167_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.095 r  lsd_0/stp_1/angle_2_reg[7]_i_126/CO[3]
                         net (fo=7, routed)           0.874    20.968    lsd_0/stp_1/angle_diff11_return4
    SLICE_X81Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.092 r  lsd_0/stp_1/angle_2[7]_i_89/O
                         net (fo=1, routed)           0.480    21.573    lsd_0/stp_1/angle_2[7]_i_89_n_0
    SLICE_X82Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    22.120 f  lsd_0/stp_1/angle_2_reg[7]_i_38/O[2]
                         net (fo=6, routed)           1.186    23.306    lsd_0/angle_diff11_return2[2]
    SLICE_X80Y89         LUT5 (Prop_lut5_I3_O)        0.329    23.635 r  lsd_0/angle_2[7]_i_78/O
                         net (fo=1, routed)           0.436    24.071    lsd_0/angle_2[7]_i_78_n_0
    SLICE_X80Y89         LUT3 (Prop_lut3_I2_O)        0.326    24.397 f  lsd_0/angle_2[7]_i_31/O
                         net (fo=3, routed)           0.564    24.962    lsd_0/angle_2[7]_i_31_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I4_O)        0.124    25.086 r  lsd_0/angle_2[7]_i_7/O
                         net (fo=1, routed)           0.495    25.581    lsd_0/angle_2[7]_i_7_n_0
    SLICE_X83Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.979 r  lsd_0/angle_2_reg[7]_i_3/CO[3]
                         net (fo=25, routed)          1.190    27.169    lsd_0/stp_1/CO[0]
    SLICE_X86Y86         LUT4 (Prop_lut4_I1_O)        0.146    27.315 r  lsd_0/stp_1/memory_reg_i_39/O
                         net (fo=4, routed)           0.959    28.274    lsd_0/stp_1/memory_reg_i_39_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I0_O)        0.328    28.602 r  lsd_0/stp_1/memory_reg_i_51/O
                         net (fo=1, routed)           0.000    28.602    lsd_0/stp_1/memory_reg_i_51_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.000 r  lsd_0/stp_1/memory_reg_i_38/CO[3]
                         net (fo=7, routed)           1.319    30.318    lsd_0/stp_1/angle_diff6_return4
    SLICE_X84Y84         LUT3 (Prop_lut3_I1_O)        0.152    30.470 r  lsd_0/stp_1/memory_reg_i_31/O
                         net (fo=1, routed)           0.000    30.470    lsd_0/stp_1/memory_reg_i_31_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.559    31.029 r  lsd_0/stp_1/memory_reg_i_21/O[3]
                         net (fo=1, routed)           0.641    31.671    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[3]
    SLICE_X85Y84         LUT5 (Prop_lut5_I3_O)        0.306    31.977 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.485    32.462    lsd_0/ram_0/memory_reg_i_15
    SLICE_X85Y84         LUT6 (Prop_lut6_I0_O)        0.124    32.586 f  lsd_0/ram_0/memory_reg_i_16/O
                         net (fo=4, routed)           0.593    33.179    lsd_0/stp_1/max_dist_reg[19]_2
    SLICE_X89Y81         LUT6 (Prop_lut6_I5_O)        0.124    33.303 f  lsd_0/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.726    34.029    lsd_0/stp_1/memory_reg_i_15_n_0
    SLICE_X93Y76         LUT6 (Prop_lut6_I1_O)        0.124    34.153 r  lsd_0/stp_1/ram_wr_data[75]_i_1/O
                         net (fo=76, routed)          1.123    35.276    lsd_0/stp_1_n_422
    SLICE_X88Y83         FDRE                                         r  lsd_0/ram_wr_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.542    38.780    lsd_0/clk_out1
    SLICE_X88Y83         FDRE                                         r  lsd_0/ram_wr_data_reg[0]/C
                         clock pessimism              0.614    39.394    
                         clock uncertainty           -0.088    39.306    
    SLICE_X88Y83         FDRE (Setup_fdre_C_R)       -0.429    38.877    lsd_0/ram_wr_data_reg[0]
  -------------------------------------------------------------------
                         required time                         38.877    
                         arrival time                         -35.276    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.605ns  (required time - arrival time)
  Source:                 lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_0/ram_wr_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        35.754ns  (logic 10.331ns (28.895%)  route 25.423ns (71.105%))
  Logic Levels:           37  (CARRY4=12 LUT2=1 LUT3=5 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.220ns = ( 38.780 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.780    -0.482    lsd_0/stp_1/clk_out1
    SLICE_X90Y87         FDRE                                         r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDRE (Prop_fdre_C_Q)         0.518     0.036 r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/Q
                         net (fo=37, routed)          1.008     1.043    lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[48]_0[0]
    SLICE_X90Y85         LUT4 (Prop_lut4_I1_O)        0.124     1.167 r  lsd_0/stp_1/angle_1[7]_i_171/O
                         net (fo=1, routed)           0.000     1.167    lsd_0/stp_1/angle_1[7]_i_171_n_0
    SLICE_X90Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.680 r  lsd_0/stp_1/angle_1_reg[7]_i_160/CO[3]
                         net (fo=7, routed)           1.205     2.885    lsd_0/stp_1/angle_diff2_return4
    SLICE_X90Y86         LUT3 (Prop_lut3_I1_O)        0.153     3.038 r  lsd_0/stp_1/angle_1[7]_i_131/O
                         net (fo=1, routed)           0.000     3.038    lsd_0/stp_1/angle_1[7]_i_131_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395     3.433 f  lsd_0/stp_1/angle_1_reg[7]_i_73/O[3]
                         net (fo=6, routed)           1.092     4.525    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff2_return2[3]
    SLICE_X89Y88         LUT5 (Prop_lut5_I0_O)        0.307     4.832 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121/O
                         net (fo=1, routed)           0.815     5.647    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121_n_0
    SLICE_X92Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.771 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67/O
                         net (fo=3, routed)           0.558     6.329    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67_n_0
    SLICE_X89Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12/O
                         net (fo=1, routed)           0.710     7.163    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.561 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_4/CO[3]
                         net (fo=44, routed)          0.985     8.546    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_18_0[0]
    SLICE_X85Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.670 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[6]_i_4/O
                         net (fo=47, routed)          0.790     9.461    lsd_0/stp_1/angle_1_reg[6]_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.585 r  lsd_0/stp_1/angle_1[2]_i_2/O
                         net (fo=11, routed)          0.846    10.430    lsd_0/ram_0/angle_2_reg[7]_i_116_1
    SLICE_X82Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.554 r  lsd_0/ram_0/angle_2[7]_i_201/O
                         net (fo=1, routed)           0.000    10.554    lsd_0/stp_1/angle_2[7]_i_154_0[1]
    SLICE_X82Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.087 r  lsd_0/stp_1/angle_2_reg[7]_i_184/CO[3]
                         net (fo=7, routed)           0.834    11.921    lsd_0/stp_1/angle_diff9_return4
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.045 r  lsd_0/stp_1/angle_2[7]_i_153/O
                         net (fo=1, routed)           0.520    12.565    lsd_0/stp_1/angle_2[7]_i_153_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.072 r  lsd_0/stp_1/angle_2_reg[7]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.072    lsd_0/stp_1/angle_2_reg[7]_i_124_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.294 f  lsd_0/stp_1/angle_2_reg[7]_i_118/O[0]
                         net (fo=6, routed)           1.018    14.312    lsd_0/angle_diff9_return2[4]
    SLICE_X80Y79         LUT5 (Prop_lut5_I4_O)        0.327    14.639 r  lsd_0/angle_2[7]_i_150/O
                         net (fo=1, routed)           0.441    15.080    lsd_0/angle_2[7]_i_150_n_0
    SLICE_X80Y79         LUT3 (Prop_lut3_I1_O)        0.326    15.406 r  lsd_0/angle_2[7]_i_121/O
                         net (fo=3, routed)           0.453    15.858    lsd_0/angle_2[7]_i_121_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.124    15.982 r  lsd_0/angle_2[7]_i_57/O
                         net (fo=1, routed)           0.494    16.476    lsd_0/angle_2[7]_i_57_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.874 r  lsd_0/angle_2_reg[7]_i_24/CO[3]
                         net (fo=16, routed)          1.301    18.175    lsd_0/stp_1/angle_2_reg[0]_1[0]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    18.299 r  lsd_0/stp_1/angle_1[7]_i_8/O
                         net (fo=8, routed)           0.963    19.262    lsd_0/stp_1/angle_1[7]_i_8_n_0
    SLICE_X84Y90         LUT4 (Prop_lut4_I0_O)        0.124    19.386 r  lsd_0/stp_1/angle_2[7]_i_167/O
                         net (fo=1, routed)           0.324    19.710    lsd_0/stp_1/angle_2[7]_i_167_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.095 r  lsd_0/stp_1/angle_2_reg[7]_i_126/CO[3]
                         net (fo=7, routed)           0.874    20.968    lsd_0/stp_1/angle_diff11_return4
    SLICE_X81Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.092 r  lsd_0/stp_1/angle_2[7]_i_89/O
                         net (fo=1, routed)           0.480    21.573    lsd_0/stp_1/angle_2[7]_i_89_n_0
    SLICE_X82Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    22.120 f  lsd_0/stp_1/angle_2_reg[7]_i_38/O[2]
                         net (fo=6, routed)           1.186    23.306    lsd_0/angle_diff11_return2[2]
    SLICE_X80Y89         LUT5 (Prop_lut5_I3_O)        0.329    23.635 r  lsd_0/angle_2[7]_i_78/O
                         net (fo=1, routed)           0.436    24.071    lsd_0/angle_2[7]_i_78_n_0
    SLICE_X80Y89         LUT3 (Prop_lut3_I2_O)        0.326    24.397 f  lsd_0/angle_2[7]_i_31/O
                         net (fo=3, routed)           0.564    24.962    lsd_0/angle_2[7]_i_31_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I4_O)        0.124    25.086 r  lsd_0/angle_2[7]_i_7/O
                         net (fo=1, routed)           0.495    25.581    lsd_0/angle_2[7]_i_7_n_0
    SLICE_X83Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.979 r  lsd_0/angle_2_reg[7]_i_3/CO[3]
                         net (fo=25, routed)          1.190    27.169    lsd_0/stp_1/CO[0]
    SLICE_X86Y86         LUT4 (Prop_lut4_I1_O)        0.146    27.315 r  lsd_0/stp_1/memory_reg_i_39/O
                         net (fo=4, routed)           0.959    28.274    lsd_0/stp_1/memory_reg_i_39_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I0_O)        0.328    28.602 r  lsd_0/stp_1/memory_reg_i_51/O
                         net (fo=1, routed)           0.000    28.602    lsd_0/stp_1/memory_reg_i_51_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.000 r  lsd_0/stp_1/memory_reg_i_38/CO[3]
                         net (fo=7, routed)           1.319    30.318    lsd_0/stp_1/angle_diff6_return4
    SLICE_X84Y84         LUT3 (Prop_lut3_I1_O)        0.152    30.470 r  lsd_0/stp_1/memory_reg_i_31/O
                         net (fo=1, routed)           0.000    30.470    lsd_0/stp_1/memory_reg_i_31_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.559    31.029 r  lsd_0/stp_1/memory_reg_i_21/O[3]
                         net (fo=1, routed)           0.641    31.671    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[3]
    SLICE_X85Y84         LUT5 (Prop_lut5_I3_O)        0.306    31.977 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.485    32.462    lsd_0/ram_0/memory_reg_i_15
    SLICE_X85Y84         LUT6 (Prop_lut6_I0_O)        0.124    32.586 f  lsd_0/ram_0/memory_reg_i_16/O
                         net (fo=4, routed)           0.593    33.179    lsd_0/stp_1/max_dist_reg[19]_2
    SLICE_X89Y81         LUT6 (Prop_lut6_I5_O)        0.124    33.303 f  lsd_0/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.726    34.029    lsd_0/stp_1/memory_reg_i_15_n_0
    SLICE_X93Y76         LUT6 (Prop_lut6_I1_O)        0.124    34.153 r  lsd_0/stp_1/ram_wr_data[75]_i_1/O
                         net (fo=76, routed)          1.119    35.272    lsd_0/stp_1_n_422
    SLICE_X89Y83         FDRE                                         r  lsd_0/ram_wr_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.542    38.780    lsd_0/clk_out1
    SLICE_X89Y83         FDRE                                         r  lsd_0/ram_wr_data_reg[10]/C
                         clock pessimism              0.614    39.394    
                         clock uncertainty           -0.088    39.306    
    SLICE_X89Y83         FDRE (Setup_fdre_C_R)       -0.429    38.877    lsd_0/ram_wr_data_reg[10]
  -------------------------------------------------------------------
                         required time                         38.877    
                         arrival time                         -35.272    
  -------------------------------------------------------------------
                         slack                                  3.605    

Slack (MET) :             3.605ns  (required time - arrival time)
  Source:                 lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_0/ram_wr_data_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        35.754ns  (logic 10.331ns (28.895%)  route 25.423ns (71.105%))
  Logic Levels:           37  (CARRY4=12 LUT2=1 LUT3=5 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.220ns = ( 38.780 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.780    -0.482    lsd_0/stp_1/clk_out1
    SLICE_X90Y87         FDRE                                         r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDRE (Prop_fdre_C_Q)         0.518     0.036 r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/Q
                         net (fo=37, routed)          1.008     1.043    lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[48]_0[0]
    SLICE_X90Y85         LUT4 (Prop_lut4_I1_O)        0.124     1.167 r  lsd_0/stp_1/angle_1[7]_i_171/O
                         net (fo=1, routed)           0.000     1.167    lsd_0/stp_1/angle_1[7]_i_171_n_0
    SLICE_X90Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.680 r  lsd_0/stp_1/angle_1_reg[7]_i_160/CO[3]
                         net (fo=7, routed)           1.205     2.885    lsd_0/stp_1/angle_diff2_return4
    SLICE_X90Y86         LUT3 (Prop_lut3_I1_O)        0.153     3.038 r  lsd_0/stp_1/angle_1[7]_i_131/O
                         net (fo=1, routed)           0.000     3.038    lsd_0/stp_1/angle_1[7]_i_131_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395     3.433 f  lsd_0/stp_1/angle_1_reg[7]_i_73/O[3]
                         net (fo=6, routed)           1.092     4.525    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff2_return2[3]
    SLICE_X89Y88         LUT5 (Prop_lut5_I0_O)        0.307     4.832 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121/O
                         net (fo=1, routed)           0.815     5.647    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121_n_0
    SLICE_X92Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.771 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67/O
                         net (fo=3, routed)           0.558     6.329    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67_n_0
    SLICE_X89Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12/O
                         net (fo=1, routed)           0.710     7.163    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.561 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_4/CO[3]
                         net (fo=44, routed)          0.985     8.546    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_18_0[0]
    SLICE_X85Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.670 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[6]_i_4/O
                         net (fo=47, routed)          0.790     9.461    lsd_0/stp_1/angle_1_reg[6]_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.585 r  lsd_0/stp_1/angle_1[2]_i_2/O
                         net (fo=11, routed)          0.846    10.430    lsd_0/ram_0/angle_2_reg[7]_i_116_1
    SLICE_X82Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.554 r  lsd_0/ram_0/angle_2[7]_i_201/O
                         net (fo=1, routed)           0.000    10.554    lsd_0/stp_1/angle_2[7]_i_154_0[1]
    SLICE_X82Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.087 r  lsd_0/stp_1/angle_2_reg[7]_i_184/CO[3]
                         net (fo=7, routed)           0.834    11.921    lsd_0/stp_1/angle_diff9_return4
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.045 r  lsd_0/stp_1/angle_2[7]_i_153/O
                         net (fo=1, routed)           0.520    12.565    lsd_0/stp_1/angle_2[7]_i_153_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.072 r  lsd_0/stp_1/angle_2_reg[7]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.072    lsd_0/stp_1/angle_2_reg[7]_i_124_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.294 f  lsd_0/stp_1/angle_2_reg[7]_i_118/O[0]
                         net (fo=6, routed)           1.018    14.312    lsd_0/angle_diff9_return2[4]
    SLICE_X80Y79         LUT5 (Prop_lut5_I4_O)        0.327    14.639 r  lsd_0/angle_2[7]_i_150/O
                         net (fo=1, routed)           0.441    15.080    lsd_0/angle_2[7]_i_150_n_0
    SLICE_X80Y79         LUT3 (Prop_lut3_I1_O)        0.326    15.406 r  lsd_0/angle_2[7]_i_121/O
                         net (fo=3, routed)           0.453    15.858    lsd_0/angle_2[7]_i_121_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.124    15.982 r  lsd_0/angle_2[7]_i_57/O
                         net (fo=1, routed)           0.494    16.476    lsd_0/angle_2[7]_i_57_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.874 r  lsd_0/angle_2_reg[7]_i_24/CO[3]
                         net (fo=16, routed)          1.301    18.175    lsd_0/stp_1/angle_2_reg[0]_1[0]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    18.299 r  lsd_0/stp_1/angle_1[7]_i_8/O
                         net (fo=8, routed)           0.963    19.262    lsd_0/stp_1/angle_1[7]_i_8_n_0
    SLICE_X84Y90         LUT4 (Prop_lut4_I0_O)        0.124    19.386 r  lsd_0/stp_1/angle_2[7]_i_167/O
                         net (fo=1, routed)           0.324    19.710    lsd_0/stp_1/angle_2[7]_i_167_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.095 r  lsd_0/stp_1/angle_2_reg[7]_i_126/CO[3]
                         net (fo=7, routed)           0.874    20.968    lsd_0/stp_1/angle_diff11_return4
    SLICE_X81Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.092 r  lsd_0/stp_1/angle_2[7]_i_89/O
                         net (fo=1, routed)           0.480    21.573    lsd_0/stp_1/angle_2[7]_i_89_n_0
    SLICE_X82Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    22.120 f  lsd_0/stp_1/angle_2_reg[7]_i_38/O[2]
                         net (fo=6, routed)           1.186    23.306    lsd_0/angle_diff11_return2[2]
    SLICE_X80Y89         LUT5 (Prop_lut5_I3_O)        0.329    23.635 r  lsd_0/angle_2[7]_i_78/O
                         net (fo=1, routed)           0.436    24.071    lsd_0/angle_2[7]_i_78_n_0
    SLICE_X80Y89         LUT3 (Prop_lut3_I2_O)        0.326    24.397 f  lsd_0/angle_2[7]_i_31/O
                         net (fo=3, routed)           0.564    24.962    lsd_0/angle_2[7]_i_31_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I4_O)        0.124    25.086 r  lsd_0/angle_2[7]_i_7/O
                         net (fo=1, routed)           0.495    25.581    lsd_0/angle_2[7]_i_7_n_0
    SLICE_X83Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.979 r  lsd_0/angle_2_reg[7]_i_3/CO[3]
                         net (fo=25, routed)          1.190    27.169    lsd_0/stp_1/CO[0]
    SLICE_X86Y86         LUT4 (Prop_lut4_I1_O)        0.146    27.315 r  lsd_0/stp_1/memory_reg_i_39/O
                         net (fo=4, routed)           0.959    28.274    lsd_0/stp_1/memory_reg_i_39_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I0_O)        0.328    28.602 r  lsd_0/stp_1/memory_reg_i_51/O
                         net (fo=1, routed)           0.000    28.602    lsd_0/stp_1/memory_reg_i_51_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.000 r  lsd_0/stp_1/memory_reg_i_38/CO[3]
                         net (fo=7, routed)           1.319    30.318    lsd_0/stp_1/angle_diff6_return4
    SLICE_X84Y84         LUT3 (Prop_lut3_I1_O)        0.152    30.470 r  lsd_0/stp_1/memory_reg_i_31/O
                         net (fo=1, routed)           0.000    30.470    lsd_0/stp_1/memory_reg_i_31_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.559    31.029 r  lsd_0/stp_1/memory_reg_i_21/O[3]
                         net (fo=1, routed)           0.641    31.671    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[3]
    SLICE_X85Y84         LUT5 (Prop_lut5_I3_O)        0.306    31.977 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.485    32.462    lsd_0/ram_0/memory_reg_i_15
    SLICE_X85Y84         LUT6 (Prop_lut6_I0_O)        0.124    32.586 f  lsd_0/ram_0/memory_reg_i_16/O
                         net (fo=4, routed)           0.593    33.179    lsd_0/stp_1/max_dist_reg[19]_2
    SLICE_X89Y81         LUT6 (Prop_lut6_I5_O)        0.124    33.303 f  lsd_0/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.726    34.029    lsd_0/stp_1/memory_reg_i_15_n_0
    SLICE_X93Y76         LUT6 (Prop_lut6_I1_O)        0.124    34.153 r  lsd_0/stp_1/ram_wr_data[75]_i_1/O
                         net (fo=76, routed)          1.119    35.272    lsd_0/stp_1_n_422
    SLICE_X89Y83         FDRE                                         r  lsd_0/ram_wr_data_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.542    38.780    lsd_0/clk_out1
    SLICE_X89Y83         FDRE                                         r  lsd_0/ram_wr_data_reg[14]/C
                         clock pessimism              0.614    39.394    
                         clock uncertainty           -0.088    39.306    
    SLICE_X89Y83         FDRE (Setup_fdre_C_R)       -0.429    38.877    lsd_0/ram_wr_data_reg[14]
  -------------------------------------------------------------------
                         required time                         38.877    
                         arrival time                         -35.272    
  -------------------------------------------------------------------
                         slack                                  3.605    

Slack (MET) :             3.605ns  (required time - arrival time)
  Source:                 lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_0/ram_wr_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        35.754ns  (logic 10.331ns (28.895%)  route 25.423ns (71.105%))
  Logic Levels:           37  (CARRY4=12 LUT2=1 LUT3=5 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.220ns = ( 38.780 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.780    -0.482    lsd_0/stp_1/clk_out1
    SLICE_X90Y87         FDRE                                         r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDRE (Prop_fdre_C_Q)         0.518     0.036 r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/Q
                         net (fo=37, routed)          1.008     1.043    lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[48]_0[0]
    SLICE_X90Y85         LUT4 (Prop_lut4_I1_O)        0.124     1.167 r  lsd_0/stp_1/angle_1[7]_i_171/O
                         net (fo=1, routed)           0.000     1.167    lsd_0/stp_1/angle_1[7]_i_171_n_0
    SLICE_X90Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.680 r  lsd_0/stp_1/angle_1_reg[7]_i_160/CO[3]
                         net (fo=7, routed)           1.205     2.885    lsd_0/stp_1/angle_diff2_return4
    SLICE_X90Y86         LUT3 (Prop_lut3_I1_O)        0.153     3.038 r  lsd_0/stp_1/angle_1[7]_i_131/O
                         net (fo=1, routed)           0.000     3.038    lsd_0/stp_1/angle_1[7]_i_131_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395     3.433 f  lsd_0/stp_1/angle_1_reg[7]_i_73/O[3]
                         net (fo=6, routed)           1.092     4.525    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff2_return2[3]
    SLICE_X89Y88         LUT5 (Prop_lut5_I0_O)        0.307     4.832 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121/O
                         net (fo=1, routed)           0.815     5.647    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121_n_0
    SLICE_X92Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.771 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67/O
                         net (fo=3, routed)           0.558     6.329    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67_n_0
    SLICE_X89Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12/O
                         net (fo=1, routed)           0.710     7.163    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.561 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_4/CO[3]
                         net (fo=44, routed)          0.985     8.546    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_18_0[0]
    SLICE_X85Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.670 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[6]_i_4/O
                         net (fo=47, routed)          0.790     9.461    lsd_0/stp_1/angle_1_reg[6]_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.585 r  lsd_0/stp_1/angle_1[2]_i_2/O
                         net (fo=11, routed)          0.846    10.430    lsd_0/ram_0/angle_2_reg[7]_i_116_1
    SLICE_X82Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.554 r  lsd_0/ram_0/angle_2[7]_i_201/O
                         net (fo=1, routed)           0.000    10.554    lsd_0/stp_1/angle_2[7]_i_154_0[1]
    SLICE_X82Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.087 r  lsd_0/stp_1/angle_2_reg[7]_i_184/CO[3]
                         net (fo=7, routed)           0.834    11.921    lsd_0/stp_1/angle_diff9_return4
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.045 r  lsd_0/stp_1/angle_2[7]_i_153/O
                         net (fo=1, routed)           0.520    12.565    lsd_0/stp_1/angle_2[7]_i_153_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.072 r  lsd_0/stp_1/angle_2_reg[7]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.072    lsd_0/stp_1/angle_2_reg[7]_i_124_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.294 f  lsd_0/stp_1/angle_2_reg[7]_i_118/O[0]
                         net (fo=6, routed)           1.018    14.312    lsd_0/angle_diff9_return2[4]
    SLICE_X80Y79         LUT5 (Prop_lut5_I4_O)        0.327    14.639 r  lsd_0/angle_2[7]_i_150/O
                         net (fo=1, routed)           0.441    15.080    lsd_0/angle_2[7]_i_150_n_0
    SLICE_X80Y79         LUT3 (Prop_lut3_I1_O)        0.326    15.406 r  lsd_0/angle_2[7]_i_121/O
                         net (fo=3, routed)           0.453    15.858    lsd_0/angle_2[7]_i_121_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.124    15.982 r  lsd_0/angle_2[7]_i_57/O
                         net (fo=1, routed)           0.494    16.476    lsd_0/angle_2[7]_i_57_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.874 r  lsd_0/angle_2_reg[7]_i_24/CO[3]
                         net (fo=16, routed)          1.301    18.175    lsd_0/stp_1/angle_2_reg[0]_1[0]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    18.299 r  lsd_0/stp_1/angle_1[7]_i_8/O
                         net (fo=8, routed)           0.963    19.262    lsd_0/stp_1/angle_1[7]_i_8_n_0
    SLICE_X84Y90         LUT4 (Prop_lut4_I0_O)        0.124    19.386 r  lsd_0/stp_1/angle_2[7]_i_167/O
                         net (fo=1, routed)           0.324    19.710    lsd_0/stp_1/angle_2[7]_i_167_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.095 r  lsd_0/stp_1/angle_2_reg[7]_i_126/CO[3]
                         net (fo=7, routed)           0.874    20.968    lsd_0/stp_1/angle_diff11_return4
    SLICE_X81Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.092 r  lsd_0/stp_1/angle_2[7]_i_89/O
                         net (fo=1, routed)           0.480    21.573    lsd_0/stp_1/angle_2[7]_i_89_n_0
    SLICE_X82Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    22.120 f  lsd_0/stp_1/angle_2_reg[7]_i_38/O[2]
                         net (fo=6, routed)           1.186    23.306    lsd_0/angle_diff11_return2[2]
    SLICE_X80Y89         LUT5 (Prop_lut5_I3_O)        0.329    23.635 r  lsd_0/angle_2[7]_i_78/O
                         net (fo=1, routed)           0.436    24.071    lsd_0/angle_2[7]_i_78_n_0
    SLICE_X80Y89         LUT3 (Prop_lut3_I2_O)        0.326    24.397 f  lsd_0/angle_2[7]_i_31/O
                         net (fo=3, routed)           0.564    24.962    lsd_0/angle_2[7]_i_31_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I4_O)        0.124    25.086 r  lsd_0/angle_2[7]_i_7/O
                         net (fo=1, routed)           0.495    25.581    lsd_0/angle_2[7]_i_7_n_0
    SLICE_X83Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.979 r  lsd_0/angle_2_reg[7]_i_3/CO[3]
                         net (fo=25, routed)          1.190    27.169    lsd_0/stp_1/CO[0]
    SLICE_X86Y86         LUT4 (Prop_lut4_I1_O)        0.146    27.315 r  lsd_0/stp_1/memory_reg_i_39/O
                         net (fo=4, routed)           0.959    28.274    lsd_0/stp_1/memory_reg_i_39_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I0_O)        0.328    28.602 r  lsd_0/stp_1/memory_reg_i_51/O
                         net (fo=1, routed)           0.000    28.602    lsd_0/stp_1/memory_reg_i_51_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.000 r  lsd_0/stp_1/memory_reg_i_38/CO[3]
                         net (fo=7, routed)           1.319    30.318    lsd_0/stp_1/angle_diff6_return4
    SLICE_X84Y84         LUT3 (Prop_lut3_I1_O)        0.152    30.470 r  lsd_0/stp_1/memory_reg_i_31/O
                         net (fo=1, routed)           0.000    30.470    lsd_0/stp_1/memory_reg_i_31_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.559    31.029 r  lsd_0/stp_1/memory_reg_i_21/O[3]
                         net (fo=1, routed)           0.641    31.671    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[3]
    SLICE_X85Y84         LUT5 (Prop_lut5_I3_O)        0.306    31.977 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.485    32.462    lsd_0/ram_0/memory_reg_i_15
    SLICE_X85Y84         LUT6 (Prop_lut6_I0_O)        0.124    32.586 f  lsd_0/ram_0/memory_reg_i_16/O
                         net (fo=4, routed)           0.593    33.179    lsd_0/stp_1/max_dist_reg[19]_2
    SLICE_X89Y81         LUT6 (Prop_lut6_I5_O)        0.124    33.303 f  lsd_0/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.726    34.029    lsd_0/stp_1/memory_reg_i_15_n_0
    SLICE_X93Y76         LUT6 (Prop_lut6_I1_O)        0.124    34.153 r  lsd_0/stp_1/ram_wr_data[75]_i_1/O
                         net (fo=76, routed)          1.119    35.272    lsd_0/stp_1_n_422
    SLICE_X89Y83         FDRE                                         r  lsd_0/ram_wr_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.542    38.780    lsd_0/clk_out1
    SLICE_X89Y83         FDRE                                         r  lsd_0/ram_wr_data_reg[1]/C
                         clock pessimism              0.614    39.394    
                         clock uncertainty           -0.088    39.306    
    SLICE_X89Y83         FDRE (Setup_fdre_C_R)       -0.429    38.877    lsd_0/ram_wr_data_reg[1]
  -------------------------------------------------------------------
                         required time                         38.877    
                         arrival time                         -35.272    
  -------------------------------------------------------------------
                         slack                                  3.605    

Slack (MET) :             3.605ns  (required time - arrival time)
  Source:                 lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_0/ram_wr_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        35.754ns  (logic 10.331ns (28.895%)  route 25.423ns (71.105%))
  Logic Levels:           37  (CARRY4=12 LUT2=1 LUT3=5 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.220ns = ( 38.780 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.780    -0.482    lsd_0/stp_1/clk_out1
    SLICE_X90Y87         FDRE                                         r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDRE (Prop_fdre_C_Q)         0.518     0.036 r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/Q
                         net (fo=37, routed)          1.008     1.043    lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[48]_0[0]
    SLICE_X90Y85         LUT4 (Prop_lut4_I1_O)        0.124     1.167 r  lsd_0/stp_1/angle_1[7]_i_171/O
                         net (fo=1, routed)           0.000     1.167    lsd_0/stp_1/angle_1[7]_i_171_n_0
    SLICE_X90Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.680 r  lsd_0/stp_1/angle_1_reg[7]_i_160/CO[3]
                         net (fo=7, routed)           1.205     2.885    lsd_0/stp_1/angle_diff2_return4
    SLICE_X90Y86         LUT3 (Prop_lut3_I1_O)        0.153     3.038 r  lsd_0/stp_1/angle_1[7]_i_131/O
                         net (fo=1, routed)           0.000     3.038    lsd_0/stp_1/angle_1[7]_i_131_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395     3.433 f  lsd_0/stp_1/angle_1_reg[7]_i_73/O[3]
                         net (fo=6, routed)           1.092     4.525    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff2_return2[3]
    SLICE_X89Y88         LUT5 (Prop_lut5_I0_O)        0.307     4.832 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121/O
                         net (fo=1, routed)           0.815     5.647    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121_n_0
    SLICE_X92Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.771 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67/O
                         net (fo=3, routed)           0.558     6.329    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67_n_0
    SLICE_X89Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12/O
                         net (fo=1, routed)           0.710     7.163    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.561 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_4/CO[3]
                         net (fo=44, routed)          0.985     8.546    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_18_0[0]
    SLICE_X85Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.670 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[6]_i_4/O
                         net (fo=47, routed)          0.790     9.461    lsd_0/stp_1/angle_1_reg[6]_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.585 r  lsd_0/stp_1/angle_1[2]_i_2/O
                         net (fo=11, routed)          0.846    10.430    lsd_0/ram_0/angle_2_reg[7]_i_116_1
    SLICE_X82Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.554 r  lsd_0/ram_0/angle_2[7]_i_201/O
                         net (fo=1, routed)           0.000    10.554    lsd_0/stp_1/angle_2[7]_i_154_0[1]
    SLICE_X82Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.087 r  lsd_0/stp_1/angle_2_reg[7]_i_184/CO[3]
                         net (fo=7, routed)           0.834    11.921    lsd_0/stp_1/angle_diff9_return4
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.045 r  lsd_0/stp_1/angle_2[7]_i_153/O
                         net (fo=1, routed)           0.520    12.565    lsd_0/stp_1/angle_2[7]_i_153_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.072 r  lsd_0/stp_1/angle_2_reg[7]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.072    lsd_0/stp_1/angle_2_reg[7]_i_124_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.294 f  lsd_0/stp_1/angle_2_reg[7]_i_118/O[0]
                         net (fo=6, routed)           1.018    14.312    lsd_0/angle_diff9_return2[4]
    SLICE_X80Y79         LUT5 (Prop_lut5_I4_O)        0.327    14.639 r  lsd_0/angle_2[7]_i_150/O
                         net (fo=1, routed)           0.441    15.080    lsd_0/angle_2[7]_i_150_n_0
    SLICE_X80Y79         LUT3 (Prop_lut3_I1_O)        0.326    15.406 r  lsd_0/angle_2[7]_i_121/O
                         net (fo=3, routed)           0.453    15.858    lsd_0/angle_2[7]_i_121_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.124    15.982 r  lsd_0/angle_2[7]_i_57/O
                         net (fo=1, routed)           0.494    16.476    lsd_0/angle_2[7]_i_57_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.874 r  lsd_0/angle_2_reg[7]_i_24/CO[3]
                         net (fo=16, routed)          1.301    18.175    lsd_0/stp_1/angle_2_reg[0]_1[0]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    18.299 r  lsd_0/stp_1/angle_1[7]_i_8/O
                         net (fo=8, routed)           0.963    19.262    lsd_0/stp_1/angle_1[7]_i_8_n_0
    SLICE_X84Y90         LUT4 (Prop_lut4_I0_O)        0.124    19.386 r  lsd_0/stp_1/angle_2[7]_i_167/O
                         net (fo=1, routed)           0.324    19.710    lsd_0/stp_1/angle_2[7]_i_167_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.095 r  lsd_0/stp_1/angle_2_reg[7]_i_126/CO[3]
                         net (fo=7, routed)           0.874    20.968    lsd_0/stp_1/angle_diff11_return4
    SLICE_X81Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.092 r  lsd_0/stp_1/angle_2[7]_i_89/O
                         net (fo=1, routed)           0.480    21.573    lsd_0/stp_1/angle_2[7]_i_89_n_0
    SLICE_X82Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    22.120 f  lsd_0/stp_1/angle_2_reg[7]_i_38/O[2]
                         net (fo=6, routed)           1.186    23.306    lsd_0/angle_diff11_return2[2]
    SLICE_X80Y89         LUT5 (Prop_lut5_I3_O)        0.329    23.635 r  lsd_0/angle_2[7]_i_78/O
                         net (fo=1, routed)           0.436    24.071    lsd_0/angle_2[7]_i_78_n_0
    SLICE_X80Y89         LUT3 (Prop_lut3_I2_O)        0.326    24.397 f  lsd_0/angle_2[7]_i_31/O
                         net (fo=3, routed)           0.564    24.962    lsd_0/angle_2[7]_i_31_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I4_O)        0.124    25.086 r  lsd_0/angle_2[7]_i_7/O
                         net (fo=1, routed)           0.495    25.581    lsd_0/angle_2[7]_i_7_n_0
    SLICE_X83Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.979 r  lsd_0/angle_2_reg[7]_i_3/CO[3]
                         net (fo=25, routed)          1.190    27.169    lsd_0/stp_1/CO[0]
    SLICE_X86Y86         LUT4 (Prop_lut4_I1_O)        0.146    27.315 r  lsd_0/stp_1/memory_reg_i_39/O
                         net (fo=4, routed)           0.959    28.274    lsd_0/stp_1/memory_reg_i_39_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I0_O)        0.328    28.602 r  lsd_0/stp_1/memory_reg_i_51/O
                         net (fo=1, routed)           0.000    28.602    lsd_0/stp_1/memory_reg_i_51_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.000 r  lsd_0/stp_1/memory_reg_i_38/CO[3]
                         net (fo=7, routed)           1.319    30.318    lsd_0/stp_1/angle_diff6_return4
    SLICE_X84Y84         LUT3 (Prop_lut3_I1_O)        0.152    30.470 r  lsd_0/stp_1/memory_reg_i_31/O
                         net (fo=1, routed)           0.000    30.470    lsd_0/stp_1/memory_reg_i_31_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.559    31.029 r  lsd_0/stp_1/memory_reg_i_21/O[3]
                         net (fo=1, routed)           0.641    31.671    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[3]
    SLICE_X85Y84         LUT5 (Prop_lut5_I3_O)        0.306    31.977 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.485    32.462    lsd_0/ram_0/memory_reg_i_15
    SLICE_X85Y84         LUT6 (Prop_lut6_I0_O)        0.124    32.586 f  lsd_0/ram_0/memory_reg_i_16/O
                         net (fo=4, routed)           0.593    33.179    lsd_0/stp_1/max_dist_reg[19]_2
    SLICE_X89Y81         LUT6 (Prop_lut6_I5_O)        0.124    33.303 f  lsd_0/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.726    34.029    lsd_0/stp_1/memory_reg_i_15_n_0
    SLICE_X93Y76         LUT6 (Prop_lut6_I1_O)        0.124    34.153 r  lsd_0/stp_1/ram_wr_data[75]_i_1/O
                         net (fo=76, routed)          1.119    35.272    lsd_0/stp_1_n_422
    SLICE_X89Y83         FDRE                                         r  lsd_0/ram_wr_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.542    38.780    lsd_0/clk_out1
    SLICE_X89Y83         FDRE                                         r  lsd_0/ram_wr_data_reg[4]/C
                         clock pessimism              0.614    39.394    
                         clock uncertainty           -0.088    39.306    
    SLICE_X89Y83         FDRE (Setup_fdre_C_R)       -0.429    38.877    lsd_0/ram_wr_data_reg[4]
  -------------------------------------------------------------------
                         required time                         38.877    
                         arrival time                         -35.272    
  -------------------------------------------------------------------
                         slack                                  3.605    

Slack (MET) :             3.607ns  (required time - arrival time)
  Source:                 lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_0/ram_wr_data_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        35.751ns  (logic 10.331ns (28.897%)  route 25.420ns (71.103%))
  Logic Levels:           37  (CARRY4=12 LUT2=1 LUT3=5 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.221ns = ( 38.779 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.780    -0.482    lsd_0/stp_1/clk_out1
    SLICE_X90Y87         FDRE                                         r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDRE (Prop_fdre_C_Q)         0.518     0.036 r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/Q
                         net (fo=37, routed)          1.008     1.043    lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[48]_0[0]
    SLICE_X90Y85         LUT4 (Prop_lut4_I1_O)        0.124     1.167 r  lsd_0/stp_1/angle_1[7]_i_171/O
                         net (fo=1, routed)           0.000     1.167    lsd_0/stp_1/angle_1[7]_i_171_n_0
    SLICE_X90Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.680 r  lsd_0/stp_1/angle_1_reg[7]_i_160/CO[3]
                         net (fo=7, routed)           1.205     2.885    lsd_0/stp_1/angle_diff2_return4
    SLICE_X90Y86         LUT3 (Prop_lut3_I1_O)        0.153     3.038 r  lsd_0/stp_1/angle_1[7]_i_131/O
                         net (fo=1, routed)           0.000     3.038    lsd_0/stp_1/angle_1[7]_i_131_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395     3.433 f  lsd_0/stp_1/angle_1_reg[7]_i_73/O[3]
                         net (fo=6, routed)           1.092     4.525    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff2_return2[3]
    SLICE_X89Y88         LUT5 (Prop_lut5_I0_O)        0.307     4.832 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121/O
                         net (fo=1, routed)           0.815     5.647    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121_n_0
    SLICE_X92Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.771 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67/O
                         net (fo=3, routed)           0.558     6.329    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67_n_0
    SLICE_X89Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12/O
                         net (fo=1, routed)           0.710     7.163    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.561 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_4/CO[3]
                         net (fo=44, routed)          0.985     8.546    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_18_0[0]
    SLICE_X85Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.670 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[6]_i_4/O
                         net (fo=47, routed)          0.790     9.461    lsd_0/stp_1/angle_1_reg[6]_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.585 r  lsd_0/stp_1/angle_1[2]_i_2/O
                         net (fo=11, routed)          0.846    10.430    lsd_0/ram_0/angle_2_reg[7]_i_116_1
    SLICE_X82Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.554 r  lsd_0/ram_0/angle_2[7]_i_201/O
                         net (fo=1, routed)           0.000    10.554    lsd_0/stp_1/angle_2[7]_i_154_0[1]
    SLICE_X82Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.087 r  lsd_0/stp_1/angle_2_reg[7]_i_184/CO[3]
                         net (fo=7, routed)           0.834    11.921    lsd_0/stp_1/angle_diff9_return4
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.045 r  lsd_0/stp_1/angle_2[7]_i_153/O
                         net (fo=1, routed)           0.520    12.565    lsd_0/stp_1/angle_2[7]_i_153_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.072 r  lsd_0/stp_1/angle_2_reg[7]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.072    lsd_0/stp_1/angle_2_reg[7]_i_124_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.294 f  lsd_0/stp_1/angle_2_reg[7]_i_118/O[0]
                         net (fo=6, routed)           1.018    14.312    lsd_0/angle_diff9_return2[4]
    SLICE_X80Y79         LUT5 (Prop_lut5_I4_O)        0.327    14.639 r  lsd_0/angle_2[7]_i_150/O
                         net (fo=1, routed)           0.441    15.080    lsd_0/angle_2[7]_i_150_n_0
    SLICE_X80Y79         LUT3 (Prop_lut3_I1_O)        0.326    15.406 r  lsd_0/angle_2[7]_i_121/O
                         net (fo=3, routed)           0.453    15.858    lsd_0/angle_2[7]_i_121_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.124    15.982 r  lsd_0/angle_2[7]_i_57/O
                         net (fo=1, routed)           0.494    16.476    lsd_0/angle_2[7]_i_57_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.874 r  lsd_0/angle_2_reg[7]_i_24/CO[3]
                         net (fo=16, routed)          1.301    18.175    lsd_0/stp_1/angle_2_reg[0]_1[0]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    18.299 r  lsd_0/stp_1/angle_1[7]_i_8/O
                         net (fo=8, routed)           0.963    19.262    lsd_0/stp_1/angle_1[7]_i_8_n_0
    SLICE_X84Y90         LUT4 (Prop_lut4_I0_O)        0.124    19.386 r  lsd_0/stp_1/angle_2[7]_i_167/O
                         net (fo=1, routed)           0.324    19.710    lsd_0/stp_1/angle_2[7]_i_167_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.095 r  lsd_0/stp_1/angle_2_reg[7]_i_126/CO[3]
                         net (fo=7, routed)           0.874    20.968    lsd_0/stp_1/angle_diff11_return4
    SLICE_X81Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.092 r  lsd_0/stp_1/angle_2[7]_i_89/O
                         net (fo=1, routed)           0.480    21.573    lsd_0/stp_1/angle_2[7]_i_89_n_0
    SLICE_X82Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    22.120 f  lsd_0/stp_1/angle_2_reg[7]_i_38/O[2]
                         net (fo=6, routed)           1.186    23.306    lsd_0/angle_diff11_return2[2]
    SLICE_X80Y89         LUT5 (Prop_lut5_I3_O)        0.329    23.635 r  lsd_0/angle_2[7]_i_78/O
                         net (fo=1, routed)           0.436    24.071    lsd_0/angle_2[7]_i_78_n_0
    SLICE_X80Y89         LUT3 (Prop_lut3_I2_O)        0.326    24.397 f  lsd_0/angle_2[7]_i_31/O
                         net (fo=3, routed)           0.564    24.962    lsd_0/angle_2[7]_i_31_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I4_O)        0.124    25.086 r  lsd_0/angle_2[7]_i_7/O
                         net (fo=1, routed)           0.495    25.581    lsd_0/angle_2[7]_i_7_n_0
    SLICE_X83Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.979 r  lsd_0/angle_2_reg[7]_i_3/CO[3]
                         net (fo=25, routed)          1.190    27.169    lsd_0/stp_1/CO[0]
    SLICE_X86Y86         LUT4 (Prop_lut4_I1_O)        0.146    27.315 r  lsd_0/stp_1/memory_reg_i_39/O
                         net (fo=4, routed)           0.959    28.274    lsd_0/stp_1/memory_reg_i_39_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I0_O)        0.328    28.602 r  lsd_0/stp_1/memory_reg_i_51/O
                         net (fo=1, routed)           0.000    28.602    lsd_0/stp_1/memory_reg_i_51_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.000 r  lsd_0/stp_1/memory_reg_i_38/CO[3]
                         net (fo=7, routed)           1.319    30.318    lsd_0/stp_1/angle_diff6_return4
    SLICE_X84Y84         LUT3 (Prop_lut3_I1_O)        0.152    30.470 r  lsd_0/stp_1/memory_reg_i_31/O
                         net (fo=1, routed)           0.000    30.470    lsd_0/stp_1/memory_reg_i_31_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.559    31.029 r  lsd_0/stp_1/memory_reg_i_21/O[3]
                         net (fo=1, routed)           0.641    31.671    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[3]
    SLICE_X85Y84         LUT5 (Prop_lut5_I3_O)        0.306    31.977 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.485    32.462    lsd_0/ram_0/memory_reg_i_15
    SLICE_X85Y84         LUT6 (Prop_lut6_I0_O)        0.124    32.586 f  lsd_0/ram_0/memory_reg_i_16/O
                         net (fo=4, routed)           0.593    33.179    lsd_0/stp_1/max_dist_reg[19]_2
    SLICE_X89Y81         LUT6 (Prop_lut6_I5_O)        0.124    33.303 f  lsd_0/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.726    34.029    lsd_0/stp_1/memory_reg_i_15_n_0
    SLICE_X93Y76         LUT6 (Prop_lut6_I1_O)        0.124    34.153 r  lsd_0/stp_1/ram_wr_data[75]_i_1/O
                         net (fo=76, routed)          1.116    35.269    lsd_0/stp_1_n_422
    SLICE_X85Y82         FDRE                                         r  lsd_0/ram_wr_data_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.541    38.779    lsd_0/clk_out1
    SLICE_X85Y82         FDRE                                         r  lsd_0/ram_wr_data_reg[15]/C
                         clock pessimism              0.614    39.393    
                         clock uncertainty           -0.088    39.305    
    SLICE_X85Y82         FDRE (Setup_fdre_C_R)       -0.429    38.876    lsd_0/ram_wr_data_reg[15]
  -------------------------------------------------------------------
                         required time                         38.876    
                         arrival time                         -35.269    
  -------------------------------------------------------------------
                         slack                                  3.607    

Slack (MET) :             3.635ns  (required time - arrival time)
  Source:                 lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_0/ram_wr_data_reg[72]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        35.619ns  (logic 10.331ns (29.004%)  route 25.288ns (70.995%))
  Logic Levels:           37  (CARRY4=12 LUT2=1 LUT3=5 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.230ns = ( 38.770 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.780    -0.482    lsd_0/stp_1/clk_out1
    SLICE_X90Y87         FDRE                                         r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDRE (Prop_fdre_C_Q)         0.518     0.036 r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/Q
                         net (fo=37, routed)          1.008     1.043    lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[48]_0[0]
    SLICE_X90Y85         LUT4 (Prop_lut4_I1_O)        0.124     1.167 r  lsd_0/stp_1/angle_1[7]_i_171/O
                         net (fo=1, routed)           0.000     1.167    lsd_0/stp_1/angle_1[7]_i_171_n_0
    SLICE_X90Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.680 r  lsd_0/stp_1/angle_1_reg[7]_i_160/CO[3]
                         net (fo=7, routed)           1.205     2.885    lsd_0/stp_1/angle_diff2_return4
    SLICE_X90Y86         LUT3 (Prop_lut3_I1_O)        0.153     3.038 r  lsd_0/stp_1/angle_1[7]_i_131/O
                         net (fo=1, routed)           0.000     3.038    lsd_0/stp_1/angle_1[7]_i_131_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395     3.433 f  lsd_0/stp_1/angle_1_reg[7]_i_73/O[3]
                         net (fo=6, routed)           1.092     4.525    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff2_return2[3]
    SLICE_X89Y88         LUT5 (Prop_lut5_I0_O)        0.307     4.832 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121/O
                         net (fo=1, routed)           0.815     5.647    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121_n_0
    SLICE_X92Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.771 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67/O
                         net (fo=3, routed)           0.558     6.329    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67_n_0
    SLICE_X89Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12/O
                         net (fo=1, routed)           0.710     7.163    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.561 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_4/CO[3]
                         net (fo=44, routed)          0.985     8.546    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_18_0[0]
    SLICE_X85Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.670 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[6]_i_4/O
                         net (fo=47, routed)          0.790     9.461    lsd_0/stp_1/angle_1_reg[6]_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.585 r  lsd_0/stp_1/angle_1[2]_i_2/O
                         net (fo=11, routed)          0.846    10.430    lsd_0/ram_0/angle_2_reg[7]_i_116_1
    SLICE_X82Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.554 r  lsd_0/ram_0/angle_2[7]_i_201/O
                         net (fo=1, routed)           0.000    10.554    lsd_0/stp_1/angle_2[7]_i_154_0[1]
    SLICE_X82Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.087 r  lsd_0/stp_1/angle_2_reg[7]_i_184/CO[3]
                         net (fo=7, routed)           0.834    11.921    lsd_0/stp_1/angle_diff9_return4
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.045 r  lsd_0/stp_1/angle_2[7]_i_153/O
                         net (fo=1, routed)           0.520    12.565    lsd_0/stp_1/angle_2[7]_i_153_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.072 r  lsd_0/stp_1/angle_2_reg[7]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.072    lsd_0/stp_1/angle_2_reg[7]_i_124_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.294 f  lsd_0/stp_1/angle_2_reg[7]_i_118/O[0]
                         net (fo=6, routed)           1.018    14.312    lsd_0/angle_diff9_return2[4]
    SLICE_X80Y79         LUT5 (Prop_lut5_I4_O)        0.327    14.639 r  lsd_0/angle_2[7]_i_150/O
                         net (fo=1, routed)           0.441    15.080    lsd_0/angle_2[7]_i_150_n_0
    SLICE_X80Y79         LUT3 (Prop_lut3_I1_O)        0.326    15.406 r  lsd_0/angle_2[7]_i_121/O
                         net (fo=3, routed)           0.453    15.858    lsd_0/angle_2[7]_i_121_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.124    15.982 r  lsd_0/angle_2[7]_i_57/O
                         net (fo=1, routed)           0.494    16.476    lsd_0/angle_2[7]_i_57_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.874 r  lsd_0/angle_2_reg[7]_i_24/CO[3]
                         net (fo=16, routed)          1.301    18.175    lsd_0/stp_1/angle_2_reg[0]_1[0]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    18.299 r  lsd_0/stp_1/angle_1[7]_i_8/O
                         net (fo=8, routed)           0.963    19.262    lsd_0/stp_1/angle_1[7]_i_8_n_0
    SLICE_X84Y90         LUT4 (Prop_lut4_I0_O)        0.124    19.386 r  lsd_0/stp_1/angle_2[7]_i_167/O
                         net (fo=1, routed)           0.324    19.710    lsd_0/stp_1/angle_2[7]_i_167_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.095 r  lsd_0/stp_1/angle_2_reg[7]_i_126/CO[3]
                         net (fo=7, routed)           0.874    20.968    lsd_0/stp_1/angle_diff11_return4
    SLICE_X81Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.092 r  lsd_0/stp_1/angle_2[7]_i_89/O
                         net (fo=1, routed)           0.480    21.573    lsd_0/stp_1/angle_2[7]_i_89_n_0
    SLICE_X82Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    22.120 f  lsd_0/stp_1/angle_2_reg[7]_i_38/O[2]
                         net (fo=6, routed)           1.186    23.306    lsd_0/angle_diff11_return2[2]
    SLICE_X80Y89         LUT5 (Prop_lut5_I3_O)        0.329    23.635 r  lsd_0/angle_2[7]_i_78/O
                         net (fo=1, routed)           0.436    24.071    lsd_0/angle_2[7]_i_78_n_0
    SLICE_X80Y89         LUT3 (Prop_lut3_I2_O)        0.326    24.397 f  lsd_0/angle_2[7]_i_31/O
                         net (fo=3, routed)           0.564    24.962    lsd_0/angle_2[7]_i_31_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I4_O)        0.124    25.086 r  lsd_0/angle_2[7]_i_7/O
                         net (fo=1, routed)           0.495    25.581    lsd_0/angle_2[7]_i_7_n_0
    SLICE_X83Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.979 r  lsd_0/angle_2_reg[7]_i_3/CO[3]
                         net (fo=25, routed)          1.190    27.169    lsd_0/stp_1/CO[0]
    SLICE_X86Y86         LUT4 (Prop_lut4_I1_O)        0.146    27.315 r  lsd_0/stp_1/memory_reg_i_39/O
                         net (fo=4, routed)           0.959    28.274    lsd_0/stp_1/memory_reg_i_39_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I0_O)        0.328    28.602 r  lsd_0/stp_1/memory_reg_i_51/O
                         net (fo=1, routed)           0.000    28.602    lsd_0/stp_1/memory_reg_i_51_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.000 r  lsd_0/stp_1/memory_reg_i_38/CO[3]
                         net (fo=7, routed)           1.319    30.318    lsd_0/stp_1/angle_diff6_return4
    SLICE_X84Y84         LUT3 (Prop_lut3_I1_O)        0.152    30.470 r  lsd_0/stp_1/memory_reg_i_31/O
                         net (fo=1, routed)           0.000    30.470    lsd_0/stp_1/memory_reg_i_31_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.559    31.029 r  lsd_0/stp_1/memory_reg_i_21/O[3]
                         net (fo=1, routed)           0.641    31.671    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[3]
    SLICE_X85Y84         LUT5 (Prop_lut5_I3_O)        0.306    31.977 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.485    32.462    lsd_0/ram_0/memory_reg_i_15
    SLICE_X85Y84         LUT6 (Prop_lut6_I0_O)        0.124    32.586 f  lsd_0/ram_0/memory_reg_i_16/O
                         net (fo=4, routed)           0.593    33.179    lsd_0/stp_1/max_dist_reg[19]_2
    SLICE_X89Y81         LUT6 (Prop_lut6_I5_O)        0.124    33.303 f  lsd_0/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.726    34.029    lsd_0/stp_1/memory_reg_i_15_n_0
    SLICE_X93Y76         LUT6 (Prop_lut6_I1_O)        0.124    34.153 r  lsd_0/stp_1/ram_wr_data[75]_i_1/O
                         net (fo=76, routed)          0.983    35.136    lsd_0/stp_1_n_422
    SLICE_X82Y74         FDRE                                         r  lsd_0/ram_wr_data_reg[72]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.532    38.770    lsd_0/clk_out1
    SLICE_X82Y74         FDRE                                         r  lsd_0/ram_wr_data_reg[72]/C
                         clock pessimism              0.614    39.384    
                         clock uncertainty           -0.088    39.296    
    SLICE_X82Y74         FDRE (Setup_fdre_C_R)       -0.524    38.772    lsd_0/ram_wr_data_reg[72]
  -------------------------------------------------------------------
                         required time                         38.772    
                         arrival time                         -35.136    
  -------------------------------------------------------------------
                         slack                                  3.635    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 lsd_1/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_1/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.551%)  route 0.216ns (60.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.584ns
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.690    -0.407    lsd_1/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/clk_out1
    SLICE_X105Y111       FDSE                                         r  lsd_1/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y111       FDSE (Prop_fdse_C_Q)         0.141    -0.266 r  lsd_1/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[4]/Q
                         net (fo=8, routed)           0.216    -0.050    lsd_1/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/Q[4]
    RAMB18_X5Y44         RAMB18E1                                     r  lsd_1/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.004    -0.584    lsd_1/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/clk_out1
    RAMB18_X5Y44         RAMB18E1                                     r  lsd_1/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/CLKARDCLK
                         clock pessimism              0.233    -0.351    
    RAMB18_X5Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.168    lsd_1/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.605ns
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    -0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.710    -0.387    rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.141    -0.246 r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.190    rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y121       FDPE                                         r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.984    -0.605    rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.218    -0.387    
    SLICE_X113Y121       FDPE (Hold_fdpe_C_D)         0.075    -0.312    rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 lsd_0/stp_1/ca_0/out_hcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_0/stp_1/out_hcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.626ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.689    -0.408    lsd_0/stp_1/ca_0/clk_out1
    SLICE_X91Y107        FDRE                                         r  lsd_0/stp_1/ca_0/out_hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  lsd_0/stp_1/ca_0/out_hcnt_reg[5]/Q
                         net (fo=1, routed)           0.056    -0.211    lsd_0/stp_1/ca_0_n_4
    SLICE_X91Y107        FDRE                                         r  lsd_0/stp_1/out_hcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.963    -0.626    lsd_0/stp_1/clk_out1
    SLICE_X91Y107        FDRE                                         r  lsd_0/stp_1/out_hcnt_reg[5]/C
                         clock pessimism              0.218    -0.408    
    SLICE_X91Y107        FDRE (Hold_fdre_C_D)         0.071    -0.337    lsd_0/stp_1/out_hcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 xors_0/state_1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xors_0/state_0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.678ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.639    -0.458    xors_0/clk_out1
    SLICE_X110Y99        FDRE                                         r  xors_0/state_1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.317 r  xors_0/state_1_reg[17]/Q
                         net (fo=2, routed)           0.058    -0.259    xors_0/state_1[17]
    SLICE_X110Y99        FDRE                                         r  xors_0/state_0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.911    -0.678    xors_0/clk_out1
    SLICE_X110Y99        FDRE                                         r  xors_0/state_0_reg[17]/C
                         clock pessimism              0.220    -0.458    
    SLICE_X110Y99        FDRE (Hold_fdre_C_D)         0.071    -0.387    xors_0/state_0_reg[17]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.709    -0.388    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDPE (Prop_fdpe_C_Q)         0.141    -0.247 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.181    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.981    -0.608    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.220    -0.388    
    SLICE_X106Y121       FDPE (Hold_fdpe_C_D)         0.075    -0.313    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 lsd_1/gau_0/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_1/gau_0/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.779%)  route 0.232ns (62.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.578ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.693    -0.404    lsd_1/gau_0/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/clk_out1
    SLICE_X105Y102       FDRE                                         r  lsd_1/gau_0/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y102       FDRE (Prop_fdre_C_Q)         0.141    -0.263 r  lsd_1/gau_0/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[8]/Q
                         net (fo=3, routed)           0.232    -0.030    lsd_1/gau_0/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_0[8]
    RAMB18_X5Y41         RAMB18E1                                     r  lsd_1/gau_0/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.010    -0.578    lsd_1/gau_0/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/clk_out1
    RAMB18_X5Y41         RAMB18E1                                     r  lsd_1/gau_0/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/CLKBWRCLK
                         clock pessimism              0.233    -0.345    
    RAMB18_X5Y41         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.162    lsd_1/gau_0/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 xors_0/state_1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xors_0/state_0_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.678ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.639    -0.458    xors_0/clk_out1
    SLICE_X111Y99        FDRE                                         r  xors_0/state_1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.317 r  xors_0/state_1_reg[18]/Q
                         net (fo=2, routed)           0.067    -0.250    xors_0/state_1[18]
    SLICE_X111Y99        FDRE                                         r  xors_0/state_0_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.911    -0.678    xors_0/clk_out1
    SLICE_X111Y99        FDRE                                         r  xors_0/state_0_reg[18]/C
                         clock pessimism              0.220    -0.458    
    SLICE_X111Y99        FDRE (Hold_fdre_C_D)         0.075    -0.383    xors_0/state_0_reg[18]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 xors_0/state_1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xors_0/state_0_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.678ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.639    -0.458    xors_0/clk_out1
    SLICE_X113Y99        FDRE                                         r  xors_0/state_1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.317 r  xors_0/state_1_reg[21]/Q
                         net (fo=2, routed)           0.067    -0.250    xors_0/state_1[21]
    SLICE_X113Y99        FDRE                                         r  xors_0/state_0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.911    -0.678    xors_0/clk_out1
    SLICE_X113Y99        FDRE                                         r  xors_0/state_0_reg[21]/C
                         clock pessimism              0.220    -0.458    
    SLICE_X113Y99        FDRE (Hold_fdre_C_D)         0.075    -0.383    xors_0/state_0_reg[21]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 xors_0/state_1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xors_0/state_0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.592ns
    Source Clock Delay      (SCD):    -0.376ns
    Clock Pessimism Removal (CPR):    -0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.721    -0.376    xors_0/clk_out1
    SLICE_X111Y101       FDRE                                         r  xors_0/state_1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.235 r  xors_0/state_1_reg[16]/Q
                         net (fo=2, routed)           0.067    -0.168    xors_0/state_1[16]
    SLICE_X111Y101       FDRE                                         r  xors_0/state_0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.997    -0.592    xors_0/clk_out1
    SLICE_X111Y101       FDRE                                         r  xors_0/state_0_reg[16]/C
                         clock pessimism              0.216    -0.376    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.075    -0.301    xors_0/state_0_reg[16]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 xors_0/state_1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xors_0/state_0_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.592ns
    Source Clock Delay      (SCD):    -0.376ns
    Clock Pessimism Removal (CPR):    -0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.721    -0.376    xors_0/clk_out1
    SLICE_X111Y100       FDRE                                         r  xors_0/state_1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDRE (Prop_fdre_C_Q)         0.141    -0.235 r  xors_0/state_1_reg[22]/Q
                         net (fo=2, routed)           0.067    -0.168    xors_0/state_1[22]
    SLICE_X111Y100       FDRE                                         r  xors_0/state_0_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.997    -0.592    xors_0/clk_out1
    SLICE_X111Y100       FDRE                                         r  xors_0/state_0_reg[22]/C
                         clock pessimism              0.216    -0.376    
    SLICE_X111Y100       FDRE (Hold_fdre_C_D)         0.075    -0.301    xors_0/state_0_reg[22]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X4Y24     lsd_1/ram_0/memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X4Y23     lsd_1/ram_0/memory_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X4Y25     lsd_1/ram_0/memory_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X3Y26     lsd_1/ram_0/memory_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X4Y16     lsd_0/ram_0/memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X5Y24     lsd_1/ram_0/memory_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X4Y15     lsd_0/ram_0/memory_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X5Y25     lsd_1/ram_0/memory_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X5Y14     lsd_0/ram_0/memory_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X3Y24     lsd_1/ram_0/memory_reg_6/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            5.000         20.000      15.000     MMCME2_ADV_X1Y2  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            5.000         20.000      15.000     MMCME2_ADV_X1Y2  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X100Y111   lsd_1/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X100Y111   lsd_1/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X100Y91    lsd_0/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X100Y91    lsd_0/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X100Y91    lsd_0/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X100Y91    lsd_0/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X100Y111   lsd_1/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X100Y111   lsd_1/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            5.000         20.000      15.000     MMCME2_ADV_X1Y2  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            5.000         20.000      15.000     MMCME2_ADV_X1Y2  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X100Y111   lsd_1/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X100Y111   lsd_1/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X100Y111   lsd_1/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X100Y111   lsd_1/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X100Y91    lsd_0/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X100Y91    lsd_0/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X100Y91    lsd_0/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X100Y91    lsd_0/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  FeedbackClkOut_1
  To Clock:  FeedbackClkOut_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       36.826ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FeedbackClkOut_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFR/I               n/a            3.174         40.000      36.826     BUFR_X1Y8        rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.Deskew/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.Deskew/O }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkInX5_1
  To Clock:  PixelClkInX5_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkInX5_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y128    rgb2dvi_1/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y127    rgb2dvi_1/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y126    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y125    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y130    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y129    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y122    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y121    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     BUFR/I              n/a            1.666         8.000       6.334      BUFR_X1Y9        rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/I
Min Period  n/a     BUFIO/I             n/a            1.666         8.000       6.334      BUFIO_X1Y9       rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.SerialClkBuffer/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO_1
  To Clock:  PixelClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO_1
Waveform(ns):       { 0.000 16.000 }
Period(ns):         40.000
Sources:            { rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O }

Check Type  Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         40.000      38.333     OLOGIC_X1Y128  rgb2dvi_1/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         40.000      38.333     OLOGIC_X1Y127  rgb2dvi_1/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         40.000      38.333     OLOGIC_X1Y126  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         40.000      38.333     OLOGIC_X1Y125  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         40.000      38.333     OLOGIC_X1Y130  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         40.000      38.333     OLOGIC_X1Y129  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         40.000      38.333     OLOGIC_X1Y122  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         40.000      38.333     OLOGIC_X1Y121  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.448ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.448ns  (required time - arrival time)
  Source:                 lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_0/ram_wr_data_reg[75]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        35.806ns  (logic 10.331ns (28.853%)  route 25.475ns (71.147%))
  Logic Levels:           37  (CARRY4=12 LUT2=1 LUT3=5 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.228ns = ( 38.772 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.780    -0.482    lsd_0/stp_1/clk_out1
    SLICE_X90Y87         FDRE                                         r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDRE (Prop_fdre_C_Q)         0.518     0.036 r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/Q
                         net (fo=37, routed)          1.008     1.043    lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[48]_0[0]
    SLICE_X90Y85         LUT4 (Prop_lut4_I1_O)        0.124     1.167 r  lsd_0/stp_1/angle_1[7]_i_171/O
                         net (fo=1, routed)           0.000     1.167    lsd_0/stp_1/angle_1[7]_i_171_n_0
    SLICE_X90Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.680 r  lsd_0/stp_1/angle_1_reg[7]_i_160/CO[3]
                         net (fo=7, routed)           1.205     2.885    lsd_0/stp_1/angle_diff2_return4
    SLICE_X90Y86         LUT3 (Prop_lut3_I1_O)        0.153     3.038 r  lsd_0/stp_1/angle_1[7]_i_131/O
                         net (fo=1, routed)           0.000     3.038    lsd_0/stp_1/angle_1[7]_i_131_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395     3.433 f  lsd_0/stp_1/angle_1_reg[7]_i_73/O[3]
                         net (fo=6, routed)           1.092     4.525    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff2_return2[3]
    SLICE_X89Y88         LUT5 (Prop_lut5_I0_O)        0.307     4.832 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121/O
                         net (fo=1, routed)           0.815     5.647    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121_n_0
    SLICE_X92Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.771 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67/O
                         net (fo=3, routed)           0.558     6.329    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67_n_0
    SLICE_X89Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12/O
                         net (fo=1, routed)           0.710     7.163    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.561 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_4/CO[3]
                         net (fo=44, routed)          0.985     8.546    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_18_0[0]
    SLICE_X85Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.670 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[6]_i_4/O
                         net (fo=47, routed)          0.790     9.461    lsd_0/stp_1/angle_1_reg[6]_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.585 r  lsd_0/stp_1/angle_1[2]_i_2/O
                         net (fo=11, routed)          0.846    10.430    lsd_0/ram_0/angle_2_reg[7]_i_116_1
    SLICE_X82Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.554 r  lsd_0/ram_0/angle_2[7]_i_201/O
                         net (fo=1, routed)           0.000    10.554    lsd_0/stp_1/angle_2[7]_i_154_0[1]
    SLICE_X82Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.087 r  lsd_0/stp_1/angle_2_reg[7]_i_184/CO[3]
                         net (fo=7, routed)           0.834    11.921    lsd_0/stp_1/angle_diff9_return4
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.045 r  lsd_0/stp_1/angle_2[7]_i_153/O
                         net (fo=1, routed)           0.520    12.565    lsd_0/stp_1/angle_2[7]_i_153_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.072 r  lsd_0/stp_1/angle_2_reg[7]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.072    lsd_0/stp_1/angle_2_reg[7]_i_124_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.294 f  lsd_0/stp_1/angle_2_reg[7]_i_118/O[0]
                         net (fo=6, routed)           1.018    14.312    lsd_0/angle_diff9_return2[4]
    SLICE_X80Y79         LUT5 (Prop_lut5_I4_O)        0.327    14.639 r  lsd_0/angle_2[7]_i_150/O
                         net (fo=1, routed)           0.441    15.080    lsd_0/angle_2[7]_i_150_n_0
    SLICE_X80Y79         LUT3 (Prop_lut3_I1_O)        0.326    15.406 r  lsd_0/angle_2[7]_i_121/O
                         net (fo=3, routed)           0.453    15.858    lsd_0/angle_2[7]_i_121_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.124    15.982 r  lsd_0/angle_2[7]_i_57/O
                         net (fo=1, routed)           0.494    16.476    lsd_0/angle_2[7]_i_57_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.874 r  lsd_0/angle_2_reg[7]_i_24/CO[3]
                         net (fo=16, routed)          1.301    18.175    lsd_0/stp_1/angle_2_reg[0]_1[0]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    18.299 r  lsd_0/stp_1/angle_1[7]_i_8/O
                         net (fo=8, routed)           0.963    19.262    lsd_0/stp_1/angle_1[7]_i_8_n_0
    SLICE_X84Y90         LUT4 (Prop_lut4_I0_O)        0.124    19.386 r  lsd_0/stp_1/angle_2[7]_i_167/O
                         net (fo=1, routed)           0.324    19.710    lsd_0/stp_1/angle_2[7]_i_167_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.095 r  lsd_0/stp_1/angle_2_reg[7]_i_126/CO[3]
                         net (fo=7, routed)           0.874    20.968    lsd_0/stp_1/angle_diff11_return4
    SLICE_X81Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.092 r  lsd_0/stp_1/angle_2[7]_i_89/O
                         net (fo=1, routed)           0.480    21.573    lsd_0/stp_1/angle_2[7]_i_89_n_0
    SLICE_X82Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    22.120 f  lsd_0/stp_1/angle_2_reg[7]_i_38/O[2]
                         net (fo=6, routed)           1.186    23.306    lsd_0/angle_diff11_return2[2]
    SLICE_X80Y89         LUT5 (Prop_lut5_I3_O)        0.329    23.635 r  lsd_0/angle_2[7]_i_78/O
                         net (fo=1, routed)           0.436    24.071    lsd_0/angle_2[7]_i_78_n_0
    SLICE_X80Y89         LUT3 (Prop_lut3_I2_O)        0.326    24.397 f  lsd_0/angle_2[7]_i_31/O
                         net (fo=3, routed)           0.564    24.962    lsd_0/angle_2[7]_i_31_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I4_O)        0.124    25.086 r  lsd_0/angle_2[7]_i_7/O
                         net (fo=1, routed)           0.495    25.581    lsd_0/angle_2[7]_i_7_n_0
    SLICE_X83Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.979 r  lsd_0/angle_2_reg[7]_i_3/CO[3]
                         net (fo=25, routed)          1.190    27.169    lsd_0/stp_1/CO[0]
    SLICE_X86Y86         LUT4 (Prop_lut4_I1_O)        0.146    27.315 r  lsd_0/stp_1/memory_reg_i_39/O
                         net (fo=4, routed)           0.959    28.274    lsd_0/stp_1/memory_reg_i_39_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I0_O)        0.328    28.602 r  lsd_0/stp_1/memory_reg_i_51/O
                         net (fo=1, routed)           0.000    28.602    lsd_0/stp_1/memory_reg_i_51_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.000 r  lsd_0/stp_1/memory_reg_i_38/CO[3]
                         net (fo=7, routed)           1.319    30.318    lsd_0/stp_1/angle_diff6_return4
    SLICE_X84Y84         LUT3 (Prop_lut3_I1_O)        0.152    30.470 r  lsd_0/stp_1/memory_reg_i_31/O
                         net (fo=1, routed)           0.000    30.470    lsd_0/stp_1/memory_reg_i_31_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.559    31.029 r  lsd_0/stp_1/memory_reg_i_21/O[3]
                         net (fo=1, routed)           0.641    31.671    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[3]
    SLICE_X85Y84         LUT5 (Prop_lut5_I3_O)        0.306    31.977 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.485    32.462    lsd_0/ram_0/memory_reg_i_15
    SLICE_X85Y84         LUT6 (Prop_lut6_I0_O)        0.124    32.586 f  lsd_0/ram_0/memory_reg_i_16/O
                         net (fo=4, routed)           0.593    33.179    lsd_0/stp_1/max_dist_reg[19]_2
    SLICE_X89Y81         LUT6 (Prop_lut6_I5_O)        0.124    33.303 f  lsd_0/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.726    34.029    lsd_0/stp_1/memory_reg_i_15_n_0
    SLICE_X93Y76         LUT6 (Prop_lut6_I1_O)        0.124    34.153 r  lsd_0/stp_1/ram_wr_data[75]_i_1/O
                         net (fo=76, routed)          1.171    35.324    lsd_0/stp_1_n_422
    SLICE_X82Y73         FDRE                                         r  lsd_0/ram_wr_data_reg[75]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.534    38.772    lsd_0/clk_out1
    SLICE_X82Y73         FDRE                                         r  lsd_0/ram_wr_data_reg[75]/C
                         clock pessimism              0.614    39.386    
                         clock uncertainty           -0.090    39.296    
    SLICE_X82Y73         FDRE (Setup_fdre_C_R)       -0.524    38.772    lsd_0/ram_wr_data_reg[75]
  -------------------------------------------------------------------
                         required time                         38.772    
                         arrival time                         -35.324    
  -------------------------------------------------------------------
                         slack                                  3.448    

Slack (MET) :             3.517ns  (required time - arrival time)
  Source:                 lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_0/ram_wr_data_reg[67]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        35.829ns  (logic 10.331ns (28.834%)  route 25.498ns (71.166%))
  Logic Levels:           37  (CARRY4=12 LUT2=1 LUT3=5 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.231ns = ( 38.769 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.780    -0.482    lsd_0/stp_1/clk_out1
    SLICE_X90Y87         FDRE                                         r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDRE (Prop_fdre_C_Q)         0.518     0.036 r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/Q
                         net (fo=37, routed)          1.008     1.043    lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[48]_0[0]
    SLICE_X90Y85         LUT4 (Prop_lut4_I1_O)        0.124     1.167 r  lsd_0/stp_1/angle_1[7]_i_171/O
                         net (fo=1, routed)           0.000     1.167    lsd_0/stp_1/angle_1[7]_i_171_n_0
    SLICE_X90Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.680 r  lsd_0/stp_1/angle_1_reg[7]_i_160/CO[3]
                         net (fo=7, routed)           1.205     2.885    lsd_0/stp_1/angle_diff2_return4
    SLICE_X90Y86         LUT3 (Prop_lut3_I1_O)        0.153     3.038 r  lsd_0/stp_1/angle_1[7]_i_131/O
                         net (fo=1, routed)           0.000     3.038    lsd_0/stp_1/angle_1[7]_i_131_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395     3.433 f  lsd_0/stp_1/angle_1_reg[7]_i_73/O[3]
                         net (fo=6, routed)           1.092     4.525    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff2_return2[3]
    SLICE_X89Y88         LUT5 (Prop_lut5_I0_O)        0.307     4.832 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121/O
                         net (fo=1, routed)           0.815     5.647    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121_n_0
    SLICE_X92Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.771 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67/O
                         net (fo=3, routed)           0.558     6.329    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67_n_0
    SLICE_X89Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12/O
                         net (fo=1, routed)           0.710     7.163    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.561 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_4/CO[3]
                         net (fo=44, routed)          0.985     8.546    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_18_0[0]
    SLICE_X85Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.670 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[6]_i_4/O
                         net (fo=47, routed)          0.790     9.461    lsd_0/stp_1/angle_1_reg[6]_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.585 r  lsd_0/stp_1/angle_1[2]_i_2/O
                         net (fo=11, routed)          0.846    10.430    lsd_0/ram_0/angle_2_reg[7]_i_116_1
    SLICE_X82Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.554 r  lsd_0/ram_0/angle_2[7]_i_201/O
                         net (fo=1, routed)           0.000    10.554    lsd_0/stp_1/angle_2[7]_i_154_0[1]
    SLICE_X82Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.087 r  lsd_0/stp_1/angle_2_reg[7]_i_184/CO[3]
                         net (fo=7, routed)           0.834    11.921    lsd_0/stp_1/angle_diff9_return4
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.045 r  lsd_0/stp_1/angle_2[7]_i_153/O
                         net (fo=1, routed)           0.520    12.565    lsd_0/stp_1/angle_2[7]_i_153_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.072 r  lsd_0/stp_1/angle_2_reg[7]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.072    lsd_0/stp_1/angle_2_reg[7]_i_124_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.294 f  lsd_0/stp_1/angle_2_reg[7]_i_118/O[0]
                         net (fo=6, routed)           1.018    14.312    lsd_0/angle_diff9_return2[4]
    SLICE_X80Y79         LUT5 (Prop_lut5_I4_O)        0.327    14.639 r  lsd_0/angle_2[7]_i_150/O
                         net (fo=1, routed)           0.441    15.080    lsd_0/angle_2[7]_i_150_n_0
    SLICE_X80Y79         LUT3 (Prop_lut3_I1_O)        0.326    15.406 r  lsd_0/angle_2[7]_i_121/O
                         net (fo=3, routed)           0.453    15.858    lsd_0/angle_2[7]_i_121_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.124    15.982 r  lsd_0/angle_2[7]_i_57/O
                         net (fo=1, routed)           0.494    16.476    lsd_0/angle_2[7]_i_57_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.874 r  lsd_0/angle_2_reg[7]_i_24/CO[3]
                         net (fo=16, routed)          1.301    18.175    lsd_0/stp_1/angle_2_reg[0]_1[0]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    18.299 r  lsd_0/stp_1/angle_1[7]_i_8/O
                         net (fo=8, routed)           0.963    19.262    lsd_0/stp_1/angle_1[7]_i_8_n_0
    SLICE_X84Y90         LUT4 (Prop_lut4_I0_O)        0.124    19.386 r  lsd_0/stp_1/angle_2[7]_i_167/O
                         net (fo=1, routed)           0.324    19.710    lsd_0/stp_1/angle_2[7]_i_167_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.095 r  lsd_0/stp_1/angle_2_reg[7]_i_126/CO[3]
                         net (fo=7, routed)           0.874    20.968    lsd_0/stp_1/angle_diff11_return4
    SLICE_X81Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.092 r  lsd_0/stp_1/angle_2[7]_i_89/O
                         net (fo=1, routed)           0.480    21.573    lsd_0/stp_1/angle_2[7]_i_89_n_0
    SLICE_X82Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    22.120 f  lsd_0/stp_1/angle_2_reg[7]_i_38/O[2]
                         net (fo=6, routed)           1.186    23.306    lsd_0/angle_diff11_return2[2]
    SLICE_X80Y89         LUT5 (Prop_lut5_I3_O)        0.329    23.635 r  lsd_0/angle_2[7]_i_78/O
                         net (fo=1, routed)           0.436    24.071    lsd_0/angle_2[7]_i_78_n_0
    SLICE_X80Y89         LUT3 (Prop_lut3_I2_O)        0.326    24.397 f  lsd_0/angle_2[7]_i_31/O
                         net (fo=3, routed)           0.564    24.962    lsd_0/angle_2[7]_i_31_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I4_O)        0.124    25.086 r  lsd_0/angle_2[7]_i_7/O
                         net (fo=1, routed)           0.495    25.581    lsd_0/angle_2[7]_i_7_n_0
    SLICE_X83Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.979 r  lsd_0/angle_2_reg[7]_i_3/CO[3]
                         net (fo=25, routed)          1.190    27.169    lsd_0/stp_1/CO[0]
    SLICE_X86Y86         LUT4 (Prop_lut4_I1_O)        0.146    27.315 r  lsd_0/stp_1/memory_reg_i_39/O
                         net (fo=4, routed)           0.959    28.274    lsd_0/stp_1/memory_reg_i_39_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I0_O)        0.328    28.602 r  lsd_0/stp_1/memory_reg_i_51/O
                         net (fo=1, routed)           0.000    28.602    lsd_0/stp_1/memory_reg_i_51_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.000 r  lsd_0/stp_1/memory_reg_i_38/CO[3]
                         net (fo=7, routed)           1.319    30.318    lsd_0/stp_1/angle_diff6_return4
    SLICE_X84Y84         LUT3 (Prop_lut3_I1_O)        0.152    30.470 r  lsd_0/stp_1/memory_reg_i_31/O
                         net (fo=1, routed)           0.000    30.470    lsd_0/stp_1/memory_reg_i_31_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.559    31.029 r  lsd_0/stp_1/memory_reg_i_21/O[3]
                         net (fo=1, routed)           0.641    31.671    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[3]
    SLICE_X85Y84         LUT5 (Prop_lut5_I3_O)        0.306    31.977 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.485    32.462    lsd_0/ram_0/memory_reg_i_15
    SLICE_X85Y84         LUT6 (Prop_lut6_I0_O)        0.124    32.586 f  lsd_0/ram_0/memory_reg_i_16/O
                         net (fo=4, routed)           0.593    33.179    lsd_0/stp_1/max_dist_reg[19]_2
    SLICE_X89Y81         LUT6 (Prop_lut6_I5_O)        0.124    33.303 f  lsd_0/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.726    34.029    lsd_0/stp_1/memory_reg_i_15_n_0
    SLICE_X93Y76         LUT6 (Prop_lut6_I1_O)        0.124    34.153 r  lsd_0/stp_1/ram_wr_data[75]_i_1/O
                         net (fo=76, routed)          1.194    35.347    lsd_0/stp_1_n_422
    SLICE_X81Y75         FDRE                                         r  lsd_0/ram_wr_data_reg[67]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.531    38.769    lsd_0/clk_out1
    SLICE_X81Y75         FDRE                                         r  lsd_0/ram_wr_data_reg[67]/C
                         clock pessimism              0.614    39.383    
                         clock uncertainty           -0.090    39.293    
    SLICE_X81Y75         FDRE (Setup_fdre_C_R)       -0.429    38.864    lsd_0/ram_wr_data_reg[67]
  -------------------------------------------------------------------
                         required time                         38.864    
                         arrival time                         -35.347    
  -------------------------------------------------------------------
                         slack                                  3.517    

Slack (MET) :             3.517ns  (required time - arrival time)
  Source:                 lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_0/ram_wr_data_reg[71]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        35.829ns  (logic 10.331ns (28.834%)  route 25.498ns (71.166%))
  Logic Levels:           37  (CARRY4=12 LUT2=1 LUT3=5 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.231ns = ( 38.769 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.780    -0.482    lsd_0/stp_1/clk_out1
    SLICE_X90Y87         FDRE                                         r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDRE (Prop_fdre_C_Q)         0.518     0.036 r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/Q
                         net (fo=37, routed)          1.008     1.043    lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[48]_0[0]
    SLICE_X90Y85         LUT4 (Prop_lut4_I1_O)        0.124     1.167 r  lsd_0/stp_1/angle_1[7]_i_171/O
                         net (fo=1, routed)           0.000     1.167    lsd_0/stp_1/angle_1[7]_i_171_n_0
    SLICE_X90Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.680 r  lsd_0/stp_1/angle_1_reg[7]_i_160/CO[3]
                         net (fo=7, routed)           1.205     2.885    lsd_0/stp_1/angle_diff2_return4
    SLICE_X90Y86         LUT3 (Prop_lut3_I1_O)        0.153     3.038 r  lsd_0/stp_1/angle_1[7]_i_131/O
                         net (fo=1, routed)           0.000     3.038    lsd_0/stp_1/angle_1[7]_i_131_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395     3.433 f  lsd_0/stp_1/angle_1_reg[7]_i_73/O[3]
                         net (fo=6, routed)           1.092     4.525    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff2_return2[3]
    SLICE_X89Y88         LUT5 (Prop_lut5_I0_O)        0.307     4.832 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121/O
                         net (fo=1, routed)           0.815     5.647    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121_n_0
    SLICE_X92Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.771 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67/O
                         net (fo=3, routed)           0.558     6.329    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67_n_0
    SLICE_X89Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12/O
                         net (fo=1, routed)           0.710     7.163    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.561 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_4/CO[3]
                         net (fo=44, routed)          0.985     8.546    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_18_0[0]
    SLICE_X85Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.670 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[6]_i_4/O
                         net (fo=47, routed)          0.790     9.461    lsd_0/stp_1/angle_1_reg[6]_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.585 r  lsd_0/stp_1/angle_1[2]_i_2/O
                         net (fo=11, routed)          0.846    10.430    lsd_0/ram_0/angle_2_reg[7]_i_116_1
    SLICE_X82Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.554 r  lsd_0/ram_0/angle_2[7]_i_201/O
                         net (fo=1, routed)           0.000    10.554    lsd_0/stp_1/angle_2[7]_i_154_0[1]
    SLICE_X82Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.087 r  lsd_0/stp_1/angle_2_reg[7]_i_184/CO[3]
                         net (fo=7, routed)           0.834    11.921    lsd_0/stp_1/angle_diff9_return4
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.045 r  lsd_0/stp_1/angle_2[7]_i_153/O
                         net (fo=1, routed)           0.520    12.565    lsd_0/stp_1/angle_2[7]_i_153_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.072 r  lsd_0/stp_1/angle_2_reg[7]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.072    lsd_0/stp_1/angle_2_reg[7]_i_124_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.294 f  lsd_0/stp_1/angle_2_reg[7]_i_118/O[0]
                         net (fo=6, routed)           1.018    14.312    lsd_0/angle_diff9_return2[4]
    SLICE_X80Y79         LUT5 (Prop_lut5_I4_O)        0.327    14.639 r  lsd_0/angle_2[7]_i_150/O
                         net (fo=1, routed)           0.441    15.080    lsd_0/angle_2[7]_i_150_n_0
    SLICE_X80Y79         LUT3 (Prop_lut3_I1_O)        0.326    15.406 r  lsd_0/angle_2[7]_i_121/O
                         net (fo=3, routed)           0.453    15.858    lsd_0/angle_2[7]_i_121_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.124    15.982 r  lsd_0/angle_2[7]_i_57/O
                         net (fo=1, routed)           0.494    16.476    lsd_0/angle_2[7]_i_57_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.874 r  lsd_0/angle_2_reg[7]_i_24/CO[3]
                         net (fo=16, routed)          1.301    18.175    lsd_0/stp_1/angle_2_reg[0]_1[0]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    18.299 r  lsd_0/stp_1/angle_1[7]_i_8/O
                         net (fo=8, routed)           0.963    19.262    lsd_0/stp_1/angle_1[7]_i_8_n_0
    SLICE_X84Y90         LUT4 (Prop_lut4_I0_O)        0.124    19.386 r  lsd_0/stp_1/angle_2[7]_i_167/O
                         net (fo=1, routed)           0.324    19.710    lsd_0/stp_1/angle_2[7]_i_167_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.095 r  lsd_0/stp_1/angle_2_reg[7]_i_126/CO[3]
                         net (fo=7, routed)           0.874    20.968    lsd_0/stp_1/angle_diff11_return4
    SLICE_X81Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.092 r  lsd_0/stp_1/angle_2[7]_i_89/O
                         net (fo=1, routed)           0.480    21.573    lsd_0/stp_1/angle_2[7]_i_89_n_0
    SLICE_X82Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    22.120 f  lsd_0/stp_1/angle_2_reg[7]_i_38/O[2]
                         net (fo=6, routed)           1.186    23.306    lsd_0/angle_diff11_return2[2]
    SLICE_X80Y89         LUT5 (Prop_lut5_I3_O)        0.329    23.635 r  lsd_0/angle_2[7]_i_78/O
                         net (fo=1, routed)           0.436    24.071    lsd_0/angle_2[7]_i_78_n_0
    SLICE_X80Y89         LUT3 (Prop_lut3_I2_O)        0.326    24.397 f  lsd_0/angle_2[7]_i_31/O
                         net (fo=3, routed)           0.564    24.962    lsd_0/angle_2[7]_i_31_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I4_O)        0.124    25.086 r  lsd_0/angle_2[7]_i_7/O
                         net (fo=1, routed)           0.495    25.581    lsd_0/angle_2[7]_i_7_n_0
    SLICE_X83Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.979 r  lsd_0/angle_2_reg[7]_i_3/CO[3]
                         net (fo=25, routed)          1.190    27.169    lsd_0/stp_1/CO[0]
    SLICE_X86Y86         LUT4 (Prop_lut4_I1_O)        0.146    27.315 r  lsd_0/stp_1/memory_reg_i_39/O
                         net (fo=4, routed)           0.959    28.274    lsd_0/stp_1/memory_reg_i_39_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I0_O)        0.328    28.602 r  lsd_0/stp_1/memory_reg_i_51/O
                         net (fo=1, routed)           0.000    28.602    lsd_0/stp_1/memory_reg_i_51_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.000 r  lsd_0/stp_1/memory_reg_i_38/CO[3]
                         net (fo=7, routed)           1.319    30.318    lsd_0/stp_1/angle_diff6_return4
    SLICE_X84Y84         LUT3 (Prop_lut3_I1_O)        0.152    30.470 r  lsd_0/stp_1/memory_reg_i_31/O
                         net (fo=1, routed)           0.000    30.470    lsd_0/stp_1/memory_reg_i_31_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.559    31.029 r  lsd_0/stp_1/memory_reg_i_21/O[3]
                         net (fo=1, routed)           0.641    31.671    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[3]
    SLICE_X85Y84         LUT5 (Prop_lut5_I3_O)        0.306    31.977 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.485    32.462    lsd_0/ram_0/memory_reg_i_15
    SLICE_X85Y84         LUT6 (Prop_lut6_I0_O)        0.124    32.586 f  lsd_0/ram_0/memory_reg_i_16/O
                         net (fo=4, routed)           0.593    33.179    lsd_0/stp_1/max_dist_reg[19]_2
    SLICE_X89Y81         LUT6 (Prop_lut6_I5_O)        0.124    33.303 f  lsd_0/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.726    34.029    lsd_0/stp_1/memory_reg_i_15_n_0
    SLICE_X93Y76         LUT6 (Prop_lut6_I1_O)        0.124    34.153 r  lsd_0/stp_1/ram_wr_data[75]_i_1/O
                         net (fo=76, routed)          1.194    35.347    lsd_0/stp_1_n_422
    SLICE_X81Y75         FDRE                                         r  lsd_0/ram_wr_data_reg[71]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.531    38.769    lsd_0/clk_out1
    SLICE_X81Y75         FDRE                                         r  lsd_0/ram_wr_data_reg[71]/C
                         clock pessimism              0.614    39.383    
                         clock uncertainty           -0.090    39.293    
    SLICE_X81Y75         FDRE (Setup_fdre_C_R)       -0.429    38.864    lsd_0/ram_wr_data_reg[71]
  -------------------------------------------------------------------
                         required time                         38.864    
                         arrival time                         -35.347    
  -------------------------------------------------------------------
                         slack                                  3.517    

Slack (MET) :             3.599ns  (required time - arrival time)
  Source:                 lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_0/ram_wr_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        35.758ns  (logic 10.331ns (28.891%)  route 25.427ns (71.109%))
  Logic Levels:           37  (CARRY4=12 LUT2=1 LUT3=5 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.220ns = ( 38.780 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.780    -0.482    lsd_0/stp_1/clk_out1
    SLICE_X90Y87         FDRE                                         r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDRE (Prop_fdre_C_Q)         0.518     0.036 r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/Q
                         net (fo=37, routed)          1.008     1.043    lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[48]_0[0]
    SLICE_X90Y85         LUT4 (Prop_lut4_I1_O)        0.124     1.167 r  lsd_0/stp_1/angle_1[7]_i_171/O
                         net (fo=1, routed)           0.000     1.167    lsd_0/stp_1/angle_1[7]_i_171_n_0
    SLICE_X90Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.680 r  lsd_0/stp_1/angle_1_reg[7]_i_160/CO[3]
                         net (fo=7, routed)           1.205     2.885    lsd_0/stp_1/angle_diff2_return4
    SLICE_X90Y86         LUT3 (Prop_lut3_I1_O)        0.153     3.038 r  lsd_0/stp_1/angle_1[7]_i_131/O
                         net (fo=1, routed)           0.000     3.038    lsd_0/stp_1/angle_1[7]_i_131_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395     3.433 f  lsd_0/stp_1/angle_1_reg[7]_i_73/O[3]
                         net (fo=6, routed)           1.092     4.525    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff2_return2[3]
    SLICE_X89Y88         LUT5 (Prop_lut5_I0_O)        0.307     4.832 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121/O
                         net (fo=1, routed)           0.815     5.647    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121_n_0
    SLICE_X92Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.771 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67/O
                         net (fo=3, routed)           0.558     6.329    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67_n_0
    SLICE_X89Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12/O
                         net (fo=1, routed)           0.710     7.163    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.561 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_4/CO[3]
                         net (fo=44, routed)          0.985     8.546    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_18_0[0]
    SLICE_X85Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.670 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[6]_i_4/O
                         net (fo=47, routed)          0.790     9.461    lsd_0/stp_1/angle_1_reg[6]_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.585 r  lsd_0/stp_1/angle_1[2]_i_2/O
                         net (fo=11, routed)          0.846    10.430    lsd_0/ram_0/angle_2_reg[7]_i_116_1
    SLICE_X82Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.554 r  lsd_0/ram_0/angle_2[7]_i_201/O
                         net (fo=1, routed)           0.000    10.554    lsd_0/stp_1/angle_2[7]_i_154_0[1]
    SLICE_X82Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.087 r  lsd_0/stp_1/angle_2_reg[7]_i_184/CO[3]
                         net (fo=7, routed)           0.834    11.921    lsd_0/stp_1/angle_diff9_return4
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.045 r  lsd_0/stp_1/angle_2[7]_i_153/O
                         net (fo=1, routed)           0.520    12.565    lsd_0/stp_1/angle_2[7]_i_153_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.072 r  lsd_0/stp_1/angle_2_reg[7]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.072    lsd_0/stp_1/angle_2_reg[7]_i_124_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.294 f  lsd_0/stp_1/angle_2_reg[7]_i_118/O[0]
                         net (fo=6, routed)           1.018    14.312    lsd_0/angle_diff9_return2[4]
    SLICE_X80Y79         LUT5 (Prop_lut5_I4_O)        0.327    14.639 r  lsd_0/angle_2[7]_i_150/O
                         net (fo=1, routed)           0.441    15.080    lsd_0/angle_2[7]_i_150_n_0
    SLICE_X80Y79         LUT3 (Prop_lut3_I1_O)        0.326    15.406 r  lsd_0/angle_2[7]_i_121/O
                         net (fo=3, routed)           0.453    15.858    lsd_0/angle_2[7]_i_121_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.124    15.982 r  lsd_0/angle_2[7]_i_57/O
                         net (fo=1, routed)           0.494    16.476    lsd_0/angle_2[7]_i_57_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.874 r  lsd_0/angle_2_reg[7]_i_24/CO[3]
                         net (fo=16, routed)          1.301    18.175    lsd_0/stp_1/angle_2_reg[0]_1[0]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    18.299 r  lsd_0/stp_1/angle_1[7]_i_8/O
                         net (fo=8, routed)           0.963    19.262    lsd_0/stp_1/angle_1[7]_i_8_n_0
    SLICE_X84Y90         LUT4 (Prop_lut4_I0_O)        0.124    19.386 r  lsd_0/stp_1/angle_2[7]_i_167/O
                         net (fo=1, routed)           0.324    19.710    lsd_0/stp_1/angle_2[7]_i_167_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.095 r  lsd_0/stp_1/angle_2_reg[7]_i_126/CO[3]
                         net (fo=7, routed)           0.874    20.968    lsd_0/stp_1/angle_diff11_return4
    SLICE_X81Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.092 r  lsd_0/stp_1/angle_2[7]_i_89/O
                         net (fo=1, routed)           0.480    21.573    lsd_0/stp_1/angle_2[7]_i_89_n_0
    SLICE_X82Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    22.120 f  lsd_0/stp_1/angle_2_reg[7]_i_38/O[2]
                         net (fo=6, routed)           1.186    23.306    lsd_0/angle_diff11_return2[2]
    SLICE_X80Y89         LUT5 (Prop_lut5_I3_O)        0.329    23.635 r  lsd_0/angle_2[7]_i_78/O
                         net (fo=1, routed)           0.436    24.071    lsd_0/angle_2[7]_i_78_n_0
    SLICE_X80Y89         LUT3 (Prop_lut3_I2_O)        0.326    24.397 f  lsd_0/angle_2[7]_i_31/O
                         net (fo=3, routed)           0.564    24.962    lsd_0/angle_2[7]_i_31_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I4_O)        0.124    25.086 r  lsd_0/angle_2[7]_i_7/O
                         net (fo=1, routed)           0.495    25.581    lsd_0/angle_2[7]_i_7_n_0
    SLICE_X83Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.979 r  lsd_0/angle_2_reg[7]_i_3/CO[3]
                         net (fo=25, routed)          1.190    27.169    lsd_0/stp_1/CO[0]
    SLICE_X86Y86         LUT4 (Prop_lut4_I1_O)        0.146    27.315 r  lsd_0/stp_1/memory_reg_i_39/O
                         net (fo=4, routed)           0.959    28.274    lsd_0/stp_1/memory_reg_i_39_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I0_O)        0.328    28.602 r  lsd_0/stp_1/memory_reg_i_51/O
                         net (fo=1, routed)           0.000    28.602    lsd_0/stp_1/memory_reg_i_51_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.000 r  lsd_0/stp_1/memory_reg_i_38/CO[3]
                         net (fo=7, routed)           1.319    30.318    lsd_0/stp_1/angle_diff6_return4
    SLICE_X84Y84         LUT3 (Prop_lut3_I1_O)        0.152    30.470 r  lsd_0/stp_1/memory_reg_i_31/O
                         net (fo=1, routed)           0.000    30.470    lsd_0/stp_1/memory_reg_i_31_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.559    31.029 r  lsd_0/stp_1/memory_reg_i_21/O[3]
                         net (fo=1, routed)           0.641    31.671    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[3]
    SLICE_X85Y84         LUT5 (Prop_lut5_I3_O)        0.306    31.977 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.485    32.462    lsd_0/ram_0/memory_reg_i_15
    SLICE_X85Y84         LUT6 (Prop_lut6_I0_O)        0.124    32.586 f  lsd_0/ram_0/memory_reg_i_16/O
                         net (fo=4, routed)           0.593    33.179    lsd_0/stp_1/max_dist_reg[19]_2
    SLICE_X89Y81         LUT6 (Prop_lut6_I5_O)        0.124    33.303 f  lsd_0/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.726    34.029    lsd_0/stp_1/memory_reg_i_15_n_0
    SLICE_X93Y76         LUT6 (Prop_lut6_I1_O)        0.124    34.153 r  lsd_0/stp_1/ram_wr_data[75]_i_1/O
                         net (fo=76, routed)          1.123    35.276    lsd_0/stp_1_n_422
    SLICE_X88Y83         FDRE                                         r  lsd_0/ram_wr_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.542    38.780    lsd_0/clk_out1
    SLICE_X88Y83         FDRE                                         r  lsd_0/ram_wr_data_reg[0]/C
                         clock pessimism              0.614    39.394    
                         clock uncertainty           -0.090    39.304    
    SLICE_X88Y83         FDRE (Setup_fdre_C_R)       -0.429    38.875    lsd_0/ram_wr_data_reg[0]
  -------------------------------------------------------------------
                         required time                         38.875    
                         arrival time                         -35.276    
  -------------------------------------------------------------------
                         slack                                  3.599    

Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_0/ram_wr_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        35.754ns  (logic 10.331ns (28.895%)  route 25.423ns (71.105%))
  Logic Levels:           37  (CARRY4=12 LUT2=1 LUT3=5 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.220ns = ( 38.780 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.780    -0.482    lsd_0/stp_1/clk_out1
    SLICE_X90Y87         FDRE                                         r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDRE (Prop_fdre_C_Q)         0.518     0.036 r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/Q
                         net (fo=37, routed)          1.008     1.043    lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[48]_0[0]
    SLICE_X90Y85         LUT4 (Prop_lut4_I1_O)        0.124     1.167 r  lsd_0/stp_1/angle_1[7]_i_171/O
                         net (fo=1, routed)           0.000     1.167    lsd_0/stp_1/angle_1[7]_i_171_n_0
    SLICE_X90Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.680 r  lsd_0/stp_1/angle_1_reg[7]_i_160/CO[3]
                         net (fo=7, routed)           1.205     2.885    lsd_0/stp_1/angle_diff2_return4
    SLICE_X90Y86         LUT3 (Prop_lut3_I1_O)        0.153     3.038 r  lsd_0/stp_1/angle_1[7]_i_131/O
                         net (fo=1, routed)           0.000     3.038    lsd_0/stp_1/angle_1[7]_i_131_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395     3.433 f  lsd_0/stp_1/angle_1_reg[7]_i_73/O[3]
                         net (fo=6, routed)           1.092     4.525    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff2_return2[3]
    SLICE_X89Y88         LUT5 (Prop_lut5_I0_O)        0.307     4.832 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121/O
                         net (fo=1, routed)           0.815     5.647    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121_n_0
    SLICE_X92Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.771 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67/O
                         net (fo=3, routed)           0.558     6.329    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67_n_0
    SLICE_X89Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12/O
                         net (fo=1, routed)           0.710     7.163    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.561 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_4/CO[3]
                         net (fo=44, routed)          0.985     8.546    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_18_0[0]
    SLICE_X85Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.670 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[6]_i_4/O
                         net (fo=47, routed)          0.790     9.461    lsd_0/stp_1/angle_1_reg[6]_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.585 r  lsd_0/stp_1/angle_1[2]_i_2/O
                         net (fo=11, routed)          0.846    10.430    lsd_0/ram_0/angle_2_reg[7]_i_116_1
    SLICE_X82Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.554 r  lsd_0/ram_0/angle_2[7]_i_201/O
                         net (fo=1, routed)           0.000    10.554    lsd_0/stp_1/angle_2[7]_i_154_0[1]
    SLICE_X82Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.087 r  lsd_0/stp_1/angle_2_reg[7]_i_184/CO[3]
                         net (fo=7, routed)           0.834    11.921    lsd_0/stp_1/angle_diff9_return4
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.045 r  lsd_0/stp_1/angle_2[7]_i_153/O
                         net (fo=1, routed)           0.520    12.565    lsd_0/stp_1/angle_2[7]_i_153_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.072 r  lsd_0/stp_1/angle_2_reg[7]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.072    lsd_0/stp_1/angle_2_reg[7]_i_124_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.294 f  lsd_0/stp_1/angle_2_reg[7]_i_118/O[0]
                         net (fo=6, routed)           1.018    14.312    lsd_0/angle_diff9_return2[4]
    SLICE_X80Y79         LUT5 (Prop_lut5_I4_O)        0.327    14.639 r  lsd_0/angle_2[7]_i_150/O
                         net (fo=1, routed)           0.441    15.080    lsd_0/angle_2[7]_i_150_n_0
    SLICE_X80Y79         LUT3 (Prop_lut3_I1_O)        0.326    15.406 r  lsd_0/angle_2[7]_i_121/O
                         net (fo=3, routed)           0.453    15.858    lsd_0/angle_2[7]_i_121_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.124    15.982 r  lsd_0/angle_2[7]_i_57/O
                         net (fo=1, routed)           0.494    16.476    lsd_0/angle_2[7]_i_57_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.874 r  lsd_0/angle_2_reg[7]_i_24/CO[3]
                         net (fo=16, routed)          1.301    18.175    lsd_0/stp_1/angle_2_reg[0]_1[0]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    18.299 r  lsd_0/stp_1/angle_1[7]_i_8/O
                         net (fo=8, routed)           0.963    19.262    lsd_0/stp_1/angle_1[7]_i_8_n_0
    SLICE_X84Y90         LUT4 (Prop_lut4_I0_O)        0.124    19.386 r  lsd_0/stp_1/angle_2[7]_i_167/O
                         net (fo=1, routed)           0.324    19.710    lsd_0/stp_1/angle_2[7]_i_167_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.095 r  lsd_0/stp_1/angle_2_reg[7]_i_126/CO[3]
                         net (fo=7, routed)           0.874    20.968    lsd_0/stp_1/angle_diff11_return4
    SLICE_X81Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.092 r  lsd_0/stp_1/angle_2[7]_i_89/O
                         net (fo=1, routed)           0.480    21.573    lsd_0/stp_1/angle_2[7]_i_89_n_0
    SLICE_X82Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    22.120 f  lsd_0/stp_1/angle_2_reg[7]_i_38/O[2]
                         net (fo=6, routed)           1.186    23.306    lsd_0/angle_diff11_return2[2]
    SLICE_X80Y89         LUT5 (Prop_lut5_I3_O)        0.329    23.635 r  lsd_0/angle_2[7]_i_78/O
                         net (fo=1, routed)           0.436    24.071    lsd_0/angle_2[7]_i_78_n_0
    SLICE_X80Y89         LUT3 (Prop_lut3_I2_O)        0.326    24.397 f  lsd_0/angle_2[7]_i_31/O
                         net (fo=3, routed)           0.564    24.962    lsd_0/angle_2[7]_i_31_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I4_O)        0.124    25.086 r  lsd_0/angle_2[7]_i_7/O
                         net (fo=1, routed)           0.495    25.581    lsd_0/angle_2[7]_i_7_n_0
    SLICE_X83Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.979 r  lsd_0/angle_2_reg[7]_i_3/CO[3]
                         net (fo=25, routed)          1.190    27.169    lsd_0/stp_1/CO[0]
    SLICE_X86Y86         LUT4 (Prop_lut4_I1_O)        0.146    27.315 r  lsd_0/stp_1/memory_reg_i_39/O
                         net (fo=4, routed)           0.959    28.274    lsd_0/stp_1/memory_reg_i_39_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I0_O)        0.328    28.602 r  lsd_0/stp_1/memory_reg_i_51/O
                         net (fo=1, routed)           0.000    28.602    lsd_0/stp_1/memory_reg_i_51_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.000 r  lsd_0/stp_1/memory_reg_i_38/CO[3]
                         net (fo=7, routed)           1.319    30.318    lsd_0/stp_1/angle_diff6_return4
    SLICE_X84Y84         LUT3 (Prop_lut3_I1_O)        0.152    30.470 r  lsd_0/stp_1/memory_reg_i_31/O
                         net (fo=1, routed)           0.000    30.470    lsd_0/stp_1/memory_reg_i_31_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.559    31.029 r  lsd_0/stp_1/memory_reg_i_21/O[3]
                         net (fo=1, routed)           0.641    31.671    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[3]
    SLICE_X85Y84         LUT5 (Prop_lut5_I3_O)        0.306    31.977 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.485    32.462    lsd_0/ram_0/memory_reg_i_15
    SLICE_X85Y84         LUT6 (Prop_lut6_I0_O)        0.124    32.586 f  lsd_0/ram_0/memory_reg_i_16/O
                         net (fo=4, routed)           0.593    33.179    lsd_0/stp_1/max_dist_reg[19]_2
    SLICE_X89Y81         LUT6 (Prop_lut6_I5_O)        0.124    33.303 f  lsd_0/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.726    34.029    lsd_0/stp_1/memory_reg_i_15_n_0
    SLICE_X93Y76         LUT6 (Prop_lut6_I1_O)        0.124    34.153 r  lsd_0/stp_1/ram_wr_data[75]_i_1/O
                         net (fo=76, routed)          1.119    35.272    lsd_0/stp_1_n_422
    SLICE_X89Y83         FDRE                                         r  lsd_0/ram_wr_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.542    38.780    lsd_0/clk_out1
    SLICE_X89Y83         FDRE                                         r  lsd_0/ram_wr_data_reg[10]/C
                         clock pessimism              0.614    39.394    
                         clock uncertainty           -0.090    39.304    
    SLICE_X89Y83         FDRE (Setup_fdre_C_R)       -0.429    38.875    lsd_0/ram_wr_data_reg[10]
  -------------------------------------------------------------------
                         required time                         38.875    
                         arrival time                         -35.272    
  -------------------------------------------------------------------
                         slack                                  3.603    

Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_0/ram_wr_data_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        35.754ns  (logic 10.331ns (28.895%)  route 25.423ns (71.105%))
  Logic Levels:           37  (CARRY4=12 LUT2=1 LUT3=5 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.220ns = ( 38.780 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.780    -0.482    lsd_0/stp_1/clk_out1
    SLICE_X90Y87         FDRE                                         r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDRE (Prop_fdre_C_Q)         0.518     0.036 r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/Q
                         net (fo=37, routed)          1.008     1.043    lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[48]_0[0]
    SLICE_X90Y85         LUT4 (Prop_lut4_I1_O)        0.124     1.167 r  lsd_0/stp_1/angle_1[7]_i_171/O
                         net (fo=1, routed)           0.000     1.167    lsd_0/stp_1/angle_1[7]_i_171_n_0
    SLICE_X90Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.680 r  lsd_0/stp_1/angle_1_reg[7]_i_160/CO[3]
                         net (fo=7, routed)           1.205     2.885    lsd_0/stp_1/angle_diff2_return4
    SLICE_X90Y86         LUT3 (Prop_lut3_I1_O)        0.153     3.038 r  lsd_0/stp_1/angle_1[7]_i_131/O
                         net (fo=1, routed)           0.000     3.038    lsd_0/stp_1/angle_1[7]_i_131_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395     3.433 f  lsd_0/stp_1/angle_1_reg[7]_i_73/O[3]
                         net (fo=6, routed)           1.092     4.525    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff2_return2[3]
    SLICE_X89Y88         LUT5 (Prop_lut5_I0_O)        0.307     4.832 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121/O
                         net (fo=1, routed)           0.815     5.647    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121_n_0
    SLICE_X92Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.771 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67/O
                         net (fo=3, routed)           0.558     6.329    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67_n_0
    SLICE_X89Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12/O
                         net (fo=1, routed)           0.710     7.163    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.561 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_4/CO[3]
                         net (fo=44, routed)          0.985     8.546    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_18_0[0]
    SLICE_X85Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.670 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[6]_i_4/O
                         net (fo=47, routed)          0.790     9.461    lsd_0/stp_1/angle_1_reg[6]_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.585 r  lsd_0/stp_1/angle_1[2]_i_2/O
                         net (fo=11, routed)          0.846    10.430    lsd_0/ram_0/angle_2_reg[7]_i_116_1
    SLICE_X82Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.554 r  lsd_0/ram_0/angle_2[7]_i_201/O
                         net (fo=1, routed)           0.000    10.554    lsd_0/stp_1/angle_2[7]_i_154_0[1]
    SLICE_X82Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.087 r  lsd_0/stp_1/angle_2_reg[7]_i_184/CO[3]
                         net (fo=7, routed)           0.834    11.921    lsd_0/stp_1/angle_diff9_return4
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.045 r  lsd_0/stp_1/angle_2[7]_i_153/O
                         net (fo=1, routed)           0.520    12.565    lsd_0/stp_1/angle_2[7]_i_153_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.072 r  lsd_0/stp_1/angle_2_reg[7]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.072    lsd_0/stp_1/angle_2_reg[7]_i_124_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.294 f  lsd_0/stp_1/angle_2_reg[7]_i_118/O[0]
                         net (fo=6, routed)           1.018    14.312    lsd_0/angle_diff9_return2[4]
    SLICE_X80Y79         LUT5 (Prop_lut5_I4_O)        0.327    14.639 r  lsd_0/angle_2[7]_i_150/O
                         net (fo=1, routed)           0.441    15.080    lsd_0/angle_2[7]_i_150_n_0
    SLICE_X80Y79         LUT3 (Prop_lut3_I1_O)        0.326    15.406 r  lsd_0/angle_2[7]_i_121/O
                         net (fo=3, routed)           0.453    15.858    lsd_0/angle_2[7]_i_121_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.124    15.982 r  lsd_0/angle_2[7]_i_57/O
                         net (fo=1, routed)           0.494    16.476    lsd_0/angle_2[7]_i_57_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.874 r  lsd_0/angle_2_reg[7]_i_24/CO[3]
                         net (fo=16, routed)          1.301    18.175    lsd_0/stp_1/angle_2_reg[0]_1[0]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    18.299 r  lsd_0/stp_1/angle_1[7]_i_8/O
                         net (fo=8, routed)           0.963    19.262    lsd_0/stp_1/angle_1[7]_i_8_n_0
    SLICE_X84Y90         LUT4 (Prop_lut4_I0_O)        0.124    19.386 r  lsd_0/stp_1/angle_2[7]_i_167/O
                         net (fo=1, routed)           0.324    19.710    lsd_0/stp_1/angle_2[7]_i_167_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.095 r  lsd_0/stp_1/angle_2_reg[7]_i_126/CO[3]
                         net (fo=7, routed)           0.874    20.968    lsd_0/stp_1/angle_diff11_return4
    SLICE_X81Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.092 r  lsd_0/stp_1/angle_2[7]_i_89/O
                         net (fo=1, routed)           0.480    21.573    lsd_0/stp_1/angle_2[7]_i_89_n_0
    SLICE_X82Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    22.120 f  lsd_0/stp_1/angle_2_reg[7]_i_38/O[2]
                         net (fo=6, routed)           1.186    23.306    lsd_0/angle_diff11_return2[2]
    SLICE_X80Y89         LUT5 (Prop_lut5_I3_O)        0.329    23.635 r  lsd_0/angle_2[7]_i_78/O
                         net (fo=1, routed)           0.436    24.071    lsd_0/angle_2[7]_i_78_n_0
    SLICE_X80Y89         LUT3 (Prop_lut3_I2_O)        0.326    24.397 f  lsd_0/angle_2[7]_i_31/O
                         net (fo=3, routed)           0.564    24.962    lsd_0/angle_2[7]_i_31_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I4_O)        0.124    25.086 r  lsd_0/angle_2[7]_i_7/O
                         net (fo=1, routed)           0.495    25.581    lsd_0/angle_2[7]_i_7_n_0
    SLICE_X83Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.979 r  lsd_0/angle_2_reg[7]_i_3/CO[3]
                         net (fo=25, routed)          1.190    27.169    lsd_0/stp_1/CO[0]
    SLICE_X86Y86         LUT4 (Prop_lut4_I1_O)        0.146    27.315 r  lsd_0/stp_1/memory_reg_i_39/O
                         net (fo=4, routed)           0.959    28.274    lsd_0/stp_1/memory_reg_i_39_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I0_O)        0.328    28.602 r  lsd_0/stp_1/memory_reg_i_51/O
                         net (fo=1, routed)           0.000    28.602    lsd_0/stp_1/memory_reg_i_51_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.000 r  lsd_0/stp_1/memory_reg_i_38/CO[3]
                         net (fo=7, routed)           1.319    30.318    lsd_0/stp_1/angle_diff6_return4
    SLICE_X84Y84         LUT3 (Prop_lut3_I1_O)        0.152    30.470 r  lsd_0/stp_1/memory_reg_i_31/O
                         net (fo=1, routed)           0.000    30.470    lsd_0/stp_1/memory_reg_i_31_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.559    31.029 r  lsd_0/stp_1/memory_reg_i_21/O[3]
                         net (fo=1, routed)           0.641    31.671    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[3]
    SLICE_X85Y84         LUT5 (Prop_lut5_I3_O)        0.306    31.977 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.485    32.462    lsd_0/ram_0/memory_reg_i_15
    SLICE_X85Y84         LUT6 (Prop_lut6_I0_O)        0.124    32.586 f  lsd_0/ram_0/memory_reg_i_16/O
                         net (fo=4, routed)           0.593    33.179    lsd_0/stp_1/max_dist_reg[19]_2
    SLICE_X89Y81         LUT6 (Prop_lut6_I5_O)        0.124    33.303 f  lsd_0/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.726    34.029    lsd_0/stp_1/memory_reg_i_15_n_0
    SLICE_X93Y76         LUT6 (Prop_lut6_I1_O)        0.124    34.153 r  lsd_0/stp_1/ram_wr_data[75]_i_1/O
                         net (fo=76, routed)          1.119    35.272    lsd_0/stp_1_n_422
    SLICE_X89Y83         FDRE                                         r  lsd_0/ram_wr_data_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.542    38.780    lsd_0/clk_out1
    SLICE_X89Y83         FDRE                                         r  lsd_0/ram_wr_data_reg[14]/C
                         clock pessimism              0.614    39.394    
                         clock uncertainty           -0.090    39.304    
    SLICE_X89Y83         FDRE (Setup_fdre_C_R)       -0.429    38.875    lsd_0/ram_wr_data_reg[14]
  -------------------------------------------------------------------
                         required time                         38.875    
                         arrival time                         -35.272    
  -------------------------------------------------------------------
                         slack                                  3.603    

Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_0/ram_wr_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        35.754ns  (logic 10.331ns (28.895%)  route 25.423ns (71.105%))
  Logic Levels:           37  (CARRY4=12 LUT2=1 LUT3=5 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.220ns = ( 38.780 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.780    -0.482    lsd_0/stp_1/clk_out1
    SLICE_X90Y87         FDRE                                         r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDRE (Prop_fdre_C_Q)         0.518     0.036 r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/Q
                         net (fo=37, routed)          1.008     1.043    lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[48]_0[0]
    SLICE_X90Y85         LUT4 (Prop_lut4_I1_O)        0.124     1.167 r  lsd_0/stp_1/angle_1[7]_i_171/O
                         net (fo=1, routed)           0.000     1.167    lsd_0/stp_1/angle_1[7]_i_171_n_0
    SLICE_X90Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.680 r  lsd_0/stp_1/angle_1_reg[7]_i_160/CO[3]
                         net (fo=7, routed)           1.205     2.885    lsd_0/stp_1/angle_diff2_return4
    SLICE_X90Y86         LUT3 (Prop_lut3_I1_O)        0.153     3.038 r  lsd_0/stp_1/angle_1[7]_i_131/O
                         net (fo=1, routed)           0.000     3.038    lsd_0/stp_1/angle_1[7]_i_131_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395     3.433 f  lsd_0/stp_1/angle_1_reg[7]_i_73/O[3]
                         net (fo=6, routed)           1.092     4.525    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff2_return2[3]
    SLICE_X89Y88         LUT5 (Prop_lut5_I0_O)        0.307     4.832 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121/O
                         net (fo=1, routed)           0.815     5.647    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121_n_0
    SLICE_X92Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.771 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67/O
                         net (fo=3, routed)           0.558     6.329    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67_n_0
    SLICE_X89Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12/O
                         net (fo=1, routed)           0.710     7.163    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.561 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_4/CO[3]
                         net (fo=44, routed)          0.985     8.546    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_18_0[0]
    SLICE_X85Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.670 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[6]_i_4/O
                         net (fo=47, routed)          0.790     9.461    lsd_0/stp_1/angle_1_reg[6]_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.585 r  lsd_0/stp_1/angle_1[2]_i_2/O
                         net (fo=11, routed)          0.846    10.430    lsd_0/ram_0/angle_2_reg[7]_i_116_1
    SLICE_X82Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.554 r  lsd_0/ram_0/angle_2[7]_i_201/O
                         net (fo=1, routed)           0.000    10.554    lsd_0/stp_1/angle_2[7]_i_154_0[1]
    SLICE_X82Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.087 r  lsd_0/stp_1/angle_2_reg[7]_i_184/CO[3]
                         net (fo=7, routed)           0.834    11.921    lsd_0/stp_1/angle_diff9_return4
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.045 r  lsd_0/stp_1/angle_2[7]_i_153/O
                         net (fo=1, routed)           0.520    12.565    lsd_0/stp_1/angle_2[7]_i_153_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.072 r  lsd_0/stp_1/angle_2_reg[7]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.072    lsd_0/stp_1/angle_2_reg[7]_i_124_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.294 f  lsd_0/stp_1/angle_2_reg[7]_i_118/O[0]
                         net (fo=6, routed)           1.018    14.312    lsd_0/angle_diff9_return2[4]
    SLICE_X80Y79         LUT5 (Prop_lut5_I4_O)        0.327    14.639 r  lsd_0/angle_2[7]_i_150/O
                         net (fo=1, routed)           0.441    15.080    lsd_0/angle_2[7]_i_150_n_0
    SLICE_X80Y79         LUT3 (Prop_lut3_I1_O)        0.326    15.406 r  lsd_0/angle_2[7]_i_121/O
                         net (fo=3, routed)           0.453    15.858    lsd_0/angle_2[7]_i_121_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.124    15.982 r  lsd_0/angle_2[7]_i_57/O
                         net (fo=1, routed)           0.494    16.476    lsd_0/angle_2[7]_i_57_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.874 r  lsd_0/angle_2_reg[7]_i_24/CO[3]
                         net (fo=16, routed)          1.301    18.175    lsd_0/stp_1/angle_2_reg[0]_1[0]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    18.299 r  lsd_0/stp_1/angle_1[7]_i_8/O
                         net (fo=8, routed)           0.963    19.262    lsd_0/stp_1/angle_1[7]_i_8_n_0
    SLICE_X84Y90         LUT4 (Prop_lut4_I0_O)        0.124    19.386 r  lsd_0/stp_1/angle_2[7]_i_167/O
                         net (fo=1, routed)           0.324    19.710    lsd_0/stp_1/angle_2[7]_i_167_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.095 r  lsd_0/stp_1/angle_2_reg[7]_i_126/CO[3]
                         net (fo=7, routed)           0.874    20.968    lsd_0/stp_1/angle_diff11_return4
    SLICE_X81Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.092 r  lsd_0/stp_1/angle_2[7]_i_89/O
                         net (fo=1, routed)           0.480    21.573    lsd_0/stp_1/angle_2[7]_i_89_n_0
    SLICE_X82Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    22.120 f  lsd_0/stp_1/angle_2_reg[7]_i_38/O[2]
                         net (fo=6, routed)           1.186    23.306    lsd_0/angle_diff11_return2[2]
    SLICE_X80Y89         LUT5 (Prop_lut5_I3_O)        0.329    23.635 r  lsd_0/angle_2[7]_i_78/O
                         net (fo=1, routed)           0.436    24.071    lsd_0/angle_2[7]_i_78_n_0
    SLICE_X80Y89         LUT3 (Prop_lut3_I2_O)        0.326    24.397 f  lsd_0/angle_2[7]_i_31/O
                         net (fo=3, routed)           0.564    24.962    lsd_0/angle_2[7]_i_31_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I4_O)        0.124    25.086 r  lsd_0/angle_2[7]_i_7/O
                         net (fo=1, routed)           0.495    25.581    lsd_0/angle_2[7]_i_7_n_0
    SLICE_X83Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.979 r  lsd_0/angle_2_reg[7]_i_3/CO[3]
                         net (fo=25, routed)          1.190    27.169    lsd_0/stp_1/CO[0]
    SLICE_X86Y86         LUT4 (Prop_lut4_I1_O)        0.146    27.315 r  lsd_0/stp_1/memory_reg_i_39/O
                         net (fo=4, routed)           0.959    28.274    lsd_0/stp_1/memory_reg_i_39_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I0_O)        0.328    28.602 r  lsd_0/stp_1/memory_reg_i_51/O
                         net (fo=1, routed)           0.000    28.602    lsd_0/stp_1/memory_reg_i_51_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.000 r  lsd_0/stp_1/memory_reg_i_38/CO[3]
                         net (fo=7, routed)           1.319    30.318    lsd_0/stp_1/angle_diff6_return4
    SLICE_X84Y84         LUT3 (Prop_lut3_I1_O)        0.152    30.470 r  lsd_0/stp_1/memory_reg_i_31/O
                         net (fo=1, routed)           0.000    30.470    lsd_0/stp_1/memory_reg_i_31_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.559    31.029 r  lsd_0/stp_1/memory_reg_i_21/O[3]
                         net (fo=1, routed)           0.641    31.671    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[3]
    SLICE_X85Y84         LUT5 (Prop_lut5_I3_O)        0.306    31.977 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.485    32.462    lsd_0/ram_0/memory_reg_i_15
    SLICE_X85Y84         LUT6 (Prop_lut6_I0_O)        0.124    32.586 f  lsd_0/ram_0/memory_reg_i_16/O
                         net (fo=4, routed)           0.593    33.179    lsd_0/stp_1/max_dist_reg[19]_2
    SLICE_X89Y81         LUT6 (Prop_lut6_I5_O)        0.124    33.303 f  lsd_0/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.726    34.029    lsd_0/stp_1/memory_reg_i_15_n_0
    SLICE_X93Y76         LUT6 (Prop_lut6_I1_O)        0.124    34.153 r  lsd_0/stp_1/ram_wr_data[75]_i_1/O
                         net (fo=76, routed)          1.119    35.272    lsd_0/stp_1_n_422
    SLICE_X89Y83         FDRE                                         r  lsd_0/ram_wr_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.542    38.780    lsd_0/clk_out1
    SLICE_X89Y83         FDRE                                         r  lsd_0/ram_wr_data_reg[1]/C
                         clock pessimism              0.614    39.394    
                         clock uncertainty           -0.090    39.304    
    SLICE_X89Y83         FDRE (Setup_fdre_C_R)       -0.429    38.875    lsd_0/ram_wr_data_reg[1]
  -------------------------------------------------------------------
                         required time                         38.875    
                         arrival time                         -35.272    
  -------------------------------------------------------------------
                         slack                                  3.603    

Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_0/ram_wr_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        35.754ns  (logic 10.331ns (28.895%)  route 25.423ns (71.105%))
  Logic Levels:           37  (CARRY4=12 LUT2=1 LUT3=5 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.220ns = ( 38.780 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.780    -0.482    lsd_0/stp_1/clk_out1
    SLICE_X90Y87         FDRE                                         r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDRE (Prop_fdre_C_Q)         0.518     0.036 r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/Q
                         net (fo=37, routed)          1.008     1.043    lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[48]_0[0]
    SLICE_X90Y85         LUT4 (Prop_lut4_I1_O)        0.124     1.167 r  lsd_0/stp_1/angle_1[7]_i_171/O
                         net (fo=1, routed)           0.000     1.167    lsd_0/stp_1/angle_1[7]_i_171_n_0
    SLICE_X90Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.680 r  lsd_0/stp_1/angle_1_reg[7]_i_160/CO[3]
                         net (fo=7, routed)           1.205     2.885    lsd_0/stp_1/angle_diff2_return4
    SLICE_X90Y86         LUT3 (Prop_lut3_I1_O)        0.153     3.038 r  lsd_0/stp_1/angle_1[7]_i_131/O
                         net (fo=1, routed)           0.000     3.038    lsd_0/stp_1/angle_1[7]_i_131_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395     3.433 f  lsd_0/stp_1/angle_1_reg[7]_i_73/O[3]
                         net (fo=6, routed)           1.092     4.525    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff2_return2[3]
    SLICE_X89Y88         LUT5 (Prop_lut5_I0_O)        0.307     4.832 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121/O
                         net (fo=1, routed)           0.815     5.647    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121_n_0
    SLICE_X92Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.771 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67/O
                         net (fo=3, routed)           0.558     6.329    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67_n_0
    SLICE_X89Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12/O
                         net (fo=1, routed)           0.710     7.163    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.561 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_4/CO[3]
                         net (fo=44, routed)          0.985     8.546    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_18_0[0]
    SLICE_X85Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.670 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[6]_i_4/O
                         net (fo=47, routed)          0.790     9.461    lsd_0/stp_1/angle_1_reg[6]_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.585 r  lsd_0/stp_1/angle_1[2]_i_2/O
                         net (fo=11, routed)          0.846    10.430    lsd_0/ram_0/angle_2_reg[7]_i_116_1
    SLICE_X82Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.554 r  lsd_0/ram_0/angle_2[7]_i_201/O
                         net (fo=1, routed)           0.000    10.554    lsd_0/stp_1/angle_2[7]_i_154_0[1]
    SLICE_X82Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.087 r  lsd_0/stp_1/angle_2_reg[7]_i_184/CO[3]
                         net (fo=7, routed)           0.834    11.921    lsd_0/stp_1/angle_diff9_return4
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.045 r  lsd_0/stp_1/angle_2[7]_i_153/O
                         net (fo=1, routed)           0.520    12.565    lsd_0/stp_1/angle_2[7]_i_153_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.072 r  lsd_0/stp_1/angle_2_reg[7]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.072    lsd_0/stp_1/angle_2_reg[7]_i_124_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.294 f  lsd_0/stp_1/angle_2_reg[7]_i_118/O[0]
                         net (fo=6, routed)           1.018    14.312    lsd_0/angle_diff9_return2[4]
    SLICE_X80Y79         LUT5 (Prop_lut5_I4_O)        0.327    14.639 r  lsd_0/angle_2[7]_i_150/O
                         net (fo=1, routed)           0.441    15.080    lsd_0/angle_2[7]_i_150_n_0
    SLICE_X80Y79         LUT3 (Prop_lut3_I1_O)        0.326    15.406 r  lsd_0/angle_2[7]_i_121/O
                         net (fo=3, routed)           0.453    15.858    lsd_0/angle_2[7]_i_121_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.124    15.982 r  lsd_0/angle_2[7]_i_57/O
                         net (fo=1, routed)           0.494    16.476    lsd_0/angle_2[7]_i_57_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.874 r  lsd_0/angle_2_reg[7]_i_24/CO[3]
                         net (fo=16, routed)          1.301    18.175    lsd_0/stp_1/angle_2_reg[0]_1[0]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    18.299 r  lsd_0/stp_1/angle_1[7]_i_8/O
                         net (fo=8, routed)           0.963    19.262    lsd_0/stp_1/angle_1[7]_i_8_n_0
    SLICE_X84Y90         LUT4 (Prop_lut4_I0_O)        0.124    19.386 r  lsd_0/stp_1/angle_2[7]_i_167/O
                         net (fo=1, routed)           0.324    19.710    lsd_0/stp_1/angle_2[7]_i_167_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.095 r  lsd_0/stp_1/angle_2_reg[7]_i_126/CO[3]
                         net (fo=7, routed)           0.874    20.968    lsd_0/stp_1/angle_diff11_return4
    SLICE_X81Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.092 r  lsd_0/stp_1/angle_2[7]_i_89/O
                         net (fo=1, routed)           0.480    21.573    lsd_0/stp_1/angle_2[7]_i_89_n_0
    SLICE_X82Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    22.120 f  lsd_0/stp_1/angle_2_reg[7]_i_38/O[2]
                         net (fo=6, routed)           1.186    23.306    lsd_0/angle_diff11_return2[2]
    SLICE_X80Y89         LUT5 (Prop_lut5_I3_O)        0.329    23.635 r  lsd_0/angle_2[7]_i_78/O
                         net (fo=1, routed)           0.436    24.071    lsd_0/angle_2[7]_i_78_n_0
    SLICE_X80Y89         LUT3 (Prop_lut3_I2_O)        0.326    24.397 f  lsd_0/angle_2[7]_i_31/O
                         net (fo=3, routed)           0.564    24.962    lsd_0/angle_2[7]_i_31_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I4_O)        0.124    25.086 r  lsd_0/angle_2[7]_i_7/O
                         net (fo=1, routed)           0.495    25.581    lsd_0/angle_2[7]_i_7_n_0
    SLICE_X83Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.979 r  lsd_0/angle_2_reg[7]_i_3/CO[3]
                         net (fo=25, routed)          1.190    27.169    lsd_0/stp_1/CO[0]
    SLICE_X86Y86         LUT4 (Prop_lut4_I1_O)        0.146    27.315 r  lsd_0/stp_1/memory_reg_i_39/O
                         net (fo=4, routed)           0.959    28.274    lsd_0/stp_1/memory_reg_i_39_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I0_O)        0.328    28.602 r  lsd_0/stp_1/memory_reg_i_51/O
                         net (fo=1, routed)           0.000    28.602    lsd_0/stp_1/memory_reg_i_51_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.000 r  lsd_0/stp_1/memory_reg_i_38/CO[3]
                         net (fo=7, routed)           1.319    30.318    lsd_0/stp_1/angle_diff6_return4
    SLICE_X84Y84         LUT3 (Prop_lut3_I1_O)        0.152    30.470 r  lsd_0/stp_1/memory_reg_i_31/O
                         net (fo=1, routed)           0.000    30.470    lsd_0/stp_1/memory_reg_i_31_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.559    31.029 r  lsd_0/stp_1/memory_reg_i_21/O[3]
                         net (fo=1, routed)           0.641    31.671    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[3]
    SLICE_X85Y84         LUT5 (Prop_lut5_I3_O)        0.306    31.977 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.485    32.462    lsd_0/ram_0/memory_reg_i_15
    SLICE_X85Y84         LUT6 (Prop_lut6_I0_O)        0.124    32.586 f  lsd_0/ram_0/memory_reg_i_16/O
                         net (fo=4, routed)           0.593    33.179    lsd_0/stp_1/max_dist_reg[19]_2
    SLICE_X89Y81         LUT6 (Prop_lut6_I5_O)        0.124    33.303 f  lsd_0/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.726    34.029    lsd_0/stp_1/memory_reg_i_15_n_0
    SLICE_X93Y76         LUT6 (Prop_lut6_I1_O)        0.124    34.153 r  lsd_0/stp_1/ram_wr_data[75]_i_1/O
                         net (fo=76, routed)          1.119    35.272    lsd_0/stp_1_n_422
    SLICE_X89Y83         FDRE                                         r  lsd_0/ram_wr_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.542    38.780    lsd_0/clk_out1
    SLICE_X89Y83         FDRE                                         r  lsd_0/ram_wr_data_reg[4]/C
                         clock pessimism              0.614    39.394    
                         clock uncertainty           -0.090    39.304    
    SLICE_X89Y83         FDRE (Setup_fdre_C_R)       -0.429    38.875    lsd_0/ram_wr_data_reg[4]
  -------------------------------------------------------------------
                         required time                         38.875    
                         arrival time                         -35.272    
  -------------------------------------------------------------------
                         slack                                  3.603    

Slack (MET) :             3.605ns  (required time - arrival time)
  Source:                 lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_0/ram_wr_data_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        35.751ns  (logic 10.331ns (28.897%)  route 25.420ns (71.103%))
  Logic Levels:           37  (CARRY4=12 LUT2=1 LUT3=5 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.221ns = ( 38.779 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.780    -0.482    lsd_0/stp_1/clk_out1
    SLICE_X90Y87         FDRE                                         r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDRE (Prop_fdre_C_Q)         0.518     0.036 r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/Q
                         net (fo=37, routed)          1.008     1.043    lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[48]_0[0]
    SLICE_X90Y85         LUT4 (Prop_lut4_I1_O)        0.124     1.167 r  lsd_0/stp_1/angle_1[7]_i_171/O
                         net (fo=1, routed)           0.000     1.167    lsd_0/stp_1/angle_1[7]_i_171_n_0
    SLICE_X90Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.680 r  lsd_0/stp_1/angle_1_reg[7]_i_160/CO[3]
                         net (fo=7, routed)           1.205     2.885    lsd_0/stp_1/angle_diff2_return4
    SLICE_X90Y86         LUT3 (Prop_lut3_I1_O)        0.153     3.038 r  lsd_0/stp_1/angle_1[7]_i_131/O
                         net (fo=1, routed)           0.000     3.038    lsd_0/stp_1/angle_1[7]_i_131_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395     3.433 f  lsd_0/stp_1/angle_1_reg[7]_i_73/O[3]
                         net (fo=6, routed)           1.092     4.525    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff2_return2[3]
    SLICE_X89Y88         LUT5 (Prop_lut5_I0_O)        0.307     4.832 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121/O
                         net (fo=1, routed)           0.815     5.647    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121_n_0
    SLICE_X92Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.771 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67/O
                         net (fo=3, routed)           0.558     6.329    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67_n_0
    SLICE_X89Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12/O
                         net (fo=1, routed)           0.710     7.163    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.561 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_4/CO[3]
                         net (fo=44, routed)          0.985     8.546    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_18_0[0]
    SLICE_X85Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.670 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[6]_i_4/O
                         net (fo=47, routed)          0.790     9.461    lsd_0/stp_1/angle_1_reg[6]_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.585 r  lsd_0/stp_1/angle_1[2]_i_2/O
                         net (fo=11, routed)          0.846    10.430    lsd_0/ram_0/angle_2_reg[7]_i_116_1
    SLICE_X82Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.554 r  lsd_0/ram_0/angle_2[7]_i_201/O
                         net (fo=1, routed)           0.000    10.554    lsd_0/stp_1/angle_2[7]_i_154_0[1]
    SLICE_X82Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.087 r  lsd_0/stp_1/angle_2_reg[7]_i_184/CO[3]
                         net (fo=7, routed)           0.834    11.921    lsd_0/stp_1/angle_diff9_return4
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.045 r  lsd_0/stp_1/angle_2[7]_i_153/O
                         net (fo=1, routed)           0.520    12.565    lsd_0/stp_1/angle_2[7]_i_153_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.072 r  lsd_0/stp_1/angle_2_reg[7]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.072    lsd_0/stp_1/angle_2_reg[7]_i_124_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.294 f  lsd_0/stp_1/angle_2_reg[7]_i_118/O[0]
                         net (fo=6, routed)           1.018    14.312    lsd_0/angle_diff9_return2[4]
    SLICE_X80Y79         LUT5 (Prop_lut5_I4_O)        0.327    14.639 r  lsd_0/angle_2[7]_i_150/O
                         net (fo=1, routed)           0.441    15.080    lsd_0/angle_2[7]_i_150_n_0
    SLICE_X80Y79         LUT3 (Prop_lut3_I1_O)        0.326    15.406 r  lsd_0/angle_2[7]_i_121/O
                         net (fo=3, routed)           0.453    15.858    lsd_0/angle_2[7]_i_121_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.124    15.982 r  lsd_0/angle_2[7]_i_57/O
                         net (fo=1, routed)           0.494    16.476    lsd_0/angle_2[7]_i_57_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.874 r  lsd_0/angle_2_reg[7]_i_24/CO[3]
                         net (fo=16, routed)          1.301    18.175    lsd_0/stp_1/angle_2_reg[0]_1[0]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    18.299 r  lsd_0/stp_1/angle_1[7]_i_8/O
                         net (fo=8, routed)           0.963    19.262    lsd_0/stp_1/angle_1[7]_i_8_n_0
    SLICE_X84Y90         LUT4 (Prop_lut4_I0_O)        0.124    19.386 r  lsd_0/stp_1/angle_2[7]_i_167/O
                         net (fo=1, routed)           0.324    19.710    lsd_0/stp_1/angle_2[7]_i_167_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.095 r  lsd_0/stp_1/angle_2_reg[7]_i_126/CO[3]
                         net (fo=7, routed)           0.874    20.968    lsd_0/stp_1/angle_diff11_return4
    SLICE_X81Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.092 r  lsd_0/stp_1/angle_2[7]_i_89/O
                         net (fo=1, routed)           0.480    21.573    lsd_0/stp_1/angle_2[7]_i_89_n_0
    SLICE_X82Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    22.120 f  lsd_0/stp_1/angle_2_reg[7]_i_38/O[2]
                         net (fo=6, routed)           1.186    23.306    lsd_0/angle_diff11_return2[2]
    SLICE_X80Y89         LUT5 (Prop_lut5_I3_O)        0.329    23.635 r  lsd_0/angle_2[7]_i_78/O
                         net (fo=1, routed)           0.436    24.071    lsd_0/angle_2[7]_i_78_n_0
    SLICE_X80Y89         LUT3 (Prop_lut3_I2_O)        0.326    24.397 f  lsd_0/angle_2[7]_i_31/O
                         net (fo=3, routed)           0.564    24.962    lsd_0/angle_2[7]_i_31_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I4_O)        0.124    25.086 r  lsd_0/angle_2[7]_i_7/O
                         net (fo=1, routed)           0.495    25.581    lsd_0/angle_2[7]_i_7_n_0
    SLICE_X83Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.979 r  lsd_0/angle_2_reg[7]_i_3/CO[3]
                         net (fo=25, routed)          1.190    27.169    lsd_0/stp_1/CO[0]
    SLICE_X86Y86         LUT4 (Prop_lut4_I1_O)        0.146    27.315 r  lsd_0/stp_1/memory_reg_i_39/O
                         net (fo=4, routed)           0.959    28.274    lsd_0/stp_1/memory_reg_i_39_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I0_O)        0.328    28.602 r  lsd_0/stp_1/memory_reg_i_51/O
                         net (fo=1, routed)           0.000    28.602    lsd_0/stp_1/memory_reg_i_51_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.000 r  lsd_0/stp_1/memory_reg_i_38/CO[3]
                         net (fo=7, routed)           1.319    30.318    lsd_0/stp_1/angle_diff6_return4
    SLICE_X84Y84         LUT3 (Prop_lut3_I1_O)        0.152    30.470 r  lsd_0/stp_1/memory_reg_i_31/O
                         net (fo=1, routed)           0.000    30.470    lsd_0/stp_1/memory_reg_i_31_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.559    31.029 r  lsd_0/stp_1/memory_reg_i_21/O[3]
                         net (fo=1, routed)           0.641    31.671    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[3]
    SLICE_X85Y84         LUT5 (Prop_lut5_I3_O)        0.306    31.977 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.485    32.462    lsd_0/ram_0/memory_reg_i_15
    SLICE_X85Y84         LUT6 (Prop_lut6_I0_O)        0.124    32.586 f  lsd_0/ram_0/memory_reg_i_16/O
                         net (fo=4, routed)           0.593    33.179    lsd_0/stp_1/max_dist_reg[19]_2
    SLICE_X89Y81         LUT6 (Prop_lut6_I5_O)        0.124    33.303 f  lsd_0/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.726    34.029    lsd_0/stp_1/memory_reg_i_15_n_0
    SLICE_X93Y76         LUT6 (Prop_lut6_I1_O)        0.124    34.153 r  lsd_0/stp_1/ram_wr_data[75]_i_1/O
                         net (fo=76, routed)          1.116    35.269    lsd_0/stp_1_n_422
    SLICE_X85Y82         FDRE                                         r  lsd_0/ram_wr_data_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.541    38.779    lsd_0/clk_out1
    SLICE_X85Y82         FDRE                                         r  lsd_0/ram_wr_data_reg[15]/C
                         clock pessimism              0.614    39.393    
                         clock uncertainty           -0.090    39.303    
    SLICE_X85Y82         FDRE (Setup_fdre_C_R)       -0.429    38.874    lsd_0/ram_wr_data_reg[15]
  -------------------------------------------------------------------
                         required time                         38.874    
                         arrival time                         -35.269    
  -------------------------------------------------------------------
                         slack                                  3.605    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_0/ram_wr_data_reg[72]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        35.619ns  (logic 10.331ns (29.004%)  route 25.288ns (70.995%))
  Logic Levels:           37  (CARRY4=12 LUT2=1 LUT3=5 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.230ns = ( 38.770 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.780    -0.482    lsd_0/stp_1/clk_out1
    SLICE_X90Y87         FDRE                                         r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDRE (Prop_fdre_C_Q)         0.518     0.036 r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/Q
                         net (fo=37, routed)          1.008     1.043    lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[48]_0[0]
    SLICE_X90Y85         LUT4 (Prop_lut4_I1_O)        0.124     1.167 r  lsd_0/stp_1/angle_1[7]_i_171/O
                         net (fo=1, routed)           0.000     1.167    lsd_0/stp_1/angle_1[7]_i_171_n_0
    SLICE_X90Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.680 r  lsd_0/stp_1/angle_1_reg[7]_i_160/CO[3]
                         net (fo=7, routed)           1.205     2.885    lsd_0/stp_1/angle_diff2_return4
    SLICE_X90Y86         LUT3 (Prop_lut3_I1_O)        0.153     3.038 r  lsd_0/stp_1/angle_1[7]_i_131/O
                         net (fo=1, routed)           0.000     3.038    lsd_0/stp_1/angle_1[7]_i_131_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395     3.433 f  lsd_0/stp_1/angle_1_reg[7]_i_73/O[3]
                         net (fo=6, routed)           1.092     4.525    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff2_return2[3]
    SLICE_X89Y88         LUT5 (Prop_lut5_I0_O)        0.307     4.832 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121/O
                         net (fo=1, routed)           0.815     5.647    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121_n_0
    SLICE_X92Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.771 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67/O
                         net (fo=3, routed)           0.558     6.329    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67_n_0
    SLICE_X89Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12/O
                         net (fo=1, routed)           0.710     7.163    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.561 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_4/CO[3]
                         net (fo=44, routed)          0.985     8.546    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_18_0[0]
    SLICE_X85Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.670 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[6]_i_4/O
                         net (fo=47, routed)          0.790     9.461    lsd_0/stp_1/angle_1_reg[6]_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.585 r  lsd_0/stp_1/angle_1[2]_i_2/O
                         net (fo=11, routed)          0.846    10.430    lsd_0/ram_0/angle_2_reg[7]_i_116_1
    SLICE_X82Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.554 r  lsd_0/ram_0/angle_2[7]_i_201/O
                         net (fo=1, routed)           0.000    10.554    lsd_0/stp_1/angle_2[7]_i_154_0[1]
    SLICE_X82Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.087 r  lsd_0/stp_1/angle_2_reg[7]_i_184/CO[3]
                         net (fo=7, routed)           0.834    11.921    lsd_0/stp_1/angle_diff9_return4
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.045 r  lsd_0/stp_1/angle_2[7]_i_153/O
                         net (fo=1, routed)           0.520    12.565    lsd_0/stp_1/angle_2[7]_i_153_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.072 r  lsd_0/stp_1/angle_2_reg[7]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.072    lsd_0/stp_1/angle_2_reg[7]_i_124_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.294 f  lsd_0/stp_1/angle_2_reg[7]_i_118/O[0]
                         net (fo=6, routed)           1.018    14.312    lsd_0/angle_diff9_return2[4]
    SLICE_X80Y79         LUT5 (Prop_lut5_I4_O)        0.327    14.639 r  lsd_0/angle_2[7]_i_150/O
                         net (fo=1, routed)           0.441    15.080    lsd_0/angle_2[7]_i_150_n_0
    SLICE_X80Y79         LUT3 (Prop_lut3_I1_O)        0.326    15.406 r  lsd_0/angle_2[7]_i_121/O
                         net (fo=3, routed)           0.453    15.858    lsd_0/angle_2[7]_i_121_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.124    15.982 r  lsd_0/angle_2[7]_i_57/O
                         net (fo=1, routed)           0.494    16.476    lsd_0/angle_2[7]_i_57_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.874 r  lsd_0/angle_2_reg[7]_i_24/CO[3]
                         net (fo=16, routed)          1.301    18.175    lsd_0/stp_1/angle_2_reg[0]_1[0]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    18.299 r  lsd_0/stp_1/angle_1[7]_i_8/O
                         net (fo=8, routed)           0.963    19.262    lsd_0/stp_1/angle_1[7]_i_8_n_0
    SLICE_X84Y90         LUT4 (Prop_lut4_I0_O)        0.124    19.386 r  lsd_0/stp_1/angle_2[7]_i_167/O
                         net (fo=1, routed)           0.324    19.710    lsd_0/stp_1/angle_2[7]_i_167_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.095 r  lsd_0/stp_1/angle_2_reg[7]_i_126/CO[3]
                         net (fo=7, routed)           0.874    20.968    lsd_0/stp_1/angle_diff11_return4
    SLICE_X81Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.092 r  lsd_0/stp_1/angle_2[7]_i_89/O
                         net (fo=1, routed)           0.480    21.573    lsd_0/stp_1/angle_2[7]_i_89_n_0
    SLICE_X82Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    22.120 f  lsd_0/stp_1/angle_2_reg[7]_i_38/O[2]
                         net (fo=6, routed)           1.186    23.306    lsd_0/angle_diff11_return2[2]
    SLICE_X80Y89         LUT5 (Prop_lut5_I3_O)        0.329    23.635 r  lsd_0/angle_2[7]_i_78/O
                         net (fo=1, routed)           0.436    24.071    lsd_0/angle_2[7]_i_78_n_0
    SLICE_X80Y89         LUT3 (Prop_lut3_I2_O)        0.326    24.397 f  lsd_0/angle_2[7]_i_31/O
                         net (fo=3, routed)           0.564    24.962    lsd_0/angle_2[7]_i_31_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I4_O)        0.124    25.086 r  lsd_0/angle_2[7]_i_7/O
                         net (fo=1, routed)           0.495    25.581    lsd_0/angle_2[7]_i_7_n_0
    SLICE_X83Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.979 r  lsd_0/angle_2_reg[7]_i_3/CO[3]
                         net (fo=25, routed)          1.190    27.169    lsd_0/stp_1/CO[0]
    SLICE_X86Y86         LUT4 (Prop_lut4_I1_O)        0.146    27.315 r  lsd_0/stp_1/memory_reg_i_39/O
                         net (fo=4, routed)           0.959    28.274    lsd_0/stp_1/memory_reg_i_39_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I0_O)        0.328    28.602 r  lsd_0/stp_1/memory_reg_i_51/O
                         net (fo=1, routed)           0.000    28.602    lsd_0/stp_1/memory_reg_i_51_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.000 r  lsd_0/stp_1/memory_reg_i_38/CO[3]
                         net (fo=7, routed)           1.319    30.318    lsd_0/stp_1/angle_diff6_return4
    SLICE_X84Y84         LUT3 (Prop_lut3_I1_O)        0.152    30.470 r  lsd_0/stp_1/memory_reg_i_31/O
                         net (fo=1, routed)           0.000    30.470    lsd_0/stp_1/memory_reg_i_31_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.559    31.029 r  lsd_0/stp_1/memory_reg_i_21/O[3]
                         net (fo=1, routed)           0.641    31.671    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[3]
    SLICE_X85Y84         LUT5 (Prop_lut5_I3_O)        0.306    31.977 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.485    32.462    lsd_0/ram_0/memory_reg_i_15
    SLICE_X85Y84         LUT6 (Prop_lut6_I0_O)        0.124    32.586 f  lsd_0/ram_0/memory_reg_i_16/O
                         net (fo=4, routed)           0.593    33.179    lsd_0/stp_1/max_dist_reg[19]_2
    SLICE_X89Y81         LUT6 (Prop_lut6_I5_O)        0.124    33.303 f  lsd_0/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.726    34.029    lsd_0/stp_1/memory_reg_i_15_n_0
    SLICE_X93Y76         LUT6 (Prop_lut6_I1_O)        0.124    34.153 r  lsd_0/stp_1/ram_wr_data[75]_i_1/O
                         net (fo=76, routed)          0.983    35.136    lsd_0/stp_1_n_422
    SLICE_X82Y74         FDRE                                         r  lsd_0/ram_wr_data_reg[72]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.532    38.770    lsd_0/clk_out1
    SLICE_X82Y74         FDRE                                         r  lsd_0/ram_wr_data_reg[72]/C
                         clock pessimism              0.614    39.384    
                         clock uncertainty           -0.090    39.294    
    SLICE_X82Y74         FDRE (Setup_fdre_C_R)       -0.524    38.770    lsd_0/ram_wr_data_reg[72]
  -------------------------------------------------------------------
                         required time                         38.770    
                         arrival time                         -35.136    
  -------------------------------------------------------------------
                         slack                                  3.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 lsd_1/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_1/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.551%)  route 0.216ns (60.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.584ns
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.690    -0.407    lsd_1/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/clk_out1
    SLICE_X105Y111       FDSE                                         r  lsd_1/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y111       FDSE (Prop_fdse_C_Q)         0.141    -0.266 r  lsd_1/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[4]/Q
                         net (fo=8, routed)           0.216    -0.050    lsd_1/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/Q[4]
    RAMB18_X5Y44         RAMB18E1                                     r  lsd_1/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.004    -0.584    lsd_1/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/clk_out1
    RAMB18_X5Y44         RAMB18E1                                     r  lsd_1/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/CLKARDCLK
                         clock pessimism              0.233    -0.351    
    RAMB18_X5Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.168    lsd_1/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.605ns
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    -0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.710    -0.387    rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.141    -0.246 r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.190    rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y121       FDPE                                         r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.984    -0.605    rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.218    -0.387    
    SLICE_X113Y121       FDPE (Hold_fdpe_C_D)         0.075    -0.312    rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 lsd_0/stp_1/ca_0/out_hcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_0/stp_1/out_hcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.626ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.689    -0.408    lsd_0/stp_1/ca_0/clk_out1
    SLICE_X91Y107        FDRE                                         r  lsd_0/stp_1/ca_0/out_hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  lsd_0/stp_1/ca_0/out_hcnt_reg[5]/Q
                         net (fo=1, routed)           0.056    -0.211    lsd_0/stp_1/ca_0_n_4
    SLICE_X91Y107        FDRE                                         r  lsd_0/stp_1/out_hcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.963    -0.626    lsd_0/stp_1/clk_out1
    SLICE_X91Y107        FDRE                                         r  lsd_0/stp_1/out_hcnt_reg[5]/C
                         clock pessimism              0.218    -0.408    
    SLICE_X91Y107        FDRE (Hold_fdre_C_D)         0.071    -0.337    lsd_0/stp_1/out_hcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 xors_0/state_1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xors_0/state_0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.678ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.639    -0.458    xors_0/clk_out1
    SLICE_X110Y99        FDRE                                         r  xors_0/state_1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.317 r  xors_0/state_1_reg[17]/Q
                         net (fo=2, routed)           0.058    -0.259    xors_0/state_1[17]
    SLICE_X110Y99        FDRE                                         r  xors_0/state_0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.911    -0.678    xors_0/clk_out1
    SLICE_X110Y99        FDRE                                         r  xors_0/state_0_reg[17]/C
                         clock pessimism              0.220    -0.458    
    SLICE_X110Y99        FDRE (Hold_fdre_C_D)         0.071    -0.387    xors_0/state_0_reg[17]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.709    -0.388    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDPE (Prop_fdpe_C_Q)         0.141    -0.247 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.181    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.981    -0.608    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.220    -0.388    
    SLICE_X106Y121       FDPE (Hold_fdpe_C_D)         0.075    -0.313    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 lsd_1/gau_0/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_1/gau_0/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.779%)  route 0.232ns (62.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.578ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.693    -0.404    lsd_1/gau_0/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/clk_out1
    SLICE_X105Y102       FDRE                                         r  lsd_1/gau_0/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y102       FDRE (Prop_fdre_C_Q)         0.141    -0.263 r  lsd_1/gau_0/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[8]/Q
                         net (fo=3, routed)           0.232    -0.030    lsd_1/gau_0/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_0[8]
    RAMB18_X5Y41         RAMB18E1                                     r  lsd_1/gau_0/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.010    -0.578    lsd_1/gau_0/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/clk_out1
    RAMB18_X5Y41         RAMB18E1                                     r  lsd_1/gau_0/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/CLKBWRCLK
                         clock pessimism              0.233    -0.345    
    RAMB18_X5Y41         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.162    lsd_1/gau_0/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 xors_0/state_1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xors_0/state_0_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.678ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.639    -0.458    xors_0/clk_out1
    SLICE_X111Y99        FDRE                                         r  xors_0/state_1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.317 r  xors_0/state_1_reg[18]/Q
                         net (fo=2, routed)           0.067    -0.250    xors_0/state_1[18]
    SLICE_X111Y99        FDRE                                         r  xors_0/state_0_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.911    -0.678    xors_0/clk_out1
    SLICE_X111Y99        FDRE                                         r  xors_0/state_0_reg[18]/C
                         clock pessimism              0.220    -0.458    
    SLICE_X111Y99        FDRE (Hold_fdre_C_D)         0.075    -0.383    xors_0/state_0_reg[18]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 xors_0/state_1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xors_0/state_0_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.678ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.639    -0.458    xors_0/clk_out1
    SLICE_X113Y99        FDRE                                         r  xors_0/state_1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.317 r  xors_0/state_1_reg[21]/Q
                         net (fo=2, routed)           0.067    -0.250    xors_0/state_1[21]
    SLICE_X113Y99        FDRE                                         r  xors_0/state_0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.911    -0.678    xors_0/clk_out1
    SLICE_X113Y99        FDRE                                         r  xors_0/state_0_reg[21]/C
                         clock pessimism              0.220    -0.458    
    SLICE_X113Y99        FDRE (Hold_fdre_C_D)         0.075    -0.383    xors_0/state_0_reg[21]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 xors_0/state_1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xors_0/state_0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.592ns
    Source Clock Delay      (SCD):    -0.376ns
    Clock Pessimism Removal (CPR):    -0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.721    -0.376    xors_0/clk_out1
    SLICE_X111Y101       FDRE                                         r  xors_0/state_1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.235 r  xors_0/state_1_reg[16]/Q
                         net (fo=2, routed)           0.067    -0.168    xors_0/state_1[16]
    SLICE_X111Y101       FDRE                                         r  xors_0/state_0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.997    -0.592    xors_0/clk_out1
    SLICE_X111Y101       FDRE                                         r  xors_0/state_0_reg[16]/C
                         clock pessimism              0.216    -0.376    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.075    -0.301    xors_0/state_0_reg[16]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 xors_0/state_1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xors_0/state_0_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.592ns
    Source Clock Delay      (SCD):    -0.376ns
    Clock Pessimism Removal (CPR):    -0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.721    -0.376    xors_0/clk_out1
    SLICE_X111Y100       FDRE                                         r  xors_0/state_1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDRE (Prop_fdre_C_Q)         0.141    -0.235 r  xors_0/state_1_reg[22]/Q
                         net (fo=2, routed)           0.067    -0.168    xors_0/state_1[22]
    SLICE_X111Y100       FDRE                                         r  xors_0/state_0_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.997    -0.592    xors_0/clk_out1
    SLICE_X111Y100       FDRE                                         r  xors_0/state_0_reg[22]/C
                         clock pessimism              0.216    -0.376    
    SLICE_X111Y100       FDRE (Hold_fdre_C_D)         0.075    -0.301    xors_0/state_0_reg[22]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X4Y24     lsd_1/ram_0/memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X4Y23     lsd_1/ram_0/memory_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X4Y25     lsd_1/ram_0/memory_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X3Y26     lsd_1/ram_0/memory_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X4Y16     lsd_0/ram_0/memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X5Y24     lsd_1/ram_0/memory_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X4Y15     lsd_0/ram_0/memory_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X5Y25     lsd_1/ram_0/memory_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X5Y14     lsd_0/ram_0/memory_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X3Y24     lsd_1/ram_0/memory_reg_6/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            5.000         20.000      15.000     MMCME2_ADV_X1Y2  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            5.000         20.000      15.000     MMCME2_ADV_X1Y2  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X100Y111   lsd_1/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X100Y111   lsd_1/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X100Y91    lsd_0/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X100Y91    lsd_0/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X100Y91    lsd_0/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X100Y91    lsd_0/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X100Y111   lsd_1/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X100Y111   lsd_1/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            5.000         20.000      15.000     MMCME2_ADV_X1Y2  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            5.000         20.000      15.000     MMCME2_ADV_X1Y2  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X100Y111   lsd_1/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X100Y111   lsd_1/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X100Y111   lsd_1/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X100Y111   lsd_1/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X100Y91    lsd_0/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X100Y91    lsd_0/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X100Y91    lsd_0/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X100Y91    lsd_0/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  FeedbackClkOut
  To Clock:  FeedbackClkOut

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       36.826ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FeedbackClkOut
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFR/I               n/a            3.174         40.000      36.826     BUFR_X1Y8        rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.Deskew/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.Deskew/O }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkInX5
  To Clock:  PixelClkInX5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkInX5
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y128    rgb2dvi_1/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y127    rgb2dvi_1/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y126    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y125    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y130    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y129    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y122    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y121    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     BUFR/I              n/a            1.666         8.000       6.334      BUFR_X1Y9        rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/I
Min Period  n/a     BUFIO/I             n/a            1.666         8.000       6.334      BUFIO_X1Y9       rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.SerialClkBuffer/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 16.000 }
Period(ns):         40.000
Sources:            { rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O }

Check Type  Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         40.000      38.333     OLOGIC_X1Y128  rgb2dvi_1/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         40.000      38.333     OLOGIC_X1Y127  rgb2dvi_1/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         40.000      38.333     OLOGIC_X1Y126  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         40.000      38.333     OLOGIC_X1Y125  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         40.000      38.333     OLOGIC_X1Y130  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         40.000      38.333     OLOGIC_X1Y129  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         40.000      38.333     OLOGIC_X1Y122  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         40.000      38.333     OLOGIC_X1Y121  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.448ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.448ns  (required time - arrival time)
  Source:                 lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_0/ram_wr_data_reg[75]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        35.806ns  (logic 10.331ns (28.853%)  route 25.475ns (71.147%))
  Logic Levels:           37  (CARRY4=12 LUT2=1 LUT3=5 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.228ns = ( 38.772 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.780    -0.482    lsd_0/stp_1/clk_out1
    SLICE_X90Y87         FDRE                                         r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDRE (Prop_fdre_C_Q)         0.518     0.036 r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/Q
                         net (fo=37, routed)          1.008     1.043    lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[48]_0[0]
    SLICE_X90Y85         LUT4 (Prop_lut4_I1_O)        0.124     1.167 r  lsd_0/stp_1/angle_1[7]_i_171/O
                         net (fo=1, routed)           0.000     1.167    lsd_0/stp_1/angle_1[7]_i_171_n_0
    SLICE_X90Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.680 r  lsd_0/stp_1/angle_1_reg[7]_i_160/CO[3]
                         net (fo=7, routed)           1.205     2.885    lsd_0/stp_1/angle_diff2_return4
    SLICE_X90Y86         LUT3 (Prop_lut3_I1_O)        0.153     3.038 r  lsd_0/stp_1/angle_1[7]_i_131/O
                         net (fo=1, routed)           0.000     3.038    lsd_0/stp_1/angle_1[7]_i_131_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395     3.433 f  lsd_0/stp_1/angle_1_reg[7]_i_73/O[3]
                         net (fo=6, routed)           1.092     4.525    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff2_return2[3]
    SLICE_X89Y88         LUT5 (Prop_lut5_I0_O)        0.307     4.832 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121/O
                         net (fo=1, routed)           0.815     5.647    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121_n_0
    SLICE_X92Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.771 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67/O
                         net (fo=3, routed)           0.558     6.329    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67_n_0
    SLICE_X89Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12/O
                         net (fo=1, routed)           0.710     7.163    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.561 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_4/CO[3]
                         net (fo=44, routed)          0.985     8.546    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_18_0[0]
    SLICE_X85Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.670 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[6]_i_4/O
                         net (fo=47, routed)          0.790     9.461    lsd_0/stp_1/angle_1_reg[6]_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.585 r  lsd_0/stp_1/angle_1[2]_i_2/O
                         net (fo=11, routed)          0.846    10.430    lsd_0/ram_0/angle_2_reg[7]_i_116_1
    SLICE_X82Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.554 r  lsd_0/ram_0/angle_2[7]_i_201/O
                         net (fo=1, routed)           0.000    10.554    lsd_0/stp_1/angle_2[7]_i_154_0[1]
    SLICE_X82Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.087 r  lsd_0/stp_1/angle_2_reg[7]_i_184/CO[3]
                         net (fo=7, routed)           0.834    11.921    lsd_0/stp_1/angle_diff9_return4
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.045 r  lsd_0/stp_1/angle_2[7]_i_153/O
                         net (fo=1, routed)           0.520    12.565    lsd_0/stp_1/angle_2[7]_i_153_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.072 r  lsd_0/stp_1/angle_2_reg[7]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.072    lsd_0/stp_1/angle_2_reg[7]_i_124_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.294 f  lsd_0/stp_1/angle_2_reg[7]_i_118/O[0]
                         net (fo=6, routed)           1.018    14.312    lsd_0/angle_diff9_return2[4]
    SLICE_X80Y79         LUT5 (Prop_lut5_I4_O)        0.327    14.639 r  lsd_0/angle_2[7]_i_150/O
                         net (fo=1, routed)           0.441    15.080    lsd_0/angle_2[7]_i_150_n_0
    SLICE_X80Y79         LUT3 (Prop_lut3_I1_O)        0.326    15.406 r  lsd_0/angle_2[7]_i_121/O
                         net (fo=3, routed)           0.453    15.858    lsd_0/angle_2[7]_i_121_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.124    15.982 r  lsd_0/angle_2[7]_i_57/O
                         net (fo=1, routed)           0.494    16.476    lsd_0/angle_2[7]_i_57_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.874 r  lsd_0/angle_2_reg[7]_i_24/CO[3]
                         net (fo=16, routed)          1.301    18.175    lsd_0/stp_1/angle_2_reg[0]_1[0]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    18.299 r  lsd_0/stp_1/angle_1[7]_i_8/O
                         net (fo=8, routed)           0.963    19.262    lsd_0/stp_1/angle_1[7]_i_8_n_0
    SLICE_X84Y90         LUT4 (Prop_lut4_I0_O)        0.124    19.386 r  lsd_0/stp_1/angle_2[7]_i_167/O
                         net (fo=1, routed)           0.324    19.710    lsd_0/stp_1/angle_2[7]_i_167_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.095 r  lsd_0/stp_1/angle_2_reg[7]_i_126/CO[3]
                         net (fo=7, routed)           0.874    20.968    lsd_0/stp_1/angle_diff11_return4
    SLICE_X81Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.092 r  lsd_0/stp_1/angle_2[7]_i_89/O
                         net (fo=1, routed)           0.480    21.573    lsd_0/stp_1/angle_2[7]_i_89_n_0
    SLICE_X82Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    22.120 f  lsd_0/stp_1/angle_2_reg[7]_i_38/O[2]
                         net (fo=6, routed)           1.186    23.306    lsd_0/angle_diff11_return2[2]
    SLICE_X80Y89         LUT5 (Prop_lut5_I3_O)        0.329    23.635 r  lsd_0/angle_2[7]_i_78/O
                         net (fo=1, routed)           0.436    24.071    lsd_0/angle_2[7]_i_78_n_0
    SLICE_X80Y89         LUT3 (Prop_lut3_I2_O)        0.326    24.397 f  lsd_0/angle_2[7]_i_31/O
                         net (fo=3, routed)           0.564    24.962    lsd_0/angle_2[7]_i_31_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I4_O)        0.124    25.086 r  lsd_0/angle_2[7]_i_7/O
                         net (fo=1, routed)           0.495    25.581    lsd_0/angle_2[7]_i_7_n_0
    SLICE_X83Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.979 r  lsd_0/angle_2_reg[7]_i_3/CO[3]
                         net (fo=25, routed)          1.190    27.169    lsd_0/stp_1/CO[0]
    SLICE_X86Y86         LUT4 (Prop_lut4_I1_O)        0.146    27.315 r  lsd_0/stp_1/memory_reg_i_39/O
                         net (fo=4, routed)           0.959    28.274    lsd_0/stp_1/memory_reg_i_39_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I0_O)        0.328    28.602 r  lsd_0/stp_1/memory_reg_i_51/O
                         net (fo=1, routed)           0.000    28.602    lsd_0/stp_1/memory_reg_i_51_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.000 r  lsd_0/stp_1/memory_reg_i_38/CO[3]
                         net (fo=7, routed)           1.319    30.318    lsd_0/stp_1/angle_diff6_return4
    SLICE_X84Y84         LUT3 (Prop_lut3_I1_O)        0.152    30.470 r  lsd_0/stp_1/memory_reg_i_31/O
                         net (fo=1, routed)           0.000    30.470    lsd_0/stp_1/memory_reg_i_31_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.559    31.029 r  lsd_0/stp_1/memory_reg_i_21/O[3]
                         net (fo=1, routed)           0.641    31.671    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[3]
    SLICE_X85Y84         LUT5 (Prop_lut5_I3_O)        0.306    31.977 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.485    32.462    lsd_0/ram_0/memory_reg_i_15
    SLICE_X85Y84         LUT6 (Prop_lut6_I0_O)        0.124    32.586 f  lsd_0/ram_0/memory_reg_i_16/O
                         net (fo=4, routed)           0.593    33.179    lsd_0/stp_1/max_dist_reg[19]_2
    SLICE_X89Y81         LUT6 (Prop_lut6_I5_O)        0.124    33.303 f  lsd_0/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.726    34.029    lsd_0/stp_1/memory_reg_i_15_n_0
    SLICE_X93Y76         LUT6 (Prop_lut6_I1_O)        0.124    34.153 r  lsd_0/stp_1/ram_wr_data[75]_i_1/O
                         net (fo=76, routed)          1.171    35.324    lsd_0/stp_1_n_422
    SLICE_X82Y73         FDRE                                         r  lsd_0/ram_wr_data_reg[75]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.534    38.772    lsd_0/clk_out1
    SLICE_X82Y73         FDRE                                         r  lsd_0/ram_wr_data_reg[75]/C
                         clock pessimism              0.614    39.386    
                         clock uncertainty           -0.090    39.296    
    SLICE_X82Y73         FDRE (Setup_fdre_C_R)       -0.524    38.772    lsd_0/ram_wr_data_reg[75]
  -------------------------------------------------------------------
                         required time                         38.772    
                         arrival time                         -35.324    
  -------------------------------------------------------------------
                         slack                                  3.448    

Slack (MET) :             3.517ns  (required time - arrival time)
  Source:                 lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_0/ram_wr_data_reg[67]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        35.829ns  (logic 10.331ns (28.834%)  route 25.498ns (71.166%))
  Logic Levels:           37  (CARRY4=12 LUT2=1 LUT3=5 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.231ns = ( 38.769 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.780    -0.482    lsd_0/stp_1/clk_out1
    SLICE_X90Y87         FDRE                                         r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDRE (Prop_fdre_C_Q)         0.518     0.036 r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/Q
                         net (fo=37, routed)          1.008     1.043    lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[48]_0[0]
    SLICE_X90Y85         LUT4 (Prop_lut4_I1_O)        0.124     1.167 r  lsd_0/stp_1/angle_1[7]_i_171/O
                         net (fo=1, routed)           0.000     1.167    lsd_0/stp_1/angle_1[7]_i_171_n_0
    SLICE_X90Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.680 r  lsd_0/stp_1/angle_1_reg[7]_i_160/CO[3]
                         net (fo=7, routed)           1.205     2.885    lsd_0/stp_1/angle_diff2_return4
    SLICE_X90Y86         LUT3 (Prop_lut3_I1_O)        0.153     3.038 r  lsd_0/stp_1/angle_1[7]_i_131/O
                         net (fo=1, routed)           0.000     3.038    lsd_0/stp_1/angle_1[7]_i_131_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395     3.433 f  lsd_0/stp_1/angle_1_reg[7]_i_73/O[3]
                         net (fo=6, routed)           1.092     4.525    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff2_return2[3]
    SLICE_X89Y88         LUT5 (Prop_lut5_I0_O)        0.307     4.832 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121/O
                         net (fo=1, routed)           0.815     5.647    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121_n_0
    SLICE_X92Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.771 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67/O
                         net (fo=3, routed)           0.558     6.329    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67_n_0
    SLICE_X89Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12/O
                         net (fo=1, routed)           0.710     7.163    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.561 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_4/CO[3]
                         net (fo=44, routed)          0.985     8.546    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_18_0[0]
    SLICE_X85Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.670 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[6]_i_4/O
                         net (fo=47, routed)          0.790     9.461    lsd_0/stp_1/angle_1_reg[6]_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.585 r  lsd_0/stp_1/angle_1[2]_i_2/O
                         net (fo=11, routed)          0.846    10.430    lsd_0/ram_0/angle_2_reg[7]_i_116_1
    SLICE_X82Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.554 r  lsd_0/ram_0/angle_2[7]_i_201/O
                         net (fo=1, routed)           0.000    10.554    lsd_0/stp_1/angle_2[7]_i_154_0[1]
    SLICE_X82Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.087 r  lsd_0/stp_1/angle_2_reg[7]_i_184/CO[3]
                         net (fo=7, routed)           0.834    11.921    lsd_0/stp_1/angle_diff9_return4
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.045 r  lsd_0/stp_1/angle_2[7]_i_153/O
                         net (fo=1, routed)           0.520    12.565    lsd_0/stp_1/angle_2[7]_i_153_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.072 r  lsd_0/stp_1/angle_2_reg[7]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.072    lsd_0/stp_1/angle_2_reg[7]_i_124_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.294 f  lsd_0/stp_1/angle_2_reg[7]_i_118/O[0]
                         net (fo=6, routed)           1.018    14.312    lsd_0/angle_diff9_return2[4]
    SLICE_X80Y79         LUT5 (Prop_lut5_I4_O)        0.327    14.639 r  lsd_0/angle_2[7]_i_150/O
                         net (fo=1, routed)           0.441    15.080    lsd_0/angle_2[7]_i_150_n_0
    SLICE_X80Y79         LUT3 (Prop_lut3_I1_O)        0.326    15.406 r  lsd_0/angle_2[7]_i_121/O
                         net (fo=3, routed)           0.453    15.858    lsd_0/angle_2[7]_i_121_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.124    15.982 r  lsd_0/angle_2[7]_i_57/O
                         net (fo=1, routed)           0.494    16.476    lsd_0/angle_2[7]_i_57_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.874 r  lsd_0/angle_2_reg[7]_i_24/CO[3]
                         net (fo=16, routed)          1.301    18.175    lsd_0/stp_1/angle_2_reg[0]_1[0]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    18.299 r  lsd_0/stp_1/angle_1[7]_i_8/O
                         net (fo=8, routed)           0.963    19.262    lsd_0/stp_1/angle_1[7]_i_8_n_0
    SLICE_X84Y90         LUT4 (Prop_lut4_I0_O)        0.124    19.386 r  lsd_0/stp_1/angle_2[7]_i_167/O
                         net (fo=1, routed)           0.324    19.710    lsd_0/stp_1/angle_2[7]_i_167_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.095 r  lsd_0/stp_1/angle_2_reg[7]_i_126/CO[3]
                         net (fo=7, routed)           0.874    20.968    lsd_0/stp_1/angle_diff11_return4
    SLICE_X81Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.092 r  lsd_0/stp_1/angle_2[7]_i_89/O
                         net (fo=1, routed)           0.480    21.573    lsd_0/stp_1/angle_2[7]_i_89_n_0
    SLICE_X82Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    22.120 f  lsd_0/stp_1/angle_2_reg[7]_i_38/O[2]
                         net (fo=6, routed)           1.186    23.306    lsd_0/angle_diff11_return2[2]
    SLICE_X80Y89         LUT5 (Prop_lut5_I3_O)        0.329    23.635 r  lsd_0/angle_2[7]_i_78/O
                         net (fo=1, routed)           0.436    24.071    lsd_0/angle_2[7]_i_78_n_0
    SLICE_X80Y89         LUT3 (Prop_lut3_I2_O)        0.326    24.397 f  lsd_0/angle_2[7]_i_31/O
                         net (fo=3, routed)           0.564    24.962    lsd_0/angle_2[7]_i_31_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I4_O)        0.124    25.086 r  lsd_0/angle_2[7]_i_7/O
                         net (fo=1, routed)           0.495    25.581    lsd_0/angle_2[7]_i_7_n_0
    SLICE_X83Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.979 r  lsd_0/angle_2_reg[7]_i_3/CO[3]
                         net (fo=25, routed)          1.190    27.169    lsd_0/stp_1/CO[0]
    SLICE_X86Y86         LUT4 (Prop_lut4_I1_O)        0.146    27.315 r  lsd_0/stp_1/memory_reg_i_39/O
                         net (fo=4, routed)           0.959    28.274    lsd_0/stp_1/memory_reg_i_39_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I0_O)        0.328    28.602 r  lsd_0/stp_1/memory_reg_i_51/O
                         net (fo=1, routed)           0.000    28.602    lsd_0/stp_1/memory_reg_i_51_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.000 r  lsd_0/stp_1/memory_reg_i_38/CO[3]
                         net (fo=7, routed)           1.319    30.318    lsd_0/stp_1/angle_diff6_return4
    SLICE_X84Y84         LUT3 (Prop_lut3_I1_O)        0.152    30.470 r  lsd_0/stp_1/memory_reg_i_31/O
                         net (fo=1, routed)           0.000    30.470    lsd_0/stp_1/memory_reg_i_31_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.559    31.029 r  lsd_0/stp_1/memory_reg_i_21/O[3]
                         net (fo=1, routed)           0.641    31.671    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[3]
    SLICE_X85Y84         LUT5 (Prop_lut5_I3_O)        0.306    31.977 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.485    32.462    lsd_0/ram_0/memory_reg_i_15
    SLICE_X85Y84         LUT6 (Prop_lut6_I0_O)        0.124    32.586 f  lsd_0/ram_0/memory_reg_i_16/O
                         net (fo=4, routed)           0.593    33.179    lsd_0/stp_1/max_dist_reg[19]_2
    SLICE_X89Y81         LUT6 (Prop_lut6_I5_O)        0.124    33.303 f  lsd_0/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.726    34.029    lsd_0/stp_1/memory_reg_i_15_n_0
    SLICE_X93Y76         LUT6 (Prop_lut6_I1_O)        0.124    34.153 r  lsd_0/stp_1/ram_wr_data[75]_i_1/O
                         net (fo=76, routed)          1.194    35.347    lsd_0/stp_1_n_422
    SLICE_X81Y75         FDRE                                         r  lsd_0/ram_wr_data_reg[67]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.531    38.769    lsd_0/clk_out1
    SLICE_X81Y75         FDRE                                         r  lsd_0/ram_wr_data_reg[67]/C
                         clock pessimism              0.614    39.383    
                         clock uncertainty           -0.090    39.293    
    SLICE_X81Y75         FDRE (Setup_fdre_C_R)       -0.429    38.864    lsd_0/ram_wr_data_reg[67]
  -------------------------------------------------------------------
                         required time                         38.864    
                         arrival time                         -35.347    
  -------------------------------------------------------------------
                         slack                                  3.517    

Slack (MET) :             3.517ns  (required time - arrival time)
  Source:                 lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_0/ram_wr_data_reg[71]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        35.829ns  (logic 10.331ns (28.834%)  route 25.498ns (71.166%))
  Logic Levels:           37  (CARRY4=12 LUT2=1 LUT3=5 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.231ns = ( 38.769 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.780    -0.482    lsd_0/stp_1/clk_out1
    SLICE_X90Y87         FDRE                                         r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDRE (Prop_fdre_C_Q)         0.518     0.036 r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/Q
                         net (fo=37, routed)          1.008     1.043    lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[48]_0[0]
    SLICE_X90Y85         LUT4 (Prop_lut4_I1_O)        0.124     1.167 r  lsd_0/stp_1/angle_1[7]_i_171/O
                         net (fo=1, routed)           0.000     1.167    lsd_0/stp_1/angle_1[7]_i_171_n_0
    SLICE_X90Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.680 r  lsd_0/stp_1/angle_1_reg[7]_i_160/CO[3]
                         net (fo=7, routed)           1.205     2.885    lsd_0/stp_1/angle_diff2_return4
    SLICE_X90Y86         LUT3 (Prop_lut3_I1_O)        0.153     3.038 r  lsd_0/stp_1/angle_1[7]_i_131/O
                         net (fo=1, routed)           0.000     3.038    lsd_0/stp_1/angle_1[7]_i_131_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395     3.433 f  lsd_0/stp_1/angle_1_reg[7]_i_73/O[3]
                         net (fo=6, routed)           1.092     4.525    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff2_return2[3]
    SLICE_X89Y88         LUT5 (Prop_lut5_I0_O)        0.307     4.832 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121/O
                         net (fo=1, routed)           0.815     5.647    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121_n_0
    SLICE_X92Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.771 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67/O
                         net (fo=3, routed)           0.558     6.329    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67_n_0
    SLICE_X89Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12/O
                         net (fo=1, routed)           0.710     7.163    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.561 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_4/CO[3]
                         net (fo=44, routed)          0.985     8.546    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_18_0[0]
    SLICE_X85Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.670 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[6]_i_4/O
                         net (fo=47, routed)          0.790     9.461    lsd_0/stp_1/angle_1_reg[6]_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.585 r  lsd_0/stp_1/angle_1[2]_i_2/O
                         net (fo=11, routed)          0.846    10.430    lsd_0/ram_0/angle_2_reg[7]_i_116_1
    SLICE_X82Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.554 r  lsd_0/ram_0/angle_2[7]_i_201/O
                         net (fo=1, routed)           0.000    10.554    lsd_0/stp_1/angle_2[7]_i_154_0[1]
    SLICE_X82Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.087 r  lsd_0/stp_1/angle_2_reg[7]_i_184/CO[3]
                         net (fo=7, routed)           0.834    11.921    lsd_0/stp_1/angle_diff9_return4
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.045 r  lsd_0/stp_1/angle_2[7]_i_153/O
                         net (fo=1, routed)           0.520    12.565    lsd_0/stp_1/angle_2[7]_i_153_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.072 r  lsd_0/stp_1/angle_2_reg[7]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.072    lsd_0/stp_1/angle_2_reg[7]_i_124_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.294 f  lsd_0/stp_1/angle_2_reg[7]_i_118/O[0]
                         net (fo=6, routed)           1.018    14.312    lsd_0/angle_diff9_return2[4]
    SLICE_X80Y79         LUT5 (Prop_lut5_I4_O)        0.327    14.639 r  lsd_0/angle_2[7]_i_150/O
                         net (fo=1, routed)           0.441    15.080    lsd_0/angle_2[7]_i_150_n_0
    SLICE_X80Y79         LUT3 (Prop_lut3_I1_O)        0.326    15.406 r  lsd_0/angle_2[7]_i_121/O
                         net (fo=3, routed)           0.453    15.858    lsd_0/angle_2[7]_i_121_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.124    15.982 r  lsd_0/angle_2[7]_i_57/O
                         net (fo=1, routed)           0.494    16.476    lsd_0/angle_2[7]_i_57_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.874 r  lsd_0/angle_2_reg[7]_i_24/CO[3]
                         net (fo=16, routed)          1.301    18.175    lsd_0/stp_1/angle_2_reg[0]_1[0]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    18.299 r  lsd_0/stp_1/angle_1[7]_i_8/O
                         net (fo=8, routed)           0.963    19.262    lsd_0/stp_1/angle_1[7]_i_8_n_0
    SLICE_X84Y90         LUT4 (Prop_lut4_I0_O)        0.124    19.386 r  lsd_0/stp_1/angle_2[7]_i_167/O
                         net (fo=1, routed)           0.324    19.710    lsd_0/stp_1/angle_2[7]_i_167_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.095 r  lsd_0/stp_1/angle_2_reg[7]_i_126/CO[3]
                         net (fo=7, routed)           0.874    20.968    lsd_0/stp_1/angle_diff11_return4
    SLICE_X81Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.092 r  lsd_0/stp_1/angle_2[7]_i_89/O
                         net (fo=1, routed)           0.480    21.573    lsd_0/stp_1/angle_2[7]_i_89_n_0
    SLICE_X82Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    22.120 f  lsd_0/stp_1/angle_2_reg[7]_i_38/O[2]
                         net (fo=6, routed)           1.186    23.306    lsd_0/angle_diff11_return2[2]
    SLICE_X80Y89         LUT5 (Prop_lut5_I3_O)        0.329    23.635 r  lsd_0/angle_2[7]_i_78/O
                         net (fo=1, routed)           0.436    24.071    lsd_0/angle_2[7]_i_78_n_0
    SLICE_X80Y89         LUT3 (Prop_lut3_I2_O)        0.326    24.397 f  lsd_0/angle_2[7]_i_31/O
                         net (fo=3, routed)           0.564    24.962    lsd_0/angle_2[7]_i_31_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I4_O)        0.124    25.086 r  lsd_0/angle_2[7]_i_7/O
                         net (fo=1, routed)           0.495    25.581    lsd_0/angle_2[7]_i_7_n_0
    SLICE_X83Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.979 r  lsd_0/angle_2_reg[7]_i_3/CO[3]
                         net (fo=25, routed)          1.190    27.169    lsd_0/stp_1/CO[0]
    SLICE_X86Y86         LUT4 (Prop_lut4_I1_O)        0.146    27.315 r  lsd_0/stp_1/memory_reg_i_39/O
                         net (fo=4, routed)           0.959    28.274    lsd_0/stp_1/memory_reg_i_39_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I0_O)        0.328    28.602 r  lsd_0/stp_1/memory_reg_i_51/O
                         net (fo=1, routed)           0.000    28.602    lsd_0/stp_1/memory_reg_i_51_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.000 r  lsd_0/stp_1/memory_reg_i_38/CO[3]
                         net (fo=7, routed)           1.319    30.318    lsd_0/stp_1/angle_diff6_return4
    SLICE_X84Y84         LUT3 (Prop_lut3_I1_O)        0.152    30.470 r  lsd_0/stp_1/memory_reg_i_31/O
                         net (fo=1, routed)           0.000    30.470    lsd_0/stp_1/memory_reg_i_31_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.559    31.029 r  lsd_0/stp_1/memory_reg_i_21/O[3]
                         net (fo=1, routed)           0.641    31.671    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[3]
    SLICE_X85Y84         LUT5 (Prop_lut5_I3_O)        0.306    31.977 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.485    32.462    lsd_0/ram_0/memory_reg_i_15
    SLICE_X85Y84         LUT6 (Prop_lut6_I0_O)        0.124    32.586 f  lsd_0/ram_0/memory_reg_i_16/O
                         net (fo=4, routed)           0.593    33.179    lsd_0/stp_1/max_dist_reg[19]_2
    SLICE_X89Y81         LUT6 (Prop_lut6_I5_O)        0.124    33.303 f  lsd_0/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.726    34.029    lsd_0/stp_1/memory_reg_i_15_n_0
    SLICE_X93Y76         LUT6 (Prop_lut6_I1_O)        0.124    34.153 r  lsd_0/stp_1/ram_wr_data[75]_i_1/O
                         net (fo=76, routed)          1.194    35.347    lsd_0/stp_1_n_422
    SLICE_X81Y75         FDRE                                         r  lsd_0/ram_wr_data_reg[71]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.531    38.769    lsd_0/clk_out1
    SLICE_X81Y75         FDRE                                         r  lsd_0/ram_wr_data_reg[71]/C
                         clock pessimism              0.614    39.383    
                         clock uncertainty           -0.090    39.293    
    SLICE_X81Y75         FDRE (Setup_fdre_C_R)       -0.429    38.864    lsd_0/ram_wr_data_reg[71]
  -------------------------------------------------------------------
                         required time                         38.864    
                         arrival time                         -35.347    
  -------------------------------------------------------------------
                         slack                                  3.517    

Slack (MET) :             3.599ns  (required time - arrival time)
  Source:                 lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_0/ram_wr_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        35.758ns  (logic 10.331ns (28.891%)  route 25.427ns (71.109%))
  Logic Levels:           37  (CARRY4=12 LUT2=1 LUT3=5 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.220ns = ( 38.780 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.780    -0.482    lsd_0/stp_1/clk_out1
    SLICE_X90Y87         FDRE                                         r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDRE (Prop_fdre_C_Q)         0.518     0.036 r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/Q
                         net (fo=37, routed)          1.008     1.043    lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[48]_0[0]
    SLICE_X90Y85         LUT4 (Prop_lut4_I1_O)        0.124     1.167 r  lsd_0/stp_1/angle_1[7]_i_171/O
                         net (fo=1, routed)           0.000     1.167    lsd_0/stp_1/angle_1[7]_i_171_n_0
    SLICE_X90Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.680 r  lsd_0/stp_1/angle_1_reg[7]_i_160/CO[3]
                         net (fo=7, routed)           1.205     2.885    lsd_0/stp_1/angle_diff2_return4
    SLICE_X90Y86         LUT3 (Prop_lut3_I1_O)        0.153     3.038 r  lsd_0/stp_1/angle_1[7]_i_131/O
                         net (fo=1, routed)           0.000     3.038    lsd_0/stp_1/angle_1[7]_i_131_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395     3.433 f  lsd_0/stp_1/angle_1_reg[7]_i_73/O[3]
                         net (fo=6, routed)           1.092     4.525    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff2_return2[3]
    SLICE_X89Y88         LUT5 (Prop_lut5_I0_O)        0.307     4.832 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121/O
                         net (fo=1, routed)           0.815     5.647    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121_n_0
    SLICE_X92Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.771 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67/O
                         net (fo=3, routed)           0.558     6.329    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67_n_0
    SLICE_X89Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12/O
                         net (fo=1, routed)           0.710     7.163    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.561 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_4/CO[3]
                         net (fo=44, routed)          0.985     8.546    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_18_0[0]
    SLICE_X85Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.670 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[6]_i_4/O
                         net (fo=47, routed)          0.790     9.461    lsd_0/stp_1/angle_1_reg[6]_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.585 r  lsd_0/stp_1/angle_1[2]_i_2/O
                         net (fo=11, routed)          0.846    10.430    lsd_0/ram_0/angle_2_reg[7]_i_116_1
    SLICE_X82Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.554 r  lsd_0/ram_0/angle_2[7]_i_201/O
                         net (fo=1, routed)           0.000    10.554    lsd_0/stp_1/angle_2[7]_i_154_0[1]
    SLICE_X82Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.087 r  lsd_0/stp_1/angle_2_reg[7]_i_184/CO[3]
                         net (fo=7, routed)           0.834    11.921    lsd_0/stp_1/angle_diff9_return4
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.045 r  lsd_0/stp_1/angle_2[7]_i_153/O
                         net (fo=1, routed)           0.520    12.565    lsd_0/stp_1/angle_2[7]_i_153_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.072 r  lsd_0/stp_1/angle_2_reg[7]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.072    lsd_0/stp_1/angle_2_reg[7]_i_124_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.294 f  lsd_0/stp_1/angle_2_reg[7]_i_118/O[0]
                         net (fo=6, routed)           1.018    14.312    lsd_0/angle_diff9_return2[4]
    SLICE_X80Y79         LUT5 (Prop_lut5_I4_O)        0.327    14.639 r  lsd_0/angle_2[7]_i_150/O
                         net (fo=1, routed)           0.441    15.080    lsd_0/angle_2[7]_i_150_n_0
    SLICE_X80Y79         LUT3 (Prop_lut3_I1_O)        0.326    15.406 r  lsd_0/angle_2[7]_i_121/O
                         net (fo=3, routed)           0.453    15.858    lsd_0/angle_2[7]_i_121_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.124    15.982 r  lsd_0/angle_2[7]_i_57/O
                         net (fo=1, routed)           0.494    16.476    lsd_0/angle_2[7]_i_57_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.874 r  lsd_0/angle_2_reg[7]_i_24/CO[3]
                         net (fo=16, routed)          1.301    18.175    lsd_0/stp_1/angle_2_reg[0]_1[0]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    18.299 r  lsd_0/stp_1/angle_1[7]_i_8/O
                         net (fo=8, routed)           0.963    19.262    lsd_0/stp_1/angle_1[7]_i_8_n_0
    SLICE_X84Y90         LUT4 (Prop_lut4_I0_O)        0.124    19.386 r  lsd_0/stp_1/angle_2[7]_i_167/O
                         net (fo=1, routed)           0.324    19.710    lsd_0/stp_1/angle_2[7]_i_167_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.095 r  lsd_0/stp_1/angle_2_reg[7]_i_126/CO[3]
                         net (fo=7, routed)           0.874    20.968    lsd_0/stp_1/angle_diff11_return4
    SLICE_X81Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.092 r  lsd_0/stp_1/angle_2[7]_i_89/O
                         net (fo=1, routed)           0.480    21.573    lsd_0/stp_1/angle_2[7]_i_89_n_0
    SLICE_X82Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    22.120 f  lsd_0/stp_1/angle_2_reg[7]_i_38/O[2]
                         net (fo=6, routed)           1.186    23.306    lsd_0/angle_diff11_return2[2]
    SLICE_X80Y89         LUT5 (Prop_lut5_I3_O)        0.329    23.635 r  lsd_0/angle_2[7]_i_78/O
                         net (fo=1, routed)           0.436    24.071    lsd_0/angle_2[7]_i_78_n_0
    SLICE_X80Y89         LUT3 (Prop_lut3_I2_O)        0.326    24.397 f  lsd_0/angle_2[7]_i_31/O
                         net (fo=3, routed)           0.564    24.962    lsd_0/angle_2[7]_i_31_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I4_O)        0.124    25.086 r  lsd_0/angle_2[7]_i_7/O
                         net (fo=1, routed)           0.495    25.581    lsd_0/angle_2[7]_i_7_n_0
    SLICE_X83Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.979 r  lsd_0/angle_2_reg[7]_i_3/CO[3]
                         net (fo=25, routed)          1.190    27.169    lsd_0/stp_1/CO[0]
    SLICE_X86Y86         LUT4 (Prop_lut4_I1_O)        0.146    27.315 r  lsd_0/stp_1/memory_reg_i_39/O
                         net (fo=4, routed)           0.959    28.274    lsd_0/stp_1/memory_reg_i_39_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I0_O)        0.328    28.602 r  lsd_0/stp_1/memory_reg_i_51/O
                         net (fo=1, routed)           0.000    28.602    lsd_0/stp_1/memory_reg_i_51_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.000 r  lsd_0/stp_1/memory_reg_i_38/CO[3]
                         net (fo=7, routed)           1.319    30.318    lsd_0/stp_1/angle_diff6_return4
    SLICE_X84Y84         LUT3 (Prop_lut3_I1_O)        0.152    30.470 r  lsd_0/stp_1/memory_reg_i_31/O
                         net (fo=1, routed)           0.000    30.470    lsd_0/stp_1/memory_reg_i_31_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.559    31.029 r  lsd_0/stp_1/memory_reg_i_21/O[3]
                         net (fo=1, routed)           0.641    31.671    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[3]
    SLICE_X85Y84         LUT5 (Prop_lut5_I3_O)        0.306    31.977 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.485    32.462    lsd_0/ram_0/memory_reg_i_15
    SLICE_X85Y84         LUT6 (Prop_lut6_I0_O)        0.124    32.586 f  lsd_0/ram_0/memory_reg_i_16/O
                         net (fo=4, routed)           0.593    33.179    lsd_0/stp_1/max_dist_reg[19]_2
    SLICE_X89Y81         LUT6 (Prop_lut6_I5_O)        0.124    33.303 f  lsd_0/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.726    34.029    lsd_0/stp_1/memory_reg_i_15_n_0
    SLICE_X93Y76         LUT6 (Prop_lut6_I1_O)        0.124    34.153 r  lsd_0/stp_1/ram_wr_data[75]_i_1/O
                         net (fo=76, routed)          1.123    35.276    lsd_0/stp_1_n_422
    SLICE_X88Y83         FDRE                                         r  lsd_0/ram_wr_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.542    38.780    lsd_0/clk_out1
    SLICE_X88Y83         FDRE                                         r  lsd_0/ram_wr_data_reg[0]/C
                         clock pessimism              0.614    39.394    
                         clock uncertainty           -0.090    39.304    
    SLICE_X88Y83         FDRE (Setup_fdre_C_R)       -0.429    38.875    lsd_0/ram_wr_data_reg[0]
  -------------------------------------------------------------------
                         required time                         38.875    
                         arrival time                         -35.276    
  -------------------------------------------------------------------
                         slack                                  3.599    

Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_0/ram_wr_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        35.754ns  (logic 10.331ns (28.895%)  route 25.423ns (71.105%))
  Logic Levels:           37  (CARRY4=12 LUT2=1 LUT3=5 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.220ns = ( 38.780 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.780    -0.482    lsd_0/stp_1/clk_out1
    SLICE_X90Y87         FDRE                                         r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDRE (Prop_fdre_C_Q)         0.518     0.036 r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/Q
                         net (fo=37, routed)          1.008     1.043    lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[48]_0[0]
    SLICE_X90Y85         LUT4 (Prop_lut4_I1_O)        0.124     1.167 r  lsd_0/stp_1/angle_1[7]_i_171/O
                         net (fo=1, routed)           0.000     1.167    lsd_0/stp_1/angle_1[7]_i_171_n_0
    SLICE_X90Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.680 r  lsd_0/stp_1/angle_1_reg[7]_i_160/CO[3]
                         net (fo=7, routed)           1.205     2.885    lsd_0/stp_1/angle_diff2_return4
    SLICE_X90Y86         LUT3 (Prop_lut3_I1_O)        0.153     3.038 r  lsd_0/stp_1/angle_1[7]_i_131/O
                         net (fo=1, routed)           0.000     3.038    lsd_0/stp_1/angle_1[7]_i_131_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395     3.433 f  lsd_0/stp_1/angle_1_reg[7]_i_73/O[3]
                         net (fo=6, routed)           1.092     4.525    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff2_return2[3]
    SLICE_X89Y88         LUT5 (Prop_lut5_I0_O)        0.307     4.832 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121/O
                         net (fo=1, routed)           0.815     5.647    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121_n_0
    SLICE_X92Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.771 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67/O
                         net (fo=3, routed)           0.558     6.329    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67_n_0
    SLICE_X89Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12/O
                         net (fo=1, routed)           0.710     7.163    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.561 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_4/CO[3]
                         net (fo=44, routed)          0.985     8.546    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_18_0[0]
    SLICE_X85Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.670 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[6]_i_4/O
                         net (fo=47, routed)          0.790     9.461    lsd_0/stp_1/angle_1_reg[6]_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.585 r  lsd_0/stp_1/angle_1[2]_i_2/O
                         net (fo=11, routed)          0.846    10.430    lsd_0/ram_0/angle_2_reg[7]_i_116_1
    SLICE_X82Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.554 r  lsd_0/ram_0/angle_2[7]_i_201/O
                         net (fo=1, routed)           0.000    10.554    lsd_0/stp_1/angle_2[7]_i_154_0[1]
    SLICE_X82Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.087 r  lsd_0/stp_1/angle_2_reg[7]_i_184/CO[3]
                         net (fo=7, routed)           0.834    11.921    lsd_0/stp_1/angle_diff9_return4
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.045 r  lsd_0/stp_1/angle_2[7]_i_153/O
                         net (fo=1, routed)           0.520    12.565    lsd_0/stp_1/angle_2[7]_i_153_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.072 r  lsd_0/stp_1/angle_2_reg[7]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.072    lsd_0/stp_1/angle_2_reg[7]_i_124_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.294 f  lsd_0/stp_1/angle_2_reg[7]_i_118/O[0]
                         net (fo=6, routed)           1.018    14.312    lsd_0/angle_diff9_return2[4]
    SLICE_X80Y79         LUT5 (Prop_lut5_I4_O)        0.327    14.639 r  lsd_0/angle_2[7]_i_150/O
                         net (fo=1, routed)           0.441    15.080    lsd_0/angle_2[7]_i_150_n_0
    SLICE_X80Y79         LUT3 (Prop_lut3_I1_O)        0.326    15.406 r  lsd_0/angle_2[7]_i_121/O
                         net (fo=3, routed)           0.453    15.858    lsd_0/angle_2[7]_i_121_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.124    15.982 r  lsd_0/angle_2[7]_i_57/O
                         net (fo=1, routed)           0.494    16.476    lsd_0/angle_2[7]_i_57_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.874 r  lsd_0/angle_2_reg[7]_i_24/CO[3]
                         net (fo=16, routed)          1.301    18.175    lsd_0/stp_1/angle_2_reg[0]_1[0]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    18.299 r  lsd_0/stp_1/angle_1[7]_i_8/O
                         net (fo=8, routed)           0.963    19.262    lsd_0/stp_1/angle_1[7]_i_8_n_0
    SLICE_X84Y90         LUT4 (Prop_lut4_I0_O)        0.124    19.386 r  lsd_0/stp_1/angle_2[7]_i_167/O
                         net (fo=1, routed)           0.324    19.710    lsd_0/stp_1/angle_2[7]_i_167_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.095 r  lsd_0/stp_1/angle_2_reg[7]_i_126/CO[3]
                         net (fo=7, routed)           0.874    20.968    lsd_0/stp_1/angle_diff11_return4
    SLICE_X81Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.092 r  lsd_0/stp_1/angle_2[7]_i_89/O
                         net (fo=1, routed)           0.480    21.573    lsd_0/stp_1/angle_2[7]_i_89_n_0
    SLICE_X82Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    22.120 f  lsd_0/stp_1/angle_2_reg[7]_i_38/O[2]
                         net (fo=6, routed)           1.186    23.306    lsd_0/angle_diff11_return2[2]
    SLICE_X80Y89         LUT5 (Prop_lut5_I3_O)        0.329    23.635 r  lsd_0/angle_2[7]_i_78/O
                         net (fo=1, routed)           0.436    24.071    lsd_0/angle_2[7]_i_78_n_0
    SLICE_X80Y89         LUT3 (Prop_lut3_I2_O)        0.326    24.397 f  lsd_0/angle_2[7]_i_31/O
                         net (fo=3, routed)           0.564    24.962    lsd_0/angle_2[7]_i_31_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I4_O)        0.124    25.086 r  lsd_0/angle_2[7]_i_7/O
                         net (fo=1, routed)           0.495    25.581    lsd_0/angle_2[7]_i_7_n_0
    SLICE_X83Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.979 r  lsd_0/angle_2_reg[7]_i_3/CO[3]
                         net (fo=25, routed)          1.190    27.169    lsd_0/stp_1/CO[0]
    SLICE_X86Y86         LUT4 (Prop_lut4_I1_O)        0.146    27.315 r  lsd_0/stp_1/memory_reg_i_39/O
                         net (fo=4, routed)           0.959    28.274    lsd_0/stp_1/memory_reg_i_39_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I0_O)        0.328    28.602 r  lsd_0/stp_1/memory_reg_i_51/O
                         net (fo=1, routed)           0.000    28.602    lsd_0/stp_1/memory_reg_i_51_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.000 r  lsd_0/stp_1/memory_reg_i_38/CO[3]
                         net (fo=7, routed)           1.319    30.318    lsd_0/stp_1/angle_diff6_return4
    SLICE_X84Y84         LUT3 (Prop_lut3_I1_O)        0.152    30.470 r  lsd_0/stp_1/memory_reg_i_31/O
                         net (fo=1, routed)           0.000    30.470    lsd_0/stp_1/memory_reg_i_31_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.559    31.029 r  lsd_0/stp_1/memory_reg_i_21/O[3]
                         net (fo=1, routed)           0.641    31.671    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[3]
    SLICE_X85Y84         LUT5 (Prop_lut5_I3_O)        0.306    31.977 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.485    32.462    lsd_0/ram_0/memory_reg_i_15
    SLICE_X85Y84         LUT6 (Prop_lut6_I0_O)        0.124    32.586 f  lsd_0/ram_0/memory_reg_i_16/O
                         net (fo=4, routed)           0.593    33.179    lsd_0/stp_1/max_dist_reg[19]_2
    SLICE_X89Y81         LUT6 (Prop_lut6_I5_O)        0.124    33.303 f  lsd_0/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.726    34.029    lsd_0/stp_1/memory_reg_i_15_n_0
    SLICE_X93Y76         LUT6 (Prop_lut6_I1_O)        0.124    34.153 r  lsd_0/stp_1/ram_wr_data[75]_i_1/O
                         net (fo=76, routed)          1.119    35.272    lsd_0/stp_1_n_422
    SLICE_X89Y83         FDRE                                         r  lsd_0/ram_wr_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.542    38.780    lsd_0/clk_out1
    SLICE_X89Y83         FDRE                                         r  lsd_0/ram_wr_data_reg[10]/C
                         clock pessimism              0.614    39.394    
                         clock uncertainty           -0.090    39.304    
    SLICE_X89Y83         FDRE (Setup_fdre_C_R)       -0.429    38.875    lsd_0/ram_wr_data_reg[10]
  -------------------------------------------------------------------
                         required time                         38.875    
                         arrival time                         -35.272    
  -------------------------------------------------------------------
                         slack                                  3.603    

Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_0/ram_wr_data_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        35.754ns  (logic 10.331ns (28.895%)  route 25.423ns (71.105%))
  Logic Levels:           37  (CARRY4=12 LUT2=1 LUT3=5 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.220ns = ( 38.780 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.780    -0.482    lsd_0/stp_1/clk_out1
    SLICE_X90Y87         FDRE                                         r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDRE (Prop_fdre_C_Q)         0.518     0.036 r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/Q
                         net (fo=37, routed)          1.008     1.043    lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[48]_0[0]
    SLICE_X90Y85         LUT4 (Prop_lut4_I1_O)        0.124     1.167 r  lsd_0/stp_1/angle_1[7]_i_171/O
                         net (fo=1, routed)           0.000     1.167    lsd_0/stp_1/angle_1[7]_i_171_n_0
    SLICE_X90Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.680 r  lsd_0/stp_1/angle_1_reg[7]_i_160/CO[3]
                         net (fo=7, routed)           1.205     2.885    lsd_0/stp_1/angle_diff2_return4
    SLICE_X90Y86         LUT3 (Prop_lut3_I1_O)        0.153     3.038 r  lsd_0/stp_1/angle_1[7]_i_131/O
                         net (fo=1, routed)           0.000     3.038    lsd_0/stp_1/angle_1[7]_i_131_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395     3.433 f  lsd_0/stp_1/angle_1_reg[7]_i_73/O[3]
                         net (fo=6, routed)           1.092     4.525    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff2_return2[3]
    SLICE_X89Y88         LUT5 (Prop_lut5_I0_O)        0.307     4.832 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121/O
                         net (fo=1, routed)           0.815     5.647    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121_n_0
    SLICE_X92Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.771 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67/O
                         net (fo=3, routed)           0.558     6.329    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67_n_0
    SLICE_X89Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12/O
                         net (fo=1, routed)           0.710     7.163    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.561 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_4/CO[3]
                         net (fo=44, routed)          0.985     8.546    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_18_0[0]
    SLICE_X85Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.670 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[6]_i_4/O
                         net (fo=47, routed)          0.790     9.461    lsd_0/stp_1/angle_1_reg[6]_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.585 r  lsd_0/stp_1/angle_1[2]_i_2/O
                         net (fo=11, routed)          0.846    10.430    lsd_0/ram_0/angle_2_reg[7]_i_116_1
    SLICE_X82Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.554 r  lsd_0/ram_0/angle_2[7]_i_201/O
                         net (fo=1, routed)           0.000    10.554    lsd_0/stp_1/angle_2[7]_i_154_0[1]
    SLICE_X82Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.087 r  lsd_0/stp_1/angle_2_reg[7]_i_184/CO[3]
                         net (fo=7, routed)           0.834    11.921    lsd_0/stp_1/angle_diff9_return4
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.045 r  lsd_0/stp_1/angle_2[7]_i_153/O
                         net (fo=1, routed)           0.520    12.565    lsd_0/stp_1/angle_2[7]_i_153_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.072 r  lsd_0/stp_1/angle_2_reg[7]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.072    lsd_0/stp_1/angle_2_reg[7]_i_124_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.294 f  lsd_0/stp_1/angle_2_reg[7]_i_118/O[0]
                         net (fo=6, routed)           1.018    14.312    lsd_0/angle_diff9_return2[4]
    SLICE_X80Y79         LUT5 (Prop_lut5_I4_O)        0.327    14.639 r  lsd_0/angle_2[7]_i_150/O
                         net (fo=1, routed)           0.441    15.080    lsd_0/angle_2[7]_i_150_n_0
    SLICE_X80Y79         LUT3 (Prop_lut3_I1_O)        0.326    15.406 r  lsd_0/angle_2[7]_i_121/O
                         net (fo=3, routed)           0.453    15.858    lsd_0/angle_2[7]_i_121_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.124    15.982 r  lsd_0/angle_2[7]_i_57/O
                         net (fo=1, routed)           0.494    16.476    lsd_0/angle_2[7]_i_57_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.874 r  lsd_0/angle_2_reg[7]_i_24/CO[3]
                         net (fo=16, routed)          1.301    18.175    lsd_0/stp_1/angle_2_reg[0]_1[0]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    18.299 r  lsd_0/stp_1/angle_1[7]_i_8/O
                         net (fo=8, routed)           0.963    19.262    lsd_0/stp_1/angle_1[7]_i_8_n_0
    SLICE_X84Y90         LUT4 (Prop_lut4_I0_O)        0.124    19.386 r  lsd_0/stp_1/angle_2[7]_i_167/O
                         net (fo=1, routed)           0.324    19.710    lsd_0/stp_1/angle_2[7]_i_167_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.095 r  lsd_0/stp_1/angle_2_reg[7]_i_126/CO[3]
                         net (fo=7, routed)           0.874    20.968    lsd_0/stp_1/angle_diff11_return4
    SLICE_X81Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.092 r  lsd_0/stp_1/angle_2[7]_i_89/O
                         net (fo=1, routed)           0.480    21.573    lsd_0/stp_1/angle_2[7]_i_89_n_0
    SLICE_X82Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    22.120 f  lsd_0/stp_1/angle_2_reg[7]_i_38/O[2]
                         net (fo=6, routed)           1.186    23.306    lsd_0/angle_diff11_return2[2]
    SLICE_X80Y89         LUT5 (Prop_lut5_I3_O)        0.329    23.635 r  lsd_0/angle_2[7]_i_78/O
                         net (fo=1, routed)           0.436    24.071    lsd_0/angle_2[7]_i_78_n_0
    SLICE_X80Y89         LUT3 (Prop_lut3_I2_O)        0.326    24.397 f  lsd_0/angle_2[7]_i_31/O
                         net (fo=3, routed)           0.564    24.962    lsd_0/angle_2[7]_i_31_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I4_O)        0.124    25.086 r  lsd_0/angle_2[7]_i_7/O
                         net (fo=1, routed)           0.495    25.581    lsd_0/angle_2[7]_i_7_n_0
    SLICE_X83Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.979 r  lsd_0/angle_2_reg[7]_i_3/CO[3]
                         net (fo=25, routed)          1.190    27.169    lsd_0/stp_1/CO[0]
    SLICE_X86Y86         LUT4 (Prop_lut4_I1_O)        0.146    27.315 r  lsd_0/stp_1/memory_reg_i_39/O
                         net (fo=4, routed)           0.959    28.274    lsd_0/stp_1/memory_reg_i_39_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I0_O)        0.328    28.602 r  lsd_0/stp_1/memory_reg_i_51/O
                         net (fo=1, routed)           0.000    28.602    lsd_0/stp_1/memory_reg_i_51_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.000 r  lsd_0/stp_1/memory_reg_i_38/CO[3]
                         net (fo=7, routed)           1.319    30.318    lsd_0/stp_1/angle_diff6_return4
    SLICE_X84Y84         LUT3 (Prop_lut3_I1_O)        0.152    30.470 r  lsd_0/stp_1/memory_reg_i_31/O
                         net (fo=1, routed)           0.000    30.470    lsd_0/stp_1/memory_reg_i_31_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.559    31.029 r  lsd_0/stp_1/memory_reg_i_21/O[3]
                         net (fo=1, routed)           0.641    31.671    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[3]
    SLICE_X85Y84         LUT5 (Prop_lut5_I3_O)        0.306    31.977 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.485    32.462    lsd_0/ram_0/memory_reg_i_15
    SLICE_X85Y84         LUT6 (Prop_lut6_I0_O)        0.124    32.586 f  lsd_0/ram_0/memory_reg_i_16/O
                         net (fo=4, routed)           0.593    33.179    lsd_0/stp_1/max_dist_reg[19]_2
    SLICE_X89Y81         LUT6 (Prop_lut6_I5_O)        0.124    33.303 f  lsd_0/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.726    34.029    lsd_0/stp_1/memory_reg_i_15_n_0
    SLICE_X93Y76         LUT6 (Prop_lut6_I1_O)        0.124    34.153 r  lsd_0/stp_1/ram_wr_data[75]_i_1/O
                         net (fo=76, routed)          1.119    35.272    lsd_0/stp_1_n_422
    SLICE_X89Y83         FDRE                                         r  lsd_0/ram_wr_data_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.542    38.780    lsd_0/clk_out1
    SLICE_X89Y83         FDRE                                         r  lsd_0/ram_wr_data_reg[14]/C
                         clock pessimism              0.614    39.394    
                         clock uncertainty           -0.090    39.304    
    SLICE_X89Y83         FDRE (Setup_fdre_C_R)       -0.429    38.875    lsd_0/ram_wr_data_reg[14]
  -------------------------------------------------------------------
                         required time                         38.875    
                         arrival time                         -35.272    
  -------------------------------------------------------------------
                         slack                                  3.603    

Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_0/ram_wr_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        35.754ns  (logic 10.331ns (28.895%)  route 25.423ns (71.105%))
  Logic Levels:           37  (CARRY4=12 LUT2=1 LUT3=5 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.220ns = ( 38.780 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.780    -0.482    lsd_0/stp_1/clk_out1
    SLICE_X90Y87         FDRE                                         r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDRE (Prop_fdre_C_Q)         0.518     0.036 r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/Q
                         net (fo=37, routed)          1.008     1.043    lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[48]_0[0]
    SLICE_X90Y85         LUT4 (Prop_lut4_I1_O)        0.124     1.167 r  lsd_0/stp_1/angle_1[7]_i_171/O
                         net (fo=1, routed)           0.000     1.167    lsd_0/stp_1/angle_1[7]_i_171_n_0
    SLICE_X90Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.680 r  lsd_0/stp_1/angle_1_reg[7]_i_160/CO[3]
                         net (fo=7, routed)           1.205     2.885    lsd_0/stp_1/angle_diff2_return4
    SLICE_X90Y86         LUT3 (Prop_lut3_I1_O)        0.153     3.038 r  lsd_0/stp_1/angle_1[7]_i_131/O
                         net (fo=1, routed)           0.000     3.038    lsd_0/stp_1/angle_1[7]_i_131_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395     3.433 f  lsd_0/stp_1/angle_1_reg[7]_i_73/O[3]
                         net (fo=6, routed)           1.092     4.525    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff2_return2[3]
    SLICE_X89Y88         LUT5 (Prop_lut5_I0_O)        0.307     4.832 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121/O
                         net (fo=1, routed)           0.815     5.647    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121_n_0
    SLICE_X92Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.771 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67/O
                         net (fo=3, routed)           0.558     6.329    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67_n_0
    SLICE_X89Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12/O
                         net (fo=1, routed)           0.710     7.163    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.561 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_4/CO[3]
                         net (fo=44, routed)          0.985     8.546    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_18_0[0]
    SLICE_X85Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.670 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[6]_i_4/O
                         net (fo=47, routed)          0.790     9.461    lsd_0/stp_1/angle_1_reg[6]_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.585 r  lsd_0/stp_1/angle_1[2]_i_2/O
                         net (fo=11, routed)          0.846    10.430    lsd_0/ram_0/angle_2_reg[7]_i_116_1
    SLICE_X82Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.554 r  lsd_0/ram_0/angle_2[7]_i_201/O
                         net (fo=1, routed)           0.000    10.554    lsd_0/stp_1/angle_2[7]_i_154_0[1]
    SLICE_X82Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.087 r  lsd_0/stp_1/angle_2_reg[7]_i_184/CO[3]
                         net (fo=7, routed)           0.834    11.921    lsd_0/stp_1/angle_diff9_return4
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.045 r  lsd_0/stp_1/angle_2[7]_i_153/O
                         net (fo=1, routed)           0.520    12.565    lsd_0/stp_1/angle_2[7]_i_153_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.072 r  lsd_0/stp_1/angle_2_reg[7]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.072    lsd_0/stp_1/angle_2_reg[7]_i_124_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.294 f  lsd_0/stp_1/angle_2_reg[7]_i_118/O[0]
                         net (fo=6, routed)           1.018    14.312    lsd_0/angle_diff9_return2[4]
    SLICE_X80Y79         LUT5 (Prop_lut5_I4_O)        0.327    14.639 r  lsd_0/angle_2[7]_i_150/O
                         net (fo=1, routed)           0.441    15.080    lsd_0/angle_2[7]_i_150_n_0
    SLICE_X80Y79         LUT3 (Prop_lut3_I1_O)        0.326    15.406 r  lsd_0/angle_2[7]_i_121/O
                         net (fo=3, routed)           0.453    15.858    lsd_0/angle_2[7]_i_121_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.124    15.982 r  lsd_0/angle_2[7]_i_57/O
                         net (fo=1, routed)           0.494    16.476    lsd_0/angle_2[7]_i_57_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.874 r  lsd_0/angle_2_reg[7]_i_24/CO[3]
                         net (fo=16, routed)          1.301    18.175    lsd_0/stp_1/angle_2_reg[0]_1[0]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    18.299 r  lsd_0/stp_1/angle_1[7]_i_8/O
                         net (fo=8, routed)           0.963    19.262    lsd_0/stp_1/angle_1[7]_i_8_n_0
    SLICE_X84Y90         LUT4 (Prop_lut4_I0_O)        0.124    19.386 r  lsd_0/stp_1/angle_2[7]_i_167/O
                         net (fo=1, routed)           0.324    19.710    lsd_0/stp_1/angle_2[7]_i_167_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.095 r  lsd_0/stp_1/angle_2_reg[7]_i_126/CO[3]
                         net (fo=7, routed)           0.874    20.968    lsd_0/stp_1/angle_diff11_return4
    SLICE_X81Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.092 r  lsd_0/stp_1/angle_2[7]_i_89/O
                         net (fo=1, routed)           0.480    21.573    lsd_0/stp_1/angle_2[7]_i_89_n_0
    SLICE_X82Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    22.120 f  lsd_0/stp_1/angle_2_reg[7]_i_38/O[2]
                         net (fo=6, routed)           1.186    23.306    lsd_0/angle_diff11_return2[2]
    SLICE_X80Y89         LUT5 (Prop_lut5_I3_O)        0.329    23.635 r  lsd_0/angle_2[7]_i_78/O
                         net (fo=1, routed)           0.436    24.071    lsd_0/angle_2[7]_i_78_n_0
    SLICE_X80Y89         LUT3 (Prop_lut3_I2_O)        0.326    24.397 f  lsd_0/angle_2[7]_i_31/O
                         net (fo=3, routed)           0.564    24.962    lsd_0/angle_2[7]_i_31_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I4_O)        0.124    25.086 r  lsd_0/angle_2[7]_i_7/O
                         net (fo=1, routed)           0.495    25.581    lsd_0/angle_2[7]_i_7_n_0
    SLICE_X83Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.979 r  lsd_0/angle_2_reg[7]_i_3/CO[3]
                         net (fo=25, routed)          1.190    27.169    lsd_0/stp_1/CO[0]
    SLICE_X86Y86         LUT4 (Prop_lut4_I1_O)        0.146    27.315 r  lsd_0/stp_1/memory_reg_i_39/O
                         net (fo=4, routed)           0.959    28.274    lsd_0/stp_1/memory_reg_i_39_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I0_O)        0.328    28.602 r  lsd_0/stp_1/memory_reg_i_51/O
                         net (fo=1, routed)           0.000    28.602    lsd_0/stp_1/memory_reg_i_51_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.000 r  lsd_0/stp_1/memory_reg_i_38/CO[3]
                         net (fo=7, routed)           1.319    30.318    lsd_0/stp_1/angle_diff6_return4
    SLICE_X84Y84         LUT3 (Prop_lut3_I1_O)        0.152    30.470 r  lsd_0/stp_1/memory_reg_i_31/O
                         net (fo=1, routed)           0.000    30.470    lsd_0/stp_1/memory_reg_i_31_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.559    31.029 r  lsd_0/stp_1/memory_reg_i_21/O[3]
                         net (fo=1, routed)           0.641    31.671    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[3]
    SLICE_X85Y84         LUT5 (Prop_lut5_I3_O)        0.306    31.977 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.485    32.462    lsd_0/ram_0/memory_reg_i_15
    SLICE_X85Y84         LUT6 (Prop_lut6_I0_O)        0.124    32.586 f  lsd_0/ram_0/memory_reg_i_16/O
                         net (fo=4, routed)           0.593    33.179    lsd_0/stp_1/max_dist_reg[19]_2
    SLICE_X89Y81         LUT6 (Prop_lut6_I5_O)        0.124    33.303 f  lsd_0/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.726    34.029    lsd_0/stp_1/memory_reg_i_15_n_0
    SLICE_X93Y76         LUT6 (Prop_lut6_I1_O)        0.124    34.153 r  lsd_0/stp_1/ram_wr_data[75]_i_1/O
                         net (fo=76, routed)          1.119    35.272    lsd_0/stp_1_n_422
    SLICE_X89Y83         FDRE                                         r  lsd_0/ram_wr_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.542    38.780    lsd_0/clk_out1
    SLICE_X89Y83         FDRE                                         r  lsd_0/ram_wr_data_reg[1]/C
                         clock pessimism              0.614    39.394    
                         clock uncertainty           -0.090    39.304    
    SLICE_X89Y83         FDRE (Setup_fdre_C_R)       -0.429    38.875    lsd_0/ram_wr_data_reg[1]
  -------------------------------------------------------------------
                         required time                         38.875    
                         arrival time                         -35.272    
  -------------------------------------------------------------------
                         slack                                  3.603    

Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_0/ram_wr_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        35.754ns  (logic 10.331ns (28.895%)  route 25.423ns (71.105%))
  Logic Levels:           37  (CARRY4=12 LUT2=1 LUT3=5 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.220ns = ( 38.780 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.780    -0.482    lsd_0/stp_1/clk_out1
    SLICE_X90Y87         FDRE                                         r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDRE (Prop_fdre_C_Q)         0.518     0.036 r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/Q
                         net (fo=37, routed)          1.008     1.043    lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[48]_0[0]
    SLICE_X90Y85         LUT4 (Prop_lut4_I1_O)        0.124     1.167 r  lsd_0/stp_1/angle_1[7]_i_171/O
                         net (fo=1, routed)           0.000     1.167    lsd_0/stp_1/angle_1[7]_i_171_n_0
    SLICE_X90Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.680 r  lsd_0/stp_1/angle_1_reg[7]_i_160/CO[3]
                         net (fo=7, routed)           1.205     2.885    lsd_0/stp_1/angle_diff2_return4
    SLICE_X90Y86         LUT3 (Prop_lut3_I1_O)        0.153     3.038 r  lsd_0/stp_1/angle_1[7]_i_131/O
                         net (fo=1, routed)           0.000     3.038    lsd_0/stp_1/angle_1[7]_i_131_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395     3.433 f  lsd_0/stp_1/angle_1_reg[7]_i_73/O[3]
                         net (fo=6, routed)           1.092     4.525    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff2_return2[3]
    SLICE_X89Y88         LUT5 (Prop_lut5_I0_O)        0.307     4.832 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121/O
                         net (fo=1, routed)           0.815     5.647    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121_n_0
    SLICE_X92Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.771 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67/O
                         net (fo=3, routed)           0.558     6.329    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67_n_0
    SLICE_X89Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12/O
                         net (fo=1, routed)           0.710     7.163    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.561 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_4/CO[3]
                         net (fo=44, routed)          0.985     8.546    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_18_0[0]
    SLICE_X85Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.670 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[6]_i_4/O
                         net (fo=47, routed)          0.790     9.461    lsd_0/stp_1/angle_1_reg[6]_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.585 r  lsd_0/stp_1/angle_1[2]_i_2/O
                         net (fo=11, routed)          0.846    10.430    lsd_0/ram_0/angle_2_reg[7]_i_116_1
    SLICE_X82Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.554 r  lsd_0/ram_0/angle_2[7]_i_201/O
                         net (fo=1, routed)           0.000    10.554    lsd_0/stp_1/angle_2[7]_i_154_0[1]
    SLICE_X82Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.087 r  lsd_0/stp_1/angle_2_reg[7]_i_184/CO[3]
                         net (fo=7, routed)           0.834    11.921    lsd_0/stp_1/angle_diff9_return4
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.045 r  lsd_0/stp_1/angle_2[7]_i_153/O
                         net (fo=1, routed)           0.520    12.565    lsd_0/stp_1/angle_2[7]_i_153_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.072 r  lsd_0/stp_1/angle_2_reg[7]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.072    lsd_0/stp_1/angle_2_reg[7]_i_124_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.294 f  lsd_0/stp_1/angle_2_reg[7]_i_118/O[0]
                         net (fo=6, routed)           1.018    14.312    lsd_0/angle_diff9_return2[4]
    SLICE_X80Y79         LUT5 (Prop_lut5_I4_O)        0.327    14.639 r  lsd_0/angle_2[7]_i_150/O
                         net (fo=1, routed)           0.441    15.080    lsd_0/angle_2[7]_i_150_n_0
    SLICE_X80Y79         LUT3 (Prop_lut3_I1_O)        0.326    15.406 r  lsd_0/angle_2[7]_i_121/O
                         net (fo=3, routed)           0.453    15.858    lsd_0/angle_2[7]_i_121_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.124    15.982 r  lsd_0/angle_2[7]_i_57/O
                         net (fo=1, routed)           0.494    16.476    lsd_0/angle_2[7]_i_57_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.874 r  lsd_0/angle_2_reg[7]_i_24/CO[3]
                         net (fo=16, routed)          1.301    18.175    lsd_0/stp_1/angle_2_reg[0]_1[0]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    18.299 r  lsd_0/stp_1/angle_1[7]_i_8/O
                         net (fo=8, routed)           0.963    19.262    lsd_0/stp_1/angle_1[7]_i_8_n_0
    SLICE_X84Y90         LUT4 (Prop_lut4_I0_O)        0.124    19.386 r  lsd_0/stp_1/angle_2[7]_i_167/O
                         net (fo=1, routed)           0.324    19.710    lsd_0/stp_1/angle_2[7]_i_167_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.095 r  lsd_0/stp_1/angle_2_reg[7]_i_126/CO[3]
                         net (fo=7, routed)           0.874    20.968    lsd_0/stp_1/angle_diff11_return4
    SLICE_X81Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.092 r  lsd_0/stp_1/angle_2[7]_i_89/O
                         net (fo=1, routed)           0.480    21.573    lsd_0/stp_1/angle_2[7]_i_89_n_0
    SLICE_X82Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    22.120 f  lsd_0/stp_1/angle_2_reg[7]_i_38/O[2]
                         net (fo=6, routed)           1.186    23.306    lsd_0/angle_diff11_return2[2]
    SLICE_X80Y89         LUT5 (Prop_lut5_I3_O)        0.329    23.635 r  lsd_0/angle_2[7]_i_78/O
                         net (fo=1, routed)           0.436    24.071    lsd_0/angle_2[7]_i_78_n_0
    SLICE_X80Y89         LUT3 (Prop_lut3_I2_O)        0.326    24.397 f  lsd_0/angle_2[7]_i_31/O
                         net (fo=3, routed)           0.564    24.962    lsd_0/angle_2[7]_i_31_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I4_O)        0.124    25.086 r  lsd_0/angle_2[7]_i_7/O
                         net (fo=1, routed)           0.495    25.581    lsd_0/angle_2[7]_i_7_n_0
    SLICE_X83Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.979 r  lsd_0/angle_2_reg[7]_i_3/CO[3]
                         net (fo=25, routed)          1.190    27.169    lsd_0/stp_1/CO[0]
    SLICE_X86Y86         LUT4 (Prop_lut4_I1_O)        0.146    27.315 r  lsd_0/stp_1/memory_reg_i_39/O
                         net (fo=4, routed)           0.959    28.274    lsd_0/stp_1/memory_reg_i_39_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I0_O)        0.328    28.602 r  lsd_0/stp_1/memory_reg_i_51/O
                         net (fo=1, routed)           0.000    28.602    lsd_0/stp_1/memory_reg_i_51_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.000 r  lsd_0/stp_1/memory_reg_i_38/CO[3]
                         net (fo=7, routed)           1.319    30.318    lsd_0/stp_1/angle_diff6_return4
    SLICE_X84Y84         LUT3 (Prop_lut3_I1_O)        0.152    30.470 r  lsd_0/stp_1/memory_reg_i_31/O
                         net (fo=1, routed)           0.000    30.470    lsd_0/stp_1/memory_reg_i_31_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.559    31.029 r  lsd_0/stp_1/memory_reg_i_21/O[3]
                         net (fo=1, routed)           0.641    31.671    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[3]
    SLICE_X85Y84         LUT5 (Prop_lut5_I3_O)        0.306    31.977 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.485    32.462    lsd_0/ram_0/memory_reg_i_15
    SLICE_X85Y84         LUT6 (Prop_lut6_I0_O)        0.124    32.586 f  lsd_0/ram_0/memory_reg_i_16/O
                         net (fo=4, routed)           0.593    33.179    lsd_0/stp_1/max_dist_reg[19]_2
    SLICE_X89Y81         LUT6 (Prop_lut6_I5_O)        0.124    33.303 f  lsd_0/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.726    34.029    lsd_0/stp_1/memory_reg_i_15_n_0
    SLICE_X93Y76         LUT6 (Prop_lut6_I1_O)        0.124    34.153 r  lsd_0/stp_1/ram_wr_data[75]_i_1/O
                         net (fo=76, routed)          1.119    35.272    lsd_0/stp_1_n_422
    SLICE_X89Y83         FDRE                                         r  lsd_0/ram_wr_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.542    38.780    lsd_0/clk_out1
    SLICE_X89Y83         FDRE                                         r  lsd_0/ram_wr_data_reg[4]/C
                         clock pessimism              0.614    39.394    
                         clock uncertainty           -0.090    39.304    
    SLICE_X89Y83         FDRE (Setup_fdre_C_R)       -0.429    38.875    lsd_0/ram_wr_data_reg[4]
  -------------------------------------------------------------------
                         required time                         38.875    
                         arrival time                         -35.272    
  -------------------------------------------------------------------
                         slack                                  3.603    

Slack (MET) :             3.605ns  (required time - arrival time)
  Source:                 lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_0/ram_wr_data_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        35.751ns  (logic 10.331ns (28.897%)  route 25.420ns (71.103%))
  Logic Levels:           37  (CARRY4=12 LUT2=1 LUT3=5 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.221ns = ( 38.779 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.780    -0.482    lsd_0/stp_1/clk_out1
    SLICE_X90Y87         FDRE                                         r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDRE (Prop_fdre_C_Q)         0.518     0.036 r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/Q
                         net (fo=37, routed)          1.008     1.043    lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[48]_0[0]
    SLICE_X90Y85         LUT4 (Prop_lut4_I1_O)        0.124     1.167 r  lsd_0/stp_1/angle_1[7]_i_171/O
                         net (fo=1, routed)           0.000     1.167    lsd_0/stp_1/angle_1[7]_i_171_n_0
    SLICE_X90Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.680 r  lsd_0/stp_1/angle_1_reg[7]_i_160/CO[3]
                         net (fo=7, routed)           1.205     2.885    lsd_0/stp_1/angle_diff2_return4
    SLICE_X90Y86         LUT3 (Prop_lut3_I1_O)        0.153     3.038 r  lsd_0/stp_1/angle_1[7]_i_131/O
                         net (fo=1, routed)           0.000     3.038    lsd_0/stp_1/angle_1[7]_i_131_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395     3.433 f  lsd_0/stp_1/angle_1_reg[7]_i_73/O[3]
                         net (fo=6, routed)           1.092     4.525    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff2_return2[3]
    SLICE_X89Y88         LUT5 (Prop_lut5_I0_O)        0.307     4.832 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121/O
                         net (fo=1, routed)           0.815     5.647    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121_n_0
    SLICE_X92Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.771 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67/O
                         net (fo=3, routed)           0.558     6.329    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67_n_0
    SLICE_X89Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12/O
                         net (fo=1, routed)           0.710     7.163    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.561 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_4/CO[3]
                         net (fo=44, routed)          0.985     8.546    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_18_0[0]
    SLICE_X85Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.670 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[6]_i_4/O
                         net (fo=47, routed)          0.790     9.461    lsd_0/stp_1/angle_1_reg[6]_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.585 r  lsd_0/stp_1/angle_1[2]_i_2/O
                         net (fo=11, routed)          0.846    10.430    lsd_0/ram_0/angle_2_reg[7]_i_116_1
    SLICE_X82Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.554 r  lsd_0/ram_0/angle_2[7]_i_201/O
                         net (fo=1, routed)           0.000    10.554    lsd_0/stp_1/angle_2[7]_i_154_0[1]
    SLICE_X82Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.087 r  lsd_0/stp_1/angle_2_reg[7]_i_184/CO[3]
                         net (fo=7, routed)           0.834    11.921    lsd_0/stp_1/angle_diff9_return4
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.045 r  lsd_0/stp_1/angle_2[7]_i_153/O
                         net (fo=1, routed)           0.520    12.565    lsd_0/stp_1/angle_2[7]_i_153_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.072 r  lsd_0/stp_1/angle_2_reg[7]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.072    lsd_0/stp_1/angle_2_reg[7]_i_124_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.294 f  lsd_0/stp_1/angle_2_reg[7]_i_118/O[0]
                         net (fo=6, routed)           1.018    14.312    lsd_0/angle_diff9_return2[4]
    SLICE_X80Y79         LUT5 (Prop_lut5_I4_O)        0.327    14.639 r  lsd_0/angle_2[7]_i_150/O
                         net (fo=1, routed)           0.441    15.080    lsd_0/angle_2[7]_i_150_n_0
    SLICE_X80Y79         LUT3 (Prop_lut3_I1_O)        0.326    15.406 r  lsd_0/angle_2[7]_i_121/O
                         net (fo=3, routed)           0.453    15.858    lsd_0/angle_2[7]_i_121_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.124    15.982 r  lsd_0/angle_2[7]_i_57/O
                         net (fo=1, routed)           0.494    16.476    lsd_0/angle_2[7]_i_57_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.874 r  lsd_0/angle_2_reg[7]_i_24/CO[3]
                         net (fo=16, routed)          1.301    18.175    lsd_0/stp_1/angle_2_reg[0]_1[0]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    18.299 r  lsd_0/stp_1/angle_1[7]_i_8/O
                         net (fo=8, routed)           0.963    19.262    lsd_0/stp_1/angle_1[7]_i_8_n_0
    SLICE_X84Y90         LUT4 (Prop_lut4_I0_O)        0.124    19.386 r  lsd_0/stp_1/angle_2[7]_i_167/O
                         net (fo=1, routed)           0.324    19.710    lsd_0/stp_1/angle_2[7]_i_167_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.095 r  lsd_0/stp_1/angle_2_reg[7]_i_126/CO[3]
                         net (fo=7, routed)           0.874    20.968    lsd_0/stp_1/angle_diff11_return4
    SLICE_X81Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.092 r  lsd_0/stp_1/angle_2[7]_i_89/O
                         net (fo=1, routed)           0.480    21.573    lsd_0/stp_1/angle_2[7]_i_89_n_0
    SLICE_X82Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    22.120 f  lsd_0/stp_1/angle_2_reg[7]_i_38/O[2]
                         net (fo=6, routed)           1.186    23.306    lsd_0/angle_diff11_return2[2]
    SLICE_X80Y89         LUT5 (Prop_lut5_I3_O)        0.329    23.635 r  lsd_0/angle_2[7]_i_78/O
                         net (fo=1, routed)           0.436    24.071    lsd_0/angle_2[7]_i_78_n_0
    SLICE_X80Y89         LUT3 (Prop_lut3_I2_O)        0.326    24.397 f  lsd_0/angle_2[7]_i_31/O
                         net (fo=3, routed)           0.564    24.962    lsd_0/angle_2[7]_i_31_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I4_O)        0.124    25.086 r  lsd_0/angle_2[7]_i_7/O
                         net (fo=1, routed)           0.495    25.581    lsd_0/angle_2[7]_i_7_n_0
    SLICE_X83Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.979 r  lsd_0/angle_2_reg[7]_i_3/CO[3]
                         net (fo=25, routed)          1.190    27.169    lsd_0/stp_1/CO[0]
    SLICE_X86Y86         LUT4 (Prop_lut4_I1_O)        0.146    27.315 r  lsd_0/stp_1/memory_reg_i_39/O
                         net (fo=4, routed)           0.959    28.274    lsd_0/stp_1/memory_reg_i_39_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I0_O)        0.328    28.602 r  lsd_0/stp_1/memory_reg_i_51/O
                         net (fo=1, routed)           0.000    28.602    lsd_0/stp_1/memory_reg_i_51_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.000 r  lsd_0/stp_1/memory_reg_i_38/CO[3]
                         net (fo=7, routed)           1.319    30.318    lsd_0/stp_1/angle_diff6_return4
    SLICE_X84Y84         LUT3 (Prop_lut3_I1_O)        0.152    30.470 r  lsd_0/stp_1/memory_reg_i_31/O
                         net (fo=1, routed)           0.000    30.470    lsd_0/stp_1/memory_reg_i_31_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.559    31.029 r  lsd_0/stp_1/memory_reg_i_21/O[3]
                         net (fo=1, routed)           0.641    31.671    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[3]
    SLICE_X85Y84         LUT5 (Prop_lut5_I3_O)        0.306    31.977 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.485    32.462    lsd_0/ram_0/memory_reg_i_15
    SLICE_X85Y84         LUT6 (Prop_lut6_I0_O)        0.124    32.586 f  lsd_0/ram_0/memory_reg_i_16/O
                         net (fo=4, routed)           0.593    33.179    lsd_0/stp_1/max_dist_reg[19]_2
    SLICE_X89Y81         LUT6 (Prop_lut6_I5_O)        0.124    33.303 f  lsd_0/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.726    34.029    lsd_0/stp_1/memory_reg_i_15_n_0
    SLICE_X93Y76         LUT6 (Prop_lut6_I1_O)        0.124    34.153 r  lsd_0/stp_1/ram_wr_data[75]_i_1/O
                         net (fo=76, routed)          1.116    35.269    lsd_0/stp_1_n_422
    SLICE_X85Y82         FDRE                                         r  lsd_0/ram_wr_data_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.541    38.779    lsd_0/clk_out1
    SLICE_X85Y82         FDRE                                         r  lsd_0/ram_wr_data_reg[15]/C
                         clock pessimism              0.614    39.393    
                         clock uncertainty           -0.090    39.303    
    SLICE_X85Y82         FDRE (Setup_fdre_C_R)       -0.429    38.874    lsd_0/ram_wr_data_reg[15]
  -------------------------------------------------------------------
                         required time                         38.874    
                         arrival time                         -35.269    
  -------------------------------------------------------------------
                         slack                                  3.605    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_0/ram_wr_data_reg[72]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        35.619ns  (logic 10.331ns (29.004%)  route 25.288ns (70.995%))
  Logic Levels:           37  (CARRY4=12 LUT2=1 LUT3=5 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.230ns = ( 38.770 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.780    -0.482    lsd_0/stp_1/clk_out1
    SLICE_X90Y87         FDRE                                         r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDRE (Prop_fdre_C_Q)         0.518     0.036 r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/Q
                         net (fo=37, routed)          1.008     1.043    lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[48]_0[0]
    SLICE_X90Y85         LUT4 (Prop_lut4_I1_O)        0.124     1.167 r  lsd_0/stp_1/angle_1[7]_i_171/O
                         net (fo=1, routed)           0.000     1.167    lsd_0/stp_1/angle_1[7]_i_171_n_0
    SLICE_X90Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.680 r  lsd_0/stp_1/angle_1_reg[7]_i_160/CO[3]
                         net (fo=7, routed)           1.205     2.885    lsd_0/stp_1/angle_diff2_return4
    SLICE_X90Y86         LUT3 (Prop_lut3_I1_O)        0.153     3.038 r  lsd_0/stp_1/angle_1[7]_i_131/O
                         net (fo=1, routed)           0.000     3.038    lsd_0/stp_1/angle_1[7]_i_131_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395     3.433 f  lsd_0/stp_1/angle_1_reg[7]_i_73/O[3]
                         net (fo=6, routed)           1.092     4.525    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff2_return2[3]
    SLICE_X89Y88         LUT5 (Prop_lut5_I0_O)        0.307     4.832 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121/O
                         net (fo=1, routed)           0.815     5.647    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121_n_0
    SLICE_X92Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.771 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67/O
                         net (fo=3, routed)           0.558     6.329    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67_n_0
    SLICE_X89Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12/O
                         net (fo=1, routed)           0.710     7.163    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.561 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_4/CO[3]
                         net (fo=44, routed)          0.985     8.546    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_18_0[0]
    SLICE_X85Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.670 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[6]_i_4/O
                         net (fo=47, routed)          0.790     9.461    lsd_0/stp_1/angle_1_reg[6]_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.585 r  lsd_0/stp_1/angle_1[2]_i_2/O
                         net (fo=11, routed)          0.846    10.430    lsd_0/ram_0/angle_2_reg[7]_i_116_1
    SLICE_X82Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.554 r  lsd_0/ram_0/angle_2[7]_i_201/O
                         net (fo=1, routed)           0.000    10.554    lsd_0/stp_1/angle_2[7]_i_154_0[1]
    SLICE_X82Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.087 r  lsd_0/stp_1/angle_2_reg[7]_i_184/CO[3]
                         net (fo=7, routed)           0.834    11.921    lsd_0/stp_1/angle_diff9_return4
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.045 r  lsd_0/stp_1/angle_2[7]_i_153/O
                         net (fo=1, routed)           0.520    12.565    lsd_0/stp_1/angle_2[7]_i_153_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.072 r  lsd_0/stp_1/angle_2_reg[7]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.072    lsd_0/stp_1/angle_2_reg[7]_i_124_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.294 f  lsd_0/stp_1/angle_2_reg[7]_i_118/O[0]
                         net (fo=6, routed)           1.018    14.312    lsd_0/angle_diff9_return2[4]
    SLICE_X80Y79         LUT5 (Prop_lut5_I4_O)        0.327    14.639 r  lsd_0/angle_2[7]_i_150/O
                         net (fo=1, routed)           0.441    15.080    lsd_0/angle_2[7]_i_150_n_0
    SLICE_X80Y79         LUT3 (Prop_lut3_I1_O)        0.326    15.406 r  lsd_0/angle_2[7]_i_121/O
                         net (fo=3, routed)           0.453    15.858    lsd_0/angle_2[7]_i_121_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.124    15.982 r  lsd_0/angle_2[7]_i_57/O
                         net (fo=1, routed)           0.494    16.476    lsd_0/angle_2[7]_i_57_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.874 r  lsd_0/angle_2_reg[7]_i_24/CO[3]
                         net (fo=16, routed)          1.301    18.175    lsd_0/stp_1/angle_2_reg[0]_1[0]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    18.299 r  lsd_0/stp_1/angle_1[7]_i_8/O
                         net (fo=8, routed)           0.963    19.262    lsd_0/stp_1/angle_1[7]_i_8_n_0
    SLICE_X84Y90         LUT4 (Prop_lut4_I0_O)        0.124    19.386 r  lsd_0/stp_1/angle_2[7]_i_167/O
                         net (fo=1, routed)           0.324    19.710    lsd_0/stp_1/angle_2[7]_i_167_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.095 r  lsd_0/stp_1/angle_2_reg[7]_i_126/CO[3]
                         net (fo=7, routed)           0.874    20.968    lsd_0/stp_1/angle_diff11_return4
    SLICE_X81Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.092 r  lsd_0/stp_1/angle_2[7]_i_89/O
                         net (fo=1, routed)           0.480    21.573    lsd_0/stp_1/angle_2[7]_i_89_n_0
    SLICE_X82Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    22.120 f  lsd_0/stp_1/angle_2_reg[7]_i_38/O[2]
                         net (fo=6, routed)           1.186    23.306    lsd_0/angle_diff11_return2[2]
    SLICE_X80Y89         LUT5 (Prop_lut5_I3_O)        0.329    23.635 r  lsd_0/angle_2[7]_i_78/O
                         net (fo=1, routed)           0.436    24.071    lsd_0/angle_2[7]_i_78_n_0
    SLICE_X80Y89         LUT3 (Prop_lut3_I2_O)        0.326    24.397 f  lsd_0/angle_2[7]_i_31/O
                         net (fo=3, routed)           0.564    24.962    lsd_0/angle_2[7]_i_31_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I4_O)        0.124    25.086 r  lsd_0/angle_2[7]_i_7/O
                         net (fo=1, routed)           0.495    25.581    lsd_0/angle_2[7]_i_7_n_0
    SLICE_X83Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.979 r  lsd_0/angle_2_reg[7]_i_3/CO[3]
                         net (fo=25, routed)          1.190    27.169    lsd_0/stp_1/CO[0]
    SLICE_X86Y86         LUT4 (Prop_lut4_I1_O)        0.146    27.315 r  lsd_0/stp_1/memory_reg_i_39/O
                         net (fo=4, routed)           0.959    28.274    lsd_0/stp_1/memory_reg_i_39_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I0_O)        0.328    28.602 r  lsd_0/stp_1/memory_reg_i_51/O
                         net (fo=1, routed)           0.000    28.602    lsd_0/stp_1/memory_reg_i_51_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.000 r  lsd_0/stp_1/memory_reg_i_38/CO[3]
                         net (fo=7, routed)           1.319    30.318    lsd_0/stp_1/angle_diff6_return4
    SLICE_X84Y84         LUT3 (Prop_lut3_I1_O)        0.152    30.470 r  lsd_0/stp_1/memory_reg_i_31/O
                         net (fo=1, routed)           0.000    30.470    lsd_0/stp_1/memory_reg_i_31_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.559    31.029 r  lsd_0/stp_1/memory_reg_i_21/O[3]
                         net (fo=1, routed)           0.641    31.671    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[3]
    SLICE_X85Y84         LUT5 (Prop_lut5_I3_O)        0.306    31.977 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.485    32.462    lsd_0/ram_0/memory_reg_i_15
    SLICE_X85Y84         LUT6 (Prop_lut6_I0_O)        0.124    32.586 f  lsd_0/ram_0/memory_reg_i_16/O
                         net (fo=4, routed)           0.593    33.179    lsd_0/stp_1/max_dist_reg[19]_2
    SLICE_X89Y81         LUT6 (Prop_lut6_I5_O)        0.124    33.303 f  lsd_0/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.726    34.029    lsd_0/stp_1/memory_reg_i_15_n_0
    SLICE_X93Y76         LUT6 (Prop_lut6_I1_O)        0.124    34.153 r  lsd_0/stp_1/ram_wr_data[75]_i_1/O
                         net (fo=76, routed)          0.983    35.136    lsd_0/stp_1_n_422
    SLICE_X82Y74         FDRE                                         r  lsd_0/ram_wr_data_reg[72]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.532    38.770    lsd_0/clk_out1
    SLICE_X82Y74         FDRE                                         r  lsd_0/ram_wr_data_reg[72]/C
                         clock pessimism              0.614    39.384    
                         clock uncertainty           -0.090    39.294    
    SLICE_X82Y74         FDRE (Setup_fdre_C_R)       -0.524    38.770    lsd_0/ram_wr_data_reg[72]
  -------------------------------------------------------------------
                         required time                         38.770    
                         arrival time                         -35.136    
  -------------------------------------------------------------------
                         slack                                  3.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 lsd_1/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_1/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.551%)  route 0.216ns (60.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.584ns
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.690    -0.407    lsd_1/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/clk_out1
    SLICE_X105Y111       FDSE                                         r  lsd_1/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y111       FDSE (Prop_fdse_C_Q)         0.141    -0.266 r  lsd_1/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[4]/Q
                         net (fo=8, routed)           0.216    -0.050    lsd_1/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/Q[4]
    RAMB18_X5Y44         RAMB18E1                                     r  lsd_1/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.004    -0.584    lsd_1/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/clk_out1
    RAMB18_X5Y44         RAMB18E1                                     r  lsd_1/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/CLKARDCLK
                         clock pessimism              0.233    -0.351    
                         clock uncertainty            0.090    -0.261    
    RAMB18_X5Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.078    lsd_1/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                          0.078    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.605ns
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    -0.218ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.710    -0.387    rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.141    -0.246 r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.190    rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y121       FDPE                                         r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.984    -0.605    rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.218    -0.387    
                         clock uncertainty            0.090    -0.297    
    SLICE_X113Y121       FDPE (Hold_fdpe_C_D)         0.075    -0.222    rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 lsd_0/stp_1/ca_0/out_hcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_0/stp_1/out_hcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.626ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.218ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.689    -0.408    lsd_0/stp_1/ca_0/clk_out1
    SLICE_X91Y107        FDRE                                         r  lsd_0/stp_1/ca_0/out_hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  lsd_0/stp_1/ca_0/out_hcnt_reg[5]/Q
                         net (fo=1, routed)           0.056    -0.211    lsd_0/stp_1/ca_0_n_4
    SLICE_X91Y107        FDRE                                         r  lsd_0/stp_1/out_hcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.963    -0.626    lsd_0/stp_1/clk_out1
    SLICE_X91Y107        FDRE                                         r  lsd_0/stp_1/out_hcnt_reg[5]/C
                         clock pessimism              0.218    -0.408    
                         clock uncertainty            0.090    -0.318    
    SLICE_X91Y107        FDRE (Hold_fdre_C_D)         0.071    -0.247    lsd_0/stp_1/out_hcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 xors_0/state_1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xors_0/state_0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.678ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    -0.220ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.639    -0.458    xors_0/clk_out1
    SLICE_X110Y99        FDRE                                         r  xors_0/state_1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.317 r  xors_0/state_1_reg[17]/Q
                         net (fo=2, routed)           0.058    -0.259    xors_0/state_1[17]
    SLICE_X110Y99        FDRE                                         r  xors_0/state_0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.911    -0.678    xors_0/clk_out1
    SLICE_X110Y99        FDRE                                         r  xors_0/state_0_reg[17]/C
                         clock pessimism              0.220    -0.458    
                         clock uncertainty            0.090    -0.368    
    SLICE_X110Y99        FDRE (Hold_fdre_C_D)         0.071    -0.297    xors_0/state_0_reg[17]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    -0.220ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.709    -0.388    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDPE (Prop_fdpe_C_Q)         0.141    -0.247 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.181    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.981    -0.608    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.220    -0.388    
                         clock uncertainty            0.090    -0.298    
    SLICE_X106Y121       FDPE (Hold_fdpe_C_D)         0.075    -0.223    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 lsd_1/gau_0/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_1/gau_0/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.779%)  route 0.232ns (62.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.578ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.693    -0.404    lsd_1/gau_0/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/clk_out1
    SLICE_X105Y102       FDRE                                         r  lsd_1/gau_0/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y102       FDRE (Prop_fdre_C_Q)         0.141    -0.263 r  lsd_1/gau_0/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[8]/Q
                         net (fo=3, routed)           0.232    -0.030    lsd_1/gau_0/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_0[8]
    RAMB18_X5Y41         RAMB18E1                                     r  lsd_1/gau_0/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.010    -0.578    lsd_1/gau_0/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/clk_out1
    RAMB18_X5Y41         RAMB18E1                                     r  lsd_1/gau_0/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/CLKBWRCLK
                         clock pessimism              0.233    -0.345    
                         clock uncertainty            0.090    -0.255    
    RAMB18_X5Y41         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.072    lsd_1/gau_0/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                          0.072    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 xors_0/state_1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xors_0/state_0_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.678ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    -0.220ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.639    -0.458    xors_0/clk_out1
    SLICE_X111Y99        FDRE                                         r  xors_0/state_1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.317 r  xors_0/state_1_reg[18]/Q
                         net (fo=2, routed)           0.067    -0.250    xors_0/state_1[18]
    SLICE_X111Y99        FDRE                                         r  xors_0/state_0_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.911    -0.678    xors_0/clk_out1
    SLICE_X111Y99        FDRE                                         r  xors_0/state_0_reg[18]/C
                         clock pessimism              0.220    -0.458    
                         clock uncertainty            0.090    -0.368    
    SLICE_X111Y99        FDRE (Hold_fdre_C_D)         0.075    -0.293    xors_0/state_0_reg[18]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 xors_0/state_1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xors_0/state_0_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.678ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    -0.220ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.639    -0.458    xors_0/clk_out1
    SLICE_X113Y99        FDRE                                         r  xors_0/state_1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.317 r  xors_0/state_1_reg[21]/Q
                         net (fo=2, routed)           0.067    -0.250    xors_0/state_1[21]
    SLICE_X113Y99        FDRE                                         r  xors_0/state_0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.911    -0.678    xors_0/clk_out1
    SLICE_X113Y99        FDRE                                         r  xors_0/state_0_reg[21]/C
                         clock pessimism              0.220    -0.458    
                         clock uncertainty            0.090    -0.368    
    SLICE_X113Y99        FDRE (Hold_fdre_C_D)         0.075    -0.293    xors_0/state_0_reg[21]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 xors_0/state_1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xors_0/state_0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.592ns
    Source Clock Delay      (SCD):    -0.376ns
    Clock Pessimism Removal (CPR):    -0.216ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.721    -0.376    xors_0/clk_out1
    SLICE_X111Y101       FDRE                                         r  xors_0/state_1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.235 r  xors_0/state_1_reg[16]/Q
                         net (fo=2, routed)           0.067    -0.168    xors_0/state_1[16]
    SLICE_X111Y101       FDRE                                         r  xors_0/state_0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.997    -0.592    xors_0/clk_out1
    SLICE_X111Y101       FDRE                                         r  xors_0/state_0_reg[16]/C
                         clock pessimism              0.216    -0.376    
                         clock uncertainty            0.090    -0.286    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.075    -0.211    xors_0/state_0_reg[16]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 xors_0/state_1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xors_0/state_0_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.592ns
    Source Clock Delay      (SCD):    -0.376ns
    Clock Pessimism Removal (CPR):    -0.216ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.721    -0.376    xors_0/clk_out1
    SLICE_X111Y100       FDRE                                         r  xors_0/state_1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDRE (Prop_fdre_C_Q)         0.141    -0.235 r  xors_0/state_1_reg[22]/Q
                         net (fo=2, routed)           0.067    -0.168    xors_0/state_1[22]
    SLICE_X111Y100       FDRE                                         r  xors_0/state_0_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.997    -0.592    xors_0/clk_out1
    SLICE_X111Y100       FDRE                                         r  xors_0/state_0_reg[22]/C
                         clock pessimism              0.216    -0.376    
                         clock uncertainty            0.090    -0.286    
    SLICE_X111Y100       FDRE (Hold_fdre_C_D)         0.075    -0.211    xors_0/state_0_reg[22]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.043    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack       33.987ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.987ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PixelClkIO_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.419ns (9.641%)  route 3.927ns (90.359%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.867ns = ( 39.133 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.216ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.046    -0.216    rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.203 r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.927     4.129    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.773    39.011    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    36.471 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    37.431    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    38.349 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.784    39.133    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/TMDS_Data_p[1]
    OLOGIC_X1Y130        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.500    39.633    
                         clock uncertainty           -0.493    39.140    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    38.116    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         38.116    
                         arrival time                          -4.129    
  -------------------------------------------------------------------
                         slack                                 33.987    

Slack (MET) :             34.125ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PixelClkIO_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 0.419ns (9.959%)  route 3.788ns (90.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.867ns = ( 39.133 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.216ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.046    -0.216    rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.203 r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.788     3.991    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y129        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.773    39.011    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    36.471 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    37.431    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    38.349 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.784    39.133    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/TMDS_Data_p[1]
    OLOGIC_X1Y129        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.500    39.633    
                         clock uncertainty           -0.493    39.140    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    38.116    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         38.116    
                         arrival time                          -3.991    
  -------------------------------------------------------------------
                         slack                                 34.125    

Slack (MET) :             34.271ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PixelClkIO_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.419ns (10.322%)  route 3.640ns (89.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 39.131 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.216ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.046    -0.216    rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.203 r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.640     3.843    rgb2dvi_1/U0/ClockSerializer/aRst
    OLOGIC_X1Y128        OSERDESE2                                    r  rgb2dvi_1/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.773    39.011    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    36.471 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    37.431    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    38.349 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.782    39.131    rgb2dvi_1/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y128        OSERDESE2                                    r  rgb2dvi_1/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.500    39.631    
                         clock uncertainty           -0.493    39.138    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    38.114    rgb2dvi_1/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         38.114    
                         arrival time                          -3.843    
  -------------------------------------------------------------------
                         slack                                 34.271    

Slack (MET) :             34.420ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PixelClkIO_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 0.419ns (10.714%)  route 3.492ns (89.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 39.131 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.216ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.046    -0.216    rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.203 r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.492     3.694    rgb2dvi_1/U0/ClockSerializer/aRst
    OLOGIC_X1Y127        OSERDESE2                                    r  rgb2dvi_1/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.773    39.011    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    36.471 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    37.431    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    38.349 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.782    39.131    rgb2dvi_1/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y127        OSERDESE2                                    r  rgb2dvi_1/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.500    39.631    
                         clock uncertainty           -0.493    39.138    
    OLOGIC_X1Y127        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    38.114    rgb2dvi_1/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         38.114    
                         arrival time                          -3.694    
  -------------------------------------------------------------------
                         slack                                 34.420    

Slack (MET) :             34.566ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PixelClkIO_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.763ns  (logic 0.419ns (11.136%)  route 3.344ns (88.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.871ns = ( 39.129 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.216ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.046    -0.216    rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.203 r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.344     3.546    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.773    39.011    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    36.471 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    37.431    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    38.349 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.780    39.129    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.500    39.629    
                         clock uncertainty           -0.493    39.136    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    38.112    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         38.112    
                         arrival time                          -3.546    
  -------------------------------------------------------------------
                         slack                                 34.566    

Slack (MET) :             34.572ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PixelClkIO_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.419ns (11.147%)  route 3.340ns (88.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 39.131 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.216ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.046    -0.216    rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.203 r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.340     3.543    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.773    39.011    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    36.471 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    37.431    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    38.349 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.782    39.131    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/TMDS_Data_p[2]
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.500    39.631    
                         clock uncertainty           -0.493    39.138    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    38.114    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         38.114    
                         arrival time                          -3.543    
  -------------------------------------------------------------------
                         slack                                 34.572    

Slack (MET) :             34.574ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PixelClkIO_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 0.419ns (11.154%)  route 3.337ns (88.846%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 39.131 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.216ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.046    -0.216    rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.203 r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.337     3.540    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.773    39.011    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    36.471 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    37.431    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    38.349 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.782    39.131    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/TMDS_Data_p[2]
    OLOGIC_X1Y121        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.500    39.631    
                         clock uncertainty           -0.493    39.138    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    38.114    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         38.114    
                         arrival time                          -3.540    
  -------------------------------------------------------------------
                         slack                                 34.574    

Slack (MET) :             34.714ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PixelClkIO_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.419ns (11.593%)  route 3.195ns (88.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.871ns = ( 39.129 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.216ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.046    -0.216    rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.203 r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.195     3.398    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y125        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.773    39.011    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    36.471 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    37.431    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    38.349 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.780    39.129    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.500    39.629    
                         clock uncertainty           -0.493    39.136    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    38.112    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         38.112    
                         arrival time                          -3.398    
  -------------------------------------------------------------------
                         slack                                 34.714    

Slack (MET) :             35.956ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PixelClkIO_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.518ns (18.673%)  route 2.256ns (81.327%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.867ns = ( 39.133 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.047    -0.215    rgb2dvi_1/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDRE                                         r  rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDRE (Prop_fdre_C_Q)         0.518     0.303 r  rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.256     2.559    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.773    39.011    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    36.471 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    37.431    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    38.349 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.784    39.133    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/TMDS_Data_p[1]
    OLOGIC_X1Y130        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.500    39.633    
                         clock uncertainty           -0.493    39.140    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    38.515    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         38.515    
                         arrival time                          -2.559    
  -------------------------------------------------------------------
                         slack                                 35.956    

Slack (MET) :             36.021ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PixelClkIO_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.478ns (18.879%)  route 2.054ns (81.121%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 39.131 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.216ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.046    -0.216    rgb2dvi_1/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDSE                                         r  rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDSE (Prop_fdse_C_Q)         0.478     0.262 r  rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.054     2.316    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y121        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.773    39.011    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    36.471 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    37.431    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    38.349 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.782    39.131    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/TMDS_Data_p[2]
    OLOGIC_X1Y121        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.500    39.631    
                         clock uncertainty           -0.493    39.138    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.802    38.336    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         38.336    
                         arrival time                          -2.316    
  -------------------------------------------------------------------
                         slack                                 36.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.164ns (17.674%)  route 0.764ns (82.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.578ns
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.710    -0.387    rgb2dvi_1/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDRE                                         r  rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDRE (Prop_fdre_C_Q)         0.164    -0.223 r  rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           0.764     0.541    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.947    -0.642    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.721 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.319    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.888 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.310    -0.578    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/TMDS_Data_p[2]
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.492    -0.086    
                         clock uncertainty            0.493     0.407    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     0.426    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.141ns (14.485%)  route 0.832ns (85.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.576ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.711    -0.386    rgb2dvi_1/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y129       FDSE                                         r  rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y129       FDSE (Prop_fdse_C_Q)         0.141    -0.245 r  rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           0.832     0.588    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y129        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.947    -0.642    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.721 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.319    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.888 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.312    -0.576    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/TMDS_Data_p[1]
    OLOGIC_X1Y129        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.492    -0.084    
                         clock uncertainty            0.493     0.409    
    OLOGIC_X1Y129        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.428    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.428    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.164ns (16.764%)  route 0.814ns (83.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.579ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.706    -0.391    rgb2dvi_1/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X108Y125       FDSE                                         r  rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDSE (Prop_fdse_C_Q)         0.164    -0.227 r  rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           0.814     0.588    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.947    -0.642    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.721 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.319    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.888 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.309    -0.579    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.492    -0.087    
                         clock uncertainty            0.493     0.406    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     0.425    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.164ns (16.657%)  route 0.821ns (83.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.578ns
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.710    -0.387    rgb2dvi_1/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDSE                                         r  rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDSE (Prop_fdse_C_Q)         0.164    -0.223 r  rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           0.821     0.598    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.947    -0.642    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.721 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.319    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.888 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.310    -0.578    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/TMDS_Data_p[2]
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.492    -0.086    
                         clock uncertainty            0.493     0.407    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.426    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.598    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.148ns (15.865%)  route 0.785ns (84.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.578ns
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.710    -0.387    rgb2dvi_1/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDSE                                         r  rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDSE (Prop_fdse_C_Q)         0.148    -0.239 r  rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           0.785     0.546    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y121        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.947    -0.642    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.721 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.319    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.888 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.310    -0.578    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/TMDS_Data_p[2]
    OLOGIC_X1Y121        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.492    -0.086    
                         clock uncertainty            0.493     0.407    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.035     0.372    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.546    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.164ns (16.353%)  route 0.839ns (83.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.579ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.706    -0.391    rgb2dvi_1/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X108Y125       FDSE                                         r  rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDSE (Prop_fdse_C_Q)         0.164    -0.227 r  rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           0.839     0.612    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.947    -0.642    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.721 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.319    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.888 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.309    -0.579    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.492    -0.087    
                         clock uncertainty            0.493     0.406    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.425    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.612    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.141ns (14.021%)  route 0.865ns (85.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.579ns
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.707    -0.390    rgb2dvi_1/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y125       FDRE                                         r  rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.249 r  rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           0.865     0.616    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.947    -0.642    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.721 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.319    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.888 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.309    -0.579    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.492    -0.087    
                         clock uncertainty            0.493     0.406    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     0.425    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.141ns (13.923%)  route 0.872ns (86.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.576ns
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.712    -0.385    rgb2dvi_1/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y130       FDRE                                         r  rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y130       FDRE (Prop_fdre_C_Q)         0.141    -0.244 r  rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           0.872     0.628    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y130        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.947    -0.642    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.721 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.319    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.888 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.312    -0.576    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/TMDS_Data_p[1]
    OLOGIC_X1Y130        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.492    -0.084    
                         clock uncertainty            0.493     0.409    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.428    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.428    
                         arrival time                           0.628    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.141ns (13.873%)  route 0.875ns (86.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.579ns
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.707    -0.390    rgb2dvi_1/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y125       FDRE                                         r  rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.249 r  rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           0.875     0.627    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.947    -0.642    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.721 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.319    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.888 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.309    -0.579    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.492    -0.087    
                         clock uncertainty            0.493     0.406    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     0.425    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.627    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.141ns (13.882%)  route 0.875ns (86.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.576ns
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.712    -0.385    rgb2dvi_1/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y130       FDSE                                         r  rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y130       FDSE (Prop_fdse_C_Q)         0.141    -0.244 r  rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           0.875     0.631    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y130        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.947    -0.642    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.721 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.319    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.888 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.312    -0.576    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/TMDS_Data_p[1]
    OLOGIC_X1Y130        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.492    -0.084    
                         clock uncertainty            0.493     0.409    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     0.428    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.428    
                         arrival time                           0.631    
  -------------------------------------------------------------------
                         slack                                  0.203    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack       33.987ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.987ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PixelClkIO_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.419ns (9.641%)  route 3.927ns (90.359%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.867ns = ( 39.133 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.216ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.046    -0.216    rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.203 r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.927     4.129    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.773    39.011    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    36.471 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    37.431    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    38.349 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.784    39.133    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/TMDS_Data_p[1]
    OLOGIC_X1Y130        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.500    39.633    
                         clock uncertainty           -0.493    39.140    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    38.116    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         38.116    
                         arrival time                          -4.129    
  -------------------------------------------------------------------
                         slack                                 33.987    

Slack (MET) :             34.125ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PixelClkIO_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 0.419ns (9.959%)  route 3.788ns (90.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.867ns = ( 39.133 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.216ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.046    -0.216    rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.203 r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.788     3.991    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y129        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.773    39.011    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    36.471 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    37.431    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    38.349 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.784    39.133    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/TMDS_Data_p[1]
    OLOGIC_X1Y129        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.500    39.633    
                         clock uncertainty           -0.493    39.140    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    38.116    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         38.116    
                         arrival time                          -3.991    
  -------------------------------------------------------------------
                         slack                                 34.125    

Slack (MET) :             34.271ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PixelClkIO_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.419ns (10.322%)  route 3.640ns (89.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 39.131 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.216ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.046    -0.216    rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.203 r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.640     3.843    rgb2dvi_1/U0/ClockSerializer/aRst
    OLOGIC_X1Y128        OSERDESE2                                    r  rgb2dvi_1/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.773    39.011    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    36.471 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    37.431    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    38.349 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.782    39.131    rgb2dvi_1/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y128        OSERDESE2                                    r  rgb2dvi_1/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.500    39.631    
                         clock uncertainty           -0.493    39.138    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    38.114    rgb2dvi_1/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         38.114    
                         arrival time                          -3.843    
  -------------------------------------------------------------------
                         slack                                 34.271    

Slack (MET) :             34.420ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PixelClkIO_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 0.419ns (10.714%)  route 3.492ns (89.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 39.131 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.216ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.046    -0.216    rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.203 r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.492     3.694    rgb2dvi_1/U0/ClockSerializer/aRst
    OLOGIC_X1Y127        OSERDESE2                                    r  rgb2dvi_1/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.773    39.011    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    36.471 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    37.431    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    38.349 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.782    39.131    rgb2dvi_1/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y127        OSERDESE2                                    r  rgb2dvi_1/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.500    39.631    
                         clock uncertainty           -0.493    39.138    
    OLOGIC_X1Y127        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    38.114    rgb2dvi_1/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         38.114    
                         arrival time                          -3.694    
  -------------------------------------------------------------------
                         slack                                 34.420    

Slack (MET) :             34.566ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PixelClkIO_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.763ns  (logic 0.419ns (11.136%)  route 3.344ns (88.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.871ns = ( 39.129 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.216ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.046    -0.216    rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.203 r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.344     3.546    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.773    39.011    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    36.471 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    37.431    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    38.349 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.780    39.129    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.500    39.629    
                         clock uncertainty           -0.493    39.136    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    38.112    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         38.112    
                         arrival time                          -3.546    
  -------------------------------------------------------------------
                         slack                                 34.566    

Slack (MET) :             34.571ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PixelClkIO_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.419ns (11.147%)  route 3.340ns (88.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 39.131 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.216ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.046    -0.216    rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.203 r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.340     3.543    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.773    39.011    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    36.471 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    37.431    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    38.349 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.782    39.131    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/TMDS_Data_p[2]
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.500    39.631    
                         clock uncertainty           -0.493    39.138    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    38.114    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         38.114    
                         arrival time                          -3.543    
  -------------------------------------------------------------------
                         slack                                 34.571    

Slack (MET) :             34.574ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PixelClkIO_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 0.419ns (11.154%)  route 3.337ns (88.846%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 39.131 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.216ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.046    -0.216    rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.203 r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.337     3.540    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.773    39.011    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    36.471 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    37.431    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    38.349 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.782    39.131    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/TMDS_Data_p[2]
    OLOGIC_X1Y121        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.500    39.631    
                         clock uncertainty           -0.493    39.138    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    38.114    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         38.114    
                         arrival time                          -3.540    
  -------------------------------------------------------------------
                         slack                                 34.574    

Slack (MET) :             34.714ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PixelClkIO_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.419ns (11.593%)  route 3.195ns (88.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.871ns = ( 39.129 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.216ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.046    -0.216    rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.203 r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.195     3.398    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y125        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.773    39.011    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    36.471 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    37.431    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    38.349 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.780    39.129    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.500    39.629    
                         clock uncertainty           -0.493    39.136    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    38.112    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         38.112    
                         arrival time                          -3.398    
  -------------------------------------------------------------------
                         slack                                 34.714    

Slack (MET) :             35.956ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PixelClkIO_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.518ns (18.673%)  route 2.256ns (81.327%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.867ns = ( 39.133 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.047    -0.215    rgb2dvi_1/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDRE                                         r  rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDRE (Prop_fdre_C_Q)         0.518     0.303 r  rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.256     2.559    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.773    39.011    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    36.471 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    37.431    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    38.349 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.784    39.133    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/TMDS_Data_p[1]
    OLOGIC_X1Y130        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.500    39.633    
                         clock uncertainty           -0.493    39.140    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    38.515    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         38.515    
                         arrival time                          -2.559    
  -------------------------------------------------------------------
                         slack                                 35.956    

Slack (MET) :             36.020ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PixelClkIO_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.478ns (18.879%)  route 2.054ns (81.121%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 39.131 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.216ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.046    -0.216    rgb2dvi_1/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDSE                                         r  rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDSE (Prop_fdse_C_Q)         0.478     0.262 r  rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.054     2.316    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y121        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.773    39.011    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    36.471 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    37.431    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    38.349 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.782    39.131    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/TMDS_Data_p[2]
    OLOGIC_X1Y121        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.500    39.631    
                         clock uncertainty           -0.493    39.138    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.802    38.336    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         38.336    
                         arrival time                          -2.316    
  -------------------------------------------------------------------
                         slack                                 36.020    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.164ns (17.674%)  route 0.764ns (82.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.578ns
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.710    -0.387    rgb2dvi_1/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDRE                                         r  rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDRE (Prop_fdre_C_Q)         0.164    -0.223 r  rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           0.764     0.541    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.947    -0.642    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.721 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.319    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.888 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.310    -0.578    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/TMDS_Data_p[2]
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.492    -0.086    
                         clock uncertainty            0.493     0.407    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     0.426    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.141ns (14.485%)  route 0.832ns (85.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.576ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.711    -0.386    rgb2dvi_1/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y129       FDSE                                         r  rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y129       FDSE (Prop_fdse_C_Q)         0.141    -0.245 r  rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           0.832     0.588    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y129        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.947    -0.642    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.721 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.319    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.888 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.312    -0.576    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/TMDS_Data_p[1]
    OLOGIC_X1Y129        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.492    -0.084    
                         clock uncertainty            0.493     0.409    
    OLOGIC_X1Y129        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.428    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.428    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.164ns (16.764%)  route 0.814ns (83.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.579ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.706    -0.391    rgb2dvi_1/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X108Y125       FDSE                                         r  rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDSE (Prop_fdse_C_Q)         0.164    -0.227 r  rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           0.814     0.588    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.947    -0.642    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.721 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.319    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.888 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.309    -0.579    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.492    -0.087    
                         clock uncertainty            0.493     0.406    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     0.425    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.164ns (16.657%)  route 0.821ns (83.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.578ns
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.710    -0.387    rgb2dvi_1/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDSE                                         r  rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDSE (Prop_fdse_C_Q)         0.164    -0.223 r  rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           0.821     0.598    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.947    -0.642    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.721 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.319    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.888 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.310    -0.578    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/TMDS_Data_p[2]
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.492    -0.086    
                         clock uncertainty            0.493     0.407    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.426    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.598    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.148ns (15.865%)  route 0.785ns (84.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.578ns
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.710    -0.387    rgb2dvi_1/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDSE                                         r  rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDSE (Prop_fdse_C_Q)         0.148    -0.239 r  rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           0.785     0.546    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y121        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.947    -0.642    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.721 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.319    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.888 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.310    -0.578    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/TMDS_Data_p[2]
    OLOGIC_X1Y121        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.492    -0.086    
                         clock uncertainty            0.493     0.407    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.035     0.372    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.546    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.164ns (16.353%)  route 0.839ns (83.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.579ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.706    -0.391    rgb2dvi_1/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X108Y125       FDSE                                         r  rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDSE (Prop_fdse_C_Q)         0.164    -0.227 r  rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           0.839     0.612    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.947    -0.642    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.721 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.319    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.888 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.309    -0.579    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.492    -0.087    
                         clock uncertainty            0.493     0.406    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.425    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.612    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.141ns (14.021%)  route 0.865ns (85.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.579ns
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.707    -0.390    rgb2dvi_1/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y125       FDRE                                         r  rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.249 r  rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           0.865     0.616    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.947    -0.642    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.721 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.319    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.888 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.309    -0.579    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.492    -0.087    
                         clock uncertainty            0.493     0.406    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     0.425    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.141ns (13.923%)  route 0.872ns (86.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.576ns
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.712    -0.385    rgb2dvi_1/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y130       FDRE                                         r  rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y130       FDRE (Prop_fdre_C_Q)         0.141    -0.244 r  rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           0.872     0.628    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y130        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.947    -0.642    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.721 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.319    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.888 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.312    -0.576    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/TMDS_Data_p[1]
    OLOGIC_X1Y130        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.492    -0.084    
                         clock uncertainty            0.493     0.409    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.428    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.428    
                         arrival time                           0.628    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.141ns (13.873%)  route 0.875ns (86.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.579ns
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.707    -0.390    rgb2dvi_1/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y125       FDRE                                         r  rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.249 r  rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           0.875     0.627    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.947    -0.642    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.721 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.319    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.888 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.309    -0.579    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.492    -0.087    
                         clock uncertainty            0.493     0.406    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     0.425    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.627    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.141ns (13.882%)  route 0.875ns (86.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.576ns
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.712    -0.385    rgb2dvi_1/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y130       FDSE                                         r  rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y130       FDSE (Prop_fdse_C_Q)         0.141    -0.244 r  rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           0.875     0.631    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y130        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.947    -0.642    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.721 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.319    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.888 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.312    -0.576    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/TMDS_Data_p[1]
    OLOGIC_X1Y130        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.492    -0.084    
                         clock uncertainty            0.493     0.409    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     0.428    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.428    
                         arrival time                           0.631    
  -------------------------------------------------------------------
                         slack                                  0.203    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.448ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.448ns  (required time - arrival time)
  Source:                 lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_0/ram_wr_data_reg[75]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        35.806ns  (logic 10.331ns (28.853%)  route 25.475ns (71.147%))
  Logic Levels:           37  (CARRY4=12 LUT2=1 LUT3=5 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.228ns = ( 38.772 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.780    -0.482    lsd_0/stp_1/clk_out1
    SLICE_X90Y87         FDRE                                         r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDRE (Prop_fdre_C_Q)         0.518     0.036 r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/Q
                         net (fo=37, routed)          1.008     1.043    lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[48]_0[0]
    SLICE_X90Y85         LUT4 (Prop_lut4_I1_O)        0.124     1.167 r  lsd_0/stp_1/angle_1[7]_i_171/O
                         net (fo=1, routed)           0.000     1.167    lsd_0/stp_1/angle_1[7]_i_171_n_0
    SLICE_X90Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.680 r  lsd_0/stp_1/angle_1_reg[7]_i_160/CO[3]
                         net (fo=7, routed)           1.205     2.885    lsd_0/stp_1/angle_diff2_return4
    SLICE_X90Y86         LUT3 (Prop_lut3_I1_O)        0.153     3.038 r  lsd_0/stp_1/angle_1[7]_i_131/O
                         net (fo=1, routed)           0.000     3.038    lsd_0/stp_1/angle_1[7]_i_131_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395     3.433 f  lsd_0/stp_1/angle_1_reg[7]_i_73/O[3]
                         net (fo=6, routed)           1.092     4.525    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff2_return2[3]
    SLICE_X89Y88         LUT5 (Prop_lut5_I0_O)        0.307     4.832 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121/O
                         net (fo=1, routed)           0.815     5.647    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121_n_0
    SLICE_X92Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.771 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67/O
                         net (fo=3, routed)           0.558     6.329    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67_n_0
    SLICE_X89Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12/O
                         net (fo=1, routed)           0.710     7.163    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.561 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_4/CO[3]
                         net (fo=44, routed)          0.985     8.546    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_18_0[0]
    SLICE_X85Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.670 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[6]_i_4/O
                         net (fo=47, routed)          0.790     9.461    lsd_0/stp_1/angle_1_reg[6]_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.585 r  lsd_0/stp_1/angle_1[2]_i_2/O
                         net (fo=11, routed)          0.846    10.430    lsd_0/ram_0/angle_2_reg[7]_i_116_1
    SLICE_X82Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.554 r  lsd_0/ram_0/angle_2[7]_i_201/O
                         net (fo=1, routed)           0.000    10.554    lsd_0/stp_1/angle_2[7]_i_154_0[1]
    SLICE_X82Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.087 r  lsd_0/stp_1/angle_2_reg[7]_i_184/CO[3]
                         net (fo=7, routed)           0.834    11.921    lsd_0/stp_1/angle_diff9_return4
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.045 r  lsd_0/stp_1/angle_2[7]_i_153/O
                         net (fo=1, routed)           0.520    12.565    lsd_0/stp_1/angle_2[7]_i_153_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.072 r  lsd_0/stp_1/angle_2_reg[7]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.072    lsd_0/stp_1/angle_2_reg[7]_i_124_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.294 f  lsd_0/stp_1/angle_2_reg[7]_i_118/O[0]
                         net (fo=6, routed)           1.018    14.312    lsd_0/angle_diff9_return2[4]
    SLICE_X80Y79         LUT5 (Prop_lut5_I4_O)        0.327    14.639 r  lsd_0/angle_2[7]_i_150/O
                         net (fo=1, routed)           0.441    15.080    lsd_0/angle_2[7]_i_150_n_0
    SLICE_X80Y79         LUT3 (Prop_lut3_I1_O)        0.326    15.406 r  lsd_0/angle_2[7]_i_121/O
                         net (fo=3, routed)           0.453    15.858    lsd_0/angle_2[7]_i_121_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.124    15.982 r  lsd_0/angle_2[7]_i_57/O
                         net (fo=1, routed)           0.494    16.476    lsd_0/angle_2[7]_i_57_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.874 r  lsd_0/angle_2_reg[7]_i_24/CO[3]
                         net (fo=16, routed)          1.301    18.175    lsd_0/stp_1/angle_2_reg[0]_1[0]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    18.299 r  lsd_0/stp_1/angle_1[7]_i_8/O
                         net (fo=8, routed)           0.963    19.262    lsd_0/stp_1/angle_1[7]_i_8_n_0
    SLICE_X84Y90         LUT4 (Prop_lut4_I0_O)        0.124    19.386 r  lsd_0/stp_1/angle_2[7]_i_167/O
                         net (fo=1, routed)           0.324    19.710    lsd_0/stp_1/angle_2[7]_i_167_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.095 r  lsd_0/stp_1/angle_2_reg[7]_i_126/CO[3]
                         net (fo=7, routed)           0.874    20.968    lsd_0/stp_1/angle_diff11_return4
    SLICE_X81Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.092 r  lsd_0/stp_1/angle_2[7]_i_89/O
                         net (fo=1, routed)           0.480    21.573    lsd_0/stp_1/angle_2[7]_i_89_n_0
    SLICE_X82Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    22.120 f  lsd_0/stp_1/angle_2_reg[7]_i_38/O[2]
                         net (fo=6, routed)           1.186    23.306    lsd_0/angle_diff11_return2[2]
    SLICE_X80Y89         LUT5 (Prop_lut5_I3_O)        0.329    23.635 r  lsd_0/angle_2[7]_i_78/O
                         net (fo=1, routed)           0.436    24.071    lsd_0/angle_2[7]_i_78_n_0
    SLICE_X80Y89         LUT3 (Prop_lut3_I2_O)        0.326    24.397 f  lsd_0/angle_2[7]_i_31/O
                         net (fo=3, routed)           0.564    24.962    lsd_0/angle_2[7]_i_31_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I4_O)        0.124    25.086 r  lsd_0/angle_2[7]_i_7/O
                         net (fo=1, routed)           0.495    25.581    lsd_0/angle_2[7]_i_7_n_0
    SLICE_X83Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.979 r  lsd_0/angle_2_reg[7]_i_3/CO[3]
                         net (fo=25, routed)          1.190    27.169    lsd_0/stp_1/CO[0]
    SLICE_X86Y86         LUT4 (Prop_lut4_I1_O)        0.146    27.315 r  lsd_0/stp_1/memory_reg_i_39/O
                         net (fo=4, routed)           0.959    28.274    lsd_0/stp_1/memory_reg_i_39_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I0_O)        0.328    28.602 r  lsd_0/stp_1/memory_reg_i_51/O
                         net (fo=1, routed)           0.000    28.602    lsd_0/stp_1/memory_reg_i_51_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.000 r  lsd_0/stp_1/memory_reg_i_38/CO[3]
                         net (fo=7, routed)           1.319    30.318    lsd_0/stp_1/angle_diff6_return4
    SLICE_X84Y84         LUT3 (Prop_lut3_I1_O)        0.152    30.470 r  lsd_0/stp_1/memory_reg_i_31/O
                         net (fo=1, routed)           0.000    30.470    lsd_0/stp_1/memory_reg_i_31_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.559    31.029 r  lsd_0/stp_1/memory_reg_i_21/O[3]
                         net (fo=1, routed)           0.641    31.671    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[3]
    SLICE_X85Y84         LUT5 (Prop_lut5_I3_O)        0.306    31.977 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.485    32.462    lsd_0/ram_0/memory_reg_i_15
    SLICE_X85Y84         LUT6 (Prop_lut6_I0_O)        0.124    32.586 f  lsd_0/ram_0/memory_reg_i_16/O
                         net (fo=4, routed)           0.593    33.179    lsd_0/stp_1/max_dist_reg[19]_2
    SLICE_X89Y81         LUT6 (Prop_lut6_I5_O)        0.124    33.303 f  lsd_0/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.726    34.029    lsd_0/stp_1/memory_reg_i_15_n_0
    SLICE_X93Y76         LUT6 (Prop_lut6_I1_O)        0.124    34.153 r  lsd_0/stp_1/ram_wr_data[75]_i_1/O
                         net (fo=76, routed)          1.171    35.324    lsd_0/stp_1_n_422
    SLICE_X82Y73         FDRE                                         r  lsd_0/ram_wr_data_reg[75]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.534    38.772    lsd_0/clk_out1
    SLICE_X82Y73         FDRE                                         r  lsd_0/ram_wr_data_reg[75]/C
                         clock pessimism              0.614    39.386    
                         clock uncertainty           -0.090    39.296    
    SLICE_X82Y73         FDRE (Setup_fdre_C_R)       -0.524    38.772    lsd_0/ram_wr_data_reg[75]
  -------------------------------------------------------------------
                         required time                         38.772    
                         arrival time                         -35.324    
  -------------------------------------------------------------------
                         slack                                  3.448    

Slack (MET) :             3.517ns  (required time - arrival time)
  Source:                 lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_0/ram_wr_data_reg[67]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        35.829ns  (logic 10.331ns (28.834%)  route 25.498ns (71.166%))
  Logic Levels:           37  (CARRY4=12 LUT2=1 LUT3=5 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.231ns = ( 38.769 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.780    -0.482    lsd_0/stp_1/clk_out1
    SLICE_X90Y87         FDRE                                         r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDRE (Prop_fdre_C_Q)         0.518     0.036 r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/Q
                         net (fo=37, routed)          1.008     1.043    lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[48]_0[0]
    SLICE_X90Y85         LUT4 (Prop_lut4_I1_O)        0.124     1.167 r  lsd_0/stp_1/angle_1[7]_i_171/O
                         net (fo=1, routed)           0.000     1.167    lsd_0/stp_1/angle_1[7]_i_171_n_0
    SLICE_X90Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.680 r  lsd_0/stp_1/angle_1_reg[7]_i_160/CO[3]
                         net (fo=7, routed)           1.205     2.885    lsd_0/stp_1/angle_diff2_return4
    SLICE_X90Y86         LUT3 (Prop_lut3_I1_O)        0.153     3.038 r  lsd_0/stp_1/angle_1[7]_i_131/O
                         net (fo=1, routed)           0.000     3.038    lsd_0/stp_1/angle_1[7]_i_131_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395     3.433 f  lsd_0/stp_1/angle_1_reg[7]_i_73/O[3]
                         net (fo=6, routed)           1.092     4.525    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff2_return2[3]
    SLICE_X89Y88         LUT5 (Prop_lut5_I0_O)        0.307     4.832 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121/O
                         net (fo=1, routed)           0.815     5.647    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121_n_0
    SLICE_X92Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.771 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67/O
                         net (fo=3, routed)           0.558     6.329    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67_n_0
    SLICE_X89Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12/O
                         net (fo=1, routed)           0.710     7.163    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.561 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_4/CO[3]
                         net (fo=44, routed)          0.985     8.546    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_18_0[0]
    SLICE_X85Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.670 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[6]_i_4/O
                         net (fo=47, routed)          0.790     9.461    lsd_0/stp_1/angle_1_reg[6]_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.585 r  lsd_0/stp_1/angle_1[2]_i_2/O
                         net (fo=11, routed)          0.846    10.430    lsd_0/ram_0/angle_2_reg[7]_i_116_1
    SLICE_X82Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.554 r  lsd_0/ram_0/angle_2[7]_i_201/O
                         net (fo=1, routed)           0.000    10.554    lsd_0/stp_1/angle_2[7]_i_154_0[1]
    SLICE_X82Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.087 r  lsd_0/stp_1/angle_2_reg[7]_i_184/CO[3]
                         net (fo=7, routed)           0.834    11.921    lsd_0/stp_1/angle_diff9_return4
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.045 r  lsd_0/stp_1/angle_2[7]_i_153/O
                         net (fo=1, routed)           0.520    12.565    lsd_0/stp_1/angle_2[7]_i_153_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.072 r  lsd_0/stp_1/angle_2_reg[7]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.072    lsd_0/stp_1/angle_2_reg[7]_i_124_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.294 f  lsd_0/stp_1/angle_2_reg[7]_i_118/O[0]
                         net (fo=6, routed)           1.018    14.312    lsd_0/angle_diff9_return2[4]
    SLICE_X80Y79         LUT5 (Prop_lut5_I4_O)        0.327    14.639 r  lsd_0/angle_2[7]_i_150/O
                         net (fo=1, routed)           0.441    15.080    lsd_0/angle_2[7]_i_150_n_0
    SLICE_X80Y79         LUT3 (Prop_lut3_I1_O)        0.326    15.406 r  lsd_0/angle_2[7]_i_121/O
                         net (fo=3, routed)           0.453    15.858    lsd_0/angle_2[7]_i_121_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.124    15.982 r  lsd_0/angle_2[7]_i_57/O
                         net (fo=1, routed)           0.494    16.476    lsd_0/angle_2[7]_i_57_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.874 r  lsd_0/angle_2_reg[7]_i_24/CO[3]
                         net (fo=16, routed)          1.301    18.175    lsd_0/stp_1/angle_2_reg[0]_1[0]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    18.299 r  lsd_0/stp_1/angle_1[7]_i_8/O
                         net (fo=8, routed)           0.963    19.262    lsd_0/stp_1/angle_1[7]_i_8_n_0
    SLICE_X84Y90         LUT4 (Prop_lut4_I0_O)        0.124    19.386 r  lsd_0/stp_1/angle_2[7]_i_167/O
                         net (fo=1, routed)           0.324    19.710    lsd_0/stp_1/angle_2[7]_i_167_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.095 r  lsd_0/stp_1/angle_2_reg[7]_i_126/CO[3]
                         net (fo=7, routed)           0.874    20.968    lsd_0/stp_1/angle_diff11_return4
    SLICE_X81Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.092 r  lsd_0/stp_1/angle_2[7]_i_89/O
                         net (fo=1, routed)           0.480    21.573    lsd_0/stp_1/angle_2[7]_i_89_n_0
    SLICE_X82Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    22.120 f  lsd_0/stp_1/angle_2_reg[7]_i_38/O[2]
                         net (fo=6, routed)           1.186    23.306    lsd_0/angle_diff11_return2[2]
    SLICE_X80Y89         LUT5 (Prop_lut5_I3_O)        0.329    23.635 r  lsd_0/angle_2[7]_i_78/O
                         net (fo=1, routed)           0.436    24.071    lsd_0/angle_2[7]_i_78_n_0
    SLICE_X80Y89         LUT3 (Prop_lut3_I2_O)        0.326    24.397 f  lsd_0/angle_2[7]_i_31/O
                         net (fo=3, routed)           0.564    24.962    lsd_0/angle_2[7]_i_31_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I4_O)        0.124    25.086 r  lsd_0/angle_2[7]_i_7/O
                         net (fo=1, routed)           0.495    25.581    lsd_0/angle_2[7]_i_7_n_0
    SLICE_X83Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.979 r  lsd_0/angle_2_reg[7]_i_3/CO[3]
                         net (fo=25, routed)          1.190    27.169    lsd_0/stp_1/CO[0]
    SLICE_X86Y86         LUT4 (Prop_lut4_I1_O)        0.146    27.315 r  lsd_0/stp_1/memory_reg_i_39/O
                         net (fo=4, routed)           0.959    28.274    lsd_0/stp_1/memory_reg_i_39_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I0_O)        0.328    28.602 r  lsd_0/stp_1/memory_reg_i_51/O
                         net (fo=1, routed)           0.000    28.602    lsd_0/stp_1/memory_reg_i_51_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.000 r  lsd_0/stp_1/memory_reg_i_38/CO[3]
                         net (fo=7, routed)           1.319    30.318    lsd_0/stp_1/angle_diff6_return4
    SLICE_X84Y84         LUT3 (Prop_lut3_I1_O)        0.152    30.470 r  lsd_0/stp_1/memory_reg_i_31/O
                         net (fo=1, routed)           0.000    30.470    lsd_0/stp_1/memory_reg_i_31_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.559    31.029 r  lsd_0/stp_1/memory_reg_i_21/O[3]
                         net (fo=1, routed)           0.641    31.671    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[3]
    SLICE_X85Y84         LUT5 (Prop_lut5_I3_O)        0.306    31.977 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.485    32.462    lsd_0/ram_0/memory_reg_i_15
    SLICE_X85Y84         LUT6 (Prop_lut6_I0_O)        0.124    32.586 f  lsd_0/ram_0/memory_reg_i_16/O
                         net (fo=4, routed)           0.593    33.179    lsd_0/stp_1/max_dist_reg[19]_2
    SLICE_X89Y81         LUT6 (Prop_lut6_I5_O)        0.124    33.303 f  lsd_0/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.726    34.029    lsd_0/stp_1/memory_reg_i_15_n_0
    SLICE_X93Y76         LUT6 (Prop_lut6_I1_O)        0.124    34.153 r  lsd_0/stp_1/ram_wr_data[75]_i_1/O
                         net (fo=76, routed)          1.194    35.347    lsd_0/stp_1_n_422
    SLICE_X81Y75         FDRE                                         r  lsd_0/ram_wr_data_reg[67]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.531    38.769    lsd_0/clk_out1
    SLICE_X81Y75         FDRE                                         r  lsd_0/ram_wr_data_reg[67]/C
                         clock pessimism              0.614    39.383    
                         clock uncertainty           -0.090    39.293    
    SLICE_X81Y75         FDRE (Setup_fdre_C_R)       -0.429    38.864    lsd_0/ram_wr_data_reg[67]
  -------------------------------------------------------------------
                         required time                         38.864    
                         arrival time                         -35.347    
  -------------------------------------------------------------------
                         slack                                  3.517    

Slack (MET) :             3.517ns  (required time - arrival time)
  Source:                 lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_0/ram_wr_data_reg[71]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        35.829ns  (logic 10.331ns (28.834%)  route 25.498ns (71.166%))
  Logic Levels:           37  (CARRY4=12 LUT2=1 LUT3=5 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.231ns = ( 38.769 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.780    -0.482    lsd_0/stp_1/clk_out1
    SLICE_X90Y87         FDRE                                         r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDRE (Prop_fdre_C_Q)         0.518     0.036 r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/Q
                         net (fo=37, routed)          1.008     1.043    lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[48]_0[0]
    SLICE_X90Y85         LUT4 (Prop_lut4_I1_O)        0.124     1.167 r  lsd_0/stp_1/angle_1[7]_i_171/O
                         net (fo=1, routed)           0.000     1.167    lsd_0/stp_1/angle_1[7]_i_171_n_0
    SLICE_X90Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.680 r  lsd_0/stp_1/angle_1_reg[7]_i_160/CO[3]
                         net (fo=7, routed)           1.205     2.885    lsd_0/stp_1/angle_diff2_return4
    SLICE_X90Y86         LUT3 (Prop_lut3_I1_O)        0.153     3.038 r  lsd_0/stp_1/angle_1[7]_i_131/O
                         net (fo=1, routed)           0.000     3.038    lsd_0/stp_1/angle_1[7]_i_131_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395     3.433 f  lsd_0/stp_1/angle_1_reg[7]_i_73/O[3]
                         net (fo=6, routed)           1.092     4.525    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff2_return2[3]
    SLICE_X89Y88         LUT5 (Prop_lut5_I0_O)        0.307     4.832 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121/O
                         net (fo=1, routed)           0.815     5.647    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121_n_0
    SLICE_X92Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.771 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67/O
                         net (fo=3, routed)           0.558     6.329    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67_n_0
    SLICE_X89Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12/O
                         net (fo=1, routed)           0.710     7.163    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.561 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_4/CO[3]
                         net (fo=44, routed)          0.985     8.546    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_18_0[0]
    SLICE_X85Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.670 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[6]_i_4/O
                         net (fo=47, routed)          0.790     9.461    lsd_0/stp_1/angle_1_reg[6]_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.585 r  lsd_0/stp_1/angle_1[2]_i_2/O
                         net (fo=11, routed)          0.846    10.430    lsd_0/ram_0/angle_2_reg[7]_i_116_1
    SLICE_X82Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.554 r  lsd_0/ram_0/angle_2[7]_i_201/O
                         net (fo=1, routed)           0.000    10.554    lsd_0/stp_1/angle_2[7]_i_154_0[1]
    SLICE_X82Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.087 r  lsd_0/stp_1/angle_2_reg[7]_i_184/CO[3]
                         net (fo=7, routed)           0.834    11.921    lsd_0/stp_1/angle_diff9_return4
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.045 r  lsd_0/stp_1/angle_2[7]_i_153/O
                         net (fo=1, routed)           0.520    12.565    lsd_0/stp_1/angle_2[7]_i_153_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.072 r  lsd_0/stp_1/angle_2_reg[7]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.072    lsd_0/stp_1/angle_2_reg[7]_i_124_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.294 f  lsd_0/stp_1/angle_2_reg[7]_i_118/O[0]
                         net (fo=6, routed)           1.018    14.312    lsd_0/angle_diff9_return2[4]
    SLICE_X80Y79         LUT5 (Prop_lut5_I4_O)        0.327    14.639 r  lsd_0/angle_2[7]_i_150/O
                         net (fo=1, routed)           0.441    15.080    lsd_0/angle_2[7]_i_150_n_0
    SLICE_X80Y79         LUT3 (Prop_lut3_I1_O)        0.326    15.406 r  lsd_0/angle_2[7]_i_121/O
                         net (fo=3, routed)           0.453    15.858    lsd_0/angle_2[7]_i_121_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.124    15.982 r  lsd_0/angle_2[7]_i_57/O
                         net (fo=1, routed)           0.494    16.476    lsd_0/angle_2[7]_i_57_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.874 r  lsd_0/angle_2_reg[7]_i_24/CO[3]
                         net (fo=16, routed)          1.301    18.175    lsd_0/stp_1/angle_2_reg[0]_1[0]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    18.299 r  lsd_0/stp_1/angle_1[7]_i_8/O
                         net (fo=8, routed)           0.963    19.262    lsd_0/stp_1/angle_1[7]_i_8_n_0
    SLICE_X84Y90         LUT4 (Prop_lut4_I0_O)        0.124    19.386 r  lsd_0/stp_1/angle_2[7]_i_167/O
                         net (fo=1, routed)           0.324    19.710    lsd_0/stp_1/angle_2[7]_i_167_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.095 r  lsd_0/stp_1/angle_2_reg[7]_i_126/CO[3]
                         net (fo=7, routed)           0.874    20.968    lsd_0/stp_1/angle_diff11_return4
    SLICE_X81Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.092 r  lsd_0/stp_1/angle_2[7]_i_89/O
                         net (fo=1, routed)           0.480    21.573    lsd_0/stp_1/angle_2[7]_i_89_n_0
    SLICE_X82Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    22.120 f  lsd_0/stp_1/angle_2_reg[7]_i_38/O[2]
                         net (fo=6, routed)           1.186    23.306    lsd_0/angle_diff11_return2[2]
    SLICE_X80Y89         LUT5 (Prop_lut5_I3_O)        0.329    23.635 r  lsd_0/angle_2[7]_i_78/O
                         net (fo=1, routed)           0.436    24.071    lsd_0/angle_2[7]_i_78_n_0
    SLICE_X80Y89         LUT3 (Prop_lut3_I2_O)        0.326    24.397 f  lsd_0/angle_2[7]_i_31/O
                         net (fo=3, routed)           0.564    24.962    lsd_0/angle_2[7]_i_31_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I4_O)        0.124    25.086 r  lsd_0/angle_2[7]_i_7/O
                         net (fo=1, routed)           0.495    25.581    lsd_0/angle_2[7]_i_7_n_0
    SLICE_X83Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.979 r  lsd_0/angle_2_reg[7]_i_3/CO[3]
                         net (fo=25, routed)          1.190    27.169    lsd_0/stp_1/CO[0]
    SLICE_X86Y86         LUT4 (Prop_lut4_I1_O)        0.146    27.315 r  lsd_0/stp_1/memory_reg_i_39/O
                         net (fo=4, routed)           0.959    28.274    lsd_0/stp_1/memory_reg_i_39_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I0_O)        0.328    28.602 r  lsd_0/stp_1/memory_reg_i_51/O
                         net (fo=1, routed)           0.000    28.602    lsd_0/stp_1/memory_reg_i_51_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.000 r  lsd_0/stp_1/memory_reg_i_38/CO[3]
                         net (fo=7, routed)           1.319    30.318    lsd_0/stp_1/angle_diff6_return4
    SLICE_X84Y84         LUT3 (Prop_lut3_I1_O)        0.152    30.470 r  lsd_0/stp_1/memory_reg_i_31/O
                         net (fo=1, routed)           0.000    30.470    lsd_0/stp_1/memory_reg_i_31_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.559    31.029 r  lsd_0/stp_1/memory_reg_i_21/O[3]
                         net (fo=1, routed)           0.641    31.671    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[3]
    SLICE_X85Y84         LUT5 (Prop_lut5_I3_O)        0.306    31.977 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.485    32.462    lsd_0/ram_0/memory_reg_i_15
    SLICE_X85Y84         LUT6 (Prop_lut6_I0_O)        0.124    32.586 f  lsd_0/ram_0/memory_reg_i_16/O
                         net (fo=4, routed)           0.593    33.179    lsd_0/stp_1/max_dist_reg[19]_2
    SLICE_X89Y81         LUT6 (Prop_lut6_I5_O)        0.124    33.303 f  lsd_0/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.726    34.029    lsd_0/stp_1/memory_reg_i_15_n_0
    SLICE_X93Y76         LUT6 (Prop_lut6_I1_O)        0.124    34.153 r  lsd_0/stp_1/ram_wr_data[75]_i_1/O
                         net (fo=76, routed)          1.194    35.347    lsd_0/stp_1_n_422
    SLICE_X81Y75         FDRE                                         r  lsd_0/ram_wr_data_reg[71]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.531    38.769    lsd_0/clk_out1
    SLICE_X81Y75         FDRE                                         r  lsd_0/ram_wr_data_reg[71]/C
                         clock pessimism              0.614    39.383    
                         clock uncertainty           -0.090    39.293    
    SLICE_X81Y75         FDRE (Setup_fdre_C_R)       -0.429    38.864    lsd_0/ram_wr_data_reg[71]
  -------------------------------------------------------------------
                         required time                         38.864    
                         arrival time                         -35.347    
  -------------------------------------------------------------------
                         slack                                  3.517    

Slack (MET) :             3.599ns  (required time - arrival time)
  Source:                 lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_0/ram_wr_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        35.758ns  (logic 10.331ns (28.891%)  route 25.427ns (71.109%))
  Logic Levels:           37  (CARRY4=12 LUT2=1 LUT3=5 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.220ns = ( 38.780 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.780    -0.482    lsd_0/stp_1/clk_out1
    SLICE_X90Y87         FDRE                                         r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDRE (Prop_fdre_C_Q)         0.518     0.036 r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/Q
                         net (fo=37, routed)          1.008     1.043    lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[48]_0[0]
    SLICE_X90Y85         LUT4 (Prop_lut4_I1_O)        0.124     1.167 r  lsd_0/stp_1/angle_1[7]_i_171/O
                         net (fo=1, routed)           0.000     1.167    lsd_0/stp_1/angle_1[7]_i_171_n_0
    SLICE_X90Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.680 r  lsd_0/stp_1/angle_1_reg[7]_i_160/CO[3]
                         net (fo=7, routed)           1.205     2.885    lsd_0/stp_1/angle_diff2_return4
    SLICE_X90Y86         LUT3 (Prop_lut3_I1_O)        0.153     3.038 r  lsd_0/stp_1/angle_1[7]_i_131/O
                         net (fo=1, routed)           0.000     3.038    lsd_0/stp_1/angle_1[7]_i_131_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395     3.433 f  lsd_0/stp_1/angle_1_reg[7]_i_73/O[3]
                         net (fo=6, routed)           1.092     4.525    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff2_return2[3]
    SLICE_X89Y88         LUT5 (Prop_lut5_I0_O)        0.307     4.832 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121/O
                         net (fo=1, routed)           0.815     5.647    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121_n_0
    SLICE_X92Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.771 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67/O
                         net (fo=3, routed)           0.558     6.329    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67_n_0
    SLICE_X89Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12/O
                         net (fo=1, routed)           0.710     7.163    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.561 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_4/CO[3]
                         net (fo=44, routed)          0.985     8.546    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_18_0[0]
    SLICE_X85Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.670 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[6]_i_4/O
                         net (fo=47, routed)          0.790     9.461    lsd_0/stp_1/angle_1_reg[6]_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.585 r  lsd_0/stp_1/angle_1[2]_i_2/O
                         net (fo=11, routed)          0.846    10.430    lsd_0/ram_0/angle_2_reg[7]_i_116_1
    SLICE_X82Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.554 r  lsd_0/ram_0/angle_2[7]_i_201/O
                         net (fo=1, routed)           0.000    10.554    lsd_0/stp_1/angle_2[7]_i_154_0[1]
    SLICE_X82Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.087 r  lsd_0/stp_1/angle_2_reg[7]_i_184/CO[3]
                         net (fo=7, routed)           0.834    11.921    lsd_0/stp_1/angle_diff9_return4
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.045 r  lsd_0/stp_1/angle_2[7]_i_153/O
                         net (fo=1, routed)           0.520    12.565    lsd_0/stp_1/angle_2[7]_i_153_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.072 r  lsd_0/stp_1/angle_2_reg[7]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.072    lsd_0/stp_1/angle_2_reg[7]_i_124_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.294 f  lsd_0/stp_1/angle_2_reg[7]_i_118/O[0]
                         net (fo=6, routed)           1.018    14.312    lsd_0/angle_diff9_return2[4]
    SLICE_X80Y79         LUT5 (Prop_lut5_I4_O)        0.327    14.639 r  lsd_0/angle_2[7]_i_150/O
                         net (fo=1, routed)           0.441    15.080    lsd_0/angle_2[7]_i_150_n_0
    SLICE_X80Y79         LUT3 (Prop_lut3_I1_O)        0.326    15.406 r  lsd_0/angle_2[7]_i_121/O
                         net (fo=3, routed)           0.453    15.858    lsd_0/angle_2[7]_i_121_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.124    15.982 r  lsd_0/angle_2[7]_i_57/O
                         net (fo=1, routed)           0.494    16.476    lsd_0/angle_2[7]_i_57_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.874 r  lsd_0/angle_2_reg[7]_i_24/CO[3]
                         net (fo=16, routed)          1.301    18.175    lsd_0/stp_1/angle_2_reg[0]_1[0]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    18.299 r  lsd_0/stp_1/angle_1[7]_i_8/O
                         net (fo=8, routed)           0.963    19.262    lsd_0/stp_1/angle_1[7]_i_8_n_0
    SLICE_X84Y90         LUT4 (Prop_lut4_I0_O)        0.124    19.386 r  lsd_0/stp_1/angle_2[7]_i_167/O
                         net (fo=1, routed)           0.324    19.710    lsd_0/stp_1/angle_2[7]_i_167_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.095 r  lsd_0/stp_1/angle_2_reg[7]_i_126/CO[3]
                         net (fo=7, routed)           0.874    20.968    lsd_0/stp_1/angle_diff11_return4
    SLICE_X81Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.092 r  lsd_0/stp_1/angle_2[7]_i_89/O
                         net (fo=1, routed)           0.480    21.573    lsd_0/stp_1/angle_2[7]_i_89_n_0
    SLICE_X82Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    22.120 f  lsd_0/stp_1/angle_2_reg[7]_i_38/O[2]
                         net (fo=6, routed)           1.186    23.306    lsd_0/angle_diff11_return2[2]
    SLICE_X80Y89         LUT5 (Prop_lut5_I3_O)        0.329    23.635 r  lsd_0/angle_2[7]_i_78/O
                         net (fo=1, routed)           0.436    24.071    lsd_0/angle_2[7]_i_78_n_0
    SLICE_X80Y89         LUT3 (Prop_lut3_I2_O)        0.326    24.397 f  lsd_0/angle_2[7]_i_31/O
                         net (fo=3, routed)           0.564    24.962    lsd_0/angle_2[7]_i_31_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I4_O)        0.124    25.086 r  lsd_0/angle_2[7]_i_7/O
                         net (fo=1, routed)           0.495    25.581    lsd_0/angle_2[7]_i_7_n_0
    SLICE_X83Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.979 r  lsd_0/angle_2_reg[7]_i_3/CO[3]
                         net (fo=25, routed)          1.190    27.169    lsd_0/stp_1/CO[0]
    SLICE_X86Y86         LUT4 (Prop_lut4_I1_O)        0.146    27.315 r  lsd_0/stp_1/memory_reg_i_39/O
                         net (fo=4, routed)           0.959    28.274    lsd_0/stp_1/memory_reg_i_39_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I0_O)        0.328    28.602 r  lsd_0/stp_1/memory_reg_i_51/O
                         net (fo=1, routed)           0.000    28.602    lsd_0/stp_1/memory_reg_i_51_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.000 r  lsd_0/stp_1/memory_reg_i_38/CO[3]
                         net (fo=7, routed)           1.319    30.318    lsd_0/stp_1/angle_diff6_return4
    SLICE_X84Y84         LUT3 (Prop_lut3_I1_O)        0.152    30.470 r  lsd_0/stp_1/memory_reg_i_31/O
                         net (fo=1, routed)           0.000    30.470    lsd_0/stp_1/memory_reg_i_31_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.559    31.029 r  lsd_0/stp_1/memory_reg_i_21/O[3]
                         net (fo=1, routed)           0.641    31.671    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[3]
    SLICE_X85Y84         LUT5 (Prop_lut5_I3_O)        0.306    31.977 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.485    32.462    lsd_0/ram_0/memory_reg_i_15
    SLICE_X85Y84         LUT6 (Prop_lut6_I0_O)        0.124    32.586 f  lsd_0/ram_0/memory_reg_i_16/O
                         net (fo=4, routed)           0.593    33.179    lsd_0/stp_1/max_dist_reg[19]_2
    SLICE_X89Y81         LUT6 (Prop_lut6_I5_O)        0.124    33.303 f  lsd_0/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.726    34.029    lsd_0/stp_1/memory_reg_i_15_n_0
    SLICE_X93Y76         LUT6 (Prop_lut6_I1_O)        0.124    34.153 r  lsd_0/stp_1/ram_wr_data[75]_i_1/O
                         net (fo=76, routed)          1.123    35.276    lsd_0/stp_1_n_422
    SLICE_X88Y83         FDRE                                         r  lsd_0/ram_wr_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.542    38.780    lsd_0/clk_out1
    SLICE_X88Y83         FDRE                                         r  lsd_0/ram_wr_data_reg[0]/C
                         clock pessimism              0.614    39.394    
                         clock uncertainty           -0.090    39.304    
    SLICE_X88Y83         FDRE (Setup_fdre_C_R)       -0.429    38.875    lsd_0/ram_wr_data_reg[0]
  -------------------------------------------------------------------
                         required time                         38.875    
                         arrival time                         -35.276    
  -------------------------------------------------------------------
                         slack                                  3.599    

Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_0/ram_wr_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        35.754ns  (logic 10.331ns (28.895%)  route 25.423ns (71.105%))
  Logic Levels:           37  (CARRY4=12 LUT2=1 LUT3=5 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.220ns = ( 38.780 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.780    -0.482    lsd_0/stp_1/clk_out1
    SLICE_X90Y87         FDRE                                         r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDRE (Prop_fdre_C_Q)         0.518     0.036 r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/Q
                         net (fo=37, routed)          1.008     1.043    lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[48]_0[0]
    SLICE_X90Y85         LUT4 (Prop_lut4_I1_O)        0.124     1.167 r  lsd_0/stp_1/angle_1[7]_i_171/O
                         net (fo=1, routed)           0.000     1.167    lsd_0/stp_1/angle_1[7]_i_171_n_0
    SLICE_X90Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.680 r  lsd_0/stp_1/angle_1_reg[7]_i_160/CO[3]
                         net (fo=7, routed)           1.205     2.885    lsd_0/stp_1/angle_diff2_return4
    SLICE_X90Y86         LUT3 (Prop_lut3_I1_O)        0.153     3.038 r  lsd_0/stp_1/angle_1[7]_i_131/O
                         net (fo=1, routed)           0.000     3.038    lsd_0/stp_1/angle_1[7]_i_131_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395     3.433 f  lsd_0/stp_1/angle_1_reg[7]_i_73/O[3]
                         net (fo=6, routed)           1.092     4.525    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff2_return2[3]
    SLICE_X89Y88         LUT5 (Prop_lut5_I0_O)        0.307     4.832 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121/O
                         net (fo=1, routed)           0.815     5.647    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121_n_0
    SLICE_X92Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.771 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67/O
                         net (fo=3, routed)           0.558     6.329    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67_n_0
    SLICE_X89Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12/O
                         net (fo=1, routed)           0.710     7.163    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.561 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_4/CO[3]
                         net (fo=44, routed)          0.985     8.546    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_18_0[0]
    SLICE_X85Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.670 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[6]_i_4/O
                         net (fo=47, routed)          0.790     9.461    lsd_0/stp_1/angle_1_reg[6]_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.585 r  lsd_0/stp_1/angle_1[2]_i_2/O
                         net (fo=11, routed)          0.846    10.430    lsd_0/ram_0/angle_2_reg[7]_i_116_1
    SLICE_X82Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.554 r  lsd_0/ram_0/angle_2[7]_i_201/O
                         net (fo=1, routed)           0.000    10.554    lsd_0/stp_1/angle_2[7]_i_154_0[1]
    SLICE_X82Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.087 r  lsd_0/stp_1/angle_2_reg[7]_i_184/CO[3]
                         net (fo=7, routed)           0.834    11.921    lsd_0/stp_1/angle_diff9_return4
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.045 r  lsd_0/stp_1/angle_2[7]_i_153/O
                         net (fo=1, routed)           0.520    12.565    lsd_0/stp_1/angle_2[7]_i_153_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.072 r  lsd_0/stp_1/angle_2_reg[7]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.072    lsd_0/stp_1/angle_2_reg[7]_i_124_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.294 f  lsd_0/stp_1/angle_2_reg[7]_i_118/O[0]
                         net (fo=6, routed)           1.018    14.312    lsd_0/angle_diff9_return2[4]
    SLICE_X80Y79         LUT5 (Prop_lut5_I4_O)        0.327    14.639 r  lsd_0/angle_2[7]_i_150/O
                         net (fo=1, routed)           0.441    15.080    lsd_0/angle_2[7]_i_150_n_0
    SLICE_X80Y79         LUT3 (Prop_lut3_I1_O)        0.326    15.406 r  lsd_0/angle_2[7]_i_121/O
                         net (fo=3, routed)           0.453    15.858    lsd_0/angle_2[7]_i_121_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.124    15.982 r  lsd_0/angle_2[7]_i_57/O
                         net (fo=1, routed)           0.494    16.476    lsd_0/angle_2[7]_i_57_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.874 r  lsd_0/angle_2_reg[7]_i_24/CO[3]
                         net (fo=16, routed)          1.301    18.175    lsd_0/stp_1/angle_2_reg[0]_1[0]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    18.299 r  lsd_0/stp_1/angle_1[7]_i_8/O
                         net (fo=8, routed)           0.963    19.262    lsd_0/stp_1/angle_1[7]_i_8_n_0
    SLICE_X84Y90         LUT4 (Prop_lut4_I0_O)        0.124    19.386 r  lsd_0/stp_1/angle_2[7]_i_167/O
                         net (fo=1, routed)           0.324    19.710    lsd_0/stp_1/angle_2[7]_i_167_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.095 r  lsd_0/stp_1/angle_2_reg[7]_i_126/CO[3]
                         net (fo=7, routed)           0.874    20.968    lsd_0/stp_1/angle_diff11_return4
    SLICE_X81Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.092 r  lsd_0/stp_1/angle_2[7]_i_89/O
                         net (fo=1, routed)           0.480    21.573    lsd_0/stp_1/angle_2[7]_i_89_n_0
    SLICE_X82Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    22.120 f  lsd_0/stp_1/angle_2_reg[7]_i_38/O[2]
                         net (fo=6, routed)           1.186    23.306    lsd_0/angle_diff11_return2[2]
    SLICE_X80Y89         LUT5 (Prop_lut5_I3_O)        0.329    23.635 r  lsd_0/angle_2[7]_i_78/O
                         net (fo=1, routed)           0.436    24.071    lsd_0/angle_2[7]_i_78_n_0
    SLICE_X80Y89         LUT3 (Prop_lut3_I2_O)        0.326    24.397 f  lsd_0/angle_2[7]_i_31/O
                         net (fo=3, routed)           0.564    24.962    lsd_0/angle_2[7]_i_31_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I4_O)        0.124    25.086 r  lsd_0/angle_2[7]_i_7/O
                         net (fo=1, routed)           0.495    25.581    lsd_0/angle_2[7]_i_7_n_0
    SLICE_X83Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.979 r  lsd_0/angle_2_reg[7]_i_3/CO[3]
                         net (fo=25, routed)          1.190    27.169    lsd_0/stp_1/CO[0]
    SLICE_X86Y86         LUT4 (Prop_lut4_I1_O)        0.146    27.315 r  lsd_0/stp_1/memory_reg_i_39/O
                         net (fo=4, routed)           0.959    28.274    lsd_0/stp_1/memory_reg_i_39_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I0_O)        0.328    28.602 r  lsd_0/stp_1/memory_reg_i_51/O
                         net (fo=1, routed)           0.000    28.602    lsd_0/stp_1/memory_reg_i_51_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.000 r  lsd_0/stp_1/memory_reg_i_38/CO[3]
                         net (fo=7, routed)           1.319    30.318    lsd_0/stp_1/angle_diff6_return4
    SLICE_X84Y84         LUT3 (Prop_lut3_I1_O)        0.152    30.470 r  lsd_0/stp_1/memory_reg_i_31/O
                         net (fo=1, routed)           0.000    30.470    lsd_0/stp_1/memory_reg_i_31_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.559    31.029 r  lsd_0/stp_1/memory_reg_i_21/O[3]
                         net (fo=1, routed)           0.641    31.671    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[3]
    SLICE_X85Y84         LUT5 (Prop_lut5_I3_O)        0.306    31.977 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.485    32.462    lsd_0/ram_0/memory_reg_i_15
    SLICE_X85Y84         LUT6 (Prop_lut6_I0_O)        0.124    32.586 f  lsd_0/ram_0/memory_reg_i_16/O
                         net (fo=4, routed)           0.593    33.179    lsd_0/stp_1/max_dist_reg[19]_2
    SLICE_X89Y81         LUT6 (Prop_lut6_I5_O)        0.124    33.303 f  lsd_0/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.726    34.029    lsd_0/stp_1/memory_reg_i_15_n_0
    SLICE_X93Y76         LUT6 (Prop_lut6_I1_O)        0.124    34.153 r  lsd_0/stp_1/ram_wr_data[75]_i_1/O
                         net (fo=76, routed)          1.119    35.272    lsd_0/stp_1_n_422
    SLICE_X89Y83         FDRE                                         r  lsd_0/ram_wr_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.542    38.780    lsd_0/clk_out1
    SLICE_X89Y83         FDRE                                         r  lsd_0/ram_wr_data_reg[10]/C
                         clock pessimism              0.614    39.394    
                         clock uncertainty           -0.090    39.304    
    SLICE_X89Y83         FDRE (Setup_fdre_C_R)       -0.429    38.875    lsd_0/ram_wr_data_reg[10]
  -------------------------------------------------------------------
                         required time                         38.875    
                         arrival time                         -35.272    
  -------------------------------------------------------------------
                         slack                                  3.603    

Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_0/ram_wr_data_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        35.754ns  (logic 10.331ns (28.895%)  route 25.423ns (71.105%))
  Logic Levels:           37  (CARRY4=12 LUT2=1 LUT3=5 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.220ns = ( 38.780 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.780    -0.482    lsd_0/stp_1/clk_out1
    SLICE_X90Y87         FDRE                                         r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDRE (Prop_fdre_C_Q)         0.518     0.036 r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/Q
                         net (fo=37, routed)          1.008     1.043    lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[48]_0[0]
    SLICE_X90Y85         LUT4 (Prop_lut4_I1_O)        0.124     1.167 r  lsd_0/stp_1/angle_1[7]_i_171/O
                         net (fo=1, routed)           0.000     1.167    lsd_0/stp_1/angle_1[7]_i_171_n_0
    SLICE_X90Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.680 r  lsd_0/stp_1/angle_1_reg[7]_i_160/CO[3]
                         net (fo=7, routed)           1.205     2.885    lsd_0/stp_1/angle_diff2_return4
    SLICE_X90Y86         LUT3 (Prop_lut3_I1_O)        0.153     3.038 r  lsd_0/stp_1/angle_1[7]_i_131/O
                         net (fo=1, routed)           0.000     3.038    lsd_0/stp_1/angle_1[7]_i_131_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395     3.433 f  lsd_0/stp_1/angle_1_reg[7]_i_73/O[3]
                         net (fo=6, routed)           1.092     4.525    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff2_return2[3]
    SLICE_X89Y88         LUT5 (Prop_lut5_I0_O)        0.307     4.832 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121/O
                         net (fo=1, routed)           0.815     5.647    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121_n_0
    SLICE_X92Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.771 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67/O
                         net (fo=3, routed)           0.558     6.329    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67_n_0
    SLICE_X89Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12/O
                         net (fo=1, routed)           0.710     7.163    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.561 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_4/CO[3]
                         net (fo=44, routed)          0.985     8.546    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_18_0[0]
    SLICE_X85Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.670 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[6]_i_4/O
                         net (fo=47, routed)          0.790     9.461    lsd_0/stp_1/angle_1_reg[6]_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.585 r  lsd_0/stp_1/angle_1[2]_i_2/O
                         net (fo=11, routed)          0.846    10.430    lsd_0/ram_0/angle_2_reg[7]_i_116_1
    SLICE_X82Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.554 r  lsd_0/ram_0/angle_2[7]_i_201/O
                         net (fo=1, routed)           0.000    10.554    lsd_0/stp_1/angle_2[7]_i_154_0[1]
    SLICE_X82Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.087 r  lsd_0/stp_1/angle_2_reg[7]_i_184/CO[3]
                         net (fo=7, routed)           0.834    11.921    lsd_0/stp_1/angle_diff9_return4
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.045 r  lsd_0/stp_1/angle_2[7]_i_153/O
                         net (fo=1, routed)           0.520    12.565    lsd_0/stp_1/angle_2[7]_i_153_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.072 r  lsd_0/stp_1/angle_2_reg[7]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.072    lsd_0/stp_1/angle_2_reg[7]_i_124_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.294 f  lsd_0/stp_1/angle_2_reg[7]_i_118/O[0]
                         net (fo=6, routed)           1.018    14.312    lsd_0/angle_diff9_return2[4]
    SLICE_X80Y79         LUT5 (Prop_lut5_I4_O)        0.327    14.639 r  lsd_0/angle_2[7]_i_150/O
                         net (fo=1, routed)           0.441    15.080    lsd_0/angle_2[7]_i_150_n_0
    SLICE_X80Y79         LUT3 (Prop_lut3_I1_O)        0.326    15.406 r  lsd_0/angle_2[7]_i_121/O
                         net (fo=3, routed)           0.453    15.858    lsd_0/angle_2[7]_i_121_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.124    15.982 r  lsd_0/angle_2[7]_i_57/O
                         net (fo=1, routed)           0.494    16.476    lsd_0/angle_2[7]_i_57_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.874 r  lsd_0/angle_2_reg[7]_i_24/CO[3]
                         net (fo=16, routed)          1.301    18.175    lsd_0/stp_1/angle_2_reg[0]_1[0]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    18.299 r  lsd_0/stp_1/angle_1[7]_i_8/O
                         net (fo=8, routed)           0.963    19.262    lsd_0/stp_1/angle_1[7]_i_8_n_0
    SLICE_X84Y90         LUT4 (Prop_lut4_I0_O)        0.124    19.386 r  lsd_0/stp_1/angle_2[7]_i_167/O
                         net (fo=1, routed)           0.324    19.710    lsd_0/stp_1/angle_2[7]_i_167_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.095 r  lsd_0/stp_1/angle_2_reg[7]_i_126/CO[3]
                         net (fo=7, routed)           0.874    20.968    lsd_0/stp_1/angle_diff11_return4
    SLICE_X81Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.092 r  lsd_0/stp_1/angle_2[7]_i_89/O
                         net (fo=1, routed)           0.480    21.573    lsd_0/stp_1/angle_2[7]_i_89_n_0
    SLICE_X82Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    22.120 f  lsd_0/stp_1/angle_2_reg[7]_i_38/O[2]
                         net (fo=6, routed)           1.186    23.306    lsd_0/angle_diff11_return2[2]
    SLICE_X80Y89         LUT5 (Prop_lut5_I3_O)        0.329    23.635 r  lsd_0/angle_2[7]_i_78/O
                         net (fo=1, routed)           0.436    24.071    lsd_0/angle_2[7]_i_78_n_0
    SLICE_X80Y89         LUT3 (Prop_lut3_I2_O)        0.326    24.397 f  lsd_0/angle_2[7]_i_31/O
                         net (fo=3, routed)           0.564    24.962    lsd_0/angle_2[7]_i_31_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I4_O)        0.124    25.086 r  lsd_0/angle_2[7]_i_7/O
                         net (fo=1, routed)           0.495    25.581    lsd_0/angle_2[7]_i_7_n_0
    SLICE_X83Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.979 r  lsd_0/angle_2_reg[7]_i_3/CO[3]
                         net (fo=25, routed)          1.190    27.169    lsd_0/stp_1/CO[0]
    SLICE_X86Y86         LUT4 (Prop_lut4_I1_O)        0.146    27.315 r  lsd_0/stp_1/memory_reg_i_39/O
                         net (fo=4, routed)           0.959    28.274    lsd_0/stp_1/memory_reg_i_39_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I0_O)        0.328    28.602 r  lsd_0/stp_1/memory_reg_i_51/O
                         net (fo=1, routed)           0.000    28.602    lsd_0/stp_1/memory_reg_i_51_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.000 r  lsd_0/stp_1/memory_reg_i_38/CO[3]
                         net (fo=7, routed)           1.319    30.318    lsd_0/stp_1/angle_diff6_return4
    SLICE_X84Y84         LUT3 (Prop_lut3_I1_O)        0.152    30.470 r  lsd_0/stp_1/memory_reg_i_31/O
                         net (fo=1, routed)           0.000    30.470    lsd_0/stp_1/memory_reg_i_31_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.559    31.029 r  lsd_0/stp_1/memory_reg_i_21/O[3]
                         net (fo=1, routed)           0.641    31.671    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[3]
    SLICE_X85Y84         LUT5 (Prop_lut5_I3_O)        0.306    31.977 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.485    32.462    lsd_0/ram_0/memory_reg_i_15
    SLICE_X85Y84         LUT6 (Prop_lut6_I0_O)        0.124    32.586 f  lsd_0/ram_0/memory_reg_i_16/O
                         net (fo=4, routed)           0.593    33.179    lsd_0/stp_1/max_dist_reg[19]_2
    SLICE_X89Y81         LUT6 (Prop_lut6_I5_O)        0.124    33.303 f  lsd_0/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.726    34.029    lsd_0/stp_1/memory_reg_i_15_n_0
    SLICE_X93Y76         LUT6 (Prop_lut6_I1_O)        0.124    34.153 r  lsd_0/stp_1/ram_wr_data[75]_i_1/O
                         net (fo=76, routed)          1.119    35.272    lsd_0/stp_1_n_422
    SLICE_X89Y83         FDRE                                         r  lsd_0/ram_wr_data_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.542    38.780    lsd_0/clk_out1
    SLICE_X89Y83         FDRE                                         r  lsd_0/ram_wr_data_reg[14]/C
                         clock pessimism              0.614    39.394    
                         clock uncertainty           -0.090    39.304    
    SLICE_X89Y83         FDRE (Setup_fdre_C_R)       -0.429    38.875    lsd_0/ram_wr_data_reg[14]
  -------------------------------------------------------------------
                         required time                         38.875    
                         arrival time                         -35.272    
  -------------------------------------------------------------------
                         slack                                  3.603    

Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_0/ram_wr_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        35.754ns  (logic 10.331ns (28.895%)  route 25.423ns (71.105%))
  Logic Levels:           37  (CARRY4=12 LUT2=1 LUT3=5 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.220ns = ( 38.780 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.780    -0.482    lsd_0/stp_1/clk_out1
    SLICE_X90Y87         FDRE                                         r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDRE (Prop_fdre_C_Q)         0.518     0.036 r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/Q
                         net (fo=37, routed)          1.008     1.043    lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[48]_0[0]
    SLICE_X90Y85         LUT4 (Prop_lut4_I1_O)        0.124     1.167 r  lsd_0/stp_1/angle_1[7]_i_171/O
                         net (fo=1, routed)           0.000     1.167    lsd_0/stp_1/angle_1[7]_i_171_n_0
    SLICE_X90Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.680 r  lsd_0/stp_1/angle_1_reg[7]_i_160/CO[3]
                         net (fo=7, routed)           1.205     2.885    lsd_0/stp_1/angle_diff2_return4
    SLICE_X90Y86         LUT3 (Prop_lut3_I1_O)        0.153     3.038 r  lsd_0/stp_1/angle_1[7]_i_131/O
                         net (fo=1, routed)           0.000     3.038    lsd_0/stp_1/angle_1[7]_i_131_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395     3.433 f  lsd_0/stp_1/angle_1_reg[7]_i_73/O[3]
                         net (fo=6, routed)           1.092     4.525    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff2_return2[3]
    SLICE_X89Y88         LUT5 (Prop_lut5_I0_O)        0.307     4.832 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121/O
                         net (fo=1, routed)           0.815     5.647    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121_n_0
    SLICE_X92Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.771 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67/O
                         net (fo=3, routed)           0.558     6.329    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67_n_0
    SLICE_X89Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12/O
                         net (fo=1, routed)           0.710     7.163    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.561 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_4/CO[3]
                         net (fo=44, routed)          0.985     8.546    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_18_0[0]
    SLICE_X85Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.670 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[6]_i_4/O
                         net (fo=47, routed)          0.790     9.461    lsd_0/stp_1/angle_1_reg[6]_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.585 r  lsd_0/stp_1/angle_1[2]_i_2/O
                         net (fo=11, routed)          0.846    10.430    lsd_0/ram_0/angle_2_reg[7]_i_116_1
    SLICE_X82Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.554 r  lsd_0/ram_0/angle_2[7]_i_201/O
                         net (fo=1, routed)           0.000    10.554    lsd_0/stp_1/angle_2[7]_i_154_0[1]
    SLICE_X82Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.087 r  lsd_0/stp_1/angle_2_reg[7]_i_184/CO[3]
                         net (fo=7, routed)           0.834    11.921    lsd_0/stp_1/angle_diff9_return4
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.045 r  lsd_0/stp_1/angle_2[7]_i_153/O
                         net (fo=1, routed)           0.520    12.565    lsd_0/stp_1/angle_2[7]_i_153_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.072 r  lsd_0/stp_1/angle_2_reg[7]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.072    lsd_0/stp_1/angle_2_reg[7]_i_124_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.294 f  lsd_0/stp_1/angle_2_reg[7]_i_118/O[0]
                         net (fo=6, routed)           1.018    14.312    lsd_0/angle_diff9_return2[4]
    SLICE_X80Y79         LUT5 (Prop_lut5_I4_O)        0.327    14.639 r  lsd_0/angle_2[7]_i_150/O
                         net (fo=1, routed)           0.441    15.080    lsd_0/angle_2[7]_i_150_n_0
    SLICE_X80Y79         LUT3 (Prop_lut3_I1_O)        0.326    15.406 r  lsd_0/angle_2[7]_i_121/O
                         net (fo=3, routed)           0.453    15.858    lsd_0/angle_2[7]_i_121_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.124    15.982 r  lsd_0/angle_2[7]_i_57/O
                         net (fo=1, routed)           0.494    16.476    lsd_0/angle_2[7]_i_57_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.874 r  lsd_0/angle_2_reg[7]_i_24/CO[3]
                         net (fo=16, routed)          1.301    18.175    lsd_0/stp_1/angle_2_reg[0]_1[0]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    18.299 r  lsd_0/stp_1/angle_1[7]_i_8/O
                         net (fo=8, routed)           0.963    19.262    lsd_0/stp_1/angle_1[7]_i_8_n_0
    SLICE_X84Y90         LUT4 (Prop_lut4_I0_O)        0.124    19.386 r  lsd_0/stp_1/angle_2[7]_i_167/O
                         net (fo=1, routed)           0.324    19.710    lsd_0/stp_1/angle_2[7]_i_167_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.095 r  lsd_0/stp_1/angle_2_reg[7]_i_126/CO[3]
                         net (fo=7, routed)           0.874    20.968    lsd_0/stp_1/angle_diff11_return4
    SLICE_X81Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.092 r  lsd_0/stp_1/angle_2[7]_i_89/O
                         net (fo=1, routed)           0.480    21.573    lsd_0/stp_1/angle_2[7]_i_89_n_0
    SLICE_X82Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    22.120 f  lsd_0/stp_1/angle_2_reg[7]_i_38/O[2]
                         net (fo=6, routed)           1.186    23.306    lsd_0/angle_diff11_return2[2]
    SLICE_X80Y89         LUT5 (Prop_lut5_I3_O)        0.329    23.635 r  lsd_0/angle_2[7]_i_78/O
                         net (fo=1, routed)           0.436    24.071    lsd_0/angle_2[7]_i_78_n_0
    SLICE_X80Y89         LUT3 (Prop_lut3_I2_O)        0.326    24.397 f  lsd_0/angle_2[7]_i_31/O
                         net (fo=3, routed)           0.564    24.962    lsd_0/angle_2[7]_i_31_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I4_O)        0.124    25.086 r  lsd_0/angle_2[7]_i_7/O
                         net (fo=1, routed)           0.495    25.581    lsd_0/angle_2[7]_i_7_n_0
    SLICE_X83Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.979 r  lsd_0/angle_2_reg[7]_i_3/CO[3]
                         net (fo=25, routed)          1.190    27.169    lsd_0/stp_1/CO[0]
    SLICE_X86Y86         LUT4 (Prop_lut4_I1_O)        0.146    27.315 r  lsd_0/stp_1/memory_reg_i_39/O
                         net (fo=4, routed)           0.959    28.274    lsd_0/stp_1/memory_reg_i_39_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I0_O)        0.328    28.602 r  lsd_0/stp_1/memory_reg_i_51/O
                         net (fo=1, routed)           0.000    28.602    lsd_0/stp_1/memory_reg_i_51_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.000 r  lsd_0/stp_1/memory_reg_i_38/CO[3]
                         net (fo=7, routed)           1.319    30.318    lsd_0/stp_1/angle_diff6_return4
    SLICE_X84Y84         LUT3 (Prop_lut3_I1_O)        0.152    30.470 r  lsd_0/stp_1/memory_reg_i_31/O
                         net (fo=1, routed)           0.000    30.470    lsd_0/stp_1/memory_reg_i_31_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.559    31.029 r  lsd_0/stp_1/memory_reg_i_21/O[3]
                         net (fo=1, routed)           0.641    31.671    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[3]
    SLICE_X85Y84         LUT5 (Prop_lut5_I3_O)        0.306    31.977 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.485    32.462    lsd_0/ram_0/memory_reg_i_15
    SLICE_X85Y84         LUT6 (Prop_lut6_I0_O)        0.124    32.586 f  lsd_0/ram_0/memory_reg_i_16/O
                         net (fo=4, routed)           0.593    33.179    lsd_0/stp_1/max_dist_reg[19]_2
    SLICE_X89Y81         LUT6 (Prop_lut6_I5_O)        0.124    33.303 f  lsd_0/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.726    34.029    lsd_0/stp_1/memory_reg_i_15_n_0
    SLICE_X93Y76         LUT6 (Prop_lut6_I1_O)        0.124    34.153 r  lsd_0/stp_1/ram_wr_data[75]_i_1/O
                         net (fo=76, routed)          1.119    35.272    lsd_0/stp_1_n_422
    SLICE_X89Y83         FDRE                                         r  lsd_0/ram_wr_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.542    38.780    lsd_0/clk_out1
    SLICE_X89Y83         FDRE                                         r  lsd_0/ram_wr_data_reg[1]/C
                         clock pessimism              0.614    39.394    
                         clock uncertainty           -0.090    39.304    
    SLICE_X89Y83         FDRE (Setup_fdre_C_R)       -0.429    38.875    lsd_0/ram_wr_data_reg[1]
  -------------------------------------------------------------------
                         required time                         38.875    
                         arrival time                         -35.272    
  -------------------------------------------------------------------
                         slack                                  3.603    

Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_0/ram_wr_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        35.754ns  (logic 10.331ns (28.895%)  route 25.423ns (71.105%))
  Logic Levels:           37  (CARRY4=12 LUT2=1 LUT3=5 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.220ns = ( 38.780 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.780    -0.482    lsd_0/stp_1/clk_out1
    SLICE_X90Y87         FDRE                                         r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDRE (Prop_fdre_C_Q)         0.518     0.036 r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/Q
                         net (fo=37, routed)          1.008     1.043    lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[48]_0[0]
    SLICE_X90Y85         LUT4 (Prop_lut4_I1_O)        0.124     1.167 r  lsd_0/stp_1/angle_1[7]_i_171/O
                         net (fo=1, routed)           0.000     1.167    lsd_0/stp_1/angle_1[7]_i_171_n_0
    SLICE_X90Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.680 r  lsd_0/stp_1/angle_1_reg[7]_i_160/CO[3]
                         net (fo=7, routed)           1.205     2.885    lsd_0/stp_1/angle_diff2_return4
    SLICE_X90Y86         LUT3 (Prop_lut3_I1_O)        0.153     3.038 r  lsd_0/stp_1/angle_1[7]_i_131/O
                         net (fo=1, routed)           0.000     3.038    lsd_0/stp_1/angle_1[7]_i_131_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395     3.433 f  lsd_0/stp_1/angle_1_reg[7]_i_73/O[3]
                         net (fo=6, routed)           1.092     4.525    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff2_return2[3]
    SLICE_X89Y88         LUT5 (Prop_lut5_I0_O)        0.307     4.832 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121/O
                         net (fo=1, routed)           0.815     5.647    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121_n_0
    SLICE_X92Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.771 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67/O
                         net (fo=3, routed)           0.558     6.329    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67_n_0
    SLICE_X89Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12/O
                         net (fo=1, routed)           0.710     7.163    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.561 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_4/CO[3]
                         net (fo=44, routed)          0.985     8.546    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_18_0[0]
    SLICE_X85Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.670 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[6]_i_4/O
                         net (fo=47, routed)          0.790     9.461    lsd_0/stp_1/angle_1_reg[6]_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.585 r  lsd_0/stp_1/angle_1[2]_i_2/O
                         net (fo=11, routed)          0.846    10.430    lsd_0/ram_0/angle_2_reg[7]_i_116_1
    SLICE_X82Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.554 r  lsd_0/ram_0/angle_2[7]_i_201/O
                         net (fo=1, routed)           0.000    10.554    lsd_0/stp_1/angle_2[7]_i_154_0[1]
    SLICE_X82Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.087 r  lsd_0/stp_1/angle_2_reg[7]_i_184/CO[3]
                         net (fo=7, routed)           0.834    11.921    lsd_0/stp_1/angle_diff9_return4
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.045 r  lsd_0/stp_1/angle_2[7]_i_153/O
                         net (fo=1, routed)           0.520    12.565    lsd_0/stp_1/angle_2[7]_i_153_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.072 r  lsd_0/stp_1/angle_2_reg[7]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.072    lsd_0/stp_1/angle_2_reg[7]_i_124_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.294 f  lsd_0/stp_1/angle_2_reg[7]_i_118/O[0]
                         net (fo=6, routed)           1.018    14.312    lsd_0/angle_diff9_return2[4]
    SLICE_X80Y79         LUT5 (Prop_lut5_I4_O)        0.327    14.639 r  lsd_0/angle_2[7]_i_150/O
                         net (fo=1, routed)           0.441    15.080    lsd_0/angle_2[7]_i_150_n_0
    SLICE_X80Y79         LUT3 (Prop_lut3_I1_O)        0.326    15.406 r  lsd_0/angle_2[7]_i_121/O
                         net (fo=3, routed)           0.453    15.858    lsd_0/angle_2[7]_i_121_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.124    15.982 r  lsd_0/angle_2[7]_i_57/O
                         net (fo=1, routed)           0.494    16.476    lsd_0/angle_2[7]_i_57_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.874 r  lsd_0/angle_2_reg[7]_i_24/CO[3]
                         net (fo=16, routed)          1.301    18.175    lsd_0/stp_1/angle_2_reg[0]_1[0]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    18.299 r  lsd_0/stp_1/angle_1[7]_i_8/O
                         net (fo=8, routed)           0.963    19.262    lsd_0/stp_1/angle_1[7]_i_8_n_0
    SLICE_X84Y90         LUT4 (Prop_lut4_I0_O)        0.124    19.386 r  lsd_0/stp_1/angle_2[7]_i_167/O
                         net (fo=1, routed)           0.324    19.710    lsd_0/stp_1/angle_2[7]_i_167_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.095 r  lsd_0/stp_1/angle_2_reg[7]_i_126/CO[3]
                         net (fo=7, routed)           0.874    20.968    lsd_0/stp_1/angle_diff11_return4
    SLICE_X81Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.092 r  lsd_0/stp_1/angle_2[7]_i_89/O
                         net (fo=1, routed)           0.480    21.573    lsd_0/stp_1/angle_2[7]_i_89_n_0
    SLICE_X82Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    22.120 f  lsd_0/stp_1/angle_2_reg[7]_i_38/O[2]
                         net (fo=6, routed)           1.186    23.306    lsd_0/angle_diff11_return2[2]
    SLICE_X80Y89         LUT5 (Prop_lut5_I3_O)        0.329    23.635 r  lsd_0/angle_2[7]_i_78/O
                         net (fo=1, routed)           0.436    24.071    lsd_0/angle_2[7]_i_78_n_0
    SLICE_X80Y89         LUT3 (Prop_lut3_I2_O)        0.326    24.397 f  lsd_0/angle_2[7]_i_31/O
                         net (fo=3, routed)           0.564    24.962    lsd_0/angle_2[7]_i_31_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I4_O)        0.124    25.086 r  lsd_0/angle_2[7]_i_7/O
                         net (fo=1, routed)           0.495    25.581    lsd_0/angle_2[7]_i_7_n_0
    SLICE_X83Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.979 r  lsd_0/angle_2_reg[7]_i_3/CO[3]
                         net (fo=25, routed)          1.190    27.169    lsd_0/stp_1/CO[0]
    SLICE_X86Y86         LUT4 (Prop_lut4_I1_O)        0.146    27.315 r  lsd_0/stp_1/memory_reg_i_39/O
                         net (fo=4, routed)           0.959    28.274    lsd_0/stp_1/memory_reg_i_39_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I0_O)        0.328    28.602 r  lsd_0/stp_1/memory_reg_i_51/O
                         net (fo=1, routed)           0.000    28.602    lsd_0/stp_1/memory_reg_i_51_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.000 r  lsd_0/stp_1/memory_reg_i_38/CO[3]
                         net (fo=7, routed)           1.319    30.318    lsd_0/stp_1/angle_diff6_return4
    SLICE_X84Y84         LUT3 (Prop_lut3_I1_O)        0.152    30.470 r  lsd_0/stp_1/memory_reg_i_31/O
                         net (fo=1, routed)           0.000    30.470    lsd_0/stp_1/memory_reg_i_31_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.559    31.029 r  lsd_0/stp_1/memory_reg_i_21/O[3]
                         net (fo=1, routed)           0.641    31.671    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[3]
    SLICE_X85Y84         LUT5 (Prop_lut5_I3_O)        0.306    31.977 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.485    32.462    lsd_0/ram_0/memory_reg_i_15
    SLICE_X85Y84         LUT6 (Prop_lut6_I0_O)        0.124    32.586 f  lsd_0/ram_0/memory_reg_i_16/O
                         net (fo=4, routed)           0.593    33.179    lsd_0/stp_1/max_dist_reg[19]_2
    SLICE_X89Y81         LUT6 (Prop_lut6_I5_O)        0.124    33.303 f  lsd_0/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.726    34.029    lsd_0/stp_1/memory_reg_i_15_n_0
    SLICE_X93Y76         LUT6 (Prop_lut6_I1_O)        0.124    34.153 r  lsd_0/stp_1/ram_wr_data[75]_i_1/O
                         net (fo=76, routed)          1.119    35.272    lsd_0/stp_1_n_422
    SLICE_X89Y83         FDRE                                         r  lsd_0/ram_wr_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.542    38.780    lsd_0/clk_out1
    SLICE_X89Y83         FDRE                                         r  lsd_0/ram_wr_data_reg[4]/C
                         clock pessimism              0.614    39.394    
                         clock uncertainty           -0.090    39.304    
    SLICE_X89Y83         FDRE (Setup_fdre_C_R)       -0.429    38.875    lsd_0/ram_wr_data_reg[4]
  -------------------------------------------------------------------
                         required time                         38.875    
                         arrival time                         -35.272    
  -------------------------------------------------------------------
                         slack                                  3.603    

Slack (MET) :             3.605ns  (required time - arrival time)
  Source:                 lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_0/ram_wr_data_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        35.751ns  (logic 10.331ns (28.897%)  route 25.420ns (71.103%))
  Logic Levels:           37  (CARRY4=12 LUT2=1 LUT3=5 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.221ns = ( 38.779 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.780    -0.482    lsd_0/stp_1/clk_out1
    SLICE_X90Y87         FDRE                                         r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDRE (Prop_fdre_C_Q)         0.518     0.036 r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/Q
                         net (fo=37, routed)          1.008     1.043    lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[48]_0[0]
    SLICE_X90Y85         LUT4 (Prop_lut4_I1_O)        0.124     1.167 r  lsd_0/stp_1/angle_1[7]_i_171/O
                         net (fo=1, routed)           0.000     1.167    lsd_0/stp_1/angle_1[7]_i_171_n_0
    SLICE_X90Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.680 r  lsd_0/stp_1/angle_1_reg[7]_i_160/CO[3]
                         net (fo=7, routed)           1.205     2.885    lsd_0/stp_1/angle_diff2_return4
    SLICE_X90Y86         LUT3 (Prop_lut3_I1_O)        0.153     3.038 r  lsd_0/stp_1/angle_1[7]_i_131/O
                         net (fo=1, routed)           0.000     3.038    lsd_0/stp_1/angle_1[7]_i_131_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395     3.433 f  lsd_0/stp_1/angle_1_reg[7]_i_73/O[3]
                         net (fo=6, routed)           1.092     4.525    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff2_return2[3]
    SLICE_X89Y88         LUT5 (Prop_lut5_I0_O)        0.307     4.832 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121/O
                         net (fo=1, routed)           0.815     5.647    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121_n_0
    SLICE_X92Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.771 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67/O
                         net (fo=3, routed)           0.558     6.329    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67_n_0
    SLICE_X89Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12/O
                         net (fo=1, routed)           0.710     7.163    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.561 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_4/CO[3]
                         net (fo=44, routed)          0.985     8.546    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_18_0[0]
    SLICE_X85Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.670 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[6]_i_4/O
                         net (fo=47, routed)          0.790     9.461    lsd_0/stp_1/angle_1_reg[6]_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.585 r  lsd_0/stp_1/angle_1[2]_i_2/O
                         net (fo=11, routed)          0.846    10.430    lsd_0/ram_0/angle_2_reg[7]_i_116_1
    SLICE_X82Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.554 r  lsd_0/ram_0/angle_2[7]_i_201/O
                         net (fo=1, routed)           0.000    10.554    lsd_0/stp_1/angle_2[7]_i_154_0[1]
    SLICE_X82Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.087 r  lsd_0/stp_1/angle_2_reg[7]_i_184/CO[3]
                         net (fo=7, routed)           0.834    11.921    lsd_0/stp_1/angle_diff9_return4
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.045 r  lsd_0/stp_1/angle_2[7]_i_153/O
                         net (fo=1, routed)           0.520    12.565    lsd_0/stp_1/angle_2[7]_i_153_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.072 r  lsd_0/stp_1/angle_2_reg[7]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.072    lsd_0/stp_1/angle_2_reg[7]_i_124_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.294 f  lsd_0/stp_1/angle_2_reg[7]_i_118/O[0]
                         net (fo=6, routed)           1.018    14.312    lsd_0/angle_diff9_return2[4]
    SLICE_X80Y79         LUT5 (Prop_lut5_I4_O)        0.327    14.639 r  lsd_0/angle_2[7]_i_150/O
                         net (fo=1, routed)           0.441    15.080    lsd_0/angle_2[7]_i_150_n_0
    SLICE_X80Y79         LUT3 (Prop_lut3_I1_O)        0.326    15.406 r  lsd_0/angle_2[7]_i_121/O
                         net (fo=3, routed)           0.453    15.858    lsd_0/angle_2[7]_i_121_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.124    15.982 r  lsd_0/angle_2[7]_i_57/O
                         net (fo=1, routed)           0.494    16.476    lsd_0/angle_2[7]_i_57_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.874 r  lsd_0/angle_2_reg[7]_i_24/CO[3]
                         net (fo=16, routed)          1.301    18.175    lsd_0/stp_1/angle_2_reg[0]_1[0]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    18.299 r  lsd_0/stp_1/angle_1[7]_i_8/O
                         net (fo=8, routed)           0.963    19.262    lsd_0/stp_1/angle_1[7]_i_8_n_0
    SLICE_X84Y90         LUT4 (Prop_lut4_I0_O)        0.124    19.386 r  lsd_0/stp_1/angle_2[7]_i_167/O
                         net (fo=1, routed)           0.324    19.710    lsd_0/stp_1/angle_2[7]_i_167_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.095 r  lsd_0/stp_1/angle_2_reg[7]_i_126/CO[3]
                         net (fo=7, routed)           0.874    20.968    lsd_0/stp_1/angle_diff11_return4
    SLICE_X81Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.092 r  lsd_0/stp_1/angle_2[7]_i_89/O
                         net (fo=1, routed)           0.480    21.573    lsd_0/stp_1/angle_2[7]_i_89_n_0
    SLICE_X82Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    22.120 f  lsd_0/stp_1/angle_2_reg[7]_i_38/O[2]
                         net (fo=6, routed)           1.186    23.306    lsd_0/angle_diff11_return2[2]
    SLICE_X80Y89         LUT5 (Prop_lut5_I3_O)        0.329    23.635 r  lsd_0/angle_2[7]_i_78/O
                         net (fo=1, routed)           0.436    24.071    lsd_0/angle_2[7]_i_78_n_0
    SLICE_X80Y89         LUT3 (Prop_lut3_I2_O)        0.326    24.397 f  lsd_0/angle_2[7]_i_31/O
                         net (fo=3, routed)           0.564    24.962    lsd_0/angle_2[7]_i_31_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I4_O)        0.124    25.086 r  lsd_0/angle_2[7]_i_7/O
                         net (fo=1, routed)           0.495    25.581    lsd_0/angle_2[7]_i_7_n_0
    SLICE_X83Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.979 r  lsd_0/angle_2_reg[7]_i_3/CO[3]
                         net (fo=25, routed)          1.190    27.169    lsd_0/stp_1/CO[0]
    SLICE_X86Y86         LUT4 (Prop_lut4_I1_O)        0.146    27.315 r  lsd_0/stp_1/memory_reg_i_39/O
                         net (fo=4, routed)           0.959    28.274    lsd_0/stp_1/memory_reg_i_39_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I0_O)        0.328    28.602 r  lsd_0/stp_1/memory_reg_i_51/O
                         net (fo=1, routed)           0.000    28.602    lsd_0/stp_1/memory_reg_i_51_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.000 r  lsd_0/stp_1/memory_reg_i_38/CO[3]
                         net (fo=7, routed)           1.319    30.318    lsd_0/stp_1/angle_diff6_return4
    SLICE_X84Y84         LUT3 (Prop_lut3_I1_O)        0.152    30.470 r  lsd_0/stp_1/memory_reg_i_31/O
                         net (fo=1, routed)           0.000    30.470    lsd_0/stp_1/memory_reg_i_31_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.559    31.029 r  lsd_0/stp_1/memory_reg_i_21/O[3]
                         net (fo=1, routed)           0.641    31.671    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[3]
    SLICE_X85Y84         LUT5 (Prop_lut5_I3_O)        0.306    31.977 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.485    32.462    lsd_0/ram_0/memory_reg_i_15
    SLICE_X85Y84         LUT6 (Prop_lut6_I0_O)        0.124    32.586 f  lsd_0/ram_0/memory_reg_i_16/O
                         net (fo=4, routed)           0.593    33.179    lsd_0/stp_1/max_dist_reg[19]_2
    SLICE_X89Y81         LUT6 (Prop_lut6_I5_O)        0.124    33.303 f  lsd_0/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.726    34.029    lsd_0/stp_1/memory_reg_i_15_n_0
    SLICE_X93Y76         LUT6 (Prop_lut6_I1_O)        0.124    34.153 r  lsd_0/stp_1/ram_wr_data[75]_i_1/O
                         net (fo=76, routed)          1.116    35.269    lsd_0/stp_1_n_422
    SLICE_X85Y82         FDRE                                         r  lsd_0/ram_wr_data_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.541    38.779    lsd_0/clk_out1
    SLICE_X85Y82         FDRE                                         r  lsd_0/ram_wr_data_reg[15]/C
                         clock pessimism              0.614    39.393    
                         clock uncertainty           -0.090    39.303    
    SLICE_X85Y82         FDRE (Setup_fdre_C_R)       -0.429    38.874    lsd_0/ram_wr_data_reg[15]
  -------------------------------------------------------------------
                         required time                         38.874    
                         arrival time                         -35.269    
  -------------------------------------------------------------------
                         slack                                  3.605    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_0/ram_wr_data_reg[72]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        35.619ns  (logic 10.331ns (29.004%)  route 25.288ns (70.995%))
  Logic Levels:           37  (CARRY4=12 LUT2=1 LUT3=5 LUT4=5 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.230ns = ( 38.770 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.780    -0.482    lsd_0/stp_1/clk_out1
    SLICE_X90Y87         FDRE                                         r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDRE (Prop_fdre_C_Q)         0.518     0.036 r  lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]/Q
                         net (fo=37, routed)          1.008     1.043    lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[48]_0[0]
    SLICE_X90Y85         LUT4 (Prop_lut4_I1_O)        0.124     1.167 r  lsd_0/stp_1/angle_1[7]_i_171/O
                         net (fo=1, routed)           0.000     1.167    lsd_0/stp_1/angle_1[7]_i_171_n_0
    SLICE_X90Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.680 r  lsd_0/stp_1/angle_1_reg[7]_i_160/CO[3]
                         net (fo=7, routed)           1.205     2.885    lsd_0/stp_1/angle_diff2_return4
    SLICE_X90Y86         LUT3 (Prop_lut3_I1_O)        0.153     3.038 r  lsd_0/stp_1/angle_1[7]_i_131/O
                         net (fo=1, routed)           0.000     3.038    lsd_0/stp_1/angle_1[7]_i_131_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395     3.433 f  lsd_0/stp_1/angle_1_reg[7]_i_73/O[3]
                         net (fo=6, routed)           1.092     4.525    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff2_return2[3]
    SLICE_X89Y88         LUT5 (Prop_lut5_I0_O)        0.307     4.832 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121/O
                         net (fo=1, routed)           0.815     5.647    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_121_n_0
    SLICE_X92Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.771 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67/O
                         net (fo=3, routed)           0.558     6.329    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_67_n_0
    SLICE_X89Y89         LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12/O
                         net (fo=1, routed)           0.710     7.163    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_12_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.561 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_4/CO[3]
                         net (fo=44, routed)          0.985     8.546    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_18_0[0]
    SLICE_X85Y88         LUT2 (Prop_lut2_I1_O)        0.124     8.670 r  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[6]_i_4/O
                         net (fo=47, routed)          0.790     9.461    lsd_0/stp_1/angle_1_reg[6]_0
    SLICE_X87Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.585 r  lsd_0/stp_1/angle_1[2]_i_2/O
                         net (fo=11, routed)          0.846    10.430    lsd_0/ram_0/angle_2_reg[7]_i_116_1
    SLICE_X82Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.554 r  lsd_0/ram_0/angle_2[7]_i_201/O
                         net (fo=1, routed)           0.000    10.554    lsd_0/stp_1/angle_2[7]_i_154_0[1]
    SLICE_X82Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.087 r  lsd_0/stp_1/angle_2_reg[7]_i_184/CO[3]
                         net (fo=7, routed)           0.834    11.921    lsd_0/stp_1/angle_diff9_return4
    SLICE_X82Y81         LUT6 (Prop_lut6_I1_O)        0.124    12.045 r  lsd_0/stp_1/angle_2[7]_i_153/O
                         net (fo=1, routed)           0.520    12.565    lsd_0/stp_1/angle_2[7]_i_153_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.072 r  lsd_0/stp_1/angle_2_reg[7]_i_124/CO[3]
                         net (fo=1, routed)           0.000    13.072    lsd_0/stp_1/angle_2_reg[7]_i_124_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.294 f  lsd_0/stp_1/angle_2_reg[7]_i_118/O[0]
                         net (fo=6, routed)           1.018    14.312    lsd_0/angle_diff9_return2[4]
    SLICE_X80Y79         LUT5 (Prop_lut5_I4_O)        0.327    14.639 r  lsd_0/angle_2[7]_i_150/O
                         net (fo=1, routed)           0.441    15.080    lsd_0/angle_2[7]_i_150_n_0
    SLICE_X80Y79         LUT3 (Prop_lut3_I1_O)        0.326    15.406 r  lsd_0/angle_2[7]_i_121/O
                         net (fo=3, routed)           0.453    15.858    lsd_0/angle_2[7]_i_121_n_0
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.124    15.982 r  lsd_0/angle_2[7]_i_57/O
                         net (fo=1, routed)           0.494    16.476    lsd_0/angle_2[7]_i_57_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.874 r  lsd_0/angle_2_reg[7]_i_24/CO[3]
                         net (fo=16, routed)          1.301    18.175    lsd_0/stp_1/angle_2_reg[0]_1[0]
    SLICE_X83Y82         LUT6 (Prop_lut6_I1_O)        0.124    18.299 r  lsd_0/stp_1/angle_1[7]_i_8/O
                         net (fo=8, routed)           0.963    19.262    lsd_0/stp_1/angle_1[7]_i_8_n_0
    SLICE_X84Y90         LUT4 (Prop_lut4_I0_O)        0.124    19.386 r  lsd_0/stp_1/angle_2[7]_i_167/O
                         net (fo=1, routed)           0.324    19.710    lsd_0/stp_1/angle_2[7]_i_167_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.095 r  lsd_0/stp_1/angle_2_reg[7]_i_126/CO[3]
                         net (fo=7, routed)           0.874    20.968    lsd_0/stp_1/angle_diff11_return4
    SLICE_X81Y85         LUT6 (Prop_lut6_I1_O)        0.124    21.092 r  lsd_0/stp_1/angle_2[7]_i_89/O
                         net (fo=1, routed)           0.480    21.573    lsd_0/stp_1/angle_2[7]_i_89_n_0
    SLICE_X82Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    22.120 f  lsd_0/stp_1/angle_2_reg[7]_i_38/O[2]
                         net (fo=6, routed)           1.186    23.306    lsd_0/angle_diff11_return2[2]
    SLICE_X80Y89         LUT5 (Prop_lut5_I3_O)        0.329    23.635 r  lsd_0/angle_2[7]_i_78/O
                         net (fo=1, routed)           0.436    24.071    lsd_0/angle_2[7]_i_78_n_0
    SLICE_X80Y89         LUT3 (Prop_lut3_I2_O)        0.326    24.397 f  lsd_0/angle_2[7]_i_31/O
                         net (fo=3, routed)           0.564    24.962    lsd_0/angle_2[7]_i_31_n_0
    SLICE_X81Y86         LUT6 (Prop_lut6_I4_O)        0.124    25.086 r  lsd_0/angle_2[7]_i_7/O
                         net (fo=1, routed)           0.495    25.581    lsd_0/angle_2[7]_i_7_n_0
    SLICE_X83Y86         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.979 r  lsd_0/angle_2_reg[7]_i_3/CO[3]
                         net (fo=25, routed)          1.190    27.169    lsd_0/stp_1/CO[0]
    SLICE_X86Y86         LUT4 (Prop_lut4_I1_O)        0.146    27.315 r  lsd_0/stp_1/memory_reg_i_39/O
                         net (fo=4, routed)           0.959    28.274    lsd_0/stp_1/memory_reg_i_39_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I0_O)        0.328    28.602 r  lsd_0/stp_1/memory_reg_i_51/O
                         net (fo=1, routed)           0.000    28.602    lsd_0/stp_1/memory_reg_i_51_n_0
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.000 r  lsd_0/stp_1/memory_reg_i_38/CO[3]
                         net (fo=7, routed)           1.319    30.318    lsd_0/stp_1/angle_diff6_return4
    SLICE_X84Y84         LUT3 (Prop_lut3_I1_O)        0.152    30.470 r  lsd_0/stp_1/memory_reg_i_31/O
                         net (fo=1, routed)           0.000    30.470    lsd_0/stp_1/memory_reg_i_31_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.559    31.029 r  lsd_0/stp_1/memory_reg_i_21/O[3]
                         net (fo=1, routed)           0.641    31.671    lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[3]
    SLICE_X85Y84         LUT5 (Prop_lut5_I3_O)        0.306    31.977 f  lsd_0/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_17/O
                         net (fo=1, routed)           0.485    32.462    lsd_0/ram_0/memory_reg_i_15
    SLICE_X85Y84         LUT6 (Prop_lut6_I0_O)        0.124    32.586 f  lsd_0/ram_0/memory_reg_i_16/O
                         net (fo=4, routed)           0.593    33.179    lsd_0/stp_1/max_dist_reg[19]_2
    SLICE_X89Y81         LUT6 (Prop_lut6_I5_O)        0.124    33.303 f  lsd_0/stp_1/memory_reg_i_15/O
                         net (fo=44, routed)          0.726    34.029    lsd_0/stp_1/memory_reg_i_15_n_0
    SLICE_X93Y76         LUT6 (Prop_lut6_I1_O)        0.124    34.153 r  lsd_0/stp_1/ram_wr_data[75]_i_1/O
                         net (fo=76, routed)          0.983    35.136    lsd_0/stp_1_n_422
    SLICE_X82Y74         FDRE                                         r  lsd_0/ram_wr_data_reg[72]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.532    38.770    lsd_0/clk_out1
    SLICE_X82Y74         FDRE                                         r  lsd_0/ram_wr_data_reg[72]/C
                         clock pessimism              0.614    39.384    
                         clock uncertainty           -0.090    39.294    
    SLICE_X82Y74         FDRE (Setup_fdre_C_R)       -0.524    38.770    lsd_0/ram_wr_data_reg[72]
  -------------------------------------------------------------------
                         required time                         38.770    
                         arrival time                         -35.136    
  -------------------------------------------------------------------
                         slack                                  3.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 lsd_1/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_1/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.551%)  route 0.216ns (60.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.584ns
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.690    -0.407    lsd_1/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/clk_out1
    SLICE_X105Y111       FDSE                                         r  lsd_1/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y111       FDSE (Prop_fdse_C_Q)         0.141    -0.266 r  lsd_1/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[4]/Q
                         net (fo=8, routed)           0.216    -0.050    lsd_1/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/Q[4]
    RAMB18_X5Y44         RAMB18E1                                     r  lsd_1/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.004    -0.584    lsd_1/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/clk_out1
    RAMB18_X5Y44         RAMB18E1                                     r  lsd_1/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/CLKARDCLK
                         clock pessimism              0.233    -0.351    
                         clock uncertainty            0.090    -0.261    
    RAMB18_X5Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.078    lsd_1/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                          0.078    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.605ns
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    -0.218ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.710    -0.387    rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.141    -0.246 r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.190    rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y121       FDPE                                         r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.984    -0.605    rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.218    -0.387    
                         clock uncertainty            0.090    -0.297    
    SLICE_X113Y121       FDPE (Hold_fdpe_C_D)         0.075    -0.222    rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 lsd_0/stp_1/ca_0/out_hcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_0/stp_1/out_hcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.626ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.218ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.689    -0.408    lsd_0/stp_1/ca_0/clk_out1
    SLICE_X91Y107        FDRE                                         r  lsd_0/stp_1/ca_0/out_hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  lsd_0/stp_1/ca_0/out_hcnt_reg[5]/Q
                         net (fo=1, routed)           0.056    -0.211    lsd_0/stp_1/ca_0_n_4
    SLICE_X91Y107        FDRE                                         r  lsd_0/stp_1/out_hcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.963    -0.626    lsd_0/stp_1/clk_out1
    SLICE_X91Y107        FDRE                                         r  lsd_0/stp_1/out_hcnt_reg[5]/C
                         clock pessimism              0.218    -0.408    
                         clock uncertainty            0.090    -0.318    
    SLICE_X91Y107        FDRE (Hold_fdre_C_D)         0.071    -0.247    lsd_0/stp_1/out_hcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 xors_0/state_1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xors_0/state_0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.678ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    -0.220ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.639    -0.458    xors_0/clk_out1
    SLICE_X110Y99        FDRE                                         r  xors_0/state_1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.317 r  xors_0/state_1_reg[17]/Q
                         net (fo=2, routed)           0.058    -0.259    xors_0/state_1[17]
    SLICE_X110Y99        FDRE                                         r  xors_0/state_0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.911    -0.678    xors_0/clk_out1
    SLICE_X110Y99        FDRE                                         r  xors_0/state_0_reg[17]/C
                         clock pessimism              0.220    -0.458    
                         clock uncertainty            0.090    -0.368    
    SLICE_X110Y99        FDRE (Hold_fdre_C_D)         0.071    -0.297    xors_0/state_0_reg[17]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    -0.220ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.709    -0.388    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDPE (Prop_fdpe_C_Q)         0.141    -0.247 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.181    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.981    -0.608    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.220    -0.388    
                         clock uncertainty            0.090    -0.298    
    SLICE_X106Y121       FDPE (Hold_fdpe_C_D)         0.075    -0.223    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 lsd_1/gau_0/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            lsd_1/gau_0/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.779%)  route 0.232ns (62.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.578ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.693    -0.404    lsd_1/gau_0/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/clk_out1
    SLICE_X105Y102       FDRE                                         r  lsd_1/gau_0/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y102       FDRE (Prop_fdre_C_Q)         0.141    -0.263 r  lsd_1/gau_0/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/rd_addr_reg[8]/Q
                         net (fo=3, routed)           0.232    -0.030    lsd_1/gau_0/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_0[8]
    RAMB18_X5Y41         RAMB18E1                                     r  lsd_1/gau_0/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.010    -0.578    lsd_1/gau_0/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/clk_out1
    RAMB18_X5Y41         RAMB18E1                                     r  lsd_1/gau_0/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/CLKBWRCLK
                         clock pessimism              0.233    -0.345    
                         clock uncertainty            0.090    -0.255    
    RAMB18_X5Y41         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.072    lsd_1/gau_0/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                          0.072    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 xors_0/state_1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xors_0/state_0_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.678ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    -0.220ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.639    -0.458    xors_0/clk_out1
    SLICE_X111Y99        FDRE                                         r  xors_0/state_1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.317 r  xors_0/state_1_reg[18]/Q
                         net (fo=2, routed)           0.067    -0.250    xors_0/state_1[18]
    SLICE_X111Y99        FDRE                                         r  xors_0/state_0_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.911    -0.678    xors_0/clk_out1
    SLICE_X111Y99        FDRE                                         r  xors_0/state_0_reg[18]/C
                         clock pessimism              0.220    -0.458    
                         clock uncertainty            0.090    -0.368    
    SLICE_X111Y99        FDRE (Hold_fdre_C_D)         0.075    -0.293    xors_0/state_0_reg[18]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 xors_0/state_1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xors_0/state_0_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.678ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    -0.220ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.639    -0.458    xors_0/clk_out1
    SLICE_X113Y99        FDRE                                         r  xors_0/state_1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.317 r  xors_0/state_1_reg[21]/Q
                         net (fo=2, routed)           0.067    -0.250    xors_0/state_1[21]
    SLICE_X113Y99        FDRE                                         r  xors_0/state_0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.911    -0.678    xors_0/clk_out1
    SLICE_X113Y99        FDRE                                         r  xors_0/state_0_reg[21]/C
                         clock pessimism              0.220    -0.458    
                         clock uncertainty            0.090    -0.368    
    SLICE_X113Y99        FDRE (Hold_fdre_C_D)         0.075    -0.293    xors_0/state_0_reg[21]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 xors_0/state_1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xors_0/state_0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.592ns
    Source Clock Delay      (SCD):    -0.376ns
    Clock Pessimism Removal (CPR):    -0.216ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.721    -0.376    xors_0/clk_out1
    SLICE_X111Y101       FDRE                                         r  xors_0/state_1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.235 r  xors_0/state_1_reg[16]/Q
                         net (fo=2, routed)           0.067    -0.168    xors_0/state_1[16]
    SLICE_X111Y101       FDRE                                         r  xors_0/state_0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.997    -0.592    xors_0/clk_out1
    SLICE_X111Y101       FDRE                                         r  xors_0/state_0_reg[16]/C
                         clock pessimism              0.216    -0.376    
                         clock uncertainty            0.090    -0.286    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.075    -0.211    xors_0/state_0_reg[16]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 xors_0/state_1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xors_0/state_0_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.592ns
    Source Clock Delay      (SCD):    -0.376ns
    Clock Pessimism Removal (CPR):    -0.216ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.721    -0.376    xors_0/clk_out1
    SLICE_X111Y100       FDRE                                         r  xors_0/state_1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDRE (Prop_fdre_C_Q)         0.141    -0.235 r  xors_0/state_1_reg[22]/Q
                         net (fo=2, routed)           0.067    -0.168    xors_0/state_1[22]
    SLICE_X111Y100       FDRE                                         r  xors_0/state_0_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.997    -0.592    xors_0/clk_out1
    SLICE_X111Y100       FDRE                                         r  xors_0/state_0_reg[22]/C
                         clock pessimism              0.216    -0.376    
                         clock uncertainty            0.090    -0.286    
    SLICE_X111Y100       FDRE (Hold_fdre_C_D)         0.075    -0.211    xors_0/state_0_reg[22]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.043    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack       33.987ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.987ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PixelClkIO rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.419ns (9.641%)  route 3.927ns (90.359%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.867ns = ( 39.133 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.216ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.046    -0.216    rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.203 r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.927     4.129    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.773    39.011    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    36.471 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    37.431    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    38.349 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.784    39.133    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/TMDS_Data_p[1]
    OLOGIC_X1Y130        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.500    39.633    
                         clock uncertainty           -0.493    39.140    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    38.116    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         38.116    
                         arrival time                          -4.129    
  -------------------------------------------------------------------
                         slack                                 33.987    

Slack (MET) :             34.125ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PixelClkIO rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 0.419ns (9.959%)  route 3.788ns (90.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.867ns = ( 39.133 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.216ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.046    -0.216    rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.203 r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.788     3.991    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y129        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.773    39.011    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    36.471 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    37.431    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    38.349 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.784    39.133    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/TMDS_Data_p[1]
    OLOGIC_X1Y129        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.500    39.633    
                         clock uncertainty           -0.493    39.140    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    38.116    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         38.116    
                         arrival time                          -3.991    
  -------------------------------------------------------------------
                         slack                                 34.125    

Slack (MET) :             34.271ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PixelClkIO rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.419ns (10.322%)  route 3.640ns (89.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 39.131 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.216ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.046    -0.216    rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.203 r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.640     3.843    rgb2dvi_1/U0/ClockSerializer/aRst
    OLOGIC_X1Y128        OSERDESE2                                    r  rgb2dvi_1/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.773    39.011    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    36.471 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    37.431    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    38.349 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.782    39.131    rgb2dvi_1/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y128        OSERDESE2                                    r  rgb2dvi_1/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.500    39.631    
                         clock uncertainty           -0.493    39.138    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    38.114    rgb2dvi_1/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         38.114    
                         arrival time                          -3.843    
  -------------------------------------------------------------------
                         slack                                 34.271    

Slack (MET) :             34.420ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PixelClkIO rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 0.419ns (10.714%)  route 3.492ns (89.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 39.131 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.216ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.046    -0.216    rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.203 r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.492     3.694    rgb2dvi_1/U0/ClockSerializer/aRst
    OLOGIC_X1Y127        OSERDESE2                                    r  rgb2dvi_1/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.773    39.011    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    36.471 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    37.431    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    38.349 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.782    39.131    rgb2dvi_1/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y127        OSERDESE2                                    r  rgb2dvi_1/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.500    39.631    
                         clock uncertainty           -0.493    39.138    
    OLOGIC_X1Y127        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    38.114    rgb2dvi_1/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         38.114    
                         arrival time                          -3.694    
  -------------------------------------------------------------------
                         slack                                 34.420    

Slack (MET) :             34.566ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PixelClkIO rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.763ns  (logic 0.419ns (11.136%)  route 3.344ns (88.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.871ns = ( 39.129 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.216ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.046    -0.216    rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.203 r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.344     3.546    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.773    39.011    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    36.471 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    37.431    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    38.349 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.780    39.129    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.500    39.629    
                         clock uncertainty           -0.493    39.136    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    38.112    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         38.112    
                         arrival time                          -3.546    
  -------------------------------------------------------------------
                         slack                                 34.566    

Slack (MET) :             34.572ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PixelClkIO rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.419ns (11.147%)  route 3.340ns (88.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 39.131 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.216ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.046    -0.216    rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.203 r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.340     3.543    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.773    39.011    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    36.471 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    37.431    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    38.349 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.782    39.131    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/TMDS_Data_p[2]
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.500    39.631    
                         clock uncertainty           -0.493    39.138    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    38.114    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         38.114    
                         arrival time                          -3.543    
  -------------------------------------------------------------------
                         slack                                 34.572    

Slack (MET) :             34.574ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PixelClkIO rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 0.419ns (11.154%)  route 3.337ns (88.846%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 39.131 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.216ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.046    -0.216    rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.203 r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.337     3.540    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.773    39.011    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    36.471 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    37.431    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    38.349 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.782    39.131    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/TMDS_Data_p[2]
    OLOGIC_X1Y121        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.500    39.631    
                         clock uncertainty           -0.493    39.138    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    38.114    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         38.114    
                         arrival time                          -3.540    
  -------------------------------------------------------------------
                         slack                                 34.574    

Slack (MET) :             34.714ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PixelClkIO rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.419ns (11.593%)  route 3.195ns (88.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.871ns = ( 39.129 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.216ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.046    -0.216    rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.203 r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.195     3.398    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y125        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.773    39.011    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    36.471 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    37.431    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    38.349 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.780    39.129    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.500    39.629    
                         clock uncertainty           -0.493    39.136    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    38.112    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         38.112    
                         arrival time                          -3.398    
  -------------------------------------------------------------------
                         slack                                 34.714    

Slack (MET) :             35.956ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PixelClkIO rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.518ns (18.673%)  route 2.256ns (81.327%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.867ns = ( 39.133 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.047    -0.215    rgb2dvi_1/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDRE                                         r  rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDRE (Prop_fdre_C_Q)         0.518     0.303 r  rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.256     2.559    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.773    39.011    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    36.471 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    37.431    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    38.349 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.784    39.133    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/TMDS_Data_p[1]
    OLOGIC_X1Y130        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.500    39.633    
                         clock uncertainty           -0.493    39.140    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    38.515    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         38.515    
                         arrival time                          -2.559    
  -------------------------------------------------------------------
                         slack                                 35.956    

Slack (MET) :             36.021ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PixelClkIO rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.478ns (18.879%)  route 2.054ns (81.121%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 39.131 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.216ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.046    -0.216    rgb2dvi_1/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDSE                                         r  rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDSE (Prop_fdse_C_Q)         0.478     0.262 r  rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.054     2.316    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y121        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.773    39.011    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    36.471 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    37.431    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    38.349 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.782    39.131    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/TMDS_Data_p[2]
    OLOGIC_X1Y121        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.500    39.631    
                         clock uncertainty           -0.493    39.138    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.802    38.336    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         38.336    
                         arrival time                          -2.316    
  -------------------------------------------------------------------
                         slack                                 36.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.164ns (17.674%)  route 0.764ns (82.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.578ns
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.710    -0.387    rgb2dvi_1/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDRE                                         r  rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDRE (Prop_fdre_C_Q)         0.164    -0.223 r  rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           0.764     0.541    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.947    -0.642    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.721 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.319    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.888 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.310    -0.578    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/TMDS_Data_p[2]
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.492    -0.086    
                         clock uncertainty            0.493     0.407    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     0.426    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.141ns (14.485%)  route 0.832ns (85.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.576ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.711    -0.386    rgb2dvi_1/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y129       FDSE                                         r  rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y129       FDSE (Prop_fdse_C_Q)         0.141    -0.245 r  rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           0.832     0.588    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y129        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.947    -0.642    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.721 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.319    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.888 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.312    -0.576    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/TMDS_Data_p[1]
    OLOGIC_X1Y129        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.492    -0.084    
                         clock uncertainty            0.493     0.409    
    OLOGIC_X1Y129        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.428    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.428    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.164ns (16.764%)  route 0.814ns (83.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.579ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.706    -0.391    rgb2dvi_1/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X108Y125       FDSE                                         r  rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDSE (Prop_fdse_C_Q)         0.164    -0.227 r  rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           0.814     0.588    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.947    -0.642    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.721 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.319    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.888 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.309    -0.579    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.492    -0.087    
                         clock uncertainty            0.493     0.406    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     0.425    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.164ns (16.657%)  route 0.821ns (83.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.578ns
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.710    -0.387    rgb2dvi_1/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDSE                                         r  rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDSE (Prop_fdse_C_Q)         0.164    -0.223 r  rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           0.821     0.598    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.947    -0.642    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.721 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.319    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.888 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.310    -0.578    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/TMDS_Data_p[2]
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.492    -0.086    
                         clock uncertainty            0.493     0.407    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.426    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.598    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.148ns (15.865%)  route 0.785ns (84.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.578ns
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.710    -0.387    rgb2dvi_1/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDSE                                         r  rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDSE (Prop_fdse_C_Q)         0.148    -0.239 r  rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           0.785     0.546    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y121        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.947    -0.642    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.721 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.319    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.888 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.310    -0.578    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/TMDS_Data_p[2]
    OLOGIC_X1Y121        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.492    -0.086    
                         clock uncertainty            0.493     0.407    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.035     0.372    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.546    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.164ns (16.353%)  route 0.839ns (83.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.579ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.706    -0.391    rgb2dvi_1/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X108Y125       FDSE                                         r  rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDSE (Prop_fdse_C_Q)         0.164    -0.227 r  rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           0.839     0.612    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.947    -0.642    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.721 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.319    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.888 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.309    -0.579    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.492    -0.087    
                         clock uncertainty            0.493     0.406    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.425    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.612    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.141ns (14.021%)  route 0.865ns (85.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.579ns
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.707    -0.390    rgb2dvi_1/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y125       FDRE                                         r  rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.249 r  rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           0.865     0.616    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.947    -0.642    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.721 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.319    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.888 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.309    -0.579    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.492    -0.087    
                         clock uncertainty            0.493     0.406    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     0.425    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.141ns (13.923%)  route 0.872ns (86.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.576ns
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.712    -0.385    rgb2dvi_1/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y130       FDRE                                         r  rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y130       FDRE (Prop_fdre_C_Q)         0.141    -0.244 r  rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           0.872     0.628    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y130        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.947    -0.642    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.721 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.319    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.888 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.312    -0.576    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/TMDS_Data_p[1]
    OLOGIC_X1Y130        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.492    -0.084    
                         clock uncertainty            0.493     0.409    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.428    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.428    
                         arrival time                           0.628    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.141ns (13.873%)  route 0.875ns (86.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.579ns
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.707    -0.390    rgb2dvi_1/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y125       FDRE                                         r  rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.249 r  rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           0.875     0.627    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.947    -0.642    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.721 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.319    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.888 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.309    -0.579    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.492    -0.087    
                         clock uncertainty            0.493     0.406    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     0.425    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.627    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.141ns (13.882%)  route 0.875ns (86.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.576ns
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.712    -0.385    rgb2dvi_1/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y130       FDSE                                         r  rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y130       FDSE (Prop_fdse_C_Q)         0.141    -0.244 r  rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           0.875     0.631    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y130        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.947    -0.642    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.721 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.319    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.888 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.312    -0.576    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/TMDS_Data_p[1]
    OLOGIC_X1Y130        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.492    -0.084    
                         clock uncertainty            0.493     0.409    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     0.428    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.428    
                         arrival time                           0.631    
  -------------------------------------------------------------------
                         slack                                  0.203    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack       33.987ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.987ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PixelClkIO rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.419ns (9.641%)  route 3.927ns (90.359%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.867ns = ( 39.133 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.216ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.046    -0.216    rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.203 r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.927     4.129    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.773    39.011    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    36.471 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    37.431    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    38.349 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.784    39.133    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/TMDS_Data_p[1]
    OLOGIC_X1Y130        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.500    39.633    
                         clock uncertainty           -0.493    39.140    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    38.116    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         38.116    
                         arrival time                          -4.129    
  -------------------------------------------------------------------
                         slack                                 33.987    

Slack (MET) :             34.125ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PixelClkIO rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 0.419ns (9.959%)  route 3.788ns (90.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.867ns = ( 39.133 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.216ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.046    -0.216    rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.203 r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.788     3.991    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y129        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.773    39.011    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    36.471 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    37.431    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    38.349 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.784    39.133    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/TMDS_Data_p[1]
    OLOGIC_X1Y129        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.500    39.633    
                         clock uncertainty           -0.493    39.140    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    38.116    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         38.116    
                         arrival time                          -3.991    
  -------------------------------------------------------------------
                         slack                                 34.125    

Slack (MET) :             34.271ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PixelClkIO rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.419ns (10.322%)  route 3.640ns (89.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 39.131 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.216ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.046    -0.216    rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.203 r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.640     3.843    rgb2dvi_1/U0/ClockSerializer/aRst
    OLOGIC_X1Y128        OSERDESE2                                    r  rgb2dvi_1/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.773    39.011    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    36.471 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    37.431    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    38.349 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.782    39.131    rgb2dvi_1/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y128        OSERDESE2                                    r  rgb2dvi_1/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.500    39.631    
                         clock uncertainty           -0.493    39.138    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    38.114    rgb2dvi_1/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         38.114    
                         arrival time                          -3.843    
  -------------------------------------------------------------------
                         slack                                 34.271    

Slack (MET) :             34.420ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PixelClkIO rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 0.419ns (10.714%)  route 3.492ns (89.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 39.131 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.216ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.046    -0.216    rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.203 r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.492     3.694    rgb2dvi_1/U0/ClockSerializer/aRst
    OLOGIC_X1Y127        OSERDESE2                                    r  rgb2dvi_1/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.773    39.011    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    36.471 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    37.431    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    38.349 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.782    39.131    rgb2dvi_1/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y127        OSERDESE2                                    r  rgb2dvi_1/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.500    39.631    
                         clock uncertainty           -0.493    39.138    
    OLOGIC_X1Y127        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    38.114    rgb2dvi_1/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         38.114    
                         arrival time                          -3.694    
  -------------------------------------------------------------------
                         slack                                 34.420    

Slack (MET) :             34.566ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PixelClkIO rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.763ns  (logic 0.419ns (11.136%)  route 3.344ns (88.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.871ns = ( 39.129 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.216ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.046    -0.216    rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.203 r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.344     3.546    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.773    39.011    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    36.471 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    37.431    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    38.349 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.780    39.129    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.500    39.629    
                         clock uncertainty           -0.493    39.136    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    38.112    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         38.112    
                         arrival time                          -3.546    
  -------------------------------------------------------------------
                         slack                                 34.566    

Slack (MET) :             34.571ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PixelClkIO rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.419ns (11.147%)  route 3.340ns (88.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 39.131 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.216ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.046    -0.216    rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.203 r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.340     3.543    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.773    39.011    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    36.471 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    37.431    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    38.349 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.782    39.131    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/TMDS_Data_p[2]
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.500    39.631    
                         clock uncertainty           -0.493    39.138    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    38.114    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         38.114    
                         arrival time                          -3.543    
  -------------------------------------------------------------------
                         slack                                 34.571    

Slack (MET) :             34.574ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PixelClkIO rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 0.419ns (11.154%)  route 3.337ns (88.846%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 39.131 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.216ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.046    -0.216    rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.203 r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.337     3.540    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.773    39.011    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    36.471 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    37.431    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    38.349 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.782    39.131    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/TMDS_Data_p[2]
    OLOGIC_X1Y121        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.500    39.631    
                         clock uncertainty           -0.493    39.138    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    38.114    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         38.114    
                         arrival time                          -3.540    
  -------------------------------------------------------------------
                         slack                                 34.574    

Slack (MET) :             34.714ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PixelClkIO rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.419ns (11.593%)  route 3.195ns (88.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.871ns = ( 39.129 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.216ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.046    -0.216    rgb2dvi_1/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.203 r  rgb2dvi_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.195     3.398    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y125        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.773    39.011    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    36.471 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    37.431    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    38.349 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.780    39.129    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.500    39.629    
                         clock uncertainty           -0.493    39.136    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    38.112    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         38.112    
                         arrival time                          -3.398    
  -------------------------------------------------------------------
                         slack                                 34.714    

Slack (MET) :             35.956ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PixelClkIO rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.518ns (18.673%)  route 2.256ns (81.327%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.867ns = ( 39.133 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.047    -0.215    rgb2dvi_1/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDRE                                         r  rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDRE (Prop_fdre_C_Q)         0.518     0.303 r  rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.256     2.559    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.773    39.011    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    36.471 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    37.431    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    38.349 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.784    39.133    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/TMDS_Data_p[1]
    OLOGIC_X1Y130        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.500    39.633    
                         clock uncertainty           -0.493    39.140    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    38.515    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         38.515    
                         arrival time                          -2.559    
  -------------------------------------------------------------------
                         slack                                 35.956    

Slack (MET) :             36.020ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PixelClkIO rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.478ns (18.879%)  route 2.054ns (81.121%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.869ns = ( 39.131 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.216ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.046    -0.216    rgb2dvi_1/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDSE                                         r  rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDSE (Prop_fdse_C_Q)         0.478     0.262 r  rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.054     2.316    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y121        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.773    39.011    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    36.471 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    37.431    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    38.349 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.782    39.131    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/TMDS_Data_p[2]
    OLOGIC_X1Y121        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.500    39.631    
                         clock uncertainty           -0.493    39.138    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.802    38.336    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         38.336    
                         arrival time                          -2.316    
  -------------------------------------------------------------------
                         slack                                 36.020    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.164ns (17.674%)  route 0.764ns (82.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.578ns
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.710    -0.387    rgb2dvi_1/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDRE                                         r  rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDRE (Prop_fdre_C_Q)         0.164    -0.223 r  rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           0.764     0.541    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.947    -0.642    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.721 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.319    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.888 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.310    -0.578    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/TMDS_Data_p[2]
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.492    -0.086    
                         clock uncertainty            0.493     0.407    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     0.426    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.141ns (14.485%)  route 0.832ns (85.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.576ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.711    -0.386    rgb2dvi_1/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y129       FDSE                                         r  rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y129       FDSE (Prop_fdse_C_Q)         0.141    -0.245 r  rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           0.832     0.588    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y129        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.947    -0.642    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.721 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.319    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.888 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.312    -0.576    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/TMDS_Data_p[1]
    OLOGIC_X1Y129        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.492    -0.084    
                         clock uncertainty            0.493     0.409    
    OLOGIC_X1Y129        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.428    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.428    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.164ns (16.764%)  route 0.814ns (83.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.579ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.706    -0.391    rgb2dvi_1/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X108Y125       FDSE                                         r  rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDSE (Prop_fdse_C_Q)         0.164    -0.227 r  rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           0.814     0.588    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.947    -0.642    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.721 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.319    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.888 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.309    -0.579    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.492    -0.087    
                         clock uncertainty            0.493     0.406    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     0.425    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.164ns (16.657%)  route 0.821ns (83.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.578ns
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.710    -0.387    rgb2dvi_1/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDSE                                         r  rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDSE (Prop_fdse_C_Q)         0.164    -0.223 r  rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           0.821     0.598    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.947    -0.642    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.721 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.319    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.888 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.310    -0.578    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/TMDS_Data_p[2]
    OLOGIC_X1Y122        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.492    -0.086    
                         clock uncertainty            0.493     0.407    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.426    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.598    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.148ns (15.865%)  route 0.785ns (84.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.578ns
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.710    -0.387    rgb2dvi_1/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDSE                                         r  rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDSE (Prop_fdse_C_Q)         0.148    -0.239 r  rgb2dvi_1/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           0.785     0.546    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y121        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.947    -0.642    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.721 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.319    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.888 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.310    -0.578    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/TMDS_Data_p[2]
    OLOGIC_X1Y121        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.492    -0.086    
                         clock uncertainty            0.493     0.407    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.035     0.372    rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.546    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.164ns (16.353%)  route 0.839ns (83.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.579ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.706    -0.391    rgb2dvi_1/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X108Y125       FDSE                                         r  rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDSE (Prop_fdse_C_Q)         0.164    -0.227 r  rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           0.839     0.612    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.947    -0.642    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.721 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.319    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.888 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.309    -0.579    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.492    -0.087    
                         clock uncertainty            0.493     0.406    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.425    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.612    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.141ns (14.021%)  route 0.865ns (85.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.579ns
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.707    -0.390    rgb2dvi_1/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y125       FDRE                                         r  rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.249 r  rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           0.865     0.616    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.947    -0.642    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.721 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.319    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.888 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.309    -0.579    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.492    -0.087    
                         clock uncertainty            0.493     0.406    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     0.425    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.141ns (13.923%)  route 0.872ns (86.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.576ns
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.712    -0.385    rgb2dvi_1/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y130       FDRE                                         r  rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y130       FDRE (Prop_fdre_C_Q)         0.141    -0.244 r  rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           0.872     0.628    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y130        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.947    -0.642    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.721 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.319    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.888 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.312    -0.576    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/TMDS_Data_p[1]
    OLOGIC_X1Y130        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.492    -0.084    
                         clock uncertainty            0.493     0.409    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.428    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.428    
                         arrival time                           0.628    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.141ns (13.873%)  route 0.875ns (86.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.579ns
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.707    -0.390    rgb2dvi_1/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y125       FDRE                                         r  rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.249 r  rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           0.875     0.627    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.947    -0.642    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.721 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.319    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.888 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.309    -0.579    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.492    -0.087    
                         clock uncertainty            0.493     0.406    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     0.425    rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.627    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.141ns (13.882%)  route 0.875ns (86.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.576ns
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.712    -0.385    rgb2dvi_1/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y130       FDSE                                         r  rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y130       FDSE (Prop_fdse_C_Q)         0.141    -0.244 r  rgb2dvi_1/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           0.875     0.631    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y130        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.947    -0.642    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.721 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.319    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.888 r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.312    -0.576    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/TMDS_Data_p[1]
    OLOGIC_X1Y130        OSERDESE2                                    r  rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.492    -0.084    
                         clock uncertainty            0.493     0.409    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     0.428    rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.428    
                         arrival time                           0.631    
  -------------------------------------------------------------------
                         slack                                  0.203    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       38.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.444ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.309ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.419ns (41.949%)  route 0.580ns (58.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.914ns = ( 39.086 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.218ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.044    -0.218    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.201 f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580     0.780    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X107Y121       FDCE                                         f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.848    39.086    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X107Y121       FDCE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism              0.674    39.760    
                         clock uncertainty           -0.090    39.670    
    SLICE_X107Y121       FDCE (Recov_fdce_C_CLR)     -0.580    39.090    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                         39.090    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                 38.309    

Slack (MET) :             38.309ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.419ns (41.949%)  route 0.580ns (58.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.914ns = ( 39.086 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.218ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.044    -0.218    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.201 f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580     0.780    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X107Y121       FDCE                                         f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.848    39.086    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X107Y121       FDCE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.674    39.760    
                         clock uncertainty           -0.090    39.670    
    SLICE_X107Y121       FDCE (Recov_fdce_C_CLR)     -0.580    39.090    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         39.090    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                 38.309    

Slack (MET) :             38.309ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.419ns (41.949%)  route 0.580ns (58.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.914ns = ( 39.086 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.218ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.044    -0.218    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.201 f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580     0.780    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X107Y121       FDCE                                         f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.848    39.086    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X107Y121       FDCE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.674    39.760    
                         clock uncertainty           -0.090    39.670    
    SLICE_X107Y121       FDCE (Recov_fdce_C_CLR)     -0.580    39.090    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         39.090    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                 38.309    

Slack (MET) :             38.309ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.419ns (41.949%)  route 0.580ns (58.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.914ns = ( 39.086 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.218ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.044    -0.218    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.201 f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580     0.780    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X107Y121       FDCE                                         f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.848    39.086    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X107Y121       FDCE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.674    39.760    
                         clock uncertainty           -0.090    39.670    
    SLICE_X107Y121       FDCE (Recov_fdce_C_CLR)     -0.580    39.090    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         39.090    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                 38.309    

Slack (MET) :             38.355ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.419ns (41.949%)  route 0.580ns (58.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.914ns = ( 39.086 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.218ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.044    -0.218    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.201 f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580     0.780    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X107Y121       FDPE                                         f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.848    39.086    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X107Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.674    39.760    
                         clock uncertainty           -0.090    39.670    
    SLICE_X107Y121       FDPE (Recov_fdpe_C_PRE)     -0.534    39.136    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         39.136    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                 38.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.181%)  route 0.183ns (58.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.709    -0.388    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDPE (Prop_fdpe_C_Q)         0.128    -0.260 f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.077    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X107Y121       FDCE                                         f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.981    -0.608    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X107Y121       FDCE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism              0.233    -0.375    
    SLICE_X107Y121       FDCE (Remov_fdce_C_CLR)     -0.146    -0.521    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.181%)  route 0.183ns (58.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.709    -0.388    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDPE (Prop_fdpe_C_Q)         0.128    -0.260 f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.077    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X107Y121       FDCE                                         f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.981    -0.608    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X107Y121       FDCE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.233    -0.375    
    SLICE_X107Y121       FDCE (Remov_fdce_C_CLR)     -0.146    -0.521    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.181%)  route 0.183ns (58.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.709    -0.388    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDPE (Prop_fdpe_C_Q)         0.128    -0.260 f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.077    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X107Y121       FDCE                                         f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.981    -0.608    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X107Y121       FDCE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.233    -0.375    
    SLICE_X107Y121       FDCE (Remov_fdce_C_CLR)     -0.146    -0.521    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.181%)  route 0.183ns (58.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.709    -0.388    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDPE (Prop_fdpe_C_Q)         0.128    -0.260 f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.077    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X107Y121       FDCE                                         f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.981    -0.608    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X107Y121       FDCE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.233    -0.375    
    SLICE_X107Y121       FDCE (Remov_fdce_C_CLR)     -0.146    -0.521    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.181%)  route 0.183ns (58.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.709    -0.388    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDPE (Prop_fdpe_C_Q)         0.128    -0.260 f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.077    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X107Y121       FDPE                                         f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.981    -0.608    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X107Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.233    -0.375    
    SLICE_X107Y121       FDPE (Remov_fdpe_C_PRE)     -0.149    -0.524    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.447    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       38.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.309ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.419ns (41.949%)  route 0.580ns (58.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.914ns = ( 39.086 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.218ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.044    -0.218    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.201 f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580     0.780    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X107Y121       FDCE                                         f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.848    39.086    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X107Y121       FDCE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism              0.674    39.760    
                         clock uncertainty           -0.090    39.670    
    SLICE_X107Y121       FDCE (Recov_fdce_C_CLR)     -0.580    39.090    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                         39.090    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                 38.309    

Slack (MET) :             38.309ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.419ns (41.949%)  route 0.580ns (58.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.914ns = ( 39.086 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.218ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.044    -0.218    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.201 f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580     0.780    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X107Y121       FDCE                                         f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.848    39.086    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X107Y121       FDCE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.674    39.760    
                         clock uncertainty           -0.090    39.670    
    SLICE_X107Y121       FDCE (Recov_fdce_C_CLR)     -0.580    39.090    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         39.090    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                 38.309    

Slack (MET) :             38.309ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.419ns (41.949%)  route 0.580ns (58.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.914ns = ( 39.086 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.218ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.044    -0.218    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.201 f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580     0.780    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X107Y121       FDCE                                         f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.848    39.086    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X107Y121       FDCE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.674    39.760    
                         clock uncertainty           -0.090    39.670    
    SLICE_X107Y121       FDCE (Recov_fdce_C_CLR)     -0.580    39.090    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         39.090    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                 38.309    

Slack (MET) :             38.309ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.419ns (41.949%)  route 0.580ns (58.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.914ns = ( 39.086 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.218ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.044    -0.218    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.201 f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580     0.780    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X107Y121       FDCE                                         f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.848    39.086    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X107Y121       FDCE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.674    39.760    
                         clock uncertainty           -0.090    39.670    
    SLICE_X107Y121       FDCE (Recov_fdce_C_CLR)     -0.580    39.090    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         39.090    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                 38.309    

Slack (MET) :             38.355ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.419ns (41.949%)  route 0.580ns (58.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.914ns = ( 39.086 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.218ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.044    -0.218    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.201 f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580     0.780    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X107Y121       FDPE                                         f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.848    39.086    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X107Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.674    39.760    
                         clock uncertainty           -0.090    39.670    
    SLICE_X107Y121       FDPE (Recov_fdpe_C_PRE)     -0.534    39.136    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         39.136    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                 38.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.181%)  route 0.183ns (58.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.709    -0.388    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDPE (Prop_fdpe_C_Q)         0.128    -0.260 f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.077    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X107Y121       FDCE                                         f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.981    -0.608    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X107Y121       FDCE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism              0.233    -0.375    
                         clock uncertainty            0.090    -0.285    
    SLICE_X107Y121       FDCE (Remov_fdce_C_CLR)     -0.146    -0.431    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.181%)  route 0.183ns (58.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.709    -0.388    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDPE (Prop_fdpe_C_Q)         0.128    -0.260 f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.077    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X107Y121       FDCE                                         f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.981    -0.608    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X107Y121       FDCE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.233    -0.375    
                         clock uncertainty            0.090    -0.285    
    SLICE_X107Y121       FDCE (Remov_fdce_C_CLR)     -0.146    -0.431    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.181%)  route 0.183ns (58.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.709    -0.388    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDPE (Prop_fdpe_C_Q)         0.128    -0.260 f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.077    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X107Y121       FDCE                                         f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.981    -0.608    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X107Y121       FDCE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.233    -0.375    
                         clock uncertainty            0.090    -0.285    
    SLICE_X107Y121       FDCE (Remov_fdce_C_CLR)     -0.146    -0.431    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.181%)  route 0.183ns (58.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.709    -0.388    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDPE (Prop_fdpe_C_Q)         0.128    -0.260 f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.077    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X107Y121       FDCE                                         f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.981    -0.608    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X107Y121       FDCE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.233    -0.375    
                         clock uncertainty            0.090    -0.285    
    SLICE_X107Y121       FDCE (Remov_fdce_C_CLR)     -0.146    -0.431    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.181%)  route 0.183ns (58.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.709    -0.388    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDPE (Prop_fdpe_C_Q)         0.128    -0.260 f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.077    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X107Y121       FDPE                                         f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.981    -0.608    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X107Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.233    -0.375    
                         clock uncertainty            0.090    -0.285    
    SLICE_X107Y121       FDPE (Remov_fdpe_C_PRE)     -0.149    -0.434    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.357    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       38.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.309ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.419ns (41.949%)  route 0.580ns (58.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.914ns = ( 39.086 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.218ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.044    -0.218    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.201 f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580     0.780    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X107Y121       FDCE                                         f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.848    39.086    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X107Y121       FDCE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism              0.674    39.760    
                         clock uncertainty           -0.090    39.670    
    SLICE_X107Y121       FDCE (Recov_fdce_C_CLR)     -0.580    39.090    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                         39.090    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                 38.309    

Slack (MET) :             38.309ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.419ns (41.949%)  route 0.580ns (58.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.914ns = ( 39.086 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.218ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.044    -0.218    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.201 f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580     0.780    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X107Y121       FDCE                                         f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.848    39.086    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X107Y121       FDCE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.674    39.760    
                         clock uncertainty           -0.090    39.670    
    SLICE_X107Y121       FDCE (Recov_fdce_C_CLR)     -0.580    39.090    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         39.090    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                 38.309    

Slack (MET) :             38.309ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.419ns (41.949%)  route 0.580ns (58.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.914ns = ( 39.086 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.218ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.044    -0.218    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.201 f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580     0.780    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X107Y121       FDCE                                         f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.848    39.086    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X107Y121       FDCE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.674    39.760    
                         clock uncertainty           -0.090    39.670    
    SLICE_X107Y121       FDCE (Recov_fdce_C_CLR)     -0.580    39.090    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         39.090    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                 38.309    

Slack (MET) :             38.309ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.419ns (41.949%)  route 0.580ns (58.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.914ns = ( 39.086 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.218ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.044    -0.218    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.201 f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580     0.780    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X107Y121       FDCE                                         f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.848    39.086    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X107Y121       FDCE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.674    39.760    
                         clock uncertainty           -0.090    39.670    
    SLICE_X107Y121       FDCE (Recov_fdce_C_CLR)     -0.580    39.090    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         39.090    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                 38.309    

Slack (MET) :             38.355ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.419ns (41.949%)  route 0.580ns (58.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.914ns = ( 39.086 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.218ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.044    -0.218    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.201 f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580     0.780    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X107Y121       FDPE                                         f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.848    39.086    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X107Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.674    39.760    
                         clock uncertainty           -0.090    39.670    
    SLICE_X107Y121       FDPE (Recov_fdpe_C_PRE)     -0.534    39.136    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         39.136    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                 38.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.181%)  route 0.183ns (58.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.709    -0.388    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDPE (Prop_fdpe_C_Q)         0.128    -0.260 f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.077    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X107Y121       FDCE                                         f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.981    -0.608    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X107Y121       FDCE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism              0.233    -0.375    
                         clock uncertainty            0.090    -0.285    
    SLICE_X107Y121       FDCE (Remov_fdce_C_CLR)     -0.146    -0.431    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.181%)  route 0.183ns (58.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.709    -0.388    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDPE (Prop_fdpe_C_Q)         0.128    -0.260 f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.077    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X107Y121       FDCE                                         f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.981    -0.608    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X107Y121       FDCE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.233    -0.375    
                         clock uncertainty            0.090    -0.285    
    SLICE_X107Y121       FDCE (Remov_fdce_C_CLR)     -0.146    -0.431    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.181%)  route 0.183ns (58.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.709    -0.388    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDPE (Prop_fdpe_C_Q)         0.128    -0.260 f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.077    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X107Y121       FDCE                                         f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.981    -0.608    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X107Y121       FDCE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.233    -0.375    
                         clock uncertainty            0.090    -0.285    
    SLICE_X107Y121       FDCE (Remov_fdce_C_CLR)     -0.146    -0.431    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.181%)  route 0.183ns (58.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.709    -0.388    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDPE (Prop_fdpe_C_Q)         0.128    -0.260 f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.077    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X107Y121       FDCE                                         f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.981    -0.608    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X107Y121       FDCE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.233    -0.375    
                         clock uncertainty            0.090    -0.285    
    SLICE_X107Y121       FDCE (Remov_fdce_C_CLR)     -0.146    -0.431    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.181%)  route 0.183ns (58.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.709    -0.388    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDPE (Prop_fdpe_C_Q)         0.128    -0.260 f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.077    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X107Y121       FDPE                                         f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.981    -0.608    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X107Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.233    -0.375    
                         clock uncertainty            0.090    -0.285    
    SLICE_X107Y121       FDPE (Remov_fdpe_C_PRE)     -0.149    -0.434    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.357    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       38.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.444ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.311ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.419ns (41.949%)  route 0.580ns (58.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.914ns = ( 39.086 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.218ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.044    -0.218    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.201 f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580     0.780    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X107Y121       FDCE                                         f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.848    39.086    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X107Y121       FDCE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism              0.674    39.760    
                         clock uncertainty           -0.088    39.672    
    SLICE_X107Y121       FDCE (Recov_fdce_C_CLR)     -0.580    39.092    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                         39.092    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                 38.311    

Slack (MET) :             38.311ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.419ns (41.949%)  route 0.580ns (58.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.914ns = ( 39.086 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.218ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.044    -0.218    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.201 f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580     0.780    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X107Y121       FDCE                                         f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.848    39.086    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X107Y121       FDCE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.674    39.760    
                         clock uncertainty           -0.088    39.672    
    SLICE_X107Y121       FDCE (Recov_fdce_C_CLR)     -0.580    39.092    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         39.092    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                 38.311    

Slack (MET) :             38.311ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.419ns (41.949%)  route 0.580ns (58.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.914ns = ( 39.086 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.218ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.044    -0.218    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.201 f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580     0.780    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X107Y121       FDCE                                         f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.848    39.086    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X107Y121       FDCE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.674    39.760    
                         clock uncertainty           -0.088    39.672    
    SLICE_X107Y121       FDCE (Recov_fdce_C_CLR)     -0.580    39.092    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         39.092    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                 38.311    

Slack (MET) :             38.311ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.419ns (41.949%)  route 0.580ns (58.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.914ns = ( 39.086 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.218ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.044    -0.218    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.201 f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580     0.780    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X107Y121       FDCE                                         f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.848    39.086    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X107Y121       FDCE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.674    39.760    
                         clock uncertainty           -0.088    39.672    
    SLICE_X107Y121       FDCE (Recov_fdce_C_CLR)     -0.580    39.092    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         39.092    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                 38.311    

Slack (MET) :             38.357ns  (required time - arrival time)
  Source:                 rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.419ns (41.949%)  route 0.580ns (58.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.914ns = ( 39.086 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.218ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.718     3.169    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.421    -4.252 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.363    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.262 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        2.044    -0.218    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDPE (Prop_fdpe_C_Q)         0.419     0.201 f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.580     0.780    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X107Y121       FDPE                                         f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.555    42.935    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.514    35.422 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    37.147    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.238 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        1.848    39.086    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X107Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.674    39.760    
                         clock uncertainty           -0.088    39.672    
    SLICE_X107Y121       FDPE (Recov_fdpe_C_PRE)     -0.534    39.138    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         39.138    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                 38.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.181%)  route 0.183ns (58.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.709    -0.388    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDPE (Prop_fdpe_C_Q)         0.128    -0.260 f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.077    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X107Y121       FDCE                                         f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.981    -0.608    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X107Y121       FDCE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism              0.233    -0.375    
    SLICE_X107Y121       FDCE (Remov_fdce_C_CLR)     -0.146    -0.521    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.181%)  route 0.183ns (58.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.709    -0.388    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDPE (Prop_fdpe_C_Q)         0.128    -0.260 f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.077    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X107Y121       FDCE                                         f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.981    -0.608    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X107Y121       FDCE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.233    -0.375    
    SLICE_X107Y121       FDCE (Remov_fdce_C_CLR)     -0.146    -0.521    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.181%)  route 0.183ns (58.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.709    -0.388    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDPE (Prop_fdpe_C_Q)         0.128    -0.260 f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.077    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X107Y121       FDCE                                         f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.981    -0.608    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X107Y121       FDCE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.233    -0.375    
    SLICE_X107Y121       FDCE (Remov_fdce_C_CLR)     -0.146    -0.521    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.181%)  route 0.183ns (58.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.709    -0.388    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDPE (Prop_fdpe_C_Q)         0.128    -0.260 f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.077    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X107Y121       FDCE                                         f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.981    -0.608    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X107Y121       FDCE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.233    -0.375    
    SLICE_X107Y121       FDCE (Remov_fdce_C_CLR)     -0.146    -0.521    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.181%)  route 0.183ns (58.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.578     0.797    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.652 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.709    -0.388    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X106Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y121       FDPE (Prop_fdpe_C_Q)         0.128    -0.260 f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.183    -0.077    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X107Y121       FDPE                                         f  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.634     1.040    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.194 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.618    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.589 r  instance_name/inst/clkout1_buf/O
                         net (fo=2541, routed)        0.981    -0.608    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X107Y121       FDPE                                         r  rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.233    -0.375    
    SLICE_X107Y121       FDPE (Remov_fdpe_C_PRE)     -0.149    -0.524    rgb2dvi_1/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.447    





