{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1408062622608 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1408062622609 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 14 19:30:22 2014 " "Processing started: Thu Aug 14 19:30:22 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1408062622609 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1408062622609 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_7_Segment -c DE0_7_Segment " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_7_Segment -c DE0_7_Segment" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1408062622609 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1408062622883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_7_segment_test.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_7_segment_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_7_Segment_Test " "Found entity 1: DE0_7_Segment_Test" {  } { { "DE0_7_Segment_Test.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_7_Segment/DE0_7_Segment_Test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408062622936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408062622936 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 DE0_7_Segment.v(22) " "Verilog HDL Expression warning at DE0_7_Segment.v(22): truncated literal to match 2 bits" {  } { { "DE0_7_Segment.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_7_Segment/DE0_7_Segment.v" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1408062622939 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 DE0_7_Segment.v(23) " "Verilog HDL Expression warning at DE0_7_Segment.v(23): truncated literal to match 2 bits" {  } { { "DE0_7_Segment.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_7_Segment/DE0_7_Segment.v" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1408062622939 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 DE0_7_Segment.v(24) " "Verilog HDL Expression warning at DE0_7_Segment.v(24): truncated literal to match 2 bits" {  } { { "DE0_7_Segment.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_7_Segment/DE0_7_Segment.v" 24 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1408062622939 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 DE0_7_Segment.v(25) " "Verilog HDL Expression warning at DE0_7_Segment.v(25): truncated literal to match 2 bits" {  } { { "DE0_7_Segment.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_7_Segment/DE0_7_Segment.v" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1408062622940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_7_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_7_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_7_Segment " "Found entity 1: DE0_7_Segment" {  } { { "DE0_7_Segment.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_7_Segment/DE0_7_Segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408062622940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408062622940 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_7_Segment_Test " "Elaborating entity \"DE0_7_Segment_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1408062622970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_7_Segment DE0_7_Segment:segment_driver " "Elaborating entity \"DE0_7_Segment\" for hierarchy \"DE0_7_Segment:segment_driver\"" {  } { { "DE0_7_Segment_Test.v" "segment_driver" { Text "C:/Users/Parker/Documents/GitHub/DE0_7_Segment/DE0_7_Segment_Test.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408062622986 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1408062623816 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1408062624011 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1408062624131 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408062624131 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "132 " "Implemented 132 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1408062624186 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1408062624186 ""} { "Info" "ICUT_CUT_TM_LCELLS" "99 " "Implemented 99 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1408062624186 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1408062624186 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "346 " "Peak virtual memory: 346 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1408062624202 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 14 19:30:24 2014 " "Processing ended: Thu Aug 14 19:30:24 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1408062624202 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1408062624202 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1408062624202 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1408062624202 ""}
