

================================================================
== Vivado HLS Report for 'bitreverse'
================================================================
* Date:           Tue Dec 29 12:29:52 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        SpecAnalv2
* Solution:       soln_v2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.508 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       35|       35| 0.350 us | 0.350 us |   35|   35|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- bitreversal_label1  |       33|       33|         3|          1|          1|    32|    yes   |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     32|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|       5|      3|    -|
|Multiplexer      |        -|      -|       -|     57|    -|
|Register         |        -|      -|      27|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      32|     92|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +----------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |       Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |rev_32_U  |bitreverse_rev_32  |        0|  5|   3|    0|    32|    5|     1|          160|
    +----------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                   |        0|  5|   3|    0|    32|    5|     1|          160|
    +----------+-------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_fu_124_p2              |     +    |      0|  0|  15|           6|           1|
    |icmp_ln43_fu_118_p2      |   icmp   |      0|  0|  11|           6|           7|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|  32|          16|          12|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_0_i_reg_107            |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  57|         12|   10|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+---+----+-----+-----------+
    |               Name              | FF| LUT| Bits| Const Bits|
    +---------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                        |  3|   0|    3|          0|
    |ap_done_reg                      |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |  1|   0|    1|          0|
    |i_0_i_reg_107                    |  6|   0|    6|          0|
    |icmp_ln43_reg_141                |  1|   0|    1|          0|
    |icmp_ln43_reg_141_pp0_iter1_reg  |  1|   0|    1|          0|
    |zext_ln45_reg_150                |  6|   0|   64|         58|
    |zext_ln45_reg_150_pp0_iter1_reg  |  6|   0|   64|         58|
    +---------------------------------+---+----+-----+-----------+
    |Total                            | 27|   0|  143|        116|
    +---------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |    bitreverse    | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |    bitreverse    | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |    bitreverse    | return value |
|ap_done                    | out |    1| ap_ctrl_hs |    bitreverse    | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |    bitreverse    | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |    bitreverse    | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |    bitreverse    | return value |
|xin_M_real_address0        | out |    5|  ap_memory |    xin_M_real    |     array    |
|xin_M_real_ce0             | out |    1|  ap_memory |    xin_M_real    |     array    |
|xin_M_real_q0              |  in |   32|  ap_memory |    xin_M_real    |     array    |
|data_OUT0_M_real_address0  | out |    5|  ap_memory | data_OUT0_M_real |     array    |
|data_OUT0_M_real_ce0       | out |    1|  ap_memory | data_OUT0_M_real |     array    |
|data_OUT0_M_real_we0       | out |    1|  ap_memory | data_OUT0_M_real |     array    |
|data_OUT0_M_real_d0        | out |   32|  ap_memory | data_OUT0_M_real |     array    |
|xin_M_imag_address0        | out |    5|  ap_memory |    xin_M_imag    |     array    |
|xin_M_imag_ce0             | out |    1|  ap_memory |    xin_M_imag    |     array    |
|xin_M_imag_q0              |  in |   32|  ap_memory |    xin_M_imag    |     array    |
|data_OUT0_M_imag_address0  | out |    5|  ap_memory | data_OUT0_M_imag |     array    |
|data_OUT0_M_imag_ce0       | out |    1|  ap_memory | data_OUT0_M_imag |     array    |
|data_OUT0_M_imag_we0       | out |    1|  ap_memory | data_OUT0_M_imag |     array    |
|data_OUT0_M_imag_d0        | out |   32|  ap_memory | data_OUT0_M_imag |     array    |
+---------------------------+-----+-----+------------+------------------+--------------+

