* 
* Copyright (c) 1993 - 2021 ARM. All Rights Reserved
* This file has been provided pursuant to a License Agreement
* containing restrictions on its use.  This file contains valuable
* trade secrets and proprietary information of ARM,
* and is protected by patents, copyright law
* and international treaties
* 
* Generated by bif2cdl 3.19.0
* Version: r0p0
* Name: High Speed Single Port SRAM RVT MVT Compiler | 12LP 12nm Process 0.080um^2 Bit Cell
* Comment: 
* Configuration:  -activity_factor 50 -atf off -back_biasing off -b\
* Configuration: its 32 -bmux off -bus_notation on -c4obs off -chec\
* Configuration: k_instname off -diodes on -drive 6 -ema on -eol_gu\
* Configuration: ardband 0 -flexible_banking 4 -flexible_slice 2 -f\
* Configuration: requency 1.0 -instname gf12lp_1rw_lg12_w32_bit -le\
* Configuration: ft_bus_delim "[" -lren_bankmask off -mux 4 -mvt BA\
* Configuration: SE -name_case upper -pipeline off -power_gating of\
* Configuration: f -power_type otc -prefix "" -pwr_gnd_rename vddpe\
* Configuration: :VDDPE,vddce:VDDCE,vsse:VSSE -rcols 2 -redundancy \
* Configuration: off -retention on -right_bus_delim "]" -rrows 0 -s\
* Configuration: can off -ser none -site_def off -top_layer m5-m10 \
* Configuration: -vmin_assist off -words 4096 -write_mask on -write\
* Configuration: _thru off -corners ffpg_sigcmin_0p88v_0p88v_m40c,s\
* Configuration: spg_sigcmax_0p72v_0p72v_125c,tt_nominal_0p80v_0p80\
* Configuration: v_25c
* Codefile: 
* 
*
*.BIPOLAR
*.DIOAREA
*.DIOPERI
*
****
.SUBCKT gf12lp_1rw_lg12_w32_bitCC4_EDG VNWC VNWP VPW VSSE WL[0] WL[1]
** gf12lp_1rw_lg12_w32_bitCC4_EDG: 2 flat devices **
MI3.I1.MXNPGA I3.I1.EDGE_INT0 WL[0] VPW VPW lshnfetwl L=0.022U NF=1 NFIN=1
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI3.I54.MXNPGA I3.I54.EDGE_INT0 WL[1] VPW VPW lshnfetwl L=0.022U NF=1 NFIN=1
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
.ENDS gf12lp_1rw_lg12_w32_bitCC4_EDG
****
.SUBCKT gf12lp_1rw_lg12_w32_bitCC4WD_EDGBL VNWC VNWP VPW VSSE WL[0] WL[1]
** gf12lp_1rw_lg12_w32_bitCC4WD_EDGBL: 2 flat devices **
MI3.I1.MXNPGA I3.I1.EDGE_INT0 WL[0] VPW VPW lshnfetwl L=0.022U NF=1 NFIN=1
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI3.I54.MXNPGA I3.I54.EDGE_INT0 WL[1] VPW VPW lshnfetwl L=0.022U NF=1 NFIN=1
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
.ENDS gf12lp_1rw_lg12_w32_bitCC4WD_EDGBL
****
.SUBCKT gf12lp_1rw_lg12_w32_bitCC4_MB BL[0] BL[1] BL[2] BL[3] CORED00 CORED01
+  CORED10 CORED11 CORED20 CORED21 CORED30 CORED31 D0 D1 GWL[0] GWL[1] NBL[0]
+  NBL[1] NBL[2] NBL[3] NCORED00 NCORED01 NCORED10 NCORED11 NCORED20 NCORED21
+  NCORED30 NCORED31 Q0 Q1 Q2 Q3 VDDC0 VDDC1 VDDC2 VDDC3 VDDCE VDDPE VNWC VPW
+  VSS VSSE WEN0 WEN1 WL[0] WL[1]
** gf12lp_1rw_lg12_w32_bitCC4_MB: 48 flat devices **
MI26.I2.MXNPDA CORED01 NCORED01 VSSE VPW lshnfetpd L=0.022U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI26.I2.MXNPDB NCORED01 CORED01 VSSE VPW lshnfetpd L=0.022U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI26.I2.MXNPGA BL[0] WL[1] CORED01 VPW lshnfetwl L=0.022U NF=1 NFIN=2 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI26.I2.MXNPGB NCORED01 WL[1] NBL[0] VPW lshnfetwl L=0.022U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI26.I2.MXPPUA CORED01 NCORED01 VDDC0 VNWC lshpfetpu L=0.022U NF=1 NFIN=1
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI26.I2.MXPPUB NCORED01 CORED01 VDDC0 VNWC lshpfetpu L=0.022U NF=1 NFIN=1
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI27.I2.MXNPDA CORED00 NCORED00 VSSE VPW lshnfetpd L=0.022U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI27.I2.MXNPDB NCORED00 CORED00 VSSE VPW lshnfetpd L=0.022U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI27.I2.MXNPGA BL[0] WL[0] CORED00 VPW lshnfetwl L=0.022U NF=1 NFIN=2 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI27.I2.MXNPGB NCORED00 WL[0] NBL[0] VPW lshnfetwl L=0.022U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI27.I2.MXPPUA CORED00 NCORED00 VDDC0 VNWC lshpfetpu L=0.022U NF=1 NFIN=1
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI27.I2.MXPPUB NCORED00 CORED00 VDDC0 VNWC lshpfetpu L=0.022U NF=1 NFIN=1
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI28.I2.MXNPDA CORED11 NCORED11 VSSE VPW lshnfetpd L=0.022U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI28.I2.MXNPDB NCORED11 CORED11 VSSE VPW lshnfetpd L=0.022U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI28.I2.MXNPGA BL[1] WL[1] CORED11 VPW lshnfetwl L=0.022U NF=1 NFIN=2 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI28.I2.MXNPGB NCORED11 WL[1] NBL[1] VPW lshnfetwl L=0.022U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI28.I2.MXPPUA CORED11 NCORED11 VDDC1 VNWC lshpfetpu L=0.022U NF=1 NFIN=1
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI28.I2.MXPPUB NCORED11 CORED11 VDDC1 VNWC lshpfetpu L=0.022U NF=1 NFIN=1
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI29.I2.MXNPDA CORED10 NCORED10 VSSE VPW lshnfetpd L=0.022U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI29.I2.MXNPDB NCORED10 CORED10 VSSE VPW lshnfetpd L=0.022U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI29.I2.MXNPGA BL[1] WL[0] CORED10 VPW lshnfetwl L=0.022U NF=1 NFIN=2 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI29.I2.MXNPGB NCORED10 WL[0] NBL[1] VPW lshnfetwl L=0.022U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI29.I2.MXPPUA CORED10 NCORED10 VDDC1 VNWC lshpfetpu L=0.022U NF=1 NFIN=1
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI29.I2.MXPPUB NCORED10 CORED10 VDDC1 VNWC lshpfetpu L=0.022U NF=1 NFIN=1
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI30.I2.MXNPDA CORED21 NCORED21 VSSE VPW lshnfetpd L=0.022U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI30.I2.MXNPDB NCORED21 CORED21 VSSE VPW lshnfetpd L=0.022U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI30.I2.MXNPGA BL[2] WL[1] CORED21 VPW lshnfetwl L=0.022U NF=1 NFIN=2 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI30.I2.MXNPGB NCORED21 WL[1] NBL[2] VPW lshnfetwl L=0.022U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI30.I2.MXPPUA CORED21 NCORED21 VDDC2 VNWC lshpfetpu L=0.022U NF=1 NFIN=1
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI30.I2.MXPPUB NCORED21 CORED21 VDDC2 VNWC lshpfetpu L=0.022U NF=1 NFIN=1
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI31.I2.MXNPDA CORED20 NCORED20 VSSE VPW lshnfetpd L=0.022U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI31.I2.MXNPDB NCORED20 CORED20 VSSE VPW lshnfetpd L=0.022U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI31.I2.MXNPGA BL[2] WL[0] CORED20 VPW lshnfetwl L=0.022U NF=1 NFIN=2 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI31.I2.MXNPGB NCORED20 WL[0] NBL[2] VPW lshnfetwl L=0.022U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI31.I2.MXPPUA CORED20 NCORED20 VDDC2 VNWC lshpfetpu L=0.022U NF=1 NFIN=1
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI31.I2.MXPPUB NCORED20 CORED20 VDDC2 VNWC lshpfetpu L=0.022U NF=1 NFIN=1
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI32.I2.MXNPDA CORED31 NCORED31 VSSE VPW lshnfetpd L=0.022U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI32.I2.MXNPDB NCORED31 CORED31 VSSE VPW lshnfetpd L=0.022U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI32.I2.MXNPGA BL[3] WL[1] CORED31 VPW lshnfetwl L=0.022U NF=1 NFIN=2 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI32.I2.MXNPGB NCORED31 WL[1] NBL[3] VPW lshnfetwl L=0.022U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI32.I2.MXPPUA CORED31 NCORED31 VDDC3 VNWC lshpfetpu L=0.022U NF=1 NFIN=1
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI32.I2.MXPPUB NCORED31 CORED31 VDDC3 VNWC lshpfetpu L=0.022U NF=1 NFIN=1
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI33.I2.MXNPDA CORED30 NCORED30 VSSE VPW lshnfetpd L=0.022U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI33.I2.MXNPDB NCORED30 CORED30 VSSE VPW lshnfetpd L=0.022U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI33.I2.MXNPGA BL[3] WL[0] CORED30 VPW lshnfetwl L=0.022U NF=1 NFIN=2 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI33.I2.MXNPGB NCORED30 WL[0] NBL[3] VPW lshnfetwl L=0.022U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI33.I2.MXPPUA CORED30 NCORED30 VDDC3 VNWC lshpfetpu L=0.022U NF=1 NFIN=1
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI33.I2.MXPPUB NCORED30 CORED30 VDDC3 VNWC lshpfetpu L=0.022U NF=1 NFIN=1
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
.ENDS gf12lp_1rw_lg12_w32_bitCC4_MB
****
.SUBCKT gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3
+  BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7 BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12
+  BL[0]_13 BL[0]_14 BL[0]_15 BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5
+  BL[1]_6 BL[1]_7 BL[1]_8 BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13
+  BL[1]_14 BL[1]_15 BL[2]_0 BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6
+  BL[2]_7 BL[2]_8 BL[2]_9 BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14
+  BL[2]_15 BL[3]_0 BL[3]_1 BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7
+  BL[3]_8 BL[3]_9 BL[3]_10 BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0
+  D0_1 D0_2 D0_3 D0_4 D0_5 D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14
+  D0_15 D1_0 D1_1 D1_2 D1_3 D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12
+  D1_13 D1_14 D1_15 NBL[0]_0 NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5
+  NBL[0]_6 NBL[0]_7 NBL[0]_8 NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13
+  NBL[0]_14 NBL[0]_15 NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5
+  NBL[1]_6 NBL[1]_7 NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13
+  NBL[1]_14 NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5
+  NBL[2]_6 NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC0_0
+  VDDC0_1 VDDC0_2 VDDC0_3 VDDC0_4 VDDC0_5 VDDC0_6 VDDC0_7 VDDC0_8 VDDC0_9
+  VDDC0_10 VDDC0_11 VDDC0_12 VDDC0_13 VDDC0_14 VDDC0_15 VDDC1_0 VDDC1_1
+  VDDC1_2 VDDC1_3 VDDC1_4 VDDC1_5 VDDC1_6 VDDC1_7 VDDC1_8 VDDC1_9 VDDC1_10
+  VDDC1_11 VDDC1_12 VDDC1_13 VDDC1_14 VDDC1_15 VDDC2_0 VDDC2_1 VDDC2_2
+  VDDC2_3 VDDC2_4 VDDC2_5 VDDC2_6 VDDC2_7 VDDC2_8 VDDC2_9 VDDC2_10 VDDC2_11
+  VDDC2_12 VDDC2_13 VDDC2_14 VDDC2_15 VDDC3_0 VDDC3_1 VDDC3_2 VDDC3_3 VDDC3_4
+  VDDC3_5 VDDC3_6 VDDC3_7 VDDC3_8 VDDC3_9 VDDC3_10 VDDC3_11 VDDC3_12 VDDC3_13
+  VDDC3_14 VDDC3_15 VDDCE_0 VDDCE_1 VDDCE_2 VDDCE_3 VDDCE_4 VDDCE_5 VDDCE_6
+  VDDCE_7 VDDCE_8 VDDCE_9 VDDCE_10 VDDCE_11 VDDCE_12 VDDCE_13 VDDCE_14
+  VDDCE_15 VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15
+  VNWC_0 VNWC_1 VNWC_2 VNWC_3 VNWC_4 VNWC_5 VNWC_6 VNWC_7 VNWC_8 VNWC_9
+  VNWC_10 VNWC_11 VNWC_12 VNWC_13 VNWC_14 VNWC_15 VNWC_16 VNWC_17 VNWP_0
+  VNWP_1 VPW_0 VPW_1 VPW_2 VPW_3 VPW_4 VPW_5 VPW_6 VPW_7 VPW_8 VPW_9 VPW_10
+  VPW_11 VPW_12 VPW_13 VPW_14 VPW_15 VSSE VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5
+  VSS_6 VSS_7 VSS_8 VSS_9 VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0
+  WEN0_1 WEN0_2 WEN0_3 WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10
+  WEN0_11 WEN0_12 WEN0_13 WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4
+  WEN1_5 WEN1_6 WEN1_7 WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14
+  WEN1_15 WL[0] WL[1]
** gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0: 772 flat devices **
XMEM_L_COL_0 BL[0]_0 BL[1]_0 BL[2]_0 BL[3]_0 CORED00 CORED01 CORED10 CORED11
+  CORED20 CORED21 CORED30 CORED31 D0_0 D1_0 WL[0] WL[1] NBL[0]_0 NBL[1]_0
+  NBL[2]_0 NBL[3]_0 NCORED00 NCORED01 NCORED10 NCORED11 NCORED20 NCORED21
+  NCORED30 NCORED31 Q0_0 Q1_0 Q2_0 Q3_0 VDDC0_0 VDDC1_0 VDDC2_0 VDDC3_0
+  VDDCE_0 VDDPE_0 VNWC_1 VPW_0 VSS_0 VSSE WEN0_0 WEN1_0 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_L_COL_1 BL[0]_1 BL[1]_1 BL[2]_1 BL[3]_1 CORED00_16 CORED01_18 CORED10_20
+  CORED11_22 CORED20_24 CORED21_26 CORED30_28 CORED31_30 D0_1 D1_1 WL[0]
+  WL[1] NBL[0]_1 NBL[1]_1 NBL[2]_1 NBL[3]_1 NCORED00_32 NCORED01_34
+  NCORED10_36 NCORED11_38 NCORED20_40 NCORED21_42 NCORED30_44 NCORED31_46
+  Q0_1 Q1_1 Q2_1 Q3_1 VDDC0_1 VDDC1_1 VDDC2_1 VDDC3_1 VDDCE_1 VDDPE_1 VNWC_2
+  VPW_1 VSS_1 VSSE WEN0_1 WEN1_1 WL[0] WL[1] gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_L_COL_10 BL[0]_10 BL[1]_10 BL[2]_10 BL[3]_10 CORED00_304 CORED01_306
+  CORED10_308 CORED11_310 CORED20_312 CORED21_314 CORED30_316 CORED31_318
+  D0_10 D1_10 WL[0] WL[1] NBL[0]_10 NBL[1]_10 NBL[2]_10 NBL[3]_10
+  NCORED00_320 NCORED01_322 NCORED10_324 NCORED11_326 NCORED20_328
+  NCORED21_330 NCORED30_332 NCORED31_334 Q0_10 Q1_10 Q2_10 Q3_10 VDDC0_10
+  VDDC1_10 VDDC2_10 VDDC3_10 VDDCE_10 VDDPE_10 VNWC_11 VPW_10 VSS_10 VSSE
+  WEN0_10 WEN1_10 WL[0] WL[1] gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_L_COL_11 BL[0]_11 BL[1]_11 BL[2]_11 BL[3]_11 CORED00_336 CORED01_338
+  CORED10_340 CORED11_342 CORED20_344 CORED21_346 CORED30_348 CORED31_350
+  D0_11 D1_11 WL[0] WL[1] NBL[0]_11 NBL[1]_11 NBL[2]_11 NBL[3]_11
+  NCORED00_352 NCORED01_354 NCORED10_356 NCORED11_358 NCORED20_360
+  NCORED21_362 NCORED30_364 NCORED31_366 Q0_11 Q1_11 Q2_11 Q3_11 VDDC0_11
+  VDDC1_11 VDDC2_11 VDDC3_11 VDDCE_11 VDDPE_11 VNWC_12 VPW_11 VSS_11 VSSE
+  WEN0_11 WEN1_11 WL[0] WL[1] gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_L_COL_12 BL[0]_12 BL[1]_12 BL[2]_12 BL[3]_12 CORED00_368 CORED01_370
+  CORED10_372 CORED11_374 CORED20_376 CORED21_378 CORED30_380 CORED31_382
+  D0_12 D1_12 WL[0] WL[1] NBL[0]_12 NBL[1]_12 NBL[2]_12 NBL[3]_12
+  NCORED00_384 NCORED01_386 NCORED10_388 NCORED11_390 NCORED20_392
+  NCORED21_394 NCORED30_396 NCORED31_398 Q0_12 Q1_12 Q2_12 Q3_12 VDDC0_12
+  VDDC1_12 VDDC2_12 VDDC3_12 VDDCE_12 VDDPE_12 VNWC_13 VPW_12 VSS_12 VSSE
+  WEN0_12 WEN1_12 WL[0] WL[1] gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_L_COL_13 BL[0]_13 BL[1]_13 BL[2]_13 BL[3]_13 CORED00_400 CORED01_402
+  CORED10_404 CORED11_406 CORED20_408 CORED21_410 CORED30_412 CORED31_414
+  D0_13 D1_13 WL[0] WL[1] NBL[0]_13 NBL[1]_13 NBL[2]_13 NBL[3]_13
+  NCORED00_416 NCORED01_418 NCORED10_420 NCORED11_422 NCORED20_424
+  NCORED21_426 NCORED30_428 NCORED31_430 Q0_13 Q1_13 Q2_13 Q3_13 VDDC0_13
+  VDDC1_13 VDDC2_13 VDDC3_13 VDDCE_13 VDDPE_13 VNWC_14 VPW_13 VSS_13 VSSE
+  WEN0_13 WEN1_13 WL[0] WL[1] gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_L_COL_14 BL[0]_14 BL[1]_14 BL[2]_14 BL[3]_14 CORED00_432 CORED01_434
+  CORED10_436 CORED11_438 CORED20_440 CORED21_442 CORED30_444 CORED31_446
+  D0_14 D1_14 WL[0] WL[1] NBL[0]_14 NBL[1]_14 NBL[2]_14 NBL[3]_14
+  NCORED00_448 NCORED01_450 NCORED10_452 NCORED11_454 NCORED20_456
+  NCORED21_458 NCORED30_460 NCORED31_462 Q0_14 Q1_14 Q2_14 Q3_14 VDDC0_14
+  VDDC1_14 VDDC2_14 VDDC3_14 VDDCE_14 VDDPE_14 VNWC_15 VPW_14 VSS_14 VSSE
+  WEN0_14 WEN1_14 WL[0] WL[1] gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_L_COL_15 BL[0]_15 BL[1]_15 BL[2]_15 BL[3]_15 CORED00_464 CORED01_466
+  CORED10_468 CORED11_470 CORED20_472 CORED21_474 CORED30_476 CORED31_478
+  D0_15 D1_15 WL[0] WL[1] NBL[0]_15 NBL[1]_15 NBL[2]_15 NBL[3]_15
+  NCORED00_480 NCORED01_482 NCORED10_484 NCORED11_486 NCORED20_488
+  NCORED21_490 NCORED30_492 NCORED31_494 Q0_15 Q1_15 Q2_15 Q3_15 VDDC0_15
+  VDDC1_15 VDDC2_15 VDDC3_15 VDDCE_15 VDDPE_15 VNWC_16 VPW_15 VSS_15 VSSE
+  WEN0_15 WEN1_15 WL[0] WL[1] gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_L_COL_2 BL[0]_2 BL[1]_2 BL[2]_2 BL[3]_2 CORED00_48 CORED01_50 CORED10_52
+  CORED11_54 CORED20_56 CORED21_58 CORED30_60 CORED31_62 D0_2 D1_2 WL[0]
+  WL[1] NBL[0]_2 NBL[1]_2 NBL[2]_2 NBL[3]_2 NCORED00_64 NCORED01_66
+  NCORED10_68 NCORED11_70 NCORED20_72 NCORED21_74 NCORED30_76 NCORED31_78
+  Q0_2 Q1_2 Q2_2 Q3_2 VDDC0_2 VDDC1_2 VDDC2_2 VDDC3_2 VDDCE_2 VDDPE_2 VNWC_3
+  VPW_2 VSS_2 VSSE WEN0_2 WEN1_2 WL[0] WL[1] gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_L_COL_3 BL[0]_3 BL[1]_3 BL[2]_3 BL[3]_3 CORED00_80 CORED01_82 CORED10_84
+  CORED11_86 CORED20_88 CORED21_90 CORED30_92 CORED31_94 D0_3 D1_3 WL[0]
+  WL[1] NBL[0]_3 NBL[1]_3 NBL[2]_3 NBL[3]_3 NCORED00_96 NCORED01_98
+  NCORED10_100 NCORED11_102 NCORED20_104 NCORED21_106 NCORED30_108
+  NCORED31_110 Q0_3 Q1_3 Q2_3 Q3_3 VDDC0_3 VDDC1_3 VDDC2_3 VDDC3_3 VDDCE_3
+  VDDPE_3 VNWC_4 VPW_3 VSS_3 VSSE WEN0_3 WEN1_3 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_L_COL_4 BL[0]_4 BL[1]_4 BL[2]_4 BL[3]_4 CORED00_112 CORED01_114
+  CORED10_116 CORED11_118 CORED20_120 CORED21_122 CORED30_124 CORED31_126
+  D0_4 D1_4 WL[0] WL[1] NBL[0]_4 NBL[1]_4 NBL[2]_4 NBL[3]_4 NCORED00_128
+  NCORED01_130 NCORED10_132 NCORED11_134 NCORED20_136 NCORED21_138
+  NCORED30_140 NCORED31_142 Q0_4 Q1_4 Q2_4 Q3_4 VDDC0_4 VDDC1_4 VDDC2_4
+  VDDC3_4 VDDCE_4 VDDPE_4 VNWC_5 VPW_4 VSS_4 VSSE WEN0_4 WEN1_4 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_L_COL_5 BL[0]_5 BL[1]_5 BL[2]_5 BL[3]_5 CORED00_144 CORED01_146
+  CORED10_148 CORED11_150 CORED20_152 CORED21_154 CORED30_156 CORED31_158
+  D0_5 D1_5 WL[0] WL[1] NBL[0]_5 NBL[1]_5 NBL[2]_5 NBL[3]_5 NCORED00_160
+  NCORED01_162 NCORED10_164 NCORED11_166 NCORED20_168 NCORED21_170
+  NCORED30_172 NCORED31_174 Q0_5 Q1_5 Q2_5 Q3_5 VDDC0_5 VDDC1_5 VDDC2_5
+  VDDC3_5 VDDCE_5 VDDPE_5 VNWC_6 VPW_5 VSS_5 VSSE WEN0_5 WEN1_5 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_L_COL_6 BL[0]_6 BL[1]_6 BL[2]_6 BL[3]_6 CORED00_176 CORED01_178
+  CORED10_180 CORED11_182 CORED20_184 CORED21_186 CORED30_188 CORED31_190
+  D0_6 D1_6 WL[0] WL[1] NBL[0]_6 NBL[1]_6 NBL[2]_6 NBL[3]_6 NCORED00_192
+  NCORED01_194 NCORED10_196 NCORED11_198 NCORED20_200 NCORED21_202
+  NCORED30_204 NCORED31_206 Q0_6 Q1_6 Q2_6 Q3_6 VDDC0_6 VDDC1_6 VDDC2_6
+  VDDC3_6 VDDCE_6 VDDPE_6 VNWC_7 VPW_6 VSS_6 VSSE WEN0_6 WEN1_6 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_L_COL_7 BL[0]_7 BL[1]_7 BL[2]_7 BL[3]_7 CORED00_208 CORED01_210
+  CORED10_212 CORED11_214 CORED20_216 CORED21_218 CORED30_220 CORED31_222
+  D0_7 D1_7 WL[0] WL[1] NBL[0]_7 NBL[1]_7 NBL[2]_7 NBL[3]_7 NCORED00_224
+  NCORED01_226 NCORED10_228 NCORED11_230 NCORED20_232 NCORED21_234
+  NCORED30_236 NCORED31_238 Q0_7 Q1_7 Q2_7 Q3_7 VDDC0_7 VDDC1_7 VDDC2_7
+  VDDC3_7 VDDCE_7 VDDPE_7 VNWC_8 VPW_7 VSS_7 VSSE WEN0_7 WEN1_7 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_L_COL_8 BL[0]_8 BL[1]_8 BL[2]_8 BL[3]_8 CORED00_240 CORED01_242
+  CORED10_244 CORED11_246 CORED20_248 CORED21_250 CORED30_252 CORED31_254
+  D0_8 D1_8 WL[0] WL[1] NBL[0]_8 NBL[1]_8 NBL[2]_8 NBL[3]_8 NCORED00_256
+  NCORED01_258 NCORED10_260 NCORED11_262 NCORED20_264 NCORED21_266
+  NCORED30_268 NCORED31_270 Q0_8 Q1_8 Q2_8 Q3_8 VDDC0_8 VDDC1_8 VDDC2_8
+  VDDC3_8 VDDCE_8 VDDPE_8 VNWC_9 VPW_8 VSS_8 VSSE WEN0_8 WEN1_8 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_L_COL_9 BL[0]_9 BL[1]_9 BL[2]_9 BL[3]_9 CORED00_272 CORED01_274
+  CORED10_276 CORED11_278 CORED20_280 CORED21_282 CORED30_284 CORED31_286
+  D0_9 D1_9 WL[0] WL[1] NBL[0]_9 NBL[1]_9 NBL[2]_9 NBL[3]_9 NCORED00_288
+  NCORED01_290 NCORED10_292 NCORED11_294 NCORED20_296 NCORED21_298
+  NCORED30_300 NCORED31_302 Q0_9 Q1_9 Q2_9 Q3_9 VDDC0_9 VDDC1_9 VDDC2_9
+  VDDC3_9 VDDCE_9 VDDPE_9 VNWC_10 VPW_9 VSS_9 VSSE WEN0_9 WEN1_9 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_L_COL_EDGEL VNWC_0 VNWP_0 VSSE VSSE WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_EDG
XMEM_L_COL_EDGER VNWC_17 VNWP_1 VSSE VSSE WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4WD_EDGBL
.ENDS gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
****
.SUBCKT gf12lp_1rw_lg12_w32_bitCC4_TOP_MB BL[0] BL[1] BL[2] BL[3] D0 D1 NBL[0]
+  NBL[1] NBL[2] NBL[3] Q0 Q1 Q2 Q3 VDDC VDDCE VDDPE VNWC VPW VSS VSSE WEN0
+  WEN1
** gf12lp_1rw_lg12_w32_bitCC4_TOP_MB: 12 flat devices **
MI79.MXNPDB I79.NET24 I79.NET_4 VSSE VPW lshnfetpd L=0.022U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI79.MXNPGB I79.NET015 VSSE NBL[0] VPW lshnfetwl L=0.022U NF=1 NFIN=2 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI79.MXP0 I79.NET14 I79.NET_4 VDDC VNWC lshpfetpu L=0.022U NF=1 NFIN=1
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI80.MXNPDB I80.NET24 I80.NET_4 VSSE VPW lshnfetpd L=0.022U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI80.MXNPGB I80.NET015 VSSE NBL[1] VPW lshnfetwl L=0.022U NF=1 NFIN=2 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI80.MXP0 I80.NET14 I80.NET_4 VDDC VNWC lshpfetpu L=0.022U NF=1 NFIN=1
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI81.MXNPDB I81.NET24 I81.NET_4 VSSE VPW lshnfetpd L=0.022U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI81.MXNPGB I81.NET015 VSSE NBL[2] VPW lshnfetwl L=0.022U NF=1 NFIN=2 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI81.MXP0 I81.NET14 I81.NET_4 VDDC VNWC lshpfetpu L=0.022U NF=1 NFIN=1
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI82.MXNPDB I82.NET24 I82.NET_4 VSSE VPW lshnfetpd L=0.022U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI82.MXNPGB I82.NET015 VSSE NBL[3] VPW lshnfetwl L=0.022U NF=1 NFIN=2 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI82.MXP0 I82.NET14 I82.NET_4 VDDC VNWC lshpfetpu L=0.022U NF=1 NFIN=1
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
.ENDS gf12lp_1rw_lg12_w32_bitCC4_TOP_MB
****
.SUBCKT gf12lp_1rw_lg12_w32_bitMEM_SLICE_CAP_LTOP0 BL[0]_0 BL[0]_1 BL[0]_2
+  BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7 BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11
+  BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15 BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4
+  BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8 BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13
+  BL[1]_14 BL[1]_15 BL[2]_0 BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6
+  BL[2]_7 BL[2]_8 BL[2]_9 BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14
+  BL[2]_15 BL[3]_0 BL[3]_1 BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7
+  BL[3]_8 BL[3]_9 BL[3]_10 BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0
+  D0_1 D0_2 D0_3 D0_4 D0_5 D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14
+  D0_15 D1_0 D1_1 D1_2 D1_3 D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12
+  D1_13 D1_14 D1_15 NBL[0]_0 NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5
+  NBL[0]_6 NBL[0]_7 NBL[0]_8 NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13
+  NBL[0]_14 NBL[0]_15 NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5
+  NBL[1]_6 NBL[1]_7 NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13
+  NBL[1]_14 NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5
+  NBL[2]_6 NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDPE_0
+  VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7 VDDPE_8 VDDPE_9
+  VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC VNWP_0 VNWP_1
+  VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9 VSS_10
+  VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3 WEN0_4
+  WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13 WEN0_14
+  WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7 WEN1_8
+  WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15
** gf12lp_1rw_lg12_w32_bitMEM_SLICE_CAP_LTOP0: 192 flat devices **
XTOP0 BL[0]_0 BL[1]_0 BL[2]_0 BL[3]_0 D0_0 D1_0 NBL[0]_0 NBL[1]_0 NBL[2]_0
+  NBL[3]_0 Q0_0 Q1_0 Q2_0 Q3_0 VNWC VNWC VDDPE_0 VNWC VPW VSS_0 VPW WEN0_0
+  WEN1_0 gf12lp_1rw_lg12_w32_bitCC4_TOP_MB
XTOP1 BL[0]_1 BL[1]_1 BL[2]_1 BL[3]_1 D0_1 D1_1 NBL[0]_1 NBL[1]_1 NBL[2]_1
+  NBL[3]_1 Q0_1 Q1_1 Q2_1 Q3_1 VNWC VNWC VDDPE_1 VNWC VPW VSS_1 VPW WEN0_1
+  WEN1_1 gf12lp_1rw_lg12_w32_bitCC4_TOP_MB
XTOP10 BL[0]_10 BL[1]_10 BL[2]_10 BL[3]_10 D0_10 D1_10 NBL[0]_10 NBL[1]_10
+  NBL[2]_10 NBL[3]_10 Q0_10 Q1_10 Q2_10 Q3_10 VNWC VNWC VDDPE_10 VNWC VPW
+  VSS_10 VPW WEN0_10 WEN1_10 gf12lp_1rw_lg12_w32_bitCC4_TOP_MB
XTOP11 BL[0]_11 BL[1]_11 BL[2]_11 BL[3]_11 D0_11 D1_11 NBL[0]_11 NBL[1]_11
+  NBL[2]_11 NBL[3]_11 Q0_11 Q1_11 Q2_11 Q3_11 VNWC VNWC VDDPE_11 VNWC VPW
+  VSS_11 VPW WEN0_11 WEN1_11 gf12lp_1rw_lg12_w32_bitCC4_TOP_MB
XTOP12 BL[0]_12 BL[1]_12 BL[2]_12 BL[3]_12 D0_12 D1_12 NBL[0]_12 NBL[1]_12
+  NBL[2]_12 NBL[3]_12 Q0_12 Q1_12 Q2_12 Q3_12 VNWC VNWC VDDPE_12 VNWC VPW
+  VSS_12 VPW WEN0_12 WEN1_12 gf12lp_1rw_lg12_w32_bitCC4_TOP_MB
XTOP13 BL[0]_13 BL[1]_13 BL[2]_13 BL[3]_13 D0_13 D1_13 NBL[0]_13 NBL[1]_13
+  NBL[2]_13 NBL[3]_13 Q0_13 Q1_13 Q2_13 Q3_13 VNWC VNWC VDDPE_13 VNWC VPW
+  VSS_13 VPW WEN0_13 WEN1_13 gf12lp_1rw_lg12_w32_bitCC4_TOP_MB
XTOP14 BL[0]_14 BL[1]_14 BL[2]_14 BL[3]_14 D0_14 D1_14 NBL[0]_14 NBL[1]_14
+  NBL[2]_14 NBL[3]_14 Q0_14 Q1_14 Q2_14 Q3_14 VNWC VNWC VDDPE_14 VNWC VPW
+  VSS_14 VPW WEN0_14 WEN1_14 gf12lp_1rw_lg12_w32_bitCC4_TOP_MB
XTOP15 BL[0]_15 BL[1]_15 BL[2]_15 BL[3]_15 D0_15 D1_15 NBL[0]_15 NBL[1]_15
+  NBL[2]_15 NBL[3]_15 Q0_15 Q1_15 Q2_15 Q3_15 VNWC VNWC VDDPE_15 VNWC VPW
+  VSS_15 VPW WEN0_15 WEN1_15 gf12lp_1rw_lg12_w32_bitCC4_TOP_MB
XTOP2 BL[0]_2 BL[1]_2 BL[2]_2 BL[3]_2 D0_2 D1_2 NBL[0]_2 NBL[1]_2 NBL[2]_2
+  NBL[3]_2 Q0_2 Q1_2 Q2_2 Q3_2 VNWC VNWC VDDPE_2 VNWC VPW VSS_2 VPW WEN0_2
+  WEN1_2 gf12lp_1rw_lg12_w32_bitCC4_TOP_MB
XTOP3 BL[0]_3 BL[1]_3 BL[2]_3 BL[3]_3 D0_3 D1_3 NBL[0]_3 NBL[1]_3 NBL[2]_3
+  NBL[3]_3 Q0_3 Q1_3 Q2_3 Q3_3 VNWC VNWC VDDPE_3 VNWC VPW VSS_3 VPW WEN0_3
+  WEN1_3 gf12lp_1rw_lg12_w32_bitCC4_TOP_MB
XTOP4 BL[0]_4 BL[1]_4 BL[2]_4 BL[3]_4 D0_4 D1_4 NBL[0]_4 NBL[1]_4 NBL[2]_4
+  NBL[3]_4 Q0_4 Q1_4 Q2_4 Q3_4 VNWC VNWC VDDPE_4 VNWC VPW VSS_4 VPW WEN0_4
+  WEN1_4 gf12lp_1rw_lg12_w32_bitCC4_TOP_MB
XTOP5 BL[0]_5 BL[1]_5 BL[2]_5 BL[3]_5 D0_5 D1_5 NBL[0]_5 NBL[1]_5 NBL[2]_5
+  NBL[3]_5 Q0_5 Q1_5 Q2_5 Q3_5 VNWC VNWC VDDPE_5 VNWC VPW VSS_5 VPW WEN0_5
+  WEN1_5 gf12lp_1rw_lg12_w32_bitCC4_TOP_MB
XTOP6 BL[0]_6 BL[1]_6 BL[2]_6 BL[3]_6 D0_6 D1_6 NBL[0]_6 NBL[1]_6 NBL[2]_6
+  NBL[3]_6 Q0_6 Q1_6 Q2_6 Q3_6 VNWC VNWC VDDPE_6 VNWC VPW VSS_6 VPW WEN0_6
+  WEN1_6 gf12lp_1rw_lg12_w32_bitCC4_TOP_MB
XTOP7 BL[0]_7 BL[1]_7 BL[2]_7 BL[3]_7 D0_7 D1_7 NBL[0]_7 NBL[1]_7 NBL[2]_7
+  NBL[3]_7 Q0_7 Q1_7 Q2_7 Q3_7 VNWC VNWC VDDPE_7 VNWC VPW VSS_7 VPW WEN0_7
+  WEN1_7 gf12lp_1rw_lg12_w32_bitCC4_TOP_MB
XTOP8 BL[0]_8 BL[1]_8 BL[2]_8 BL[3]_8 D0_8 D1_8 NBL[0]_8 NBL[1]_8 NBL[2]_8
+  NBL[3]_8 Q0_8 Q1_8 Q2_8 Q3_8 VNWC VNWC VDDPE_8 VNWC VPW VSS_8 VPW WEN0_8
+  WEN1_8 gf12lp_1rw_lg12_w32_bitCC4_TOP_MB
XTOP9 BL[0]_9 BL[1]_9 BL[2]_9 BL[3]_9 D0_9 D1_9 NBL[0]_9 NBL[1]_9 NBL[2]_9
+  NBL[3]_9 Q0_9 Q1_9 Q2_9 Q3_9 VNWC VNWC VDDPE_9 VNWC VPW VSS_9 VPW WEN0_9
+  WEN1_9 gf12lp_1rw_lg12_w32_bitCC4_TOP_MB
.ENDS gf12lp_1rw_lg12_w32_bitMEM_SLICE_CAP_LTOP0
****
.SUBCKT gf12lp_1rw_lg12_w32_bitCC4_BOT_MB BL[0] BL[1] BL[2] BL[3] D0 D1 NBL[0]
+  NBL[1] NBL[2] NBL[3] Q0 Q1 Q2 Q3 VDDC VDDCE VDDPE VNWC VPW VSS VSSE WEN0
+  WEN1
** gf12lp_1rw_lg12_w32_bitCC4_BOT_MB: 12 flat devices **
MI79.MXNPDB I79.NET24 I79.NET_4 VSSE VPW lshnfetpd L=0.022U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI79.MXNPGB I79.NET015 VSSE NBL[0] VPW lshnfetwl L=0.022U NF=1 NFIN=2 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI79.MXP0 I79.NET14 I79.NET_4 VDDC VNWC lshpfetpu L=0.022U NF=1 NFIN=1
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI80.MXNPDB I80.NET24 I80.NET_4 VSSE VPW lshnfetpd L=0.022U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI80.MXNPGB I80.NET015 VSSE NBL[1] VPW lshnfetwl L=0.022U NF=1 NFIN=2 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI80.MXP0 I80.NET14 I80.NET_4 VDDC VNWC lshpfetpu L=0.022U NF=1 NFIN=1
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI81.MXNPDB I81.NET24 I81.NET_4 VSSE VPW lshnfetpd L=0.022U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI81.MXNPGB I81.NET015 VSSE NBL[2] VPW lshnfetwl L=0.022U NF=1 NFIN=2 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI81.MXP0 I81.NET14 I81.NET_4 VDDC VNWC lshpfetpu L=0.022U NF=1 NFIN=1
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI82.MXNPDB I82.NET24 I82.NET_4 VSSE VPW lshnfetpd L=0.022U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI82.MXNPGB I82.NET015 VSSE NBL[3] VPW lshnfetwl L=0.022U NF=1 NFIN=2 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI82.MXP0 I82.NET14 I82.NET_4 VDDC VNWC lshpfetpu L=0.022U NF=1 NFIN=1
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
.ENDS gf12lp_1rw_lg12_w32_bitCC4_BOT_MB
****
.SUBCKT gf12lp_1rw_lg12_w32_bitMEM_SLICE_CAP_LBOT0 BL[0]_0 BL[0]_1 BL[0]_2
+  BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7 BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11
+  BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15 BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4
+  BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8 BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13
+  BL[1]_14 BL[1]_15 BL[2]_0 BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6
+  BL[2]_7 BL[2]_8 BL[2]_9 BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14
+  BL[2]_15 BL[3]_0 BL[3]_1 BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7
+  BL[3]_8 BL[3]_9 BL[3]_10 BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0
+  D0_1 D0_2 D0_3 D0_4 D0_5 D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14
+  D0_15 D1_0 D1_1 D1_2 D1_3 D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12
+  D1_13 D1_14 D1_15 NBL[0]_0 NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5
+  NBL[0]_6 NBL[0]_7 NBL[0]_8 NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13
+  NBL[0]_14 NBL[0]_15 NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5
+  NBL[1]_6 NBL[1]_7 NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13
+  NBL[1]_14 NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5
+  NBL[2]_6 NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDPE_0
+  VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7 VDDPE_8 VDDPE_9
+  VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC VNWP_0 VNWP_1
+  VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9 VSS_10
+  VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3 WEN0_4
+  WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13 WEN0_14
+  WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7 WEN1_8
+  WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15
** gf12lp_1rw_lg12_w32_bitMEM_SLICE_CAP_LBOT0: 192 flat devices **
XBOT0 BL[0]_0 BL[1]_0 BL[2]_0 BL[3]_0 D0_0 D1_0 NBL[0]_0 NBL[1]_0 NBL[2]_0
+  NBL[3]_0 Q0_0 Q1_0 Q2_0 Q3_0 VNWC VNWC VDDPE_0 VNWC VPW VSS_0 VPW WEN0_0
+  WEN1_0 gf12lp_1rw_lg12_w32_bitCC4_BOT_MB
XBOT1 BL[0]_1 BL[1]_1 BL[2]_1 BL[3]_1 D0_1 D1_1 NBL[0]_1 NBL[1]_1 NBL[2]_1
+  NBL[3]_1 Q0_1 Q1_1 Q2_1 Q3_1 VNWC VNWC VDDPE_1 VNWC VPW VSS_1 VPW WEN0_1
+  WEN1_1 gf12lp_1rw_lg12_w32_bitCC4_BOT_MB
XBOT10 BL[0]_10 BL[1]_10 BL[2]_10 BL[3]_10 D0_10 D1_10 NBL[0]_10 NBL[1]_10
+  NBL[2]_10 NBL[3]_10 Q0_10 Q1_10 Q2_10 Q3_10 VNWC VNWC VDDPE_10 VNWC VPW
+  VSS_10 VPW WEN0_10 WEN1_10 gf12lp_1rw_lg12_w32_bitCC4_BOT_MB
XBOT11 BL[0]_11 BL[1]_11 BL[2]_11 BL[3]_11 D0_11 D1_11 NBL[0]_11 NBL[1]_11
+  NBL[2]_11 NBL[3]_11 Q0_11 Q1_11 Q2_11 Q3_11 VNWC VNWC VDDPE_11 VNWC VPW
+  VSS_11 VPW WEN0_11 WEN1_11 gf12lp_1rw_lg12_w32_bitCC4_BOT_MB
XBOT12 BL[0]_12 BL[1]_12 BL[2]_12 BL[3]_12 D0_12 D1_12 NBL[0]_12 NBL[1]_12
+  NBL[2]_12 NBL[3]_12 Q0_12 Q1_12 Q2_12 Q3_12 VNWC VNWC VDDPE_12 VNWC VPW
+  VSS_12 VPW WEN0_12 WEN1_12 gf12lp_1rw_lg12_w32_bitCC4_BOT_MB
XBOT13 BL[0]_13 BL[1]_13 BL[2]_13 BL[3]_13 D0_13 D1_13 NBL[0]_13 NBL[1]_13
+  NBL[2]_13 NBL[3]_13 Q0_13 Q1_13 Q2_13 Q3_13 VNWC VNWC VDDPE_13 VNWC VPW
+  VSS_13 VPW WEN0_13 WEN1_13 gf12lp_1rw_lg12_w32_bitCC4_BOT_MB
XBOT14 BL[0]_14 BL[1]_14 BL[2]_14 BL[3]_14 D0_14 D1_14 NBL[0]_14 NBL[1]_14
+  NBL[2]_14 NBL[3]_14 Q0_14 Q1_14 Q2_14 Q3_14 VNWC VNWC VDDPE_14 VNWC VPW
+  VSS_14 VPW WEN0_14 WEN1_14 gf12lp_1rw_lg12_w32_bitCC4_BOT_MB
XBOT15 BL[0]_15 BL[1]_15 BL[2]_15 BL[3]_15 D0_15 D1_15 NBL[0]_15 NBL[1]_15
+  NBL[2]_15 NBL[3]_15 Q0_15 Q1_15 Q2_15 Q3_15 VNWC VNWC VDDPE_15 VNWC VPW
+  VSS_15 VPW WEN0_15 WEN1_15 gf12lp_1rw_lg12_w32_bitCC4_BOT_MB
XBOT2 BL[0]_2 BL[1]_2 BL[2]_2 BL[3]_2 D0_2 D1_2 NBL[0]_2 NBL[1]_2 NBL[2]_2
+  NBL[3]_2 Q0_2 Q1_2 Q2_2 Q3_2 VNWC VNWC VDDPE_2 VNWC VPW VSS_2 VPW WEN0_2
+  WEN1_2 gf12lp_1rw_lg12_w32_bitCC4_BOT_MB
XBOT3 BL[0]_3 BL[1]_3 BL[2]_3 BL[3]_3 D0_3 D1_3 NBL[0]_3 NBL[1]_3 NBL[2]_3
+  NBL[3]_3 Q0_3 Q1_3 Q2_3 Q3_3 VNWC VNWC VDDPE_3 VNWC VPW VSS_3 VPW WEN0_3
+  WEN1_3 gf12lp_1rw_lg12_w32_bitCC4_BOT_MB
XBOT4 BL[0]_4 BL[1]_4 BL[2]_4 BL[3]_4 D0_4 D1_4 NBL[0]_4 NBL[1]_4 NBL[2]_4
+  NBL[3]_4 Q0_4 Q1_4 Q2_4 Q3_4 VNWC VNWC VDDPE_4 VNWC VPW VSS_4 VPW WEN0_4
+  WEN1_4 gf12lp_1rw_lg12_w32_bitCC4_BOT_MB
XBOT5 BL[0]_5 BL[1]_5 BL[2]_5 BL[3]_5 D0_5 D1_5 NBL[0]_5 NBL[1]_5 NBL[2]_5
+  NBL[3]_5 Q0_5 Q1_5 Q2_5 Q3_5 VNWC VNWC VDDPE_5 VNWC VPW VSS_5 VPW WEN0_5
+  WEN1_5 gf12lp_1rw_lg12_w32_bitCC4_BOT_MB
XBOT6 BL[0]_6 BL[1]_6 BL[2]_6 BL[3]_6 D0_6 D1_6 NBL[0]_6 NBL[1]_6 NBL[2]_6
+  NBL[3]_6 Q0_6 Q1_6 Q2_6 Q3_6 VNWC VNWC VDDPE_6 VNWC VPW VSS_6 VPW WEN0_6
+  WEN1_6 gf12lp_1rw_lg12_w32_bitCC4_BOT_MB
XBOT7 BL[0]_7 BL[1]_7 BL[2]_7 BL[3]_7 D0_7 D1_7 NBL[0]_7 NBL[1]_7 NBL[2]_7
+  NBL[3]_7 Q0_7 Q1_7 Q2_7 Q3_7 VNWC VNWC VDDPE_7 VNWC VPW VSS_7 VPW WEN0_7
+  WEN1_7 gf12lp_1rw_lg12_w32_bitCC4_BOT_MB
XBOT8 BL[0]_8 BL[1]_8 BL[2]_8 BL[3]_8 D0_8 D1_8 NBL[0]_8 NBL[1]_8 NBL[2]_8
+  NBL[3]_8 Q0_8 Q1_8 Q2_8 Q3_8 VNWC VNWC VDDPE_8 VNWC VPW VSS_8 VPW WEN0_8
+  WEN1_8 gf12lp_1rw_lg12_w32_bitCC4_BOT_MB
XBOT9 BL[0]_9 BL[1]_9 BL[2]_9 BL[3]_9 D0_9 D1_9 NBL[0]_9 NBL[1]_9 NBL[2]_9
+  NBL[3]_9 Q0_9 Q1_9 Q2_9 Q3_9 VNWC VNWC VDDPE_9 VNWC VPW VSS_9 VPW WEN0_9
+  WEN1_9 gf12lp_1rw_lg12_w32_bitCC4_BOT_MB
.ENDS gf12lp_1rw_lg12_w32_bitMEM_SLICE_CAP_LBOT0
****
.SUBCKT gf12lp_1rw_lg12_w32_bitMEM_2X4L_BOT_ROW0 BL[0]_0 BL[0]_1 BL[0]_2
+  BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7 BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11
+  BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15 BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4
+  BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8 BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13
+  BL[1]_14 BL[1]_15 BL[2]_0 BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6
+  BL[2]_7 BL[2]_8 BL[2]_9 BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14
+  BL[2]_15 BL[3]_0 BL[3]_1 BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7
+  BL[3]_8 BL[3]_9 BL[3]_10 BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0
+  D0_1 D0_2 D0_3 D0_4 D0_5 D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14
+  D0_15 D1_0 D1_1 D1_2 D1_3 D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12
+  D1_13 D1_14 D1_15 NBL[0]_0 NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5
+  NBL[0]_6 NBL[0]_7 NBL[0]_8 NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13
+  NBL[0]_14 NBL[0]_15 NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5
+  NBL[1]_6 NBL[1]_7 NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13
+  NBL[1]_14 NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5
+  NBL[2]_6 NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC0_0
+  VDDC0_1 VDDC0_2 VDDC0_3 VDDC0_4 VDDC0_5 VDDC0_6 VDDC0_7 VDDC0_8 VDDC0_9
+  VDDC0_10 VDDC0_11 VDDC0_12 VDDC0_13 VDDC0_14 VDDC0_15 VDDC1_0 VDDC1_1
+  VDDC1_2 VDDC1_3 VDDC1_4 VDDC1_5 VDDC1_6 VDDC1_7 VDDC1_8 VDDC1_9 VDDC1_10
+  VDDC1_11 VDDC1_12 VDDC1_13 VDDC1_14 VDDC1_15 VDDC2_0 VDDC2_1 VDDC2_2
+  VDDC2_3 VDDC2_4 VDDC2_5 VDDC2_6 VDDC2_7 VDDC2_8 VDDC2_9 VDDC2_10 VDDC2_11
+  VDDC2_12 VDDC2_13 VDDC2_14 VDDC2_15 VDDC3_0 VDDC3_1 VDDC3_2 VDDC3_3 VDDC3_4
+  VDDC3_5 VDDC3_6 VDDC3_7 VDDC3_8 VDDC3_9 VDDC3_10 VDDC3_11 VDDC3_12 VDDC3_13
+  VDDC3_14 VDDC3_15 VDDCE_0 VDDCE_1 VDDCE_2 VDDCE_3 VDDCE_4 VDDCE_5 VDDCE_6
+  VDDCE_7 VDDCE_8 VDDCE_9 VDDCE_10 VDDCE_11 VDDCE_12 VDDCE_13 VDDCE_14
+  VDDCE_15 VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15
+  VNWC_0 VNWC_1 VNWC_2 VNWC_3 VNWC_4 VNWC_5 VNWC_6 VNWC_7 VNWC_8 VNWC_9
+  VNWC_10 VNWC_11 VNWC_12 VNWC_13 VNWC_14 VNWC_15 VNWC_16 VNWC_17 VNWP_0
+  VNWP_1 VPW_0 VPW_1 VPW_2 VPW_3 VPW_4 VPW_5 VPW_6 VPW_7 VPW_8 VPW_9 VPW_10
+  VPW_11 VPW_12 VPW_13 VPW_14 VPW_15 VSSE VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5
+  VSS_6 VSS_7 VSS_8 VSS_9 VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0
+  WEN0_1 WEN0_2 WEN0_3 WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10
+  WEN0_11 WEN0_12 WEN0_13 WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4
+  WEN1_5 WEN1_6 WEN1_7 WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14
+  WEN1_15 WL[0] WL[1]
** gf12lp_1rw_lg12_w32_bitMEM_2X4L_BOT_ROW0: 772 flat devices **
XMEM_L_COL_1 BL[0]_1 BL[1]_1 BL[2]_1 BL[3]_1 CORED00 CORED01 CORED10 CORED11
+  CORED20 CORED21 CORED30 CORED31 D0_1 D1_1 WL[0] WL[1] NBL[0]_1 NBL[1]_1
+  NBL[2]_1 NBL[3]_1 NCORED00 NCORED01 NCORED10 NCORED11 NCORED20 NCORED21
+  NCORED30 NCORED31 Q0_1 Q1_1 Q2_1 Q3_1 VDDC0_1 VDDC1_1 VDDC2_1 VDDC3_1
+  VDDCE_1 VDDPE_1 VNWC_2 VPW_1 VSS_1 VSSE WEN0_1 WEN1_1 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_L_COL_10 BL[0]_10 BL[1]_10 BL[2]_10 BL[3]_10 CORED00_272 CORED01_274
+  CORED10_276 CORED11_278 CORED20_280 CORED21_282 CORED30_284 CORED31_286
+  D0_10 D1_10 WL[0] WL[1] NBL[0]_10 NBL[1]_10 NBL[2]_10 NBL[3]_10
+  NCORED00_288 NCORED01_290 NCORED10_292 NCORED11_294 NCORED20_296
+  NCORED21_298 NCORED30_300 NCORED31_302 Q0_10 Q1_10 Q2_10 Q3_10 VDDC0_10
+  VDDC1_10 VDDC2_10 VDDC3_10 VDDCE_10 VDDPE_10 VNWC_11 VPW_10 VSS_10 VSSE
+  WEN0_10 WEN1_10 WL[0] WL[1] gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_L_COL_11 BL[0]_11 BL[1]_11 BL[2]_11 BL[3]_11 CORED00_304 CORED01_306
+  CORED10_308 CORED11_310 CORED20_312 CORED21_314 CORED30_316 CORED31_318
+  D0_11 D1_11 WL[0] WL[1] NBL[0]_11 NBL[1]_11 NBL[2]_11 NBL[3]_11
+  NCORED00_320 NCORED01_322 NCORED10_324 NCORED11_326 NCORED20_328
+  NCORED21_330 NCORED30_332 NCORED31_334 Q0_11 Q1_11 Q2_11 Q3_11 VDDC0_11
+  VDDC1_11 VDDC2_11 VDDC3_11 VDDCE_11 VDDPE_11 VNWC_12 VPW_11 VSS_11 VSSE
+  WEN0_11 WEN1_11 WL[0] WL[1] gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_L_COL_12 BL[0]_12 BL[1]_12 BL[2]_12 BL[3]_12 CORED00_336 CORED01_338
+  CORED10_340 CORED11_342 CORED20_344 CORED21_346 CORED30_348 CORED31_350
+  D0_12 D1_12 WL[0] WL[1] NBL[0]_12 NBL[1]_12 NBL[2]_12 NBL[3]_12
+  NCORED00_352 NCORED01_354 NCORED10_356 NCORED11_358 NCORED20_360
+  NCORED21_362 NCORED30_364 NCORED31_366 Q0_12 Q1_12 Q2_12 Q3_12 VDDC0_12
+  VDDC1_12 VDDC2_12 VDDC3_12 VDDCE_12 VDDPE_12 VNWC_13 VPW_12 VSS_12 VSSE
+  WEN0_12 WEN1_12 WL[0] WL[1] gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_L_COL_13 BL[0]_13 BL[1]_13 BL[2]_13 BL[3]_13 CORED00_368 CORED01_370
+  CORED10_372 CORED11_374 CORED20_376 CORED21_378 CORED30_380 CORED31_382
+  D0_13 D1_13 WL[0] WL[1] NBL[0]_13 NBL[1]_13 NBL[2]_13 NBL[3]_13
+  NCORED00_384 NCORED01_386 NCORED10_388 NCORED11_390 NCORED20_392
+  NCORED21_394 NCORED30_396 NCORED31_398 Q0_13 Q1_13 Q2_13 Q3_13 VDDC0_13
+  VDDC1_13 VDDC2_13 VDDC3_13 VDDCE_13 VDDPE_13 VNWC_14 VPW_13 VSS_13 VSSE
+  WEN0_13 WEN1_13 WL[0] WL[1] gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_L_COL_14 BL[0]_14 BL[1]_14 BL[2]_14 BL[3]_14 CORED00_400 CORED01_402
+  CORED10_404 CORED11_406 CORED20_408 CORED21_410 CORED30_412 CORED31_414
+  D0_14 D1_14 WL[0] WL[1] NBL[0]_14 NBL[1]_14 NBL[2]_14 NBL[3]_14
+  NCORED00_416 NCORED01_418 NCORED10_420 NCORED11_422 NCORED20_424
+  NCORED21_426 NCORED30_428 NCORED31_430 Q0_14 Q1_14 Q2_14 Q3_14 VDDC0_14
+  VDDC1_14 VDDC2_14 VDDC3_14 VDDCE_14 VDDPE_14 VNWC_15 VPW_14 VSS_14 VSSE
+  WEN0_14 WEN1_14 WL[0] WL[1] gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_L_COL_2 BL[0]_2 BL[1]_2 BL[2]_2 BL[3]_2 CORED00_16 CORED01_18 CORED10_20
+  CORED11_22 CORED20_24 CORED21_26 CORED30_28 CORED31_30 D0_2 D1_2 WL[0]
+  WL[1] NBL[0]_2 NBL[1]_2 NBL[2]_2 NBL[3]_2 NCORED00_32 NCORED01_34
+  NCORED10_36 NCORED11_38 NCORED20_40 NCORED21_42 NCORED30_44 NCORED31_46
+  Q0_2 Q1_2 Q2_2 Q3_2 VDDC0_2 VDDC1_2 VDDC2_2 VDDC3_2 VDDCE_2 VDDPE_2 VNWC_3
+  VPW_2 VSS_2 VSSE WEN0_2 WEN1_2 WL[0] WL[1] gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_L_COL_3 BL[0]_3 BL[1]_3 BL[2]_3 BL[3]_3 CORED00_48 CORED01_50 CORED10_52
+  CORED11_54 CORED20_56 CORED21_58 CORED30_60 CORED31_62 D0_3 D1_3 WL[0]
+  WL[1] NBL[0]_3 NBL[1]_3 NBL[2]_3 NBL[3]_3 NCORED00_64 NCORED01_66
+  NCORED10_68 NCORED11_70 NCORED20_72 NCORED21_74 NCORED30_76 NCORED31_78
+  Q0_3 Q1_3 Q2_3 Q3_3 VDDC0_3 VDDC1_3 VDDC2_3 VDDC3_3 VDDCE_3 VDDPE_3 VNWC_4
+  VPW_3 VSS_3 VSSE WEN0_3 WEN1_3 WL[0] WL[1] gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_L_COL_4 BL[0]_4 BL[1]_4 BL[2]_4 BL[3]_4 CORED00_80 CORED01_82 CORED10_84
+  CORED11_86 CORED20_88 CORED21_90 CORED30_92 CORED31_94 D0_4 D1_4 WL[0]
+  WL[1] NBL[0]_4 NBL[1]_4 NBL[2]_4 NBL[3]_4 NCORED00_96 NCORED01_98
+  NCORED10_100 NCORED11_102 NCORED20_104 NCORED21_106 NCORED30_108
+  NCORED31_110 Q0_4 Q1_4 Q2_4 Q3_4 VDDC0_4 VDDC1_4 VDDC2_4 VDDC3_4 VDDCE_4
+  VDDPE_4 VNWC_5 VPW_4 VSS_4 VSSE WEN0_4 WEN1_4 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_L_COL_5 BL[0]_5 BL[1]_5 BL[2]_5 BL[3]_5 CORED00_112 CORED01_114
+  CORED10_116 CORED11_118 CORED20_120 CORED21_122 CORED30_124 CORED31_126
+  D0_5 D1_5 WL[0] WL[1] NBL[0]_5 NBL[1]_5 NBL[2]_5 NBL[3]_5 NCORED00_128
+  NCORED01_130 NCORED10_132 NCORED11_134 NCORED20_136 NCORED21_138
+  NCORED30_140 NCORED31_142 Q0_5 Q1_5 Q2_5 Q3_5 VDDC0_5 VDDC1_5 VDDC2_5
+  VDDC3_5 VDDCE_5 VDDPE_5 VNWC_6 VPW_5 VSS_5 VSSE WEN0_5 WEN1_5 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_L_COL_6 BL[0]_6 BL[1]_6 BL[2]_6 BL[3]_6 CORED00_144 CORED01_146
+  CORED10_148 CORED11_150 CORED20_152 CORED21_154 CORED30_156 CORED31_158
+  D0_6 D1_6 WL[0] WL[1] NBL[0]_6 NBL[1]_6 NBL[2]_6 NBL[3]_6 NCORED00_160
+  NCORED01_162 NCORED10_164 NCORED11_166 NCORED20_168 NCORED21_170
+  NCORED30_172 NCORED31_174 Q0_6 Q1_6 Q2_6 Q3_6 VDDC0_6 VDDC1_6 VDDC2_6
+  VDDC3_6 VDDCE_6 VDDPE_6 VNWC_7 VPW_6 VSS_6 VSSE WEN0_6 WEN1_6 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_L_COL_7 BL[0]_7 BL[1]_7 BL[2]_7 BL[3]_7 CORED00_176 CORED01_178
+  CORED10_180 CORED11_182 CORED20_184 CORED21_186 CORED30_188 CORED31_190
+  D0_7 D1_7 WL[0] WL[1] NBL[0]_7 NBL[1]_7 NBL[2]_7 NBL[3]_7 NCORED00_192
+  NCORED01_194 NCORED10_196 NCORED11_198 NCORED20_200 NCORED21_202
+  NCORED30_204 NCORED31_206 Q0_7 Q1_7 Q2_7 Q3_7 VDDC0_7 VDDC1_7 VDDC2_7
+  VDDC3_7 VDDCE_7 VDDPE_7 VNWC_8 VPW_7 VSS_7 VSSE WEN0_7 WEN1_7 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_L_COL_8 BL[0]_8 BL[1]_8 BL[2]_8 BL[3]_8 CORED00_208 CORED01_210
+  CORED10_212 CORED11_214 CORED20_216 CORED21_218 CORED30_220 CORED31_222
+  D0_8 D1_8 WL[0] WL[1] NBL[0]_8 NBL[1]_8 NBL[2]_8 NBL[3]_8 NCORED00_224
+  NCORED01_226 NCORED10_228 NCORED11_230 NCORED20_232 NCORED21_234
+  NCORED30_236 NCORED31_238 Q0_8 Q1_8 Q2_8 Q3_8 VDDC0_8 VDDC1_8 VDDC2_8
+  VDDC3_8 VDDCE_8 VDDPE_8 VNWC_9 VPW_8 VSS_8 VSSE WEN0_8 WEN1_8 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_L_COL_9 BL[0]_9 BL[1]_9 BL[2]_9 BL[3]_9 CORED00_240 CORED01_242
+  CORED10_244 CORED11_246 CORED20_248 CORED21_250 CORED30_252 CORED31_254
+  D0_9 D1_9 WL[0] WL[1] NBL[0]_9 NBL[1]_9 NBL[2]_9 NBL[3]_9 NCORED00_256
+  NCORED01_258 NCORED10_260 NCORED11_262 NCORED20_264 NCORED21_266
+  NCORED30_268 NCORED31_270 Q0_9 Q1_9 Q2_9 Q3_9 VDDC0_9 VDDC1_9 VDDC2_9
+  VDDC3_9 VDDCE_9 VDDPE_9 VNWC_10 VPW_9 VSS_9 VSSE WEN0_9 WEN1_9 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_L_COL_BOT_L BL[0]_0 BL[1]_0 BL[2]_0 BL[3]_0 CORED00_432 CORED01_434
+  CORED10_436 CORED11_438 CORED20_440 CORED21_442 CORED30_444 CORED31_446
+  D0_0 D1_0 WL[0] WL[1] NBL[0]_0 NBL[1]_0 NBL[2]_0 NBL[3]_0 NCORED00_448
+  NCORED01_450 NCORED10_452 NCORED11_454 NCORED20_456 NCORED21_458
+  NCORED30_460 NCORED31_462 Q0_0 Q1_0 Q2_0 Q3_0 VDDC0_0 VDDC1_0 VDDC2_0
+  VDDC3_0 VDDCE_0 VDDPE_0 VNWC_1 VPW_0 VSS_0 VSSE WEN0_0 WEN1_0 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_L_COL_BOT_R BL[0]_15 BL[1]_15 BL[2]_15 BL[3]_15 CORED00_464 CORED01_466
+  CORED10_468 CORED11_470 CORED20_472 CORED21_474 CORED30_476 CORED31_478
+  D0_15 D1_15 WL[0] WL[1] NBL[0]_15 NBL[1]_15 NBL[2]_15 NBL[3]_15
+  NCORED00_480 NCORED01_482 NCORED10_484 NCORED11_486 NCORED20_488
+  NCORED21_490 NCORED30_492 NCORED31_494 Q0_15 Q1_15 Q2_15 Q3_15 VDDC0_15
+  VDDC1_15 VDDC2_15 VDDC3_15 VDDCE_15 VDDPE_15 VNWC_16 VPW_15 VSS_15 VSSE
+  WEN0_15 WEN1_15 WL[0] WL[1] gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_L_COL_EDGEL VNWC_0 VNWP_0 VSSE VSSE WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_EDG
XMEM_L_COL_EDGER VNWC_17 VNWP_1 VSSE VSSE WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4WD_EDGBL
.ENDS gf12lp_1rw_lg12_w32_bitMEM_2X4L_BOT_ROW0
****
.SUBCKT gf12lp_1rw_lg12_w32_bitMEM_2X4L_TOP_ROW0 BL[0]_0 BL[0]_1 BL[0]_2
+  BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7 BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11
+  BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15 BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4
+  BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8 BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13
+  BL[1]_14 BL[1]_15 BL[2]_0 BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6
+  BL[2]_7 BL[2]_8 BL[2]_9 BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14
+  BL[2]_15 BL[3]_0 BL[3]_1 BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7
+  BL[3]_8 BL[3]_9 BL[3]_10 BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0
+  D0_1 D0_2 D0_3 D0_4 D0_5 D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14
+  D0_15 D1_0 D1_1 D1_2 D1_3 D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12
+  D1_13 D1_14 D1_15 NBL[0]_0 NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5
+  NBL[0]_6 NBL[0]_7 NBL[0]_8 NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13
+  NBL[0]_14 NBL[0]_15 NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5
+  NBL[1]_6 NBL[1]_7 NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13
+  NBL[1]_14 NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5
+  NBL[2]_6 NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC0_0
+  VDDC0_1 VDDC0_2 VDDC0_3 VDDC0_4 VDDC0_5 VDDC0_6 VDDC0_7 VDDC0_8 VDDC0_9
+  VDDC0_10 VDDC0_11 VDDC0_12 VDDC0_13 VDDC0_14 VDDC0_15 VDDC1_0 VDDC1_1
+  VDDC1_2 VDDC1_3 VDDC1_4 VDDC1_5 VDDC1_6 VDDC1_7 VDDC1_8 VDDC1_9 VDDC1_10
+  VDDC1_11 VDDC1_12 VDDC1_13 VDDC1_14 VDDC1_15 VDDC2_0 VDDC2_1 VDDC2_2
+  VDDC2_3 VDDC2_4 VDDC2_5 VDDC2_6 VDDC2_7 VDDC2_8 VDDC2_9 VDDC2_10 VDDC2_11
+  VDDC2_12 VDDC2_13 VDDC2_14 VDDC2_15 VDDC3_0 VDDC3_1 VDDC3_2 VDDC3_3 VDDC3_4
+  VDDC3_5 VDDC3_6 VDDC3_7 VDDC3_8 VDDC3_9 VDDC3_10 VDDC3_11 VDDC3_12 VDDC3_13
+  VDDC3_14 VDDC3_15 VDDCE_0 VDDCE_1 VDDCE_2 VDDCE_3 VDDCE_4 VDDCE_5 VDDCE_6
+  VDDCE_7 VDDCE_8 VDDCE_9 VDDCE_10 VDDCE_11 VDDCE_12 VDDCE_13 VDDCE_14
+  VDDCE_15 VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15
+  VNWC_0 VNWC_1 VNWC_2 VNWC_3 VNWC_4 VNWC_5 VNWC_6 VNWC_7 VNWC_8 VNWC_9
+  VNWC_10 VNWC_11 VNWC_12 VNWC_13 VNWC_14 VNWC_15 VNWC_16 VNWC_17 VNWP_0
+  VNWP_1 VPW_0 VPW_1 VPW_2 VPW_3 VPW_4 VPW_5 VPW_6 VPW_7 VPW_8 VPW_9 VPW_10
+  VPW_11 VPW_12 VPW_13 VPW_14 VPW_15 VSSE VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5
+  VSS_6 VSS_7 VSS_8 VSS_9 VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0
+  WEN0_1 WEN0_2 WEN0_3 WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10
+  WEN0_11 WEN0_12 WEN0_13 WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4
+  WEN1_5 WEN1_6 WEN1_7 WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14
+  WEN1_15 WL[0] WL[1]
** gf12lp_1rw_lg12_w32_bitMEM_2X4L_TOP_ROW0: 772 flat devices **
XMEM_L_COL_1 BL[0]_1 BL[1]_1 BL[2]_1 BL[3]_1 CORED00_48 CORED01_50 CORED10_52
+  CORED11_54 CORED20_56 CORED21_58 CORED30_60 CORED31_62 D0_1 D1_1 WL[0]
+  WL[1] NBL[0]_1 NBL[1]_1 NBL[2]_1 NBL[3]_1 NCORED00_64 NCORED01_66
+  NCORED10_68 NCORED11_70 NCORED20_72 NCORED21_74 NCORED30_76 NCORED31_78
+  Q0_1 Q1_1 Q2_1 Q3_1 VDDC0_1 VDDC1_1 VDDC2_1 VDDC3_1 VDDCE_1 VDDPE_1 VNWC_2
+  VPW_1 VSS_1 VSSE WEN0_1 WEN1_1 WL[0] WL[1] gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_L_COL_10 BL[0]_10 BL[1]_10 BL[2]_10 BL[3]_10 CORED00_336 CORED01_338
+  CORED10_340 CORED11_342 CORED20_344 CORED21_346 CORED30_348 CORED31_350
+  D0_10 D1_10 WL[0] WL[1] NBL[0]_10 NBL[1]_10 NBL[2]_10 NBL[3]_10
+  NCORED00_352 NCORED01_354 NCORED10_356 NCORED11_358 NCORED20_360
+  NCORED21_362 NCORED30_364 NCORED31_366 Q0_10 Q1_10 Q2_10 Q3_10 VDDC0_10
+  VDDC1_10 VDDC2_10 VDDC3_10 VDDCE_10 VDDPE_10 VNWC_11 VPW_10 VSS_10 VSSE
+  WEN0_10 WEN1_10 WL[0] WL[1] gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_L_COL_11 BL[0]_11 BL[1]_11 BL[2]_11 BL[3]_11 CORED00_368 CORED01_370
+  CORED10_372 CORED11_374 CORED20_376 CORED21_378 CORED30_380 CORED31_382
+  D0_11 D1_11 WL[0] WL[1] NBL[0]_11 NBL[1]_11 NBL[2]_11 NBL[3]_11
+  NCORED00_384 NCORED01_386 NCORED10_388 NCORED11_390 NCORED20_392
+  NCORED21_394 NCORED30_396 NCORED31_398 Q0_11 Q1_11 Q2_11 Q3_11 VDDC0_11
+  VDDC1_11 VDDC2_11 VDDC3_11 VDDCE_11 VDDPE_11 VNWC_12 VPW_11 VSS_11 VSSE
+  WEN0_11 WEN1_11 WL[0] WL[1] gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_L_COL_12 BL[0]_12 BL[1]_12 BL[2]_12 BL[3]_12 CORED00_400 CORED01_402
+  CORED10_404 CORED11_406 CORED20_408 CORED21_410 CORED30_412 CORED31_414
+  D0_12 D1_12 WL[0] WL[1] NBL[0]_12 NBL[1]_12 NBL[2]_12 NBL[3]_12
+  NCORED00_416 NCORED01_418 NCORED10_420 NCORED11_422 NCORED20_424
+  NCORED21_426 NCORED30_428 NCORED31_430 Q0_12 Q1_12 Q2_12 Q3_12 VDDC0_12
+  VDDC1_12 VDDC2_12 VDDC3_12 VDDCE_12 VDDPE_12 VNWC_13 VPW_12 VSS_12 VSSE
+  WEN0_12 WEN1_12 WL[0] WL[1] gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_L_COL_13 BL[0]_13 BL[1]_13 BL[2]_13 BL[3]_13 CORED00_432 CORED01_434
+  CORED10_436 CORED11_438 CORED20_440 CORED21_442 CORED30_444 CORED31_446
+  D0_13 D1_13 WL[0] WL[1] NBL[0]_13 NBL[1]_13 NBL[2]_13 NBL[3]_13
+  NCORED00_448 NCORED01_450 NCORED10_452 NCORED11_454 NCORED20_456
+  NCORED21_458 NCORED30_460 NCORED31_462 Q0_13 Q1_13 Q2_13 Q3_13 VDDC0_13
+  VDDC1_13 VDDC2_13 VDDC3_13 VDDCE_13 VDDPE_13 VNWC_14 VPW_13 VSS_13 VSSE
+  WEN0_13 WEN1_13 WL[0] WL[1] gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_L_COL_14 BL[0]_14 BL[1]_14 BL[2]_14 BL[3]_14 CORED00_464 CORED01_466
+  CORED10_468 CORED11_470 CORED20_472 CORED21_474 CORED30_476 CORED31_478
+  D0_14 D1_14 WL[0] WL[1] NBL[0]_14 NBL[1]_14 NBL[2]_14 NBL[3]_14
+  NCORED00_480 NCORED01_482 NCORED10_484 NCORED11_486 NCORED20_488
+  NCORED21_490 NCORED30_492 NCORED31_494 Q0_14 Q1_14 Q2_14 Q3_14 VDDC0_14
+  VDDC1_14 VDDC2_14 VDDC3_14 VDDCE_14 VDDPE_14 VNWC_15 VPW_14 VSS_14 VSSE
+  WEN0_14 WEN1_14 WL[0] WL[1] gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_L_COL_2 BL[0]_2 BL[1]_2 BL[2]_2 BL[3]_2 CORED00_80 CORED01_82 CORED10_84
+  CORED11_86 CORED20_88 CORED21_90 CORED30_92 CORED31_94 D0_2 D1_2 WL[0]
+  WL[1] NBL[0]_2 NBL[1]_2 NBL[2]_2 NBL[3]_2 NCORED00_96 NCORED01_98
+  NCORED10_100 NCORED11_102 NCORED20_104 NCORED21_106 NCORED30_108
+  NCORED31_110 Q0_2 Q1_2 Q2_2 Q3_2 VDDC0_2 VDDC1_2 VDDC2_2 VDDC3_2 VDDCE_2
+  VDDPE_2 VNWC_3 VPW_2 VSS_2 VSSE WEN0_2 WEN1_2 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_L_COL_3 BL[0]_3 BL[1]_3 BL[2]_3 BL[3]_3 CORED00_112 CORED01_114
+  CORED10_116 CORED11_118 CORED20_120 CORED21_122 CORED30_124 CORED31_126
+  D0_3 D1_3 WL[0] WL[1] NBL[0]_3 NBL[1]_3 NBL[2]_3 NBL[3]_3 NCORED00_128
+  NCORED01_130 NCORED10_132 NCORED11_134 NCORED20_136 NCORED21_138
+  NCORED30_140 NCORED31_142 Q0_3 Q1_3 Q2_3 Q3_3 VDDC0_3 VDDC1_3 VDDC2_3
+  VDDC3_3 VDDCE_3 VDDPE_3 VNWC_4 VPW_3 VSS_3 VSSE WEN0_3 WEN1_3 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_L_COL_4 BL[0]_4 BL[1]_4 BL[2]_4 BL[3]_4 CORED00_144 CORED01_146
+  CORED10_148 CORED11_150 CORED20_152 CORED21_154 CORED30_156 CORED31_158
+  D0_4 D1_4 WL[0] WL[1] NBL[0]_4 NBL[1]_4 NBL[2]_4 NBL[3]_4 NCORED00_160
+  NCORED01_162 NCORED10_164 NCORED11_166 NCORED20_168 NCORED21_170
+  NCORED30_172 NCORED31_174 Q0_4 Q1_4 Q2_4 Q3_4 VDDC0_4 VDDC1_4 VDDC2_4
+  VDDC3_4 VDDCE_4 VDDPE_4 VNWC_5 VPW_4 VSS_4 VSSE WEN0_4 WEN1_4 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_L_COL_5 BL[0]_5 BL[1]_5 BL[2]_5 BL[3]_5 CORED00_176 CORED01_178
+  CORED10_180 CORED11_182 CORED20_184 CORED21_186 CORED30_188 CORED31_190
+  D0_5 D1_5 WL[0] WL[1] NBL[0]_5 NBL[1]_5 NBL[2]_5 NBL[3]_5 NCORED00_192
+  NCORED01_194 NCORED10_196 NCORED11_198 NCORED20_200 NCORED21_202
+  NCORED30_204 NCORED31_206 Q0_5 Q1_5 Q2_5 Q3_5 VDDC0_5 VDDC1_5 VDDC2_5
+  VDDC3_5 VDDCE_5 VDDPE_5 VNWC_6 VPW_5 VSS_5 VSSE WEN0_5 WEN1_5 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_L_COL_6 BL[0]_6 BL[1]_6 BL[2]_6 BL[3]_6 CORED00_208 CORED01_210
+  CORED10_212 CORED11_214 CORED20_216 CORED21_218 CORED30_220 CORED31_222
+  D0_6 D1_6 WL[0] WL[1] NBL[0]_6 NBL[1]_6 NBL[2]_6 NBL[3]_6 NCORED00_224
+  NCORED01_226 NCORED10_228 NCORED11_230 NCORED20_232 NCORED21_234
+  NCORED30_236 NCORED31_238 Q0_6 Q1_6 Q2_6 Q3_6 VDDC0_6 VDDC1_6 VDDC2_6
+  VDDC3_6 VDDCE_6 VDDPE_6 VNWC_7 VPW_6 VSS_6 VSSE WEN0_6 WEN1_6 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_L_COL_7 BL[0]_7 BL[1]_7 BL[2]_7 BL[3]_7 CORED00_240 CORED01_242
+  CORED10_244 CORED11_246 CORED20_248 CORED21_250 CORED30_252 CORED31_254
+  D0_7 D1_7 WL[0] WL[1] NBL[0]_7 NBL[1]_7 NBL[2]_7 NBL[3]_7 NCORED00_256
+  NCORED01_258 NCORED10_260 NCORED11_262 NCORED20_264 NCORED21_266
+  NCORED30_268 NCORED31_270 Q0_7 Q1_7 Q2_7 Q3_7 VDDC0_7 VDDC1_7 VDDC2_7
+  VDDC3_7 VDDCE_7 VDDPE_7 VNWC_8 VPW_7 VSS_7 VSSE WEN0_7 WEN1_7 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_L_COL_8 BL[0]_8 BL[1]_8 BL[2]_8 BL[3]_8 CORED00_272 CORED01_274
+  CORED10_276 CORED11_278 CORED20_280 CORED21_282 CORED30_284 CORED31_286
+  D0_8 D1_8 WL[0] WL[1] NBL[0]_8 NBL[1]_8 NBL[2]_8 NBL[3]_8 NCORED00_288
+  NCORED01_290 NCORED10_292 NCORED11_294 NCORED20_296 NCORED21_298
+  NCORED30_300 NCORED31_302 Q0_8 Q1_8 Q2_8 Q3_8 VDDC0_8 VDDC1_8 VDDC2_8
+  VDDC3_8 VDDCE_8 VDDPE_8 VNWC_9 VPW_8 VSS_8 VSSE WEN0_8 WEN1_8 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_L_COL_9 BL[0]_9 BL[1]_9 BL[2]_9 BL[3]_9 CORED00_304 CORED01_306
+  CORED10_308 CORED11_310 CORED20_312 CORED21_314 CORED30_316 CORED31_318
+  D0_9 D1_9 WL[0] WL[1] NBL[0]_9 NBL[1]_9 NBL[2]_9 NBL[3]_9 NCORED00_320
+  NCORED01_322 NCORED10_324 NCORED11_326 NCORED20_328 NCORED21_330
+  NCORED30_332 NCORED31_334 Q0_9 Q1_9 Q2_9 Q3_9 VDDC0_9 VDDC1_9 VDDC2_9
+  VDDC3_9 VDDCE_9 VDDPE_9 VNWC_10 VPW_9 VSS_9 VSSE WEN0_9 WEN1_9 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_L_COL_EDGEL VNWC_0 VNWP_0 VSSE VSSE WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_EDG
XMEM_L_COL_EDGER VNWC_17 VNWP_1 VSSE VSSE WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4WD_EDGBL
XMEM_L_COL_TOP_L BL[0]_0 BL[1]_0 BL[2]_0 BL[3]_0 CORED00 CORED01 CORED10
+  CORED11 CORED20 CORED21 CORED30 CORED31 D0_0 D1_0 WL[0] WL[1] NBL[0]_0
+  NBL[1]_0 NBL[2]_0 NBL[3]_0 NCORED00 NCORED01 NCORED10 NCORED11 NCORED20
+  NCORED21 NCORED30 NCORED31 Q0_0 Q1_0 Q2_0 Q3_0 VDDC0_0 VDDC1_0 VDDC2_0
+  VDDC3_0 VDDCE_0 VDDPE_0 VNWC_1 VPW_0 VSS_0 VSSE WEN0_0 WEN1_0 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_L_COL_TOP_R BL[0]_15 BL[1]_15 BL[2]_15 BL[3]_15 CORED00_16 CORED01_18
+  CORED10_20 CORED11_22 CORED20_24 CORED21_26 CORED30_28 CORED31_30 D0_15
+  D1_15 WL[0] WL[1] NBL[0]_15 NBL[1]_15 NBL[2]_15 NBL[3]_15 NCORED00_32
+  NCORED01_34 NCORED10_36 NCORED11_38 NCORED20_40 NCORED21_42 NCORED30_44
+  NCORED31_46 Q0_15 Q1_15 Q2_15 Q3_15 VDDC0_15 VDDC1_15 VDDC2_15 VDDC3_15
+  VDDCE_15 VDDPE_15 VNWC_16 VPW_15 VSS_15 VSSE WEN0_15 WEN1_15 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_MB
.ENDS gf12lp_1rw_lg12_w32_bitMEM_2X4L_TOP_ROW0
****
.SUBCKT gf12lp_1rw_lg12_w32_bitMEMCORE_L1280 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3
+  BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7 BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12
+  BL[0]_13 BL[0]_14 BL[0]_15 BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5
+  BL[1]_6 BL[1]_7 BL[1]_8 BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13
+  BL[1]_14 BL[1]_15 BL[2]_0 BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6
+  BL[2]_7 BL[2]_8 BL[2]_9 BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14
+  BL[2]_15 BL[3]_0 BL[3]_1 BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7
+  BL[3]_8 BL[3]_9 BL[3]_10 BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0
+  D0_1 D0_2 D0_3 D0_4 D0_5 D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14
+  D0_15 D1_0 D1_1 D1_2 D1_3 D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12
+  D1_13 D1_14 D1_15 NBL[0]_0 NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5
+  NBL[0]_6 NBL[0]_7 NBL[0]_8 NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13
+  NBL[0]_14 NBL[0]_15 NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5
+  NBL[1]_6 NBL[1]_7 NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13
+  NBL[1]_14 NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5
+  NBL[2]_6 NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDPE_0
+  VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7 VDDPE_8 VDDPE_9
+  VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC VNWP_0 VNWP_1
+  VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9 VSS_10
+  VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3 WEN0_4
+  WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13 WEN0_14
+  WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7 WEN1_8
+  WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_0 WL[0]_1
+  WL[0]_2 WL[0]_3 WL[0]_4 WL[0]_5 WL[0]_6 WL[0]_7 WL[0]_8 WL[0]_9 WL[0]_10
+  WL[0]_11 WL[0]_12 WL[0]_13 WL[0]_14 WL[0]_15 WL[0]_16 WL[0]_17 WL[0]_18
+  WL[0]_19 WL[0]_20 WL[0]_21 WL[0]_22 WL[0]_23 WL[0]_24 WL[0]_25 WL[0]_26
+  WL[0]_27 WL[0]_28 WL[0]_29 WL[0]_30 WL[0]_31 WL[0]_32 WL[0]_33 WL[0]_34
+  WL[0]_35 WL[0]_36 WL[0]_37 WL[0]_38 WL[0]_39 WL[0]_40 WL[0]_41 WL[0]_42
+  WL[0]_43 WL[0]_44 WL[0]_45 WL[0]_46 WL[0]_47 WL[0]_48 WL[0]_49 WL[0]_50
+  WL[0]_51 WL[0]_52 WL[0]_53 WL[0]_54 WL[0]_55 WL[0]_56 WL[0]_57 WL[0]_58
+  WL[0]_59 WL[0]_60 WL[0]_61 WL[0]_62 WL[0]_63 WL[0]_64 WL[0]_65 WL[0]_66
+  WL[0]_67 WL[0]_68 WL[0]_69 WL[0]_70 WL[0]_71 WL[0]_72 WL[0]_73 WL[0]_74
+  WL[0]_75 WL[0]_76 WL[0]_77 WL[0]_78 WL[0]_79 WL[0]_80 WL[0]_81 WL[0]_82
+  WL[0]_83 WL[0]_84 WL[0]_85 WL[0]_86 WL[0]_87 WL[0]_88 WL[0]_89 WL[0]_90
+  WL[0]_91 WL[0]_92 WL[0]_93 WL[0]_94 WL[0]_95 WL[0]_96 WL[0]_97 WL[0]_98
+  WL[0]_99 WL[0]_100 WL[0]_101 WL[0]_102 WL[0]_103 WL[0]_104 WL[0]_105
+  WL[0]_106 WL[0]_107 WL[0]_108 WL[0]_109 WL[0]_110 WL[0]_111 WL[0]_112
+  WL[0]_113 WL[0]_114 WL[0]_115 WL[0]_116 WL[0]_117 WL[0]_118 WL[0]_119
+  WL[0]_120 WL[0]_121 WL[0]_122 WL[0]_123 WL[0]_124 WL[0]_125 WL[0]_126
+  WL[0]_127 WL[1]_0 WL[1]_1 WL[1]_2 WL[1]_3 WL[1]_4 WL[1]_5 WL[1]_6 WL[1]_7
+  WL[1]_8 WL[1]_9 WL[1]_10 WL[1]_11 WL[1]_12 WL[1]_13 WL[1]_14 WL[1]_15
+  WL[1]_16 WL[1]_17 WL[1]_18 WL[1]_19 WL[1]_20 WL[1]_21 WL[1]_22 WL[1]_23
+  WL[1]_24 WL[1]_25 WL[1]_26 WL[1]_27 WL[1]_28 WL[1]_29 WL[1]_30 WL[1]_31
+  WL[1]_32 WL[1]_33 WL[1]_34 WL[1]_35 WL[1]_36 WL[1]_37 WL[1]_38 WL[1]_39
+  WL[1]_40 WL[1]_41 WL[1]_42 WL[1]_43 WL[1]_44 WL[1]_45 WL[1]_46 WL[1]_47
+  WL[1]_48 WL[1]_49 WL[1]_50 WL[1]_51 WL[1]_52 WL[1]_53 WL[1]_54 WL[1]_55
+  WL[1]_56 WL[1]_57 WL[1]_58 WL[1]_59 WL[1]_60 WL[1]_61 WL[1]_62 WL[1]_63
+  WL[1]_64 WL[1]_65 WL[1]_66 WL[1]_67 WL[1]_68 WL[1]_69 WL[1]_70 WL[1]_71
+  WL[1]_72 WL[1]_73 WL[1]_74 WL[1]_75 WL[1]_76 WL[1]_77 WL[1]_78 WL[1]_79
+  WL[1]_80 WL[1]_81 WL[1]_82 WL[1]_83 WL[1]_84 WL[1]_85 WL[1]_86 WL[1]_87
+  WL[1]_88 WL[1]_89 WL[1]_90 WL[1]_91 WL[1]_92 WL[1]_93 WL[1]_94 WL[1]_95
+  WL[1]_96 WL[1]_97 WL[1]_98 WL[1]_99 WL[1]_100 WL[1]_101 WL[1]_102 WL[1]_103
+  WL[1]_104 WL[1]_105 WL[1]_106 WL[1]_107 WL[1]_108 WL[1]_109 WL[1]_110
+  WL[1]_111 WL[1]_112 WL[1]_113 WL[1]_114 WL[1]_115 WL[1]_116 WL[1]_117
+  WL[1]_118 WL[1]_119 WL[1]_120 WL[1]_121 WL[1]_122 WL[1]_123 WL[1]_124
+  WL[1]_125 WL[1]_126 WL[1]_127
** gf12lp_1rw_lg12_w32_bitMEMCORE_L1280: 99200 flat devices **
XMEM_L100100 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_100
+  WL[1]_100 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L1010 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_10
+  WL[1]_10 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L101101 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_101
+  WL[1]_101 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L102102 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_102
+  WL[1]_102 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L103103 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_103
+  WL[1]_103 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L104104 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_104
+  WL[1]_104 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L105105 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_105
+  WL[1]_105 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L106106 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_106
+  WL[1]_106 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L107107 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_107
+  WL[1]_107 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L108108 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_108
+  WL[1]_108 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L109109 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_109
+  WL[1]_109 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L11 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_1
+  WL[1]_1 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L110110 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_110
+  WL[1]_110 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L1111 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_11
+  WL[1]_11 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L111111 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_111
+  WL[1]_111 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L112112 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_112
+  WL[1]_112 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L113113 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_113
+  WL[1]_113 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L114114 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_114
+  WL[1]_114 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L115115 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_115
+  WL[1]_115 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L116116 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_116
+  WL[1]_116 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L117117 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_117
+  WL[1]_117 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L118118 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_118
+  WL[1]_118 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L119119 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_119
+  WL[1]_119 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L120120 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_120
+  WL[1]_120 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L121121 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_121
+  WL[1]_121 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L1212 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_12
+  WL[1]_12 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L122122 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_122
+  WL[1]_122 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L123123 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_123
+  WL[1]_123 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L124124 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_124
+  WL[1]_124 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L125125 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_125
+  WL[1]_125 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L126126 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_126
+  WL[1]_126 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L1313 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_13
+  WL[1]_13 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L1414 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_14
+  WL[1]_14 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L1515 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_15
+  WL[1]_15 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L1616 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_16
+  WL[1]_16 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L1717 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_17
+  WL[1]_17 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L1818 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_18
+  WL[1]_18 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L1919 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_19
+  WL[1]_19 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L2020 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_20
+  WL[1]_20 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L2121 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_21
+  WL[1]_21 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L22 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_2
+  WL[1]_2 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L2222 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_22
+  WL[1]_22 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L2323 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_23
+  WL[1]_23 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L2424 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_24
+  WL[1]_24 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L2525 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_25
+  WL[1]_25 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L2626 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_26
+  WL[1]_26 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L2727 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_27
+  WL[1]_27 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L2828 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_28
+  WL[1]_28 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L2929 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_29
+  WL[1]_29 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L3030 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_30
+  WL[1]_30 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L3131 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_31
+  WL[1]_31 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L3232 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_32
+  WL[1]_32 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L33 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_3
+  WL[1]_3 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L3333 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_33
+  WL[1]_33 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L3434 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_34
+  WL[1]_34 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L3535 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_35
+  WL[1]_35 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L3636 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_36
+  WL[1]_36 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L3737 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_37
+  WL[1]_37 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L3838 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_38
+  WL[1]_38 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L3939 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_39
+  WL[1]_39 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L4040 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_40
+  WL[1]_40 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L4141 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_41
+  WL[1]_41 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L4242 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_42
+  WL[1]_42 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L4343 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_43
+  WL[1]_43 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L44 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_4
+  WL[1]_4 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L4444 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_44
+  WL[1]_44 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L4545 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_45
+  WL[1]_45 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L4646 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_46
+  WL[1]_46 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L4747 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_47
+  WL[1]_47 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L4848 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_48
+  WL[1]_48 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L4949 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_49
+  WL[1]_49 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L5050 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_50
+  WL[1]_50 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L5151 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_51
+  WL[1]_51 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L5252 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_52
+  WL[1]_52 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L5353 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_53
+  WL[1]_53 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L5454 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_54
+  WL[1]_54 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L55 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_5
+  WL[1]_5 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L5555 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_55
+  WL[1]_55 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L5656 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_56
+  WL[1]_56 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L5757 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_57
+  WL[1]_57 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L5858 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_58
+  WL[1]_58 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L5959 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_59
+  WL[1]_59 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L6060 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_60
+  WL[1]_60 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L6161 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_61
+  WL[1]_61 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L6262 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_62
+  WL[1]_62 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L6363 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_63
+  WL[1]_63 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L6464 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_64
+  WL[1]_64 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L6565 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_65
+  WL[1]_65 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L66 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_6
+  WL[1]_6 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L6666 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_66
+  WL[1]_66 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L6767 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_67
+  WL[1]_67 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L6868 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_68
+  WL[1]_68 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L6969 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_69
+  WL[1]_69 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L7070 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_70
+  WL[1]_70 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L7171 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_71
+  WL[1]_71 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L7272 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_72
+  WL[1]_72 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L7373 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_73
+  WL[1]_73 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L7474 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_74
+  WL[1]_74 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L7575 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_75
+  WL[1]_75 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L7676 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_76
+  WL[1]_76 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L77 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_7
+  WL[1]_7 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L7777 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_77
+  WL[1]_77 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L7878 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_78
+  WL[1]_78 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L7979 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_79
+  WL[1]_79 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L8080 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_80
+  WL[1]_80 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L8181 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_81
+  WL[1]_81 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L8282 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_82
+  WL[1]_82 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L8383 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_83
+  WL[1]_83 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L8484 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_84
+  WL[1]_84 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L8585 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_85
+  WL[1]_85 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L8686 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_86
+  WL[1]_86 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L8787 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_87
+  WL[1]_87 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L88 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_8
+  WL[1]_8 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L8888 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_88
+  WL[1]_88 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L8989 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_89
+  WL[1]_89 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L9090 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_90
+  WL[1]_90 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L9191 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_91
+  WL[1]_91 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L9292 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_92
+  WL[1]_92 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L9393 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_93
+  WL[1]_93 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L9494 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_94
+  WL[1]_94 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L9595 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_95
+  WL[1]_95 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L9696 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_96
+  WL[1]_96 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L9797 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_97
+  WL[1]_97 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L9898 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_98
+  WL[1]_98 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L99 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_9
+  WL[1]_9 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L9999 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_99
+  WL[1]_99 gf12lp_1rw_lg12_w32_bitMEM_2X4L_ROW0
XMEM_L_ROW_BOT BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_0
+  WL[1]_0 gf12lp_1rw_lg12_w32_bitMEM_2X4L_BOT_ROW0
XMEM_L_ROW_BOTCAP BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6
+  BL[0]_7 BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14
+  BL[0]_15 BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7
+  BL[1]_8 BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15
+  BL[2]_0 BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8
+  BL[2]_9 BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0
+  BL[3]_1 BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9
+  BL[3]_10 BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3
+  D0_4 D0_5 D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1
+  D1_2 D1_3 D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15
+  NBL[0]_0 NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7
+  NBL[0]_8 NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14
+  NBL[0]_15 NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6
+  NBL[1]_7 NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13
+  NBL[1]_14 NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5
+  NBL[2]_6 NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDPE_0
+  VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7 VDDPE_8 VDDPE_9
+  VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC VNWP_0 VNWP_1
+  VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9 VSS_10
+  VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3 WEN0_4
+  WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13 WEN0_14
+  WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7 WEN1_8
+  WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15
+  gf12lp_1rw_lg12_w32_bitMEM_SLICE_CAP_LBOT0
XMEM_L_ROW_TOP BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC
+  VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC VNWC
+  VNWC VNWC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_127
+  WL[1]_127 gf12lp_1rw_lg12_w32_bitMEM_2X4L_TOP_ROW0
XMEM_L_ROW_TOPCAP BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6
+  BL[0]_7 BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14
+  BL[0]_15 BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7
+  BL[1]_8 BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15
+  BL[2]_0 BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8
+  BL[2]_9 BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0
+  BL[3]_1 BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9
+  BL[3]_10 BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3
+  D0_4 D0_5 D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1
+  D1_2 D1_3 D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15
+  NBL[0]_0 NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7
+  NBL[0]_8 NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14
+  NBL[0]_15 NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6
+  NBL[1]_7 NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13
+  NBL[1]_14 NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5
+  NBL[2]_6 NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDPE_0
+  VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7 VDDPE_8 VDDPE_9
+  VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC VNWP_0 VNWP_1
+  VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9 VSS_10
+  VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3 WEN0_4
+  WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13 WEN0_14
+  WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7 WEN1_8
+  WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15
+  gf12lp_1rw_lg12_w32_bitMEM_SLICE_CAP_LTOP0
.ENDS gf12lp_1rw_lg12_w32_bitMEMCORE_L1280
****
.SUBCKT gf12lp_1rw_lg12_w32_bitCC4WD_EDG VNWC VNWP VPW VSSE WL[0] WL[1]
** gf12lp_1rw_lg12_w32_bitCC4WD_EDG: 2 flat devices **
MI1.MXNPGA I1.EDGE_INT0 WL[0] VPW VPW lshnfetwl L=0.022U NF=1 NFIN=1 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI54.MXNPGA I54.EDGE_INT0 WL[1] VPW VPW lshnfetwl L=0.022U NF=1 NFIN=1
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
.ENDS gf12lp_1rw_lg12_w32_bitCC4WD_EDG
****
.SUBCKT gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3
+  BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7 BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12
+  BL[0]_13 BL[0]_14 BL[0]_15 BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5
+  BL[1]_6 BL[1]_7 BL[1]_8 BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13
+  BL[1]_14 BL[1]_15 BL[2]_0 BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6
+  BL[2]_7 BL[2]_8 BL[2]_9 BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14
+  BL[2]_15 BL[3]_0 BL[3]_1 BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7
+  BL[3]_8 BL[3]_9 BL[3]_10 BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0
+  D0_1 D0_2 D0_3 D0_4 D0_5 D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14
+  D0_15 D1_0 D1_1 D1_2 D1_3 D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12
+  D1_13 D1_14 D1_15 NBL[0]_0 NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5
+  NBL[0]_6 NBL[0]_7 NBL[0]_8 NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13
+  NBL[0]_14 NBL[0]_15 NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5
+  NBL[1]_6 NBL[1]_7 NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13
+  NBL[1]_14 NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5
+  NBL[2]_6 NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC0_0
+  VDDC0_1 VDDC0_2 VDDC0_3 VDDC0_4 VDDC0_5 VDDC0_6 VDDC0_7 VDDC0_8 VDDC0_9
+  VDDC0_10 VDDC0_11 VDDC0_12 VDDC0_13 VDDC0_14 VDDC0_15 VDDC1_0 VDDC1_1
+  VDDC1_2 VDDC1_3 VDDC1_4 VDDC1_5 VDDC1_6 VDDC1_7 VDDC1_8 VDDC1_9 VDDC1_10
+  VDDC1_11 VDDC1_12 VDDC1_13 VDDC1_14 VDDC1_15 VDDC2_0 VDDC2_1 VDDC2_2
+  VDDC2_3 VDDC2_4 VDDC2_5 VDDC2_6 VDDC2_7 VDDC2_8 VDDC2_9 VDDC2_10 VDDC2_11
+  VDDC2_12 VDDC2_13 VDDC2_14 VDDC2_15 VDDC3_0 VDDC3_1 VDDC3_2 VDDC3_3 VDDC3_4
+  VDDC3_5 VDDC3_6 VDDC3_7 VDDC3_8 VDDC3_9 VDDC3_10 VDDC3_11 VDDC3_12 VDDC3_13
+  VDDC3_14 VDDC3_15 VDDCE_0 VDDCE_1 VDDCE_2 VDDCE_3 VDDCE_4 VDDCE_5 VDDCE_6
+  VDDCE_7 VDDCE_8 VDDCE_9 VDDCE_10 VDDCE_11 VDDCE_12 VDDCE_13 VDDCE_14
+  VDDCE_15 VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15
+  VNWC_0 VNWC_1 VNWC_2 VNWC_3 VNWC_4 VNWC_5 VNWC_6 VNWC_7 VNWC_8 VNWC_9
+  VNWC_10 VNWC_11 VNWC_12 VNWC_13 VNWC_14 VNWC_15 VNWC_16 VNWC_17 VNWP_0
+  VNWP_1 VPW_0 VPW_1 VPW_2 VPW_3 VPW_4 VPW_5 VPW_6 VPW_7 VPW_8 VPW_9 VPW_10
+  VPW_11 VPW_12 VPW_13 VPW_14 VPW_15 VPW_16 VSS_0 VSS_1 VSS_2 VSS_3 VSS_4
+  VSS_5 VSS_6 VSS_7 VSS_8 VSS_9 VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15
+  WEN0_0 WEN0_1 WEN0_2 WEN0_3 WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9
+  WEN0_10 WEN0_11 WEN0_12 WEN0_13 WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3
+  WEN1_4 WEN1_5 WEN1_6 WEN1_7 WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13
+  WEN1_14 WEN1_15 WL[0] WL[1]
** gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0: 772 flat devices **
XMEM_R_COL_0 BL[0]_0 BL[1]_0 BL[2]_0 BL[3]_0 CORED00 CORED01 CORED10 CORED11
+  CORED20 CORED21 CORED30 CORED31 D0_0 D1_0 WL[0] WL[1] NBL[0]_0 NBL[1]_0
+  NBL[2]_0 NBL[3]_0 NCORED00 NCORED01 NCORED10 NCORED11 NCORED20 NCORED21
+  NCORED30 NCORED31 Q0_0 Q1_0 Q2_0 Q3_0 VDDC0_0 VDDC1_0 VDDC2_0 VDDC3_0
+  VDDCE_0 VDDPE_0 VNWC_1 VPW_1 VSS_0 VPW_0 WEN0_0 WEN1_0 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_R_COL_1 BL[0]_1 BL[1]_1 BL[2]_1 BL[3]_1 CORED00_16 CORED01_18 CORED10_20
+  CORED11_22 CORED20_24 CORED21_26 CORED30_28 CORED31_30 D0_1 D1_1 WL[0]
+  WL[1] NBL[0]_1 NBL[1]_1 NBL[2]_1 NBL[3]_1 NCORED00_32 NCORED01_34
+  NCORED10_36 NCORED11_38 NCORED20_40 NCORED21_42 NCORED30_44 NCORED31_46
+  Q0_1 Q1_1 Q2_1 Q3_1 VDDC0_1 VDDC1_1 VDDC2_1 VDDC3_1 VDDCE_1 VDDPE_1 VNWC_2
+  VPW_2 VSS_1 VPW_0 WEN0_1 WEN1_1 WL[0] WL[1] gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_R_COL_10 BL[0]_10 BL[1]_10 BL[2]_10 BL[3]_10 CORED00_304 CORED01_306
+  CORED10_308 CORED11_310 CORED20_312 CORED21_314 CORED30_316 CORED31_318
+  D0_10 D1_10 WL[0] WL[1] NBL[0]_10 NBL[1]_10 NBL[2]_10 NBL[3]_10
+  NCORED00_320 NCORED01_322 NCORED10_324 NCORED11_326 NCORED20_328
+  NCORED21_330 NCORED30_332 NCORED31_334 Q0_10 Q1_10 Q2_10 Q3_10 VDDC0_10
+  VDDC1_10 VDDC2_10 VDDC3_10 VDDCE_10 VDDPE_10 VNWC_11 VPW_11 VSS_10 VPW_0
+  WEN0_10 WEN1_10 WL[0] WL[1] gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_R_COL_11 BL[0]_11 BL[1]_11 BL[2]_11 BL[3]_11 CORED00_336 CORED01_338
+  CORED10_340 CORED11_342 CORED20_344 CORED21_346 CORED30_348 CORED31_350
+  D0_11 D1_11 WL[0] WL[1] NBL[0]_11 NBL[1]_11 NBL[2]_11 NBL[3]_11
+  NCORED00_352 NCORED01_354 NCORED10_356 NCORED11_358 NCORED20_360
+  NCORED21_362 NCORED30_364 NCORED31_366 Q0_11 Q1_11 Q2_11 Q3_11 VDDC0_11
+  VDDC1_11 VDDC2_11 VDDC3_11 VDDCE_11 VDDPE_11 VNWC_12 VPW_12 VSS_11 VPW_0
+  WEN0_11 WEN1_11 WL[0] WL[1] gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_R_COL_12 BL[0]_12 BL[1]_12 BL[2]_12 BL[3]_12 CORED00_368 CORED01_370
+  CORED10_372 CORED11_374 CORED20_376 CORED21_378 CORED30_380 CORED31_382
+  D0_12 D1_12 WL[0] WL[1] NBL[0]_12 NBL[1]_12 NBL[2]_12 NBL[3]_12
+  NCORED00_384 NCORED01_386 NCORED10_388 NCORED11_390 NCORED20_392
+  NCORED21_394 NCORED30_396 NCORED31_398 Q0_12 Q1_12 Q2_12 Q3_12 VDDC0_12
+  VDDC1_12 VDDC2_12 VDDC3_12 VDDCE_12 VDDPE_12 VNWC_13 VPW_13 VSS_12 VPW_0
+  WEN0_12 WEN1_12 WL[0] WL[1] gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_R_COL_13 BL[0]_13 BL[1]_13 BL[2]_13 BL[3]_13 CORED00_400 CORED01_402
+  CORED10_404 CORED11_406 CORED20_408 CORED21_410 CORED30_412 CORED31_414
+  D0_13 D1_13 WL[0] WL[1] NBL[0]_13 NBL[1]_13 NBL[2]_13 NBL[3]_13
+  NCORED00_416 NCORED01_418 NCORED10_420 NCORED11_422 NCORED20_424
+  NCORED21_426 NCORED30_428 NCORED31_430 Q0_13 Q1_13 Q2_13 Q3_13 VDDC0_13
+  VDDC1_13 VDDC2_13 VDDC3_13 VDDCE_13 VDDPE_13 VNWC_14 VPW_14 VSS_13 VPW_0
+  WEN0_13 WEN1_13 WL[0] WL[1] gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_R_COL_14 BL[0]_14 BL[1]_14 BL[2]_14 BL[3]_14 CORED00_432 CORED01_434
+  CORED10_436 CORED11_438 CORED20_440 CORED21_442 CORED30_444 CORED31_446
+  D0_14 D1_14 WL[0] WL[1] NBL[0]_14 NBL[1]_14 NBL[2]_14 NBL[3]_14
+  NCORED00_448 NCORED01_450 NCORED10_452 NCORED11_454 NCORED20_456
+  NCORED21_458 NCORED30_460 NCORED31_462 Q0_14 Q1_14 Q2_14 Q3_14 VDDC0_14
+  VDDC1_14 VDDC2_14 VDDC3_14 VDDCE_14 VDDPE_14 VNWC_15 VPW_15 VSS_14 VPW_0
+  WEN0_14 WEN1_14 WL[0] WL[1] gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_R_COL_15 BL[0]_15 BL[1]_15 BL[2]_15 BL[3]_15 CORED00_464 CORED01_466
+  CORED10_468 CORED11_470 CORED20_472 CORED21_474 CORED30_476 CORED31_478
+  D0_15 D1_15 WL[0] WL[1] NBL[0]_15 NBL[1]_15 NBL[2]_15 NBL[3]_15
+  NCORED00_480 NCORED01_482 NCORED10_484 NCORED11_486 NCORED20_488
+  NCORED21_490 NCORED30_492 NCORED31_494 Q0_15 Q1_15 Q2_15 Q3_15 VDDC0_15
+  VDDC1_15 VDDC2_15 VDDC3_15 VDDCE_15 VDDPE_15 VNWC_16 VPW_16 VSS_15 VPW_0
+  WEN0_15 WEN1_15 WL[0] WL[1] gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_R_COL_2 BL[0]_2 BL[1]_2 BL[2]_2 BL[3]_2 CORED00_48 CORED01_50 CORED10_52
+  CORED11_54 CORED20_56 CORED21_58 CORED30_60 CORED31_62 D0_2 D1_2 WL[0]
+  WL[1] NBL[0]_2 NBL[1]_2 NBL[2]_2 NBL[3]_2 NCORED00_64 NCORED01_66
+  NCORED10_68 NCORED11_70 NCORED20_72 NCORED21_74 NCORED30_76 NCORED31_78
+  Q0_2 Q1_2 Q2_2 Q3_2 VDDC0_2 VDDC1_2 VDDC2_2 VDDC3_2 VDDCE_2 VDDPE_2 VNWC_3
+  VPW_3 VSS_2 VPW_0 WEN0_2 WEN1_2 WL[0] WL[1] gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_R_COL_3 BL[0]_3 BL[1]_3 BL[2]_3 BL[3]_3 CORED00_80 CORED01_82 CORED10_84
+  CORED11_86 CORED20_88 CORED21_90 CORED30_92 CORED31_94 D0_3 D1_3 WL[0]
+  WL[1] NBL[0]_3 NBL[1]_3 NBL[2]_3 NBL[3]_3 NCORED00_96 NCORED01_98
+  NCORED10_100 NCORED11_102 NCORED20_104 NCORED21_106 NCORED30_108
+  NCORED31_110 Q0_3 Q1_3 Q2_3 Q3_3 VDDC0_3 VDDC1_3 VDDC2_3 VDDC3_3 VDDCE_3
+  VDDPE_3 VNWC_4 VPW_4 VSS_3 VPW_0 WEN0_3 WEN1_3 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_R_COL_4 BL[0]_4 BL[1]_4 BL[2]_4 BL[3]_4 CORED00_112 CORED01_114
+  CORED10_116 CORED11_118 CORED20_120 CORED21_122 CORED30_124 CORED31_126
+  D0_4 D1_4 WL[0] WL[1] NBL[0]_4 NBL[1]_4 NBL[2]_4 NBL[3]_4 NCORED00_128
+  NCORED01_130 NCORED10_132 NCORED11_134 NCORED20_136 NCORED21_138
+  NCORED30_140 NCORED31_142 Q0_4 Q1_4 Q2_4 Q3_4 VDDC0_4 VDDC1_4 VDDC2_4
+  VDDC3_4 VDDCE_4 VDDPE_4 VNWC_5 VPW_5 VSS_4 VPW_0 WEN0_4 WEN1_4 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_R_COL_5 BL[0]_5 BL[1]_5 BL[2]_5 BL[3]_5 CORED00_144 CORED01_146
+  CORED10_148 CORED11_150 CORED20_152 CORED21_154 CORED30_156 CORED31_158
+  D0_5 D1_5 WL[0] WL[1] NBL[0]_5 NBL[1]_5 NBL[2]_5 NBL[3]_5 NCORED00_160
+  NCORED01_162 NCORED10_164 NCORED11_166 NCORED20_168 NCORED21_170
+  NCORED30_172 NCORED31_174 Q0_5 Q1_5 Q2_5 Q3_5 VDDC0_5 VDDC1_5 VDDC2_5
+  VDDC3_5 VDDCE_5 VDDPE_5 VNWC_6 VPW_6 VSS_5 VPW_0 WEN0_5 WEN1_5 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_R_COL_6 BL[0]_6 BL[1]_6 BL[2]_6 BL[3]_6 CORED00_176 CORED01_178
+  CORED10_180 CORED11_182 CORED20_184 CORED21_186 CORED30_188 CORED31_190
+  D0_6 D1_6 WL[0] WL[1] NBL[0]_6 NBL[1]_6 NBL[2]_6 NBL[3]_6 NCORED00_192
+  NCORED01_194 NCORED10_196 NCORED11_198 NCORED20_200 NCORED21_202
+  NCORED30_204 NCORED31_206 Q0_6 Q1_6 Q2_6 Q3_6 VDDC0_6 VDDC1_6 VDDC2_6
+  VDDC3_6 VDDCE_6 VDDPE_6 VNWC_7 VPW_7 VSS_6 VPW_0 WEN0_6 WEN1_6 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_R_COL_7 BL[0]_7 BL[1]_7 BL[2]_7 BL[3]_7 CORED00_208 CORED01_210
+  CORED10_212 CORED11_214 CORED20_216 CORED21_218 CORED30_220 CORED31_222
+  D0_7 D1_7 WL[0] WL[1] NBL[0]_7 NBL[1]_7 NBL[2]_7 NBL[3]_7 NCORED00_224
+  NCORED01_226 NCORED10_228 NCORED11_230 NCORED20_232 NCORED21_234
+  NCORED30_236 NCORED31_238 Q0_7 Q1_7 Q2_7 Q3_7 VDDC0_7 VDDC1_7 VDDC2_7
+  VDDC3_7 VDDCE_7 VDDPE_7 VNWC_8 VPW_8 VSS_7 VPW_0 WEN0_7 WEN1_7 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_R_COL_8 BL[0]_8 BL[1]_8 BL[2]_8 BL[3]_8 CORED00_240 CORED01_242
+  CORED10_244 CORED11_246 CORED20_248 CORED21_250 CORED30_252 CORED31_254
+  D0_8 D1_8 WL[0] WL[1] NBL[0]_8 NBL[1]_8 NBL[2]_8 NBL[3]_8 NCORED00_256
+  NCORED01_258 NCORED10_260 NCORED11_262 NCORED20_264 NCORED21_266
+  NCORED30_268 NCORED31_270 Q0_8 Q1_8 Q2_8 Q3_8 VDDC0_8 VDDC1_8 VDDC2_8
+  VDDC3_8 VDDCE_8 VDDPE_8 VNWC_9 VPW_9 VSS_8 VPW_0 WEN0_8 WEN1_8 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_R_COL_9 BL[0]_9 BL[1]_9 BL[2]_9 BL[3]_9 CORED00_272 CORED01_274
+  CORED10_276 CORED11_278 CORED20_280 CORED21_282 CORED30_284 CORED31_286
+  D0_9 D1_9 WL[0] WL[1] NBL[0]_9 NBL[1]_9 NBL[2]_9 NBL[3]_9 NCORED00_288
+  NCORED01_290 NCORED10_292 NCORED11_294 NCORED20_296 NCORED21_298
+  NCORED30_300 NCORED31_302 Q0_9 Q1_9 Q2_9 Q3_9 VDDC0_9 VDDC1_9 VDDC2_9
+  VDDC3_9 VDDCE_9 VDDPE_9 VNWC_10 VPW_10 VSS_9 VPW_0 WEN0_9 WEN1_9 WL[0]
+  WL[1] gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_R_COL_EDGEL VNWC_0 VNWP_0 VPW_0 VPW_0 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4WD_EDG
XMEM_R_COL_EDGER VNWC_17 VNWP_1 VPW_0 VPW_0 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_EDG
.ENDS gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
****
.SUBCKT gf12lp_1rw_lg12_w32_bitMEM_2X4R_BOT_ROW0 BL[0]_0 BL[0]_1 BL[0]_2
+  BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7 BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11
+  BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15 BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4
+  BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8 BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13
+  BL[1]_14 BL[1]_15 BL[2]_0 BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6
+  BL[2]_7 BL[2]_8 BL[2]_9 BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14
+  BL[2]_15 BL[3]_0 BL[3]_1 BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7
+  BL[3]_8 BL[3]_9 BL[3]_10 BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0
+  D0_1 D0_2 D0_3 D0_4 D0_5 D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14
+  D0_15 D1_0 D1_1 D1_2 D1_3 D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12
+  D1_13 D1_14 D1_15 NBL[0]_0 NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5
+  NBL[0]_6 NBL[0]_7 NBL[0]_8 NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13
+  NBL[0]_14 NBL[0]_15 NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5
+  NBL[1]_6 NBL[1]_7 NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13
+  NBL[1]_14 NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5
+  NBL[2]_6 NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC0_0
+  VDDC0_1 VDDC0_2 VDDC0_3 VDDC0_4 VDDC0_5 VDDC0_6 VDDC0_7 VDDC0_8 VDDC0_9
+  VDDC0_10 VDDC0_11 VDDC0_12 VDDC0_13 VDDC0_14 VDDC0_15 VDDC1_0 VDDC1_1
+  VDDC1_2 VDDC1_3 VDDC1_4 VDDC1_5 VDDC1_6 VDDC1_7 VDDC1_8 VDDC1_9 VDDC1_10
+  VDDC1_11 VDDC1_12 VDDC1_13 VDDC1_14 VDDC1_15 VDDC2_0 VDDC2_1 VDDC2_2
+  VDDC2_3 VDDC2_4 VDDC2_5 VDDC2_6 VDDC2_7 VDDC2_8 VDDC2_9 VDDC2_10 VDDC2_11
+  VDDC2_12 VDDC2_13 VDDC2_14 VDDC2_15 VDDC3_0 VDDC3_1 VDDC3_2 VDDC3_3 VDDC3_4
+  VDDC3_5 VDDC3_6 VDDC3_7 VDDC3_8 VDDC3_9 VDDC3_10 VDDC3_11 VDDC3_12 VDDC3_13
+  VDDC3_14 VDDC3_15 VDDCE_0 VDDCE_1 VDDCE_2 VDDCE_3 VDDCE_4 VDDCE_5 VDDCE_6
+  VDDCE_7 VDDCE_8 VDDCE_9 VDDCE_10 VDDCE_11 VDDCE_12 VDDCE_13 VDDCE_14
+  VDDCE_15 VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15
+  VNWC_0 VNWC_1 VNWC_2 VNWC_3 VNWC_4 VNWC_5 VNWC_6 VNWC_7 VNWC_8 VNWC_9
+  VNWC_10 VNWC_11 VNWC_12 VNWC_13 VNWC_14 VNWC_15 VNWC_16 VNWC_17 VNWP_0
+  VNWP_1 VPW_0 VPW_1 VPW_2 VPW_3 VPW_4 VPW_5 VPW_6 VPW_7 VPW_8 VPW_9 VPW_10
+  VPW_11 VPW_12 VPW_13 VPW_14 VPW_15 VPW_16 VSS_0 VSS_1 VSS_2 VSS_3 VSS_4
+  VSS_5 VSS_6 VSS_7 VSS_8 VSS_9 VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15
+  WEN0_0 WEN0_1 WEN0_2 WEN0_3 WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9
+  WEN0_10 WEN0_11 WEN0_12 WEN0_13 WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3
+  WEN1_4 WEN1_5 WEN1_6 WEN1_7 WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13
+  WEN1_14 WEN1_15 WL[0] WL[1]
** gf12lp_1rw_lg12_w32_bitMEM_2X4R_BOT_ROW0: 772 flat devices **
XMEM_R_COL_1 BL[0]_1 BL[1]_1 BL[2]_1 BL[3]_1 CORED00_16 CORED01_18 CORED10_20
+  CORED11_22 CORED20_24 CORED21_26 CORED30_28 CORED31_30 D0_1 D1_1 WL[0]
+  WL[1] NBL[0]_1 NBL[1]_1 NBL[2]_1 NBL[3]_1 NCORED00_32 NCORED01_34
+  NCORED10_36 NCORED11_38 NCORED20_40 NCORED21_42 NCORED30_44 NCORED31_46
+  Q0_1 Q1_1 Q2_1 Q3_1 VDDC0_1 VDDC1_1 VDDC2_1 VDDC3_1 VDDCE_1 VDDPE_1 VNWC_2
+  VPW_2 VSS_1 VPW_0 WEN0_1 WEN1_1 WL[0] WL[1] gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_R_COL_10 BL[0]_10 BL[1]_10 BL[2]_10 BL[3]_10 CORED00_304 CORED01_306
+  CORED10_308 CORED11_310 CORED20_312 CORED21_314 CORED30_316 CORED31_318
+  D0_10 D1_10 WL[0] WL[1] NBL[0]_10 NBL[1]_10 NBL[2]_10 NBL[3]_10
+  NCORED00_320 NCORED01_322 NCORED10_324 NCORED11_326 NCORED20_328
+  NCORED21_330 NCORED30_332 NCORED31_334 Q0_10 Q1_10 Q2_10 Q3_10 VDDC0_10
+  VDDC1_10 VDDC2_10 VDDC3_10 VDDCE_10 VDDPE_10 VNWC_11 VPW_11 VSS_10 VPW_0
+  WEN0_10 WEN1_10 WL[0] WL[1] gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_R_COL_11 BL[0]_11 BL[1]_11 BL[2]_11 BL[3]_11 CORED00_336 CORED01_338
+  CORED10_340 CORED11_342 CORED20_344 CORED21_346 CORED30_348 CORED31_350
+  D0_11 D1_11 WL[0] WL[1] NBL[0]_11 NBL[1]_11 NBL[2]_11 NBL[3]_11
+  NCORED00_352 NCORED01_354 NCORED10_356 NCORED11_358 NCORED20_360
+  NCORED21_362 NCORED30_364 NCORED31_366 Q0_11 Q1_11 Q2_11 Q3_11 VDDC0_11
+  VDDC1_11 VDDC2_11 VDDC3_11 VDDCE_11 VDDPE_11 VNWC_12 VPW_12 VSS_11 VPW_0
+  WEN0_11 WEN1_11 WL[0] WL[1] gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_R_COL_12 BL[0]_12 BL[1]_12 BL[2]_12 BL[3]_12 CORED00_368 CORED01_370
+  CORED10_372 CORED11_374 CORED20_376 CORED21_378 CORED30_380 CORED31_382
+  D0_12 D1_12 WL[0] WL[1] NBL[0]_12 NBL[1]_12 NBL[2]_12 NBL[3]_12
+  NCORED00_384 NCORED01_386 NCORED10_388 NCORED11_390 NCORED20_392
+  NCORED21_394 NCORED30_396 NCORED31_398 Q0_12 Q1_12 Q2_12 Q3_12 VDDC0_12
+  VDDC1_12 VDDC2_12 VDDC3_12 VDDCE_12 VDDPE_12 VNWC_13 VPW_13 VSS_12 VPW_0
+  WEN0_12 WEN1_12 WL[0] WL[1] gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_R_COL_13 BL[0]_13 BL[1]_13 BL[2]_13 BL[3]_13 CORED00_400 CORED01_402
+  CORED10_404 CORED11_406 CORED20_408 CORED21_410 CORED30_412 CORED31_414
+  D0_13 D1_13 WL[0] WL[1] NBL[0]_13 NBL[1]_13 NBL[2]_13 NBL[3]_13
+  NCORED00_416 NCORED01_418 NCORED10_420 NCORED11_422 NCORED20_424
+  NCORED21_426 NCORED30_428 NCORED31_430 Q0_13 Q1_13 Q2_13 Q3_13 VDDC0_13
+  VDDC1_13 VDDC2_13 VDDC3_13 VDDCE_13 VDDPE_13 VNWC_14 VPW_14 VSS_13 VPW_0
+  WEN0_13 WEN1_13 WL[0] WL[1] gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_R_COL_14 BL[0]_14 BL[1]_14 BL[2]_14 BL[3]_14 CORED00_432 CORED01_434
+  CORED10_436 CORED11_438 CORED20_440 CORED21_442 CORED30_444 CORED31_446
+  D0_14 D1_14 WL[0] WL[1] NBL[0]_14 NBL[1]_14 NBL[2]_14 NBL[3]_14
+  NCORED00_448 NCORED01_450 NCORED10_452 NCORED11_454 NCORED20_456
+  NCORED21_458 NCORED30_460 NCORED31_462 Q0_14 Q1_14 Q2_14 Q3_14 VDDC0_14
+  VDDC1_14 VDDC2_14 VDDC3_14 VDDCE_14 VDDPE_14 VNWC_15 VPW_15 VSS_14 VPW_0
+  WEN0_14 WEN1_14 WL[0] WL[1] gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_R_COL_2 BL[0]_2 BL[1]_2 BL[2]_2 BL[3]_2 CORED00_48 CORED01_50 CORED10_52
+  CORED11_54 CORED20_56 CORED21_58 CORED30_60 CORED31_62 D0_2 D1_2 WL[0]
+  WL[1] NBL[0]_2 NBL[1]_2 NBL[2]_2 NBL[3]_2 NCORED00_64 NCORED01_66
+  NCORED10_68 NCORED11_70 NCORED20_72 NCORED21_74 NCORED30_76 NCORED31_78
+  Q0_2 Q1_2 Q2_2 Q3_2 VDDC0_2 VDDC1_2 VDDC2_2 VDDC3_2 VDDCE_2 VDDPE_2 VNWC_3
+  VPW_3 VSS_2 VPW_0 WEN0_2 WEN1_2 WL[0] WL[1] gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_R_COL_3 BL[0]_3 BL[1]_3 BL[2]_3 BL[3]_3 CORED00_80 CORED01_82 CORED10_84
+  CORED11_86 CORED20_88 CORED21_90 CORED30_92 CORED31_94 D0_3 D1_3 WL[0]
+  WL[1] NBL[0]_3 NBL[1]_3 NBL[2]_3 NBL[3]_3 NCORED00_96 NCORED01_98
+  NCORED10_100 NCORED11_102 NCORED20_104 NCORED21_106 NCORED30_108
+  NCORED31_110 Q0_3 Q1_3 Q2_3 Q3_3 VDDC0_3 VDDC1_3 VDDC2_3 VDDC3_3 VDDCE_3
+  VDDPE_3 VNWC_4 VPW_4 VSS_3 VPW_0 WEN0_3 WEN1_3 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_R_COL_4 BL[0]_4 BL[1]_4 BL[2]_4 BL[3]_4 CORED00_112 CORED01_114
+  CORED10_116 CORED11_118 CORED20_120 CORED21_122 CORED30_124 CORED31_126
+  D0_4 D1_4 WL[0] WL[1] NBL[0]_4 NBL[1]_4 NBL[2]_4 NBL[3]_4 NCORED00_128
+  NCORED01_130 NCORED10_132 NCORED11_134 NCORED20_136 NCORED21_138
+  NCORED30_140 NCORED31_142 Q0_4 Q1_4 Q2_4 Q3_4 VDDC0_4 VDDC1_4 VDDC2_4
+  VDDC3_4 VDDCE_4 VDDPE_4 VNWC_5 VPW_5 VSS_4 VPW_0 WEN0_4 WEN1_4 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_R_COL_5 BL[0]_5 BL[1]_5 BL[2]_5 BL[3]_5 CORED00_144 CORED01_146
+  CORED10_148 CORED11_150 CORED20_152 CORED21_154 CORED30_156 CORED31_158
+  D0_5 D1_5 WL[0] WL[1] NBL[0]_5 NBL[1]_5 NBL[2]_5 NBL[3]_5 NCORED00_160
+  NCORED01_162 NCORED10_164 NCORED11_166 NCORED20_168 NCORED21_170
+  NCORED30_172 NCORED31_174 Q0_5 Q1_5 Q2_5 Q3_5 VDDC0_5 VDDC1_5 VDDC2_5
+  VDDC3_5 VDDCE_5 VDDPE_5 VNWC_6 VPW_6 VSS_5 VPW_0 WEN0_5 WEN1_5 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_R_COL_6 BL[0]_6 BL[1]_6 BL[2]_6 BL[3]_6 CORED00_176 CORED01_178
+  CORED10_180 CORED11_182 CORED20_184 CORED21_186 CORED30_188 CORED31_190
+  D0_6 D1_6 WL[0] WL[1] NBL[0]_6 NBL[1]_6 NBL[2]_6 NBL[3]_6 NCORED00_192
+  NCORED01_194 NCORED10_196 NCORED11_198 NCORED20_200 NCORED21_202
+  NCORED30_204 NCORED31_206 Q0_6 Q1_6 Q2_6 Q3_6 VDDC0_6 VDDC1_6 VDDC2_6
+  VDDC3_6 VDDCE_6 VDDPE_6 VNWC_7 VPW_7 VSS_6 VPW_0 WEN0_6 WEN1_6 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_R_COL_7 BL[0]_7 BL[1]_7 BL[2]_7 BL[3]_7 CORED00_208 CORED01_210
+  CORED10_212 CORED11_214 CORED20_216 CORED21_218 CORED30_220 CORED31_222
+  D0_7 D1_7 WL[0] WL[1] NBL[0]_7 NBL[1]_7 NBL[2]_7 NBL[3]_7 NCORED00_224
+  NCORED01_226 NCORED10_228 NCORED11_230 NCORED20_232 NCORED21_234
+  NCORED30_236 NCORED31_238 Q0_7 Q1_7 Q2_7 Q3_7 VDDC0_7 VDDC1_7 VDDC2_7
+  VDDC3_7 VDDCE_7 VDDPE_7 VNWC_8 VPW_8 VSS_7 VPW_0 WEN0_7 WEN1_7 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_R_COL_8 BL[0]_8 BL[1]_8 BL[2]_8 BL[3]_8 CORED00_240 CORED01_242
+  CORED10_244 CORED11_246 CORED20_248 CORED21_250 CORED30_252 CORED31_254
+  D0_8 D1_8 WL[0] WL[1] NBL[0]_8 NBL[1]_8 NBL[2]_8 NBL[3]_8 NCORED00_256
+  NCORED01_258 NCORED10_260 NCORED11_262 NCORED20_264 NCORED21_266
+  NCORED30_268 NCORED31_270 Q0_8 Q1_8 Q2_8 Q3_8 VDDC0_8 VDDC1_8 VDDC2_8
+  VDDC3_8 VDDCE_8 VDDPE_8 VNWC_9 VPW_9 VSS_8 VPW_0 WEN0_8 WEN1_8 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_R_COL_9 BL[0]_9 BL[1]_9 BL[2]_9 BL[3]_9 CORED00_272 CORED01_274
+  CORED10_276 CORED11_278 CORED20_280 CORED21_282 CORED30_284 CORED31_286
+  D0_9 D1_9 WL[0] WL[1] NBL[0]_9 NBL[1]_9 NBL[2]_9 NBL[3]_9 NCORED00_288
+  NCORED01_290 NCORED10_292 NCORED11_294 NCORED20_296 NCORED21_298
+  NCORED30_300 NCORED31_302 Q0_9 Q1_9 Q2_9 Q3_9 VDDC0_9 VDDC1_9 VDDC2_9
+  VDDC3_9 VDDCE_9 VDDPE_9 VNWC_10 VPW_10 VSS_9 VPW_0 WEN0_9 WEN1_9 WL[0]
+  WL[1] gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_R_COL_BOT_L BL[0]_0 BL[1]_0 BL[2]_0 BL[3]_0 CORED00_464 CORED01_466
+  CORED10_468 CORED11_470 CORED20_472 CORED21_474 CORED30_476 CORED31_478
+  D0_0 D1_0 WL[0] WL[1] NBL[0]_0 NBL[1]_0 NBL[2]_0 NBL[3]_0 NCORED00_480
+  NCORED01_482 NCORED10_484 NCORED11_486 NCORED20_488 NCORED21_490
+  NCORED30_492 NCORED31_494 Q0_0 Q1_0 Q2_0 Q3_0 VDDC0_0 VDDC1_0 VDDC2_0
+  VDDC3_0 VDDCE_0 VDDPE_0 VNWC_1 VPW_1 VSS_0 VPW_0 WEN0_0 WEN1_0 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_R_COL_BOT_R BL[0]_15 BL[1]_15 BL[2]_15 BL[3]_15 CORED00 CORED01 CORED10
+  CORED11 CORED20 CORED21 CORED30 CORED31 D0_15 D1_15 WL[0] WL[1] NBL[0]_15
+  NBL[1]_15 NBL[2]_15 NBL[3]_15 NCORED00 NCORED01 NCORED10 NCORED11 NCORED20
+  NCORED21 NCORED30 NCORED31 Q0_15 Q1_15 Q2_15 Q3_15 VDDC0_15 VDDC1_15
+  VDDC2_15 VDDC3_15 VDDCE_15 VDDPE_15 VNWC_16 VPW_16 VSS_15 VPW_0 WEN0_15
+  WEN1_15 WL[0] WL[1] gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_R_COL_EDGEL VNWC_0 VNWP_0 VPW_0 VPW_0 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4WD_EDG
XMEM_R_COL_EDGER VNWC_17 VNWP_1 VPW_0 VPW_0 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_EDG
.ENDS gf12lp_1rw_lg12_w32_bitMEM_2X4R_BOT_ROW0
****
.SUBCKT gf12lp_1rw_lg12_w32_bitMEM_SLICE_CAP_RTOP0 BL[0]_0 BL[0]_1 BL[0]_2
+  BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7 BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11
+  BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15 BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4
+  BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8 BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13
+  BL[1]_14 BL[1]_15 BL[2]_0 BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6
+  BL[2]_7 BL[2]_8 BL[2]_9 BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14
+  BL[2]_15 BL[3]_0 BL[3]_1 BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7
+  BL[3]_8 BL[3]_9 BL[3]_10 BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0
+  D0_1 D0_2 D0_3 D0_4 D0_5 D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14
+  D0_15 D1_0 D1_1 D1_2 D1_3 D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12
+  D1_13 D1_14 D1_15 NBL[0]_0 NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5
+  NBL[0]_6 NBL[0]_7 NBL[0]_8 NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13
+  NBL[0]_14 NBL[0]_15 NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5
+  NBL[1]_6 NBL[1]_7 NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13
+  NBL[1]_14 NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5
+  NBL[2]_6 NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDPE_0
+  VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7 VDDPE_8 VDDPE_9
+  VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC VNWP_0 VNWP_1
+  VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9 VSS_10
+  VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3 WEN0_4
+  WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13 WEN0_14
+  WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7 WEN1_8
+  WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15
** gf12lp_1rw_lg12_w32_bitMEM_SLICE_CAP_RTOP0: 192 flat devices **
XTOP0 BL[0]_0 BL[1]_0 BL[2]_0 BL[3]_0 D0_0 D1_0 NBL[0]_0 NBL[1]_0 NBL[2]_0
+  NBL[3]_0 Q0_0 Q1_0 Q2_0 Q3_0 VNWC VNWC VDDPE_0 VNWC VPW VSS_0 VPW WEN0_0
+  WEN1_0 gf12lp_1rw_lg12_w32_bitCC4_TOP_MB
XTOP1 BL[0]_1 BL[1]_1 BL[2]_1 BL[3]_1 D0_1 D1_1 NBL[0]_1 NBL[1]_1 NBL[2]_1
+  NBL[3]_1 Q0_1 Q1_1 Q2_1 Q3_1 VNWC VNWC VDDPE_1 VNWC VPW VSS_1 VPW WEN0_1
+  WEN1_1 gf12lp_1rw_lg12_w32_bitCC4_TOP_MB
XTOP10 BL[0]_10 BL[1]_10 BL[2]_10 BL[3]_10 D0_10 D1_10 NBL[0]_10 NBL[1]_10
+  NBL[2]_10 NBL[3]_10 Q0_10 Q1_10 Q2_10 Q3_10 VNWC VNWC VDDPE_10 VNWC VPW
+  VSS_10 VPW WEN0_10 WEN1_10 gf12lp_1rw_lg12_w32_bitCC4_TOP_MB
XTOP11 BL[0]_11 BL[1]_11 BL[2]_11 BL[3]_11 D0_11 D1_11 NBL[0]_11 NBL[1]_11
+  NBL[2]_11 NBL[3]_11 Q0_11 Q1_11 Q2_11 Q3_11 VNWC VNWC VDDPE_11 VNWC VPW
+  VSS_11 VPW WEN0_11 WEN1_11 gf12lp_1rw_lg12_w32_bitCC4_TOP_MB
XTOP12 BL[0]_12 BL[1]_12 BL[2]_12 BL[3]_12 D0_12 D1_12 NBL[0]_12 NBL[1]_12
+  NBL[2]_12 NBL[3]_12 Q0_12 Q1_12 Q2_12 Q3_12 VNWC VNWC VDDPE_12 VNWC VPW
+  VSS_12 VPW WEN0_12 WEN1_12 gf12lp_1rw_lg12_w32_bitCC4_TOP_MB
XTOP13 BL[0]_13 BL[1]_13 BL[2]_13 BL[3]_13 D0_13 D1_13 NBL[0]_13 NBL[1]_13
+  NBL[2]_13 NBL[3]_13 Q0_13 Q1_13 Q2_13 Q3_13 VNWC VNWC VDDPE_13 VNWC VPW
+  VSS_13 VPW WEN0_13 WEN1_13 gf12lp_1rw_lg12_w32_bitCC4_TOP_MB
XTOP14 BL[0]_14 BL[1]_14 BL[2]_14 BL[3]_14 D0_14 D1_14 NBL[0]_14 NBL[1]_14
+  NBL[2]_14 NBL[3]_14 Q0_14 Q1_14 Q2_14 Q3_14 VNWC VNWC VDDPE_14 VNWC VPW
+  VSS_14 VPW WEN0_14 WEN1_14 gf12lp_1rw_lg12_w32_bitCC4_TOP_MB
XTOP15 BL[0]_15 BL[1]_15 BL[2]_15 BL[3]_15 D0_15 D1_15 NBL[0]_15 NBL[1]_15
+  NBL[2]_15 NBL[3]_15 Q0_15 Q1_15 Q2_15 Q3_15 VNWC VNWC VDDPE_15 VNWC VPW
+  VSS_15 VPW WEN0_15 WEN1_15 gf12lp_1rw_lg12_w32_bitCC4_TOP_MB
XTOP2 BL[0]_2 BL[1]_2 BL[2]_2 BL[3]_2 D0_2 D1_2 NBL[0]_2 NBL[1]_2 NBL[2]_2
+  NBL[3]_2 Q0_2 Q1_2 Q2_2 Q3_2 VNWC VNWC VDDPE_2 VNWC VPW VSS_2 VPW WEN0_2
+  WEN1_2 gf12lp_1rw_lg12_w32_bitCC4_TOP_MB
XTOP3 BL[0]_3 BL[1]_3 BL[2]_3 BL[3]_3 D0_3 D1_3 NBL[0]_3 NBL[1]_3 NBL[2]_3
+  NBL[3]_3 Q0_3 Q1_3 Q2_3 Q3_3 VNWC VNWC VDDPE_3 VNWC VPW VSS_3 VPW WEN0_3
+  WEN1_3 gf12lp_1rw_lg12_w32_bitCC4_TOP_MB
XTOP4 BL[0]_4 BL[1]_4 BL[2]_4 BL[3]_4 D0_4 D1_4 NBL[0]_4 NBL[1]_4 NBL[2]_4
+  NBL[3]_4 Q0_4 Q1_4 Q2_4 Q3_4 VNWC VNWC VDDPE_4 VNWC VPW VSS_4 VPW WEN0_4
+  WEN1_4 gf12lp_1rw_lg12_w32_bitCC4_TOP_MB
XTOP5 BL[0]_5 BL[1]_5 BL[2]_5 BL[3]_5 D0_5 D1_5 NBL[0]_5 NBL[1]_5 NBL[2]_5
+  NBL[3]_5 Q0_5 Q1_5 Q2_5 Q3_5 VNWC VNWC VDDPE_5 VNWC VPW VSS_5 VPW WEN0_5
+  WEN1_5 gf12lp_1rw_lg12_w32_bitCC4_TOP_MB
XTOP6 BL[0]_6 BL[1]_6 BL[2]_6 BL[3]_6 D0_6 D1_6 NBL[0]_6 NBL[1]_6 NBL[2]_6
+  NBL[3]_6 Q0_6 Q1_6 Q2_6 Q3_6 VNWC VNWC VDDPE_6 VNWC VPW VSS_6 VPW WEN0_6
+  WEN1_6 gf12lp_1rw_lg12_w32_bitCC4_TOP_MB
XTOP7 BL[0]_7 BL[1]_7 BL[2]_7 BL[3]_7 D0_7 D1_7 NBL[0]_7 NBL[1]_7 NBL[2]_7
+  NBL[3]_7 Q0_7 Q1_7 Q2_7 Q3_7 VNWC VNWC VDDPE_7 VNWC VPW VSS_7 VPW WEN0_7
+  WEN1_7 gf12lp_1rw_lg12_w32_bitCC4_TOP_MB
XTOP8 BL[0]_8 BL[1]_8 BL[2]_8 BL[3]_8 D0_8 D1_8 NBL[0]_8 NBL[1]_8 NBL[2]_8
+  NBL[3]_8 Q0_8 Q1_8 Q2_8 Q3_8 VNWC VNWC VDDPE_8 VNWC VPW VSS_8 VPW WEN0_8
+  WEN1_8 gf12lp_1rw_lg12_w32_bitCC4_TOP_MB
XTOP9 BL[0]_9 BL[1]_9 BL[2]_9 BL[3]_9 D0_9 D1_9 NBL[0]_9 NBL[1]_9 NBL[2]_9
+  NBL[3]_9 Q0_9 Q1_9 Q2_9 Q3_9 VNWC VNWC VDDPE_9 VNWC VPW VSS_9 VPW WEN0_9
+  WEN1_9 gf12lp_1rw_lg12_w32_bitCC4_TOP_MB
.ENDS gf12lp_1rw_lg12_w32_bitMEM_SLICE_CAP_RTOP0
****
.SUBCKT gf12lp_1rw_lg12_w32_bitMEM_SLICE_CAP_RBOT0 BL[0]_0 BL[0]_1 BL[0]_2
+  BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7 BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11
+  BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15 BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4
+  BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8 BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13
+  BL[1]_14 BL[1]_15 BL[2]_0 BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6
+  BL[2]_7 BL[2]_8 BL[2]_9 BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14
+  BL[2]_15 BL[3]_0 BL[3]_1 BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7
+  BL[3]_8 BL[3]_9 BL[3]_10 BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0
+  D0_1 D0_2 D0_3 D0_4 D0_5 D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14
+  D0_15 D1_0 D1_1 D1_2 D1_3 D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12
+  D1_13 D1_14 D1_15 NBL[0]_0 NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5
+  NBL[0]_6 NBL[0]_7 NBL[0]_8 NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13
+  NBL[0]_14 NBL[0]_15 NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5
+  NBL[1]_6 NBL[1]_7 NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13
+  NBL[1]_14 NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5
+  NBL[2]_6 NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDPE_0
+  VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7 VDDPE_8 VDDPE_9
+  VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWC VNWP_0 VNWP_1
+  VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9 VSS_10
+  VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3 WEN0_4
+  WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13 WEN0_14
+  WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7 WEN1_8
+  WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15
** gf12lp_1rw_lg12_w32_bitMEM_SLICE_CAP_RBOT0: 192 flat devices **
XBOT0 BL[0]_0 BL[1]_0 BL[2]_0 BL[3]_0 D0_0 D1_0 NBL[0]_0 NBL[1]_0 NBL[2]_0
+  NBL[3]_0 Q0_0 Q1_0 Q2_0 Q3_0 VNWC VNWC VDDPE_0 VNWC VPW VSS_0 VPW WEN0_0
+  WEN1_0 gf12lp_1rw_lg12_w32_bitCC4_BOT_MB
XBOT1 BL[0]_1 BL[1]_1 BL[2]_1 BL[3]_1 D0_1 D1_1 NBL[0]_1 NBL[1]_1 NBL[2]_1
+  NBL[3]_1 Q0_1 Q1_1 Q2_1 Q3_1 VNWC VNWC VDDPE_1 VNWC VPW VSS_1 VPW WEN0_1
+  WEN1_1 gf12lp_1rw_lg12_w32_bitCC4_BOT_MB
XBOT10 BL[0]_10 BL[1]_10 BL[2]_10 BL[3]_10 D0_10 D1_10 NBL[0]_10 NBL[1]_10
+  NBL[2]_10 NBL[3]_10 Q0_10 Q1_10 Q2_10 Q3_10 VNWC VNWC VDDPE_10 VNWC VPW
+  VSS_10 VPW WEN0_10 WEN1_10 gf12lp_1rw_lg12_w32_bitCC4_BOT_MB
XBOT11 BL[0]_11 BL[1]_11 BL[2]_11 BL[3]_11 D0_11 D1_11 NBL[0]_11 NBL[1]_11
+  NBL[2]_11 NBL[3]_11 Q0_11 Q1_11 Q2_11 Q3_11 VNWC VNWC VDDPE_11 VNWC VPW
+  VSS_11 VPW WEN0_11 WEN1_11 gf12lp_1rw_lg12_w32_bitCC4_BOT_MB
XBOT12 BL[0]_12 BL[1]_12 BL[2]_12 BL[3]_12 D0_12 D1_12 NBL[0]_12 NBL[1]_12
+  NBL[2]_12 NBL[3]_12 Q0_12 Q1_12 Q2_12 Q3_12 VNWC VNWC VDDPE_12 VNWC VPW
+  VSS_12 VPW WEN0_12 WEN1_12 gf12lp_1rw_lg12_w32_bitCC4_BOT_MB
XBOT13 BL[0]_13 BL[1]_13 BL[2]_13 BL[3]_13 D0_13 D1_13 NBL[0]_13 NBL[1]_13
+  NBL[2]_13 NBL[3]_13 Q0_13 Q1_13 Q2_13 Q3_13 VNWC VNWC VDDPE_13 VNWC VPW
+  VSS_13 VPW WEN0_13 WEN1_13 gf12lp_1rw_lg12_w32_bitCC4_BOT_MB
XBOT14 BL[0]_14 BL[1]_14 BL[2]_14 BL[3]_14 D0_14 D1_14 NBL[0]_14 NBL[1]_14
+  NBL[2]_14 NBL[3]_14 Q0_14 Q1_14 Q2_14 Q3_14 VNWC VNWC VDDPE_14 VNWC VPW
+  VSS_14 VPW WEN0_14 WEN1_14 gf12lp_1rw_lg12_w32_bitCC4_BOT_MB
XBOT15 BL[0]_15 BL[1]_15 BL[2]_15 BL[3]_15 D0_15 D1_15 NBL[0]_15 NBL[1]_15
+  NBL[2]_15 NBL[3]_15 Q0_15 Q1_15 Q2_15 Q3_15 VNWC VNWC VDDPE_15 VNWC VPW
+  VSS_15 VPW WEN0_15 WEN1_15 gf12lp_1rw_lg12_w32_bitCC4_BOT_MB
XBOT2 BL[0]_2 BL[1]_2 BL[2]_2 BL[3]_2 D0_2 D1_2 NBL[0]_2 NBL[1]_2 NBL[2]_2
+  NBL[3]_2 Q0_2 Q1_2 Q2_2 Q3_2 VNWC VNWC VDDPE_2 VNWC VPW VSS_2 VPW WEN0_2
+  WEN1_2 gf12lp_1rw_lg12_w32_bitCC4_BOT_MB
XBOT3 BL[0]_3 BL[1]_3 BL[2]_3 BL[3]_3 D0_3 D1_3 NBL[0]_3 NBL[1]_3 NBL[2]_3
+  NBL[3]_3 Q0_3 Q1_3 Q2_3 Q3_3 VNWC VNWC VDDPE_3 VNWC VPW VSS_3 VPW WEN0_3
+  WEN1_3 gf12lp_1rw_lg12_w32_bitCC4_BOT_MB
XBOT4 BL[0]_4 BL[1]_4 BL[2]_4 BL[3]_4 D0_4 D1_4 NBL[0]_4 NBL[1]_4 NBL[2]_4
+  NBL[3]_4 Q0_4 Q1_4 Q2_4 Q3_4 VNWC VNWC VDDPE_4 VNWC VPW VSS_4 VPW WEN0_4
+  WEN1_4 gf12lp_1rw_lg12_w32_bitCC4_BOT_MB
XBOT5 BL[0]_5 BL[1]_5 BL[2]_5 BL[3]_5 D0_5 D1_5 NBL[0]_5 NBL[1]_5 NBL[2]_5
+  NBL[3]_5 Q0_5 Q1_5 Q2_5 Q3_5 VNWC VNWC VDDPE_5 VNWC VPW VSS_5 VPW WEN0_5
+  WEN1_5 gf12lp_1rw_lg12_w32_bitCC4_BOT_MB
XBOT6 BL[0]_6 BL[1]_6 BL[2]_6 BL[3]_6 D0_6 D1_6 NBL[0]_6 NBL[1]_6 NBL[2]_6
+  NBL[3]_6 Q0_6 Q1_6 Q2_6 Q3_6 VNWC VNWC VDDPE_6 VNWC VPW VSS_6 VPW WEN0_6
+  WEN1_6 gf12lp_1rw_lg12_w32_bitCC4_BOT_MB
XBOT7 BL[0]_7 BL[1]_7 BL[2]_7 BL[3]_7 D0_7 D1_7 NBL[0]_7 NBL[1]_7 NBL[2]_7
+  NBL[3]_7 Q0_7 Q1_7 Q2_7 Q3_7 VNWC VNWC VDDPE_7 VNWC VPW VSS_7 VPW WEN0_7
+  WEN1_7 gf12lp_1rw_lg12_w32_bitCC4_BOT_MB
XBOT8 BL[0]_8 BL[1]_8 BL[2]_8 BL[3]_8 D0_8 D1_8 NBL[0]_8 NBL[1]_8 NBL[2]_8
+  NBL[3]_8 Q0_8 Q1_8 Q2_8 Q3_8 VNWC VNWC VDDPE_8 VNWC VPW VSS_8 VPW WEN0_8
+  WEN1_8 gf12lp_1rw_lg12_w32_bitCC4_BOT_MB
XBOT9 BL[0]_9 BL[1]_9 BL[2]_9 BL[3]_9 D0_9 D1_9 NBL[0]_9 NBL[1]_9 NBL[2]_9
+  NBL[3]_9 Q0_9 Q1_9 Q2_9 Q3_9 VNWC VNWC VDDPE_9 VNWC VPW VSS_9 VPW WEN0_9
+  WEN1_9 gf12lp_1rw_lg12_w32_bitCC4_BOT_MB
.ENDS gf12lp_1rw_lg12_w32_bitMEM_SLICE_CAP_RBOT0
****
.SUBCKT gf12lp_1rw_lg12_w32_bitMEM_2X4R_TOP_ROW0 BL[0]_0 BL[0]_1 BL[0]_2
+  BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7 BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11
+  BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15 BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4
+  BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8 BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13
+  BL[1]_14 BL[1]_15 BL[2]_0 BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6
+  BL[2]_7 BL[2]_8 BL[2]_9 BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14
+  BL[2]_15 BL[3]_0 BL[3]_1 BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7
+  BL[3]_8 BL[3]_9 BL[3]_10 BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0
+  D0_1 D0_2 D0_3 D0_4 D0_5 D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14
+  D0_15 D1_0 D1_1 D1_2 D1_3 D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12
+  D1_13 D1_14 D1_15 NBL[0]_0 NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5
+  NBL[0]_6 NBL[0]_7 NBL[0]_8 NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13
+  NBL[0]_14 NBL[0]_15 NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5
+  NBL[1]_6 NBL[1]_7 NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13
+  NBL[1]_14 NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5
+  NBL[2]_6 NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC0_0
+  VDDC0_1 VDDC0_2 VDDC0_3 VDDC0_4 VDDC0_5 VDDC0_6 VDDC0_7 VDDC0_8 VDDC0_9
+  VDDC0_10 VDDC0_11 VDDC0_12 VDDC0_13 VDDC0_14 VDDC0_15 VDDC1_0 VDDC1_1
+  VDDC1_2 VDDC1_3 VDDC1_4 VDDC1_5 VDDC1_6 VDDC1_7 VDDC1_8 VDDC1_9 VDDC1_10
+  VDDC1_11 VDDC1_12 VDDC1_13 VDDC1_14 VDDC1_15 VDDC2_0 VDDC2_1 VDDC2_2
+  VDDC2_3 VDDC2_4 VDDC2_5 VDDC2_6 VDDC2_7 VDDC2_8 VDDC2_9 VDDC2_10 VDDC2_11
+  VDDC2_12 VDDC2_13 VDDC2_14 VDDC2_15 VDDC3_0 VDDC3_1 VDDC3_2 VDDC3_3 VDDC3_4
+  VDDC3_5 VDDC3_6 VDDC3_7 VDDC3_8 VDDC3_9 VDDC3_10 VDDC3_11 VDDC3_12 VDDC3_13
+  VDDC3_14 VDDC3_15 VDDCE_0 VDDCE_1 VDDCE_2 VDDCE_3 VDDCE_4 VDDCE_5 VDDCE_6
+  VDDCE_7 VDDCE_8 VDDCE_9 VDDCE_10 VDDCE_11 VDDCE_12 VDDCE_13 VDDCE_14
+  VDDCE_15 VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15
+  VNWC_0 VNWC_1 VNWC_2 VNWC_3 VNWC_4 VNWC_5 VNWC_6 VNWC_7 VNWC_8 VNWC_9
+  VNWC_10 VNWC_11 VNWC_12 VNWC_13 VNWC_14 VNWC_15 VNWC_16 VNWC_17 VNWP_0
+  VNWP_1 VPW_0 VPW_1 VPW_2 VPW_3 VPW_4 VPW_5 VPW_6 VPW_7 VPW_8 VPW_9 VPW_10
+  VPW_11 VPW_12 VPW_13 VPW_14 VPW_15 VPW_16 VSS_0 VSS_1 VSS_2 VSS_3 VSS_4
+  VSS_5 VSS_6 VSS_7 VSS_8 VSS_9 VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15
+  WEN0_0 WEN0_1 WEN0_2 WEN0_3 WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9
+  WEN0_10 WEN0_11 WEN0_12 WEN0_13 WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3
+  WEN1_4 WEN1_5 WEN1_6 WEN1_7 WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13
+  WEN1_14 WEN1_15 WL[0] WL[1]
** gf12lp_1rw_lg12_w32_bitMEM_2X4R_TOP_ROW0: 772 flat devices **
XMEM_R_COL_1 BL[0]_1 BL[1]_1 BL[2]_1 BL[3]_1 CORED00_48 CORED01_50 CORED10_52
+  CORED11_54 CORED20_56 CORED21_58 CORED30_60 CORED31_62 D0_1 D1_1 WL[0]
+  WL[1] NBL[0]_1 NBL[1]_1 NBL[2]_1 NBL[3]_1 NCORED00_64 NCORED01_66
+  NCORED10_68 NCORED11_70 NCORED20_72 NCORED21_74 NCORED30_76 NCORED31_78
+  Q0_1 Q1_1 Q2_1 Q3_1 VDDC0_1 VDDC1_1 VDDC2_1 VDDC3_1 VDDCE_1 VDDPE_1 VNWC_2
+  VPW_2 VSS_1 VPW_0 WEN0_1 WEN1_1 WL[0] WL[1] gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_R_COL_10 BL[0]_10 BL[1]_10 BL[2]_10 BL[3]_10 CORED00_336 CORED01_338
+  CORED10_340 CORED11_342 CORED20_344 CORED21_346 CORED30_348 CORED31_350
+  D0_10 D1_10 WL[0] WL[1] NBL[0]_10 NBL[1]_10 NBL[2]_10 NBL[3]_10
+  NCORED00_352 NCORED01_354 NCORED10_356 NCORED11_358 NCORED20_360
+  NCORED21_362 NCORED30_364 NCORED31_366 Q0_10 Q1_10 Q2_10 Q3_10 VDDC0_10
+  VDDC1_10 VDDC2_10 VDDC3_10 VDDCE_10 VDDPE_10 VNWC_11 VPW_11 VSS_10 VPW_0
+  WEN0_10 WEN1_10 WL[0] WL[1] gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_R_COL_11 BL[0]_11 BL[1]_11 BL[2]_11 BL[3]_11 CORED00_368 CORED01_370
+  CORED10_372 CORED11_374 CORED20_376 CORED21_378 CORED30_380 CORED31_382
+  D0_11 D1_11 WL[0] WL[1] NBL[0]_11 NBL[1]_11 NBL[2]_11 NBL[3]_11
+  NCORED00_384 NCORED01_386 NCORED10_388 NCORED11_390 NCORED20_392
+  NCORED21_394 NCORED30_396 NCORED31_398 Q0_11 Q1_11 Q2_11 Q3_11 VDDC0_11
+  VDDC1_11 VDDC2_11 VDDC3_11 VDDCE_11 VDDPE_11 VNWC_12 VPW_12 VSS_11 VPW_0
+  WEN0_11 WEN1_11 WL[0] WL[1] gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_R_COL_12 BL[0]_12 BL[1]_12 BL[2]_12 BL[3]_12 CORED00_400 CORED01_402
+  CORED10_404 CORED11_406 CORED20_408 CORED21_410 CORED30_412 CORED31_414
+  D0_12 D1_12 WL[0] WL[1] NBL[0]_12 NBL[1]_12 NBL[2]_12 NBL[3]_12
+  NCORED00_416 NCORED01_418 NCORED10_420 NCORED11_422 NCORED20_424
+  NCORED21_426 NCORED30_428 NCORED31_430 Q0_12 Q1_12 Q2_12 Q3_12 VDDC0_12
+  VDDC1_12 VDDC2_12 VDDC3_12 VDDCE_12 VDDPE_12 VNWC_13 VPW_13 VSS_12 VPW_0
+  WEN0_12 WEN1_12 WL[0] WL[1] gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_R_COL_13 BL[0]_13 BL[1]_13 BL[2]_13 BL[3]_13 CORED00_432 CORED01_434
+  CORED10_436 CORED11_438 CORED20_440 CORED21_442 CORED30_444 CORED31_446
+  D0_13 D1_13 WL[0] WL[1] NBL[0]_13 NBL[1]_13 NBL[2]_13 NBL[3]_13
+  NCORED00_448 NCORED01_450 NCORED10_452 NCORED11_454 NCORED20_456
+  NCORED21_458 NCORED30_460 NCORED31_462 Q0_13 Q1_13 Q2_13 Q3_13 VDDC0_13
+  VDDC1_13 VDDC2_13 VDDC3_13 VDDCE_13 VDDPE_13 VNWC_14 VPW_14 VSS_13 VPW_0
+  WEN0_13 WEN1_13 WL[0] WL[1] gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_R_COL_14 BL[0]_14 BL[1]_14 BL[2]_14 BL[3]_14 CORED00_464 CORED01_466
+  CORED10_468 CORED11_470 CORED20_472 CORED21_474 CORED30_476 CORED31_478
+  D0_14 D1_14 WL[0] WL[1] NBL[0]_14 NBL[1]_14 NBL[2]_14 NBL[3]_14
+  NCORED00_480 NCORED01_482 NCORED10_484 NCORED11_486 NCORED20_488
+  NCORED21_490 NCORED30_492 NCORED31_494 Q0_14 Q1_14 Q2_14 Q3_14 VDDC0_14
+  VDDC1_14 VDDC2_14 VDDC3_14 VDDCE_14 VDDPE_14 VNWC_15 VPW_15 VSS_14 VPW_0
+  WEN0_14 WEN1_14 WL[0] WL[1] gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_R_COL_2 BL[0]_2 BL[1]_2 BL[2]_2 BL[3]_2 CORED00_80 CORED01_82 CORED10_84
+  CORED11_86 CORED20_88 CORED21_90 CORED30_92 CORED31_94 D0_2 D1_2 WL[0]
+  WL[1] NBL[0]_2 NBL[1]_2 NBL[2]_2 NBL[3]_2 NCORED00_96 NCORED01_98
+  NCORED10_100 NCORED11_102 NCORED20_104 NCORED21_106 NCORED30_108
+  NCORED31_110 Q0_2 Q1_2 Q2_2 Q3_2 VDDC0_2 VDDC1_2 VDDC2_2 VDDC3_2 VDDCE_2
+  VDDPE_2 VNWC_3 VPW_3 VSS_2 VPW_0 WEN0_2 WEN1_2 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_R_COL_3 BL[0]_3 BL[1]_3 BL[2]_3 BL[3]_3 CORED00_112 CORED01_114
+  CORED10_116 CORED11_118 CORED20_120 CORED21_122 CORED30_124 CORED31_126
+  D0_3 D1_3 WL[0] WL[1] NBL[0]_3 NBL[1]_3 NBL[2]_3 NBL[3]_3 NCORED00_128
+  NCORED01_130 NCORED10_132 NCORED11_134 NCORED20_136 NCORED21_138
+  NCORED30_140 NCORED31_142 Q0_3 Q1_3 Q2_3 Q3_3 VDDC0_3 VDDC1_3 VDDC2_3
+  VDDC3_3 VDDCE_3 VDDPE_3 VNWC_4 VPW_4 VSS_3 VPW_0 WEN0_3 WEN1_3 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_R_COL_4 BL[0]_4 BL[1]_4 BL[2]_4 BL[3]_4 CORED00_144 CORED01_146
+  CORED10_148 CORED11_150 CORED20_152 CORED21_154 CORED30_156 CORED31_158
+  D0_4 D1_4 WL[0] WL[1] NBL[0]_4 NBL[1]_4 NBL[2]_4 NBL[3]_4 NCORED00_160
+  NCORED01_162 NCORED10_164 NCORED11_166 NCORED20_168 NCORED21_170
+  NCORED30_172 NCORED31_174 Q0_4 Q1_4 Q2_4 Q3_4 VDDC0_4 VDDC1_4 VDDC2_4
+  VDDC3_4 VDDCE_4 VDDPE_4 VNWC_5 VPW_5 VSS_4 VPW_0 WEN0_4 WEN1_4 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_R_COL_5 BL[0]_5 BL[1]_5 BL[2]_5 BL[3]_5 CORED00_176 CORED01_178
+  CORED10_180 CORED11_182 CORED20_184 CORED21_186 CORED30_188 CORED31_190
+  D0_5 D1_5 WL[0] WL[1] NBL[0]_5 NBL[1]_5 NBL[2]_5 NBL[3]_5 NCORED00_192
+  NCORED01_194 NCORED10_196 NCORED11_198 NCORED20_200 NCORED21_202
+  NCORED30_204 NCORED31_206 Q0_5 Q1_5 Q2_5 Q3_5 VDDC0_5 VDDC1_5 VDDC2_5
+  VDDC3_5 VDDCE_5 VDDPE_5 VNWC_6 VPW_6 VSS_5 VPW_0 WEN0_5 WEN1_5 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_R_COL_6 BL[0]_6 BL[1]_6 BL[2]_6 BL[3]_6 CORED00_208 CORED01_210
+  CORED10_212 CORED11_214 CORED20_216 CORED21_218 CORED30_220 CORED31_222
+  D0_6 D1_6 WL[0] WL[1] NBL[0]_6 NBL[1]_6 NBL[2]_6 NBL[3]_6 NCORED00_224
+  NCORED01_226 NCORED10_228 NCORED11_230 NCORED20_232 NCORED21_234
+  NCORED30_236 NCORED31_238 Q0_6 Q1_6 Q2_6 Q3_6 VDDC0_6 VDDC1_6 VDDC2_6
+  VDDC3_6 VDDCE_6 VDDPE_6 VNWC_7 VPW_7 VSS_6 VPW_0 WEN0_6 WEN1_6 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_R_COL_7 BL[0]_7 BL[1]_7 BL[2]_7 BL[3]_7 CORED00_240 CORED01_242
+  CORED10_244 CORED11_246 CORED20_248 CORED21_250 CORED30_252 CORED31_254
+  D0_7 D1_7 WL[0] WL[1] NBL[0]_7 NBL[1]_7 NBL[2]_7 NBL[3]_7 NCORED00_256
+  NCORED01_258 NCORED10_260 NCORED11_262 NCORED20_264 NCORED21_266
+  NCORED30_268 NCORED31_270 Q0_7 Q1_7 Q2_7 Q3_7 VDDC0_7 VDDC1_7 VDDC2_7
+  VDDC3_7 VDDCE_7 VDDPE_7 VNWC_8 VPW_8 VSS_7 VPW_0 WEN0_7 WEN1_7 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_R_COL_8 BL[0]_8 BL[1]_8 BL[2]_8 BL[3]_8 CORED00_272 CORED01_274
+  CORED10_276 CORED11_278 CORED20_280 CORED21_282 CORED30_284 CORED31_286
+  D0_8 D1_8 WL[0] WL[1] NBL[0]_8 NBL[1]_8 NBL[2]_8 NBL[3]_8 NCORED00_288
+  NCORED01_290 NCORED10_292 NCORED11_294 NCORED20_296 NCORED21_298
+  NCORED30_300 NCORED31_302 Q0_8 Q1_8 Q2_8 Q3_8 VDDC0_8 VDDC1_8 VDDC2_8
+  VDDC3_8 VDDCE_8 VDDPE_8 VNWC_9 VPW_9 VSS_8 VPW_0 WEN0_8 WEN1_8 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_R_COL_9 BL[0]_9 BL[1]_9 BL[2]_9 BL[3]_9 CORED00_304 CORED01_306
+  CORED10_308 CORED11_310 CORED20_312 CORED21_314 CORED30_316 CORED31_318
+  D0_9 D1_9 WL[0] WL[1] NBL[0]_9 NBL[1]_9 NBL[2]_9 NBL[3]_9 NCORED00_320
+  NCORED01_322 NCORED10_324 NCORED11_326 NCORED20_328 NCORED21_330
+  NCORED30_332 NCORED31_334 Q0_9 Q1_9 Q2_9 Q3_9 VDDC0_9 VDDC1_9 VDDC2_9
+  VDDC3_9 VDDCE_9 VDDPE_9 VNWC_10 VPW_10 VSS_9 VPW_0 WEN0_9 WEN1_9 WL[0]
+  WL[1] gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_R_COL_EDGEL VNWC_0 VNWP_0 VPW_0 VPW_0 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4WD_EDG
XMEM_R_COL_EDGER VNWC_17 VNWP_1 VPW_0 VPW_0 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_EDG
XMEM_R_COL_TOP_L BL[0]_0 BL[1]_0 BL[2]_0 BL[3]_0 CORED00 CORED01 CORED10
+  CORED11 CORED20 CORED21 CORED30 CORED31 D0_0 D1_0 WL[0] WL[1] NBL[0]_0
+  NBL[1]_0 NBL[2]_0 NBL[3]_0 NCORED00 NCORED01 NCORED10 NCORED11 NCORED20
+  NCORED21 NCORED30 NCORED31 Q0_0 Q1_0 Q2_0 Q3_0 VDDC0_0 VDDC1_0 VDDC2_0
+  VDDC3_0 VDDCE_0 VDDPE_0 VNWC_1 VPW_1 VSS_0 VPW_0 WEN0_0 WEN1_0 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_MB
XMEM_R_COL_TOP_R BL[0]_15 BL[1]_15 BL[2]_15 BL[3]_15 CORED00_16 CORED01_18
+  CORED10_20 CORED11_22 CORED20_24 CORED21_26 CORED30_28 CORED31_30 D0_15
+  D1_15 WL[0] WL[1] NBL[0]_15 NBL[1]_15 NBL[2]_15 NBL[3]_15 NCORED00_32
+  NCORED01_34 NCORED10_36 NCORED11_38 NCORED20_40 NCORED21_42 NCORED30_44
+  NCORED31_46 Q0_15 Q1_15 Q2_15 Q3_15 VDDC0_15 VDDC1_15 VDDC2_15 VDDC3_15
+  VDDCE_15 VDDPE_15 VNWC_16 VPW_16 VSS_15 VPW_0 WEN0_15 WEN1_15 WL[0] WL[1]
+  gf12lp_1rw_lg12_w32_bitCC4_MB
.ENDS gf12lp_1rw_lg12_w32_bitMEM_2X4R_TOP_ROW0
****
.SUBCKT gf12lp_1rw_lg12_w32_bitMEMCORE_R1280 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3
+  BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7 BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12
+  BL[0]_13 BL[0]_14 BL[0]_15 BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5
+  BL[1]_6 BL[1]_7 BL[1]_8 BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13
+  BL[1]_14 BL[1]_15 BL[2]_0 BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6
+  BL[2]_7 BL[2]_8 BL[2]_9 BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14
+  BL[2]_15 BL[3]_0 BL[3]_1 BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7
+  BL[3]_8 BL[3]_9 BL[3]_10 BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0
+  D0_1 D0_2 D0_3 D0_4 D0_5 D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14
+  D0_15 D1_0 D1_1 D1_2 D1_3 D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12
+  D1_13 D1_14 D1_15 NBL[0]_0 NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5
+  NBL[0]_6 NBL[0]_7 NBL[0]_8 NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13
+  NBL[0]_14 NBL[0]_15 NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5
+  NBL[1]_6 NBL[1]_7 NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13
+  NBL[1]_14 NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5
+  NBL[2]_6 NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDPE_0
+  VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7 VDDPE_8 VDDPE_9
+  VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VNWP_0 VNWP_1 VPW
+  VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9 VSS_10 VSS_11
+  VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3 WEN0_4 WEN0_5
+  WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13 WEN0_14 WEN0_15
+  WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7 WEN1_8 WEN1_9
+  WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_0 WL[0]_1 WL[0]_2
+  WL[0]_3 WL[0]_4 WL[0]_5 WL[0]_6 WL[0]_7 WL[0]_8 WL[0]_9 WL[0]_10 WL[0]_11
+  WL[0]_12 WL[0]_13 WL[0]_14 WL[0]_15 WL[0]_16 WL[0]_17 WL[0]_18 WL[0]_19
+  WL[0]_20 WL[0]_21 WL[0]_22 WL[0]_23 WL[0]_24 WL[0]_25 WL[0]_26 WL[0]_27
+  WL[0]_28 WL[0]_29 WL[0]_30 WL[0]_31 WL[0]_32 WL[0]_33 WL[0]_34 WL[0]_35
+  WL[0]_36 WL[0]_37 WL[0]_38 WL[0]_39 WL[0]_40 WL[0]_41 WL[0]_42 WL[0]_43
+  WL[0]_44 WL[0]_45 WL[0]_46 WL[0]_47 WL[0]_48 WL[0]_49 WL[0]_50 WL[0]_51
+  WL[0]_52 WL[0]_53 WL[0]_54 WL[0]_55 WL[0]_56 WL[0]_57 WL[0]_58 WL[0]_59
+  WL[0]_60 WL[0]_61 WL[0]_62 WL[0]_63 WL[0]_64 WL[0]_65 WL[0]_66 WL[0]_67
+  WL[0]_68 WL[0]_69 WL[0]_70 WL[0]_71 WL[0]_72 WL[0]_73 WL[0]_74 WL[0]_75
+  WL[0]_76 WL[0]_77 WL[0]_78 WL[0]_79 WL[0]_80 WL[0]_81 WL[0]_82 WL[0]_83
+  WL[0]_84 WL[0]_85 WL[0]_86 WL[0]_87 WL[0]_88 WL[0]_89 WL[0]_90 WL[0]_91
+  WL[0]_92 WL[0]_93 WL[0]_94 WL[0]_95 WL[0]_96 WL[0]_97 WL[0]_98 WL[0]_99
+  WL[0]_100 WL[0]_101 WL[0]_102 WL[0]_103 WL[0]_104 WL[0]_105 WL[0]_106
+  WL[0]_107 WL[0]_108 WL[0]_109 WL[0]_110 WL[0]_111 WL[0]_112 WL[0]_113
+  WL[0]_114 WL[0]_115 WL[0]_116 WL[0]_117 WL[0]_118 WL[0]_119 WL[0]_120
+  WL[0]_121 WL[0]_122 WL[0]_123 WL[0]_124 WL[0]_125 WL[0]_126 WL[0]_127
+  WL[1]_0 WL[1]_1 WL[1]_2 WL[1]_3 WL[1]_4 WL[1]_5 WL[1]_6 WL[1]_7 WL[1]_8
+  WL[1]_9 WL[1]_10 WL[1]_11 WL[1]_12 WL[1]_13 WL[1]_14 WL[1]_15 WL[1]_16
+  WL[1]_17 WL[1]_18 WL[1]_19 WL[1]_20 WL[1]_21 WL[1]_22 WL[1]_23 WL[1]_24
+  WL[1]_25 WL[1]_26 WL[1]_27 WL[1]_28 WL[1]_29 WL[1]_30 WL[1]_31 WL[1]_32
+  WL[1]_33 WL[1]_34 WL[1]_35 WL[1]_36 WL[1]_37 WL[1]_38 WL[1]_39 WL[1]_40
+  WL[1]_41 WL[1]_42 WL[1]_43 WL[1]_44 WL[1]_45 WL[1]_46 WL[1]_47 WL[1]_48
+  WL[1]_49 WL[1]_50 WL[1]_51 WL[1]_52 WL[1]_53 WL[1]_54 WL[1]_55 WL[1]_56
+  WL[1]_57 WL[1]_58 WL[1]_59 WL[1]_60 WL[1]_61 WL[1]_62 WL[1]_63 WL[1]_64
+  WL[1]_65 WL[1]_66 WL[1]_67 WL[1]_68 WL[1]_69 WL[1]_70 WL[1]_71 WL[1]_72
+  WL[1]_73 WL[1]_74 WL[1]_75 WL[1]_76 WL[1]_77 WL[1]_78 WL[1]_79 WL[1]_80
+  WL[1]_81 WL[1]_82 WL[1]_83 WL[1]_84 WL[1]_85 WL[1]_86 WL[1]_87 WL[1]_88
+  WL[1]_89 WL[1]_90 WL[1]_91 WL[1]_92 WL[1]_93 WL[1]_94 WL[1]_95 WL[1]_96
+  WL[1]_97 WL[1]_98 WL[1]_99 WL[1]_100 WL[1]_101 WL[1]_102 WL[1]_103
+  WL[1]_104 WL[1]_105 WL[1]_106 WL[1]_107 WL[1]_108 WL[1]_109 WL[1]_110
+  WL[1]_111 WL[1]_112 WL[1]_113 WL[1]_114 WL[1]_115 WL[1]_116 WL[1]_117
+  WL[1]_118 WL[1]_119 WL[1]_120 WL[1]_121 WL[1]_122 WL[1]_123 WL[1]_124
+  WL[1]_125 WL[1]_126 WL[1]_127
** gf12lp_1rw_lg12_w32_bitMEMCORE_R1280: 99200 flat devices **
XMEM_R100100 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_100
+  WL[1]_100 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R1010 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_10
+  WL[1]_10 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R101101 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_101
+  WL[1]_101 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R102102 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_102
+  WL[1]_102 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R103103 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_103
+  WL[1]_103 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R104104 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_104
+  WL[1]_104 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R105105 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_105
+  WL[1]_105 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R106106 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_106
+  WL[1]_106 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R107107 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_107
+  WL[1]_107 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R108108 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_108
+  WL[1]_108 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R109109 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_109
+  WL[1]_109 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R11 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_1
+  WL[1]_1 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R110110 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_110
+  WL[1]_110 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R1111 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_11
+  WL[1]_11 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R111111 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_111
+  WL[1]_111 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R112112 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_112
+  WL[1]_112 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R113113 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_113
+  WL[1]_113 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R114114 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_114
+  WL[1]_114 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R115115 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_115
+  WL[1]_115 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R116116 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_116
+  WL[1]_116 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R117117 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_117
+  WL[1]_117 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R118118 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_118
+  WL[1]_118 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R119119 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_119
+  WL[1]_119 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R120120 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_120
+  WL[1]_120 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R121121 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_121
+  WL[1]_121 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R1212 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_12
+  WL[1]_12 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R122122 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_122
+  WL[1]_122 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R123123 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_123
+  WL[1]_123 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R124124 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_124
+  WL[1]_124 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R125125 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_125
+  WL[1]_125 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R126126 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_126
+  WL[1]_126 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R1313 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_13
+  WL[1]_13 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R1414 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_14
+  WL[1]_14 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R1515 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_15
+  WL[1]_15 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R1616 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_16
+  WL[1]_16 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R1717 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_17
+  WL[1]_17 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R1818 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_18
+  WL[1]_18 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R1919 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_19
+  WL[1]_19 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R2020 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_20
+  WL[1]_20 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R2121 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_21
+  WL[1]_21 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R22 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_2
+  WL[1]_2 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R2222 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_22
+  WL[1]_22 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R2323 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_23
+  WL[1]_23 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R2424 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_24
+  WL[1]_24 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R2525 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_25
+  WL[1]_25 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R2626 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_26
+  WL[1]_26 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R2727 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_27
+  WL[1]_27 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R2828 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_28
+  WL[1]_28 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R2929 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_29
+  WL[1]_29 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R3030 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_30
+  WL[1]_30 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R3131 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_31
+  WL[1]_31 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R3232 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_32
+  WL[1]_32 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R33 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_3
+  WL[1]_3 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R3333 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_33
+  WL[1]_33 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R3434 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_34
+  WL[1]_34 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R3535 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_35
+  WL[1]_35 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R3636 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_36
+  WL[1]_36 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R3737 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_37
+  WL[1]_37 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R3838 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_38
+  WL[1]_38 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R3939 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_39
+  WL[1]_39 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R4040 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_40
+  WL[1]_40 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R4141 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_41
+  WL[1]_41 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R4242 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_42
+  WL[1]_42 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R4343 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_43
+  WL[1]_43 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R44 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_4
+  WL[1]_4 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R4444 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_44
+  WL[1]_44 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R4545 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_45
+  WL[1]_45 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R4646 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_46
+  WL[1]_46 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R4747 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_47
+  WL[1]_47 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R4848 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_48
+  WL[1]_48 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R4949 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_49
+  WL[1]_49 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R5050 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_50
+  WL[1]_50 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R5151 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_51
+  WL[1]_51 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R5252 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_52
+  WL[1]_52 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R5353 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_53
+  WL[1]_53 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R5454 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_54
+  WL[1]_54 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R55 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_5
+  WL[1]_5 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R5555 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_55
+  WL[1]_55 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R5656 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_56
+  WL[1]_56 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R5757 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_57
+  WL[1]_57 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R5858 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_58
+  WL[1]_58 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R5959 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_59
+  WL[1]_59 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R6060 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_60
+  WL[1]_60 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R6161 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_61
+  WL[1]_61 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R6262 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_62
+  WL[1]_62 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R6363 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_63
+  WL[1]_63 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R6464 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_64
+  WL[1]_64 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R6565 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_65
+  WL[1]_65 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R66 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_6
+  WL[1]_6 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R6666 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_66
+  WL[1]_66 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R6767 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_67
+  WL[1]_67 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R6868 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_68
+  WL[1]_68 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R6969 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_69
+  WL[1]_69 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R7070 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_70
+  WL[1]_70 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R7171 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_71
+  WL[1]_71 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R7272 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_72
+  WL[1]_72 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R7373 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_73
+  WL[1]_73 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R7474 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_74
+  WL[1]_74 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R7575 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_75
+  WL[1]_75 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R7676 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_76
+  WL[1]_76 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R77 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_7
+  WL[1]_7 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R7777 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_77
+  WL[1]_77 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R7878 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_78
+  WL[1]_78 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R7979 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_79
+  WL[1]_79 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R8080 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_80
+  WL[1]_80 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R8181 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_81
+  WL[1]_81 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R8282 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_82
+  WL[1]_82 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R8383 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_83
+  WL[1]_83 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R8484 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_84
+  WL[1]_84 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R8585 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_85
+  WL[1]_85 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R8686 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_86
+  WL[1]_86 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R8787 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_87
+  WL[1]_87 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R88 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_8
+  WL[1]_8 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R8888 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_88
+  WL[1]_88 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R8989 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_89
+  WL[1]_89 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R9090 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_90
+  WL[1]_90 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R9191 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_91
+  WL[1]_91 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R9292 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_92
+  WL[1]_92 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R9393 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_93
+  WL[1]_93 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R9494 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_94
+  WL[1]_94 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R9595 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_95
+  WL[1]_95 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R9696 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_96
+  WL[1]_96 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R9797 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_97
+  WL[1]_97 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R9898 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_98
+  WL[1]_98 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R99 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_9
+  WL[1]_9 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R9999 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_99
+  WL[1]_99 gf12lp_1rw_lg12_w32_bitMEM_2X4R_ROW0
XMEM_R_ROW_BOT BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_0
+  WL[1]_0 gf12lp_1rw_lg12_w32_bitMEM_2X4R_BOT_ROW0
XMEM_R_ROW_BOTCAP BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6
+  BL[0]_7 BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14
+  BL[0]_15 BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7
+  BL[1]_8 BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15
+  BL[2]_0 BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8
+  BL[2]_9 BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0
+  BL[3]_1 BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9
+  BL[3]_10 BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3
+  D0_4 D0_5 D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1
+  D1_2 D1_3 D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15
+  NBL[0]_0 NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7
+  NBL[0]_8 NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14
+  NBL[0]_15 NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6
+  NBL[1]_7 NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13
+  NBL[1]_14 NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5
+  NBL[2]_6 NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDPE_0
+  VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7 VDDPE_8 VDDPE_9
+  VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC VNWP_0 VNWP_1
+  VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9 VSS_10
+  VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3 WEN0_4
+  WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13 WEN0_14
+  WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7 WEN1_8
+  WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15
+  gf12lp_1rw_lg12_w32_bitMEM_SLICE_CAP_RBOT0
XMEM_R_ROW_TOP BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VNWP_0 VNWP_1 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9
+  VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7
+  WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_127
+  WL[1]_127 gf12lp_1rw_lg12_w32_bitMEM_2X4R_TOP_ROW0
XMEM_R_ROW_TOPCAP BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6
+  BL[0]_7 BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14
+  BL[0]_15 BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7
+  BL[1]_8 BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15
+  BL[2]_0 BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8
+  BL[2]_9 BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0
+  BL[3]_1 BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9
+  BL[3]_10 BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3
+  D0_4 D0_5 D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1
+  D1_2 D1_3 D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15
+  NBL[0]_0 NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7
+  NBL[0]_8 NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14
+  NBL[0]_15 NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6
+  NBL[1]_7 NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13
+  NBL[1]_14 NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5
+  NBL[2]_6 NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDPE_0
+  VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7 VDDPE_8 VDDPE_9
+  VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC VNWP_0 VNWP_1
+  VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9 VSS_10
+  VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3 WEN0_4
+  WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13 WEN0_14
+  WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7 WEN1_8
+  WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15
+  gf12lp_1rw_lg12_w32_bitMEM_SLICE_CAP_RTOP0
.ENDS gf12lp_1rw_lg12_w32_bitMEMCORE_R1280
****
.SUBCKT gf12lp_1rw_lg12_w32_bitWDBOT ACTP BA0 CA0 CA1 CA2 CA3 CEN CEN_P2 CLK
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP DWL EMA0 EMA1 EMA2 EMAS EMAW[0]
+  EMAW[1] EMA[0] EMA[1] EMA[2] GTPCLK0 GTPCLK1 GTP_SA_AST_TERM
+  GTP_SA_AST_VMIN_TERM GTP_SA_TERM GWEN GWEN_P2_TERM IRET LA_P2[0] LA_P2[1]
+  LOG0 LOG0_SA LOG1 LREN[0] LREN[1] NACTC NACT_CC NBANKSEL0 NBANKSEL1
+  NBANKSEL2 NBANKSEL3 NDFT_P2_TERM NGTP_SA_AST_TERM NHDR_WL NIL0_TERM
+  NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM NIL6_TERM NIL7_TERM
+  NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM NIR5_TERM NIR6_TERM
+  NIR7_TERM NLA_P2[0] NLA_P2[1] NMASK[0] NMASK[1] NRA_P2[0] NRA_P2[1]
+  NRA_P2[2] NRA_P2[3] NRA_P2[4] NRA_P2[5] NRETNVT PGEN POK RA0 RA1 RA2 RA3
+  RA4 RA5 RA6 RA7 RA_P2[0] RA_P2[1] RA_P2[2] RA_P2[3] RA_P2[4] RA_P2[5] RDT
+  RET RET1N ROWCLKL0 ROWCLKL1 ROWCLKL2 ROWCLKL3 ROWCLKL4 ROWCLKL5 ROWCLKL6
+  ROWCLKL7 ROWCLKR0 ROWCLKR1 ROWCLKR2 ROWCLKR3 ROWCLKR4 ROWCLKR5 ROWCLKR6
+  ROWCLKR7 SE SO0 SO1 STOV VDDCE VDDI VDDPE VNWC VNWP VPW VSS VSSE WAWL
+  WAWLM0 WAWLM1
** gf12lp_1rw_lg12_w32_bitWDBOT: 20 flat devices **
MXP0 VDDI NHDR_WL VDDCE VNWC pfet L=0.016U NF=7 NFIN=14 PTWELL=0 P_LA=0
+  CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MXP1 VDDI NHDR_WL VDDCE VNWC pfet L=0.016U NF=4 NFIN=23 PTWELL=0 P_LA=0
+  CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MXP5 VDDI NHDR_WL VDDCE VNWC pfet L=0.016U NF=2 NFIN=8 PTWELL=0 P_LA=0
+  CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MXP8 VDDI NHDR_WL VDDCE VNWC pfet L=0.016U NF=1 NFIN=13 PTWELL=0 P_LA=0
+  CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_HDR_CTL.MXN1 _HDR_CTL.HDR_WL RET VSSE VPW nfet L=0.016U NF=1 NFIN=7 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_HDR_CTL.MXN10 _HDR_CTL.HDR_WL CEN_P2 VSSE VPW nfet L=0.016U NF=2 NFIN=14
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_HDR_CTL.MXNNHDR_WL NHDR_WL _HDR_CTL.HDR_WL VSSE VPW nfet L=0.016U NF=8
+  NFIN=12 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_HDR_CTL.MXP0 _HDR_CTL.HDR_WL CEN_P2 _HDR_CTL.P1 VNWC pfet L=0.016U NF=1
+  NFIN=11 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_HDR_CTL.MXP1 _HDR_CTL.P1 RET VDDCE VNWC pfet L=0.016U NF=1 NFIN=11 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_HDR_CTL.MXP2 _HDR_CTL.HDR_WL CEN_P2 _HDR_CTL.P2 VNWC pfet L=0.016U NF=1
+  NFIN=11 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_HDR_CTL.MXP3 _HDR_CTL.P2 RET VDDCE VNWC pfet L=0.016U NF=1 NFIN=11 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_HDR_CTL.MXPNHDR_WL NHDR_WL _HDR_CTL.HDR_WL VDDCE VNWC pfet L=0.016U NF=4
+  NFIN=13 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_TIEHILO.ITIEHILO.MXN0 _TIEHILO.IZERO _TIEHILO.ITIEHILO.NODEB VSSE VPW nfet
+  L=0.016U NF=1 NFIN=7 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_TIEHILO.ITIEHILO.MXN1 _TIEHILO.ITIEHILO.NODEA _TIEHILO.ITIEHILO.NODEA VSSE
+  VPW nfet L=0.016U NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_TIEHILO.ITIEHILO.MXN2 _TIEHILO.ITIEHILO.NODEA _TIEHILO.ITIEHILO.NODEB VSSE
+  VPW nfet L=0.016U NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_TIEHILO.ITIEHILO.MXP1 _TIEHILO.ITIEHILO.NODEB _TIEHILO.ITIEHILO.NODEA VDDPE
+  VNWP pfet L=0.016U NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_TIEHILO.ITIEHILO.MXP4 _TIEHILO.IONE _TIEHILO.ITIEHILO.NODEA VDDPE VNWP pfet
+  L=0.016U NF=2 NFIN=4 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_TIEHILO.MXN5 LOG0 _TIEHILO.IONE VSSE VPW nfet L=0.016U NF=3 NFIN=9 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_TIEHILO.MXN7 LOG0_SA _TIEHILO.IONE VSSE VPW nfet L=0.016U NF=2 NFIN=11
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_TIEHILO.MXP4 LOG1 _TIEHILO.IZERO VDDPE VNWP pfet L=0.016U NF=3 NFIN=14
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
.ENDS gf12lp_1rw_lg12_w32_bitWDBOT
****
.SUBCKT gf12lp_1rw_lg12_w32_bitWDX2 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK CLKL0
+  CLKL1 CLKR0 CLKR1 CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0]
+  EMAW[1] EMA[0] EMA[1] EMA[2] G0 G1 GWEN INIL0 INIL1 INIR0 INIR1 LOG0 LOG1
+  LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3 NHDR_WL
+  NIACTC NIL0 NIL1 NIL2 NIL3 NIL4 NIL5 NIL6 NIL7 NIR0 NIR1 NIR2 NIR3 NIR4
+  NIR5 NIR6 NIR7 NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4 NXP0_5 NXP0_6
+  NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6 NXP1_7 PGEN POK RA0
+  RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0 ROWCLKL1 ROWCLKL2
+  ROWCLKL3 ROWCLKL4 ROWCLKL5 ROWCLKL6 ROWCLKL7 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 ROWCLKR4 ROWCLKR5 ROWCLKR6 ROWCLKR7 SE SO0 SO1 STOV VDDCE VDDI0
+  VDDI1 VDDPE VNWC VNWP VPW VSS VSSE WAWL WAWLM0 WAWLM1 WLL0 WLL1 WLR0 WLR1
** gf12lp_1rw_lg12_w32_bitWDX2: 29 flat devices **
MXNPG DBL LOG0 VSS VPW nfet L=0.016U NF=1 NFIN=10 PTWELL=0 P_LA=0 CPP=0.084U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_IWDX2.I69.MXNA1 _IWDX2.ROWSEL G0 VSS VPW nfet L=0.016U NF=1 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_IWDX2.I69.MXNA2 _IWDX2.ROWSEL G1 VSS VPW nfet L=0.016U NF=1 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_IWDX2.I69.MXPA1 _IWDX2.ROWSEL G0 _IWDX2.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_IWDX2.I69.MXPA2 _IWDX2.I69.P1 G1 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_IWDX2._ROWDRVL_0.MXN10 INIL0 CLKL0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_IWDX2._ROWDRVL_0.MXN11 WLL0 _IWDX2._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_IWDX2._ROWDRVL_0.MXN8 _IWDX2._ROWDRVL_0.NWL _IWDX2.ROWSEL INIL0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_IWDX2._ROWDRVL_0.MXP12 _IWDX2._ROWDRVL_0.NWL CLKL0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_IWDX2._ROWDRVL_0.MXP13 _IWDX2._ROWDRVL_0.NWL _IWDX2.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_IWDX2._ROWDRVL_0.MXP7 WLL0 _IWDX2._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_IWDX2._ROWDRVL_1.MXN10 INIL1 CLKL1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_IWDX2._ROWDRVL_1.MXN11 WLL1 _IWDX2._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_IWDX2._ROWDRVL_1.MXN8 _IWDX2._ROWDRVL_1.NWL _IWDX2.ROWSEL INIL1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_IWDX2._ROWDRVL_1.MXP12 _IWDX2._ROWDRVL_1.NWL CLKL1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_IWDX2._ROWDRVL_1.MXP13 _IWDX2._ROWDRVL_1.NWL _IWDX2.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_IWDX2._ROWDRVL_1.MXP7 WLL1 _IWDX2._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_IWDX2._ROWDRVR_0.MXN10 INIR0 CLKR0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_IWDX2._ROWDRVR_0.MXN11 WLR0 _IWDX2._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_IWDX2._ROWDRVR_0.MXN8 _IWDX2._ROWDRVR_0.NWL _IWDX2.ROWSEL INIR0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_IWDX2._ROWDRVR_0.MXP12 _IWDX2._ROWDRVR_0.NWL CLKR0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_IWDX2._ROWDRVR_0.MXP13 _IWDX2._ROWDRVR_0.NWL _IWDX2.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_IWDX2._ROWDRVR_0.MXP7 WLR0 _IWDX2._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_IWDX2._ROWDRVR_1.MXN10 INIR1 CLKR1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_IWDX2._ROWDRVR_1.MXN11 WLR1 _IWDX2._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_IWDX2._ROWDRVR_1.MXN8 _IWDX2._ROWDRVR_1.NWL _IWDX2.ROWSEL INIR1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_IWDX2._ROWDRVR_1.MXP12 _IWDX2._ROWDRVR_1.NWL CLKR1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_IWDX2._ROWDRVR_1.MXP13 _IWDX2._ROWDRVR_1.NWL _IWDX2.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_IWDX2._ROWDRVR_1.MXP7 WLR1 _IWDX2._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
.ENDS gf12lp_1rw_lg12_w32_bitWDX2
****
.SUBCKT gf12lp_1rw_lg12_w32_bitWDTOP ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL_TERM DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] GWEN LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1
+  NBANKSEL2 NBANKSEL3 NHDR_WL NIACTC NIL0 NIL1 NIL2 NIL3 NIL4 NIL5 NIL6 NIL7
+  NIR0 NIR1 NIR2 NIR3 NIR4 NIR5 NIR6 NIR7 NIRETNVT NXP0_0 NXP0_1 NXP0_2
+  NXP0_3 NXP0_4 NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4
+  NXP1_5 NXP1_6 NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N
+  ROWCLKL0 ROWCLKL1 ROWCLKL2 ROWCLKL3 ROWCLKL4 ROWCLKL5 ROWCLKL6 ROWCLKL7
+  ROWCLKR0 ROWCLKR1 ROWCLKR2 ROWCLKR3 ROWCLKR4 ROWCLKR5 ROWCLKR6 ROWCLKR7 SE
+  SO0 SO1 STOV VDDCE VDDC_WL VDDPE VNWC VNWP VPW VSS VSSE WAWL WAWLM0 WAWLM1
** gf12lp_1rw_lg12_w32_bitWDTOP: 36 flat devices **
MI32_0.MXNA1 NIR0 ROWCLKR0 VSSE VPW nfet L=0.016U NF=2 NFIN=9 PTWELL=0 P_LA=0
+  CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI32_0.MXPA1 NIR0 ROWCLKR0 VDDC_ROWCLK VNWC pfet L=0.016U NF=2 NFIN=5 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI32_1.MXNA1 NIR1 ROWCLKR1 VSSE VPW nfet L=0.016U NF=2 NFIN=9 PTWELL=0 P_LA=0
+  CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI32_1.MXPA1 NIR1 ROWCLKR1 VDDC_ROWCLK VNWC pfet L=0.016U NF=2 NFIN=5 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI32_2.MXNA1 NIR2 ROWCLKR2 VSSE VPW nfet L=0.016U NF=2 NFIN=9 PTWELL=0 P_LA=0
+  CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI32_2.MXPA1 NIR2 ROWCLKR2 VDDC_ROWCLK VNWC pfet L=0.016U NF=2 NFIN=5 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI32_3.MXNA1 NIR3 ROWCLKR3 VSSE VPW nfet L=0.016U NF=2 NFIN=9 PTWELL=0 P_LA=0
+  CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI32_3.MXPA1 NIR3 ROWCLKR3 VDDC_ROWCLK VNWC pfet L=0.016U NF=2 NFIN=5 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI32_4.MXNA1 NIR4 ROWCLKR4 VSSE VPW nfet L=0.016U NF=2 NFIN=9 PTWELL=0 P_LA=0
+  CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI32_4.MXPA1 NIR4 ROWCLKR4 VDDC_ROWCLK VNWC pfet L=0.016U NF=2 NFIN=5 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI32_5.MXNA1 NIR5 ROWCLKR5 VSSE VPW nfet L=0.016U NF=2 NFIN=9 PTWELL=0 P_LA=0
+  CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI32_5.MXPA1 NIR5 ROWCLKR5 VDDC_ROWCLK VNWC pfet L=0.016U NF=2 NFIN=5 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI32_6.MXNA1 NIR6 ROWCLKR6 VSSE VPW nfet L=0.016U NF=2 NFIN=9 PTWELL=0 P_LA=0
+  CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI32_6.MXPA1 NIR6 ROWCLKR6 VDDC_ROWCLK VNWC pfet L=0.016U NF=2 NFIN=5 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI32_7.MXNA1 NIR7 ROWCLKR7 VSSE VPW nfet L=0.016U NF=2 NFIN=9 PTWELL=0 P_LA=0
+  CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI32_7.MXPA1 NIR7 ROWCLKR7 VDDC_ROWCLK VNWC pfet L=0.016U NF=2 NFIN=5 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI46_0.MXNA1 NIL0 ROWCLKL0 VSSE VPW nfet L=0.016U NF=2 NFIN=9 PTWELL=0 P_LA=0
+  CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI46_0.MXPA1 NIL0 ROWCLKL0 VDDC_ROWCLK VNWC pfet L=0.016U NF=2 NFIN=5 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI46_1.MXNA1 NIL1 ROWCLKL1 VSSE VPW nfet L=0.016U NF=2 NFIN=9 PTWELL=0 P_LA=0
+  CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI46_1.MXPA1 NIL1 ROWCLKL1 VDDC_ROWCLK VNWC pfet L=0.016U NF=2 NFIN=5 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI46_2.MXNA1 NIL2 ROWCLKL2 VSSE VPW nfet L=0.016U NF=2 NFIN=9 PTWELL=0 P_LA=0
+  CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI46_2.MXPA1 NIL2 ROWCLKL2 VDDC_ROWCLK VNWC pfet L=0.016U NF=2 NFIN=5 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI46_3.MXNA1 NIL3 ROWCLKL3 VSSE VPW nfet L=0.016U NF=2 NFIN=9 PTWELL=0 P_LA=0
+  CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI46_3.MXPA1 NIL3 ROWCLKL3 VDDC_ROWCLK VNWC pfet L=0.016U NF=2 NFIN=5 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI46_4.MXNA1 NIL4 ROWCLKL4 VSSE VPW nfet L=0.016U NF=2 NFIN=9 PTWELL=0 P_LA=0
+  CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI46_4.MXPA1 NIL4 ROWCLKL4 VDDC_ROWCLK VNWC pfet L=0.016U NF=2 NFIN=5 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI46_5.MXNA1 NIL5 ROWCLKL5 VSSE VPW nfet L=0.016U NF=2 NFIN=9 PTWELL=0 P_LA=0
+  CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI46_5.MXPA1 NIL5 ROWCLKL5 VDDC_ROWCLK VNWC pfet L=0.016U NF=2 NFIN=5 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI46_6.MXNA1 NIL6 ROWCLKL6 VSSE VPW nfet L=0.016U NF=2 NFIN=9 PTWELL=0 P_LA=0
+  CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI46_6.MXPA1 NIL6 ROWCLKL6 VDDC_ROWCLK VNWC pfet L=0.016U NF=2 NFIN=5 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI46_7.MXNA1 NIL7 ROWCLKL7 VSSE VPW nfet L=0.016U NF=2 NFIN=9 PTWELL=0 P_LA=0
+  CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI46_7.MXPA1 NIL7 ROWCLKL7 VDDC_ROWCLK VNWC pfet L=0.016U NF=2 NFIN=5 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MXP0 VDDC_ROWCLK RET VDDCE VNWC pfet L=0.016U NF=4 NFIN=17 PTWELL=0 P_LA=0
+  CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MXP1 VDDC_WL NHDR_WL VDDCE VNWC pfet L=0.016U NF=7 NFIN=24 PTWELL=0 P_LA=0
+  CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MXP2 VDDC_WL NHDR_WL VDDCE VNWC pfet L=0.016U NF=9 NFIN=14 PTWELL=0 P_LA=0
+  CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MXP8 VDDC_WL NHDR_WL VDDCE VNWC pfet L=0.016U NF=8 NFIN=23 PTWELL=0 P_LA=0
+  CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
.ENDS gf12lp_1rw_lg12_w32_bitWDTOP
****
.SUBCKT gf12lp_1rw_lg12_w32_bitWDX128 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP DWL EMA0 EMA1 EMA2 EMAS EMAW[0]
+  EMAW[1] EMA[0] EMA[1] EMA[2] GTPCLK0 GTPCLK1 GWEN LA_P2[0] LA_P2[1] LOG0
+  LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0 NIL1 NIL2 NIL3 NIL4 NIL5 NIL6 NIL7 NIR0 NIR1 NIR2 NIR3
+  NIR4 NIR5 NIR6 NIR7 NIRETNVT NLA_P2[0] NLA_P2[1] NMASK[0] NMASK[1]
+  NRA_P2[0] NRA_P2[1] NRA_P2[2] NRA_P2[3] NRA_P2[4] NRA_P2[5] NXP0_0 NXP0_1
+  NXP0_2 NXP0_3 NXP0_4 NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3
+  NXP1_4 NXP1_5 NXP1_6 NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7
+  RA_P2[0] RA_P2[1] RA_P2[2] RA_P2[3] RA_P2[4] RA_P2[5] RDT RET RET1N
+  ROWCLKL0 ROWCLKL1 ROWCLKL2 ROWCLKL3 ROWCLKL4 ROWCLKL5 ROWCLKL6 ROWCLKL7
+  ROWCLKR0 ROWCLKR1 ROWCLKR2 ROWCLKR3 ROWCLKR4 ROWCLKR5 ROWCLKR6 ROWCLKR7 SE
+  SO0 SO1 STOV VDDCE VDDI0 VDDI1 VDDPE VNWC VNWP VPW VSS VSSE WAWL WAWLM0
+  WAWLM1 WLL0 WLL1 WLL2 WLL3 WLL4 WLL5 WLL6 WLL7 WLL8 WLL9 WLL10 WLL11 WLL12
+  WLL13 WLL14 WLL15 WLL16 WLL17 WLL18 WLL19 WLL20 WLL21 WLL22 WLL23 WLL24
+  WLL25 WLL26 WLL27 WLL28 WLL29 WLL30 WLL31 WLL32 WLL33 WLL34 WLL35 WLL36
+  WLL37 WLL38 WLL39 WLL40 WLL41 WLL42 WLL43 WLL44 WLL45 WLL46 WLL47 WLL48
+  WLL49 WLL50 WLL51 WLL52 WLL53 WLL54 WLL55 WLL56 WLL57 WLL58 WLL59 WLL60
+  WLL61 WLL62 WLL63 WLL64 WLL65 WLL66 WLL67 WLL68 WLL69 WLL70 WLL71 WLL72
+  WLL73 WLL74 WLL75 WLL76 WLL77 WLL78 WLL79 WLL80 WLL81 WLL82 WLL83 WLL84
+  WLL85 WLL86 WLL87 WLL88 WLL89 WLL90 WLL91 WLL92 WLL93 WLL94 WLL95 WLL96
+  WLL97 WLL98 WLL99 WLL100 WLL101 WLL102 WLL103 WLL104 WLL105 WLL106 WLL107
+  WLL108 WLL109 WLL110 WLL111 WLL112 WLL113 WLL114 WLL115 WLL116 WLL117
+  WLL118 WLL119 WLL120 WLL121 WLL122 WLL123 WLL124 WLL125 WLL126 WLL127 WLR0
+  WLR1 WLR2 WLR3 WLR4 WLR5 WLR6 WLR7 WLR8 WLR9 WLR10 WLR11 WLR12 WLR13 WLR14
+  WLR15 WLR16 WLR17 WLR18 WLR19 WLR20 WLR21 WLR22 WLR23 WLR24 WLR25 WLR26
+  WLR27 WLR28 WLR29 WLR30 WLR31 WLR32 WLR33 WLR34 WLR35 WLR36 WLR37 WLR38
+  WLR39 WLR40 WLR41 WLR42 WLR43 WLR44 WLR45 WLR46 WLR47 WLR48 WLR49 WLR50
+  WLR51 WLR52 WLR53 WLR54 WLR55 WLR56 WLR57 WLR58 WLR59 WLR60 WLR61 WLR62
+  WLR63 WLR64 WLR65 WLR66 WLR67 WLR68 WLR69 WLR70 WLR71 WLR72 WLR73 WLR74
+  WLR75 WLR76 WLR77 WLR78 WLR79 WLR80 WLR81 WLR82 WLR83 WLR84 WLR85 WLR86
+  WLR87 WLR88 WLR89 WLR90 WLR91 WLR92 WLR93 WLR94 WLR95 WLR96 WLR97 WLR98
+  WLR99 WLR100 WLR101 WLR102 WLR103 WLR104 WLR105 WLR106 WLR107 WLR108 WLR109
+  WLR110 WLR111 WLR112 WLR113 WLR114 WLR115 WLR116 WLR117 WLR118 WLR119
+  WLR120 WLR121 WLR122 WLR123 WLR124 WLR125 WLR126 WLR127
** gf12lp_1rw_lg12_w32_bitWDX128: 2158 flat devices **
MI126_0.MXNA1 NIL0 ROWCLKL0 VSSE VPW nfet L=0.016U NF=1 NFIN=10 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI126_0.MXPA1 NIL0 ROWCLKL0 VDDC_ROWCLK1 VNWC pfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI126_1.MXNA1 NIL2 ROWCLKL2 VSSE VPW nfet L=0.016U NF=1 NFIN=10 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI126_1.MXPA1 NIL2 ROWCLKL2 VDDC_ROWCLK1 VNWC pfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI133_0.MXNA1 ROWCLKR0 NROWCLKR[0] VSSE VPW nfet L=0.016U NF=6 NFIN=9 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI133_0.MXPA1 ROWCLKR0 NROWCLKR[0] VDDPE VNWP pfet L=0.016U NF=6 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI133_1.MXNA1 ROWCLKR1 NROWCLKR[1] VSSE VPW nfet L=0.016U NF=6 NFIN=9 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI133_1.MXPA1 ROWCLKR1 NROWCLKR[1] VDDPE VNWP pfet L=0.016U NF=6 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI133_2.MXNA1 ROWCLKR2 NROWCLKR[2] VSSE VPW nfet L=0.016U NF=6 NFIN=9 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI133_2.MXPA1 ROWCLKR2 NROWCLKR[2] VDDPE VNWP pfet L=0.016U NF=6 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI133_3.MXNA1 ROWCLKR3 NROWCLKR[3] VSSE VPW nfet L=0.016U NF=6 NFIN=9 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI133_3.MXPA1 ROWCLKR3 NROWCLKR[3] VDDPE VNWP pfet L=0.016U NF=6 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI135_0.MXNA1 NIR1 ROWCLKR1 VSSE VPW nfet L=0.016U NF=1 NFIN=10 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI135_0.MXPA1 NIR1 ROWCLKR1 VDDC_ROWCLK2 VNWC pfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI135_1.MXNA1 NIR3 ROWCLKR3 VSSE VPW nfet L=0.016U NF=1 NFIN=10 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI135_1.MXPA1 NIR3 ROWCLKR3 VDDC_ROWCLK2 VNWC pfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI136_0.MXNA1 NIR0 ROWCLKR0 VSSE VPW nfet L=0.016U NF=1 NFIN=10 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI136_0.MXPA1 NIR0 ROWCLKR0 VDDC_ROWCLK2 VNWC pfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI136_1.MXNA1 NIR2 ROWCLKR2 VSSE VPW nfet L=0.016U NF=1 NFIN=10 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI136_1.MXPA1 NIR2 ROWCLKR2 VDDC_ROWCLK2 VNWC pfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI141_0.MXN0 I141_0.N3 XROW[0] VSS VPW nfet L=0.016U NF=1 NFIN=20 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI141_0.MXN1 NROWCLKR[0] GTPCLK0 I141_0.N4 VPW nfet L=0.016U NF=1 NFIN=20
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI141_0.MXN2 I141_0.N4 NMASK[1] I141_0.N3 VPW nfet L=0.016U NF=1 NFIN=20
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI141_0.MXNA1 NROWCLKR[0] GTPCLK0 I141_0.N2 VPW nfet L=0.016U NF=1 NFIN=20
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI141_0.MXNA2 I141_0.N2 NMASK[1] I141_0.N1 VPW nfet L=0.016U NF=1 NFIN=20
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI141_0.MXNA3 I141_0.N1 XROW[0] VSS VPW nfet L=0.016U NF=1 NFIN=20 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI141_0.MXPA1 NROWCLKR[0] GTPCLK0 VDDPE VNWP pfet L=0.016U NF=2 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI141_0.MXPA2 NROWCLKR[0] NMASK[1] VDDPE VNWP pfet L=0.016U NF=2 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI141_0.MXPA3 NROWCLKR[0] XROW[0] VDDPE VNWP pfet L=0.016U NF=2 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI141_1.MXN0 I141_1.N3 XROW[1] VSS VPW nfet L=0.016U NF=1 NFIN=20 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI141_1.MXN1 NROWCLKR[1] GTPCLK0 I141_1.N4 VPW nfet L=0.016U NF=1 NFIN=20
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI141_1.MXN2 I141_1.N4 NMASK[1] I141_1.N3 VPW nfet L=0.016U NF=1 NFIN=20
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI141_1.MXNA1 NROWCLKR[1] GTPCLK0 I141_1.N2 VPW nfet L=0.016U NF=1 NFIN=20
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI141_1.MXNA2 I141_1.N2 NMASK[1] I141_1.N1 VPW nfet L=0.016U NF=1 NFIN=20
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI141_1.MXNA3 I141_1.N1 XROW[1] VSS VPW nfet L=0.016U NF=1 NFIN=20 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI141_1.MXPA1 NROWCLKR[1] GTPCLK0 VDDPE VNWP pfet L=0.016U NF=2 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI141_1.MXPA2 NROWCLKR[1] NMASK[1] VDDPE VNWP pfet L=0.016U NF=2 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI141_1.MXPA3 NROWCLKR[1] XROW[1] VDDPE VNWP pfet L=0.016U NF=2 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI141_2.MXN0 I141_2.N3 XROW[2] VSS VPW nfet L=0.016U NF=1 NFIN=20 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI141_2.MXN1 NROWCLKR[2] GTPCLK0 I141_2.N4 VPW nfet L=0.016U NF=1 NFIN=20
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI141_2.MXN2 I141_2.N4 NMASK[1] I141_2.N3 VPW nfet L=0.016U NF=1 NFIN=20
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI141_2.MXNA1 NROWCLKR[2] GTPCLK0 I141_2.N2 VPW nfet L=0.016U NF=1 NFIN=20
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI141_2.MXNA2 I141_2.N2 NMASK[1] I141_2.N1 VPW nfet L=0.016U NF=1 NFIN=20
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI141_2.MXNA3 I141_2.N1 XROW[2] VSS VPW nfet L=0.016U NF=1 NFIN=20 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI141_2.MXPA1 NROWCLKR[2] GTPCLK0 VDDPE VNWP pfet L=0.016U NF=2 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI141_2.MXPA2 NROWCLKR[2] NMASK[1] VDDPE VNWP pfet L=0.016U NF=2 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI141_2.MXPA3 NROWCLKR[2] XROW[2] VDDPE VNWP pfet L=0.016U NF=2 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI141_3.MXN0 I141_3.N3 XROW[3] VSS VPW nfet L=0.016U NF=1 NFIN=20 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI141_3.MXN1 NROWCLKR[3] GTPCLK0 I141_3.N4 VPW nfet L=0.016U NF=1 NFIN=20
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI141_3.MXN2 I141_3.N4 NMASK[1] I141_3.N3 VPW nfet L=0.016U NF=1 NFIN=20
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI141_3.MXNA1 NROWCLKR[3] GTPCLK0 I141_3.N2 VPW nfet L=0.016U NF=1 NFIN=20
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI141_3.MXNA2 I141_3.N2 NMASK[1] I141_3.N1 VPW nfet L=0.016U NF=1 NFIN=20
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI141_3.MXNA3 I141_3.N1 XROW[3] VSS VPW nfet L=0.016U NF=1 NFIN=20 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI141_3.MXPA1 NROWCLKR[3] GTPCLK0 VDDPE VNWP pfet L=0.016U NF=2 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI141_3.MXPA2 NROWCLKR[3] NMASK[1] VDDPE VNWP pfet L=0.016U NF=2 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI141_3.MXPA3 NROWCLKR[3] XROW[3] VDDPE VNWP pfet L=0.016U NF=2 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI143_0.MXN0 I143_0.N3 XROW[0] VSS VPW nfet L=0.016U NF=1 NFIN=20 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI143_0.MXN1 NROWCLKL[0] GTPCLK1 I143_0.N4 VPW nfet L=0.016U NF=1 NFIN=20
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI143_0.MXN2 I143_0.N4 NMASK[0] I143_0.N3 VPW nfet L=0.016U NF=1 NFIN=20
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI143_0.MXNA1 NROWCLKL[0] GTPCLK1 I143_0.N2 VPW nfet L=0.016U NF=1 NFIN=20
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI143_0.MXNA2 I143_0.N2 NMASK[0] I143_0.N1 VPW nfet L=0.016U NF=1 NFIN=20
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI143_0.MXNA3 I143_0.N1 XROW[0] VSS VPW nfet L=0.016U NF=1 NFIN=20 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI143_0.MXPA1 NROWCLKL[0] GTPCLK1 VDDPE VNWP pfet L=0.016U NF=2 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI143_0.MXPA2 NROWCLKL[0] NMASK[0] VDDPE VNWP pfet L=0.016U NF=2 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI143_0.MXPA3 NROWCLKL[0] XROW[0] VDDPE VNWP pfet L=0.016U NF=2 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI143_1.MXN0 I143_1.N3 XROW[1] VSS VPW nfet L=0.016U NF=1 NFIN=20 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI143_1.MXN1 NROWCLKL[1] GTPCLK1 I143_1.N4 VPW nfet L=0.016U NF=1 NFIN=20
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI143_1.MXN2 I143_1.N4 NMASK[0] I143_1.N3 VPW nfet L=0.016U NF=1 NFIN=20
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI143_1.MXNA1 NROWCLKL[1] GTPCLK1 I143_1.N2 VPW nfet L=0.016U NF=1 NFIN=20
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI143_1.MXNA2 I143_1.N2 NMASK[0] I143_1.N1 VPW nfet L=0.016U NF=1 NFIN=20
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI143_1.MXNA3 I143_1.N1 XROW[1] VSS VPW nfet L=0.016U NF=1 NFIN=20 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI143_1.MXPA1 NROWCLKL[1] GTPCLK1 VDDPE VNWP pfet L=0.016U NF=2 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI143_1.MXPA2 NROWCLKL[1] NMASK[0] VDDPE VNWP pfet L=0.016U NF=2 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI143_1.MXPA3 NROWCLKL[1] XROW[1] VDDPE VNWP pfet L=0.016U NF=2 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI143_2.MXN0 I143_2.N3 XROW[2] VSS VPW nfet L=0.016U NF=1 NFIN=20 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI143_2.MXN1 NROWCLKL[2] GTPCLK1 I143_2.N4 VPW nfet L=0.016U NF=1 NFIN=20
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI143_2.MXN2 I143_2.N4 NMASK[0] I143_2.N3 VPW nfet L=0.016U NF=1 NFIN=20
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI143_2.MXNA1 NROWCLKL[2] GTPCLK1 I143_2.N2 VPW nfet L=0.016U NF=1 NFIN=20
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI143_2.MXNA2 I143_2.N2 NMASK[0] I143_2.N1 VPW nfet L=0.016U NF=1 NFIN=20
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI143_2.MXNA3 I143_2.N1 XROW[2] VSS VPW nfet L=0.016U NF=1 NFIN=20 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI143_2.MXPA1 NROWCLKL[2] GTPCLK1 VDDPE VNWP pfet L=0.016U NF=2 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI143_2.MXPA2 NROWCLKL[2] NMASK[0] VDDPE VNWP pfet L=0.016U NF=2 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI143_2.MXPA3 NROWCLKL[2] XROW[2] VDDPE VNWP pfet L=0.016U NF=2 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI143_3.MXN0 I143_3.N3 XROW[3] VSS VPW nfet L=0.016U NF=1 NFIN=20 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI143_3.MXN1 NROWCLKL[3] GTPCLK1 I143_3.N4 VPW nfet L=0.016U NF=1 NFIN=20
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI143_3.MXN2 I143_3.N4 NMASK[0] I143_3.N3 VPW nfet L=0.016U NF=1 NFIN=20
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI143_3.MXNA1 NROWCLKL[3] GTPCLK1 I143_3.N2 VPW nfet L=0.016U NF=1 NFIN=20
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI143_3.MXNA2 I143_3.N2 NMASK[0] I143_3.N1 VPW nfet L=0.016U NF=1 NFIN=20
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI143_3.MXNA3 I143_3.N1 XROW[3] VSS VPW nfet L=0.016U NF=1 NFIN=20 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI143_3.MXPA1 NROWCLKL[3] GTPCLK1 VDDPE VNWP pfet L=0.016U NF=2 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI143_3.MXPA2 NROWCLKL[3] NMASK[0] VDDPE VNWP pfet L=0.016U NF=2 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI143_3.MXPA3 NROWCLKL[3] XROW[3] VDDPE VNWP pfet L=0.016U NF=2 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI32_0.MXNA1 NIL1 ROWCLKL1 VSSE VPW nfet L=0.016U NF=1 NFIN=10 PTWELL=0 P_LA=0
+  CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI32_0.MXPA1 NIL1 ROWCLKL1 VDDC_ROWCLK1 VNWC pfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI32_1.MXNA1 NIL3 ROWCLKL3 VSSE VPW nfet L=0.016U NF=1 NFIN=10 PTWELL=0 P_LA=0
+  CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI32_1.MXPA1 NIL3 ROWCLKL3 VDDC_ROWCLK1 VNWC pfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIV_RDWRCLK_0.MXNA1 ROWCLKL0 NROWCLKL[0] VSSE VPW nfet L=0.016U NF=6 NFIN=9
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIV_RDWRCLK_0.MXPA1 ROWCLKL0 NROWCLKL[0] VDDPE VNWP pfet L=0.016U NF=6 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIV_RDWRCLK_1.MXNA1 ROWCLKL1 NROWCLKL[1] VSSE VPW nfet L=0.016U NF=6 NFIN=9
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIV_RDWRCLK_1.MXPA1 ROWCLKL1 NROWCLKL[1] VDDPE VNWP pfet L=0.016U NF=6 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIV_RDWRCLK_2.MXNA1 ROWCLKL2 NROWCLKL[2] VSSE VPW nfet L=0.016U NF=6 NFIN=9
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIV_RDWRCLK_2.MXPA1 ROWCLKL2 NROWCLKL[2] VDDPE VNWP pfet L=0.016U NF=6 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIV_RDWRCLK_3.MXNA1 ROWCLKL3 NROWCLKL[3] VSSE VPW nfet L=0.016U NF=6 NFIN=9
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIV_RDWRCLK_3.MXPA1 ROWCLKL3 NROWCLKL[3] VDDPE VNWP pfet L=0.016U NF=6 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MXN1_0 ROWCLKR0 RET VSSE VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MXN1_1 ROWCLKR1 RET VSSE VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MXN1_2 ROWCLKR2 RET VSSE VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MXN1_3 ROWCLKR3 RET VSSE VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MXNPG DBL LOG0 VSS VPW nfet L=0.016U NF=24 NFIN=16 PTWELL=0 P_LA=0 CPP=0.084U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MXNRET_0 ROWCLKL0 RET VSSE VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MXNRET_1 ROWCLKL1 RET VSSE VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MXNRET_2 ROWCLKL2 RET VSSE VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MXNRET_3 ROWCLKL3 RET VSSE VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MXP0 VDDC_ROWCLK1 RET VDDCE VNWC pfet L=0.016U NF=3 NFIN=11 PTWELL=0 P_LA=0
+  CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MXP3 VDDC_ROWCLK2 RET VDDCE VNWC pfet L=0.016U NF=3 NFIN=11 PTWELL=0 P_LA=0
+  CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MX_FTR_LT VSS ACTP VSSE VPW nfet L=0.016U NF=8 NFIN=25 PTWELL=0 P_LA=0
+  CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MX_FTR_RT VSS ACTP VSSE VPW nfet L=0.016U NF=8 NFIN=25 PTWELL=0 P_LA=0
+  CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_DUMMY.I2.MXNA1 _DUMMY.NSEL0 EMA2 VSSE VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_DUMMY.I2.MXNA2 _DUMMY.NSEL0 EMA0 VSSE VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_DUMMY.I2.MXPA1 _DUMMY.NSEL0 EMA2 _DUMMY.I2.P1 VNWP pfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_DUMMY.I2.MXPA2 _DUMMY.I2.P1 EMA0 VDDPE VNWP pfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_DUMMY.I77.MXNA1 _DUMMY.NSEL1 EMA2 VSSE VPW nfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_DUMMY.I77.MXNA2 _DUMMY.NSEL1 EMA1 VSSE VPW nfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_DUMMY.I77.MXPA1 _DUMMY.NSEL1 EMA2 _DUMMY.I77.P1 VNWP pfet L=0.016U NF=1
+  NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_DUMMY.I77.MXPA2 _DUMMY.I77.P1 EMA1 VDDPE VNWP pfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_DUMMY.MXN22 DBL DWL _DUMMY.IA[1] VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_DUMMY.MXN23 _DUMMY.IA[1] _DUMMY.NSEL0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_DUMMY.MXN25 DBL DWL _DUMMY.IA[2] VPW nfet L=0.016U NF=1 NFIN=9 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_DUMMY.MXN26 _DUMMY.IA[2] _DUMMY.NSEL1 VSSE VPW nfet L=0.016U NF=1 NFIN=9
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_DUMMY.MXN28 DBL DWL _DUMMY.IA[3] VPW nfet L=0.016U NF=1 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_DUMMY.MXN29 _DUMMY.IA[3] LOG1 VSSE VPW nfet L=0.016U NF=1 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_DUMMY.MXN31 DBL DWL _DUMMY.IA[4] VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_DUMMY.MXN32 _DUMMY.IA[4] LOG1 VSSE VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_DUMMY.MXP12 DBL DWL VDDPE VNWP pfet L=0.016U NF=4 NFIN=6 PTWELL=0 P_LA=0
+  CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_ROWCLK_DEC.I0_0.MXNA1 _ROWCLK_DEC.NDEC[0] NLA_P2[0] _ROWCLK_DEC.I0_0.N1 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_ROWCLK_DEC.I0_0.MXNA2 _ROWCLK_DEC.I0_0.N1 NLA_P2[1] VSS VPW nfet L=0.016U
+  NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_ROWCLK_DEC.I0_0.MXPA1 _ROWCLK_DEC.NDEC[0] NLA_P2[0] VDDPE VNWP pfet L=0.016U
+  NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_ROWCLK_DEC.I0_0.MXPA2 _ROWCLK_DEC.NDEC[0] NLA_P2[1] VDDPE VNWP pfet L=0.016U
+  NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_ROWCLK_DEC.I0_1.MXNA1 _ROWCLK_DEC.NDEC[1] LA_P2[0] _ROWCLK_DEC.I0_1.N1 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_ROWCLK_DEC.I0_1.MXNA2 _ROWCLK_DEC.I0_1.N1 NLA_P2[1] VSS VPW nfet L=0.016U
+  NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_ROWCLK_DEC.I0_1.MXPA1 _ROWCLK_DEC.NDEC[1] LA_P2[0] VDDPE VNWP pfet L=0.016U
+  NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_ROWCLK_DEC.I0_1.MXPA2 _ROWCLK_DEC.NDEC[1] NLA_P2[1] VDDPE VNWP pfet L=0.016U
+  NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_ROWCLK_DEC.I0_2.MXNA1 _ROWCLK_DEC.NDEC[2] NLA_P2[0] _ROWCLK_DEC.I0_2.N1 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_ROWCLK_DEC.I0_2.MXNA2 _ROWCLK_DEC.I0_2.N1 LA_P2[1] VSS VPW nfet L=0.016U
+  NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_ROWCLK_DEC.I0_2.MXPA1 _ROWCLK_DEC.NDEC[2] NLA_P2[0] VDDPE VNWP pfet L=0.016U
+  NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_ROWCLK_DEC.I0_2.MXPA2 _ROWCLK_DEC.NDEC[2] LA_P2[1] VDDPE VNWP pfet L=0.016U
+  NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_ROWCLK_DEC.I0_3.MXNA1 _ROWCLK_DEC.NDEC[3] LA_P2[0] _ROWCLK_DEC.I0_3.N1 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_ROWCLK_DEC.I0_3.MXNA2 _ROWCLK_DEC.I0_3.N1 LA_P2[1] VSS VPW nfet L=0.016U
+  NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_ROWCLK_DEC.I0_3.MXPA1 _ROWCLK_DEC.NDEC[3] LA_P2[0] VDDPE VNWP pfet L=0.016U
+  NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_ROWCLK_DEC.I0_3.MXPA2 _ROWCLK_DEC.NDEC[3] LA_P2[1] VDDPE VNWP pfet L=0.016U
+  NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_ROWCLK_DEC.I1_0.MXNA1 XROW[0] _ROWCLK_DEC.NDEC[0] VSS VPW nfet L=0.016U NF=2
+  NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_ROWCLK_DEC.I1_0.MXPA1 XROW[0] _ROWCLK_DEC.NDEC[0] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=9 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_ROWCLK_DEC.I1_1.MXNA1 XROW[1] _ROWCLK_DEC.NDEC[1] VSS VPW nfet L=0.016U NF=2
+  NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_ROWCLK_DEC.I1_1.MXPA1 XROW[1] _ROWCLK_DEC.NDEC[1] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=9 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_ROWCLK_DEC.I1_2.MXNA1 XROW[2] _ROWCLK_DEC.NDEC[2] VSS VPW nfet L=0.016U NF=2
+  NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_ROWCLK_DEC.I1_2.MXPA1 XROW[2] _ROWCLK_DEC.NDEC[2] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=9 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_ROWCLK_DEC.I1_3.MXNA1 XROW[3] _ROWCLK_DEC.NDEC[3] VSS VPW nfet L=0.016U NF=2
+  NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_ROWCLK_DEC.I1_3.MXPA1 XROW[3] _ROWCLK_DEC.NDEC[3] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=9 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD0.I69.MXNA1 _WD0.ROWSEL NXP0_0 VSS VPW nfet L=0.016U NF=1 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD0.I69.MXNA2 _WD0.ROWSEL NXP1_0 VSS VPW nfet L=0.016U NF=1 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD0.I69.MXPA1 _WD0.ROWSEL NXP0_0 _WD0.I69.P1 VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD0.I69.MXPA2 _WD0.I69.P1 NXP1_0 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD0._ROWDRVL_0.MXN10 NIL0 ROWCLKL0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD0._ROWDRVL_0.MXN11 WLL0 _WD0._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD0._ROWDRVL_0.MXN8 _WD0._ROWDRVL_0.NWL _WD0.ROWSEL NIL0 VPW nfet L=0.016U
+  NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD0._ROWDRVL_0.MXP12 _WD0._ROWDRVL_0.NWL ROWCLKL0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD0._ROWDRVL_0.MXP13 _WD0._ROWDRVL_0.NWL _WD0.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD0._ROWDRVL_0.MXP7 WLL0 _WD0._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U NF=2
+  NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD0._ROWDRVL_1.MXN10 NIL1 ROWCLKL1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD0._ROWDRVL_1.MXN11 WLL1 _WD0._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD0._ROWDRVL_1.MXN8 _WD0._ROWDRVL_1.NWL _WD0.ROWSEL NIL1 VPW nfet L=0.016U
+  NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD0._ROWDRVL_1.MXP12 _WD0._ROWDRVL_1.NWL ROWCLKL1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD0._ROWDRVL_1.MXP13 _WD0._ROWDRVL_1.NWL _WD0.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD0._ROWDRVL_1.MXP7 WLL1 _WD0._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U NF=2
+  NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD0._ROWDRVR_0.MXN10 NIR0 ROWCLKR0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD0._ROWDRVR_0.MXN11 WLR0 _WD0._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD0._ROWDRVR_0.MXN8 _WD0._ROWDRVR_0.NWL _WD0.ROWSEL NIR0 VPW nfet L=0.016U
+  NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD0._ROWDRVR_0.MXP12 _WD0._ROWDRVR_0.NWL ROWCLKR0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD0._ROWDRVR_0.MXP13 _WD0._ROWDRVR_0.NWL _WD0.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD0._ROWDRVR_0.MXP7 WLR0 _WD0._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U NF=2
+  NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD0._ROWDRVR_1.MXN10 NIR1 ROWCLKR1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD0._ROWDRVR_1.MXN11 WLR1 _WD0._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD0._ROWDRVR_1.MXN8 _WD0._ROWDRVR_1.NWL _WD0.ROWSEL NIR1 VPW nfet L=0.016U
+  NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD0._ROWDRVR_1.MXP12 _WD0._ROWDRVR_1.NWL ROWCLKR1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD0._ROWDRVR_1.MXP13 _WD0._ROWDRVR_1.NWL _WD0.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD0._ROWDRVR_1.MXP7 WLR1 _WD0._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U NF=2
+  NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD1.I69.MXNA1 _WD1.ROWSEL NXP0_0 VSS VPW nfet L=0.016U NF=1 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD1.I69.MXNA2 _WD1.ROWSEL NXP1_0 VSS VPW nfet L=0.016U NF=1 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD1.I69.MXPA1 _WD1.ROWSEL NXP0_0 _WD1.I69.P1 VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD1.I69.MXPA2 _WD1.I69.P1 NXP1_0 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD1._ROWDRVL_0.MXN10 NIL2 ROWCLKL2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD1._ROWDRVL_0.MXN11 WLL2 _WD1._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD1._ROWDRVL_0.MXN8 _WD1._ROWDRVL_0.NWL _WD1.ROWSEL NIL2 VPW nfet L=0.016U
+  NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD1._ROWDRVL_0.MXP12 _WD1._ROWDRVL_0.NWL ROWCLKL2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD1._ROWDRVL_0.MXP13 _WD1._ROWDRVL_0.NWL _WD1.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD1._ROWDRVL_0.MXP7 WLL2 _WD1._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U NF=2
+  NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD1._ROWDRVL_1.MXN10 NIL3 ROWCLKL3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD1._ROWDRVL_1.MXN11 WLL3 _WD1._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD1._ROWDRVL_1.MXN8 _WD1._ROWDRVL_1.NWL _WD1.ROWSEL NIL3 VPW nfet L=0.016U
+  NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD1._ROWDRVL_1.MXP12 _WD1._ROWDRVL_1.NWL ROWCLKL3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD1._ROWDRVL_1.MXP13 _WD1._ROWDRVL_1.NWL _WD1.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD1._ROWDRVL_1.MXP7 WLL3 _WD1._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U NF=2
+  NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD1._ROWDRVR_0.MXN10 NIR2 ROWCLKR2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD1._ROWDRVR_0.MXN11 WLR2 _WD1._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD1._ROWDRVR_0.MXN8 _WD1._ROWDRVR_0.NWL _WD1.ROWSEL NIR2 VPW nfet L=0.016U
+  NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD1._ROWDRVR_0.MXP12 _WD1._ROWDRVR_0.NWL ROWCLKR2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD1._ROWDRVR_0.MXP13 _WD1._ROWDRVR_0.NWL _WD1.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD1._ROWDRVR_0.MXP7 WLR2 _WD1._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U NF=2
+  NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD1._ROWDRVR_1.MXN10 NIR3 ROWCLKR3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD1._ROWDRVR_1.MXN11 WLR3 _WD1._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD1._ROWDRVR_1.MXN8 _WD1._ROWDRVR_1.NWL _WD1.ROWSEL NIR3 VPW nfet L=0.016U
+  NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD1._ROWDRVR_1.MXP12 _WD1._ROWDRVR_1.NWL ROWCLKR3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD1._ROWDRVR_1.MXP13 _WD1._ROWDRVR_1.NWL _WD1.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD1._ROWDRVR_1.MXP7 WLR3 _WD1._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U NF=2
+  NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD10.I69.MXNA1 _WD10.ROWSEL NXP0_5 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD10.I69.MXNA2 _WD10.ROWSEL NXP1_0 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD10.I69.MXPA1 _WD10.ROWSEL NXP0_5 _WD10.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD10.I69.MXPA2 _WD10.I69.P1 NXP1_0 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD10._ROWDRVL_0.MXN10 NIL0 ROWCLKL0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD10._ROWDRVL_0.MXN11 WLL20 _WD10._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD10._ROWDRVL_0.MXN8 _WD10._ROWDRVL_0.NWL _WD10.ROWSEL NIL0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD10._ROWDRVL_0.MXP12 _WD10._ROWDRVL_0.NWL ROWCLKL0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD10._ROWDRVL_0.MXP13 _WD10._ROWDRVL_0.NWL _WD10.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD10._ROWDRVL_0.MXP7 WLL20 _WD10._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD10._ROWDRVL_1.MXN10 NIL1 ROWCLKL1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD10._ROWDRVL_1.MXN11 WLL21 _WD10._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD10._ROWDRVL_1.MXN8 _WD10._ROWDRVL_1.NWL _WD10.ROWSEL NIL1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD10._ROWDRVL_1.MXP12 _WD10._ROWDRVL_1.NWL ROWCLKL1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD10._ROWDRVL_1.MXP13 _WD10._ROWDRVL_1.NWL _WD10.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD10._ROWDRVL_1.MXP7 WLL21 _WD10._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD10._ROWDRVR_0.MXN10 NIR0 ROWCLKR0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD10._ROWDRVR_0.MXN11 WLR20 _WD10._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD10._ROWDRVR_0.MXN8 _WD10._ROWDRVR_0.NWL _WD10.ROWSEL NIR0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD10._ROWDRVR_0.MXP12 _WD10._ROWDRVR_0.NWL ROWCLKR0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD10._ROWDRVR_0.MXP13 _WD10._ROWDRVR_0.NWL _WD10.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD10._ROWDRVR_0.MXP7 WLR20 _WD10._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD10._ROWDRVR_1.MXN10 NIR1 ROWCLKR1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD10._ROWDRVR_1.MXN11 WLR21 _WD10._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD10._ROWDRVR_1.MXN8 _WD10._ROWDRVR_1.NWL _WD10.ROWSEL NIR1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD10._ROWDRVR_1.MXP12 _WD10._ROWDRVR_1.NWL ROWCLKR1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD10._ROWDRVR_1.MXP13 _WD10._ROWDRVR_1.NWL _WD10.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD10._ROWDRVR_1.MXP7 WLR21 _WD10._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD11.I69.MXNA1 _WD11.ROWSEL NXP0_5 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD11.I69.MXNA2 _WD11.ROWSEL NXP1_0 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD11.I69.MXPA1 _WD11.ROWSEL NXP0_5 _WD11.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD11.I69.MXPA2 _WD11.I69.P1 NXP1_0 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD11._ROWDRVL_0.MXN10 NIL2 ROWCLKL2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD11._ROWDRVL_0.MXN11 WLL22 _WD11._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD11._ROWDRVL_0.MXN8 _WD11._ROWDRVL_0.NWL _WD11.ROWSEL NIL2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD11._ROWDRVL_0.MXP12 _WD11._ROWDRVL_0.NWL ROWCLKL2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD11._ROWDRVL_0.MXP13 _WD11._ROWDRVL_0.NWL _WD11.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD11._ROWDRVL_0.MXP7 WLL22 _WD11._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD11._ROWDRVL_1.MXN10 NIL3 ROWCLKL3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD11._ROWDRVL_1.MXN11 WLL23 _WD11._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD11._ROWDRVL_1.MXN8 _WD11._ROWDRVL_1.NWL _WD11.ROWSEL NIL3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD11._ROWDRVL_1.MXP12 _WD11._ROWDRVL_1.NWL ROWCLKL3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD11._ROWDRVL_1.MXP13 _WD11._ROWDRVL_1.NWL _WD11.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD11._ROWDRVL_1.MXP7 WLL23 _WD11._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD11._ROWDRVR_0.MXN10 NIR2 ROWCLKR2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD11._ROWDRVR_0.MXN11 WLR22 _WD11._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD11._ROWDRVR_0.MXN8 _WD11._ROWDRVR_0.NWL _WD11.ROWSEL NIR2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD11._ROWDRVR_0.MXP12 _WD11._ROWDRVR_0.NWL ROWCLKR2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD11._ROWDRVR_0.MXP13 _WD11._ROWDRVR_0.NWL _WD11.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD11._ROWDRVR_0.MXP7 WLR22 _WD11._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD11._ROWDRVR_1.MXN10 NIR3 ROWCLKR3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD11._ROWDRVR_1.MXN11 WLR23 _WD11._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD11._ROWDRVR_1.MXN8 _WD11._ROWDRVR_1.NWL _WD11.ROWSEL NIR3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD11._ROWDRVR_1.MXP12 _WD11._ROWDRVR_1.NWL ROWCLKR3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD11._ROWDRVR_1.MXP13 _WD11._ROWDRVR_1.NWL _WD11.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD11._ROWDRVR_1.MXP7 WLR23 _WD11._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD12.I69.MXNA1 _WD12.ROWSEL NXP0_6 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD12.I69.MXNA2 _WD12.ROWSEL NXP1_0 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD12.I69.MXPA1 _WD12.ROWSEL NXP0_6 _WD12.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD12.I69.MXPA2 _WD12.I69.P1 NXP1_0 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD12._ROWDRVL_0.MXN10 NIL0 ROWCLKL0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD12._ROWDRVL_0.MXN11 WLL24 _WD12._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD12._ROWDRVL_0.MXN8 _WD12._ROWDRVL_0.NWL _WD12.ROWSEL NIL0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD12._ROWDRVL_0.MXP12 _WD12._ROWDRVL_0.NWL ROWCLKL0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD12._ROWDRVL_0.MXP13 _WD12._ROWDRVL_0.NWL _WD12.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD12._ROWDRVL_0.MXP7 WLL24 _WD12._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD12._ROWDRVL_1.MXN10 NIL1 ROWCLKL1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD12._ROWDRVL_1.MXN11 WLL25 _WD12._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD12._ROWDRVL_1.MXN8 _WD12._ROWDRVL_1.NWL _WD12.ROWSEL NIL1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD12._ROWDRVL_1.MXP12 _WD12._ROWDRVL_1.NWL ROWCLKL1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD12._ROWDRVL_1.MXP13 _WD12._ROWDRVL_1.NWL _WD12.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD12._ROWDRVL_1.MXP7 WLL25 _WD12._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD12._ROWDRVR_0.MXN10 NIR0 ROWCLKR0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD12._ROWDRVR_0.MXN11 WLR24 _WD12._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD12._ROWDRVR_0.MXN8 _WD12._ROWDRVR_0.NWL _WD12.ROWSEL NIR0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD12._ROWDRVR_0.MXP12 _WD12._ROWDRVR_0.NWL ROWCLKR0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD12._ROWDRVR_0.MXP13 _WD12._ROWDRVR_0.NWL _WD12.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD12._ROWDRVR_0.MXP7 WLR24 _WD12._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD12._ROWDRVR_1.MXN10 NIR1 ROWCLKR1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD12._ROWDRVR_1.MXN11 WLR25 _WD12._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD12._ROWDRVR_1.MXN8 _WD12._ROWDRVR_1.NWL _WD12.ROWSEL NIR1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD12._ROWDRVR_1.MXP12 _WD12._ROWDRVR_1.NWL ROWCLKR1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD12._ROWDRVR_1.MXP13 _WD12._ROWDRVR_1.NWL _WD12.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD12._ROWDRVR_1.MXP7 WLR25 _WD12._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD13.I69.MXNA1 _WD13.ROWSEL NXP0_6 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD13.I69.MXNA2 _WD13.ROWSEL NXP1_0 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD13.I69.MXPA1 _WD13.ROWSEL NXP0_6 _WD13.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD13.I69.MXPA2 _WD13.I69.P1 NXP1_0 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD13._ROWDRVL_0.MXN10 NIL2 ROWCLKL2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD13._ROWDRVL_0.MXN11 WLL26 _WD13._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD13._ROWDRVL_0.MXN8 _WD13._ROWDRVL_0.NWL _WD13.ROWSEL NIL2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD13._ROWDRVL_0.MXP12 _WD13._ROWDRVL_0.NWL ROWCLKL2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD13._ROWDRVL_0.MXP13 _WD13._ROWDRVL_0.NWL _WD13.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD13._ROWDRVL_0.MXP7 WLL26 _WD13._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD13._ROWDRVL_1.MXN10 NIL3 ROWCLKL3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD13._ROWDRVL_1.MXN11 WLL27 _WD13._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD13._ROWDRVL_1.MXN8 _WD13._ROWDRVL_1.NWL _WD13.ROWSEL NIL3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD13._ROWDRVL_1.MXP12 _WD13._ROWDRVL_1.NWL ROWCLKL3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD13._ROWDRVL_1.MXP13 _WD13._ROWDRVL_1.NWL _WD13.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD13._ROWDRVL_1.MXP7 WLL27 _WD13._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD13._ROWDRVR_0.MXN10 NIR2 ROWCLKR2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD13._ROWDRVR_0.MXN11 WLR26 _WD13._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD13._ROWDRVR_0.MXN8 _WD13._ROWDRVR_0.NWL _WD13.ROWSEL NIR2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD13._ROWDRVR_0.MXP12 _WD13._ROWDRVR_0.NWL ROWCLKR2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD13._ROWDRVR_0.MXP13 _WD13._ROWDRVR_0.NWL _WD13.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD13._ROWDRVR_0.MXP7 WLR26 _WD13._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD13._ROWDRVR_1.MXN10 NIR3 ROWCLKR3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD13._ROWDRVR_1.MXN11 WLR27 _WD13._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD13._ROWDRVR_1.MXN8 _WD13._ROWDRVR_1.NWL _WD13.ROWSEL NIR3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD13._ROWDRVR_1.MXP12 _WD13._ROWDRVR_1.NWL ROWCLKR3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD13._ROWDRVR_1.MXP13 _WD13._ROWDRVR_1.NWL _WD13.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD13._ROWDRVR_1.MXP7 WLR27 _WD13._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD14.I69.MXNA1 _WD14.ROWSEL NXP0_7 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD14.I69.MXNA2 _WD14.ROWSEL NXP1_0 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD14.I69.MXPA1 _WD14.ROWSEL NXP0_7 _WD14.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD14.I69.MXPA2 _WD14.I69.P1 NXP1_0 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD14._ROWDRVL_0.MXN10 NIL0 ROWCLKL0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD14._ROWDRVL_0.MXN11 WLL28 _WD14._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD14._ROWDRVL_0.MXN8 _WD14._ROWDRVL_0.NWL _WD14.ROWSEL NIL0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD14._ROWDRVL_0.MXP12 _WD14._ROWDRVL_0.NWL ROWCLKL0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD14._ROWDRVL_0.MXP13 _WD14._ROWDRVL_0.NWL _WD14.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD14._ROWDRVL_0.MXP7 WLL28 _WD14._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD14._ROWDRVL_1.MXN10 NIL1 ROWCLKL1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD14._ROWDRVL_1.MXN11 WLL29 _WD14._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD14._ROWDRVL_1.MXN8 _WD14._ROWDRVL_1.NWL _WD14.ROWSEL NIL1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD14._ROWDRVL_1.MXP12 _WD14._ROWDRVL_1.NWL ROWCLKL1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD14._ROWDRVL_1.MXP13 _WD14._ROWDRVL_1.NWL _WD14.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD14._ROWDRVL_1.MXP7 WLL29 _WD14._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD14._ROWDRVR_0.MXN10 NIR0 ROWCLKR0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD14._ROWDRVR_0.MXN11 WLR28 _WD14._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD14._ROWDRVR_0.MXN8 _WD14._ROWDRVR_0.NWL _WD14.ROWSEL NIR0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD14._ROWDRVR_0.MXP12 _WD14._ROWDRVR_0.NWL ROWCLKR0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD14._ROWDRVR_0.MXP13 _WD14._ROWDRVR_0.NWL _WD14.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD14._ROWDRVR_0.MXP7 WLR28 _WD14._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD14._ROWDRVR_1.MXN10 NIR1 ROWCLKR1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD14._ROWDRVR_1.MXN11 WLR29 _WD14._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD14._ROWDRVR_1.MXN8 _WD14._ROWDRVR_1.NWL _WD14.ROWSEL NIR1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD14._ROWDRVR_1.MXP12 _WD14._ROWDRVR_1.NWL ROWCLKR1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD14._ROWDRVR_1.MXP13 _WD14._ROWDRVR_1.NWL _WD14.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD14._ROWDRVR_1.MXP7 WLR29 _WD14._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD15.I69.MXNA1 _WD15.ROWSEL NXP0_7 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD15.I69.MXNA2 _WD15.ROWSEL NXP1_0 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD15.I69.MXPA1 _WD15.ROWSEL NXP0_7 _WD15.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD15.I69.MXPA2 _WD15.I69.P1 NXP1_0 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD15._ROWDRVL_0.MXN10 NIL2 ROWCLKL2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD15._ROWDRVL_0.MXN11 WLL30 _WD15._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD15._ROWDRVL_0.MXN8 _WD15._ROWDRVL_0.NWL _WD15.ROWSEL NIL2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD15._ROWDRVL_0.MXP12 _WD15._ROWDRVL_0.NWL ROWCLKL2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD15._ROWDRVL_0.MXP13 _WD15._ROWDRVL_0.NWL _WD15.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD15._ROWDRVL_0.MXP7 WLL30 _WD15._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD15._ROWDRVL_1.MXN10 NIL3 ROWCLKL3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD15._ROWDRVL_1.MXN11 WLL31 _WD15._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD15._ROWDRVL_1.MXN8 _WD15._ROWDRVL_1.NWL _WD15.ROWSEL NIL3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD15._ROWDRVL_1.MXP12 _WD15._ROWDRVL_1.NWL ROWCLKL3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD15._ROWDRVL_1.MXP13 _WD15._ROWDRVL_1.NWL _WD15.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD15._ROWDRVL_1.MXP7 WLL31 _WD15._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD15._ROWDRVR_0.MXN10 NIR2 ROWCLKR2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD15._ROWDRVR_0.MXN11 WLR30 _WD15._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD15._ROWDRVR_0.MXN8 _WD15._ROWDRVR_0.NWL _WD15.ROWSEL NIR2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD15._ROWDRVR_0.MXP12 _WD15._ROWDRVR_0.NWL ROWCLKR2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD15._ROWDRVR_0.MXP13 _WD15._ROWDRVR_0.NWL _WD15.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD15._ROWDRVR_0.MXP7 WLR30 _WD15._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD15._ROWDRVR_1.MXN10 NIR3 ROWCLKR3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD15._ROWDRVR_1.MXN11 WLR31 _WD15._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD15._ROWDRVR_1.MXN8 _WD15._ROWDRVR_1.NWL _WD15.ROWSEL NIR3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD15._ROWDRVR_1.MXP12 _WD15._ROWDRVR_1.NWL ROWCLKR3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD15._ROWDRVR_1.MXP13 _WD15._ROWDRVR_1.NWL _WD15.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD15._ROWDRVR_1.MXP7 WLR31 _WD15._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD16.I69.MXNA1 _WD16.ROWSEL NXP0_0 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD16.I69.MXNA2 _WD16.ROWSEL NXP1_1 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD16.I69.MXPA1 _WD16.ROWSEL NXP0_0 _WD16.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD16.I69.MXPA2 _WD16.I69.P1 NXP1_1 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD16._ROWDRVL_0.MXN10 NIL0 ROWCLKL0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD16._ROWDRVL_0.MXN11 WLL32 _WD16._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD16._ROWDRVL_0.MXN8 _WD16._ROWDRVL_0.NWL _WD16.ROWSEL NIL0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD16._ROWDRVL_0.MXP12 _WD16._ROWDRVL_0.NWL ROWCLKL0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD16._ROWDRVL_0.MXP13 _WD16._ROWDRVL_0.NWL _WD16.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD16._ROWDRVL_0.MXP7 WLL32 _WD16._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD16._ROWDRVL_1.MXN10 NIL1 ROWCLKL1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD16._ROWDRVL_1.MXN11 WLL33 _WD16._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD16._ROWDRVL_1.MXN8 _WD16._ROWDRVL_1.NWL _WD16.ROWSEL NIL1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD16._ROWDRVL_1.MXP12 _WD16._ROWDRVL_1.NWL ROWCLKL1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD16._ROWDRVL_1.MXP13 _WD16._ROWDRVL_1.NWL _WD16.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD16._ROWDRVL_1.MXP7 WLL33 _WD16._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD16._ROWDRVR_0.MXN10 NIR0 ROWCLKR0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD16._ROWDRVR_0.MXN11 WLR32 _WD16._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD16._ROWDRVR_0.MXN8 _WD16._ROWDRVR_0.NWL _WD16.ROWSEL NIR0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD16._ROWDRVR_0.MXP12 _WD16._ROWDRVR_0.NWL ROWCLKR0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD16._ROWDRVR_0.MXP13 _WD16._ROWDRVR_0.NWL _WD16.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD16._ROWDRVR_0.MXP7 WLR32 _WD16._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD16._ROWDRVR_1.MXN10 NIR1 ROWCLKR1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD16._ROWDRVR_1.MXN11 WLR33 _WD16._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD16._ROWDRVR_1.MXN8 _WD16._ROWDRVR_1.NWL _WD16.ROWSEL NIR1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD16._ROWDRVR_1.MXP12 _WD16._ROWDRVR_1.NWL ROWCLKR1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD16._ROWDRVR_1.MXP13 _WD16._ROWDRVR_1.NWL _WD16.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD16._ROWDRVR_1.MXP7 WLR33 _WD16._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD17.I69.MXNA1 _WD17.ROWSEL NXP0_0 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD17.I69.MXNA2 _WD17.ROWSEL NXP1_1 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD17.I69.MXPA1 _WD17.ROWSEL NXP0_0 _WD17.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD17.I69.MXPA2 _WD17.I69.P1 NXP1_1 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD17._ROWDRVL_0.MXN10 NIL2 ROWCLKL2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD17._ROWDRVL_0.MXN11 WLL34 _WD17._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD17._ROWDRVL_0.MXN8 _WD17._ROWDRVL_0.NWL _WD17.ROWSEL NIL2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD17._ROWDRVL_0.MXP12 _WD17._ROWDRVL_0.NWL ROWCLKL2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD17._ROWDRVL_0.MXP13 _WD17._ROWDRVL_0.NWL _WD17.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD17._ROWDRVL_0.MXP7 WLL34 _WD17._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD17._ROWDRVL_1.MXN10 NIL3 ROWCLKL3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD17._ROWDRVL_1.MXN11 WLL35 _WD17._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD17._ROWDRVL_1.MXN8 _WD17._ROWDRVL_1.NWL _WD17.ROWSEL NIL3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD17._ROWDRVL_1.MXP12 _WD17._ROWDRVL_1.NWL ROWCLKL3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD17._ROWDRVL_1.MXP13 _WD17._ROWDRVL_1.NWL _WD17.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD17._ROWDRVL_1.MXP7 WLL35 _WD17._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD17._ROWDRVR_0.MXN10 NIR2 ROWCLKR2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD17._ROWDRVR_0.MXN11 WLR34 _WD17._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD17._ROWDRVR_0.MXN8 _WD17._ROWDRVR_0.NWL _WD17.ROWSEL NIR2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD17._ROWDRVR_0.MXP12 _WD17._ROWDRVR_0.NWL ROWCLKR2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD17._ROWDRVR_0.MXP13 _WD17._ROWDRVR_0.NWL _WD17.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD17._ROWDRVR_0.MXP7 WLR34 _WD17._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD17._ROWDRVR_1.MXN10 NIR3 ROWCLKR3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD17._ROWDRVR_1.MXN11 WLR35 _WD17._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD17._ROWDRVR_1.MXN8 _WD17._ROWDRVR_1.NWL _WD17.ROWSEL NIR3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD17._ROWDRVR_1.MXP12 _WD17._ROWDRVR_1.NWL ROWCLKR3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD17._ROWDRVR_1.MXP13 _WD17._ROWDRVR_1.NWL _WD17.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD17._ROWDRVR_1.MXP7 WLR35 _WD17._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD18.I69.MXNA1 _WD18.ROWSEL NXP0_1 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD18.I69.MXNA2 _WD18.ROWSEL NXP1_1 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD18.I69.MXPA1 _WD18.ROWSEL NXP0_1 _WD18.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD18.I69.MXPA2 _WD18.I69.P1 NXP1_1 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD18._ROWDRVL_0.MXN10 NIL0 ROWCLKL0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD18._ROWDRVL_0.MXN11 WLL36 _WD18._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD18._ROWDRVL_0.MXN8 _WD18._ROWDRVL_0.NWL _WD18.ROWSEL NIL0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD18._ROWDRVL_0.MXP12 _WD18._ROWDRVL_0.NWL ROWCLKL0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD18._ROWDRVL_0.MXP13 _WD18._ROWDRVL_0.NWL _WD18.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD18._ROWDRVL_0.MXP7 WLL36 _WD18._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD18._ROWDRVL_1.MXN10 NIL1 ROWCLKL1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD18._ROWDRVL_1.MXN11 WLL37 _WD18._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD18._ROWDRVL_1.MXN8 _WD18._ROWDRVL_1.NWL _WD18.ROWSEL NIL1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD18._ROWDRVL_1.MXP12 _WD18._ROWDRVL_1.NWL ROWCLKL1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD18._ROWDRVL_1.MXP13 _WD18._ROWDRVL_1.NWL _WD18.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD18._ROWDRVL_1.MXP7 WLL37 _WD18._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD18._ROWDRVR_0.MXN10 NIR0 ROWCLKR0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD18._ROWDRVR_0.MXN11 WLR36 _WD18._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD18._ROWDRVR_0.MXN8 _WD18._ROWDRVR_0.NWL _WD18.ROWSEL NIR0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD18._ROWDRVR_0.MXP12 _WD18._ROWDRVR_0.NWL ROWCLKR0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD18._ROWDRVR_0.MXP13 _WD18._ROWDRVR_0.NWL _WD18.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD18._ROWDRVR_0.MXP7 WLR36 _WD18._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD18._ROWDRVR_1.MXN10 NIR1 ROWCLKR1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD18._ROWDRVR_1.MXN11 WLR37 _WD18._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD18._ROWDRVR_1.MXN8 _WD18._ROWDRVR_1.NWL _WD18.ROWSEL NIR1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD18._ROWDRVR_1.MXP12 _WD18._ROWDRVR_1.NWL ROWCLKR1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD18._ROWDRVR_1.MXP13 _WD18._ROWDRVR_1.NWL _WD18.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD18._ROWDRVR_1.MXP7 WLR37 _WD18._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD19.I69.MXNA1 _WD19.ROWSEL NXP0_1 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD19.I69.MXNA2 _WD19.ROWSEL NXP1_1 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD19.I69.MXPA1 _WD19.ROWSEL NXP0_1 _WD19.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD19.I69.MXPA2 _WD19.I69.P1 NXP1_1 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD19._ROWDRVL_0.MXN10 NIL2 ROWCLKL2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD19._ROWDRVL_0.MXN11 WLL38 _WD19._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD19._ROWDRVL_0.MXN8 _WD19._ROWDRVL_0.NWL _WD19.ROWSEL NIL2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD19._ROWDRVL_0.MXP12 _WD19._ROWDRVL_0.NWL ROWCLKL2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD19._ROWDRVL_0.MXP13 _WD19._ROWDRVL_0.NWL _WD19.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD19._ROWDRVL_0.MXP7 WLL38 _WD19._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD19._ROWDRVL_1.MXN10 NIL3 ROWCLKL3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD19._ROWDRVL_1.MXN11 WLL39 _WD19._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD19._ROWDRVL_1.MXN8 _WD19._ROWDRVL_1.NWL _WD19.ROWSEL NIL3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD19._ROWDRVL_1.MXP12 _WD19._ROWDRVL_1.NWL ROWCLKL3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD19._ROWDRVL_1.MXP13 _WD19._ROWDRVL_1.NWL _WD19.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD19._ROWDRVL_1.MXP7 WLL39 _WD19._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD19._ROWDRVR_0.MXN10 NIR2 ROWCLKR2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD19._ROWDRVR_0.MXN11 WLR38 _WD19._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD19._ROWDRVR_0.MXN8 _WD19._ROWDRVR_0.NWL _WD19.ROWSEL NIR2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD19._ROWDRVR_0.MXP12 _WD19._ROWDRVR_0.NWL ROWCLKR2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD19._ROWDRVR_0.MXP13 _WD19._ROWDRVR_0.NWL _WD19.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD19._ROWDRVR_0.MXP7 WLR38 _WD19._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD19._ROWDRVR_1.MXN10 NIR3 ROWCLKR3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD19._ROWDRVR_1.MXN11 WLR39 _WD19._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD19._ROWDRVR_1.MXN8 _WD19._ROWDRVR_1.NWL _WD19.ROWSEL NIR3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD19._ROWDRVR_1.MXP12 _WD19._ROWDRVR_1.NWL ROWCLKR3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD19._ROWDRVR_1.MXP13 _WD19._ROWDRVR_1.NWL _WD19.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD19._ROWDRVR_1.MXP7 WLR39 _WD19._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD2.I69.MXNA1 _WD2.ROWSEL NXP0_1 VSS VPW nfet L=0.016U NF=1 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD2.I69.MXNA2 _WD2.ROWSEL NXP1_0 VSS VPW nfet L=0.016U NF=1 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD2.I69.MXPA1 _WD2.ROWSEL NXP0_1 _WD2.I69.P1 VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD2.I69.MXPA2 _WD2.I69.P1 NXP1_0 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD2._ROWDRVL_0.MXN10 NIL0 ROWCLKL0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD2._ROWDRVL_0.MXN11 WLL4 _WD2._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD2._ROWDRVL_0.MXN8 _WD2._ROWDRVL_0.NWL _WD2.ROWSEL NIL0 VPW nfet L=0.016U
+  NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD2._ROWDRVL_0.MXP12 _WD2._ROWDRVL_0.NWL ROWCLKL0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD2._ROWDRVL_0.MXP13 _WD2._ROWDRVL_0.NWL _WD2.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD2._ROWDRVL_0.MXP7 WLL4 _WD2._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U NF=2
+  NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD2._ROWDRVL_1.MXN10 NIL1 ROWCLKL1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD2._ROWDRVL_1.MXN11 WLL5 _WD2._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD2._ROWDRVL_1.MXN8 _WD2._ROWDRVL_1.NWL _WD2.ROWSEL NIL1 VPW nfet L=0.016U
+  NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD2._ROWDRVL_1.MXP12 _WD2._ROWDRVL_1.NWL ROWCLKL1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD2._ROWDRVL_1.MXP13 _WD2._ROWDRVL_1.NWL _WD2.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD2._ROWDRVL_1.MXP7 WLL5 _WD2._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U NF=2
+  NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD2._ROWDRVR_0.MXN10 NIR0 ROWCLKR0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD2._ROWDRVR_0.MXN11 WLR4 _WD2._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD2._ROWDRVR_0.MXN8 _WD2._ROWDRVR_0.NWL _WD2.ROWSEL NIR0 VPW nfet L=0.016U
+  NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD2._ROWDRVR_0.MXP12 _WD2._ROWDRVR_0.NWL ROWCLKR0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD2._ROWDRVR_0.MXP13 _WD2._ROWDRVR_0.NWL _WD2.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD2._ROWDRVR_0.MXP7 WLR4 _WD2._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U NF=2
+  NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD2._ROWDRVR_1.MXN10 NIR1 ROWCLKR1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD2._ROWDRVR_1.MXN11 WLR5 _WD2._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD2._ROWDRVR_1.MXN8 _WD2._ROWDRVR_1.NWL _WD2.ROWSEL NIR1 VPW nfet L=0.016U
+  NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD2._ROWDRVR_1.MXP12 _WD2._ROWDRVR_1.NWL ROWCLKR1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD2._ROWDRVR_1.MXP13 _WD2._ROWDRVR_1.NWL _WD2.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD2._ROWDRVR_1.MXP7 WLR5 _WD2._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U NF=2
+  NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD20.I69.MXNA1 _WD20.ROWSEL NXP0_2 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD20.I69.MXNA2 _WD20.ROWSEL NXP1_1 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD20.I69.MXPA1 _WD20.ROWSEL NXP0_2 _WD20.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD20.I69.MXPA2 _WD20.I69.P1 NXP1_1 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD20._ROWDRVL_0.MXN10 NIL0 ROWCLKL0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD20._ROWDRVL_0.MXN11 WLL40 _WD20._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD20._ROWDRVL_0.MXN8 _WD20._ROWDRVL_0.NWL _WD20.ROWSEL NIL0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD20._ROWDRVL_0.MXP12 _WD20._ROWDRVL_0.NWL ROWCLKL0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD20._ROWDRVL_0.MXP13 _WD20._ROWDRVL_0.NWL _WD20.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD20._ROWDRVL_0.MXP7 WLL40 _WD20._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD20._ROWDRVL_1.MXN10 NIL1 ROWCLKL1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD20._ROWDRVL_1.MXN11 WLL41 _WD20._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD20._ROWDRVL_1.MXN8 _WD20._ROWDRVL_1.NWL _WD20.ROWSEL NIL1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD20._ROWDRVL_1.MXP12 _WD20._ROWDRVL_1.NWL ROWCLKL1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD20._ROWDRVL_1.MXP13 _WD20._ROWDRVL_1.NWL _WD20.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD20._ROWDRVL_1.MXP7 WLL41 _WD20._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD20._ROWDRVR_0.MXN10 NIR0 ROWCLKR0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD20._ROWDRVR_0.MXN11 WLR40 _WD20._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD20._ROWDRVR_0.MXN8 _WD20._ROWDRVR_0.NWL _WD20.ROWSEL NIR0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD20._ROWDRVR_0.MXP12 _WD20._ROWDRVR_0.NWL ROWCLKR0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD20._ROWDRVR_0.MXP13 _WD20._ROWDRVR_0.NWL _WD20.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD20._ROWDRVR_0.MXP7 WLR40 _WD20._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD20._ROWDRVR_1.MXN10 NIR1 ROWCLKR1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD20._ROWDRVR_1.MXN11 WLR41 _WD20._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD20._ROWDRVR_1.MXN8 _WD20._ROWDRVR_1.NWL _WD20.ROWSEL NIR1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD20._ROWDRVR_1.MXP12 _WD20._ROWDRVR_1.NWL ROWCLKR1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD20._ROWDRVR_1.MXP13 _WD20._ROWDRVR_1.NWL _WD20.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD20._ROWDRVR_1.MXP7 WLR41 _WD20._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD21.I69.MXNA1 _WD21.ROWSEL NXP0_2 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD21.I69.MXNA2 _WD21.ROWSEL NXP1_1 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD21.I69.MXPA1 _WD21.ROWSEL NXP0_2 _WD21.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD21.I69.MXPA2 _WD21.I69.P1 NXP1_1 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD21._ROWDRVL_0.MXN10 NIL2 ROWCLKL2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD21._ROWDRVL_0.MXN11 WLL42 _WD21._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD21._ROWDRVL_0.MXN8 _WD21._ROWDRVL_0.NWL _WD21.ROWSEL NIL2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD21._ROWDRVL_0.MXP12 _WD21._ROWDRVL_0.NWL ROWCLKL2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD21._ROWDRVL_0.MXP13 _WD21._ROWDRVL_0.NWL _WD21.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD21._ROWDRVL_0.MXP7 WLL42 _WD21._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD21._ROWDRVL_1.MXN10 NIL3 ROWCLKL3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD21._ROWDRVL_1.MXN11 WLL43 _WD21._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD21._ROWDRVL_1.MXN8 _WD21._ROWDRVL_1.NWL _WD21.ROWSEL NIL3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD21._ROWDRVL_1.MXP12 _WD21._ROWDRVL_1.NWL ROWCLKL3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD21._ROWDRVL_1.MXP13 _WD21._ROWDRVL_1.NWL _WD21.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD21._ROWDRVL_1.MXP7 WLL43 _WD21._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD21._ROWDRVR_0.MXN10 NIR2 ROWCLKR2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD21._ROWDRVR_0.MXN11 WLR42 _WD21._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD21._ROWDRVR_0.MXN8 _WD21._ROWDRVR_0.NWL _WD21.ROWSEL NIR2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD21._ROWDRVR_0.MXP12 _WD21._ROWDRVR_0.NWL ROWCLKR2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD21._ROWDRVR_0.MXP13 _WD21._ROWDRVR_0.NWL _WD21.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD21._ROWDRVR_0.MXP7 WLR42 _WD21._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD21._ROWDRVR_1.MXN10 NIR3 ROWCLKR3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD21._ROWDRVR_1.MXN11 WLR43 _WD21._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD21._ROWDRVR_1.MXN8 _WD21._ROWDRVR_1.NWL _WD21.ROWSEL NIR3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD21._ROWDRVR_1.MXP12 _WD21._ROWDRVR_1.NWL ROWCLKR3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD21._ROWDRVR_1.MXP13 _WD21._ROWDRVR_1.NWL _WD21.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD21._ROWDRVR_1.MXP7 WLR43 _WD21._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD22.I69.MXNA1 _WD22.ROWSEL NXP0_3 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD22.I69.MXNA2 _WD22.ROWSEL NXP1_1 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD22.I69.MXPA1 _WD22.ROWSEL NXP0_3 _WD22.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD22.I69.MXPA2 _WD22.I69.P1 NXP1_1 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD22._ROWDRVL_0.MXN10 NIL0 ROWCLKL0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD22._ROWDRVL_0.MXN11 WLL44 _WD22._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD22._ROWDRVL_0.MXN8 _WD22._ROWDRVL_0.NWL _WD22.ROWSEL NIL0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD22._ROWDRVL_0.MXP12 _WD22._ROWDRVL_0.NWL ROWCLKL0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD22._ROWDRVL_0.MXP13 _WD22._ROWDRVL_0.NWL _WD22.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD22._ROWDRVL_0.MXP7 WLL44 _WD22._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD22._ROWDRVL_1.MXN10 NIL1 ROWCLKL1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD22._ROWDRVL_1.MXN11 WLL45 _WD22._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD22._ROWDRVL_1.MXN8 _WD22._ROWDRVL_1.NWL _WD22.ROWSEL NIL1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD22._ROWDRVL_1.MXP12 _WD22._ROWDRVL_1.NWL ROWCLKL1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD22._ROWDRVL_1.MXP13 _WD22._ROWDRVL_1.NWL _WD22.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD22._ROWDRVL_1.MXP7 WLL45 _WD22._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD22._ROWDRVR_0.MXN10 NIR0 ROWCLKR0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD22._ROWDRVR_0.MXN11 WLR44 _WD22._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD22._ROWDRVR_0.MXN8 _WD22._ROWDRVR_0.NWL _WD22.ROWSEL NIR0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD22._ROWDRVR_0.MXP12 _WD22._ROWDRVR_0.NWL ROWCLKR0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD22._ROWDRVR_0.MXP13 _WD22._ROWDRVR_0.NWL _WD22.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD22._ROWDRVR_0.MXP7 WLR44 _WD22._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD22._ROWDRVR_1.MXN10 NIR1 ROWCLKR1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD22._ROWDRVR_1.MXN11 WLR45 _WD22._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD22._ROWDRVR_1.MXN8 _WD22._ROWDRVR_1.NWL _WD22.ROWSEL NIR1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD22._ROWDRVR_1.MXP12 _WD22._ROWDRVR_1.NWL ROWCLKR1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD22._ROWDRVR_1.MXP13 _WD22._ROWDRVR_1.NWL _WD22.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD22._ROWDRVR_1.MXP7 WLR45 _WD22._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD23.I69.MXNA1 _WD23.ROWSEL NXP0_3 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD23.I69.MXNA2 _WD23.ROWSEL NXP1_1 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD23.I69.MXPA1 _WD23.ROWSEL NXP0_3 _WD23.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD23.I69.MXPA2 _WD23.I69.P1 NXP1_1 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD23._ROWDRVL_0.MXN10 NIL2 ROWCLKL2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD23._ROWDRVL_0.MXN11 WLL46 _WD23._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD23._ROWDRVL_0.MXN8 _WD23._ROWDRVL_0.NWL _WD23.ROWSEL NIL2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD23._ROWDRVL_0.MXP12 _WD23._ROWDRVL_0.NWL ROWCLKL2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD23._ROWDRVL_0.MXP13 _WD23._ROWDRVL_0.NWL _WD23.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD23._ROWDRVL_0.MXP7 WLL46 _WD23._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD23._ROWDRVL_1.MXN10 NIL3 ROWCLKL3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD23._ROWDRVL_1.MXN11 WLL47 _WD23._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD23._ROWDRVL_1.MXN8 _WD23._ROWDRVL_1.NWL _WD23.ROWSEL NIL3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD23._ROWDRVL_1.MXP12 _WD23._ROWDRVL_1.NWL ROWCLKL3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD23._ROWDRVL_1.MXP13 _WD23._ROWDRVL_1.NWL _WD23.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD23._ROWDRVL_1.MXP7 WLL47 _WD23._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD23._ROWDRVR_0.MXN10 NIR2 ROWCLKR2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD23._ROWDRVR_0.MXN11 WLR46 _WD23._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD23._ROWDRVR_0.MXN8 _WD23._ROWDRVR_0.NWL _WD23.ROWSEL NIR2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD23._ROWDRVR_0.MXP12 _WD23._ROWDRVR_0.NWL ROWCLKR2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD23._ROWDRVR_0.MXP13 _WD23._ROWDRVR_0.NWL _WD23.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD23._ROWDRVR_0.MXP7 WLR46 _WD23._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD23._ROWDRVR_1.MXN10 NIR3 ROWCLKR3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD23._ROWDRVR_1.MXN11 WLR47 _WD23._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD23._ROWDRVR_1.MXN8 _WD23._ROWDRVR_1.NWL _WD23.ROWSEL NIR3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD23._ROWDRVR_1.MXP12 _WD23._ROWDRVR_1.NWL ROWCLKR3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD23._ROWDRVR_1.MXP13 _WD23._ROWDRVR_1.NWL _WD23.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD23._ROWDRVR_1.MXP7 WLR47 _WD23._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD24.I69.MXNA1 _WD24.ROWSEL NXP0_4 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD24.I69.MXNA2 _WD24.ROWSEL NXP1_1 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD24.I69.MXPA1 _WD24.ROWSEL NXP0_4 _WD24.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD24.I69.MXPA2 _WD24.I69.P1 NXP1_1 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD24._ROWDRVL_0.MXN10 NIL0 ROWCLKL0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD24._ROWDRVL_0.MXN11 WLL48 _WD24._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD24._ROWDRVL_0.MXN8 _WD24._ROWDRVL_0.NWL _WD24.ROWSEL NIL0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD24._ROWDRVL_0.MXP12 _WD24._ROWDRVL_0.NWL ROWCLKL0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD24._ROWDRVL_0.MXP13 _WD24._ROWDRVL_0.NWL _WD24.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD24._ROWDRVL_0.MXP7 WLL48 _WD24._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD24._ROWDRVL_1.MXN10 NIL1 ROWCLKL1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD24._ROWDRVL_1.MXN11 WLL49 _WD24._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD24._ROWDRVL_1.MXN8 _WD24._ROWDRVL_1.NWL _WD24.ROWSEL NIL1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD24._ROWDRVL_1.MXP12 _WD24._ROWDRVL_1.NWL ROWCLKL1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD24._ROWDRVL_1.MXP13 _WD24._ROWDRVL_1.NWL _WD24.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD24._ROWDRVL_1.MXP7 WLL49 _WD24._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD24._ROWDRVR_0.MXN10 NIR0 ROWCLKR0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD24._ROWDRVR_0.MXN11 WLR48 _WD24._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD24._ROWDRVR_0.MXN8 _WD24._ROWDRVR_0.NWL _WD24.ROWSEL NIR0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD24._ROWDRVR_0.MXP12 _WD24._ROWDRVR_0.NWL ROWCLKR0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD24._ROWDRVR_0.MXP13 _WD24._ROWDRVR_0.NWL _WD24.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD24._ROWDRVR_0.MXP7 WLR48 _WD24._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD24._ROWDRVR_1.MXN10 NIR1 ROWCLKR1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD24._ROWDRVR_1.MXN11 WLR49 _WD24._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD24._ROWDRVR_1.MXN8 _WD24._ROWDRVR_1.NWL _WD24.ROWSEL NIR1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD24._ROWDRVR_1.MXP12 _WD24._ROWDRVR_1.NWL ROWCLKR1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD24._ROWDRVR_1.MXP13 _WD24._ROWDRVR_1.NWL _WD24.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD24._ROWDRVR_1.MXP7 WLR49 _WD24._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD25.I69.MXNA1 _WD25.ROWSEL NXP0_4 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD25.I69.MXNA2 _WD25.ROWSEL NXP1_1 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD25.I69.MXPA1 _WD25.ROWSEL NXP0_4 _WD25.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD25.I69.MXPA2 _WD25.I69.P1 NXP1_1 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD25._ROWDRVL_0.MXN10 NIL2 ROWCLKL2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD25._ROWDRVL_0.MXN11 WLL50 _WD25._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD25._ROWDRVL_0.MXN8 _WD25._ROWDRVL_0.NWL _WD25.ROWSEL NIL2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD25._ROWDRVL_0.MXP12 _WD25._ROWDRVL_0.NWL ROWCLKL2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD25._ROWDRVL_0.MXP13 _WD25._ROWDRVL_0.NWL _WD25.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD25._ROWDRVL_0.MXP7 WLL50 _WD25._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD25._ROWDRVL_1.MXN10 NIL3 ROWCLKL3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD25._ROWDRVL_1.MXN11 WLL51 _WD25._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD25._ROWDRVL_1.MXN8 _WD25._ROWDRVL_1.NWL _WD25.ROWSEL NIL3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD25._ROWDRVL_1.MXP12 _WD25._ROWDRVL_1.NWL ROWCLKL3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD25._ROWDRVL_1.MXP13 _WD25._ROWDRVL_1.NWL _WD25.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD25._ROWDRVL_1.MXP7 WLL51 _WD25._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD25._ROWDRVR_0.MXN10 NIR2 ROWCLKR2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD25._ROWDRVR_0.MXN11 WLR50 _WD25._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD25._ROWDRVR_0.MXN8 _WD25._ROWDRVR_0.NWL _WD25.ROWSEL NIR2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD25._ROWDRVR_0.MXP12 _WD25._ROWDRVR_0.NWL ROWCLKR2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD25._ROWDRVR_0.MXP13 _WD25._ROWDRVR_0.NWL _WD25.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD25._ROWDRVR_0.MXP7 WLR50 _WD25._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD25._ROWDRVR_1.MXN10 NIR3 ROWCLKR3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD25._ROWDRVR_1.MXN11 WLR51 _WD25._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD25._ROWDRVR_1.MXN8 _WD25._ROWDRVR_1.NWL _WD25.ROWSEL NIR3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD25._ROWDRVR_1.MXP12 _WD25._ROWDRVR_1.NWL ROWCLKR3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD25._ROWDRVR_1.MXP13 _WD25._ROWDRVR_1.NWL _WD25.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD25._ROWDRVR_1.MXP7 WLR51 _WD25._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD26.I69.MXNA1 _WD26.ROWSEL NXP0_5 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD26.I69.MXNA2 _WD26.ROWSEL NXP1_1 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD26.I69.MXPA1 _WD26.ROWSEL NXP0_5 _WD26.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD26.I69.MXPA2 _WD26.I69.P1 NXP1_1 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD26._ROWDRVL_0.MXN10 NIL0 ROWCLKL0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD26._ROWDRVL_0.MXN11 WLL52 _WD26._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD26._ROWDRVL_0.MXN8 _WD26._ROWDRVL_0.NWL _WD26.ROWSEL NIL0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD26._ROWDRVL_0.MXP12 _WD26._ROWDRVL_0.NWL ROWCLKL0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD26._ROWDRVL_0.MXP13 _WD26._ROWDRVL_0.NWL _WD26.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD26._ROWDRVL_0.MXP7 WLL52 _WD26._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD26._ROWDRVL_1.MXN10 NIL1 ROWCLKL1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD26._ROWDRVL_1.MXN11 WLL53 _WD26._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD26._ROWDRVL_1.MXN8 _WD26._ROWDRVL_1.NWL _WD26.ROWSEL NIL1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD26._ROWDRVL_1.MXP12 _WD26._ROWDRVL_1.NWL ROWCLKL1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD26._ROWDRVL_1.MXP13 _WD26._ROWDRVL_1.NWL _WD26.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD26._ROWDRVL_1.MXP7 WLL53 _WD26._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD26._ROWDRVR_0.MXN10 NIR0 ROWCLKR0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD26._ROWDRVR_0.MXN11 WLR52 _WD26._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD26._ROWDRVR_0.MXN8 _WD26._ROWDRVR_0.NWL _WD26.ROWSEL NIR0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD26._ROWDRVR_0.MXP12 _WD26._ROWDRVR_0.NWL ROWCLKR0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD26._ROWDRVR_0.MXP13 _WD26._ROWDRVR_0.NWL _WD26.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD26._ROWDRVR_0.MXP7 WLR52 _WD26._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD26._ROWDRVR_1.MXN10 NIR1 ROWCLKR1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD26._ROWDRVR_1.MXN11 WLR53 _WD26._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD26._ROWDRVR_1.MXN8 _WD26._ROWDRVR_1.NWL _WD26.ROWSEL NIR1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD26._ROWDRVR_1.MXP12 _WD26._ROWDRVR_1.NWL ROWCLKR1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD26._ROWDRVR_1.MXP13 _WD26._ROWDRVR_1.NWL _WD26.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD26._ROWDRVR_1.MXP7 WLR53 _WD26._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD27.I69.MXNA1 _WD27.ROWSEL NXP0_5 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD27.I69.MXNA2 _WD27.ROWSEL NXP1_1 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD27.I69.MXPA1 _WD27.ROWSEL NXP0_5 _WD27.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD27.I69.MXPA2 _WD27.I69.P1 NXP1_1 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD27._ROWDRVL_0.MXN10 NIL2 ROWCLKL2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD27._ROWDRVL_0.MXN11 WLL54 _WD27._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD27._ROWDRVL_0.MXN8 _WD27._ROWDRVL_0.NWL _WD27.ROWSEL NIL2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD27._ROWDRVL_0.MXP12 _WD27._ROWDRVL_0.NWL ROWCLKL2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD27._ROWDRVL_0.MXP13 _WD27._ROWDRVL_0.NWL _WD27.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD27._ROWDRVL_0.MXP7 WLL54 _WD27._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD27._ROWDRVL_1.MXN10 NIL3 ROWCLKL3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD27._ROWDRVL_1.MXN11 WLL55 _WD27._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD27._ROWDRVL_1.MXN8 _WD27._ROWDRVL_1.NWL _WD27.ROWSEL NIL3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD27._ROWDRVL_1.MXP12 _WD27._ROWDRVL_1.NWL ROWCLKL3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD27._ROWDRVL_1.MXP13 _WD27._ROWDRVL_1.NWL _WD27.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD27._ROWDRVL_1.MXP7 WLL55 _WD27._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD27._ROWDRVR_0.MXN10 NIR2 ROWCLKR2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD27._ROWDRVR_0.MXN11 WLR54 _WD27._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD27._ROWDRVR_0.MXN8 _WD27._ROWDRVR_0.NWL _WD27.ROWSEL NIR2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD27._ROWDRVR_0.MXP12 _WD27._ROWDRVR_0.NWL ROWCLKR2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD27._ROWDRVR_0.MXP13 _WD27._ROWDRVR_0.NWL _WD27.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD27._ROWDRVR_0.MXP7 WLR54 _WD27._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD27._ROWDRVR_1.MXN10 NIR3 ROWCLKR3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD27._ROWDRVR_1.MXN11 WLR55 _WD27._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD27._ROWDRVR_1.MXN8 _WD27._ROWDRVR_1.NWL _WD27.ROWSEL NIR3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD27._ROWDRVR_1.MXP12 _WD27._ROWDRVR_1.NWL ROWCLKR3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD27._ROWDRVR_1.MXP13 _WD27._ROWDRVR_1.NWL _WD27.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD27._ROWDRVR_1.MXP7 WLR55 _WD27._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD28.I69.MXNA1 _WD28.ROWSEL NXP0_6 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD28.I69.MXNA2 _WD28.ROWSEL NXP1_1 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD28.I69.MXPA1 _WD28.ROWSEL NXP0_6 _WD28.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD28.I69.MXPA2 _WD28.I69.P1 NXP1_1 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD28._ROWDRVL_0.MXN10 NIL0 ROWCLKL0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD28._ROWDRVL_0.MXN11 WLL56 _WD28._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD28._ROWDRVL_0.MXN8 _WD28._ROWDRVL_0.NWL _WD28.ROWSEL NIL0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD28._ROWDRVL_0.MXP12 _WD28._ROWDRVL_0.NWL ROWCLKL0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD28._ROWDRVL_0.MXP13 _WD28._ROWDRVL_0.NWL _WD28.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD28._ROWDRVL_0.MXP7 WLL56 _WD28._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD28._ROWDRVL_1.MXN10 NIL1 ROWCLKL1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD28._ROWDRVL_1.MXN11 WLL57 _WD28._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD28._ROWDRVL_1.MXN8 _WD28._ROWDRVL_1.NWL _WD28.ROWSEL NIL1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD28._ROWDRVL_1.MXP12 _WD28._ROWDRVL_1.NWL ROWCLKL1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD28._ROWDRVL_1.MXP13 _WD28._ROWDRVL_1.NWL _WD28.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD28._ROWDRVL_1.MXP7 WLL57 _WD28._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD28._ROWDRVR_0.MXN10 NIR0 ROWCLKR0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD28._ROWDRVR_0.MXN11 WLR56 _WD28._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD28._ROWDRVR_0.MXN8 _WD28._ROWDRVR_0.NWL _WD28.ROWSEL NIR0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD28._ROWDRVR_0.MXP12 _WD28._ROWDRVR_0.NWL ROWCLKR0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD28._ROWDRVR_0.MXP13 _WD28._ROWDRVR_0.NWL _WD28.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD28._ROWDRVR_0.MXP7 WLR56 _WD28._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD28._ROWDRVR_1.MXN10 NIR1 ROWCLKR1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD28._ROWDRVR_1.MXN11 WLR57 _WD28._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD28._ROWDRVR_1.MXN8 _WD28._ROWDRVR_1.NWL _WD28.ROWSEL NIR1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD28._ROWDRVR_1.MXP12 _WD28._ROWDRVR_1.NWL ROWCLKR1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD28._ROWDRVR_1.MXP13 _WD28._ROWDRVR_1.NWL _WD28.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD28._ROWDRVR_1.MXP7 WLR57 _WD28._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD29.I69.MXNA1 _WD29.ROWSEL NXP0_6 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD29.I69.MXNA2 _WD29.ROWSEL NXP1_1 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD29.I69.MXPA1 _WD29.ROWSEL NXP0_6 _WD29.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD29.I69.MXPA2 _WD29.I69.P1 NXP1_1 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD29._ROWDRVL_0.MXN10 NIL2 ROWCLKL2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD29._ROWDRVL_0.MXN11 WLL58 _WD29._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD29._ROWDRVL_0.MXN8 _WD29._ROWDRVL_0.NWL _WD29.ROWSEL NIL2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD29._ROWDRVL_0.MXP12 _WD29._ROWDRVL_0.NWL ROWCLKL2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD29._ROWDRVL_0.MXP13 _WD29._ROWDRVL_0.NWL _WD29.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD29._ROWDRVL_0.MXP7 WLL58 _WD29._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD29._ROWDRVL_1.MXN10 NIL3 ROWCLKL3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD29._ROWDRVL_1.MXN11 WLL59 _WD29._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD29._ROWDRVL_1.MXN8 _WD29._ROWDRVL_1.NWL _WD29.ROWSEL NIL3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD29._ROWDRVL_1.MXP12 _WD29._ROWDRVL_1.NWL ROWCLKL3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD29._ROWDRVL_1.MXP13 _WD29._ROWDRVL_1.NWL _WD29.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD29._ROWDRVL_1.MXP7 WLL59 _WD29._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD29._ROWDRVR_0.MXN10 NIR2 ROWCLKR2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD29._ROWDRVR_0.MXN11 WLR58 _WD29._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD29._ROWDRVR_0.MXN8 _WD29._ROWDRVR_0.NWL _WD29.ROWSEL NIR2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD29._ROWDRVR_0.MXP12 _WD29._ROWDRVR_0.NWL ROWCLKR2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD29._ROWDRVR_0.MXP13 _WD29._ROWDRVR_0.NWL _WD29.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD29._ROWDRVR_0.MXP7 WLR58 _WD29._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD29._ROWDRVR_1.MXN10 NIR3 ROWCLKR3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD29._ROWDRVR_1.MXN11 WLR59 _WD29._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD29._ROWDRVR_1.MXN8 _WD29._ROWDRVR_1.NWL _WD29.ROWSEL NIR3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD29._ROWDRVR_1.MXP12 _WD29._ROWDRVR_1.NWL ROWCLKR3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD29._ROWDRVR_1.MXP13 _WD29._ROWDRVR_1.NWL _WD29.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD29._ROWDRVR_1.MXP7 WLR59 _WD29._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD3.I69.MXNA1 _WD3.ROWSEL NXP0_1 VSS VPW nfet L=0.016U NF=1 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD3.I69.MXNA2 _WD3.ROWSEL NXP1_0 VSS VPW nfet L=0.016U NF=1 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD3.I69.MXPA1 _WD3.ROWSEL NXP0_1 _WD3.I69.P1 VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD3.I69.MXPA2 _WD3.I69.P1 NXP1_0 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD3._ROWDRVL_0.MXN10 NIL2 ROWCLKL2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD3._ROWDRVL_0.MXN11 WLL6 _WD3._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD3._ROWDRVL_0.MXN8 _WD3._ROWDRVL_0.NWL _WD3.ROWSEL NIL2 VPW nfet L=0.016U
+  NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD3._ROWDRVL_0.MXP12 _WD3._ROWDRVL_0.NWL ROWCLKL2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD3._ROWDRVL_0.MXP13 _WD3._ROWDRVL_0.NWL _WD3.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD3._ROWDRVL_0.MXP7 WLL6 _WD3._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U NF=2
+  NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD3._ROWDRVL_1.MXN10 NIL3 ROWCLKL3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD3._ROWDRVL_1.MXN11 WLL7 _WD3._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD3._ROWDRVL_1.MXN8 _WD3._ROWDRVL_1.NWL _WD3.ROWSEL NIL3 VPW nfet L=0.016U
+  NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD3._ROWDRVL_1.MXP12 _WD3._ROWDRVL_1.NWL ROWCLKL3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD3._ROWDRVL_1.MXP13 _WD3._ROWDRVL_1.NWL _WD3.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD3._ROWDRVL_1.MXP7 WLL7 _WD3._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U NF=2
+  NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD3._ROWDRVR_0.MXN10 NIR2 ROWCLKR2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD3._ROWDRVR_0.MXN11 WLR6 _WD3._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD3._ROWDRVR_0.MXN8 _WD3._ROWDRVR_0.NWL _WD3.ROWSEL NIR2 VPW nfet L=0.016U
+  NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD3._ROWDRVR_0.MXP12 _WD3._ROWDRVR_0.NWL ROWCLKR2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD3._ROWDRVR_0.MXP13 _WD3._ROWDRVR_0.NWL _WD3.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD3._ROWDRVR_0.MXP7 WLR6 _WD3._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U NF=2
+  NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD3._ROWDRVR_1.MXN10 NIR3 ROWCLKR3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD3._ROWDRVR_1.MXN11 WLR7 _WD3._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD3._ROWDRVR_1.MXN8 _WD3._ROWDRVR_1.NWL _WD3.ROWSEL NIR3 VPW nfet L=0.016U
+  NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD3._ROWDRVR_1.MXP12 _WD3._ROWDRVR_1.NWL ROWCLKR3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD3._ROWDRVR_1.MXP13 _WD3._ROWDRVR_1.NWL _WD3.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD3._ROWDRVR_1.MXP7 WLR7 _WD3._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U NF=2
+  NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD30.I69.MXNA1 _WD30.ROWSEL NXP0_7 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD30.I69.MXNA2 _WD30.ROWSEL NXP1_1 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD30.I69.MXPA1 _WD30.ROWSEL NXP0_7 _WD30.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD30.I69.MXPA2 _WD30.I69.P1 NXP1_1 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD30._ROWDRVL_0.MXN10 NIL0 ROWCLKL0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD30._ROWDRVL_0.MXN11 WLL60 _WD30._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD30._ROWDRVL_0.MXN8 _WD30._ROWDRVL_0.NWL _WD30.ROWSEL NIL0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD30._ROWDRVL_0.MXP12 _WD30._ROWDRVL_0.NWL ROWCLKL0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD30._ROWDRVL_0.MXP13 _WD30._ROWDRVL_0.NWL _WD30.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD30._ROWDRVL_0.MXP7 WLL60 _WD30._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD30._ROWDRVL_1.MXN10 NIL1 ROWCLKL1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD30._ROWDRVL_1.MXN11 WLL61 _WD30._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD30._ROWDRVL_1.MXN8 _WD30._ROWDRVL_1.NWL _WD30.ROWSEL NIL1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD30._ROWDRVL_1.MXP12 _WD30._ROWDRVL_1.NWL ROWCLKL1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD30._ROWDRVL_1.MXP13 _WD30._ROWDRVL_1.NWL _WD30.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD30._ROWDRVL_1.MXP7 WLL61 _WD30._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD30._ROWDRVR_0.MXN10 NIR0 ROWCLKR0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD30._ROWDRVR_0.MXN11 WLR60 _WD30._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD30._ROWDRVR_0.MXN8 _WD30._ROWDRVR_0.NWL _WD30.ROWSEL NIR0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD30._ROWDRVR_0.MXP12 _WD30._ROWDRVR_0.NWL ROWCLKR0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD30._ROWDRVR_0.MXP13 _WD30._ROWDRVR_0.NWL _WD30.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD30._ROWDRVR_0.MXP7 WLR60 _WD30._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD30._ROWDRVR_1.MXN10 NIR1 ROWCLKR1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD30._ROWDRVR_1.MXN11 WLR61 _WD30._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD30._ROWDRVR_1.MXN8 _WD30._ROWDRVR_1.NWL _WD30.ROWSEL NIR1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD30._ROWDRVR_1.MXP12 _WD30._ROWDRVR_1.NWL ROWCLKR1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD30._ROWDRVR_1.MXP13 _WD30._ROWDRVR_1.NWL _WD30.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD30._ROWDRVR_1.MXP7 WLR61 _WD30._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD31.I69.MXNA1 _WD31.ROWSEL NXP0_7 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD31.I69.MXNA2 _WD31.ROWSEL NXP1_1 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD31.I69.MXPA1 _WD31.ROWSEL NXP0_7 _WD31.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD31.I69.MXPA2 _WD31.I69.P1 NXP1_1 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD31._ROWDRVL_0.MXN10 NIL2 ROWCLKL2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD31._ROWDRVL_0.MXN11 WLL62 _WD31._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD31._ROWDRVL_0.MXN8 _WD31._ROWDRVL_0.NWL _WD31.ROWSEL NIL2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD31._ROWDRVL_0.MXP12 _WD31._ROWDRVL_0.NWL ROWCLKL2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD31._ROWDRVL_0.MXP13 _WD31._ROWDRVL_0.NWL _WD31.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD31._ROWDRVL_0.MXP7 WLL62 _WD31._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD31._ROWDRVL_1.MXN10 NIL3 ROWCLKL3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD31._ROWDRVL_1.MXN11 WLL63 _WD31._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD31._ROWDRVL_1.MXN8 _WD31._ROWDRVL_1.NWL _WD31.ROWSEL NIL3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD31._ROWDRVL_1.MXP12 _WD31._ROWDRVL_1.NWL ROWCLKL3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD31._ROWDRVL_1.MXP13 _WD31._ROWDRVL_1.NWL _WD31.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD31._ROWDRVL_1.MXP7 WLL63 _WD31._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD31._ROWDRVR_0.MXN10 NIR2 ROWCLKR2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD31._ROWDRVR_0.MXN11 WLR62 _WD31._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD31._ROWDRVR_0.MXN8 _WD31._ROWDRVR_0.NWL _WD31.ROWSEL NIR2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD31._ROWDRVR_0.MXP12 _WD31._ROWDRVR_0.NWL ROWCLKR2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD31._ROWDRVR_0.MXP13 _WD31._ROWDRVR_0.NWL _WD31.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD31._ROWDRVR_0.MXP7 WLR62 _WD31._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD31._ROWDRVR_1.MXN10 NIR3 ROWCLKR3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD31._ROWDRVR_1.MXN11 WLR63 _WD31._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD31._ROWDRVR_1.MXN8 _WD31._ROWDRVR_1.NWL _WD31.ROWSEL NIR3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD31._ROWDRVR_1.MXP12 _WD31._ROWDRVR_1.NWL ROWCLKR3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD31._ROWDRVR_1.MXP13 _WD31._ROWDRVR_1.NWL _WD31.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD31._ROWDRVR_1.MXP7 WLR63 _WD31._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD32.I69.MXNA1 _WD32.ROWSEL NXP0_0 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD32.I69.MXNA2 _WD32.ROWSEL NXP1_2 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD32.I69.MXPA1 _WD32.ROWSEL NXP0_0 _WD32.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD32.I69.MXPA2 _WD32.I69.P1 NXP1_2 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD32._ROWDRVL_0.MXN10 NIL0 ROWCLKL0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD32._ROWDRVL_0.MXN11 WLL64 _WD32._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD32._ROWDRVL_0.MXN8 _WD32._ROWDRVL_0.NWL _WD32.ROWSEL NIL0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD32._ROWDRVL_0.MXP12 _WD32._ROWDRVL_0.NWL ROWCLKL0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD32._ROWDRVL_0.MXP13 _WD32._ROWDRVL_0.NWL _WD32.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD32._ROWDRVL_0.MXP7 WLL64 _WD32._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD32._ROWDRVL_1.MXN10 NIL1 ROWCLKL1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD32._ROWDRVL_1.MXN11 WLL65 _WD32._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD32._ROWDRVL_1.MXN8 _WD32._ROWDRVL_1.NWL _WD32.ROWSEL NIL1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD32._ROWDRVL_1.MXP12 _WD32._ROWDRVL_1.NWL ROWCLKL1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD32._ROWDRVL_1.MXP13 _WD32._ROWDRVL_1.NWL _WD32.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD32._ROWDRVL_1.MXP7 WLL65 _WD32._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD32._ROWDRVR_0.MXN10 NIR0 ROWCLKR0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD32._ROWDRVR_0.MXN11 WLR64 _WD32._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD32._ROWDRVR_0.MXN8 _WD32._ROWDRVR_0.NWL _WD32.ROWSEL NIR0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD32._ROWDRVR_0.MXP12 _WD32._ROWDRVR_0.NWL ROWCLKR0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD32._ROWDRVR_0.MXP13 _WD32._ROWDRVR_0.NWL _WD32.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD32._ROWDRVR_0.MXP7 WLR64 _WD32._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD32._ROWDRVR_1.MXN10 NIR1 ROWCLKR1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD32._ROWDRVR_1.MXN11 WLR65 _WD32._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD32._ROWDRVR_1.MXN8 _WD32._ROWDRVR_1.NWL _WD32.ROWSEL NIR1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD32._ROWDRVR_1.MXP12 _WD32._ROWDRVR_1.NWL ROWCLKR1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD32._ROWDRVR_1.MXP13 _WD32._ROWDRVR_1.NWL _WD32.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD32._ROWDRVR_1.MXP7 WLR65 _WD32._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD33.I69.MXNA1 _WD33.ROWSEL NXP0_0 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD33.I69.MXNA2 _WD33.ROWSEL NXP1_2 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD33.I69.MXPA1 _WD33.ROWSEL NXP0_0 _WD33.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD33.I69.MXPA2 _WD33.I69.P1 NXP1_2 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD33._ROWDRVL_0.MXN10 NIL2 ROWCLKL2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD33._ROWDRVL_0.MXN11 WLL66 _WD33._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD33._ROWDRVL_0.MXN8 _WD33._ROWDRVL_0.NWL _WD33.ROWSEL NIL2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD33._ROWDRVL_0.MXP12 _WD33._ROWDRVL_0.NWL ROWCLKL2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD33._ROWDRVL_0.MXP13 _WD33._ROWDRVL_0.NWL _WD33.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD33._ROWDRVL_0.MXP7 WLL66 _WD33._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD33._ROWDRVL_1.MXN10 NIL3 ROWCLKL3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD33._ROWDRVL_1.MXN11 WLL67 _WD33._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD33._ROWDRVL_1.MXN8 _WD33._ROWDRVL_1.NWL _WD33.ROWSEL NIL3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD33._ROWDRVL_1.MXP12 _WD33._ROWDRVL_1.NWL ROWCLKL3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD33._ROWDRVL_1.MXP13 _WD33._ROWDRVL_1.NWL _WD33.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD33._ROWDRVL_1.MXP7 WLL67 _WD33._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD33._ROWDRVR_0.MXN10 NIR2 ROWCLKR2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD33._ROWDRVR_0.MXN11 WLR66 _WD33._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD33._ROWDRVR_0.MXN8 _WD33._ROWDRVR_0.NWL _WD33.ROWSEL NIR2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD33._ROWDRVR_0.MXP12 _WD33._ROWDRVR_0.NWL ROWCLKR2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD33._ROWDRVR_0.MXP13 _WD33._ROWDRVR_0.NWL _WD33.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD33._ROWDRVR_0.MXP7 WLR66 _WD33._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD33._ROWDRVR_1.MXN10 NIR3 ROWCLKR3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD33._ROWDRVR_1.MXN11 WLR67 _WD33._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD33._ROWDRVR_1.MXN8 _WD33._ROWDRVR_1.NWL _WD33.ROWSEL NIR3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD33._ROWDRVR_1.MXP12 _WD33._ROWDRVR_1.NWL ROWCLKR3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD33._ROWDRVR_1.MXP13 _WD33._ROWDRVR_1.NWL _WD33.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD33._ROWDRVR_1.MXP7 WLR67 _WD33._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD34.I69.MXNA1 _WD34.ROWSEL NXP0_1 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD34.I69.MXNA2 _WD34.ROWSEL NXP1_2 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD34.I69.MXPA1 _WD34.ROWSEL NXP0_1 _WD34.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD34.I69.MXPA2 _WD34.I69.P1 NXP1_2 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD34._ROWDRVL_0.MXN10 NIL0 ROWCLKL0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD34._ROWDRVL_0.MXN11 WLL68 _WD34._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD34._ROWDRVL_0.MXN8 _WD34._ROWDRVL_0.NWL _WD34.ROWSEL NIL0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD34._ROWDRVL_0.MXP12 _WD34._ROWDRVL_0.NWL ROWCLKL0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD34._ROWDRVL_0.MXP13 _WD34._ROWDRVL_0.NWL _WD34.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD34._ROWDRVL_0.MXP7 WLL68 _WD34._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD34._ROWDRVL_1.MXN10 NIL1 ROWCLKL1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD34._ROWDRVL_1.MXN11 WLL69 _WD34._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD34._ROWDRVL_1.MXN8 _WD34._ROWDRVL_1.NWL _WD34.ROWSEL NIL1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD34._ROWDRVL_1.MXP12 _WD34._ROWDRVL_1.NWL ROWCLKL1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD34._ROWDRVL_1.MXP13 _WD34._ROWDRVL_1.NWL _WD34.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD34._ROWDRVL_1.MXP7 WLL69 _WD34._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD34._ROWDRVR_0.MXN10 NIR0 ROWCLKR0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD34._ROWDRVR_0.MXN11 WLR68 _WD34._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD34._ROWDRVR_0.MXN8 _WD34._ROWDRVR_0.NWL _WD34.ROWSEL NIR0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD34._ROWDRVR_0.MXP12 _WD34._ROWDRVR_0.NWL ROWCLKR0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD34._ROWDRVR_0.MXP13 _WD34._ROWDRVR_0.NWL _WD34.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD34._ROWDRVR_0.MXP7 WLR68 _WD34._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD34._ROWDRVR_1.MXN10 NIR1 ROWCLKR1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD34._ROWDRVR_1.MXN11 WLR69 _WD34._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD34._ROWDRVR_1.MXN8 _WD34._ROWDRVR_1.NWL _WD34.ROWSEL NIR1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD34._ROWDRVR_1.MXP12 _WD34._ROWDRVR_1.NWL ROWCLKR1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD34._ROWDRVR_1.MXP13 _WD34._ROWDRVR_1.NWL _WD34.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD34._ROWDRVR_1.MXP7 WLR69 _WD34._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD35.I69.MXNA1 _WD35.ROWSEL NXP0_1 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD35.I69.MXNA2 _WD35.ROWSEL NXP1_2 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD35.I69.MXPA1 _WD35.ROWSEL NXP0_1 _WD35.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD35.I69.MXPA2 _WD35.I69.P1 NXP1_2 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD35._ROWDRVL_0.MXN10 NIL2 ROWCLKL2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD35._ROWDRVL_0.MXN11 WLL70 _WD35._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD35._ROWDRVL_0.MXN8 _WD35._ROWDRVL_0.NWL _WD35.ROWSEL NIL2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD35._ROWDRVL_0.MXP12 _WD35._ROWDRVL_0.NWL ROWCLKL2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD35._ROWDRVL_0.MXP13 _WD35._ROWDRVL_0.NWL _WD35.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD35._ROWDRVL_0.MXP7 WLL70 _WD35._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD35._ROWDRVL_1.MXN10 NIL3 ROWCLKL3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD35._ROWDRVL_1.MXN11 WLL71 _WD35._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD35._ROWDRVL_1.MXN8 _WD35._ROWDRVL_1.NWL _WD35.ROWSEL NIL3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD35._ROWDRVL_1.MXP12 _WD35._ROWDRVL_1.NWL ROWCLKL3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD35._ROWDRVL_1.MXP13 _WD35._ROWDRVL_1.NWL _WD35.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD35._ROWDRVL_1.MXP7 WLL71 _WD35._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD35._ROWDRVR_0.MXN10 NIR2 ROWCLKR2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD35._ROWDRVR_0.MXN11 WLR70 _WD35._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD35._ROWDRVR_0.MXN8 _WD35._ROWDRVR_0.NWL _WD35.ROWSEL NIR2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD35._ROWDRVR_0.MXP12 _WD35._ROWDRVR_0.NWL ROWCLKR2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD35._ROWDRVR_0.MXP13 _WD35._ROWDRVR_0.NWL _WD35.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD35._ROWDRVR_0.MXP7 WLR70 _WD35._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD35._ROWDRVR_1.MXN10 NIR3 ROWCLKR3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD35._ROWDRVR_1.MXN11 WLR71 _WD35._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD35._ROWDRVR_1.MXN8 _WD35._ROWDRVR_1.NWL _WD35.ROWSEL NIR3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD35._ROWDRVR_1.MXP12 _WD35._ROWDRVR_1.NWL ROWCLKR3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD35._ROWDRVR_1.MXP13 _WD35._ROWDRVR_1.NWL _WD35.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD35._ROWDRVR_1.MXP7 WLR71 _WD35._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD36.I69.MXNA1 _WD36.ROWSEL NXP0_2 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD36.I69.MXNA2 _WD36.ROWSEL NXP1_2 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD36.I69.MXPA1 _WD36.ROWSEL NXP0_2 _WD36.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD36.I69.MXPA2 _WD36.I69.P1 NXP1_2 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD36._ROWDRVL_0.MXN10 NIL0 ROWCLKL0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD36._ROWDRVL_0.MXN11 WLL72 _WD36._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD36._ROWDRVL_0.MXN8 _WD36._ROWDRVL_0.NWL _WD36.ROWSEL NIL0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD36._ROWDRVL_0.MXP12 _WD36._ROWDRVL_0.NWL ROWCLKL0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD36._ROWDRVL_0.MXP13 _WD36._ROWDRVL_0.NWL _WD36.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD36._ROWDRVL_0.MXP7 WLL72 _WD36._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD36._ROWDRVL_1.MXN10 NIL1 ROWCLKL1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD36._ROWDRVL_1.MXN11 WLL73 _WD36._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD36._ROWDRVL_1.MXN8 _WD36._ROWDRVL_1.NWL _WD36.ROWSEL NIL1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD36._ROWDRVL_1.MXP12 _WD36._ROWDRVL_1.NWL ROWCLKL1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD36._ROWDRVL_1.MXP13 _WD36._ROWDRVL_1.NWL _WD36.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD36._ROWDRVL_1.MXP7 WLL73 _WD36._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD36._ROWDRVR_0.MXN10 NIR0 ROWCLKR0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD36._ROWDRVR_0.MXN11 WLR72 _WD36._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD36._ROWDRVR_0.MXN8 _WD36._ROWDRVR_0.NWL _WD36.ROWSEL NIR0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD36._ROWDRVR_0.MXP12 _WD36._ROWDRVR_0.NWL ROWCLKR0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD36._ROWDRVR_0.MXP13 _WD36._ROWDRVR_0.NWL _WD36.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD36._ROWDRVR_0.MXP7 WLR72 _WD36._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD36._ROWDRVR_1.MXN10 NIR1 ROWCLKR1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD36._ROWDRVR_1.MXN11 WLR73 _WD36._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD36._ROWDRVR_1.MXN8 _WD36._ROWDRVR_1.NWL _WD36.ROWSEL NIR1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD36._ROWDRVR_1.MXP12 _WD36._ROWDRVR_1.NWL ROWCLKR1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD36._ROWDRVR_1.MXP13 _WD36._ROWDRVR_1.NWL _WD36.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD36._ROWDRVR_1.MXP7 WLR73 _WD36._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD37.I69.MXNA1 _WD37.ROWSEL NXP0_2 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD37.I69.MXNA2 _WD37.ROWSEL NXP1_2 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD37.I69.MXPA1 _WD37.ROWSEL NXP0_2 _WD37.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD37.I69.MXPA2 _WD37.I69.P1 NXP1_2 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD37._ROWDRVL_0.MXN10 NIL2 ROWCLKL2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD37._ROWDRVL_0.MXN11 WLL74 _WD37._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD37._ROWDRVL_0.MXN8 _WD37._ROWDRVL_0.NWL _WD37.ROWSEL NIL2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD37._ROWDRVL_0.MXP12 _WD37._ROWDRVL_0.NWL ROWCLKL2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD37._ROWDRVL_0.MXP13 _WD37._ROWDRVL_0.NWL _WD37.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD37._ROWDRVL_0.MXP7 WLL74 _WD37._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD37._ROWDRVL_1.MXN10 NIL3 ROWCLKL3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD37._ROWDRVL_1.MXN11 WLL75 _WD37._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD37._ROWDRVL_1.MXN8 _WD37._ROWDRVL_1.NWL _WD37.ROWSEL NIL3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD37._ROWDRVL_1.MXP12 _WD37._ROWDRVL_1.NWL ROWCLKL3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD37._ROWDRVL_1.MXP13 _WD37._ROWDRVL_1.NWL _WD37.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD37._ROWDRVL_1.MXP7 WLL75 _WD37._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD37._ROWDRVR_0.MXN10 NIR2 ROWCLKR2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD37._ROWDRVR_0.MXN11 WLR74 _WD37._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD37._ROWDRVR_0.MXN8 _WD37._ROWDRVR_0.NWL _WD37.ROWSEL NIR2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD37._ROWDRVR_0.MXP12 _WD37._ROWDRVR_0.NWL ROWCLKR2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD37._ROWDRVR_0.MXP13 _WD37._ROWDRVR_0.NWL _WD37.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD37._ROWDRVR_0.MXP7 WLR74 _WD37._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD37._ROWDRVR_1.MXN10 NIR3 ROWCLKR3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD37._ROWDRVR_1.MXN11 WLR75 _WD37._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD37._ROWDRVR_1.MXN8 _WD37._ROWDRVR_1.NWL _WD37.ROWSEL NIR3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD37._ROWDRVR_1.MXP12 _WD37._ROWDRVR_1.NWL ROWCLKR3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD37._ROWDRVR_1.MXP13 _WD37._ROWDRVR_1.NWL _WD37.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD37._ROWDRVR_1.MXP7 WLR75 _WD37._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD38.I69.MXNA1 _WD38.ROWSEL NXP0_3 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD38.I69.MXNA2 _WD38.ROWSEL NXP1_2 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD38.I69.MXPA1 _WD38.ROWSEL NXP0_3 _WD38.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD38.I69.MXPA2 _WD38.I69.P1 NXP1_2 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD38._ROWDRVL_0.MXN10 NIL0 ROWCLKL0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD38._ROWDRVL_0.MXN11 WLL76 _WD38._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD38._ROWDRVL_0.MXN8 _WD38._ROWDRVL_0.NWL _WD38.ROWSEL NIL0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD38._ROWDRVL_0.MXP12 _WD38._ROWDRVL_0.NWL ROWCLKL0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD38._ROWDRVL_0.MXP13 _WD38._ROWDRVL_0.NWL _WD38.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD38._ROWDRVL_0.MXP7 WLL76 _WD38._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD38._ROWDRVL_1.MXN10 NIL1 ROWCLKL1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD38._ROWDRVL_1.MXN11 WLL77 _WD38._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD38._ROWDRVL_1.MXN8 _WD38._ROWDRVL_1.NWL _WD38.ROWSEL NIL1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD38._ROWDRVL_1.MXP12 _WD38._ROWDRVL_1.NWL ROWCLKL1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD38._ROWDRVL_1.MXP13 _WD38._ROWDRVL_1.NWL _WD38.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD38._ROWDRVL_1.MXP7 WLL77 _WD38._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD38._ROWDRVR_0.MXN10 NIR0 ROWCLKR0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD38._ROWDRVR_0.MXN11 WLR76 _WD38._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD38._ROWDRVR_0.MXN8 _WD38._ROWDRVR_0.NWL _WD38.ROWSEL NIR0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD38._ROWDRVR_0.MXP12 _WD38._ROWDRVR_0.NWL ROWCLKR0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD38._ROWDRVR_0.MXP13 _WD38._ROWDRVR_0.NWL _WD38.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD38._ROWDRVR_0.MXP7 WLR76 _WD38._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD38._ROWDRVR_1.MXN10 NIR1 ROWCLKR1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD38._ROWDRVR_1.MXN11 WLR77 _WD38._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD38._ROWDRVR_1.MXN8 _WD38._ROWDRVR_1.NWL _WD38.ROWSEL NIR1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD38._ROWDRVR_1.MXP12 _WD38._ROWDRVR_1.NWL ROWCLKR1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD38._ROWDRVR_1.MXP13 _WD38._ROWDRVR_1.NWL _WD38.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD38._ROWDRVR_1.MXP7 WLR77 _WD38._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD39.I69.MXNA1 _WD39.ROWSEL NXP0_3 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD39.I69.MXNA2 _WD39.ROWSEL NXP1_2 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD39.I69.MXPA1 _WD39.ROWSEL NXP0_3 _WD39.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD39.I69.MXPA2 _WD39.I69.P1 NXP1_2 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD39._ROWDRVL_0.MXN10 NIL2 ROWCLKL2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD39._ROWDRVL_0.MXN11 WLL78 _WD39._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD39._ROWDRVL_0.MXN8 _WD39._ROWDRVL_0.NWL _WD39.ROWSEL NIL2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD39._ROWDRVL_0.MXP12 _WD39._ROWDRVL_0.NWL ROWCLKL2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD39._ROWDRVL_0.MXP13 _WD39._ROWDRVL_0.NWL _WD39.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD39._ROWDRVL_0.MXP7 WLL78 _WD39._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD39._ROWDRVL_1.MXN10 NIL3 ROWCLKL3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD39._ROWDRVL_1.MXN11 WLL79 _WD39._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD39._ROWDRVL_1.MXN8 _WD39._ROWDRVL_1.NWL _WD39.ROWSEL NIL3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD39._ROWDRVL_1.MXP12 _WD39._ROWDRVL_1.NWL ROWCLKL3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD39._ROWDRVL_1.MXP13 _WD39._ROWDRVL_1.NWL _WD39.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD39._ROWDRVL_1.MXP7 WLL79 _WD39._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD39._ROWDRVR_0.MXN10 NIR2 ROWCLKR2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD39._ROWDRVR_0.MXN11 WLR78 _WD39._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD39._ROWDRVR_0.MXN8 _WD39._ROWDRVR_0.NWL _WD39.ROWSEL NIR2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD39._ROWDRVR_0.MXP12 _WD39._ROWDRVR_0.NWL ROWCLKR2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD39._ROWDRVR_0.MXP13 _WD39._ROWDRVR_0.NWL _WD39.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD39._ROWDRVR_0.MXP7 WLR78 _WD39._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD39._ROWDRVR_1.MXN10 NIR3 ROWCLKR3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD39._ROWDRVR_1.MXN11 WLR79 _WD39._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD39._ROWDRVR_1.MXN8 _WD39._ROWDRVR_1.NWL _WD39.ROWSEL NIR3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD39._ROWDRVR_1.MXP12 _WD39._ROWDRVR_1.NWL ROWCLKR3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD39._ROWDRVR_1.MXP13 _WD39._ROWDRVR_1.NWL _WD39.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD39._ROWDRVR_1.MXP7 WLR79 _WD39._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD4.I69.MXNA1 _WD4.ROWSEL NXP0_2 VSS VPW nfet L=0.016U NF=1 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD4.I69.MXNA2 _WD4.ROWSEL NXP1_0 VSS VPW nfet L=0.016U NF=1 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD4.I69.MXPA1 _WD4.ROWSEL NXP0_2 _WD4.I69.P1 VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD4.I69.MXPA2 _WD4.I69.P1 NXP1_0 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD4._ROWDRVL_0.MXN10 NIL0 ROWCLKL0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD4._ROWDRVL_0.MXN11 WLL8 _WD4._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD4._ROWDRVL_0.MXN8 _WD4._ROWDRVL_0.NWL _WD4.ROWSEL NIL0 VPW nfet L=0.016U
+  NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD4._ROWDRVL_0.MXP12 _WD4._ROWDRVL_0.NWL ROWCLKL0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD4._ROWDRVL_0.MXP13 _WD4._ROWDRVL_0.NWL _WD4.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD4._ROWDRVL_0.MXP7 WLL8 _WD4._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U NF=2
+  NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD4._ROWDRVL_1.MXN10 NIL1 ROWCLKL1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD4._ROWDRVL_1.MXN11 WLL9 _WD4._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD4._ROWDRVL_1.MXN8 _WD4._ROWDRVL_1.NWL _WD4.ROWSEL NIL1 VPW nfet L=0.016U
+  NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD4._ROWDRVL_1.MXP12 _WD4._ROWDRVL_1.NWL ROWCLKL1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD4._ROWDRVL_1.MXP13 _WD4._ROWDRVL_1.NWL _WD4.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD4._ROWDRVL_1.MXP7 WLL9 _WD4._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U NF=2
+  NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD4._ROWDRVR_0.MXN10 NIR0 ROWCLKR0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD4._ROWDRVR_0.MXN11 WLR8 _WD4._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD4._ROWDRVR_0.MXN8 _WD4._ROWDRVR_0.NWL _WD4.ROWSEL NIR0 VPW nfet L=0.016U
+  NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD4._ROWDRVR_0.MXP12 _WD4._ROWDRVR_0.NWL ROWCLKR0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD4._ROWDRVR_0.MXP13 _WD4._ROWDRVR_0.NWL _WD4.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD4._ROWDRVR_0.MXP7 WLR8 _WD4._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U NF=2
+  NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD4._ROWDRVR_1.MXN10 NIR1 ROWCLKR1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD4._ROWDRVR_1.MXN11 WLR9 _WD4._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD4._ROWDRVR_1.MXN8 _WD4._ROWDRVR_1.NWL _WD4.ROWSEL NIR1 VPW nfet L=0.016U
+  NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD4._ROWDRVR_1.MXP12 _WD4._ROWDRVR_1.NWL ROWCLKR1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD4._ROWDRVR_1.MXP13 _WD4._ROWDRVR_1.NWL _WD4.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD4._ROWDRVR_1.MXP7 WLR9 _WD4._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U NF=2
+  NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD40.I69.MXNA1 _WD40.ROWSEL NXP0_4 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD40.I69.MXNA2 _WD40.ROWSEL NXP1_2 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD40.I69.MXPA1 _WD40.ROWSEL NXP0_4 _WD40.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD40.I69.MXPA2 _WD40.I69.P1 NXP1_2 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD40._ROWDRVL_0.MXN10 NIL0 ROWCLKL0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD40._ROWDRVL_0.MXN11 WLL80 _WD40._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD40._ROWDRVL_0.MXN8 _WD40._ROWDRVL_0.NWL _WD40.ROWSEL NIL0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD40._ROWDRVL_0.MXP12 _WD40._ROWDRVL_0.NWL ROWCLKL0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD40._ROWDRVL_0.MXP13 _WD40._ROWDRVL_0.NWL _WD40.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD40._ROWDRVL_0.MXP7 WLL80 _WD40._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD40._ROWDRVL_1.MXN10 NIL1 ROWCLKL1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD40._ROWDRVL_1.MXN11 WLL81 _WD40._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD40._ROWDRVL_1.MXN8 _WD40._ROWDRVL_1.NWL _WD40.ROWSEL NIL1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD40._ROWDRVL_1.MXP12 _WD40._ROWDRVL_1.NWL ROWCLKL1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD40._ROWDRVL_1.MXP13 _WD40._ROWDRVL_1.NWL _WD40.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD40._ROWDRVL_1.MXP7 WLL81 _WD40._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD40._ROWDRVR_0.MXN10 NIR0 ROWCLKR0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD40._ROWDRVR_0.MXN11 WLR80 _WD40._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD40._ROWDRVR_0.MXN8 _WD40._ROWDRVR_0.NWL _WD40.ROWSEL NIR0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD40._ROWDRVR_0.MXP12 _WD40._ROWDRVR_0.NWL ROWCLKR0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD40._ROWDRVR_0.MXP13 _WD40._ROWDRVR_0.NWL _WD40.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD40._ROWDRVR_0.MXP7 WLR80 _WD40._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD40._ROWDRVR_1.MXN10 NIR1 ROWCLKR1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD40._ROWDRVR_1.MXN11 WLR81 _WD40._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD40._ROWDRVR_1.MXN8 _WD40._ROWDRVR_1.NWL _WD40.ROWSEL NIR1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD40._ROWDRVR_1.MXP12 _WD40._ROWDRVR_1.NWL ROWCLKR1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD40._ROWDRVR_1.MXP13 _WD40._ROWDRVR_1.NWL _WD40.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD40._ROWDRVR_1.MXP7 WLR81 _WD40._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD41.I69.MXNA1 _WD41.ROWSEL NXP0_4 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD41.I69.MXNA2 _WD41.ROWSEL NXP1_2 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD41.I69.MXPA1 _WD41.ROWSEL NXP0_4 _WD41.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD41.I69.MXPA2 _WD41.I69.P1 NXP1_2 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD41._ROWDRVL_0.MXN10 NIL2 ROWCLKL2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD41._ROWDRVL_0.MXN11 WLL82 _WD41._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD41._ROWDRVL_0.MXN8 _WD41._ROWDRVL_0.NWL _WD41.ROWSEL NIL2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD41._ROWDRVL_0.MXP12 _WD41._ROWDRVL_0.NWL ROWCLKL2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD41._ROWDRVL_0.MXP13 _WD41._ROWDRVL_0.NWL _WD41.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD41._ROWDRVL_0.MXP7 WLL82 _WD41._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD41._ROWDRVL_1.MXN10 NIL3 ROWCLKL3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD41._ROWDRVL_1.MXN11 WLL83 _WD41._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD41._ROWDRVL_1.MXN8 _WD41._ROWDRVL_1.NWL _WD41.ROWSEL NIL3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD41._ROWDRVL_1.MXP12 _WD41._ROWDRVL_1.NWL ROWCLKL3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD41._ROWDRVL_1.MXP13 _WD41._ROWDRVL_1.NWL _WD41.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD41._ROWDRVL_1.MXP7 WLL83 _WD41._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD41._ROWDRVR_0.MXN10 NIR2 ROWCLKR2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD41._ROWDRVR_0.MXN11 WLR82 _WD41._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD41._ROWDRVR_0.MXN8 _WD41._ROWDRVR_0.NWL _WD41.ROWSEL NIR2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD41._ROWDRVR_0.MXP12 _WD41._ROWDRVR_0.NWL ROWCLKR2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD41._ROWDRVR_0.MXP13 _WD41._ROWDRVR_0.NWL _WD41.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD41._ROWDRVR_0.MXP7 WLR82 _WD41._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD41._ROWDRVR_1.MXN10 NIR3 ROWCLKR3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD41._ROWDRVR_1.MXN11 WLR83 _WD41._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD41._ROWDRVR_1.MXN8 _WD41._ROWDRVR_1.NWL _WD41.ROWSEL NIR3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD41._ROWDRVR_1.MXP12 _WD41._ROWDRVR_1.NWL ROWCLKR3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD41._ROWDRVR_1.MXP13 _WD41._ROWDRVR_1.NWL _WD41.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD41._ROWDRVR_1.MXP7 WLR83 _WD41._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD42.I69.MXNA1 _WD42.ROWSEL NXP0_5 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD42.I69.MXNA2 _WD42.ROWSEL NXP1_2 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD42.I69.MXPA1 _WD42.ROWSEL NXP0_5 _WD42.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD42.I69.MXPA2 _WD42.I69.P1 NXP1_2 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD42._ROWDRVL_0.MXN10 NIL0 ROWCLKL0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD42._ROWDRVL_0.MXN11 WLL84 _WD42._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD42._ROWDRVL_0.MXN8 _WD42._ROWDRVL_0.NWL _WD42.ROWSEL NIL0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD42._ROWDRVL_0.MXP12 _WD42._ROWDRVL_0.NWL ROWCLKL0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD42._ROWDRVL_0.MXP13 _WD42._ROWDRVL_0.NWL _WD42.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD42._ROWDRVL_0.MXP7 WLL84 _WD42._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD42._ROWDRVL_1.MXN10 NIL1 ROWCLKL1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD42._ROWDRVL_1.MXN11 WLL85 _WD42._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD42._ROWDRVL_1.MXN8 _WD42._ROWDRVL_1.NWL _WD42.ROWSEL NIL1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD42._ROWDRVL_1.MXP12 _WD42._ROWDRVL_1.NWL ROWCLKL1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD42._ROWDRVL_1.MXP13 _WD42._ROWDRVL_1.NWL _WD42.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD42._ROWDRVL_1.MXP7 WLL85 _WD42._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD42._ROWDRVR_0.MXN10 NIR0 ROWCLKR0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD42._ROWDRVR_0.MXN11 WLR84 _WD42._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD42._ROWDRVR_0.MXN8 _WD42._ROWDRVR_0.NWL _WD42.ROWSEL NIR0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD42._ROWDRVR_0.MXP12 _WD42._ROWDRVR_0.NWL ROWCLKR0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD42._ROWDRVR_0.MXP13 _WD42._ROWDRVR_0.NWL _WD42.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD42._ROWDRVR_0.MXP7 WLR84 _WD42._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD42._ROWDRVR_1.MXN10 NIR1 ROWCLKR1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD42._ROWDRVR_1.MXN11 WLR85 _WD42._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD42._ROWDRVR_1.MXN8 _WD42._ROWDRVR_1.NWL _WD42.ROWSEL NIR1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD42._ROWDRVR_1.MXP12 _WD42._ROWDRVR_1.NWL ROWCLKR1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD42._ROWDRVR_1.MXP13 _WD42._ROWDRVR_1.NWL _WD42.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD42._ROWDRVR_1.MXP7 WLR85 _WD42._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD43.I69.MXNA1 _WD43.ROWSEL NXP0_5 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD43.I69.MXNA2 _WD43.ROWSEL NXP1_2 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD43.I69.MXPA1 _WD43.ROWSEL NXP0_5 _WD43.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD43.I69.MXPA2 _WD43.I69.P1 NXP1_2 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD43._ROWDRVL_0.MXN10 NIL2 ROWCLKL2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD43._ROWDRVL_0.MXN11 WLL86 _WD43._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD43._ROWDRVL_0.MXN8 _WD43._ROWDRVL_0.NWL _WD43.ROWSEL NIL2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD43._ROWDRVL_0.MXP12 _WD43._ROWDRVL_0.NWL ROWCLKL2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD43._ROWDRVL_0.MXP13 _WD43._ROWDRVL_0.NWL _WD43.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD43._ROWDRVL_0.MXP7 WLL86 _WD43._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD43._ROWDRVL_1.MXN10 NIL3 ROWCLKL3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD43._ROWDRVL_1.MXN11 WLL87 _WD43._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD43._ROWDRVL_1.MXN8 _WD43._ROWDRVL_1.NWL _WD43.ROWSEL NIL3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD43._ROWDRVL_1.MXP12 _WD43._ROWDRVL_1.NWL ROWCLKL3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD43._ROWDRVL_1.MXP13 _WD43._ROWDRVL_1.NWL _WD43.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD43._ROWDRVL_1.MXP7 WLL87 _WD43._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD43._ROWDRVR_0.MXN10 NIR2 ROWCLKR2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD43._ROWDRVR_0.MXN11 WLR86 _WD43._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD43._ROWDRVR_0.MXN8 _WD43._ROWDRVR_0.NWL _WD43.ROWSEL NIR2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD43._ROWDRVR_0.MXP12 _WD43._ROWDRVR_0.NWL ROWCLKR2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD43._ROWDRVR_0.MXP13 _WD43._ROWDRVR_0.NWL _WD43.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD43._ROWDRVR_0.MXP7 WLR86 _WD43._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD43._ROWDRVR_1.MXN10 NIR3 ROWCLKR3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD43._ROWDRVR_1.MXN11 WLR87 _WD43._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD43._ROWDRVR_1.MXN8 _WD43._ROWDRVR_1.NWL _WD43.ROWSEL NIR3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD43._ROWDRVR_1.MXP12 _WD43._ROWDRVR_1.NWL ROWCLKR3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD43._ROWDRVR_1.MXP13 _WD43._ROWDRVR_1.NWL _WD43.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD43._ROWDRVR_1.MXP7 WLR87 _WD43._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD44.I69.MXNA1 _WD44.ROWSEL NXP0_6 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD44.I69.MXNA2 _WD44.ROWSEL NXP1_2 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD44.I69.MXPA1 _WD44.ROWSEL NXP0_6 _WD44.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD44.I69.MXPA2 _WD44.I69.P1 NXP1_2 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD44._ROWDRVL_0.MXN10 NIL0 ROWCLKL0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD44._ROWDRVL_0.MXN11 WLL88 _WD44._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD44._ROWDRVL_0.MXN8 _WD44._ROWDRVL_0.NWL _WD44.ROWSEL NIL0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD44._ROWDRVL_0.MXP12 _WD44._ROWDRVL_0.NWL ROWCLKL0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD44._ROWDRVL_0.MXP13 _WD44._ROWDRVL_0.NWL _WD44.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD44._ROWDRVL_0.MXP7 WLL88 _WD44._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD44._ROWDRVL_1.MXN10 NIL1 ROWCLKL1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD44._ROWDRVL_1.MXN11 WLL89 _WD44._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD44._ROWDRVL_1.MXN8 _WD44._ROWDRVL_1.NWL _WD44.ROWSEL NIL1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD44._ROWDRVL_1.MXP12 _WD44._ROWDRVL_1.NWL ROWCLKL1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD44._ROWDRVL_1.MXP13 _WD44._ROWDRVL_1.NWL _WD44.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD44._ROWDRVL_1.MXP7 WLL89 _WD44._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD44._ROWDRVR_0.MXN10 NIR0 ROWCLKR0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD44._ROWDRVR_0.MXN11 WLR88 _WD44._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD44._ROWDRVR_0.MXN8 _WD44._ROWDRVR_0.NWL _WD44.ROWSEL NIR0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD44._ROWDRVR_0.MXP12 _WD44._ROWDRVR_0.NWL ROWCLKR0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD44._ROWDRVR_0.MXP13 _WD44._ROWDRVR_0.NWL _WD44.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD44._ROWDRVR_0.MXP7 WLR88 _WD44._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD44._ROWDRVR_1.MXN10 NIR1 ROWCLKR1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD44._ROWDRVR_1.MXN11 WLR89 _WD44._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD44._ROWDRVR_1.MXN8 _WD44._ROWDRVR_1.NWL _WD44.ROWSEL NIR1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD44._ROWDRVR_1.MXP12 _WD44._ROWDRVR_1.NWL ROWCLKR1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD44._ROWDRVR_1.MXP13 _WD44._ROWDRVR_1.NWL _WD44.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD44._ROWDRVR_1.MXP7 WLR89 _WD44._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD45.I69.MXNA1 _WD45.ROWSEL NXP0_6 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD45.I69.MXNA2 _WD45.ROWSEL NXP1_2 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD45.I69.MXPA1 _WD45.ROWSEL NXP0_6 _WD45.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD45.I69.MXPA2 _WD45.I69.P1 NXP1_2 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD45._ROWDRVL_0.MXN10 NIL2 ROWCLKL2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD45._ROWDRVL_0.MXN11 WLL90 _WD45._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD45._ROWDRVL_0.MXN8 _WD45._ROWDRVL_0.NWL _WD45.ROWSEL NIL2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD45._ROWDRVL_0.MXP12 _WD45._ROWDRVL_0.NWL ROWCLKL2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD45._ROWDRVL_0.MXP13 _WD45._ROWDRVL_0.NWL _WD45.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD45._ROWDRVL_0.MXP7 WLL90 _WD45._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD45._ROWDRVL_1.MXN10 NIL3 ROWCLKL3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD45._ROWDRVL_1.MXN11 WLL91 _WD45._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD45._ROWDRVL_1.MXN8 _WD45._ROWDRVL_1.NWL _WD45.ROWSEL NIL3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD45._ROWDRVL_1.MXP12 _WD45._ROWDRVL_1.NWL ROWCLKL3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD45._ROWDRVL_1.MXP13 _WD45._ROWDRVL_1.NWL _WD45.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD45._ROWDRVL_1.MXP7 WLL91 _WD45._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD45._ROWDRVR_0.MXN10 NIR2 ROWCLKR2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD45._ROWDRVR_0.MXN11 WLR90 _WD45._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD45._ROWDRVR_0.MXN8 _WD45._ROWDRVR_0.NWL _WD45.ROWSEL NIR2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD45._ROWDRVR_0.MXP12 _WD45._ROWDRVR_0.NWL ROWCLKR2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD45._ROWDRVR_0.MXP13 _WD45._ROWDRVR_0.NWL _WD45.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD45._ROWDRVR_0.MXP7 WLR90 _WD45._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD45._ROWDRVR_1.MXN10 NIR3 ROWCLKR3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD45._ROWDRVR_1.MXN11 WLR91 _WD45._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD45._ROWDRVR_1.MXN8 _WD45._ROWDRVR_1.NWL _WD45.ROWSEL NIR3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD45._ROWDRVR_1.MXP12 _WD45._ROWDRVR_1.NWL ROWCLKR3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD45._ROWDRVR_1.MXP13 _WD45._ROWDRVR_1.NWL _WD45.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD45._ROWDRVR_1.MXP7 WLR91 _WD45._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD46.I69.MXNA1 _WD46.ROWSEL NXP0_7 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD46.I69.MXNA2 _WD46.ROWSEL NXP1_2 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD46.I69.MXPA1 _WD46.ROWSEL NXP0_7 _WD46.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD46.I69.MXPA2 _WD46.I69.P1 NXP1_2 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD46._ROWDRVL_0.MXN10 NIL0 ROWCLKL0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD46._ROWDRVL_0.MXN11 WLL92 _WD46._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD46._ROWDRVL_0.MXN8 _WD46._ROWDRVL_0.NWL _WD46.ROWSEL NIL0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD46._ROWDRVL_0.MXP12 _WD46._ROWDRVL_0.NWL ROWCLKL0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD46._ROWDRVL_0.MXP13 _WD46._ROWDRVL_0.NWL _WD46.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD46._ROWDRVL_0.MXP7 WLL92 _WD46._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD46._ROWDRVL_1.MXN10 NIL1 ROWCLKL1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD46._ROWDRVL_1.MXN11 WLL93 _WD46._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD46._ROWDRVL_1.MXN8 _WD46._ROWDRVL_1.NWL _WD46.ROWSEL NIL1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD46._ROWDRVL_1.MXP12 _WD46._ROWDRVL_1.NWL ROWCLKL1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD46._ROWDRVL_1.MXP13 _WD46._ROWDRVL_1.NWL _WD46.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD46._ROWDRVL_1.MXP7 WLL93 _WD46._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD46._ROWDRVR_0.MXN10 NIR0 ROWCLKR0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD46._ROWDRVR_0.MXN11 WLR92 _WD46._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD46._ROWDRVR_0.MXN8 _WD46._ROWDRVR_0.NWL _WD46.ROWSEL NIR0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD46._ROWDRVR_0.MXP12 _WD46._ROWDRVR_0.NWL ROWCLKR0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD46._ROWDRVR_0.MXP13 _WD46._ROWDRVR_0.NWL _WD46.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD46._ROWDRVR_0.MXP7 WLR92 _WD46._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD46._ROWDRVR_1.MXN10 NIR1 ROWCLKR1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD46._ROWDRVR_1.MXN11 WLR93 _WD46._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD46._ROWDRVR_1.MXN8 _WD46._ROWDRVR_1.NWL _WD46.ROWSEL NIR1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD46._ROWDRVR_1.MXP12 _WD46._ROWDRVR_1.NWL ROWCLKR1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD46._ROWDRVR_1.MXP13 _WD46._ROWDRVR_1.NWL _WD46.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD46._ROWDRVR_1.MXP7 WLR93 _WD46._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD47.I69.MXNA1 _WD47.ROWSEL NXP0_7 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD47.I69.MXNA2 _WD47.ROWSEL NXP1_2 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD47.I69.MXPA1 _WD47.ROWSEL NXP0_7 _WD47.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD47.I69.MXPA2 _WD47.I69.P1 NXP1_2 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD47._ROWDRVL_0.MXN10 NIL2 ROWCLKL2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD47._ROWDRVL_0.MXN11 WLL94 _WD47._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD47._ROWDRVL_0.MXN8 _WD47._ROWDRVL_0.NWL _WD47.ROWSEL NIL2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD47._ROWDRVL_0.MXP12 _WD47._ROWDRVL_0.NWL ROWCLKL2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD47._ROWDRVL_0.MXP13 _WD47._ROWDRVL_0.NWL _WD47.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD47._ROWDRVL_0.MXP7 WLL94 _WD47._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD47._ROWDRVL_1.MXN10 NIL3 ROWCLKL3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD47._ROWDRVL_1.MXN11 WLL95 _WD47._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD47._ROWDRVL_1.MXN8 _WD47._ROWDRVL_1.NWL _WD47.ROWSEL NIL3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD47._ROWDRVL_1.MXP12 _WD47._ROWDRVL_1.NWL ROWCLKL3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD47._ROWDRVL_1.MXP13 _WD47._ROWDRVL_1.NWL _WD47.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD47._ROWDRVL_1.MXP7 WLL95 _WD47._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD47._ROWDRVR_0.MXN10 NIR2 ROWCLKR2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD47._ROWDRVR_0.MXN11 WLR94 _WD47._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD47._ROWDRVR_0.MXN8 _WD47._ROWDRVR_0.NWL _WD47.ROWSEL NIR2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD47._ROWDRVR_0.MXP12 _WD47._ROWDRVR_0.NWL ROWCLKR2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD47._ROWDRVR_0.MXP13 _WD47._ROWDRVR_0.NWL _WD47.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD47._ROWDRVR_0.MXP7 WLR94 _WD47._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD47._ROWDRVR_1.MXN10 NIR3 ROWCLKR3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD47._ROWDRVR_1.MXN11 WLR95 _WD47._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD47._ROWDRVR_1.MXN8 _WD47._ROWDRVR_1.NWL _WD47.ROWSEL NIR3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD47._ROWDRVR_1.MXP12 _WD47._ROWDRVR_1.NWL ROWCLKR3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD47._ROWDRVR_1.MXP13 _WD47._ROWDRVR_1.NWL _WD47.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD47._ROWDRVR_1.MXP7 WLR95 _WD47._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD48.I69.MXNA1 _WD48.ROWSEL NXP0_0 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD48.I69.MXNA2 _WD48.ROWSEL NXP1_3 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD48.I69.MXPA1 _WD48.ROWSEL NXP0_0 _WD48.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD48.I69.MXPA2 _WD48.I69.P1 NXP1_3 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD48._ROWDRVL_0.MXN10 NIL0 ROWCLKL0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD48._ROWDRVL_0.MXN11 WLL96 _WD48._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD48._ROWDRVL_0.MXN8 _WD48._ROWDRVL_0.NWL _WD48.ROWSEL NIL0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD48._ROWDRVL_0.MXP12 _WD48._ROWDRVL_0.NWL ROWCLKL0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD48._ROWDRVL_0.MXP13 _WD48._ROWDRVL_0.NWL _WD48.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD48._ROWDRVL_0.MXP7 WLL96 _WD48._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD48._ROWDRVL_1.MXN10 NIL1 ROWCLKL1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD48._ROWDRVL_1.MXN11 WLL97 _WD48._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD48._ROWDRVL_1.MXN8 _WD48._ROWDRVL_1.NWL _WD48.ROWSEL NIL1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD48._ROWDRVL_1.MXP12 _WD48._ROWDRVL_1.NWL ROWCLKL1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD48._ROWDRVL_1.MXP13 _WD48._ROWDRVL_1.NWL _WD48.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD48._ROWDRVL_1.MXP7 WLL97 _WD48._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD48._ROWDRVR_0.MXN10 NIR0 ROWCLKR0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD48._ROWDRVR_0.MXN11 WLR96 _WD48._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD48._ROWDRVR_0.MXN8 _WD48._ROWDRVR_0.NWL _WD48.ROWSEL NIR0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD48._ROWDRVR_0.MXP12 _WD48._ROWDRVR_0.NWL ROWCLKR0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD48._ROWDRVR_0.MXP13 _WD48._ROWDRVR_0.NWL _WD48.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD48._ROWDRVR_0.MXP7 WLR96 _WD48._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD48._ROWDRVR_1.MXN10 NIR1 ROWCLKR1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD48._ROWDRVR_1.MXN11 WLR97 _WD48._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD48._ROWDRVR_1.MXN8 _WD48._ROWDRVR_1.NWL _WD48.ROWSEL NIR1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD48._ROWDRVR_1.MXP12 _WD48._ROWDRVR_1.NWL ROWCLKR1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD48._ROWDRVR_1.MXP13 _WD48._ROWDRVR_1.NWL _WD48.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD48._ROWDRVR_1.MXP7 WLR97 _WD48._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD49.I69.MXNA1 _WD49.ROWSEL NXP0_0 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD49.I69.MXNA2 _WD49.ROWSEL NXP1_3 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD49.I69.MXPA1 _WD49.ROWSEL NXP0_0 _WD49.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD49.I69.MXPA2 _WD49.I69.P1 NXP1_3 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD49._ROWDRVL_0.MXN10 NIL2 ROWCLKL2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD49._ROWDRVL_0.MXN11 WLL98 _WD49._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD49._ROWDRVL_0.MXN8 _WD49._ROWDRVL_0.NWL _WD49.ROWSEL NIL2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD49._ROWDRVL_0.MXP12 _WD49._ROWDRVL_0.NWL ROWCLKL2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD49._ROWDRVL_0.MXP13 _WD49._ROWDRVL_0.NWL _WD49.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD49._ROWDRVL_0.MXP7 WLL98 _WD49._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD49._ROWDRVL_1.MXN10 NIL3 ROWCLKL3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD49._ROWDRVL_1.MXN11 WLL99 _WD49._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD49._ROWDRVL_1.MXN8 _WD49._ROWDRVL_1.NWL _WD49.ROWSEL NIL3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD49._ROWDRVL_1.MXP12 _WD49._ROWDRVL_1.NWL ROWCLKL3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD49._ROWDRVL_1.MXP13 _WD49._ROWDRVL_1.NWL _WD49.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD49._ROWDRVL_1.MXP7 WLL99 _WD49._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD49._ROWDRVR_0.MXN10 NIR2 ROWCLKR2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD49._ROWDRVR_0.MXN11 WLR98 _WD49._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD49._ROWDRVR_0.MXN8 _WD49._ROWDRVR_0.NWL _WD49.ROWSEL NIR2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD49._ROWDRVR_0.MXP12 _WD49._ROWDRVR_0.NWL ROWCLKR2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD49._ROWDRVR_0.MXP13 _WD49._ROWDRVR_0.NWL _WD49.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD49._ROWDRVR_0.MXP7 WLR98 _WD49._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD49._ROWDRVR_1.MXN10 NIR3 ROWCLKR3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD49._ROWDRVR_1.MXN11 WLR99 _WD49._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD49._ROWDRVR_1.MXN8 _WD49._ROWDRVR_1.NWL _WD49.ROWSEL NIR3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD49._ROWDRVR_1.MXP12 _WD49._ROWDRVR_1.NWL ROWCLKR3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD49._ROWDRVR_1.MXP13 _WD49._ROWDRVR_1.NWL _WD49.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD49._ROWDRVR_1.MXP7 WLR99 _WD49._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD5.I69.MXNA1 _WD5.ROWSEL NXP0_2 VSS VPW nfet L=0.016U NF=1 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD5.I69.MXNA2 _WD5.ROWSEL NXP1_0 VSS VPW nfet L=0.016U NF=1 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD5.I69.MXPA1 _WD5.ROWSEL NXP0_2 _WD5.I69.P1 VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD5.I69.MXPA2 _WD5.I69.P1 NXP1_0 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD5._ROWDRVL_0.MXN10 NIL2 ROWCLKL2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD5._ROWDRVL_0.MXN11 WLL10 _WD5._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD5._ROWDRVL_0.MXN8 _WD5._ROWDRVL_0.NWL _WD5.ROWSEL NIL2 VPW nfet L=0.016U
+  NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD5._ROWDRVL_0.MXP12 _WD5._ROWDRVL_0.NWL ROWCLKL2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD5._ROWDRVL_0.MXP13 _WD5._ROWDRVL_0.NWL _WD5.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD5._ROWDRVL_0.MXP7 WLL10 _WD5._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U NF=2
+  NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD5._ROWDRVL_1.MXN10 NIL3 ROWCLKL3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD5._ROWDRVL_1.MXN11 WLL11 _WD5._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD5._ROWDRVL_1.MXN8 _WD5._ROWDRVL_1.NWL _WD5.ROWSEL NIL3 VPW nfet L=0.016U
+  NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD5._ROWDRVL_1.MXP12 _WD5._ROWDRVL_1.NWL ROWCLKL3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD5._ROWDRVL_1.MXP13 _WD5._ROWDRVL_1.NWL _WD5.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD5._ROWDRVL_1.MXP7 WLL11 _WD5._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U NF=2
+  NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD5._ROWDRVR_0.MXN10 NIR2 ROWCLKR2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD5._ROWDRVR_0.MXN11 WLR10 _WD5._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD5._ROWDRVR_0.MXN8 _WD5._ROWDRVR_0.NWL _WD5.ROWSEL NIR2 VPW nfet L=0.016U
+  NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD5._ROWDRVR_0.MXP12 _WD5._ROWDRVR_0.NWL ROWCLKR2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD5._ROWDRVR_0.MXP13 _WD5._ROWDRVR_0.NWL _WD5.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD5._ROWDRVR_0.MXP7 WLR10 _WD5._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U NF=2
+  NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD5._ROWDRVR_1.MXN10 NIR3 ROWCLKR3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD5._ROWDRVR_1.MXN11 WLR11 _WD5._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD5._ROWDRVR_1.MXN8 _WD5._ROWDRVR_1.NWL _WD5.ROWSEL NIR3 VPW nfet L=0.016U
+  NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD5._ROWDRVR_1.MXP12 _WD5._ROWDRVR_1.NWL ROWCLKR3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD5._ROWDRVR_1.MXP13 _WD5._ROWDRVR_1.NWL _WD5.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD5._ROWDRVR_1.MXP7 WLR11 _WD5._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U NF=2
+  NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD50.I69.MXNA1 _WD50.ROWSEL NXP0_1 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD50.I69.MXNA2 _WD50.ROWSEL NXP1_3 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD50.I69.MXPA1 _WD50.ROWSEL NXP0_1 _WD50.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD50.I69.MXPA2 _WD50.I69.P1 NXP1_3 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD50._ROWDRVL_0.MXN10 NIL0 ROWCLKL0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD50._ROWDRVL_0.MXN11 WLL100 _WD50._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD50._ROWDRVL_0.MXN8 _WD50._ROWDRVL_0.NWL _WD50.ROWSEL NIL0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD50._ROWDRVL_0.MXP12 _WD50._ROWDRVL_0.NWL ROWCLKL0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD50._ROWDRVL_0.MXP13 _WD50._ROWDRVL_0.NWL _WD50.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD50._ROWDRVL_0.MXP7 WLL100 _WD50._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD50._ROWDRVL_1.MXN10 NIL1 ROWCLKL1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD50._ROWDRVL_1.MXN11 WLL101 _WD50._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD50._ROWDRVL_1.MXN8 _WD50._ROWDRVL_1.NWL _WD50.ROWSEL NIL1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD50._ROWDRVL_1.MXP12 _WD50._ROWDRVL_1.NWL ROWCLKL1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD50._ROWDRVL_1.MXP13 _WD50._ROWDRVL_1.NWL _WD50.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD50._ROWDRVL_1.MXP7 WLL101 _WD50._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD50._ROWDRVR_0.MXN10 NIR0 ROWCLKR0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD50._ROWDRVR_0.MXN11 WLR100 _WD50._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD50._ROWDRVR_0.MXN8 _WD50._ROWDRVR_0.NWL _WD50.ROWSEL NIR0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD50._ROWDRVR_0.MXP12 _WD50._ROWDRVR_0.NWL ROWCLKR0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD50._ROWDRVR_0.MXP13 _WD50._ROWDRVR_0.NWL _WD50.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD50._ROWDRVR_0.MXP7 WLR100 _WD50._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD50._ROWDRVR_1.MXN10 NIR1 ROWCLKR1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD50._ROWDRVR_1.MXN11 WLR101 _WD50._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD50._ROWDRVR_1.MXN8 _WD50._ROWDRVR_1.NWL _WD50.ROWSEL NIR1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD50._ROWDRVR_1.MXP12 _WD50._ROWDRVR_1.NWL ROWCLKR1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD50._ROWDRVR_1.MXP13 _WD50._ROWDRVR_1.NWL _WD50.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD50._ROWDRVR_1.MXP7 WLR101 _WD50._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD51.I69.MXNA1 _WD51.ROWSEL NXP0_1 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD51.I69.MXNA2 _WD51.ROWSEL NXP1_3 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD51.I69.MXPA1 _WD51.ROWSEL NXP0_1 _WD51.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD51.I69.MXPA2 _WD51.I69.P1 NXP1_3 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD51._ROWDRVL_0.MXN10 NIL2 ROWCLKL2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD51._ROWDRVL_0.MXN11 WLL102 _WD51._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD51._ROWDRVL_0.MXN8 _WD51._ROWDRVL_0.NWL _WD51.ROWSEL NIL2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD51._ROWDRVL_0.MXP12 _WD51._ROWDRVL_0.NWL ROWCLKL2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD51._ROWDRVL_0.MXP13 _WD51._ROWDRVL_0.NWL _WD51.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD51._ROWDRVL_0.MXP7 WLL102 _WD51._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD51._ROWDRVL_1.MXN10 NIL3 ROWCLKL3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD51._ROWDRVL_1.MXN11 WLL103 _WD51._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD51._ROWDRVL_1.MXN8 _WD51._ROWDRVL_1.NWL _WD51.ROWSEL NIL3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD51._ROWDRVL_1.MXP12 _WD51._ROWDRVL_1.NWL ROWCLKL3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD51._ROWDRVL_1.MXP13 _WD51._ROWDRVL_1.NWL _WD51.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD51._ROWDRVL_1.MXP7 WLL103 _WD51._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD51._ROWDRVR_0.MXN10 NIR2 ROWCLKR2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD51._ROWDRVR_0.MXN11 WLR102 _WD51._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD51._ROWDRVR_0.MXN8 _WD51._ROWDRVR_0.NWL _WD51.ROWSEL NIR2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD51._ROWDRVR_0.MXP12 _WD51._ROWDRVR_0.NWL ROWCLKR2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD51._ROWDRVR_0.MXP13 _WD51._ROWDRVR_0.NWL _WD51.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD51._ROWDRVR_0.MXP7 WLR102 _WD51._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD51._ROWDRVR_1.MXN10 NIR3 ROWCLKR3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD51._ROWDRVR_1.MXN11 WLR103 _WD51._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD51._ROWDRVR_1.MXN8 _WD51._ROWDRVR_1.NWL _WD51.ROWSEL NIR3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD51._ROWDRVR_1.MXP12 _WD51._ROWDRVR_1.NWL ROWCLKR3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD51._ROWDRVR_1.MXP13 _WD51._ROWDRVR_1.NWL _WD51.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD51._ROWDRVR_1.MXP7 WLR103 _WD51._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD52.I69.MXNA1 _WD52.ROWSEL NXP0_2 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD52.I69.MXNA2 _WD52.ROWSEL NXP1_3 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD52.I69.MXPA1 _WD52.ROWSEL NXP0_2 _WD52.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD52.I69.MXPA2 _WD52.I69.P1 NXP1_3 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD52._ROWDRVL_0.MXN10 NIL0 ROWCLKL0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD52._ROWDRVL_0.MXN11 WLL104 _WD52._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD52._ROWDRVL_0.MXN8 _WD52._ROWDRVL_0.NWL _WD52.ROWSEL NIL0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD52._ROWDRVL_0.MXP12 _WD52._ROWDRVL_0.NWL ROWCLKL0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD52._ROWDRVL_0.MXP13 _WD52._ROWDRVL_0.NWL _WD52.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD52._ROWDRVL_0.MXP7 WLL104 _WD52._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD52._ROWDRVL_1.MXN10 NIL1 ROWCLKL1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD52._ROWDRVL_1.MXN11 WLL105 _WD52._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD52._ROWDRVL_1.MXN8 _WD52._ROWDRVL_1.NWL _WD52.ROWSEL NIL1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD52._ROWDRVL_1.MXP12 _WD52._ROWDRVL_1.NWL ROWCLKL1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD52._ROWDRVL_1.MXP13 _WD52._ROWDRVL_1.NWL _WD52.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD52._ROWDRVL_1.MXP7 WLL105 _WD52._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD52._ROWDRVR_0.MXN10 NIR0 ROWCLKR0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD52._ROWDRVR_0.MXN11 WLR104 _WD52._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD52._ROWDRVR_0.MXN8 _WD52._ROWDRVR_0.NWL _WD52.ROWSEL NIR0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD52._ROWDRVR_0.MXP12 _WD52._ROWDRVR_0.NWL ROWCLKR0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD52._ROWDRVR_0.MXP13 _WD52._ROWDRVR_0.NWL _WD52.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD52._ROWDRVR_0.MXP7 WLR104 _WD52._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD52._ROWDRVR_1.MXN10 NIR1 ROWCLKR1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD52._ROWDRVR_1.MXN11 WLR105 _WD52._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD52._ROWDRVR_1.MXN8 _WD52._ROWDRVR_1.NWL _WD52.ROWSEL NIR1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD52._ROWDRVR_1.MXP12 _WD52._ROWDRVR_1.NWL ROWCLKR1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD52._ROWDRVR_1.MXP13 _WD52._ROWDRVR_1.NWL _WD52.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD52._ROWDRVR_1.MXP7 WLR105 _WD52._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD53.I69.MXNA1 _WD53.ROWSEL NXP0_2 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD53.I69.MXNA2 _WD53.ROWSEL NXP1_3 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD53.I69.MXPA1 _WD53.ROWSEL NXP0_2 _WD53.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD53.I69.MXPA2 _WD53.I69.P1 NXP1_3 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD53._ROWDRVL_0.MXN10 NIL2 ROWCLKL2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD53._ROWDRVL_0.MXN11 WLL106 _WD53._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD53._ROWDRVL_0.MXN8 _WD53._ROWDRVL_0.NWL _WD53.ROWSEL NIL2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD53._ROWDRVL_0.MXP12 _WD53._ROWDRVL_0.NWL ROWCLKL2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD53._ROWDRVL_0.MXP13 _WD53._ROWDRVL_0.NWL _WD53.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD53._ROWDRVL_0.MXP7 WLL106 _WD53._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD53._ROWDRVL_1.MXN10 NIL3 ROWCLKL3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD53._ROWDRVL_1.MXN11 WLL107 _WD53._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD53._ROWDRVL_1.MXN8 _WD53._ROWDRVL_1.NWL _WD53.ROWSEL NIL3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD53._ROWDRVL_1.MXP12 _WD53._ROWDRVL_1.NWL ROWCLKL3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD53._ROWDRVL_1.MXP13 _WD53._ROWDRVL_1.NWL _WD53.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD53._ROWDRVL_1.MXP7 WLL107 _WD53._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD53._ROWDRVR_0.MXN10 NIR2 ROWCLKR2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD53._ROWDRVR_0.MXN11 WLR106 _WD53._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD53._ROWDRVR_0.MXN8 _WD53._ROWDRVR_0.NWL _WD53.ROWSEL NIR2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD53._ROWDRVR_0.MXP12 _WD53._ROWDRVR_0.NWL ROWCLKR2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD53._ROWDRVR_0.MXP13 _WD53._ROWDRVR_0.NWL _WD53.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD53._ROWDRVR_0.MXP7 WLR106 _WD53._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD53._ROWDRVR_1.MXN10 NIR3 ROWCLKR3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD53._ROWDRVR_1.MXN11 WLR107 _WD53._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD53._ROWDRVR_1.MXN8 _WD53._ROWDRVR_1.NWL _WD53.ROWSEL NIR3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD53._ROWDRVR_1.MXP12 _WD53._ROWDRVR_1.NWL ROWCLKR3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD53._ROWDRVR_1.MXP13 _WD53._ROWDRVR_1.NWL _WD53.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD53._ROWDRVR_1.MXP7 WLR107 _WD53._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD54.I69.MXNA1 _WD54.ROWSEL NXP0_3 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD54.I69.MXNA2 _WD54.ROWSEL NXP1_3 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD54.I69.MXPA1 _WD54.ROWSEL NXP0_3 _WD54.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD54.I69.MXPA2 _WD54.I69.P1 NXP1_3 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD54._ROWDRVL_0.MXN10 NIL0 ROWCLKL0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD54._ROWDRVL_0.MXN11 WLL108 _WD54._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD54._ROWDRVL_0.MXN8 _WD54._ROWDRVL_0.NWL _WD54.ROWSEL NIL0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD54._ROWDRVL_0.MXP12 _WD54._ROWDRVL_0.NWL ROWCLKL0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD54._ROWDRVL_0.MXP13 _WD54._ROWDRVL_0.NWL _WD54.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD54._ROWDRVL_0.MXP7 WLL108 _WD54._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD54._ROWDRVL_1.MXN10 NIL1 ROWCLKL1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD54._ROWDRVL_1.MXN11 WLL109 _WD54._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD54._ROWDRVL_1.MXN8 _WD54._ROWDRVL_1.NWL _WD54.ROWSEL NIL1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD54._ROWDRVL_1.MXP12 _WD54._ROWDRVL_1.NWL ROWCLKL1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD54._ROWDRVL_1.MXP13 _WD54._ROWDRVL_1.NWL _WD54.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD54._ROWDRVL_1.MXP7 WLL109 _WD54._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD54._ROWDRVR_0.MXN10 NIR0 ROWCLKR0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD54._ROWDRVR_0.MXN11 WLR108 _WD54._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD54._ROWDRVR_0.MXN8 _WD54._ROWDRVR_0.NWL _WD54.ROWSEL NIR0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD54._ROWDRVR_0.MXP12 _WD54._ROWDRVR_0.NWL ROWCLKR0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD54._ROWDRVR_0.MXP13 _WD54._ROWDRVR_0.NWL _WD54.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD54._ROWDRVR_0.MXP7 WLR108 _WD54._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD54._ROWDRVR_1.MXN10 NIR1 ROWCLKR1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD54._ROWDRVR_1.MXN11 WLR109 _WD54._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD54._ROWDRVR_1.MXN8 _WD54._ROWDRVR_1.NWL _WD54.ROWSEL NIR1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD54._ROWDRVR_1.MXP12 _WD54._ROWDRVR_1.NWL ROWCLKR1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD54._ROWDRVR_1.MXP13 _WD54._ROWDRVR_1.NWL _WD54.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD54._ROWDRVR_1.MXP7 WLR109 _WD54._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD55.I69.MXNA1 _WD55.ROWSEL NXP0_3 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD55.I69.MXNA2 _WD55.ROWSEL NXP1_3 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD55.I69.MXPA1 _WD55.ROWSEL NXP0_3 _WD55.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD55.I69.MXPA2 _WD55.I69.P1 NXP1_3 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD55._ROWDRVL_0.MXN10 NIL2 ROWCLKL2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD55._ROWDRVL_0.MXN11 WLL110 _WD55._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD55._ROWDRVL_0.MXN8 _WD55._ROWDRVL_0.NWL _WD55.ROWSEL NIL2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD55._ROWDRVL_0.MXP12 _WD55._ROWDRVL_0.NWL ROWCLKL2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD55._ROWDRVL_0.MXP13 _WD55._ROWDRVL_0.NWL _WD55.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD55._ROWDRVL_0.MXP7 WLL110 _WD55._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD55._ROWDRVL_1.MXN10 NIL3 ROWCLKL3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD55._ROWDRVL_1.MXN11 WLL111 _WD55._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD55._ROWDRVL_1.MXN8 _WD55._ROWDRVL_1.NWL _WD55.ROWSEL NIL3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD55._ROWDRVL_1.MXP12 _WD55._ROWDRVL_1.NWL ROWCLKL3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD55._ROWDRVL_1.MXP13 _WD55._ROWDRVL_1.NWL _WD55.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD55._ROWDRVL_1.MXP7 WLL111 _WD55._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD55._ROWDRVR_0.MXN10 NIR2 ROWCLKR2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD55._ROWDRVR_0.MXN11 WLR110 _WD55._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD55._ROWDRVR_0.MXN8 _WD55._ROWDRVR_0.NWL _WD55.ROWSEL NIR2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD55._ROWDRVR_0.MXP12 _WD55._ROWDRVR_0.NWL ROWCLKR2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD55._ROWDRVR_0.MXP13 _WD55._ROWDRVR_0.NWL _WD55.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD55._ROWDRVR_0.MXP7 WLR110 _WD55._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD55._ROWDRVR_1.MXN10 NIR3 ROWCLKR3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD55._ROWDRVR_1.MXN11 WLR111 _WD55._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD55._ROWDRVR_1.MXN8 _WD55._ROWDRVR_1.NWL _WD55.ROWSEL NIR3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD55._ROWDRVR_1.MXP12 _WD55._ROWDRVR_1.NWL ROWCLKR3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD55._ROWDRVR_1.MXP13 _WD55._ROWDRVR_1.NWL _WD55.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD55._ROWDRVR_1.MXP7 WLR111 _WD55._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD56.I69.MXNA1 _WD56.ROWSEL NXP0_4 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD56.I69.MXNA2 _WD56.ROWSEL NXP1_3 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD56.I69.MXPA1 _WD56.ROWSEL NXP0_4 _WD56.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD56.I69.MXPA2 _WD56.I69.P1 NXP1_3 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD56._ROWDRVL_0.MXN10 NIL0 ROWCLKL0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD56._ROWDRVL_0.MXN11 WLL112 _WD56._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD56._ROWDRVL_0.MXN8 _WD56._ROWDRVL_0.NWL _WD56.ROWSEL NIL0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD56._ROWDRVL_0.MXP12 _WD56._ROWDRVL_0.NWL ROWCLKL0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD56._ROWDRVL_0.MXP13 _WD56._ROWDRVL_0.NWL _WD56.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD56._ROWDRVL_0.MXP7 WLL112 _WD56._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD56._ROWDRVL_1.MXN10 NIL1 ROWCLKL1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD56._ROWDRVL_1.MXN11 WLL113 _WD56._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD56._ROWDRVL_1.MXN8 _WD56._ROWDRVL_1.NWL _WD56.ROWSEL NIL1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD56._ROWDRVL_1.MXP12 _WD56._ROWDRVL_1.NWL ROWCLKL1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD56._ROWDRVL_1.MXP13 _WD56._ROWDRVL_1.NWL _WD56.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD56._ROWDRVL_1.MXP7 WLL113 _WD56._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD56._ROWDRVR_0.MXN10 NIR0 ROWCLKR0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD56._ROWDRVR_0.MXN11 WLR112 _WD56._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD56._ROWDRVR_0.MXN8 _WD56._ROWDRVR_0.NWL _WD56.ROWSEL NIR0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD56._ROWDRVR_0.MXP12 _WD56._ROWDRVR_0.NWL ROWCLKR0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD56._ROWDRVR_0.MXP13 _WD56._ROWDRVR_0.NWL _WD56.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD56._ROWDRVR_0.MXP7 WLR112 _WD56._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD56._ROWDRVR_1.MXN10 NIR1 ROWCLKR1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD56._ROWDRVR_1.MXN11 WLR113 _WD56._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD56._ROWDRVR_1.MXN8 _WD56._ROWDRVR_1.NWL _WD56.ROWSEL NIR1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD56._ROWDRVR_1.MXP12 _WD56._ROWDRVR_1.NWL ROWCLKR1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD56._ROWDRVR_1.MXP13 _WD56._ROWDRVR_1.NWL _WD56.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD56._ROWDRVR_1.MXP7 WLR113 _WD56._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD57.I69.MXNA1 _WD57.ROWSEL NXP0_4 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD57.I69.MXNA2 _WD57.ROWSEL NXP1_3 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD57.I69.MXPA1 _WD57.ROWSEL NXP0_4 _WD57.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD57.I69.MXPA2 _WD57.I69.P1 NXP1_3 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD57._ROWDRVL_0.MXN10 NIL2 ROWCLKL2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD57._ROWDRVL_0.MXN11 WLL114 _WD57._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD57._ROWDRVL_0.MXN8 _WD57._ROWDRVL_0.NWL _WD57.ROWSEL NIL2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD57._ROWDRVL_0.MXP12 _WD57._ROWDRVL_0.NWL ROWCLKL2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD57._ROWDRVL_0.MXP13 _WD57._ROWDRVL_0.NWL _WD57.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD57._ROWDRVL_0.MXP7 WLL114 _WD57._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD57._ROWDRVL_1.MXN10 NIL3 ROWCLKL3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD57._ROWDRVL_1.MXN11 WLL115 _WD57._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD57._ROWDRVL_1.MXN8 _WD57._ROWDRVL_1.NWL _WD57.ROWSEL NIL3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD57._ROWDRVL_1.MXP12 _WD57._ROWDRVL_1.NWL ROWCLKL3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD57._ROWDRVL_1.MXP13 _WD57._ROWDRVL_1.NWL _WD57.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD57._ROWDRVL_1.MXP7 WLL115 _WD57._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD57._ROWDRVR_0.MXN10 NIR2 ROWCLKR2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD57._ROWDRVR_0.MXN11 WLR114 _WD57._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD57._ROWDRVR_0.MXN8 _WD57._ROWDRVR_0.NWL _WD57.ROWSEL NIR2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD57._ROWDRVR_0.MXP12 _WD57._ROWDRVR_0.NWL ROWCLKR2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD57._ROWDRVR_0.MXP13 _WD57._ROWDRVR_0.NWL _WD57.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD57._ROWDRVR_0.MXP7 WLR114 _WD57._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD57._ROWDRVR_1.MXN10 NIR3 ROWCLKR3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD57._ROWDRVR_1.MXN11 WLR115 _WD57._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD57._ROWDRVR_1.MXN8 _WD57._ROWDRVR_1.NWL _WD57.ROWSEL NIR3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD57._ROWDRVR_1.MXP12 _WD57._ROWDRVR_1.NWL ROWCLKR3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD57._ROWDRVR_1.MXP13 _WD57._ROWDRVR_1.NWL _WD57.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD57._ROWDRVR_1.MXP7 WLR115 _WD57._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD58.I69.MXNA1 _WD58.ROWSEL NXP0_5 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD58.I69.MXNA2 _WD58.ROWSEL NXP1_3 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD58.I69.MXPA1 _WD58.ROWSEL NXP0_5 _WD58.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD58.I69.MXPA2 _WD58.I69.P1 NXP1_3 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD58._ROWDRVL_0.MXN10 NIL0 ROWCLKL0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD58._ROWDRVL_0.MXN11 WLL116 _WD58._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD58._ROWDRVL_0.MXN8 _WD58._ROWDRVL_0.NWL _WD58.ROWSEL NIL0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD58._ROWDRVL_0.MXP12 _WD58._ROWDRVL_0.NWL ROWCLKL0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD58._ROWDRVL_0.MXP13 _WD58._ROWDRVL_0.NWL _WD58.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD58._ROWDRVL_0.MXP7 WLL116 _WD58._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD58._ROWDRVL_1.MXN10 NIL1 ROWCLKL1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD58._ROWDRVL_1.MXN11 WLL117 _WD58._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD58._ROWDRVL_1.MXN8 _WD58._ROWDRVL_1.NWL _WD58.ROWSEL NIL1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD58._ROWDRVL_1.MXP12 _WD58._ROWDRVL_1.NWL ROWCLKL1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD58._ROWDRVL_1.MXP13 _WD58._ROWDRVL_1.NWL _WD58.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD58._ROWDRVL_1.MXP7 WLL117 _WD58._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD58._ROWDRVR_0.MXN10 NIR0 ROWCLKR0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD58._ROWDRVR_0.MXN11 WLR116 _WD58._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD58._ROWDRVR_0.MXN8 _WD58._ROWDRVR_0.NWL _WD58.ROWSEL NIR0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD58._ROWDRVR_0.MXP12 _WD58._ROWDRVR_0.NWL ROWCLKR0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD58._ROWDRVR_0.MXP13 _WD58._ROWDRVR_0.NWL _WD58.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD58._ROWDRVR_0.MXP7 WLR116 _WD58._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD58._ROWDRVR_1.MXN10 NIR1 ROWCLKR1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD58._ROWDRVR_1.MXN11 WLR117 _WD58._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD58._ROWDRVR_1.MXN8 _WD58._ROWDRVR_1.NWL _WD58.ROWSEL NIR1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD58._ROWDRVR_1.MXP12 _WD58._ROWDRVR_1.NWL ROWCLKR1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD58._ROWDRVR_1.MXP13 _WD58._ROWDRVR_1.NWL _WD58.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD58._ROWDRVR_1.MXP7 WLR117 _WD58._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD59.I69.MXNA1 _WD59.ROWSEL NXP0_5 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD59.I69.MXNA2 _WD59.ROWSEL NXP1_3 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD59.I69.MXPA1 _WD59.ROWSEL NXP0_5 _WD59.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD59.I69.MXPA2 _WD59.I69.P1 NXP1_3 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD59._ROWDRVL_0.MXN10 NIL2 ROWCLKL2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD59._ROWDRVL_0.MXN11 WLL118 _WD59._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD59._ROWDRVL_0.MXN8 _WD59._ROWDRVL_0.NWL _WD59.ROWSEL NIL2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD59._ROWDRVL_0.MXP12 _WD59._ROWDRVL_0.NWL ROWCLKL2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD59._ROWDRVL_0.MXP13 _WD59._ROWDRVL_0.NWL _WD59.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD59._ROWDRVL_0.MXP7 WLL118 _WD59._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD59._ROWDRVL_1.MXN10 NIL3 ROWCLKL3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD59._ROWDRVL_1.MXN11 WLL119 _WD59._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD59._ROWDRVL_1.MXN8 _WD59._ROWDRVL_1.NWL _WD59.ROWSEL NIL3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD59._ROWDRVL_1.MXP12 _WD59._ROWDRVL_1.NWL ROWCLKL3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD59._ROWDRVL_1.MXP13 _WD59._ROWDRVL_1.NWL _WD59.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD59._ROWDRVL_1.MXP7 WLL119 _WD59._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD59._ROWDRVR_0.MXN10 NIR2 ROWCLKR2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD59._ROWDRVR_0.MXN11 WLR118 _WD59._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD59._ROWDRVR_0.MXN8 _WD59._ROWDRVR_0.NWL _WD59.ROWSEL NIR2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD59._ROWDRVR_0.MXP12 _WD59._ROWDRVR_0.NWL ROWCLKR2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD59._ROWDRVR_0.MXP13 _WD59._ROWDRVR_0.NWL _WD59.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD59._ROWDRVR_0.MXP7 WLR118 _WD59._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD59._ROWDRVR_1.MXN10 NIR3 ROWCLKR3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD59._ROWDRVR_1.MXN11 WLR119 _WD59._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD59._ROWDRVR_1.MXN8 _WD59._ROWDRVR_1.NWL _WD59.ROWSEL NIR3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD59._ROWDRVR_1.MXP12 _WD59._ROWDRVR_1.NWL ROWCLKR3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD59._ROWDRVR_1.MXP13 _WD59._ROWDRVR_1.NWL _WD59.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD59._ROWDRVR_1.MXP7 WLR119 _WD59._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD6.I69.MXNA1 _WD6.ROWSEL NXP0_3 VSS VPW nfet L=0.016U NF=1 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD6.I69.MXNA2 _WD6.ROWSEL NXP1_0 VSS VPW nfet L=0.016U NF=1 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD6.I69.MXPA1 _WD6.ROWSEL NXP0_3 _WD6.I69.P1 VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD6.I69.MXPA2 _WD6.I69.P1 NXP1_0 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD6._ROWDRVL_0.MXN10 NIL0 ROWCLKL0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD6._ROWDRVL_0.MXN11 WLL12 _WD6._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD6._ROWDRVL_0.MXN8 _WD6._ROWDRVL_0.NWL _WD6.ROWSEL NIL0 VPW nfet L=0.016U
+  NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD6._ROWDRVL_0.MXP12 _WD6._ROWDRVL_0.NWL ROWCLKL0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD6._ROWDRVL_0.MXP13 _WD6._ROWDRVL_0.NWL _WD6.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD6._ROWDRVL_0.MXP7 WLL12 _WD6._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U NF=2
+  NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD6._ROWDRVL_1.MXN10 NIL1 ROWCLKL1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD6._ROWDRVL_1.MXN11 WLL13 _WD6._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD6._ROWDRVL_1.MXN8 _WD6._ROWDRVL_1.NWL _WD6.ROWSEL NIL1 VPW nfet L=0.016U
+  NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD6._ROWDRVL_1.MXP12 _WD6._ROWDRVL_1.NWL ROWCLKL1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD6._ROWDRVL_1.MXP13 _WD6._ROWDRVL_1.NWL _WD6.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD6._ROWDRVL_1.MXP7 WLL13 _WD6._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U NF=2
+  NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD6._ROWDRVR_0.MXN10 NIR0 ROWCLKR0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD6._ROWDRVR_0.MXN11 WLR12 _WD6._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD6._ROWDRVR_0.MXN8 _WD6._ROWDRVR_0.NWL _WD6.ROWSEL NIR0 VPW nfet L=0.016U
+  NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD6._ROWDRVR_0.MXP12 _WD6._ROWDRVR_0.NWL ROWCLKR0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD6._ROWDRVR_0.MXP13 _WD6._ROWDRVR_0.NWL _WD6.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD6._ROWDRVR_0.MXP7 WLR12 _WD6._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U NF=2
+  NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD6._ROWDRVR_1.MXN10 NIR1 ROWCLKR1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD6._ROWDRVR_1.MXN11 WLR13 _WD6._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD6._ROWDRVR_1.MXN8 _WD6._ROWDRVR_1.NWL _WD6.ROWSEL NIR1 VPW nfet L=0.016U
+  NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD6._ROWDRVR_1.MXP12 _WD6._ROWDRVR_1.NWL ROWCLKR1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD6._ROWDRVR_1.MXP13 _WD6._ROWDRVR_1.NWL _WD6.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD6._ROWDRVR_1.MXP7 WLR13 _WD6._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U NF=2
+  NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD60.I69.MXNA1 _WD60.ROWSEL NXP0_6 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD60.I69.MXNA2 _WD60.ROWSEL NXP1_3 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD60.I69.MXPA1 _WD60.ROWSEL NXP0_6 _WD60.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD60.I69.MXPA2 _WD60.I69.P1 NXP1_3 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD60._ROWDRVL_0.MXN10 NIL0 ROWCLKL0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD60._ROWDRVL_0.MXN11 WLL120 _WD60._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD60._ROWDRVL_0.MXN8 _WD60._ROWDRVL_0.NWL _WD60.ROWSEL NIL0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD60._ROWDRVL_0.MXP12 _WD60._ROWDRVL_0.NWL ROWCLKL0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD60._ROWDRVL_0.MXP13 _WD60._ROWDRVL_0.NWL _WD60.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD60._ROWDRVL_0.MXP7 WLL120 _WD60._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD60._ROWDRVL_1.MXN10 NIL1 ROWCLKL1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD60._ROWDRVL_1.MXN11 WLL121 _WD60._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD60._ROWDRVL_1.MXN8 _WD60._ROWDRVL_1.NWL _WD60.ROWSEL NIL1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD60._ROWDRVL_1.MXP12 _WD60._ROWDRVL_1.NWL ROWCLKL1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD60._ROWDRVL_1.MXP13 _WD60._ROWDRVL_1.NWL _WD60.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD60._ROWDRVL_1.MXP7 WLL121 _WD60._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD60._ROWDRVR_0.MXN10 NIR0 ROWCLKR0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD60._ROWDRVR_0.MXN11 WLR120 _WD60._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD60._ROWDRVR_0.MXN8 _WD60._ROWDRVR_0.NWL _WD60.ROWSEL NIR0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD60._ROWDRVR_0.MXP12 _WD60._ROWDRVR_0.NWL ROWCLKR0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD60._ROWDRVR_0.MXP13 _WD60._ROWDRVR_0.NWL _WD60.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD60._ROWDRVR_0.MXP7 WLR120 _WD60._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD60._ROWDRVR_1.MXN10 NIR1 ROWCLKR1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD60._ROWDRVR_1.MXN11 WLR121 _WD60._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD60._ROWDRVR_1.MXN8 _WD60._ROWDRVR_1.NWL _WD60.ROWSEL NIR1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD60._ROWDRVR_1.MXP12 _WD60._ROWDRVR_1.NWL ROWCLKR1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD60._ROWDRVR_1.MXP13 _WD60._ROWDRVR_1.NWL _WD60.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD60._ROWDRVR_1.MXP7 WLR121 _WD60._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD61.I69.MXNA1 _WD61.ROWSEL NXP0_6 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD61.I69.MXNA2 _WD61.ROWSEL NXP1_3 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD61.I69.MXPA1 _WD61.ROWSEL NXP0_6 _WD61.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD61.I69.MXPA2 _WD61.I69.P1 NXP1_3 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD61._ROWDRVL_0.MXN10 NIL2 ROWCLKL2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD61._ROWDRVL_0.MXN11 WLL122 _WD61._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD61._ROWDRVL_0.MXN8 _WD61._ROWDRVL_0.NWL _WD61.ROWSEL NIL2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD61._ROWDRVL_0.MXP12 _WD61._ROWDRVL_0.NWL ROWCLKL2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD61._ROWDRVL_0.MXP13 _WD61._ROWDRVL_0.NWL _WD61.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD61._ROWDRVL_0.MXP7 WLL122 _WD61._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD61._ROWDRVL_1.MXN10 NIL3 ROWCLKL3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD61._ROWDRVL_1.MXN11 WLL123 _WD61._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD61._ROWDRVL_1.MXN8 _WD61._ROWDRVL_1.NWL _WD61.ROWSEL NIL3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD61._ROWDRVL_1.MXP12 _WD61._ROWDRVL_1.NWL ROWCLKL3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD61._ROWDRVL_1.MXP13 _WD61._ROWDRVL_1.NWL _WD61.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD61._ROWDRVL_1.MXP7 WLL123 _WD61._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD61._ROWDRVR_0.MXN10 NIR2 ROWCLKR2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD61._ROWDRVR_0.MXN11 WLR122 _WD61._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD61._ROWDRVR_0.MXN8 _WD61._ROWDRVR_0.NWL _WD61.ROWSEL NIR2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD61._ROWDRVR_0.MXP12 _WD61._ROWDRVR_0.NWL ROWCLKR2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD61._ROWDRVR_0.MXP13 _WD61._ROWDRVR_0.NWL _WD61.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD61._ROWDRVR_0.MXP7 WLR122 _WD61._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD61._ROWDRVR_1.MXN10 NIR3 ROWCLKR3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD61._ROWDRVR_1.MXN11 WLR123 _WD61._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD61._ROWDRVR_1.MXN8 _WD61._ROWDRVR_1.NWL _WD61.ROWSEL NIR3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD61._ROWDRVR_1.MXP12 _WD61._ROWDRVR_1.NWL ROWCLKR3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD61._ROWDRVR_1.MXP13 _WD61._ROWDRVR_1.NWL _WD61.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD61._ROWDRVR_1.MXP7 WLR123 _WD61._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD62.I69.MXNA1 _WD62.ROWSEL NXP0_7 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD62.I69.MXNA2 _WD62.ROWSEL NXP1_3 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD62.I69.MXPA1 _WD62.ROWSEL NXP0_7 _WD62.I69.P1 VNWP pfet L=0.016U NF=1
+  NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD62.I69.MXPA2 _WD62.I69.P1 NXP1_3 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD62._ROWDRVL_0.MXN10 NIL0 ROWCLKL0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD62._ROWDRVL_0.MXN11 WLL124 _WD62._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD62._ROWDRVL_0.MXN8 _WD62._ROWDRVL_0.NWL _WD62.ROWSEL NIL0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD62._ROWDRVL_0.MXP12 _WD62._ROWDRVL_0.NWL ROWCLKL0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD62._ROWDRVL_0.MXP13 _WD62._ROWDRVL_0.NWL _WD62.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD62._ROWDRVL_0.MXP7 WLL124 _WD62._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD62._ROWDRVL_1.MXN10 NIL1 ROWCLKL1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD62._ROWDRVL_1.MXN11 WLL125 _WD62._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD62._ROWDRVL_1.MXN8 _WD62._ROWDRVL_1.NWL _WD62.ROWSEL NIL1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD62._ROWDRVL_1.MXP12 _WD62._ROWDRVL_1.NWL ROWCLKL1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD62._ROWDRVL_1.MXP13 _WD62._ROWDRVL_1.NWL _WD62.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD62._ROWDRVL_1.MXP7 WLL125 _WD62._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD62._ROWDRVR_0.MXN10 NIR0 ROWCLKR0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD62._ROWDRVR_0.MXN11 WLR124 _WD62._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD62._ROWDRVR_0.MXN8 _WD62._ROWDRVR_0.NWL _WD62.ROWSEL NIR0 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD62._ROWDRVR_0.MXP12 _WD62._ROWDRVR_0.NWL ROWCLKR0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD62._ROWDRVR_0.MXP13 _WD62._ROWDRVR_0.NWL _WD62.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD62._ROWDRVR_0.MXP7 WLR124 _WD62._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD62._ROWDRVR_1.MXN10 NIR1 ROWCLKR1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD62._ROWDRVR_1.MXN11 WLR125 _WD62._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD62._ROWDRVR_1.MXN8 _WD62._ROWDRVR_1.NWL _WD62.ROWSEL NIR1 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD62._ROWDRVR_1.MXP12 _WD62._ROWDRVR_1.NWL ROWCLKR1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD62._ROWDRVR_1.MXP13 _WD62._ROWDRVR_1.NWL _WD62.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD62._ROWDRVR_1.MXP7 WLR125 _WD62._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U
+  NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD7.I69.MXNA1 _WD7.ROWSEL NXP0_3 VSS VPW nfet L=0.016U NF=1 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD7.I69.MXNA2 _WD7.ROWSEL NXP1_0 VSS VPW nfet L=0.016U NF=1 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD7.I69.MXPA1 _WD7.ROWSEL NXP0_3 _WD7.I69.P1 VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD7.I69.MXPA2 _WD7.I69.P1 NXP1_0 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD7._ROWDRVL_0.MXN10 NIL2 ROWCLKL2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD7._ROWDRVL_0.MXN11 WLL14 _WD7._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD7._ROWDRVL_0.MXN8 _WD7._ROWDRVL_0.NWL _WD7.ROWSEL NIL2 VPW nfet L=0.016U
+  NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD7._ROWDRVL_0.MXP12 _WD7._ROWDRVL_0.NWL ROWCLKL2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD7._ROWDRVL_0.MXP13 _WD7._ROWDRVL_0.NWL _WD7.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD7._ROWDRVL_0.MXP7 WLL14 _WD7._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U NF=2
+  NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD7._ROWDRVL_1.MXN10 NIL3 ROWCLKL3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD7._ROWDRVL_1.MXN11 WLL15 _WD7._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD7._ROWDRVL_1.MXN8 _WD7._ROWDRVL_1.NWL _WD7.ROWSEL NIL3 VPW nfet L=0.016U
+  NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD7._ROWDRVL_1.MXP12 _WD7._ROWDRVL_1.NWL ROWCLKL3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD7._ROWDRVL_1.MXP13 _WD7._ROWDRVL_1.NWL _WD7.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD7._ROWDRVL_1.MXP7 WLL15 _WD7._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U NF=2
+  NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD7._ROWDRVR_0.MXN10 NIR2 ROWCLKR2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD7._ROWDRVR_0.MXN11 WLR14 _WD7._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD7._ROWDRVR_0.MXN8 _WD7._ROWDRVR_0.NWL _WD7.ROWSEL NIR2 VPW nfet L=0.016U
+  NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD7._ROWDRVR_0.MXP12 _WD7._ROWDRVR_0.NWL ROWCLKR2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD7._ROWDRVR_0.MXP13 _WD7._ROWDRVR_0.NWL _WD7.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD7._ROWDRVR_0.MXP7 WLR14 _WD7._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U NF=2
+  NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD7._ROWDRVR_1.MXN10 NIR3 ROWCLKR3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD7._ROWDRVR_1.MXN11 WLR15 _WD7._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD7._ROWDRVR_1.MXN8 _WD7._ROWDRVR_1.NWL _WD7.ROWSEL NIR3 VPW nfet L=0.016U
+  NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD7._ROWDRVR_1.MXP12 _WD7._ROWDRVR_1.NWL ROWCLKR3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD7._ROWDRVR_1.MXP13 _WD7._ROWDRVR_1.NWL _WD7.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD7._ROWDRVR_1.MXP7 WLR15 _WD7._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U NF=2
+  NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD8.I69.MXNA1 _WD8.ROWSEL NXP0_4 VSS VPW nfet L=0.016U NF=1 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD8.I69.MXNA2 _WD8.ROWSEL NXP1_0 VSS VPW nfet L=0.016U NF=1 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD8.I69.MXPA1 _WD8.ROWSEL NXP0_4 _WD8.I69.P1 VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD8.I69.MXPA2 _WD8.I69.P1 NXP1_0 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD8._ROWDRVL_0.MXN10 NIL0 ROWCLKL0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD8._ROWDRVL_0.MXN11 WLL16 _WD8._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD8._ROWDRVL_0.MXN8 _WD8._ROWDRVL_0.NWL _WD8.ROWSEL NIL0 VPW nfet L=0.016U
+  NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD8._ROWDRVL_0.MXP12 _WD8._ROWDRVL_0.NWL ROWCLKL0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD8._ROWDRVL_0.MXP13 _WD8._ROWDRVL_0.NWL _WD8.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD8._ROWDRVL_0.MXP7 WLL16 _WD8._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U NF=2
+  NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD8._ROWDRVL_1.MXN10 NIL1 ROWCLKL1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD8._ROWDRVL_1.MXN11 WLL17 _WD8._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD8._ROWDRVL_1.MXN8 _WD8._ROWDRVL_1.NWL _WD8.ROWSEL NIL1 VPW nfet L=0.016U
+  NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD8._ROWDRVL_1.MXP12 _WD8._ROWDRVL_1.NWL ROWCLKL1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD8._ROWDRVL_1.MXP13 _WD8._ROWDRVL_1.NWL _WD8.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD8._ROWDRVL_1.MXP7 WLL17 _WD8._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U NF=2
+  NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD8._ROWDRVR_0.MXN10 NIR0 ROWCLKR0 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD8._ROWDRVR_0.MXN11 WLR16 _WD8._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD8._ROWDRVR_0.MXN8 _WD8._ROWDRVR_0.NWL _WD8.ROWSEL NIR0 VPW nfet L=0.016U
+  NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD8._ROWDRVR_0.MXP12 _WD8._ROWDRVR_0.NWL ROWCLKR0 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD8._ROWDRVR_0.MXP13 _WD8._ROWDRVR_0.NWL _WD8.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD8._ROWDRVR_0.MXP7 WLR16 _WD8._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U NF=2
+  NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD8._ROWDRVR_1.MXN10 NIR1 ROWCLKR1 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD8._ROWDRVR_1.MXN11 WLR17 _WD8._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD8._ROWDRVR_1.MXN8 _WD8._ROWDRVR_1.NWL _WD8.ROWSEL NIR1 VPW nfet L=0.016U
+  NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD8._ROWDRVR_1.MXP12 _WD8._ROWDRVR_1.NWL ROWCLKR1 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD8._ROWDRVR_1.MXP13 _WD8._ROWDRVR_1.NWL _WD8.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD8._ROWDRVR_1.MXP7 WLR17 _WD8._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U NF=2
+  NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD9.I69.MXNA1 _WD9.ROWSEL NXP0_4 VSS VPW nfet L=0.016U NF=1 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD9.I69.MXNA2 _WD9.ROWSEL NXP1_0 VSS VPW nfet L=0.016U NF=1 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD9.I69.MXPA1 _WD9.ROWSEL NXP0_4 _WD9.I69.P1 VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD9.I69.MXPA2 _WD9.I69.P1 NXP1_0 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD9._ROWDRVL_0.MXN10 NIL2 ROWCLKL2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD9._ROWDRVL_0.MXN11 WLL18 _WD9._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD9._ROWDRVL_0.MXN8 _WD9._ROWDRVL_0.NWL _WD9.ROWSEL NIL2 VPW nfet L=0.016U
+  NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD9._ROWDRVL_0.MXP12 _WD9._ROWDRVL_0.NWL ROWCLKL2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD9._ROWDRVL_0.MXP13 _WD9._ROWDRVL_0.NWL _WD9.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD9._ROWDRVL_0.MXP7 WLL18 _WD9._ROWDRVL_0.NWL VDDI0 VNWC pfet L=0.016U NF=2
+  NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD9._ROWDRVL_1.MXN10 NIL3 ROWCLKL3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD9._ROWDRVL_1.MXN11 WLL19 _WD9._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD9._ROWDRVL_1.MXN8 _WD9._ROWDRVL_1.NWL _WD9.ROWSEL NIL3 VPW nfet L=0.016U
+  NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD9._ROWDRVL_1.MXP12 _WD9._ROWDRVL_1.NWL ROWCLKL3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD9._ROWDRVL_1.MXP13 _WD9._ROWDRVL_1.NWL _WD9.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD9._ROWDRVL_1.MXP7 WLL19 _WD9._ROWDRVL_1.NWL VDDI0 VNWC pfet L=0.016U NF=2
+  NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD9._ROWDRVR_0.MXN10 NIR2 ROWCLKR2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD9._ROWDRVR_0.MXN11 WLR18 _WD9._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD9._ROWDRVR_0.MXN8 _WD9._ROWDRVR_0.NWL _WD9.ROWSEL NIR2 VPW nfet L=0.016U
+  NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD9._ROWDRVR_0.MXP12 _WD9._ROWDRVR_0.NWL ROWCLKR2 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD9._ROWDRVR_0.MXP13 _WD9._ROWDRVR_0.NWL _WD9.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD9._ROWDRVR_0.MXP7 WLR18 _WD9._ROWDRVR_0.NWL VDDI1 VNWC pfet L=0.016U NF=2
+  NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD9._ROWDRVR_1.MXN10 NIR3 ROWCLKR3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WD9._ROWDRVR_1.MXN11 WLR19 _WD9._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U NF=2
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD9._ROWDRVR_1.MXN8 _WD9._ROWDRVR_1.NWL _WD9.ROWSEL NIR3 VPW nfet L=0.016U
+  NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD9._ROWDRVR_1.MXP12 _WD9._ROWDRVR_1.NWL ROWCLKR3 VDDCE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WD9._ROWDRVR_1.MXP13 _WD9._ROWDRVR_1.NWL _WD9.ROWSEL VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WD9._ROWDRVR_1.MXP7 WLR19 _WD9._ROWDRVR_1.NWL VDDI1 VNWC pfet L=0.016U NF=2
+  NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WDXTOP.I69.MXNA1 _WDXTOP.ROWSEL NXP0_7 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WDXTOP.I69.MXNA2 _WDXTOP.ROWSEL NXP1_3 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WDXTOP.I69.MXPA1 _WDXTOP.ROWSEL NXP0_7 _WDXTOP.I69.P1 VNWP pfet L=0.016U
+  NF=1 NFIN=17 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WDXTOP.I69.MXPA2 _WDXTOP.I69.P1 NXP1_3 VDDPE VNWP pfet L=0.016U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WDXTOP._ROWDRVL_0.MXN10 NIL2 ROWCLKL2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WDXTOP._ROWDRVL_0.MXN11 WLL126 _WDXTOP._ROWDRVL_0.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WDXTOP._ROWDRVL_0.MXN8 _WDXTOP._ROWDRVL_0.NWL _WDXTOP.ROWSEL NIL2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WDXTOP._ROWDRVL_0.MXP12 _WDXTOP._ROWDRVL_0.NWL ROWCLKL2 VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WDXTOP._ROWDRVL_0.MXP13 _WDXTOP._ROWDRVL_0.NWL _WDXTOP.ROWSEL VDDCE VNWC
+  pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_WDXTOP._ROWDRVL_0.MXP7 WLL126 _WDXTOP._ROWDRVL_0.NWL VDDI0 VNWC pfet
+  L=0.016U NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WDXTOP._ROWDRVL_1.MXN10 NIL3 ROWCLKL3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WDXTOP._ROWDRVL_1.MXN11 WLL127 _WDXTOP._ROWDRVL_1.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WDXTOP._ROWDRVL_1.MXN8 _WDXTOP._ROWDRVL_1.NWL _WDXTOP.ROWSEL NIL3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WDXTOP._ROWDRVL_1.MXP12 _WDXTOP._ROWDRVL_1.NWL ROWCLKL3 VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WDXTOP._ROWDRVL_1.MXP13 _WDXTOP._ROWDRVL_1.NWL _WDXTOP.ROWSEL VDDCE VNWC
+  pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_WDXTOP._ROWDRVL_1.MXP7 WLL127 _WDXTOP._ROWDRVL_1.NWL VDDI0 VNWC pfet
+  L=0.016U NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WDXTOP._ROWDRVR_0.MXN10 NIR2 ROWCLKR2 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WDXTOP._ROWDRVR_0.MXN11 WLR126 _WDXTOP._ROWDRVR_0.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WDXTOP._ROWDRVR_0.MXN8 _WDXTOP._ROWDRVR_0.NWL _WDXTOP.ROWSEL NIR2 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WDXTOP._ROWDRVR_0.MXP12 _WDXTOP._ROWDRVR_0.NWL ROWCLKR2 VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WDXTOP._ROWDRVR_0.MXP13 _WDXTOP._ROWDRVR_0.NWL _WDXTOP.ROWSEL VDDCE VNWC
+  pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_WDXTOP._ROWDRVR_0.MXP7 WLR126 _WDXTOP._ROWDRVR_0.NWL VDDI1 VNWC pfet
+  L=0.016U NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WDXTOP._ROWDRVR_1.MXN10 NIR3 ROWCLKR3 VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_WDXTOP._ROWDRVR_1.MXN11 WLR127 _WDXTOP._ROWDRVR_1.NWL VSSE VPW nfet L=0.016U
+  NF=2 NFIN=14 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_WDXTOP._ROWDRVR_1.MXN8 _WDXTOP._ROWDRVR_1.NWL _WDXTOP.ROWSEL NIR3 VPW nfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WDXTOP._ROWDRVR_1.MXP12 _WDXTOP._ROWDRVR_1.NWL ROWCLKR3 VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_WDXTOP._ROWDRVR_1.MXP13 _WDXTOP._ROWDRVR_1.NWL _WDXTOP.ROWSEL VDDCE VNWC
+  pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_WDXTOP._ROWDRVR_1.MXP7 WLR127 _WDXTOP._ROWDRVR_1.NWL VDDI1 VNWC pfet
+  L=0.016U NF=2 NFIN=22 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_XDEC0._DEC.I1_0.MXN0 _XDEC0._DEC.I1_0.N3 NRA_P2[2] VSS VPW nfet L=0.016U
+  NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._DEC.I1_0.MXN1 _XDEC0._DEC.NDEC[0] NRA_P2[0] _XDEC0._DEC.I1_0.N4 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC0._DEC.I1_0.MXN2 _XDEC0._DEC.I1_0.N4 NRA_P2[1] _XDEC0._DEC.I1_0.N3 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC0._DEC.I1_0.MXNA1 _XDEC0._DEC.NDEC[0] NRA_P2[0] _XDEC0._DEC.I1_0.N2 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC0._DEC.I1_0.MXNA2 _XDEC0._DEC.I1_0.N2 NRA_P2[1] _XDEC0._DEC.I1_0.N1 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC0._DEC.I1_0.MXNA3 _XDEC0._DEC.I1_0.N1 NRA_P2[2] VSS VPW nfet L=0.016U
+  NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._DEC.I1_0.MXPA1 _XDEC0._DEC.NDEC[0] NRA_P2[0] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._DEC.I1_0.MXPA2 _XDEC0._DEC.NDEC[0] NRA_P2[1] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._DEC.I1_0.MXPA3 _XDEC0._DEC.NDEC[0] NRA_P2[2] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._DEC.I1_1.MXN0 _XDEC0._DEC.I1_1.N3 NRA_P2[2] VSS VPW nfet L=0.016U
+  NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._DEC.I1_1.MXN1 _XDEC0._DEC.NDEC[1] RA_P2[0] _XDEC0._DEC.I1_1.N4 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC0._DEC.I1_1.MXN2 _XDEC0._DEC.I1_1.N4 NRA_P2[1] _XDEC0._DEC.I1_1.N3 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC0._DEC.I1_1.MXNA1 _XDEC0._DEC.NDEC[1] RA_P2[0] _XDEC0._DEC.I1_1.N2 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC0._DEC.I1_1.MXNA2 _XDEC0._DEC.I1_1.N2 NRA_P2[1] _XDEC0._DEC.I1_1.N1 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC0._DEC.I1_1.MXNA3 _XDEC0._DEC.I1_1.N1 NRA_P2[2] VSS VPW nfet L=0.016U
+  NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._DEC.I1_1.MXPA1 _XDEC0._DEC.NDEC[1] RA_P2[0] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._DEC.I1_1.MXPA2 _XDEC0._DEC.NDEC[1] NRA_P2[1] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._DEC.I1_1.MXPA3 _XDEC0._DEC.NDEC[1] NRA_P2[2] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._DEC.I1_2.MXN0 _XDEC0._DEC.I1_2.N3 NRA_P2[2] VSS VPW nfet L=0.016U
+  NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._DEC.I1_2.MXN1 _XDEC0._DEC.NDEC[2] NRA_P2[0] _XDEC0._DEC.I1_2.N4 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC0._DEC.I1_2.MXN2 _XDEC0._DEC.I1_2.N4 RA_P2[1] _XDEC0._DEC.I1_2.N3 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC0._DEC.I1_2.MXNA1 _XDEC0._DEC.NDEC[2] NRA_P2[0] _XDEC0._DEC.I1_2.N2 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC0._DEC.I1_2.MXNA2 _XDEC0._DEC.I1_2.N2 RA_P2[1] _XDEC0._DEC.I1_2.N1 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC0._DEC.I1_2.MXNA3 _XDEC0._DEC.I1_2.N1 NRA_P2[2] VSS VPW nfet L=0.016U
+  NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._DEC.I1_2.MXPA1 _XDEC0._DEC.NDEC[2] NRA_P2[0] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._DEC.I1_2.MXPA2 _XDEC0._DEC.NDEC[2] RA_P2[1] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._DEC.I1_2.MXPA3 _XDEC0._DEC.NDEC[2] NRA_P2[2] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._DEC.I1_3.MXN0 _XDEC0._DEC.I1_3.N3 NRA_P2[2] VSS VPW nfet L=0.016U
+  NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._DEC.I1_3.MXN1 _XDEC0._DEC.NDEC[3] RA_P2[0] _XDEC0._DEC.I1_3.N4 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC0._DEC.I1_3.MXN2 _XDEC0._DEC.I1_3.N4 RA_P2[1] _XDEC0._DEC.I1_3.N3 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC0._DEC.I1_3.MXNA1 _XDEC0._DEC.NDEC[3] RA_P2[0] _XDEC0._DEC.I1_3.N2 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC0._DEC.I1_3.MXNA2 _XDEC0._DEC.I1_3.N2 RA_P2[1] _XDEC0._DEC.I1_3.N1 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC0._DEC.I1_3.MXNA3 _XDEC0._DEC.I1_3.N1 NRA_P2[2] VSS VPW nfet L=0.016U
+  NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._DEC.I1_3.MXPA1 _XDEC0._DEC.NDEC[3] RA_P2[0] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._DEC.I1_3.MXPA2 _XDEC0._DEC.NDEC[3] RA_P2[1] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._DEC.I1_3.MXPA3 _XDEC0._DEC.NDEC[3] NRA_P2[2] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._DEC.I1_4.MXN0 _XDEC0._DEC.I1_4.N3 RA_P2[2] VSS VPW nfet L=0.016U NF=1
+  NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._DEC.I1_4.MXN1 _XDEC0._DEC.NDEC[4] NRA_P2[0] _XDEC0._DEC.I1_4.N4 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC0._DEC.I1_4.MXN2 _XDEC0._DEC.I1_4.N4 NRA_P2[1] _XDEC0._DEC.I1_4.N3 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC0._DEC.I1_4.MXNA1 _XDEC0._DEC.NDEC[4] NRA_P2[0] _XDEC0._DEC.I1_4.N2 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC0._DEC.I1_4.MXNA2 _XDEC0._DEC.I1_4.N2 NRA_P2[1] _XDEC0._DEC.I1_4.N1 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC0._DEC.I1_4.MXNA3 _XDEC0._DEC.I1_4.N1 RA_P2[2] VSS VPW nfet L=0.016U
+  NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._DEC.I1_4.MXPA1 _XDEC0._DEC.NDEC[4] NRA_P2[0] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._DEC.I1_4.MXPA2 _XDEC0._DEC.NDEC[4] NRA_P2[1] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._DEC.I1_4.MXPA3 _XDEC0._DEC.NDEC[4] RA_P2[2] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._DEC.I1_5.MXN0 _XDEC0._DEC.I1_5.N3 RA_P2[2] VSS VPW nfet L=0.016U NF=1
+  NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._DEC.I1_5.MXN1 _XDEC0._DEC.NDEC[5] RA_P2[0] _XDEC0._DEC.I1_5.N4 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC0._DEC.I1_5.MXN2 _XDEC0._DEC.I1_5.N4 NRA_P2[1] _XDEC0._DEC.I1_5.N3 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC0._DEC.I1_5.MXNA1 _XDEC0._DEC.NDEC[5] RA_P2[0] _XDEC0._DEC.I1_5.N2 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC0._DEC.I1_5.MXNA2 _XDEC0._DEC.I1_5.N2 NRA_P2[1] _XDEC0._DEC.I1_5.N1 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC0._DEC.I1_5.MXNA3 _XDEC0._DEC.I1_5.N1 RA_P2[2] VSS VPW nfet L=0.016U
+  NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._DEC.I1_5.MXPA1 _XDEC0._DEC.NDEC[5] RA_P2[0] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._DEC.I1_5.MXPA2 _XDEC0._DEC.NDEC[5] NRA_P2[1] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._DEC.I1_5.MXPA3 _XDEC0._DEC.NDEC[5] RA_P2[2] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._DEC.I1_6.MXN0 _XDEC0._DEC.I1_6.N3 RA_P2[2] VSS VPW nfet L=0.016U NF=1
+  NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._DEC.I1_6.MXN1 _XDEC0._DEC.NDEC[6] NRA_P2[0] _XDEC0._DEC.I1_6.N4 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC0._DEC.I1_6.MXN2 _XDEC0._DEC.I1_6.N4 RA_P2[1] _XDEC0._DEC.I1_6.N3 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC0._DEC.I1_6.MXNA1 _XDEC0._DEC.NDEC[6] NRA_P2[0] _XDEC0._DEC.I1_6.N2 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC0._DEC.I1_6.MXNA2 _XDEC0._DEC.I1_6.N2 RA_P2[1] _XDEC0._DEC.I1_6.N1 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC0._DEC.I1_6.MXNA3 _XDEC0._DEC.I1_6.N1 RA_P2[2] VSS VPW nfet L=0.016U
+  NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._DEC.I1_6.MXPA1 _XDEC0._DEC.NDEC[6] NRA_P2[0] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._DEC.I1_6.MXPA2 _XDEC0._DEC.NDEC[6] RA_P2[1] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._DEC.I1_6.MXPA3 _XDEC0._DEC.NDEC[6] RA_P2[2] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._DEC.I1_7.MXN0 _XDEC0._DEC.I1_7.N3 RA_P2[2] VSS VPW nfet L=0.016U NF=1
+  NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._DEC.I1_7.MXN1 _XDEC0._DEC.NDEC[7] RA_P2[0] _XDEC0._DEC.I1_7.N4 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC0._DEC.I1_7.MXN2 _XDEC0._DEC.I1_7.N4 RA_P2[1] _XDEC0._DEC.I1_7.N3 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC0._DEC.I1_7.MXNA1 _XDEC0._DEC.NDEC[7] RA_P2[0] _XDEC0._DEC.I1_7.N2 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC0._DEC.I1_7.MXNA2 _XDEC0._DEC.I1_7.N2 RA_P2[1] _XDEC0._DEC.I1_7.N1 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC0._DEC.I1_7.MXNA3 _XDEC0._DEC.I1_7.N1 RA_P2[2] VSS VPW nfet L=0.016U
+  NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._DEC.I1_7.MXPA1 _XDEC0._DEC.NDEC[7] RA_P2[0] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._DEC.I1_7.MXPA2 _XDEC0._DEC.NDEC[7] RA_P2[1] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._DEC.I1_7.MXPA3 _XDEC0._DEC.NDEC[7] RA_P2[2] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._DEC.I3_0.MXNA1 _XDEC0.XP[0] _XDEC0._DEC.NDEC[0] VSS VPW nfet L=0.016U
+  NF=6 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._DEC.I3_0.MXPA1 _XDEC0.XP[0] _XDEC0._DEC.NDEC[0] VDDPE VNWP pfet
+  L=0.016U NF=6 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_XDEC0._DEC.I3_1.MXNA1 _XDEC0.XP[1] _XDEC0._DEC.NDEC[1] VSS VPW nfet L=0.016U
+  NF=6 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._DEC.I3_1.MXPA1 _XDEC0.XP[1] _XDEC0._DEC.NDEC[1] VDDPE VNWP pfet
+  L=0.016U NF=6 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_XDEC0._DEC.I3_2.MXNA1 _XDEC0.XP[2] _XDEC0._DEC.NDEC[2] VSS VPW nfet L=0.016U
+  NF=6 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._DEC.I3_2.MXPA1 _XDEC0.XP[2] _XDEC0._DEC.NDEC[2] VDDPE VNWP pfet
+  L=0.016U NF=6 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_XDEC0._DEC.I3_3.MXNA1 _XDEC0.XP[3] _XDEC0._DEC.NDEC[3] VSS VPW nfet L=0.016U
+  NF=6 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._DEC.I3_3.MXPA1 _XDEC0.XP[3] _XDEC0._DEC.NDEC[3] VDDPE VNWP pfet
+  L=0.016U NF=6 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_XDEC0._DEC.I3_4.MXNA1 _XDEC0.XP[4] _XDEC0._DEC.NDEC[4] VSS VPW nfet L=0.016U
+  NF=6 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._DEC.I3_4.MXPA1 _XDEC0.XP[4] _XDEC0._DEC.NDEC[4] VDDPE VNWP pfet
+  L=0.016U NF=6 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_XDEC0._DEC.I3_5.MXNA1 _XDEC0.XP[5] _XDEC0._DEC.NDEC[5] VSS VPW nfet L=0.016U
+  NF=6 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._DEC.I3_5.MXPA1 _XDEC0.XP[5] _XDEC0._DEC.NDEC[5] VDDPE VNWP pfet
+  L=0.016U NF=6 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_XDEC0._DEC.I3_6.MXNA1 _XDEC0.XP[6] _XDEC0._DEC.NDEC[6] VSS VPW nfet L=0.016U
+  NF=6 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._DEC.I3_6.MXPA1 _XDEC0.XP[6] _XDEC0._DEC.NDEC[6] VDDPE VNWP pfet
+  L=0.016U NF=6 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_XDEC0._DEC.I3_7.MXNA1 _XDEC0.XP[7] _XDEC0._DEC.NDEC[7] VSS VPW nfet L=0.016U
+  NF=6 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._DEC.I3_7.MXPA1 _XDEC0.XP[7] _XDEC0._DEC.NDEC[7] VDDPE VNWP pfet
+  L=0.016U NF=6 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_XDEC0._IV_NXP_0.MXNA1 NXP0_0 _XDEC0.XP[0] VSS VPW nfet L=0.016U NF=10 NFIN=5
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC0._IV_NXP_0.MXPA1 NXP0_0 _XDEC0.XP[0] VDDPE VNWP pfet L=0.016U NF=10
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._IV_NXP_1.MXNA1 NXP0_1 _XDEC0.XP[1] VSS VPW nfet L=0.016U NF=10 NFIN=5
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC0._IV_NXP_1.MXPA1 NXP0_1 _XDEC0.XP[1] VDDPE VNWP pfet L=0.016U NF=10
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._IV_NXP_2.MXNA1 NXP0_2 _XDEC0.XP[2] VSS VPW nfet L=0.016U NF=10 NFIN=5
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC0._IV_NXP_2.MXPA1 NXP0_2 _XDEC0.XP[2] VDDPE VNWP pfet L=0.016U NF=10
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._IV_NXP_3.MXNA1 NXP0_3 _XDEC0.XP[3] VSS VPW nfet L=0.016U NF=10 NFIN=5
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC0._IV_NXP_3.MXPA1 NXP0_3 _XDEC0.XP[3] VDDPE VNWP pfet L=0.016U NF=10
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._IV_NXP_4.MXNA1 NXP0_4 _XDEC0.XP[4] VSS VPW nfet L=0.016U NF=10 NFIN=5
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC0._IV_NXP_4.MXPA1 NXP0_4 _XDEC0.XP[4] VDDPE VNWP pfet L=0.016U NF=10
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._IV_NXP_5.MXNA1 NXP0_5 _XDEC0.XP[5] VSS VPW nfet L=0.016U NF=10 NFIN=5
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC0._IV_NXP_5.MXPA1 NXP0_5 _XDEC0.XP[5] VDDPE VNWP pfet L=0.016U NF=10
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._IV_NXP_6.MXNA1 NXP0_6 _XDEC0.XP[6] VSS VPW nfet L=0.016U NF=10 NFIN=5
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC0._IV_NXP_6.MXPA1 NXP0_6 _XDEC0.XP[6] VDDPE VNWP pfet L=0.016U NF=10
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC0._IV_NXP_7.MXNA1 NXP0_7 _XDEC0.XP[7] VSS VPW nfet L=0.016U NF=10 NFIN=5
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC0._IV_NXP_7.MXPA1 NXP0_7 _XDEC0.XP[7] VDDPE VNWP pfet L=0.016U NF=10
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._DEC.I1_0.MXN0 _XDEC1._DEC.I1_0.N3 NRA_P2[5] VSS VPW nfet L=0.016U
+  NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._DEC.I1_0.MXN1 _XDEC1._DEC.NDEC[0] NRA_P2[3] _XDEC1._DEC.I1_0.N4 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC1._DEC.I1_0.MXN2 _XDEC1._DEC.I1_0.N4 NRA_P2[4] _XDEC1._DEC.I1_0.N3 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC1._DEC.I1_0.MXNA1 _XDEC1._DEC.NDEC[0] NRA_P2[3] _XDEC1._DEC.I1_0.N2 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC1._DEC.I1_0.MXNA2 _XDEC1._DEC.I1_0.N2 NRA_P2[4] _XDEC1._DEC.I1_0.N1 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC1._DEC.I1_0.MXNA3 _XDEC1._DEC.I1_0.N1 NRA_P2[5] VSS VPW nfet L=0.016U
+  NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._DEC.I1_0.MXPA1 _XDEC1._DEC.NDEC[0] NRA_P2[3] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._DEC.I1_0.MXPA2 _XDEC1._DEC.NDEC[0] NRA_P2[4] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._DEC.I1_0.MXPA3 _XDEC1._DEC.NDEC[0] NRA_P2[5] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._DEC.I1_1.MXN0 _XDEC1._DEC.I1_1.N3 NRA_P2[5] VSS VPW nfet L=0.016U
+  NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._DEC.I1_1.MXN1 _XDEC1._DEC.NDEC[1] RA_P2[3] _XDEC1._DEC.I1_1.N4 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC1._DEC.I1_1.MXN2 _XDEC1._DEC.I1_1.N4 NRA_P2[4] _XDEC1._DEC.I1_1.N3 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC1._DEC.I1_1.MXNA1 _XDEC1._DEC.NDEC[1] RA_P2[3] _XDEC1._DEC.I1_1.N2 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC1._DEC.I1_1.MXNA2 _XDEC1._DEC.I1_1.N2 NRA_P2[4] _XDEC1._DEC.I1_1.N1 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC1._DEC.I1_1.MXNA3 _XDEC1._DEC.I1_1.N1 NRA_P2[5] VSS VPW nfet L=0.016U
+  NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._DEC.I1_1.MXPA1 _XDEC1._DEC.NDEC[1] RA_P2[3] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._DEC.I1_1.MXPA2 _XDEC1._DEC.NDEC[1] NRA_P2[4] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._DEC.I1_1.MXPA3 _XDEC1._DEC.NDEC[1] NRA_P2[5] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._DEC.I1_2.MXN0 _XDEC1._DEC.I1_2.N3 NRA_P2[5] VSS VPW nfet L=0.016U
+  NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._DEC.I1_2.MXN1 _XDEC1._DEC.NDEC[2] NRA_P2[3] _XDEC1._DEC.I1_2.N4 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC1._DEC.I1_2.MXN2 _XDEC1._DEC.I1_2.N4 RA_P2[4] _XDEC1._DEC.I1_2.N3 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC1._DEC.I1_2.MXNA1 _XDEC1._DEC.NDEC[2] NRA_P2[3] _XDEC1._DEC.I1_2.N2 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC1._DEC.I1_2.MXNA2 _XDEC1._DEC.I1_2.N2 RA_P2[4] _XDEC1._DEC.I1_2.N1 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC1._DEC.I1_2.MXNA3 _XDEC1._DEC.I1_2.N1 NRA_P2[5] VSS VPW nfet L=0.016U
+  NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._DEC.I1_2.MXPA1 _XDEC1._DEC.NDEC[2] NRA_P2[3] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._DEC.I1_2.MXPA2 _XDEC1._DEC.NDEC[2] RA_P2[4] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._DEC.I1_2.MXPA3 _XDEC1._DEC.NDEC[2] NRA_P2[5] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._DEC.I1_3.MXN0 _XDEC1._DEC.I1_3.N3 NRA_P2[5] VSS VPW nfet L=0.016U
+  NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._DEC.I1_3.MXN1 _XDEC1._DEC.NDEC[3] RA_P2[3] _XDEC1._DEC.I1_3.N4 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC1._DEC.I1_3.MXN2 _XDEC1._DEC.I1_3.N4 RA_P2[4] _XDEC1._DEC.I1_3.N3 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC1._DEC.I1_3.MXNA1 _XDEC1._DEC.NDEC[3] RA_P2[3] _XDEC1._DEC.I1_3.N2 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC1._DEC.I1_3.MXNA2 _XDEC1._DEC.I1_3.N2 RA_P2[4] _XDEC1._DEC.I1_3.N1 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC1._DEC.I1_3.MXNA3 _XDEC1._DEC.I1_3.N1 NRA_P2[5] VSS VPW nfet L=0.016U
+  NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._DEC.I1_3.MXPA1 _XDEC1._DEC.NDEC[3] RA_P2[3] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._DEC.I1_3.MXPA2 _XDEC1._DEC.NDEC[3] RA_P2[4] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._DEC.I1_3.MXPA3 _XDEC1._DEC.NDEC[3] NRA_P2[5] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._DEC.I1_4.MXN0 _XDEC1._DEC.I1_4.N3 RA_P2[5] VSS VPW nfet L=0.016U NF=1
+  NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._DEC.I1_4.MXN1 _XDEC1._DEC.NDEC[4] NRA_P2[3] _XDEC1._DEC.I1_4.N4 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC1._DEC.I1_4.MXN2 _XDEC1._DEC.I1_4.N4 NRA_P2[4] _XDEC1._DEC.I1_4.N3 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC1._DEC.I1_4.MXNA1 _XDEC1._DEC.NDEC[4] NRA_P2[3] _XDEC1._DEC.I1_4.N2 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC1._DEC.I1_4.MXNA2 _XDEC1._DEC.I1_4.N2 NRA_P2[4] _XDEC1._DEC.I1_4.N1 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC1._DEC.I1_4.MXNA3 _XDEC1._DEC.I1_4.N1 RA_P2[5] VSS VPW nfet L=0.016U
+  NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._DEC.I1_4.MXPA1 _XDEC1._DEC.NDEC[4] NRA_P2[3] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._DEC.I1_4.MXPA2 _XDEC1._DEC.NDEC[4] NRA_P2[4] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._DEC.I1_4.MXPA3 _XDEC1._DEC.NDEC[4] RA_P2[5] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._DEC.I1_5.MXN0 _XDEC1._DEC.I1_5.N3 RA_P2[5] VSS VPW nfet L=0.016U NF=1
+  NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._DEC.I1_5.MXN1 _XDEC1._DEC.NDEC[5] RA_P2[3] _XDEC1._DEC.I1_5.N4 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC1._DEC.I1_5.MXN2 _XDEC1._DEC.I1_5.N4 NRA_P2[4] _XDEC1._DEC.I1_5.N3 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC1._DEC.I1_5.MXNA1 _XDEC1._DEC.NDEC[5] RA_P2[3] _XDEC1._DEC.I1_5.N2 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC1._DEC.I1_5.MXNA2 _XDEC1._DEC.I1_5.N2 NRA_P2[4] _XDEC1._DEC.I1_5.N1 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC1._DEC.I1_5.MXNA3 _XDEC1._DEC.I1_5.N1 RA_P2[5] VSS VPW nfet L=0.016U
+  NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._DEC.I1_5.MXPA1 _XDEC1._DEC.NDEC[5] RA_P2[3] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._DEC.I1_5.MXPA2 _XDEC1._DEC.NDEC[5] NRA_P2[4] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._DEC.I1_5.MXPA3 _XDEC1._DEC.NDEC[5] RA_P2[5] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._DEC.I1_6.MXN0 _XDEC1._DEC.I1_6.N3 RA_P2[5] VSS VPW nfet L=0.016U NF=1
+  NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._DEC.I1_6.MXN1 _XDEC1._DEC.NDEC[6] NRA_P2[3] _XDEC1._DEC.I1_6.N4 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC1._DEC.I1_6.MXN2 _XDEC1._DEC.I1_6.N4 RA_P2[4] _XDEC1._DEC.I1_6.N3 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC1._DEC.I1_6.MXNA1 _XDEC1._DEC.NDEC[6] NRA_P2[3] _XDEC1._DEC.I1_6.N2 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC1._DEC.I1_6.MXNA2 _XDEC1._DEC.I1_6.N2 RA_P2[4] _XDEC1._DEC.I1_6.N1 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC1._DEC.I1_6.MXNA3 _XDEC1._DEC.I1_6.N1 RA_P2[5] VSS VPW nfet L=0.016U
+  NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._DEC.I1_6.MXPA1 _XDEC1._DEC.NDEC[6] NRA_P2[3] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._DEC.I1_6.MXPA2 _XDEC1._DEC.NDEC[6] RA_P2[4] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._DEC.I1_6.MXPA3 _XDEC1._DEC.NDEC[6] RA_P2[5] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._DEC.I1_7.MXN0 _XDEC1._DEC.I1_7.N3 RA_P2[5] VSS VPW nfet L=0.016U NF=1
+  NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._DEC.I1_7.MXN1 _XDEC1._DEC.NDEC[7] RA_P2[3] _XDEC1._DEC.I1_7.N4 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC1._DEC.I1_7.MXN2 _XDEC1._DEC.I1_7.N4 RA_P2[4] _XDEC1._DEC.I1_7.N3 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC1._DEC.I1_7.MXNA1 _XDEC1._DEC.NDEC[7] RA_P2[3] _XDEC1._DEC.I1_7.N2 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC1._DEC.I1_7.MXNA2 _XDEC1._DEC.I1_7.N2 RA_P2[4] _XDEC1._DEC.I1_7.N1 VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC1._DEC.I1_7.MXNA3 _XDEC1._DEC.I1_7.N1 RA_P2[5] VSS VPW nfet L=0.016U
+  NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._DEC.I1_7.MXPA1 _XDEC1._DEC.NDEC[7] RA_P2[3] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._DEC.I1_7.MXPA2 _XDEC1._DEC.NDEC[7] RA_P2[4] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._DEC.I1_7.MXPA3 _XDEC1._DEC.NDEC[7] RA_P2[5] VDDPE VNWP pfet L=0.016U
+  NF=2 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._DEC.I3_0.MXNA1 _XDEC1.XP[0] _XDEC1._DEC.NDEC[0] VSS VPW nfet L=0.016U
+  NF=6 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._DEC.I3_0.MXPA1 _XDEC1.XP[0] _XDEC1._DEC.NDEC[0] VDDPE VNWP pfet
+  L=0.016U NF=6 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_XDEC1._DEC.I3_1.MXNA1 _XDEC1.XP[1] _XDEC1._DEC.NDEC[1] VSS VPW nfet L=0.016U
+  NF=6 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._DEC.I3_1.MXPA1 _XDEC1.XP[1] _XDEC1._DEC.NDEC[1] VDDPE VNWP pfet
+  L=0.016U NF=6 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_XDEC1._DEC.I3_2.MXNA1 _XDEC1.XP[2] _XDEC1._DEC.NDEC[2] VSS VPW nfet L=0.016U
+  NF=6 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._DEC.I3_2.MXPA1 _XDEC1.XP[2] _XDEC1._DEC.NDEC[2] VDDPE VNWP pfet
+  L=0.016U NF=6 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_XDEC1._DEC.I3_3.MXNA1 _XDEC1.XP[3] _XDEC1._DEC.NDEC[3] VSS VPW nfet L=0.016U
+  NF=6 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._DEC.I3_3.MXPA1 _XDEC1.XP[3] _XDEC1._DEC.NDEC[3] VDDPE VNWP pfet
+  L=0.016U NF=6 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_XDEC1._DEC.I3_4.MXNA1 _XDEC1.XP[4] _XDEC1._DEC.NDEC[4] VSS VPW nfet L=0.016U
+  NF=6 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._DEC.I3_4.MXPA1 _XDEC1.XP[4] _XDEC1._DEC.NDEC[4] VDDPE VNWP pfet
+  L=0.016U NF=6 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_XDEC1._DEC.I3_5.MXNA1 _XDEC1.XP[5] _XDEC1._DEC.NDEC[5] VSS VPW nfet L=0.016U
+  NF=6 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._DEC.I3_5.MXPA1 _XDEC1.XP[5] _XDEC1._DEC.NDEC[5] VDDPE VNWP pfet
+  L=0.016U NF=6 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_XDEC1._DEC.I3_6.MXNA1 _XDEC1.XP[6] _XDEC1._DEC.NDEC[6] VSS VPW nfet L=0.016U
+  NF=6 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._DEC.I3_6.MXPA1 _XDEC1.XP[6] _XDEC1._DEC.NDEC[6] VDDPE VNWP pfet
+  L=0.016U NF=6 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_XDEC1._DEC.I3_7.MXNA1 _XDEC1.XP[7] _XDEC1._DEC.NDEC[7] VSS VPW nfet L=0.016U
+  NF=6 NFIN=2 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._DEC.I3_7.MXPA1 _XDEC1.XP[7] _XDEC1._DEC.NDEC[7] VDDPE VNWP pfet
+  L=0.016U NF=6 NFIN=3 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_XDEC1._IV_NXP_0.MXNA1 NXP1_0 _XDEC1.XP[0] VSS VPW nfet L=0.016U NF=10 NFIN=5
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC1._IV_NXP_0.MXPA1 NXP1_0 _XDEC1.XP[0] VDDPE VNWP pfet L=0.016U NF=10
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._IV_NXP_1.MXNA1 NXP1_1 _XDEC1.XP[1] VSS VPW nfet L=0.016U NF=10 NFIN=5
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC1._IV_NXP_1.MXPA1 NXP1_1 _XDEC1.XP[1] VDDPE VNWP pfet L=0.016U NF=10
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._IV_NXP_2.MXNA1 NXP1_2 _XDEC1.XP[2] VSS VPW nfet L=0.016U NF=10 NFIN=5
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC1._IV_NXP_2.MXPA1 NXP1_2 _XDEC1.XP[2] VDDPE VNWP pfet L=0.016U NF=10
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._IV_NXP_3.MXNA1 NXP1_3 _XDEC1.XP[3] VSS VPW nfet L=0.016U NF=10 NFIN=5
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC1._IV_NXP_3.MXPA1 NXP1_3 _XDEC1.XP[3] VDDPE VNWP pfet L=0.016U NF=10
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._IV_NXP_4.MXNA1 NXP1_4 _XDEC1.XP[4] VSS VPW nfet L=0.016U NF=10 NFIN=5
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC1._IV_NXP_4.MXPA1 NXP1_4 _XDEC1.XP[4] VDDPE VNWP pfet L=0.016U NF=10
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._IV_NXP_5.MXNA1 NXP1_5 _XDEC1.XP[5] VSS VPW nfet L=0.016U NF=10 NFIN=5
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC1._IV_NXP_5.MXPA1 NXP1_5 _XDEC1.XP[5] VDDPE VNWP pfet L=0.016U NF=10
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._IV_NXP_6.MXNA1 NXP1_6 _XDEC1.XP[6] VSS VPW nfet L=0.016U NF=10 NFIN=5
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC1._IV_NXP_6.MXPA1 NXP1_6 _XDEC1.XP[6] VDDPE VNWP pfet L=0.016U NF=10
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_XDEC1._IV_NXP_7.MXNA1 NXP1_7 _XDEC1.XP[7] VSS VPW nfet L=0.016U NF=10 NFIN=5
+  PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_XDEC1._IV_NXP_7.MXPA1 NXP1_7 _XDEC1.XP[7] VDDPE VNWP pfet L=0.016U NF=10
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.084U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
.ENDS gf12lp_1rw_lg12_w32_bitWDX128
****
.SUBCKT gf12lp_1rw_lg12_w32_bitWDDRVCOL12801 ACTP BA0 CA0 CA1 CA2 CA3 CEN
+  CEN_P2 CLK CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP DWL EMA0 EMA1 EMA2
+  EMAS EMAW[0] EMAW[1] EMA[0] EMA[1] EMA[2] GTPCLK0 GTPCLK1 GTP_SA_AST_TERM
+  GTP_SA_AST_VMIN_TERM GTP_SA_TERM GWEN GWEN_P2_TERM IRET LA_P2[0] LA_P2[1]
+  LOG0 LOG0_SA LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2
+  NBANKSEL3 NDFT_P2_TERM NGTP_SA_AST_TERM NIACTC NIRETNVT NLA_P2[0] NLA_P2[1]
+  NMASK[0] NMASK[1] NRA_P2[0] NRA_P2[1] NRA_P2[2] NRA_P2[3] NRA_P2[4]
+  NRA_P2[5] PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RA_P2[0] RA_P2[1]
+  RA_P2[2] RA_P2[3] RA_P2[4] RA_P2[5] RDT RET RET1N SE SO0 SO1 STOV VDDPE
+  VNWC VPW WAWL WAWLM0 WAWLM1 WLL0_0 WLL0_1 WLL0_2 WLL0_3 WLL0_4 WLL0_5
+  WLL0_6 WLL0_7 WLL0_8 WLL0_9 WLL0_10 WLL0_11 WLL0_12 WLL0_13 WLL0_14 WLL0_15
+  WLL0_16 WLL0_17 WLL0_18 WLL0_19 WLL0_20 WLL0_21 WLL0_22 WLL0_23 WLL0_24
+  WLL0_25 WLL0_26 WLL0_27 WLL0_28 WLL0_29 WLL0_30 WLL0_31 WLL0_32 WLL0_33
+  WLL0_34 WLL0_35 WLL0_36 WLL0_37 WLL0_38 WLL0_39 WLL0_40 WLL0_41 WLL0_42
+  WLL0_43 WLL0_44 WLL0_45 WLL0_46 WLL0_47 WLL0_48 WLL0_49 WLL0_50 WLL0_51
+  WLL0_52 WLL0_53 WLL0_54 WLL0_55 WLL0_56 WLL0_57 WLL0_58 WLL0_59 WLL0_60
+  WLL0_61 WLL0_62 WLL0_63 WLL0_64 WLL1_0 WLL1_1 WLL1_2 WLL1_3 WLL1_4 WLL1_5
+  WLL1_6 WLL1_7 WLL1_8 WLL1_9 WLL1_10 WLL1_11 WLL1_12 WLL1_13 WLL1_14 WLL1_15
+  WLL1_16 WLL1_17 WLL1_18 WLL1_19 WLL1_20 WLL1_21 WLL1_22 WLL1_23 WLL1_24
+  WLL1_25 WLL1_26 WLL1_27 WLL1_28 WLL1_29 WLL1_30 WLL1_31 WLL1_32 WLL1_33
+  WLL1_34 WLL1_35 WLL1_36 WLL1_37 WLL1_38 WLL1_39 WLL1_40 WLL1_41 WLL1_42
+  WLL1_43 WLL1_44 WLL1_45 WLL1_46 WLL1_47 WLL1_48 WLL1_49 WLL1_50 WLL1_51
+  WLL1_52 WLL1_53 WLL1_54 WLL1_55 WLL1_56 WLL1_57 WLL1_58 WLL1_59 WLL1_60
+  WLL1_61 WLL1_62 WLL1_63 WLL1_64 WLL2 WLL3 WLL4 WLL5 WLL6 WLL7 WLL8 WLL9
+  WLL10 WLL11 WLL12 WLL13 WLL14 WLL15 WLL16 WLL17 WLL18 WLL19 WLL20 WLL21
+  WLL22 WLL23 WLL24 WLL25 WLL26 WLL27 WLL28 WLL29 WLL30 WLL31 WLL32 WLL33
+  WLL34 WLL35 WLL36 WLL37 WLL38 WLL39 WLL40 WLL41 WLL42 WLL43 WLL44 WLL45
+  WLL46 WLL47 WLL48 WLL49 WLL50 WLL51 WLL52 WLL53 WLL54 WLL55 WLL56 WLL57
+  WLL58 WLL59 WLL60 WLL61 WLL62 WLL63 WLL64 WLL65 WLL66 WLL67 WLL68 WLL69
+  WLL70 WLL71 WLL72 WLL73 WLL74 WLL75 WLL76 WLL77 WLL78 WLL79 WLL80 WLL81
+  WLL82 WLL83 WLL84 WLL85 WLL86 WLL87 WLL88 WLL89 WLL90 WLL91 WLL92 WLL93
+  WLL94 WLL95 WLL96 WLL97 WLL98 WLL99 WLL100 WLL101 WLL102 WLL103 WLL104
+  WLL105 WLL106 WLL107 WLL108 WLL109 WLL110 WLL111 WLL112 WLL113 WLL114
+  WLL115 WLL116 WLL117 WLL118 WLL119 WLL120 WLL121 WLL122 WLL123 WLL124
+  WLL125 WLL126 WLL127 WLR0_0 WLR0_1 WLR0_2 WLR0_3 WLR0_4 WLR0_5 WLR0_6
+  WLR0_7 WLR0_8 WLR0_9 WLR0_10 WLR0_11 WLR0_12 WLR0_13 WLR0_14 WLR0_15
+  WLR0_16 WLR0_17 WLR0_18 WLR0_19 WLR0_20 WLR0_21 WLR0_22 WLR0_23 WLR0_24
+  WLR0_25 WLR0_26 WLR0_27 WLR0_28 WLR0_29 WLR0_30 WLR0_31 WLR0_32 WLR0_33
+  WLR0_34 WLR0_35 WLR0_36 WLR0_37 WLR0_38 WLR0_39 WLR0_40 WLR0_41 WLR0_42
+  WLR0_43 WLR0_44 WLR0_45 WLR0_46 WLR0_47 WLR0_48 WLR0_49 WLR0_50 WLR0_51
+  WLR0_52 WLR0_53 WLR0_54 WLR0_55 WLR0_56 WLR0_57 WLR0_58 WLR0_59 WLR0_60
+  WLR0_61 WLR0_62 WLR0_63 WLR0_64 WLR1_0 WLR1_1 WLR1_2 WLR1_3 WLR1_4 WLR1_5
+  WLR1_6 WLR1_7 WLR1_8 WLR1_9 WLR1_10 WLR1_11 WLR1_12 WLR1_13 WLR1_14 WLR1_15
+  WLR1_16 WLR1_17 WLR1_18 WLR1_19 WLR1_20 WLR1_21 WLR1_22 WLR1_23 WLR1_24
+  WLR1_25 WLR1_26 WLR1_27 WLR1_28 WLR1_29 WLR1_30 WLR1_31 WLR1_32 WLR1_33
+  WLR1_34 WLR1_35 WLR1_36 WLR1_37 WLR1_38 WLR1_39 WLR1_40 WLR1_41 WLR1_42
+  WLR1_43 WLR1_44 WLR1_45 WLR1_46 WLR1_47 WLR1_48 WLR1_49 WLR1_50 WLR1_51
+  WLR1_52 WLR1_53 WLR1_54 WLR1_55 WLR1_56 WLR1_57 WLR1_58 WLR1_59 WLR1_60
+  WLR1_61 WLR1_62 WLR1_63 WLR1_64 WLR2 WLR3 WLR4 WLR5 WLR6 WLR7 WLR8 WLR9
+  WLR10 WLR11 WLR12 WLR13 WLR14 WLR15 WLR16 WLR17 WLR18 WLR19 WLR20 WLR21
+  WLR22 WLR23 WLR24 WLR25 WLR26 WLR27 WLR28 WLR29 WLR30 WLR31 WLR32 WLR33
+  WLR34 WLR35 WLR36 WLR37 WLR38 WLR39 WLR40 WLR41 WLR42 WLR43 WLR44 WLR45
+  WLR46 WLR47 WLR48 WLR49 WLR50 WLR51 WLR52 WLR53 WLR54 WLR55 WLR56 WLR57
+  WLR58 WLR59 WLR60 WLR61 WLR62 WLR63 WLR64 WLR65 WLR66 WLR67 WLR68 WLR69
+  WLR70 WLR71 WLR72 WLR73 WLR74 WLR75 WLR76 WLR77 WLR78 WLR79 WLR80 WLR81
+  WLR82 WLR83 WLR84 WLR85 WLR86 WLR87 WLR88 WLR89 WLR90 WLR91 WLR92 WLR93
+  WLR94 WLR95 WLR96 WLR97 WLR98 WLR99 WLR100 WLR101 WLR102 WLR103 WLR104
+  WLR105 WLR106 WLR107 WLR108 WLR109 WLR110 WLR111 WLR112 WLR113 WLR114
+  WLR115 WLR116 WLR117 WLR118 WLR119 WLR120 WLR121 WLR122 WLR123 WLR124
+  WLR125 WLR126 WLR127
** gf12lp_1rw_lg12_w32_bitWDDRVCOL12801: 4070 flat devices **
XWDBOT ACTP BA0 CA0 CA1 CA2 CA3 CEN CEN_P2 CLK CLMPOK_TBNK_L CLMPOK_TBNK_R DBL
+  DFTRAMBYP DWL EMA0 EMA1 EMA2 EMAS EMAW[0] EMAW[1] EMA[0] EMA[1] EMA[2]
+  GTPCLK0 GTPCLK1 GTP_SA_AST_TERM GTP_SA_AST_VMIN_TERM GTP_SA_TERM GWEN
+  GWEN_P2_TERM IRET LA_P2[0] LA_P2[1] LOG0 LOG0_SA LOG1 LREN[0] LREN[1]
+  NIACTC NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3 NDFT_P2_TERM
+  NGTP_SA_AST_TERM NHDR_WL NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM
+  NIL5_TERM NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM
+  NIR4_TERM NIR5_TERM NIR6_TERM NIR7_TERM NLA_P2[0] NLA_P2[1] NMASK[0]
+  NMASK[1] NRA_P2[0] NRA_P2[1] NRA_P2[2] NRA_P2[3] NRA_P2[4] NRA_P2[5]
+  NIRETNVT PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RA_P2[0] RA_P2[1]
+  RA_P2[2] RA_P2[3] RA_P2[4] RA_P2[5] RDT RET RET1N ROWCLKL0 ROWCLKL1
+  ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2 ROWCLKR3
+  LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDPE VNWC VDDPE VPW VPW VPW
+  WAWL WAWLM0 WAWLM1 gf12lp_1rw_lg12_w32_bitWDBOT
XWD_0 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_0 NXP1_4 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_1 WLL1_1 WLR0_1 WLR1_1
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_1 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_0 NXP1_4 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_2 WLL1_2 WLR0_2 WLR1_2
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_10 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_5 NXP1_4 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_11 WLL1_11 WLR0_11 WLR1_11
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_11 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_5 NXP1_4 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_12 WLL1_12 WLR0_12 WLR1_12
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_12 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_6 NXP1_4 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_13 WLL1_13 WLR0_13 WLR1_13
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_13 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_6 NXP1_4 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_14 WLL1_14 WLR0_14 WLR1_14
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_14 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_7 NXP1_4 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_15 WLL1_15 WLR0_15 WLR1_15
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_15 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_7 NXP1_4 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_16 WLL1_16 WLR0_16 WLR1_16
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_16 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_0 NXP1_5 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_17 WLL1_17 WLR0_17 WLR1_17
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_17 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_0 NXP1_5 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_18 WLL1_18 WLR0_18 WLR1_18
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_18 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_1 NXP1_5 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_19 WLL1_19 WLR0_19 WLR1_19
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_19 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_1 NXP1_5 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_20 WLL1_20 WLR0_20 WLR1_20
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_2 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_1 NXP1_4 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_3 WLL1_3 WLR0_3 WLR1_3
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_20 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_2 NXP1_5 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_21 WLL1_21 WLR0_21 WLR1_21
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_21 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_2 NXP1_5 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_22 WLL1_22 WLR0_22 WLR1_22
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_22 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_3 NXP1_5 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_23 WLL1_23 WLR0_23 WLR1_23
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_23 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_3 NXP1_5 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_24 WLL1_24 WLR0_24 WLR1_24
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_24 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_4 NXP1_5 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_25 WLL1_25 WLR0_25 WLR1_25
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_25 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_4 NXP1_5 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_26 WLL1_26 WLR0_26 WLR1_26
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_26 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_5 NXP1_5 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_27 WLL1_27 WLR0_27 WLR1_27
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_27 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_5 NXP1_5 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_28 WLL1_28 WLR0_28 WLR1_28
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_28 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_6 NXP1_5 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_29 WLL1_29 WLR0_29 WLR1_29
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_29 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_6 NXP1_5 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_30 WLL1_30 WLR0_30 WLR1_30
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_3 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_1 NXP1_4 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_4 WLL1_4 WLR0_4 WLR1_4
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_30 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_7 NXP1_5 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_31 WLL1_31 WLR0_31 WLR1_31
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_31 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_7 NXP1_5 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_32 WLL1_32 WLR0_32 WLR1_32
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_32 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_0 NXP1_6 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_33 WLL1_33 WLR0_33 WLR1_33
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_33 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_0 NXP1_6 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_34 WLL1_34 WLR0_34 WLR1_34
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_34 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_1 NXP1_6 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_35 WLL1_35 WLR0_35 WLR1_35
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_35 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_1 NXP1_6 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_36 WLL1_36 WLR0_36 WLR1_36
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_36 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_2 NXP1_6 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_37 WLL1_37 WLR0_37 WLR1_37
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_37 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_2 NXP1_6 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_38 WLL1_38 WLR0_38 WLR1_38
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_38 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_3 NXP1_6 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_39 WLL1_39 WLR0_39 WLR1_39
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_39 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_3 NXP1_6 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_40 WLL1_40 WLR0_40 WLR1_40
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_4 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_2 NXP1_4 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_5 WLL1_5 WLR0_5 WLR1_5
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_40 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_4 NXP1_6 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_41 WLL1_41 WLR0_41 WLR1_41
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_41 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_4 NXP1_6 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_42 WLL1_42 WLR0_42 WLR1_42
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_42 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_5 NXP1_6 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_43 WLL1_43 WLR0_43 WLR1_43
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_43 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_5 NXP1_6 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_44 WLL1_44 WLR0_44 WLR1_44
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_44 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_6 NXP1_6 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_45 WLL1_45 WLR0_45 WLR1_45
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_45 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_6 NXP1_6 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_46 WLL1_46 WLR0_46 WLR1_46
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_46 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_7 NXP1_6 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_47 WLL1_47 WLR0_47 WLR1_47
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_47 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_7 NXP1_6 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_48 WLL1_48 WLR0_48 WLR1_48
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_48 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_0 NXP1_7 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_49 WLL1_49 WLR0_49 WLR1_49
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_49 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_0 NXP1_7 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_50 WLL1_50 WLR0_50 WLR1_50
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_5 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_2 NXP1_4 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_6 WLL1_6 WLR0_6 WLR1_6
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_50 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_1 NXP1_7 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_51 WLL1_51 WLR0_51 WLR1_51
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_51 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_1 NXP1_7 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_52 WLL1_52 WLR0_52 WLR1_52
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_52 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_2 NXP1_7 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_53 WLL1_53 WLR0_53 WLR1_53
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_53 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_2 NXP1_7 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_54 WLL1_54 WLR0_54 WLR1_54
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_54 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_3 NXP1_7 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_55 WLL1_55 WLR0_55 WLR1_55
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_55 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_3 NXP1_7 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_56 WLL1_56 WLR0_56 WLR1_56
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_56 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_4 NXP1_7 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_57 WLL1_57 WLR0_57 WLR1_57
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_57 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_4 NXP1_7 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_58 WLL1_58 WLR0_58 WLR1_58
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_58 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_5 NXP1_7 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_59 WLL1_59 WLR0_59 WLR1_59
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_59 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_5 NXP1_7 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_60 WLL1_60 WLR0_60 WLR1_60
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_6 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_3 NXP1_4 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_7 WLL1_7 WLR0_7 WLR1_7
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_60 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_6 NXP1_7 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_61 WLL1_61 WLR0_61 WLR1_61
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_61 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_6 NXP1_7 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_62 WLL1_62 WLR0_62 WLR1_62
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_62 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_7 NXP1_7 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_63 WLL1_63 WLR0_63 WLR1_63
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_7 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_3 NXP1_4 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_8 WLL1_8 WLR0_8 WLR1_8
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_8 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_4 NXP1_4 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_9 WLL1_9 WLR0_9 WLR1_9
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_9 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_4 NXP1_4 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_10 WLL1_10 WLR0_10 WLR1_10
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_BOT ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK CLMPOK_TBNK_L CLMPOK_TBNK_R DBL
+  DFTRAMBYP DWL EMA0 EMA1 EMA2 EMAS EMAW[0] EMAW[1] EMA[0] EMA[1] EMA[2]
+  GTPCLK0 GTPCLK1 GWEN LA_P2[0] LA_P2[1] LOG0 LOG1 LREN[0] LREN[1] NACT_CC
+  NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3 NHDR_WL NIACTC NIL0_TERM NIL1_TERM
+  NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM NIL6_TERM NIL7_TERM NIR0_TERM
+  NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM NIR5_TERM NIR6_TERM NIR7_TERM
+  NIRETNVT NLA_P2[0] NLA_P2[1] NMASK[0] NMASK[1] NRA_P2[0] NRA_P2[1]
+  NRA_P2[2] NRA_P2[3] NRA_P2[4] NRA_P2[5] NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RA_P2[0] RA_P2[1] RA_P2[2]
+  RA_P2[3] RA_P2[4] RA_P2[5] RDT RET RET1N ROWCLKL0 ROWCLKL1 ROWCLKL2
+  ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2 ROWCLKR3 LOG0 LOG0
+  LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC VDDPE VPW VPW VPW WAWL
+  WAWLM0 WAWLM1 WLL0_0 WLL1_0 WLL2 WLL3 WLL4 WLL5 WLL6 WLL7 WLL8 WLL9 WLL10
+  WLL11 WLL12 WLL13 WLL14 WLL15 WLL16 WLL17 WLL18 WLL19 WLL20 WLL21 WLL22
+  WLL23 WLL24 WLL25 WLL26 WLL27 WLL28 WLL29 WLL30 WLL31 WLL32 WLL33 WLL34
+  WLL35 WLL36 WLL37 WLL38 WLL39 WLL40 WLL41 WLL42 WLL43 WLL44 WLL45 WLL46
+  WLL47 WLL48 WLL49 WLL50 WLL51 WLL52 WLL53 WLL54 WLL55 WLL56 WLL57 WLL58
+  WLL59 WLL60 WLL61 WLL62 WLL63 WLL64 WLL65 WLL66 WLL67 WLL68 WLL69 WLL70
+  WLL71 WLL72 WLL73 WLL74 WLL75 WLL76 WLL77 WLL78 WLL79 WLL80 WLL81 WLL82
+  WLL83 WLL84 WLL85 WLL86 WLL87 WLL88 WLL89 WLL90 WLL91 WLL92 WLL93 WLL94
+  WLL95 WLL96 WLL97 WLL98 WLL99 WLL100 WLL101 WLL102 WLL103 WLL104 WLL105
+  WLL106 WLL107 WLL108 WLL109 WLL110 WLL111 WLL112 WLL113 WLL114 WLL115
+  WLL116 WLL117 WLL118 WLL119 WLL120 WLL121 WLL122 WLL123 WLL124 WLL125
+  WLL126 WLL127 WLR0_0 WLR1_0 WLR2 WLR3 WLR4 WLR5 WLR6 WLR7 WLR8 WLR9 WLR10
+  WLR11 WLR12 WLR13 WLR14 WLR15 WLR16 WLR17 WLR18 WLR19 WLR20 WLR21 WLR22
+  WLR23 WLR24 WLR25 WLR26 WLR27 WLR28 WLR29 WLR30 WLR31 WLR32 WLR33 WLR34
+  WLR35 WLR36 WLR37 WLR38 WLR39 WLR40 WLR41 WLR42 WLR43 WLR44 WLR45 WLR46
+  WLR47 WLR48 WLR49 WLR50 WLR51 WLR52 WLR53 WLR54 WLR55 WLR56 WLR57 WLR58
+  WLR59 WLR60 WLR61 WLR62 WLR63 WLR64 WLR65 WLR66 WLR67 WLR68 WLR69 WLR70
+  WLR71 WLR72 WLR73 WLR74 WLR75 WLR76 WLR77 WLR78 WLR79 WLR80 WLR81 WLR82
+  WLR83 WLR84 WLR85 WLR86 WLR87 WLR88 WLR89 WLR90 WLR91 WLR92 WLR93 WLR94
+  WLR95 WLR96 WLR97 WLR98 WLR99 WLR100 WLR101 WLR102 WLR103 WLR104 WLR105
+  WLR106 WLR107 WLR108 WLR109 WLR110 WLR111 WLR112 WLR113 WLR114 WLR115
+  WLR116 WLR117 WLR118 WLR119 WLR120 WLR121 WLR122 WLR123 WLR124 WLR125
+  WLR126 WLR127 gf12lp_1rw_lg12_w32_bitWDX128
XWD_CAP ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK CLMPOK_TBNK_L CLMPOK_TBNK_R DBL
+  DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0] EMA[1] EMA[2] GWEN LOG0 LOG1 LREN[0]
+  LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3 NHDR_WL NIACTC
+  NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM NIL6_TERM
+  NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM NIR5_TERM
+  NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4 NXP0_5
+  NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6 NXP1_7 PGEN
+  POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0 ROWCLKL1
+  ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2 ROWCLKR3
+  LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDPE VNWC VDDPE VPW VPW VPW
+  WAWL WAWLM0 WAWLM1 gf12lp_1rw_lg12_w32_bitWDTOP
XWD_TOP ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_7 NXP1_7 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_64 WLL1_64 WLR0_64 WLR1_64
+  gf12lp_1rw_lg12_w32_bitWDX2
.ENDS gf12lp_1rw_lg12_w32_bitWDDRVCOL12801
****
.SUBCKT gf12lp_1rw_lg12_w32_bitMEM_SLICE128_SLICE01 ACTP BA0 BL[0]_0 BL[0]_1
+  BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7 BL[0]_8 BL[0]_9 BL[0]_10
+  BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15 BL[0]_16 BL[0]_17 BL[0]_18
+  BL[0]_19 BL[0]_20 BL[0]_21 BL[0]_22 BL[0]_23 BL[0]_24 BL[0]_25 BL[0]_26
+  BL[0]_27 BL[0]_28 BL[0]_29 BL[0]_30 BL[0]_31 BL[1]_0 BL[1]_1 BL[1]_2
+  BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8 BL[1]_9 BL[1]_10 BL[1]_11
+  BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[1]_16 BL[1]_17 BL[1]_18 BL[1]_19
+  BL[1]_20 BL[1]_21 BL[1]_22 BL[1]_23 BL[1]_24 BL[1]_25 BL[1]_26 BL[1]_27
+  BL[1]_28 BL[1]_29 BL[1]_30 BL[1]_31 BL[2]_0 BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4
+  BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9 BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13
+  BL[2]_14 BL[2]_15 BL[2]_16 BL[2]_17 BL[2]_18 BL[2]_19 BL[2]_20 BL[2]_21
+  BL[2]_22 BL[2]_23 BL[2]_24 BL[2]_25 BL[2]_26 BL[2]_27 BL[2]_28 BL[2]_29
+  BL[2]_30 BL[2]_31 BL[3]_0 BL[3]_1 BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6
+  BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10 BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14
+  BL[3]_15 BL[3]_16 BL[3]_17 BL[3]_18 BL[3]_19 BL[3]_20 BL[3]_21 BL[3]_22
+  BL[3]_23 BL[3]_24 BL[3]_25 BL[3]_26 BL[3]_27 BL[3]_28 BL[3]_29 BL[3]_30
+  BL[3]_31 CA0 CA1 CA2 CA3 CEN CEN_P2 CLK CLMPOK_TBNK_L CLMPOK_TBNK_R D0_0
+  D0_1 D0_2 D0_3 D0_4 D0_5 D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14
+  D0_15 D0_16 D0_17 D0_18 D0_19 D0_20 D0_21 D0_22 D0_23 D0_24 D0_25 D0_26
+  D0_27 D0_28 D0_29 D0_30 D0_31 D1_0 D1_1 D1_2 D1_3 D1_4 D1_5 D1_6 D1_7 D1_8
+  D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 D1_16 D1_17 D1_18 D1_19 D1_20
+  D1_21 D1_22 D1_23 D1_24 D1_25 D1_26 D1_27 D1_28 D1_29 D1_30 D1_31 DBL
+  DFTRAMBYP DWL EMA0 EMA1 EMA2 EMAS EMAW[0] EMAW[1] EMA[0] EMA[1] EMA[2]
+  GTPCLK0 GTPCLK1 GTP_SA_AST_TERM GTP_SA_AST_VMIN_TERM GTP_SA_TERM GWEN
+  GWEN_P2_TERM IRET LA_P2[0] LA_P2[1] LOG0 LOG0_SA LOG1 LREN[0] LREN[1]
+  NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3 NBL[0]_0 NBL[0]_1 NBL[0]_2
+  NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8 NBL[0]_9 NBL[0]_10
+  NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15 NBL[0]_16 NBL[0]_17
+  NBL[0]_18 NBL[0]_19 NBL[0]_20 NBL[0]_21 NBL[0]_22 NBL[0]_23 NBL[0]_24
+  NBL[0]_25 NBL[0]_26 NBL[0]_27 NBL[0]_28 NBL[0]_29 NBL[0]_30 NBL[0]_31
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[1]_16 NBL[1]_17 NBL[1]_18 NBL[1]_19 NBL[1]_20 NBL[1]_21
+  NBL[1]_22 NBL[1]_23 NBL[1]_24 NBL[1]_25 NBL[1]_26 NBL[1]_27 NBL[1]_28
+  NBL[1]_29 NBL[1]_30 NBL[1]_31 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4
+  NBL[2]_5 NBL[2]_6 NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12
+  NBL[2]_13 NBL[2]_14 NBL[2]_15 NBL[2]_16 NBL[2]_17 NBL[2]_18 NBL[2]_19
+  NBL[2]_20 NBL[2]_21 NBL[2]_22 NBL[2]_23 NBL[2]_24 NBL[2]_25 NBL[2]_26
+  NBL[2]_27 NBL[2]_28 NBL[2]_29 NBL[2]_30 NBL[2]_31 NBL[3]_0 NBL[3]_1
+  NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5 NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9
+  NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13 NBL[3]_14 NBL[3]_15 NBL[3]_16
+  NBL[3]_17 NBL[3]_18 NBL[3]_19 NBL[3]_20 NBL[3]_21 NBL[3]_22 NBL[3]_23
+  NBL[3]_24 NBL[3]_25 NBL[3]_26 NBL[3]_27 NBL[3]_28 NBL[3]_29 NBL[3]_30
+  NBL[3]_31 NDFT_P2_TERM NGTP_SA_AST_TERM NIACTC NIRETNVT NLA_P2[0] NLA_P2[1]
+  NMASK[0] NMASK[1] NRA_P2[0] NRA_P2[1] NRA_P2[2] NRA_P2[3] NRA_P2[4]
+  NRA_P2[5] PGEN POK Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q0_16 Q0_17 Q0_18 Q0_19 Q0_20 Q0_21 Q0_22
+  Q0_23 Q0_24 Q0_25 Q0_26 Q0_27 Q0_28 Q0_29 Q0_30 Q0_31 Q1_0 Q1_1 Q1_2 Q1_3
+  Q1_4 Q1_5 Q1_6 Q1_7 Q1_8 Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q1_16
+  Q1_17 Q1_18 Q1_19 Q1_20 Q1_21 Q1_22 Q1_23 Q1_24 Q1_25 Q1_26 Q1_27 Q1_28
+  Q1_29 Q1_30 Q1_31 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6 Q2_7 Q2_8 Q2_9 Q2_10
+  Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q2_16 Q2_17 Q2_18 Q2_19 Q2_20 Q2_21 Q2_22
+  Q2_23 Q2_24 Q2_25 Q2_26 Q2_27 Q2_28 Q2_29 Q2_30 Q2_31 Q3_0 Q3_1 Q3_2 Q3_3
+  Q3_4 Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 Q3_16
+  Q3_17 Q3_18 Q3_19 Q3_20 Q3_21 Q3_22 Q3_23 Q3_24 Q3_25 Q3_26 Q3_27 Q3_28
+  Q3_29 Q3_30 Q3_31 RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RA_P2[0] RA_P2[1]
+  RA_P2[2] RA_P2[3] RA_P2[4] RA_P2[5] RDT RET RET1N SE SO0 SO1 STOV VDDC
+  VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7 VDDPE_8
+  VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDPE_16
+  VDDPE_17 VDDPE_18 VDDPE_19 VDDPE_20 VDDPE_21 VDDPE_22 VDDPE_23 VDDPE_24
+  VDDPE_25 VDDPE_26 VDDPE_27 VDDPE_28 VDDPE_29 VDDPE_30 VDDPE_31 VDDPE_32
+  VNWP_0 VNWP_1 VNWP_2 VNWP_3 VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6
+  VSS_7 VSS_8 VSS_9 VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 VSS_16 VSS_17
+  VSS_18 VSS_19 VSS_20 VSS_21 VSS_22 VSS_23 VSS_24 VSS_25 VSS_26 VSS_27
+  VSS_28 VSS_29 VSS_30 VSS_31 WAWL WAWLM0 WAWLM1 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN0_16 WEN0_17 WEN0_18 WEN0_19 WEN0_20 WEN0_21 WEN0_22
+  WEN0_23 WEN0_24 WEN0_25 WEN0_26 WEN0_27 WEN0_28 WEN0_29 WEN0_30 WEN0_31
+  WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7 WEN1_8 WEN1_9
+  WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WEN1_16 WEN1_17 WEN1_18
+  WEN1_19 WEN1_20 WEN1_21 WEN1_22 WEN1_23 WEN1_24 WEN1_25 WEN1_26 WEN1_27
+  WEN1_28 WEN1_29 WEN1_30 WEN1_31
** gf12lp_1rw_lg12_w32_bitMEM_SLICE128_SLICE01: 202470 flat devices **
XMEMCORE_L BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDPE_0
+  VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7 VDDPE_8 VDDPE_9
+  VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC VNWP_0 VNWP_1
+  VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9 VSS_10
+  VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3 WEN0_4
+  WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13 WEN0_14
+  WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7 WEN1_8
+  WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_0 WL[0]_1
+  WL[0]_2 WL[0]_3 WL[0]_4 WL[0]_5 WL[0]_6 WL[0]_7 WL[0]_8 WL[0]_9 WL[0]_10
+  WL[0]_11 WL[0]_12 WL[0]_13 WL[0]_14 WL[0]_15 WL[0]_16 WL[0]_17 WL[0]_18
+  WL[0]_19 WL[0]_20 WL[0]_21 WL[0]_22 WL[0]_23 WL[0]_24 WL[0]_25 WL[0]_26
+  WL[0]_27 WL[0]_28 WL[0]_29 WL[0]_30 WL[0]_31 WL[0]_32 WL[0]_33 WL[0]_34
+  WL[0]_35 WL[0]_36 WL[0]_37 WL[0]_38 WL[0]_39 WL[0]_40 WL[0]_41 WL[0]_42
+  WL[0]_43 WL[0]_44 WL[0]_45 WL[0]_46 WL[0]_47 WL[0]_48 WL[0]_49 WL[0]_50
+  WL[0]_51 WL[0]_52 WL[0]_53 WL[0]_54 WL[0]_55 WL[0]_56 WL[0]_57 WL[0]_58
+  WL[0]_59 WL[0]_60 WL[0]_61 WL[0]_62 WL[0]_63 WL[0]_64 WL[0]_65 WL[0]_66
+  WL[0]_67 WL[0]_68 WL[0]_69 WL[0]_70 WL[0]_71 WL[0]_72 WL[0]_73 WL[0]_74
+  WL[0]_75 WL[0]_76 WL[0]_77 WL[0]_78 WL[0]_79 WL[0]_80 WL[0]_81 WL[0]_82
+  WL[0]_83 WL[0]_84 WL[0]_85 WL[0]_86 WL[0]_87 WL[0]_88 WL[0]_89 WL[0]_90
+  WL[0]_91 WL[0]_92 WL[0]_93 WL[0]_94 WL[0]_95 WL[0]_96 WL[0]_97 WL[0]_98
+  WL[0]_99 WL[0]_100 WL[0]_101 WL[0]_102 WL[0]_103 WL[0]_104 WL[0]_105
+  WL[0]_106 WL[0]_107 WL[0]_108 WL[0]_109 WL[0]_110 WL[0]_111 WL[0]_112
+  WL[0]_113 WL[0]_114 WL[0]_115 WL[0]_116 WL[0]_117 WL[0]_118 WL[0]_119
+  WL[0]_120 WL[0]_121 WL[0]_122 WL[0]_123 WL[0]_124 WL[0]_125 WL[0]_126
+  WL[0]_127 WL[1]_0 WL[1]_1 WL[1]_2 WL[1]_3 WL[1]_4 WL[1]_5 WL[1]_6 WL[1]_7
+  WL[1]_8 WL[1]_9 WL[1]_10 WL[1]_11 WL[1]_12 WL[1]_13 WL[1]_14 WL[1]_15
+  WL[1]_16 WL[1]_17 WL[1]_18 WL[1]_19 WL[1]_20 WL[1]_21 WL[1]_22 WL[1]_23
+  WL[1]_24 WL[1]_25 WL[1]_26 WL[1]_27 WL[1]_28 WL[1]_29 WL[1]_30 WL[1]_31
+  WL[1]_32 WL[1]_33 WL[1]_34 WL[1]_35 WL[1]_36 WL[1]_37 WL[1]_38 WL[1]_39
+  WL[1]_40 WL[1]_41 WL[1]_42 WL[1]_43 WL[1]_44 WL[1]_45 WL[1]_46 WL[1]_47
+  WL[1]_48 WL[1]_49 WL[1]_50 WL[1]_51 WL[1]_52 WL[1]_53 WL[1]_54 WL[1]_55
+  WL[1]_56 WL[1]_57 WL[1]_58 WL[1]_59 WL[1]_60 WL[1]_61 WL[1]_62 WL[1]_63
+  WL[1]_64 WL[1]_65 WL[1]_66 WL[1]_67 WL[1]_68 WL[1]_69 WL[1]_70 WL[1]_71
+  WL[1]_72 WL[1]_73 WL[1]_74 WL[1]_75 WL[1]_76 WL[1]_77 WL[1]_78 WL[1]_79
+  WL[1]_80 WL[1]_81 WL[1]_82 WL[1]_83 WL[1]_84 WL[1]_85 WL[1]_86 WL[1]_87
+  WL[1]_88 WL[1]_89 WL[1]_90 WL[1]_91 WL[1]_92 WL[1]_93 WL[1]_94 WL[1]_95
+  WL[1]_96 WL[1]_97 WL[1]_98 WL[1]_99 WL[1]_100 WL[1]_101 WL[1]_102 WL[1]_103
+  WL[1]_104 WL[1]_105 WL[1]_106 WL[1]_107 WL[1]_108 WL[1]_109 WL[1]_110
+  WL[1]_111 WL[1]_112 WL[1]_113 WL[1]_114 WL[1]_115 WL[1]_116 WL[1]_117
+  WL[1]_118 WL[1]_119 WL[1]_120 WL[1]_121 WL[1]_122 WL[1]_123 WL[1]_124
+  WL[1]_125 WL[1]_126 WL[1]_127 gf12lp_1rw_lg12_w32_bitMEMCORE_L1280
XMEMCORE_R BL[0]_16 BL[0]_17 BL[0]_18 BL[0]_19 BL[0]_20 BL[0]_21 BL[0]_22
+  BL[0]_23 BL[0]_24 BL[0]_25 BL[0]_26 BL[0]_27 BL[0]_28 BL[0]_29 BL[0]_30
+  BL[0]_31 BL[1]_16 BL[1]_17 BL[1]_18 BL[1]_19 BL[1]_20 BL[1]_21 BL[1]_22
+  BL[1]_23 BL[1]_24 BL[1]_25 BL[1]_26 BL[1]_27 BL[1]_28 BL[1]_29 BL[1]_30
+  BL[1]_31 BL[2]_16 BL[2]_17 BL[2]_18 BL[2]_19 BL[2]_20 BL[2]_21 BL[2]_22
+  BL[2]_23 BL[2]_24 BL[2]_25 BL[2]_26 BL[2]_27 BL[2]_28 BL[2]_29 BL[2]_30
+  BL[2]_31 BL[3]_16 BL[3]_17 BL[3]_18 BL[3]_19 BL[3]_20 BL[3]_21 BL[3]_22
+  BL[3]_23 BL[3]_24 BL[3]_25 BL[3]_26 BL[3]_27 BL[3]_28 BL[3]_29 BL[3]_30
+  BL[3]_31 D0_16 D0_17 D0_18 D0_19 D0_20 D0_21 D0_22 D0_23 D0_24 D0_25 D0_26
+  D0_27 D0_28 D0_29 D0_30 D0_31 D1_16 D1_17 D1_18 D1_19 D1_20 D1_21 D1_22
+  D1_23 D1_24 D1_25 D1_26 D1_27 D1_28 D1_29 D1_30 D1_31 NBL[0]_16 NBL[0]_17
+  NBL[0]_18 NBL[0]_19 NBL[0]_20 NBL[0]_21 NBL[0]_22 NBL[0]_23 NBL[0]_24
+  NBL[0]_25 NBL[0]_26 NBL[0]_27 NBL[0]_28 NBL[0]_29 NBL[0]_30 NBL[0]_31
+  NBL[1]_16 NBL[1]_17 NBL[1]_18 NBL[1]_19 NBL[1]_20 NBL[1]_21 NBL[1]_22
+  NBL[1]_23 NBL[1]_24 NBL[1]_25 NBL[1]_26 NBL[1]_27 NBL[1]_28 NBL[1]_29
+  NBL[1]_30 NBL[1]_31 NBL[2]_16 NBL[2]_17 NBL[2]_18 NBL[2]_19 NBL[2]_20
+  NBL[2]_21 NBL[2]_22 NBL[2]_23 NBL[2]_24 NBL[2]_25 NBL[2]_26 NBL[2]_27
+  NBL[2]_28 NBL[2]_29 NBL[2]_30 NBL[2]_31 NBL[3]_16 NBL[3]_17 NBL[3]_18
+  NBL[3]_19 NBL[3]_20 NBL[3]_21 NBL[3]_22 NBL[3]_23 NBL[3]_24 NBL[3]_25
+  NBL[3]_26 NBL[3]_27 NBL[3]_28 NBL[3]_29 NBL[3]_30 NBL[3]_31 Q0_16 Q0_17
+  Q0_18 Q0_19 Q0_20 Q0_21 Q0_22 Q0_23 Q0_24 Q0_25 Q0_26 Q0_27 Q0_28 Q0_29
+  Q0_30 Q0_31 Q1_16 Q1_17 Q1_18 Q1_19 Q1_20 Q1_21 Q1_22 Q1_23 Q1_24 Q1_25
+  Q1_26 Q1_27 Q1_28 Q1_29 Q1_30 Q1_31 Q2_16 Q2_17 Q2_18 Q2_19 Q2_20 Q2_21
+  Q2_22 Q2_23 Q2_24 Q2_25 Q2_26 Q2_27 Q2_28 Q2_29 Q2_30 Q2_31 Q3_16 Q3_17
+  Q3_18 Q3_19 Q3_20 Q3_21 Q3_22 Q3_23 Q3_24 Q3_25 Q3_26 Q3_27 Q3_28 Q3_29
+  Q3_30 Q3_31 VDDC VDDPE_17 VDDPE_18 VDDPE_19 VDDPE_20 VDDPE_21 VDDPE_22
+  VDDPE_23 VDDPE_24 VDDPE_25 VDDPE_26 VDDPE_27 VDDPE_28 VDDPE_29 VDDPE_30
+  VDDPE_31 VDDPE_32 VNWP_2 VNWP_3 VPW VSS_16 VSS_17 VSS_18 VSS_19 VSS_20
+  VSS_21 VSS_22 VSS_23 VSS_24 VSS_25 VSS_26 VSS_27 VSS_28 VSS_29 VSS_30
+  VSS_31 WEN0_16 WEN0_17 WEN0_18 WEN0_19 WEN0_20 WEN0_21 WEN0_22 WEN0_23
+  WEN0_24 WEN0_25 WEN0_26 WEN0_27 WEN0_28 WEN0_29 WEN0_30 WEN0_31 WEN1_16
+  WEN1_17 WEN1_18 WEN1_19 WEN1_20 WEN1_21 WEN1_22 WEN1_23 WEN1_24 WEN1_25
+  WEN1_26 WEN1_27 WEN1_28 WEN1_29 WEN1_30 WEN1_31 WL[0]_0_766 WL[0]_1_762
+  WL[0]_2_758 WL[0]_3_754 WL[0]_4_750 WL[0]_5_746 WL[0]_6_742 WL[0]_7_738
+  WL[0]_8_734 WL[0]_9_730 WL[0]_10_726 WL[0]_11_722 WL[0]_12_718 WL[0]_13_714
+  WL[0]_14_710 WL[0]_15_706 WL[0]_16_702 WL[0]_17_698 WL[0]_18_694
+  WL[0]_19_690 WL[0]_20_686 WL[0]_21_682 WL[0]_22_678 WL[0]_23_674
+  WL[0]_24_670 WL[0]_25_666 WL[0]_26_662 WL[0]_27_658 WL[0]_28_654
+  WL[0]_29_650 WL[0]_30_646 WL[0]_31_642 WL[0]_32_638 WL[0]_33_634
+  WL[0]_34_630 WL[0]_35_626 WL[0]_36_622 WL[0]_37_618 WL[0]_38_614
+  WL[0]_39_610 WL[0]_40_606 WL[0]_41_602 WL[0]_42_598 WL[0]_43_594
+  WL[0]_44_590 WL[0]_45_586 WL[0]_46_582 WL[0]_47_578 WL[0]_48_574
+  WL[0]_49_570 WL[0]_50_566 WL[0]_51_562 WL[0]_52_558 WL[0]_53_554
+  WL[0]_54_550 WL[0]_55_546 WL[0]_56_542 WL[0]_57_538 WL[0]_58_534
+  WL[0]_59_530 WL[0]_60_526 WL[0]_61_522 WL[0]_62_518 WL[0]_63_514
+  WL[0]_64_510 WL[0]_65_506 WL[0]_66_502 WL[0]_67_498 WL[0]_68_494
+  WL[0]_69_490 WL[0]_70_486 WL[0]_71_482 WL[0]_72_478 WL[0]_73_474
+  WL[0]_74_470 WL[0]_75_466 WL[0]_76_462 WL[0]_77_458 WL[0]_78_454
+  WL[0]_79_450 WL[0]_80_446 WL[0]_81_442 WL[0]_82_438 WL[0]_83_434
+  WL[0]_84_430 WL[0]_85_426 WL[0]_86_422 WL[0]_87_418 WL[0]_88_414
+  WL[0]_89_410 WL[0]_90_406 WL[0]_91_402 WL[0]_92_398 WL[0]_93_394
+  WL[0]_94_390 WL[0]_95_386 WL[0]_96_382 WL[0]_97_378 WL[0]_98_374
+  WL[0]_99_370 WL[0]_100_366 WL[0]_101_362 WL[0]_102_358 WL[0]_103_354
+  WL[0]_104_350 WL[0]_105_346 WL[0]_106_342 WL[0]_107_338 WL[0]_108_334
+  WL[0]_109_330 WL[0]_110_326 WL[0]_111_322 WL[0]_112_318 WL[0]_113_314
+  WL[0]_114_310 WL[0]_115_306 WL[0]_116_302 WL[0]_117_298 WL[0]_118_294
+  WL[0]_119_290 WL[0]_120_286 WL[0]_121_282 WL[0]_122_278 WL[0]_123_274
+  WL[0]_124_270 WL[0]_125_266 WL[0]_126_262 WL[0]_127_258 WL[1]_0_764
+  WL[1]_1_760 WL[1]_2_756 WL[1]_3_752 WL[1]_4_748 WL[1]_5_744 WL[1]_6_740
+  WL[1]_7_736 WL[1]_8_732 WL[1]_9_728 WL[1]_10_724 WL[1]_11_720 WL[1]_12_716
+  WL[1]_13_712 WL[1]_14_708 WL[1]_15_704 WL[1]_16_700 WL[1]_17_696
+  WL[1]_18_692 WL[1]_19_688 WL[1]_20_684 WL[1]_21_680 WL[1]_22_676
+  WL[1]_23_672 WL[1]_24_668 WL[1]_25_664 WL[1]_26_660 WL[1]_27_656
+  WL[1]_28_652 WL[1]_29_648 WL[1]_30_644 WL[1]_31_640 WL[1]_32_636
+  WL[1]_33_632 WL[1]_34_628 WL[1]_35_624 WL[1]_36_620 WL[1]_37_616
+  WL[1]_38_612 WL[1]_39_608 WL[1]_40_604 WL[1]_41_600 WL[1]_42_596
+  WL[1]_43_592 WL[1]_44_588 WL[1]_45_584 WL[1]_46_580 WL[1]_47_576
+  WL[1]_48_572 WL[1]_49_568 WL[1]_50_564 WL[1]_51_560 WL[1]_52_556
+  WL[1]_53_552 WL[1]_54_548 WL[1]_55_544 WL[1]_56_540 WL[1]_57_536
+  WL[1]_58_532 WL[1]_59_528 WL[1]_60_524 WL[1]_61_520 WL[1]_62_516
+  WL[1]_63_512 WL[1]_64_508 WL[1]_65_504 WL[1]_66_500 WL[1]_67_496
+  WL[1]_68_492 WL[1]_69_488 WL[1]_70_484 WL[1]_71_480 WL[1]_72_476
+  WL[1]_73_472 WL[1]_74_468 WL[1]_75_464 WL[1]_76_460 WL[1]_77_456
+  WL[1]_78_452 WL[1]_79_448 WL[1]_80_444 WL[1]_81_440 WL[1]_82_436
+  WL[1]_83_432 WL[1]_84_428 WL[1]_85_424 WL[1]_86_420 WL[1]_87_416
+  WL[1]_88_412 WL[1]_89_408 WL[1]_90_404 WL[1]_91_400 WL[1]_92_396
+  WL[1]_93_392 WL[1]_94_388 WL[1]_95_384 WL[1]_96_380 WL[1]_97_376
+  WL[1]_98_372 WL[1]_99_368 WL[1]_100_364 WL[1]_101_360 WL[1]_102_356
+  WL[1]_103_352 WL[1]_104_348 WL[1]_105_344 WL[1]_106_340 WL[1]_107_336
+  WL[1]_108_332 WL[1]_109_328 WL[1]_110_324 WL[1]_111_320 WL[1]_112_316
+  WL[1]_113_312 WL[1]_114_308 WL[1]_115_304 WL[1]_116_300 WL[1]_117_296
+  WL[1]_118_292 WL[1]_119_288 WL[1]_120_284 WL[1]_121_280 WL[1]_122_276
+  WL[1]_123_272 WL[1]_124_268 WL[1]_125_264 WL[1]_126_260 WL[1]_127_256
+  gf12lp_1rw_lg12_w32_bitMEMCORE_R1280
XWDDRVCOL ACTP BA0 CA0 CA1 CA2 CA3 CEN CEN_P2 CLK CLMPOK_TBNK_L CLMPOK_TBNK_R
+  DBL DFTRAMBYP DWL EMA0 EMA1 EMA2 EMAS EMAW[0] EMAW[1] EMA[0] EMA[1] EMA[2]
+  GTPCLK0 GTPCLK1 GTP_SA_AST_TERM GTP_SA_AST_VMIN_TERM GTP_SA_TERM GWEN
+  GWEN_P2_TERM IRET LA_P2[0] LA_P2[1] LOG0 LOG0_SA LOG1 LREN[0] LREN[1]
+  NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3 NDFT_P2_TERM
+  NGTP_SA_AST_TERM NIACTC NIRETNVT NLA_P2[0] NLA_P2[1] NMASK[0] NMASK[1]
+  NRA_P2[0] NRA_P2[1] NRA_P2[2] NRA_P2[3] NRA_P2[4] NRA_P2[5] PGEN POK RA0
+  RA1 RA2 RA3 RA4 RA5 RA6 RA7 RA_P2[0] RA_P2[1] RA_P2[2] RA_P2[3] RA_P2[4]
+  RA_P2[5] RDT RET RET1N SE SO0 SO1 STOV VDDPE_16 VDDC VPW WAWL WAWLM0 WAWLM1
+  WL[0]_0 WL[0]_64 WL[0]_65 WL[0]_66 WL[0]_67 WL[0]_68 WL[0]_69 WL[0]_70
+  WL[0]_71 WL[0]_72 WL[0]_73 WL[0]_74 WL[0]_75 WL[0]_76 WL[0]_77 WL[0]_78
+  WL[0]_79 WL[0]_80 WL[0]_81 WL[0]_82 WL[0]_83 WL[0]_84 WL[0]_85 WL[0]_86
+  WL[0]_87 WL[0]_88 WL[0]_89 WL[0]_90 WL[0]_91 WL[0]_92 WL[0]_93 WL[0]_94
+  WL[0]_95 WL[0]_96 WL[0]_97 WL[0]_98 WL[0]_99 WL[0]_100 WL[0]_101 WL[0]_102
+  WL[0]_103 WL[0]_104 WL[0]_105 WL[0]_106 WL[0]_107 WL[0]_108 WL[0]_109
+  WL[0]_110 WL[0]_111 WL[0]_112 WL[0]_113 WL[0]_114 WL[0]_115 WL[0]_116
+  WL[0]_117 WL[0]_118 WL[0]_119 WL[0]_120 WL[0]_121 WL[0]_122 WL[0]_123
+  WL[0]_124 WL[0]_125 WL[0]_126 WL[0]_127 WL[1]_0 WL[1]_64 WL[1]_65 WL[1]_66
+  WL[1]_67 WL[1]_68 WL[1]_69 WL[1]_70 WL[1]_71 WL[1]_72 WL[1]_73 WL[1]_74
+  WL[1]_75 WL[1]_76 WL[1]_77 WL[1]_78 WL[1]_79 WL[1]_80 WL[1]_81 WL[1]_82
+  WL[1]_83 WL[1]_84 WL[1]_85 WL[1]_86 WL[1]_87 WL[1]_88 WL[1]_89 WL[1]_90
+  WL[1]_91 WL[1]_92 WL[1]_93 WL[1]_94 WL[1]_95 WL[1]_96 WL[1]_97 WL[1]_98
+  WL[1]_99 WL[1]_100 WL[1]_101 WL[1]_102 WL[1]_103 WL[1]_104 WL[1]_105
+  WL[1]_106 WL[1]_107 WL[1]_108 WL[1]_109 WL[1]_110 WL[1]_111 WL[1]_112
+  WL[1]_113 WL[1]_114 WL[1]_115 WL[1]_116 WL[1]_117 WL[1]_118 WL[1]_119
+  WL[1]_120 WL[1]_121 WL[1]_122 WL[1]_123 WL[1]_124 WL[1]_125 WL[1]_126
+  WL[1]_127 WL[0]_1 WL[1]_1 WL[0]_2 WL[1]_2 WL[0]_3 WL[1]_3 WL[0]_4 WL[1]_4
+  WL[0]_5 WL[1]_5 WL[0]_6 WL[1]_6 WL[0]_7 WL[1]_7 WL[0]_8 WL[1]_8 WL[0]_9
+  WL[1]_9 WL[0]_10 WL[1]_10 WL[0]_11 WL[1]_11 WL[0]_12 WL[1]_12 WL[0]_13
+  WL[1]_13 WL[0]_14 WL[1]_14 WL[0]_15 WL[1]_15 WL[0]_16 WL[1]_16 WL[0]_17
+  WL[1]_17 WL[0]_18 WL[1]_18 WL[0]_19 WL[1]_19 WL[0]_20 WL[1]_20 WL[0]_21
+  WL[1]_21 WL[0]_22 WL[1]_22 WL[0]_23 WL[1]_23 WL[0]_24 WL[1]_24 WL[0]_25
+  WL[1]_25 WL[0]_26 WL[1]_26 WL[0]_27 WL[1]_27 WL[0]_28 WL[1]_28 WL[0]_29
+  WL[1]_29 WL[0]_30 WL[1]_30 WL[0]_31 WL[1]_31 WL[0]_32 WL[1]_32 WL[0]_33
+  WL[1]_33 WL[0]_34 WL[1]_34 WL[0]_35 WL[1]_35 WL[0]_36 WL[1]_36 WL[0]_37
+  WL[1]_37 WL[0]_38 WL[1]_38 WL[0]_39 WL[1]_39 WL[0]_40 WL[1]_40 WL[0]_41
+  WL[1]_41 WL[0]_42 WL[1]_42 WL[0]_43 WL[1]_43 WL[0]_44 WL[1]_44 WL[0]_45
+  WL[1]_45 WL[0]_46 WL[1]_46 WL[0]_47 WL[1]_47 WL[0]_48 WL[1]_48 WL[0]_49
+  WL[1]_49 WL[0]_50 WL[1]_50 WL[0]_51 WL[1]_51 WL[0]_52 WL[1]_52 WL[0]_53
+  WL[1]_53 WL[0]_54 WL[1]_54 WL[0]_55 WL[1]_55 WL[0]_56 WL[1]_56 WL[0]_57
+  WL[1]_57 WL[0]_58 WL[1]_58 WL[0]_59 WL[1]_59 WL[0]_60 WL[1]_60 WL[0]_61
+  WL[1]_61 WL[0]_62 WL[1]_62 WL[0]_63 WL[1]_63 WL[0]_0_766 WL[0]_64_510
+  WL[0]_65_506 WL[0]_66_502 WL[0]_67_498 WL[0]_68_494 WL[0]_69_490
+  WL[0]_70_486 WL[0]_71_482 WL[0]_72_478 WL[0]_73_474 WL[0]_74_470
+  WL[0]_75_466 WL[0]_76_462 WL[0]_77_458 WL[0]_78_454 WL[0]_79_450
+  WL[0]_80_446 WL[0]_81_442 WL[0]_82_438 WL[0]_83_434 WL[0]_84_430
+  WL[0]_85_426 WL[0]_86_422 WL[0]_87_418 WL[0]_88_414 WL[0]_89_410
+  WL[0]_90_406 WL[0]_91_402 WL[0]_92_398 WL[0]_93_394 WL[0]_94_390
+  WL[0]_95_386 WL[0]_96_382 WL[0]_97_378 WL[0]_98_374 WL[0]_99_370
+  WL[0]_100_366 WL[0]_101_362 WL[0]_102_358 WL[0]_103_354 WL[0]_104_350
+  WL[0]_105_346 WL[0]_106_342 WL[0]_107_338 WL[0]_108_334 WL[0]_109_330
+  WL[0]_110_326 WL[0]_111_322 WL[0]_112_318 WL[0]_113_314 WL[0]_114_310
+  WL[0]_115_306 WL[0]_116_302 WL[0]_117_298 WL[0]_118_294 WL[0]_119_290
+  WL[0]_120_286 WL[0]_121_282 WL[0]_122_278 WL[0]_123_274 WL[0]_124_270
+  WL[0]_125_266 WL[0]_126_262 WL[0]_127_258 WL[1]_0_764 WL[1]_64_508
+  WL[1]_65_504 WL[1]_66_500 WL[1]_67_496 WL[1]_68_492 WL[1]_69_488
+  WL[1]_70_484 WL[1]_71_480 WL[1]_72_476 WL[1]_73_472 WL[1]_74_468
+  WL[1]_75_464 WL[1]_76_460 WL[1]_77_456 WL[1]_78_452 WL[1]_79_448
+  WL[1]_80_444 WL[1]_81_440 WL[1]_82_436 WL[1]_83_432 WL[1]_84_428
+  WL[1]_85_424 WL[1]_86_420 WL[1]_87_416 WL[1]_88_412 WL[1]_89_408
+  WL[1]_90_404 WL[1]_91_400 WL[1]_92_396 WL[1]_93_392 WL[1]_94_388
+  WL[1]_95_384 WL[1]_96_380 WL[1]_97_376 WL[1]_98_372 WL[1]_99_368
+  WL[1]_100_364 WL[1]_101_360 WL[1]_102_356 WL[1]_103_352 WL[1]_104_348
+  WL[1]_105_344 WL[1]_106_340 WL[1]_107_336 WL[1]_108_332 WL[1]_109_328
+  WL[1]_110_324 WL[1]_111_320 WL[1]_112_316 WL[1]_113_312 WL[1]_114_308
+  WL[1]_115_304 WL[1]_116_300 WL[1]_117_296 WL[1]_118_292 WL[1]_119_288
+  WL[1]_120_284 WL[1]_121_280 WL[1]_122_276 WL[1]_123_272 WL[1]_124_268
+  WL[1]_125_264 WL[1]_126_260 WL[1]_127_256 WL[0]_1_762 WL[1]_1_760
+  WL[0]_2_758 WL[1]_2_756 WL[0]_3_754 WL[1]_3_752 WL[0]_4_750 WL[1]_4_748
+  WL[0]_5_746 WL[1]_5_744 WL[0]_6_742 WL[1]_6_740 WL[0]_7_738 WL[1]_7_736
+  WL[0]_8_734 WL[1]_8_732 WL[0]_9_730 WL[1]_9_728 WL[0]_10_726 WL[1]_10_724
+  WL[0]_11_722 WL[1]_11_720 WL[0]_12_718 WL[1]_12_716 WL[0]_13_714
+  WL[1]_13_712 WL[0]_14_710 WL[1]_14_708 WL[0]_15_706 WL[1]_15_704
+  WL[0]_16_702 WL[1]_16_700 WL[0]_17_698 WL[1]_17_696 WL[0]_18_694
+  WL[1]_18_692 WL[0]_19_690 WL[1]_19_688 WL[0]_20_686 WL[1]_20_684
+  WL[0]_21_682 WL[1]_21_680 WL[0]_22_678 WL[1]_22_676 WL[0]_23_674
+  WL[1]_23_672 WL[0]_24_670 WL[1]_24_668 WL[0]_25_666 WL[1]_25_664
+  WL[0]_26_662 WL[1]_26_660 WL[0]_27_658 WL[1]_27_656 WL[0]_28_654
+  WL[1]_28_652 WL[0]_29_650 WL[1]_29_648 WL[0]_30_646 WL[1]_30_644
+  WL[0]_31_642 WL[1]_31_640 WL[0]_32_638 WL[1]_32_636 WL[0]_33_634
+  WL[1]_33_632 WL[0]_34_630 WL[1]_34_628 WL[0]_35_626 WL[1]_35_624
+  WL[0]_36_622 WL[1]_36_620 WL[0]_37_618 WL[1]_37_616 WL[0]_38_614
+  WL[1]_38_612 WL[0]_39_610 WL[1]_39_608 WL[0]_40_606 WL[1]_40_604
+  WL[0]_41_602 WL[1]_41_600 WL[0]_42_598 WL[1]_42_596 WL[0]_43_594
+  WL[1]_43_592 WL[0]_44_590 WL[1]_44_588 WL[0]_45_586 WL[1]_45_584
+  WL[0]_46_582 WL[1]_46_580 WL[0]_47_578 WL[1]_47_576 WL[0]_48_574
+  WL[1]_48_572 WL[0]_49_570 WL[1]_49_568 WL[0]_50_566 WL[1]_50_564
+  WL[0]_51_562 WL[1]_51_560 WL[0]_52_558 WL[1]_52_556 WL[0]_53_554
+  WL[1]_53_552 WL[0]_54_550 WL[1]_54_548 WL[0]_55_546 WL[1]_55_544
+  WL[0]_56_542 WL[1]_56_540 WL[0]_57_538 WL[1]_57_536 WL[0]_58_534
+  WL[1]_58_532 WL[0]_59_530 WL[1]_59_528 WL[0]_60_526 WL[1]_60_524
+  WL[0]_61_522 WL[1]_61_520 WL[0]_62_518 WL[1]_62_516 WL[0]_63_514
+  WL[1]_63_512 gf12lp_1rw_lg12_w32_bitWDDRVCOL12801
.ENDS gf12lp_1rw_lg12_w32_bitMEM_SLICE128_SLICE01
****
.SUBCKT gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB BL0_BOT BL0_TOP BL1_BOT BL1_TOP
+  BL2_BOT BL2_TOP BL3_BOT BL3_TOP BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2
+  BOT_NYR3 BOT_YW0 BOT_YW1 BOT_YW2 BOT_YW3 D DWL DWL_TURN D_TOP IWCLK0 IWCLK1
+  LOG0 LOG0_SA NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST
+  NACT_CC_TURN_BOT NACT_CC_TURN_TOP NBL0_BOT NBL0_TOP NBL1_BOT NBL1_TOP
+  NBL2_BOT NBL2_TOP NBL3_BOT NBL3_TOP NSAE NWTDFT Q Q0 Q0_TOP Q1 Q1_TOP Q2
+  Q2_TOP Q3 Q3_TOP RDMUX SAEDLY SAEDLY_TURN SAPRECH TOP_BLPRECH TOP_NYR0
+  TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2 TOP_YW3 VDDCE VDDC_BOT
+  VDDC_TOP VDDPE VNWC VNWP VPW VSS VSSE VVDP_BOT VVDP_TOP WEN WEN_TOP
** gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB: 194 flat devices **
MI107.MXNA1 NBLPRECH_BOT BOT_BLPRECH VSS VPW nfet L=0.016U NF=1 NFIN=5
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI107.MXPA1 NBLPRECH_BOT BOT_BLPRECH VDDPE VNWP pfet L=0.016U NF=1 NFIN=6
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI17.MXNA1 Q SAO VSS VPW nfet L=0.016U NF=4 NFIN=7 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI17.MXPA1 Q SAO VDDPE VNWP pfet L=0.016U NF=2 NFIN=14 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI20.MXNA1 ND D VSS VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI20.MXPA1 ND D VDDPE VNWP pfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI58.MXNA1 NWEN WEN VSS VPW nfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI58.MXPA1 NWEN WEN VDDPE VNWP pfet L=0.016U NF=1 NFIN=6 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD.I107.MXNA1 ICD.NBLPRECH TOP_BLPRECH VSS VPW nfet L=0.016U NF=1 NFIN=5
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD.I107.MXPA1 ICD.NBLPRECH TOP_BLPRECH VDDPE VNWP pfet L=0.016U NF=1 NFIN=6
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD.I34.MXNA1 ICD.NWCLK_WT WCLK_WT VSS VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD.I34.MXPA1 ICD.NWCLK_WT WCLK_WT VDDPE VNWP pfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD.ISA.I56.MXNA1 ICD.ISA.NSAPRECH ICD.NSAE_LOCAL ICD.ISA.I56.N1 VPW nfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICD.ISA.I56.MXNA2 ICD.ISA.I56.N1 SAPRECH VSS VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD.ISA.I56.MXPA1 ICD.ISA.NSAPRECH ICD.NSAE_LOCAL VDDPE VNWP pfet L=0.016U
+  NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICD.ISA.I56.MXPA2 ICD.ISA.NSAPRECH SAPRECH VDDPE VNWP pfet L=0.016U NF=1
+  NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICD.ISA.MXN0 ICD.NSAE_LOCAL ICD.SAE VSS VPW lvtnfet L=0.016U NF=1 NFIN=6
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD.ISA.MXNSAE ICD.SAE NSAE VSS VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD.ISA.MXP0 ICD.NSAE_LOCAL ICD.SAE VDDPE VNWP pfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD.ISA.MXPSAE ICD.SAE NSAE VDDPE VNWP lvtpfet L=0.016U NF=2 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD.ISA._SA0.MXN17 NSD SD ICD.SAINT VPW nfet L=0.016U NF=2 NFIN=14 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD.ISA._SA0.MXN18 ICD.SAINT ICD.SAE VSS VPW nfet L=0.016U NF=2 NFIN=14
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD.ISA._SA0.MXN19 SD NSD ICD.SAINT VPW nfet L=0.016U NF=2 NFIN=14 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD.ISA._SA0.MXP24 NSD ICD.ISA.NSAPRECH VDDPE VNWP pfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD.ISA._SA0.MXP25 NSD ICD.ISA.NSAPRECH SD VNWP pfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD.ISA._SA0.MXP26 SD ICD.ISA.NSAPRECH VDDPE VNWP pfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD.ISA._SA0.MXP27 NSD SD VDDPE VNWP lvtpfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD.ISA._SA0.MXP28 SD NSD VDDPE VNWP lvtpfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD.ISASDL0.I230.MXNOE ICD.ISASDL0.D_WT WCLK_WT ND_WT VPW nfet L=0.016U NF=1
+  NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICD.ISASDL0.I230.MXPOEN ICD.ISASDL0.D_WT ICD.NWCLK_WT ND_WT VNWP pfet
+  L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICD.ISASDL0.I67.MXNA1 ICD.ISASDL0.I67.N1 SAO VSS VPW nfet L=0.016U NF=1
+  NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICD.ISASDL0.I67.MXNOE ICD.ISASDL0.D_WT ICD.NWCLK_WT ICD.ISASDL0.I67.N1 VPW
+  nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICD.ISASDL0.I67.MXPA1 ICD.ISASDL0.I67.P1 SAO VDDPE VNWP pfet L=0.016U NF=1
+  NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICD.ISASDL0.I67.MXPOEN ICD.ISASDL0.D_WT WCLK_WT ICD.ISASDL0.I67.P1 VNWP pfet
+  L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICD.ISASDL0.MXN0 ICD.ISASDL0.NET37 ICD.NSAE_LOCAL VSS VPW nfet L=0.016U NF=1
+  NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICD.ISASDL0.MXN1 ICD.ISASDL0.N1 ICD.SAE VSS VPW nfet L=0.016U NF=1 NFIN=6
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD.ISASDL0.MXN2 SAO ICD.ISASDL0.D_WT ICD.ISASDL0.NET37 VPW nfet L=0.016U
+  NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICD.ISASDL0.MXN3 ICD.ISASDL0.N1 ICD.SAE VSS VPW nfet L=0.016U NF=1 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD.ISASDL0.MXN4 ICD.ISASDL0.DUM NSD ICD.ISASDL0.N1 VPW nfet L=0.016U NF=2
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICD.ISASDL0.MXP0 ICD.ISASDL0.DUM ICD.ISASDL0.D_WT ICD.ISASDL0.P2 VNWP pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICD.ISASDL0.MXP1 ICD.ISASDL0.P2 ICD.SAE VDDPE VNWP pfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD.ISASDL0.MXP2 SAO ICD.ISASDL0.D_WT ICD.ISASDL0.NET38 VNWP pfet L=0.016U
+  NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICD.ISASDL0.MXP3 ICD.ISASDL0.NET38 ICD.SAE VDDPE VNWP pfet L=0.016U NF=1
+  NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICD.ISASDL0.MXP6 ICD.ISASDL0.DUM NSD ICD.ISASDL0.P3 VNWP pfet L=0.016U NF=1
+  NFIN=7 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICD.ISASDL0.MXP7 ICD.ISASDL0.DUM NSD ICD.ISASDL0.P3 VNWP pfet L=0.016U NF=1
+  NFIN=7 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICD.ISASDL0.MXP8 ICD.ISASDL0.P3 ICD.NSAE_LOCAL VDDPE VNWP pfet L=0.016U NF=1
+  NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICD.ISASDL0.MXP9 ICD.ISASDL0.P3 ICD.NSAE_LOCAL VDDPE VNWP pfet L=0.016U NF=1
+  NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICD.ISASDL0.MX_SD_N SAO SD ICD.ISASDL0.N1 VPW nfet L=0.016U NF=1 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD.ISASDL0.MX_SD_N0 SAO SD ICD.ISASDL0.N1 VPW nfet L=0.016U NF=1 NFIN=6
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD.ISASDL0.MX_SD_P SAO SD ICD.ISASDL0.P3 VNWP pfet L=0.016U NF=1 NFIN=8
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD.ISASDL0.MX_SD_P0 SAO SD ICD.ISASDL0.P3 VNWP pfet L=0.016U NF=1 NFIN=8
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD.MXN0 SD LOG0_SA VSS VPW nfet L=0.016U NF=2 NFIN=14 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD.MXN1 NSD LOG0_SA VSS VPW nfet L=0.016U NF=2 NFIN=14 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD.MXN4 ICD.SAINT LOG0_SA VSS VPW nfet L=0.016U NF=2 NFIN=14 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD._CDRW._COL0.MXN0 NBL0_TOP TOP_YW0 WRZERO VPW nfet L=0.016U NF=1 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD._CDRW._COL0.MXN1 BL0_TOP TOP_YW0 WRONE VPW nfet L=0.016U NF=1 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD._CDRW._COL0.MXP1 NBL0_TOP ICD.NBLPRECH VVDP_TOP VNWC pfet L=0.016U NF=1
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICD._CDRW._COL0.MXP10 VVDP_TOP NACT_CC_TOP VDDPE VNWC pfet L=0.016U NF=1
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICD._CDRW._COL0.MXP3 NSD TOP_NYR0 NBL0_TOP VNWC pfet L=0.016U NF=1 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD._CDRW._COL0.MXP4 SD TOP_NYR0 BL0_TOP VNWC pfet L=0.016U NF=1 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD._CDRW._COL0.MXP5 NBL0_TOP BL0_TOP VVDP_TOP VNWC pfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD._CDRW._COL0.MXP7 BL0_TOP ICD.NBLPRECH VVDP_TOP VNWC pfet L=0.016U NF=1
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICD._CDRW._COL0.MXP8 NBL0_TOP ICD.NBLPRECH BL0_TOP VNWC pfet L=0.016U NF=1
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICD._CDRW._COL0.MXP9 BL0_TOP NBL0_TOP VVDP_TOP VNWC pfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD._CDRW._COL1.MXN0 NBL1_TOP TOP_YW1 WRZERO VPW nfet L=0.016U NF=1 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD._CDRW._COL1.MXN1 BL1_TOP TOP_YW1 WRONE VPW nfet L=0.016U NF=1 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD._CDRW._COL1.MXP1 NBL1_TOP ICD.NBLPRECH VVDP_TOP VNWC pfet L=0.016U NF=1
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICD._CDRW._COL1.MXP10 VVDP_TOP NACT_CC_TOP VDDPE VNWC pfet L=0.016U NF=1
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICD._CDRW._COL1.MXP3 NSD TOP_NYR1 NBL1_TOP VNWC pfet L=0.016U NF=1 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD._CDRW._COL1.MXP4 SD TOP_NYR1 BL1_TOP VNWC pfet L=0.016U NF=1 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD._CDRW._COL1.MXP5 NBL1_TOP BL1_TOP VVDP_TOP VNWC pfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD._CDRW._COL1.MXP7 BL1_TOP ICD.NBLPRECH VVDP_TOP VNWC pfet L=0.016U NF=1
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICD._CDRW._COL1.MXP8 NBL1_TOP ICD.NBLPRECH BL1_TOP VNWC pfet L=0.016U NF=1
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICD._CDRW._COL1.MXP9 BL1_TOP NBL1_TOP VVDP_TOP VNWC pfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD._CDRW._COL2.MXN0 NBL2_TOP TOP_YW2 WRZERO VPW nfet L=0.016U NF=1 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD._CDRW._COL2.MXN1 BL2_TOP TOP_YW2 WRONE VPW nfet L=0.016U NF=1 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD._CDRW._COL2.MXP1 NBL2_TOP ICD.NBLPRECH VVDP_TOP VNWC pfet L=0.016U NF=1
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICD._CDRW._COL2.MXP10 VVDP_TOP NACT_CC_TOP VDDPE VNWC pfet L=0.016U NF=1
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICD._CDRW._COL2.MXP3 NSD TOP_NYR2 NBL2_TOP VNWC pfet L=0.016U NF=1 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD._CDRW._COL2.MXP4 SD TOP_NYR2 BL2_TOP VNWC pfet L=0.016U NF=1 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD._CDRW._COL2.MXP5 NBL2_TOP BL2_TOP VVDP_TOP VNWC pfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD._CDRW._COL2.MXP7 BL2_TOP ICD.NBLPRECH VVDP_TOP VNWC pfet L=0.016U NF=1
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICD._CDRW._COL2.MXP8 NBL2_TOP ICD.NBLPRECH BL2_TOP VNWC pfet L=0.016U NF=1
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICD._CDRW._COL2.MXP9 BL2_TOP NBL2_TOP VVDP_TOP VNWC pfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD._CDRW._COL3.MXN0 NBL3_TOP TOP_YW3 WRZERO VPW nfet L=0.016U NF=1 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD._CDRW._COL3.MXN1 BL3_TOP TOP_YW3 WRONE VPW nfet L=0.016U NF=1 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD._CDRW._COL3.MXP1 NBL3_TOP ICD.NBLPRECH VVDP_TOP VNWC pfet L=0.016U NF=1
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICD._CDRW._COL3.MXP10 VVDP_TOP NACT_CC_TOP_FAST VDDPE VNWC pfet L=0.016U NF=1
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICD._CDRW._COL3.MXP3 NSD TOP_NYR3 NBL3_TOP VNWC pfet L=0.016U NF=1 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD._CDRW._COL3.MXP4 SD TOP_NYR3 BL3_TOP VNWC pfet L=0.016U NF=1 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD._CDRW._COL3.MXP5 NBL3_TOP BL3_TOP VVDP_TOP VNWC pfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICD._CDRW._COL3.MXP7 BL3_TOP ICD.NBLPRECH VVDP_TOP VNWC pfet L=0.016U NF=1
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICD._CDRW._COL3.MXP8 NBL3_TOP ICD.NBLPRECH BL3_TOP VNWC pfet L=0.016U NF=1
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICD._CDRW._COL3.MXP9 BL3_TOP NBL3_TOP VVDP_TOP VNWC pfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIWR.I221.MXNA1 IWR.INWCLK IWCLK0 VSS VPW nfet L=0.016U NF=1 NFIN=5 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIWR.I221.MXPA1 IWR.INWCLK IWCLK0 VDDPE VNWP pfet L=0.016U NF=1 NFIN=5
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIWR.I224.MXNA1 IWR.WCLK IWR.INWCLK VSS VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIWR.I224.MXPA1 IWR.WCLK IWR.INWCLK VDDPE VNWP pfet L=0.016U NF=1 NFIN=6
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIWR.I233.MXNA1 IWR.WE_NWCLK IWR.WCLK IWR.I233.N1 VPW nfet L=0.016U NF=1
+  NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MIWR.I233.MXNA2 IWR.I233.N1 IWR.WE_LAT VSS VPW nfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIWR.I233.MXPA1 IWR.WE_NWCLK IWR.WCLK VDDPE VNWP pfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIWR.I233.MXPA2 IWR.WE_NWCLK IWR.WE_LAT VDDPE VNWP pfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIWR.I237.MXNA1 IWR.WE_LAT IWR.WEN_LAT VSS VPW nfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIWR.I237.MXPA1 IWR.WE_LAT IWR.WEN_LAT VDDPE VNWP pfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIWR.I240.MXNA1 IWR.NWCLK IWR.WCLK VSS VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIWR.I240.MXPA1 IWR.NWCLK IWR.WCLK VDDPE VNWP pfet L=0.016U NF=1 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIWR.I243.MXNA1 ND_WT IWR.NID_LAT VSS VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIWR.I243.MXPA1 ND_WT IWR.NID_LAT VDDPE VNWP pfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIWR.I249.MXNA1 IWR.NID_LAT IWR.ID_LAT VSS VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIWR.I249.MXPA1 IWR.NID_LAT IWR.ID_LAT VDDPE VNWP pfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIWR.I254.MXNA1 WCLK_WT IWR.INWCLK VSS VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIWR.I254.MXNA2 WCLK_WT NWTDFT VSS VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIWR.I254.MXPA1 WCLK_WT IWR.INWCLK IWR.I254.P1 VNWP pfet L=0.016U NF=1 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIWR.I254.MXPA2 IWR.I254.P1 NWTDFT VDDPE VNWP pfet L=0.016U NF=1 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIWR.I4.MXNA1 IWR.IWRONE IWR.IND_LAT IWR.I4.N1 VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIWR.I4.MXNA2 IWR.I4.N1 IWR.WE_LAT VSS VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIWR.I4.MXPA1 IWR.IWRONE IWR.IND_LAT VDDPE VNWP pfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIWR.I4.MXPA2 IWR.IWRONE IWR.WE_LAT VDDPE VNWP pfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIWR.I6.MXNA1 IWR.IWRZERO IWR.ID_LAT IWR.I6.N1 VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIWR.I6.MXNA2 IWR.I6.N1 IWR.WE_LAT VSS VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIWR.I6.MXPA1 IWR.IWRZERO IWR.ID_LAT VDDPE VNWP pfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIWR.I6.MXPA2 IWR.IWRZERO IWR.WE_LAT VDDPE VNWP pfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIWR._DLAT.I48.MXNOE IWR.IND_LAT IWR.NWCLK ND VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIWR._DLAT.I48.MXPOEN IWR.IND_LAT IWR.WCLK ND VNWP pfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIWR._DLAT.I50.MXNA1 IWR.ID_LAT IWR.IND_LAT VSS VPW nfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIWR._DLAT.I50.MXPA1 IWR.ID_LAT IWR.IND_LAT VDDPE VNWP pfet L=0.016U NF=1
+  NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MIWR._DLAT.I55.MXNA1 IWR._DLAT.I55.N1 IWR.ID_LAT VSS VPW nfet L=0.016U NF=1
+  NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MIWR._DLAT.I55.MXNOE IWR.IND_LAT IWR.WCLK IWR._DLAT.I55.N1 VPW nfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MIWR._DLAT.I55.MXPA1 IWR._DLAT.I55.P1 IWR.ID_LAT VDDPE VNWP pfet L=0.016U NF=1
+  NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MIWR._DLAT.I55.MXPOEN IWR.IND_LAT IWR.NWCLK IWR._DLAT.I55.P1 VNWP pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MIWR._TRI.MXN0 WRONE IWR._TRI.NWRONE VSS VPW nfet L=0.016U NF=3 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIWR._TRI.MXN1 WRZERO IWR._TRI.NWRZERO VSS VPW nfet L=0.016U NF=3 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIWR._TRI.MXN3 IWR._TRI.NWRONE IWR.IWRONE VSS VPW nfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIWR._TRI.MXN4 IWR._TRI.NWRZERO IWR.IWRZERO VSS VPW nfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIWR._TRI.MXN6 IWR._TRI.NWRZERO IWR.INWCLK VSS VPW nfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIWR._TRI.MXN7 IWR._TRI.NWRONE IWR.INWCLK VSS VPW nfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIWR._TRI.MXP0 WRZERO IWR._TRI.NWRZERO IWR._TRI.HNWRZERO VNWP pfet L=0.016U
+  NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MIWR._TRI.MXP1 WRONE IWR._TRI.NWRONE IWR._TRI.HNWRONE VNWP pfet L=0.016U NF=1
+  NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MIWR._TRI.MXP2 IWR._TRI.HNWRZERO IWR.WCLK VDDPE VNWP pfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIWR._TRI.MXP3 IWR._TRI.HNWRZERO IWR.WE_NWCLK VDDPE VNWP pfet L=0.016U NF=1
+  NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MIWR._TRI.MXP4 IWR._TRI.P1 IWR.INWCLK VDDPE VNWP pfet L=0.016U NF=1 NFIN=6
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIWR._TRI.MXP5 IWR._TRI.NWRZERO IWR.IWRZERO IWR._TRI.P1 VNWP pfet L=0.016U
+  NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MIWR._TRI.MXP6 IWR._TRI.NWRONE IWR.IWRONE IWR._TRI.P1 VNWP pfet L=0.016U NF=1
+  NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MIWR._TRI.MXP7 IWR._TRI.HNWRONE IWR.WCLK VDDPE VNWP pfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIWR._TRI.MXP8 IWR._TRI.HNWRONE IWR.WE_NWCLK VDDPE VNWP pfet L=0.016U NF=1
+  NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MIWR._WENLAT.I48.MXNOE IWR.IWE_LAT IWR.NWCLK NWEN VPW nfet L=0.016U NF=1
+  NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MIWR._WENLAT.I48.MXPOEN IWR.IWE_LAT IWR.WCLK NWEN VNWP pfet L=0.016U NF=1
+  NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MIWR._WENLAT.I50.MXNA1 IWR.WEN_LAT IWR.IWE_LAT VSS VPW nfet L=0.016U NF=1
+  NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MIWR._WENLAT.I50.MXPA1 IWR.WEN_LAT IWR.IWE_LAT VDDPE VNWP pfet L=0.016U NF=1
+  NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MIWR._WENLAT.I55.MXNA1 IWR._WENLAT.I55.N1 IWR.WEN_LAT VSS VPW nfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MIWR._WENLAT.I55.MXNOE IWR.IWE_LAT IWR.WCLK IWR._WENLAT.I55.N1 VPW nfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MIWR._WENLAT.I55.MXPA1 IWR._WENLAT.I55.P1 IWR.WEN_LAT VDDPE VNWP pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MIWR._WENLAT.I55.MXPOEN IWR.IWE_LAT IWR.NWCLK IWR._WENLAT.I55.P1 VNWP pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MXN4 VSS DWL VSS VPW nfet L=0.016U NF=1 NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_CDRW._COL0.MXN0 NBL0_BOT BOT_YW0 WRZERO VPW nfet L=0.016U NF=1 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_CDRW._COL0.MXN1 BL0_BOT BOT_YW0 WRONE VPW nfet L=0.016U NF=1 NFIN=7 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_CDRW._COL0.MXP1 NBL0_BOT NBLPRECH_BOT VVDP_BOT VNWC pfet L=0.016U NF=1
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_CDRW._COL0.MXP10 VVDP_BOT NACT_CC_BOT VDDPE VNWC pfet L=0.016U NF=1 NFIN=6
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_CDRW._COL0.MXP3 NSD BOT_NYR0 NBL0_BOT VNWC pfet L=0.016U NF=1 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_CDRW._COL0.MXP4 SD BOT_NYR0 BL0_BOT VNWC pfet L=0.016U NF=1 NFIN=7 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_CDRW._COL0.MXP5 NBL0_BOT BL0_BOT VVDP_BOT VNWC pfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_CDRW._COL0.MXP7 BL0_BOT NBLPRECH_BOT VVDP_BOT VNWC pfet L=0.016U NF=1 NFIN=6
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_CDRW._COL0.MXP8 NBL0_BOT NBLPRECH_BOT BL0_BOT VNWC pfet L=0.016U NF=1 NFIN=6
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_CDRW._COL0.MXP9 BL0_BOT NBL0_BOT VVDP_BOT VNWC pfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_CDRW._COL1.MXN0 NBL1_BOT BOT_YW1 WRZERO VPW nfet L=0.016U NF=1 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_CDRW._COL1.MXN1 BL1_BOT BOT_YW1 WRONE VPW nfet L=0.016U NF=1 NFIN=7 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_CDRW._COL1.MXP1 NBL1_BOT NBLPRECH_BOT VVDP_BOT VNWC pfet L=0.016U NF=1
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_CDRW._COL1.MXP10 VVDP_BOT NACT_CC_BOT VDDPE VNWC pfet L=0.016U NF=1 NFIN=6
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_CDRW._COL1.MXP3 NSD BOT_NYR1 NBL1_BOT VNWC pfet L=0.016U NF=1 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_CDRW._COL1.MXP4 SD BOT_NYR1 BL1_BOT VNWC pfet L=0.016U NF=1 NFIN=7 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_CDRW._COL1.MXP5 NBL1_BOT BL1_BOT VVDP_BOT VNWC pfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_CDRW._COL1.MXP7 BL1_BOT NBLPRECH_BOT VVDP_BOT VNWC pfet L=0.016U NF=1 NFIN=6
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_CDRW._COL1.MXP8 NBL1_BOT NBLPRECH_BOT BL1_BOT VNWC pfet L=0.016U NF=1 NFIN=6
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_CDRW._COL1.MXP9 BL1_BOT NBL1_BOT VVDP_BOT VNWC pfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_CDRW._COL2.MXN0 NBL2_BOT BOT_YW2 WRZERO VPW nfet L=0.016U NF=1 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_CDRW._COL2.MXN1 BL2_BOT BOT_YW2 WRONE VPW nfet L=0.016U NF=1 NFIN=7 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_CDRW._COL2.MXP1 NBL2_BOT NBLPRECH_BOT VVDP_BOT VNWC pfet L=0.016U NF=1
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_CDRW._COL2.MXP10 VVDP_BOT NACT_CC_BOT VDDPE VNWC pfet L=0.016U NF=1 NFIN=6
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_CDRW._COL2.MXP3 NSD BOT_NYR2 NBL2_BOT VNWC pfet L=0.016U NF=1 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_CDRW._COL2.MXP4 SD BOT_NYR2 BL2_BOT VNWC pfet L=0.016U NF=1 NFIN=7 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_CDRW._COL2.MXP5 NBL2_BOT BL2_BOT VVDP_BOT VNWC pfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_CDRW._COL2.MXP7 BL2_BOT NBLPRECH_BOT VVDP_BOT VNWC pfet L=0.016U NF=1 NFIN=6
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_CDRW._COL2.MXP8 NBL2_BOT NBLPRECH_BOT BL2_BOT VNWC pfet L=0.016U NF=1 NFIN=6
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_CDRW._COL2.MXP9 BL2_BOT NBL2_BOT VVDP_BOT VNWC pfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_CDRW._COL3.MXN0 NBL3_BOT BOT_YW3 WRZERO VPW nfet L=0.016U NF=1 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_CDRW._COL3.MXN1 BL3_BOT BOT_YW3 WRONE VPW nfet L=0.016U NF=1 NFIN=7 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_CDRW._COL3.MXP1 NBL3_BOT NBLPRECH_BOT VVDP_BOT VNWC pfet L=0.016U NF=1
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_CDRW._COL3.MXP10 VVDP_BOT NACT_CC_BOT_FAST VDDPE VNWC pfet L=0.016U NF=1
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_CDRW._COL3.MXP3 NSD BOT_NYR3 NBL3_BOT VNWC pfet L=0.016U NF=1 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_CDRW._COL3.MXP4 SD BOT_NYR3 BL3_BOT VNWC pfet L=0.016U NF=1 NFIN=7 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_CDRW._COL3.MXP5 NBL3_BOT BL3_BOT VVDP_BOT VNWC pfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_CDRW._COL3.MXP7 BL3_BOT NBLPRECH_BOT VVDP_BOT VNWC pfet L=0.016U NF=1 NFIN=6
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_CDRW._COL3.MXP8 NBL3_BOT NBLPRECH_BOT BL3_BOT VNWC pfet L=0.016U NF=1 NFIN=6
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_CDRW._COL3.MXP9 BL3_BOT NBL3_BOT VVDP_BOT VNWC pfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
.ENDS gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
****
.SUBCKT gf12lp_1rw_lg12_w32_bitIOCDM_L10 BL0_BOT_0 BL0_BOT_1 BL0_BOT_2
+  BL0_BOT_3 BL0_BOT_4 BL0_BOT_5 BL0_BOT_6 BL0_BOT_7 BL0_BOT_8 BL0_BOT_9
+  BL0_BOT_10 BL0_BOT_11 BL0_BOT_12 BL0_BOT_13 BL0_BOT_14 BL0_BOT_15 BL0_TOP_0
+  BL0_TOP_1 BL0_TOP_2 BL0_TOP_3 BL0_TOP_4 BL0_TOP_5 BL0_TOP_6 BL0_TOP_7
+  BL0_TOP_8 BL0_TOP_9 BL0_TOP_10 BL0_TOP_11 BL0_TOP_12 BL0_TOP_13 BL0_TOP_14
+  BL0_TOP_15 BL1_BOT_0 BL1_BOT_1 BL1_BOT_2 BL1_BOT_3 BL1_BOT_4 BL1_BOT_5
+  BL1_BOT_6 BL1_BOT_7 BL1_BOT_8 BL1_BOT_9 BL1_BOT_10 BL1_BOT_11 BL1_BOT_12
+  BL1_BOT_13 BL1_BOT_14 BL1_BOT_15 BL1_TOP_0 BL1_TOP_1 BL1_TOP_2 BL1_TOP_3
+  BL1_TOP_4 BL1_TOP_5 BL1_TOP_6 BL1_TOP_7 BL1_TOP_8 BL1_TOP_9 BL1_TOP_10
+  BL1_TOP_11 BL1_TOP_12 BL1_TOP_13 BL1_TOP_14 BL1_TOP_15 BL2_BOT_0 BL2_BOT_1
+  BL2_BOT_2 BL2_BOT_3 BL2_BOT_4 BL2_BOT_5 BL2_BOT_6 BL2_BOT_7 BL2_BOT_8
+  BL2_BOT_9 BL2_BOT_10 BL2_BOT_11 BL2_BOT_12 BL2_BOT_13 BL2_BOT_14 BL2_BOT_15
+  BL2_TOP_0 BL2_TOP_1 BL2_TOP_2 BL2_TOP_3 BL2_TOP_4 BL2_TOP_5 BL2_TOP_6
+  BL2_TOP_7 BL2_TOP_8 BL2_TOP_9 BL2_TOP_10 BL2_TOP_11 BL2_TOP_12 BL2_TOP_13
+  BL2_TOP_14 BL2_TOP_15 BL3_BOT_0 BL3_BOT_1 BL3_BOT_2 BL3_BOT_3 BL3_BOT_4
+  BL3_BOT_5 BL3_BOT_6 BL3_BOT_7 BL3_BOT_8 BL3_BOT_9 BL3_BOT_10 BL3_BOT_11
+  BL3_BOT_12 BL3_BOT_13 BL3_BOT_14 BL3_BOT_15 BL3_TOP_0 BL3_TOP_1 BL3_TOP_2
+  BL3_TOP_3 BL3_TOP_4 BL3_TOP_5 BL3_TOP_6 BL3_TOP_7 BL3_TOP_8 BL3_TOP_9
+  BL3_TOP_10 BL3_TOP_11 BL3_TOP_12 BL3_TOP_13 BL3_TOP_14 BL3_TOP_15
+  BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1 BOT_YW2
+  BOT_YW3 DWL DWL_TURN D_0 D_1 D_2 D_3 D_4 D_5 D_6 D_7 D_8 D_9 D_10 D_11 D_12
+  D_13 D_14 D_15 D_TOP_0 D_TOP_1 D_TOP_2 D_TOP_3 D_TOP_4 D_TOP_5 D_TOP_6
+  D_TOP_7 D_TOP_8 D_TOP_9 D_TOP_10 D_TOP_11 D_TOP_12 D_TOP_13 D_TOP_14
+  D_TOP_15 IWCLK0 IWCLK1 LOG0 LOG0_SA NACT_CC_BOT NACT_CC_BOT_FAST
+  NACT_CC_TOP NACT_CC_TOP_FAST NACT_CC_TURN_BOT NACT_CC_TURN_TOP NBL0_BOT_0
+  NBL0_BOT_1 NBL0_BOT_2 NBL0_BOT_3 NBL0_BOT_4 NBL0_BOT_5 NBL0_BOT_6
+  NBL0_BOT_7 NBL0_BOT_8 NBL0_BOT_9 NBL0_BOT_10 NBL0_BOT_11 NBL0_BOT_12
+  NBL0_BOT_13 NBL0_BOT_14 NBL0_BOT_15 NBL0_TOP_0 NBL0_TOP_1 NBL0_TOP_2
+  NBL0_TOP_3 NBL0_TOP_4 NBL0_TOP_5 NBL0_TOP_6 NBL0_TOP_7 NBL0_TOP_8
+  NBL0_TOP_9 NBL0_TOP_10 NBL0_TOP_11 NBL0_TOP_12 NBL0_TOP_13 NBL0_TOP_14
+  NBL0_TOP_15 NBL1_BOT_0 NBL1_BOT_1 NBL1_BOT_2 NBL1_BOT_3 NBL1_BOT_4
+  NBL1_BOT_5 NBL1_BOT_6 NBL1_BOT_7 NBL1_BOT_8 NBL1_BOT_9 NBL1_BOT_10
+  NBL1_BOT_11 NBL1_BOT_12 NBL1_BOT_13 NBL1_BOT_14 NBL1_BOT_15 NBL1_TOP_0
+  NBL1_TOP_1 NBL1_TOP_2 NBL1_TOP_3 NBL1_TOP_4 NBL1_TOP_5 NBL1_TOP_6
+  NBL1_TOP_7 NBL1_TOP_8 NBL1_TOP_9 NBL1_TOP_10 NBL1_TOP_11 NBL1_TOP_12
+  NBL1_TOP_13 NBL1_TOP_14 NBL1_TOP_15 NBL2_BOT_0 NBL2_BOT_1 NBL2_BOT_2
+  NBL2_BOT_3 NBL2_BOT_4 NBL2_BOT_5 NBL2_BOT_6 NBL2_BOT_7 NBL2_BOT_8
+  NBL2_BOT_9 NBL2_BOT_10 NBL2_BOT_11 NBL2_BOT_12 NBL2_BOT_13 NBL2_BOT_14
+  NBL2_BOT_15 NBL2_TOP_0 NBL2_TOP_1 NBL2_TOP_2 NBL2_TOP_3 NBL2_TOP_4
+  NBL2_TOP_5 NBL2_TOP_6 NBL2_TOP_7 NBL2_TOP_8 NBL2_TOP_9 NBL2_TOP_10
+  NBL2_TOP_11 NBL2_TOP_12 NBL2_TOP_13 NBL2_TOP_14 NBL2_TOP_15 NBL3_BOT_0
+  NBL3_BOT_1 NBL3_BOT_2 NBL3_BOT_3 NBL3_BOT_4 NBL3_BOT_5 NBL3_BOT_6
+  NBL3_BOT_7 NBL3_BOT_8 NBL3_BOT_9 NBL3_BOT_10 NBL3_BOT_11 NBL3_BOT_12
+  NBL3_BOT_13 NBL3_BOT_14 NBL3_BOT_15 NBL3_TOP_0 NBL3_TOP_1 NBL3_TOP_2
+  NBL3_TOP_3 NBL3_TOP_4 NBL3_TOP_5 NBL3_TOP_6 NBL3_TOP_7 NBL3_TOP_8
+  NBL3_TOP_9 NBL3_TOP_10 NBL3_TOP_11 NBL3_TOP_12 NBL3_TOP_13 NBL3_TOP_14
+  NBL3_TOP_15 NSAE NWTDFT Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9
+  Q0_10 Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q0_TOP_0 Q0_TOP_1 Q0_TOP_2 Q0_TOP_3
+  Q0_TOP_4 Q0_TOP_5 Q0_TOP_6 Q0_TOP_7 Q0_TOP_8 Q0_TOP_9 Q0_TOP_10 Q0_TOP_11
+  Q0_TOP_12 Q0_TOP_13 Q0_TOP_14 Q0_TOP_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6
+  Q1_7 Q1_8 Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q1_TOP_0 Q1_TOP_1
+  Q1_TOP_2 Q1_TOP_3 Q1_TOP_4 Q1_TOP_5 Q1_TOP_6 Q1_TOP_7 Q1_TOP_8 Q1_TOP_9
+  Q1_TOP_10 Q1_TOP_11 Q1_TOP_12 Q1_TOP_13 Q1_TOP_14 Q1_TOP_15 Q2_0 Q2_1 Q2_2
+  Q2_3 Q2_4 Q2_5 Q2_6 Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15
+  Q2_TOP_0 Q2_TOP_1 Q2_TOP_2 Q2_TOP_3 Q2_TOP_4 Q2_TOP_5 Q2_TOP_6 Q2_TOP_7
+  Q2_TOP_8 Q2_TOP_9 Q2_TOP_10 Q2_TOP_11 Q2_TOP_12 Q2_TOP_13 Q2_TOP_14
+  Q2_TOP_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4 Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11
+  Q3_12 Q3_13 Q3_14 Q3_15 Q3_TOP_0 Q3_TOP_1 Q3_TOP_2 Q3_TOP_3 Q3_TOP_4
+  Q3_TOP_5 Q3_TOP_6 Q3_TOP_7 Q3_TOP_8 Q3_TOP_9 Q3_TOP_10 Q3_TOP_11 Q3_TOP_12
+  Q3_TOP_13 Q3_TOP_14 Q3_TOP_15 RDMUX SAEDLY SAEDLY_TURN SAPRECH TOP_BLPRECH
+  TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2 TOP_YW3 VDDCE
+  VDDC_BOT_0 VDDC_BOT_1 VDDC_BOT_2 VDDC_BOT_3 VDDC_BOT_4 VDDC_BOT_5
+  VDDC_BOT_6 VDDC_BOT_7 VDDC_BOT_8 VDDC_BOT_9 VDDC_BOT_10 VDDC_BOT_11
+  VDDC_BOT_12 VDDC_BOT_13 VDDC_BOT_14 VDDC_BOT_15 VDDC_TOP_0 VDDC_TOP_1
+  VDDC_TOP_2 VDDC_TOP_3 VDDC_TOP_4 VDDC_TOP_5 VDDC_TOP_6 VDDC_TOP_7
+  VDDC_TOP_8 VDDC_TOP_9 VDDC_TOP_10 VDDC_TOP_11 VDDC_TOP_12 VDDC_TOP_13
+  VDDC_TOP_14 VDDC_TOP_15 VDDPE VNWC_0 VNWC_1 VNWC_2 VNWC_3 VNWC_4 VNWC_5
+  VNWC_6 VNWC_7 VNWC_8 VNWC_9 VNWC_10 VNWC_11 VNWC_12 VNWC_13 VNWC_14 VNWC_15
+  VPW VVDP_BOT VVDP_TOP WEN_0 WEN_1 WEN_2 WEN_3 WEN_4 WEN_5 WEN_6 WEN_7 WEN_8
+  WEN_9 WEN_10 WEN_11 WEN_12 WEN_13 WEN_14 WEN_15 WEN_TOP_0 WEN_TOP_1
+  WEN_TOP_2 WEN_TOP_3 WEN_TOP_4 WEN_TOP_5 WEN_TOP_6 WEN_TOP_7 WEN_TOP_8
+  WEN_TOP_9 WEN_TOP_10 WEN_TOP_11 WEN_TOP_12 WEN_TOP_13 WEN_TOP_14 WEN_TOP_15
** gf12lp_1rw_lg12_w32_bitIOCDM_L10: 3104 flat devices **
XL_IO_11 BL0_BOT_1 BL0_TOP_1 BL1_BOT_1 BL1_TOP_1 BL2_BOT_1 BL2_TOP_1 BL3_BOT_1
+  BL3_TOP_1 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1
+  BOT_YW2 BOT_YW3 D_1 DWL DWL_TURN D_TOP_1 IWCLK0 IWCLK1 LOG0 LOG0_SA
+  NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST NACT_CC_TURN_BOT
+  NACT_CC_TURN_TOP NBL0_BOT_1 NBL0_TOP_1 NBL1_BOT_1 NBL1_TOP_1 NBL2_BOT_1
+  NBL2_TOP_1 NBL3_BOT_1 NBL3_TOP_1 NSAE NWTDFT Q1_1 Q0_1 Q0_TOP_1 Q1_1
+  Q1_TOP_1 Q2_1 Q2_TOP_1 Q3_1 Q3_TOP_1 RDMUX SAEDLY SAEDLY_TURN SAPRECH
+  TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2
+  TOP_YW3 VDDCE VDDC_BOT_1 VDDC_TOP_1 VDDPE VNWC_1 VDDPE VPW VPW VPW VVDP_BOT
+  VVDP_TOP WEN_1 WEN_TOP_1 gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XL_IO_110 BL0_BOT_10 BL0_TOP_10 BL1_BOT_10 BL1_TOP_10 BL2_BOT_10 BL2_TOP_10
+  BL3_BOT_10 BL3_TOP_10 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3
+  BOT_YW0 BOT_YW1 BOT_YW2 BOT_YW3 D_10 DWL DWL_TURN D_TOP_10 IWCLK0 IWCLK1
+  LOG0 LOG0_SA NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST
+  NACT_CC_TURN_BOT NACT_CC_TURN_TOP NBL0_BOT_10 NBL0_TOP_10 NBL1_BOT_10
+  NBL1_TOP_10 NBL2_BOT_10 NBL2_TOP_10 NBL3_BOT_10 NBL3_TOP_10 NSAE NWTDFT
+  Q1_10 Q0_10 Q0_TOP_10 Q1_10 Q1_TOP_10 Q2_10 Q2_TOP_10 Q3_10 Q3_TOP_10 RDMUX
+  SAEDLY SAEDLY_TURN SAPRECH TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3
+  TOP_YW0 TOP_YW1 TOP_YW2 TOP_YW3 VDDCE VDDC_BOT_10 VDDC_TOP_10 VDDPE VNWC_10
+  VDDPE VPW VPW VPW VVDP_BOT VVDP_TOP WEN_10 WEN_TOP_10
+  gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XL_IO_111 BL0_BOT_11 BL0_TOP_11 BL1_BOT_11 BL1_TOP_11 BL2_BOT_11 BL2_TOP_11
+  BL3_BOT_11 BL3_TOP_11 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3
+  BOT_YW0 BOT_YW1 BOT_YW2 BOT_YW3 D_11 DWL DWL_TURN D_TOP_11 IWCLK0 IWCLK1
+  LOG0 LOG0_SA NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST
+  NACT_CC_TURN_BOT NACT_CC_TURN_TOP NBL0_BOT_11 NBL0_TOP_11 NBL1_BOT_11
+  NBL1_TOP_11 NBL2_BOT_11 NBL2_TOP_11 NBL3_BOT_11 NBL3_TOP_11 NSAE NWTDFT
+  Q1_11 Q0_11 Q0_TOP_11 Q1_11 Q1_TOP_11 Q2_11 Q2_TOP_11 Q3_11 Q3_TOP_11 RDMUX
+  SAEDLY SAEDLY_TURN SAPRECH TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3
+  TOP_YW0 TOP_YW1 TOP_YW2 TOP_YW3 VDDCE VDDC_BOT_11 VDDC_TOP_11 VDDPE VNWC_11
+  VDDPE VPW VPW VPW VVDP_BOT VVDP_TOP WEN_11 WEN_TOP_11
+  gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XL_IO_112 BL0_BOT_12 BL0_TOP_12 BL1_BOT_12 BL1_TOP_12 BL2_BOT_12 BL2_TOP_12
+  BL3_BOT_12 BL3_TOP_12 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3
+  BOT_YW0 BOT_YW1 BOT_YW2 BOT_YW3 D_12 DWL DWL_TURN D_TOP_12 IWCLK0 IWCLK1
+  LOG0 LOG0_SA NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST
+  NACT_CC_TURN_BOT NACT_CC_TURN_TOP NBL0_BOT_12 NBL0_TOP_12 NBL1_BOT_12
+  NBL1_TOP_12 NBL2_BOT_12 NBL2_TOP_12 NBL3_BOT_12 NBL3_TOP_12 NSAE NWTDFT
+  Q1_12 Q0_12 Q0_TOP_12 Q1_12 Q1_TOP_12 Q2_12 Q2_TOP_12 Q3_12 Q3_TOP_12 RDMUX
+  SAEDLY SAEDLY_TURN SAPRECH TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3
+  TOP_YW0 TOP_YW1 TOP_YW2 TOP_YW3 VDDCE VDDC_BOT_12 VDDC_TOP_12 VDDPE VNWC_12
+  VDDPE VPW VPW VPW VVDP_BOT VVDP_TOP WEN_12 WEN_TOP_12
+  gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XL_IO_113 BL0_BOT_13 BL0_TOP_13 BL1_BOT_13 BL1_TOP_13 BL2_BOT_13 BL2_TOP_13
+  BL3_BOT_13 BL3_TOP_13 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3
+  BOT_YW0 BOT_YW1 BOT_YW2 BOT_YW3 D_13 DWL DWL_TURN D_TOP_13 IWCLK0 IWCLK1
+  LOG0 LOG0_SA NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST
+  NACT_CC_TURN_BOT NACT_CC_TURN_TOP NBL0_BOT_13 NBL0_TOP_13 NBL1_BOT_13
+  NBL1_TOP_13 NBL2_BOT_13 NBL2_TOP_13 NBL3_BOT_13 NBL3_TOP_13 NSAE NWTDFT
+  Q1_13 Q0_13 Q0_TOP_13 Q1_13 Q1_TOP_13 Q2_13 Q2_TOP_13 Q3_13 Q3_TOP_13 RDMUX
+  SAEDLY SAEDLY_TURN SAPRECH TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3
+  TOP_YW0 TOP_YW1 TOP_YW2 TOP_YW3 VDDCE VDDC_BOT_13 VDDC_TOP_13 VDDPE VNWC_13
+  VDDPE VPW VPW VPW VVDP_BOT VVDP_TOP WEN_13 WEN_TOP_13
+  gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XL_IO_114 BL0_BOT_14 BL0_TOP_14 BL1_BOT_14 BL1_TOP_14 BL2_BOT_14 BL2_TOP_14
+  BL3_BOT_14 BL3_TOP_14 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3
+  BOT_YW0 BOT_YW1 BOT_YW2 BOT_YW3 D_14 DWL DWL_TURN D_TOP_14 IWCLK0 IWCLK1
+  LOG0 LOG0_SA NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST
+  NACT_CC_TURN_BOT NACT_CC_TURN_TOP NBL0_BOT_14 NBL0_TOP_14 NBL1_BOT_14
+  NBL1_TOP_14 NBL2_BOT_14 NBL2_TOP_14 NBL3_BOT_14 NBL3_TOP_14 NSAE NWTDFT
+  Q1_14 Q0_14 Q0_TOP_14 Q1_14 Q1_TOP_14 Q2_14 Q2_TOP_14 Q3_14 Q3_TOP_14 RDMUX
+  SAEDLY SAEDLY_TURN SAPRECH TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3
+  TOP_YW0 TOP_YW1 TOP_YW2 TOP_YW3 VDDCE VDDC_BOT_14 VDDC_TOP_14 VDDPE VNWC_14
+  VDDPE VPW VPW VPW VVDP_BOT VVDP_TOP WEN_14 WEN_TOP_14
+  gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XL_IO_12 BL0_BOT_2 BL0_TOP_2 BL1_BOT_2 BL1_TOP_2 BL2_BOT_2 BL2_TOP_2 BL3_BOT_2
+  BL3_TOP_2 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1
+  BOT_YW2 BOT_YW3 D_2 DWL DWL_TURN D_TOP_2 IWCLK0 IWCLK1 LOG0 LOG0_SA
+  NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST NACT_CC_TURN_BOT
+  NACT_CC_TURN_TOP NBL0_BOT_2 NBL0_TOP_2 NBL1_BOT_2 NBL1_TOP_2 NBL2_BOT_2
+  NBL2_TOP_2 NBL3_BOT_2 NBL3_TOP_2 NSAE NWTDFT Q1_2 Q0_2 Q0_TOP_2 Q1_2
+  Q1_TOP_2 Q2_2 Q2_TOP_2 Q3_2 Q3_TOP_2 RDMUX SAEDLY SAEDLY_TURN SAPRECH
+  TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2
+  TOP_YW3 VDDCE VDDC_BOT_2 VDDC_TOP_2 VDDPE VNWC_2 VDDPE VPW VPW VPW VVDP_BOT
+  VVDP_TOP WEN_2 WEN_TOP_2 gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XL_IO_13 BL0_BOT_3 BL0_TOP_3 BL1_BOT_3 BL1_TOP_3 BL2_BOT_3 BL2_TOP_3 BL3_BOT_3
+  BL3_TOP_3 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1
+  BOT_YW2 BOT_YW3 D_3 DWL DWL_TURN D_TOP_3 IWCLK0 IWCLK1 LOG0 LOG0_SA
+  NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST NACT_CC_TURN_BOT
+  NACT_CC_TURN_TOP NBL0_BOT_3 NBL0_TOP_3 NBL1_BOT_3 NBL1_TOP_3 NBL2_BOT_3
+  NBL2_TOP_3 NBL3_BOT_3 NBL3_TOP_3 NSAE NWTDFT Q1_3 Q0_3 Q0_TOP_3 Q1_3
+  Q1_TOP_3 Q2_3 Q2_TOP_3 Q3_3 Q3_TOP_3 RDMUX SAEDLY SAEDLY_TURN SAPRECH
+  TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2
+  TOP_YW3 VDDCE VDDC_BOT_3 VDDC_TOP_3 VDDPE VNWC_3 VDDPE VPW VPW VPW VVDP_BOT
+  VVDP_TOP WEN_3 WEN_TOP_3 gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XL_IO_14 BL0_BOT_4 BL0_TOP_4 BL1_BOT_4 BL1_TOP_4 BL2_BOT_4 BL2_TOP_4 BL3_BOT_4
+  BL3_TOP_4 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1
+  BOT_YW2 BOT_YW3 D_4 DWL DWL_TURN D_TOP_4 IWCLK0 IWCLK1 LOG0 LOG0_SA
+  NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST NACT_CC_TURN_BOT
+  NACT_CC_TURN_TOP NBL0_BOT_4 NBL0_TOP_4 NBL1_BOT_4 NBL1_TOP_4 NBL2_BOT_4
+  NBL2_TOP_4 NBL3_BOT_4 NBL3_TOP_4 NSAE NWTDFT Q1_4 Q0_4 Q0_TOP_4 Q1_4
+  Q1_TOP_4 Q2_4 Q2_TOP_4 Q3_4 Q3_TOP_4 RDMUX SAEDLY SAEDLY_TURN SAPRECH
+  TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2
+  TOP_YW3 VDDCE VDDC_BOT_4 VDDC_TOP_4 VDDPE VNWC_4 VDDPE VPW VPW VPW VVDP_BOT
+  VVDP_TOP WEN_4 WEN_TOP_4 gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XL_IO_15 BL0_BOT_5 BL0_TOP_5 BL1_BOT_5 BL1_TOP_5 BL2_BOT_5 BL2_TOP_5 BL3_BOT_5
+  BL3_TOP_5 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1
+  BOT_YW2 BOT_YW3 D_5 DWL DWL_TURN D_TOP_5 IWCLK0 IWCLK1 LOG0 LOG0_SA
+  NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST NACT_CC_TURN_BOT
+  NACT_CC_TURN_TOP NBL0_BOT_5 NBL0_TOP_5 NBL1_BOT_5 NBL1_TOP_5 NBL2_BOT_5
+  NBL2_TOP_5 NBL3_BOT_5 NBL3_TOP_5 NSAE NWTDFT Q1_5 Q0_5 Q0_TOP_5 Q1_5
+  Q1_TOP_5 Q2_5 Q2_TOP_5 Q3_5 Q3_TOP_5 RDMUX SAEDLY SAEDLY_TURN SAPRECH
+  TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2
+  TOP_YW3 VDDCE VDDC_BOT_5 VDDC_TOP_5 VDDPE VNWC_5 VDDPE VPW VPW VPW VVDP_BOT
+  VVDP_TOP WEN_5 WEN_TOP_5 gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XL_IO_16 BL0_BOT_6 BL0_TOP_6 BL1_BOT_6 BL1_TOP_6 BL2_BOT_6 BL2_TOP_6 BL3_BOT_6
+  BL3_TOP_6 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1
+  BOT_YW2 BOT_YW3 D_6 DWL DWL_TURN D_TOP_6 IWCLK0 IWCLK1 LOG0 LOG0_SA
+  NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST NACT_CC_TURN_BOT
+  NACT_CC_TURN_TOP NBL0_BOT_6 NBL0_TOP_6 NBL1_BOT_6 NBL1_TOP_6 NBL2_BOT_6
+  NBL2_TOP_6 NBL3_BOT_6 NBL3_TOP_6 NSAE NWTDFT Q1_6 Q0_6 Q0_TOP_6 Q1_6
+  Q1_TOP_6 Q2_6 Q2_TOP_6 Q3_6 Q3_TOP_6 RDMUX SAEDLY SAEDLY_TURN SAPRECH
+  TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2
+  TOP_YW3 VDDCE VDDC_BOT_6 VDDC_TOP_6 VDDPE VNWC_6 VDDPE VPW VPW VPW VVDP_BOT
+  VVDP_TOP WEN_6 WEN_TOP_6 gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XL_IO_17 BL0_BOT_7 BL0_TOP_7 BL1_BOT_7 BL1_TOP_7 BL2_BOT_7 BL2_TOP_7 BL3_BOT_7
+  BL3_TOP_7 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1
+  BOT_YW2 BOT_YW3 D_7 DWL DWL_TURN D_TOP_7 IWCLK0 IWCLK1 LOG0 LOG0_SA
+  NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST NACT_CC_TURN_BOT
+  NACT_CC_TURN_TOP NBL0_BOT_7 NBL0_TOP_7 NBL1_BOT_7 NBL1_TOP_7 NBL2_BOT_7
+  NBL2_TOP_7 NBL3_BOT_7 NBL3_TOP_7 NSAE NWTDFT Q1_7 Q0_7 Q0_TOP_7 Q1_7
+  Q1_TOP_7 Q2_7 Q2_TOP_7 Q3_7 Q3_TOP_7 RDMUX SAEDLY SAEDLY_TURN SAPRECH
+  TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2
+  TOP_YW3 VDDCE VDDC_BOT_7 VDDC_TOP_7 VDDPE VNWC_7 VDDPE VPW VPW VPW VVDP_BOT
+  VVDP_TOP WEN_7 WEN_TOP_7 gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XL_IO_18 BL0_BOT_8 BL0_TOP_8 BL1_BOT_8 BL1_TOP_8 BL2_BOT_8 BL2_TOP_8 BL3_BOT_8
+  BL3_TOP_8 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1
+  BOT_YW2 BOT_YW3 D_8 DWL DWL_TURN D_TOP_8 IWCLK0 IWCLK1 LOG0 LOG0_SA
+  NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST NACT_CC_TURN_BOT
+  NACT_CC_TURN_TOP NBL0_BOT_8 NBL0_TOP_8 NBL1_BOT_8 NBL1_TOP_8 NBL2_BOT_8
+  NBL2_TOP_8 NBL3_BOT_8 NBL3_TOP_8 NSAE NWTDFT Q1_8 Q0_8 Q0_TOP_8 Q1_8
+  Q1_TOP_8 Q2_8 Q2_TOP_8 Q3_8 Q3_TOP_8 RDMUX SAEDLY SAEDLY_TURN SAPRECH
+  TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2
+  TOP_YW3 VDDCE VDDC_BOT_8 VDDC_TOP_8 VDDPE VNWC_8 VDDPE VPW VPW VPW VVDP_BOT
+  VVDP_TOP WEN_8 WEN_TOP_8 gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XL_IO_19 BL0_BOT_9 BL0_TOP_9 BL1_BOT_9 BL1_TOP_9 BL2_BOT_9 BL2_TOP_9 BL3_BOT_9
+  BL3_TOP_9 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1
+  BOT_YW2 BOT_YW3 D_9 DWL DWL_TURN D_TOP_9 IWCLK0 IWCLK1 LOG0 LOG0_SA
+  NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST NACT_CC_TURN_BOT
+  NACT_CC_TURN_TOP NBL0_BOT_9 NBL0_TOP_9 NBL1_BOT_9 NBL1_TOP_9 NBL2_BOT_9
+  NBL2_TOP_9 NBL3_BOT_9 NBL3_TOP_9 NSAE NWTDFT Q1_9 Q0_9 Q0_TOP_9 Q1_9
+  Q1_TOP_9 Q2_9 Q2_TOP_9 Q3_9 Q3_TOP_9 RDMUX SAEDLY SAEDLY_TURN SAPRECH
+  TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2
+  TOP_YW3 VDDCE VDDC_BOT_9 VDDC_TOP_9 VDDPE VNWC_9 VDDPE VPW VPW VPW VVDP_BOT
+  VVDP_TOP WEN_9 WEN_TOP_9 gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XL_IO_L BL0_BOT_0 BL0_TOP_0 BL1_BOT_0 BL1_TOP_0 BL2_BOT_0 BL2_TOP_0 BL3_BOT_0
+  BL3_TOP_0 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1
+  BOT_YW2 BOT_YW3 D_0 DWL DWL_TURN D_TOP_0 IWCLK0 IWCLK1 LOG0 LOG0_SA
+  NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST NACT_CC_TURN_BOT
+  NACT_CC_TURN_TOP NBL0_BOT_0 NBL0_TOP_0 NBL1_BOT_0 NBL1_TOP_0 NBL2_BOT_0
+  NBL2_TOP_0 NBL3_BOT_0 NBL3_TOP_0 NSAE NWTDFT Q1_0 Q0_0 Q0_TOP_0 Q1_0
+  Q1_TOP_0 Q2_0 Q2_TOP_0 Q3_0 Q3_TOP_0 RDMUX SAEDLY SAEDLY_TURN SAPRECH
+  TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2
+  TOP_YW3 VDDCE VDDC_BOT_0 VDDC_TOP_0 VDDPE VNWC_0 VDDPE VPW VPW VPW VVDP_BOT
+  VVDP_TOP WEN_0 WEN_TOP_0 gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XL_IO_R BL0_BOT_15 BL0_TOP_15 BL1_BOT_15 BL1_TOP_15 BL2_BOT_15 BL2_TOP_15
+  BL3_BOT_15 BL3_TOP_15 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3
+  BOT_YW0 BOT_YW1 BOT_YW2 BOT_YW3 D_15 DWL DWL_TURN D_TOP_15 IWCLK0 IWCLK1
+  LOG0 LOG0_SA NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST
+  NACT_CC_TURN_BOT NACT_CC_TURN_TOP NBL0_BOT_15 NBL0_TOP_15 NBL1_BOT_15
+  NBL1_TOP_15 NBL2_BOT_15 NBL2_TOP_15 NBL3_BOT_15 NBL3_TOP_15 NSAE NWTDFT
+  Q1_15 Q0_15 Q0_TOP_15 Q1_15 Q1_TOP_15 Q2_15 Q2_TOP_15 Q3_15 Q3_TOP_15 RDMUX
+  SAEDLY SAEDLY_TURN SAPRECH TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3
+  TOP_YW0 TOP_YW1 TOP_YW2 TOP_YW3 VDDCE VDDC_BOT_15 VDDC_TOP_15 VDDPE VNWC_15
+  VDDPE VPW VPW VPW VVDP_BOT VVDP_TOP WEN_15 WEN_TOP_15
+  gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
.ENDS gf12lp_1rw_lg12_w32_bitIOCDM_L10
****
.SUBCKT gf12lp_1rw_lg12_w32_bitIO_ROW_L10 BL0_BOT_0 BL0_BOT_1 BL0_BOT_2
+  BL0_BOT_3 BL0_BOT_4 BL0_BOT_5 BL0_BOT_6 BL0_BOT_7 BL0_BOT_8 BL0_BOT_9
+  BL0_BOT_10 BL0_BOT_11 BL0_BOT_12 BL0_BOT_13 BL0_BOT_14 BL0_BOT_15 BL0_TOP_0
+  BL0_TOP_1 BL0_TOP_2 BL0_TOP_3 BL0_TOP_4 BL0_TOP_5 BL0_TOP_6 BL0_TOP_7
+  BL0_TOP_8 BL0_TOP_9 BL0_TOP_10 BL0_TOP_11 BL0_TOP_12 BL0_TOP_13 BL0_TOP_14
+  BL0_TOP_15 BL1_BOT_0 BL1_BOT_1 BL1_BOT_2 BL1_BOT_3 BL1_BOT_4 BL1_BOT_5
+  BL1_BOT_6 BL1_BOT_7 BL1_BOT_8 BL1_BOT_9 BL1_BOT_10 BL1_BOT_11 BL1_BOT_12
+  BL1_BOT_13 BL1_BOT_14 BL1_BOT_15 BL1_TOP_0 BL1_TOP_1 BL1_TOP_2 BL1_TOP_3
+  BL1_TOP_4 BL1_TOP_5 BL1_TOP_6 BL1_TOP_7 BL1_TOP_8 BL1_TOP_9 BL1_TOP_10
+  BL1_TOP_11 BL1_TOP_12 BL1_TOP_13 BL1_TOP_14 BL1_TOP_15 BL2_BOT_0 BL2_BOT_1
+  BL2_BOT_2 BL2_BOT_3 BL2_BOT_4 BL2_BOT_5 BL2_BOT_6 BL2_BOT_7 BL2_BOT_8
+  BL2_BOT_9 BL2_BOT_10 BL2_BOT_11 BL2_BOT_12 BL2_BOT_13 BL2_BOT_14 BL2_BOT_15
+  BL2_TOP_0 BL2_TOP_1 BL2_TOP_2 BL2_TOP_3 BL2_TOP_4 BL2_TOP_5 BL2_TOP_6
+  BL2_TOP_7 BL2_TOP_8 BL2_TOP_9 BL2_TOP_10 BL2_TOP_11 BL2_TOP_12 BL2_TOP_13
+  BL2_TOP_14 BL2_TOP_15 BL3_BOT_0 BL3_BOT_1 BL3_BOT_2 BL3_BOT_3 BL3_BOT_4
+  BL3_BOT_5 BL3_BOT_6 BL3_BOT_7 BL3_BOT_8 BL3_BOT_9 BL3_BOT_10 BL3_BOT_11
+  BL3_BOT_12 BL3_BOT_13 BL3_BOT_14 BL3_BOT_15 BL3_TOP_0 BL3_TOP_1 BL3_TOP_2
+  BL3_TOP_3 BL3_TOP_4 BL3_TOP_5 BL3_TOP_6 BL3_TOP_7 BL3_TOP_8 BL3_TOP_9
+  BL3_TOP_10 BL3_TOP_11 BL3_TOP_12 BL3_TOP_13 BL3_TOP_14 BL3_TOP_15
+  BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1 BOT_YW2
+  BOT_YW3 DWL D_0 D_1 D_2 D_3 D_4 D_5 D_6 D_7 D_8 D_9 D_10 D_11 D_12 D_13
+  D_14 D_15 D_TOP_0 D_TOP_1 D_TOP_2 D_TOP_3 D_TOP_4 D_TOP_5 D_TOP_6 D_TOP_7
+  D_TOP_8 D_TOP_9 D_TOP_10 D_TOP_11 D_TOP_12 D_TOP_13 D_TOP_14 D_TOP_15
+  IWCLK0 IWCLK1 LOG0 LOG0_SA NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP
+  NACT_CC_TOP_FAST NBL0_BOT_0 NBL0_BOT_1 NBL0_BOT_2 NBL0_BOT_3 NBL0_BOT_4
+  NBL0_BOT_5 NBL0_BOT_6 NBL0_BOT_7 NBL0_BOT_8 NBL0_BOT_9 NBL0_BOT_10
+  NBL0_BOT_11 NBL0_BOT_12 NBL0_BOT_13 NBL0_BOT_14 NBL0_BOT_15 NBL0_TOP_0
+  NBL0_TOP_1 NBL0_TOP_2 NBL0_TOP_3 NBL0_TOP_4 NBL0_TOP_5 NBL0_TOP_6
+  NBL0_TOP_7 NBL0_TOP_8 NBL0_TOP_9 NBL0_TOP_10 NBL0_TOP_11 NBL0_TOP_12
+  NBL0_TOP_13 NBL0_TOP_14 NBL0_TOP_15 NBL1_BOT_0 NBL1_BOT_1 NBL1_BOT_2
+  NBL1_BOT_3 NBL1_BOT_4 NBL1_BOT_5 NBL1_BOT_6 NBL1_BOT_7 NBL1_BOT_8
+  NBL1_BOT_9 NBL1_BOT_10 NBL1_BOT_11 NBL1_BOT_12 NBL1_BOT_13 NBL1_BOT_14
+  NBL1_BOT_15 NBL1_TOP_0 NBL1_TOP_1 NBL1_TOP_2 NBL1_TOP_3 NBL1_TOP_4
+  NBL1_TOP_5 NBL1_TOP_6 NBL1_TOP_7 NBL1_TOP_8 NBL1_TOP_9 NBL1_TOP_10
+  NBL1_TOP_11 NBL1_TOP_12 NBL1_TOP_13 NBL1_TOP_14 NBL1_TOP_15 NBL2_BOT_0
+  NBL2_BOT_1 NBL2_BOT_2 NBL2_BOT_3 NBL2_BOT_4 NBL2_BOT_5 NBL2_BOT_6
+  NBL2_BOT_7 NBL2_BOT_8 NBL2_BOT_9 NBL2_BOT_10 NBL2_BOT_11 NBL2_BOT_12
+  NBL2_BOT_13 NBL2_BOT_14 NBL2_BOT_15 NBL2_TOP_0 NBL2_TOP_1 NBL2_TOP_2
+  NBL2_TOP_3 NBL2_TOP_4 NBL2_TOP_5 NBL2_TOP_6 NBL2_TOP_7 NBL2_TOP_8
+  NBL2_TOP_9 NBL2_TOP_10 NBL2_TOP_11 NBL2_TOP_12 NBL2_TOP_13 NBL2_TOP_14
+  NBL2_TOP_15 NBL3_BOT_0 NBL3_BOT_1 NBL3_BOT_2 NBL3_BOT_3 NBL3_BOT_4
+  NBL3_BOT_5 NBL3_BOT_6 NBL3_BOT_7 NBL3_BOT_8 NBL3_BOT_9 NBL3_BOT_10
+  NBL3_BOT_11 NBL3_BOT_12 NBL3_BOT_13 NBL3_BOT_14 NBL3_BOT_15 NBL3_TOP_0
+  NBL3_TOP_1 NBL3_TOP_2 NBL3_TOP_3 NBL3_TOP_4 NBL3_TOP_5 NBL3_TOP_6
+  NBL3_TOP_7 NBL3_TOP_8 NBL3_TOP_9 NBL3_TOP_10 NBL3_TOP_11 NBL3_TOP_12
+  NBL3_TOP_13 NBL3_TOP_14 NBL3_TOP_15 NSAE NWTDFT Q0_0 Q0_1 Q0_2 Q0_3 Q0_4
+  Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10 Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q0_TOP_0
+  Q0_TOP_1 Q0_TOP_2 Q0_TOP_3 Q0_TOP_4 Q0_TOP_5 Q0_TOP_6 Q0_TOP_7 Q0_TOP_8
+  Q0_TOP_9 Q0_TOP_10 Q0_TOP_11 Q0_TOP_12 Q0_TOP_13 Q0_TOP_14 Q0_TOP_15 Q1_0
+  Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8 Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14
+  Q1_15 Q1_TOP_0 Q1_TOP_1 Q1_TOP_2 Q1_TOP_3 Q1_TOP_4 Q1_TOP_5 Q1_TOP_6
+  Q1_TOP_7 Q1_TOP_8 Q1_TOP_9 Q1_TOP_10 Q1_TOP_11 Q1_TOP_12 Q1_TOP_13
+  Q1_TOP_14 Q1_TOP_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6 Q2_7 Q2_8 Q2_9 Q2_10
+  Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q2_TOP_0 Q2_TOP_1 Q2_TOP_2 Q2_TOP_3 Q2_TOP_4
+  Q2_TOP_5 Q2_TOP_6 Q2_TOP_7 Q2_TOP_8 Q2_TOP_9 Q2_TOP_10 Q2_TOP_11 Q2_TOP_12
+  Q2_TOP_13 Q2_TOP_14 Q2_TOP_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4 Q3_5 Q3_6 Q3_7 Q3_8
+  Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 Q3_TOP_0 Q3_TOP_1 Q3_TOP_2
+  Q3_TOP_3 Q3_TOP_4 Q3_TOP_5 Q3_TOP_6 Q3_TOP_7 Q3_TOP_8 Q3_TOP_9 Q3_TOP_10
+  Q3_TOP_11 Q3_TOP_12 Q3_TOP_13 Q3_TOP_14 Q3_TOP_15 RDMUX SAEDLY SAPRECH
+  TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2
+  TOP_YW3 VDDCE VDDC_BOT_0 VDDC_BOT_1 VDDC_BOT_2 VDDC_BOT_3 VDDC_BOT_4
+  VDDC_BOT_5 VDDC_BOT_6 VDDC_BOT_7 VDDC_BOT_8 VDDC_BOT_9 VDDC_BOT_10
+  VDDC_BOT_11 VDDC_BOT_12 VDDC_BOT_13 VDDC_BOT_14 VDDC_BOT_15 VDDC_TOP_0
+  VDDC_TOP_1 VDDC_TOP_2 VDDC_TOP_3 VDDC_TOP_4 VDDC_TOP_5 VDDC_TOP_6
+  VDDC_TOP_7 VDDC_TOP_8 VDDC_TOP_9 VDDC_TOP_10 VDDC_TOP_11 VDDC_TOP_12
+  VDDC_TOP_13 VDDC_TOP_14 VDDC_TOP_15 VDDPE VNWC_0 VNWC_1 VNWC_2 VNWC_3
+  VNWC_4 VNWC_5 VNWC_6 VNWC_7 VNWC_8 VNWC_9 VNWC_10 VNWC_11 VNWC_12 VNWC_13
+  VNWC_14 VNWC_15 VNWC_16 VPW VVDP_BOT VVDP_TOP WEN_0 WEN_1 WEN_2 WEN_3 WEN_4
+  WEN_5 WEN_6 WEN_7 WEN_8 WEN_9 WEN_10 WEN_11 WEN_12 WEN_13 WEN_14 WEN_15
+  WEN_TOP_0 WEN_TOP_1 WEN_TOP_2 WEN_TOP_3 WEN_TOP_4 WEN_TOP_5 WEN_TOP_6
+  WEN_TOP_7 WEN_TOP_8 WEN_TOP_9 WEN_TOP_10 WEN_TOP_11 WEN_TOP_12 WEN_TOP_13
+  WEN_TOP_14 WEN_TOP_15
** gf12lp_1rw_lg12_w32_bitIO_ROW_L10: 3104 flat devices **
XIO_CDM_ROW_L1 BL0_BOT_0 BL0_BOT_1 BL0_BOT_2 BL0_BOT_3 BL0_BOT_4 BL0_BOT_5
+  BL0_BOT_6 BL0_BOT_7 BL0_BOT_8 BL0_BOT_9 BL0_BOT_10 BL0_BOT_11 BL0_BOT_12
+  BL0_BOT_13 BL0_BOT_14 BL0_BOT_15 BL0_TOP_0 BL0_TOP_1 BL0_TOP_2 BL0_TOP_3
+  BL0_TOP_4 BL0_TOP_5 BL0_TOP_6 BL0_TOP_7 BL0_TOP_8 BL0_TOP_9 BL0_TOP_10
+  BL0_TOP_11 BL0_TOP_12 BL0_TOP_13 BL0_TOP_14 BL0_TOP_15 BL1_BOT_0 BL1_BOT_1
+  BL1_BOT_2 BL1_BOT_3 BL1_BOT_4 BL1_BOT_5 BL1_BOT_6 BL1_BOT_7 BL1_BOT_8
+  BL1_BOT_9 BL1_BOT_10 BL1_BOT_11 BL1_BOT_12 BL1_BOT_13 BL1_BOT_14 BL1_BOT_15
+  BL1_TOP_0 BL1_TOP_1 BL1_TOP_2 BL1_TOP_3 BL1_TOP_4 BL1_TOP_5 BL1_TOP_6
+  BL1_TOP_7 BL1_TOP_8 BL1_TOP_9 BL1_TOP_10 BL1_TOP_11 BL1_TOP_12 BL1_TOP_13
+  BL1_TOP_14 BL1_TOP_15 BL2_BOT_0 BL2_BOT_1 BL2_BOT_2 BL2_BOT_3 BL2_BOT_4
+  BL2_BOT_5 BL2_BOT_6 BL2_BOT_7 BL2_BOT_8 BL2_BOT_9 BL2_BOT_10 BL2_BOT_11
+  BL2_BOT_12 BL2_BOT_13 BL2_BOT_14 BL2_BOT_15 BL2_TOP_0 BL2_TOP_1 BL2_TOP_2
+  BL2_TOP_3 BL2_TOP_4 BL2_TOP_5 BL2_TOP_6 BL2_TOP_7 BL2_TOP_8 BL2_TOP_9
+  BL2_TOP_10 BL2_TOP_11 BL2_TOP_12 BL2_TOP_13 BL2_TOP_14 BL2_TOP_15 BL3_BOT_0
+  BL3_BOT_1 BL3_BOT_2 BL3_BOT_3 BL3_BOT_4 BL3_BOT_5 BL3_BOT_6 BL3_BOT_7
+  BL3_BOT_8 BL3_BOT_9 BL3_BOT_10 BL3_BOT_11 BL3_BOT_12 BL3_BOT_13 BL3_BOT_14
+  BL3_BOT_15 BL3_TOP_0 BL3_TOP_1 BL3_TOP_2 BL3_TOP_3 BL3_TOP_4 BL3_TOP_5
+  BL3_TOP_6 BL3_TOP_7 BL3_TOP_8 BL3_TOP_9 BL3_TOP_10 BL3_TOP_11 BL3_TOP_12
+  BL3_TOP_13 BL3_TOP_14 BL3_TOP_15 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2
+  BOT_NYR3 BOT_YW0 BOT_YW1 BOT_YW2 BOT_YW3 DWL DWL D_0 D_1 D_2 D_3 D_4 D_5
+  D_6 D_7 D_8 D_9 D_10 D_11 D_12 D_13 D_14 D_15 D_TOP_0 D_TOP_1 D_TOP_2
+  D_TOP_3 D_TOP_4 D_TOP_5 D_TOP_6 D_TOP_7 D_TOP_8 D_TOP_9 D_TOP_10 D_TOP_11
+  D_TOP_12 D_TOP_13 D_TOP_14 D_TOP_15 IWCLK0 IWCLK1 LOG0 LOG0_SA NACT_CC_BOT
+  NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST NACT_CC_BOT NACT_CC_TOP
+  NBL0_BOT_0 NBL0_BOT_1 NBL0_BOT_2 NBL0_BOT_3 NBL0_BOT_4 NBL0_BOT_5
+  NBL0_BOT_6 NBL0_BOT_7 NBL0_BOT_8 NBL0_BOT_9 NBL0_BOT_10 NBL0_BOT_11
+  NBL0_BOT_12 NBL0_BOT_13 NBL0_BOT_14 NBL0_BOT_15 NBL0_TOP_0 NBL0_TOP_1
+  NBL0_TOP_2 NBL0_TOP_3 NBL0_TOP_4 NBL0_TOP_5 NBL0_TOP_6 NBL0_TOP_7
+  NBL0_TOP_8 NBL0_TOP_9 NBL0_TOP_10 NBL0_TOP_11 NBL0_TOP_12 NBL0_TOP_13
+  NBL0_TOP_14 NBL0_TOP_15 NBL1_BOT_0 NBL1_BOT_1 NBL1_BOT_2 NBL1_BOT_3
+  NBL1_BOT_4 NBL1_BOT_5 NBL1_BOT_6 NBL1_BOT_7 NBL1_BOT_8 NBL1_BOT_9
+  NBL1_BOT_10 NBL1_BOT_11 NBL1_BOT_12 NBL1_BOT_13 NBL1_BOT_14 NBL1_BOT_15
+  NBL1_TOP_0 NBL1_TOP_1 NBL1_TOP_2 NBL1_TOP_3 NBL1_TOP_4 NBL1_TOP_5
+  NBL1_TOP_6 NBL1_TOP_7 NBL1_TOP_8 NBL1_TOP_9 NBL1_TOP_10 NBL1_TOP_11
+  NBL1_TOP_12 NBL1_TOP_13 NBL1_TOP_14 NBL1_TOP_15 NBL2_BOT_0 NBL2_BOT_1
+  NBL2_BOT_2 NBL2_BOT_3 NBL2_BOT_4 NBL2_BOT_5 NBL2_BOT_6 NBL2_BOT_7
+  NBL2_BOT_8 NBL2_BOT_9 NBL2_BOT_10 NBL2_BOT_11 NBL2_BOT_12 NBL2_BOT_13
+  NBL2_BOT_14 NBL2_BOT_15 NBL2_TOP_0 NBL2_TOP_1 NBL2_TOP_2 NBL2_TOP_3
+  NBL2_TOP_4 NBL2_TOP_5 NBL2_TOP_6 NBL2_TOP_7 NBL2_TOP_8 NBL2_TOP_9
+  NBL2_TOP_10 NBL2_TOP_11 NBL2_TOP_12 NBL2_TOP_13 NBL2_TOP_14 NBL2_TOP_15
+  NBL3_BOT_0 NBL3_BOT_1 NBL3_BOT_2 NBL3_BOT_3 NBL3_BOT_4 NBL3_BOT_5
+  NBL3_BOT_6 NBL3_BOT_7 NBL3_BOT_8 NBL3_BOT_9 NBL3_BOT_10 NBL3_BOT_11
+  NBL3_BOT_12 NBL3_BOT_13 NBL3_BOT_14 NBL3_BOT_15 NBL3_TOP_0 NBL3_TOP_1
+  NBL3_TOP_2 NBL3_TOP_3 NBL3_TOP_4 NBL3_TOP_5 NBL3_TOP_6 NBL3_TOP_7
+  NBL3_TOP_8 NBL3_TOP_9 NBL3_TOP_10 NBL3_TOP_11 NBL3_TOP_12 NBL3_TOP_13
+  NBL3_TOP_14 NBL3_TOP_15 NSAE NWTDFT Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7
+  Q0_8 Q0_9 Q0_10 Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q0_TOP_0 Q0_TOP_1 Q0_TOP_2
+  Q0_TOP_3 Q0_TOP_4 Q0_TOP_5 Q0_TOP_6 Q0_TOP_7 Q0_TOP_8 Q0_TOP_9 Q0_TOP_10
+  Q0_TOP_11 Q0_TOP_12 Q0_TOP_13 Q0_TOP_14 Q0_TOP_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4
+  Q1_5 Q1_6 Q1_7 Q1_8 Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q1_TOP_0
+  Q1_TOP_1 Q1_TOP_2 Q1_TOP_3 Q1_TOP_4 Q1_TOP_5 Q1_TOP_6 Q1_TOP_7 Q1_TOP_8
+  Q1_TOP_9 Q1_TOP_10 Q1_TOP_11 Q1_TOP_12 Q1_TOP_13 Q1_TOP_14 Q1_TOP_15 Q2_0
+  Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6 Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14
+  Q2_15 Q2_TOP_0 Q2_TOP_1 Q2_TOP_2 Q2_TOP_3 Q2_TOP_4 Q2_TOP_5 Q2_TOP_6
+  Q2_TOP_7 Q2_TOP_8 Q2_TOP_9 Q2_TOP_10 Q2_TOP_11 Q2_TOP_12 Q2_TOP_13
+  Q2_TOP_14 Q2_TOP_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4 Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10
+  Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 Q3_TOP_0 Q3_TOP_1 Q3_TOP_2 Q3_TOP_3 Q3_TOP_4
+  Q3_TOP_5 Q3_TOP_6 Q3_TOP_7 Q3_TOP_8 Q3_TOP_9 Q3_TOP_10 Q3_TOP_11 Q3_TOP_12
+  Q3_TOP_13 Q3_TOP_14 Q3_TOP_15 RDMUX SAEDLY SAEDLY SAPRECH TOP_BLPRECH
+  TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2 TOP_YW3 VDDCE
+  VDDC_BOT_0 VDDC_BOT_1 VDDC_BOT_2 VDDC_BOT_3 VDDC_BOT_4 VDDC_BOT_5
+  VDDC_BOT_6 VDDC_BOT_7 VDDC_BOT_8 VDDC_BOT_9 VDDC_BOT_10 VDDC_BOT_11
+  VDDC_BOT_12 VDDC_BOT_13 VDDC_BOT_14 VDDC_BOT_15 VDDC_TOP_0 VDDC_TOP_1
+  VDDC_TOP_2 VDDC_TOP_3 VDDC_TOP_4 VDDC_TOP_5 VDDC_TOP_6 VDDC_TOP_7
+  VDDC_TOP_8 VDDC_TOP_9 VDDC_TOP_10 VDDC_TOP_11 VDDC_TOP_12 VDDC_TOP_13
+  VDDC_TOP_14 VDDC_TOP_15 VDDPE VNWC_1 VNWC_2 VNWC_3 VNWC_4 VNWC_5 VNWC_6
+  VNWC_7 VNWC_8 VNWC_9 VNWC_10 VNWC_11 VNWC_12 VNWC_13 VNWC_14 VNWC_15
+  VNWC_16 VPW VVDP_BOT VVDP_TOP WEN_0 WEN_1 WEN_2 WEN_3 WEN_4 WEN_5 WEN_6
+  WEN_7 WEN_8 WEN_9 WEN_10 WEN_11 WEN_12 WEN_13 WEN_14 WEN_15 WEN_TOP_0
+  WEN_TOP_1 WEN_TOP_2 WEN_TOP_3 WEN_TOP_4 WEN_TOP_5 WEN_TOP_6 WEN_TOP_7
+  WEN_TOP_8 WEN_TOP_9 WEN_TOP_10 WEN_TOP_11 WEN_TOP_12 WEN_TOP_13 WEN_TOP_14
+  WEN_TOP_15 gf12lp_1rw_lg12_w32_bitIOCDM_L10
.ENDS gf12lp_1rw_lg12_w32_bitIO_ROW_L10
****
.SUBCKT gf12lp_1rw_lg12_w32_bitCKM4_M8_STD_MB ACTP BA0 BA0_INT BA0_TOP
+  BANKSEL0 BANKSEL0_TOP BANKSEL1 BANKSEL1_TOP BANKSEL2 BANKSEL2_TOP BANKSEL3
+  BANKSEL3_TOP BME0_INT BME1_INT BME[0] BME[1] BNKSEL BOT_BLPRECH_L
+  BOT_BLPRECH_R BOT_LA_P2[0] BOT_NLA_P2[0] BOT_NYR0 BOT_NYR1 BOT_NYR2
+  BOT_NYR3 BOT_YW0 BOT_YW1 BOT_YW2 BOT_YW3 CA0 CA0_INT CA0_TOP CA1 CA1_INT
+  CA1_TOP CA2 CA2_INT CA2_TOP CA3 CA3_TOP CEDFT CEDFT_INT CENDFT CENDFT_INT
+  CENDFT_TOP CEN_P2 CK_EMAS CK_EMAS_320 CLK_EXT CLK_INT CLMPOK_TBNK_L
+  CLMPOK_TBNK_R DBL DBL_TERM DFTRAMBYP DWL DWL_TURN EMAS EMAS_TOP EMAW[0]
+  EMAW[1] EMAW_TOP[0] EMAW_TOP[1] EMA[0] EMA[1] EMA[2] EMA_P2[0] EMA_P2[1]
+  EMA_P2[2] EMA_TOP[0] EMA_TOP[1] EMA_TOP[2] GTP GTPDLY_IN GTP_SA
+  GTP_SA_AST_CONNECT GTP_SA_AST_VMIN GTP_SA_AST_VMIN_TERM GTP_SA_WDX
+  GTP_SA_WDX_TERM GWEN GWEN_DFT GWEN_DFT_IN GWEN_INT GWEN_P2 GWEN_TOP IRETC
+  IRETC_LS ISAEDLY IWCLK0_L IWCLK0_R IWCLK1_L IWCLK1_R LA_P2[1] LOG0 LOG0_SA
+  LOG1 NACTC NACT_CC_BOT NACT_CC_BOT_L NACT_CC_BOT_L_FAST NACT_CC_BOT_R
+  NACT_CC_BOT_R_FAST NACT_CC_IN NACT_CC_IN_TOP NACT_CC_MID NACT_CC_TOP
+  NACT_CC_TOP_L NACT_CC_TOP_L_FAST NACT_CC_TOP_R NACT_CC_TOP_R_FAST
+  NACT_CC_TOP_TOP NACT_CC_TURN_BOT_L NACT_CC_TURN_BOT_R NACT_CC_TURN_TOP_L
+  NACT_CC_TURN_TOP_R NBA0 NBA0_INT NBME0_INT NBME1_INT NBME[0] NBME[1] NCA0
+  NCA0_INT NCA1 NCA1_INT NCA2 NCA2_INT NCLK_EXT NCLK_INT NCLK_TOP ND2_IN
+  ND2_OUT NDFT_P2 NGTP_SA_AST_CONNECT NGTP_SA_AST_OUT NGWEN NGWEN_INT
+  NLA_P2[1] NMASK[0] NMASK[1] NRA0 NRA0_INT NRA1 NRA1_INT NRA2 NRA2_INT NRA3
+  NRA3_INT NRA4 NRA4_INT NRA5 NRA5_INT NRA6 NRA6_INT NRA7 NRA7_INT NRA_P2[0]
+  NRA_P2[1] NRA_P2[2] NRA_P2[3] NRA_P2[4] NRA_P2[5] NRET NRETNVT NSAE_L
+  NSAE_R NWR_THRU NWTDFT PGEN PGEN_TOP POK POK_TOP RA0 RA0_INT RA0_TOP RA1
+  RA1_INT RA1_TOP RA2 RA2_INT RA2_TOP RA3 RA3_INT RA3_TOP RA4 RA4_INT RA4_TOP
+  RA5 RA5_INT RA5_TOP RA6 RA6_INT RA6_TOP RA7 RA7_INT RA7_TOP RA_P2[0]
+  RA_P2[1] RA_P2[2] RA_P2[3] RA_P2[4] RA_P2[5] RDMUX_L RDMUX_R RDT RET RET1N
+  RET1N_TOP SAEDLY SAEDLY_IN SAEDLY_TURN SAPRECH SE SE_TOP SO0 SO0_TOP SO1
+  SO1_TOP STOV STOV_TOP TOP_BLPRECH_L TOP_BLPRECH_R TOP_LA_P2[0]
+  TOP_NLA_P2[0] TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2
+  TOP_YW3 VDDCE VDDPE VNWC VNWP VPW VSS VSSE VVDP_BOT VVDP_BOT_TERM VVDP_TOP
+  VVDP_TOP_TERM WAWL WAWLM0 WAWLM1
** gf12lp_1rw_lg12_w32_bitCKM4_M8_STD_MB: 1226 flat devices **
MI255.MXNA1 NRA6_INT RA6_INT VSS VPW nfet L=0.016U NF=2 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI255.MXPA1 NRA6_INT RA6_INT VDDPE VNWC pfet L=0.016U NF=2 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI256.MXNA1 NRA7_INT RA7_INT VSS VPW nfet L=0.016U NF=2 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI256.MXPA1 NRA7_INT RA7_INT VDDPE VNWC pfet L=0.016U NF=2 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI257.MXNA1 NRA4_INT RA4_INT VSS VPW nfet L=0.016U NF=2 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI257.MXPA1 NRA4_INT RA4_INT VDDPE VNWC pfet L=0.016U NF=2 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI258.MXNA1 NRA2_INT RA2_INT VSS VPW nfet L=0.016U NF=2 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI258.MXPA1 NRA2_INT RA2_INT VDDPE VNWC pfet L=0.016U NF=2 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI259.MXNA1 NRA0_INT RA0_INT VSS VPW nfet L=0.016U NF=2 NFIN=4 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI259.MXPA1 NRA0_INT RA0_INT VDDPE VNWC pfet L=0.016U NF=2 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI260.MXNA1 NCA1_INT CA1_INT VSS VPW nfet L=0.016U NF=2 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI260.MXPA1 NCA1_INT CA1_INT VDDPE VNWC pfet L=0.016U NF=2 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI262.MXNA1 NCA0_INT CA0_INT VSS VPW nfet L=0.016U NF=2 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI262.MXPA1 NCA0_INT CA0_INT VDDPE VNWC pfet L=0.016U NF=2 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI263.MXNA1 NCA2_INT CA2_INT VSS VPW nfet L=0.016U NF=2 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI263.MXPA1 NCA2_INT CA2_INT VDDPE VNWC pfet L=0.016U NF=2 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI264.MXNA1 NRA1_INT RA1_INT VSS VPW nfet L=0.016U NF=2 NFIN=4 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI264.MXPA1 NRA1_INT RA1_INT VDDPE VNWC pfet L=0.016U NF=2 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI265.MXNA1 NRA3_INT RA3_INT VSS VPW nfet L=0.016U NF=2 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI265.MXPA1 NRA3_INT RA3_INT VDDPE VNWC pfet L=0.016U NF=2 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI266.MXNA1 NRA5_INT RA5_INT VSS VPW nfet L=0.016U NF=2 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI266.MXPA1 NRA5_INT RA5_INT VDDPE VNWC pfet L=0.016U NF=2 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI283.MXNA1 NBA0_INT BA0_INT VSS VPW nfet L=0.016U NF=2 NFIN=7 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI283.MXPA1 NBA0_INT BA0_INT VDDPE VNWC pfet L=0.016U NF=2 NFIN=7 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI284.MXNA1 NGWEN_INT GWEN_INT VSS VPW nfet L=0.016U NF=2 NFIN=2 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI284.MXPA1 NGWEN_INT GWEN_INT VDDPE VNWC pfet L=0.016U NF=2 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI288.MXNA1 CLK_EXT NCLK_INT VSS VPW nfet L=0.016U NF=2 NFIN=4 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI288.MXPA1 CLK_EXT NCLK_INT VDDPE VNWC pfet L=0.016U NF=2 NFIN=8 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI291.I250.MXNA1 BCLK_LOCAL NCLK_LOCAL VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI291.I250.MXPA1 BCLK_LOCAL NCLK_LOCAL VDDPE VNWC pfet L=0.016U NF=1 NFIN=5
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI291.I255.MXNA1 NCLK_LOCAL BCLK VSS VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI291.I255.MXNA2 NCLK_LOCAL I291.GTPEMAS VSS VPW nfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI291.I255.MXPA1 NCLK_LOCAL BCLK I291.I255.P1 VNWC pfet L=0.016U NF=1 NFIN=5
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI291.I255.MXPA2 I291.I255.P1 I291.GTPEMAS VDDPE VNWC pfet L=0.016U NF=1
+  NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MI291.I293.MXNA1 I291.GTPEMAS NGTPEMAS VSS VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI291.I293.MXPA1 I291.GTPEMAS NGTPEMAS VDDPE VNWC pfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI294.MXNA1 CEDFT_INT CENDFT_INT VSS VPW nfet L=0.016U NF=2 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI294.MXPA1 CEDFT_INT CENDFT_INT VDDPE VNWC pfet L=0.016U NF=2 NFIN=6 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI296.MXNA1 NACT_CC_MID ACT_CC_MID VSSE VPW nfet L=0.016U NF=2 NFIN=8 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI296.MXPA1 NACT_CC_MID ACT_CC_MID VDDPE VNWC pfet L=0.016U NF=2 NFIN=11
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI309.MXNA1 NBME0_INT BME0_INT VSS VPW nfet L=0.016U NF=2 NFIN=2 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI309.MXPA1 NBME0_INT BME0_INT VDDPE VNWC pfet L=0.016U NF=2 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI315.MXNA1 NBME1_INT BME1_INT VSS VPW nfet L=0.016U NF=2 NFIN=2 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI315.MXPA1 NBME1_INT BME1_INT VDDPE VNWC pfet L=0.016U NF=2 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I115_0.MXNA1 NRA_P2[0] ICK.A_P2[4] VSS VPW nfet L=0.016U NF=2 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I115_0.MXPA1 NRA_P2[0] ICK.A_P2[4] VDDPE VNWC pfet L=0.016U NF=2 NFIN=6
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I115_1.MXNA1 NRA_P2[1] ICK.A_P2[5] VSS VPW nfet L=0.016U NF=2 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I115_1.MXPA1 NRA_P2[1] ICK.A_P2[5] VDDPE VNWC pfet L=0.016U NF=2 NFIN=6
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I115_2.MXNA1 NRA_P2[2] ICK.A_P2[6] VSS VPW nfet L=0.016U NF=2 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I115_2.MXPA1 NRA_P2[2] ICK.A_P2[6] VDDPE VNWC pfet L=0.016U NF=2 NFIN=6
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I115_3.MXNA1 NRA_P2[3] ICK.A_P2[7] VSS VPW nfet L=0.016U NF=2 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I115_3.MXPA1 NRA_P2[3] ICK.A_P2[7] VDDPE VNWC pfet L=0.016U NF=2 NFIN=6
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I115_4.MXNA1 NRA_P2[4] ICK.A_P2[8] VSS VPW nfet L=0.016U NF=2 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I115_4.MXPA1 NRA_P2[4] ICK.A_P2[8] VDDPE VNWC pfet L=0.016U NF=2 NFIN=6
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I115_5.MXNA1 NRA_P2[5] ICK.A_P2[9] VSS VPW nfet L=0.016U NF=2 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I115_5.MXPA1 NRA_P2[5] ICK.A_P2[9] VDDPE VNWC pfet L=0.016U NF=2 NFIN=6
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I177.MXNA1 NDFT_P2 ICK.DFT_P2 VSS VPW nfet L=0.016U NF=1 NFIN=5 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I177.MXPA1 NDFT_P2 ICK.DFT_P2 VDDPE VNWC pfet L=0.016U NF=1 NFIN=5
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I207.MXNA1 RDMUX_L NET0179 VSS VPW nfet L=0.016U NF=4 NFIN=11 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I207.MXPA1 RDMUX_L NET0179 VDDPE VNWC pfet L=0.016U NF=4 NFIN=11 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I208.MXNA1 SAPRECH ICK.INSAPRECH VSS VPW nfet L=0.016U NF=7 NFIN=9
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I208.MXPA1 SAPRECH ICK.INSAPRECH VDDPE VNWC pfet L=0.016U NF=6 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I232.MXNA1 NRDT_RD ICK.DFT_P2 VSS VPW nfet L=0.016U NF=1 NFIN=7 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I232.MXNB1 NRDT_RD GWEN_P2 ICK.I232.N1 VPW nfet L=0.016U NF=1 NFIN=10
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I232.MXNB2 ICK.I232.N1 ICK.RDT_P2 VSS VPW nfet L=0.016U NF=1 NFIN=10
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I232.MXPA1 NRDT_RD ICK.DFT_P2 ICK.I232.P1 VNWC pfet L=0.016U NF=1 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I232.MXPB1 ICK.I232.P1 GWEN_P2 VDDPE VNWC pfet L=0.016U NF=1 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I232.MXPB2 ICK.I232.P1 ICK.RDT_P2 VDDPE VNWC pfet L=0.016U NF=1 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I234.MXNA1 ICK.IWEN1 GWEN_P2 VSS VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I234.MXNA2 ICK.IWEN1 ICK.NA_P2[2] VSS VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I234.MXPA1 ICK.IWEN1 GWEN_P2 ICK.I234.P1 VNWC pfet L=0.016U NF=1 NFIN=6
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I234.MXPA2 ICK.I234.P1 ICK.NA_P2[2] VDDPE VNWC pfet L=0.016U NF=1 NFIN=6
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I239.MXNA1 NET0179 ICK.NRDA_P1_L VSS VPW nfet L=0.016U NF=1 NFIN=13
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I239.MXPA1 NET0179 ICK.NRDA_P1_L VDDPE VNWC pfet L=0.016U NF=1 NFIN=13
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I248.I48.MXNOE ICK.NCEN_P2 NCLK CEDFT VPW nfet L=0.016U NF=1 NFIN=8
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I248.I48.MXPOEN ICK.NCEN_P2 BCLK CEDFT VNWC pfet L=0.016U NF=1 NFIN=6
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I248.I50.MXNA1 ICK.CEN_P2_PE ICK.NCEN_P2 VSS VPW nfet L=0.016U NF=1
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK.I248.I50.MXPA1 ICK.CEN_P2_PE ICK.NCEN_P2 VDDPE VNWC pfet L=0.016U NF=1
+  NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK.I248.I55.MXNA1 ICK.I248.I55.N1 ICK.CEN_P2_PE VSS VPW nfet L=0.016U NF=1
+  NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK.I248.I55.MXNOE ICK.NCEN_P2 BCLK ICK.I248.I55.N1 VPW nfet L=0.016U NF=1
+  NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK.I248.I55.MXPA1 ICK.I248.I55.P1 ICK.CEN_P2_PE VDDPE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK.I248.I55.MXPOEN ICK.NCEN_P2 NCLK ICK.I248.I55.P1 VNWC pfet L=0.016U NF=1
+  NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK.I248.MXP0 ICK.NCEN_P2 BCLK CEDFT VNWC pfet L=0.016U NF=1 NFIN=2 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I262.MXNA1 ICK.NBLPRECLK GTP ICK.I262.N1 VPW nfet L=0.016U NF=2 NFIN=10
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I262.MXNA2 ICK.I262.N1 NRDT_RD VSS VPW nfet L=0.016U NF=2 NFIN=10
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I262.MXPA1 ICK.NBLPRECLK GTP VDDPE VNWC pfet L=0.016U NF=2 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I262.MXPA2 ICK.NBLPRECLK NRDT_RD VDDPE VNWC pfet L=0.016U NF=2 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I272.MXNA1 GWEN_DFT ICK.IGWE_P2 ICK.I272.N1 VPW nfet L=0.016U NF=1
+  NFIN=10 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK.I272.MXNA2 ICK.I272.N1 NDFT_P2 VSS VPW nfet L=0.016U NF=1 NFIN=10
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I272.MXPA1 GWEN_DFT ICK.IGWE_P2 VDDPE VNWC pfet L=0.016U NF=1 NFIN=5
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I272.MXPA2 GWEN_DFT NDFT_P2 VDDPE VNWC pfet L=0.016U NF=1 NFIN=5 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I274.MXNA1 TOP_NLA_P2[0] A_P2[3] VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I274.MXNA2 TOP_LA_P2[0] NA_P2[3] VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I274.MXNAS1 TOP_NLA_P2[0] BOT_BANK_P2 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I274.MXNAS2 TOP_LA_P2[0] BOT_BANK_P2 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I274.MXPA1 TOP_NLA_P2[0] A_P2[3] ICK.I274.NET13 VNWC pfet L=0.016U NF=1
+  NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK.I274.MXPA2 TOP_LA_P2[0] NA_P2[3] ICK.I274.NET13 VNWC pfet L=0.016U NF=1
+  NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK.I274.MXPS1 ICK.I274.NET13 BOT_BANK_P2 VDDPE VNWC pfet L=0.016U NF=2
+  NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK.I278.MXNA1 NLA_P2[1] ICK.A_P2[10] VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I278.MXNA2 LA_P2[1] ICK.NA_P2[10] VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I278.MXNAS1 NLA_P2[1] ICK.DFT_P2 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I278.MXNAS2 LA_P2[1] ICK.DFT_P2 VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I278.MXPA1 NLA_P2[1] ICK.A_P2[10] ICK.I278.NET13 VNWC pfet L=0.016U NF=1
+  NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK.I278.MXPA2 LA_P2[1] ICK.NA_P2[10] ICK.I278.NET13 VNWC pfet L=0.016U NF=1
+  NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK.I278.MXPS1 ICK.I278.NET13 ICK.DFT_P2 VDDPE VNWC pfet L=0.016U NF=2 NFIN=8
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I279_0.MXNA1 RA_P2[0] ICK.NA_P2[4] VSS VPW nfet L=0.016U NF=2 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I279_0.MXPA1 RA_P2[0] ICK.NA_P2[4] VDDPE VNWC pfet L=0.016U NF=2 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I279_1.MXNA1 RA_P2[1] ICK.NA_P2[5] VSS VPW nfet L=0.016U NF=2 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I279_1.MXPA1 RA_P2[1] ICK.NA_P2[5] VDDPE VNWC pfet L=0.016U NF=2 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I279_2.MXNA1 RA_P2[2] ICK.NA_P2[6] VSS VPW nfet L=0.016U NF=2 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I279_2.MXPA1 RA_P2[2] ICK.NA_P2[6] VDDPE VNWC pfet L=0.016U NF=2 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I279_3.MXNA1 RA_P2[3] ICK.NA_P2[7] VSS VPW nfet L=0.016U NF=2 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I279_3.MXPA1 RA_P2[3] ICK.NA_P2[7] VDDPE VNWC pfet L=0.016U NF=2 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I279_4.MXNA1 RA_P2[4] ICK.NA_P2[8] VSS VPW nfet L=0.016U NF=2 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I279_4.MXPA1 RA_P2[4] ICK.NA_P2[8] VDDPE VNWC pfet L=0.016U NF=2 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I279_5.MXNA1 RA_P2[5] ICK.NA_P2[9] VSS VPW nfet L=0.016U NF=2 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I279_5.MXPA1 RA_P2[5] ICK.NA_P2[9] VDDPE VNWC pfet L=0.016U NF=2 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I281.MXN0 GWE GWEN_P2 ICK.I281.N2 VPW nfet L=0.016U NF=1 NFIN=7 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I281.MXN1 ICK.I281.N2 NRDT_RD VSS VPW nfet L=0.016U NF=1 NFIN=7 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I281.MXNA1 GWE GWEN_P2 ICK.I281.N1 VPW nfet L=0.016U NF=1 NFIN=7 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I281.MXNA2 ICK.I281.N1 NRDT_RD VSS VPW nfet L=0.016U NF=1 NFIN=7 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I281.MXPA1 GWE GWEN_P2 VDDPE VNWC pfet L=0.016U NF=1 NFIN=7 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I281.MXPA2 GWE NRDT_RD VDDPE VNWC pfet L=0.016U NF=1 NFIN=7 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I283_10.I48.MXNOE ICK.NET77 NCLK NBME[0] VPW nfet L=0.016U NF=1 NFIN=8
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I283_10.I48.MXPOEN ICK.NET77 BCLK NBME[0] VNWC pfet L=0.016U NF=1 NFIN=6
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I283_10.I50.MXNA1 ICK.BMASK[0] ICK.NET77 VSS VPW nfet L=0.016U NF=1
+  NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK.I283_10.I50.MXPA1 ICK.BMASK[0] ICK.NET77 VDDPE VNWC pfet L=0.016U NF=1
+  NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK.I283_10.I55.MXNA1 ICK.I283_10.I55.N1 ICK.BMASK[0] VSS VPW nfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK.I283_10.I55.MXNOE ICK.NET77 BCLK ICK.I283_10.I55.N1 VPW nfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK.I283_10.I55.MXPA1 ICK.I283_10.I55.P1 ICK.BMASK[0] VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK.I283_10.I55.MXPOEN ICK.NET77 NCLK ICK.I283_10.I55.P1 VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK.I283_10.MXP0 ICK.NET77 BCLK NBME[0] VNWC pfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I284_10.I48.MXNOE ICK.NET078 NCLK NBME[1] VPW nfet L=0.016U NF=1 NFIN=8
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I284_10.I48.MXPOEN ICK.NET078 BCLK NBME[1] VNWC pfet L=0.016U NF=1 NFIN=6
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I284_10.I50.MXNA1 ICK.BMASK[1] ICK.NET078 VSS VPW nfet L=0.016U NF=1
+  NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK.I284_10.I50.MXPA1 ICK.BMASK[1] ICK.NET078 VDDPE VNWC pfet L=0.016U NF=1
+  NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK.I284_10.I55.MXNA1 ICK.I284_10.I55.N1 ICK.BMASK[1] VSS VPW nfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK.I284_10.I55.MXNOE ICK.NET078 BCLK ICK.I284_10.I55.N1 VPW nfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK.I284_10.I55.MXPA1 ICK.I284_10.I55.P1 ICK.BMASK[1] VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK.I284_10.I55.MXPOEN ICK.NET078 NCLK ICK.I284_10.I55.P1 VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK.I284_10.MXP0 ICK.NET078 BCLK NBME[1] VNWC pfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I289.MXNA1 NET163 ICK.NRDA_P1_R VSS VPW nfet L=0.016U NF=1 NFIN=13
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I289.MXPA1 NET163 ICK.NRDA_P1_R VDDPE VNWC pfet L=0.016U NF=1 NFIN=13
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I290.MXNA1 RDMUX_R NET163 VSS VPW nfet L=0.016U NF=4 NFIN=11 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I290.MXPA1 RDMUX_R NET163 VDDPE VNWC pfet L=0.016U NF=4 NFIN=11 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I292.MXNA1 ICK.GWE_NDFT_NBMASK_R GWEN_DFT_IN ICK.I292.N1 VPW nfet
+  L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK.I292.MXNA2 ICK.I292.N1 NMASK[1] VSS VPW nfet L=0.016U NF=1 NFIN=8
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I292.MXPA1 ICK.GWE_NDFT_NBMASK_R GWEN_DFT_IN VDDPE VNWC pfet L=0.016U
+  NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK.I292.MXPA2 ICK.GWE_NDFT_NBMASK_R NMASK[1] VDDPE VNWC pfet L=0.016U NF=1
+  NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK.I293.MXNA1 ICK.GWE_NDFT_NBMASK_L GWEN_DFT_IN ICK.I293.N1 VPW nfet
+  L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK.I293.MXNA2 ICK.I293.N1 NMASK[0] VSS VPW nfet L=0.016U NF=1 NFIN=8
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I293.MXPA1 ICK.GWE_NDFT_NBMASK_L GWEN_DFT_IN VDDPE VNWC pfet L=0.016U
+  NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK.I293.MXPA2 ICK.GWE_NDFT_NBMASK_L NMASK[0] VDDPE VNWC pfet L=0.016U NF=1
+  NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK.I296.MXNA1 NACT_CC_TOP ICK.ACT_CC_TOP VSSE VPW nfet L=0.016U NF=2 NFIN=9
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I296.MXPA1 NACT_CC_TOP ICK.ACT_CC_TOP VDDPE VNWC pfet L=0.016U NF=2
+  NFIN=11 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK.I300.MXNA1 NMASK[0] ICK.BMASK[0] VSS VPW nfet L=0.016U NF=2 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I300.MXPA1 NMASK[0] ICK.BMASK[0] VDDPE VNWC pfet L=0.016U NF=2 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I303.MXNA1 NMASK[1] ICK.BMASK[1] VSS VPW nfet L=0.016U NF=2 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I303.MXPA1 NMASK[1] ICK.BMASK[1] VDDPE VNWC pfet L=0.016U NF=2 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I308.MXNA1 ICK.RET1N_IN ICK.RET1_P2 VSSE VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I308.MXNA2 ICK.RET1N_IN PGEN VSSE VPW nfet L=0.016U NF=1 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I308.MXPA1 ICK.RET1N_IN ICK.RET1_P2 ICK.I308.P1 VNWC pfet L=0.016U NF=1
+  NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK.I308.MXPA2 ICK.I308.P1 PGEN VDDPE VNWC pfet L=0.016U NF=1 NFIN=5 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I309.MXNA1 ICK.RET1_IN ICK.RET1N_IN VSSE VPW nfet L=0.016U NF=1 NFIN=5
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I309.MXPA1 ICK.RET1_IN ICK.RET1N_IN VDDPE VNWC pfet L=0.016U NF=1 NFIN=5
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I310.I7.MXNA1 NRET IRETC VSSE VPW nfet L=0.016U NF=2 NFIN=9 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I310.I7.MXPA1 NRET IRETC VDDCE VNWC pfet L=0.016U NF=2 NFIN=12 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I310.I8.MXNA1 RET NRET VSSE VPW nfet L=0.016U NF=5 NFIN=14 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I310.I8.MXPA1 RET NRET VDDCE VNWC pfet L=0.016U NF=5 NFIN=18 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I310.MXN1 ND2_OUT ND2_IN ICK.I310.N2 VPW nfet L=0.016U NF=1 NFIN=12
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I310.MXN3 ICK.I310.N2 LOG1 VSSE VPW nfet L=0.016U NF=1 NFIN=12 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I310.MXP13 ICK.I310.NET19 LOG1 VDDCE VNWC pfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I310.MXP3 ND2_OUT ND2_IN VDDCE VNWC pfet L=0.016U NF=1 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I310.MXP4 ND2_OUT LOG1 ICK.I310.NET19 VNWC pfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I313.I47.MXNA1 ICK.I313.ND RET1N VSSE VPW nfet L=0.016U NF=2 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I313.I47.MXPA1 ICK.I313.ND RET1N VDDPE VNWC pfet L=0.016U NF=2 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I313.I48.MXNOE ICK.RET1_P2 ICK.GTP_N ICK.I313.ND VPW nfet L=0.016U NF=1
+  NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK.I313.I48.MXPOEN ICK.RET1_P2 GTP ICK.I313.ND VNWC pfet L=0.016U NF=1
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK.I313.I50.MXNA1 ICK.RET1N_P2 ICK.RET1_P2 VSSE VPW nfet L=0.016U NF=1
+  NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK.I313.I50.MXPA1 ICK.RET1N_P2 ICK.RET1_P2 VDDPE VNWC pfet L=0.016U NF=1
+  NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK.I313.I55.MXNA1 ICK.I313.I55.N1 ICK.RET1N_P2 VSSE VPW nfet L=0.016U NF=1
+  NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK.I313.I55.MXNOE ICK.RET1_P2 GTP ICK.I313.I55.N1 VPW nfet L=0.016U NF=1
+  NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK.I313.I55.MXPA1 ICK.I313.I55.P1 ICK.RET1N_P2 VDDPE VNWC pfet L=0.016U NF=1
+  NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK.I313.I55.MXPOEN ICK.RET1_P2 ICK.GTP_N ICK.I313.I55.P1 VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK.I313.MXP0 ICK.RET1_P2 GTP ICK.I313.ND VNWC pfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I314.MXNA1 ICK.GTP_N GTP VSSE VPW nfet L=0.016U NF=1 NFIN=5 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I314.MXPA1 ICK.GTP_N GTP VDDPE VNWC pfet L=0.016U NF=1 NFIN=5 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I32.MXNA1 NCLK GTP VSS VPW nfet L=0.016U NF=2 NFIN=7 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I32.MXPA1 NCLK GTP VDDPE VNWC pfet L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I4.MXNA1 ICK.NICLK GTP VSS VPW nfet L=0.016U NF=1 NFIN=7 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I4.MXPA1 ICK.NICLK GTP VDDPE VNWC pfet L=0.016U NF=1 NFIN=8 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I5.MXNA1 BCLK ICK.NICLK VSS VPW nfet L=0.016U NF=2 NFIN=8 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I5.MXPA1 BCLK ICK.NICLK VDDPE VNWC pfet L=0.016U NF=2 NFIN=9 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I56_0.MXNA1 ICK.NTOP_BANK_P2 ICK.TOP_BANK_P2 ICK.I56_0.N1 VPW nfet
+  L=0.016U NF=1 NFIN=7 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK.I56_0.MXNA2 ICK.I56_0.N1 INDFT_P2 VSS VPW nfet L=0.016U NF=1 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I56_0.MXPA1 ICK.NTOP_BANK_P2 ICK.TOP_BANK_P2 VDDPE VNWC pfet L=0.016U
+  NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK.I56_0.MXPA2 ICK.NTOP_BANK_P2 INDFT_P2 VDDPE VNWC pfet L=0.016U NF=1
+  NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK.I56_1.MXNA1 ICK.NTOP_BANK_P2 ICK.TOP_BANK_P2 ICK.I56_1.N1 VPW nfet
+  L=0.016U NF=1 NFIN=7 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK.I56_1.MXNA2 ICK.I56_1.N1 INDFT_P2 VSS VPW nfet L=0.016U NF=1 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I56_1.MXPA1 ICK.NTOP_BANK_P2 ICK.TOP_BANK_P2 VDDPE VNWC pfet L=0.016U
+  NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK.I56_1.MXPA2 ICK.NTOP_BANK_P2 INDFT_P2 VDDPE VNWC pfet L=0.016U NF=1
+  NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK.I63.MXNA1 ICK.IWEN0 NDFT_P2 ICK.I63.N1 VPW nfet L=0.016U NF=1 NFIN=6
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I63.MXNB1 ICK.I63.N1 GWEN_P2 VSS VPW nfet L=0.016U NF=1 NFIN=6 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I63.MXNB2 ICK.I63.N1 ICK.A_P2[2] VSS VPW nfet L=0.016U NF=1 NFIN=6
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I63.MXPA1 ICK.IWEN0 NDFT_P2 VDDPE VNWC pfet L=0.016U NF=1 NFIN=6 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I63.MXPB1 ICK.IWEN0 GWEN_P2 ICK.I63.P1 VNWC pfet L=0.016U NF=1 NFIN=6
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I63.MXPB2 ICK.I63.P1 ICK.A_P2[2] VDDPE VNWC pfet L=0.016U NF=1 NFIN=6
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I72.MXNA1 ICK.ISAPRECH GTP ICK.I72.N2 VPW nfet L=0.016U NF=1 NFIN=13
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I72.MXNA2 ICK.I72.N2 GWEN_P2 ICK.I72.N1 VPW nfet L=0.016U NF=1 NFIN=13
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I72.MXNA3 ICK.I72.N1 NDFT_P2 VSS VPW nfet L=0.016U NF=1 NFIN=13 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I72.MXPA1 ICK.ISAPRECH GTP VDDPE VNWC pfet L=0.016U NF=1 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I72.MXPA2 ICK.ISAPRECH GWEN_P2 VDDPE VNWC pfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.I72.MXPA3 ICK.ISAPRECH NDFT_P2 VDDPE VNWC pfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.MXN0 ICK.INSAPRECH ICK.ISAPRECH ICK.N1 VPW nfet L=0.016U NF=1 NFIN=11
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.MXN2 ICK.N1 ICK.NSETSA VSS VPW nfet L=0.016U NF=1 NFIN=11 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.MXN4 ICK.NET076 ICK.CEN_P2_PE VSSE VPW nfet L=0.016U NF=1 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.MXN5 CEN_P2 ICK.NCEN_P2 VSSE VPW nfet L=0.016U NF=2 NFIN=10 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.MXP0 ICK.INSAPRECH ICK.ISAPRECH VDDPE VNWC pfet L=0.016U NF=2 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.MXP1 ICK.INSAPRECH ICK.NSETSA VDDPE VNWC pfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.MXP10 ICK.NET094 CEN_P2 ICK.NET058 VNWC pfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.MXP11 ICK.NET095 ICK.NET076 ICK.NET058 VNWC pfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.MXP12 ICK.NET058 IRETC VDDCE VNWC pfet L=0.016U NF=1 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.MXP2 ICK.VDDP_DWL LOG0 VDDPE VNWC pfet L=0.016U NF=5 NFIN=26 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.MXP8 ICK.NET076 ICK.CEN_P2_PE ICK.NET094 VNWC pfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK.MXP9 CEN_P2 ICK.NCEN_P2 ICK.NET095 VNWC pfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._A2P2_LAT_L.I50.MXNA1 ICK.NRDA_P1_L ICK.IRDA_P1_L VSS VPW nfet L=0.016U
+  NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._A2P2_LAT_L.I50.MXPA1 ICK.NRDA_P1_L ICK.IRDA_P1_L VDDPE VNWC pfet
+  L=0.016U NF=2 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._A2P2_LAT_L.I55.MXNA1 ICK._A2P2_LAT_L.I55.N1 ICK.NRDA_P1_L VSS VPW nfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._A2P2_LAT_L.I55.MXNOE ICK.IRDA_P1_L NCLK ICK._A2P2_LAT_L.I55.N1 VPW nfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._A2P2_LAT_L.I55.MXPA1 ICK._A2P2_LAT_L.I55.P1 ICK.NRDA_P1_L VDDPE VNWC
+  pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._A2P2_LAT_L.I55.MXPOEN ICK.IRDA_P1_L GTP ICK._A2P2_LAT_L.I55.P1 VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._A2P2_LAT_L.I57.MXNA1 ICK._A2P2_LAT_L.NSEL ICK.GWE_NDFT_NBMASK_L VSS VPW
+  nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._A2P2_LAT_L.I57.MXPA1 ICK._A2P2_LAT_L.NSEL ICK.GWE_NDFT_NBMASK_L VDDPE
+  VNWC pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._A2P2_LAT_L.I65.MXNOE ICK.IRDA_P1_L GTP ICK._A2P2_LAT_L.ND VPW nfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._A2P2_LAT_L.I65.MXPOEN ICK.IRDA_P1_L NCLK ICK._A2P2_LAT_L.ND VNWC pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._A2P2_LAT_L.MXN1 ICK._A2P2_LAT_L.ND ICK.NRDA_P1_L ICK._A2P2_LAT_L.N2 VPW
+  nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._A2P2_LAT_L.MXN2 ICK._A2P2_LAT_L.ND ICK.A_P2[2] ICK._A2P2_LAT_L.N1 VPW
+  nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._A2P2_LAT_L.MXN5 ICK._A2P2_LAT_L.N1 ICK._A2P2_LAT_L.NSEL VSS VPW nfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._A2P2_LAT_L.MXN6 ICK._A2P2_LAT_L.N2 ICK.GWE_NDFT_NBMASK_L VSS VPW nfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._A2P2_LAT_L.MXP1 ICK._A2P2_LAT_L.ND ICK.A_P2[2] ICK._A2P2_LAT_L.P1 VNWC
+  pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._A2P2_LAT_L.MXP3 ICK._A2P2_LAT_L.ND ICK.NRDA_P1_L ICK._A2P2_LAT_L.P2 VNWC
+  pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._A2P2_LAT_L.MXP4 ICK._A2P2_LAT_L.P1 ICK.GWE_NDFT_NBMASK_L VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._A2P2_LAT_L.MXP5 ICK._A2P2_LAT_L.P2 ICK._A2P2_LAT_L.NSEL VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._A2P2_LAT_R.I50.MXNA1 ICK.NRDA_P1_R ICK.IRDA_P1_R VSS VPW nfet L=0.016U
+  NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._A2P2_LAT_R.I50.MXPA1 ICK.NRDA_P1_R ICK.IRDA_P1_R VDDPE VNWC pfet
+  L=0.016U NF=2 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._A2P2_LAT_R.I55.MXNA1 ICK._A2P2_LAT_R.I55.N1 ICK.NRDA_P1_R VSS VPW nfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._A2P2_LAT_R.I55.MXNOE ICK.IRDA_P1_R NCLK ICK._A2P2_LAT_R.I55.N1 VPW nfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._A2P2_LAT_R.I55.MXPA1 ICK._A2P2_LAT_R.I55.P1 ICK.NRDA_P1_R VDDPE VNWC
+  pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._A2P2_LAT_R.I55.MXPOEN ICK.IRDA_P1_R GTP ICK._A2P2_LAT_R.I55.P1 VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._A2P2_LAT_R.I57.MXNA1 ICK._A2P2_LAT_R.NSEL ICK.GWE_NDFT_NBMASK_R VSS VPW
+  nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._A2P2_LAT_R.I57.MXPA1 ICK._A2P2_LAT_R.NSEL ICK.GWE_NDFT_NBMASK_R VDDPE
+  VNWC pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._A2P2_LAT_R.I65.MXNOE ICK.IRDA_P1_R GTP ICK._A2P2_LAT_R.ND VPW nfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._A2P2_LAT_R.I65.MXPOEN ICK.IRDA_P1_R NCLK ICK._A2P2_LAT_R.ND VNWC pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._A2P2_LAT_R.MXN1 ICK._A2P2_LAT_R.ND ICK.NRDA_P1_R ICK._A2P2_LAT_R.N2 VPW
+  nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._A2P2_LAT_R.MXN2 ICK._A2P2_LAT_R.ND ICK.A_P2[2] ICK._A2P2_LAT_R.N1 VPW
+  nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._A2P2_LAT_R.MXN5 ICK._A2P2_LAT_R.N1 ICK._A2P2_LAT_R.NSEL VSS VPW nfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._A2P2_LAT_R.MXN6 ICK._A2P2_LAT_R.N2 ICK.GWE_NDFT_NBMASK_R VSS VPW nfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._A2P2_LAT_R.MXP1 ICK._A2P2_LAT_R.ND ICK.A_P2[2] ICK._A2P2_LAT_R.P1 VNWC
+  pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._A2P2_LAT_R.MXP3 ICK._A2P2_LAT_R.ND ICK.NRDA_P1_R ICK._A2P2_LAT_R.P2 VNWC
+  pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._A2P2_LAT_R.MXP4 ICK._A2P2_LAT_R.P1 ICK.GWE_NDFT_NBMASK_R VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._A2P2_LAT_R.MXP5 ICK._A2P2_LAT_R.P2 ICK._A2P2_LAT_R.NSEL VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._ADDR_LAT_0.I48.MXNOE NA_P2[0] NCLK NCA0 VPW nfet L=0.016U NF=1 NFIN=8
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._ADDR_LAT_0.I48.MXPOEN NA_P2[0] BCLK NCA0 VNWC pfet L=0.016U NF=2 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._ADDR_LAT_0.I50.MXNA1 A_P2[0] NA_P2[0] VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._ADDR_LAT_0.I50.MXPA1 A_P2[0] NA_P2[0] VDDPE VNWC pfet L=0.016U NF=2
+  NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._ADDR_LAT_0.I55.MXNA1 ICK._ADDR_LAT_0.I55.N1 A_P2[0] VSS VPW nfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._ADDR_LAT_0.I55.MXNOE NA_P2[0] BCLK ICK._ADDR_LAT_0.I55.N1 VPW nfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._ADDR_LAT_0.I55.MXPA1 ICK._ADDR_LAT_0.I55.P1 A_P2[0] VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._ADDR_LAT_0.I55.MXPOEN NA_P2[0] NCLK ICK._ADDR_LAT_0.I55.P1 VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._ADDR_LAT_1.I48.MXNOE NA_P2[1] NCLK NCA1 VPW nfet L=0.016U NF=1 NFIN=8
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._ADDR_LAT_1.I48.MXPOEN NA_P2[1] BCLK NCA1 VNWC pfet L=0.016U NF=2 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._ADDR_LAT_1.I50.MXNA1 A_P2[1] NA_P2[1] VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._ADDR_LAT_1.I50.MXPA1 A_P2[1] NA_P2[1] VDDPE VNWC pfet L=0.016U NF=2
+  NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._ADDR_LAT_1.I55.MXNA1 ICK._ADDR_LAT_1.I55.N1 A_P2[1] VSS VPW nfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._ADDR_LAT_1.I55.MXNOE NA_P2[1] BCLK ICK._ADDR_LAT_1.I55.N1 VPW nfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._ADDR_LAT_1.I55.MXPA1 ICK._ADDR_LAT_1.I55.P1 A_P2[1] VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._ADDR_LAT_1.I55.MXPOEN NA_P2[1] NCLK ICK._ADDR_LAT_1.I55.P1 VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._ADDR_LAT_10.I48.MXNOE ICK.NA_P2[10] NCLK NRA1 VPW nfet L=0.016U NF=1
+  NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._ADDR_LAT_10.I48.MXPOEN ICK.NA_P2[10] BCLK NRA1 VNWC pfet L=0.016U NF=1
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._ADDR_LAT_10.I50.MXNA1 ICK.A_P2[10] ICK.NA_P2[10] VSS VPW nfet L=0.016U
+  NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._ADDR_LAT_10.I50.MXPA1 ICK.A_P2[10] ICK.NA_P2[10] VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._ADDR_LAT_10.I55.MXNA1 ICK._ADDR_LAT_10.I55.N1 ICK.A_P2[10] VSS VPW nfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._ADDR_LAT_10.I55.MXNOE ICK.NA_P2[10] BCLK ICK._ADDR_LAT_10.I55.N1 VPW
+  nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._ADDR_LAT_10.I55.MXPA1 ICK._ADDR_LAT_10.I55.P1 ICK.A_P2[10] VDDPE VNWC
+  pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._ADDR_LAT_10.I55.MXPOEN ICK.NA_P2[10] NCLK ICK._ADDR_LAT_10.I55.P1 VNWC
+  pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._ADDR_LAT_10.MXP0 ICK.NA_P2[10] BCLK NRA1 VNWC pfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._ADDR_LAT_2.I48.MXNOE ICK.NA_P2[2] NCLK NCA2 VPW nfet L=0.016U NF=1
+  NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._ADDR_LAT_2.I48.MXPOEN ICK.NA_P2[2] BCLK NCA2 VNWC pfet L=0.016U NF=2
+  NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._ADDR_LAT_2.I50.MXNA1 ICK.A_P2[2] ICK.NA_P2[2] VSS VPW nfet L=0.016U NF=1
+  NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._ADDR_LAT_2.I50.MXPA1 ICK.A_P2[2] ICK.NA_P2[2] VDDPE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._ADDR_LAT_2.I55.MXNA1 ICK._ADDR_LAT_2.I55.N1 ICK.A_P2[2] VSS VPW nfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._ADDR_LAT_2.I55.MXNOE ICK.NA_P2[2] BCLK ICK._ADDR_LAT_2.I55.N1 VPW nfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._ADDR_LAT_2.I55.MXPA1 ICK._ADDR_LAT_2.I55.P1 ICK.A_P2[2] VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._ADDR_LAT_2.I55.MXPOEN ICK.NA_P2[2] NCLK ICK._ADDR_LAT_2.I55.P1 VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._ADDR_LAT_3.I48.MXNOE NA_P2[3] NCLK NRA0 VPW nfet L=0.016U NF=1 NFIN=8
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._ADDR_LAT_3.I48.MXPOEN NA_P2[3] BCLK NRA0 VNWC pfet L=0.016U NF=1 NFIN=6
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._ADDR_LAT_3.I50.MXNA1 A_P2[3] NA_P2[3] VSS VPW nfet L=0.016U NF=1 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._ADDR_LAT_3.I50.MXPA1 A_P2[3] NA_P2[3] VDDPE VNWC pfet L=0.016U NF=1
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._ADDR_LAT_3.I55.MXNA1 ICK._ADDR_LAT_3.I55.N1 A_P2[3] VSS VPW nfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._ADDR_LAT_3.I55.MXNOE NA_P2[3] BCLK ICK._ADDR_LAT_3.I55.N1 VPW nfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._ADDR_LAT_3.I55.MXPA1 ICK._ADDR_LAT_3.I55.P1 A_P2[3] VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._ADDR_LAT_3.I55.MXPOEN NA_P2[3] NCLK ICK._ADDR_LAT_3.I55.P1 VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._ADDR_LAT_3.MXP0 NA_P2[3] BCLK NRA0 VNWC pfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._ADDR_LAT_4.I48.MXNOE ICK.NA_P2[4] NCLK NRA2 VPW nfet L=0.016U NF=1
+  NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._ADDR_LAT_4.I48.MXPOEN ICK.NA_P2[4] BCLK NRA2 VNWC pfet L=0.016U NF=1
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._ADDR_LAT_4.I50.MXNA1 ICK.A_P2[4] ICK.NA_P2[4] VSS VPW nfet L=0.016U NF=1
+  NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._ADDR_LAT_4.I50.MXPA1 ICK.A_P2[4] ICK.NA_P2[4] VDDPE VNWC pfet L=0.016U
+  NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._ADDR_LAT_4.I55.MXNA1 ICK._ADDR_LAT_4.I55.N1 ICK.A_P2[4] VSS VPW nfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._ADDR_LAT_4.I55.MXNOE ICK.NA_P2[4] BCLK ICK._ADDR_LAT_4.I55.N1 VPW nfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._ADDR_LAT_4.I55.MXPA1 ICK._ADDR_LAT_4.I55.P1 ICK.A_P2[4] VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._ADDR_LAT_4.I55.MXPOEN ICK.NA_P2[4] NCLK ICK._ADDR_LAT_4.I55.P1 VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._ADDR_LAT_4.MXP0 ICK.NA_P2[4] BCLK NRA2 VNWC pfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._ADDR_LAT_5.I48.MXNOE ICK.NA_P2[5] NCLK NRA3 VPW nfet L=0.016U NF=1
+  NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._ADDR_LAT_5.I48.MXPOEN ICK.NA_P2[5] BCLK NRA3 VNWC pfet L=0.016U NF=1
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._ADDR_LAT_5.I50.MXNA1 ICK.A_P2[5] ICK.NA_P2[5] VSS VPW nfet L=0.016U NF=1
+  NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._ADDR_LAT_5.I50.MXPA1 ICK.A_P2[5] ICK.NA_P2[5] VDDPE VNWC pfet L=0.016U
+  NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._ADDR_LAT_5.I55.MXNA1 ICK._ADDR_LAT_5.I55.N1 ICK.A_P2[5] VSS VPW nfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._ADDR_LAT_5.I55.MXNOE ICK.NA_P2[5] BCLK ICK._ADDR_LAT_5.I55.N1 VPW nfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._ADDR_LAT_5.I55.MXPA1 ICK._ADDR_LAT_5.I55.P1 ICK.A_P2[5] VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._ADDR_LAT_5.I55.MXPOEN ICK.NA_P2[5] NCLK ICK._ADDR_LAT_5.I55.P1 VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._ADDR_LAT_5.MXP0 ICK.NA_P2[5] BCLK NRA3 VNWC pfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._ADDR_LAT_6.I48.MXNOE ICK.NA_P2[6] NCLK NRA4 VPW nfet L=0.016U NF=1
+  NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._ADDR_LAT_6.I48.MXPOEN ICK.NA_P2[6] BCLK NRA4 VNWC pfet L=0.016U NF=1
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._ADDR_LAT_6.I50.MXNA1 ICK.A_P2[6] ICK.NA_P2[6] VSS VPW nfet L=0.016U NF=1
+  NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._ADDR_LAT_6.I50.MXPA1 ICK.A_P2[6] ICK.NA_P2[6] VDDPE VNWC pfet L=0.016U
+  NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._ADDR_LAT_6.I55.MXNA1 ICK._ADDR_LAT_6.I55.N1 ICK.A_P2[6] VSS VPW nfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._ADDR_LAT_6.I55.MXNOE ICK.NA_P2[6] BCLK ICK._ADDR_LAT_6.I55.N1 VPW nfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._ADDR_LAT_6.I55.MXPA1 ICK._ADDR_LAT_6.I55.P1 ICK.A_P2[6] VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._ADDR_LAT_6.I55.MXPOEN ICK.NA_P2[6] NCLK ICK._ADDR_LAT_6.I55.P1 VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._ADDR_LAT_6.MXP0 ICK.NA_P2[6] BCLK NRA4 VNWC pfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._ADDR_LAT_7.I48.MXNOE ICK.NA_P2[7] NCLK NRA5 VPW nfet L=0.016U NF=1
+  NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._ADDR_LAT_7.I48.MXPOEN ICK.NA_P2[7] BCLK NRA5 VNWC pfet L=0.016U NF=1
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._ADDR_LAT_7.I50.MXNA1 ICK.A_P2[7] ICK.NA_P2[7] VSS VPW nfet L=0.016U NF=1
+  NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._ADDR_LAT_7.I50.MXPA1 ICK.A_P2[7] ICK.NA_P2[7] VDDPE VNWC pfet L=0.016U
+  NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._ADDR_LAT_7.I55.MXNA1 ICK._ADDR_LAT_7.I55.N1 ICK.A_P2[7] VSS VPW nfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._ADDR_LAT_7.I55.MXNOE ICK.NA_P2[7] BCLK ICK._ADDR_LAT_7.I55.N1 VPW nfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._ADDR_LAT_7.I55.MXPA1 ICK._ADDR_LAT_7.I55.P1 ICK.A_P2[7] VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._ADDR_LAT_7.I55.MXPOEN ICK.NA_P2[7] NCLK ICK._ADDR_LAT_7.I55.P1 VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._ADDR_LAT_7.MXP0 ICK.NA_P2[7] BCLK NRA5 VNWC pfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._ADDR_LAT_8.I48.MXNOE ICK.NA_P2[8] NCLK NRA6 VPW nfet L=0.016U NF=1
+  NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._ADDR_LAT_8.I48.MXPOEN ICK.NA_P2[8] BCLK NRA6 VNWC pfet L=0.016U NF=1
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._ADDR_LAT_8.I50.MXNA1 ICK.A_P2[8] ICK.NA_P2[8] VSS VPW nfet L=0.016U NF=1
+  NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._ADDR_LAT_8.I50.MXPA1 ICK.A_P2[8] ICK.NA_P2[8] VDDPE VNWC pfet L=0.016U
+  NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._ADDR_LAT_8.I55.MXNA1 ICK._ADDR_LAT_8.I55.N1 ICK.A_P2[8] VSS VPW nfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._ADDR_LAT_8.I55.MXNOE ICK.NA_P2[8] BCLK ICK._ADDR_LAT_8.I55.N1 VPW nfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._ADDR_LAT_8.I55.MXPA1 ICK._ADDR_LAT_8.I55.P1 ICK.A_P2[8] VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._ADDR_LAT_8.I55.MXPOEN ICK.NA_P2[8] NCLK ICK._ADDR_LAT_8.I55.P1 VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._ADDR_LAT_8.MXP0 ICK.NA_P2[8] BCLK NRA6 VNWC pfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._ADDR_LAT_9.I48.MXNOE ICK.NA_P2[9] NCLK NRA7 VPW nfet L=0.016U NF=1
+  NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._ADDR_LAT_9.I48.MXPOEN ICK.NA_P2[9] BCLK NRA7 VNWC pfet L=0.016U NF=1
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._ADDR_LAT_9.I50.MXNA1 ICK.A_P2[9] ICK.NA_P2[9] VSS VPW nfet L=0.016U NF=1
+  NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._ADDR_LAT_9.I50.MXPA1 ICK.A_P2[9] ICK.NA_P2[9] VDDPE VNWC pfet L=0.016U
+  NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._ADDR_LAT_9.I55.MXNA1 ICK._ADDR_LAT_9.I55.N1 ICK.A_P2[9] VSS VPW nfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._ADDR_LAT_9.I55.MXNOE ICK.NA_P2[9] BCLK ICK._ADDR_LAT_9.I55.N1 VPW nfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._ADDR_LAT_9.I55.MXPA1 ICK._ADDR_LAT_9.I55.P1 ICK.A_P2[9] VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._ADDR_LAT_9.I55.MXPOEN ICK.NA_P2[9] NCLK ICK._ADDR_LAT_9.I55.P1 VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._ADDR_LAT_9.MXP0 ICK.NA_P2[9] BCLK NRA7 VNWC pfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._BLPRECH.I29.MXNA1 TOP_BLPRECH_L ICK._BLPRECH.NBLPRECH_L VSSE VPW nfet
+  L=0.016U NF=7 NFIN=7 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._BLPRECH.I29.MXPA1 TOP_BLPRECH_L ICK._BLPRECH.NBLPRECH_L VDDPE VNWC pfet
+  L=0.016U NF=6 NFIN=7 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._BLPRECH.I36.MXNA1 TOP_BLPRECH_R ICK._BLPRECH.NBLPRECH_R VSSE VPW nfet
+  L=0.016U NF=7 NFIN=7 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._BLPRECH.I36.MXPA1 TOP_BLPRECH_R ICK._BLPRECH.NBLPRECH_R VDDPE VNWC pfet
+  L=0.016U NF=6 NFIN=7 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._BLPRECH.I82.MXNA1 ICK._BLPRECH.YR012 TOP_NYR2 ICK._BLPRECH.I82.N2 VPW
+  nfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._BLPRECH.I82.MXNA2 ICK._BLPRECH.I82.N2 TOP_NYR0 ICK._BLPRECH.I82.N1 VPW
+  nfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._BLPRECH.I82.MXNA3 ICK._BLPRECH.I82.N1 TOP_NYR1 VSS VPW nfet L=0.016U
+  NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._BLPRECH.I82.MXPA1 ICK._BLPRECH.YR012 TOP_NYR2 VDDPE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._BLPRECH.I82.MXPA2 ICK._BLPRECH.YR012 TOP_NYR0 VDDPE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._BLPRECH.I82.MXPA3 ICK._BLPRECH.YR012 TOP_NYR1 VDDPE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._BLPRECH.I83.MXNA1 ICK._BLPRECH.YR3 ICK.NBLPRECLK ICK._BLPRECH.I83.N1 VPW
+  nfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._BLPRECH.I83.MXNA2 ICK._BLPRECH.I83.N1 TOP_NYR3 VSS VPW nfet L=0.016U
+  NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._BLPRECH.I83.MXPA1 ICK._BLPRECH.YR3 ICK.NBLPRECLK VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._BLPRECH.I83.MXPA2 ICK._BLPRECH.YR3 TOP_NYR3 VDDPE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._BLPRECH.I93.MXN3 ICK._BLPRECH.NBLPRECH_R ICK._BLPRECH.DGTP
+  ICK._BLPRECH.I93.N4 VPW nfet L=0.016U NF=1 NFIN=12 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._BLPRECH.I93.MXN4 ICK._BLPRECH.I93.N4 ICK.NBLPRECLK ICK._BLPRECH.I93.N3
+  VPW nfet L=0.016U NF=1 NFIN=12 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._BLPRECH.I93.MXN5 ICK._BLPRECH.I93.N3 ICK.NRET_R VSS VPW nfet L=0.016U
+  NF=1 NFIN=12 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._BLPRECH.I93.MXNA1 ICK._BLPRECH.NBLPRECH_R ICK._BLPRECH.DGTP
+  ICK._BLPRECH.I93.N2 VPW nfet L=0.016U NF=1 NFIN=12 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._BLPRECH.I93.MXNA2 ICK._BLPRECH.I93.N2 ICK.NBLPRECLK ICK._BLPRECH.I93.N1
+  VPW nfet L=0.016U NF=1 NFIN=12 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._BLPRECH.I93.MXNA3 ICK._BLPRECH.I93.N1 ICK.NRET_R VSS VPW nfet L=0.016U
+  NF=1 NFIN=12 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._BLPRECH.I93.MXPA1 ICK._BLPRECH.NBLPRECH_R ICK._BLPRECH.DGTP VDDPE VNWC
+  pfet L=0.016U NF=2 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._BLPRECH.I93.MXPA2 ICK._BLPRECH.NBLPRECH_R ICK.NBLPRECLK VDDPE VNWC pfet
+  L=0.016U NF=2 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._BLPRECH.I93.MXPA3 ICK._BLPRECH.NBLPRECH_R ICK.NRET_R VDDPE VNWC pfet
+  L=0.016U NF=2 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._BLPRECH.I95.MXN3 ICK._BLPRECH.NBLPRECH_L ICK._BLPRECH.DGTP
+  ICK._BLPRECH.I95.N4 VPW nfet L=0.016U NF=1 NFIN=12 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._BLPRECH.I95.MXN4 ICK._BLPRECH.I95.N4 ICK.NBLPRECLK ICK._BLPRECH.I95.N3
+  VPW nfet L=0.016U NF=1 NFIN=12 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._BLPRECH.I95.MXN5 ICK._BLPRECH.I95.N3 ICK.NRET_L VSS VPW nfet L=0.016U
+  NF=1 NFIN=12 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._BLPRECH.I95.MXNA1 ICK._BLPRECH.NBLPRECH_L ICK._BLPRECH.DGTP
+  ICK._BLPRECH.I95.N2 VPW nfet L=0.016U NF=1 NFIN=12 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._BLPRECH.I95.MXNA2 ICK._BLPRECH.I95.N2 ICK.NBLPRECLK ICK._BLPRECH.I95.N1
+  VPW nfet L=0.016U NF=1 NFIN=12 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._BLPRECH.I95.MXNA3 ICK._BLPRECH.I95.N1 ICK.NRET_L VSS VPW nfet L=0.016U
+  NF=1 NFIN=12 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._BLPRECH.I95.MXPA1 ICK._BLPRECH.NBLPRECH_L ICK._BLPRECH.DGTP VDDPE VNWC
+  pfet L=0.016U NF=2 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._BLPRECH.I95.MXPA2 ICK._BLPRECH.NBLPRECH_L ICK.NBLPRECLK VDDPE VNWC pfet
+  L=0.016U NF=2 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._BLPRECH.I95.MXPA3 ICK._BLPRECH.NBLPRECH_L ICK.NRET_L VDDPE VNWC pfet
+  L=0.016U NF=2 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._BLPRECH.I98.MXN0 ICK._BLPRECH.DGTP ICK._BLPRECH.YR3 VSS VPW nfet
+  L=0.016U NF=2 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._BLPRECH.I98.MXN1 ICK._BLPRECH.DGTP ICK._BLPRECH.YR012 VSS VPW nfet
+  L=0.016U NF=2 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._BLPRECH.I98.MXP10 ICK._BLPRECH.I98.P2 ICK._BLPRECH.YR012 VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._BLPRECH.I98.MXP11 ICK._BLPRECH.DGTP ICK._BLPRECH.YR3 ICK._BLPRECH.I98.P2
+  VNWC pfet L=0.016U NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._BLPRECH.I98.MXP12 ICK._BLPRECH.DGTP ICK._BLPRECH.YR3 ICK._BLPRECH.I98.P1
+  VNWC pfet L=0.016U NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._BLPRECH.I98.MXP9 ICK._BLPRECH.I98.P1 ICK._BLPRECH.YR012 VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._BNK_ADDR_LAT.I48.MXNOE BOT_BANK_P2 NCLK NBA0 VPW nfet L=0.016U NF=2
+  NFIN=7 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._BNK_ADDR_LAT.I48.MXPOEN BOT_BANK_P2 BCLK NBA0 VNWC pfet L=0.016U NF=2
+  NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._BNK_ADDR_LAT.I50.MXNA1 ICK.TOP_BANK_P2 BOT_BANK_P2 VSS VPW nfet L=0.016U
+  NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._BNK_ADDR_LAT.I50.MXPA1 ICK.TOP_BANK_P2 BOT_BANK_P2 VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._BNK_ADDR_LAT.I55.MXNA1 ICK._BNK_ADDR_LAT.I55.N1 ICK.TOP_BANK_P2 VSS VPW
+  nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._BNK_ADDR_LAT.I55.MXNOE BOT_BANK_P2 BCLK ICK._BNK_ADDR_LAT.I55.N1 VPW
+  nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._BNK_ADDR_LAT.I55.MXPA1 ICK._BNK_ADDR_LAT.I55.P1 ICK.TOP_BANK_P2 VDDPE
+  VNWC pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._BNK_ADDR_LAT.I55.MXPOEN BOT_BANK_P2 NCLK ICK._BNK_ADDR_LAT.I55.P1 VNWC
+  pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._BNK_ADDR_LAT.MXP0 BOT_BANK_P2 BCLK NBA0 VNWC pfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.I115.MXN6 ICK.NSETSA GTP_SA ICK._CKGEN.IEMA.I115.N2 VPW nfet
+  L=0.016U NF=1 NFIN=11 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.I115.MXN7 ICK.NSETSA GTP_SA ICK._CKGEN.IEMA.I115.N3 VPW nfet
+  L=0.016U NF=1 NFIN=11 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.I115.MXN8 ICK._CKGEN.IEMA.I115.N3 ICK._CKGEN.IEMA.GWEN_SA
+  VSSE VPW nfet L=0.016U NF=1 NFIN=11 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.I115.MXN9 ICK._CKGEN.IEMA.I115.N2 ICK._CKGEN.IEMA.GWEN_SA
+  VSSE VPW nfet L=0.016U NF=1 NFIN=11 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.I115.MXNA1 ICK.NSETSA GTP_SA ICK._CKGEN.IEMA.I115.N1 VPW nfet
+  L=0.016U NF=1 NFIN=11 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.I115.MXNA2 ICK._CKGEN.IEMA.I115.N1 ICK._CKGEN.IEMA.GWEN_SA
+  VSSE VPW nfet L=0.016U NF=1 NFIN=11 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.I115.MXPA1 ICK.NSETSA GTP_SA VDDPE VNWC pfet L=0.016U NF=3
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._CKGEN.IEMA.I115.MXPA2 ICK.NSETSA ICK._CKGEN.IEMA.GWEN_SA VDDPE VNWC pfet
+  L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.I220.MXNA1 ICK._CKGEN.IEMA.GWEN_SA ICK._CKGEN.IEMA.GWE_SA VSS
+  VPW nfet L=0.016U NF=1 NFIN=7 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.I220.MXPA1 ICK._CKGEN.IEMA.GWEN_SA ICK._CKGEN.IEMA.GWE_SA
+  VDDPE VNWC pfet L=0.016U NF=1 NFIN=7 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.I25.MXNA1 CK_EMAS ICK._CKGEN.IEMA.NGTP_SA VSSE VPW nfet
+  L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.I25.MXPA1 CK_EMAS ICK._CKGEN.IEMA.NGTP_SA VDDPE VNWC pfet
+  L=0.016U NF=2 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.I55.MXNA1 ICK._CKGEN.IEMA.I55.N1 ICK._CKGEN.IEMA.GWEN_SA VSS
+  VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.I55.MXNOE ICK._CKGEN.IEMA.GWE_SA GTP_SA
+  ICK._CKGEN.IEMA.I55.N1 VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.I55.MXPA1 ICK._CKGEN.IEMA.I55.P1 ICK._CKGEN.IEMA.GWEN_SA
+  VDDPE VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.I55.MXPOEN ICK._CKGEN.IEMA.GWE_SA ICK._CKGEN.IEMA.NGTPSA
+  ICK._CKGEN.IEMA.I55.P1 VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.I58.MXNA1 ICK._CKGEN.IEMA.NGTPSA GTP_SA VSS VPW nfet L=0.016U
+  NF=1 NFIN=7 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._CKGEN.IEMA.I58.MXPA1 ICK._CKGEN.IEMA.NGTPSA GTP_SA VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.I63.MXNA1 ICK._CKGEN.IEMA.GWE_DFT GWEN_P2
+  ICK._CKGEN.IEMA.I63.N1 VPW nfet L=0.016U NF=1 NFIN=7 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.I63.MXNA2 ICK._CKGEN.IEMA.I63.N1 NDFT_P2 VSS VPW nfet
+  L=0.016U NF=1 NFIN=7 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.I63.MXPA1 ICK._CKGEN.IEMA.GWE_DFT GWEN_P2 VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.I63.MXPA2 ICK._CKGEN.IEMA.GWE_DFT NDFT_P2 VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.I65.MXNOE ICK._CKGEN.IEMA.GWE_SA ICK._CKGEN.IEMA.NGTPSA
+  ICK._CKGEN.IEMA.GWE_DFT VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.I65.MXPOEN ICK._CKGEN.IEMA.GWE_SA GTP_SA
+  ICK._CKGEN.IEMA.GWE_DFT VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.I2.MXNA1 ICK._CKGEN.IEMA.ICLKGEN_MUX.NEMA[1]
+  EMA_P2[1] VSSE VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.I2.MXPA1 ICK._CKGEN.IEMA.ICLKGEN_MUX.NEMA[1]
+  EMA_P2[1] VDDPE VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.I3.MXNA1 ICK._CKGEN.IEMA.ICLKGEN_MUX.NEMA[0]
+  EMA_P2[0] VSSE VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.I3.MXPA1 ICK._CKGEN.IEMA.ICLKGEN_MUX.NEMA[0]
+  EMA_P2[0] VDDPE VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.I64.MXNA1 ICK._CKGEN.IEMA.ICLKGEN_MUX.NEMA[2]
+  EMA_P2[2] VSSE VPW nfet L=0.016U NF=1 NFIN=11 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.I64.MXPA1 ICK._CKGEN.IEMA.ICLKGEN_MUX.NEMA[2]
+  EMA_P2[2] VDDPE VNWC pfet L=0.016U NF=1 NFIN=9 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.I72.MXNA1 ICK._CKGEN.IEMA.ICLKGEN_MUX.NWEMA[1]
+  EMAW[1] VSSE VPW nfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.I72.MXPA1 ICK._CKGEN.IEMA.ICLKGEN_MUX.NWEMA[1]
+  EMAW[1] VDDPE VNWC pfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.I75.MXNA1 ICK._CKGEN.IEMA.ICLKGEN_MUX.NWEMA[0]
+  EMAW[0] VSSE VPW nfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.I75.MXPA1 ICK._CKGEN.IEMA.ICLKGEN_MUX.NWEMA[0]
+  EMAW[0] VDDPE VNWC pfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.I95.MXN2 GTP_SA ICK._CKGEN.IEMA.NGTP_SA
+  ICK._CKGEN.IEMA.ICLKGEN_MUX.I95.N2 VPW nfet L=0.016U NF=1 NFIN=11 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.I95.MXN3 ICK._CKGEN.IEMA.ICLKGEN_MUX.I95.N2
+  NGTPEMAS VSSE VPW nfet L=0.016U NF=1 NFIN=11 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.I95.MXNA1 GTP_SA ICK._CKGEN.IEMA.NGTP_SA
+  ICK._CKGEN.IEMA.ICLKGEN_MUX.I95.N1 VPW nfet L=0.016U NF=1 NFIN=11 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.I95.MXNA2 ICK._CKGEN.IEMA.ICLKGEN_MUX.I95.N1
+  NGTPEMAS VSSE VPW nfet L=0.016U NF=1 NFIN=11 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.I95.MXPA1 GTP_SA ICK._CKGEN.IEMA.NGTP_SA VDDPE
+  VNWC pfet L=0.016U NF=2 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.I95.MXPA2 GTP_SA NGTPEMAS VDDPE VNWC pfet
+  L=0.016U NF=2 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.ICLK_INV0.MXNA1
+  ICK._CKGEN.IEMA.ICLKGEN_MUX.CK_DLY ICK._CKGEN.IEMA.ICLKGEN_MUX.NCK_OUT_0
+  VSSE VPW nfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.ICLK_INV0.MXPA1
+  ICK._CKGEN.IEMA.ICLKGEN_MUX.CK_DLY ICK._CKGEN.IEMA.ICLKGEN_MUX.NCK_OUT_0
+  VDDPE VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.ICLKNDLY.MXNA1 ICK._CKGEN.IEMA.ICLKGEN_MUX.DLY
+  ICK._CKGEN.IEMA.ICLKGEN_MUX.NGTP VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.ICLKNDLY.MXNA2 ICK._CKGEN.IEMA.ICLKGEN_MUX.DLY
+  ICK._CKGEN.IEMA.NGTP_SA VSSE VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.ICLKNDLY.MXPA1 ICK._CKGEN.IEMA.ICLKGEN_MUX.DLY
+  ICK._CKGEN.IEMA.ICLKGEN_MUX.NGTP ICK._CKGEN.IEMA.ICLKGEN_MUX.ICLKNDLY.P1
+  VNWC pfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.ICLKNDLY.MXPA2
+  ICK._CKGEN.IEMA.ICLKGEN_MUX.ICLKNDLY.P1 ICK._CKGEN.IEMA.NGTP_SA VDDPE VNWC
+  pfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.IDLY.MXNA1 ICK._CKGEN.IEMA.ICLKGEN_MUX.NGTP GTP
+  VSSE VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.IDLY.MXPA1 ICK._CKGEN.IEMA.ICLKGEN_MUX.NGTP GTP
+  VDDPE VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.IMX.MXNA1 ICK._CKGEN.IEMA.NGTP_SA ICK.SHORT_STOV
+  ICK._CKGEN.IEMA.ICLKGEN_MUX.IMX.N2 VPW nfet L=0.016U NF=1 NFIN=11 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.IMX.MXNAS1 ICK._CKGEN.IEMA.NGTP_SA ICK.SHORT_STOV
+  ICK._CKGEN.IEMA.ICLKGEN_MUX.IMX.N3 VPW nfet L=0.016U NF=1 NFIN=11 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.IMX.MXNB1 ICK._CKGEN.IEMA.ICLKGEN_MUX.IMX.N2 GTP
+  ICK._CKGEN.IEMA.ICLKGEN_MUX.IMX.N1 VPW nfet L=0.016U NF=1 NFIN=11 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.IMX.MXNBS1 ICK._CKGEN.IEMA.ICLKGEN_MUX.IMX.N3 GTP
+  ICK._CKGEN.IEMA.ICLKGEN_MUX.IMX.N1 VPW nfet L=0.016U NF=1 NFIN=11 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.IMX.MXNC1 ICK._CKGEN.IEMA.ICLKGEN_MUX.IMX.N1
+  ICK._CKGEN.IEMA.ICLKGEN_MUX.CK_DLY VSSE VPW nfet L=0.016U NF=2 NFIN=11
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.IMX.MXNC2 ICK._CKGEN.IEMA.ICLKGEN_MUX.IMX.N1
+  ICK._CKGEN.IEMA.ICLKGEN_MUX.NEMA[2] VSSE VPW nfet L=0.016U NF=2 NFIN=11
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.IMX.MXPA1 ICK._CKGEN.IEMA.NGTP_SA ICK.SHORT_STOV
+  VDDPE VNWC pfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.IMX.MXPB1 ICK._CKGEN.IEMA.NGTP_SA GTP VDDPE VNWC
+  pfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.IMX.MXPC1 ICK._CKGEN.IEMA.NGTP_SA
+  ICK._CKGEN.IEMA.ICLKGEN_MUX.CK_DLY ICK._CKGEN.IEMA.ICLKGEN_MUX.IMX.P1 VNWC
+  pfet L=0.016U NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.IMX.MXPC2 ICK._CKGEN.IEMA.ICLKGEN_MUX.IMX.P1
+  ICK._CKGEN.IEMA.ICLKGEN_MUX.NEMA[2] VDDPE VNWC pfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.IMX0.MXNA1 ICK._CKGEN.IEMA.ICLKGEN_MUX.NCK_OUT_0
+  ICK._CKGEN.IEMA.NET59 ICK._CKGEN.IEMA.ICLKGEN_MUX.IMX0.N1 VPW nfet L=0.016U
+  NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.IMX0.MXNB1 ICK._CKGEN.IEMA.ICLKGEN_MUX.IMX0.N1
+  ICK._CKGEN.IEMA.NET054 VSSE VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.IMX0.MXNB2 ICK._CKGEN.IEMA.ICLKGEN_MUX.IMX0.N1
+  ICK._CKGEN.IEMA.ICLKGEN_MUX.NEMA[0] VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.IMX0.MXPA1 ICK._CKGEN.IEMA.ICLKGEN_MUX.NCK_OUT_0
+  ICK._CKGEN.IEMA.NET59 VDDPE VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.IMX0.MXPB1 ICK._CKGEN.IEMA.ICLKGEN_MUX.NCK_OUT_0
+  ICK._CKGEN.IEMA.NET054 ICK._CKGEN.IEMA.ICLKGEN_MUX.IMX0.P1 VNWC pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.IMX0.MXPB2 ICK._CKGEN.IEMA.ICLKGEN_MUX.IMX0.P1
+  ICK._CKGEN.IEMA.ICLKGEN_MUX.NEMA[0] VDDPE VNWC pfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.IMX1.MXNA1 ICK._CKGEN.IEMA.ICLKGEN_MUX.NCK_OUT_1
+  ICK.SHORT_STOV ICK._CKGEN.IEMA.ICLKGEN_MUX.IMX1.N1 VPW nfet L=0.016U NF=1
+  NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.IMX1.MXNB1 ICK._CKGEN.IEMA.ICLKGEN_MUX.IMX1.N1
+  ICK._CKGEN.IEMA.NET039 VSSE VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.IMX1.MXNB2 ICK._CKGEN.IEMA.ICLKGEN_MUX.IMX1.N1
+  ICK._CKGEN.IEMA.ICLKGEN_MUX.NEMA[1] VSSE VPW nfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.IMX1.MXPA1 ICK._CKGEN.IEMA.ICLKGEN_MUX.NCK_OUT_1
+  ICK.SHORT_STOV VDDPE VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.IMX1.MXPB1 ICK._CKGEN.IEMA.ICLKGEN_MUX.NCK_OUT_1
+  ICK._CKGEN.IEMA.NET039 ICK._CKGEN.IEMA.ICLKGEN_MUX.IMX1.P1 VNWC pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.IMX1.MXPB2 ICK._CKGEN.IEMA.ICLKGEN_MUX.IMX1.P1
+  ICK._CKGEN.IEMA.ICLKGEN_MUX.NEMA[1] VDDPE VNWC pfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.IRESET_MUX.MXNA1 ICK._CKGEN.RESET
+  ICK._CKGEN.IEMA.ICLKGEN_MUX.DLY ICK._CKGEN.IEMA.ICLKGEN_MUX.IRESET_MUX.N1
+  VPW nfet L=0.016U NF=2 NFIN=7 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.IRESET_MUX.MXNB1
+  ICK._CKGEN.IEMA.ICLKGEN_MUX.IRESET_MUX.N1 ICK._CKGEN.IEMA.ICLKGEN_MUX.WDLY
+  VSSE VPW nfet L=0.016U NF=2 NFIN=7 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.IRESET_MUX.MXNB2
+  ICK._CKGEN.IEMA.ICLKGEN_MUX.IRESET_MUX.N1 ICK._CKGEN.IEMA.GWEN_SA VSSE VPW
+  nfet L=0.016U NF=2 NFIN=7 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.IRESET_MUX.MXPA1 ICK._CKGEN.RESET
+  ICK._CKGEN.IEMA.ICLKGEN_MUX.DLY VDDPE VNWC pfet L=0.016U NF=2 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.IRESET_MUX.MXPB1 ICK._CKGEN.RESET
+  ICK._CKGEN.IEMA.ICLKGEN_MUX.WDLY ICK._CKGEN.IEMA.ICLKGEN_MUX.IRESET_MUX.P1
+  VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.IRESET_MUX.MXPB1S ICK._CKGEN.RESET
+  ICK._CKGEN.IEMA.ICLKGEN_MUX.WDLY ICK._CKGEN.IEMA.ICLKGEN_MUX.IRESET_MUX.P2
+  VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.IRESET_MUX.MXPB2
+  ICK._CKGEN.IEMA.ICLKGEN_MUX.IRESET_MUX.P1 ICK._CKGEN.IEMA.GWEN_SA VDDPE
+  VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.IRESET_MUX.MXPB2S
+  ICK._CKGEN.IEMA.ICLKGEN_MUX.IRESET_MUX.P2 ICK._CKGEN.IEMA.GWEN_SA VDDPE
+  VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.IWRCLKINV0.MXNA1 ICK._CKGEN.IEMA.ICLKGEN_MUX.WDLY
+  ICK._CKGEN.IEMA.ICLKGEN_MUX.NCK_WR_OUT_0 VSSE VPW nfet L=0.016U NF=1 NFIN=5
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.IWRCLKINV0.MXPA1 ICK._CKGEN.IEMA.ICLKGEN_MUX.WDLY
+  ICK._CKGEN.IEMA.ICLKGEN_MUX.NCK_WR_OUT_0 VDDPE VNWC pfet L=0.016U NF=1
+  NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.IWRCLKINV1.MXNA1 GTP_SA_AST_CONNECT
+  NGTP_SA_AST_CONNECT VSSE VPW nfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.IWRCLKINV1.MXPA1 GTP_SA_AST_CONNECT
+  NGTP_SA_AST_CONNECT VDDPE VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.IWRMX0.MXNA1
+  ICK._CKGEN.IEMA.ICLKGEN_MUX.NCK_WR_OUT_0 GTP_SA_AST_VMIN
+  ICK._CKGEN.IEMA.ICLKGEN_MUX.IWRMX0.N1 VPW nfet L=0.016U NF=1 NFIN=6
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.IWRMX0.MXNB1
+  ICK._CKGEN.IEMA.ICLKGEN_MUX.IWRMX0.N1 ICK._CKGEN.IEMA.NET60 VSSE VPW nfet
+  L=0.016U NF=1 NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.IWRMX0.MXNB2
+  ICK._CKGEN.IEMA.ICLKGEN_MUX.IWRMX0.N1 ICK._CKGEN.IEMA.ICLKGEN_MUX.NWEMA[0]
+  VSSE VPW nfet L=0.016U NF=1 NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.IWRMX0.MXPA1
+  ICK._CKGEN.IEMA.ICLKGEN_MUX.NCK_WR_OUT_0 GTP_SA_AST_VMIN VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.IWRMX0.MXPB1
+  ICK._CKGEN.IEMA.ICLKGEN_MUX.NCK_WR_OUT_0 ICK._CKGEN.IEMA.NET60
+  ICK._CKGEN.IEMA.ICLKGEN_MUX.IWRMX0.P1 VNWC pfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.IWRMX0.MXPB2
+  ICK._CKGEN.IEMA.ICLKGEN_MUX.IWRMX0.P1 ICK._CKGEN.IEMA.ICLKGEN_MUX.NWEMA[0]
+  VDDPE VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.IWRMX1.MXNA1 NGTP_SA_AST_OUT GTP_SA_WDX
+  ICK._CKGEN.IEMA.ICLKGEN_MUX.IWRMX1.N1 VPW nfet L=0.016U NF=1 NFIN=10
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.IWRMX1.MXNB1
+  ICK._CKGEN.IEMA.ICLKGEN_MUX.IWRMX1.N1 ICK._CKGEN.IEMA.NET050 VSSE VPW nfet
+  L=0.016U NF=1 NFIN=10 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.IWRMX1.MXNB2
+  ICK._CKGEN.IEMA.ICLKGEN_MUX.IWRMX1.N1 ICK._CKGEN.IEMA.ICLKGEN_MUX.NWEMA[1]
+  VSSE VPW nfet L=0.016U NF=1 NFIN=10 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.IWRMX1.MXPA1 NGTP_SA_AST_OUT GTP_SA_WDX VDDPE
+  VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.IWRMX1.MXPB1 NGTP_SA_AST_OUT
+  ICK._CKGEN.IEMA.NET050 ICK._CKGEN.IEMA.ICLKGEN_MUX.IWRMX1.P1 VNWC pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.IWRMX1.MXPB2
+  ICK._CKGEN.IEMA.ICLKGEN_MUX.IWRMX1.P1 ICK._CKGEN.IEMA.ICLKGEN_MUX.NWEMA[1]
+  VDDPE VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.MXN_CLKINV1 ICK._CKGEN.IEMA.NET59
+  ICK._CKGEN.IEMA.ICLKGEN_MUX.NCK_OUT_1 VSSE VPW nfet L=0.016U NF=1 NFIN=5
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.MXP_ICLKINV1 ICK._CKGEN.IEMA.ICLKGEN_MUX.NET045
+  ICK._CKGEN.IEMA.ICLKGEN_MUX.NCK_OUT_1 VDDPE VNWC pfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ICLKGEN_MUX.MXP_ICLKINV1X ICK._CKGEN.IEMA.NET59
+  ICK._CKGEN.IEMA.ICLKGEN_MUX.NCK_OUT_1 ICK._CKGEN.IEMA.ICLKGEN_MUX.NET045
+  VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ISTOV_LOGIC.I81.MXNA1 ICK._CKGEN.IEMA.ISTOV_LOGIC.NSTOV STOV
+  VSSE VPW nfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ISTOV_LOGIC.I81.MXPA1 ICK._CKGEN.IEMA.ISTOV_LOGIC.NSTOV STOV
+  VDDPE VNWC pfet L=0.016U NF=1 NFIN=9 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ISTOV_LOGIC.MXN2 ICK._CKGEN.IEMA.ISTOV_LOGIC.NET013 STOV
+  ICK.SHORT_STOV VPW nfet L=0.016U NF=2 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ISTOV_LOGIC.MXN3 VSSE CLK_INT
+  ICK._CKGEN.IEMA.ISTOV_LOGIC.NET013 VPW nfet L=0.016U NF=2 NFIN=5 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ISTOV_LOGIC.MXP1 ICK._CKGEN.IEMA.ISTOV_LOGIC.NET14 STOV VDDPE
+  VNWC pfet L=0.016U NF=3 NFIN=13 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ISTOV_LOGIC.MXP14 ICK.SHORT_STOV DBL
+  ICK._CKGEN.IEMA.ISTOV_LOGIC.NET14 VNWC pfet L=0.016U NF=3 NFIN=13 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ISTOV_LOGIC.MXP15 VSSE DBL ICK.SHORT_STOV VPW nfet L=0.016U
+  NF=2 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._CKGEN.IEMA.ISTOV_LOGIC.MXP16 ICK._CKGEN.IEMA.ISTOV_LOGIC.NET09 CLK_INT
+  VDDPE VNWC pfet L=0.016U NF=2 NFIN=9 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ISTOV_LOGIC.MXP17 ICK._CKGEN.IEMA.ISTOV_LOGIC.NET010
+  ICK._CKGEN.IEMA.ISTOV_LOGIC.NSTOV ICK._CKGEN.IEMA.ISTOV_LOGIC.NET09 VNWC
+  pfet L=0.016U NF=2 NFIN=9 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA.ISTOV_LOGIC.MXP18 ICK.SHORT_STOV DBL
+  ICK._CKGEN.IEMA.ISTOV_LOGIC.NET010 VNWC pfet L=0.016U NF=2 NFIN=9 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._RDLY0.MXN0 ICK._CKGEN.IEMA._RDLY0.N1 ICK.SHORT_STOV VSSE VPW
+  nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._RDLY0.MXN1 ICK._CKGEN.IEMA.NET70 ICK._CKGEN.IEMA._RDLY0.NDIN
+  VSSE VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._RDLY0.MXP1 ICK._CKGEN.IEMA._RDLY0.NDIN ICK.SHORT_STOV VDDPE
+  VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._RDLY0.MXP2 ICK._CKGEN.IEMA._RDLY0.P1
+  ICK._CKGEN.IEMA._RDLY0.NDIN VDDPE VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._RDLY0.MXP3 ICK._CKGEN.IEMA.NET70 ICK._CKGEN.IEMA._RDLY0.NDIN
+  ICK._CKGEN.IEMA._RDLY0.P1 VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._RDLY0.MXP4 ICK._CKGEN.IEMA._RDLY0.NDIN ICK.SHORT_STOV
+  ICK._CKGEN.IEMA._RDLY0.N1 VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._RDLY1.MXN0 ICK._CKGEN.IEMA._RDLY1.N1 ICK._CKGEN.IEMA.NET70
+  VSSE VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._RDLY1.MXN1 ICK._CKGEN.IEMA.NET57 ICK._CKGEN.IEMA._RDLY1.NDIN
+  VSSE VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._RDLY1.MXP1 ICK._CKGEN.IEMA._RDLY1.NDIN ICK._CKGEN.IEMA.NET70
+  VDDPE VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._RDLY1.MXP2 ICK._CKGEN.IEMA._RDLY1.P1
+  ICK._CKGEN.IEMA._RDLY1.NDIN VDDPE VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._RDLY1.MXP3 ICK._CKGEN.IEMA.NET57 ICK._CKGEN.IEMA._RDLY1.NDIN
+  ICK._CKGEN.IEMA._RDLY1.P1 VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._RDLY1.MXP4 ICK._CKGEN.IEMA._RDLY1.NDIN ICK._CKGEN.IEMA.NET70
+  ICK._CKGEN.IEMA._RDLY1.N1 VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._RDLY2.MXN0 ICK._CKGEN.IEMA._RDLY2.N1 ICK._CKGEN.IEMA.NET59
+  VSSE VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._RDLY2.MXN1 ICK._CKGEN.IEMA.NET64 ICK._CKGEN.IEMA._RDLY2.NDIN
+  VSSE VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._RDLY2.MXP1 ICK._CKGEN.IEMA._RDLY2.NDIN ICK._CKGEN.IEMA.NET59
+  VDDPE VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._RDLY2.MXP2 ICK._CKGEN.IEMA._RDLY2.P1
+  ICK._CKGEN.IEMA._RDLY2.NDIN VDDPE VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._RDLY2.MXP3 ICK._CKGEN.IEMA.NET64 ICK._CKGEN.IEMA._RDLY2.NDIN
+  ICK._CKGEN.IEMA._RDLY2.P1 VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._RDLY2.MXP4 ICK._CKGEN.IEMA._RDLY2.NDIN ICK._CKGEN.IEMA.NET59
+  ICK._CKGEN.IEMA._RDLY2.N1 VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._RDLY3.MXN0 ICK._CKGEN.IEMA._RDLY3.N1 ICK._CKGEN.IEMA.NET57
+  VSSE VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._RDLY3.MXN1 ICK._CKGEN.IEMA.NET039
+  ICK._CKGEN.IEMA._RDLY3.NDIN VSSE VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._RDLY3.MXP1 ICK._CKGEN.IEMA._RDLY3.NDIN ICK._CKGEN.IEMA.NET57
+  VDDPE VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._RDLY3.MXP2 ICK._CKGEN.IEMA._RDLY3.P1
+  ICK._CKGEN.IEMA._RDLY3.NDIN VDDPE VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._RDLY3.MXP3 ICK._CKGEN.IEMA.NET039
+  ICK._CKGEN.IEMA._RDLY3.NDIN ICK._CKGEN.IEMA._RDLY3.P1 VNWC pfet L=0.016U
+  NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._CKGEN.IEMA._RDLY3.MXP4 ICK._CKGEN.IEMA._RDLY3.NDIN ICK._CKGEN.IEMA.NET57
+  ICK._CKGEN.IEMA._RDLY3.N1 VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._RDLY4.MXN0 ICK._CKGEN.IEMA._RDLY4.N1 ICK._CKGEN.IEMA.NET64
+  VSSE VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._RDLY4.MXN1 ICK._CKGEN.IEMA.NET054
+  ICK._CKGEN.IEMA._RDLY4.NDIN VSSE VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._RDLY4.MXP1 ICK._CKGEN.IEMA._RDLY4.NDIN ICK._CKGEN.IEMA.NET64
+  VDDPE VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._RDLY4.MXP2 ICK._CKGEN.IEMA._RDLY4.P1
+  ICK._CKGEN.IEMA._RDLY4.NDIN VDDPE VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._RDLY4.MXP3 ICK._CKGEN.IEMA.NET054
+  ICK._CKGEN.IEMA._RDLY4.NDIN ICK._CKGEN.IEMA._RDLY4.P1 VNWC pfet L=0.016U
+  NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._CKGEN.IEMA._RDLY4.MXP4 ICK._CKGEN.IEMA._RDLY4.NDIN ICK._CKGEN.IEMA.NET64
+  ICK._CKGEN.IEMA._RDLY4.N1 VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._WDLY0.MXN0 ICK._CKGEN.IEMA._WDLY0.N1 GTP_SA_WDX VSSE VPW
+  nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._WDLY0.MXN1 ICK._CKGEN.IEMA.NET69 ICK._CKGEN.IEMA._WDLY0.NDIN
+  VSSE VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._WDLY0.MXP1 ICK._CKGEN.IEMA._WDLY0.NDIN GTP_SA_WDX VDDPE VNWC
+  pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._WDLY0.MXP2 ICK._CKGEN.IEMA._WDLY0.P1
+  ICK._CKGEN.IEMA._WDLY0.NDIN VDDPE VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._WDLY0.MXP3 ICK._CKGEN.IEMA.NET69 ICK._CKGEN.IEMA._WDLY0.NDIN
+  ICK._CKGEN.IEMA._WDLY0.P1 VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._WDLY0.MXP4 ICK._CKGEN.IEMA._WDLY0.NDIN GTP_SA_WDX
+  ICK._CKGEN.IEMA._WDLY0.N1 VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._WDLY1.MXN0 ICK._CKGEN.IEMA._WDLY1.N1 ICK._CKGEN.IEMA.NET69
+  VSSE VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._WDLY1.MXN1 ICK._CKGEN.IEMA.NET038
+  ICK._CKGEN.IEMA._WDLY1.NDIN VSSE VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._WDLY1.MXP1 ICK._CKGEN.IEMA._WDLY1.NDIN ICK._CKGEN.IEMA.NET69
+  VDDPE VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._WDLY1.MXP2 ICK._CKGEN.IEMA._WDLY1.P1
+  ICK._CKGEN.IEMA._WDLY1.NDIN VDDPE VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._WDLY1.MXP3 ICK._CKGEN.IEMA.NET038
+  ICK._CKGEN.IEMA._WDLY1.NDIN ICK._CKGEN.IEMA._WDLY1.P1 VNWC pfet L=0.016U
+  NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._CKGEN.IEMA._WDLY1.MXP4 ICK._CKGEN.IEMA._WDLY1.NDIN ICK._CKGEN.IEMA.NET69
+  ICK._CKGEN.IEMA._WDLY1.N1 VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._WDLY2.MXN0 ICK._CKGEN.IEMA._WDLY2.NDIN GTP_SA_AST_VMIN VSSE
+  VPW nfet L=0.016U NF=1 NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._WDLY2.MXN1 ICK._CKGEN.IEMA.NET60 ICK._CKGEN.IEMA._WDLY2.NDIN
+  VSSE VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._WDLY2.MXP1 ICK._CKGEN.IEMA._WDLY2.NDIN GTP_SA_AST_VMIN VDDPE
+  VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._WDLY2.MXP2 ICK._CKGEN.IEMA.NET60 ICK._CKGEN.IEMA._WDLY2.NDIN
+  VDDPE VNWC pfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._WDLY3.MXN0 ICK._CKGEN.IEMA._WDLY3.N1 ICK._CKGEN.IEMA.NET038
+  VSSE VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._WDLY3.MXN1 ICK._CKGEN.IEMA.NET041
+  ICK._CKGEN.IEMA._WDLY3.NDIN VSSE VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._WDLY3.MXP1 ICK._CKGEN.IEMA._WDLY3.NDIN
+  ICK._CKGEN.IEMA.NET038 VDDPE VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._WDLY3.MXP2 ICK._CKGEN.IEMA._WDLY3.P1
+  ICK._CKGEN.IEMA._WDLY3.NDIN VDDPE VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._WDLY3.MXP3 ICK._CKGEN.IEMA.NET041
+  ICK._CKGEN.IEMA._WDLY3.NDIN ICK._CKGEN.IEMA._WDLY3.P1 VNWC pfet L=0.016U
+  NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._CKGEN.IEMA._WDLY3.MXP4 ICK._CKGEN.IEMA._WDLY3.NDIN
+  ICK._CKGEN.IEMA.NET038 ICK._CKGEN.IEMA._WDLY3.N1 VPW nfet L=0.016U NF=1
+  NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._CKGEN.IEMA._WDLY4.MXN0 ICK._CKGEN.IEMA._WDLY4.N1 ICK._CKGEN.IEMA.NET041
+  VSSE VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._WDLY4.MXN1 ICK._CKGEN.IEMA.NET030
+  ICK._CKGEN.IEMA._WDLY4.NDIN VSSE VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._WDLY4.MXP1 ICK._CKGEN.IEMA._WDLY4.NDIN
+  ICK._CKGEN.IEMA.NET041 VDDPE VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._WDLY4.MXP2 ICK._CKGEN.IEMA._WDLY4.P1
+  ICK._CKGEN.IEMA._WDLY4.NDIN VDDPE VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._WDLY4.MXP3 ICK._CKGEN.IEMA.NET030
+  ICK._CKGEN.IEMA._WDLY4.NDIN ICK._CKGEN.IEMA._WDLY4.P1 VNWC pfet L=0.016U
+  NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._CKGEN.IEMA._WDLY4.MXP4 ICK._CKGEN.IEMA._WDLY4.NDIN
+  ICK._CKGEN.IEMA.NET041 ICK._CKGEN.IEMA._WDLY4.N1 VPW nfet L=0.016U NF=1
+  NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._CKGEN.IEMA._WDLY5.MXN0 ICK._CKGEN.IEMA._WDLY5.N1 ICK._CKGEN.IEMA.NET030
+  VSSE VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._WDLY5.MXN1 ICK._CKGEN.IEMA.NET047
+  ICK._CKGEN.IEMA._WDLY5.NDIN VSSE VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._WDLY5.MXP1 ICK._CKGEN.IEMA._WDLY5.NDIN
+  ICK._CKGEN.IEMA.NET030 VDDPE VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._WDLY5.MXP2 ICK._CKGEN.IEMA._WDLY5.P1
+  ICK._CKGEN.IEMA._WDLY5.NDIN VDDPE VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._WDLY5.MXP3 ICK._CKGEN.IEMA.NET047
+  ICK._CKGEN.IEMA._WDLY5.NDIN ICK._CKGEN.IEMA._WDLY5.P1 VNWC pfet L=0.016U
+  NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._CKGEN.IEMA._WDLY5.MXP4 ICK._CKGEN.IEMA._WDLY5.NDIN
+  ICK._CKGEN.IEMA.NET030 ICK._CKGEN.IEMA._WDLY5.N1 VPW nfet L=0.016U NF=1
+  NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._CKGEN.IEMA._WDLY6.MXN0 ICK._CKGEN.IEMA._WDLY6.N1 ICK._CKGEN.IEMA.NET047
+  VSSE VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._WDLY6.MXN1 ICK._CKGEN.IEMA.NET049
+  ICK._CKGEN.IEMA._WDLY6.NDIN VSSE VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._WDLY6.MXP1 ICK._CKGEN.IEMA._WDLY6.NDIN
+  ICK._CKGEN.IEMA.NET047 VDDPE VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._WDLY6.MXP2 ICK._CKGEN.IEMA._WDLY6.P1
+  ICK._CKGEN.IEMA._WDLY6.NDIN VDDPE VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._WDLY6.MXP3 ICK._CKGEN.IEMA.NET049
+  ICK._CKGEN.IEMA._WDLY6.NDIN ICK._CKGEN.IEMA._WDLY6.P1 VNWC pfet L=0.016U
+  NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._CKGEN.IEMA._WDLY6.MXP4 ICK._CKGEN.IEMA._WDLY6.NDIN
+  ICK._CKGEN.IEMA.NET047 ICK._CKGEN.IEMA._WDLY6.N1 VPW nfet L=0.016U NF=1
+  NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._CKGEN.IEMA._WDLY7.MXN0 ICK._CKGEN.IEMA._WDLY7.N1 ICK._CKGEN.IEMA.NET049
+  VSSE VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._WDLY7.MXN1 ICK._CKGEN.IEMA.NET050
+  ICK._CKGEN.IEMA._WDLY7.NDIN VSSE VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._WDLY7.MXP1 ICK._CKGEN.IEMA._WDLY7.NDIN
+  ICK._CKGEN.IEMA.NET049 VDDPE VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._WDLY7.MXP2 ICK._CKGEN.IEMA._WDLY7.P1
+  ICK._CKGEN.IEMA._WDLY7.NDIN VDDPE VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.IEMA._WDLY7.MXP3 ICK._CKGEN.IEMA.NET050
+  ICK._CKGEN.IEMA._WDLY7.NDIN ICK._CKGEN.IEMA._WDLY7.P1 VNWC pfet L=0.016U
+  NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._CKGEN.IEMA._WDLY7.MXP4 ICK._CKGEN.IEMA._WDLY7.NDIN
+  ICK._CKGEN.IEMA.NET049 ICK._CKGEN.IEMA._WDLY7.N1 VPW nfet L=0.016U NF=1
+  NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._CKGEN.MXN1 DWL ICK._CKGEN.NGTP VSSE VPW nfet L=0.016U NF=4 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN.MXP1 DWL ICK._CKGEN.NGTP ICK.VDDP_DWL VNWC pfet L=0.016U NF=4
+  NFIN=11 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._CKGEN._MEMGTP.I234.MXNA1 ICK._CKGEN._MEMGTP.BFEED NRET
+  ICK._CKGEN._MEMGTP.I234.N1 VPW nfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN._MEMGTP.I234.MXNA2 ICK._CKGEN._MEMGTP.I234.N1
+  ICK._CKGEN._MEMGTP.NFEED VSSE VPW nfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN._MEMGTP.I234.MXPA1 ICK._CKGEN._MEMGTP.BFEED NRET VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._CKGEN._MEMGTP.I234.MXPA2 ICK._CKGEN._MEMGTP.BFEED
+  ICK._CKGEN._MEMGTP.NFEED VDDPE VNWC pfet L=0.016U NF=1 NFIN=5 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN._MEMGTP.I28.MXNOE ICK._CKGEN._MEMGTP.NCEDFT_LAT
+  ICK._CKGEN._MEMGTP.NCLK ICK._CKGEN._MEMGTP.NCEDFT VPW lvtnfet L=0.016U NF=1
+  NFIN=9 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._CKGEN._MEMGTP.I28.MXPOEN ICK._CKGEN._MEMGTP.NCEDFT_LAT
+  ICK._CKGEN._MEMGTP.BCLK ICK._CKGEN._MEMGTP.NCEDFT VNWC lvtpfet L=0.016U
+  NF=1 NFIN=12 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._CKGEN._MEMGTP.I29.MXNA1 ICK._CKGEN._MEMGTP.I29.N1 ICK._CKGEN._MEMGTP.CTR
+  VSS VPW lvtnfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN._MEMGTP.I29.MXNOE ICK._CKGEN._MEMGTP.NCEDFT_LAT
+  ICK._CKGEN._MEMGTP.BCLK ICK._CKGEN._MEMGTP.I29.N1 VPW lvtnfet L=0.016U NF=1
+  NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._CKGEN._MEMGTP.I29.MXPA1 ICK._CKGEN._MEMGTP.I29.P1 ICK._CKGEN._MEMGTP.CTR
+  VDDPE VNWC lvtpfet L=0.016U NF=1 NFIN=7 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN._MEMGTP.I29.MXPOEN ICK._CKGEN._MEMGTP.NCEDFT_LAT
+  ICK._CKGEN._MEMGTP.NCLK ICK._CKGEN._MEMGTP.I29.P1 VNWC lvtpfet L=0.016U
+  NF=1 NFIN=7 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._CKGEN._MEMGTP.I30.MXNA1 ICK._CKGEN._MEMGTP.BCLK ICK._CKGEN._MEMGTP.NCLK
+  VSS VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN._MEMGTP.I30.MXPA1 ICK._CKGEN._MEMGTP.BCLK ICK._CKGEN._MEMGTP.NCLK
+  VDDPE VNWC pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN._MEMGTP.I31.MXNA1 ICK._CKGEN._MEMGTP.NCLK CLK_INT VSS VPW nfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._CKGEN._MEMGTP.I31.MXPA1 ICK._CKGEN._MEMGTP.NCLK CLK_INT VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._CKGEN._MEMGTP.I32.MXNA1 ICK._CKGEN._MEMGTP.NFEED ICK._CKGEN._MEMGTP.FEED
+  VSSE VPW nfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN._MEMGTP.I32.MXPA1 ICK._CKGEN._MEMGTP.NFEED ICK._CKGEN._MEMGTP.FEED
+  VDDPE VNWC pfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN._MEMGTP.I37.MXN8 ICK._CKGEN._MEMGTP.CTR
+  ICK._CKGEN._MEMGTP.NCEDFT_LAT VSSE VPW nfet L=0.016U NF=4 NFIN=5 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN._MEMGTP.I37.MXN9 ICK._CKGEN._MEMGTP.CTR ICK._CKGEN._MEMGTP.BFEED
+  VSSE VPW nfet L=0.016U NF=4 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN._MEMGTP.I37.MXP1 ICK._CKGEN._MEMGTP.CTR
+  ICK._CKGEN._MEMGTP.NCEDFT_LAT ICK._CKGEN._MEMGTP.I37.NET21 VNWC pfet
+  L=0.016U NF=1 NFIN=10 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._CKGEN._MEMGTP.I37.MXP10 ICK._CKGEN._MEMGTP.I37.NET05
+  ICK._CKGEN._MEMGTP.BFEED VDDPE VNWC pfet L=0.016U NF=1 NFIN=10 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN._MEMGTP.I37.MXP11 ICK._CKGEN._MEMGTP.I37.NET04
+  ICK._CKGEN._MEMGTP.BFEED VDDPE VNWC pfet L=0.016U NF=1 NFIN=10 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN._MEMGTP.I37.MXP12 ICK._CKGEN._MEMGTP.CTR
+  ICK._CKGEN._MEMGTP.NCEDFT_LAT ICK._CKGEN._MEMGTP.I37.NET04 VNWC pfet
+  L=0.016U NF=1 NFIN=10 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._CKGEN._MEMGTP.I37.MXP7 ICK._CKGEN._MEMGTP.I37.NET21
+  ICK._CKGEN._MEMGTP.BFEED VDDPE VNWC pfet L=0.016U NF=1 NFIN=10 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN._MEMGTP.I37.MXP9 ICK._CKGEN._MEMGTP.CTR
+  ICK._CKGEN._MEMGTP.NCEDFT_LAT ICK._CKGEN._MEMGTP.I37.NET05 VNWC pfet
+  L=0.016U NF=1 NFIN=10 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._CKGEN._MEMGTP.I45.MXNA1 ICK._CKGEN._MEMGTP.NCEDFT BNKSEL
+  ICK._CKGEN._MEMGTP.I45.N1 VPW lvtnfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN._MEMGTP.I45.MXNA2 ICK._CKGEN._MEMGTP.I45.N1 CEDFT VSS VPW lvtnfet
+  L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._CKGEN._MEMGTP.I45.MXNAS1 ICK._CKGEN._MEMGTP.NCEDFT BNKSEL
+  ICK._CKGEN._MEMGTP.I45.N2 VPW lvtnfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN._MEMGTP.I45.MXNAS2 ICK._CKGEN._MEMGTP.I45.N2 CEDFT VSS VPW lvtnfet
+  L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._CKGEN._MEMGTP.I45.MXPA1 ICK._CKGEN._MEMGTP.NCEDFT BNKSEL VDDPE VNWC
+  lvtpfet L=0.016U NF=1 NFIN=12 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN._MEMGTP.I45.MXPA2 ICK._CKGEN._MEMGTP.NCEDFT CEDFT VDDPE VNWC
+  lvtpfet L=0.016U NF=1 NFIN=12 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN._MEMGTP.I6.MXNA1 GTP ICK._CKGEN.NGTP VSSE VPW nfet L=0.016U NF=8
+  NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._CKGEN._MEMGTP.I6.MXPA1 GTP ICK._CKGEN.NGTP VDDPE VNWC pfet L=0.016U NF=8
+  NFIN=11 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._CKGEN._MEMGTP.I68.MXNA1 ICK._CKGEN._MEMGTP.FEED ICK._CKGEN.NGTP VSSE VPW
+  nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN._MEMGTP.I68.MXPA1 ICK._CKGEN._MEMGTP.FEED ICK._CKGEN.NGTP VDDPE
+  VNWC pfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN._MEMGTP.MXN0 ICK._CKGEN.NGTP CLK_INT ICK._CKGEN._MEMGTP.NET36 VPW
+  nfet L=0.016U NF=13 NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN._MEMGTP.MXN1 ICK._CKGEN._MEMGTP.NET36 ICK._CKGEN._MEMGTP.CTR VSSE
+  VPW nfet L=0.016U NF=4 NFIN=26 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN._MEMGTP.MXN7 ICK._CKGEN._MEMGTP.NET35 ICK._CKGEN._MEMGTP.FEED VSSE
+  VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN._MEMGTP.MXN8 ICK._CKGEN.NGTP ICK._CKGEN.RESET
+  ICK._CKGEN._MEMGTP.NET35 VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN._MEMGTP.MXP1 ICK._CKGEN.NGTP ICK._CKGEN.RESET VDDPE VNWC pfet
+  L=0.016U NF=9 NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._CKGEN._MEMGTP.MXP2 ICK._CKGEN._MEMGTP.NET13 ICK._CKGEN._MEMGTP.CTR VDDPE
+  VNWC pfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._CKGEN._MEMGTP.MXP3 ICK._CKGEN._MEMGTP.NET13 CLK_INT VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._CKGEN._MEMGTP.MXP5 ICK._CKGEN.NGTP ICK._CKGEN._MEMGTP.FEED
+  ICK._CKGEN._MEMGTP.NET13 VNWC pfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._DFTRAMBYP_LAT.I47.MXNA1 ICK._DFTRAMBYP_LAT.ND DFTRAMBYP VSS VPW nfet
+  L=0.016U NF=2 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._DFTRAMBYP_LAT.I47.MXPA1 ICK._DFTRAMBYP_LAT.ND DFTRAMBYP VDDPE VNWC pfet
+  L=0.016U NF=2 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._DFTRAMBYP_LAT.I48.MXNOE INDFT_P2 NCLK ICK._DFTRAMBYP_LAT.ND VPW nfet
+  L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._DFTRAMBYP_LAT.I48.MXPOEN INDFT_P2 BCLK ICK._DFTRAMBYP_LAT.ND VNWC pfet
+  L=0.016U NF=1 NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._DFTRAMBYP_LAT.I50.MXNA1 ICK.DFT_P2 INDFT_P2 VSS VPW nfet L=0.016U NF=1
+  NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._DFTRAMBYP_LAT.I50.MXPA1 ICK.DFT_P2 INDFT_P2 VDDPE VNWC pfet L=0.016U
+  NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._DFTRAMBYP_LAT.I55.MXNA1 ICK._DFTRAMBYP_LAT.I55.N1 ICK.DFT_P2 VSS VPW
+  nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._DFTRAMBYP_LAT.I55.MXNOE INDFT_P2 BCLK ICK._DFTRAMBYP_LAT.I55.N1 VPW nfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._DFTRAMBYP_LAT.I55.MXPA1 ICK._DFTRAMBYP_LAT.I55.P1 ICK.DFT_P2 VDDPE VNWC
+  pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._DFTRAMBYP_LAT.I55.MXPOEN INDFT_P2 NCLK ICK._DFTRAMBYP_LAT.I55.P1 VNWC
+  pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._DFTRAMBYP_LAT.MXP0 INDFT_P2 BCLK ICK._DFTRAMBYP_LAT.ND VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._GWEN_LAT.I48.MXNOE ICK.IGWE_P2 NCLK NGWEN VPW nfet L=0.016U NF=1 NFIN=8
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._GWEN_LAT.I48.MXPOEN ICK.IGWE_P2 BCLK NGWEN VNWC pfet L=0.016U NF=1
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._GWEN_LAT.I50.MXNA1 GWEN_P2 ICK.IGWE_P2 VSS VPW nfet L=0.016U NF=2 NFIN=5
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._GWEN_LAT.I50.MXPA1 GWEN_P2 ICK.IGWE_P2 VDDPE VNWC pfet L=0.016U NF=3
+  NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._GWEN_LAT.I55.MXNA1 ICK._GWEN_LAT.I55.N1 GWEN_P2 VSS VPW nfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._GWEN_LAT.I55.MXNOE ICK.IGWE_P2 BCLK ICK._GWEN_LAT.I55.N1 VPW nfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._GWEN_LAT.I55.MXPA1 ICK._GWEN_LAT.I55.P1 GWEN_P2 VDDPE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._GWEN_LAT.I55.MXPOEN ICK.IGWE_P2 NCLK ICK._GWEN_LAT.I55.P1 VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._GWEN_LAT.MXP0 ICK.IGWE_P2 BCLK NGWEN VNWC pfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._NACT_LOGIC_CC.I0.MXNA1 ICK.NRET_R NACT_CC_IN_TOP VSSE VPW nfet L=0.016U
+  NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._NACT_LOGIC_CC.I0.MXNA2 ICK.NRET_R IRETC VSSE VPW nfet L=0.016U NF=1
+  NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._NACT_LOGIC_CC.I0.MXPA1 ICK.NRET_R NACT_CC_IN_TOP
+  ICK._NACT_LOGIC_CC.I0.P1 VNWC pfet L=0.016U NF=1 NFIN=9 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._NACT_LOGIC_CC.I0.MXPA2 ICK._NACT_LOGIC_CC.I0.P1 IRETC VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=9 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._NACT_LOGIC_CC.I1.MXNA1 NACT_CC_TOP_R ICK.NRET_R VSSE VPW nfet L=0.016U
+  NF=2 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._NACT_LOGIC_CC.I1.MXPA1 NACT_CC_TOP_R ICK.NRET_R VDDPE VNWC pfet L=0.016U
+  NF=3 NFIN=7 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._NACT_LOGIC_CC.I263.MXNA1 NACT_CC_TOP_L ICK.NRET_L VSSE VPW nfet L=0.016U
+  NF=4 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._NACT_LOGIC_CC.I263.MXPA1 NACT_CC_TOP_L ICK.NRET_L VDDPE VNWC pfet
+  L=0.016U NF=4 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._NACT_LOGIC_CC.I264.MXNA1 ICK.ACT_CC_TOP NACT_CC_TURN_TOP_L VSSE VPW nfet
+  L=0.016U NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._NACT_LOGIC_CC.I264.MXPA1 ICK.ACT_CC_TOP NACT_CC_TURN_TOP_L VDDPE VNWC
+  pfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._NACT_LOGIC_CC.I4.MXNA1 ICK.NRET_L NACT_CC_IN_TOP VSSE VPW nfet L=0.016U
+  NF=2 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._NACT_LOGIC_CC.I4.MXNA2 ICK.NRET_L IRETC VSSE VPW nfet L=0.016U NF=2
+  NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._NACT_LOGIC_CC.I4.MXP5 ICK.NRET_L NACT_CC_IN_TOP ICK._NACT_LOGIC_CC.I4.P1
+  VNWC pfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._NACT_LOGIC_CC.I4.MXP6 ICK.NRET_L NACT_CC_IN_TOP ICK._NACT_LOGIC_CC.I4.P2
+  VNWC pfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._NACT_LOGIC_CC.I4.MXP8 ICK._NACT_LOGIC_CC.I4.P1 IRETC VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._NACT_LOGIC_CC.I4.MXP9 ICK._NACT_LOGIC_CC.I4.P2 IRETC VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._NACT_LOGIC_CC.I7.MXNA1 NACT_CC_TOP_R_FAST ICK.NRET_R VSSE VPW nfet
+  L=0.016U NF=2 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._NACT_LOGIC_CC.I7.MXPA1 NACT_CC_TOP_R_FAST ICK.NRET_R VDDPE VNWC pfet
+  L=0.016U NF=3 NFIN=7 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._NACT_LOGIC_CC.I8.MXNA1 NACT_CC_TOP_L_FAST ICK.NRET_L VSSE VPW nfet
+  L=0.016U NF=4 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._NACT_LOGIC_CC.I8.MXPA1 NACT_CC_TOP_L_FAST ICK.NRET_L VDDPE VNWC pfet
+  L=0.016U NF=4 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._RDT_LAT.I47.MXNA1 ICK._RDT_LAT.ND RDT VSS VPW nfet L=0.016U NF=2 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._RDT_LAT.I47.MXPA1 ICK._RDT_LAT.ND RDT VDDPE VNWC pfet L=0.016U NF=2
+  NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._RDT_LAT.I48.MXNOE ICK.NRDT_P2 NCLK ICK._RDT_LAT.ND VPW nfet L=0.016U
+  NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._RDT_LAT.I48.MXPOEN ICK.NRDT_P2 BCLK ICK._RDT_LAT.ND VNWC pfet L=0.016U
+  NF=1 NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._RDT_LAT.I50.MXNA1 ICK.RDT_P2 ICK.NRDT_P2 VSS VPW nfet L=0.016U NF=1
+  NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._RDT_LAT.I50.MXPA1 ICK.RDT_P2 ICK.NRDT_P2 VDDPE VNWC pfet L=0.016U NF=1
+  NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._RDT_LAT.I55.MXNA1 ICK._RDT_LAT.I55.N1 ICK.RDT_P2 VSS VPW nfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._RDT_LAT.I55.MXNOE ICK.NRDT_P2 BCLK ICK._RDT_LAT.I55.N1 VPW nfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._RDT_LAT.I55.MXPA1 ICK._RDT_LAT.I55.P1 ICK.RDT_P2 VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._RDT_LAT.I55.MXPOEN ICK.NRDT_P2 NCLK ICK._RDT_LAT.I55.P1 VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._SENSE.DELAY.MXN3 ICK._SENSE.GTPDLY ICK._SENSE.DELAY.NDIN
+  ICK._SENSE.DELAY.N1 VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._SENSE.DELAY.MXN4 ICK._SENSE.DELAY.NDIN ICK._SENSE.IGTPDLY VSSE VPW nfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._SENSE.DELAY.MXN9 ICK._SENSE.DELAY.N1 ICK._SENSE.DELAY.NDIN VSSE VPW nfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._SENSE.DELAY.MXP0 ICK._SENSE.GTPDLY ICK._SENSE.DELAY.NDIN VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._SENSE.DELAY.MXP2 ICK._SENSE.DELAY.P1 ICK._SENSE.IGTPDLY VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._SENSE.DELAY.MXP4 ICK._SENSE.DELAY.NDIN ICK._SENSE.IGTPDLY
+  ICK._SENSE.DELAY.P1 VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._SENSE.DELAY1.MXN3 ICK._SENSE.IGTPDLY ICK._SENSE.DELAY1.NDIN
+  ICK._SENSE.DELAY1.N1 VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._SENSE.DELAY1.MXN4 ICK._SENSE.DELAY1.NDIN GTPDLY_IN VSSE VPW nfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._SENSE.DELAY1.MXN9 ICK._SENSE.DELAY1.N1 ICK._SENSE.DELAY1.NDIN VSSE VPW
+  nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._SENSE.DELAY1.MXP0 ICK._SENSE.IGTPDLY ICK._SENSE.DELAY1.NDIN VDDPE VNWC
+  pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._SENSE.DELAY1.MXP2 ICK._SENSE.DELAY1.P1 GTPDLY_IN VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._SENSE.DELAY1.MXP4 ICK._SENSE.DELAY1.NDIN GTPDLY_IN ICK._SENSE.DELAY1.P1
+  VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._SENSE.I10.MXNA1 ICK._SENSE.ISAE_R ICK._SENSE.MASK_R VSSE VPW nfet
+  L=0.016U NF=2 NFIN=9 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._SENSE.I10.MXNA2 ICK._SENSE.ISAE_R ICK.NSETSA VSSE VPW nfet L=0.016U NF=2
+  NFIN=9 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._SENSE.I10.MXPA1 ICK._SENSE.ISAE_R ICK._SENSE.MASK_R ICK._SENSE.I10.P1
+  VNWC pfet L=0.016U NF=2 NFIN=17 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._SENSE.I10.MXPA2 ICK._SENSE.I10.P1 ICK.NSETSA VDDPE VNWC pfet L=0.016U
+  NF=2 NFIN=17 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._SENSE.I14.MXNA1 SAEDLY SAEDLY_IN VSSE VPW lvtnfet L=0.016U NF=6 NFIN=5
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._SENSE.I14.MXPA1 SAEDLY SAEDLY_IN VDDPE VNWC pfet L=0.016U NF=4 NFIN=6
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._SENSE.I23.MXNA1 ISAEDLY SAEDLY ICK._SENSE.I23.N1 VPW nfet L=0.016U NF=1
+  NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._SENSE.I23.MXNA2 ICK._SENSE.I23.N1 SAEDLY_TURN VSSE VPW nfet L=0.016U
+  NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._SENSE.I23.MXPA1 ISAEDLY SAEDLY VDDPE VNWC pfet L=0.016U NF=1 NFIN=5
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._SENSE.I23.MXPA2 ISAEDLY SAEDLY_TURN VDDPE VNWC pfet L=0.016U NF=1 NFIN=5
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._SENSE.I239.MXNA1 ICK._SENSE.SETSA_L ICK.NSETSA VSS VPW nfet L=0.016U
+  NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._SENSE.I239.MXPA1 ICK._SENSE.SETSA_L ICK.NSETSA VDDPE VNWC pfet L=0.016U
+  NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._SENSE.I26.MXNA1 NGTPEMAS CK_EMAS_320 VSSE VPW nfet L=0.016U NF=1 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._SENSE.I26.MXNAS1 NGTPEMAS ICK._SENSE.GTPDLY ICK._SENSE.I26.N2 VPW nfet
+  L=0.016U NF=1 NFIN=7 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._SENSE.I26.MXNAS2 ICK._SENSE.I26.N2 EMAS_P2 VSSE VPW nfet L=0.016U NF=1
+  NFIN=7 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._SENSE.I26.MXP3 NGTPEMAS CK_EMAS_320 ICK._SENSE.I26.NET13 VNWC pfet
+  L=0.016U NF=1 NFIN=11 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._SENSE.I26.MXPA1 ICK._SENSE.I26.NET13 ICK._SENSE.GTPDLY VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=11 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._SENSE.I26.MXPA2 ICK._SENSE.I26.NET13 EMAS_P2 VDDPE VNWC pfet L=0.016U
+  NF=1 NFIN=11 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._SENSE.I272.MXNA1 ICK._SENSE.ISAE_L ICK._SENSE.MASK_L VSSE VPW nfet
+  L=0.016U NF=2 NFIN=9 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._SENSE.I272.MXNA2 ICK._SENSE.ISAE_L ICK.NSETSA VSSE VPW nfet L=0.016U
+  NF=2 NFIN=9 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._SENSE.I272.MXPA1 ICK._SENSE.ISAE_L ICK._SENSE.MASK_L ICK._SENSE.I272.P1
+  VNWC pfet L=0.016U NF=2 NFIN=17 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._SENSE.I272.MXPA2 ICK._SENSE.I272.P1 ICK.NSETSA VDDPE VNWC pfet L=0.016U
+  NF=2 NFIN=17 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._SENSE.I60.MXNA1 NSAE_L ICK._SENSE.ISAE_L VSSE VPW nfet L=0.016U NF=5
+  NFIN=16 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._SENSE.I60.MXPA1 NSAE_L ICK._SENSE.ISAE_L VDDPE VNWC pfet L=0.016U NF=4
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._SENSE.I7.MXNA1 NSAE_R ICK._SENSE.ISAE_R VSSE VPW nfet L=0.016U NF=5
+  NFIN=16 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._SENSE.I7.MXPA1 NSAE_R ICK._SENSE.ISAE_R VDDPE VNWC pfet L=0.016U NF=4
+  NFIN=14 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._SENSE.I9.MXNA1 ICK._SENSE.SETSA_R ICK.NSETSA VSS VPW nfet L=0.016U NF=1
+  NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._SENSE.I9.MXPA1 ICK._SENSE.SETSA_R ICK.NSETSA VDDPE VNWC pfet L=0.016U
+  NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._SENSE._BMASK_SETSA_LAT_L.I48.MXNOE ICK._SENSE.MASK_L ICK.NSETSA
+  ICK.BMASK[0] VPW nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._SENSE._BMASK_SETSA_LAT_L.I48.MXPOEN ICK._SENSE.MASK_L ICK._SENSE.SETSA_L
+  ICK.BMASK[0] VNWC pfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._SENSE._BMASK_SETSA_LAT_L.I50.MXNA1 ICK._SENSE.NET014 ICK._SENSE.MASK_L
+  VSS VPW nfet L=0.016U NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._SENSE._BMASK_SETSA_LAT_L.I50.MXPA1 ICK._SENSE.NET014 ICK._SENSE.MASK_L
+  VDDPE VNWC pfet L=0.016U NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._SENSE._BMASK_SETSA_LAT_L.I55.MXNA1 ICK._SENSE._BMASK_SETSA_LAT_L.I55.N1
+  ICK._SENSE.NET014 VSS VPW nfet L=0.016U NF=1 NFIN=4 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._SENSE._BMASK_SETSA_LAT_L.I55.MXNOE ICK._SENSE.MASK_L ICK._SENSE.SETSA_L
+  ICK._SENSE._BMASK_SETSA_LAT_L.I55.N1 VPW nfet L=0.016U NF=1 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._SENSE._BMASK_SETSA_LAT_L.I55.MXPA1 ICK._SENSE._BMASK_SETSA_LAT_L.I55.P1
+  ICK._SENSE.NET014 VDDPE VNWC pfet L=0.016U NF=1 NFIN=4 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._SENSE._BMASK_SETSA_LAT_L.I55.MXPOEN ICK._SENSE.MASK_L ICK.NSETSA
+  ICK._SENSE._BMASK_SETSA_LAT_L.I55.P1 VNWC pfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._SENSE._BMASK_SETSA_LAT_R.I48.MXNOE ICK._SENSE.MASK_R ICK.NSETSA
+  ICK.BMASK[1] VPW nfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._SENSE._BMASK_SETSA_LAT_R.I48.MXPOEN ICK._SENSE.MASK_R ICK._SENSE.SETSA_R
+  ICK.BMASK[1] VNWC pfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._SENSE._BMASK_SETSA_LAT_R.I50.MXNA1 ICK._SENSE.NET013 ICK._SENSE.MASK_R
+  VSS VPW nfet L=0.016U NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._SENSE._BMASK_SETSA_LAT_R.I50.MXPA1 ICK._SENSE.NET013 ICK._SENSE.MASK_R
+  VDDPE VNWC pfet L=0.016U NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._SENSE._BMASK_SETSA_LAT_R.I55.MXNA1 ICK._SENSE._BMASK_SETSA_LAT_R.I55.N1
+  ICK._SENSE.NET013 VSS VPW nfet L=0.016U NF=1 NFIN=4 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._SENSE._BMASK_SETSA_LAT_R.I55.MXNOE ICK._SENSE.MASK_R ICK._SENSE.SETSA_R
+  ICK._SENSE._BMASK_SETSA_LAT_R.I55.N1 VPW nfet L=0.016U NF=1 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._SENSE._BMASK_SETSA_LAT_R.I55.MXPA1 ICK._SENSE._BMASK_SETSA_LAT_R.I55.P1
+  ICK._SENSE.NET013 VDDPE VNWC pfet L=0.016U NF=1 NFIN=4 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._SENSE._BMASK_SETSA_LAT_R.I55.MXPOEN ICK._SENSE.MASK_R ICK.NSETSA
+  ICK._SENSE._BMASK_SETSA_LAT_R.I55.P1 VNWC pfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._WRITE.I50.MXNA1 ICK._WRITE.I50.N1 ICK._WRITE.INWTDFT VSS VPW nfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._WRITE.I50.MXNOE ICK._WRITE.WTDFT_LAT ICK._WRITE.INWTDFT
+  ICK._WRITE.I50.N1 VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._WRITE.I50.MXPA1 ICK._WRITE.I50.P1 ICK._WRITE.INWTDFT VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._WRITE.I50.MXPOEN ICK._WRITE.WTDFT_LAT ICK._WRITE.INWTDFT
+  ICK._WRITE.I50.P1 VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._WRITE.I68.MXNA1 NWTDFT ICK._WRITE.WTDFT_LAT VSS VPW nfet L=0.016U NF=4
+  NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._WRITE.I68.MXPA1 NWTDFT ICK._WRITE.WTDFT_LAT VDDPE VNWC pfet L=0.016U
+  NF=4 NFIN=11 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._WRITE.I72.MXNA1 ICK._WRITE.I72.N1 ICK._WRITE.IWTDFT VSS VPW nfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._WRITE.I72.MXNOE ICK._WRITE.IINWTDFT ICK._WRITE.IWTDFT ICK._WRITE.I72.N1
+  VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._WRITE.I72.MXPA1 ICK._WRITE.I72.P1 ICK._WRITE.IWTDFT VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._WRITE.I72.MXPOEN ICK._WRITE.IINWTDFT ICK._WRITE.IWTDFT ICK._WRITE.I72.P1
+  VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._WRITE.I76.MXNA1 ICK._WRITE.IWTDFT NDFT_P2 ICK._WRITE.I76.N1 VPW nfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._WRITE.I76.MXNA2 ICK._WRITE.I76.N1 NWR_THRU VSS VPW nfet L=0.016U NF=1
+  NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._WRITE.I76.MXPA1 ICK._WRITE.IWTDFT NDFT_P2 VDDPE VNWC pfet L=0.016U NF=1
+  NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._WRITE.I76.MXPA2 ICK._WRITE.IWTDFT NWR_THRU VDDPE VNWC pfet L=0.016U NF=1
+  NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._WRITE.I77.MXNA1 ICK._WRITE.I77.N1 ICK._WRITE.IINWTDFT VSS VPW nfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._WRITE.I77.MXNOE ICK._WRITE.IWTDFT_LAT ICK._WRITE.IINWTDFT
+  ICK._WRITE.I77.N1 VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._WRITE.I77.MXPA1 ICK._WRITE.I77.P1 ICK._WRITE.IINWTDFT VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._WRITE.I77.MXPOEN ICK._WRITE.IWTDFT_LAT ICK._WRITE.IINWTDFT
+  ICK._WRITE.I77.P1 VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._WRITE.I78.MXNA1 ICK._WRITE.I78.N1 ICK._WRITE.IWTDFT_LAT VSS VPW nfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._WRITE.I78.MXNOE ICK._WRITE.INWTDFT ICK._WRITE.IWTDFT_LAT
+  ICK._WRITE.I78.N1 VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._WRITE.I78.MXPA1 ICK._WRITE.I78.P1 ICK._WRITE.IWTDFT_LAT VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._WRITE.I78.MXPOEN ICK._WRITE.INWTDFT ICK._WRITE.IWTDFT_LAT
+  ICK._WRITE.I78.P1 VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._WRITE.MXN0 ICK.NWCLK0_L GTP ICK._WRITE.NET55 VPW nfet L=0.016U NF=1
+  NFIN=10 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._WRITE.MXN1 IWCLK1_L ICK.NWCLK1_L VSS VPW nfet L=0.014U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._WRITE.MXN10 IWCLK1_R ICK.NWCLK1_R VSS VPW nfet L=0.014U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._WRITE.MXN11 ICK.NWCLK1_R GTP ICK._WRITE.NET054 VPW nfet L=0.016U NF=1
+  NFIN=10 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._WRITE.MXN12 IWCLK1_R ICK.NWCLK1_R VSS VPW nfet L=0.014U NF=2 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._WRITE.MXN13 IWCLK0_R ICK.NWCLK0_R VSS VPW nfet L=0.014U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._WRITE.MXN14 ICK._WRITE.NET053 NMASK[1] VSS VPW nfet L=0.016U NF=1
+  NFIN=10 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._WRITE.MXN15 ICK._WRITE.NET052 ICK.IWEN0 ICK._WRITE.NET053 VPW nfet
+  L=0.016U NF=1 NFIN=10 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._WRITE.MXN16 ICK.NWCLK0_R GTP ICK._WRITE.NET052 VPW nfet L=0.016U NF=1
+  NFIN=10 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._WRITE.MXN17 IWCLK0_R ICK.NWCLK0_R VSS VPW nfet L=0.014U NF=2 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._WRITE.MXN2 IWCLK0_L ICK.NWCLK0_L VSS VPW nfet L=0.014U NF=2 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._WRITE.MXN3 ICK._WRITE.NET55 ICK.IWEN0 ICK._WRITE.NET54 VPW nfet L=0.016U
+  NF=1 NFIN=10 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._WRITE.MXN4 ICK._WRITE.NET54 NMASK[0] VSS VPW nfet L=0.016U NF=1 NFIN=10
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._WRITE.MXN5 ICK._WRITE.NET035 NMASK[0] VSS VPW nfet L=0.016U NF=1 NFIN=10
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._WRITE.MXN6 ICK._WRITE.NET034 ICK.IWEN1 ICK._WRITE.NET035 VPW nfet
+  L=0.016U NF=1 NFIN=10 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._WRITE.MXN7 ICK.NWCLK1_L GTP ICK._WRITE.NET034 VPW nfet L=0.016U NF=1
+  NFIN=10 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._WRITE.MXN8 ICK._WRITE.NET054 ICK.IWEN1 ICK._WRITE.NET055 VPW nfet
+  L=0.016U NF=1 NFIN=10 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._WRITE.MXN9 ICK._WRITE.NET055 NMASK[1] VSS VPW nfet L=0.016U NF=1 NFIN=10
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._WRITE.MXNIWCLK0 IWCLK0_L ICK.NWCLK0_L VSS VPW nfet L=0.014U NF=1 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._WRITE.MXNIWCLK1 IWCLK1_L ICK.NWCLK1_L VSS VPW nfet L=0.014U NF=2 NFIN=17
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._WRITE.MXP0 ICK.NWCLK0_L GTP VDDPE VNWC pfet L=0.016U NF=1 NFIN=6
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._WRITE.MXP1 IWCLK1_L ICK.NWCLK1_L VDDPE VNWC pfet L=0.014U NF=1 NFIN=18
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._WRITE.MXP10 ICK.NWCLK1_R NMASK[1] VDDPE VNWC pfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._WRITE.MXP11 ICK.NWCLK1_R ICK.IWEN1 VDDPE VNWC pfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._WRITE.MXP12 IWCLK1_R ICK.NWCLK1_R VDDPE VNWC pfet L=0.014U NF=2 NFIN=18
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._WRITE.MXP13 IWCLK0_R ICK.NWCLK0_R VDDPE VNWC pfet L=0.014U NF=1 NFIN=18
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._WRITE.MXP14 ICK.NWCLK0_R NMASK[1] VDDPE VNWC pfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._WRITE.MXP15 ICK.NWCLK0_R GTP VDDPE VNWC pfet L=0.016U NF=1 NFIN=6
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._WRITE.MXP16 ICK.NWCLK0_R ICK.IWEN0 VDDPE VNWC pfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._WRITE.MXP17 IWCLK0_R ICK.NWCLK0_R VDDPE VNWC pfet L=0.014U NF=2 NFIN=18
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._WRITE.MXP2 IWCLK0_L ICK.NWCLK0_L VDDPE VNWC pfet L=0.014U NF=2 NFIN=18
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._WRITE.MXP3 ICK.NWCLK0_L ICK.IWEN0 VDDPE VNWC pfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._WRITE.MXP4 ICK.NWCLK0_L NMASK[0] VDDPE VNWC pfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._WRITE.MXP5 ICK.NWCLK1_L GTP VDDPE VNWC pfet L=0.016U NF=1 NFIN=6
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._WRITE.MXP6 ICK.NWCLK1_L NMASK[0] VDDPE VNWC pfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._WRITE.MXP7 ICK.NWCLK1_L ICK.IWEN1 VDDPE VNWC pfet L=0.016U NF=1 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._WRITE.MXP8 IWCLK1_R ICK.NWCLK1_R VDDPE VNWC pfet L=0.014U NF=1 NFIN=18
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._WRITE.MXP9 ICK.NWCLK1_R GTP VDDPE VNWC pfet L=0.016U NF=1 NFIN=6
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._WRITE.MXPIWCLK0 IWCLK0_L ICK.NWCLK0_L VDDPE VNWC pfet L=0.014U NF=1
+  NFIN=18 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._WRITE.MXPIWCLK1 IWCLK1_L ICK.NWCLK1_L VDDPE VNWC pfet L=0.014U NF=2
+  NFIN=18 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._YDEC.I10_0.MXNA1 ICK._YDEC.YSEL[0] A_P2[1] VSS VPW nfet L=0.016U NF=1
+  NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._YDEC.I10_0.MXNA2 ICK._YDEC.YSEL[0] A_P2[0] VSS VPW nfet L=0.016U NF=1
+  NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._YDEC.I10_0.MXPA1 ICK._YDEC.YSEL[0] A_P2[1] ICK._YDEC.I10_0.P1 VNWC pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC.I10_0.MXPA2 ICK._YDEC.I10_0.P1 A_P2[0] VDDPE VNWC pfet L=0.016U
+  NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._YDEC.I10_1.MXNA1 ICK._YDEC.YSEL[1] A_P2[1] VSS VPW nfet L=0.016U NF=1
+  NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._YDEC.I10_1.MXNA2 ICK._YDEC.YSEL[1] NA_P2[0] VSS VPW nfet L=0.016U NF=1
+  NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._YDEC.I10_1.MXPA1 ICK._YDEC.YSEL[1] A_P2[1] ICK._YDEC.I10_1.P1 VNWC pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC.I10_1.MXPA2 ICK._YDEC.I10_1.P1 NA_P2[0] VDDPE VNWC pfet L=0.016U
+  NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._YDEC.I10_2.MXNA1 ICK._YDEC.YSEL[2] NA_P2[1] VSS VPW nfet L=0.016U NF=1
+  NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._YDEC.I10_2.MXNA2 ICK._YDEC.YSEL[2] A_P2[0] VSS VPW nfet L=0.016U NF=1
+  NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._YDEC.I10_2.MXPA1 ICK._YDEC.YSEL[2] NA_P2[1] ICK._YDEC.I10_2.P1 VNWC pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC.I10_2.MXPA2 ICK._YDEC.I10_2.P1 A_P2[0] VDDPE VNWC pfet L=0.016U
+  NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._YDEC.I10_3.MXNA1 ICK._YDEC.YSEL[3] NA_P2[1] VSS VPW nfet L=0.016U NF=1
+  NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._YDEC.I10_3.MXNA2 ICK._YDEC.YSEL[3] NA_P2[0] VSS VPW nfet L=0.016U NF=1
+  NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._YDEC.I10_3.MXPA1 ICK._YDEC.YSEL[3] NA_P2[1] ICK._YDEC.I10_3.P1 VNWC pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC.I10_3.MXPA2 ICK._YDEC.I10_3.P1 NA_P2[0] VDDPE VNWC pfet L=0.016U
+  NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._YDEC.I31.MXNA1 ICK._YDEC.NRET IRETC VSSE VPW nfet L=0.016U NF=2 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC.I31.MXPA1 ICK._YDEC.NRET IRETC VDDCE VNWC pfet L=0.016U NF=2 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC.I7.MXNA1 ICK._YDEC.WR ICK.NTOP_BANK_P2 VSS VPW nfet L=0.016U NF=1
+  NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._YDEC.I7.MXNA2 ICK._YDEC.WR GWEN_P2 VSS VPW nfet L=0.016U NF=1 NFIN=5
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC.I7.MXPA1 ICK._YDEC.WR ICK.NTOP_BANK_P2 ICK._YDEC.I7.P1 VNWC pfet
+  L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC.I7.MXPA2 ICK._YDEC.I7.P1 GWEN_P2 VDDPE VNWC pfet L=0.016U NF=1
+  NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._YDEC.I8.MXNA1 ICK._YDEC.RD ICK.NTOP_BANK_P2 VSS VPW nfet L=0.016U NF=1
+  NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._YDEC.I8.MXNA2 ICK._YDEC.RD GWE VSS VPW nfet L=0.016U NF=1 NFIN=5
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC.I8.MXPA1 ICK._YDEC.RD ICK.NTOP_BANK_P2 ICK._YDEC.I8.P1 VNWC pfet
+  L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC.I8.MXPA2 ICK._YDEC.I8.P1 GWE VDDPE VNWC pfet L=0.016U NF=1 NFIN=8
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC.MXN3 ICK._YDEC.WN2 ICK._YDEC.NRET VSSE VPW nfet L=0.016U NF=5
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._YDEC._RMUX_0.I39.MXNA1 TOP_NYR0 ICK._YDEC._RMUX_0.IYP VSSE VPW nfet
+  L=0.016U NF=4 NFIN=14 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC._RMUX_0.I39.MXPA1 TOP_NYR0 ICK._YDEC._RMUX_0.IYP VDDPE VNWC pfet
+  L=0.016U NF=4 NFIN=16 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC._RMUX_0.MXN0 ICK._YDEC._RMUX_0.INYP ICK._YDEC.YSEL[0] ICK._YDEC.RN1
+  VPW nfet L=0.016U NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._RMUX_0.MXN1 ICK._YDEC._RMUX_0.N2 ICK._YDEC.RD VSS VPW nfet
+  L=0.016U NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC._RMUX_0.MXN2 ICK._YDEC.RN1 GTP ICK._YDEC._RMUX_0.N2 VPW nfet
+  L=0.016U NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC._RMUX_0.MXN3 ICK._YDEC._RMUX_0.IYP ICK._YDEC._RMUX_0.INYP VSSE VPW
+  nfet L=0.016U NF=4 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._RMUX_0.MXP0 ICK._YDEC._RMUX_0.INYP ICK._YDEC.YSEL[0] VDDPE VNWC
+  pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._RMUX_0.MXP1 ICK._YDEC._RMUX_0.INYP ICK._YDEC.RD VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC._RMUX_0.MXP2 ICK._YDEC._RMUX_0.INYP GTP VDDPE VNWC pfet L=0.016U
+  NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._YDEC._RMUX_0.MXP3 ICK._YDEC._RMUX_0.IYP ICK._YDEC._RMUX_0.INYP VDDPE
+  VNWC pfet L=0.016U NF=4 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._RMUX_1.I39.MXNA1 TOP_NYR1 ICK._YDEC._RMUX_1.IYP VSSE VPW nfet
+  L=0.016U NF=4 NFIN=14 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC._RMUX_1.I39.MXPA1 TOP_NYR1 ICK._YDEC._RMUX_1.IYP VDDPE VNWC pfet
+  L=0.016U NF=4 NFIN=16 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC._RMUX_1.MXN0 ICK._YDEC._RMUX_1.INYP ICK._YDEC.YSEL[1] ICK._YDEC.RN1
+  VPW nfet L=0.016U NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._RMUX_1.MXN1 ICK._YDEC._RMUX_1.N2 ICK._YDEC.RD VSS VPW nfet
+  L=0.016U NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC._RMUX_1.MXN2 ICK._YDEC.RN1 GTP ICK._YDEC._RMUX_1.N2 VPW nfet
+  L=0.016U NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC._RMUX_1.MXN3 ICK._YDEC._RMUX_1.IYP ICK._YDEC._RMUX_1.INYP VSSE VPW
+  nfet L=0.016U NF=4 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._RMUX_1.MXP0 ICK._YDEC._RMUX_1.INYP ICK._YDEC.YSEL[1] VDDPE VNWC
+  pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._RMUX_1.MXP1 ICK._YDEC._RMUX_1.INYP ICK._YDEC.RD VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC._RMUX_1.MXP2 ICK._YDEC._RMUX_1.INYP GTP VDDPE VNWC pfet L=0.016U
+  NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._YDEC._RMUX_1.MXP3 ICK._YDEC._RMUX_1.IYP ICK._YDEC._RMUX_1.INYP VDDPE
+  VNWC pfet L=0.016U NF=4 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._RMUX_2.I39.MXNA1 TOP_NYR2 ICK._YDEC._RMUX_2.IYP VSSE VPW nfet
+  L=0.016U NF=4 NFIN=14 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC._RMUX_2.I39.MXPA1 TOP_NYR2 ICK._YDEC._RMUX_2.IYP VDDPE VNWC pfet
+  L=0.016U NF=4 NFIN=16 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC._RMUX_2.MXN0 ICK._YDEC._RMUX_2.INYP ICK._YDEC.YSEL[2] ICK._YDEC.RN1
+  VPW nfet L=0.016U NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._RMUX_2.MXN1 ICK._YDEC._RMUX_2.N2 ICK._YDEC.RD VSS VPW nfet
+  L=0.016U NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC._RMUX_2.MXN2 ICK._YDEC.RN1 GTP ICK._YDEC._RMUX_2.N2 VPW nfet
+  L=0.016U NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC._RMUX_2.MXN3 ICK._YDEC._RMUX_2.IYP ICK._YDEC._RMUX_2.INYP VSSE VPW
+  nfet L=0.016U NF=4 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._RMUX_2.MXP0 ICK._YDEC._RMUX_2.INYP ICK._YDEC.YSEL[2] VDDPE VNWC
+  pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._RMUX_2.MXP1 ICK._YDEC._RMUX_2.INYP ICK._YDEC.RD VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC._RMUX_2.MXP2 ICK._YDEC._RMUX_2.INYP GTP VDDPE VNWC pfet L=0.016U
+  NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._YDEC._RMUX_2.MXP3 ICK._YDEC._RMUX_2.IYP ICK._YDEC._RMUX_2.INYP VDDPE
+  VNWC pfet L=0.016U NF=4 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._RMUX_3.I39.MXNA1 TOP_NYR3 ICK._YDEC._RMUX_3.IYP VSSE VPW nfet
+  L=0.016U NF=4 NFIN=14 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC._RMUX_3.I39.MXPA1 TOP_NYR3 ICK._YDEC._RMUX_3.IYP VDDPE VNWC pfet
+  L=0.016U NF=4 NFIN=16 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC._RMUX_3.MXN0 ICK._YDEC._RMUX_3.INYP ICK._YDEC.YSEL[3] ICK._YDEC.RN1
+  VPW nfet L=0.016U NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._RMUX_3.MXN1 ICK._YDEC._RMUX_3.N2 ICK._YDEC.RD VSS VPW nfet
+  L=0.016U NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC._RMUX_3.MXN2 ICK._YDEC.RN1 GTP ICK._YDEC._RMUX_3.N2 VPW nfet
+  L=0.016U NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC._RMUX_3.MXN3 ICK._YDEC._RMUX_3.IYP ICK._YDEC._RMUX_3.INYP VSSE VPW
+  nfet L=0.016U NF=4 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._RMUX_3.MXP0 ICK._YDEC._RMUX_3.INYP ICK._YDEC.YSEL[3] VDDPE VNWC
+  pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._RMUX_3.MXP1 ICK._YDEC._RMUX_3.INYP ICK._YDEC.RD VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC._RMUX_3.MXP2 ICK._YDEC._RMUX_3.INYP GTP VDDPE VNWC pfet L=0.016U
+  NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._YDEC._RMUX_3.MXP3 ICK._YDEC._RMUX_3.IYP ICK._YDEC._RMUX_3.INYP VDDPE
+  VNWC pfet L=0.016U NF=4 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_0.I39.MXNA1 TOP_YW0 ICK._YDEC._WMUX_0.NYP VSSE VPW nfet
+  L=0.016U NF=4 NFIN=9 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_0.I39.MXPA1 TOP_YW0 ICK._YDEC._WMUX_0.NYP VDDCE VNWC pfet
+  L=0.016U NF=4 NFIN=16 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_0.I56.MXNA1 ICK._YDEC._WMUX_0.IYP ICK._YDEC._WMUX_0.INYP
+  ICK._YDEC._WMUX_0.I56.N1 VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_0.I56.MXNA2 ICK._YDEC._WMUX_0.I56.N1 ICK._YDEC._WMUX_0.IINYP
+  VSSE VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_0.I56.MXPA1 ICK._YDEC._WMUX_0.IYP ICK._YDEC._WMUX_0.INYP
+  VDDPE VNWC pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_0.I56.MXPA2 ICK._YDEC._WMUX_0.IYP ICK._YDEC._WMUX_0.IINYP
+  VDDPE VNWC pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_0.MXN0 ICK._YDEC._WMUX_0.INYP ICK._YDEC.YSEL[0] ICK._YDEC.WN1
+  VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_0.MXN1 ICK._YDEC._WMUX_0.NET33 ICK._YDEC.WR VSS VPW nfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_0.MXN2 ICK._YDEC.WN1 GTP ICK._YDEC._WMUX_0.NET33 VPW nfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_0.MXN3 ICK._YDEC._WMUX_0.NYP ICK._YDEC._WMUX_0.IYP
+  ICK._YDEC.WN2 VPW nfet L=0.016U NF=4 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_0.MXP0 ICK._YDEC._WMUX_0.INYP ICK._YDEC.YSEL[0] VDDPE VNWC
+  pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_0.MXP1 ICK._YDEC._WMUX_0.INYP ICK._YDEC.WR VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_0.MXP2 ICK._YDEC._WMUX_0.INYP GTP VDDPE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._YDEC._WMUX_0.MXP3 ICK._YDEC._WMUX_0.NYP ICK._YDEC._WMUX_0.IYP VDDCE VNWC
+  pfet L=0.016U NF=4 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_0.MXP4 ICK._YDEC._WMUX_0.NYP ICK._YDEC.NRET VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_0._YWDLY0.MXN0 ICK._YDEC._WMUX_0._YWDLY0.N1
+  ICK._YDEC._WMUX_0.INYP VSSE VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_0._YWDLY0.MXN1 ICK._YDEC._WMUX_0.IINYP
+  ICK._YDEC._WMUX_0._YWDLY0.NDIN VSSE VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_0._YWDLY0.MXP1 ICK._YDEC._WMUX_0._YWDLY0.NDIN
+  ICK._YDEC._WMUX_0.INYP VDDPE VNWC pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_0._YWDLY0.MXP2 ICK._YDEC._WMUX_0._YWDLY0.P1
+  ICK._YDEC._WMUX_0._YWDLY0.NDIN VDDPE VNWC pfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_0._YWDLY0.MXP3 ICK._YDEC._WMUX_0.IINYP
+  ICK._YDEC._WMUX_0._YWDLY0.NDIN ICK._YDEC._WMUX_0._YWDLY0.P1 VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_0._YWDLY0.MXP4 ICK._YDEC._WMUX_0._YWDLY0.NDIN
+  ICK._YDEC._WMUX_0.INYP ICK._YDEC._WMUX_0._YWDLY0.N1 VPW nfet L=0.016U NF=1
+  NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._YDEC._WMUX_1.I39.MXNA1 TOP_YW1 ICK._YDEC._WMUX_1.NYP VSSE VPW nfet
+  L=0.016U NF=4 NFIN=9 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_1.I39.MXPA1 TOP_YW1 ICK._YDEC._WMUX_1.NYP VDDCE VNWC pfet
+  L=0.016U NF=4 NFIN=16 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_1.I56.MXNA1 ICK._YDEC._WMUX_1.IYP ICK._YDEC._WMUX_1.INYP
+  ICK._YDEC._WMUX_1.I56.N1 VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_1.I56.MXNA2 ICK._YDEC._WMUX_1.I56.N1 ICK._YDEC._WMUX_1.IINYP
+  VSSE VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_1.I56.MXPA1 ICK._YDEC._WMUX_1.IYP ICK._YDEC._WMUX_1.INYP
+  VDDPE VNWC pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_1.I56.MXPA2 ICK._YDEC._WMUX_1.IYP ICK._YDEC._WMUX_1.IINYP
+  VDDPE VNWC pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_1.MXN0 ICK._YDEC._WMUX_1.INYP ICK._YDEC.YSEL[1] ICK._YDEC.WN1
+  VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_1.MXN1 ICK._YDEC._WMUX_1.NET33 ICK._YDEC.WR VSS VPW nfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_1.MXN2 ICK._YDEC.WN1 GTP ICK._YDEC._WMUX_1.NET33 VPW nfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_1.MXN3 ICK._YDEC._WMUX_1.NYP ICK._YDEC._WMUX_1.IYP
+  ICK._YDEC.WN2 VPW nfet L=0.016U NF=4 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_1.MXP0 ICK._YDEC._WMUX_1.INYP ICK._YDEC.YSEL[1] VDDPE VNWC
+  pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_1.MXP1 ICK._YDEC._WMUX_1.INYP ICK._YDEC.WR VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_1.MXP2 ICK._YDEC._WMUX_1.INYP GTP VDDPE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._YDEC._WMUX_1.MXP3 ICK._YDEC._WMUX_1.NYP ICK._YDEC._WMUX_1.IYP VDDCE VNWC
+  pfet L=0.016U NF=4 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_1.MXP4 ICK._YDEC._WMUX_1.NYP ICK._YDEC.NRET VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_1._YWDLY0.MXN0 ICK._YDEC._WMUX_1._YWDLY0.N1
+  ICK._YDEC._WMUX_1.INYP VSSE VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_1._YWDLY0.MXN1 ICK._YDEC._WMUX_1.IINYP
+  ICK._YDEC._WMUX_1._YWDLY0.NDIN VSSE VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_1._YWDLY0.MXP1 ICK._YDEC._WMUX_1._YWDLY0.NDIN
+  ICK._YDEC._WMUX_1.INYP VDDPE VNWC pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_1._YWDLY0.MXP2 ICK._YDEC._WMUX_1._YWDLY0.P1
+  ICK._YDEC._WMUX_1._YWDLY0.NDIN VDDPE VNWC pfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_1._YWDLY0.MXP3 ICK._YDEC._WMUX_1.IINYP
+  ICK._YDEC._WMUX_1._YWDLY0.NDIN ICK._YDEC._WMUX_1._YWDLY0.P1 VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_1._YWDLY0.MXP4 ICK._YDEC._WMUX_1._YWDLY0.NDIN
+  ICK._YDEC._WMUX_1.INYP ICK._YDEC._WMUX_1._YWDLY0.N1 VPW nfet L=0.016U NF=1
+  NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._YDEC._WMUX_2.I39.MXNA1 TOP_YW2 ICK._YDEC._WMUX_2.NYP VSSE VPW nfet
+  L=0.016U NF=4 NFIN=9 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_2.I39.MXPA1 TOP_YW2 ICK._YDEC._WMUX_2.NYP VDDCE VNWC pfet
+  L=0.016U NF=4 NFIN=16 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_2.I56.MXNA1 ICK._YDEC._WMUX_2.IYP ICK._YDEC._WMUX_2.INYP
+  ICK._YDEC._WMUX_2.I56.N1 VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_2.I56.MXNA2 ICK._YDEC._WMUX_2.I56.N1 ICK._YDEC._WMUX_2.IINYP
+  VSSE VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_2.I56.MXPA1 ICK._YDEC._WMUX_2.IYP ICK._YDEC._WMUX_2.INYP
+  VDDPE VNWC pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_2.I56.MXPA2 ICK._YDEC._WMUX_2.IYP ICK._YDEC._WMUX_2.IINYP
+  VDDPE VNWC pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_2.MXN0 ICK._YDEC._WMUX_2.INYP ICK._YDEC.YSEL[2] ICK._YDEC.WN1
+  VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_2.MXN1 ICK._YDEC._WMUX_2.NET33 ICK._YDEC.WR VSS VPW nfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_2.MXN2 ICK._YDEC.WN1 GTP ICK._YDEC._WMUX_2.NET33 VPW nfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_2.MXN3 ICK._YDEC._WMUX_2.NYP ICK._YDEC._WMUX_2.IYP
+  ICK._YDEC.WN2 VPW nfet L=0.016U NF=4 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_2.MXP0 ICK._YDEC._WMUX_2.INYP ICK._YDEC.YSEL[2] VDDPE VNWC
+  pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_2.MXP1 ICK._YDEC._WMUX_2.INYP ICK._YDEC.WR VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_2.MXP2 ICK._YDEC._WMUX_2.INYP GTP VDDPE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._YDEC._WMUX_2.MXP3 ICK._YDEC._WMUX_2.NYP ICK._YDEC._WMUX_2.IYP VDDCE VNWC
+  pfet L=0.016U NF=4 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_2.MXP4 ICK._YDEC._WMUX_2.NYP ICK._YDEC.NRET VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_2._YWDLY0.MXN0 ICK._YDEC._WMUX_2._YWDLY0.N1
+  ICK._YDEC._WMUX_2.INYP VSSE VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_2._YWDLY0.MXN1 ICK._YDEC._WMUX_2.IINYP
+  ICK._YDEC._WMUX_2._YWDLY0.NDIN VSSE VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_2._YWDLY0.MXP1 ICK._YDEC._WMUX_2._YWDLY0.NDIN
+  ICK._YDEC._WMUX_2.INYP VDDPE VNWC pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_2._YWDLY0.MXP2 ICK._YDEC._WMUX_2._YWDLY0.P1
+  ICK._YDEC._WMUX_2._YWDLY0.NDIN VDDPE VNWC pfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_2._YWDLY0.MXP3 ICK._YDEC._WMUX_2.IINYP
+  ICK._YDEC._WMUX_2._YWDLY0.NDIN ICK._YDEC._WMUX_2._YWDLY0.P1 VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_2._YWDLY0.MXP4 ICK._YDEC._WMUX_2._YWDLY0.NDIN
+  ICK._YDEC._WMUX_2.INYP ICK._YDEC._WMUX_2._YWDLY0.N1 VPW nfet L=0.016U NF=1
+  NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._YDEC._WMUX_3.I39.MXNA1 TOP_YW3 ICK._YDEC._WMUX_3.NYP VSSE VPW nfet
+  L=0.016U NF=4 NFIN=9 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_3.I39.MXPA1 TOP_YW3 ICK._YDEC._WMUX_3.NYP VDDCE VNWC pfet
+  L=0.016U NF=4 NFIN=16 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_3.I56.MXNA1 ICK._YDEC._WMUX_3.IYP ICK._YDEC._WMUX_3.INYP
+  ICK._YDEC._WMUX_3.I56.N1 VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_3.I56.MXNA2 ICK._YDEC._WMUX_3.I56.N1 ICK._YDEC._WMUX_3.IINYP
+  VSSE VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_3.I56.MXPA1 ICK._YDEC._WMUX_3.IYP ICK._YDEC._WMUX_3.INYP
+  VDDPE VNWC pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_3.I56.MXPA2 ICK._YDEC._WMUX_3.IYP ICK._YDEC._WMUX_3.IINYP
+  VDDPE VNWC pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_3.MXN0 ICK._YDEC._WMUX_3.INYP ICK._YDEC.YSEL[3] ICK._YDEC.WN1
+  VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_3.MXN1 ICK._YDEC._WMUX_3.NET33 ICK._YDEC.WR VSS VPW nfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_3.MXN2 ICK._YDEC.WN1 GTP ICK._YDEC._WMUX_3.NET33 VPW nfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_3.MXN3 ICK._YDEC._WMUX_3.NYP ICK._YDEC._WMUX_3.IYP
+  ICK._YDEC.WN2 VPW nfet L=0.016U NF=4 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_3.MXP0 ICK._YDEC._WMUX_3.INYP ICK._YDEC.YSEL[3] VDDPE VNWC
+  pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_3.MXP1 ICK._YDEC._WMUX_3.INYP ICK._YDEC.WR VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_3.MXP2 ICK._YDEC._WMUX_3.INYP GTP VDDPE VNWC pfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK._YDEC._WMUX_3.MXP3 ICK._YDEC._WMUX_3.NYP ICK._YDEC._WMUX_3.IYP VDDCE VNWC
+  pfet L=0.016U NF=4 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_3.MXP4 ICK._YDEC._WMUX_3.NYP ICK._YDEC.NRET VDDCE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_3._YWDLY0.MXN0 ICK._YDEC._WMUX_3._YWDLY0.N1
+  ICK._YDEC._WMUX_3.INYP VSSE VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_3._YWDLY0.MXN1 ICK._YDEC._WMUX_3.IINYP
+  ICK._YDEC._WMUX_3._YWDLY0.NDIN VSSE VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_3._YWDLY0.MXP1 ICK._YDEC._WMUX_3._YWDLY0.NDIN
+  ICK._YDEC._WMUX_3.INYP VDDPE VNWC pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_3._YWDLY0.MXP2 ICK._YDEC._WMUX_3._YWDLY0.P1
+  ICK._YDEC._WMUX_3._YWDLY0.NDIN VDDPE VNWC pfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_3._YWDLY0.MXP3 ICK._YDEC._WMUX_3.IINYP
+  ICK._YDEC._WMUX_3._YWDLY0.NDIN ICK._YDEC._WMUX_3._YWDLY0.P1 VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK._YDEC._WMUX_3._YWDLY0.MXP4 ICK._YDEC._WMUX_3._YWDLY0.NDIN
+  ICK._YDEC._WMUX_3.INYP ICK._YDEC._WMUX_3._YWDLY0.N1 VPW nfet L=0.016U NF=1
+  NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK_BOT.I262.MXNA1 ICK_BOT.NBLPRECLK GTP ICK_BOT.I262.N1 VPW nfet L=0.016U
+  NF=2 NFIN=10 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK_BOT.I262.MXNA2 ICK_BOT.I262.N1 NRDT_RD VSS VPW nfet L=0.016U NF=2 NFIN=10
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT.I262.MXPA1 ICK_BOT.NBLPRECLK GTP VDDPE VNWC pfet L=0.016U NF=2 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT.I262.MXPA2 ICK_BOT.NBLPRECLK NRDT_RD VDDPE VNWC pfet L=0.016U NF=2
+  NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK_BOT.I264.MXNA1 BOT_NLA_P2[0] ICK_BOT.NBOT_BANK_P2 VSS VPW nfet L=0.016U
+  NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK_BOT.I264.MXNA2 BOT_NLA_P2[0] A_P2[3] VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT.I264.MXPA1 BOT_NLA_P2[0] ICK_BOT.NBOT_BANK_P2 ICK_BOT.I264.P1 VNWC
+  pfet L=0.016U NF=1 NFIN=9 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT.I264.MXPA2 ICK_BOT.I264.P1 A_P2[3] VDDPE VNWC pfet L=0.016U NF=1
+  NFIN=9 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK_BOT.I272.MXNA1 BOT_LA_P2[0] ICK_BOT.NBOT_BANK_P2 VSS VPW nfet L=0.016U
+  NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK_BOT.I272.MXNA2 BOT_LA_P2[0] NA_P2[3] VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT.I272.MXPA1 BOT_LA_P2[0] ICK_BOT.NBOT_BANK_P2 ICK_BOT.I272.P1 VNWC
+  pfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT.I272.MXPA2 ICK_BOT.I272.P1 NA_P2[3] VDDPE VNWC pfet L=0.016U NF=1
+  NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK_BOT.I56.MXNA1 ICK_BOT.NBOT_BANK_P2 BOT_BANK_P2 ICK_BOT.I56.N1 VPW nfet
+  L=0.016U NF=2 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK_BOT.I56.MXNA2 ICK_BOT.I56.N1 INDFT_P2 VSS VPW nfet L=0.016U NF=2 NFIN=8
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT.I56.MXPA1 ICK_BOT.NBOT_BANK_P2 BOT_BANK_P2 VDDPE VNWC pfet L=0.016U
+  NF=1 NFIN=9 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK_BOT.I56.MXPA2 ICK_BOT.NBOT_BANK_P2 INDFT_P2 VDDPE VNWC pfet L=0.016U NF=1
+  NFIN=9 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK_BOT._BLPRECH.I29.MXNA1 BOT_BLPRECH_L ICK_BOT._BLPRECH.NBLPRECH_L VSSE VPW
+  nfet L=0.016U NF=7 NFIN=7 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._BLPRECH.I29.MXPA1 BOT_BLPRECH_L ICK_BOT._BLPRECH.NBLPRECH_L VDDPE
+  VNWC pfet L=0.016U NF=6 NFIN=7 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._BLPRECH.I36.MXNA1 BOT_BLPRECH_R ICK_BOT._BLPRECH.NBLPRECH_R VSSE VPW
+  nfet L=0.016U NF=7 NFIN=7 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._BLPRECH.I36.MXPA1 BOT_BLPRECH_R ICK_BOT._BLPRECH.NBLPRECH_R VDDPE
+  VNWC pfet L=0.016U NF=6 NFIN=7 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._BLPRECH.I82.MXNA1 ICK_BOT._BLPRECH.YR012 BOT_NYR2
+  ICK_BOT._BLPRECH.I82.N2 VPW nfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._BLPRECH.I82.MXNA2 ICK_BOT._BLPRECH.I82.N2 BOT_NYR0
+  ICK_BOT._BLPRECH.I82.N1 VPW nfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._BLPRECH.I82.MXNA3 ICK_BOT._BLPRECH.I82.N1 BOT_NYR1 VSS VPW nfet
+  L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK_BOT._BLPRECH.I82.MXPA1 ICK_BOT._BLPRECH.YR012 BOT_NYR2 VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK_BOT._BLPRECH.I82.MXPA2 ICK_BOT._BLPRECH.YR012 BOT_NYR0 VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK_BOT._BLPRECH.I82.MXPA3 ICK_BOT._BLPRECH.YR012 BOT_NYR1 VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK_BOT._BLPRECH.I83.MXNA1 ICK_BOT._BLPRECH.YR3 ICK_BOT.NBLPRECLK
+  ICK_BOT._BLPRECH.I83.N1 VPW nfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._BLPRECH.I83.MXNA2 ICK_BOT._BLPRECH.I83.N1 BOT_NYR3 VSS VPW nfet
+  L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK_BOT._BLPRECH.I83.MXPA1 ICK_BOT._BLPRECH.YR3 ICK_BOT.NBLPRECLK VDDPE VNWC
+  pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._BLPRECH.I83.MXPA2 ICK_BOT._BLPRECH.YR3 BOT_NYR3 VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK_BOT._BLPRECH.I93.MXN3 ICK_BOT._BLPRECH.NBLPRECH_R ICK_BOT._BLPRECH.DGTP
+  ICK_BOT._BLPRECH.I93.N4 VPW nfet L=0.016U NF=1 NFIN=12 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._BLPRECH.I93.MXN4 ICK_BOT._BLPRECH.I93.N4 ICK_BOT.NBLPRECLK
+  ICK_BOT._BLPRECH.I93.N3 VPW nfet L=0.016U NF=1 NFIN=12 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._BLPRECH.I93.MXN5 ICK_BOT._BLPRECH.I93.N3 ICK_BOT.NRET_R VSS VPW nfet
+  L=0.016U NF=1 NFIN=12 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK_BOT._BLPRECH.I93.MXNA1 ICK_BOT._BLPRECH.NBLPRECH_R ICK_BOT._BLPRECH.DGTP
+  ICK_BOT._BLPRECH.I93.N2 VPW nfet L=0.016U NF=1 NFIN=12 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._BLPRECH.I93.MXNA2 ICK_BOT._BLPRECH.I93.N2 ICK_BOT.NBLPRECLK
+  ICK_BOT._BLPRECH.I93.N1 VPW nfet L=0.016U NF=1 NFIN=12 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._BLPRECH.I93.MXNA3 ICK_BOT._BLPRECH.I93.N1 ICK_BOT.NRET_R VSS VPW
+  nfet L=0.016U NF=1 NFIN=12 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._BLPRECH.I93.MXPA1 ICK_BOT._BLPRECH.NBLPRECH_R ICK_BOT._BLPRECH.DGTP
+  VDDPE VNWC pfet L=0.016U NF=2 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._BLPRECH.I93.MXPA2 ICK_BOT._BLPRECH.NBLPRECH_R ICK_BOT.NBLPRECLK
+  VDDPE VNWC pfet L=0.016U NF=2 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._BLPRECH.I93.MXPA3 ICK_BOT._BLPRECH.NBLPRECH_R ICK_BOT.NRET_R VDDPE
+  VNWC pfet L=0.016U NF=2 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._BLPRECH.I95.MXN3 ICK_BOT._BLPRECH.NBLPRECH_L ICK_BOT._BLPRECH.DGTP
+  ICK_BOT._BLPRECH.I95.N4 VPW nfet L=0.016U NF=1 NFIN=12 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._BLPRECH.I95.MXN4 ICK_BOT._BLPRECH.I95.N4 ICK_BOT.NBLPRECLK
+  ICK_BOT._BLPRECH.I95.N3 VPW nfet L=0.016U NF=1 NFIN=12 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._BLPRECH.I95.MXN5 ICK_BOT._BLPRECH.I95.N3 ICK_BOT.NRET_L VSS VPW nfet
+  L=0.016U NF=1 NFIN=12 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK_BOT._BLPRECH.I95.MXNA1 ICK_BOT._BLPRECH.NBLPRECH_L ICK_BOT._BLPRECH.DGTP
+  ICK_BOT._BLPRECH.I95.N2 VPW nfet L=0.016U NF=1 NFIN=12 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._BLPRECH.I95.MXNA2 ICK_BOT._BLPRECH.I95.N2 ICK_BOT.NBLPRECLK
+  ICK_BOT._BLPRECH.I95.N1 VPW nfet L=0.016U NF=1 NFIN=12 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._BLPRECH.I95.MXNA3 ICK_BOT._BLPRECH.I95.N1 ICK_BOT.NRET_L VSS VPW
+  nfet L=0.016U NF=1 NFIN=12 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._BLPRECH.I95.MXPA1 ICK_BOT._BLPRECH.NBLPRECH_L ICK_BOT._BLPRECH.DGTP
+  VDDPE VNWC pfet L=0.016U NF=2 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._BLPRECH.I95.MXPA2 ICK_BOT._BLPRECH.NBLPRECH_L ICK_BOT.NBLPRECLK
+  VDDPE VNWC pfet L=0.016U NF=2 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._BLPRECH.I95.MXPA3 ICK_BOT._BLPRECH.NBLPRECH_L ICK_BOT.NRET_L VDDPE
+  VNWC pfet L=0.016U NF=2 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._BLPRECH.I98.MXN0 ICK_BOT._BLPRECH.DGTP ICK_BOT._BLPRECH.YR3 VSS VPW
+  nfet L=0.016U NF=2 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._BLPRECH.I98.MXN1 ICK_BOT._BLPRECH.DGTP ICK_BOT._BLPRECH.YR012 VSS
+  VPW nfet L=0.016U NF=2 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._BLPRECH.I98.MXP10 ICK_BOT._BLPRECH.I98.P2 ICK_BOT._BLPRECH.YR012
+  VDDPE VNWC pfet L=0.016U NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._BLPRECH.I98.MXP11 ICK_BOT._BLPRECH.DGTP ICK_BOT._BLPRECH.YR3
+  ICK_BOT._BLPRECH.I98.P2 VNWC pfet L=0.016U NF=1 NFIN=4 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._BLPRECH.I98.MXP12 ICK_BOT._BLPRECH.DGTP ICK_BOT._BLPRECH.YR3
+  ICK_BOT._BLPRECH.I98.P1 VNWC pfet L=0.016U NF=1 NFIN=4 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._BLPRECH.I98.MXP9 ICK_BOT._BLPRECH.I98.P1 ICK_BOT._BLPRECH.YR012
+  VDDPE VNWC pfet L=0.016U NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._NACT_CC_LOGIC_CKBOT.I0.MXNA1 ICK_BOT.NRET_R NACT_CC_IN VSSE VPW nfet
+  L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK_BOT._NACT_CC_LOGIC_CKBOT.I0.MXNA2 ICK_BOT.NRET_R IRETC VSSE VPW nfet
+  L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK_BOT._NACT_CC_LOGIC_CKBOT.I0.MXPA1 ICK_BOT.NRET_R NACT_CC_IN
+  ICK_BOT._NACT_CC_LOGIC_CKBOT.I0.P1 VNWC pfet L=0.016U NF=1 NFIN=9 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._NACT_CC_LOGIC_CKBOT.I0.MXPA2 ICK_BOT._NACT_CC_LOGIC_CKBOT.I0.P1
+  IRETC VDDPE VNWC pfet L=0.016U NF=1 NFIN=9 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._NACT_CC_LOGIC_CKBOT.I1.MXNA1 NACT_CC_BOT_R ICK_BOT.NRET_R VSSE VPW
+  nfet L=0.016U NF=2 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._NACT_CC_LOGIC_CKBOT.I1.MXPA1 NACT_CC_BOT_R ICK_BOT.NRET_R VDDPE VNWC
+  pfet L=0.016U NF=3 NFIN=7 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._NACT_CC_LOGIC_CKBOT.I263.MXNA1 NACT_CC_BOT_L ICK_BOT.NRET_L VSSE VPW
+  nfet L=0.016U NF=4 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._NACT_CC_LOGIC_CKBOT.I263.MXPA1 NACT_CC_BOT_L ICK_BOT.NRET_L VDDPE
+  VNWC pfet L=0.016U NF=4 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._NACT_CC_LOGIC_CKBOT.I264.MXNA1 ACT_CC_MID NACT_CC_TURN_BOT_L VSSE
+  VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._NACT_CC_LOGIC_CKBOT.I264.MXPA1 ACT_CC_MID NACT_CC_TURN_BOT_L VDDPE
+  VNWC pfet L=0.016U NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._NACT_CC_LOGIC_CKBOT.I4.MXNA1 ICK_BOT.NRET_L NACT_CC_IN VSSE VPW nfet
+  L=0.016U NF=2 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK_BOT._NACT_CC_LOGIC_CKBOT.I4.MXNA2 ICK_BOT.NRET_L IRETC VSSE VPW nfet
+  L=0.016U NF=2 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK_BOT._NACT_CC_LOGIC_CKBOT.I4.MXP5 ICK_BOT.NRET_L NACT_CC_IN
+  ICK_BOT._NACT_CC_LOGIC_CKBOT.I4.P1 VNWC pfet L=0.016U NF=1 NFIN=5 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._NACT_CC_LOGIC_CKBOT.I4.MXP6 ICK_BOT.NRET_L NACT_CC_IN
+  ICK_BOT._NACT_CC_LOGIC_CKBOT.I4.P2 VNWC pfet L=0.016U NF=1 NFIN=5 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._NACT_CC_LOGIC_CKBOT.I4.MXP8 ICK_BOT._NACT_CC_LOGIC_CKBOT.I4.P1 IRETC
+  VDDPE VNWC pfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._NACT_CC_LOGIC_CKBOT.I4.MXP9 ICK_BOT._NACT_CC_LOGIC_CKBOT.I4.P2 IRETC
+  VDDPE VNWC pfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._NACT_CC_LOGIC_CKBOT.I7.MXNA1 NACT_CC_BOT_R_FAST ICK_BOT.NRET_R VSSE
+  VPW nfet L=0.016U NF=2 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._NACT_CC_LOGIC_CKBOT.I7.MXPA1 NACT_CC_BOT_R_FAST ICK_BOT.NRET_R VDDPE
+  VNWC pfet L=0.016U NF=3 NFIN=7 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._NACT_CC_LOGIC_CKBOT.I8.MXNA1 NACT_CC_BOT_L_FAST ICK_BOT.NRET_L VSSE
+  VPW nfet L=0.016U NF=4 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._NACT_CC_LOGIC_CKBOT.I8.MXPA1 NACT_CC_BOT_L_FAST ICK_BOT.NRET_L VDDPE
+  VNWC pfet L=0.016U NF=4 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC.I10_0.MXNA1 ICK_BOT._YDEC.YSEL[0] A_P2[1] VSS VPW nfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK_BOT._YDEC.I10_0.MXNA2 ICK_BOT._YDEC.YSEL[0] A_P2[0] VSS VPW nfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK_BOT._YDEC.I10_0.MXPA1 ICK_BOT._YDEC.YSEL[0] A_P2[1]
+  ICK_BOT._YDEC.I10_0.P1 VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC.I10_0.MXPA2 ICK_BOT._YDEC.I10_0.P1 A_P2[0] VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK_BOT._YDEC.I10_1.MXNA1 ICK_BOT._YDEC.YSEL[1] A_P2[1] VSS VPW nfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK_BOT._YDEC.I10_1.MXNA2 ICK_BOT._YDEC.YSEL[1] NA_P2[0] VSS VPW nfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK_BOT._YDEC.I10_1.MXPA1 ICK_BOT._YDEC.YSEL[1] A_P2[1]
+  ICK_BOT._YDEC.I10_1.P1 VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC.I10_1.MXPA2 ICK_BOT._YDEC.I10_1.P1 NA_P2[0] VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK_BOT._YDEC.I10_2.MXNA1 ICK_BOT._YDEC.YSEL[2] NA_P2[1] VSS VPW nfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK_BOT._YDEC.I10_2.MXNA2 ICK_BOT._YDEC.YSEL[2] A_P2[0] VSS VPW nfet L=0.016U
+  NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK_BOT._YDEC.I10_2.MXPA1 ICK_BOT._YDEC.YSEL[2] NA_P2[1]
+  ICK_BOT._YDEC.I10_2.P1 VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC.I10_2.MXPA2 ICK_BOT._YDEC.I10_2.P1 A_P2[0] VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK_BOT._YDEC.I10_3.MXNA1 ICK_BOT._YDEC.YSEL[3] NA_P2[1] VSS VPW nfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK_BOT._YDEC.I10_3.MXNA2 ICK_BOT._YDEC.YSEL[3] NA_P2[0] VSS VPW nfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK_BOT._YDEC.I10_3.MXPA1 ICK_BOT._YDEC.YSEL[3] NA_P2[1]
+  ICK_BOT._YDEC.I10_3.P1 VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC.I10_3.MXPA2 ICK_BOT._YDEC.I10_3.P1 NA_P2[0] VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK_BOT._YDEC.I31.MXNA1 ICK_BOT._YDEC.NRET IRETC VSSE VPW nfet L=0.016U NF=2
+  NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK_BOT._YDEC.I31.MXPA1 ICK_BOT._YDEC.NRET IRETC VDDCE VNWC pfet L=0.016U
+  NF=2 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK_BOT._YDEC.I7.MXNA1 ICK_BOT._YDEC.WR ICK_BOT.NBOT_BANK_P2 VSS VPW nfet
+  L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK_BOT._YDEC.I7.MXNA2 ICK_BOT._YDEC.WR GWEN_P2 VSS VPW nfet L=0.016U NF=1
+  NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK_BOT._YDEC.I7.MXPA1 ICK_BOT._YDEC.WR ICK_BOT.NBOT_BANK_P2
+  ICK_BOT._YDEC.I7.P1 VNWC pfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC.I7.MXPA2 ICK_BOT._YDEC.I7.P1 GWEN_P2 VDDPE VNWC pfet L=0.016U
+  NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK_BOT._YDEC.I8.MXNA1 ICK_BOT._YDEC.RD ICK_BOT.NBOT_BANK_P2 VSS VPW nfet
+  L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK_BOT._YDEC.I8.MXNA2 ICK_BOT._YDEC.RD GWE VSS VPW nfet L=0.016U NF=1 NFIN=5
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC.I8.MXPA1 ICK_BOT._YDEC.RD ICK_BOT.NBOT_BANK_P2
+  ICK_BOT._YDEC.I8.P1 VNWC pfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC.I8.MXPA2 ICK_BOT._YDEC.I8.P1 GWE VDDPE VNWC pfet L=0.016U NF=1
+  NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK_BOT._YDEC.MXN3 ICK_BOT._YDEC.WN2 ICK_BOT._YDEC.NRET VSSE VPW nfet
+  L=0.016U NF=5 NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK_BOT._YDEC._RMUX_0.I39.MXNA1 BOT_NYR0 ICK_BOT._YDEC._RMUX_0.IYP VSSE VPW
+  nfet L=0.016U NF=4 NFIN=14 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._RMUX_0.I39.MXPA1 BOT_NYR0 ICK_BOT._YDEC._RMUX_0.IYP VDDPE VNWC
+  pfet L=0.016U NF=4 NFIN=16 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._RMUX_0.MXN0 ICK_BOT._YDEC._RMUX_0.INYP ICK_BOT._YDEC.YSEL[0]
+  ICK_BOT._YDEC.RN1 VPW nfet L=0.016U NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._RMUX_0.MXN1 ICK_BOT._YDEC._RMUX_0.N2 ICK_BOT._YDEC.RD VSS VPW
+  nfet L=0.016U NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._RMUX_0.MXN2 ICK_BOT._YDEC.RN1 GTP ICK_BOT._YDEC._RMUX_0.N2 VPW
+  nfet L=0.016U NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._RMUX_0.MXN3 ICK_BOT._YDEC._RMUX_0.IYP
+  ICK_BOT._YDEC._RMUX_0.INYP VSSE VPW nfet L=0.016U NF=4 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._RMUX_0.MXP0 ICK_BOT._YDEC._RMUX_0.INYP ICK_BOT._YDEC.YSEL[0]
+  VDDPE VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._RMUX_0.MXP1 ICK_BOT._YDEC._RMUX_0.INYP ICK_BOT._YDEC.RD VDDPE
+  VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._RMUX_0.MXP2 ICK_BOT._YDEC._RMUX_0.INYP GTP VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK_BOT._YDEC._RMUX_0.MXP3 ICK_BOT._YDEC._RMUX_0.IYP
+  ICK_BOT._YDEC._RMUX_0.INYP VDDPE VNWC pfet L=0.016U NF=4 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._RMUX_1.I39.MXNA1 BOT_NYR1 ICK_BOT._YDEC._RMUX_1.IYP VSSE VPW
+  nfet L=0.016U NF=4 NFIN=14 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._RMUX_1.I39.MXPA1 BOT_NYR1 ICK_BOT._YDEC._RMUX_1.IYP VDDPE VNWC
+  pfet L=0.016U NF=4 NFIN=16 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._RMUX_1.MXN0 ICK_BOT._YDEC._RMUX_1.INYP ICK_BOT._YDEC.YSEL[1]
+  ICK_BOT._YDEC.RN1 VPW nfet L=0.016U NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._RMUX_1.MXN1 ICK_BOT._YDEC._RMUX_1.N2 ICK_BOT._YDEC.RD VSS VPW
+  nfet L=0.016U NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._RMUX_1.MXN2 ICK_BOT._YDEC.RN1 GTP ICK_BOT._YDEC._RMUX_1.N2 VPW
+  nfet L=0.016U NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._RMUX_1.MXN3 ICK_BOT._YDEC._RMUX_1.IYP
+  ICK_BOT._YDEC._RMUX_1.INYP VSSE VPW nfet L=0.016U NF=4 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._RMUX_1.MXP0 ICK_BOT._YDEC._RMUX_1.INYP ICK_BOT._YDEC.YSEL[1]
+  VDDPE VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._RMUX_1.MXP1 ICK_BOT._YDEC._RMUX_1.INYP ICK_BOT._YDEC.RD VDDPE
+  VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._RMUX_1.MXP2 ICK_BOT._YDEC._RMUX_1.INYP GTP VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK_BOT._YDEC._RMUX_1.MXP3 ICK_BOT._YDEC._RMUX_1.IYP
+  ICK_BOT._YDEC._RMUX_1.INYP VDDPE VNWC pfet L=0.016U NF=4 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._RMUX_2.I39.MXNA1 BOT_NYR2 ICK_BOT._YDEC._RMUX_2.IYP VSSE VPW
+  nfet L=0.016U NF=4 NFIN=14 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._RMUX_2.I39.MXPA1 BOT_NYR2 ICK_BOT._YDEC._RMUX_2.IYP VDDPE VNWC
+  pfet L=0.016U NF=4 NFIN=16 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._RMUX_2.MXN0 ICK_BOT._YDEC._RMUX_2.INYP ICK_BOT._YDEC.YSEL[2]
+  ICK_BOT._YDEC.RN1 VPW nfet L=0.016U NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._RMUX_2.MXN1 ICK_BOT._YDEC._RMUX_2.N2 ICK_BOT._YDEC.RD VSS VPW
+  nfet L=0.016U NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._RMUX_2.MXN2 ICK_BOT._YDEC.RN1 GTP ICK_BOT._YDEC._RMUX_2.N2 VPW
+  nfet L=0.016U NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._RMUX_2.MXN3 ICK_BOT._YDEC._RMUX_2.IYP
+  ICK_BOT._YDEC._RMUX_2.INYP VSSE VPW nfet L=0.016U NF=4 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._RMUX_2.MXP0 ICK_BOT._YDEC._RMUX_2.INYP ICK_BOT._YDEC.YSEL[2]
+  VDDPE VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._RMUX_2.MXP1 ICK_BOT._YDEC._RMUX_2.INYP ICK_BOT._YDEC.RD VDDPE
+  VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._RMUX_2.MXP2 ICK_BOT._YDEC._RMUX_2.INYP GTP VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK_BOT._YDEC._RMUX_2.MXP3 ICK_BOT._YDEC._RMUX_2.IYP
+  ICK_BOT._YDEC._RMUX_2.INYP VDDPE VNWC pfet L=0.016U NF=4 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._RMUX_3.I39.MXNA1 BOT_NYR3 ICK_BOT._YDEC._RMUX_3.IYP VSSE VPW
+  nfet L=0.016U NF=4 NFIN=14 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._RMUX_3.I39.MXPA1 BOT_NYR3 ICK_BOT._YDEC._RMUX_3.IYP VDDPE VNWC
+  pfet L=0.016U NF=4 NFIN=16 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._RMUX_3.MXN0 ICK_BOT._YDEC._RMUX_3.INYP ICK_BOT._YDEC.YSEL[3]
+  ICK_BOT._YDEC.RN1 VPW nfet L=0.016U NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._RMUX_3.MXN1 ICK_BOT._YDEC._RMUX_3.N2 ICK_BOT._YDEC.RD VSS VPW
+  nfet L=0.016U NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._RMUX_3.MXN2 ICK_BOT._YDEC.RN1 GTP ICK_BOT._YDEC._RMUX_3.N2 VPW
+  nfet L=0.016U NF=1 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._RMUX_3.MXN3 ICK_BOT._YDEC._RMUX_3.IYP
+  ICK_BOT._YDEC._RMUX_3.INYP VSSE VPW nfet L=0.016U NF=4 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._RMUX_3.MXP0 ICK_BOT._YDEC._RMUX_3.INYP ICK_BOT._YDEC.YSEL[3]
+  VDDPE VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._RMUX_3.MXP1 ICK_BOT._YDEC._RMUX_3.INYP ICK_BOT._YDEC.RD VDDPE
+  VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._RMUX_3.MXP2 ICK_BOT._YDEC._RMUX_3.INYP GTP VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK_BOT._YDEC._RMUX_3.MXP3 ICK_BOT._YDEC._RMUX_3.IYP
+  ICK_BOT._YDEC._RMUX_3.INYP VDDPE VNWC pfet L=0.016U NF=4 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_0.I39.MXNA1 BOT_YW0 ICK_BOT._YDEC._WMUX_0.NYP VSSE VPW
+  nfet L=0.016U NF=4 NFIN=9 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_0.I39.MXPA1 BOT_YW0 ICK_BOT._YDEC._WMUX_0.NYP VDDCE VNWC
+  pfet L=0.016U NF=4 NFIN=16 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_0.I56.MXNA1 ICK_BOT._YDEC._WMUX_0.IYP
+  ICK_BOT._YDEC._WMUX_0.INYP ICK_BOT._YDEC._WMUX_0.I56.N1 VPW nfet L=0.016U
+  NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK_BOT._YDEC._WMUX_0.I56.MXNA2 ICK_BOT._YDEC._WMUX_0.I56.N1
+  ICK_BOT._YDEC._WMUX_0.IINYP VSSE VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_0.I56.MXPA1 ICK_BOT._YDEC._WMUX_0.IYP
+  ICK_BOT._YDEC._WMUX_0.INYP VDDPE VNWC pfet L=0.016U NF=1 NFIN=2 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_0.I56.MXPA2 ICK_BOT._YDEC._WMUX_0.IYP
+  ICK_BOT._YDEC._WMUX_0.IINYP VDDPE VNWC pfet L=0.016U NF=1 NFIN=2 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_0.MXN0 ICK_BOT._YDEC._WMUX_0.INYP ICK_BOT._YDEC.YSEL[0]
+  ICK_BOT._YDEC.WN1 VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_0.MXN1 ICK_BOT._YDEC._WMUX_0.NET33 ICK_BOT._YDEC.WR VSS
+  VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_0.MXN2 ICK_BOT._YDEC.WN1 GTP ICK_BOT._YDEC._WMUX_0.NET33
+  VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_0.MXN3 ICK_BOT._YDEC._WMUX_0.NYP
+  ICK_BOT._YDEC._WMUX_0.IYP ICK_BOT._YDEC.WN2 VPW nfet L=0.016U NF=4 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_0.MXP0 ICK_BOT._YDEC._WMUX_0.INYP ICK_BOT._YDEC.YSEL[0]
+  VDDPE VNWC pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_0.MXP1 ICK_BOT._YDEC._WMUX_0.INYP ICK_BOT._YDEC.WR VDDPE
+  VNWC pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_0.MXP2 ICK_BOT._YDEC._WMUX_0.INYP GTP VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_0.MXP3 ICK_BOT._YDEC._WMUX_0.NYP
+  ICK_BOT._YDEC._WMUX_0.IYP VDDCE VNWC pfet L=0.016U NF=4 NFIN=2 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_0.MXP4 ICK_BOT._YDEC._WMUX_0.NYP ICK_BOT._YDEC.NRET VDDCE
+  VNWC pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_0._YWDLY0.MXN0 ICK_BOT._YDEC._WMUX_0._YWDLY0.N1
+  ICK_BOT._YDEC._WMUX_0.INYP VSSE VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_0._YWDLY0.MXN1 ICK_BOT._YDEC._WMUX_0.IINYP
+  ICK_BOT._YDEC._WMUX_0._YWDLY0.NDIN VSSE VPW nfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_0._YWDLY0.MXP1 ICK_BOT._YDEC._WMUX_0._YWDLY0.NDIN
+  ICK_BOT._YDEC._WMUX_0.INYP VDDPE VNWC pfet L=0.016U NF=1 NFIN=2 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_0._YWDLY0.MXP2 ICK_BOT._YDEC._WMUX_0._YWDLY0.P1
+  ICK_BOT._YDEC._WMUX_0._YWDLY0.NDIN VDDPE VNWC pfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_0._YWDLY0.MXP3 ICK_BOT._YDEC._WMUX_0.IINYP
+  ICK_BOT._YDEC._WMUX_0._YWDLY0.NDIN ICK_BOT._YDEC._WMUX_0._YWDLY0.P1 VNWC
+  pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_0._YWDLY0.MXP4 ICK_BOT._YDEC._WMUX_0._YWDLY0.NDIN
+  ICK_BOT._YDEC._WMUX_0.INYP ICK_BOT._YDEC._WMUX_0._YWDLY0.N1 VPW nfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_1.I39.MXNA1 BOT_YW1 ICK_BOT._YDEC._WMUX_1.NYP VSSE VPW
+  nfet L=0.016U NF=4 NFIN=9 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_1.I39.MXPA1 BOT_YW1 ICK_BOT._YDEC._WMUX_1.NYP VDDCE VNWC
+  pfet L=0.016U NF=4 NFIN=16 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_1.I56.MXNA1 ICK_BOT._YDEC._WMUX_1.IYP
+  ICK_BOT._YDEC._WMUX_1.INYP ICK_BOT._YDEC._WMUX_1.I56.N1 VPW nfet L=0.016U
+  NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK_BOT._YDEC._WMUX_1.I56.MXNA2 ICK_BOT._YDEC._WMUX_1.I56.N1
+  ICK_BOT._YDEC._WMUX_1.IINYP VSSE VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_1.I56.MXPA1 ICK_BOT._YDEC._WMUX_1.IYP
+  ICK_BOT._YDEC._WMUX_1.INYP VDDPE VNWC pfet L=0.016U NF=1 NFIN=2 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_1.I56.MXPA2 ICK_BOT._YDEC._WMUX_1.IYP
+  ICK_BOT._YDEC._WMUX_1.IINYP VDDPE VNWC pfet L=0.016U NF=1 NFIN=2 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_1.MXN0 ICK_BOT._YDEC._WMUX_1.INYP ICK_BOT._YDEC.YSEL[1]
+  ICK_BOT._YDEC.WN1 VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_1.MXN1 ICK_BOT._YDEC._WMUX_1.NET33 ICK_BOT._YDEC.WR VSS
+  VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_1.MXN2 ICK_BOT._YDEC.WN1 GTP ICK_BOT._YDEC._WMUX_1.NET33
+  VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_1.MXN3 ICK_BOT._YDEC._WMUX_1.NYP
+  ICK_BOT._YDEC._WMUX_1.IYP ICK_BOT._YDEC.WN2 VPW nfet L=0.016U NF=4 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_1.MXP0 ICK_BOT._YDEC._WMUX_1.INYP ICK_BOT._YDEC.YSEL[1]
+  VDDPE VNWC pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_1.MXP1 ICK_BOT._YDEC._WMUX_1.INYP ICK_BOT._YDEC.WR VDDPE
+  VNWC pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_1.MXP2 ICK_BOT._YDEC._WMUX_1.INYP GTP VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_1.MXP3 ICK_BOT._YDEC._WMUX_1.NYP
+  ICK_BOT._YDEC._WMUX_1.IYP VDDCE VNWC pfet L=0.016U NF=4 NFIN=2 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_1.MXP4 ICK_BOT._YDEC._WMUX_1.NYP ICK_BOT._YDEC.NRET VDDCE
+  VNWC pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_1._YWDLY0.MXN0 ICK_BOT._YDEC._WMUX_1._YWDLY0.N1
+  ICK_BOT._YDEC._WMUX_1.INYP VSSE VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_1._YWDLY0.MXN1 ICK_BOT._YDEC._WMUX_1.IINYP
+  ICK_BOT._YDEC._WMUX_1._YWDLY0.NDIN VSSE VPW nfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_1._YWDLY0.MXP1 ICK_BOT._YDEC._WMUX_1._YWDLY0.NDIN
+  ICK_BOT._YDEC._WMUX_1.INYP VDDPE VNWC pfet L=0.016U NF=1 NFIN=2 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_1._YWDLY0.MXP2 ICK_BOT._YDEC._WMUX_1._YWDLY0.P1
+  ICK_BOT._YDEC._WMUX_1._YWDLY0.NDIN VDDPE VNWC pfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_1._YWDLY0.MXP3 ICK_BOT._YDEC._WMUX_1.IINYP
+  ICK_BOT._YDEC._WMUX_1._YWDLY0.NDIN ICK_BOT._YDEC._WMUX_1._YWDLY0.P1 VNWC
+  pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_1._YWDLY0.MXP4 ICK_BOT._YDEC._WMUX_1._YWDLY0.NDIN
+  ICK_BOT._YDEC._WMUX_1.INYP ICK_BOT._YDEC._WMUX_1._YWDLY0.N1 VPW nfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_2.I39.MXNA1 BOT_YW2 ICK_BOT._YDEC._WMUX_2.NYP VSSE VPW
+  nfet L=0.016U NF=4 NFIN=9 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_2.I39.MXPA1 BOT_YW2 ICK_BOT._YDEC._WMUX_2.NYP VDDCE VNWC
+  pfet L=0.016U NF=4 NFIN=16 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_2.I56.MXNA1 ICK_BOT._YDEC._WMUX_2.IYP
+  ICK_BOT._YDEC._WMUX_2.INYP ICK_BOT._YDEC._WMUX_2.I56.N1 VPW nfet L=0.016U
+  NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK_BOT._YDEC._WMUX_2.I56.MXNA2 ICK_BOT._YDEC._WMUX_2.I56.N1
+  ICK_BOT._YDEC._WMUX_2.IINYP VSSE VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_2.I56.MXPA1 ICK_BOT._YDEC._WMUX_2.IYP
+  ICK_BOT._YDEC._WMUX_2.INYP VDDPE VNWC pfet L=0.016U NF=1 NFIN=2 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_2.I56.MXPA2 ICK_BOT._YDEC._WMUX_2.IYP
+  ICK_BOT._YDEC._WMUX_2.IINYP VDDPE VNWC pfet L=0.016U NF=1 NFIN=2 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_2.MXN0 ICK_BOT._YDEC._WMUX_2.INYP ICK_BOT._YDEC.YSEL[2]
+  ICK_BOT._YDEC.WN1 VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_2.MXN1 ICK_BOT._YDEC._WMUX_2.NET33 ICK_BOT._YDEC.WR VSS
+  VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_2.MXN2 ICK_BOT._YDEC.WN1 GTP ICK_BOT._YDEC._WMUX_2.NET33
+  VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_2.MXN3 ICK_BOT._YDEC._WMUX_2.NYP
+  ICK_BOT._YDEC._WMUX_2.IYP ICK_BOT._YDEC.WN2 VPW nfet L=0.016U NF=4 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_2.MXP0 ICK_BOT._YDEC._WMUX_2.INYP ICK_BOT._YDEC.YSEL[2]
+  VDDPE VNWC pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_2.MXP1 ICK_BOT._YDEC._WMUX_2.INYP ICK_BOT._YDEC.WR VDDPE
+  VNWC pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_2.MXP2 ICK_BOT._YDEC._WMUX_2.INYP GTP VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_2.MXP3 ICK_BOT._YDEC._WMUX_2.NYP
+  ICK_BOT._YDEC._WMUX_2.IYP VDDCE VNWC pfet L=0.016U NF=4 NFIN=2 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_2.MXP4 ICK_BOT._YDEC._WMUX_2.NYP ICK_BOT._YDEC.NRET VDDCE
+  VNWC pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_2._YWDLY0.MXN0 ICK_BOT._YDEC._WMUX_2._YWDLY0.N1
+  ICK_BOT._YDEC._WMUX_2.INYP VSSE VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_2._YWDLY0.MXN1 ICK_BOT._YDEC._WMUX_2.IINYP
+  ICK_BOT._YDEC._WMUX_2._YWDLY0.NDIN VSSE VPW nfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_2._YWDLY0.MXP1 ICK_BOT._YDEC._WMUX_2._YWDLY0.NDIN
+  ICK_BOT._YDEC._WMUX_2.INYP VDDPE VNWC pfet L=0.016U NF=1 NFIN=2 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_2._YWDLY0.MXP2 ICK_BOT._YDEC._WMUX_2._YWDLY0.P1
+  ICK_BOT._YDEC._WMUX_2._YWDLY0.NDIN VDDPE VNWC pfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_2._YWDLY0.MXP3 ICK_BOT._YDEC._WMUX_2.IINYP
+  ICK_BOT._YDEC._WMUX_2._YWDLY0.NDIN ICK_BOT._YDEC._WMUX_2._YWDLY0.P1 VNWC
+  pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_2._YWDLY0.MXP4 ICK_BOT._YDEC._WMUX_2._YWDLY0.NDIN
+  ICK_BOT._YDEC._WMUX_2.INYP ICK_BOT._YDEC._WMUX_2._YWDLY0.N1 VPW nfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_3.I39.MXNA1 BOT_YW3 ICK_BOT._YDEC._WMUX_3.NYP VSSE VPW
+  nfet L=0.016U NF=4 NFIN=9 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_3.I39.MXPA1 BOT_YW3 ICK_BOT._YDEC._WMUX_3.NYP VDDCE VNWC
+  pfet L=0.016U NF=4 NFIN=16 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_3.I56.MXNA1 ICK_BOT._YDEC._WMUX_3.IYP
+  ICK_BOT._YDEC._WMUX_3.INYP ICK_BOT._YDEC._WMUX_3.I56.N1 VPW nfet L=0.016U
+  NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICK_BOT._YDEC._WMUX_3.I56.MXNA2 ICK_BOT._YDEC._WMUX_3.I56.N1
+  ICK_BOT._YDEC._WMUX_3.IINYP VSSE VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_3.I56.MXPA1 ICK_BOT._YDEC._WMUX_3.IYP
+  ICK_BOT._YDEC._WMUX_3.INYP VDDPE VNWC pfet L=0.016U NF=1 NFIN=2 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_3.I56.MXPA2 ICK_BOT._YDEC._WMUX_3.IYP
+  ICK_BOT._YDEC._WMUX_3.IINYP VDDPE VNWC pfet L=0.016U NF=1 NFIN=2 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_3.MXN0 ICK_BOT._YDEC._WMUX_3.INYP ICK_BOT._YDEC.YSEL[3]
+  ICK_BOT._YDEC.WN1 VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_3.MXN1 ICK_BOT._YDEC._WMUX_3.NET33 ICK_BOT._YDEC.WR VSS
+  VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_3.MXN2 ICK_BOT._YDEC.WN1 GTP ICK_BOT._YDEC._WMUX_3.NET33
+  VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_3.MXN3 ICK_BOT._YDEC._WMUX_3.NYP
+  ICK_BOT._YDEC._WMUX_3.IYP ICK_BOT._YDEC.WN2 VPW nfet L=0.016U NF=4 NFIN=3
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_3.MXP0 ICK_BOT._YDEC._WMUX_3.INYP ICK_BOT._YDEC.YSEL[3]
+  VDDPE VNWC pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_3.MXP1 ICK_BOT._YDEC._WMUX_3.INYP ICK_BOT._YDEC.WR VDDPE
+  VNWC pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_3.MXP2 ICK_BOT._YDEC._WMUX_3.INYP GTP VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_3.MXP3 ICK_BOT._YDEC._WMUX_3.NYP
+  ICK_BOT._YDEC._WMUX_3.IYP VDDCE VNWC pfet L=0.016U NF=4 NFIN=2 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_3.MXP4 ICK_BOT._YDEC._WMUX_3.NYP ICK_BOT._YDEC.NRET VDDCE
+  VNWC pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_3._YWDLY0.MXN0 ICK_BOT._YDEC._WMUX_3._YWDLY0.N1
+  ICK_BOT._YDEC._WMUX_3.INYP VSSE VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_3._YWDLY0.MXN1 ICK_BOT._YDEC._WMUX_3.IINYP
+  ICK_BOT._YDEC._WMUX_3._YWDLY0.NDIN VSSE VPW nfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_3._YWDLY0.MXP1 ICK_BOT._YDEC._WMUX_3._YWDLY0.NDIN
+  ICK_BOT._YDEC._WMUX_3.INYP VDDPE VNWC pfet L=0.016U NF=1 NFIN=2 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_3._YWDLY0.MXP2 ICK_BOT._YDEC._WMUX_3._YWDLY0.P1
+  ICK_BOT._YDEC._WMUX_3._YWDLY0.NDIN VDDPE VNWC pfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_3._YWDLY0.MXP3 ICK_BOT._YDEC._WMUX_3.IINYP
+  ICK_BOT._YDEC._WMUX_3._YWDLY0.NDIN ICK_BOT._YDEC._WMUX_3._YWDLY0.P1 VNWC
+  pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICK_BOT._YDEC._WMUX_3._YWDLY0.MXP4 ICK_BOT._YDEC._WMUX_3._YWDLY0.NDIN
+  ICK_BOT._YDEC._WMUX_3.INYP ICK_BOT._YDEC._WMUX_3._YWDLY0.N1 VPW nfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MXN0 DBL LOG0 VSS VPW nfet L=0.016U NF=2 NFIN=17 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MXN2 VSSE DWL VSSE VPW nfet L=0.016U NF=15 NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MXP0 VDDPE DWL VDDPE VNWC pfet L=0.016U NF=2 NFIN=17 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_IEMALATCH.IEMA_LAT_0.I47.MXNA1 _IEMALATCH.IEMA_LAT_0.ND EMAS VSS VPW nfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_IEMALATCH.IEMA_LAT_0.I47.MXPA1 _IEMALATCH.IEMA_LAT_0.ND EMAS VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_IEMALATCH.IEMA_LAT_0.I48.MXNOE _IEMALATCH.NET13[3] NCLK_LOCAL
+  _IEMALATCH.IEMA_LAT_0.ND VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_IEMALATCH.IEMA_LAT_0.I48.MXPOEN _IEMALATCH.NET13[3] BCLK_LOCAL
+  _IEMALATCH.IEMA_LAT_0.ND VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_IEMALATCH.IEMA_LAT_0.I49.MXNA1 EMAS_P2 _IEMALATCH.NET13[3]
+  _IEMALATCH.IEMA_LAT_0.I49.N1 VPW nfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_IEMALATCH.IEMA_LAT_0.I49.MXNA2 _IEMALATCH.IEMA_LAT_0.I49.N1 NRET VSS VPW
+  nfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_IEMALATCH.IEMA_LAT_0.I49.MXPA1 EMAS_P2 _IEMALATCH.NET13[3] VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_IEMALATCH.IEMA_LAT_0.I49.MXPA2 EMAS_P2 NRET VDDPE VNWC pfet L=0.016U NF=1
+  NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_IEMALATCH.IEMA_LAT_0.I55.MXNA1 _IEMALATCH.IEMA_LAT_0.I55.N1 EMAS_P2 VSS VPW
+  nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_IEMALATCH.IEMA_LAT_0.I55.MXNOE _IEMALATCH.NET13[3] BCLK_LOCAL
+  _IEMALATCH.IEMA_LAT_0.I55.N1 VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_IEMALATCH.IEMA_LAT_0.I55.MXPA1 _IEMALATCH.IEMA_LAT_0.I55.P1 EMAS_P2 VDDPE
+  VNWC pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_IEMALATCH.IEMA_LAT_0.I55.MXPOEN _IEMALATCH.NET13[3] NCLK_LOCAL
+  _IEMALATCH.IEMA_LAT_0.I55.P1 VNWC pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_IEMALATCH.IEMA_LAT_1.I47.MXNA1 _IEMALATCH.IEMA_LAT_1.ND EMA[0] VSS VPW nfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_IEMALATCH.IEMA_LAT_1.I47.MXPA1 _IEMALATCH.IEMA_LAT_1.ND EMA[0] VDDPE VNWC
+  pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_IEMALATCH.IEMA_LAT_1.I48.MXNOE _IEMALATCH.NET13[2] NCLK_LOCAL
+  _IEMALATCH.IEMA_LAT_1.ND VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_IEMALATCH.IEMA_LAT_1.I48.MXPOEN _IEMALATCH.NET13[2] BCLK_LOCAL
+  _IEMALATCH.IEMA_LAT_1.ND VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_IEMALATCH.IEMA_LAT_1.I49.MXNA1 EMA_P2[0] _IEMALATCH.NET13[2]
+  _IEMALATCH.IEMA_LAT_1.I49.N1 VPW nfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_IEMALATCH.IEMA_LAT_1.I49.MXNA2 _IEMALATCH.IEMA_LAT_1.I49.N1 NRET VSS VPW
+  nfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_IEMALATCH.IEMA_LAT_1.I49.MXPA1 EMA_P2[0] _IEMALATCH.NET13[2] VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_IEMALATCH.IEMA_LAT_1.I49.MXPA2 EMA_P2[0] NRET VDDPE VNWC pfet L=0.016U NF=1
+  NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_IEMALATCH.IEMA_LAT_1.I55.MXNA1 _IEMALATCH.IEMA_LAT_1.I55.N1 EMA_P2[0] VSS
+  VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_IEMALATCH.IEMA_LAT_1.I55.MXNOE _IEMALATCH.NET13[2] BCLK_LOCAL
+  _IEMALATCH.IEMA_LAT_1.I55.N1 VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_IEMALATCH.IEMA_LAT_1.I55.MXPA1 _IEMALATCH.IEMA_LAT_1.I55.P1 EMA_P2[0] VDDPE
+  VNWC pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_IEMALATCH.IEMA_LAT_1.I55.MXPOEN _IEMALATCH.NET13[2] NCLK_LOCAL
+  _IEMALATCH.IEMA_LAT_1.I55.P1 VNWC pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_IEMALATCH.IEMA_LAT_2.I47.MXNA1 _IEMALATCH.IEMA_LAT_2.ND EMA[1] VSS VPW nfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_IEMALATCH.IEMA_LAT_2.I47.MXPA1 _IEMALATCH.IEMA_LAT_2.ND EMA[1] VDDPE VNWC
+  pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_IEMALATCH.IEMA_LAT_2.I48.MXNOE _IEMALATCH.NET13[1] NCLK_LOCAL
+  _IEMALATCH.IEMA_LAT_2.ND VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_IEMALATCH.IEMA_LAT_2.I48.MXPOEN _IEMALATCH.NET13[1] BCLK_LOCAL
+  _IEMALATCH.IEMA_LAT_2.ND VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_IEMALATCH.IEMA_LAT_2.I49.MXNA1 EMA_P2[1] _IEMALATCH.NET13[1]
+  _IEMALATCH.IEMA_LAT_2.I49.N1 VPW nfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_IEMALATCH.IEMA_LAT_2.I49.MXNA2 _IEMALATCH.IEMA_LAT_2.I49.N1 NRET VSS VPW
+  nfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_IEMALATCH.IEMA_LAT_2.I49.MXPA1 EMA_P2[1] _IEMALATCH.NET13[1] VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_IEMALATCH.IEMA_LAT_2.I49.MXPA2 EMA_P2[1] NRET VDDPE VNWC pfet L=0.016U NF=1
+  NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_IEMALATCH.IEMA_LAT_2.I55.MXNA1 _IEMALATCH.IEMA_LAT_2.I55.N1 EMA_P2[1] VSS
+  VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_IEMALATCH.IEMA_LAT_2.I55.MXNOE _IEMALATCH.NET13[1] BCLK_LOCAL
+  _IEMALATCH.IEMA_LAT_2.I55.N1 VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_IEMALATCH.IEMA_LAT_2.I55.MXPA1 _IEMALATCH.IEMA_LAT_2.I55.P1 EMA_P2[1] VDDPE
+  VNWC pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_IEMALATCH.IEMA_LAT_2.I55.MXPOEN _IEMALATCH.NET13[1] NCLK_LOCAL
+  _IEMALATCH.IEMA_LAT_2.I55.P1 VNWC pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_IEMALATCH.IEMA_LAT_3.I47.MXNA1 _IEMALATCH.IEMA_LAT_3.ND EMA[2] VSS VPW nfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_IEMALATCH.IEMA_LAT_3.I47.MXPA1 _IEMALATCH.IEMA_LAT_3.ND EMA[2] VDDPE VNWC
+  pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_IEMALATCH.IEMA_LAT_3.I48.MXNOE _IEMALATCH.NET13[0] NCLK_LOCAL
+  _IEMALATCH.IEMA_LAT_3.ND VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_IEMALATCH.IEMA_LAT_3.I48.MXPOEN _IEMALATCH.NET13[0] BCLK_LOCAL
+  _IEMALATCH.IEMA_LAT_3.ND VNWC pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_IEMALATCH.IEMA_LAT_3.I49.MXNA1 EMA_P2[2] _IEMALATCH.NET13[0]
+  _IEMALATCH.IEMA_LAT_3.I49.N1 VPW nfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_IEMALATCH.IEMA_LAT_3.I49.MXNA2 _IEMALATCH.IEMA_LAT_3.I49.N1 NRET VSS VPW
+  nfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_IEMALATCH.IEMA_LAT_3.I49.MXPA1 EMA_P2[2] _IEMALATCH.NET13[0] VDDPE VNWC pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
M_IEMALATCH.IEMA_LAT_3.I49.MXPA2 EMA_P2[2] NRET VDDPE VNWC pfet L=0.016U NF=1
+  NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
M_IEMALATCH.IEMA_LAT_3.I55.MXNA1 _IEMALATCH.IEMA_LAT_3.I55.N1 EMA_P2[2] VSS
+  VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_IEMALATCH.IEMA_LAT_3.I55.MXNOE _IEMALATCH.NET13[0] BCLK_LOCAL
+  _IEMALATCH.IEMA_LAT_3.I55.N1 VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_IEMALATCH.IEMA_LAT_3.I55.MXPA1 _IEMALATCH.IEMA_LAT_3.I55.P1 EMA_P2[2] VDDPE
+  VNWC pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
M_IEMALATCH.IEMA_LAT_3.I55.MXPOEN _IEMALATCH.NET13[0] NCLK_LOCAL
+  _IEMALATCH.IEMA_LAT_3.I55.P1 VNWC pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
.ENDS gf12lp_1rw_lg12_w32_bitCKM4_M8_STD_MB
****
.SUBCKT gf12lp_1rw_lg12_w32_bitCK_BLK10 ACTP BA0 BA0_TOP BANKSEL0 BANKSEL0_TOP
+  BANKSEL1 BANKSEL1_TOP BANKSEL2 BANKSEL2_TOP BANKSEL3 BANKSEL3_TOP BME[0]
+  BME[1] BOT_BLPRECH_L BOT_BLPRECH_R BOT_LA_P2[0] BOT_NLA_P2[0] BOT_NYR0
+  BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1 BOT_YW2 BOT_YW3 CA0 CA0_TOP CA1
+  CA1_TOP CA2 CA2_TOP CA3 CA3_TOP CENDFT CENDFT_TOP CEN_P2 CLMPOK_TBNK_L
+  CLMPOK_TBNK_R DBL DBL_TERM DFTRAMBYP DWL DWL_TURN EMAS EMAS_TOP EMAW[0]
+  EMAW[1] EMAW_TOP[0] EMAW_TOP[1] EMA[0] EMA[1] EMA[2] EMA_P2[0] EMA_P2[1]
+  EMA_P2[2] EMA_TOP[0] EMA_TOP[1] EMA_TOP[2] GTP GTP_SA GTP_SA_AST_VMIN
+  GTP_SA_AST_VMIN_TERM GTP_SA_WDX_TERM GWEN GWEN_P2 GWEN_TOP IWCLK0_L
+  IWCLK0_R IWCLK1_L IWCLK1_R LA_P2[1] LOG0 LOG0_SA LOG1 NACTC NACT_CC_BOT
+  NACT_CC_BOT_L NACT_CC_BOT_L_FAST NACT_CC_BOT_R NACT_CC_BOT_R_FAST
+  NACT_CC_TOP_L NACT_CC_TOP_L_FAST NACT_CC_TOP_R NACT_CC_TOP_R_FAST
+  NACT_CC_TOP_TOP NACT_CC_TURN_BOT_L NACT_CC_TURN_BOT_R NACT_CC_TURN_TOP_L
+  NACT_CC_TURN_TOP_R NCLK_EXT NCLK_TOP NDFT_P2 NGTP_SA_AST_OUT NLA_P2[1]
+  NMASK[0] NMASK[1] NRA_P2[0] NRA_P2[1] NRA_P2[2] NRA_P2[3] NRA_P2[4]
+  NRA_P2[5] NRET NRETNVT NSAE_L NSAE_R NWTDFT PGEN_TOP POK POK_TOP RA0
+  RA0_TOP RA1 RA1_TOP RA2 RA2_TOP RA3 RA3_TOP RA4 RA4_TOP RA5 RA5_TOP RA6
+  RA6_TOP RA7 RA7_TOP RA_P2[0] RA_P2[1] RA_P2[2] RA_P2[3] RA_P2[4] RA_P2[5]
+  RDMUX_L RDMUX_R RDT RET RET1N RET1N_TOP SAEDLY SAEDLY_TURN SAPRECH SE
+  SE_TOP SO0 SO0_TOP SO1 SO1_TOP STOV STOV_TOP TOP_BLPRECH_L TOP_BLPRECH_R
+  TOP_LA_P2[0] TOP_NLA_P2[0] TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0
+  TOP_YW1 TOP_YW2 TOP_YW3 VDDCE VDDPE VPW VVDP_BOT VVDP_BOT_TERM VVDP_TOP
+  VVDP_TOP_TERM WAWL WAWLM0 WAWLM1
** gf12lp_1rw_lg12_w32_bitCK_BLK10: 1226 flat devices **
XCK1 ACTP BA0 BA0 BA0_TOP BANKSEL0 BANKSEL0_TOP BANKSEL1 BANKSEL1_TOP BANKSEL2
+  BANKSEL2_TOP BANKSEL3 BANKSEL3_TOP BME[0] BME[1] BME[0] BME[1] BANKSEL1
+  BOT_BLPRECH_L BOT_BLPRECH_R BOT_LA_P2[0] BOT_NLA_P2[0] BOT_NYR0 BOT_NYR1
+  BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1 BOT_YW2 BOT_YW3 CA0 CA0 CA0_TOP CA1 CA1
+  CA1_TOP CA2 CA2 CA2_TOP CA3 CA3_TOP CEDFT CEDFT CENDFT CENDFT CENDFT_TOP
+  CEN_P2 CK_EMAS CK_EMAS CLK_EXT CLK_EXT CLMPOK_TBNK_L CLMPOK_TBNK_R DBL
+  DBL_TERM DFTRAMBYP DWL DWL_TURN EMAS EMAS_TOP EMAW[0] EMAW[1] EMAW_TOP[0]
+  EMAW_TOP[1] EMA[0] EMA[1] EMA[2] EMA_P2[0] EMA_P2[1] EMA_P2[2] EMA_TOP[0]
+  EMA_TOP[1] EMA_TOP[2] GTP CK_EMAS GTP_SA GTP_SA_AST_VMIN GTP_SA_AST_VMIN
+  GTP_SA_AST_VMIN_TERM GTP_SA GTP_SA_WDX_TERM GWEN GWEN_DFT GWEN_DFT GWEN
+  GWEN_P2 GWEN_TOP IRETC IRETC_LS ISAEDLY IWCLK0_L IWCLK0_R IWCLK1_L IWCLK1_R
+  LA_P2[1] LOG0 LOG0_SA LOG1 NACTC NACT_CC_BOT NACT_CC_BOT_L
+  NACT_CC_BOT_L_FAST NACT_CC_BOT_R NACT_CC_BOT_R_FAST NACT_CC_BOT
+  NACT_CC_IN_TOP NACT_CC_IN_TOP POK NACT_CC_TOP_L NACT_CC_TOP_L_FAST
+  NACT_CC_TOP_R NACT_CC_TOP_R_FAST NACT_CC_TOP_TOP NACT_CC_TURN_BOT_L
+  NACT_CC_TURN_BOT_R NACT_CC_TURN_TOP_L NACT_CC_TURN_TOP_R NBA0 NBA0
+  NBME0_INT NBME1_INT NBME0_INT NBME1_INT NCA0 NCA0 NCA1 NCA1 NCA2 NCA2
+  NCLK_EXT NCLK_EXT NCLK_TOP RET1N IRETC NDFT_P2 NGTP_SA_AST_OUT
+  NGTP_SA_AST_OUT NGWEN NGWEN NLA_P2[1] NMASK[0] NMASK[1] NRA0 NRA0 NRA1 NRA1
+  NRA2 NRA2 NRA3 NRA3 NRA4 NRA4 NRA5 NRA5 NRA6 NRA6 NRA7 NRA7 NRA_P2[0]
+  NRA_P2[1] NRA_P2[2] NRA_P2[3] NRA_P2[4] NRA_P2[5] NRET NRETNVT NSAE_L
+  NSAE_R LOG1 NWTDFT PGEN_TOP PGEN_TOP POK POK_TOP RA0 RA0 RA0_TOP RA1 RA1
+  RA1_TOP RA2 RA2 RA2_TOP RA3 RA3 RA3_TOP RA4 RA4 RA4_TOP RA5 RA5 RA5_TOP RA6
+  RA6 RA6_TOP RA7 RA7 RA7_TOP RA_P2[0] RA_P2[1] RA_P2[2] RA_P2[3] RA_P2[4]
+  RA_P2[5] RDMUX_L RDMUX_R RDT RET RET1N RET1N_TOP SAEDLY LOG0 SAEDLY_TURN
+  SAPRECH SE SE_TOP SO0 SO0_TOP SO1 SO1_TOP STOV STOV_TOP TOP_BLPRECH_L
+  TOP_BLPRECH_R TOP_LA_P2[0] TOP_NLA_P2[0] TOP_NYR0 TOP_NYR1 TOP_NYR2
+  TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2 TOP_YW3 VDDCE VDDPE VDDCE VDDPE VPW VPW
+  VPW VVDP_BOT VVDP_BOT_TERM VVDP_TOP VVDP_TOP_TERM WAWL WAWLM0 WAWLM1
+  gf12lp_1rw_lg12_w32_bitCKM4_M8_STD_MB
.ENDS gf12lp_1rw_lg12_w32_bitCK_BLK10
****
.SUBCKT gf12lp_1rw_lg12_w32_bitIOCDM_R10 BL0_BOT_0 BL0_BOT_1 BL0_BOT_2
+  BL0_BOT_3 BL0_BOT_4 BL0_BOT_5 BL0_BOT_6 BL0_BOT_7 BL0_BOT_8 BL0_BOT_9
+  BL0_BOT_10 BL0_BOT_11 BL0_BOT_12 BL0_BOT_13 BL0_BOT_14 BL0_BOT_15 BL0_TOP_0
+  BL0_TOP_1 BL0_TOP_2 BL0_TOP_3 BL0_TOP_4 BL0_TOP_5 BL0_TOP_6 BL0_TOP_7
+  BL0_TOP_8 BL0_TOP_9 BL0_TOP_10 BL0_TOP_11 BL0_TOP_12 BL0_TOP_13 BL0_TOP_14
+  BL0_TOP_15 BL1_BOT_0 BL1_BOT_1 BL1_BOT_2 BL1_BOT_3 BL1_BOT_4 BL1_BOT_5
+  BL1_BOT_6 BL1_BOT_7 BL1_BOT_8 BL1_BOT_9 BL1_BOT_10 BL1_BOT_11 BL1_BOT_12
+  BL1_BOT_13 BL1_BOT_14 BL1_BOT_15 BL1_TOP_0 BL1_TOP_1 BL1_TOP_2 BL1_TOP_3
+  BL1_TOP_4 BL1_TOP_5 BL1_TOP_6 BL1_TOP_7 BL1_TOP_8 BL1_TOP_9 BL1_TOP_10
+  BL1_TOP_11 BL1_TOP_12 BL1_TOP_13 BL1_TOP_14 BL1_TOP_15 BL2_BOT_0 BL2_BOT_1
+  BL2_BOT_2 BL2_BOT_3 BL2_BOT_4 BL2_BOT_5 BL2_BOT_6 BL2_BOT_7 BL2_BOT_8
+  BL2_BOT_9 BL2_BOT_10 BL2_BOT_11 BL2_BOT_12 BL2_BOT_13 BL2_BOT_14 BL2_BOT_15
+  BL2_TOP_0 BL2_TOP_1 BL2_TOP_2 BL2_TOP_3 BL2_TOP_4 BL2_TOP_5 BL2_TOP_6
+  BL2_TOP_7 BL2_TOP_8 BL2_TOP_9 BL2_TOP_10 BL2_TOP_11 BL2_TOP_12 BL2_TOP_13
+  BL2_TOP_14 BL2_TOP_15 BL3_BOT_0 BL3_BOT_1 BL3_BOT_2 BL3_BOT_3 BL3_BOT_4
+  BL3_BOT_5 BL3_BOT_6 BL3_BOT_7 BL3_BOT_8 BL3_BOT_9 BL3_BOT_10 BL3_BOT_11
+  BL3_BOT_12 BL3_BOT_13 BL3_BOT_14 BL3_BOT_15 BL3_TOP_0 BL3_TOP_1 BL3_TOP_2
+  BL3_TOP_3 BL3_TOP_4 BL3_TOP_5 BL3_TOP_6 BL3_TOP_7 BL3_TOP_8 BL3_TOP_9
+  BL3_TOP_10 BL3_TOP_11 BL3_TOP_12 BL3_TOP_13 BL3_TOP_14 BL3_TOP_15
+  BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1 BOT_YW2
+  BOT_YW3 DWL D_0 D_1 D_2 D_3 D_4 D_5 D_6 D_7 D_8 D_9 D_10 D_11 D_12 D_13
+  D_14 D_15 D_TOP_0 D_TOP_1 D_TOP_2 D_TOP_3 D_TOP_4 D_TOP_5 D_TOP_6 D_TOP_7
+  D_TOP_8 D_TOP_9 D_TOP_10 D_TOP_11 D_TOP_12 D_TOP_13 D_TOP_14 D_TOP_15
+  IWCLK0 IWCLK1 LOG0 LOG0_SA NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP
+  NACT_CC_TOP_FAST NACT_CC_TURN_BOT NACT_CC_TURN_TOP NBL0_BOT_0 NBL0_BOT_1
+  NBL0_BOT_2 NBL0_BOT_3 NBL0_BOT_4 NBL0_BOT_5 NBL0_BOT_6 NBL0_BOT_7
+  NBL0_BOT_8 NBL0_BOT_9 NBL0_BOT_10 NBL0_BOT_11 NBL0_BOT_12 NBL0_BOT_13
+  NBL0_BOT_14 NBL0_BOT_15 NBL0_TOP_0 NBL0_TOP_1 NBL0_TOP_2 NBL0_TOP_3
+  NBL0_TOP_4 NBL0_TOP_5 NBL0_TOP_6 NBL0_TOP_7 NBL0_TOP_8 NBL0_TOP_9
+  NBL0_TOP_10 NBL0_TOP_11 NBL0_TOP_12 NBL0_TOP_13 NBL0_TOP_14 NBL0_TOP_15
+  NBL1_BOT_0 NBL1_BOT_1 NBL1_BOT_2 NBL1_BOT_3 NBL1_BOT_4 NBL1_BOT_5
+  NBL1_BOT_6 NBL1_BOT_7 NBL1_BOT_8 NBL1_BOT_9 NBL1_BOT_10 NBL1_BOT_11
+  NBL1_BOT_12 NBL1_BOT_13 NBL1_BOT_14 NBL1_BOT_15 NBL1_TOP_0 NBL1_TOP_1
+  NBL1_TOP_2 NBL1_TOP_3 NBL1_TOP_4 NBL1_TOP_5 NBL1_TOP_6 NBL1_TOP_7
+  NBL1_TOP_8 NBL1_TOP_9 NBL1_TOP_10 NBL1_TOP_11 NBL1_TOP_12 NBL1_TOP_13
+  NBL1_TOP_14 NBL1_TOP_15 NBL2_BOT_0 NBL2_BOT_1 NBL2_BOT_2 NBL2_BOT_3
+  NBL2_BOT_4 NBL2_BOT_5 NBL2_BOT_6 NBL2_BOT_7 NBL2_BOT_8 NBL2_BOT_9
+  NBL2_BOT_10 NBL2_BOT_11 NBL2_BOT_12 NBL2_BOT_13 NBL2_BOT_14 NBL2_BOT_15
+  NBL2_TOP_0 NBL2_TOP_1 NBL2_TOP_2 NBL2_TOP_3 NBL2_TOP_4 NBL2_TOP_5
+  NBL2_TOP_6 NBL2_TOP_7 NBL2_TOP_8 NBL2_TOP_9 NBL2_TOP_10 NBL2_TOP_11
+  NBL2_TOP_12 NBL2_TOP_13 NBL2_TOP_14 NBL2_TOP_15 NBL3_BOT_0 NBL3_BOT_1
+  NBL3_BOT_2 NBL3_BOT_3 NBL3_BOT_4 NBL3_BOT_5 NBL3_BOT_6 NBL3_BOT_7
+  NBL3_BOT_8 NBL3_BOT_9 NBL3_BOT_10 NBL3_BOT_11 NBL3_BOT_12 NBL3_BOT_13
+  NBL3_BOT_14 NBL3_BOT_15 NBL3_TOP_0 NBL3_TOP_1 NBL3_TOP_2 NBL3_TOP_3
+  NBL3_TOP_4 NBL3_TOP_5 NBL3_TOP_6 NBL3_TOP_7 NBL3_TOP_8 NBL3_TOP_9
+  NBL3_TOP_10 NBL3_TOP_11 NBL3_TOP_12 NBL3_TOP_13 NBL3_TOP_14 NBL3_TOP_15
+  NSAE NWTDFT Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10 Q0_11
+  Q0_12 Q0_13 Q0_14 Q0_15 Q0_TOP_0 Q0_TOP_1 Q0_TOP_2 Q0_TOP_3 Q0_TOP_4
+  Q0_TOP_5 Q0_TOP_6 Q0_TOP_7 Q0_TOP_8 Q0_TOP_9 Q0_TOP_10 Q0_TOP_11 Q0_TOP_12
+  Q0_TOP_13 Q0_TOP_14 Q0_TOP_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q1_TOP_0 Q1_TOP_1 Q1_TOP_2
+  Q1_TOP_3 Q1_TOP_4 Q1_TOP_5 Q1_TOP_6 Q1_TOP_7 Q1_TOP_8 Q1_TOP_9 Q1_TOP_10
+  Q1_TOP_11 Q1_TOP_12 Q1_TOP_13 Q1_TOP_14 Q1_TOP_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4
+  Q2_5 Q2_6 Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q2_TOP_0
+  Q2_TOP_1 Q2_TOP_2 Q2_TOP_3 Q2_TOP_4 Q2_TOP_5 Q2_TOP_6 Q2_TOP_7 Q2_TOP_8
+  Q2_TOP_9 Q2_TOP_10 Q2_TOP_11 Q2_TOP_12 Q2_TOP_13 Q2_TOP_14 Q2_TOP_15 Q3_0
+  Q3_1 Q3_2 Q3_3 Q3_4 Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14
+  Q3_15 Q3_TOP_0 Q3_TOP_1 Q3_TOP_2 Q3_TOP_3 Q3_TOP_4 Q3_TOP_5 Q3_TOP_6
+  Q3_TOP_7 Q3_TOP_8 Q3_TOP_9 Q3_TOP_10 Q3_TOP_11 Q3_TOP_12 Q3_TOP_13
+  Q3_TOP_14 Q3_TOP_15 RDMUX SAEDLY SAPRECH TOP_BLPRECH TOP_NYR0 TOP_NYR1
+  TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2 TOP_YW3 VDDCE VDDC_BOT_0
+  VDDC_BOT_1 VDDC_BOT_2 VDDC_BOT_3 VDDC_BOT_4 VDDC_BOT_5 VDDC_BOT_6
+  VDDC_BOT_7 VDDC_BOT_8 VDDC_BOT_9 VDDC_BOT_10 VDDC_BOT_11 VDDC_BOT_12
+  VDDC_BOT_13 VDDC_BOT_14 VDDC_BOT_15 VDDC_TOP_0 VDDC_TOP_1 VDDC_TOP_2
+  VDDC_TOP_3 VDDC_TOP_4 VDDC_TOP_5 VDDC_TOP_6 VDDC_TOP_7 VDDC_TOP_8
+  VDDC_TOP_9 VDDC_TOP_10 VDDC_TOP_11 VDDC_TOP_12 VDDC_TOP_13 VDDC_TOP_14
+  VDDC_TOP_15 VDDPE VNWC_0 VNWC_1 VNWC_2 VNWC_3 VNWC_4 VNWC_5 VNWC_6 VNWC_7
+  VNWC_8 VNWC_9 VNWC_10 VNWC_11 VNWC_12 VNWC_13 VNWC_14 VNWC_15 VPW VVDP_BOT
+  VVDP_TOP WEN_0 WEN_1 WEN_2 WEN_3 WEN_4 WEN_5 WEN_6 WEN_7 WEN_8 WEN_9 WEN_10
+  WEN_11 WEN_12 WEN_13 WEN_14 WEN_15 WEN_TOP_0 WEN_TOP_1 WEN_TOP_2 WEN_TOP_3
+  WEN_TOP_4 WEN_TOP_5 WEN_TOP_6 WEN_TOP_7 WEN_TOP_8 WEN_TOP_9 WEN_TOP_10
+  WEN_TOP_11 WEN_TOP_12 WEN_TOP_13 WEN_TOP_14 WEN_TOP_15
** gf12lp_1rw_lg12_w32_bitIOCDM_R10: 3104 flat devices **
XR_IO_11 BL0_BOT_1 BL0_TOP_1 BL1_BOT_1 BL1_TOP_1 BL2_BOT_1 BL2_TOP_1 BL3_BOT_1
+  BL3_TOP_1 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1
+  BOT_YW2 BOT_YW3 D_1 DWL DWL D_TOP_1 IWCLK0 IWCLK1 LOG0 LOG0_SA NACT_CC_BOT
+  NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST NACT_CC_TURN_BOT
+  NACT_CC_TURN_TOP NBL0_BOT_1 NBL0_TOP_1 NBL1_BOT_1 NBL1_TOP_1 NBL2_BOT_1
+  NBL2_TOP_1 NBL3_BOT_1 NBL3_TOP_1 NSAE NWTDFT Q1_1 Q0_1 Q0_TOP_1 Q1_1
+  Q1_TOP_1 Q2_1 Q2_TOP_1 Q3_1 Q3_TOP_1 RDMUX SAEDLY SAEDLY SAPRECH
+  TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2
+  TOP_YW3 VDDCE VDDC_BOT_1 VDDC_TOP_1 VDDPE VNWC_1 VDDPE VPW VPW VPW VVDP_BOT
+  VVDP_TOP WEN_1 WEN_TOP_1 gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XR_IO_110 BL0_BOT_10 BL0_TOP_10 BL1_BOT_10 BL1_TOP_10 BL2_BOT_10 BL2_TOP_10
+  BL3_BOT_10 BL3_TOP_10 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3
+  BOT_YW0 BOT_YW1 BOT_YW2 BOT_YW3 D_10 DWL DWL D_TOP_10 IWCLK0 IWCLK1 LOG0
+  LOG0_SA NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST
+  NACT_CC_TURN_BOT NACT_CC_TURN_TOP NBL0_BOT_10 NBL0_TOP_10 NBL1_BOT_10
+  NBL1_TOP_10 NBL2_BOT_10 NBL2_TOP_10 NBL3_BOT_10 NBL3_TOP_10 NSAE NWTDFT
+  Q1_10 Q0_10 Q0_TOP_10 Q1_10 Q1_TOP_10 Q2_10 Q2_TOP_10 Q3_10 Q3_TOP_10 RDMUX
+  SAEDLY SAEDLY SAPRECH TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3
+  TOP_YW0 TOP_YW1 TOP_YW2 TOP_YW3 VDDCE VDDC_BOT_10 VDDC_TOP_10 VDDPE VNWC_10
+  VDDPE VPW VPW VPW VVDP_BOT VVDP_TOP WEN_10 WEN_TOP_10
+  gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XR_IO_111 BL0_BOT_11 BL0_TOP_11 BL1_BOT_11 BL1_TOP_11 BL2_BOT_11 BL2_TOP_11
+  BL3_BOT_11 BL3_TOP_11 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3
+  BOT_YW0 BOT_YW1 BOT_YW2 BOT_YW3 D_11 DWL DWL D_TOP_11 IWCLK0 IWCLK1 LOG0
+  LOG0_SA NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST
+  NACT_CC_TURN_BOT NACT_CC_TURN_TOP NBL0_BOT_11 NBL0_TOP_11 NBL1_BOT_11
+  NBL1_TOP_11 NBL2_BOT_11 NBL2_TOP_11 NBL3_BOT_11 NBL3_TOP_11 NSAE NWTDFT
+  Q1_11 Q0_11 Q0_TOP_11 Q1_11 Q1_TOP_11 Q2_11 Q2_TOP_11 Q3_11 Q3_TOP_11 RDMUX
+  SAEDLY SAEDLY SAPRECH TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3
+  TOP_YW0 TOP_YW1 TOP_YW2 TOP_YW3 VDDCE VDDC_BOT_11 VDDC_TOP_11 VDDPE VNWC_11
+  VDDPE VPW VPW VPW VVDP_BOT VVDP_TOP WEN_11 WEN_TOP_11
+  gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XR_IO_112 BL0_BOT_12 BL0_TOP_12 BL1_BOT_12 BL1_TOP_12 BL2_BOT_12 BL2_TOP_12
+  BL3_BOT_12 BL3_TOP_12 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3
+  BOT_YW0 BOT_YW1 BOT_YW2 BOT_YW3 D_12 DWL DWL D_TOP_12 IWCLK0 IWCLK1 LOG0
+  LOG0_SA NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST
+  NACT_CC_TURN_BOT NACT_CC_TURN_TOP NBL0_BOT_12 NBL0_TOP_12 NBL1_BOT_12
+  NBL1_TOP_12 NBL2_BOT_12 NBL2_TOP_12 NBL3_BOT_12 NBL3_TOP_12 NSAE NWTDFT
+  Q1_12 Q0_12 Q0_TOP_12 Q1_12 Q1_TOP_12 Q2_12 Q2_TOP_12 Q3_12 Q3_TOP_12 RDMUX
+  SAEDLY SAEDLY SAPRECH TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3
+  TOP_YW0 TOP_YW1 TOP_YW2 TOP_YW3 VDDCE VDDC_BOT_12 VDDC_TOP_12 VDDPE VNWC_12
+  VDDPE VPW VPW VPW VVDP_BOT VVDP_TOP WEN_12 WEN_TOP_12
+  gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XR_IO_113 BL0_BOT_13 BL0_TOP_13 BL1_BOT_13 BL1_TOP_13 BL2_BOT_13 BL2_TOP_13
+  BL3_BOT_13 BL3_TOP_13 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3
+  BOT_YW0 BOT_YW1 BOT_YW2 BOT_YW3 D_13 DWL DWL D_TOP_13 IWCLK0 IWCLK1 LOG0
+  LOG0_SA NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST
+  NACT_CC_TURN_BOT NACT_CC_TURN_TOP NBL0_BOT_13 NBL0_TOP_13 NBL1_BOT_13
+  NBL1_TOP_13 NBL2_BOT_13 NBL2_TOP_13 NBL3_BOT_13 NBL3_TOP_13 NSAE NWTDFT
+  Q1_13 Q0_13 Q0_TOP_13 Q1_13 Q1_TOP_13 Q2_13 Q2_TOP_13 Q3_13 Q3_TOP_13 RDMUX
+  SAEDLY SAEDLY SAPRECH TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3
+  TOP_YW0 TOP_YW1 TOP_YW2 TOP_YW3 VDDCE VDDC_BOT_13 VDDC_TOP_13 VDDPE VNWC_13
+  VDDPE VPW VPW VPW VVDP_BOT VVDP_TOP WEN_13 WEN_TOP_13
+  gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XR_IO_114 BL0_BOT_14 BL0_TOP_14 BL1_BOT_14 BL1_TOP_14 BL2_BOT_14 BL2_TOP_14
+  BL3_BOT_14 BL3_TOP_14 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3
+  BOT_YW0 BOT_YW1 BOT_YW2 BOT_YW3 D_14 DWL DWL D_TOP_14 IWCLK0 IWCLK1 LOG0
+  LOG0_SA NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST
+  NACT_CC_TURN_BOT NACT_CC_TURN_TOP NBL0_BOT_14 NBL0_TOP_14 NBL1_BOT_14
+  NBL1_TOP_14 NBL2_BOT_14 NBL2_TOP_14 NBL3_BOT_14 NBL3_TOP_14 NSAE NWTDFT
+  Q1_14 Q0_14 Q0_TOP_14 Q1_14 Q1_TOP_14 Q2_14 Q2_TOP_14 Q3_14 Q3_TOP_14 RDMUX
+  SAEDLY SAEDLY SAPRECH TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3
+  TOP_YW0 TOP_YW1 TOP_YW2 TOP_YW3 VDDCE VDDC_BOT_14 VDDC_TOP_14 VDDPE VNWC_14
+  VDDPE VPW VPW VPW VVDP_BOT VVDP_TOP WEN_14 WEN_TOP_14
+  gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XR_IO_12 BL0_BOT_2 BL0_TOP_2 BL1_BOT_2 BL1_TOP_2 BL2_BOT_2 BL2_TOP_2 BL3_BOT_2
+  BL3_TOP_2 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1
+  BOT_YW2 BOT_YW3 D_2 DWL DWL D_TOP_2 IWCLK0 IWCLK1 LOG0 LOG0_SA NACT_CC_BOT
+  NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST NACT_CC_TURN_BOT
+  NACT_CC_TURN_TOP NBL0_BOT_2 NBL0_TOP_2 NBL1_BOT_2 NBL1_TOP_2 NBL2_BOT_2
+  NBL2_TOP_2 NBL3_BOT_2 NBL3_TOP_2 NSAE NWTDFT Q1_2 Q0_2 Q0_TOP_2 Q1_2
+  Q1_TOP_2 Q2_2 Q2_TOP_2 Q3_2 Q3_TOP_2 RDMUX SAEDLY SAEDLY SAPRECH
+  TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2
+  TOP_YW3 VDDCE VDDC_BOT_2 VDDC_TOP_2 VDDPE VNWC_2 VDDPE VPW VPW VPW VVDP_BOT
+  VVDP_TOP WEN_2 WEN_TOP_2 gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XR_IO_13 BL0_BOT_3 BL0_TOP_3 BL1_BOT_3 BL1_TOP_3 BL2_BOT_3 BL2_TOP_3 BL3_BOT_3
+  BL3_TOP_3 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1
+  BOT_YW2 BOT_YW3 D_3 DWL DWL D_TOP_3 IWCLK0 IWCLK1 LOG0 LOG0_SA NACT_CC_BOT
+  NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST NACT_CC_TURN_BOT
+  NACT_CC_TURN_TOP NBL0_BOT_3 NBL0_TOP_3 NBL1_BOT_3 NBL1_TOP_3 NBL2_BOT_3
+  NBL2_TOP_3 NBL3_BOT_3 NBL3_TOP_3 NSAE NWTDFT Q1_3 Q0_3 Q0_TOP_3 Q1_3
+  Q1_TOP_3 Q2_3 Q2_TOP_3 Q3_3 Q3_TOP_3 RDMUX SAEDLY SAEDLY SAPRECH
+  TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2
+  TOP_YW3 VDDCE VDDC_BOT_3 VDDC_TOP_3 VDDPE VNWC_3 VDDPE VPW VPW VPW VVDP_BOT
+  VVDP_TOP WEN_3 WEN_TOP_3 gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XR_IO_14 BL0_BOT_4 BL0_TOP_4 BL1_BOT_4 BL1_TOP_4 BL2_BOT_4 BL2_TOP_4 BL3_BOT_4
+  BL3_TOP_4 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1
+  BOT_YW2 BOT_YW3 D_4 DWL DWL D_TOP_4 IWCLK0 IWCLK1 LOG0 LOG0_SA NACT_CC_BOT
+  NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST NACT_CC_TURN_BOT
+  NACT_CC_TURN_TOP NBL0_BOT_4 NBL0_TOP_4 NBL1_BOT_4 NBL1_TOP_4 NBL2_BOT_4
+  NBL2_TOP_4 NBL3_BOT_4 NBL3_TOP_4 NSAE NWTDFT Q1_4 Q0_4 Q0_TOP_4 Q1_4
+  Q1_TOP_4 Q2_4 Q2_TOP_4 Q3_4 Q3_TOP_4 RDMUX SAEDLY SAEDLY SAPRECH
+  TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2
+  TOP_YW3 VDDCE VDDC_BOT_4 VDDC_TOP_4 VDDPE VNWC_4 VDDPE VPW VPW VPW VVDP_BOT
+  VVDP_TOP WEN_4 WEN_TOP_4 gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XR_IO_15 BL0_BOT_5 BL0_TOP_5 BL1_BOT_5 BL1_TOP_5 BL2_BOT_5 BL2_TOP_5 BL3_BOT_5
+  BL3_TOP_5 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1
+  BOT_YW2 BOT_YW3 D_5 DWL DWL D_TOP_5 IWCLK0 IWCLK1 LOG0 LOG0_SA NACT_CC_BOT
+  NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST NACT_CC_TURN_BOT
+  NACT_CC_TURN_TOP NBL0_BOT_5 NBL0_TOP_5 NBL1_BOT_5 NBL1_TOP_5 NBL2_BOT_5
+  NBL2_TOP_5 NBL3_BOT_5 NBL3_TOP_5 NSAE NWTDFT Q1_5 Q0_5 Q0_TOP_5 Q1_5
+  Q1_TOP_5 Q2_5 Q2_TOP_5 Q3_5 Q3_TOP_5 RDMUX SAEDLY SAEDLY SAPRECH
+  TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2
+  TOP_YW3 VDDCE VDDC_BOT_5 VDDC_TOP_5 VDDPE VNWC_5 VDDPE VPW VPW VPW VVDP_BOT
+  VVDP_TOP WEN_5 WEN_TOP_5 gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XR_IO_16 BL0_BOT_6 BL0_TOP_6 BL1_BOT_6 BL1_TOP_6 BL2_BOT_6 BL2_TOP_6 BL3_BOT_6
+  BL3_TOP_6 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1
+  BOT_YW2 BOT_YW3 D_6 DWL DWL D_TOP_6 IWCLK0 IWCLK1 LOG0 LOG0_SA NACT_CC_BOT
+  NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST NACT_CC_TURN_BOT
+  NACT_CC_TURN_TOP NBL0_BOT_6 NBL0_TOP_6 NBL1_BOT_6 NBL1_TOP_6 NBL2_BOT_6
+  NBL2_TOP_6 NBL3_BOT_6 NBL3_TOP_6 NSAE NWTDFT Q1_6 Q0_6 Q0_TOP_6 Q1_6
+  Q1_TOP_6 Q2_6 Q2_TOP_6 Q3_6 Q3_TOP_6 RDMUX SAEDLY SAEDLY SAPRECH
+  TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2
+  TOP_YW3 VDDCE VDDC_BOT_6 VDDC_TOP_6 VDDPE VNWC_6 VDDPE VPW VPW VPW VVDP_BOT
+  VVDP_TOP WEN_6 WEN_TOP_6 gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XR_IO_17 BL0_BOT_7 BL0_TOP_7 BL1_BOT_7 BL1_TOP_7 BL2_BOT_7 BL2_TOP_7 BL3_BOT_7
+  BL3_TOP_7 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1
+  BOT_YW2 BOT_YW3 D_7 DWL DWL D_TOP_7 IWCLK0 IWCLK1 LOG0 LOG0_SA NACT_CC_BOT
+  NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST NACT_CC_TURN_BOT
+  NACT_CC_TURN_TOP NBL0_BOT_7 NBL0_TOP_7 NBL1_BOT_7 NBL1_TOP_7 NBL2_BOT_7
+  NBL2_TOP_7 NBL3_BOT_7 NBL3_TOP_7 NSAE NWTDFT Q1_7 Q0_7 Q0_TOP_7 Q1_7
+  Q1_TOP_7 Q2_7 Q2_TOP_7 Q3_7 Q3_TOP_7 RDMUX SAEDLY SAEDLY SAPRECH
+  TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2
+  TOP_YW3 VDDCE VDDC_BOT_7 VDDC_TOP_7 VDDPE VNWC_7 VDDPE VPW VPW VPW VVDP_BOT
+  VVDP_TOP WEN_7 WEN_TOP_7 gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XR_IO_18 BL0_BOT_8 BL0_TOP_8 BL1_BOT_8 BL1_TOP_8 BL2_BOT_8 BL2_TOP_8 BL3_BOT_8
+  BL3_TOP_8 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1
+  BOT_YW2 BOT_YW3 D_8 DWL DWL D_TOP_8 IWCLK0 IWCLK1 LOG0 LOG0_SA NACT_CC_BOT
+  NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST NACT_CC_TURN_BOT
+  NACT_CC_TURN_TOP NBL0_BOT_8 NBL0_TOP_8 NBL1_BOT_8 NBL1_TOP_8 NBL2_BOT_8
+  NBL2_TOP_8 NBL3_BOT_8 NBL3_TOP_8 NSAE NWTDFT Q1_8 Q0_8 Q0_TOP_8 Q1_8
+  Q1_TOP_8 Q2_8 Q2_TOP_8 Q3_8 Q3_TOP_8 RDMUX SAEDLY SAEDLY SAPRECH
+  TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2
+  TOP_YW3 VDDCE VDDC_BOT_8 VDDC_TOP_8 VDDPE VNWC_8 VDDPE VPW VPW VPW VVDP_BOT
+  VVDP_TOP WEN_8 WEN_TOP_8 gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XR_IO_19 BL0_BOT_9 BL0_TOP_9 BL1_BOT_9 BL1_TOP_9 BL2_BOT_9 BL2_TOP_9 BL3_BOT_9
+  BL3_TOP_9 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1
+  BOT_YW2 BOT_YW3 D_9 DWL DWL D_TOP_9 IWCLK0 IWCLK1 LOG0 LOG0_SA NACT_CC_BOT
+  NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST NACT_CC_TURN_BOT
+  NACT_CC_TURN_TOP NBL0_BOT_9 NBL0_TOP_9 NBL1_BOT_9 NBL1_TOP_9 NBL2_BOT_9
+  NBL2_TOP_9 NBL3_BOT_9 NBL3_TOP_9 NSAE NWTDFT Q1_9 Q0_9 Q0_TOP_9 Q1_9
+  Q1_TOP_9 Q2_9 Q2_TOP_9 Q3_9 Q3_TOP_9 RDMUX SAEDLY SAEDLY SAPRECH
+  TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2
+  TOP_YW3 VDDCE VDDC_BOT_9 VDDC_TOP_9 VDDPE VNWC_9 VDDPE VPW VPW VPW VVDP_BOT
+  VVDP_TOP WEN_9 WEN_TOP_9 gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XR_IO_L BL0_BOT_0 BL0_TOP_0 BL1_BOT_0 BL1_TOP_0 BL2_BOT_0 BL2_TOP_0 BL3_BOT_0
+  BL3_TOP_0 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1
+  BOT_YW2 BOT_YW3 D_0 DWL DWL D_TOP_0 IWCLK0 IWCLK1 LOG0 LOG0_SA NACT_CC_BOT
+  NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST NACT_CC_TURN_BOT
+  NACT_CC_TURN_TOP NBL0_BOT_0 NBL0_TOP_0 NBL1_BOT_0 NBL1_TOP_0 NBL2_BOT_0
+  NBL2_TOP_0 NBL3_BOT_0 NBL3_TOP_0 NSAE NWTDFT Q1_0 Q0_0 Q0_TOP_0 Q1_0
+  Q1_TOP_0 Q2_0 Q2_TOP_0 Q3_0 Q3_TOP_0 RDMUX SAEDLY SAEDLY SAPRECH
+  TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2
+  TOP_YW3 VDDCE VDDC_BOT_0 VDDC_TOP_0 VDDPE VNWC_0 VDDPE VPW VPW VPW VVDP_BOT
+  VVDP_TOP WEN_0 WEN_TOP_0 gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XR_IO_R BL0_BOT_15 BL0_TOP_15 BL1_BOT_15 BL1_TOP_15 BL2_BOT_15 BL2_TOP_15
+  BL3_BOT_15 BL3_TOP_15 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3
+  BOT_YW0 BOT_YW1 BOT_YW2 BOT_YW3 D_15 DWL DWL D_TOP_15 IWCLK0 IWCLK1 LOG0
+  LOG0_SA NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST
+  NACT_CC_TURN_BOT NACT_CC_TURN_TOP NBL0_BOT_15 NBL0_TOP_15 NBL1_BOT_15
+  NBL1_TOP_15 NBL2_BOT_15 NBL2_TOP_15 NBL3_BOT_15 NBL3_TOP_15 NSAE NWTDFT
+  Q1_15 Q0_15 Q0_TOP_15 Q1_15 Q1_TOP_15 Q2_15 Q2_TOP_15 Q3_15 Q3_TOP_15 RDMUX
+  SAEDLY SAEDLY SAPRECH TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3
+  TOP_YW0 TOP_YW1 TOP_YW2 TOP_YW3 VDDCE VDDC_BOT_15 VDDC_TOP_15 VDDPE VNWC_15
+  VDDPE VPW VPW VPW VVDP_BOT VVDP_TOP WEN_15 WEN_TOP_15
+  gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
.ENDS gf12lp_1rw_lg12_w32_bitIOCDM_R10
****
.SUBCKT gf12lp_1rw_lg12_w32_bitIO_ROW_R10 BL0_BOT_0 BL0_BOT_1 BL0_BOT_2
+  BL0_BOT_3 BL0_BOT_4 BL0_BOT_5 BL0_BOT_6 BL0_BOT_7 BL0_BOT_8 BL0_BOT_9
+  BL0_BOT_10 BL0_BOT_11 BL0_BOT_12 BL0_BOT_13 BL0_BOT_14 BL0_BOT_15 BL0_TOP_0
+  BL0_TOP_1 BL0_TOP_2 BL0_TOP_3 BL0_TOP_4 BL0_TOP_5 BL0_TOP_6 BL0_TOP_7
+  BL0_TOP_8 BL0_TOP_9 BL0_TOP_10 BL0_TOP_11 BL0_TOP_12 BL0_TOP_13 BL0_TOP_14
+  BL0_TOP_15 BL1_BOT_0 BL1_BOT_1 BL1_BOT_2 BL1_BOT_3 BL1_BOT_4 BL1_BOT_5
+  BL1_BOT_6 BL1_BOT_7 BL1_BOT_8 BL1_BOT_9 BL1_BOT_10 BL1_BOT_11 BL1_BOT_12
+  BL1_BOT_13 BL1_BOT_14 BL1_BOT_15 BL1_TOP_0 BL1_TOP_1 BL1_TOP_2 BL1_TOP_3
+  BL1_TOP_4 BL1_TOP_5 BL1_TOP_6 BL1_TOP_7 BL1_TOP_8 BL1_TOP_9 BL1_TOP_10
+  BL1_TOP_11 BL1_TOP_12 BL1_TOP_13 BL1_TOP_14 BL1_TOP_15 BL2_BOT_0 BL2_BOT_1
+  BL2_BOT_2 BL2_BOT_3 BL2_BOT_4 BL2_BOT_5 BL2_BOT_6 BL2_BOT_7 BL2_BOT_8
+  BL2_BOT_9 BL2_BOT_10 BL2_BOT_11 BL2_BOT_12 BL2_BOT_13 BL2_BOT_14 BL2_BOT_15
+  BL2_TOP_0 BL2_TOP_1 BL2_TOP_2 BL2_TOP_3 BL2_TOP_4 BL2_TOP_5 BL2_TOP_6
+  BL2_TOP_7 BL2_TOP_8 BL2_TOP_9 BL2_TOP_10 BL2_TOP_11 BL2_TOP_12 BL2_TOP_13
+  BL2_TOP_14 BL2_TOP_15 BL3_BOT_0 BL3_BOT_1 BL3_BOT_2 BL3_BOT_3 BL3_BOT_4
+  BL3_BOT_5 BL3_BOT_6 BL3_BOT_7 BL3_BOT_8 BL3_BOT_9 BL3_BOT_10 BL3_BOT_11
+  BL3_BOT_12 BL3_BOT_13 BL3_BOT_14 BL3_BOT_15 BL3_TOP_0 BL3_TOP_1 BL3_TOP_2
+  BL3_TOP_3 BL3_TOP_4 BL3_TOP_5 BL3_TOP_6 BL3_TOP_7 BL3_TOP_8 BL3_TOP_9
+  BL3_TOP_10 BL3_TOP_11 BL3_TOP_12 BL3_TOP_13 BL3_TOP_14 BL3_TOP_15
+  BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1 BOT_YW2
+  BOT_YW3 DWL D_0 D_1 D_2 D_3 D_4 D_5 D_6 D_7 D_8 D_9 D_10 D_11 D_12 D_13
+  D_14 D_15 D_TOP_0 D_TOP_1 D_TOP_2 D_TOP_3 D_TOP_4 D_TOP_5 D_TOP_6 D_TOP_7
+  D_TOP_8 D_TOP_9 D_TOP_10 D_TOP_11 D_TOP_12 D_TOP_13 D_TOP_14 D_TOP_15
+  IWCLK0 IWCLK1 LOG0 LOG0_SA NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP
+  NACT_CC_TOP_FAST NBL0_BOT_0 NBL0_BOT_1 NBL0_BOT_2 NBL0_BOT_3 NBL0_BOT_4
+  NBL0_BOT_5 NBL0_BOT_6 NBL0_BOT_7 NBL0_BOT_8 NBL0_BOT_9 NBL0_BOT_10
+  NBL0_BOT_11 NBL0_BOT_12 NBL0_BOT_13 NBL0_BOT_14 NBL0_BOT_15 NBL0_TOP_0
+  NBL0_TOP_1 NBL0_TOP_2 NBL0_TOP_3 NBL0_TOP_4 NBL0_TOP_5 NBL0_TOP_6
+  NBL0_TOP_7 NBL0_TOP_8 NBL0_TOP_9 NBL0_TOP_10 NBL0_TOP_11 NBL0_TOP_12
+  NBL0_TOP_13 NBL0_TOP_14 NBL0_TOP_15 NBL1_BOT_0 NBL1_BOT_1 NBL1_BOT_2
+  NBL1_BOT_3 NBL1_BOT_4 NBL1_BOT_5 NBL1_BOT_6 NBL1_BOT_7 NBL1_BOT_8
+  NBL1_BOT_9 NBL1_BOT_10 NBL1_BOT_11 NBL1_BOT_12 NBL1_BOT_13 NBL1_BOT_14
+  NBL1_BOT_15 NBL1_TOP_0 NBL1_TOP_1 NBL1_TOP_2 NBL1_TOP_3 NBL1_TOP_4
+  NBL1_TOP_5 NBL1_TOP_6 NBL1_TOP_7 NBL1_TOP_8 NBL1_TOP_9 NBL1_TOP_10
+  NBL1_TOP_11 NBL1_TOP_12 NBL1_TOP_13 NBL1_TOP_14 NBL1_TOP_15 NBL2_BOT_0
+  NBL2_BOT_1 NBL2_BOT_2 NBL2_BOT_3 NBL2_BOT_4 NBL2_BOT_5 NBL2_BOT_6
+  NBL2_BOT_7 NBL2_BOT_8 NBL2_BOT_9 NBL2_BOT_10 NBL2_BOT_11 NBL2_BOT_12
+  NBL2_BOT_13 NBL2_BOT_14 NBL2_BOT_15 NBL2_TOP_0 NBL2_TOP_1 NBL2_TOP_2
+  NBL2_TOP_3 NBL2_TOP_4 NBL2_TOP_5 NBL2_TOP_6 NBL2_TOP_7 NBL2_TOP_8
+  NBL2_TOP_9 NBL2_TOP_10 NBL2_TOP_11 NBL2_TOP_12 NBL2_TOP_13 NBL2_TOP_14
+  NBL2_TOP_15 NBL3_BOT_0 NBL3_BOT_1 NBL3_BOT_2 NBL3_BOT_3 NBL3_BOT_4
+  NBL3_BOT_5 NBL3_BOT_6 NBL3_BOT_7 NBL3_BOT_8 NBL3_BOT_9 NBL3_BOT_10
+  NBL3_BOT_11 NBL3_BOT_12 NBL3_BOT_13 NBL3_BOT_14 NBL3_BOT_15 NBL3_TOP_0
+  NBL3_TOP_1 NBL3_TOP_2 NBL3_TOP_3 NBL3_TOP_4 NBL3_TOP_5 NBL3_TOP_6
+  NBL3_TOP_7 NBL3_TOP_8 NBL3_TOP_9 NBL3_TOP_10 NBL3_TOP_11 NBL3_TOP_12
+  NBL3_TOP_13 NBL3_TOP_14 NBL3_TOP_15 NSAE NWTDFT Q0_0 Q0_1 Q0_2 Q0_3 Q0_4
+  Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10 Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q0_TOP_0
+  Q0_TOP_1 Q0_TOP_2 Q0_TOP_3 Q0_TOP_4 Q0_TOP_5 Q0_TOP_6 Q0_TOP_7 Q0_TOP_8
+  Q0_TOP_9 Q0_TOP_10 Q0_TOP_11 Q0_TOP_12 Q0_TOP_13 Q0_TOP_14 Q0_TOP_15 Q1_0
+  Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8 Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14
+  Q1_15 Q1_TOP_0 Q1_TOP_1 Q1_TOP_2 Q1_TOP_3 Q1_TOP_4 Q1_TOP_5 Q1_TOP_6
+  Q1_TOP_7 Q1_TOP_8 Q1_TOP_9 Q1_TOP_10 Q1_TOP_11 Q1_TOP_12 Q1_TOP_13
+  Q1_TOP_14 Q1_TOP_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6 Q2_7 Q2_8 Q2_9 Q2_10
+  Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q2_TOP_0 Q2_TOP_1 Q2_TOP_2 Q2_TOP_3 Q2_TOP_4
+  Q2_TOP_5 Q2_TOP_6 Q2_TOP_7 Q2_TOP_8 Q2_TOP_9 Q2_TOP_10 Q2_TOP_11 Q2_TOP_12
+  Q2_TOP_13 Q2_TOP_14 Q2_TOP_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4 Q3_5 Q3_6 Q3_7 Q3_8
+  Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 Q3_TOP_0 Q3_TOP_1 Q3_TOP_2
+  Q3_TOP_3 Q3_TOP_4 Q3_TOP_5 Q3_TOP_6 Q3_TOP_7 Q3_TOP_8 Q3_TOP_9 Q3_TOP_10
+  Q3_TOP_11 Q3_TOP_12 Q3_TOP_13 Q3_TOP_14 Q3_TOP_15 RDMUX SAEDLY SAPRECH
+  TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2
+  TOP_YW3 VDDCE VDDC_BOT_0 VDDC_BOT_1 VDDC_BOT_2 VDDC_BOT_3 VDDC_BOT_4
+  VDDC_BOT_5 VDDC_BOT_6 VDDC_BOT_7 VDDC_BOT_8 VDDC_BOT_9 VDDC_BOT_10
+  VDDC_BOT_11 VDDC_BOT_12 VDDC_BOT_13 VDDC_BOT_14 VDDC_BOT_15 VDDC_TOP_0
+  VDDC_TOP_1 VDDC_TOP_2 VDDC_TOP_3 VDDC_TOP_4 VDDC_TOP_5 VDDC_TOP_6
+  VDDC_TOP_7 VDDC_TOP_8 VDDC_TOP_9 VDDC_TOP_10 VDDC_TOP_11 VDDC_TOP_12
+  VDDC_TOP_13 VDDC_TOP_14 VDDC_TOP_15 VDDPE VNWC_0 VNWC_1 VNWC_2 VNWC_3
+  VNWC_4 VNWC_5 VNWC_6 VNWC_7 VNWC_8 VNWC_9 VNWC_10 VNWC_11 VNWC_12 VNWC_13
+  VNWC_14 VNWC_15 VNWC_16 VPW VVDP_BOT VVDP_TOP WEN_0 WEN_1 WEN_2 WEN_3 WEN_4
+  WEN_5 WEN_6 WEN_7 WEN_8 WEN_9 WEN_10 WEN_11 WEN_12 WEN_13 WEN_14 WEN_15
+  WEN_TOP_0 WEN_TOP_1 WEN_TOP_2 WEN_TOP_3 WEN_TOP_4 WEN_TOP_5 WEN_TOP_6
+  WEN_TOP_7 WEN_TOP_8 WEN_TOP_9 WEN_TOP_10 WEN_TOP_11 WEN_TOP_12 WEN_TOP_13
+  WEN_TOP_14 WEN_TOP_15
** gf12lp_1rw_lg12_w32_bitIO_ROW_R10: 3104 flat devices **
XIO_CDM_ROW_R1 BL0_BOT_0 BL0_BOT_1 BL0_BOT_2 BL0_BOT_3 BL0_BOT_4 BL0_BOT_5
+  BL0_BOT_6 BL0_BOT_7 BL0_BOT_8 BL0_BOT_9 BL0_BOT_10 BL0_BOT_11 BL0_BOT_12
+  BL0_BOT_13 BL0_BOT_14 BL0_BOT_15 BL0_TOP_0 BL0_TOP_1 BL0_TOP_2 BL0_TOP_3
+  BL0_TOP_4 BL0_TOP_5 BL0_TOP_6 BL0_TOP_7 BL0_TOP_8 BL0_TOP_9 BL0_TOP_10
+  BL0_TOP_11 BL0_TOP_12 BL0_TOP_13 BL0_TOP_14 BL0_TOP_15 BL1_BOT_0 BL1_BOT_1
+  BL1_BOT_2 BL1_BOT_3 BL1_BOT_4 BL1_BOT_5 BL1_BOT_6 BL1_BOT_7 BL1_BOT_8
+  BL1_BOT_9 BL1_BOT_10 BL1_BOT_11 BL1_BOT_12 BL1_BOT_13 BL1_BOT_14 BL1_BOT_15
+  BL1_TOP_0 BL1_TOP_1 BL1_TOP_2 BL1_TOP_3 BL1_TOP_4 BL1_TOP_5 BL1_TOP_6
+  BL1_TOP_7 BL1_TOP_8 BL1_TOP_9 BL1_TOP_10 BL1_TOP_11 BL1_TOP_12 BL1_TOP_13
+  BL1_TOP_14 BL1_TOP_15 BL2_BOT_0 BL2_BOT_1 BL2_BOT_2 BL2_BOT_3 BL2_BOT_4
+  BL2_BOT_5 BL2_BOT_6 BL2_BOT_7 BL2_BOT_8 BL2_BOT_9 BL2_BOT_10 BL2_BOT_11
+  BL2_BOT_12 BL2_BOT_13 BL2_BOT_14 BL2_BOT_15 BL2_TOP_0 BL2_TOP_1 BL2_TOP_2
+  BL2_TOP_3 BL2_TOP_4 BL2_TOP_5 BL2_TOP_6 BL2_TOP_7 BL2_TOP_8 BL2_TOP_9
+  BL2_TOP_10 BL2_TOP_11 BL2_TOP_12 BL2_TOP_13 BL2_TOP_14 BL2_TOP_15 BL3_BOT_0
+  BL3_BOT_1 BL3_BOT_2 BL3_BOT_3 BL3_BOT_4 BL3_BOT_5 BL3_BOT_6 BL3_BOT_7
+  BL3_BOT_8 BL3_BOT_9 BL3_BOT_10 BL3_BOT_11 BL3_BOT_12 BL3_BOT_13 BL3_BOT_14
+  BL3_BOT_15 BL3_TOP_0 BL3_TOP_1 BL3_TOP_2 BL3_TOP_3 BL3_TOP_4 BL3_TOP_5
+  BL3_TOP_6 BL3_TOP_7 BL3_TOP_8 BL3_TOP_9 BL3_TOP_10 BL3_TOP_11 BL3_TOP_12
+  BL3_TOP_13 BL3_TOP_14 BL3_TOP_15 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2
+  BOT_NYR3 BOT_YW0 BOT_YW1 BOT_YW2 BOT_YW3 DWL D_0 D_1 D_2 D_3 D_4 D_5 D_6
+  D_7 D_8 D_9 D_10 D_11 D_12 D_13 D_14 D_15 D_TOP_0 D_TOP_1 D_TOP_2 D_TOP_3
+  D_TOP_4 D_TOP_5 D_TOP_6 D_TOP_7 D_TOP_8 D_TOP_9 D_TOP_10 D_TOP_11 D_TOP_12
+  D_TOP_13 D_TOP_14 D_TOP_15 IWCLK0 IWCLK1 LOG0 LOG0_SA NACT_CC_BOT
+  NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST NACT_CC_BOT NACT_CC_TOP
+  NBL0_BOT_0 NBL0_BOT_1 NBL0_BOT_2 NBL0_BOT_3 NBL0_BOT_4 NBL0_BOT_5
+  NBL0_BOT_6 NBL0_BOT_7 NBL0_BOT_8 NBL0_BOT_9 NBL0_BOT_10 NBL0_BOT_11
+  NBL0_BOT_12 NBL0_BOT_13 NBL0_BOT_14 NBL0_BOT_15 NBL0_TOP_0 NBL0_TOP_1
+  NBL0_TOP_2 NBL0_TOP_3 NBL0_TOP_4 NBL0_TOP_5 NBL0_TOP_6 NBL0_TOP_7
+  NBL0_TOP_8 NBL0_TOP_9 NBL0_TOP_10 NBL0_TOP_11 NBL0_TOP_12 NBL0_TOP_13
+  NBL0_TOP_14 NBL0_TOP_15 NBL1_BOT_0 NBL1_BOT_1 NBL1_BOT_2 NBL1_BOT_3
+  NBL1_BOT_4 NBL1_BOT_5 NBL1_BOT_6 NBL1_BOT_7 NBL1_BOT_8 NBL1_BOT_9
+  NBL1_BOT_10 NBL1_BOT_11 NBL1_BOT_12 NBL1_BOT_13 NBL1_BOT_14 NBL1_BOT_15
+  NBL1_TOP_0 NBL1_TOP_1 NBL1_TOP_2 NBL1_TOP_3 NBL1_TOP_4 NBL1_TOP_5
+  NBL1_TOP_6 NBL1_TOP_7 NBL1_TOP_8 NBL1_TOP_9 NBL1_TOP_10 NBL1_TOP_11
+  NBL1_TOP_12 NBL1_TOP_13 NBL1_TOP_14 NBL1_TOP_15 NBL2_BOT_0 NBL2_BOT_1
+  NBL2_BOT_2 NBL2_BOT_3 NBL2_BOT_4 NBL2_BOT_5 NBL2_BOT_6 NBL2_BOT_7
+  NBL2_BOT_8 NBL2_BOT_9 NBL2_BOT_10 NBL2_BOT_11 NBL2_BOT_12 NBL2_BOT_13
+  NBL2_BOT_14 NBL2_BOT_15 NBL2_TOP_0 NBL2_TOP_1 NBL2_TOP_2 NBL2_TOP_3
+  NBL2_TOP_4 NBL2_TOP_5 NBL2_TOP_6 NBL2_TOP_7 NBL2_TOP_8 NBL2_TOP_9
+  NBL2_TOP_10 NBL2_TOP_11 NBL2_TOP_12 NBL2_TOP_13 NBL2_TOP_14 NBL2_TOP_15
+  NBL3_BOT_0 NBL3_BOT_1 NBL3_BOT_2 NBL3_BOT_3 NBL3_BOT_4 NBL3_BOT_5
+  NBL3_BOT_6 NBL3_BOT_7 NBL3_BOT_8 NBL3_BOT_9 NBL3_BOT_10 NBL3_BOT_11
+  NBL3_BOT_12 NBL3_BOT_13 NBL3_BOT_14 NBL3_BOT_15 NBL3_TOP_0 NBL3_TOP_1
+  NBL3_TOP_2 NBL3_TOP_3 NBL3_TOP_4 NBL3_TOP_5 NBL3_TOP_6 NBL3_TOP_7
+  NBL3_TOP_8 NBL3_TOP_9 NBL3_TOP_10 NBL3_TOP_11 NBL3_TOP_12 NBL3_TOP_13
+  NBL3_TOP_14 NBL3_TOP_15 NSAE NWTDFT Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7
+  Q0_8 Q0_9 Q0_10 Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q0_TOP_0 Q0_TOP_1 Q0_TOP_2
+  Q0_TOP_3 Q0_TOP_4 Q0_TOP_5 Q0_TOP_6 Q0_TOP_7 Q0_TOP_8 Q0_TOP_9 Q0_TOP_10
+  Q0_TOP_11 Q0_TOP_12 Q0_TOP_13 Q0_TOP_14 Q0_TOP_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4
+  Q1_5 Q1_6 Q1_7 Q1_8 Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q1_TOP_0
+  Q1_TOP_1 Q1_TOP_2 Q1_TOP_3 Q1_TOP_4 Q1_TOP_5 Q1_TOP_6 Q1_TOP_7 Q1_TOP_8
+  Q1_TOP_9 Q1_TOP_10 Q1_TOP_11 Q1_TOP_12 Q1_TOP_13 Q1_TOP_14 Q1_TOP_15 Q2_0
+  Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6 Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14
+  Q2_15 Q2_TOP_0 Q2_TOP_1 Q2_TOP_2 Q2_TOP_3 Q2_TOP_4 Q2_TOP_5 Q2_TOP_6
+  Q2_TOP_7 Q2_TOP_8 Q2_TOP_9 Q2_TOP_10 Q2_TOP_11 Q2_TOP_12 Q2_TOP_13
+  Q2_TOP_14 Q2_TOP_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4 Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10
+  Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 Q3_TOP_0 Q3_TOP_1 Q3_TOP_2 Q3_TOP_3 Q3_TOP_4
+  Q3_TOP_5 Q3_TOP_6 Q3_TOP_7 Q3_TOP_8 Q3_TOP_9 Q3_TOP_10 Q3_TOP_11 Q3_TOP_12
+  Q3_TOP_13 Q3_TOP_14 Q3_TOP_15 RDMUX SAEDLY SAPRECH TOP_BLPRECH TOP_NYR0
+  TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2 TOP_YW3 VDDCE VDDC_BOT_0
+  VDDC_BOT_1 VDDC_BOT_2 VDDC_BOT_3 VDDC_BOT_4 VDDC_BOT_5 VDDC_BOT_6
+  VDDC_BOT_7 VDDC_BOT_8 VDDC_BOT_9 VDDC_BOT_10 VDDC_BOT_11 VDDC_BOT_12
+  VDDC_BOT_13 VDDC_BOT_14 VDDC_BOT_15 VDDC_TOP_0 VDDC_TOP_1 VDDC_TOP_2
+  VDDC_TOP_3 VDDC_TOP_4 VDDC_TOP_5 VDDC_TOP_6 VDDC_TOP_7 VDDC_TOP_8
+  VDDC_TOP_9 VDDC_TOP_10 VDDC_TOP_11 VDDC_TOP_12 VDDC_TOP_13 VDDC_TOP_14
+  VDDC_TOP_15 VDDPE VNWC_0 VNWC_1 VNWC_2 VNWC_3 VNWC_4 VNWC_5 VNWC_6 VNWC_7
+  VNWC_8 VNWC_9 VNWC_10 VNWC_11 VNWC_12 VNWC_13 VNWC_14 VNWC_15 VPW VVDP_BOT
+  VVDP_TOP WEN_0 WEN_1 WEN_2 WEN_3 WEN_4 WEN_5 WEN_6 WEN_7 WEN_8 WEN_9 WEN_10
+  WEN_11 WEN_12 WEN_13 WEN_14 WEN_15 WEN_TOP_0 WEN_TOP_1 WEN_TOP_2 WEN_TOP_3
+  WEN_TOP_4 WEN_TOP_5 WEN_TOP_6 WEN_TOP_7 WEN_TOP_8 WEN_TOP_9 WEN_TOP_10
+  WEN_TOP_11 WEN_TOP_12 WEN_TOP_13 WEN_TOP_14 WEN_TOP_15
+  gf12lp_1rw_lg12_w32_bitIOCDM_R10
.ENDS gf12lp_1rw_lg12_w32_bitIO_ROW_R10
****
.SUBCKT gf12lp_1rw_lg12_w32_bitIO_SLICE1_SLICE0 ACTP BA0 BA0_TOP BANKSEL0
+  BANKSEL0_TOP BANKSEL1 BANKSEL1_TOP BANKSEL2 BANKSEL2_TOP BANKSEL3
+  BANKSEL3_TOP BL0_BOT_0 BL0_BOT_1 BL0_BOT_2 BL0_BOT_3 BL0_BOT_4 BL0_BOT_5
+  BL0_BOT_6 BL0_BOT_7 BL0_BOT_8 BL0_BOT_9 BL0_BOT_10 BL0_BOT_11 BL0_BOT_12
+  BL0_BOT_13 BL0_BOT_14 BL0_BOT_15 BL0_BOT_16 BL0_BOT_17 BL0_BOT_18
+  BL0_BOT_19 BL0_BOT_20 BL0_BOT_21 BL0_BOT_22 BL0_BOT_23 BL0_BOT_24
+  BL0_BOT_25 BL0_BOT_26 BL0_BOT_27 BL0_BOT_28 BL0_BOT_29 BL0_BOT_30
+  BL0_BOT_31 BL0_TOP_0 BL0_TOP_1 BL0_TOP_2 BL0_TOP_3 BL0_TOP_4 BL0_TOP_5
+  BL0_TOP_6 BL0_TOP_7 BL0_TOP_8 BL0_TOP_9 BL0_TOP_10 BL0_TOP_11 BL0_TOP_12
+  BL0_TOP_13 BL0_TOP_14 BL0_TOP_15 BL0_TOP_16 BL0_TOP_17 BL0_TOP_18
+  BL0_TOP_19 BL0_TOP_20 BL0_TOP_21 BL0_TOP_22 BL0_TOP_23 BL0_TOP_24
+  BL0_TOP_25 BL0_TOP_26 BL0_TOP_27 BL0_TOP_28 BL0_TOP_29 BL0_TOP_30
+  BL0_TOP_31 BL1_BOT_0 BL1_BOT_1 BL1_BOT_2 BL1_BOT_3 BL1_BOT_4 BL1_BOT_5
+  BL1_BOT_6 BL1_BOT_7 BL1_BOT_8 BL1_BOT_9 BL1_BOT_10 BL1_BOT_11 BL1_BOT_12
+  BL1_BOT_13 BL1_BOT_14 BL1_BOT_15 BL1_BOT_16 BL1_BOT_17 BL1_BOT_18
+  BL1_BOT_19 BL1_BOT_20 BL1_BOT_21 BL1_BOT_22 BL1_BOT_23 BL1_BOT_24
+  BL1_BOT_25 BL1_BOT_26 BL1_BOT_27 BL1_BOT_28 BL1_BOT_29 BL1_BOT_30
+  BL1_BOT_31 BL1_TOP_0 BL1_TOP_1 BL1_TOP_2 BL1_TOP_3 BL1_TOP_4 BL1_TOP_5
+  BL1_TOP_6 BL1_TOP_7 BL1_TOP_8 BL1_TOP_9 BL1_TOP_10 BL1_TOP_11 BL1_TOP_12
+  BL1_TOP_13 BL1_TOP_14 BL1_TOP_15 BL1_TOP_16 BL1_TOP_17 BL1_TOP_18
+  BL1_TOP_19 BL1_TOP_20 BL1_TOP_21 BL1_TOP_22 BL1_TOP_23 BL1_TOP_24
+  BL1_TOP_25 BL1_TOP_26 BL1_TOP_27 BL1_TOP_28 BL1_TOP_29 BL1_TOP_30
+  BL1_TOP_31 BL2_BOT_0 BL2_BOT_1 BL2_BOT_2 BL2_BOT_3 BL2_BOT_4 BL2_BOT_5
+  BL2_BOT_6 BL2_BOT_7 BL2_BOT_8 BL2_BOT_9 BL2_BOT_10 BL2_BOT_11 BL2_BOT_12
+  BL2_BOT_13 BL2_BOT_14 BL2_BOT_15 BL2_BOT_16 BL2_BOT_17 BL2_BOT_18
+  BL2_BOT_19 BL2_BOT_20 BL2_BOT_21 BL2_BOT_22 BL2_BOT_23 BL2_BOT_24
+  BL2_BOT_25 BL2_BOT_26 BL2_BOT_27 BL2_BOT_28 BL2_BOT_29 BL2_BOT_30
+  BL2_BOT_31 BL2_TOP_0 BL2_TOP_1 BL2_TOP_2 BL2_TOP_3 BL2_TOP_4 BL2_TOP_5
+  BL2_TOP_6 BL2_TOP_7 BL2_TOP_8 BL2_TOP_9 BL2_TOP_10 BL2_TOP_11 BL2_TOP_12
+  BL2_TOP_13 BL2_TOP_14 BL2_TOP_15 BL2_TOP_16 BL2_TOP_17 BL2_TOP_18
+  BL2_TOP_19 BL2_TOP_20 BL2_TOP_21 BL2_TOP_22 BL2_TOP_23 BL2_TOP_24
+  BL2_TOP_25 BL2_TOP_26 BL2_TOP_27 BL2_TOP_28 BL2_TOP_29 BL2_TOP_30
+  BL2_TOP_31 BL3_BOT_0 BL3_BOT_1 BL3_BOT_2 BL3_BOT_3 BL3_BOT_4 BL3_BOT_5
+  BL3_BOT_6 BL3_BOT_7 BL3_BOT_8 BL3_BOT_9 BL3_BOT_10 BL3_BOT_11 BL3_BOT_12
+  BL3_BOT_13 BL3_BOT_14 BL3_BOT_15 BL3_BOT_16 BL3_BOT_17 BL3_BOT_18
+  BL3_BOT_19 BL3_BOT_20 BL3_BOT_21 BL3_BOT_22 BL3_BOT_23 BL3_BOT_24
+  BL3_BOT_25 BL3_BOT_26 BL3_BOT_27 BL3_BOT_28 BL3_BOT_29 BL3_BOT_30
+  BL3_BOT_31 BL3_TOP_0 BL3_TOP_1 BL3_TOP_2 BL3_TOP_3 BL3_TOP_4 BL3_TOP_5
+  BL3_TOP_6 BL3_TOP_7 BL3_TOP_8 BL3_TOP_9 BL3_TOP_10 BL3_TOP_11 BL3_TOP_12
+  BL3_TOP_13 BL3_TOP_14 BL3_TOP_15 BL3_TOP_16 BL3_TOP_17 BL3_TOP_18
+  BL3_TOP_19 BL3_TOP_20 BL3_TOP_21 BL3_TOP_22 BL3_TOP_23 BL3_TOP_24
+  BL3_TOP_25 BL3_TOP_26 BL3_TOP_27 BL3_TOP_28 BL3_TOP_29 BL3_TOP_30
+  BL3_TOP_31 BME[0] BME[1] BOT_LA_P2[0] BOT_NLA_P2[0] CA0 CA0_TOP CA1 CA1_TOP
+  CA2 CA2_TOP CA3 CA3_TOP CENDFT CENDFT_TOP CEN_P2 CLMPOK_TBNK_L
+  CLMPOK_TBNK_R DBL DBL_TERM DFTRAMBYP DWL_TURN D_0 D_1 D_2 D_3 D_4 D_5 D_6
+  D_7 D_8 D_9 D_10 D_11 D_12 D_13 D_14 D_15 D_16 D_17 D_18 D_19 D_20 D_21
+  D_22 D_23 D_24 D_25 D_26 D_27 D_28 D_29 D_30 D_31 D_TOP_0 D_TOP_1 D_TOP_2
+  D_TOP_3 D_TOP_4 D_TOP_5 D_TOP_6 D_TOP_7 D_TOP_8 D_TOP_9 D_TOP_10 D_TOP_11
+  D_TOP_12 D_TOP_13 D_TOP_14 D_TOP_15 D_TOP_16 D_TOP_17 D_TOP_18 D_TOP_19
+  D_TOP_20 D_TOP_21 D_TOP_22 D_TOP_23 D_TOP_24 D_TOP_25 D_TOP_26 D_TOP_27
+  D_TOP_28 D_TOP_29 D_TOP_30 D_TOP_31 EMAS EMAS_TOP EMAW[0] EMAW[1]
+  EMAW_TOP[0] EMAW_TOP[1] EMA[0] EMA[1] EMA[2] EMA_P2[0] EMA_P2[1] EMA_P2[2]
+  EMA_TOP[0] EMA_TOP[1] EMA_TOP[2] GTP GTP_SA GTP_SA_AST_VMIN
+  GTP_SA_AST_VMIN_TERM GTP_SA_WDX_TERM GWEN GWEN_P2 GWEN_TOP LA_P2[1] LOG0
+  LOG0_SA LOG1 NACTC NACT_CC_BOT NACT_CC_TOP_TOP NBL0_BOT_0 NBL0_BOT_1
+  NBL0_BOT_2 NBL0_BOT_3 NBL0_BOT_4 NBL0_BOT_5 NBL0_BOT_6 NBL0_BOT_7
+  NBL0_BOT_8 NBL0_BOT_9 NBL0_BOT_10 NBL0_BOT_11 NBL0_BOT_12 NBL0_BOT_13
+  NBL0_BOT_14 NBL0_BOT_15 NBL0_BOT_16 NBL0_BOT_17 NBL0_BOT_18 NBL0_BOT_19
+  NBL0_BOT_20 NBL0_BOT_21 NBL0_BOT_22 NBL0_BOT_23 NBL0_BOT_24 NBL0_BOT_25
+  NBL0_BOT_26 NBL0_BOT_27 NBL0_BOT_28 NBL0_BOT_29 NBL0_BOT_30 NBL0_BOT_31
+  NBL0_TOP_0 NBL0_TOP_1 NBL0_TOP_2 NBL0_TOP_3 NBL0_TOP_4 NBL0_TOP_5
+  NBL0_TOP_6 NBL0_TOP_7 NBL0_TOP_8 NBL0_TOP_9 NBL0_TOP_10 NBL0_TOP_11
+  NBL0_TOP_12 NBL0_TOP_13 NBL0_TOP_14 NBL0_TOP_15 NBL0_TOP_16 NBL0_TOP_17
+  NBL0_TOP_18 NBL0_TOP_19 NBL0_TOP_20 NBL0_TOP_21 NBL0_TOP_22 NBL0_TOP_23
+  NBL0_TOP_24 NBL0_TOP_25 NBL0_TOP_26 NBL0_TOP_27 NBL0_TOP_28 NBL0_TOP_29
+  NBL0_TOP_30 NBL0_TOP_31 NBL1_BOT_0 NBL1_BOT_1 NBL1_BOT_2 NBL1_BOT_3
+  NBL1_BOT_4 NBL1_BOT_5 NBL1_BOT_6 NBL1_BOT_7 NBL1_BOT_8 NBL1_BOT_9
+  NBL1_BOT_10 NBL1_BOT_11 NBL1_BOT_12 NBL1_BOT_13 NBL1_BOT_14 NBL1_BOT_15
+  NBL1_BOT_16 NBL1_BOT_17 NBL1_BOT_18 NBL1_BOT_19 NBL1_BOT_20 NBL1_BOT_21
+  NBL1_BOT_22 NBL1_BOT_23 NBL1_BOT_24 NBL1_BOT_25 NBL1_BOT_26 NBL1_BOT_27
+  NBL1_BOT_28 NBL1_BOT_29 NBL1_BOT_30 NBL1_BOT_31 NBL1_TOP_0 NBL1_TOP_1
+  NBL1_TOP_2 NBL1_TOP_3 NBL1_TOP_4 NBL1_TOP_5 NBL1_TOP_6 NBL1_TOP_7
+  NBL1_TOP_8 NBL1_TOP_9 NBL1_TOP_10 NBL1_TOP_11 NBL1_TOP_12 NBL1_TOP_13
+  NBL1_TOP_14 NBL1_TOP_15 NBL1_TOP_16 NBL1_TOP_17 NBL1_TOP_18 NBL1_TOP_19
+  NBL1_TOP_20 NBL1_TOP_21 NBL1_TOP_22 NBL1_TOP_23 NBL1_TOP_24 NBL1_TOP_25
+  NBL1_TOP_26 NBL1_TOP_27 NBL1_TOP_28 NBL1_TOP_29 NBL1_TOP_30 NBL1_TOP_31
+  NBL2_BOT_0 NBL2_BOT_1 NBL2_BOT_2 NBL2_BOT_3 NBL2_BOT_4 NBL2_BOT_5
+  NBL2_BOT_6 NBL2_BOT_7 NBL2_BOT_8 NBL2_BOT_9 NBL2_BOT_10 NBL2_BOT_11
+  NBL2_BOT_12 NBL2_BOT_13 NBL2_BOT_14 NBL2_BOT_15 NBL2_BOT_16 NBL2_BOT_17
+  NBL2_BOT_18 NBL2_BOT_19 NBL2_BOT_20 NBL2_BOT_21 NBL2_BOT_22 NBL2_BOT_23
+  NBL2_BOT_24 NBL2_BOT_25 NBL2_BOT_26 NBL2_BOT_27 NBL2_BOT_28 NBL2_BOT_29
+  NBL2_BOT_30 NBL2_BOT_31 NBL2_TOP_0 NBL2_TOP_1 NBL2_TOP_2 NBL2_TOP_3
+  NBL2_TOP_4 NBL2_TOP_5 NBL2_TOP_6 NBL2_TOP_7 NBL2_TOP_8 NBL2_TOP_9
+  NBL2_TOP_10 NBL2_TOP_11 NBL2_TOP_12 NBL2_TOP_13 NBL2_TOP_14 NBL2_TOP_15
+  NBL2_TOP_16 NBL2_TOP_17 NBL2_TOP_18 NBL2_TOP_19 NBL2_TOP_20 NBL2_TOP_21
+  NBL2_TOP_22 NBL2_TOP_23 NBL2_TOP_24 NBL2_TOP_25 NBL2_TOP_26 NBL2_TOP_27
+  NBL2_TOP_28 NBL2_TOP_29 NBL2_TOP_30 NBL2_TOP_31 NBL3_BOT_0 NBL3_BOT_1
+  NBL3_BOT_2 NBL3_BOT_3 NBL3_BOT_4 NBL3_BOT_5 NBL3_BOT_6 NBL3_BOT_7
+  NBL3_BOT_8 NBL3_BOT_9 NBL3_BOT_10 NBL3_BOT_11 NBL3_BOT_12 NBL3_BOT_13
+  NBL3_BOT_14 NBL3_BOT_15 NBL3_BOT_16 NBL3_BOT_17 NBL3_BOT_18 NBL3_BOT_19
+  NBL3_BOT_20 NBL3_BOT_21 NBL3_BOT_22 NBL3_BOT_23 NBL3_BOT_24 NBL3_BOT_25
+  NBL3_BOT_26 NBL3_BOT_27 NBL3_BOT_28 NBL3_BOT_29 NBL3_BOT_30 NBL3_BOT_31
+  NBL3_TOP_0 NBL3_TOP_1 NBL3_TOP_2 NBL3_TOP_3 NBL3_TOP_4 NBL3_TOP_5
+  NBL3_TOP_6 NBL3_TOP_7 NBL3_TOP_8 NBL3_TOP_9 NBL3_TOP_10 NBL3_TOP_11
+  NBL3_TOP_12 NBL3_TOP_13 NBL3_TOP_14 NBL3_TOP_15 NBL3_TOP_16 NBL3_TOP_17
+  NBL3_TOP_18 NBL3_TOP_19 NBL3_TOP_20 NBL3_TOP_21 NBL3_TOP_22 NBL3_TOP_23
+  NBL3_TOP_24 NBL3_TOP_25 NBL3_TOP_26 NBL3_TOP_27 NBL3_TOP_28 NBL3_TOP_29
+  NBL3_TOP_30 NBL3_TOP_31 NCLK_EXT NCLK_TOP NDFT_P2 NGTP_SA_AST_OUT NLA_P2[1]
+  NMASK[0] NMASK[1] NRA_P2[0] NRA_P2[1] NRA_P2[2] NRA_P2[3] NRA_P2[4]
+  NRA_P2[5] NRET NRETNVT PGEN_TOP POK POK_TOP Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5
+  Q0_6 Q0_7 Q0_8 Q0_9 Q0_10 Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q0_16 Q0_17 Q0_18
+  Q0_19 Q0_20 Q0_21 Q0_22 Q0_23 Q0_24 Q0_25 Q0_26 Q0_27 Q0_28 Q0_29 Q0_30
+  Q0_31 Q0_TOP_0 Q0_TOP_1 Q0_TOP_2 Q0_TOP_3 Q0_TOP_4 Q0_TOP_5 Q0_TOP_6
+  Q0_TOP_7 Q0_TOP_8 Q0_TOP_9 Q0_TOP_10 Q0_TOP_11 Q0_TOP_12 Q0_TOP_13
+  Q0_TOP_14 Q0_TOP_15 Q0_TOP_16 Q0_TOP_17 Q0_TOP_18 Q0_TOP_19 Q0_TOP_20
+  Q0_TOP_21 Q0_TOP_22 Q0_TOP_23 Q0_TOP_24 Q0_TOP_25 Q0_TOP_26 Q0_TOP_27
+  Q0_TOP_28 Q0_TOP_29 Q0_TOP_30 Q0_TOP_31 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6
+  Q1_7 Q1_8 Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q1_16 Q1_17 Q1_18 Q1_19
+  Q1_20 Q1_21 Q1_22 Q1_23 Q1_24 Q1_25 Q1_26 Q1_27 Q1_28 Q1_29 Q1_30 Q1_31
+  Q1_TOP_0 Q1_TOP_1 Q1_TOP_2 Q1_TOP_3 Q1_TOP_4 Q1_TOP_5 Q1_TOP_6 Q1_TOP_7
+  Q1_TOP_8 Q1_TOP_9 Q1_TOP_10 Q1_TOP_11 Q1_TOP_12 Q1_TOP_13 Q1_TOP_14
+  Q1_TOP_15 Q1_TOP_16 Q1_TOP_17 Q1_TOP_18 Q1_TOP_19 Q1_TOP_20 Q1_TOP_21
+  Q1_TOP_22 Q1_TOP_23 Q1_TOP_24 Q1_TOP_25 Q1_TOP_26 Q1_TOP_27 Q1_TOP_28
+  Q1_TOP_29 Q1_TOP_30 Q1_TOP_31 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6 Q2_7 Q2_8
+  Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q2_16 Q2_17 Q2_18 Q2_19 Q2_20
+  Q2_21 Q2_22 Q2_23 Q2_24 Q2_25 Q2_26 Q2_27 Q2_28 Q2_29 Q2_30 Q2_31 Q2_TOP_0
+  Q2_TOP_1 Q2_TOP_2 Q2_TOP_3 Q2_TOP_4 Q2_TOP_5 Q2_TOP_6 Q2_TOP_7 Q2_TOP_8
+  Q2_TOP_9 Q2_TOP_10 Q2_TOP_11 Q2_TOP_12 Q2_TOP_13 Q2_TOP_14 Q2_TOP_15
+  Q2_TOP_16 Q2_TOP_17 Q2_TOP_18 Q2_TOP_19 Q2_TOP_20 Q2_TOP_21 Q2_TOP_22
+  Q2_TOP_23 Q2_TOP_24 Q2_TOP_25 Q2_TOP_26 Q2_TOP_27 Q2_TOP_28 Q2_TOP_29
+  Q2_TOP_30 Q2_TOP_31 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4 Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10
+  Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 Q3_16 Q3_17 Q3_18 Q3_19 Q3_20 Q3_21 Q3_22
+  Q3_23 Q3_24 Q3_25 Q3_26 Q3_27 Q3_28 Q3_29 Q3_30 Q3_31 Q3_TOP_0 Q3_TOP_1
+  Q3_TOP_2 Q3_TOP_3 Q3_TOP_4 Q3_TOP_5 Q3_TOP_6 Q3_TOP_7 Q3_TOP_8 Q3_TOP_9
+  Q3_TOP_10 Q3_TOP_11 Q3_TOP_12 Q3_TOP_13 Q3_TOP_14 Q3_TOP_15 Q3_TOP_16
+  Q3_TOP_17 Q3_TOP_18 Q3_TOP_19 Q3_TOP_20 Q3_TOP_21 Q3_TOP_22 Q3_TOP_23
+  Q3_TOP_24 Q3_TOP_25 Q3_TOP_26 Q3_TOP_27 Q3_TOP_28 Q3_TOP_29 Q3_TOP_30
+  Q3_TOP_31 RA0 RA0_TOP RA1 RA1_TOP RA2 RA2_TOP RA3 RA3_TOP RA4 RA4_TOP RA5
+  RA5_TOP RA6 RA6_TOP RA7 RA7_TOP RA_P2[0] RA_P2[1] RA_P2[2] RA_P2[3]
+  RA_P2[4] RA_P2[5] RDT RET RET1N RET1N_TOP SE SE_TOP SO0 SO0_TOP SO1 SO1_TOP
+  STOV STOV_TOP TOP_LA_P2[0] TOP_NLA_P2[0] VDDCE VDDC_BOT_0 VDDC_BOT_1
+  VDDC_BOT_2 VDDC_BOT_3 VDDC_BOT_4 VDDC_BOT_5 VDDC_BOT_6 VDDC_BOT_7
+  VDDC_BOT_8 VDDC_BOT_9 VDDC_BOT_10 VDDC_BOT_11 VDDC_BOT_12 VDDC_BOT_13
+  VDDC_BOT_14 VDDC_BOT_15 VDDC_BOT_16 VDDC_BOT_17 VDDC_BOT_18 VDDC_BOT_19
+  VDDC_BOT_20 VDDC_BOT_21 VDDC_BOT_22 VDDC_BOT_23 VDDC_BOT_24 VDDC_BOT_25
+  VDDC_BOT_26 VDDC_BOT_27 VDDC_BOT_28 VDDC_BOT_29 VDDC_BOT_30 VDDC_BOT_31
+  VDDC_TOP_0 VDDC_TOP_1 VDDC_TOP_2 VDDC_TOP_3 VDDC_TOP_4 VDDC_TOP_5
+  VDDC_TOP_6 VDDC_TOP_7 VDDC_TOP_8 VDDC_TOP_9 VDDC_TOP_10 VDDC_TOP_11
+  VDDC_TOP_12 VDDC_TOP_13 VDDC_TOP_14 VDDC_TOP_15 VDDC_TOP_16 VDDC_TOP_17
+  VDDC_TOP_18 VDDC_TOP_19 VDDC_TOP_20 VDDC_TOP_21 VDDC_TOP_22 VDDC_TOP_23
+  VDDC_TOP_24 VDDC_TOP_25 VDDC_TOP_26 VDDC_TOP_27 VDDC_TOP_28 VDDC_TOP_29
+  VDDC_TOP_30 VDDC_TOP_31 VDDPE VNWC_0 VNWC_1 VNWC_2 VNWC_3 VNWC_4 VNWC_5
+  VNWC_6 VNWC_7 VNWC_8 VNWC_9 VNWC_10 VNWC_11 VNWC_12 VNWC_13 VNWC_14 VNWC_15
+  VNWC_16 VNWC_17 VNWC_18 VNWC_19 VNWC_20 VNWC_21 VNWC_22 VNWC_23 VNWC_24
+  VNWC_25 VNWC_26 VNWC_27 VNWC_28 VNWC_29 VNWC_30 VNWC_31 VNWC_32 VNWC_33 VPW
+  WAWL WAWLM0 WAWLM1 WEN_0 WEN_1 WEN_2 WEN_3 WEN_4 WEN_5 WEN_6 WEN_7 WEN_8
+  WEN_9 WEN_10 WEN_11 WEN_12 WEN_13 WEN_14 WEN_15 WEN_16 WEN_17 WEN_18 WEN_19
+  WEN_20 WEN_21 WEN_22 WEN_23 WEN_24 WEN_25 WEN_26 WEN_27 WEN_28 WEN_29
+  WEN_30 WEN_31 WEN_TOP_0 WEN_TOP_1 WEN_TOP_2 WEN_TOP_3 WEN_TOP_4 WEN_TOP_5
+  WEN_TOP_6 WEN_TOP_7 WEN_TOP_8 WEN_TOP_9 WEN_TOP_10 WEN_TOP_11 WEN_TOP_12
+  WEN_TOP_13 WEN_TOP_14 WEN_TOP_15 WEN_TOP_16 WEN_TOP_17 WEN_TOP_18
+  WEN_TOP_19 WEN_TOP_20 WEN_TOP_21 WEN_TOP_22 WEN_TOP_23 WEN_TOP_24
+  WEN_TOP_25 WEN_TOP_26 WEN_TOP_27 WEN_TOP_28 WEN_TOP_29 WEN_TOP_30
+  WEN_TOP_31
** gf12lp_1rw_lg12_w32_bitIO_SLICE1_SLICE0: 7434 flat devices **
XCK_BLK ACTP BA0 BA0_TOP BANKSEL0 BANKSEL0_TOP BANKSEL1 BANKSEL1_TOP BANKSEL2
+  BANKSEL2_TOP BANKSEL3 BANKSEL3_TOP BME[0] BME[1] BOT_BLPRECH BOT_BLPRECH_R
+  BOT_LA_P2[0] BOT_NLA_P2[0] BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0
+  BOT_YW1 BOT_YW2 BOT_YW3 CA0 CA0_TOP CA1 CA1_TOP CA2 CA2_TOP CA3 CA3_TOP
+  CENDFT CENDFT_TOP CEN_P2 CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DBL_TERM DFTRAMBYP
+  DWL_TURN DWL_TURN EMAS EMAS_TOP EMAW[0] EMAW[1] EMAW_TOP[0] EMAW_TOP[1]
+  EMA[0] EMA[1] EMA[2] EMA_P2[0] EMA_P2[1] EMA_P2[2] EMA_TOP[0] EMA_TOP[1]
+  EMA_TOP[2] GTP GTP_SA GTP_SA_AST_VMIN GTP_SA_AST_VMIN_TERM GTP_SA_WDX_TERM
+  GWEN GWEN_P2 GWEN_TOP IWCLK0 IWCLK0_R IWCLK1 IWCLK1_R LA_P2[1] LOG0 LOG0_SA
+  LOG1 NACTC NACT_CC_BOT NACT_CC_BOT_27 NACT_CC_BOT_FAST NACT_CC_BOT_R
+  NACT_CC_BOT_R_FAST NACT_CC_TOP NACT_CC_TOP_FAST NACT_CC_TOP_R
+  NACT_CC_TOP_R_FAST NACT_CC_TOP_TOP NACT_CC_BOT_27 NACT_CC_BOT_R NACT_CC_TOP
+  NACT_CC_TOP_R NCLK_EXT NCLK_TOP NDFT_P2 NGTP_SA_AST_OUT NLA_P2[1] NMASK[0]
+  NMASK[1] NRA_P2[0] NRA_P2[1] NRA_P2[2] NRA_P2[3] NRA_P2[4] NRA_P2[5] NRET
+  NRETNVT NSAE NSAE_R NWTDFT PGEN_TOP POK POK_TOP RA0 RA0_TOP RA1 RA1_TOP RA2
+  RA2_TOP RA3 RA3_TOP RA4 RA4_TOP RA5 RA5_TOP RA6 RA6_TOP RA7 RA7_TOP
+  RA_P2[0] RA_P2[1] RA_P2[2] RA_P2[3] RA_P2[4] RA_P2[5] RDMUX RDMUX_R RDT RET
+  RET1N RET1N_TOP SAEDLY SAEDLY SAPRECH SE SE_TOP SO0 SO0_TOP SO1 SO1_TOP
+  STOV STOV_TOP TOP_BLPRECH TOP_BLPRECH_R TOP_LA_P2[0] TOP_NLA_P2[0] TOP_NYR0
+  TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2 TOP_YW3 VDDCE VDDPE VPW
+  VVDP_BOT VVDP_BOT_TERM VVDP_TOP VVDP_TOP_TERM WAWL WAWLM0 WAWLM1
+  gf12lp_1rw_lg12_w32_bitCK_BLK10
XIO_LEFT BL0_BOT_0 BL0_BOT_1 BL0_BOT_2 BL0_BOT_3 BL0_BOT_4 BL0_BOT_5 BL0_BOT_6
+  BL0_BOT_7 BL0_BOT_8 BL0_BOT_9 BL0_BOT_10 BL0_BOT_11 BL0_BOT_12 BL0_BOT_13
+  BL0_BOT_14 BL0_BOT_15 BL0_TOP_0 BL0_TOP_1 BL0_TOP_2 BL0_TOP_3 BL0_TOP_4
+  BL0_TOP_5 BL0_TOP_6 BL0_TOP_7 BL0_TOP_8 BL0_TOP_9 BL0_TOP_10 BL0_TOP_11
+  BL0_TOP_12 BL0_TOP_13 BL0_TOP_14 BL0_TOP_15 BL1_BOT_0 BL1_BOT_1 BL1_BOT_2
+  BL1_BOT_3 BL1_BOT_4 BL1_BOT_5 BL1_BOT_6 BL1_BOT_7 BL1_BOT_8 BL1_BOT_9
+  BL1_BOT_10 BL1_BOT_11 BL1_BOT_12 BL1_BOT_13 BL1_BOT_14 BL1_BOT_15 BL1_TOP_0
+  BL1_TOP_1 BL1_TOP_2 BL1_TOP_3 BL1_TOP_4 BL1_TOP_5 BL1_TOP_6 BL1_TOP_7
+  BL1_TOP_8 BL1_TOP_9 BL1_TOP_10 BL1_TOP_11 BL1_TOP_12 BL1_TOP_13 BL1_TOP_14
+  BL1_TOP_15 BL2_BOT_0 BL2_BOT_1 BL2_BOT_2 BL2_BOT_3 BL2_BOT_4 BL2_BOT_5
+  BL2_BOT_6 BL2_BOT_7 BL2_BOT_8 BL2_BOT_9 BL2_BOT_10 BL2_BOT_11 BL2_BOT_12
+  BL2_BOT_13 BL2_BOT_14 BL2_BOT_15 BL2_TOP_0 BL2_TOP_1 BL2_TOP_2 BL2_TOP_3
+  BL2_TOP_4 BL2_TOP_5 BL2_TOP_6 BL2_TOP_7 BL2_TOP_8 BL2_TOP_9 BL2_TOP_10
+  BL2_TOP_11 BL2_TOP_12 BL2_TOP_13 BL2_TOP_14 BL2_TOP_15 BL3_BOT_0 BL3_BOT_1
+  BL3_BOT_2 BL3_BOT_3 BL3_BOT_4 BL3_BOT_5 BL3_BOT_6 BL3_BOT_7 BL3_BOT_8
+  BL3_BOT_9 BL3_BOT_10 BL3_BOT_11 BL3_BOT_12 BL3_BOT_13 BL3_BOT_14 BL3_BOT_15
+  BL3_TOP_0 BL3_TOP_1 BL3_TOP_2 BL3_TOP_3 BL3_TOP_4 BL3_TOP_5 BL3_TOP_6
+  BL3_TOP_7 BL3_TOP_8 BL3_TOP_9 BL3_TOP_10 BL3_TOP_11 BL3_TOP_12 BL3_TOP_13
+  BL3_TOP_14 BL3_TOP_15 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3
+  BOT_YW0 BOT_YW1 BOT_YW2 BOT_YW3 LOG0 D_0 D_1 D_2 D_3 D_4 D_5 D_6 D_7 D_8
+  D_9 D_10 D_11 D_12 D_13 D_14 D_15 D_TOP_0 D_TOP_1 D_TOP_2 D_TOP_3 D_TOP_4
+  D_TOP_5 D_TOP_6 D_TOP_7 D_TOP_8 D_TOP_9 D_TOP_10 D_TOP_11 D_TOP_12 D_TOP_13
+  D_TOP_14 D_TOP_15 IWCLK0 IWCLK1 LOG0 LOG0_SA NACT_CC_BOT_27
+  NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST NBL0_BOT_0 NBL0_BOT_1
+  NBL0_BOT_2 NBL0_BOT_3 NBL0_BOT_4 NBL0_BOT_5 NBL0_BOT_6 NBL0_BOT_7
+  NBL0_BOT_8 NBL0_BOT_9 NBL0_BOT_10 NBL0_BOT_11 NBL0_BOT_12 NBL0_BOT_13
+  NBL0_BOT_14 NBL0_BOT_15 NBL0_TOP_0 NBL0_TOP_1 NBL0_TOP_2 NBL0_TOP_3
+  NBL0_TOP_4 NBL0_TOP_5 NBL0_TOP_6 NBL0_TOP_7 NBL0_TOP_8 NBL0_TOP_9
+  NBL0_TOP_10 NBL0_TOP_11 NBL0_TOP_12 NBL0_TOP_13 NBL0_TOP_14 NBL0_TOP_15
+  NBL1_BOT_0 NBL1_BOT_1 NBL1_BOT_2 NBL1_BOT_3 NBL1_BOT_4 NBL1_BOT_5
+  NBL1_BOT_6 NBL1_BOT_7 NBL1_BOT_8 NBL1_BOT_9 NBL1_BOT_10 NBL1_BOT_11
+  NBL1_BOT_12 NBL1_BOT_13 NBL1_BOT_14 NBL1_BOT_15 NBL1_TOP_0 NBL1_TOP_1
+  NBL1_TOP_2 NBL1_TOP_3 NBL1_TOP_4 NBL1_TOP_5 NBL1_TOP_6 NBL1_TOP_7
+  NBL1_TOP_8 NBL1_TOP_9 NBL1_TOP_10 NBL1_TOP_11 NBL1_TOP_12 NBL1_TOP_13
+  NBL1_TOP_14 NBL1_TOP_15 NBL2_BOT_0 NBL2_BOT_1 NBL2_BOT_2 NBL2_BOT_3
+  NBL2_BOT_4 NBL2_BOT_5 NBL2_BOT_6 NBL2_BOT_7 NBL2_BOT_8 NBL2_BOT_9
+  NBL2_BOT_10 NBL2_BOT_11 NBL2_BOT_12 NBL2_BOT_13 NBL2_BOT_14 NBL2_BOT_15
+  NBL2_TOP_0 NBL2_TOP_1 NBL2_TOP_2 NBL2_TOP_3 NBL2_TOP_4 NBL2_TOP_5
+  NBL2_TOP_6 NBL2_TOP_7 NBL2_TOP_8 NBL2_TOP_9 NBL2_TOP_10 NBL2_TOP_11
+  NBL2_TOP_12 NBL2_TOP_13 NBL2_TOP_14 NBL2_TOP_15 NBL3_BOT_0 NBL3_BOT_1
+  NBL3_BOT_2 NBL3_BOT_3 NBL3_BOT_4 NBL3_BOT_5 NBL3_BOT_6 NBL3_BOT_7
+  NBL3_BOT_8 NBL3_BOT_9 NBL3_BOT_10 NBL3_BOT_11 NBL3_BOT_12 NBL3_BOT_13
+  NBL3_BOT_14 NBL3_BOT_15 NBL3_TOP_0 NBL3_TOP_1 NBL3_TOP_2 NBL3_TOP_3
+  NBL3_TOP_4 NBL3_TOP_5 NBL3_TOP_6 NBL3_TOP_7 NBL3_TOP_8 NBL3_TOP_9
+  NBL3_TOP_10 NBL3_TOP_11 NBL3_TOP_12 NBL3_TOP_13 NBL3_TOP_14 NBL3_TOP_15
+  NSAE NWTDFT Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10 Q0_11
+  Q0_12 Q0_13 Q0_14 Q0_15 Q0_TOP_0 Q0_TOP_1 Q0_TOP_2 Q0_TOP_3 Q0_TOP_4
+  Q0_TOP_5 Q0_TOP_6 Q0_TOP_7 Q0_TOP_8 Q0_TOP_9 Q0_TOP_10 Q0_TOP_11 Q0_TOP_12
+  Q0_TOP_13 Q0_TOP_14 Q0_TOP_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q1_TOP_0 Q1_TOP_1 Q1_TOP_2
+  Q1_TOP_3 Q1_TOP_4 Q1_TOP_5 Q1_TOP_6 Q1_TOP_7 Q1_TOP_8 Q1_TOP_9 Q1_TOP_10
+  Q1_TOP_11 Q1_TOP_12 Q1_TOP_13 Q1_TOP_14 Q1_TOP_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4
+  Q2_5 Q2_6 Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q2_TOP_0
+  Q2_TOP_1 Q2_TOP_2 Q2_TOP_3 Q2_TOP_4 Q2_TOP_5 Q2_TOP_6 Q2_TOP_7 Q2_TOP_8
+  Q2_TOP_9 Q2_TOP_10 Q2_TOP_11 Q2_TOP_12 Q2_TOP_13 Q2_TOP_14 Q2_TOP_15 Q3_0
+  Q3_1 Q3_2 Q3_3 Q3_4 Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14
+  Q3_15 Q3_TOP_0 Q3_TOP_1 Q3_TOP_2 Q3_TOP_3 Q3_TOP_4 Q3_TOP_5 Q3_TOP_6
+  Q3_TOP_7 Q3_TOP_8 Q3_TOP_9 Q3_TOP_10 Q3_TOP_11 Q3_TOP_12 Q3_TOP_13
+  Q3_TOP_14 Q3_TOP_15 RDMUX LOG0 SAPRECH TOP_BLPRECH TOP_NYR0 TOP_NYR1
+  TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2 TOP_YW3 VDDCE VDDC_BOT_0
+  VDDC_BOT_1 VDDC_BOT_2 VDDC_BOT_3 VDDC_BOT_4 VDDC_BOT_5 VDDC_BOT_6
+  VDDC_BOT_7 VDDC_BOT_8 VDDC_BOT_9 VDDC_BOT_10 VDDC_BOT_11 VDDC_BOT_12
+  VDDC_BOT_13 VDDC_BOT_14 VDDC_BOT_15 VDDC_TOP_0 VDDC_TOP_1 VDDC_TOP_2
+  VDDC_TOP_3 VDDC_TOP_4 VDDC_TOP_5 VDDC_TOP_6 VDDC_TOP_7 VDDC_TOP_8
+  VDDC_TOP_9 VDDC_TOP_10 VDDC_TOP_11 VDDC_TOP_12 VDDC_TOP_13 VDDC_TOP_14
+  VDDC_TOP_15 VDDPE VNWC_0 VNWC_1 VNWC_2 VNWC_3 VNWC_4 VNWC_5 VNWC_6 VNWC_7
+  VNWC_8 VNWC_9 VNWC_10 VNWC_11 VNWC_12 VNWC_13 VNWC_14 VNWC_15 VNWC_16 VPW
+  VVDP_BOT VVDP_TOP WEN_0 WEN_1 WEN_2 WEN_3 WEN_4 WEN_5 WEN_6 WEN_7 WEN_8
+  WEN_9 WEN_10 WEN_11 WEN_12 WEN_13 WEN_14 WEN_15 WEN_TOP_0 WEN_TOP_1
+  WEN_TOP_2 WEN_TOP_3 WEN_TOP_4 WEN_TOP_5 WEN_TOP_6 WEN_TOP_7 WEN_TOP_8
+  WEN_TOP_9 WEN_TOP_10 WEN_TOP_11 WEN_TOP_12 WEN_TOP_13 WEN_TOP_14 WEN_TOP_15
+  gf12lp_1rw_lg12_w32_bitIO_ROW_L10
XIO_RIGHT BL0_BOT_16 BL0_BOT_17 BL0_BOT_18 BL0_BOT_19 BL0_BOT_20 BL0_BOT_21
+  BL0_BOT_22 BL0_BOT_23 BL0_BOT_24 BL0_BOT_25 BL0_BOT_26 BL0_BOT_27
+  BL0_BOT_28 BL0_BOT_29 BL0_BOT_30 BL0_BOT_31 BL0_TOP_16 BL0_TOP_17
+  BL0_TOP_18 BL0_TOP_19 BL0_TOP_20 BL0_TOP_21 BL0_TOP_22 BL0_TOP_23
+  BL0_TOP_24 BL0_TOP_25 BL0_TOP_26 BL0_TOP_27 BL0_TOP_28 BL0_TOP_29
+  BL0_TOP_30 BL0_TOP_31 BL1_BOT_16 BL1_BOT_17 BL1_BOT_18 BL1_BOT_19
+  BL1_BOT_20 BL1_BOT_21 BL1_BOT_22 BL1_BOT_23 BL1_BOT_24 BL1_BOT_25
+  BL1_BOT_26 BL1_BOT_27 BL1_BOT_28 BL1_BOT_29 BL1_BOT_30 BL1_BOT_31
+  BL1_TOP_16 BL1_TOP_17 BL1_TOP_18 BL1_TOP_19 BL1_TOP_20 BL1_TOP_21
+  BL1_TOP_22 BL1_TOP_23 BL1_TOP_24 BL1_TOP_25 BL1_TOP_26 BL1_TOP_27
+  BL1_TOP_28 BL1_TOP_29 BL1_TOP_30 BL1_TOP_31 BL2_BOT_16 BL2_BOT_17
+  BL2_BOT_18 BL2_BOT_19 BL2_BOT_20 BL2_BOT_21 BL2_BOT_22 BL2_BOT_23
+  BL2_BOT_24 BL2_BOT_25 BL2_BOT_26 BL2_BOT_27 BL2_BOT_28 BL2_BOT_29
+  BL2_BOT_30 BL2_BOT_31 BL2_TOP_16 BL2_TOP_17 BL2_TOP_18 BL2_TOP_19
+  BL2_TOP_20 BL2_TOP_21 BL2_TOP_22 BL2_TOP_23 BL2_TOP_24 BL2_TOP_25
+  BL2_TOP_26 BL2_TOP_27 BL2_TOP_28 BL2_TOP_29 BL2_TOP_30 BL2_TOP_31
+  BL3_BOT_16 BL3_BOT_17 BL3_BOT_18 BL3_BOT_19 BL3_BOT_20 BL3_BOT_21
+  BL3_BOT_22 BL3_BOT_23 BL3_BOT_24 BL3_BOT_25 BL3_BOT_26 BL3_BOT_27
+  BL3_BOT_28 BL3_BOT_29 BL3_BOT_30 BL3_BOT_31 BL3_TOP_16 BL3_TOP_17
+  BL3_TOP_18 BL3_TOP_19 BL3_TOP_20 BL3_TOP_21 BL3_TOP_22 BL3_TOP_23
+  BL3_TOP_24 BL3_TOP_25 BL3_TOP_26 BL3_TOP_27 BL3_TOP_28 BL3_TOP_29
+  BL3_TOP_30 BL3_TOP_31 BOT_BLPRECH_R BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3
+  BOT_YW0 BOT_YW1 BOT_YW2 BOT_YW3 DWL_TURN D_16 D_17 D_18 D_19 D_20 D_21 D_22
+  D_23 D_24 D_25 D_26 D_27 D_28 D_29 D_30 D_31 D_TOP_16 D_TOP_17 D_TOP_18
+  D_TOP_19 D_TOP_20 D_TOP_21 D_TOP_22 D_TOP_23 D_TOP_24 D_TOP_25 D_TOP_26
+  D_TOP_27 D_TOP_28 D_TOP_29 D_TOP_30 D_TOP_31 IWCLK0_R IWCLK1_R LOG0 LOG0_SA
+  NACT_CC_BOT_R NACT_CC_BOT_R_FAST NACT_CC_TOP_R NACT_CC_TOP_R_FAST
+  NBL0_BOT_16 NBL0_BOT_17 NBL0_BOT_18 NBL0_BOT_19 NBL0_BOT_20 NBL0_BOT_21
+  NBL0_BOT_22 NBL0_BOT_23 NBL0_BOT_24 NBL0_BOT_25 NBL0_BOT_26 NBL0_BOT_27
+  NBL0_BOT_28 NBL0_BOT_29 NBL0_BOT_30 NBL0_BOT_31 NBL0_TOP_16 NBL0_TOP_17
+  NBL0_TOP_18 NBL0_TOP_19 NBL0_TOP_20 NBL0_TOP_21 NBL0_TOP_22 NBL0_TOP_23
+  NBL0_TOP_24 NBL0_TOP_25 NBL0_TOP_26 NBL0_TOP_27 NBL0_TOP_28 NBL0_TOP_29
+  NBL0_TOP_30 NBL0_TOP_31 NBL1_BOT_16 NBL1_BOT_17 NBL1_BOT_18 NBL1_BOT_19
+  NBL1_BOT_20 NBL1_BOT_21 NBL1_BOT_22 NBL1_BOT_23 NBL1_BOT_24 NBL1_BOT_25
+  NBL1_BOT_26 NBL1_BOT_27 NBL1_BOT_28 NBL1_BOT_29 NBL1_BOT_30 NBL1_BOT_31
+  NBL1_TOP_16 NBL1_TOP_17 NBL1_TOP_18 NBL1_TOP_19 NBL1_TOP_20 NBL1_TOP_21
+  NBL1_TOP_22 NBL1_TOP_23 NBL1_TOP_24 NBL1_TOP_25 NBL1_TOP_26 NBL1_TOP_27
+  NBL1_TOP_28 NBL1_TOP_29 NBL1_TOP_30 NBL1_TOP_31 NBL2_BOT_16 NBL2_BOT_17
+  NBL2_BOT_18 NBL2_BOT_19 NBL2_BOT_20 NBL2_BOT_21 NBL2_BOT_22 NBL2_BOT_23
+  NBL2_BOT_24 NBL2_BOT_25 NBL2_BOT_26 NBL2_BOT_27 NBL2_BOT_28 NBL2_BOT_29
+  NBL2_BOT_30 NBL2_BOT_31 NBL2_TOP_16 NBL2_TOP_17 NBL2_TOP_18 NBL2_TOP_19
+  NBL2_TOP_20 NBL2_TOP_21 NBL2_TOP_22 NBL2_TOP_23 NBL2_TOP_24 NBL2_TOP_25
+  NBL2_TOP_26 NBL2_TOP_27 NBL2_TOP_28 NBL2_TOP_29 NBL2_TOP_30 NBL2_TOP_31
+  NBL3_BOT_16 NBL3_BOT_17 NBL3_BOT_18 NBL3_BOT_19 NBL3_BOT_20 NBL3_BOT_21
+  NBL3_BOT_22 NBL3_BOT_23 NBL3_BOT_24 NBL3_BOT_25 NBL3_BOT_26 NBL3_BOT_27
+  NBL3_BOT_28 NBL3_BOT_29 NBL3_BOT_30 NBL3_BOT_31 NBL3_TOP_16 NBL3_TOP_17
+  NBL3_TOP_18 NBL3_TOP_19 NBL3_TOP_20 NBL3_TOP_21 NBL3_TOP_22 NBL3_TOP_23
+  NBL3_TOP_24 NBL3_TOP_25 NBL3_TOP_26 NBL3_TOP_27 NBL3_TOP_28 NBL3_TOP_29
+  NBL3_TOP_30 NBL3_TOP_31 NSAE_R NWTDFT Q0_16 Q0_17 Q0_18 Q0_19 Q0_20 Q0_21
+  Q0_22 Q0_23 Q0_24 Q0_25 Q0_26 Q0_27 Q0_28 Q0_29 Q0_30 Q0_31 Q0_TOP_16
+  Q0_TOP_17 Q0_TOP_18 Q0_TOP_19 Q0_TOP_20 Q0_TOP_21 Q0_TOP_22 Q0_TOP_23
+  Q0_TOP_24 Q0_TOP_25 Q0_TOP_26 Q0_TOP_27 Q0_TOP_28 Q0_TOP_29 Q0_TOP_30
+  Q0_TOP_31 Q1_16 Q1_17 Q1_18 Q1_19 Q1_20 Q1_21 Q1_22 Q1_23 Q1_24 Q1_25 Q1_26
+  Q1_27 Q1_28 Q1_29 Q1_30 Q1_31 Q1_TOP_16 Q1_TOP_17 Q1_TOP_18 Q1_TOP_19
+  Q1_TOP_20 Q1_TOP_21 Q1_TOP_22 Q1_TOP_23 Q1_TOP_24 Q1_TOP_25 Q1_TOP_26
+  Q1_TOP_27 Q1_TOP_28 Q1_TOP_29 Q1_TOP_30 Q1_TOP_31 Q2_16 Q2_17 Q2_18 Q2_19
+  Q2_20 Q2_21 Q2_22 Q2_23 Q2_24 Q2_25 Q2_26 Q2_27 Q2_28 Q2_29 Q2_30 Q2_31
+  Q2_TOP_16 Q2_TOP_17 Q2_TOP_18 Q2_TOP_19 Q2_TOP_20 Q2_TOP_21 Q2_TOP_22
+  Q2_TOP_23 Q2_TOP_24 Q2_TOP_25 Q2_TOP_26 Q2_TOP_27 Q2_TOP_28 Q2_TOP_29
+  Q2_TOP_30 Q2_TOP_31 Q3_16 Q3_17 Q3_18 Q3_19 Q3_20 Q3_21 Q3_22 Q3_23 Q3_24
+  Q3_25 Q3_26 Q3_27 Q3_28 Q3_29 Q3_30 Q3_31 Q3_TOP_16 Q3_TOP_17 Q3_TOP_18
+  Q3_TOP_19 Q3_TOP_20 Q3_TOP_21 Q3_TOP_22 Q3_TOP_23 Q3_TOP_24 Q3_TOP_25
+  Q3_TOP_26 Q3_TOP_27 Q3_TOP_28 Q3_TOP_29 Q3_TOP_30 Q3_TOP_31 RDMUX_R SAEDLY
+  SAPRECH TOP_BLPRECH_R TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1
+  TOP_YW2 TOP_YW3 VDDCE VDDC_BOT_16 VDDC_BOT_17 VDDC_BOT_18 VDDC_BOT_19
+  VDDC_BOT_20 VDDC_BOT_21 VDDC_BOT_22 VDDC_BOT_23 VDDC_BOT_24 VDDC_BOT_25
+  VDDC_BOT_26 VDDC_BOT_27 VDDC_BOT_28 VDDC_BOT_29 VDDC_BOT_30 VDDC_BOT_31
+  VDDC_TOP_16 VDDC_TOP_17 VDDC_TOP_18 VDDC_TOP_19 VDDC_TOP_20 VDDC_TOP_21
+  VDDC_TOP_22 VDDC_TOP_23 VDDC_TOP_24 VDDC_TOP_25 VDDC_TOP_26 VDDC_TOP_27
+  VDDC_TOP_28 VDDC_TOP_29 VDDC_TOP_30 VDDC_TOP_31 VDDPE VNWC_17 VNWC_18
+  VNWC_19 VNWC_20 VNWC_21 VNWC_22 VNWC_23 VNWC_24 VNWC_25 VNWC_26 VNWC_27
+  VNWC_28 VNWC_29 VNWC_30 VNWC_31 VNWC_32 VNWC_33 VPW VVDP_BOT_TERM
+  VVDP_TOP_TERM WEN_16 WEN_17 WEN_18 WEN_19 WEN_20 WEN_21 WEN_22 WEN_23
+  WEN_24 WEN_25 WEN_26 WEN_27 WEN_28 WEN_29 WEN_30 WEN_31 WEN_TOP_16
+  WEN_TOP_17 WEN_TOP_18 WEN_TOP_19 WEN_TOP_20 WEN_TOP_21 WEN_TOP_22
+  WEN_TOP_23 WEN_TOP_24 WEN_TOP_25 WEN_TOP_26 WEN_TOP_27 WEN_TOP_28
+  WEN_TOP_29 WEN_TOP_30 WEN_TOP_31 gf12lp_1rw_lg12_w32_bitIO_ROW_R10
.ENDS gf12lp_1rw_lg12_w32_bitIO_SLICE1_SLICE0
****
.SUBCKT gf12lp_1rw_lg12_w32_bitSHARED_BANK_1_SLICE_0 ACTP BA0_0 BA0_1 BL[0]_0
+  BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7 BL[0]_8 BL[0]_9
+  BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15 BL[0]_16 BL[0]_17
+  BL[0]_18 BL[0]_19 BL[0]_20 BL[0]_21 BL[0]_22 BL[0]_23 BL[0]_24 BL[0]_25
+  BL[0]_26 BL[0]_27 BL[0]_28 BL[0]_29 BL[0]_30 BL[0]_31 BL[0]_32 BL[0]_33
+  BL[0]_34 BL[0]_35 BL[0]_36 BL[0]_37 BL[0]_38 BL[0]_39 BL[0]_40 BL[0]_41
+  BL[0]_42 BL[0]_43 BL[0]_44 BL[0]_45 BL[0]_46 BL[0]_47 BL[0]_48 BL[0]_49
+  BL[0]_50 BL[0]_51 BL[0]_52 BL[0]_53 BL[0]_54 BL[0]_55 BL[0]_56 BL[0]_57
+  BL[0]_58 BL[0]_59 BL[0]_60 BL[0]_61 BL[0]_62 BL[0]_63 BL[1]_0 BL[1]_1
+  BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8 BL[1]_9 BL[1]_10
+  BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[1]_16 BL[1]_17 BL[1]_18
+  BL[1]_19 BL[1]_20 BL[1]_21 BL[1]_22 BL[1]_23 BL[1]_24 BL[1]_25 BL[1]_26
+  BL[1]_27 BL[1]_28 BL[1]_29 BL[1]_30 BL[1]_31 BL[1]_32 BL[1]_33 BL[1]_34
+  BL[1]_35 BL[1]_36 BL[1]_37 BL[1]_38 BL[1]_39 BL[1]_40 BL[1]_41 BL[1]_42
+  BL[1]_43 BL[1]_44 BL[1]_45 BL[1]_46 BL[1]_47 BL[1]_48 BL[1]_49 BL[1]_50
+  BL[1]_51 BL[1]_52 BL[1]_53 BL[1]_54 BL[1]_55 BL[1]_56 BL[1]_57 BL[1]_58
+  BL[1]_59 BL[1]_60 BL[1]_61 BL[1]_62 BL[1]_63 BL[2]_0 BL[2]_1 BL[2]_2
+  BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9 BL[2]_10 BL[2]_11
+  BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[2]_16 BL[2]_17 BL[2]_18 BL[2]_19
+  BL[2]_20 BL[2]_21 BL[2]_22 BL[2]_23 BL[2]_24 BL[2]_25 BL[2]_26 BL[2]_27
+  BL[2]_28 BL[2]_29 BL[2]_30 BL[2]_31 BL[2]_32 BL[2]_33 BL[2]_34 BL[2]_35
+  BL[2]_36 BL[2]_37 BL[2]_38 BL[2]_39 BL[2]_40 BL[2]_41 BL[2]_42 BL[2]_43
+  BL[2]_44 BL[2]_45 BL[2]_46 BL[2]_47 BL[2]_48 BL[2]_49 BL[2]_50 BL[2]_51
+  BL[2]_52 BL[2]_53 BL[2]_54 BL[2]_55 BL[2]_56 BL[2]_57 BL[2]_58 BL[2]_59
+  BL[2]_60 BL[2]_61 BL[2]_62 BL[2]_63 BL[3]_0 BL[3]_1 BL[3]_2 BL[3]_3 BL[3]_4
+  BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10 BL[3]_11 BL[3]_12 BL[3]_13
+  BL[3]_14 BL[3]_15 BL[3]_16 BL[3]_17 BL[3]_18 BL[3]_19 BL[3]_20 BL[3]_21
+  BL[3]_22 BL[3]_23 BL[3]_24 BL[3]_25 BL[3]_26 BL[3]_27 BL[3]_28 BL[3]_29
+  BL[3]_30 BL[3]_31 BL[3]_32 BL[3]_33 BL[3]_34 BL[3]_35 BL[3]_36 BL[3]_37
+  BL[3]_38 BL[3]_39 BL[3]_40 BL[3]_41 BL[3]_42 BL[3]_43 BL[3]_44 BL[3]_45
+  BL[3]_46 BL[3]_47 BL[3]_48 BL[3]_49 BL[3]_50 BL[3]_51 BL[3]_52 BL[3]_53
+  BL[3]_54 BL[3]_55 BL[3]_56 BL[3]_57 BL[3]_58 BL[3]_59 BL[3]_60 BL[3]_61
+  BL[3]_62 BL[3]_63 CA0_0 CA0_1 CA1_0 CA1_1 CA2_0 CA2_1 CA3_0 CA3_1 CEN_0
+  CEN_1 CLK_0 CLK_1 CLMPOK_TBNK_L CLMPOK_TBNK_R D0 D1_0 D1_1 D1_2 D1_3 D1_4
+  D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 D1_16 D1_17
+  D1_18 D1_19 D1_20 D1_21 D1_22 D1_23 D1_24 D1_25 D1_26 D1_27 D1_28 D1_29
+  D1_30 D1_31 D1_32 D1_33 D1_34 D1_35 D1_36 D1_37 D1_38 D1_39 D1_40 D1_41
+  D1_42 D1_43 D1_44 D1_45 D1_46 D1_47 D1_48 D1_49 D1_50 D1_51 D1_52 D1_53
+  D1_54 D1_55 D1_56 D1_57 D1_58 D1_59 D1_60 D1_61 D1_62 D1_63 DFTRAMBYP_0
+  DFTRAMBYP_1 EMAS_0 EMAS_1 EMAW[0]_0 EMAW[0]_1 EMAW[1]_0 EMAW[1]_1 EMA[0]_0
+  EMA[0]_1 EMA[1]_0 EMA[1]_1 EMA[2]_0 EMA[2]_1 GWEN_0 GWEN_1 LOG1 LREN[0]
+  LREN[1] NACT_CC_0 NACT_CC_1 NBANKSEL0_0 NBANKSEL0_1 NBANKSEL1_0 NBANKSEL1_1
+  NBANKSEL2_0 NBANKSEL2_1 NBANKSEL3_0 NBANKSEL3_1 NBL[0]_0 NBL[0]_1 NBL[0]_2
+  NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8 NBL[0]_9 NBL[0]_10
+  NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15 NBL[0]_16 NBL[0]_17
+  NBL[0]_18 NBL[0]_19 NBL[0]_20 NBL[0]_21 NBL[0]_22 NBL[0]_23 NBL[0]_24
+  NBL[0]_25 NBL[0]_26 NBL[0]_27 NBL[0]_28 NBL[0]_29 NBL[0]_30 NBL[0]_31
+  NBL[0]_32 NBL[0]_33 NBL[0]_34 NBL[0]_35 NBL[0]_36 NBL[0]_37 NBL[0]_38
+  NBL[0]_39 NBL[0]_40 NBL[0]_41 NBL[0]_42 NBL[0]_43 NBL[0]_44 NBL[0]_45
+  NBL[0]_46 NBL[0]_47 NBL[0]_48 NBL[0]_49 NBL[0]_50 NBL[0]_51 NBL[0]_52
+  NBL[0]_53 NBL[0]_54 NBL[0]_55 NBL[0]_56 NBL[0]_57 NBL[0]_58 NBL[0]_59
+  NBL[0]_60 NBL[0]_61 NBL[0]_62 NBL[0]_63 NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3
+  NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7 NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11
+  NBL[1]_12 NBL[1]_13 NBL[1]_14 NBL[1]_15 NBL[1]_16 NBL[1]_17 NBL[1]_18
+  NBL[1]_19 NBL[1]_20 NBL[1]_21 NBL[1]_22 NBL[1]_23 NBL[1]_24 NBL[1]_25
+  NBL[1]_26 NBL[1]_27 NBL[1]_28 NBL[1]_29 NBL[1]_30 NBL[1]_31 NBL[1]_32
+  NBL[1]_33 NBL[1]_34 NBL[1]_35 NBL[1]_36 NBL[1]_37 NBL[1]_38 NBL[1]_39
+  NBL[1]_40 NBL[1]_41 NBL[1]_42 NBL[1]_43 NBL[1]_44 NBL[1]_45 NBL[1]_46
+  NBL[1]_47 NBL[1]_48 NBL[1]_49 NBL[1]_50 NBL[1]_51 NBL[1]_52 NBL[1]_53
+  NBL[1]_54 NBL[1]_55 NBL[1]_56 NBL[1]_57 NBL[1]_58 NBL[1]_59 NBL[1]_60
+  NBL[1]_61 NBL[1]_62 NBL[1]_63 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4
+  NBL[2]_5 NBL[2]_6 NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12
+  NBL[2]_13 NBL[2]_14 NBL[2]_15 NBL[2]_16 NBL[2]_17 NBL[2]_18 NBL[2]_19
+  NBL[2]_20 NBL[2]_21 NBL[2]_22 NBL[2]_23 NBL[2]_24 NBL[2]_25 NBL[2]_26
+  NBL[2]_27 NBL[2]_28 NBL[2]_29 NBL[2]_30 NBL[2]_31 NBL[2]_32 NBL[2]_33
+  NBL[2]_34 NBL[2]_35 NBL[2]_36 NBL[2]_37 NBL[2]_38 NBL[2]_39 NBL[2]_40
+  NBL[2]_41 NBL[2]_42 NBL[2]_43 NBL[2]_44 NBL[2]_45 NBL[2]_46 NBL[2]_47
+  NBL[2]_48 NBL[2]_49 NBL[2]_50 NBL[2]_51 NBL[2]_52 NBL[2]_53 NBL[2]_54
+  NBL[2]_55 NBL[2]_56 NBL[2]_57 NBL[2]_58 NBL[2]_59 NBL[2]_60 NBL[2]_61
+  NBL[2]_62 NBL[2]_63 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 NBL[3]_16 NBL[3]_17 NBL[3]_18 NBL[3]_19 NBL[3]_20
+  NBL[3]_21 NBL[3]_22 NBL[3]_23 NBL[3]_24 NBL[3]_25 NBL[3]_26 NBL[3]_27
+  NBL[3]_28 NBL[3]_29 NBL[3]_30 NBL[3]_31 NBL[3]_32 NBL[3]_33 NBL[3]_34
+  NBL[3]_35 NBL[3]_36 NBL[3]_37 NBL[3]_38 NBL[3]_39 NBL[3]_40 NBL[3]_41
+  NBL[3]_42 NBL[3]_43 NBL[3]_44 NBL[3]_45 NBL[3]_46 NBL[3]_47 NBL[3]_48
+  NBL[3]_49 NBL[3]_50 NBL[3]_51 NBL[3]_52 NBL[3]_53 NBL[3]_54 NBL[3]_55
+  NBL[3]_56 NBL[3]_57 NBL[3]_58 NBL[3]_59 NBL[3]_60 NBL[3]_61 NBL[3]_62
+  NBL[3]_63 NIACTC NIRETNVT PGEN POK_0 POK_1 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5
+  Q0_6 Q0_7 Q0_8 Q0_9 Q0_10 Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q0_16 Q0_17 Q0_18
+  Q0_19 Q0_20 Q0_21 Q0_22 Q0_23 Q0_24 Q0_25 Q0_26 Q0_27 Q0_28 Q0_29 Q0_30
+  Q0_31 Q0_32 Q0_33 Q0_34 Q0_35 Q0_36 Q0_37 Q0_38 Q0_39 Q0_40 Q0_41 Q0_42
+  Q0_43 Q0_44 Q0_45 Q0_46 Q0_47 Q0_48 Q0_49 Q0_50 Q0_51 Q0_52 Q0_53 Q0_54
+  Q0_55 Q0_56 Q0_57 Q0_58 Q0_59 Q0_60 Q0_61 Q0_62 Q0_63 Q1_0 Q1_1 Q1_2 Q1_3
+  Q1_4 Q1_5 Q1_6 Q1_7 Q1_8 Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q1_16
+  Q1_17 Q1_18 Q1_19 Q1_20 Q1_21 Q1_22 Q1_23 Q1_24 Q1_25 Q1_26 Q1_27 Q1_28
+  Q1_29 Q1_30 Q1_31 Q1_32 Q1_33 Q1_34 Q1_35 Q1_36 Q1_37 Q1_38 Q1_39 Q1_40
+  Q1_41 Q1_42 Q1_43 Q1_44 Q1_45 Q1_46 Q1_47 Q1_48 Q1_49 Q1_50 Q1_51 Q1_52
+  Q1_53 Q1_54 Q1_55 Q1_56 Q1_57 Q1_58 Q1_59 Q1_60 Q1_61 Q1_62 Q1_63 Q2_0 Q2_1
+  Q2_2 Q2_3 Q2_4 Q2_5 Q2_6 Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15
+  Q2_16 Q2_17 Q2_18 Q2_19 Q2_20 Q2_21 Q2_22 Q2_23 Q2_24 Q2_25 Q2_26 Q2_27
+  Q2_28 Q2_29 Q2_30 Q2_31 Q2_32 Q2_33 Q2_34 Q2_35 Q2_36 Q2_37 Q2_38 Q2_39
+  Q2_40 Q2_41 Q2_42 Q2_43 Q2_44 Q2_45 Q2_46 Q2_47 Q2_48 Q2_49 Q2_50 Q2_51
+  Q2_52 Q2_53 Q2_54 Q2_55 Q2_56 Q2_57 Q2_58 Q2_59 Q2_60 Q2_61 Q2_62 Q2_63
+  Q3_0 Q3_1 Q3_2 Q3_3 Q3_4 Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13
+  Q3_14 Q3_15 Q3_16 Q3_17 Q3_18 Q3_19 Q3_20 Q3_21 Q3_22 Q3_23 Q3_24 Q3_25
+  Q3_26 Q3_27 Q3_28 Q3_29 Q3_30 Q3_31 Q3_32 Q3_33 Q3_34 Q3_35 Q3_36 Q3_37
+  Q3_38 Q3_39 Q3_40 Q3_41 Q3_42 Q3_43 Q3_44 Q3_45 Q3_46 Q3_47 Q3_48 Q3_49
+  Q3_50 Q3_51 Q3_52 Q3_53 Q3_54 Q3_55 Q3_56 Q3_57 Q3_58 Q3_59 Q3_60 Q3_61
+  Q3_62 Q3_63 RA0_0 RA0_1 RA1_0 RA1_1 RA2_0 RA2_1 RA3_0 RA3_1 RA4_0 RA4_1
+  RA5_0 RA5_1 RA6_0 RA6_1 RA7_0 RA7_1 RDT RET1N_0 RET1N_1 SE_0 SE_1 SO0_0
+  SO0_1 SO1_0 SO1_1 STOV_0 STOV_1 VDDC VPW WAWL WAWLM0 WAWLM1 WEN1_0 WEN1_1
+  WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7 WEN1_8 WEN1_9 WEN1_10 WEN1_11
+  WEN1_12 WEN1_13 WEN1_14 WEN1_15 WEN1_16 WEN1_17 WEN1_18 WEN1_19 WEN1_20
+  WEN1_21 WEN1_22 WEN1_23 WEN1_24 WEN1_25 WEN1_26 WEN1_27 WEN1_28 WEN1_29
+  WEN1_30 WEN1_31 WEN1_32 WEN1_33 WEN1_34 WEN1_35 WEN1_36 WEN1_37 WEN1_38
+  WEN1_39 WEN1_40 WEN1_41 WEN1_42 WEN1_43 WEN1_44 WEN1_45 WEN1_46 WEN1_47
+  WEN1_48 WEN1_49 WEN1_50 WEN1_51 WEN1_52 WEN1_53 WEN1_54 WEN1_55 WEN1_56
+  WEN1_57 WEN1_58 WEN1_59 WEN1_60 WEN1_61 WEN1_62 WEN1_63
** gf12lp_1rw_lg12_w32_bitSHARED_BANK_1_SLICE_0: 412374 flat devices **
XIO_SLICE ACTP BA0_1 BA0_0 NBANKSEL0_1 NBANKSEL0_0 NBANKSEL1_1 NBANKSEL1_0
+  NBANKSEL2_1 NBANKSEL2_0 NBANKSEL3_1 NBANKSEL3_0 BL[0]_32 BL[0]_33 BL[0]_34
+  BL[0]_35 BL[0]_36 BL[0]_37 BL[0]_38 BL[0]_39 BL[0]_40 BL[0]_41 BL[0]_42
+  BL[0]_43 BL[0]_44 BL[0]_45 BL[0]_46 BL[0]_47 BL[0]_48 BL[0]_49 BL[0]_50
+  BL[0]_51 BL[0]_52 BL[0]_53 BL[0]_54 BL[0]_55 BL[0]_56 BL[0]_57 BL[0]_58
+  BL[0]_59 BL[0]_60 BL[0]_61 BL[0]_62 BL[0]_63 BL[0]_0 BL[0]_1 BL[0]_2
+  BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7 BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11
+  BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15 BL[0]_16 BL[0]_17 BL[0]_18 BL[0]_19
+  BL[0]_20 BL[0]_21 BL[0]_22 BL[0]_23 BL[0]_24 BL[0]_25 BL[0]_26 BL[0]_27
+  BL[0]_28 BL[0]_29 BL[0]_30 BL[0]_31 BL[1]_32 BL[1]_33 BL[1]_34 BL[1]_35
+  BL[1]_36 BL[1]_37 BL[1]_38 BL[1]_39 BL[1]_40 BL[1]_41 BL[1]_42 BL[1]_43
+  BL[1]_44 BL[1]_45 BL[1]_46 BL[1]_47 BL[1]_48 BL[1]_49 BL[1]_50 BL[1]_51
+  BL[1]_52 BL[1]_53 BL[1]_54 BL[1]_55 BL[1]_56 BL[1]_57 BL[1]_58 BL[1]_59
+  BL[1]_60 BL[1]_61 BL[1]_62 BL[1]_63 BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4
+  BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8 BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13
+  BL[1]_14 BL[1]_15 BL[1]_16 BL[1]_17 BL[1]_18 BL[1]_19 BL[1]_20 BL[1]_21
+  BL[1]_22 BL[1]_23 BL[1]_24 BL[1]_25 BL[1]_26 BL[1]_27 BL[1]_28 BL[1]_29
+  BL[1]_30 BL[1]_31 BL[2]_32 BL[2]_33 BL[2]_34 BL[2]_35 BL[2]_36 BL[2]_37
+  BL[2]_38 BL[2]_39 BL[2]_40 BL[2]_41 BL[2]_42 BL[2]_43 BL[2]_44 BL[2]_45
+  BL[2]_46 BL[2]_47 BL[2]_48 BL[2]_49 BL[2]_50 BL[2]_51 BL[2]_52 BL[2]_53
+  BL[2]_54 BL[2]_55 BL[2]_56 BL[2]_57 BL[2]_58 BL[2]_59 BL[2]_60 BL[2]_61
+  BL[2]_62 BL[2]_63 BL[2]_0 BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6
+  BL[2]_7 BL[2]_8 BL[2]_9 BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14
+  BL[2]_15 BL[2]_16 BL[2]_17 BL[2]_18 BL[2]_19 BL[2]_20 BL[2]_21 BL[2]_22
+  BL[2]_23 BL[2]_24 BL[2]_25 BL[2]_26 BL[2]_27 BL[2]_28 BL[2]_29 BL[2]_30
+  BL[2]_31 BL[3]_32 BL[3]_33 BL[3]_34 BL[3]_35 BL[3]_36 BL[3]_37 BL[3]_38
+  BL[3]_39 BL[3]_40 BL[3]_41 BL[3]_42 BL[3]_43 BL[3]_44 BL[3]_45 BL[3]_46
+  BL[3]_47 BL[3]_48 BL[3]_49 BL[3]_50 BL[3]_51 BL[3]_52 BL[3]_53 BL[3]_54
+  BL[3]_55 BL[3]_56 BL[3]_57 BL[3]_58 BL[3]_59 BL[3]_60 BL[3]_61 BL[3]_62
+  BL[3]_63 BL[3]_0 BL[3]_1 BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7
+  BL[3]_8 BL[3]_9 BL[3]_10 BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15
+  BL[3]_16 BL[3]_17 BL[3]_18 BL[3]_19 BL[3]_20 BL[3]_21 BL[3]_22 BL[3]_23
+  BL[3]_24 BL[3]_25 BL[3]_26 BL[3]_27 BL[3]_28 BL[3]_29 BL[3]_30 BL[3]_31
+  LREN[0] LREN[1] BOT_LA_P2[0] BOT_NLA_P2[0] CA0_1 CA0_0 CA1_1 CA1_0 CA2_1
+  CA2_0 CA3_1 CA3_0 CEN_1 CEN_0 CEN_P2 CLMPOK_TBNK_L CLMPOK_TBNK_R DBL
+  DBL_TERM DFTRAMBYP_1 DWL D1_32 D1_33 D1_34 D1_35 D1_36 D1_37 D1_38 D1_39
+  D1_40 D1_41 D1_42 D1_43 D1_44 D1_45 D1_46 D1_47 D1_48 D1_49 D1_50 D1_51
+  D1_52 D1_53 D1_54 D1_55 D1_56 D1_57 D1_58 D1_59 D1_60 D1_61 D1_62 D1_63
+  D1_0 D1_1 D1_2 D1_3 D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13
+  D1_14 D1_15 D1_16 D1_17 D1_18 D1_19 D1_20 D1_21 D1_22 D1_23 D1_24 D1_25
+  D1_26 D1_27 D1_28 D1_29 D1_30 D1_31 EMAS_1 EMAS_0 EMAW[0]_1 EMAW[1]_1
+  EMAW[0]_0 EMAW[1]_0 EMA[0]_1 EMA[1]_1 EMA[2]_1 EMA0 EMA1 EMA2 EMA[0]_0
+  EMA[1]_0 EMA[2]_0 GTPCLK1 GTP_SA_TERM GTP_SA_AST_VMIN_TERM
+  GTP_SA_AST_VMIN_TERM_37 GTP_SA_WDX_TERM GWEN_1 GWEN_P2_TERM GWEN_0 LA_P2[1]
+  DFTRAMBYP_0 LOG0_SA LOG1 NIACTC NACT_CC_1 NACT_CC_0 NBL[0]_32 NBL[0]_33
+  NBL[0]_34 NBL[0]_35 NBL[0]_36 NBL[0]_37 NBL[0]_38 NBL[0]_39 NBL[0]_40
+  NBL[0]_41 NBL[0]_42 NBL[0]_43 NBL[0]_44 NBL[0]_45 NBL[0]_46 NBL[0]_47
+  NBL[0]_48 NBL[0]_49 NBL[0]_50 NBL[0]_51 NBL[0]_52 NBL[0]_53 NBL[0]_54
+  NBL[0]_55 NBL[0]_56 NBL[0]_57 NBL[0]_58 NBL[0]_59 NBL[0]_60 NBL[0]_61
+  NBL[0]_62 NBL[0]_63 NBL[0]_0 NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5
+  NBL[0]_6 NBL[0]_7 NBL[0]_8 NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13
+  NBL[0]_14 NBL[0]_15 NBL[0]_16 NBL[0]_17 NBL[0]_18 NBL[0]_19 NBL[0]_20
+  NBL[0]_21 NBL[0]_22 NBL[0]_23 NBL[0]_24 NBL[0]_25 NBL[0]_26 NBL[0]_27
+  NBL[0]_28 NBL[0]_29 NBL[0]_30 NBL[0]_31 NBL[1]_32 NBL[1]_33 NBL[1]_34
+  NBL[1]_35 NBL[1]_36 NBL[1]_37 NBL[1]_38 NBL[1]_39 NBL[1]_40 NBL[1]_41
+  NBL[1]_42 NBL[1]_43 NBL[1]_44 NBL[1]_45 NBL[1]_46 NBL[1]_47 NBL[1]_48
+  NBL[1]_49 NBL[1]_50 NBL[1]_51 NBL[1]_52 NBL[1]_53 NBL[1]_54 NBL[1]_55
+  NBL[1]_56 NBL[1]_57 NBL[1]_58 NBL[1]_59 NBL[1]_60 NBL[1]_61 NBL[1]_62
+  NBL[1]_63 NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6
+  NBL[1]_7 NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13
+  NBL[1]_14 NBL[1]_15 NBL[1]_16 NBL[1]_17 NBL[1]_18 NBL[1]_19 NBL[1]_20
+  NBL[1]_21 NBL[1]_22 NBL[1]_23 NBL[1]_24 NBL[1]_25 NBL[1]_26 NBL[1]_27
+  NBL[1]_28 NBL[1]_29 NBL[1]_30 NBL[1]_31 NBL[2]_32 NBL[2]_33 NBL[2]_34
+  NBL[2]_35 NBL[2]_36 NBL[2]_37 NBL[2]_38 NBL[2]_39 NBL[2]_40 NBL[2]_41
+  NBL[2]_42 NBL[2]_43 NBL[2]_44 NBL[2]_45 NBL[2]_46 NBL[2]_47 NBL[2]_48
+  NBL[2]_49 NBL[2]_50 NBL[2]_51 NBL[2]_52 NBL[2]_53 NBL[2]_54 NBL[2]_55
+  NBL[2]_56 NBL[2]_57 NBL[2]_58 NBL[2]_59 NBL[2]_60 NBL[2]_61 NBL[2]_62
+  NBL[2]_63 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[2]_16 NBL[2]_17 NBL[2]_18 NBL[2]_19 NBL[2]_20
+  NBL[2]_21 NBL[2]_22 NBL[2]_23 NBL[2]_24 NBL[2]_25 NBL[2]_26 NBL[2]_27
+  NBL[2]_28 NBL[2]_29 NBL[2]_30 NBL[2]_31 NBL[3]_32 NBL[3]_33 NBL[3]_34
+  NBL[3]_35 NBL[3]_36 NBL[3]_37 NBL[3]_38 NBL[3]_39 NBL[3]_40 NBL[3]_41
+  NBL[3]_42 NBL[3]_43 NBL[3]_44 NBL[3]_45 NBL[3]_46 NBL[3]_47 NBL[3]_48
+  NBL[3]_49 NBL[3]_50 NBL[3]_51 NBL[3]_52 NBL[3]_53 NBL[3]_54 NBL[3]_55
+  NBL[3]_56 NBL[3]_57 NBL[3]_58 NBL[3]_59 NBL[3]_60 NBL[3]_61 NBL[3]_62
+  NBL[3]_63 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5 NBL[3]_6
+  NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 NBL[3]_16 NBL[3]_17 NBL[3]_18 NBL[3]_19 NBL[3]_20
+  NBL[3]_21 NBL[3]_22 NBL[3]_23 NBL[3]_24 NBL[3]_25 NBL[3]_26 NBL[3]_27
+  NBL[3]_28 NBL[3]_29 NBL[3]_30 NBL[3]_31 CLK_1 CLK_0 NDFT_P2_TERM
+  NGTP_SA_AST_TERM NLA_P2[1] NMASK[0] NMASK[1] NRA_P2[0] NRA_P2[1] NRA_P2[2]
+  NRA_P2[3] NRA_P2[4] NRA_P2[5] IRET NIRETNVT PGEN POK_1 POK_0 Q0_32 Q0_33
+  Q0_34 Q0_35 Q0_36 Q0_37 Q0_38 Q0_39 Q0_40 Q0_41 Q0_42 Q0_43 Q0_44 Q0_45
+  Q0_46 Q0_47 Q0_48 Q0_49 Q0_50 Q0_51 Q0_52 Q0_53 Q0_54 Q0_55 Q0_56 Q0_57
+  Q0_58 Q0_59 Q0_60 Q0_61 Q0_62 Q0_63 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7
+  Q0_8 Q0_9 Q0_10 Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q0_16 Q0_17 Q0_18 Q0_19 Q0_20
+  Q0_21 Q0_22 Q0_23 Q0_24 Q0_25 Q0_26 Q0_27 Q0_28 Q0_29 Q0_30 Q0_31 Q1_32
+  Q1_33 Q1_34 Q1_35 Q1_36 Q1_37 Q1_38 Q1_39 Q1_40 Q1_41 Q1_42 Q1_43 Q1_44
+  Q1_45 Q1_46 Q1_47 Q1_48 Q1_49 Q1_50 Q1_51 Q1_52 Q1_53 Q1_54 Q1_55 Q1_56
+  Q1_57 Q1_58 Q1_59 Q1_60 Q1_61 Q1_62 Q1_63 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5
+  Q1_6 Q1_7 Q1_8 Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q1_16 Q1_17 Q1_18
+  Q1_19 Q1_20 Q1_21 Q1_22 Q1_23 Q1_24 Q1_25 Q1_26 Q1_27 Q1_28 Q1_29 Q1_30
+  Q1_31 Q2_32 Q2_33 Q2_34 Q2_35 Q2_36 Q2_37 Q2_38 Q2_39 Q2_40 Q2_41 Q2_42
+  Q2_43 Q2_44 Q2_45 Q2_46 Q2_47 Q2_48 Q2_49 Q2_50 Q2_51 Q2_52 Q2_53 Q2_54
+  Q2_55 Q2_56 Q2_57 Q2_58 Q2_59 Q2_60 Q2_61 Q2_62 Q2_63 Q2_0 Q2_1 Q2_2 Q2_3
+  Q2_4 Q2_5 Q2_6 Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q2_16
+  Q2_17 Q2_18 Q2_19 Q2_20 Q2_21 Q2_22 Q2_23 Q2_24 Q2_25 Q2_26 Q2_27 Q2_28
+  Q2_29 Q2_30 Q2_31 Q3_32 Q3_33 Q3_34 Q3_35 Q3_36 Q3_37 Q3_38 Q3_39 Q3_40
+  Q3_41 Q3_42 Q3_43 Q3_44 Q3_45 Q3_46 Q3_47 Q3_48 Q3_49 Q3_50 Q3_51 Q3_52
+  Q3_53 Q3_54 Q3_55 Q3_56 Q3_57 Q3_58 Q3_59 Q3_60 Q3_61 Q3_62 Q3_63 Q3_0 Q3_1
+  Q3_2 Q3_3 Q3_4 Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15
+  Q3_16 Q3_17 Q3_18 Q3_19 Q3_20 Q3_21 Q3_22 Q3_23 Q3_24 Q3_25 Q3_26 Q3_27
+  Q3_28 Q3_29 Q3_30 Q3_31 RA0_1 RA0_0 RA1_1 RA1_0 RA2_1 RA2_0 RA3_1 RA3_0
+  RA4_1 RA4_0 RA5_1 RA5_0 RA6_1 RA6_0 RA7_1 RA7_0 RA_P2[0] RA_P2[1] RA_P2[2]
+  RA_P2[3] RA_P2[4] RA_P2[5] RDT RET RET1N_1 RET1N_0 SE_1 SE_0 SO0_1 SO0_0
+  SO1_1 SO1_0 STOV_1 STOV_0 LA_P2[0] NLA_P2[0] VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC D0
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VPW WAWL WAWLM0 WAWLM1 WEN1_32 WEN1_33 WEN1_34 WEN1_35
+  WEN1_36 WEN1_37 WEN1_38 WEN1_39 WEN1_40 WEN1_41 WEN1_42 WEN1_43 WEN1_44
+  WEN1_45 WEN1_46 WEN1_47 WEN1_48 WEN1_49 WEN1_50 WEN1_51 WEN1_52 WEN1_53
+  WEN1_54 WEN1_55 WEN1_56 WEN1_57 WEN1_58 WEN1_59 WEN1_60 WEN1_61 WEN1_62
+  WEN1_63 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7 WEN1_8
+  WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WEN1_16 WEN1_17
+  WEN1_18 WEN1_19 WEN1_20 WEN1_21 WEN1_22 WEN1_23 WEN1_24 WEN1_25 WEN1_26
+  WEN1_27 WEN1_28 WEN1_29 WEN1_30 WEN1_31
+  gf12lp_1rw_lg12_w32_bitIO_SLICE1_SLICE0
XMEMSLICE_BB ACTP BA0_1 BL[0]_32 BL[0]_33 BL[0]_34 BL[0]_35 BL[0]_36 BL[0]_37
+  BL[0]_38 BL[0]_39 BL[0]_40 BL[0]_41 BL[0]_42 BL[0]_43 BL[0]_44 BL[0]_45
+  BL[0]_46 BL[0]_47 BL[0]_48 BL[0]_49 BL[0]_50 BL[0]_51 BL[0]_52 BL[0]_53
+  BL[0]_54 BL[0]_55 BL[0]_56 BL[0]_57 BL[0]_58 BL[0]_59 BL[0]_60 BL[0]_61
+  BL[0]_62 BL[0]_63 BL[1]_32 BL[1]_33 BL[1]_34 BL[1]_35 BL[1]_36 BL[1]_37
+  BL[1]_38 BL[1]_39 BL[1]_40 BL[1]_41 BL[1]_42 BL[1]_43 BL[1]_44 BL[1]_45
+  BL[1]_46 BL[1]_47 BL[1]_48 BL[1]_49 BL[1]_50 BL[1]_51 BL[1]_52 BL[1]_53
+  BL[1]_54 BL[1]_55 BL[1]_56 BL[1]_57 BL[1]_58 BL[1]_59 BL[1]_60 BL[1]_61
+  BL[1]_62 BL[1]_63 BL[2]_32 BL[2]_33 BL[2]_34 BL[2]_35 BL[2]_36 BL[2]_37
+  BL[2]_38 BL[2]_39 BL[2]_40 BL[2]_41 BL[2]_42 BL[2]_43 BL[2]_44 BL[2]_45
+  BL[2]_46 BL[2]_47 BL[2]_48 BL[2]_49 BL[2]_50 BL[2]_51 BL[2]_52 BL[2]_53
+  BL[2]_54 BL[2]_55 BL[2]_56 BL[2]_57 BL[2]_58 BL[2]_59 BL[2]_60 BL[2]_61
+  BL[2]_62 BL[2]_63 BL[3]_32 BL[3]_33 BL[3]_34 BL[3]_35 BL[3]_36 BL[3]_37
+  BL[3]_38 BL[3]_39 BL[3]_40 BL[3]_41 BL[3]_42 BL[3]_43 BL[3]_44 BL[3]_45
+  BL[3]_46 BL[3]_47 BL[3]_48 BL[3]_49 BL[3]_50 BL[3]_51 BL[3]_52 BL[3]_53
+  BL[3]_54 BL[3]_55 BL[3]_56 BL[3]_57 BL[3]_58 BL[3]_59 BL[3]_60 BL[3]_61
+  BL[3]_62 BL[3]_63 CA0_1 CA1_1 CA2_1 CA3_1 CEN_1 CEN_P2 CLK_1 CLMPOK_TBNK_L
+  CLMPOK_TBNK_R D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0
+  D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D1_32 D1_33 D1_34 D1_35 D1_36 D1_37
+  D1_38 D1_39 D1_40 D1_41 D1_42 D1_43 D1_44 D1_45 D1_46 D1_47 D1_48 D1_49
+  D1_50 D1_51 D1_52 D1_53 D1_54 D1_55 D1_56 D1_57 D1_58 D1_59 D1_60 D1_61
+  D1_62 D1_63 DBL_TERM DFTRAMBYP_1 DFTRAMBYP_0 DFTRAMBYP_0 DFTRAMBYP_0
+  DFTRAMBYP_0 EMAS_1 EMAW[0]_1 EMAW[1]_1 EMA[0]_1 EMA[1]_1 EMA[2]_1 GTPCLK1
+  GTPCLK1 GTP_SA_WDX_TERM GTP_SA_AST_VMIN_TERM_37 GTP_SA_TERM GWEN_1
+  GWEN_P2_TERM IRET BOT_LA_P2[0] LA_P2[1] DFTRAMBYP_0 LOG0_SA LOG1 LREN[0]
+  LREN[1] NACT_CC_1 NBANKSEL0_1 NBANKSEL1_1 NBANKSEL2_1 NBANKSEL3_1 NBL[0]_32
+  NBL[0]_33 NBL[0]_34 NBL[0]_35 NBL[0]_36 NBL[0]_37 NBL[0]_38 NBL[0]_39
+  NBL[0]_40 NBL[0]_41 NBL[0]_42 NBL[0]_43 NBL[0]_44 NBL[0]_45 NBL[0]_46
+  NBL[0]_47 NBL[0]_48 NBL[0]_49 NBL[0]_50 NBL[0]_51 NBL[0]_52 NBL[0]_53
+  NBL[0]_54 NBL[0]_55 NBL[0]_56 NBL[0]_57 NBL[0]_58 NBL[0]_59 NBL[0]_60
+  NBL[0]_61 NBL[0]_62 NBL[0]_63 NBL[1]_32 NBL[1]_33 NBL[1]_34 NBL[1]_35
+  NBL[1]_36 NBL[1]_37 NBL[1]_38 NBL[1]_39 NBL[1]_40 NBL[1]_41 NBL[1]_42
+  NBL[1]_43 NBL[1]_44 NBL[1]_45 NBL[1]_46 NBL[1]_47 NBL[1]_48 NBL[1]_49
+  NBL[1]_50 NBL[1]_51 NBL[1]_52 NBL[1]_53 NBL[1]_54 NBL[1]_55 NBL[1]_56
+  NBL[1]_57 NBL[1]_58 NBL[1]_59 NBL[1]_60 NBL[1]_61 NBL[1]_62 NBL[1]_63
+  NBL[2]_32 NBL[2]_33 NBL[2]_34 NBL[2]_35 NBL[2]_36 NBL[2]_37 NBL[2]_38
+  NBL[2]_39 NBL[2]_40 NBL[2]_41 NBL[2]_42 NBL[2]_43 NBL[2]_44 NBL[2]_45
+  NBL[2]_46 NBL[2]_47 NBL[2]_48 NBL[2]_49 NBL[2]_50 NBL[2]_51 NBL[2]_52
+  NBL[2]_53 NBL[2]_54 NBL[2]_55 NBL[2]_56 NBL[2]_57 NBL[2]_58 NBL[2]_59
+  NBL[2]_60 NBL[2]_61 NBL[2]_62 NBL[2]_63 NBL[3]_32 NBL[3]_33 NBL[3]_34
+  NBL[3]_35 NBL[3]_36 NBL[3]_37 NBL[3]_38 NBL[3]_39 NBL[3]_40 NBL[3]_41
+  NBL[3]_42 NBL[3]_43 NBL[3]_44 NBL[3]_45 NBL[3]_46 NBL[3]_47 NBL[3]_48
+  NBL[3]_49 NBL[3]_50 NBL[3]_51 NBL[3]_52 NBL[3]_53 NBL[3]_54 NBL[3]_55
+  NBL[3]_56 NBL[3]_57 NBL[3]_58 NBL[3]_59 NBL[3]_60 NBL[3]_61 NBL[3]_62
+  NBL[3]_63 NDFT_P2_TERM NGTP_SA_AST_TERM NIACTC NIRETNVT BOT_NLA_P2[0]
+  NLA_P2[1] NMASK[0] NMASK[1] NRA_P2[0] NRA_P2[1] NRA_P2[2] NRA_P2[3]
+  NRA_P2[4] NRA_P2[5] PGEN POK_1 Q0_32 Q0_33 Q0_34 Q0_35 Q0_36 Q0_37 Q0_38
+  Q0_39 Q0_40 Q0_41 Q0_42 Q0_43 Q0_44 Q0_45 Q0_46 Q0_47 Q0_48 Q0_49 Q0_50
+  Q0_51 Q0_52 Q0_53 Q0_54 Q0_55 Q0_56 Q0_57 Q0_58 Q0_59 Q0_60 Q0_61 Q0_62
+  Q0_63 Q1_32 Q1_33 Q1_34 Q1_35 Q1_36 Q1_37 Q1_38 Q1_39 Q1_40 Q1_41 Q1_42
+  Q1_43 Q1_44 Q1_45 Q1_46 Q1_47 Q1_48 Q1_49 Q1_50 Q1_51 Q1_52 Q1_53 Q1_54
+  Q1_55 Q1_56 Q1_57 Q1_58 Q1_59 Q1_60 Q1_61 Q1_62 Q1_63 Q2_32 Q2_33 Q2_34
+  Q2_35 Q2_36 Q2_37 Q2_38 Q2_39 Q2_40 Q2_41 Q2_42 Q2_43 Q2_44 Q2_45 Q2_46
+  Q2_47 Q2_48 Q2_49 Q2_50 Q2_51 Q2_52 Q2_53 Q2_54 Q2_55 Q2_56 Q2_57 Q2_58
+  Q2_59 Q2_60 Q2_61 Q2_62 Q2_63 Q3_32 Q3_33 Q3_34 Q3_35 Q3_36 Q3_37 Q3_38
+  Q3_39 Q3_40 Q3_41 Q3_42 Q3_43 Q3_44 Q3_45 Q3_46 Q3_47 Q3_48 Q3_49 Q3_50
+  Q3_51 Q3_52 Q3_53 Q3_54 Q3_55 Q3_56 Q3_57 Q3_58 Q3_59 Q3_60 Q3_61 Q3_62
+  Q3_63 RA0_1 RA1_1 RA2_1 RA3_1 RA4_1 RA5_1 RA6_1 RA7_1 RA_P2[0] RA_P2[1]
+  RA_P2[2] RA_P2[3] RA_P2[4] RA_P2[5] RDT RET RET1N_1 SE_1 SO0_1 SO1_1 STOV_1
+  VDDC D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0
+  D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VPW VPW WAWL WAWLM0 WAWLM1 VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VPW WEN1_32 WEN1_33 WEN1_34 WEN1_35 WEN1_36 WEN1_37 WEN1_38
+  WEN1_39 WEN1_40 WEN1_41 WEN1_42 WEN1_43 WEN1_44 WEN1_45 WEN1_46 WEN1_47
+  WEN1_48 WEN1_49 WEN1_50 WEN1_51 WEN1_52 WEN1_53 WEN1_54 WEN1_55 WEN1_56
+  WEN1_57 WEN1_58 WEN1_59 WEN1_60 WEN1_61 WEN1_62 WEN1_63
+  gf12lp_1rw_lg12_w32_bitMEM_SLICE128_SLICE01
XMEMSLICE_TB ACTP BA0_0 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5
+  BL[0]_6 BL[0]_7 BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13
+  BL[0]_14 BL[0]_15 BL[0]_16 BL[0]_17 BL[0]_18 BL[0]_19 BL[0]_20 BL[0]_21
+  BL[0]_22 BL[0]_23 BL[0]_24 BL[0]_25 BL[0]_26 BL[0]_27 BL[0]_28 BL[0]_29
+  BL[0]_30 BL[0]_31 BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6
+  BL[1]_7 BL[1]_8 BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14
+  BL[1]_15 BL[1]_16 BL[1]_17 BL[1]_18 BL[1]_19 BL[1]_20 BL[1]_21 BL[1]_22
+  BL[1]_23 BL[1]_24 BL[1]_25 BL[1]_26 BL[1]_27 BL[1]_28 BL[1]_29 BL[1]_30
+  BL[1]_31 BL[2]_0 BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7
+  BL[2]_8 BL[2]_9 BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15
+  BL[2]_16 BL[2]_17 BL[2]_18 BL[2]_19 BL[2]_20 BL[2]_21 BL[2]_22 BL[2]_23
+  BL[2]_24 BL[2]_25 BL[2]_26 BL[2]_27 BL[2]_28 BL[2]_29 BL[2]_30 BL[2]_31
+  BL[3]_0 BL[3]_1 BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8
+  BL[3]_9 BL[3]_10 BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 BL[3]_16
+  BL[3]_17 BL[3]_18 BL[3]_19 BL[3]_20 BL[3]_21 BL[3]_22 BL[3]_23 BL[3]_24
+  BL[3]_25 BL[3]_26 BL[3]_27 BL[3]_28 BL[3]_29 BL[3]_30 BL[3]_31 CA0_0 CA1_0
+  CA2_0 CA3_0 CEN_0 CEN_P2 CLK_0 CLMPOK_TBNK_L CLMPOK_TBNK_R D0 D0 D0 D0 D0
+  D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0
+  D0 D0 D1_0 D1_1 D1_2 D1_3 D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12
+  D1_13 D1_14 D1_15 D1_16 D1_17 D1_18 D1_19 D1_20 D1_21 D1_22 D1_23 D1_24
+  D1_25 D1_26 D1_27 D1_28 D1_29 D1_30 D1_31 DBL DFTRAMBYP_0 DWL EMA0 EMA1
+  EMA2 EMAS_0 EMAW[0]_0 EMAW[1]_0 EMA[0]_0 EMA[1]_0 EMA[2]_0 GTPCLK1 GTPCLK1
+  GTP_SA_TERM GTP_SA_AST_VMIN_TERM GTP_SA_TERM GWEN_0 GWEN_P2_TERM IRET
+  LA_P2[0] LA_P2[1] DFTRAMBYP_0 LOG0_SA LOG1 LREN[0] LREN[1] NACT_CC_0
+  NBANKSEL0_0 NBANKSEL1_0 NBANKSEL2_0 NBANKSEL3_0 NBL[0]_0 NBL[0]_1 NBL[0]_2
+  NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8 NBL[0]_9 NBL[0]_10
+  NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15 NBL[0]_16 NBL[0]_17
+  NBL[0]_18 NBL[0]_19 NBL[0]_20 NBL[0]_21 NBL[0]_22 NBL[0]_23 NBL[0]_24
+  NBL[0]_25 NBL[0]_26 NBL[0]_27 NBL[0]_28 NBL[0]_29 NBL[0]_30 NBL[0]_31
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[1]_16 NBL[1]_17 NBL[1]_18 NBL[1]_19 NBL[1]_20 NBL[1]_21
+  NBL[1]_22 NBL[1]_23 NBL[1]_24 NBL[1]_25 NBL[1]_26 NBL[1]_27 NBL[1]_28
+  NBL[1]_29 NBL[1]_30 NBL[1]_31 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4
+  NBL[2]_5 NBL[2]_6 NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12
+  NBL[2]_13 NBL[2]_14 NBL[2]_15 NBL[2]_16 NBL[2]_17 NBL[2]_18 NBL[2]_19
+  NBL[2]_20 NBL[2]_21 NBL[2]_22 NBL[2]_23 NBL[2]_24 NBL[2]_25 NBL[2]_26
+  NBL[2]_27 NBL[2]_28 NBL[2]_29 NBL[2]_30 NBL[2]_31 NBL[3]_0 NBL[3]_1
+  NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5 NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9
+  NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13 NBL[3]_14 NBL[3]_15 NBL[3]_16
+  NBL[3]_17 NBL[3]_18 NBL[3]_19 NBL[3]_20 NBL[3]_21 NBL[3]_22 NBL[3]_23
+  NBL[3]_24 NBL[3]_25 NBL[3]_26 NBL[3]_27 NBL[3]_28 NBL[3]_29 NBL[3]_30
+  NBL[3]_31 NDFT_P2_TERM NGTP_SA_AST_TERM NIACTC NIRETNVT NLA_P2[0] NLA_P2[1]
+  NMASK[0] NMASK[1] NRA_P2[0] NRA_P2[1] NRA_P2[2] NRA_P2[3] NRA_P2[4]
+  NRA_P2[5] PGEN POK_0 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9
+  Q0_10 Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q0_16 Q0_17 Q0_18 Q0_19 Q0_20 Q0_21
+  Q0_22 Q0_23 Q0_24 Q0_25 Q0_26 Q0_27 Q0_28 Q0_29 Q0_30 Q0_31 Q1_0 Q1_1 Q1_2
+  Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8 Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15
+  Q1_16 Q1_17 Q1_18 Q1_19 Q1_20 Q1_21 Q1_22 Q1_23 Q1_24 Q1_25 Q1_26 Q1_27
+  Q1_28 Q1_29 Q1_30 Q1_31 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6 Q2_7 Q2_8 Q2_9
+  Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q2_16 Q2_17 Q2_18 Q2_19 Q2_20 Q2_21
+  Q2_22 Q2_23 Q2_24 Q2_25 Q2_26 Q2_27 Q2_28 Q2_29 Q2_30 Q2_31 Q3_0 Q3_1 Q3_2
+  Q3_3 Q3_4 Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15
+  Q3_16 Q3_17 Q3_18 Q3_19 Q3_20 Q3_21 Q3_22 Q3_23 Q3_24 Q3_25 Q3_26 Q3_27
+  Q3_28 Q3_29 Q3_30 Q3_31 RA0_0 RA1_0 RA2_0 RA3_0 RA4_0 RA5_0 RA6_0 RA7_0
+  RA_P2[0] RA_P2[1] RA_P2[2] RA_P2[3] RA_P2[4] RA_P2[5] RDT RET RET1N_0 SE_0
+  SO0_0 SO1_0 STOV_0 VDDC D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0
+  D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 VPW VPW VPW VPW
+  VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW WAWL WAWLM0 WAWLM1 VPW VPW VPW VPW
+  VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VPW VPW VPW VPW VPW WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4
+  WEN1_5 WEN1_6 WEN1_7 WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14
+  WEN1_15 WEN1_16 WEN1_17 WEN1_18 WEN1_19 WEN1_20 WEN1_21 WEN1_22 WEN1_23
+  WEN1_24 WEN1_25 WEN1_26 WEN1_27 WEN1_28 WEN1_29 WEN1_30 WEN1_31
+  gf12lp_1rw_lg12_w32_bitMEM_SLICE128_SLICE01
.ENDS gf12lp_1rw_lg12_w32_bitSHARED_BANK_1_SLICE_0
****
.SUBCKT gf12lp_1rw_lg12_w32_bitBOTCAP4_MB D LOG0 Q TD TWEN VDDCE VDDPE VNWP
+  VPW VSS VSSE WEN WENY
** gf12lp_1rw_lg12_w32_bitBOTCAP4_MB: 4 flat devices **
DI1.D_DIODE_X_DIO VPW TD tdndsx AREA=0.00252P PERIM=0
DI4.D_DIODE_X_DIO VPW TWEN tdndsx AREA=0.00252P PERIM=0
DI78.D_DIODE_X_DIO VPW WEN tdndsx AREA=0.00252P PERIM=0
DI82.D_DIODE_X_DIO VPW D tdndsx AREA=0.00252P PERIM=0
.ENDS gf12lp_1rw_lg12_w32_bitBOTCAP4_MB
****
.SUBCKT gf12lp_1rw_lg12_w32_bitMIDBOT_MB BA0 BA1 BA2 BAY0 BAY1 BAY2 BME0 BME1
+  BMEY0 BMEY1 CA0 CA1 CA2 CA3 CAY0 CAY1 CAY2 CAY3 CEN CENY CLK
+  CLMPOK_TBNK_L_DUM CLMPOK_TBNK_R_DUM CRE1 CRE2 DFTRAMBYP EMA0 EMA1 EMA2 EMAS
+  EMAW0 EMAW0_L EMAW1 EMAW1_L FCA1_0 FCA1_1 FCA1_2 FCA1_3 FCA1_4 FCA1_5
+  FCA1_6 FCA2_0 FCA2_1 FCA2_2 FCA2_3 FCA2_4 FCA2_5 FCA2_6 GWEN GWENY IWAWL
+  LOG0 LOG1 NACTC_DUM NBANKSEL0 NBANKSEL3 NCLAMP NIRETNVT_DUM NWR_THRU PEN
+  PENSI PENSO PGEN PRDYN PSO0 PSO1 RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RAY0 RAY1
+  RAY2 RAY3 RAY4 RAY5 RAY6 RAY7 RDT RET1N RET2N SE SEL_D_DUM SEL_SI_DUM
+  SEL_TD_DUM SO0 SO1 STOV TBA0 TBA1 TBA2 TBME0 TBME1 TCA0 TCA1 TCA2 TCA3 TCEN
+  TEN TGWEN TPEN TRA0 TRA1 TRA2 TRA3 TRA4 TRA5 TRA6 TRA7 VDDCE VDDPE VNWC
+  VNWP VPW VSS VSSE WAWL WAWLM0 WAWLM1
** gf12lp_1rw_lg12_w32_bitMIDBOT_MB: 123 flat devices **
DI113.D_DIODE_X_DIO VPW DFTRAMBYP tdndsx AREA=0.00252P PERIM=0
DI114.D_DIODE_X_DIO VPW EMAW1 tdndsx AREA=0.00252P PERIM=0
DI115.D_DIODE_X_DIO VPW EMAW0 tdndsx AREA=0.00252P PERIM=0
DI116.D_DIODE_X_DIO VPW RDT tdndsx AREA=0.00252P PERIM=0
DI121.D_DIODE_X_DIO VPW CLK tdndsx AREA=0.00252P PERIM=0
DI137.D_DIODE_X_DIO VPW TRA0 tdndsx AREA=0.00252P PERIM=0
DI138.D_DIODE_X_DIO VPW TRA1 tdndsx AREA=0.00252P PERIM=0
DI139.D_DIODE_X_DIO VPW TRA4 tdndsx AREA=0.00252P PERIM=0
DI140.D_DIODE_X_DIO VPW TRA5 tdndsx AREA=0.00252P PERIM=0
DI141.D_DIODE_X_DIO VPW TRA2 tdndsx AREA=0.00252P PERIM=0
DI142.D_DIODE_X_DIO VPW TRA3 tdndsx AREA=0.00252P PERIM=0
DI143.D_DIODE_X_DIO VPW TRA6 tdndsx AREA=0.00252P PERIM=0
DI144.D_DIODE_X_DIO VPW TRA7 tdndsx AREA=0.00252P PERIM=0
DI145.D_DIODE_X_DIO VPW TCA0 tdndsx AREA=0.00252P PERIM=0
DI146.D_DIODE_X_DIO VPW TCA1 tdndsx AREA=0.00252P PERIM=0
DI147.D_DIODE_X_DIO VPW TCA2 tdndsx AREA=0.00252P PERIM=0
DI159.D_DIODE_X_DIO VPW TCEN tdndsx AREA=0.00252P PERIM=0
DI160.D_DIODE_X_DIO VPW TGWEN tdndsx AREA=0.00252P PERIM=0
DI163.D_DIODE_X_DIO VPW TEN tdndsx AREA=0.00252P PERIM=0
DI176.D_DIODE_X_DIO VPW CRE1 tdndsx AREA=0.00252P PERIM=0
DI177.D_DIODE_X_DIO VPW FCA1_0 tdndsx AREA=0.00252P PERIM=0
DI178.D_DIODE_X_DIO VPW FCA1_1 tdndsx AREA=0.00252P PERIM=0
DI179.D_DIODE_X_DIO VPW FCA1_2 tdndsx AREA=0.00252P PERIM=0
DI180.D_DIODE_X_DIO VPW FCA1_3 tdndsx AREA=0.00252P PERIM=0
DI181.D_DIODE_X_DIO VPW FCA1_4 tdndsx AREA=0.00252P PERIM=0
DI182.D_DIODE_X_DIO VPW FCA1_5 tdndsx AREA=0.00252P PERIM=0
DI183.D_DIODE_X_DIO VPW FCA1_6 tdndsx AREA=0.00252P PERIM=0
DI184.D_DIODE_X_DIO VPW CRE2 tdndsx AREA=0.00252P PERIM=0
DI185.D_DIODE_X_DIO VPW FCA2_0 tdndsx AREA=0.00252P PERIM=0
DI186.D_DIODE_X_DIO VPW FCA2_1 tdndsx AREA=0.00252P PERIM=0
DI187.D_DIODE_X_DIO VPW FCA2_2 tdndsx AREA=0.00252P PERIM=0
DI188.D_DIODE_X_DIO VPW FCA2_3 tdndsx AREA=0.00252P PERIM=0
DI189.D_DIODE_X_DIO VPW FCA2_4 tdndsx AREA=0.00252P PERIM=0
DI190.D_DIODE_X_DIO VPW FCA2_5 tdndsx AREA=0.00252P PERIM=0
DI191.D_DIODE_X_DIO VPW FCA2_6 tdndsx AREA=0.00252P PERIM=0
DI196.D_DIODE_X_DIO VPW PGEN tdndsx AREA=0.00252P PERIM=0
DI197.D_DIODE_X_DIO VPW RET2N tdndsx AREA=0.00252P PERIM=0
DI203.D_DIODE_X_DIO VPW CA2 tdndsx AREA=0.00252P PERIM=0
DI204.D_DIODE_X_DIO VPW RA5 tdndsx AREA=0.00252P PERIM=0
DI205.D_DIODE_X_DIO VPW RA6 tdndsx AREA=0.00252P PERIM=0
DI206.D_DIODE_X_DIO VPW RA7 tdndsx AREA=0.00252P PERIM=0
DI207.D_DIODE_X_DIO VPW TCA3 tdndsx AREA=0.00252P PERIM=0
DI208.D_DIODE_X_DIO VPW TBA0 tdndsx AREA=0.00252P PERIM=0
DI209.D_DIODE_X_DIO VPW TBA1 tdndsx AREA=0.00252P PERIM=0
DI210.D_DIODE_X_DIO VPW TBA2 tdndsx AREA=0.00252P PERIM=0
DI211.D_DIODE_X_DIO VPW STOV tdndsx AREA=0.00252P PERIM=0
DI218.D_DIODE_X_DIO VPW WAWL tdndsx AREA=0.00252P PERIM=0
DI219.D_DIODE_X_DIO VPW WAWLM0 tdndsx AREA=0.00252P PERIM=0
DI222.D_DIODE_X_DIO VPW WAWLM1 tdndsx AREA=0.00252P PERIM=0
DI225.D_DIODE_X_DIO VPW CA3 tdndsx AREA=0.00252P PERIM=0
DI288.D_DIODE_X_DIO VPW TBME0 tdndsx AREA=0.00252P PERIM=0
DI289.D_DIODE_X_DIO VPW TBME1 tdndsx AREA=0.00252P PERIM=0
DI290.D_DIODE_X_DIO VPW PEN tdndsx AREA=0.00252P PERIM=0
DI291.D_DIODE_X_DIO VPW TPEN tdndsx AREA=0.00252P PERIM=0
DI292.D_DIODE_X_DIO VPW PENSI tdndsx AREA=0.00252P PERIM=0
DI296.D_DIODE_X_DIO VPW BME1 tdndsx AREA=0.00252P PERIM=0
DI297.D_DIODE_X_DIO VPW BME0 tdndsx AREA=0.00252P PERIM=0
DI59.D_DIODE_X_DIO VPW CEN tdndsx AREA=0.00252P PERIM=0
DI60.D_DIODE_X_DIO VPW GWEN tdndsx AREA=0.00252P PERIM=0
DI61.D_DIODE_X_DIO VPW RET1N tdndsx AREA=0.00252P PERIM=0
DI62.D_DIODE_X_DIO VPW EMAS tdndsx AREA=0.00252P PERIM=0
DI63.D_DIODE_X_DIO VPW EMA0 tdndsx AREA=0.00252P PERIM=0
DI64.D_DIODE_X_DIO VPW EMA1 tdndsx AREA=0.00252P PERIM=0
DI65.D_DIODE_X_DIO VPW EMA2 tdndsx AREA=0.00252P PERIM=0
DI85.D_DIODE_X_DIO VPW SE tdndsx AREA=0.00252P PERIM=0
DI86.D_DIODE_X_DIO VPW CA0 tdndsx AREA=0.00252P PERIM=0
DI87.D_DIODE_X_DIO VPW CA1 tdndsx AREA=0.00252P PERIM=0
DI89.D_DIODE_X_DIO VPW BA0 tdndsx AREA=0.00252P PERIM=0
DI90.D_DIODE_X_DIO VPW BA1 tdndsx AREA=0.00252P PERIM=0
DI91.D_DIODE_X_DIO VPW BA2 tdndsx AREA=0.00252P PERIM=0
DI92.D_DIODE_X_DIO VPW RA0 tdndsx AREA=0.00252P PERIM=0
DI93.D_DIODE_X_DIO VPW RA1 tdndsx AREA=0.00252P PERIM=0
DI94.D_DIODE_X_DIO VPW RA2 tdndsx AREA=0.00252P PERIM=0
DI95.D_DIODE_X_DIO VPW RA3 tdndsx AREA=0.00252P PERIM=0
DI96.D_DIODE_X_DIO VPW RA4 tdndsx AREA=0.00252P PERIM=0
MI265.MXNA1 EMAW_INT0 NET099 VSS VPW nfet L=0.016U NF=1 NFIN=6 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI265.MXPA1 EMAW_INT0 NET099 VDDPE VNWP pfet L=0.016U NF=1 NFIN=8 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI275.MXNA1 EMAW_INT1 NET097 VSS VPW nfet L=0.016U NF=2 NFIN=18 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI275.MXPA1 EMAW_INT1 NET097 VDDPE VNWP pfet L=0.016U NF=1 NFIN=16 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI282.MXNA1 NWAWL WAWL VSS VPW nfet L=0.016U NF=1 NFIN=7 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI282.MXPA1 NWAWL WAWL VDDPE VNWP pfet L=0.016U NF=1 NFIN=7 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI283.MXNA1 IWAWL NWAWL VSS VPW nfet L=0.016U NF=3 NFIN=7 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI283.MXPA1 IWAWL NWAWL VDDPE VNWP pfet L=0.016U NF=3 NFIN=7 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_CLKINV.MXNA1 NCLK CLK VSS VPW nfet L=0.016U NF=2 NFIN=10 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_CLKINV.MXPA1 NCLK CLK VDDPE VNWP pfet L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_CLKINV2.MXNA1 ICLK NCLK VSS VPW nfet L=0.016U NF=2 NFIN=5 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_CLKINV2.MXPA1 ICLK NCLK VDDPE VNWP pfet L=0.016U NF=2 NFIN=12 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_FLIP0.I47.MXNA1 _FLIP0.ND EMAW0 VSS VPW nfet L=0.016U NF=2 NFIN=2 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_FLIP0.I47.MXPA1 _FLIP0.ND EMAW0 VDDPE VNWP pfet L=0.016U NF=2 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_FLIP0.I48.MXNOE NET0103 NCLK _FLIP0.ND VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_FLIP0.I48.MXPOEN NET0103 ICLK _FLIP0.ND VNWP pfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_FLIP0.I50.MXNA1 NET099 NET0103 VSS VPW nfet L=0.016U NF=1 NFIN=6 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_FLIP0.I50.MXPA1 NET099 NET0103 VDDPE VNWP pfet L=0.016U NF=1 NFIN=6 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_FLIP0.I55.MXNA1 _FLIP0.I55.N1 NET099 VSS VPW nfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_FLIP0.I55.MXNOE NET0103 ICLK _FLIP0.I55.N1 VPW nfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_FLIP0.I55.MXPA1 _FLIP0.I55.P1 NET099 VDDPE VNWP pfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_FLIP0.I55.MXPOEN NET0103 NCLK _FLIP0.I55.P1 VNWP pfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_FLIP1.I47.MXNA1 _FLIP1.ND EMAW1 VSS VPW nfet L=0.016U NF=2 NFIN=2 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_FLIP1.I47.MXPA1 _FLIP1.ND EMAW1 VDDPE VNWP pfet L=0.016U NF=2 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_FLIP1.I48.MXNOE NET098 NCLK _FLIP1.ND VPW nfet L=0.016U NF=1 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_FLIP1.I48.MXPOEN NET098 ICLK _FLIP1.ND VNWP pfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_FLIP1.I50.MXNA1 NET097 NET098 VSS VPW nfet L=0.016U NF=1 NFIN=6 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_FLIP1.I50.MXPA1 NET097 NET098 VDDPE VNWP pfet L=0.016U NF=1 NFIN=6 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_FLIP1.I55.MXNA1 _FLIP1.I55.N1 NET097 VSS VPW nfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_FLIP1.I55.MXNOE NET098 ICLK _FLIP1.I55.N1 VPW nfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_FLIP1.I55.MXPA1 _FLIP1.I55.P1 NET097 VDDPE VNWP pfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_FLIP1.I55.MXPOEN NET098 NCLK _FLIP1.I55.P1 VNWP pfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_FLOP0.I48.MXNOE NEMAW0_L ICLK EMAW_INT0 VPW nfet L=0.016U NF=1 NFIN=6
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_FLOP0.I48.MXPOEN NEMAW0_L NCLK EMAW_INT0 VNWP pfet L=0.016U NF=1 NFIN=8
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_FLOP0.I50.MXNA1 EMAW0_L NEMAW0_L VSS VPW lvtnfet L=0.016U NF=3 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_FLOP0.I50.MXPA1 EMAW0_L NEMAW0_L VDDPE VNWP lvtpfet L=0.016U NF=3 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_FLOP0.I55.MXNA1 _FLOP0.I55.N1 EMAW0_L VSS VPW nfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_FLOP0.I55.MXNOE NEMAW0_L NCLK _FLOP0.I55.N1 VPW nfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_FLOP0.I55.MXPA1 _FLOP0.I55.P1 EMAW0_L VDDPE VNWP pfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_FLOP0.I55.MXPOEN NEMAW0_L ICLK _FLOP0.I55.P1 VNWP pfet L=0.016U NF=1 NFIN=2
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_FLOP1.I48.MXNOE NEMAW1_L ICLK EMAW_INT1 VPW nfet L=0.016U NF=2 NFIN=18
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_FLOP1.I48.MXPOEN NEMAW1_L NCLK EMAW_INT1 VNWP pfet L=0.016U NF=1 NFIN=16
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_FLOP1.I50.MXNA1 EMAW1_L NEMAW1_L VSS VPW lvtnfet L=0.016U NF=4 NFIN=5
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_FLOP1.I50.MXPA1 EMAW1_L NEMAW1_L VDDPE VNWP lvtpfet L=0.016U NF=4 NFIN=7
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_FLOP1.I55.MXNA1 _FLOP1.I55.N1 EMAW1_L VSS VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_FLOP1.I55.MXNOE NEMAW1_L NCLK _FLOP1.I55.N1 VPW nfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_FLOP1.I55.MXPA1 _FLOP1.I55.P1 EMAW1_L VDDPE VNWP pfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
M_FLOP1.I55.MXPOEN NEMAW1_L ICLK _FLOP1.I55.P1 VNWP pfet L=0.016U NF=1 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
.ENDS gf12lp_1rw_lg12_w32_bitMIDBOT_MB
****
.SUBCKT gf12lp_1rw_lg12_w32_bitBOTCORNER_MB LOG0 PSI SI VNWC VNWP VPW VSS VSSE
** gf12lp_1rw_lg12_w32_bitBOTCORNER_MB: 2 flat devices **
DI1.D_DIODE_X_DIO VPW PSI tdndsx AREA=0.00252P PERIM=0
DI62.D_DIODE_X_DIO VPW SI tdndsx AREA=0.00252P PERIM=0
.ENDS gf12lp_1rw_lg12_w32_bitBOTCORNER_MB
****
.SUBCKT gf12lp_1rw_lg12_w32_bitBOTCAPROW_0 BA0 BA1 BAY0 BAY1 BAY2 BMEY0 BMEY1
+  CA0 CA1 CAY0 CAY1 CAY2 CAY3 CEN CENY CLK CLMPOK_TBNK_L_DUM
+  CLMPOK_TBNK_R_DUM D_0 D_1 D_2 D_3 D_4 D_5 D_6 D_7 D_8 D_9 D_10 D_11 D_12
+  D_13 D_14 D_15 D_16 D_17 D_18 D_19 D_20 D_21 D_22 D_23 D_24 D_25 D_26 D_27
+  D_28 D_29 D_30 D_31 EMA0 EMA1 EMA2 EMAS EMAW0 EMAW0_L EMAW1 EMAW1_L GWEN
+  GWENY IWAWL LOG1 NACTC_DUM NBANKSEL0 NBANKSEL3 NIRETNVT_DUM NWR_THRU PENSO
+  PRDYN PSI PSO0 PSO1 Q_0 Q_1 Q_2 Q_3 Q_4 Q_5 Q_6 Q_7 Q_8 Q_9 Q_10 Q_11 Q_12
+  Q_13 Q_14 Q_15 Q_16 Q_17 Q_18 Q_19 Q_20 Q_21 Q_22 Q_23 Q_24 Q_25 Q_26 Q_27
+  Q_28 Q_29 Q_30 Q_31 RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RAY0 RAY1 RAY2 RAY3
+  RAY4 RAY5 RAY6 RAY7 RET1N RET2N SEL_D_DUM SEL_SI_DUM SEL_TD_DUM SO0 SO1
+  STOV VDDCE_0 VDDCE_1 VDDCE_2 VDDCE_3 VDDCE_4 VDDCE_5 VDDCE_6 VDDCE_7
+  VDDCE_8 VDDCE_9 VDDCE_10 VDDCE_11 VDDCE_12 VDDCE_13 VDDCE_14 VDDCE_15
+  VDDCE_16 VDDCE_17 VDDCE_18 VDDCE_19 VDDCE_20 VDDCE_21 VDDCE_22 VDDCE_23
+  VDDCE_24 VDDCE_25 VDDCE_26 VDDCE_27 VDDCE_28 VDDCE_29 VDDCE_30 VDDCE_31
+  VDDCE_32 VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7
+  VDDPE_8 VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15
+  VDDPE_16 VDDPE_17 VDDPE_18 VDDPE_19 VDDPE_20 VDDPE_21 VDDPE_22 VDDPE_23
+  VDDPE_24 VDDPE_25 VDDPE_26 VDDPE_27 VDDPE_28 VDDPE_29 VDDPE_30 VDDPE_31
+  VNWC_0 VNWC_1 VNWC_2 VNWP VPW VSSE_0 VSSE_1 WAWLM0 WAWLM1 WENY_0 WENY_1
+  WENY_2 WENY_3 WENY_4 WENY_5 WENY_6 WENY_7 WENY_8 WENY_9 WENY_10 WENY_11
+  WENY_12 WENY_13 WENY_14 WENY_15 WENY_16 WENY_17 WENY_18 WENY_19 WENY_20
+  WENY_21 WENY_22 WENY_23 WENY_24 WENY_25 WENY_26 WENY_27 WENY_28 WENY_29
+  WENY_30 WENY_31 WEN_0 WEN_1 WEN_2 WEN_3 WEN_4 WEN_5 WEN_6 WEN_7 WEN_8 WEN_9
+  WEN_10 WEN_11 WEN_12 WEN_13 WEN_14 WEN_15 WEN_16 WEN_17 WEN_18 WEN_19
+  WEN_20 WEN_21 WEN_22 WEN_23 WEN_24 WEN_25 WEN_26 WEN_27 WEN_28 WEN_29
+  WEN_30 WEN_31
** gf12lp_1rw_lg12_w32_bitBOTCAPROW_0: 255 flat devices **
XCENTRE BA0 BA1 PSI BAY0 BAY1 BAY2 PSI PSI BMEY0 BMEY1 CA0 CA1 PSI PSI CAY0
+  CAY1 CAY2 CAY3 CEN CENY CLK CLMPOK_TBNK_L_DUM CLMPOK_TBNK_R_DUM PSI PSI PSI
+  EMA0 EMA1 EMA2 EMAS EMAW0 EMAW0_L EMAW1 EMAW1_L PSI PSI PSI PSI PSI PSI PSI
+  PSI PSI PSI PSI PSI PSI PSI GWEN GWENY IWAWL PSI LOG1 NACTC_DUM NBANKSEL0
+  NBANKSEL3 LOG1 NIRETNVT_DUM NWR_THRU LOG1 PSI PENSO PSI PRDYN PSO0 PSO1 RA0
+  RA1 RA2 RA3 RA4 RA5 RA6 RA7 RAY0 RAY1 RAY2 RAY3 RAY4 RAY5 RAY6 RAY7 PSI
+  RET1N RET2N PSI SEL_D_DUM SEL_SI_DUM SEL_TD_DUM SO0 SO1 STOV PSI PSI PSI
+  PSI PSI PSI PSI PSI PSI PSI LOG1 PSI LOG1 PSI PSI PSI PSI PSI PSI PSI PSI
+  VDDCE_16 VNWP VNWC_1 VNWP VPW VSSE_0 VSSE_1 PSI WAWLM0 WAWLM1
+  gf12lp_1rw_lg12_w32_bitMIDBOT_MB
XLEFT_COL_1 D_1 PSI Q_1 PSI PSI VDDCE_1 VDDPE_1 VNWP VPW VSSE_0 VSSE_0 WEN_1
+  WENY_1 gf12lp_1rw_lg12_w32_bitBOTCAP4_MB
XLEFT_COL_10 D_10 PSI Q_10 PSI PSI VDDCE_10 VDDPE_10 VNWP VPW VSSE_0 VSSE_0
+  WEN_10 WENY_10 gf12lp_1rw_lg12_w32_bitBOTCAP4_MB
XLEFT_COL_11 D_11 PSI Q_11 PSI PSI VDDCE_11 VDDPE_11 VNWP VPW VSSE_0 VSSE_0
+  WEN_11 WENY_11 gf12lp_1rw_lg12_w32_bitBOTCAP4_MB
XLEFT_COL_12 D_12 PSI Q_12 PSI PSI VDDCE_12 VDDPE_12 VNWP VPW VSSE_0 VSSE_0
+  WEN_12 WENY_12 gf12lp_1rw_lg12_w32_bitBOTCAP4_MB
XLEFT_COL_13 D_13 PSI Q_13 PSI PSI VDDCE_13 VDDPE_13 VNWP VPW VSSE_0 VSSE_0
+  WEN_13 WENY_13 gf12lp_1rw_lg12_w32_bitBOTCAP4_MB
XLEFT_COL_14 D_14 PSI Q_14 PSI PSI VDDCE_14 VDDPE_14 VNWP VPW VSSE_0 VSSE_0
+  WEN_14 WENY_14 gf12lp_1rw_lg12_w32_bitBOTCAP4_MB
XLEFT_COL_2 D_2 PSI Q_2 PSI PSI VDDCE_2 VDDPE_2 VNWP VPW VSSE_0 VSSE_0 WEN_2
+  WENY_2 gf12lp_1rw_lg12_w32_bitBOTCAP4_MB
XLEFT_COL_3 D_3 PSI Q_3 PSI PSI VDDCE_3 VDDPE_3 VNWP VPW VSSE_0 VSSE_0 WEN_3
+  WENY_3 gf12lp_1rw_lg12_w32_bitBOTCAP4_MB
XLEFT_COL_4 D_4 PSI Q_4 PSI PSI VDDCE_4 VDDPE_4 VNWP VPW VSSE_0 VSSE_0 WEN_4
+  WENY_4 gf12lp_1rw_lg12_w32_bitBOTCAP4_MB
XLEFT_COL_5 D_5 PSI Q_5 PSI PSI VDDCE_5 VDDPE_5 VNWP VPW VSSE_0 VSSE_0 WEN_5
+  WENY_5 gf12lp_1rw_lg12_w32_bitBOTCAP4_MB
XLEFT_COL_6 D_6 PSI Q_6 PSI PSI VDDCE_6 VDDPE_6 VNWP VPW VSSE_0 VSSE_0 WEN_6
+  WENY_6 gf12lp_1rw_lg12_w32_bitBOTCAP4_MB
XLEFT_COL_7 D_7 PSI Q_7 PSI PSI VDDCE_7 VDDPE_7 VNWP VPW VSSE_0 VSSE_0 WEN_7
+  WENY_7 gf12lp_1rw_lg12_w32_bitBOTCAP4_MB
XLEFT_COL_8 D_8 PSI Q_8 PSI PSI VDDCE_8 VDDPE_8 VNWP VPW VSSE_0 VSSE_0 WEN_8
+  WENY_8 gf12lp_1rw_lg12_w32_bitBOTCAP4_MB
XLEFT_COL_9 D_9 PSI Q_9 PSI PSI VDDCE_9 VDDPE_9 VNWP VPW VSSE_0 VSSE_0 WEN_9
+  WENY_9 gf12lp_1rw_lg12_w32_bitBOTCAP4_MB
XLEFT_COL_L D_0 PSI Q_0 PSI PSI VDDCE_0 VDDPE_0 VNWP VPW VSSE_0 VSSE_0 WEN_0
+  WENY_0 gf12lp_1rw_lg12_w32_bitBOTCAP4_MB
XLEFT_COL_R D_15 PSI Q_15 PSI PSI VDDCE_15 VDDPE_15 VNWP VPW VSSE_0 VSSE_0
+  WEN_15 WENY_15 gf12lp_1rw_lg12_w32_bitBOTCAP4_MB
XLEFT_EDGE PSI PSI PSI VNWC_0 VNWP VPW VSSE_0 VSSE_0
+  gf12lp_1rw_lg12_w32_bitBOTCORNER_MB
XRIGHT_COL_1 D_17 PSI Q_17 PSI PSI VDDCE_18 VDDPE_17 VNWP VPW VSSE_0 VSSE_0
+  WEN_17 WENY_17 gf12lp_1rw_lg12_w32_bitBOTCAP4_MB
XRIGHT_COL_10 D_26 PSI Q_26 PSI PSI VDDCE_27 VDDPE_26 VNWP VPW VSSE_0 VSSE_0
+  WEN_26 WENY_26 gf12lp_1rw_lg12_w32_bitBOTCAP4_MB
XRIGHT_COL_11 D_27 PSI Q_27 PSI PSI VDDCE_28 VDDPE_27 VNWP VPW VSSE_0 VSSE_0
+  WEN_27 WENY_27 gf12lp_1rw_lg12_w32_bitBOTCAP4_MB
XRIGHT_COL_12 D_28 PSI Q_28 PSI PSI VDDCE_29 VDDPE_28 VNWP VPW VSSE_0 VSSE_0
+  WEN_28 WENY_28 gf12lp_1rw_lg12_w32_bitBOTCAP4_MB
XRIGHT_COL_13 D_29 PSI Q_29 PSI PSI VDDCE_30 VDDPE_29 VNWP VPW VSSE_0 VSSE_0
+  WEN_29 WENY_29 gf12lp_1rw_lg12_w32_bitBOTCAP4_MB
XRIGHT_COL_14 D_30 PSI Q_30 PSI PSI VDDCE_31 VDDPE_30 VNWP VPW VSSE_0 VSSE_0
+  WEN_30 WENY_30 gf12lp_1rw_lg12_w32_bitBOTCAP4_MB
XRIGHT_COL_2 D_18 PSI Q_18 PSI PSI VDDCE_19 VDDPE_18 VNWP VPW VSSE_0 VSSE_0
+  WEN_18 WENY_18 gf12lp_1rw_lg12_w32_bitBOTCAP4_MB
XRIGHT_COL_3 D_19 PSI Q_19 PSI PSI VDDCE_20 VDDPE_19 VNWP VPW VSSE_0 VSSE_0
+  WEN_19 WENY_19 gf12lp_1rw_lg12_w32_bitBOTCAP4_MB
XRIGHT_COL_4 D_20 PSI Q_20 PSI PSI VDDCE_21 VDDPE_20 VNWP VPW VSSE_0 VSSE_0
+  WEN_20 WENY_20 gf12lp_1rw_lg12_w32_bitBOTCAP4_MB
XRIGHT_COL_5 D_21 PSI Q_21 PSI PSI VDDCE_22 VDDPE_21 VNWP VPW VSSE_0 VSSE_0
+  WEN_21 WENY_21 gf12lp_1rw_lg12_w32_bitBOTCAP4_MB
XRIGHT_COL_6 D_22 PSI Q_22 PSI PSI VDDCE_23 VDDPE_22 VNWP VPW VSSE_0 VSSE_0
+  WEN_22 WENY_22 gf12lp_1rw_lg12_w32_bitBOTCAP4_MB
XRIGHT_COL_7 D_23 PSI Q_23 PSI PSI VDDCE_24 VDDPE_23 VNWP VPW VSSE_0 VSSE_0
+  WEN_23 WENY_23 gf12lp_1rw_lg12_w32_bitBOTCAP4_MB
XRIGHT_COL_8 D_24 PSI Q_24 PSI PSI VDDCE_25 VDDPE_24 VNWP VPW VSSE_0 VSSE_0
+  WEN_24 WENY_24 gf12lp_1rw_lg12_w32_bitBOTCAP4_MB
XRIGHT_COL_9 D_25 PSI Q_25 PSI PSI VDDCE_26 VDDPE_25 VNWP VPW VSSE_0 VSSE_0
+  WEN_25 WENY_25 gf12lp_1rw_lg12_w32_bitBOTCAP4_MB
XRIGHT_COL_L D_16 PSI Q_16 PSI PSI VDDCE_17 VDDPE_16 VNWP VPW VSSE_0 VSSE_0
+  WEN_16 WENY_16 gf12lp_1rw_lg12_w32_bitBOTCAP4_MB
XRIGHT_COL_R D_31 PSI Q_31 PSI PSI VDDCE_32 VDDPE_31 VNWP VPW VSSE_0 VSSE_0
+  WEN_31 WENY_31 gf12lp_1rw_lg12_w32_bitBOTCAP4_MB
XRIGHT_EDGE PSI PSI PSI VNWC_2 VNWP VPW VSSE_0 VSSE_0
+  gf12lp_1rw_lg12_w32_bitBOTCORNER_MB
.ENDS gf12lp_1rw_lg12_w32_bitBOTCAPROW_0
****
.SUBCKT gf12lp_1rw_lg12_w32_bitCOLV4_MB BL_TERM[0] BL_TERM[1] BL_TERM[2]
+  BL_TERM[3] D D_IN INQ_OUT IQ2 IQ3 LOG0 NBL_TERM[0] NBL_TERM[1] NBL_TERM[2]
+  NBL_TERM[3] NQ23 POK_CLAMP Q Q0 Q1 Q2 Q3 QSEL[0] QSEL[1] QSEL[2] QSEL[3]
+  TD_TERM TWEN_TERM VDDC VDDCE VDDPE VNWC VNWP VPW VSS VSSE WEN WENY_TERM
+  WEN_IN
** gf12lp_1rw_lg12_w32_bitCOLV4_MB: 34 flat devices **
MI20.MXNA1 D_IN NET14 VSS VPW nfet L=0.016U NF=4 NFIN=9 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI20.MXPA1 D_IN NET14 VDDPE VNWP pfet L=0.016U NF=4 NFIN=9 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI29.MXNA1 WEN_IN NET13 VSS VPW nfet L=0.016U NF=4 NFIN=9 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI29.MXPA1 WEN_IN NET13 VDDPE VNWP pfet L=0.016U NF=4 NFIN=9 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI53.MXNA1 NET13 WEN VSS VPW nfet L=0.016U NF=1 NFIN=9 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI53.MXPA1 NET13 WEN VDDPE VNWP pfet L=0.016U NF=1 NFIN=9 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI9.MXNA1 NET14 D VSS VPW nfet L=0.016U NF=1 NFIN=9 PTWELL=0 P_LA=0 CPP=0.078U
+  FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI9.MXPA1 NET14 D VDDPE VNWP pfet L=0.016U NF=1 NFIN=9 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI91_0.MXNA1 NQSEL[0] QSEL[0] VSS VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI91_0.MXPA1 NQSEL[0] QSEL[0] VDDPE VNWP pfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI91_1.MXNA1 NQSEL[1] QSEL[1] VSS VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI91_1.MXPA1 NQSEL[1] QSEL[1] VDDPE VNWP pfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI91_2.MXNA1 NQSEL[2] QSEL[2] VSS VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI91_2.MXPA1 NQSEL[2] QSEL[2] VDDPE VNWP pfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI91_3.MXNA1 NQSEL[3] QSEL[3] VSS VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI91_3.MXPA1 NQSEL[3] QSEL[3] VDDPE VNWP pfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICOLV_QMUX.I0.MXNA1 ICOLV_QMUX.IQ_2 IQ2 VSS VPW nfet L=0.016U NF=1 NFIN=13
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICOLV_QMUX.I0.MXPA1 ICOLV_QMUX.IQ_2 IQ2 VDDPE VNWP pfet L=0.016U NF=1 NFIN=10
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICOLV_QMUX.I1.MXNA1 ICOLV_QMUX.IQ_0 Q0 VSS VPW nfet L=0.016U NF=1 NFIN=13
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICOLV_QMUX.I1.MXPA1 ICOLV_QMUX.IQ_0 Q0 VDDPE VNWP pfet L=0.016U NF=1 NFIN=10
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICOLV_QMUX.I181.MXNA1 ICOLV_QMUX.IQ_3 IQ3 VSS VPW nfet L=0.016U NF=1 NFIN=13
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICOLV_QMUX.I181.MXPA1 ICOLV_QMUX.IQ_3 IQ3 VDDPE VNWP pfet L=0.016U NF=1
+  NFIN=10 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICOLV_QMUX.I2.MXNA1 ICOLV_QMUX.IQ_1 Q1 VSS VPW nfet L=0.016U NF=1 NFIN=13
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICOLV_QMUX.I2.MXPA1 ICOLV_QMUX.IQ_1 Q1 VDDPE VNWP pfet L=0.016U NF=1 NFIN=10
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICOLV_QMUX.I87.I20.MXNOE INQ_OUT QSEL[1] ICOLV_QMUX.IQ_1 VPW nfet L=0.016U
+  NF=1 NFIN=10 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICOLV_QMUX.I87.I20.MXPOEN INQ_OUT NQSEL[1] ICOLV_QMUX.IQ_1 VNWP pfet L=0.016U
+  NF=1 NFIN=10 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICOLV_QMUX.I87.I21.MXNOE NQ23 QSEL[2] ICOLV_QMUX.IQ_2 VPW nfet L=0.016U NF=1
+  NFIN=10 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICOLV_QMUX.I87.I21.MXPOEN NQ23 NQSEL[2] ICOLV_QMUX.IQ_2 VNWP pfet L=0.016U
+  NF=1 NFIN=10 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICOLV_QMUX.I87.I22.MXNOE NQ23 QSEL[3] ICOLV_QMUX.IQ_3 VPW nfet L=0.016U NF=1
+  NFIN=10 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICOLV_QMUX.I87.I22.MXPOEN NQ23 NQSEL[3] ICOLV_QMUX.IQ_3 VNWP pfet L=0.016U
+  NF=1 NFIN=10 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICOLV_QMUX.I87.I8.MXNA1 Q INQ_OUT VSS VPW nfet L=0.016U NF=2 NFIN=12 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICOLV_QMUX.I87.I8.MXPA1 Q INQ_OUT VDDPE VNWP pfet L=0.016U NF=2 NFIN=15
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICOLV_QMUX.I87.I9.MXNOE INQ_OUT QSEL[0] ICOLV_QMUX.IQ_0 VPW nfet L=0.016U
+  NF=1 NFIN=10 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICOLV_QMUX.I87.I9.MXPOEN INQ_OUT NQSEL[0] ICOLV_QMUX.IQ_0 VNWP pfet L=0.016U
+  NF=1 NFIN=10 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
.ENDS gf12lp_1rw_lg12_w32_bitCOLV4_MB
****
.SUBCKT gf12lp_1rw_lg12_w32_bitCKDRV_MB ACTP BA0 BA0_OUT BA1 BA2 BANKSEL[0]
+  BANKSEL[1] BANKSEL[2] BANKSEL[3] BAY0 BAY1 BAY2 BMEY[0] BMEY[1] CA0 CA0_OUT
+  CA1 CA1_OUT CA2 CA2_OUT CA3 CA3_OUT CAY0 CAY1 CAY2 CAY3 CEN CENDFT CENY CLK
+  CLMPOK_TOPBNK_L CLMPOK_TOPBNK_R CRE1 CRE2 DFTRAMBYP EMA0 EMA0_OUT EMA1
+  EMA1_OUT EMA2 EMA2_OUT EMAS EMAS_OUT EMAW0 EMAW1 FCA1_0 FCA1_1 FCA1_2
+  FCA1_3 FCA1_4 FCA1_5 FCA1_6 FCA2_0 FCA2_1 FCA2_2 FCA2_3 FCA2_4 FCA2_5
+  FCA2_6 GWEN GWENY GWEN_OUT LOG0 LOG1 LREN0_OUT LREN1_OUT LREN[0] LREN[1]
+  NACTC NACT_CC NBANKSEL0_DUM NBANKSEL3_DUM NCLAMP NCLK_EXT NRETNVT NSE
+  NWR_THRU PENSI_DUM PENSO_DUM PEN_DUM PGEN PGEN_POK POK PSO0_DUM PSO1_DUM
+  QSEL_L[0] QSEL_L[1] QSEL_L[2] QSEL_L[3] QSEL_R[0] QSEL_R[1] QSEL_R[2]
+  QSEL_R[3] RA0 RA0_OUT RA1 RA1_OUT RA2 RA2_OUT RA3 RA3_OUT RA4 RA4_OUT RA5
+  RA5_OUT RA6 RA6_OUT RA7 RA7_OUT RAY0 RAY1 RAY2 RAY3 RAY4 RAY5 RAY6 RAY7 RDT
+  RET1N RET1N_OUT SE SEL_D_DUM SEL_SI_DUM SEL_TD_DUM SO0 SO1 STOV STOV_OUT
+  TBA0 TBA1 TBA2 TCA0 TCA1 TCA2 TCA3 TCEN TEN TGWEN TLREN[0] TLREN[1]
+  TPEN_DUM TRA0 TRA1 TRA2 TRA3 TRA4 TRA5 TRA6 TRA7 VDDCE VDDPE VNWC VNWP VPW
+  VSS VSSE WAWL WAWLM0 WAWLM1 WRMUX16
** gf12lp_1rw_lg12_w32_bitCKDRV_MB: 344 flat devices **
MI0.MXNA1 RA7_OUT NET64 VSS VPW nfet L=0.016U NF=8 NFIN=5 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI0.MXPA1 RA7_OUT NET64 VDDPE VNWP pfet L=0.016U NF=8 NFIN=7 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI1.MXNA1 RA5_OUT NET62 VSS VPW nfet L=0.016U NF=8 NFIN=5 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI1.MXPA1 RA5_OUT NET62 VDDPE VNWP pfet L=0.016U NF=8 NFIN=7 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI10.MXNA1 CA1_OUT NET55 VSS VPW nfet L=0.016U NF=8 NFIN=5 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI10.MXPA1 CA1_OUT NET55 VDDPE VNWP pfet L=0.016U NF=8 NFIN=7 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI106.MXNA1 NET65 BA0 VSS VPW nfet L=0.016U NF=2 NFIN=4 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI106.MXPA1 NET65 BA0 VDDPE VNWP pfet L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI107.MXNA1 NET64 RA7 VSS VPW nfet L=0.016U NF=2 NFIN=4 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI107.MXPA1 NET64 RA7 VDDPE VNWP pfet L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI108.MXNA1 NET63 RA6 VSS VPW nfet L=0.016U NF=2 NFIN=4 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI108.MXPA1 NET63 RA6 VDDPE VNWP pfet L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI109.MXNA1 NET62 RA5 VSS VPW nfet L=0.016U NF=2 NFIN=4 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI109.MXPA1 NET62 RA5 VDDPE VNWP pfet L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI11.MXNA1 CENDFT CEDFT VSS VPW nfet L=0.016U NF=8 NFIN=6 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI11.MXPA1 CENDFT CEDFT VDDPE VNWP pfet L=0.016U NF=6 NFIN=7 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI110.MXNA1 NET61 RA4 VSS VPW nfet L=0.016U NF=2 NFIN=4 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI110.MXPA1 NET61 RA4 VDDPE VNWP pfet L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI111.MXNA1 NET60 RA3 VSS VPW nfet L=0.016U NF=2 NFIN=4 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI111.MXPA1 NET60 RA3 VDDPE VNWP pfet L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI112.MXNA1 NET59 RA2 VSS VPW nfet L=0.016U NF=2 NFIN=4 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI112.MXPA1 NET59 RA2 VDDPE VNWP pfet L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI113.MXNA1 NET58 RA1 VSS VPW nfet L=0.016U NF=2 NFIN=4 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI113.MXPA1 NET58 RA1 VDDPE VNWP pfet L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI114.MXNA1 NET57 RA0 VSS VPW nfet L=0.016U NF=2 NFIN=4 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI114.MXPA1 NET57 RA0 VDDPE VNWP pfet L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI115.MXNA1 NET56 CA2 VSS VPW nfet L=0.016U NF=2 NFIN=4 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI115.MXPA1 NET56 CA2 VDDPE VNWP pfet L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI116.MXNA1 NET55 CA1 VSS VPW nfet L=0.016U NF=2 NFIN=4 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI116.MXPA1 NET55 CA1 VDDPE VNWP pfet L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI117.MXNA1 NET54 CA0 VSS VPW nfet L=0.016U NF=2 NFIN=4 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI117.MXPA1 NET54 CA0 VDDPE VNWP pfet L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI119.MXNA1 NGWEN GWEN VSS VPW nfet L=0.016U NF=2 NFIN=4 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI119.MXPA1 NGWEN GWEN VDDPE VNWP pfet L=0.016U NF=2 NFIN=6 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI12.MXNA1 GWEN_OUT NGWEN VSS VPW nfet L=0.016U NF=8 NFIN=5 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI12.MXPA1 GWEN_OUT NGWEN VDDPE VNWP pfet L=0.016U NF=8 NFIN=7 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI120.MXNA1 NBA2 BA2 VSS VPW nfet L=0.016U NF=2 NFIN=9 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI120.MXPA1 NBA2 BA2 VDDPE VNWP pfet L=0.016U NF=2 NFIN=9 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI124.MXNA1 NCLK_EXT CLK VSS VPW nfet L=0.016U NF=8 NFIN=6 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI124.MXPA1 NCLK_EXT CLK VDDPE VNWP pfet L=0.016U NF=8 NFIN=4 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI132.MXNA1 CEDFT CEN VSS VPW nfet L=0.016U NF=5 NFIN=6 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI132.MXPA1 CEDFT CEN VDDPE VNWP pfet L=0.016U NF=5 NFIN=7 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI133.MXNA1 NCA3 CA3 VSS VPW nfet L=0.016U NF=4 NFIN=7 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI133.MXPA1 NCA3 CA3 VDDPE VNWP pfet L=0.016U NF=4 NFIN=7 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI134.MXNA1 CA3_OUT NCA3 VSS VPW nfet L=0.016U NF=3 NFIN=17 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI134.MXPA1 CA3_OUT NCA3 VDDPE VNWP pfet L=0.016U NF=3 NFIN=17 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI135.MXNA1 WRMUX16 NCA3 VSS VPW nfet L=0.016U NF=4 NFIN=17 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI135.MXPA1 WRMUX16 NCA3 VDDPE VNWP pfet L=0.016U NF=4 NFIN=17 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI136.MXNA1 IBA2 NBA2 VSS VPW nfet L=0.016U NF=2 NFIN=7 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI136.MXPA1 IBA2 NBA2 VDDPE VNWP pfet L=0.016U NF=2 NFIN=9 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI137.MXNA1 IBA1 NBA1 VSS VPW nfet L=0.016U NF=1 NFIN=18 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI137.MXPA1 IBA1 NBA1 VDDPE VNWP pfet L=0.016U NF=2 NFIN=8 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI138.MXNA1 NBA1 BA1 VSS VPW nfet L=0.016U NF=1 NFIN=18 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI138.MXPA1 NBA1 BA1 VDDPE VNWP pfet L=0.016U NF=2 NFIN=8 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI140.MXNA1 NET061 LREN[1] VSS VPW nfet L=0.016U NF=3 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI140.MXPA1 NET061 LREN[1] VDDPE VNWP pfet L=0.016U NF=3 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI141.MXNA1 NET062 LREN[0] VSS VPW nfet L=0.016U NF=3 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI141.MXPA1 NET062 LREN[0] VDDPE VNWP pfet L=0.016U NF=3 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI142.MXNA1 LREN1_OUT NET061 VSS VPW nfet L=0.016U NF=14 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI142.MXPA1 LREN1_OUT NET061 VDDPE VNWP pfet L=0.016U NF=14 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI143.MXNA1 LREN0_OUT NET062 VSS VPW nfet L=0.016U NF=14 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI143.MXPA1 LREN0_OUT NET062 VDDPE VNWP pfet L=0.016U NF=14 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI144.MXNA1 NICLK_INT ICLK_INT VSS VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI144.MXPA1 NICLK_INT ICLK_INT VDDPE VNWP pfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI145.MXNA1 ICLK_INT NICLK VSS VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI145.MXPA1 ICLK_INT NICLK VDDPE VNWP pfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI146.MXNA1 NICLK ICLK VSS VPW nfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI146.MXPA1 NICLK ICLK VDDPE VNWP pfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI147.MXNA1 ICLK RET VSS VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI147.MXNA2 ICLK NCLK_EXT VSS VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI147.MXPA1 ICLK RET I147.P1 VNWP pfet L=0.016U NF=1 NFIN=6 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI147.MXPA2 I147.P1 NCLK_EXT VDDPE VNWP pfet L=0.016U NF=1 NFIN=6 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI148.MXNA1 RET RET1N VSS VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI148.MXPA1 RET RET1N VDDPE VNWP pfet L=0.016U NF=1 NFIN=6 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI18.I10.MXNA1 I18.NET29 RET1N VSSE VPW nfet L=0.016U NF=1 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI18.I10.MXPA1 I18.NET29 RET1N VDDCE VNWC pfet L=0.016U NF=1 NFIN=6 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI18.I106.MXNA1 I18.NET35 EMA0 VSS VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI18.I106.MXPA1 I18.NET35 EMA0 VDDPE VNWP pfet L=0.016U NF=1 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI18.I11.MXNA1 RET1N_OUT I18.NET29 VSSE VPW nfet L=0.016U NF=2 NFIN=10
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI18.I11.MXPA1 RET1N_OUT I18.NET29 VDDCE VNWC pfet L=0.016U NF=1 NFIN=28
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI18.I14.MXNA1 I18.NET019 STOV VSSE VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI18.I14.MXPA1 I18.NET019 STOV VDDPE VNWP pfet L=0.016U NF=1 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI18.I15.MXNA1 STOV_OUT I18.NET019 VSSE VPW nfet L=0.016U NF=2 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI18.I15.MXPA1 STOV_OUT I18.NET019 VDDPE VNWP pfet L=0.016U NF=2 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI18.I272.MXNA1 EMA0_OUT I18.NET35 VSS VPW nfet L=0.016U NF=2 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI18.I272.MXPA1 EMA0_OUT I18.NET35 VDDPE VNWP pfet L=0.016U NF=2 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI18.I4.MXNA1 I18.NET32 EMAS VSS VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI18.I4.MXPA1 I18.NET32 EMAS VDDPE VNWP pfet L=0.016U NF=1 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI18.I5.MXNA1 EMAS_OUT I18.NET32 VSS VPW nfet L=0.016U NF=2 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI18.I5.MXPA1 EMAS_OUT I18.NET32 VDDPE VNWP pfet L=0.016U NF=2 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI18.I6.MXNA1 EMA1_OUT I18.NET31 VSS VPW nfet L=0.016U NF=2 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI18.I6.MXPA1 EMA1_OUT I18.NET31 VDDPE VNWP pfet L=0.016U NF=2 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI18.I7.MXNA1 I18.NET31 EMA1 VSS VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI18.I7.MXPA1 I18.NET31 EMA1 VDDPE VNWP pfet L=0.016U NF=1 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI18.I8.MXNA1 EMA2_OUT I18.NET30 VSS VPW nfet L=0.016U NF=2 NFIN=3 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI18.I8.MXPA1 EMA2_OUT I18.NET30 VDDPE VNWP pfet L=0.016U NF=2 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI18.I9.MXNA1 I18.NET30 EMA2 VSS VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI18.I9.MXPA1 I18.NET30 EMA2 VDDPE VNWP pfet L=0.016U NF=1 NFIN=4 PTWELL=0
+  P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI2.MXNA1 RA6_OUT NET63 VSS VPW nfet L=0.016U NF=8 NFIN=5 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI2.MXPA1 RA6_OUT NET63 VDDPE VNWP pfet L=0.016U NF=8 NFIN=7 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI272.MXNA1 BA0_OUT NET65 VSS VPW nfet L=0.016U NF=8 NFIN=5 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI272.MXPA1 BA0_OUT NET65 VDDPE VNWP pfet L=0.016U NF=8 NFIN=7 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI3.MXNA1 RA4_OUT NET61 VSS VPW nfet L=0.016U NF=8 NFIN=5 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI3.MXPA1 RA4_OUT NET61 VDDPE VNWP pfet L=0.016U NF=8 NFIN=7 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI4.MXNA1 RA3_OUT NET60 VSS VPW nfet L=0.016U NF=8 NFIN=5 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI4.MXPA1 RA3_OUT NET60 VDDPE VNWP pfet L=0.016U NF=8 NFIN=7 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI5.MXNA1 RA1_OUT NET58 VSS VPW nfet L=0.016U NF=8 NFIN=5 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI5.MXPA1 RA1_OUT NET58 VDDPE VNWP pfet L=0.016U NF=8 NFIN=7 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI6.MXNA1 RA2_OUT NET59 VSS VPW nfet L=0.016U NF=8 NFIN=5 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI6.MXPA1 RA2_OUT NET59 VDDPE VNWP pfet L=0.016U NF=8 NFIN=7 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI7.MXNA1 RA0_OUT NET57 VSS VPW nfet L=0.016U NF=8 NFIN=5 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI7.MXPA1 RA0_OUT NET57 VDDPE VNWP pfet L=0.016U NF=8 NFIN=7 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI8.MXNA1 CA2_OUT NET56 VSS VPW nfet L=0.016U NF=8 NFIN=5 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI8.MXPA1 CA2_OUT NET56 VDDPE VNWP pfet L=0.016U NF=8 NFIN=7 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI9.MXNA1 CA0_OUT NET54 VSS VPW nfet L=0.016U NF=8 NFIN=5 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MI9.MXPA1 CA0_OUT NET54 VDDPE VNWP pfet L=0.016U NF=8 NFIN=7 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I105.I1_0.MXNA1 QSEL_L[0] IBANKDRV.I105.NDEC[0] VSS VPW nfet
+  L=0.016U NF=4 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MIBANKDRV.I105.I1_0.MXPA1 QSEL_L[0] IBANKDRV.I105.NDEC[0] VDDPE VNWP pfet
+  L=0.016U NF=4 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MIBANKDRV.I105.I1_1.MXNA1 QSEL_L[1] IBANKDRV.I105.NDEC[1] VSS VPW nfet
+  L=0.016U NF=4 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MIBANKDRV.I105.I1_1.MXPA1 QSEL_L[1] IBANKDRV.I105.NDEC[1] VDDPE VNWP pfet
+  L=0.016U NF=4 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MIBANKDRV.I105.I1_2.MXNA1 QSEL_L[2] IBANKDRV.I105.NDEC[2] VSS VPW nfet
+  L=0.016U NF=4 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MIBANKDRV.I105.I1_2.MXPA1 QSEL_L[2] IBANKDRV.I105.NDEC[2] VDDPE VNWP pfet
+  L=0.016U NF=4 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MIBANKDRV.I105.I1_3.MXNA1 QSEL_L[3] IBANKDRV.I105.NDEC[3] VSS VPW nfet
+  L=0.016U NF=4 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MIBANKDRV.I105.I1_3.MXPA1 QSEL_L[3] IBANKDRV.I105.NDEC[3] VDDPE VNWP pfet
+  L=0.016U NF=4 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MIBANKDRV.I105.I9_0.MXNA1 IBANKDRV.I105.NDEC[0] IBANKDRV.NBA_P2_L[0]
+  IBANKDRV.I105.I9_0.N1 VPW nfet L=0.016U NF=1 NFIN=6 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I105.I9_0.MXNA2 IBANKDRV.I105.I9_0.N1 IBANKDRV.NBA_P2_L[1] VSS VPW
+  nfet L=0.016U NF=1 NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I105.I9_0.MXNAS1 IBANKDRV.I105.NDEC[0] IBANKDRV.NBA_P2_L[0]
+  IBANKDRV.I105.I9_0.N2 VPW nfet L=0.016U NF=1 NFIN=6 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I105.I9_0.MXNAS2 IBANKDRV.I105.I9_0.N2 IBANKDRV.NBA_P2_L[1] VSS VPW
+  nfet L=0.016U NF=1 NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I105.I9_0.MXPA1 IBANKDRV.I105.NDEC[0] IBANKDRV.NBA_P2_L[0] VDDPE
+  VNWP pfet L=0.016U NF=2 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I105.I9_0.MXPA2 IBANKDRV.I105.NDEC[0] IBANKDRV.NBA_P2_L[1] VDDPE
+  VNWP pfet L=0.016U NF=2 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I105.I9_1.MXNA1 IBANKDRV.I105.NDEC[1] IBANKDRV.BA_P2_L[0]
+  IBANKDRV.I105.I9_1.N1 VPW nfet L=0.016U NF=1 NFIN=6 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I105.I9_1.MXNA2 IBANKDRV.I105.I9_1.N1 IBANKDRV.NBA_P2_L[1] VSS VPW
+  nfet L=0.016U NF=1 NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I105.I9_1.MXNAS1 IBANKDRV.I105.NDEC[1] IBANKDRV.BA_P2_L[0]
+  IBANKDRV.I105.I9_1.N2 VPW nfet L=0.016U NF=1 NFIN=6 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I105.I9_1.MXNAS2 IBANKDRV.I105.I9_1.N2 IBANKDRV.NBA_P2_L[1] VSS VPW
+  nfet L=0.016U NF=1 NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I105.I9_1.MXPA1 IBANKDRV.I105.NDEC[1] IBANKDRV.BA_P2_L[0] VDDPE VNWP
+  pfet L=0.016U NF=2 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I105.I9_1.MXPA2 IBANKDRV.I105.NDEC[1] IBANKDRV.NBA_P2_L[1] VDDPE
+  VNWP pfet L=0.016U NF=2 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I105.I9_2.MXNA1 IBANKDRV.I105.NDEC[2] IBANKDRV.NBA_P2_L[0]
+  IBANKDRV.I105.I9_2.N1 VPW nfet L=0.016U NF=1 NFIN=6 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I105.I9_2.MXNA2 IBANKDRV.I105.I9_2.N1 IBANKDRV.BA_P2_L[1] VSS VPW
+  nfet L=0.016U NF=1 NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I105.I9_2.MXNAS1 IBANKDRV.I105.NDEC[2] IBANKDRV.NBA_P2_L[0]
+  IBANKDRV.I105.I9_2.N2 VPW nfet L=0.016U NF=1 NFIN=6 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I105.I9_2.MXNAS2 IBANKDRV.I105.I9_2.N2 IBANKDRV.BA_P2_L[1] VSS VPW
+  nfet L=0.016U NF=1 NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I105.I9_2.MXPA1 IBANKDRV.I105.NDEC[2] IBANKDRV.NBA_P2_L[0] VDDPE
+  VNWP pfet L=0.016U NF=2 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I105.I9_2.MXPA2 IBANKDRV.I105.NDEC[2] IBANKDRV.BA_P2_L[1] VDDPE VNWP
+  pfet L=0.016U NF=2 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I105.I9_3.MXNA1 IBANKDRV.I105.NDEC[3] IBANKDRV.BA_P2_L[0]
+  IBANKDRV.I105.I9_3.N1 VPW nfet L=0.016U NF=1 NFIN=6 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I105.I9_3.MXNA2 IBANKDRV.I105.I9_3.N1 IBANKDRV.BA_P2_L[1] VSS VPW
+  nfet L=0.016U NF=1 NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I105.I9_3.MXNAS1 IBANKDRV.I105.NDEC[3] IBANKDRV.BA_P2_L[0]
+  IBANKDRV.I105.I9_3.N2 VPW nfet L=0.016U NF=1 NFIN=6 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I105.I9_3.MXNAS2 IBANKDRV.I105.I9_3.N2 IBANKDRV.BA_P2_L[1] VSS VPW
+  nfet L=0.016U NF=1 NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I105.I9_3.MXPA1 IBANKDRV.I105.NDEC[3] IBANKDRV.BA_P2_L[0] VDDPE VNWP
+  pfet L=0.016U NF=2 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I105.I9_3.MXPA2 IBANKDRV.I105.NDEC[3] IBANKDRV.BA_P2_L[1] VDDPE VNWP
+  pfet L=0.016U NF=2 NFIN=4 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I106.I0_0.MXNA1 IBANKDRV.I106.NDEC[0] IBANKDRV.NBA_P2_R[0]
+  IBANKDRV.I106.I0_0.N1 VPW nfet L=0.016U NF=1 NFIN=12 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I106.I0_0.MXNA2 IBANKDRV.I106.I0_0.N1 IBANKDRV.NBA_P2_R[1] VSS VPW
+  nfet L=0.016U NF=1 NFIN=12 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I106.I0_0.MXPA1 IBANKDRV.I106.NDEC[0] IBANKDRV.NBA_P2_R[0] VDDPE
+  VNWP pfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I106.I0_0.MXPA2 IBANKDRV.I106.NDEC[0] IBANKDRV.NBA_P2_R[1] VDDPE
+  VNWP pfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I106.I0_1.MXNA1 IBANKDRV.I106.NDEC[1] IBANKDRV.BA_P2_R[0]
+  IBANKDRV.I106.I0_1.N1 VPW nfet L=0.016U NF=1 NFIN=12 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I106.I0_1.MXNA2 IBANKDRV.I106.I0_1.N1 IBANKDRV.NBA_P2_R[1] VSS VPW
+  nfet L=0.016U NF=1 NFIN=12 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I106.I0_1.MXPA1 IBANKDRV.I106.NDEC[1] IBANKDRV.BA_P2_R[0] VDDPE VNWP
+  pfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I106.I0_1.MXPA2 IBANKDRV.I106.NDEC[1] IBANKDRV.NBA_P2_R[1] VDDPE
+  VNWP pfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I106.I0_2.MXNA1 IBANKDRV.I106.NDEC[2] IBANKDRV.NBA_P2_R[0]
+  IBANKDRV.I106.I0_2.N1 VPW nfet L=0.016U NF=1 NFIN=12 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I106.I0_2.MXNA2 IBANKDRV.I106.I0_2.N1 IBANKDRV.BA_P2_R[1] VSS VPW
+  nfet L=0.016U NF=1 NFIN=12 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I106.I0_2.MXPA1 IBANKDRV.I106.NDEC[2] IBANKDRV.NBA_P2_R[0] VDDPE
+  VNWP pfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I106.I0_2.MXPA2 IBANKDRV.I106.NDEC[2] IBANKDRV.BA_P2_R[1] VDDPE VNWP
+  pfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I106.I0_3.MXNA1 IBANKDRV.I106.NDEC[3] IBANKDRV.BA_P2_R[0]
+  IBANKDRV.I106.I0_3.N1 VPW nfet L=0.016U NF=1 NFIN=12 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I106.I0_3.MXNA2 IBANKDRV.I106.I0_3.N1 IBANKDRV.BA_P2_R[1] VSS VPW
+  nfet L=0.016U NF=1 NFIN=12 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I106.I0_3.MXPA1 IBANKDRV.I106.NDEC[3] IBANKDRV.BA_P2_R[0] VDDPE VNWP
+  pfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I106.I0_3.MXPA2 IBANKDRV.I106.NDEC[3] IBANKDRV.BA_P2_R[1] VDDPE VNWP
+  pfet L=0.016U NF=1 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I106.I1_0.MXNA1 QSEL_R[0] IBANKDRV.I106.NDEC[0] VSS VPW nfet
+  L=0.016U NF=4 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MIBANKDRV.I106.I1_0.MXPA1 QSEL_R[0] IBANKDRV.I106.NDEC[0] VDDPE VNWP pfet
+  L=0.016U NF=4 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MIBANKDRV.I106.I1_1.MXNA1 QSEL_R[1] IBANKDRV.I106.NDEC[1] VSS VPW nfet
+  L=0.016U NF=4 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MIBANKDRV.I106.I1_1.MXPA1 QSEL_R[1] IBANKDRV.I106.NDEC[1] VDDPE VNWP pfet
+  L=0.016U NF=4 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MIBANKDRV.I106.I1_2.MXNA1 QSEL_R[2] IBANKDRV.I106.NDEC[2] VSS VPW nfet
+  L=0.016U NF=4 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MIBANKDRV.I106.I1_2.MXPA1 QSEL_R[2] IBANKDRV.I106.NDEC[2] VDDPE VNWP pfet
+  L=0.016U NF=4 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MIBANKDRV.I106.I1_3.MXNA1 QSEL_R[3] IBANKDRV.I106.NDEC[3] VSS VPW nfet
+  L=0.016U NF=4 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MIBANKDRV.I106.I1_3.MXPA1 QSEL_R[3] IBANKDRV.I106.NDEC[3] VDDPE VNWP pfet
+  L=0.016U NF=4 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MIBANKDRV.I216_0.I48.MXNOE IBANKDRV.NET028[1] NCLKGWEN_R NBA1 VPW nfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MIBANKDRV.I216_0.I48.MXPOEN IBANKDRV.NET028[1] CLKGWEN_R NBA1 VNWP pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MIBANKDRV.I216_0.I50.MXNA1 IBANKDRV.NET001[0] IBANKDRV.NET028[1] VSS VPW nfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MIBANKDRV.I216_0.I50.MXPA1 IBANKDRV.NET001[0] IBANKDRV.NET028[1] VDDPE VNWP
+  pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I216_0.I55.MXNA1 IBANKDRV.I216_0.I55.N1 IBANKDRV.NET001[0] VSS VPW
+  nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I216_0.I55.MXNOE IBANKDRV.NET028[1] CLKGWEN_R IBANKDRV.I216_0.I55.N1
+  VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I216_0.I55.MXPA1 IBANKDRV.I216_0.I55.P1 IBANKDRV.NET001[0] VDDPE
+  VNWP pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I216_0.I55.MXPOEN IBANKDRV.NET028[1] NCLKGWEN_R
+  IBANKDRV.I216_0.I55.P1 VNWP pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I216_1.I48.MXNOE IBANKDRV.NET028[0] NCLKGWEN_R NBA2 VPW nfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MIBANKDRV.I216_1.I48.MXPOEN IBANKDRV.NET028[0] CLKGWEN_R NBA2 VNWP pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MIBANKDRV.I216_1.I50.MXNA1 IBANKDRV.NET001[1] IBANKDRV.NET028[0] VSS VPW nfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MIBANKDRV.I216_1.I50.MXPA1 IBANKDRV.NET001[1] IBANKDRV.NET028[0] VDDPE VNWP
+  pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I216_1.I55.MXNA1 IBANKDRV.I216_1.I55.N1 IBANKDRV.NET001[1] VSS VPW
+  nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I216_1.I55.MXNOE IBANKDRV.NET028[0] CLKGWEN_R IBANKDRV.I216_1.I55.N1
+  VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I216_1.I55.MXPA1 IBANKDRV.I216_1.I55.P1 IBANKDRV.NET001[1] VDDPE
+  VNWP pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I216_1.I55.MXPOEN IBANKDRV.NET028[0] NCLKGWEN_R
+  IBANKDRV.I216_1.I55.P1 VNWP pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I217_0.I48.MXNOE IBANKDRV.NBA_P2_R[0] CLKGWEN_R IBANKDRV.NBA2[0] VPW
+  nfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I217_0.I48.MXPOEN IBANKDRV.NBA_P2_R[0] NCLKGWEN_R IBANKDRV.NBA2[0]
+  VNWP pfet L=0.016U NF=1 NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I217_0.I50.MXNA1 IBANKDRV.BA_P2_R[0] IBANKDRV.NBA_P2_R[0] VSS VPW
+  nfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I217_0.I50.MXPA1 IBANKDRV.BA_P2_R[0] IBANKDRV.NBA_P2_R[0] VDDPE VNWP
+  pfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I217_0.I55.MXNA1 IBANKDRV.I217_0.I55.N1 IBANKDRV.BA_P2_R[0] VSS VPW
+  nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I217_0.I55.MXNOE IBANKDRV.NBA_P2_R[0] NCLKGWEN_R
+  IBANKDRV.I217_0.I55.N1 VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I217_0.I55.MXPA1 IBANKDRV.I217_0.I55.P1 IBANKDRV.BA_P2_R[0] VDDPE
+  VNWP pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I217_0.I55.MXPOEN IBANKDRV.NBA_P2_R[0] CLKGWEN_R
+  IBANKDRV.I217_0.I55.P1 VNWP pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I217_1.I48.MXNOE IBANKDRV.NBA_P2_R[1] CLKGWEN_R IBANKDRV.NBA2[1] VPW
+  nfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I217_1.I48.MXPOEN IBANKDRV.NBA_P2_R[1] NCLKGWEN_R IBANKDRV.NBA2[1]
+  VNWP pfet L=0.016U NF=1 NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I217_1.I50.MXNA1 IBANKDRV.BA_P2_R[1] IBANKDRV.NBA_P2_R[1] VSS VPW
+  nfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I217_1.I50.MXPA1 IBANKDRV.BA_P2_R[1] IBANKDRV.NBA_P2_R[1] VDDPE VNWP
+  pfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I217_1.I55.MXNA1 IBANKDRV.I217_1.I55.N1 IBANKDRV.BA_P2_R[1] VSS VPW
+  nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I217_1.I55.MXNOE IBANKDRV.NBA_P2_R[1] NCLKGWEN_R
+  IBANKDRV.I217_1.I55.N1 VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I217_1.I55.MXPA1 IBANKDRV.I217_1.I55.P1 IBANKDRV.BA_P2_R[1] VDDPE
+  VNWP pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I217_1.I55.MXPOEN IBANKDRV.NBA_P2_R[1] CLKGWEN_R
+  IBANKDRV.I217_1.I55.P1 VNWP pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I218_0.I48.MXNOE IBANKDRV.NBA_P2_L[0] CLKGWEN_L IBANKDRV.NBA1[0] VPW
+  nfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I218_0.I48.MXPOEN IBANKDRV.NBA_P2_L[0] NCLKGWEN_L IBANKDRV.NBA1[0]
+  VNWP pfet L=0.016U NF=1 NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I218_0.I50.MXNA1 IBANKDRV.BA_P2_L[0] IBANKDRV.NBA_P2_L[0] VSS VPW
+  nfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I218_0.I50.MXPA1 IBANKDRV.BA_P2_L[0] IBANKDRV.NBA_P2_L[0] VDDPE VNWP
+  pfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I218_0.I55.MXNA1 IBANKDRV.I218_0.I55.N1 IBANKDRV.BA_P2_L[0] VSS VPW
+  nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I218_0.I55.MXNOE IBANKDRV.NBA_P2_L[0] NCLKGWEN_L
+  IBANKDRV.I218_0.I55.N1 VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I218_0.I55.MXPA1 IBANKDRV.I218_0.I55.P1 IBANKDRV.BA_P2_L[0] VDDPE
+  VNWP pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I218_0.I55.MXPOEN IBANKDRV.NBA_P2_L[0] CLKGWEN_L
+  IBANKDRV.I218_0.I55.P1 VNWP pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I218_1.I48.MXNOE IBANKDRV.NBA_P2_L[1] CLKGWEN_L IBANKDRV.NBA1[1] VPW
+  nfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I218_1.I48.MXPOEN IBANKDRV.NBA_P2_L[1] NCLKGWEN_L IBANKDRV.NBA1[1]
+  VNWP pfet L=0.016U NF=1 NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I218_1.I50.MXNA1 IBANKDRV.BA_P2_L[1] IBANKDRV.NBA_P2_L[1] VSS VPW
+  nfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I218_1.I50.MXPA1 IBANKDRV.BA_P2_L[1] IBANKDRV.NBA_P2_L[1] VDDPE VNWP
+  pfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I218_1.I55.MXNA1 IBANKDRV.I218_1.I55.N1 IBANKDRV.BA_P2_L[1] VSS VPW
+  nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I218_1.I55.MXNOE IBANKDRV.NBA_P2_L[1] NCLKGWEN_L
+  IBANKDRV.I218_1.I55.N1 VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I218_1.I55.MXPA1 IBANKDRV.I218_1.I55.P1 IBANKDRV.BA_P2_L[1] VDDPE
+  VNWP pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I218_1.I55.MXPOEN IBANKDRV.NBA_P2_L[1] CLKGWEN_L
+  IBANKDRV.I218_1.I55.P1 VNWP pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I256_0.I48.MXNOE IBANKDRV.NET024[1] NCLKGWEN_L NBA1 VPW nfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MIBANKDRV.I256_0.I48.MXPOEN IBANKDRV.NET024[1] CLKGWEN_L NBA1 VNWP pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MIBANKDRV.I256_0.I50.MXNA1 IBANKDRV.NET002[0] IBANKDRV.NET024[1] VSS VPW nfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MIBANKDRV.I256_0.I50.MXPA1 IBANKDRV.NET002[0] IBANKDRV.NET024[1] VDDPE VNWP
+  pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I256_0.I55.MXNA1 IBANKDRV.I256_0.I55.N1 IBANKDRV.NET002[0] VSS VPW
+  nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I256_0.I55.MXNOE IBANKDRV.NET024[1] CLKGWEN_L IBANKDRV.I256_0.I55.N1
+  VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I256_0.I55.MXPA1 IBANKDRV.I256_0.I55.P1 IBANKDRV.NET002[0] VDDPE
+  VNWP pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I256_0.I55.MXPOEN IBANKDRV.NET024[1] NCLKGWEN_L
+  IBANKDRV.I256_0.I55.P1 VNWP pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I256_1.I48.MXNOE IBANKDRV.NET024[0] NCLKGWEN_L NBA2 VPW nfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MIBANKDRV.I256_1.I48.MXPOEN IBANKDRV.NET024[0] CLKGWEN_L NBA2 VNWP pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MIBANKDRV.I256_1.I50.MXNA1 IBANKDRV.NET002[1] IBANKDRV.NET024[0] VSS VPW nfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MIBANKDRV.I256_1.I50.MXPA1 IBANKDRV.NET002[1] IBANKDRV.NET024[0] VDDPE VNWP
+  pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I256_1.I55.MXNA1 IBANKDRV.I256_1.I55.N1 IBANKDRV.NET002[1] VSS VPW
+  nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I256_1.I55.MXNOE IBANKDRV.NET024[0] CLKGWEN_L IBANKDRV.I256_1.I55.N1
+  VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I256_1.I55.MXPA1 IBANKDRV.I256_1.I55.P1 IBANKDRV.NET002[1] VDDPE
+  VNWP pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I256_1.I55.MXPOEN IBANKDRV.NET024[0] NCLKGWEN_L
+  IBANKDRV.I256_1.I55.P1 VNWP pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I258.MXNA1 IBANKDRV.NET037 NBA1 IBANKDRV.I258.N1 VPW nfet L=0.016U
+  NF=3 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MIBANKDRV.I258.MXNA2 IBANKDRV.I258.N1 NBA2 VSS VPW nfet L=0.016U NF=3 NFIN=8
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I258.MXPA1 IBANKDRV.NET037 NBA1 VDDPE VNWP pfet L=0.016U NF=3 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I258.MXPA2 IBANKDRV.NET037 NBA2 VDDPE VNWP pfet L=0.016U NF=3 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I259.MXNA1 IBANKDRV.NET075 IBA1 IBANKDRV.I259.N1 VPW nfet L=0.016U
+  NF=3 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MIBANKDRV.I259.MXNA2 IBANKDRV.I259.N1 NBA2 VSS VPW nfet L=0.016U NF=3 NFIN=8
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I259.MXPA1 IBANKDRV.NET075 IBA1 VDDPE VNWP pfet L=0.016U NF=3 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I259.MXPA2 IBANKDRV.NET075 NBA2 VDDPE VNWP pfet L=0.016U NF=3 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I260.MXNA1 IBANKDRV.NET070 NBA1 IBANKDRV.I260.N1 VPW nfet L=0.016U
+  NF=3 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MIBANKDRV.I260.MXNA2 IBANKDRV.I260.N1 IBA2 VSS VPW nfet L=0.016U NF=3 NFIN=8
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I260.MXPA1 IBANKDRV.NET070 NBA1 VDDPE VNWP pfet L=0.016U NF=3 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I260.MXPA2 IBANKDRV.NET070 IBA2 VDDPE VNWP pfet L=0.016U NF=3 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I261.MXNA1 IBANKDRV.NET016 IBA1 IBANKDRV.I261.N1 VPW nfet L=0.016U
+  NF=3 NFIN=8 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MIBANKDRV.I261.MXNA2 IBANKDRV.I261.N1 IBA2 VSS VPW nfet L=0.016U NF=3 NFIN=8
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I261.MXPA1 IBANKDRV.NET016 IBA1 VDDPE VNWP pfet L=0.016U NF=3 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I261.MXPA2 IBANKDRV.NET016 IBA2 VDDPE VNWP pfet L=0.016U NF=3 NFIN=4
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MIBANKDRV.I2_0.MXNA1 IBANKDRV.NBA2[0] IBANKDRV.NET001[0] VSS VPW nfet L=0.016U
+  NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MIBANKDRV.I2_0.MXPA1 IBANKDRV.NBA2[0] IBANKDRV.NET001[0] VDDPE VNWP pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MIBANKDRV.I2_1.MXNA1 IBANKDRV.NBA2[1] IBANKDRV.NET001[1] VSS VPW nfet L=0.016U
+  NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MIBANKDRV.I2_1.MXPA1 IBANKDRV.NBA2[1] IBANKDRV.NET001[1] VDDPE VNWP pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MIBANKDRV.I3_0.MXNA1 IBANKDRV.NBA1[0] IBANKDRV.NET002[0] VSS VPW nfet L=0.016U
+  NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MIBANKDRV.I3_0.MXPA1 IBANKDRV.NBA1[0] IBANKDRV.NET002[0] VDDPE VNWP pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MIBANKDRV.I3_1.MXNA1 IBANKDRV.NBA1[1] IBANKDRV.NET002[1] VSS VPW nfet L=0.016U
+  NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MIBANKDRV.I3_1.MXPA1 IBANKDRV.NBA1[1] IBANKDRV.NET002[1] VDDPE VNWP pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MIBANKDRV.I4.MXNA1 BANKSEL[1] IBANKDRV.NET075 VSS VPW nfet L=0.016U NF=5
+  NFIN=10 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MIBANKDRV.I4.MXPA1 BANKSEL[1] IBANKDRV.NET075 VDDPE VNWP pfet L=0.016U NF=4
+  NFIN=13 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MIBANKDRV.I5.MXNA1 BANKSEL[2] IBANKDRV.NET070 VSS VPW nfet L=0.016U NF=5
+  NFIN=10 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MIBANKDRV.I5.MXPA1 BANKSEL[2] IBANKDRV.NET070 VDDPE VNWP pfet L=0.016U NF=4
+  NFIN=13 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MIBANKDRV.I6.MXNA1 BANKSEL[3] IBANKDRV.NET016 VSS VPW nfet L=0.016U NF=5
+  NFIN=10 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MIBANKDRV.I6.MXPA1 BANKSEL[3] IBANKDRV.NET016 VDDPE VNWP pfet L=0.016U NF=4
+  NFIN=13 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MIBANKDRV.I87.MXNA1 BANKSEL[0] IBANKDRV.NET037 VSS VPW nfet L=0.016U NF=5
+  NFIN=10 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MIBANKDRV.I87.MXPA1 BANKSEL[0] IBANKDRV.NET037 VDDPE VNWP pfet L=0.016U NF=4
+  NFIN=13 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MIBANKDRV.MXP0_0 VDDPE IBANKDRV.NBA_P2_R[0] IBANKDRV.BA_P2_R[0] VNWP pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MIBANKDRV.MXP0_1 VDDPE IBANKDRV.NBA_P2_R[1] IBANKDRV.BA_P2_R[1] VNWP pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MIBANKDRV.MXP1_0 VDDPE IBANKDRV.NBA_P2_L[0] IBANKDRV.BA_P2_L[0] VNWP pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MIBANKDRV.MXP1_1 VDDPE IBANKDRV.NBA_P2_L[1] IBANKDRV.BA_P2_L[1] VNWP pfet
+  L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICKDRV_CLK_0.I1.MXNA1 ICKDRV_CLK_0.NLATCHDFT ICKDRV_CLK_0.DFT_WRTHRU_LRE
+  ICKDRV_CLK_0.I1.NET39 VPW nfet L=0.014U NF=1 NFIN=6 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICKDRV_CLK_0.I1.MXNA2 ICKDRV_CLK_0.NLATCHDFT ICKDRV_CLK_0.NWR_LREN
+  ICKDRV_CLK_0.I1.NET39 VPW nfet L=0.014U NF=1 NFIN=6 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICKDRV_CLK_0.I1.MXNB1 ICKDRV_CLK_0.I1.NET39 CEDFT VSS VPW nfet L=0.014U NF=1
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICKDRV_CLK_0.I1.MXPA1 ICKDRV_CLK_0.NLATCHDFT ICKDRV_CLK_0.DFT_WRTHRU_LRE
+  ICKDRV_CLK_0.I1.P1 VNWP pfet L=0.014U NF=1 NFIN=5 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICKDRV_CLK_0.I1.MXPA2 ICKDRV_CLK_0.I1.P1 ICKDRV_CLK_0.NWR_LREN VDDPE VNWP
+  pfet L=0.014U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICKDRV_CLK_0.I1.MXPB1 ICKDRV_CLK_0.NLATCHDFT CEDFT VDDPE VNWP pfet L=0.014U
+  NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICKDRV_CLK_0.I11.MXNA1 ICKDRV_CLK_0.NWR_LREN NGWEN VSS VPW nfet L=0.016U NF=1
+  NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICKDRV_CLK_0.I11.MXNA2 ICKDRV_CLK_0.NWR_LREN LREN[0] VSS VPW nfet L=0.016U
+  NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICKDRV_CLK_0.I11.MXPA1 ICKDRV_CLK_0.NWR_LREN NGWEN ICKDRV_CLK_0.I11.P1 VNWP
+  pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICKDRV_CLK_0.I11.MXPA2 ICKDRV_CLK_0.I11.P1 LREN[0] VDDPE VNWP pfet L=0.016U
+  NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICKDRV_CLK_0.I12.MXNA1 ICKDRV_CLK_0.NET08 ICKDRV_CLK_0.NET021 VSS VPW nfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICKDRV_CLK_0.I12.MXNA2 ICKDRV_CLK_0.NET08 DFTRAMBYP VSS VPW nfet L=0.016U
+  NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICKDRV_CLK_0.I12.MXPA1 ICKDRV_CLK_0.NET08 ICKDRV_CLK_0.NET021
+  ICKDRV_CLK_0.I12.P1 VNWP pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICKDRV_CLK_0.I12.MXPA2 ICKDRV_CLK_0.I12.P1 DFTRAMBYP VDDPE VNWP pfet L=0.016U
+  NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICKDRV_CLK_0.I13.MXNA1 ICKDRV_CLK_0.DFT_WRTHRU_LRE LREN[0] VSS VPW nfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICKDRV_CLK_0.I13.MXNA2 ICKDRV_CLK_0.DFT_WRTHRU_LRE ICKDRV_CLK_0.NET08 VSS VPW
+  nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICKDRV_CLK_0.I13.MXPA1 ICKDRV_CLK_0.DFT_WRTHRU_LRE LREN[0]
+  ICKDRV_CLK_0.I13.P1 VNWP pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICKDRV_CLK_0.I13.MXPA2 ICKDRV_CLK_0.I13.P1 ICKDRV_CLK_0.NET08 VDDPE VNWP pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICKDRV_CLK_0.I2.MXNA1 CLKGWEN_L ICKDRV_CLK_0.NET019 VSS VPW nfet L=0.016U
+  NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICKDRV_CLK_0.I2.MXPA1 CLKGWEN_L ICKDRV_CLK_0.NET019 VDDPE VNWP pfet L=0.016U
+  NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICKDRV_CLK_0.I4.MXNA1 ICKDRV_CLK_0.NET021 NWR_THRU VSS VPW nfet L=0.016U NF=1
+  NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICKDRV_CLK_0.I4.MXPA1 ICKDRV_CLK_0.NET021 NWR_THRU VDDPE VNWP pfet L=0.016U
+  NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICKDRV_CLK_0.I77_10.I48.MXNOE ICKDRV_CLK_0.NET022 NICLK_INT
+  ICKDRV_CLK_0.NLATCHDFT VPW nfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICKDRV_CLK_0.I77_10.I48.MXPOEN ICKDRV_CLK_0.NET022 ICLK_INT
+  ICKDRV_CLK_0.NLATCHDFT VNWP pfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICKDRV_CLK_0.I77_10.I50.MXNA1 ICKDRV_CLK_0.LATCHDFT ICKDRV_CLK_0.NET022 VSS
+  VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICKDRV_CLK_0.I77_10.I50.MXPA1 ICKDRV_CLK_0.LATCHDFT ICKDRV_CLK_0.NET022 VDDPE
+  VNWP pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICKDRV_CLK_0.I77_10.I55.MXNA1 ICKDRV_CLK_0.I77_10.I55.N1
+  ICKDRV_CLK_0.LATCHDFT VSS VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICKDRV_CLK_0.I77_10.I55.MXNOE ICKDRV_CLK_0.NET022 ICLK_INT
+  ICKDRV_CLK_0.I77_10.I55.N1 VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICKDRV_CLK_0.I77_10.I55.MXPA1 ICKDRV_CLK_0.I77_10.I55.P1
+  ICKDRV_CLK_0.LATCHDFT VDDPE VNWP pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICKDRV_CLK_0.I77_10.I55.MXPOEN ICKDRV_CLK_0.NET022 NICLK_INT
+  ICKDRV_CLK_0.I77_10.I55.P1 VNWP pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICKDRV_CLK_0.I84.MXNA1 ICKDRV_CLK_0.NET019 ICKDRV_CLK_0.LATCHDFT
+  ICKDRV_CLK_0.I84.N1 VPW nfet L=0.016U NF=1 NFIN=6 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICKDRV_CLK_0.I84.MXNA2 ICKDRV_CLK_0.I84.N1 ICLK VSS VPW nfet L=0.016U NF=1
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICKDRV_CLK_0.I84.MXPA1 ICKDRV_CLK_0.NET019 ICKDRV_CLK_0.LATCHDFT VDDPE VNWP
+  pfet L=0.016U NF=1 NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICKDRV_CLK_0.I84.MXPA2 ICKDRV_CLK_0.NET019 ICLK VDDPE VNWP pfet L=0.016U NF=1
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICKDRV_CLK_0.I85.MXNA1 NCLKGWEN_L CLKGWEN_L VSS VPW nfet L=0.016U NF=2 NFIN=5
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICKDRV_CLK_0.I85.MXPA1 NCLKGWEN_L CLKGWEN_L VDDPE VNWP pfet L=0.016U NF=2
+  NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICKDRV_CLK_1.I1.MXNA1 ICKDRV_CLK_1.NLATCHDFT ICKDRV_CLK_1.DFT_WRTHRU_LRE
+  ICKDRV_CLK_1.I1.NET39 VPW nfet L=0.014U NF=1 NFIN=6 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICKDRV_CLK_1.I1.MXNA2 ICKDRV_CLK_1.NLATCHDFT ICKDRV_CLK_1.NWR_LREN
+  ICKDRV_CLK_1.I1.NET39 VPW nfet L=0.014U NF=1 NFIN=6 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICKDRV_CLK_1.I1.MXNB1 ICKDRV_CLK_1.I1.NET39 CEDFT VSS VPW nfet L=0.014U NF=1
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICKDRV_CLK_1.I1.MXPA1 ICKDRV_CLK_1.NLATCHDFT ICKDRV_CLK_1.DFT_WRTHRU_LRE
+  ICKDRV_CLK_1.I1.P1 VNWP pfet L=0.014U NF=1 NFIN=5 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICKDRV_CLK_1.I1.MXPA2 ICKDRV_CLK_1.I1.P1 ICKDRV_CLK_1.NWR_LREN VDDPE VNWP
+  pfet L=0.014U NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICKDRV_CLK_1.I1.MXPB1 ICKDRV_CLK_1.NLATCHDFT CEDFT VDDPE VNWP pfet L=0.014U
+  NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICKDRV_CLK_1.I11.MXNA1 ICKDRV_CLK_1.NWR_LREN NGWEN VSS VPW nfet L=0.016U NF=1
+  NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICKDRV_CLK_1.I11.MXNA2 ICKDRV_CLK_1.NWR_LREN LREN[1] VSS VPW nfet L=0.016U
+  NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICKDRV_CLK_1.I11.MXPA1 ICKDRV_CLK_1.NWR_LREN NGWEN ICKDRV_CLK_1.I11.P1 VNWP
+  pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICKDRV_CLK_1.I11.MXPA2 ICKDRV_CLK_1.I11.P1 LREN[1] VDDPE VNWP pfet L=0.016U
+  NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICKDRV_CLK_1.I12.MXNA1 ICKDRV_CLK_1.NET08 ICKDRV_CLK_1.NET021 VSS VPW nfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICKDRV_CLK_1.I12.MXNA2 ICKDRV_CLK_1.NET08 DFTRAMBYP VSS VPW nfet L=0.016U
+  NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICKDRV_CLK_1.I12.MXPA1 ICKDRV_CLK_1.NET08 ICKDRV_CLK_1.NET021
+  ICKDRV_CLK_1.I12.P1 VNWP pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICKDRV_CLK_1.I12.MXPA2 ICKDRV_CLK_1.I12.P1 DFTRAMBYP VDDPE VNWP pfet L=0.016U
+  NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICKDRV_CLK_1.I13.MXNA1 ICKDRV_CLK_1.DFT_WRTHRU_LRE LREN[1] VSS VPW nfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICKDRV_CLK_1.I13.MXNA2 ICKDRV_CLK_1.DFT_WRTHRU_LRE ICKDRV_CLK_1.NET08 VSS VPW
+  nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICKDRV_CLK_1.I13.MXPA1 ICKDRV_CLK_1.DFT_WRTHRU_LRE LREN[1]
+  ICKDRV_CLK_1.I13.P1 VNWP pfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICKDRV_CLK_1.I13.MXPA2 ICKDRV_CLK_1.I13.P1 ICKDRV_CLK_1.NET08 VDDPE VNWP pfet
+  L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U
+  NGCON=1 PLORIENT=0
MICKDRV_CLK_1.I2.MXNA1 CLKGWEN_R ICKDRV_CLK_1.NET019 VSS VPW nfet L=0.016U
+  NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICKDRV_CLK_1.I2.MXPA1 CLKGWEN_R ICKDRV_CLK_1.NET019 VDDPE VNWP pfet L=0.016U
+  NF=1 NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICKDRV_CLK_1.I4.MXNA1 ICKDRV_CLK_1.NET021 NWR_THRU VSS VPW nfet L=0.016U NF=1
+  NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICKDRV_CLK_1.I4.MXPA1 ICKDRV_CLK_1.NET021 NWR_THRU VDDPE VNWP pfet L=0.016U
+  NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICKDRV_CLK_1.I77_10.I48.MXNOE ICKDRV_CLK_1.NET022 NICLK_INT
+  ICKDRV_CLK_1.NLATCHDFT VPW nfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICKDRV_CLK_1.I77_10.I48.MXPOEN ICKDRV_CLK_1.NET022 ICLK_INT
+  ICKDRV_CLK_1.NLATCHDFT VNWP pfet L=0.016U NF=1 NFIN=5 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICKDRV_CLK_1.I77_10.I50.MXNA1 ICKDRV_CLK_1.LATCHDFT ICKDRV_CLK_1.NET022 VSS
+  VPW nfet L=0.016U NF=1 NFIN=3 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICKDRV_CLK_1.I77_10.I50.MXPA1 ICKDRV_CLK_1.LATCHDFT ICKDRV_CLK_1.NET022 VDDPE
+  VNWP pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICKDRV_CLK_1.I77_10.I55.MXNA1 ICKDRV_CLK_1.I77_10.I55.N1
+  ICKDRV_CLK_1.LATCHDFT VSS VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICKDRV_CLK_1.I77_10.I55.MXNOE ICKDRV_CLK_1.NET022 ICLK_INT
+  ICKDRV_CLK_1.I77_10.I55.N1 VPW nfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICKDRV_CLK_1.I77_10.I55.MXPA1 ICKDRV_CLK_1.I77_10.I55.P1
+  ICKDRV_CLK_1.LATCHDFT VDDPE VNWP pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICKDRV_CLK_1.I77_10.I55.MXPOEN ICKDRV_CLK_1.NET022 NICLK_INT
+  ICKDRV_CLK_1.I77_10.I55.P1 VNWP pfet L=0.016U NF=1 NFIN=2 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICKDRV_CLK_1.I84.MXNA1 ICKDRV_CLK_1.NET019 ICKDRV_CLK_1.LATCHDFT
+  ICKDRV_CLK_1.I84.N1 VPW nfet L=0.016U NF=1 NFIN=6 PTWELL=0 P_LA=0
+  CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICKDRV_CLK_1.I84.MXNA2 ICKDRV_CLK_1.I84.N1 ICLK VSS VPW nfet L=0.016U NF=1
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICKDRV_CLK_1.I84.MXPA1 ICKDRV_CLK_1.NET019 ICKDRV_CLK_1.LATCHDFT VDDPE VNWP
+  pfet L=0.016U NF=1 NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U
+  TFIN=0.014U NGCON=1 PLORIENT=0
MICKDRV_CLK_1.I84.MXPA2 ICKDRV_CLK_1.NET019 ICLK VDDPE VNWP pfet L=0.016U NF=1
+  NFIN=6 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
MICKDRV_CLK_1.I85.MXNA1 NCLKGWEN_R CLKGWEN_R VSS VPW nfet L=0.016U NF=2 NFIN=5
+  PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1 PLORIENT=0
MICKDRV_CLK_1.I85.MXPA1 NCLKGWEN_R CLKGWEN_R VDDPE VNWP pfet L=0.016U NF=2
+  NFIN=5 PTWELL=0 P_LA=0 CPP=0.078U FPITCH=0.048U TFIN=0.014U NGCON=1
+  PLORIENT=0
.ENDS gf12lp_1rw_lg12_w32_bitCKDRV_MB
****
.SUBCKT gf12lp_1rw_lg12_w32_bitBOTDRIVERROW_0 ACTP BA0 BA0_OUT BA1 BA2
+  BANKSEL[0] BANKSEL[1] BANKSEL[2] BANKSEL[3] BAY0 BAY1 BAY2 BL_TERM[0]_0
+  BL_TERM[0]_1 BL_TERM[0]_2 BL_TERM[0]_3 BL_TERM[0]_4 BL_TERM[0]_5
+  BL_TERM[0]_6 BL_TERM[0]_7 BL_TERM[0]_8 BL_TERM[0]_9 BL_TERM[0]_10
+  BL_TERM[0]_11 BL_TERM[0]_12 BL_TERM[0]_13 BL_TERM[0]_14 BL_TERM[0]_15
+  BL_TERM[0]_16 BL_TERM[0]_17 BL_TERM[0]_18 BL_TERM[0]_19 BL_TERM[0]_20
+  BL_TERM[0]_21 BL_TERM[0]_22 BL_TERM[0]_23 BL_TERM[0]_24 BL_TERM[0]_25
+  BL_TERM[0]_26 BL_TERM[0]_27 BL_TERM[0]_28 BL_TERM[0]_29 BL_TERM[0]_30
+  BL_TERM[0]_31 BL_TERM[1]_0 BL_TERM[1]_1 BL_TERM[1]_2 BL_TERM[1]_3
+  BL_TERM[1]_4 BL_TERM[1]_5 BL_TERM[1]_6 BL_TERM[1]_7 BL_TERM[1]_8
+  BL_TERM[1]_9 BL_TERM[1]_10 BL_TERM[1]_11 BL_TERM[1]_12 BL_TERM[1]_13
+  BL_TERM[1]_14 BL_TERM[1]_15 BL_TERM[1]_16 BL_TERM[1]_17 BL_TERM[1]_18
+  BL_TERM[1]_19 BL_TERM[1]_20 BL_TERM[1]_21 BL_TERM[1]_22 BL_TERM[1]_23
+  BL_TERM[1]_24 BL_TERM[1]_25 BL_TERM[1]_26 BL_TERM[1]_27 BL_TERM[1]_28
+  BL_TERM[1]_29 BL_TERM[1]_30 BL_TERM[1]_31 BL_TERM[2]_0 BL_TERM[2]_1
+  BL_TERM[2]_2 BL_TERM[2]_3 BL_TERM[2]_4 BL_TERM[2]_5 BL_TERM[2]_6
+  BL_TERM[2]_7 BL_TERM[2]_8 BL_TERM[2]_9 BL_TERM[2]_10 BL_TERM[2]_11
+  BL_TERM[2]_12 BL_TERM[2]_13 BL_TERM[2]_14 BL_TERM[2]_15 BL_TERM[2]_16
+  BL_TERM[2]_17 BL_TERM[2]_18 BL_TERM[2]_19 BL_TERM[2]_20 BL_TERM[2]_21
+  BL_TERM[2]_22 BL_TERM[2]_23 BL_TERM[2]_24 BL_TERM[2]_25 BL_TERM[2]_26
+  BL_TERM[2]_27 BL_TERM[2]_28 BL_TERM[2]_29 BL_TERM[2]_30 BL_TERM[2]_31
+  BL_TERM[3]_0 BL_TERM[3]_1 BL_TERM[3]_2 BL_TERM[3]_3 BL_TERM[3]_4
+  BL_TERM[3]_5 BL_TERM[3]_6 BL_TERM[3]_7 BL_TERM[3]_8 BL_TERM[3]_9
+  BL_TERM[3]_10 BL_TERM[3]_11 BL_TERM[3]_12 BL_TERM[3]_13 BL_TERM[3]_14
+  BL_TERM[3]_15 BL_TERM[3]_16 BL_TERM[3]_17 BL_TERM[3]_18 BL_TERM[3]_19
+  BL_TERM[3]_20 BL_TERM[3]_21 BL_TERM[3]_22 BL_TERM[3]_23 BL_TERM[3]_24
+  BL_TERM[3]_25 BL_TERM[3]_26 BL_TERM[3]_27 BL_TERM[3]_28 BL_TERM[3]_29
+  BL_TERM[3]_30 BL_TERM[3]_31 BMEY[0] BMEY[1] CA0 CA0_OUT CA1 CA1_OUT CA2
+  CA2_OUT CA3 CA3_OUT CAY0 CAY1 CAY2 CAY3 CEN CENDFT CENY CLK CLMPOK_TOPBNK_L
+  CLMPOK_TOPBNK_R CRE1 CRE2 DFTRAMBYP D_0 D_1 D_2 D_3 D_4 D_5 D_6 D_7 D_8 D_9
+  D_10 D_11 D_12 D_13 D_14 D_15 D_16 D_17 D_18 D_19 D_20 D_21 D_22 D_23 D_24
+  D_25 D_26 D_27 D_28 D_29 D_30 D_31 D_IN_0 D_IN_1 D_IN_2 D_IN_3 D_IN_4
+  D_IN_5 D_IN_6 D_IN_7 D_IN_8 D_IN_9 D_IN_10 D_IN_11 D_IN_12 D_IN_13 D_IN_14
+  D_IN_15 D_IN_16 D_IN_17 D_IN_18 D_IN_19 D_IN_20 D_IN_21 D_IN_22 D_IN_23
+  D_IN_24 D_IN_25 D_IN_26 D_IN_27 D_IN_28 D_IN_29 D_IN_30 D_IN_31 EMA0
+  EMA0_OUT EMA1 EMA1_OUT EMA2 EMA2_OUT EMAS EMAS_OUT EMAW0 EMAW1 FCA1_0
+  FCA1_1 FCA1_2 FCA1_3 FCA1_4 FCA1_5 FCA1_6 FCA2_0 FCA2_1 FCA2_2 FCA2_3
+  FCA2_4 FCA2_5 FCA2_6 GWEN GWENY GWEN_OUT LOG0 LOG1 LREN0_OUT LREN1_OUT
+  LREN[0] LREN[1] NACTC NBANKSEL0_DUM NBANKSEL3_DUM NBL_TERM[0]_0
+  NBL_TERM[0]_1 NBL_TERM[0]_2 NBL_TERM[0]_3 NBL_TERM[0]_4 NBL_TERM[0]_5
+  NBL_TERM[0]_6 NBL_TERM[0]_7 NBL_TERM[0]_8 NBL_TERM[0]_9 NBL_TERM[0]_10
+  NBL_TERM[0]_11 NBL_TERM[0]_12 NBL_TERM[0]_13 NBL_TERM[0]_14 NBL_TERM[0]_15
+  NBL_TERM[0]_16 NBL_TERM[0]_17 NBL_TERM[0]_18 NBL_TERM[0]_19 NBL_TERM[0]_20
+  NBL_TERM[0]_21 NBL_TERM[0]_22 NBL_TERM[0]_23 NBL_TERM[0]_24 NBL_TERM[0]_25
+  NBL_TERM[0]_26 NBL_TERM[0]_27 NBL_TERM[0]_28 NBL_TERM[0]_29 NBL_TERM[0]_30
+  NBL_TERM[0]_31 NBL_TERM[1]_0 NBL_TERM[1]_1 NBL_TERM[1]_2 NBL_TERM[1]_3
+  NBL_TERM[1]_4 NBL_TERM[1]_5 NBL_TERM[1]_6 NBL_TERM[1]_7 NBL_TERM[1]_8
+  NBL_TERM[1]_9 NBL_TERM[1]_10 NBL_TERM[1]_11 NBL_TERM[1]_12 NBL_TERM[1]_13
+  NBL_TERM[1]_14 NBL_TERM[1]_15 NBL_TERM[1]_16 NBL_TERM[1]_17 NBL_TERM[1]_18
+  NBL_TERM[1]_19 NBL_TERM[1]_20 NBL_TERM[1]_21 NBL_TERM[1]_22 NBL_TERM[1]_23
+  NBL_TERM[1]_24 NBL_TERM[1]_25 NBL_TERM[1]_26 NBL_TERM[1]_27 NBL_TERM[1]_28
+  NBL_TERM[1]_29 NBL_TERM[1]_30 NBL_TERM[1]_31 NBL_TERM[2]_0 NBL_TERM[2]_1
+  NBL_TERM[2]_2 NBL_TERM[2]_3 NBL_TERM[2]_4 NBL_TERM[2]_5 NBL_TERM[2]_6
+  NBL_TERM[2]_7 NBL_TERM[2]_8 NBL_TERM[2]_9 NBL_TERM[2]_10 NBL_TERM[2]_11
+  NBL_TERM[2]_12 NBL_TERM[2]_13 NBL_TERM[2]_14 NBL_TERM[2]_15 NBL_TERM[2]_16
+  NBL_TERM[2]_17 NBL_TERM[2]_18 NBL_TERM[2]_19 NBL_TERM[2]_20 NBL_TERM[2]_21
+  NBL_TERM[2]_22 NBL_TERM[2]_23 NBL_TERM[2]_24 NBL_TERM[2]_25 NBL_TERM[2]_26
+  NBL_TERM[2]_27 NBL_TERM[2]_28 NBL_TERM[2]_29 NBL_TERM[2]_30 NBL_TERM[2]_31
+  NBL_TERM[3]_0 NBL_TERM[3]_1 NBL_TERM[3]_2 NBL_TERM[3]_3 NBL_TERM[3]_4
+  NBL_TERM[3]_5 NBL_TERM[3]_6 NBL_TERM[3]_7 NBL_TERM[3]_8 NBL_TERM[3]_9
+  NBL_TERM[3]_10 NBL_TERM[3]_11 NBL_TERM[3]_12 NBL_TERM[3]_13 NBL_TERM[3]_14
+  NBL_TERM[3]_15 NBL_TERM[3]_16 NBL_TERM[3]_17 NBL_TERM[3]_18 NBL_TERM[3]_19
+  NBL_TERM[3]_20 NBL_TERM[3]_21 NBL_TERM[3]_22 NBL_TERM[3]_23 NBL_TERM[3]_24
+  NBL_TERM[3]_25 NBL_TERM[3]_26 NBL_TERM[3]_27 NBL_TERM[3]_28 NBL_TERM[3]_29
+  NBL_TERM[3]_30 NBL_TERM[3]_31 NCLAMP NCLK_EXT NRETNVT NSE PENSI_DUM
+  PENSO_DUM PEN_DUM PGEN PGEN_POK POK PSI_TERM_0 PSI_TERM_1 PSO0_DUM PSO1_DUM
+  Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10 Q0_11 Q0_12 Q0_13
+  Q0_14 Q0_15 Q0_16 Q0_17 Q0_18 Q0_19 Q0_20 Q0_21 Q0_22 Q0_23 Q0_24 Q0_25
+  Q0_26 Q0_27 Q0_28 Q0_29 Q0_30 Q0_31 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7
+  Q1_8 Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q1_16 Q1_17 Q1_18 Q1_19 Q1_20
+  Q1_21 Q1_22 Q1_23 Q1_24 Q1_25 Q1_26 Q1_27 Q1_28 Q1_29 Q1_30 Q1_31 Q_0 Q_1
+  Q_2 Q_3 Q_4 Q_5 Q_6 Q_7 Q_8 Q_9 Q_10 Q_11 Q_12 Q_13 Q_14 Q_15 Q_16 Q_17
+  Q_18 Q_19 Q_20 Q_21 Q_22 Q_23 Q_24 Q_25 Q_26 Q_27 Q_28 Q_29 Q_30 Q_31 RA0
+  RA0_OUT RA1 RA1_OUT RA2 RA2_OUT RA3 RA3_OUT RA4 RA4_OUT RA5 RA5_OUT RA6
+  RA6_OUT RA7 RA7_OUT RAY0 RAY1 RAY2 RAY3 RAY4 RAY5 RAY6 RAY7 RDT RET1N
+  RET1N_OUT SE SEL_D_DUM SEL_SI_DUM SEL_TD_DUM SI_0 SI_1 SO0 SO1 STOV
+  STOV_OUT TBA0 TBA1 TBA2 TCA0 TCA1 TCA2 TCA3 TCEN TD_TERM_0 TD_TERM_1
+  TD_TERM_2 TD_TERM_3 TD_TERM_4 TD_TERM_5 TD_TERM_6 TD_TERM_7 TD_TERM_8
+  TD_TERM_9 TD_TERM_10 TD_TERM_11 TD_TERM_12 TD_TERM_13 TD_TERM_14 TD_TERM_15
+  TD_TERM_16 TD_TERM_17 TD_TERM_18 TD_TERM_19 TD_TERM_20 TD_TERM_21
+  TD_TERM_22 TD_TERM_23 TD_TERM_24 TD_TERM_25 TD_TERM_26 TD_TERM_27
+  TD_TERM_28 TD_TERM_29 TD_TERM_30 TD_TERM_31 TEN TGWEN TLREN[0] TLREN[1]
+  TPEN_DUM TRA0 TRA1 TRA2 TRA3 TRA4 TRA5 TRA6 TRA7 TWEN_TERM_0 TWEN_TERM_1
+  TWEN_TERM_2 TWEN_TERM_3 TWEN_TERM_4 TWEN_TERM_5 TWEN_TERM_6 TWEN_TERM_7
+  TWEN_TERM_8 TWEN_TERM_9 TWEN_TERM_10 TWEN_TERM_11 TWEN_TERM_12 TWEN_TERM_13
+  TWEN_TERM_14 TWEN_TERM_15 TWEN_TERM_16 TWEN_TERM_17 TWEN_TERM_18
+  TWEN_TERM_19 TWEN_TERM_20 TWEN_TERM_21 TWEN_TERM_22 TWEN_TERM_23
+  TWEN_TERM_24 TWEN_TERM_25 TWEN_TERM_26 TWEN_TERM_27 TWEN_TERM_28
+  TWEN_TERM_29 TWEN_TERM_30 TWEN_TERM_31 VDDCE_0 VDDCE_1 VDDCE_2 VDDCE_3
+  VDDCE_4 VDDCE_5 VDDCE_6 VDDCE_7 VDDCE_8 VDDCE_9 VDDCE_10 VDDCE_11 VDDCE_12
+  VDDCE_13 VDDCE_14 VDDCE_15 VDDCE_16 VDDCE_17 VDDCE_18 VDDCE_19 VDDCE_20
+  VDDCE_21 VDDCE_22 VDDCE_23 VDDCE_24 VDDCE_25 VDDCE_26 VDDCE_27 VDDCE_28
+  VDDCE_29 VDDCE_30 VDDCE_31 VDDCE_32 VDDC_0 VDDC_1 VDDC_2 VDDC_3 VDDC_4
+  VDDC_5 VDDC_6 VDDC_7 VDDC_8 VDDC_9 VDDC_10 VDDC_11 VDDC_12 VDDC_13 VDDC_14
+  VDDC_15 VDDC_16 VDDC_17 VDDC_18 VDDC_19 VDDC_20 VDDC_21 VDDC_22 VDDC_23
+  VDDC_24 VDDC_25 VDDC_26 VDDC_27 VDDC_28 VDDC_29 VDDC_30 VDDC_31 VNWC_0
+  VNWC_1 VNWC_2 VNWC_3 VNWC_4 VNWC_5 VNWC_6 VNWC_7 VNWC_8 VNWC_9 VNWC_10
+  VNWC_11 VNWC_12 VNWC_13 VNWC_14 VNWC_15 VNWC_16 VNWC_17 VNWC_18 VNWC_19
+  VNWC_20 VNWC_21 VNWC_22 VNWC_23 VNWC_24 VNWC_25 VNWC_26 VNWC_27 VNWC_28
+  VNWC_29 VNWC_30 VNWC_31 VNWC_32 VNWC_33 VNWC_34 VNWP VPW WAWL WAWLM0 WAWLM1
+  WENY_TERM_0 WENY_TERM_1 WENY_TERM_2 WENY_TERM_3 WENY_TERM_4 WENY_TERM_5
+  WENY_TERM_6 WENY_TERM_7 WENY_TERM_8 WENY_TERM_9 WENY_TERM_10 WENY_TERM_11
+  WENY_TERM_12 WENY_TERM_13 WENY_TERM_14 WENY_TERM_15 WENY_TERM_16
+  WENY_TERM_17 WENY_TERM_18 WENY_TERM_19 WENY_TERM_20 WENY_TERM_21
+  WENY_TERM_22 WENY_TERM_23 WENY_TERM_24 WENY_TERM_25 WENY_TERM_26
+  WENY_TERM_27 WENY_TERM_28 WENY_TERM_29 WENY_TERM_30 WENY_TERM_31 WEN_0
+  WEN_1 WEN_2 WEN_3 WEN_4 WEN_5 WEN_6 WEN_7 WEN_8 WEN_9 WEN_10 WEN_11 WEN_12
+  WEN_13 WEN_14 WEN_15 WEN_16 WEN_17 WEN_18 WEN_19 WEN_20 WEN_21 WEN_22
+  WEN_23 WEN_24 WEN_25 WEN_26 WEN_27 WEN_28 WEN_29 WEN_30 WEN_31 WEN_IN_0
+  WEN_IN_1 WEN_IN_2 WEN_IN_3 WEN_IN_4 WEN_IN_5 WEN_IN_6 WEN_IN_7 WEN_IN_8
+  WEN_IN_9 WEN_IN_10 WEN_IN_11 WEN_IN_12 WEN_IN_13 WEN_IN_14 WEN_IN_15
+  WEN_IN_16 WEN_IN_17 WEN_IN_18 WEN_IN_19 WEN_IN_20 WEN_IN_21 WEN_IN_22
+  WEN_IN_23 WEN_IN_24 WEN_IN_25 WEN_IN_26 WEN_IN_27 WEN_IN_28 WEN_IN_29
+  WEN_IN_30 WEN_IN_31
** gf12lp_1rw_lg12_w32_bitBOTDRIVERROW_0: 1432 flat devices **
XCENTRE ACTP BA0 BA0_OUT BA1 BA2 BANKSEL[0] BANKSEL[1] BANKSEL[2] BANKSEL[3]
+  BAY0 BAY1 BAY2 BMEY[0] BMEY[1] CA0 CA0_OUT CA1 CA1_OUT CA2 CA2_OUT CA3
+  CA3_OUT CAY0 CAY1 CAY2 CAY3 CEN CENDFT CENY CLK CLMPOK_TOPBNK_L
+  CLMPOK_TOPBNK_R CRE1 CRE2 DFTRAMBYP EMA0 EMA0_OUT EMA1 EMA1_OUT EMA2
+  EMA2_OUT EMAS EMAS_OUT EMAW0 EMAW1 FCA1_0 FCA1_1 FCA1_2 FCA1_3 FCA1_4
+  FCA1_5 FCA1_6 FCA2_0 FCA2_1 FCA2_2 FCA2_3 FCA2_4 FCA2_5 FCA2_6 GWEN GWENY
+  GWEN_OUT LOG0 LOG1 LREN0_OUT LREN1_OUT LREN[0] LREN[1] NACTC LOG0
+  NBANKSEL0_DUM NBANKSEL3_DUM NCLAMP NCLK_EXT NRETNVT NSE LOG1 PENSI_DUM
+  PENSO_DUM PEN_DUM PGEN PGEN_POK POK PSO0_DUM PSO1_DUM QSEL[0] QSEL[1]
+  QSEL[2] QSEL[3] QSEL[0]_6 QSEL[1]_8 QSEL[2]_10 QSEL[3]_12 RA0 RA0_OUT RA1
+  RA1_OUT RA2 RA2_OUT RA3 RA3_OUT RA4 RA4_OUT RA5 RA5_OUT RA6 RA6_OUT RA7
+  RA7_OUT RAY0 RAY1 RAY2 RAY3 RAY4 RAY5 RAY6 RAY7 RDT RET1N RET1N_OUT SE
+  SEL_D_DUM SEL_SI_DUM SEL_TD_DUM SO0 SO1 STOV STOV_OUT TBA0 TBA1 TBA2 TCA0
+  TCA1 TCA2 TCA3 TCEN TEN TGWEN TLREN[0] TLREN[1] TPEN_DUM TRA0 TRA1 TRA2
+  TRA3 TRA4 TRA5 TRA6 TRA7 VDDCE_16 VNWP VNWC_17 VNWP VPW VPW VPW WAWL WAWLM0
+  WAWLM1 POK_CLAMP gf12lp_1rw_lg12_w32_bitCKDRV_MB
XLEFT_COL_1 BL_TERM[0]_1 BL_TERM[1]_1 BL_TERM[2]_1 BL_TERM[3]_1 D_1 D_IN_1
+  INQ_OUT_58 LOG0 LOG0 LOG0 NBL_TERM[0]_1 NBL_TERM[1]_1 NBL_TERM[2]_1
+  NBL_TERM[3]_1 INQ_OUT_58 POK_CLAMP Q_1 Q0_1 Q1_1 VPW VPW QSEL[0] QSEL[1]
+  QSEL[2] QSEL[3] TD_TERM_1 TWEN_TERM_1 VDDC_1 VDDCE_1 VNWP VNWC_2 VNWP VPW
+  VPW VPW WEN_1 WENY_TERM_1 WEN_IN_1 gf12lp_1rw_lg12_w32_bitCOLV4_MB
XLEFT_COL_10 BL_TERM[0]_10 BL_TERM[1]_10 BL_TERM[2]_10 BL_TERM[3]_10 D_10
+  D_IN_10 INQ_OUT_46 LOG0 LOG0 LOG0 NBL_TERM[0]_10 NBL_TERM[1]_10
+  NBL_TERM[2]_10 NBL_TERM[3]_10 INQ_OUT_46 POK_CLAMP Q_10 Q0_10 Q1_10 VPW VPW
+  QSEL[0] QSEL[1] QSEL[2] QSEL[3] TD_TERM_10 TWEN_TERM_10 VDDC_10 VDDCE_10
+  VNWP VNWC_11 VNWP VPW VPW VPW WEN_10 WENY_TERM_10 WEN_IN_10
+  gf12lp_1rw_lg12_w32_bitCOLV4_MB
XLEFT_COL_11 BL_TERM[0]_11 BL_TERM[1]_11 BL_TERM[2]_11 BL_TERM[3]_11 D_11
+  D_IN_11 INQ_OUT_48 LOG0 LOG0 LOG0 NBL_TERM[0]_11 NBL_TERM[1]_11
+  NBL_TERM[2]_11 NBL_TERM[3]_11 INQ_OUT_48 POK_CLAMP Q_11 Q0_11 Q1_11 VPW VPW
+  QSEL[0] QSEL[1] QSEL[2] QSEL[3] TD_TERM_11 TWEN_TERM_11 VDDC_11 VDDCE_11
+  VNWP VNWC_12 VNWP VPW VPW VPW WEN_11 WENY_TERM_11 WEN_IN_11
+  gf12lp_1rw_lg12_w32_bitCOLV4_MB
XLEFT_COL_12 BL_TERM[0]_12 BL_TERM[1]_12 BL_TERM[2]_12 BL_TERM[3]_12 D_12
+  D_IN_12 INQ_OUT_50 LOG0 LOG0 LOG0 NBL_TERM[0]_12 NBL_TERM[1]_12
+  NBL_TERM[2]_12 NBL_TERM[3]_12 INQ_OUT_50 POK_CLAMP Q_12 Q0_12 Q1_12 VPW VPW
+  QSEL[0] QSEL[1] QSEL[2] QSEL[3] TD_TERM_12 TWEN_TERM_12 VDDC_12 VDDCE_12
+  VNWP VNWC_13 VNWP VPW VPW VPW WEN_12 WENY_TERM_12 WEN_IN_12
+  gf12lp_1rw_lg12_w32_bitCOLV4_MB
XLEFT_COL_13 BL_TERM[0]_13 BL_TERM[1]_13 BL_TERM[2]_13 BL_TERM[3]_13 D_13
+  D_IN_13 INQ_OUT_52 LOG0 LOG0 LOG0 NBL_TERM[0]_13 NBL_TERM[1]_13
+  NBL_TERM[2]_13 NBL_TERM[3]_13 INQ_OUT_52 POK_CLAMP Q_13 Q0_13 Q1_13 VPW VPW
+  QSEL[0] QSEL[1] QSEL[2] QSEL[3] TD_TERM_13 TWEN_TERM_13 VDDC_13 VDDCE_13
+  VNWP VNWC_14 VNWP VPW VPW VPW WEN_13 WENY_TERM_13 WEN_IN_13
+  gf12lp_1rw_lg12_w32_bitCOLV4_MB
XLEFT_COL_14 BL_TERM[0]_14 BL_TERM[1]_14 BL_TERM[2]_14 BL_TERM[3]_14 D_14
+  D_IN_14 INQ_OUT_54 LOG0 LOG0 LOG0 NBL_TERM[0]_14 NBL_TERM[1]_14
+  NBL_TERM[2]_14 NBL_TERM[3]_14 INQ_OUT_54 POK_CLAMP Q_14 Q0_14 Q1_14 VPW VPW
+  QSEL[0] QSEL[1] QSEL[2] QSEL[3] TD_TERM_14 TWEN_TERM_14 VDDC_14 VDDCE_14
+  VNWP VNWC_15 VNWP VPW VPW VPW WEN_14 WENY_TERM_14 WEN_IN_14
+  gf12lp_1rw_lg12_w32_bitCOLV4_MB
XLEFT_COL_2 BL_TERM[0]_2 BL_TERM[1]_2 BL_TERM[2]_2 BL_TERM[3]_2 D_2 D_IN_2
+  INQ_OUT_60 LOG0 LOG0 LOG0 NBL_TERM[0]_2 NBL_TERM[1]_2 NBL_TERM[2]_2
+  NBL_TERM[3]_2 INQ_OUT_60 POK_CLAMP Q_2 Q0_2 Q1_2 VPW VPW QSEL[0] QSEL[1]
+  QSEL[2] QSEL[3] TD_TERM_2 TWEN_TERM_2 VDDC_2 VDDCE_2 VNWP VNWC_3 VNWP VPW
+  VPW VPW WEN_2 WENY_TERM_2 WEN_IN_2 gf12lp_1rw_lg12_w32_bitCOLV4_MB
XLEFT_COL_3 BL_TERM[0]_3 BL_TERM[1]_3 BL_TERM[2]_3 BL_TERM[3]_3 D_3 D_IN_3
+  INQ_OUT_64 LOG0 LOG0 LOG0 NBL_TERM[0]_3 NBL_TERM[1]_3 NBL_TERM[2]_3
+  NBL_TERM[3]_3 INQ_OUT_64 POK_CLAMP Q_3 Q0_3 Q1_3 VPW VPW QSEL[0] QSEL[1]
+  QSEL[2] QSEL[3] TD_TERM_3 TWEN_TERM_3 VDDC_3 VDDCE_3 VNWP VNWC_4 VNWP VPW
+  VPW VPW WEN_3 WENY_TERM_3 WEN_IN_3 gf12lp_1rw_lg12_w32_bitCOLV4_MB
XLEFT_COL_4 BL_TERM[0]_4 BL_TERM[1]_4 BL_TERM[2]_4 BL_TERM[3]_4 D_4 D_IN_4
+  INQ_OUT_66 LOG0 LOG0 LOG0 NBL_TERM[0]_4 NBL_TERM[1]_4 NBL_TERM[2]_4
+  NBL_TERM[3]_4 INQ_OUT_66 POK_CLAMP Q_4 Q0_4 Q1_4 VPW VPW QSEL[0] QSEL[1]
+  QSEL[2] QSEL[3] TD_TERM_4 TWEN_TERM_4 VDDC_4 VDDCE_4 VNWP VNWC_5 VNWP VPW
+  VPW VPW WEN_4 WENY_TERM_4 WEN_IN_4 gf12lp_1rw_lg12_w32_bitCOLV4_MB
XLEFT_COL_5 BL_TERM[0]_5 BL_TERM[1]_5 BL_TERM[2]_5 BL_TERM[3]_5 D_5 D_IN_5
+  INQ_OUT_68 LOG0 LOG0 LOG0 NBL_TERM[0]_5 NBL_TERM[1]_5 NBL_TERM[2]_5
+  NBL_TERM[3]_5 INQ_OUT_68 POK_CLAMP Q_5 Q0_5 Q1_5 VPW VPW QSEL[0] QSEL[1]
+  QSEL[2] QSEL[3] TD_TERM_5 TWEN_TERM_5 VDDC_5 VDDCE_5 VNWP VNWC_6 VNWP VPW
+  VPW VPW WEN_5 WENY_TERM_5 WEN_IN_5 gf12lp_1rw_lg12_w32_bitCOLV4_MB
XLEFT_COL_6 BL_TERM[0]_6 BL_TERM[1]_6 BL_TERM[2]_6 BL_TERM[3]_6 D_6 D_IN_6
+  INQ_OUT_70 LOG0 LOG0 LOG0 NBL_TERM[0]_6 NBL_TERM[1]_6 NBL_TERM[2]_6
+  NBL_TERM[3]_6 INQ_OUT_70 POK_CLAMP Q_6 Q0_6 Q1_6 VPW VPW QSEL[0] QSEL[1]
+  QSEL[2] QSEL[3] TD_TERM_6 TWEN_TERM_6 VDDC_6 VDDCE_6 VNWP VNWC_7 VNWP VPW
+  VPW VPW WEN_6 WENY_TERM_6 WEN_IN_6 gf12lp_1rw_lg12_w32_bitCOLV4_MB
XLEFT_COL_7 BL_TERM[0]_7 BL_TERM[1]_7 BL_TERM[2]_7 BL_TERM[3]_7 D_7 D_IN_7
+  INQ_OUT_72 LOG0 LOG0 LOG0 NBL_TERM[0]_7 NBL_TERM[1]_7 NBL_TERM[2]_7
+  NBL_TERM[3]_7 INQ_OUT_72 POK_CLAMP Q_7 Q0_7 Q1_7 VPW VPW QSEL[0] QSEL[1]
+  QSEL[2] QSEL[3] TD_TERM_7 TWEN_TERM_7 VDDC_7 VDDCE_7 VNWP VNWC_8 VNWP VPW
+  VPW VPW WEN_7 WENY_TERM_7 WEN_IN_7 gf12lp_1rw_lg12_w32_bitCOLV4_MB
XLEFT_COL_8 BL_TERM[0]_8 BL_TERM[1]_8 BL_TERM[2]_8 BL_TERM[3]_8 D_8 D_IN_8
+  INQ_OUT_74 LOG0 LOG0 LOG0 NBL_TERM[0]_8 NBL_TERM[1]_8 NBL_TERM[2]_8
+  NBL_TERM[3]_8 INQ_OUT_74 POK_CLAMP Q_8 Q0_8 Q1_8 VPW VPW QSEL[0] QSEL[1]
+  QSEL[2] QSEL[3] TD_TERM_8 TWEN_TERM_8 VDDC_8 VDDCE_8 VNWP VNWC_9 VNWP VPW
+  VPW VPW WEN_8 WENY_TERM_8 WEN_IN_8 gf12lp_1rw_lg12_w32_bitCOLV4_MB
XLEFT_COL_9 BL_TERM[0]_9 BL_TERM[1]_9 BL_TERM[2]_9 BL_TERM[3]_9 D_9 D_IN_9
+  INQ_OUT LOG0 LOG0 LOG0 NBL_TERM[0]_9 NBL_TERM[1]_9 NBL_TERM[2]_9
+  NBL_TERM[3]_9 INQ_OUT POK_CLAMP Q_9 Q0_9 Q1_9 VPW VPW QSEL[0] QSEL[1]
+  QSEL[2] QSEL[3] TD_TERM_9 TWEN_TERM_9 VDDC_9 VDDCE_9 VNWP VNWC_10 VNWP VPW
+  VPW VPW WEN_9 WENY_TERM_9 WEN_IN_9 gf12lp_1rw_lg12_w32_bitCOLV4_MB
XLEFT_COL_L BL_TERM[0]_0 BL_TERM[1]_0 BL_TERM[2]_0 BL_TERM[3]_0 D_0 D_IN_0
+  INQ_OUT_56 LOG0 LOG0 LOG0 NBL_TERM[0]_0 NBL_TERM[1]_0 NBL_TERM[2]_0
+  NBL_TERM[3]_0 INQ_OUT_56 POK_CLAMP Q_0 Q0_0 Q1_0 VPW VPW QSEL[0] QSEL[1]
+  QSEL[2] QSEL[3] TD_TERM_0 TWEN_TERM_0 VDDC_0 VDDCE_0 VNWP VNWC_1 VNWP VPW
+  VPW VPW WEN_0 WENY_TERM_0 WEN_IN_0 gf12lp_1rw_lg12_w32_bitCOLV4_MB
XLEFT_COL_R BL_TERM[0]_15 BL_TERM[1]_15 BL_TERM[2]_15 BL_TERM[3]_15 D_15
+  D_IN_15 INQ_OUT_62 LOG0 LOG0 LOG0 NBL_TERM[0]_15 NBL_TERM[1]_15
+  NBL_TERM[2]_15 NBL_TERM[3]_15 INQ_OUT_62 POK_CLAMP Q_15 Q0_15 Q1_15 VPW VPW
+  QSEL[0] QSEL[1] QSEL[2] QSEL[3] TD_TERM_15 TWEN_TERM_15 VDDC_15 VDDCE_15
+  VNWP VNWC_16 VNWP VPW VPW VPW WEN_15 WENY_TERM_15 WEN_IN_15
+  gf12lp_1rw_lg12_w32_bitCOLV4_MB
XRIGHT_COL_1 BL_TERM[0]_17 BL_TERM[1]_17 BL_TERM[2]_17 BL_TERM[3]_17 D_17
+  D_IN_17 INQ_OUT_16 LOG0 LOG0 LOG0 NBL_TERM[0]_17 NBL_TERM[1]_17
+  NBL_TERM[2]_17 NBL_TERM[3]_17 INQ_OUT_16 POK_CLAMP Q_17 Q0_17 Q1_17 VPW VPW
+  QSEL[0]_6 QSEL[1]_8 QSEL[2]_10 QSEL[3]_12 TD_TERM_17 TWEN_TERM_17 VDDC_17
+  VDDCE_18 VNWP VNWC_19 VNWP VPW VPW VPW WEN_17 WENY_TERM_17 WEN_IN_17
+  gf12lp_1rw_lg12_w32_bitCOLV4_MB
XRIGHT_COL_10 BL_TERM[0]_26 BL_TERM[1]_26 BL_TERM[2]_26 BL_TERM[3]_26 D_26
+  D_IN_26 INQ_OUT_36 LOG0 LOG0 LOG0 NBL_TERM[0]_26 NBL_TERM[1]_26
+  NBL_TERM[2]_26 NBL_TERM[3]_26 INQ_OUT_36 POK_CLAMP Q_26 Q0_26 Q1_26 VPW VPW
+  QSEL[0]_6 QSEL[1]_8 QSEL[2]_10 QSEL[3]_12 TD_TERM_26 TWEN_TERM_26 VDDC_26
+  VDDCE_27 VNWP VNWC_28 VNWP VPW VPW VPW WEN_26 WENY_TERM_26 WEN_IN_26
+  gf12lp_1rw_lg12_w32_bitCOLV4_MB
XRIGHT_COL_11 BL_TERM[0]_27 BL_TERM[1]_27 BL_TERM[2]_27 BL_TERM[3]_27 D_27
+  D_IN_27 INQ_OUT_38 LOG0 LOG0 LOG0 NBL_TERM[0]_27 NBL_TERM[1]_27
+  NBL_TERM[2]_27 NBL_TERM[3]_27 INQ_OUT_38 POK_CLAMP Q_27 Q0_27 Q1_27 VPW VPW
+  QSEL[0]_6 QSEL[1]_8 QSEL[2]_10 QSEL[3]_12 TD_TERM_27 TWEN_TERM_27 VDDC_27
+  VDDCE_28 VNWP VNWC_29 VNWP VPW VPW VPW WEN_27 WENY_TERM_27 WEN_IN_27
+  gf12lp_1rw_lg12_w32_bitCOLV4_MB
XRIGHT_COL_12 BL_TERM[0]_28 BL_TERM[1]_28 BL_TERM[2]_28 BL_TERM[3]_28 D_28
+  D_IN_28 INQ_OUT_40 LOG0 LOG0 LOG0 NBL_TERM[0]_28 NBL_TERM[1]_28
+  NBL_TERM[2]_28 NBL_TERM[3]_28 INQ_OUT_40 POK_CLAMP Q_28 Q0_28 Q1_28 VPW VPW
+  QSEL[0]_6 QSEL[1]_8 QSEL[2]_10 QSEL[3]_12 TD_TERM_28 TWEN_TERM_28 VDDC_28
+  VDDCE_29 VNWP VNWC_30 VNWP VPW VPW VPW WEN_28 WENY_TERM_28 WEN_IN_28
+  gf12lp_1rw_lg12_w32_bitCOLV4_MB
XRIGHT_COL_13 BL_TERM[0]_29 BL_TERM[1]_29 BL_TERM[2]_29 BL_TERM[3]_29 D_29
+  D_IN_29 INQ_OUT_42 LOG0 LOG0 LOG0 NBL_TERM[0]_29 NBL_TERM[1]_29
+  NBL_TERM[2]_29 NBL_TERM[3]_29 INQ_OUT_42 POK_CLAMP Q_29 Q0_29 Q1_29 VPW VPW
+  QSEL[0]_6 QSEL[1]_8 QSEL[2]_10 QSEL[3]_12 TD_TERM_29 TWEN_TERM_29 VDDC_29
+  VDDCE_30 VNWP VNWC_31 VNWP VPW VPW VPW WEN_29 WENY_TERM_29 WEN_IN_29
+  gf12lp_1rw_lg12_w32_bitCOLV4_MB
XRIGHT_COL_14 BL_TERM[0]_30 BL_TERM[1]_30 BL_TERM[2]_30 BL_TERM[3]_30 D_30
+  D_IN_30 INQ_OUT_44 LOG0 LOG0 LOG0 NBL_TERM[0]_30 NBL_TERM[1]_30
+  NBL_TERM[2]_30 NBL_TERM[3]_30 INQ_OUT_44 POK_CLAMP Q_30 Q0_30 Q1_30 VPW VPW
+  QSEL[0]_6 QSEL[1]_8 QSEL[2]_10 QSEL[3]_12 TD_TERM_30 TWEN_TERM_30 VDDC_30
+  VDDCE_31 VNWP VNWC_32 VNWP VPW VPW VPW WEN_30 WENY_TERM_30 WEN_IN_30
+  gf12lp_1rw_lg12_w32_bitCOLV4_MB
XRIGHT_COL_2 BL_TERM[0]_18 BL_TERM[1]_18 BL_TERM[2]_18 BL_TERM[3]_18 D_18
+  D_IN_18 INQ_OUT_18 LOG0 LOG0 LOG0 NBL_TERM[0]_18 NBL_TERM[1]_18
+  NBL_TERM[2]_18 NBL_TERM[3]_18 INQ_OUT_18 POK_CLAMP Q_18 Q0_18 Q1_18 VPW VPW
+  QSEL[0]_6 QSEL[1]_8 QSEL[2]_10 QSEL[3]_12 TD_TERM_18 TWEN_TERM_18 VDDC_18
+  VDDCE_19 VNWP VNWC_20 VNWP VPW VPW VPW WEN_18 WENY_TERM_18 WEN_IN_18
+  gf12lp_1rw_lg12_w32_bitCOLV4_MB
XRIGHT_COL_3 BL_TERM[0]_19 BL_TERM[1]_19 BL_TERM[2]_19 BL_TERM[3]_19 D_19
+  D_IN_19 INQ_OUT_22 LOG0 LOG0 LOG0 NBL_TERM[0]_19 NBL_TERM[1]_19
+  NBL_TERM[2]_19 NBL_TERM[3]_19 INQ_OUT_22 POK_CLAMP Q_19 Q0_19 Q1_19 VPW VPW
+  QSEL[0]_6 QSEL[1]_8 QSEL[2]_10 QSEL[3]_12 TD_TERM_19 TWEN_TERM_19 VDDC_19
+  VDDCE_20 VNWP VNWC_21 VNWP VPW VPW VPW WEN_19 WENY_TERM_19 WEN_IN_19
+  gf12lp_1rw_lg12_w32_bitCOLV4_MB
XRIGHT_COL_4 BL_TERM[0]_20 BL_TERM[1]_20 BL_TERM[2]_20 BL_TERM[3]_20 D_20
+  D_IN_20 INQ_OUT_24 LOG0 LOG0 LOG0 NBL_TERM[0]_20 NBL_TERM[1]_20
+  NBL_TERM[2]_20 NBL_TERM[3]_20 INQ_OUT_24 POK_CLAMP Q_20 Q0_20 Q1_20 VPW VPW
+  QSEL[0]_6 QSEL[1]_8 QSEL[2]_10 QSEL[3]_12 TD_TERM_20 TWEN_TERM_20 VDDC_20
+  VDDCE_21 VNWP VNWC_22 VNWP VPW VPW VPW WEN_20 WENY_TERM_20 WEN_IN_20
+  gf12lp_1rw_lg12_w32_bitCOLV4_MB
XRIGHT_COL_5 BL_TERM[0]_21 BL_TERM[1]_21 BL_TERM[2]_21 BL_TERM[3]_21 D_21
+  D_IN_21 INQ_OUT_26 LOG0 LOG0 LOG0 NBL_TERM[0]_21 NBL_TERM[1]_21
+  NBL_TERM[2]_21 NBL_TERM[3]_21 INQ_OUT_26 POK_CLAMP Q_21 Q0_21 Q1_21 VPW VPW
+  QSEL[0]_6 QSEL[1]_8 QSEL[2]_10 QSEL[3]_12 TD_TERM_21 TWEN_TERM_21 VDDC_21
+  VDDCE_22 VNWP VNWC_23 VNWP VPW VPW VPW WEN_21 WENY_TERM_21 WEN_IN_21
+  gf12lp_1rw_lg12_w32_bitCOLV4_MB
XRIGHT_COL_6 BL_TERM[0]_22 BL_TERM[1]_22 BL_TERM[2]_22 BL_TERM[3]_22 D_22
+  D_IN_22 INQ_OUT_28 LOG0 LOG0 LOG0 NBL_TERM[0]_22 NBL_TERM[1]_22
+  NBL_TERM[2]_22 NBL_TERM[3]_22 INQ_OUT_28 POK_CLAMP Q_22 Q0_22 Q1_22 VPW VPW
+  QSEL[0]_6 QSEL[1]_8 QSEL[2]_10 QSEL[3]_12 TD_TERM_22 TWEN_TERM_22 VDDC_22
+  VDDCE_23 VNWP VNWC_24 VNWP VPW VPW VPW WEN_22 WENY_TERM_22 WEN_IN_22
+  gf12lp_1rw_lg12_w32_bitCOLV4_MB
XRIGHT_COL_7 BL_TERM[0]_23 BL_TERM[1]_23 BL_TERM[2]_23 BL_TERM[3]_23 D_23
+  D_IN_23 INQ_OUT_30 LOG0 LOG0 LOG0 NBL_TERM[0]_23 NBL_TERM[1]_23
+  NBL_TERM[2]_23 NBL_TERM[3]_23 INQ_OUT_30 POK_CLAMP Q_23 Q0_23 Q1_23 VPW VPW
+  QSEL[0]_6 QSEL[1]_8 QSEL[2]_10 QSEL[3]_12 TD_TERM_23 TWEN_TERM_23 VDDC_23
+  VDDCE_24 VNWP VNWC_25 VNWP VPW VPW VPW WEN_23 WENY_TERM_23 WEN_IN_23
+  gf12lp_1rw_lg12_w32_bitCOLV4_MB
XRIGHT_COL_8 BL_TERM[0]_24 BL_TERM[1]_24 BL_TERM[2]_24 BL_TERM[3]_24 D_24
+  D_IN_24 INQ_OUT_32 LOG0 LOG0 LOG0 NBL_TERM[0]_24 NBL_TERM[1]_24
+  NBL_TERM[2]_24 NBL_TERM[3]_24 INQ_OUT_32 POK_CLAMP Q_24 Q0_24 Q1_24 VPW VPW
+  QSEL[0]_6 QSEL[1]_8 QSEL[2]_10 QSEL[3]_12 TD_TERM_24 TWEN_TERM_24 VDDC_24
+  VDDCE_25 VNWP VNWC_26 VNWP VPW VPW VPW WEN_24 WENY_TERM_24 WEN_IN_24
+  gf12lp_1rw_lg12_w32_bitCOLV4_MB
XRIGHT_COL_9 BL_TERM[0]_25 BL_TERM[1]_25 BL_TERM[2]_25 BL_TERM[3]_25 D_25
+  D_IN_25 INQ_OUT_34 LOG0 LOG0 LOG0 NBL_TERM[0]_25 NBL_TERM[1]_25
+  NBL_TERM[2]_25 NBL_TERM[3]_25 INQ_OUT_34 POK_CLAMP Q_25 Q0_25 Q1_25 VPW VPW
+  QSEL[0]_6 QSEL[1]_8 QSEL[2]_10 QSEL[3]_12 TD_TERM_25 TWEN_TERM_25 VDDC_25
+  VDDCE_26 VNWP VNWC_27 VNWP VPW VPW VPW WEN_25 WENY_TERM_25 WEN_IN_25
+  gf12lp_1rw_lg12_w32_bitCOLV4_MB
XRIGHT_COL_L BL_TERM[0]_16 BL_TERM[1]_16 BL_TERM[2]_16 BL_TERM[3]_16 D_16
+  D_IN_16 INQ_OUT_14 LOG0 LOG0 LOG0 NBL_TERM[0]_16 NBL_TERM[1]_16
+  NBL_TERM[2]_16 NBL_TERM[3]_16 INQ_OUT_14 POK_CLAMP Q_16 Q0_16 Q1_16 VPW VPW
+  QSEL[0]_6 QSEL[1]_8 QSEL[2]_10 QSEL[3]_12 TD_TERM_16 TWEN_TERM_16 VDDC_16
+  VDDCE_17 VNWP VNWC_18 VNWP VPW VPW VPW WEN_16 WENY_TERM_16 WEN_IN_16
+  gf12lp_1rw_lg12_w32_bitCOLV4_MB
XRIGHT_COL_R BL_TERM[0]_31 BL_TERM[1]_31 BL_TERM[2]_31 BL_TERM[3]_31 D_31
+  D_IN_31 INQ_OUT_20 LOG0 LOG0 LOG0 NBL_TERM[0]_31 NBL_TERM[1]_31
+  NBL_TERM[2]_31 NBL_TERM[3]_31 INQ_OUT_20 POK_CLAMP Q_31 Q0_31 Q1_31 VPW VPW
+  QSEL[0]_6 QSEL[1]_8 QSEL[2]_10 QSEL[3]_12 TD_TERM_31 TWEN_TERM_31 VDDC_31
+  VDDCE_32 VNWP VNWC_33 VNWP VPW VPW VPW WEN_31 WENY_TERM_31 WEN_IN_31
+  gf12lp_1rw_lg12_w32_bitCOLV4_MB
.ENDS gf12lp_1rw_lg12_w32_bitBOTDRIVERROW_0
****
.SUBCKT gf12lp_1rw_lg12_w32_bitWDDRVCOL12800 ACTP BA0 CA0 CA1 CA2 CA3 CEN
+  CEN_P2 CLK CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP DWL EMA0 EMA1 EMA2
+  EMAS EMAW[0] EMAW[1] EMA[0] EMA[1] EMA[2] GTPCLK0 GTPCLK1 GTP_SA_AST_TERM
+  GTP_SA_AST_VMIN_TERM GTP_SA_TERM GWEN GWEN_P2_TERM IRET LA_P2[0] LA_P2[1]
+  LOG0 LOG0_SA LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2
+  NBANKSEL3 NDFT_P2_TERM NGTP_SA_AST_TERM NIACTC NIRETNVT NLA_P2[0] NLA_P2[1]
+  NMASK[0] NMASK[1] NRA_P2[0] NRA_P2[1] NRA_P2[2] NRA_P2[3] NRA_P2[4]
+  NRA_P2[5] PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RA_P2[0] RA_P2[1]
+  RA_P2[2] RA_P2[3] RA_P2[4] RA_P2[5] RDT RET RET1N SE SO0 SO1 STOV VDDPE
+  VNWC VPW WAWL WAWLM0 WAWLM1 WLL0_0 WLL0_1 WLL0_2 WLL0_3 WLL0_4 WLL0_5
+  WLL0_6 WLL0_7 WLL0_8 WLL0_9 WLL0_10 WLL0_11 WLL0_12 WLL0_13 WLL0_14 WLL0_15
+  WLL0_16 WLL0_17 WLL0_18 WLL0_19 WLL0_20 WLL0_21 WLL0_22 WLL0_23 WLL0_24
+  WLL0_25 WLL0_26 WLL0_27 WLL0_28 WLL0_29 WLL0_30 WLL0_31 WLL0_32 WLL0_33
+  WLL0_34 WLL0_35 WLL0_36 WLL0_37 WLL0_38 WLL0_39 WLL0_40 WLL0_41 WLL0_42
+  WLL0_43 WLL0_44 WLL0_45 WLL0_46 WLL0_47 WLL0_48 WLL0_49 WLL0_50 WLL0_51
+  WLL0_52 WLL0_53 WLL0_54 WLL0_55 WLL0_56 WLL0_57 WLL0_58 WLL0_59 WLL0_60
+  WLL0_61 WLL0_62 WLL0_63 WLL0_64 WLL1_0 WLL1_1 WLL1_2 WLL1_3 WLL1_4 WLL1_5
+  WLL1_6 WLL1_7 WLL1_8 WLL1_9 WLL1_10 WLL1_11 WLL1_12 WLL1_13 WLL1_14 WLL1_15
+  WLL1_16 WLL1_17 WLL1_18 WLL1_19 WLL1_20 WLL1_21 WLL1_22 WLL1_23 WLL1_24
+  WLL1_25 WLL1_26 WLL1_27 WLL1_28 WLL1_29 WLL1_30 WLL1_31 WLL1_32 WLL1_33
+  WLL1_34 WLL1_35 WLL1_36 WLL1_37 WLL1_38 WLL1_39 WLL1_40 WLL1_41 WLL1_42
+  WLL1_43 WLL1_44 WLL1_45 WLL1_46 WLL1_47 WLL1_48 WLL1_49 WLL1_50 WLL1_51
+  WLL1_52 WLL1_53 WLL1_54 WLL1_55 WLL1_56 WLL1_57 WLL1_58 WLL1_59 WLL1_60
+  WLL1_61 WLL1_62 WLL1_63 WLL1_64 WLL2 WLL3 WLL4 WLL5 WLL6 WLL7 WLL8 WLL9
+  WLL10 WLL11 WLL12 WLL13 WLL14 WLL15 WLL16 WLL17 WLL18 WLL19 WLL20 WLL21
+  WLL22 WLL23 WLL24 WLL25 WLL26 WLL27 WLL28 WLL29 WLL30 WLL31 WLL32 WLL33
+  WLL34 WLL35 WLL36 WLL37 WLL38 WLL39 WLL40 WLL41 WLL42 WLL43 WLL44 WLL45
+  WLL46 WLL47 WLL48 WLL49 WLL50 WLL51 WLL52 WLL53 WLL54 WLL55 WLL56 WLL57
+  WLL58 WLL59 WLL60 WLL61 WLL62 WLL63 WLL64 WLL65 WLL66 WLL67 WLL68 WLL69
+  WLL70 WLL71 WLL72 WLL73 WLL74 WLL75 WLL76 WLL77 WLL78 WLL79 WLL80 WLL81
+  WLL82 WLL83 WLL84 WLL85 WLL86 WLL87 WLL88 WLL89 WLL90 WLL91 WLL92 WLL93
+  WLL94 WLL95 WLL96 WLL97 WLL98 WLL99 WLL100 WLL101 WLL102 WLL103 WLL104
+  WLL105 WLL106 WLL107 WLL108 WLL109 WLL110 WLL111 WLL112 WLL113 WLL114
+  WLL115 WLL116 WLL117 WLL118 WLL119 WLL120 WLL121 WLL122 WLL123 WLL124
+  WLL125 WLL126 WLL127 WLR0_0 WLR0_1 WLR0_2 WLR0_3 WLR0_4 WLR0_5 WLR0_6
+  WLR0_7 WLR0_8 WLR0_9 WLR0_10 WLR0_11 WLR0_12 WLR0_13 WLR0_14 WLR0_15
+  WLR0_16 WLR0_17 WLR0_18 WLR0_19 WLR0_20 WLR0_21 WLR0_22 WLR0_23 WLR0_24
+  WLR0_25 WLR0_26 WLR0_27 WLR0_28 WLR0_29 WLR0_30 WLR0_31 WLR0_32 WLR0_33
+  WLR0_34 WLR0_35 WLR0_36 WLR0_37 WLR0_38 WLR0_39 WLR0_40 WLR0_41 WLR0_42
+  WLR0_43 WLR0_44 WLR0_45 WLR0_46 WLR0_47 WLR0_48 WLR0_49 WLR0_50 WLR0_51
+  WLR0_52 WLR0_53 WLR0_54 WLR0_55 WLR0_56 WLR0_57 WLR0_58 WLR0_59 WLR0_60
+  WLR0_61 WLR0_62 WLR0_63 WLR0_64 WLR1_0 WLR1_1 WLR1_2 WLR1_3 WLR1_4 WLR1_5
+  WLR1_6 WLR1_7 WLR1_8 WLR1_9 WLR1_10 WLR1_11 WLR1_12 WLR1_13 WLR1_14 WLR1_15
+  WLR1_16 WLR1_17 WLR1_18 WLR1_19 WLR1_20 WLR1_21 WLR1_22 WLR1_23 WLR1_24
+  WLR1_25 WLR1_26 WLR1_27 WLR1_28 WLR1_29 WLR1_30 WLR1_31 WLR1_32 WLR1_33
+  WLR1_34 WLR1_35 WLR1_36 WLR1_37 WLR1_38 WLR1_39 WLR1_40 WLR1_41 WLR1_42
+  WLR1_43 WLR1_44 WLR1_45 WLR1_46 WLR1_47 WLR1_48 WLR1_49 WLR1_50 WLR1_51
+  WLR1_52 WLR1_53 WLR1_54 WLR1_55 WLR1_56 WLR1_57 WLR1_58 WLR1_59 WLR1_60
+  WLR1_61 WLR1_62 WLR1_63 WLR1_64 WLR2 WLR3 WLR4 WLR5 WLR6 WLR7 WLR8 WLR9
+  WLR10 WLR11 WLR12 WLR13 WLR14 WLR15 WLR16 WLR17 WLR18 WLR19 WLR20 WLR21
+  WLR22 WLR23 WLR24 WLR25 WLR26 WLR27 WLR28 WLR29 WLR30 WLR31 WLR32 WLR33
+  WLR34 WLR35 WLR36 WLR37 WLR38 WLR39 WLR40 WLR41 WLR42 WLR43 WLR44 WLR45
+  WLR46 WLR47 WLR48 WLR49 WLR50 WLR51 WLR52 WLR53 WLR54 WLR55 WLR56 WLR57
+  WLR58 WLR59 WLR60 WLR61 WLR62 WLR63 WLR64 WLR65 WLR66 WLR67 WLR68 WLR69
+  WLR70 WLR71 WLR72 WLR73 WLR74 WLR75 WLR76 WLR77 WLR78 WLR79 WLR80 WLR81
+  WLR82 WLR83 WLR84 WLR85 WLR86 WLR87 WLR88 WLR89 WLR90 WLR91 WLR92 WLR93
+  WLR94 WLR95 WLR96 WLR97 WLR98 WLR99 WLR100 WLR101 WLR102 WLR103 WLR104
+  WLR105 WLR106 WLR107 WLR108 WLR109 WLR110 WLR111 WLR112 WLR113 WLR114
+  WLR115 WLR116 WLR117 WLR118 WLR119 WLR120 WLR121 WLR122 WLR123 WLR124
+  WLR125 WLR126 WLR127
** gf12lp_1rw_lg12_w32_bitWDDRVCOL12800: 4070 flat devices **
XWDBOT ACTP BA0 CA0 CA1 CA2 CA3 CEN CEN_P2 CLK CLMPOK_TBNK_L CLMPOK_TBNK_R DBL
+  DFTRAMBYP DWL EMA0 EMA1 EMA2 EMAS EMAW[0] EMAW[1] EMA[0] EMA[1] EMA[2]
+  GTPCLK0 GTPCLK1 GTP_SA_AST_TERM GTP_SA_AST_VMIN_TERM GTP_SA_TERM GWEN
+  GWEN_P2_TERM IRET LA_P2[0] LA_P2[1] LOG0 LOG0_SA LOG1 LREN[0] LREN[1]
+  NIACTC NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3 NDFT_P2_TERM
+  NGTP_SA_AST_TERM NHDR_WL NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM
+  NIL5_TERM NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM
+  NIR4_TERM NIR5_TERM NIR6_TERM NIR7_TERM NLA_P2[0] NLA_P2[1] NMASK[0]
+  NMASK[1] NRA_P2[0] NRA_P2[1] NRA_P2[2] NRA_P2[3] NRA_P2[4] NRA_P2[5]
+  NIRETNVT PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RA_P2[0] RA_P2[1]
+  RA_P2[2] RA_P2[3] RA_P2[4] RA_P2[5] RDT RET RET1N ROWCLKL0 ROWCLKL1
+  ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2 ROWCLKR3
+  LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDPE VNWC VDDPE VPW VPW VPW
+  WAWL WAWLM0 WAWLM1 gf12lp_1rw_lg12_w32_bitWDBOT
XWD_0 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_0 NXP1_4 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_1 WLL1_1 WLR0_1 WLR1_1
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_1 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_0 NXP1_4 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_2 WLL1_2 WLR0_2 WLR1_2
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_10 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_5 NXP1_4 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_11 WLL1_11 WLR0_11 WLR1_11
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_11 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_5 NXP1_4 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_12 WLL1_12 WLR0_12 WLR1_12
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_12 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_6 NXP1_4 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_13 WLL1_13 WLR0_13 WLR1_13
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_13 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_6 NXP1_4 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_14 WLL1_14 WLR0_14 WLR1_14
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_14 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_7 NXP1_4 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_15 WLL1_15 WLR0_15 WLR1_15
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_15 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_7 NXP1_4 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_16 WLL1_16 WLR0_16 WLR1_16
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_16 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_0 NXP1_5 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_17 WLL1_17 WLR0_17 WLR1_17
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_17 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_0 NXP1_5 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_18 WLL1_18 WLR0_18 WLR1_18
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_18 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_1 NXP1_5 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_19 WLL1_19 WLR0_19 WLR1_19
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_19 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_1 NXP1_5 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_20 WLL1_20 WLR0_20 WLR1_20
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_2 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_1 NXP1_4 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_3 WLL1_3 WLR0_3 WLR1_3
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_20 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_2 NXP1_5 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_21 WLL1_21 WLR0_21 WLR1_21
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_21 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_2 NXP1_5 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_22 WLL1_22 WLR0_22 WLR1_22
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_22 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_3 NXP1_5 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_23 WLL1_23 WLR0_23 WLR1_23
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_23 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_3 NXP1_5 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_24 WLL1_24 WLR0_24 WLR1_24
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_24 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_4 NXP1_5 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_25 WLL1_25 WLR0_25 WLR1_25
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_25 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_4 NXP1_5 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_26 WLL1_26 WLR0_26 WLR1_26
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_26 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_5 NXP1_5 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_27 WLL1_27 WLR0_27 WLR1_27
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_27 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_5 NXP1_5 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_28 WLL1_28 WLR0_28 WLR1_28
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_28 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_6 NXP1_5 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_29 WLL1_29 WLR0_29 WLR1_29
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_29 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_6 NXP1_5 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_30 WLL1_30 WLR0_30 WLR1_30
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_3 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_1 NXP1_4 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_4 WLL1_4 WLR0_4 WLR1_4
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_30 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_7 NXP1_5 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_31 WLL1_31 WLR0_31 WLR1_31
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_31 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_7 NXP1_5 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_32 WLL1_32 WLR0_32 WLR1_32
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_32 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_0 NXP1_6 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_33 WLL1_33 WLR0_33 WLR1_33
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_33 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_0 NXP1_6 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_34 WLL1_34 WLR0_34 WLR1_34
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_34 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_1 NXP1_6 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_35 WLL1_35 WLR0_35 WLR1_35
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_35 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_1 NXP1_6 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_36 WLL1_36 WLR0_36 WLR1_36
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_36 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_2 NXP1_6 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_37 WLL1_37 WLR0_37 WLR1_37
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_37 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_2 NXP1_6 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_38 WLL1_38 WLR0_38 WLR1_38
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_38 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_3 NXP1_6 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_39 WLL1_39 WLR0_39 WLR1_39
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_39 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_3 NXP1_6 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_40 WLL1_40 WLR0_40 WLR1_40
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_4 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_2 NXP1_4 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_5 WLL1_5 WLR0_5 WLR1_5
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_40 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_4 NXP1_6 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_41 WLL1_41 WLR0_41 WLR1_41
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_41 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_4 NXP1_6 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_42 WLL1_42 WLR0_42 WLR1_42
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_42 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_5 NXP1_6 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_43 WLL1_43 WLR0_43 WLR1_43
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_43 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_5 NXP1_6 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_44 WLL1_44 WLR0_44 WLR1_44
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_44 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_6 NXP1_6 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_45 WLL1_45 WLR0_45 WLR1_45
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_45 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_6 NXP1_6 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_46 WLL1_46 WLR0_46 WLR1_46
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_46 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_7 NXP1_6 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_47 WLL1_47 WLR0_47 WLR1_47
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_47 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_7 NXP1_6 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_48 WLL1_48 WLR0_48 WLR1_48
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_48 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_0 NXP1_7 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_49 WLL1_49 WLR0_49 WLR1_49
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_49 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_0 NXP1_7 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_50 WLL1_50 WLR0_50 WLR1_50
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_5 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_2 NXP1_4 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_6 WLL1_6 WLR0_6 WLR1_6
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_50 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_1 NXP1_7 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_51 WLL1_51 WLR0_51 WLR1_51
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_51 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_1 NXP1_7 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_52 WLL1_52 WLR0_52 WLR1_52
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_52 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_2 NXP1_7 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_53 WLL1_53 WLR0_53 WLR1_53
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_53 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_2 NXP1_7 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_54 WLL1_54 WLR0_54 WLR1_54
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_54 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_3 NXP1_7 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_55 WLL1_55 WLR0_55 WLR1_55
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_55 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_3 NXP1_7 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_56 WLL1_56 WLR0_56 WLR1_56
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_56 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_4 NXP1_7 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_57 WLL1_57 WLR0_57 WLR1_57
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_57 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_4 NXP1_7 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_58 WLL1_58 WLR0_58 WLR1_58
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_58 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_5 NXP1_7 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_59 WLL1_59 WLR0_59 WLR1_59
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_59 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_5 NXP1_7 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_60 WLL1_60 WLR0_60 WLR1_60
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_6 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_3 NXP1_4 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_7 WLL1_7 WLR0_7 WLR1_7
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_60 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_6 NXP1_7 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_61 WLL1_61 WLR0_61 WLR1_61
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_61 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_6 NXP1_7 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_62 WLL1_62 WLR0_62 WLR1_62
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_62 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_7 NXP1_7 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_63 WLL1_63 WLR0_63 WLR1_63
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_7 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_3 NXP1_4 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_8 WLL1_8 WLR0_8 WLR1_8
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_8 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL0 ROWCLKL1 ROWCLKR0 ROWCLKR1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_4 NXP1_4 GWEN NIL0_TERM NIL1_TERM NIR0_TERM NIR1_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_9 WLL1_9 WLR0_9 WLR1_9
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_9 ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_4 NXP1_4 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_10 WLL1_10 WLR0_10 WLR1_10
+  gf12lp_1rw_lg12_w32_bitWDX2
XWD_BOT ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK CLMPOK_TBNK_L CLMPOK_TBNK_R DBL
+  DFTRAMBYP DWL EMA0 EMA1 EMA2 EMAS EMAW[0] EMAW[1] EMA[0] EMA[1] EMA[2]
+  GTPCLK0 GTPCLK1 GWEN LA_P2[0] LA_P2[1] LOG0 LOG1 LREN[0] LREN[1] NACT_CC
+  NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3 NHDR_WL NIACTC NIL0_TERM NIL1_TERM
+  NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM NIL6_TERM NIL7_TERM NIR0_TERM
+  NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM NIR5_TERM NIR6_TERM NIR7_TERM
+  NIRETNVT NLA_P2[0] NLA_P2[1] NMASK[0] NMASK[1] NRA_P2[0] NRA_P2[1]
+  NRA_P2[2] NRA_P2[3] NRA_P2[4] NRA_P2[5] NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RA_P2[0] RA_P2[1] RA_P2[2]
+  RA_P2[3] RA_P2[4] RA_P2[5] RDT RET RET1N ROWCLKL0 ROWCLKL1 ROWCLKL2
+  ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2 ROWCLKR3 LOG0 LOG0
+  LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC VDDPE VPW VPW VPW WAWL
+  WAWLM0 WAWLM1 WLL0_0 WLL1_0 WLL2 WLL3 WLL4 WLL5 WLL6 WLL7 WLL8 WLL9 WLL10
+  WLL11 WLL12 WLL13 WLL14 WLL15 WLL16 WLL17 WLL18 WLL19 WLL20 WLL21 WLL22
+  WLL23 WLL24 WLL25 WLL26 WLL27 WLL28 WLL29 WLL30 WLL31 WLL32 WLL33 WLL34
+  WLL35 WLL36 WLL37 WLL38 WLL39 WLL40 WLL41 WLL42 WLL43 WLL44 WLL45 WLL46
+  WLL47 WLL48 WLL49 WLL50 WLL51 WLL52 WLL53 WLL54 WLL55 WLL56 WLL57 WLL58
+  WLL59 WLL60 WLL61 WLL62 WLL63 WLL64 WLL65 WLL66 WLL67 WLL68 WLL69 WLL70
+  WLL71 WLL72 WLL73 WLL74 WLL75 WLL76 WLL77 WLL78 WLL79 WLL80 WLL81 WLL82
+  WLL83 WLL84 WLL85 WLL86 WLL87 WLL88 WLL89 WLL90 WLL91 WLL92 WLL93 WLL94
+  WLL95 WLL96 WLL97 WLL98 WLL99 WLL100 WLL101 WLL102 WLL103 WLL104 WLL105
+  WLL106 WLL107 WLL108 WLL109 WLL110 WLL111 WLL112 WLL113 WLL114 WLL115
+  WLL116 WLL117 WLL118 WLL119 WLL120 WLL121 WLL122 WLL123 WLL124 WLL125
+  WLL126 WLL127 WLR0_0 WLR1_0 WLR2 WLR3 WLR4 WLR5 WLR6 WLR7 WLR8 WLR9 WLR10
+  WLR11 WLR12 WLR13 WLR14 WLR15 WLR16 WLR17 WLR18 WLR19 WLR20 WLR21 WLR22
+  WLR23 WLR24 WLR25 WLR26 WLR27 WLR28 WLR29 WLR30 WLR31 WLR32 WLR33 WLR34
+  WLR35 WLR36 WLR37 WLR38 WLR39 WLR40 WLR41 WLR42 WLR43 WLR44 WLR45 WLR46
+  WLR47 WLR48 WLR49 WLR50 WLR51 WLR52 WLR53 WLR54 WLR55 WLR56 WLR57 WLR58
+  WLR59 WLR60 WLR61 WLR62 WLR63 WLR64 WLR65 WLR66 WLR67 WLR68 WLR69 WLR70
+  WLR71 WLR72 WLR73 WLR74 WLR75 WLR76 WLR77 WLR78 WLR79 WLR80 WLR81 WLR82
+  WLR83 WLR84 WLR85 WLR86 WLR87 WLR88 WLR89 WLR90 WLR91 WLR92 WLR93 WLR94
+  WLR95 WLR96 WLR97 WLR98 WLR99 WLR100 WLR101 WLR102 WLR103 WLR104 WLR105
+  WLR106 WLR107 WLR108 WLR109 WLR110 WLR111 WLR112 WLR113 WLR114 WLR115
+  WLR116 WLR117 WLR118 WLR119 WLR120 WLR121 WLR122 WLR123 WLR124 WLR125
+  WLR126 WLR127 gf12lp_1rw_lg12_w32_bitWDX128
XWD_CAP ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK CLMPOK_TBNK_L CLMPOK_TBNK_R DBL
+  DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0] EMA[1] EMA[2] GWEN LOG0 LOG1 LREN[0]
+  LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3 NHDR_WL NIACTC
+  NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM NIL6_TERM
+  NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM NIR5_TERM
+  NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4 NXP0_5
+  NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6 NXP1_7 PGEN
+  POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0 ROWCLKL1
+  ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2 ROWCLKR3
+  LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDPE VNWC VDDPE VPW VPW VPW
+  WAWL WAWLM0 WAWLM1 gf12lp_1rw_lg12_w32_bitWDTOP
XWD_TOP ACTP BA0 CA0 CA1 CA2 CA3 CEN CLK ROWCLKL2 ROWCLKL3 ROWCLKR2 ROWCLKR3
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DFTRAMBYP EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] NXP0_7 NXP1_7 GWEN NIL2_TERM NIL3_TERM NIR2_TERM NIR3_TERM
+  LOG0 LOG1 LREN[0] LREN[1] NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3
+  NHDR_WL NIACTC NIL0_TERM NIL1_TERM NIL2_TERM NIL3_TERM NIL4_TERM NIL5_TERM
+  NIL6_TERM NIL7_TERM NIR0_TERM NIR1_TERM NIR2_TERM NIR3_TERM NIR4_TERM
+  NIR5_TERM NIR6_TERM NIR7_TERM NIRETNVT NXP0_0 NXP0_1 NXP0_2 NXP0_3 NXP0_4
+  NXP0_5 NXP0_6 NXP0_7 NXP1_0 NXP1_1 NXP1_2 NXP1_3 NXP1_4 NXP1_5 NXP1_6
+  NXP1_7 PGEN POK RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET RET1N ROWCLKL0
+  ROWCLKL1 ROWCLKL2 ROWCLKL3 LOG0 LOG0 LOG0 LOG0 ROWCLKR0 ROWCLKR1 ROWCLKR2
+  ROWCLKR3 LOG0 LOG0 LOG0 LOG0 SE SO0 SO1 STOV VNWC VDDI VDDI VDDPE VNWC
+  VDDPE VPW VPW VPW WAWL WAWLM0 WAWLM1 WLL0_64 WLL1_64 WLR0_64 WLR1_64
+  gf12lp_1rw_lg12_w32_bitWDX2
.ENDS gf12lp_1rw_lg12_w32_bitWDDRVCOL12800
****
.SUBCKT gf12lp_1rw_lg12_w32_bitMEM_SLICE128_SLICE00 ACTP BA0 BL[0]_0 BL[0]_1
+  BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7 BL[0]_8 BL[0]_9 BL[0]_10
+  BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15 BL[0]_16 BL[0]_17 BL[0]_18
+  BL[0]_19 BL[0]_20 BL[0]_21 BL[0]_22 BL[0]_23 BL[0]_24 BL[0]_25 BL[0]_26
+  BL[0]_27 BL[0]_28 BL[0]_29 BL[0]_30 BL[0]_31 BL[1]_0 BL[1]_1 BL[1]_2
+  BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8 BL[1]_9 BL[1]_10 BL[1]_11
+  BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[1]_16 BL[1]_17 BL[1]_18 BL[1]_19
+  BL[1]_20 BL[1]_21 BL[1]_22 BL[1]_23 BL[1]_24 BL[1]_25 BL[1]_26 BL[1]_27
+  BL[1]_28 BL[1]_29 BL[1]_30 BL[1]_31 BL[2]_0 BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4
+  BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9 BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13
+  BL[2]_14 BL[2]_15 BL[2]_16 BL[2]_17 BL[2]_18 BL[2]_19 BL[2]_20 BL[2]_21
+  BL[2]_22 BL[2]_23 BL[2]_24 BL[2]_25 BL[2]_26 BL[2]_27 BL[2]_28 BL[2]_29
+  BL[2]_30 BL[2]_31 BL[3]_0 BL[3]_1 BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6
+  BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10 BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14
+  BL[3]_15 BL[3]_16 BL[3]_17 BL[3]_18 BL[3]_19 BL[3]_20 BL[3]_21 BL[3]_22
+  BL[3]_23 BL[3]_24 BL[3]_25 BL[3]_26 BL[3]_27 BL[3]_28 BL[3]_29 BL[3]_30
+  BL[3]_31 CA0 CA1 CA2 CA3 CEN CEN_P2 CLK CLMPOK_TBNK_L CLMPOK_TBNK_R D0_0
+  D0_1 D0_2 D0_3 D0_4 D0_5 D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14
+  D0_15 D0_16 D0_17 D0_18 D0_19 D0_20 D0_21 D0_22 D0_23 D0_24 D0_25 D0_26
+  D0_27 D0_28 D0_29 D0_30 D0_31 D1_0 D1_1 D1_2 D1_3 D1_4 D1_5 D1_6 D1_7 D1_8
+  D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 D1_16 D1_17 D1_18 D1_19 D1_20
+  D1_21 D1_22 D1_23 D1_24 D1_25 D1_26 D1_27 D1_28 D1_29 D1_30 D1_31 DBL
+  DFTRAMBYP DWL EMA0 EMA1 EMA2 EMAS EMAW[0] EMAW[1] EMA[0] EMA[1] EMA[2]
+  GTPCLK0 GTPCLK1 GTP_SA_AST_TERM GTP_SA_AST_VMIN_TERM GTP_SA_TERM GWEN
+  GWEN_P2_TERM IRET LA_P2[0] LA_P2[1] LOG0 LOG0_SA LOG1 LREN[0] LREN[1]
+  NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3 NBL[0]_0 NBL[0]_1 NBL[0]_2
+  NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8 NBL[0]_9 NBL[0]_10
+  NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15 NBL[0]_16 NBL[0]_17
+  NBL[0]_18 NBL[0]_19 NBL[0]_20 NBL[0]_21 NBL[0]_22 NBL[0]_23 NBL[0]_24
+  NBL[0]_25 NBL[0]_26 NBL[0]_27 NBL[0]_28 NBL[0]_29 NBL[0]_30 NBL[0]_31
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[1]_16 NBL[1]_17 NBL[1]_18 NBL[1]_19 NBL[1]_20 NBL[1]_21
+  NBL[1]_22 NBL[1]_23 NBL[1]_24 NBL[1]_25 NBL[1]_26 NBL[1]_27 NBL[1]_28
+  NBL[1]_29 NBL[1]_30 NBL[1]_31 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4
+  NBL[2]_5 NBL[2]_6 NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12
+  NBL[2]_13 NBL[2]_14 NBL[2]_15 NBL[2]_16 NBL[2]_17 NBL[2]_18 NBL[2]_19
+  NBL[2]_20 NBL[2]_21 NBL[2]_22 NBL[2]_23 NBL[2]_24 NBL[2]_25 NBL[2]_26
+  NBL[2]_27 NBL[2]_28 NBL[2]_29 NBL[2]_30 NBL[2]_31 NBL[3]_0 NBL[3]_1
+  NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5 NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9
+  NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13 NBL[3]_14 NBL[3]_15 NBL[3]_16
+  NBL[3]_17 NBL[3]_18 NBL[3]_19 NBL[3]_20 NBL[3]_21 NBL[3]_22 NBL[3]_23
+  NBL[3]_24 NBL[3]_25 NBL[3]_26 NBL[3]_27 NBL[3]_28 NBL[3]_29 NBL[3]_30
+  NBL[3]_31 NDFT_P2_TERM NGTP_SA_AST_TERM NIACTC NIRETNVT NLA_P2[0] NLA_P2[1]
+  NMASK[0] NMASK[1] NRA_P2[0] NRA_P2[1] NRA_P2[2] NRA_P2[3] NRA_P2[4]
+  NRA_P2[5] PGEN POK Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q0_16 Q0_17 Q0_18 Q0_19 Q0_20 Q0_21 Q0_22
+  Q0_23 Q0_24 Q0_25 Q0_26 Q0_27 Q0_28 Q0_29 Q0_30 Q0_31 Q1_0 Q1_1 Q1_2 Q1_3
+  Q1_4 Q1_5 Q1_6 Q1_7 Q1_8 Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q1_16
+  Q1_17 Q1_18 Q1_19 Q1_20 Q1_21 Q1_22 Q1_23 Q1_24 Q1_25 Q1_26 Q1_27 Q1_28
+  Q1_29 Q1_30 Q1_31 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6 Q2_7 Q2_8 Q2_9 Q2_10
+  Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q2_16 Q2_17 Q2_18 Q2_19 Q2_20 Q2_21 Q2_22
+  Q2_23 Q2_24 Q2_25 Q2_26 Q2_27 Q2_28 Q2_29 Q2_30 Q2_31 Q3_0 Q3_1 Q3_2 Q3_3
+  Q3_4 Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 Q3_16
+  Q3_17 Q3_18 Q3_19 Q3_20 Q3_21 Q3_22 Q3_23 Q3_24 Q3_25 Q3_26 Q3_27 Q3_28
+  Q3_29 Q3_30 Q3_31 RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RA_P2[0] RA_P2[1]
+  RA_P2[2] RA_P2[3] RA_P2[4] RA_P2[5] RDT RET RET1N SE SO0 SO1 STOV VDDC
+  VDDPE_0 VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7 VDDPE_8
+  VDDPE_9 VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDPE_16
+  VDDPE_17 VDDPE_18 VDDPE_19 VDDPE_20 VDDPE_21 VDDPE_22 VDDPE_23 VDDPE_24
+  VDDPE_25 VDDPE_26 VDDPE_27 VDDPE_28 VDDPE_29 VDDPE_30 VDDPE_31 VDDPE_32
+  VNWP_0 VNWP_1 VNWP_2 VNWP_3 VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6
+  VSS_7 VSS_8 VSS_9 VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 VSS_16 VSS_17
+  VSS_18 VSS_19 VSS_20 VSS_21 VSS_22 VSS_23 VSS_24 VSS_25 VSS_26 VSS_27
+  VSS_28 VSS_29 VSS_30 VSS_31 WAWL WAWLM0 WAWLM1 WEN0_0 WEN0_1 WEN0_2 WEN0_3
+  WEN0_4 WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13
+  WEN0_14 WEN0_15 WEN0_16 WEN0_17 WEN0_18 WEN0_19 WEN0_20 WEN0_21 WEN0_22
+  WEN0_23 WEN0_24 WEN0_25 WEN0_26 WEN0_27 WEN0_28 WEN0_29 WEN0_30 WEN0_31
+  WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7 WEN1_8 WEN1_9
+  WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WEN1_16 WEN1_17 WEN1_18
+  WEN1_19 WEN1_20 WEN1_21 WEN1_22 WEN1_23 WEN1_24 WEN1_25 WEN1_26 WEN1_27
+  WEN1_28 WEN1_29 WEN1_30 WEN1_31
** gf12lp_1rw_lg12_w32_bitMEM_SLICE128_SLICE00: 202470 flat devices **
XMEMCORE_L BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7
+  BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15
+  BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8
+  BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[2]_0
+  BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9
+  BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[3]_0 BL[3]_1
+  BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10
+  BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 D0_0 D0_1 D0_2 D0_3 D0_4 D0_5
+  D0_6 D0_7 D0_8 D0_9 D0_10 D0_11 D0_12 D0_13 D0_14 D0_15 D1_0 D1_1 D1_2 D1_3
+  D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7
+  NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14
+  NBL[1]_15 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6
+  Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4
+  Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 VDDPE_0
+  VDDPE_1 VDDPE_2 VDDPE_3 VDDPE_4 VDDPE_5 VDDPE_6 VDDPE_7 VDDPE_8 VDDPE_9
+  VDDPE_10 VDDPE_11 VDDPE_12 VDDPE_13 VDDPE_14 VDDPE_15 VDDC VNWP_0 VNWP_1
+  VPW VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9 VSS_10
+  VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 WEN0_0 WEN0_1 WEN0_2 WEN0_3 WEN0_4
+  WEN0_5 WEN0_6 WEN0_7 WEN0_8 WEN0_9 WEN0_10 WEN0_11 WEN0_12 WEN0_13 WEN0_14
+  WEN0_15 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7 WEN1_8
+  WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15 WL[0]_0 WL[0]_1
+  WL[0]_2 WL[0]_3 WL[0]_4 WL[0]_5 WL[0]_6 WL[0]_7 WL[0]_8 WL[0]_9 WL[0]_10
+  WL[0]_11 WL[0]_12 WL[0]_13 WL[0]_14 WL[0]_15 WL[0]_16 WL[0]_17 WL[0]_18
+  WL[0]_19 WL[0]_20 WL[0]_21 WL[0]_22 WL[0]_23 WL[0]_24 WL[0]_25 WL[0]_26
+  WL[0]_27 WL[0]_28 WL[0]_29 WL[0]_30 WL[0]_31 WL[0]_32 WL[0]_33 WL[0]_34
+  WL[0]_35 WL[0]_36 WL[0]_37 WL[0]_38 WL[0]_39 WL[0]_40 WL[0]_41 WL[0]_42
+  WL[0]_43 WL[0]_44 WL[0]_45 WL[0]_46 WL[0]_47 WL[0]_48 WL[0]_49 WL[0]_50
+  WL[0]_51 WL[0]_52 WL[0]_53 WL[0]_54 WL[0]_55 WL[0]_56 WL[0]_57 WL[0]_58
+  WL[0]_59 WL[0]_60 WL[0]_61 WL[0]_62 WL[0]_63 WL[0]_64 WL[0]_65 WL[0]_66
+  WL[0]_67 WL[0]_68 WL[0]_69 WL[0]_70 WL[0]_71 WL[0]_72 WL[0]_73 WL[0]_74
+  WL[0]_75 WL[0]_76 WL[0]_77 WL[0]_78 WL[0]_79 WL[0]_80 WL[0]_81 WL[0]_82
+  WL[0]_83 WL[0]_84 WL[0]_85 WL[0]_86 WL[0]_87 WL[0]_88 WL[0]_89 WL[0]_90
+  WL[0]_91 WL[0]_92 WL[0]_93 WL[0]_94 WL[0]_95 WL[0]_96 WL[0]_97 WL[0]_98
+  WL[0]_99 WL[0]_100 WL[0]_101 WL[0]_102 WL[0]_103 WL[0]_104 WL[0]_105
+  WL[0]_106 WL[0]_107 WL[0]_108 WL[0]_109 WL[0]_110 WL[0]_111 WL[0]_112
+  WL[0]_113 WL[0]_114 WL[0]_115 WL[0]_116 WL[0]_117 WL[0]_118 WL[0]_119
+  WL[0]_120 WL[0]_121 WL[0]_122 WL[0]_123 WL[0]_124 WL[0]_125 WL[0]_126
+  WL[0]_127 WL[1]_0 WL[1]_1 WL[1]_2 WL[1]_3 WL[1]_4 WL[1]_5 WL[1]_6 WL[1]_7
+  WL[1]_8 WL[1]_9 WL[1]_10 WL[1]_11 WL[1]_12 WL[1]_13 WL[1]_14 WL[1]_15
+  WL[1]_16 WL[1]_17 WL[1]_18 WL[1]_19 WL[1]_20 WL[1]_21 WL[1]_22 WL[1]_23
+  WL[1]_24 WL[1]_25 WL[1]_26 WL[1]_27 WL[1]_28 WL[1]_29 WL[1]_30 WL[1]_31
+  WL[1]_32 WL[1]_33 WL[1]_34 WL[1]_35 WL[1]_36 WL[1]_37 WL[1]_38 WL[1]_39
+  WL[1]_40 WL[1]_41 WL[1]_42 WL[1]_43 WL[1]_44 WL[1]_45 WL[1]_46 WL[1]_47
+  WL[1]_48 WL[1]_49 WL[1]_50 WL[1]_51 WL[1]_52 WL[1]_53 WL[1]_54 WL[1]_55
+  WL[1]_56 WL[1]_57 WL[1]_58 WL[1]_59 WL[1]_60 WL[1]_61 WL[1]_62 WL[1]_63
+  WL[1]_64 WL[1]_65 WL[1]_66 WL[1]_67 WL[1]_68 WL[1]_69 WL[1]_70 WL[1]_71
+  WL[1]_72 WL[1]_73 WL[1]_74 WL[1]_75 WL[1]_76 WL[1]_77 WL[1]_78 WL[1]_79
+  WL[1]_80 WL[1]_81 WL[1]_82 WL[1]_83 WL[1]_84 WL[1]_85 WL[1]_86 WL[1]_87
+  WL[1]_88 WL[1]_89 WL[1]_90 WL[1]_91 WL[1]_92 WL[1]_93 WL[1]_94 WL[1]_95
+  WL[1]_96 WL[1]_97 WL[1]_98 WL[1]_99 WL[1]_100 WL[1]_101 WL[1]_102 WL[1]_103
+  WL[1]_104 WL[1]_105 WL[1]_106 WL[1]_107 WL[1]_108 WL[1]_109 WL[1]_110
+  WL[1]_111 WL[1]_112 WL[1]_113 WL[1]_114 WL[1]_115 WL[1]_116 WL[1]_117
+  WL[1]_118 WL[1]_119 WL[1]_120 WL[1]_121 WL[1]_122 WL[1]_123 WL[1]_124
+  WL[1]_125 WL[1]_126 WL[1]_127 gf12lp_1rw_lg12_w32_bitMEMCORE_L1280
XMEMCORE_R BL[0]_16 BL[0]_17 BL[0]_18 BL[0]_19 BL[0]_20 BL[0]_21 BL[0]_22
+  BL[0]_23 BL[0]_24 BL[0]_25 BL[0]_26 BL[0]_27 BL[0]_28 BL[0]_29 BL[0]_30
+  BL[0]_31 BL[1]_16 BL[1]_17 BL[1]_18 BL[1]_19 BL[1]_20 BL[1]_21 BL[1]_22
+  BL[1]_23 BL[1]_24 BL[1]_25 BL[1]_26 BL[1]_27 BL[1]_28 BL[1]_29 BL[1]_30
+  BL[1]_31 BL[2]_16 BL[2]_17 BL[2]_18 BL[2]_19 BL[2]_20 BL[2]_21 BL[2]_22
+  BL[2]_23 BL[2]_24 BL[2]_25 BL[2]_26 BL[2]_27 BL[2]_28 BL[2]_29 BL[2]_30
+  BL[2]_31 BL[3]_16 BL[3]_17 BL[3]_18 BL[3]_19 BL[3]_20 BL[3]_21 BL[3]_22
+  BL[3]_23 BL[3]_24 BL[3]_25 BL[3]_26 BL[3]_27 BL[3]_28 BL[3]_29 BL[3]_30
+  BL[3]_31 D0_16 D0_17 D0_18 D0_19 D0_20 D0_21 D0_22 D0_23 D0_24 D0_25 D0_26
+  D0_27 D0_28 D0_29 D0_30 D0_31 D1_16 D1_17 D1_18 D1_19 D1_20 D1_21 D1_22
+  D1_23 D1_24 D1_25 D1_26 D1_27 D1_28 D1_29 D1_30 D1_31 NBL[0]_16 NBL[0]_17
+  NBL[0]_18 NBL[0]_19 NBL[0]_20 NBL[0]_21 NBL[0]_22 NBL[0]_23 NBL[0]_24
+  NBL[0]_25 NBL[0]_26 NBL[0]_27 NBL[0]_28 NBL[0]_29 NBL[0]_30 NBL[0]_31
+  NBL[1]_16 NBL[1]_17 NBL[1]_18 NBL[1]_19 NBL[1]_20 NBL[1]_21 NBL[1]_22
+  NBL[1]_23 NBL[1]_24 NBL[1]_25 NBL[1]_26 NBL[1]_27 NBL[1]_28 NBL[1]_29
+  NBL[1]_30 NBL[1]_31 NBL[2]_16 NBL[2]_17 NBL[2]_18 NBL[2]_19 NBL[2]_20
+  NBL[2]_21 NBL[2]_22 NBL[2]_23 NBL[2]_24 NBL[2]_25 NBL[2]_26 NBL[2]_27
+  NBL[2]_28 NBL[2]_29 NBL[2]_30 NBL[2]_31 NBL[3]_16 NBL[3]_17 NBL[3]_18
+  NBL[3]_19 NBL[3]_20 NBL[3]_21 NBL[3]_22 NBL[3]_23 NBL[3]_24 NBL[3]_25
+  NBL[3]_26 NBL[3]_27 NBL[3]_28 NBL[3]_29 NBL[3]_30 NBL[3]_31 Q0_16 Q0_17
+  Q0_18 Q0_19 Q0_20 Q0_21 Q0_22 Q0_23 Q0_24 Q0_25 Q0_26 Q0_27 Q0_28 Q0_29
+  Q0_30 Q0_31 Q1_16 Q1_17 Q1_18 Q1_19 Q1_20 Q1_21 Q1_22 Q1_23 Q1_24 Q1_25
+  Q1_26 Q1_27 Q1_28 Q1_29 Q1_30 Q1_31 Q2_16 Q2_17 Q2_18 Q2_19 Q2_20 Q2_21
+  Q2_22 Q2_23 Q2_24 Q2_25 Q2_26 Q2_27 Q2_28 Q2_29 Q2_30 Q2_31 Q3_16 Q3_17
+  Q3_18 Q3_19 Q3_20 Q3_21 Q3_22 Q3_23 Q3_24 Q3_25 Q3_26 Q3_27 Q3_28 Q3_29
+  Q3_30 Q3_31 VDDC VDDPE_17 VDDPE_18 VDDPE_19 VDDPE_20 VDDPE_21 VDDPE_22
+  VDDPE_23 VDDPE_24 VDDPE_25 VDDPE_26 VDDPE_27 VDDPE_28 VDDPE_29 VDDPE_30
+  VDDPE_31 VDDPE_32 VNWP_2 VNWP_3 VPW VSS_16 VSS_17 VSS_18 VSS_19 VSS_20
+  VSS_21 VSS_22 VSS_23 VSS_24 VSS_25 VSS_26 VSS_27 VSS_28 VSS_29 VSS_30
+  VSS_31 WEN0_16 WEN0_17 WEN0_18 WEN0_19 WEN0_20 WEN0_21 WEN0_22 WEN0_23
+  WEN0_24 WEN0_25 WEN0_26 WEN0_27 WEN0_28 WEN0_29 WEN0_30 WEN0_31 WEN1_16
+  WEN1_17 WEN1_18 WEN1_19 WEN1_20 WEN1_21 WEN1_22 WEN1_23 WEN1_24 WEN1_25
+  WEN1_26 WEN1_27 WEN1_28 WEN1_29 WEN1_30 WEN1_31 WL[0]_0_766 WL[0]_1_762
+  WL[0]_2_758 WL[0]_3_754 WL[0]_4_750 WL[0]_5_746 WL[0]_6_742 WL[0]_7_738
+  WL[0]_8_734 WL[0]_9_730 WL[0]_10_726 WL[0]_11_722 WL[0]_12_718 WL[0]_13_714
+  WL[0]_14_710 WL[0]_15_706 WL[0]_16_702 WL[0]_17_698 WL[0]_18_694
+  WL[0]_19_690 WL[0]_20_686 WL[0]_21_682 WL[0]_22_678 WL[0]_23_674
+  WL[0]_24_670 WL[0]_25_666 WL[0]_26_662 WL[0]_27_658 WL[0]_28_654
+  WL[0]_29_650 WL[0]_30_646 WL[0]_31_642 WL[0]_32_638 WL[0]_33_634
+  WL[0]_34_630 WL[0]_35_626 WL[0]_36_622 WL[0]_37_618 WL[0]_38_614
+  WL[0]_39_610 WL[0]_40_606 WL[0]_41_602 WL[0]_42_598 WL[0]_43_594
+  WL[0]_44_590 WL[0]_45_586 WL[0]_46_582 WL[0]_47_578 WL[0]_48_574
+  WL[0]_49_570 WL[0]_50_566 WL[0]_51_562 WL[0]_52_558 WL[0]_53_554
+  WL[0]_54_550 WL[0]_55_546 WL[0]_56_542 WL[0]_57_538 WL[0]_58_534
+  WL[0]_59_530 WL[0]_60_526 WL[0]_61_522 WL[0]_62_518 WL[0]_63_514
+  WL[0]_64_510 WL[0]_65_506 WL[0]_66_502 WL[0]_67_498 WL[0]_68_494
+  WL[0]_69_490 WL[0]_70_486 WL[0]_71_482 WL[0]_72_478 WL[0]_73_474
+  WL[0]_74_470 WL[0]_75_466 WL[0]_76_462 WL[0]_77_458 WL[0]_78_454
+  WL[0]_79_450 WL[0]_80_446 WL[0]_81_442 WL[0]_82_438 WL[0]_83_434
+  WL[0]_84_430 WL[0]_85_426 WL[0]_86_422 WL[0]_87_418 WL[0]_88_414
+  WL[0]_89_410 WL[0]_90_406 WL[0]_91_402 WL[0]_92_398 WL[0]_93_394
+  WL[0]_94_390 WL[0]_95_386 WL[0]_96_382 WL[0]_97_378 WL[0]_98_374
+  WL[0]_99_370 WL[0]_100_366 WL[0]_101_362 WL[0]_102_358 WL[0]_103_354
+  WL[0]_104_350 WL[0]_105_346 WL[0]_106_342 WL[0]_107_338 WL[0]_108_334
+  WL[0]_109_330 WL[0]_110_326 WL[0]_111_322 WL[0]_112_318 WL[0]_113_314
+  WL[0]_114_310 WL[0]_115_306 WL[0]_116_302 WL[0]_117_298 WL[0]_118_294
+  WL[0]_119_290 WL[0]_120_286 WL[0]_121_282 WL[0]_122_278 WL[0]_123_274
+  WL[0]_124_270 WL[0]_125_266 WL[0]_126_262 WL[0]_127_258 WL[1]_0_764
+  WL[1]_1_760 WL[1]_2_756 WL[1]_3_752 WL[1]_4_748 WL[1]_5_744 WL[1]_6_740
+  WL[1]_7_736 WL[1]_8_732 WL[1]_9_728 WL[1]_10_724 WL[1]_11_720 WL[1]_12_716
+  WL[1]_13_712 WL[1]_14_708 WL[1]_15_704 WL[1]_16_700 WL[1]_17_696
+  WL[1]_18_692 WL[1]_19_688 WL[1]_20_684 WL[1]_21_680 WL[1]_22_676
+  WL[1]_23_672 WL[1]_24_668 WL[1]_25_664 WL[1]_26_660 WL[1]_27_656
+  WL[1]_28_652 WL[1]_29_648 WL[1]_30_644 WL[1]_31_640 WL[1]_32_636
+  WL[1]_33_632 WL[1]_34_628 WL[1]_35_624 WL[1]_36_620 WL[1]_37_616
+  WL[1]_38_612 WL[1]_39_608 WL[1]_40_604 WL[1]_41_600 WL[1]_42_596
+  WL[1]_43_592 WL[1]_44_588 WL[1]_45_584 WL[1]_46_580 WL[1]_47_576
+  WL[1]_48_572 WL[1]_49_568 WL[1]_50_564 WL[1]_51_560 WL[1]_52_556
+  WL[1]_53_552 WL[1]_54_548 WL[1]_55_544 WL[1]_56_540 WL[1]_57_536
+  WL[1]_58_532 WL[1]_59_528 WL[1]_60_524 WL[1]_61_520 WL[1]_62_516
+  WL[1]_63_512 WL[1]_64_508 WL[1]_65_504 WL[1]_66_500 WL[1]_67_496
+  WL[1]_68_492 WL[1]_69_488 WL[1]_70_484 WL[1]_71_480 WL[1]_72_476
+  WL[1]_73_472 WL[1]_74_468 WL[1]_75_464 WL[1]_76_460 WL[1]_77_456
+  WL[1]_78_452 WL[1]_79_448 WL[1]_80_444 WL[1]_81_440 WL[1]_82_436
+  WL[1]_83_432 WL[1]_84_428 WL[1]_85_424 WL[1]_86_420 WL[1]_87_416
+  WL[1]_88_412 WL[1]_89_408 WL[1]_90_404 WL[1]_91_400 WL[1]_92_396
+  WL[1]_93_392 WL[1]_94_388 WL[1]_95_384 WL[1]_96_380 WL[1]_97_376
+  WL[1]_98_372 WL[1]_99_368 WL[1]_100_364 WL[1]_101_360 WL[1]_102_356
+  WL[1]_103_352 WL[1]_104_348 WL[1]_105_344 WL[1]_106_340 WL[1]_107_336
+  WL[1]_108_332 WL[1]_109_328 WL[1]_110_324 WL[1]_111_320 WL[1]_112_316
+  WL[1]_113_312 WL[1]_114_308 WL[1]_115_304 WL[1]_116_300 WL[1]_117_296
+  WL[1]_118_292 WL[1]_119_288 WL[1]_120_284 WL[1]_121_280 WL[1]_122_276
+  WL[1]_123_272 WL[1]_124_268 WL[1]_125_264 WL[1]_126_260 WL[1]_127_256
+  gf12lp_1rw_lg12_w32_bitMEMCORE_R1280
XWDDRVCOL ACTP BA0 CA0 CA1 CA2 CA3 CEN CEN_P2 CLK CLMPOK_TBNK_L CLMPOK_TBNK_R
+  DBL DFTRAMBYP DWL EMA0 EMA1 EMA2 EMAS EMAW[0] EMAW[1] EMA[0] EMA[1] EMA[2]
+  GTPCLK0 GTPCLK1 GTP_SA_AST_TERM GTP_SA_AST_VMIN_TERM GTP_SA_TERM GWEN
+  GWEN_P2_TERM IRET LA_P2[0] LA_P2[1] LOG0 LOG0_SA LOG1 LREN[0] LREN[1]
+  NACT_CC NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3 NDFT_P2_TERM
+  NGTP_SA_AST_TERM NIACTC NIRETNVT NLA_P2[0] NLA_P2[1] NMASK[0] NMASK[1]
+  NRA_P2[0] NRA_P2[1] NRA_P2[2] NRA_P2[3] NRA_P2[4] NRA_P2[5] PGEN POK RA0
+  RA1 RA2 RA3 RA4 RA5 RA6 RA7 RA_P2[0] RA_P2[1] RA_P2[2] RA_P2[3] RA_P2[4]
+  RA_P2[5] RDT RET RET1N SE SO0 SO1 STOV VDDPE_16 VDDC VPW WAWL WAWLM0 WAWLM1
+  WL[0]_0 WL[0]_64 WL[0]_65 WL[0]_66 WL[0]_67 WL[0]_68 WL[0]_69 WL[0]_70
+  WL[0]_71 WL[0]_72 WL[0]_73 WL[0]_74 WL[0]_75 WL[0]_76 WL[0]_77 WL[0]_78
+  WL[0]_79 WL[0]_80 WL[0]_81 WL[0]_82 WL[0]_83 WL[0]_84 WL[0]_85 WL[0]_86
+  WL[0]_87 WL[0]_88 WL[0]_89 WL[0]_90 WL[0]_91 WL[0]_92 WL[0]_93 WL[0]_94
+  WL[0]_95 WL[0]_96 WL[0]_97 WL[0]_98 WL[0]_99 WL[0]_100 WL[0]_101 WL[0]_102
+  WL[0]_103 WL[0]_104 WL[0]_105 WL[0]_106 WL[0]_107 WL[0]_108 WL[0]_109
+  WL[0]_110 WL[0]_111 WL[0]_112 WL[0]_113 WL[0]_114 WL[0]_115 WL[0]_116
+  WL[0]_117 WL[0]_118 WL[0]_119 WL[0]_120 WL[0]_121 WL[0]_122 WL[0]_123
+  WL[0]_124 WL[0]_125 WL[0]_126 WL[0]_127 WL[1]_0 WL[1]_64 WL[1]_65 WL[1]_66
+  WL[1]_67 WL[1]_68 WL[1]_69 WL[1]_70 WL[1]_71 WL[1]_72 WL[1]_73 WL[1]_74
+  WL[1]_75 WL[1]_76 WL[1]_77 WL[1]_78 WL[1]_79 WL[1]_80 WL[1]_81 WL[1]_82
+  WL[1]_83 WL[1]_84 WL[1]_85 WL[1]_86 WL[1]_87 WL[1]_88 WL[1]_89 WL[1]_90
+  WL[1]_91 WL[1]_92 WL[1]_93 WL[1]_94 WL[1]_95 WL[1]_96 WL[1]_97 WL[1]_98
+  WL[1]_99 WL[1]_100 WL[1]_101 WL[1]_102 WL[1]_103 WL[1]_104 WL[1]_105
+  WL[1]_106 WL[1]_107 WL[1]_108 WL[1]_109 WL[1]_110 WL[1]_111 WL[1]_112
+  WL[1]_113 WL[1]_114 WL[1]_115 WL[1]_116 WL[1]_117 WL[1]_118 WL[1]_119
+  WL[1]_120 WL[1]_121 WL[1]_122 WL[1]_123 WL[1]_124 WL[1]_125 WL[1]_126
+  WL[1]_127 WL[0]_1 WL[1]_1 WL[0]_2 WL[1]_2 WL[0]_3 WL[1]_3 WL[0]_4 WL[1]_4
+  WL[0]_5 WL[1]_5 WL[0]_6 WL[1]_6 WL[0]_7 WL[1]_7 WL[0]_8 WL[1]_8 WL[0]_9
+  WL[1]_9 WL[0]_10 WL[1]_10 WL[0]_11 WL[1]_11 WL[0]_12 WL[1]_12 WL[0]_13
+  WL[1]_13 WL[0]_14 WL[1]_14 WL[0]_15 WL[1]_15 WL[0]_16 WL[1]_16 WL[0]_17
+  WL[1]_17 WL[0]_18 WL[1]_18 WL[0]_19 WL[1]_19 WL[0]_20 WL[1]_20 WL[0]_21
+  WL[1]_21 WL[0]_22 WL[1]_22 WL[0]_23 WL[1]_23 WL[0]_24 WL[1]_24 WL[0]_25
+  WL[1]_25 WL[0]_26 WL[1]_26 WL[0]_27 WL[1]_27 WL[0]_28 WL[1]_28 WL[0]_29
+  WL[1]_29 WL[0]_30 WL[1]_30 WL[0]_31 WL[1]_31 WL[0]_32 WL[1]_32 WL[0]_33
+  WL[1]_33 WL[0]_34 WL[1]_34 WL[0]_35 WL[1]_35 WL[0]_36 WL[1]_36 WL[0]_37
+  WL[1]_37 WL[0]_38 WL[1]_38 WL[0]_39 WL[1]_39 WL[0]_40 WL[1]_40 WL[0]_41
+  WL[1]_41 WL[0]_42 WL[1]_42 WL[0]_43 WL[1]_43 WL[0]_44 WL[1]_44 WL[0]_45
+  WL[1]_45 WL[0]_46 WL[1]_46 WL[0]_47 WL[1]_47 WL[0]_48 WL[1]_48 WL[0]_49
+  WL[1]_49 WL[0]_50 WL[1]_50 WL[0]_51 WL[1]_51 WL[0]_52 WL[1]_52 WL[0]_53
+  WL[1]_53 WL[0]_54 WL[1]_54 WL[0]_55 WL[1]_55 WL[0]_56 WL[1]_56 WL[0]_57
+  WL[1]_57 WL[0]_58 WL[1]_58 WL[0]_59 WL[1]_59 WL[0]_60 WL[1]_60 WL[0]_61
+  WL[1]_61 WL[0]_62 WL[1]_62 WL[0]_63 WL[1]_63 WL[0]_0_766 WL[0]_64_510
+  WL[0]_65_506 WL[0]_66_502 WL[0]_67_498 WL[0]_68_494 WL[0]_69_490
+  WL[0]_70_486 WL[0]_71_482 WL[0]_72_478 WL[0]_73_474 WL[0]_74_470
+  WL[0]_75_466 WL[0]_76_462 WL[0]_77_458 WL[0]_78_454 WL[0]_79_450
+  WL[0]_80_446 WL[0]_81_442 WL[0]_82_438 WL[0]_83_434 WL[0]_84_430
+  WL[0]_85_426 WL[0]_86_422 WL[0]_87_418 WL[0]_88_414 WL[0]_89_410
+  WL[0]_90_406 WL[0]_91_402 WL[0]_92_398 WL[0]_93_394 WL[0]_94_390
+  WL[0]_95_386 WL[0]_96_382 WL[0]_97_378 WL[0]_98_374 WL[0]_99_370
+  WL[0]_100_366 WL[0]_101_362 WL[0]_102_358 WL[0]_103_354 WL[0]_104_350
+  WL[0]_105_346 WL[0]_106_342 WL[0]_107_338 WL[0]_108_334 WL[0]_109_330
+  WL[0]_110_326 WL[0]_111_322 WL[0]_112_318 WL[0]_113_314 WL[0]_114_310
+  WL[0]_115_306 WL[0]_116_302 WL[0]_117_298 WL[0]_118_294 WL[0]_119_290
+  WL[0]_120_286 WL[0]_121_282 WL[0]_122_278 WL[0]_123_274 WL[0]_124_270
+  WL[0]_125_266 WL[0]_126_262 WL[0]_127_258 WL[1]_0_764 WL[1]_64_508
+  WL[1]_65_504 WL[1]_66_500 WL[1]_67_496 WL[1]_68_492 WL[1]_69_488
+  WL[1]_70_484 WL[1]_71_480 WL[1]_72_476 WL[1]_73_472 WL[1]_74_468
+  WL[1]_75_464 WL[1]_76_460 WL[1]_77_456 WL[1]_78_452 WL[1]_79_448
+  WL[1]_80_444 WL[1]_81_440 WL[1]_82_436 WL[1]_83_432 WL[1]_84_428
+  WL[1]_85_424 WL[1]_86_420 WL[1]_87_416 WL[1]_88_412 WL[1]_89_408
+  WL[1]_90_404 WL[1]_91_400 WL[1]_92_396 WL[1]_93_392 WL[1]_94_388
+  WL[1]_95_384 WL[1]_96_380 WL[1]_97_376 WL[1]_98_372 WL[1]_99_368
+  WL[1]_100_364 WL[1]_101_360 WL[1]_102_356 WL[1]_103_352 WL[1]_104_348
+  WL[1]_105_344 WL[1]_106_340 WL[1]_107_336 WL[1]_108_332 WL[1]_109_328
+  WL[1]_110_324 WL[1]_111_320 WL[1]_112_316 WL[1]_113_312 WL[1]_114_308
+  WL[1]_115_304 WL[1]_116_300 WL[1]_117_296 WL[1]_118_292 WL[1]_119_288
+  WL[1]_120_284 WL[1]_121_280 WL[1]_122_276 WL[1]_123_272 WL[1]_124_268
+  WL[1]_125_264 WL[1]_126_260 WL[1]_127_256 WL[0]_1_762 WL[1]_1_760
+  WL[0]_2_758 WL[1]_2_756 WL[0]_3_754 WL[1]_3_752 WL[0]_4_750 WL[1]_4_748
+  WL[0]_5_746 WL[1]_5_744 WL[0]_6_742 WL[1]_6_740 WL[0]_7_738 WL[1]_7_736
+  WL[0]_8_734 WL[1]_8_732 WL[0]_9_730 WL[1]_9_728 WL[0]_10_726 WL[1]_10_724
+  WL[0]_11_722 WL[1]_11_720 WL[0]_12_718 WL[1]_12_716 WL[0]_13_714
+  WL[1]_13_712 WL[0]_14_710 WL[1]_14_708 WL[0]_15_706 WL[1]_15_704
+  WL[0]_16_702 WL[1]_16_700 WL[0]_17_698 WL[1]_17_696 WL[0]_18_694
+  WL[1]_18_692 WL[0]_19_690 WL[1]_19_688 WL[0]_20_686 WL[1]_20_684
+  WL[0]_21_682 WL[1]_21_680 WL[0]_22_678 WL[1]_22_676 WL[0]_23_674
+  WL[1]_23_672 WL[0]_24_670 WL[1]_24_668 WL[0]_25_666 WL[1]_25_664
+  WL[0]_26_662 WL[1]_26_660 WL[0]_27_658 WL[1]_27_656 WL[0]_28_654
+  WL[1]_28_652 WL[0]_29_650 WL[1]_29_648 WL[0]_30_646 WL[1]_30_644
+  WL[0]_31_642 WL[1]_31_640 WL[0]_32_638 WL[1]_32_636 WL[0]_33_634
+  WL[1]_33_632 WL[0]_34_630 WL[1]_34_628 WL[0]_35_626 WL[1]_35_624
+  WL[0]_36_622 WL[1]_36_620 WL[0]_37_618 WL[1]_37_616 WL[0]_38_614
+  WL[1]_38_612 WL[0]_39_610 WL[1]_39_608 WL[0]_40_606 WL[1]_40_604
+  WL[0]_41_602 WL[1]_41_600 WL[0]_42_598 WL[1]_42_596 WL[0]_43_594
+  WL[1]_43_592 WL[0]_44_590 WL[1]_44_588 WL[0]_45_586 WL[1]_45_584
+  WL[0]_46_582 WL[1]_46_580 WL[0]_47_578 WL[1]_47_576 WL[0]_48_574
+  WL[1]_48_572 WL[0]_49_570 WL[1]_49_568 WL[0]_50_566 WL[1]_50_564
+  WL[0]_51_562 WL[1]_51_560 WL[0]_52_558 WL[1]_52_556 WL[0]_53_554
+  WL[1]_53_552 WL[0]_54_550 WL[1]_54_548 WL[0]_55_546 WL[1]_55_544
+  WL[0]_56_542 WL[1]_56_540 WL[0]_57_538 WL[1]_57_536 WL[0]_58_534
+  WL[1]_58_532 WL[0]_59_530 WL[1]_59_528 WL[0]_60_526 WL[1]_60_524
+  WL[0]_61_522 WL[1]_61_520 WL[0]_62_518 WL[1]_62_516 WL[0]_63_514
+  WL[1]_63_512 gf12lp_1rw_lg12_w32_bitWDDRVCOL12800
.ENDS gf12lp_1rw_lg12_w32_bitMEM_SLICE128_SLICE00
****
.SUBCKT gf12lp_1rw_lg12_w32_bitIOCDM_L00 BL0_BOT_0 BL0_BOT_1 BL0_BOT_2
+  BL0_BOT_3 BL0_BOT_4 BL0_BOT_5 BL0_BOT_6 BL0_BOT_7 BL0_BOT_8 BL0_BOT_9
+  BL0_BOT_10 BL0_BOT_11 BL0_BOT_12 BL0_BOT_13 BL0_BOT_14 BL0_BOT_15 BL0_TOP_0
+  BL0_TOP_1 BL0_TOP_2 BL0_TOP_3 BL0_TOP_4 BL0_TOP_5 BL0_TOP_6 BL0_TOP_7
+  BL0_TOP_8 BL0_TOP_9 BL0_TOP_10 BL0_TOP_11 BL0_TOP_12 BL0_TOP_13 BL0_TOP_14
+  BL0_TOP_15 BL1_BOT_0 BL1_BOT_1 BL1_BOT_2 BL1_BOT_3 BL1_BOT_4 BL1_BOT_5
+  BL1_BOT_6 BL1_BOT_7 BL1_BOT_8 BL1_BOT_9 BL1_BOT_10 BL1_BOT_11 BL1_BOT_12
+  BL1_BOT_13 BL1_BOT_14 BL1_BOT_15 BL1_TOP_0 BL1_TOP_1 BL1_TOP_2 BL1_TOP_3
+  BL1_TOP_4 BL1_TOP_5 BL1_TOP_6 BL1_TOP_7 BL1_TOP_8 BL1_TOP_9 BL1_TOP_10
+  BL1_TOP_11 BL1_TOP_12 BL1_TOP_13 BL1_TOP_14 BL1_TOP_15 BL2_BOT_0 BL2_BOT_1
+  BL2_BOT_2 BL2_BOT_3 BL2_BOT_4 BL2_BOT_5 BL2_BOT_6 BL2_BOT_7 BL2_BOT_8
+  BL2_BOT_9 BL2_BOT_10 BL2_BOT_11 BL2_BOT_12 BL2_BOT_13 BL2_BOT_14 BL2_BOT_15
+  BL2_TOP_0 BL2_TOP_1 BL2_TOP_2 BL2_TOP_3 BL2_TOP_4 BL2_TOP_5 BL2_TOP_6
+  BL2_TOP_7 BL2_TOP_8 BL2_TOP_9 BL2_TOP_10 BL2_TOP_11 BL2_TOP_12 BL2_TOP_13
+  BL2_TOP_14 BL2_TOP_15 BL3_BOT_0 BL3_BOT_1 BL3_BOT_2 BL3_BOT_3 BL3_BOT_4
+  BL3_BOT_5 BL3_BOT_6 BL3_BOT_7 BL3_BOT_8 BL3_BOT_9 BL3_BOT_10 BL3_BOT_11
+  BL3_BOT_12 BL3_BOT_13 BL3_BOT_14 BL3_BOT_15 BL3_TOP_0 BL3_TOP_1 BL3_TOP_2
+  BL3_TOP_3 BL3_TOP_4 BL3_TOP_5 BL3_TOP_6 BL3_TOP_7 BL3_TOP_8 BL3_TOP_9
+  BL3_TOP_10 BL3_TOP_11 BL3_TOP_12 BL3_TOP_13 BL3_TOP_14 BL3_TOP_15
+  BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1 BOT_YW2
+  BOT_YW3 DWL DWL_TURN D_TOP_0 D_TOP_1 D_TOP_2 D_TOP_3 D_TOP_4 D_TOP_5
+  D_TOP_6 D_TOP_7 D_TOP_8 D_TOP_9 D_TOP_10 D_TOP_11 D_TOP_12 D_TOP_13
+  D_TOP_14 D_TOP_15 IWCLK0 IWCLK1 LOG0 LOG0_SA NACT_CC_BOT NACT_CC_BOT_FAST
+  NACT_CC_TOP NACT_CC_TOP_FAST NACT_CC_TURN_BOT NACT_CC_TURN_TOP NBL0_BOT_0
+  NBL0_BOT_1 NBL0_BOT_2 NBL0_BOT_3 NBL0_BOT_4 NBL0_BOT_5 NBL0_BOT_6
+  NBL0_BOT_7 NBL0_BOT_8 NBL0_BOT_9 NBL0_BOT_10 NBL0_BOT_11 NBL0_BOT_12
+  NBL0_BOT_13 NBL0_BOT_14 NBL0_BOT_15 NBL0_TOP_0 NBL0_TOP_1 NBL0_TOP_2
+  NBL0_TOP_3 NBL0_TOP_4 NBL0_TOP_5 NBL0_TOP_6 NBL0_TOP_7 NBL0_TOP_8
+  NBL0_TOP_9 NBL0_TOP_10 NBL0_TOP_11 NBL0_TOP_12 NBL0_TOP_13 NBL0_TOP_14
+  NBL0_TOP_15 NBL1_BOT_0 NBL1_BOT_1 NBL1_BOT_2 NBL1_BOT_3 NBL1_BOT_4
+  NBL1_BOT_5 NBL1_BOT_6 NBL1_BOT_7 NBL1_BOT_8 NBL1_BOT_9 NBL1_BOT_10
+  NBL1_BOT_11 NBL1_BOT_12 NBL1_BOT_13 NBL1_BOT_14 NBL1_BOT_15 NBL1_TOP_0
+  NBL1_TOP_1 NBL1_TOP_2 NBL1_TOP_3 NBL1_TOP_4 NBL1_TOP_5 NBL1_TOP_6
+  NBL1_TOP_7 NBL1_TOP_8 NBL1_TOP_9 NBL1_TOP_10 NBL1_TOP_11 NBL1_TOP_12
+  NBL1_TOP_13 NBL1_TOP_14 NBL1_TOP_15 NBL2_BOT_0 NBL2_BOT_1 NBL2_BOT_2
+  NBL2_BOT_3 NBL2_BOT_4 NBL2_BOT_5 NBL2_BOT_6 NBL2_BOT_7 NBL2_BOT_8
+  NBL2_BOT_9 NBL2_BOT_10 NBL2_BOT_11 NBL2_BOT_12 NBL2_BOT_13 NBL2_BOT_14
+  NBL2_BOT_15 NBL2_TOP_0 NBL2_TOP_1 NBL2_TOP_2 NBL2_TOP_3 NBL2_TOP_4
+  NBL2_TOP_5 NBL2_TOP_6 NBL2_TOP_7 NBL2_TOP_8 NBL2_TOP_9 NBL2_TOP_10
+  NBL2_TOP_11 NBL2_TOP_12 NBL2_TOP_13 NBL2_TOP_14 NBL2_TOP_15 NBL3_BOT_0
+  NBL3_BOT_1 NBL3_BOT_2 NBL3_BOT_3 NBL3_BOT_4 NBL3_BOT_5 NBL3_BOT_6
+  NBL3_BOT_7 NBL3_BOT_8 NBL3_BOT_9 NBL3_BOT_10 NBL3_BOT_11 NBL3_BOT_12
+  NBL3_BOT_13 NBL3_BOT_14 NBL3_BOT_15 NBL3_TOP_0 NBL3_TOP_1 NBL3_TOP_2
+  NBL3_TOP_3 NBL3_TOP_4 NBL3_TOP_5 NBL3_TOP_6 NBL3_TOP_7 NBL3_TOP_8
+  NBL3_TOP_9 NBL3_TOP_10 NBL3_TOP_11 NBL3_TOP_12 NBL3_TOP_13 NBL3_TOP_14
+  NBL3_TOP_15 NSAE NWTDFT Q0_TOP_0 Q0_TOP_1 Q0_TOP_2 Q0_TOP_3 Q0_TOP_4
+  Q0_TOP_5 Q0_TOP_6 Q0_TOP_7 Q0_TOP_8 Q0_TOP_9 Q0_TOP_10 Q0_TOP_11 Q0_TOP_12
+  Q0_TOP_13 Q0_TOP_14 Q0_TOP_15 Q1_TOP_0 Q1_TOP_1 Q1_TOP_2 Q1_TOP_3 Q1_TOP_4
+  Q1_TOP_5 Q1_TOP_6 Q1_TOP_7 Q1_TOP_8 Q1_TOP_9 Q1_TOP_10 Q1_TOP_11 Q1_TOP_12
+  Q1_TOP_13 Q1_TOP_14 Q1_TOP_15 Q2_TOP_0 Q2_TOP_1 Q2_TOP_2 Q2_TOP_3 Q2_TOP_4
+  Q2_TOP_5 Q2_TOP_6 Q2_TOP_7 Q2_TOP_8 Q2_TOP_9 Q2_TOP_10 Q2_TOP_11 Q2_TOP_12
+  Q2_TOP_13 Q2_TOP_14 Q2_TOP_15 Q3_TOP_0 Q3_TOP_1 Q3_TOP_2 Q3_TOP_3 Q3_TOP_4
+  Q3_TOP_5 Q3_TOP_6 Q3_TOP_7 Q3_TOP_8 Q3_TOP_9 Q3_TOP_10 Q3_TOP_11 Q3_TOP_12
+  Q3_TOP_13 Q3_TOP_14 Q3_TOP_15 RDMUX SAEDLY SAEDLY_TURN SAPRECH TOP_BLPRECH
+  TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2 TOP_YW3 VDDCE
+  VDDC_BOT_0 VDDC_BOT_1 VDDC_BOT_2 VDDC_BOT_3 VDDC_BOT_4 VDDC_BOT_5
+  VDDC_BOT_6 VDDC_BOT_7 VDDC_BOT_8 VDDC_BOT_9 VDDC_BOT_10 VDDC_BOT_11
+  VDDC_BOT_12 VDDC_BOT_13 VDDC_BOT_14 VDDC_BOT_15 VDDC_TOP_0 VDDC_TOP_1
+  VDDC_TOP_2 VDDC_TOP_3 VDDC_TOP_4 VDDC_TOP_5 VDDC_TOP_6 VDDC_TOP_7
+  VDDC_TOP_8 VDDC_TOP_9 VDDC_TOP_10 VDDC_TOP_11 VDDC_TOP_12 VDDC_TOP_13
+  VDDC_TOP_14 VDDC_TOP_15 VDDPE VNWC_0 VNWC_1 VNWC_2 VNWC_3 VNWC_4 VNWC_5
+  VNWC_6 VNWC_7 VNWC_8 VNWC_9 VNWC_10 VNWC_11 VNWC_12 VNWC_13 VNWC_14 VNWC_15
+  VPW VVDP_BOT VVDP_TOP WEN_TOP_0 WEN_TOP_1 WEN_TOP_2 WEN_TOP_3 WEN_TOP_4
+  WEN_TOP_5 WEN_TOP_6 WEN_TOP_7 WEN_TOP_8 WEN_TOP_9 WEN_TOP_10 WEN_TOP_11
+  WEN_TOP_12 WEN_TOP_13 WEN_TOP_14 WEN_TOP_15
** gf12lp_1rw_lg12_w32_bitIOCDM_L00: 3104 flat devices **
XL_IO_01 BL0_BOT_1 BL0_TOP_1 BL1_BOT_1 BL1_TOP_1 BL2_BOT_1 BL2_TOP_1 BL3_BOT_1
+  BL3_TOP_1 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1
+  BOT_YW2 BOT_YW3 D_TOP_1 DWL DWL_TURN D_TOP_1 IWCLK0 IWCLK1 LOG0 LOG0_SA
+  NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST NACT_CC_TURN_BOT
+  NACT_CC_TURN_TOP NBL0_BOT_1 NBL0_TOP_1 NBL1_BOT_1 NBL1_TOP_1 NBL2_BOT_1
+  NBL2_TOP_1 NBL3_BOT_1 NBL3_TOP_1 NSAE NWTDFT Q0_TOP_1 Q0_TOP_1 Q0_TOP_1
+  Q1_TOP_1 Q1_TOP_1 Q2_TOP_1 Q2_TOP_1 Q3_TOP_1 Q3_TOP_1 RDMUX SAEDLY
+  SAEDLY_TURN SAPRECH TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0
+  TOP_YW1 TOP_YW2 TOP_YW3 VDDCE VDDC_BOT_1 VDDC_TOP_1 VDDPE VNWC_1 VDDPE VPW
+  VPW VPW VVDP_BOT VVDP_TOP WEN_TOP_1 WEN_TOP_1
+  gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XL_IO_010 BL0_BOT_10 BL0_TOP_10 BL1_BOT_10 BL1_TOP_10 BL2_BOT_10 BL2_TOP_10
+  BL3_BOT_10 BL3_TOP_10 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3
+  BOT_YW0 BOT_YW1 BOT_YW2 BOT_YW3 D_TOP_10 DWL DWL_TURN D_TOP_10 IWCLK0
+  IWCLK1 LOG0 LOG0_SA NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP
+  NACT_CC_TOP_FAST NACT_CC_TURN_BOT NACT_CC_TURN_TOP NBL0_BOT_10 NBL0_TOP_10
+  NBL1_BOT_10 NBL1_TOP_10 NBL2_BOT_10 NBL2_TOP_10 NBL3_BOT_10 NBL3_TOP_10
+  NSAE NWTDFT Q0_TOP_10 Q0_TOP_10 Q0_TOP_10 Q1_TOP_10 Q1_TOP_10 Q2_TOP_10
+  Q2_TOP_10 Q3_TOP_10 Q3_TOP_10 RDMUX SAEDLY SAEDLY_TURN SAPRECH TOP_BLPRECH
+  TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2 TOP_YW3 VDDCE
+  VDDC_BOT_10 VDDC_TOP_10 VDDPE VNWC_10 VDDPE VPW VPW VPW VVDP_BOT VVDP_TOP
+  WEN_TOP_10 WEN_TOP_10 gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XL_IO_011 BL0_BOT_11 BL0_TOP_11 BL1_BOT_11 BL1_TOP_11 BL2_BOT_11 BL2_TOP_11
+  BL3_BOT_11 BL3_TOP_11 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3
+  BOT_YW0 BOT_YW1 BOT_YW2 BOT_YW3 D_TOP_11 DWL DWL_TURN D_TOP_11 IWCLK0
+  IWCLK1 LOG0 LOG0_SA NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP
+  NACT_CC_TOP_FAST NACT_CC_TURN_BOT NACT_CC_TURN_TOP NBL0_BOT_11 NBL0_TOP_11
+  NBL1_BOT_11 NBL1_TOP_11 NBL2_BOT_11 NBL2_TOP_11 NBL3_BOT_11 NBL3_TOP_11
+  NSAE NWTDFT Q0_TOP_11 Q0_TOP_11 Q0_TOP_11 Q1_TOP_11 Q1_TOP_11 Q2_TOP_11
+  Q2_TOP_11 Q3_TOP_11 Q3_TOP_11 RDMUX SAEDLY SAEDLY_TURN SAPRECH TOP_BLPRECH
+  TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2 TOP_YW3 VDDCE
+  VDDC_BOT_11 VDDC_TOP_11 VDDPE VNWC_11 VDDPE VPW VPW VPW VVDP_BOT VVDP_TOP
+  WEN_TOP_11 WEN_TOP_11 gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XL_IO_012 BL0_BOT_12 BL0_TOP_12 BL1_BOT_12 BL1_TOP_12 BL2_BOT_12 BL2_TOP_12
+  BL3_BOT_12 BL3_TOP_12 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3
+  BOT_YW0 BOT_YW1 BOT_YW2 BOT_YW3 D_TOP_12 DWL DWL_TURN D_TOP_12 IWCLK0
+  IWCLK1 LOG0 LOG0_SA NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP
+  NACT_CC_TOP_FAST NACT_CC_TURN_BOT NACT_CC_TURN_TOP NBL0_BOT_12 NBL0_TOP_12
+  NBL1_BOT_12 NBL1_TOP_12 NBL2_BOT_12 NBL2_TOP_12 NBL3_BOT_12 NBL3_TOP_12
+  NSAE NWTDFT Q0_TOP_12 Q0_TOP_12 Q0_TOP_12 Q1_TOP_12 Q1_TOP_12 Q2_TOP_12
+  Q2_TOP_12 Q3_TOP_12 Q3_TOP_12 RDMUX SAEDLY SAEDLY_TURN SAPRECH TOP_BLPRECH
+  TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2 TOP_YW3 VDDCE
+  VDDC_BOT_12 VDDC_TOP_12 VDDPE VNWC_12 VDDPE VPW VPW VPW VVDP_BOT VVDP_TOP
+  WEN_TOP_12 WEN_TOP_12 gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XL_IO_013 BL0_BOT_13 BL0_TOP_13 BL1_BOT_13 BL1_TOP_13 BL2_BOT_13 BL2_TOP_13
+  BL3_BOT_13 BL3_TOP_13 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3
+  BOT_YW0 BOT_YW1 BOT_YW2 BOT_YW3 D_TOP_13 DWL DWL_TURN D_TOP_13 IWCLK0
+  IWCLK1 LOG0 LOG0_SA NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP
+  NACT_CC_TOP_FAST NACT_CC_TURN_BOT NACT_CC_TURN_TOP NBL0_BOT_13 NBL0_TOP_13
+  NBL1_BOT_13 NBL1_TOP_13 NBL2_BOT_13 NBL2_TOP_13 NBL3_BOT_13 NBL3_TOP_13
+  NSAE NWTDFT Q0_TOP_13 Q0_TOP_13 Q0_TOP_13 Q1_TOP_13 Q1_TOP_13 Q2_TOP_13
+  Q2_TOP_13 Q3_TOP_13 Q3_TOP_13 RDMUX SAEDLY SAEDLY_TURN SAPRECH TOP_BLPRECH
+  TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2 TOP_YW3 VDDCE
+  VDDC_BOT_13 VDDC_TOP_13 VDDPE VNWC_13 VDDPE VPW VPW VPW VVDP_BOT VVDP_TOP
+  WEN_TOP_13 WEN_TOP_13 gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XL_IO_014 BL0_BOT_14 BL0_TOP_14 BL1_BOT_14 BL1_TOP_14 BL2_BOT_14 BL2_TOP_14
+  BL3_BOT_14 BL3_TOP_14 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3
+  BOT_YW0 BOT_YW1 BOT_YW2 BOT_YW3 D_TOP_14 DWL DWL_TURN D_TOP_14 IWCLK0
+  IWCLK1 LOG0 LOG0_SA NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP
+  NACT_CC_TOP_FAST NACT_CC_TURN_BOT NACT_CC_TURN_TOP NBL0_BOT_14 NBL0_TOP_14
+  NBL1_BOT_14 NBL1_TOP_14 NBL2_BOT_14 NBL2_TOP_14 NBL3_BOT_14 NBL3_TOP_14
+  NSAE NWTDFT Q0_TOP_14 Q0_TOP_14 Q0_TOP_14 Q1_TOP_14 Q1_TOP_14 Q2_TOP_14
+  Q2_TOP_14 Q3_TOP_14 Q3_TOP_14 RDMUX SAEDLY SAEDLY_TURN SAPRECH TOP_BLPRECH
+  TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2 TOP_YW3 VDDCE
+  VDDC_BOT_14 VDDC_TOP_14 VDDPE VNWC_14 VDDPE VPW VPW VPW VVDP_BOT VVDP_TOP
+  WEN_TOP_14 WEN_TOP_14 gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XL_IO_02 BL0_BOT_2 BL0_TOP_2 BL1_BOT_2 BL1_TOP_2 BL2_BOT_2 BL2_TOP_2 BL3_BOT_2
+  BL3_TOP_2 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1
+  BOT_YW2 BOT_YW3 D_TOP_2 DWL DWL_TURN D_TOP_2 IWCLK0 IWCLK1 LOG0 LOG0_SA
+  NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST NACT_CC_TURN_BOT
+  NACT_CC_TURN_TOP NBL0_BOT_2 NBL0_TOP_2 NBL1_BOT_2 NBL1_TOP_2 NBL2_BOT_2
+  NBL2_TOP_2 NBL3_BOT_2 NBL3_TOP_2 NSAE NWTDFT Q0_TOP_2 Q0_TOP_2 Q0_TOP_2
+  Q1_TOP_2 Q1_TOP_2 Q2_TOP_2 Q2_TOP_2 Q3_TOP_2 Q3_TOP_2 RDMUX SAEDLY
+  SAEDLY_TURN SAPRECH TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0
+  TOP_YW1 TOP_YW2 TOP_YW3 VDDCE VDDC_BOT_2 VDDC_TOP_2 VDDPE VNWC_2 VDDPE VPW
+  VPW VPW VVDP_BOT VVDP_TOP WEN_TOP_2 WEN_TOP_2
+  gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XL_IO_03 BL0_BOT_3 BL0_TOP_3 BL1_BOT_3 BL1_TOP_3 BL2_BOT_3 BL2_TOP_3 BL3_BOT_3
+  BL3_TOP_3 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1
+  BOT_YW2 BOT_YW3 D_TOP_3 DWL DWL_TURN D_TOP_3 IWCLK0 IWCLK1 LOG0 LOG0_SA
+  NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST NACT_CC_TURN_BOT
+  NACT_CC_TURN_TOP NBL0_BOT_3 NBL0_TOP_3 NBL1_BOT_3 NBL1_TOP_3 NBL2_BOT_3
+  NBL2_TOP_3 NBL3_BOT_3 NBL3_TOP_3 NSAE NWTDFT Q0_TOP_3 Q0_TOP_3 Q0_TOP_3
+  Q1_TOP_3 Q1_TOP_3 Q2_TOP_3 Q2_TOP_3 Q3_TOP_3 Q3_TOP_3 RDMUX SAEDLY
+  SAEDLY_TURN SAPRECH TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0
+  TOP_YW1 TOP_YW2 TOP_YW3 VDDCE VDDC_BOT_3 VDDC_TOP_3 VDDPE VNWC_3 VDDPE VPW
+  VPW VPW VVDP_BOT VVDP_TOP WEN_TOP_3 WEN_TOP_3
+  gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XL_IO_04 BL0_BOT_4 BL0_TOP_4 BL1_BOT_4 BL1_TOP_4 BL2_BOT_4 BL2_TOP_4 BL3_BOT_4
+  BL3_TOP_4 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1
+  BOT_YW2 BOT_YW3 D_TOP_4 DWL DWL_TURN D_TOP_4 IWCLK0 IWCLK1 LOG0 LOG0_SA
+  NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST NACT_CC_TURN_BOT
+  NACT_CC_TURN_TOP NBL0_BOT_4 NBL0_TOP_4 NBL1_BOT_4 NBL1_TOP_4 NBL2_BOT_4
+  NBL2_TOP_4 NBL3_BOT_4 NBL3_TOP_4 NSAE NWTDFT Q0_TOP_4 Q0_TOP_4 Q0_TOP_4
+  Q1_TOP_4 Q1_TOP_4 Q2_TOP_4 Q2_TOP_4 Q3_TOP_4 Q3_TOP_4 RDMUX SAEDLY
+  SAEDLY_TURN SAPRECH TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0
+  TOP_YW1 TOP_YW2 TOP_YW3 VDDCE VDDC_BOT_4 VDDC_TOP_4 VDDPE VNWC_4 VDDPE VPW
+  VPW VPW VVDP_BOT VVDP_TOP WEN_TOP_4 WEN_TOP_4
+  gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XL_IO_05 BL0_BOT_5 BL0_TOP_5 BL1_BOT_5 BL1_TOP_5 BL2_BOT_5 BL2_TOP_5 BL3_BOT_5
+  BL3_TOP_5 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1
+  BOT_YW2 BOT_YW3 D_TOP_5 DWL DWL_TURN D_TOP_5 IWCLK0 IWCLK1 LOG0 LOG0_SA
+  NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST NACT_CC_TURN_BOT
+  NACT_CC_TURN_TOP NBL0_BOT_5 NBL0_TOP_5 NBL1_BOT_5 NBL1_TOP_5 NBL2_BOT_5
+  NBL2_TOP_5 NBL3_BOT_5 NBL3_TOP_5 NSAE NWTDFT Q0_TOP_5 Q0_TOP_5 Q0_TOP_5
+  Q1_TOP_5 Q1_TOP_5 Q2_TOP_5 Q2_TOP_5 Q3_TOP_5 Q3_TOP_5 RDMUX SAEDLY
+  SAEDLY_TURN SAPRECH TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0
+  TOP_YW1 TOP_YW2 TOP_YW3 VDDCE VDDC_BOT_5 VDDC_TOP_5 VDDPE VNWC_5 VDDPE VPW
+  VPW VPW VVDP_BOT VVDP_TOP WEN_TOP_5 WEN_TOP_5
+  gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XL_IO_06 BL0_BOT_6 BL0_TOP_6 BL1_BOT_6 BL1_TOP_6 BL2_BOT_6 BL2_TOP_6 BL3_BOT_6
+  BL3_TOP_6 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1
+  BOT_YW2 BOT_YW3 D_TOP_6 DWL DWL_TURN D_TOP_6 IWCLK0 IWCLK1 LOG0 LOG0_SA
+  NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST NACT_CC_TURN_BOT
+  NACT_CC_TURN_TOP NBL0_BOT_6 NBL0_TOP_6 NBL1_BOT_6 NBL1_TOP_6 NBL2_BOT_6
+  NBL2_TOP_6 NBL3_BOT_6 NBL3_TOP_6 NSAE NWTDFT Q0_TOP_6 Q0_TOP_6 Q0_TOP_6
+  Q1_TOP_6 Q1_TOP_6 Q2_TOP_6 Q2_TOP_6 Q3_TOP_6 Q3_TOP_6 RDMUX SAEDLY
+  SAEDLY_TURN SAPRECH TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0
+  TOP_YW1 TOP_YW2 TOP_YW3 VDDCE VDDC_BOT_6 VDDC_TOP_6 VDDPE VNWC_6 VDDPE VPW
+  VPW VPW VVDP_BOT VVDP_TOP WEN_TOP_6 WEN_TOP_6
+  gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XL_IO_07 BL0_BOT_7 BL0_TOP_7 BL1_BOT_7 BL1_TOP_7 BL2_BOT_7 BL2_TOP_7 BL3_BOT_7
+  BL3_TOP_7 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1
+  BOT_YW2 BOT_YW3 D_TOP_7 DWL DWL_TURN D_TOP_7 IWCLK0 IWCLK1 LOG0 LOG0_SA
+  NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST NACT_CC_TURN_BOT
+  NACT_CC_TURN_TOP NBL0_BOT_7 NBL0_TOP_7 NBL1_BOT_7 NBL1_TOP_7 NBL2_BOT_7
+  NBL2_TOP_7 NBL3_BOT_7 NBL3_TOP_7 NSAE NWTDFT Q0_TOP_7 Q0_TOP_7 Q0_TOP_7
+  Q1_TOP_7 Q1_TOP_7 Q2_TOP_7 Q2_TOP_7 Q3_TOP_7 Q3_TOP_7 RDMUX SAEDLY
+  SAEDLY_TURN SAPRECH TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0
+  TOP_YW1 TOP_YW2 TOP_YW3 VDDCE VDDC_BOT_7 VDDC_TOP_7 VDDPE VNWC_7 VDDPE VPW
+  VPW VPW VVDP_BOT VVDP_TOP WEN_TOP_7 WEN_TOP_7
+  gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XL_IO_08 BL0_BOT_8 BL0_TOP_8 BL1_BOT_8 BL1_TOP_8 BL2_BOT_8 BL2_TOP_8 BL3_BOT_8
+  BL3_TOP_8 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1
+  BOT_YW2 BOT_YW3 D_TOP_8 DWL DWL_TURN D_TOP_8 IWCLK0 IWCLK1 LOG0 LOG0_SA
+  NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST NACT_CC_TURN_BOT
+  NACT_CC_TURN_TOP NBL0_BOT_8 NBL0_TOP_8 NBL1_BOT_8 NBL1_TOP_8 NBL2_BOT_8
+  NBL2_TOP_8 NBL3_BOT_8 NBL3_TOP_8 NSAE NWTDFT Q0_TOP_8 Q0_TOP_8 Q0_TOP_8
+  Q1_TOP_8 Q1_TOP_8 Q2_TOP_8 Q2_TOP_8 Q3_TOP_8 Q3_TOP_8 RDMUX SAEDLY
+  SAEDLY_TURN SAPRECH TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0
+  TOP_YW1 TOP_YW2 TOP_YW3 VDDCE VDDC_BOT_8 VDDC_TOP_8 VDDPE VNWC_8 VDDPE VPW
+  VPW VPW VVDP_BOT VVDP_TOP WEN_TOP_8 WEN_TOP_8
+  gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XL_IO_09 BL0_BOT_9 BL0_TOP_9 BL1_BOT_9 BL1_TOP_9 BL2_BOT_9 BL2_TOP_9 BL3_BOT_9
+  BL3_TOP_9 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1
+  BOT_YW2 BOT_YW3 D_TOP_9 DWL DWL_TURN D_TOP_9 IWCLK0 IWCLK1 LOG0 LOG0_SA
+  NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST NACT_CC_TURN_BOT
+  NACT_CC_TURN_TOP NBL0_BOT_9 NBL0_TOP_9 NBL1_BOT_9 NBL1_TOP_9 NBL2_BOT_9
+  NBL2_TOP_9 NBL3_BOT_9 NBL3_TOP_9 NSAE NWTDFT Q0_TOP_9 Q0_TOP_9 Q0_TOP_9
+  Q1_TOP_9 Q1_TOP_9 Q2_TOP_9 Q2_TOP_9 Q3_TOP_9 Q3_TOP_9 RDMUX SAEDLY
+  SAEDLY_TURN SAPRECH TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0
+  TOP_YW1 TOP_YW2 TOP_YW3 VDDCE VDDC_BOT_9 VDDC_TOP_9 VDDPE VNWC_9 VDDPE VPW
+  VPW VPW VVDP_BOT VVDP_TOP WEN_TOP_9 WEN_TOP_9
+  gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XL_IO_L BL0_BOT_0 BL0_TOP_0 BL1_BOT_0 BL1_TOP_0 BL2_BOT_0 BL2_TOP_0 BL3_BOT_0
+  BL3_TOP_0 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1
+  BOT_YW2 BOT_YW3 D_TOP_0 DWL DWL_TURN D_TOP_0 IWCLK0 IWCLK1 LOG0 LOG0_SA
+  NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST NACT_CC_TURN_BOT
+  NACT_CC_TURN_TOP NBL0_BOT_0 NBL0_TOP_0 NBL1_BOT_0 NBL1_TOP_0 NBL2_BOT_0
+  NBL2_TOP_0 NBL3_BOT_0 NBL3_TOP_0 NSAE NWTDFT Q0_TOP_0 Q0_TOP_0 Q0_TOP_0
+  Q1_TOP_0 Q1_TOP_0 Q2_TOP_0 Q2_TOP_0 Q3_TOP_0 Q3_TOP_0 RDMUX SAEDLY
+  SAEDLY_TURN SAPRECH TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0
+  TOP_YW1 TOP_YW2 TOP_YW3 VDDCE VDDC_BOT_0 VDDC_TOP_0 VDDPE VNWC_0 VDDPE VPW
+  VPW VPW VVDP_BOT VVDP_TOP WEN_TOP_0 WEN_TOP_0
+  gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XL_IO_R BL0_BOT_15 BL0_TOP_15 BL1_BOT_15 BL1_TOP_15 BL2_BOT_15 BL2_TOP_15
+  BL3_BOT_15 BL3_TOP_15 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3
+  BOT_YW0 BOT_YW1 BOT_YW2 BOT_YW3 D_TOP_15 DWL DWL_TURN D_TOP_15 IWCLK0
+  IWCLK1 LOG0 LOG0_SA NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP
+  NACT_CC_TOP_FAST NACT_CC_TURN_BOT NACT_CC_TURN_TOP NBL0_BOT_15 NBL0_TOP_15
+  NBL1_BOT_15 NBL1_TOP_15 NBL2_BOT_15 NBL2_TOP_15 NBL3_BOT_15 NBL3_TOP_15
+  NSAE NWTDFT Q0_TOP_15 Q0_TOP_15 Q0_TOP_15 Q1_TOP_15 Q1_TOP_15 Q2_TOP_15
+  Q2_TOP_15 Q3_TOP_15 Q3_TOP_15 RDMUX SAEDLY SAEDLY_TURN SAPRECH TOP_BLPRECH
+  TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2 TOP_YW3 VDDCE
+  VDDC_BOT_15 VDDC_TOP_15 VDDPE VNWC_15 VDDPE VPW VPW VPW VVDP_BOT VVDP_TOP
+  WEN_TOP_15 WEN_TOP_15 gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
.ENDS gf12lp_1rw_lg12_w32_bitIOCDM_L00
****
.SUBCKT gf12lp_1rw_lg12_w32_bitIO_ROW_L00 BL0_BOT_0 BL0_BOT_1 BL0_BOT_2
+  BL0_BOT_3 BL0_BOT_4 BL0_BOT_5 BL0_BOT_6 BL0_BOT_7 BL0_BOT_8 BL0_BOT_9
+  BL0_BOT_10 BL0_BOT_11 BL0_BOT_12 BL0_BOT_13 BL0_BOT_14 BL0_BOT_15 BL0_TOP_0
+  BL0_TOP_1 BL0_TOP_2 BL0_TOP_3 BL0_TOP_4 BL0_TOP_5 BL0_TOP_6 BL0_TOP_7
+  BL0_TOP_8 BL0_TOP_9 BL0_TOP_10 BL0_TOP_11 BL0_TOP_12 BL0_TOP_13 BL0_TOP_14
+  BL0_TOP_15 BL1_BOT_0 BL1_BOT_1 BL1_BOT_2 BL1_BOT_3 BL1_BOT_4 BL1_BOT_5
+  BL1_BOT_6 BL1_BOT_7 BL1_BOT_8 BL1_BOT_9 BL1_BOT_10 BL1_BOT_11 BL1_BOT_12
+  BL1_BOT_13 BL1_BOT_14 BL1_BOT_15 BL1_TOP_0 BL1_TOP_1 BL1_TOP_2 BL1_TOP_3
+  BL1_TOP_4 BL1_TOP_5 BL1_TOP_6 BL1_TOP_7 BL1_TOP_8 BL1_TOP_9 BL1_TOP_10
+  BL1_TOP_11 BL1_TOP_12 BL1_TOP_13 BL1_TOP_14 BL1_TOP_15 BL2_BOT_0 BL2_BOT_1
+  BL2_BOT_2 BL2_BOT_3 BL2_BOT_4 BL2_BOT_5 BL2_BOT_6 BL2_BOT_7 BL2_BOT_8
+  BL2_BOT_9 BL2_BOT_10 BL2_BOT_11 BL2_BOT_12 BL2_BOT_13 BL2_BOT_14 BL2_BOT_15
+  BL2_TOP_0 BL2_TOP_1 BL2_TOP_2 BL2_TOP_3 BL2_TOP_4 BL2_TOP_5 BL2_TOP_6
+  BL2_TOP_7 BL2_TOP_8 BL2_TOP_9 BL2_TOP_10 BL2_TOP_11 BL2_TOP_12 BL2_TOP_13
+  BL2_TOP_14 BL2_TOP_15 BL3_BOT_0 BL3_BOT_1 BL3_BOT_2 BL3_BOT_3 BL3_BOT_4
+  BL3_BOT_5 BL3_BOT_6 BL3_BOT_7 BL3_BOT_8 BL3_BOT_9 BL3_BOT_10 BL3_BOT_11
+  BL3_BOT_12 BL3_BOT_13 BL3_BOT_14 BL3_BOT_15 BL3_TOP_0 BL3_TOP_1 BL3_TOP_2
+  BL3_TOP_3 BL3_TOP_4 BL3_TOP_5 BL3_TOP_6 BL3_TOP_7 BL3_TOP_8 BL3_TOP_9
+  BL3_TOP_10 BL3_TOP_11 BL3_TOP_12 BL3_TOP_13 BL3_TOP_14 BL3_TOP_15
+  BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1 BOT_YW2
+  BOT_YW3 DWL D_TOP_0 D_TOP_1 D_TOP_2 D_TOP_3 D_TOP_4 D_TOP_5 D_TOP_6 D_TOP_7
+  D_TOP_8 D_TOP_9 D_TOP_10 D_TOP_11 D_TOP_12 D_TOP_13 D_TOP_14 D_TOP_15
+  IWCLK0 IWCLK1 LOG0 LOG0_SA NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP
+  NACT_CC_TOP_FAST NBL0_BOT_0 NBL0_BOT_1 NBL0_BOT_2 NBL0_BOT_3 NBL0_BOT_4
+  NBL0_BOT_5 NBL0_BOT_6 NBL0_BOT_7 NBL0_BOT_8 NBL0_BOT_9 NBL0_BOT_10
+  NBL0_BOT_11 NBL0_BOT_12 NBL0_BOT_13 NBL0_BOT_14 NBL0_BOT_15 NBL0_TOP_0
+  NBL0_TOP_1 NBL0_TOP_2 NBL0_TOP_3 NBL0_TOP_4 NBL0_TOP_5 NBL0_TOP_6
+  NBL0_TOP_7 NBL0_TOP_8 NBL0_TOP_9 NBL0_TOP_10 NBL0_TOP_11 NBL0_TOP_12
+  NBL0_TOP_13 NBL0_TOP_14 NBL0_TOP_15 NBL1_BOT_0 NBL1_BOT_1 NBL1_BOT_2
+  NBL1_BOT_3 NBL1_BOT_4 NBL1_BOT_5 NBL1_BOT_6 NBL1_BOT_7 NBL1_BOT_8
+  NBL1_BOT_9 NBL1_BOT_10 NBL1_BOT_11 NBL1_BOT_12 NBL1_BOT_13 NBL1_BOT_14
+  NBL1_BOT_15 NBL1_TOP_0 NBL1_TOP_1 NBL1_TOP_2 NBL1_TOP_3 NBL1_TOP_4
+  NBL1_TOP_5 NBL1_TOP_6 NBL1_TOP_7 NBL1_TOP_8 NBL1_TOP_9 NBL1_TOP_10
+  NBL1_TOP_11 NBL1_TOP_12 NBL1_TOP_13 NBL1_TOP_14 NBL1_TOP_15 NBL2_BOT_0
+  NBL2_BOT_1 NBL2_BOT_2 NBL2_BOT_3 NBL2_BOT_4 NBL2_BOT_5 NBL2_BOT_6
+  NBL2_BOT_7 NBL2_BOT_8 NBL2_BOT_9 NBL2_BOT_10 NBL2_BOT_11 NBL2_BOT_12
+  NBL2_BOT_13 NBL2_BOT_14 NBL2_BOT_15 NBL2_TOP_0 NBL2_TOP_1 NBL2_TOP_2
+  NBL2_TOP_3 NBL2_TOP_4 NBL2_TOP_5 NBL2_TOP_6 NBL2_TOP_7 NBL2_TOP_8
+  NBL2_TOP_9 NBL2_TOP_10 NBL2_TOP_11 NBL2_TOP_12 NBL2_TOP_13 NBL2_TOP_14
+  NBL2_TOP_15 NBL3_BOT_0 NBL3_BOT_1 NBL3_BOT_2 NBL3_BOT_3 NBL3_BOT_4
+  NBL3_BOT_5 NBL3_BOT_6 NBL3_BOT_7 NBL3_BOT_8 NBL3_BOT_9 NBL3_BOT_10
+  NBL3_BOT_11 NBL3_BOT_12 NBL3_BOT_13 NBL3_BOT_14 NBL3_BOT_15 NBL3_TOP_0
+  NBL3_TOP_1 NBL3_TOP_2 NBL3_TOP_3 NBL3_TOP_4 NBL3_TOP_5 NBL3_TOP_6
+  NBL3_TOP_7 NBL3_TOP_8 NBL3_TOP_9 NBL3_TOP_10 NBL3_TOP_11 NBL3_TOP_12
+  NBL3_TOP_13 NBL3_TOP_14 NBL3_TOP_15 NSAE NWTDFT Q0_TOP_0 Q0_TOP_1 Q0_TOP_2
+  Q0_TOP_3 Q0_TOP_4 Q0_TOP_5 Q0_TOP_6 Q0_TOP_7 Q0_TOP_8 Q0_TOP_9 Q0_TOP_10
+  Q0_TOP_11 Q0_TOP_12 Q0_TOP_13 Q0_TOP_14 Q0_TOP_15 Q1_TOP_0 Q1_TOP_1
+  Q1_TOP_2 Q1_TOP_3 Q1_TOP_4 Q1_TOP_5 Q1_TOP_6 Q1_TOP_7 Q1_TOP_8 Q1_TOP_9
+  Q1_TOP_10 Q1_TOP_11 Q1_TOP_12 Q1_TOP_13 Q1_TOP_14 Q1_TOP_15 Q2_TOP_0
+  Q2_TOP_1 Q2_TOP_2 Q2_TOP_3 Q2_TOP_4 Q2_TOP_5 Q2_TOP_6 Q2_TOP_7 Q2_TOP_8
+  Q2_TOP_9 Q2_TOP_10 Q2_TOP_11 Q2_TOP_12 Q2_TOP_13 Q2_TOP_14 Q2_TOP_15
+  Q3_TOP_0 Q3_TOP_1 Q3_TOP_2 Q3_TOP_3 Q3_TOP_4 Q3_TOP_5 Q3_TOP_6 Q3_TOP_7
+  Q3_TOP_8 Q3_TOP_9 Q3_TOP_10 Q3_TOP_11 Q3_TOP_12 Q3_TOP_13 Q3_TOP_14
+  Q3_TOP_15 RDMUX SAEDLY SAPRECH TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2
+  TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2 TOP_YW3 VDDCE VDDC_BOT_0 VDDC_BOT_1
+  VDDC_BOT_2 VDDC_BOT_3 VDDC_BOT_4 VDDC_BOT_5 VDDC_BOT_6 VDDC_BOT_7
+  VDDC_BOT_8 VDDC_BOT_9 VDDC_BOT_10 VDDC_BOT_11 VDDC_BOT_12 VDDC_BOT_13
+  VDDC_BOT_14 VDDC_BOT_15 VDDC_TOP_0 VDDC_TOP_1 VDDC_TOP_2 VDDC_TOP_3
+  VDDC_TOP_4 VDDC_TOP_5 VDDC_TOP_6 VDDC_TOP_7 VDDC_TOP_8 VDDC_TOP_9
+  VDDC_TOP_10 VDDC_TOP_11 VDDC_TOP_12 VDDC_TOP_13 VDDC_TOP_14 VDDC_TOP_15
+  VDDPE VNWC_0 VNWC_1 VNWC_2 VNWC_3 VNWC_4 VNWC_5 VNWC_6 VNWC_7 VNWC_8 VNWC_9
+  VNWC_10 VNWC_11 VNWC_12 VNWC_13 VNWC_14 VNWC_15 VNWC_16 VPW VVDP_BOT
+  VVDP_TOP WEN_TOP_0 WEN_TOP_1 WEN_TOP_2 WEN_TOP_3 WEN_TOP_4 WEN_TOP_5
+  WEN_TOP_6 WEN_TOP_7 WEN_TOP_8 WEN_TOP_9 WEN_TOP_10 WEN_TOP_11 WEN_TOP_12
+  WEN_TOP_13 WEN_TOP_14 WEN_TOP_15
** gf12lp_1rw_lg12_w32_bitIO_ROW_L00: 3104 flat devices **
XIO_CDM_ROW_L0 BL0_BOT_0 BL0_BOT_1 BL0_BOT_2 BL0_BOT_3 BL0_BOT_4 BL0_BOT_5
+  BL0_BOT_6 BL0_BOT_7 BL0_BOT_8 BL0_BOT_9 BL0_BOT_10 BL0_BOT_11 BL0_BOT_12
+  BL0_BOT_13 BL0_BOT_14 BL0_BOT_15 BL0_TOP_0 BL0_TOP_1 BL0_TOP_2 BL0_TOP_3
+  BL0_TOP_4 BL0_TOP_5 BL0_TOP_6 BL0_TOP_7 BL0_TOP_8 BL0_TOP_9 BL0_TOP_10
+  BL0_TOP_11 BL0_TOP_12 BL0_TOP_13 BL0_TOP_14 BL0_TOP_15 BL1_BOT_0 BL1_BOT_1
+  BL1_BOT_2 BL1_BOT_3 BL1_BOT_4 BL1_BOT_5 BL1_BOT_6 BL1_BOT_7 BL1_BOT_8
+  BL1_BOT_9 BL1_BOT_10 BL1_BOT_11 BL1_BOT_12 BL1_BOT_13 BL1_BOT_14 BL1_BOT_15
+  BL1_TOP_0 BL1_TOP_1 BL1_TOP_2 BL1_TOP_3 BL1_TOP_4 BL1_TOP_5 BL1_TOP_6
+  BL1_TOP_7 BL1_TOP_8 BL1_TOP_9 BL1_TOP_10 BL1_TOP_11 BL1_TOP_12 BL1_TOP_13
+  BL1_TOP_14 BL1_TOP_15 BL2_BOT_0 BL2_BOT_1 BL2_BOT_2 BL2_BOT_3 BL2_BOT_4
+  BL2_BOT_5 BL2_BOT_6 BL2_BOT_7 BL2_BOT_8 BL2_BOT_9 BL2_BOT_10 BL2_BOT_11
+  BL2_BOT_12 BL2_BOT_13 BL2_BOT_14 BL2_BOT_15 BL2_TOP_0 BL2_TOP_1 BL2_TOP_2
+  BL2_TOP_3 BL2_TOP_4 BL2_TOP_5 BL2_TOP_6 BL2_TOP_7 BL2_TOP_8 BL2_TOP_9
+  BL2_TOP_10 BL2_TOP_11 BL2_TOP_12 BL2_TOP_13 BL2_TOP_14 BL2_TOP_15 BL3_BOT_0
+  BL3_BOT_1 BL3_BOT_2 BL3_BOT_3 BL3_BOT_4 BL3_BOT_5 BL3_BOT_6 BL3_BOT_7
+  BL3_BOT_8 BL3_BOT_9 BL3_BOT_10 BL3_BOT_11 BL3_BOT_12 BL3_BOT_13 BL3_BOT_14
+  BL3_BOT_15 BL3_TOP_0 BL3_TOP_1 BL3_TOP_2 BL3_TOP_3 BL3_TOP_4 BL3_TOP_5
+  BL3_TOP_6 BL3_TOP_7 BL3_TOP_8 BL3_TOP_9 BL3_TOP_10 BL3_TOP_11 BL3_TOP_12
+  BL3_TOP_13 BL3_TOP_14 BL3_TOP_15 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2
+  BOT_NYR3 BOT_YW0 BOT_YW1 BOT_YW2 BOT_YW3 DWL DWL D_TOP_0 D_TOP_1 D_TOP_2
+  D_TOP_3 D_TOP_4 D_TOP_5 D_TOP_6 D_TOP_7 D_TOP_8 D_TOP_9 D_TOP_10 D_TOP_11
+  D_TOP_12 D_TOP_13 D_TOP_14 D_TOP_15 IWCLK0 IWCLK1 LOG0 LOG0_SA NACT_CC_BOT
+  NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST NACT_CC_BOT NACT_CC_TOP
+  NBL0_BOT_0 NBL0_BOT_1 NBL0_BOT_2 NBL0_BOT_3 NBL0_BOT_4 NBL0_BOT_5
+  NBL0_BOT_6 NBL0_BOT_7 NBL0_BOT_8 NBL0_BOT_9 NBL0_BOT_10 NBL0_BOT_11
+  NBL0_BOT_12 NBL0_BOT_13 NBL0_BOT_14 NBL0_BOT_15 NBL0_TOP_0 NBL0_TOP_1
+  NBL0_TOP_2 NBL0_TOP_3 NBL0_TOP_4 NBL0_TOP_5 NBL0_TOP_6 NBL0_TOP_7
+  NBL0_TOP_8 NBL0_TOP_9 NBL0_TOP_10 NBL0_TOP_11 NBL0_TOP_12 NBL0_TOP_13
+  NBL0_TOP_14 NBL0_TOP_15 NBL1_BOT_0 NBL1_BOT_1 NBL1_BOT_2 NBL1_BOT_3
+  NBL1_BOT_4 NBL1_BOT_5 NBL1_BOT_6 NBL1_BOT_7 NBL1_BOT_8 NBL1_BOT_9
+  NBL1_BOT_10 NBL1_BOT_11 NBL1_BOT_12 NBL1_BOT_13 NBL1_BOT_14 NBL1_BOT_15
+  NBL1_TOP_0 NBL1_TOP_1 NBL1_TOP_2 NBL1_TOP_3 NBL1_TOP_4 NBL1_TOP_5
+  NBL1_TOP_6 NBL1_TOP_7 NBL1_TOP_8 NBL1_TOP_9 NBL1_TOP_10 NBL1_TOP_11
+  NBL1_TOP_12 NBL1_TOP_13 NBL1_TOP_14 NBL1_TOP_15 NBL2_BOT_0 NBL2_BOT_1
+  NBL2_BOT_2 NBL2_BOT_3 NBL2_BOT_4 NBL2_BOT_5 NBL2_BOT_6 NBL2_BOT_7
+  NBL2_BOT_8 NBL2_BOT_9 NBL2_BOT_10 NBL2_BOT_11 NBL2_BOT_12 NBL2_BOT_13
+  NBL2_BOT_14 NBL2_BOT_15 NBL2_TOP_0 NBL2_TOP_1 NBL2_TOP_2 NBL2_TOP_3
+  NBL2_TOP_4 NBL2_TOP_5 NBL2_TOP_6 NBL2_TOP_7 NBL2_TOP_8 NBL2_TOP_9
+  NBL2_TOP_10 NBL2_TOP_11 NBL2_TOP_12 NBL2_TOP_13 NBL2_TOP_14 NBL2_TOP_15
+  NBL3_BOT_0 NBL3_BOT_1 NBL3_BOT_2 NBL3_BOT_3 NBL3_BOT_4 NBL3_BOT_5
+  NBL3_BOT_6 NBL3_BOT_7 NBL3_BOT_8 NBL3_BOT_9 NBL3_BOT_10 NBL3_BOT_11
+  NBL3_BOT_12 NBL3_BOT_13 NBL3_BOT_14 NBL3_BOT_15 NBL3_TOP_0 NBL3_TOP_1
+  NBL3_TOP_2 NBL3_TOP_3 NBL3_TOP_4 NBL3_TOP_5 NBL3_TOP_6 NBL3_TOP_7
+  NBL3_TOP_8 NBL3_TOP_9 NBL3_TOP_10 NBL3_TOP_11 NBL3_TOP_12 NBL3_TOP_13
+  NBL3_TOP_14 NBL3_TOP_15 NSAE NWTDFT Q0_TOP_0 Q0_TOP_1 Q0_TOP_2 Q0_TOP_3
+  Q0_TOP_4 Q0_TOP_5 Q0_TOP_6 Q0_TOP_7 Q0_TOP_8 Q0_TOP_9 Q0_TOP_10 Q0_TOP_11
+  Q0_TOP_12 Q0_TOP_13 Q0_TOP_14 Q0_TOP_15 Q1_TOP_0 Q1_TOP_1 Q1_TOP_2 Q1_TOP_3
+  Q1_TOP_4 Q1_TOP_5 Q1_TOP_6 Q1_TOP_7 Q1_TOP_8 Q1_TOP_9 Q1_TOP_10 Q1_TOP_11
+  Q1_TOP_12 Q1_TOP_13 Q1_TOP_14 Q1_TOP_15 Q2_TOP_0 Q2_TOP_1 Q2_TOP_2 Q2_TOP_3
+  Q2_TOP_4 Q2_TOP_5 Q2_TOP_6 Q2_TOP_7 Q2_TOP_8 Q2_TOP_9 Q2_TOP_10 Q2_TOP_11
+  Q2_TOP_12 Q2_TOP_13 Q2_TOP_14 Q2_TOP_15 Q3_TOP_0 Q3_TOP_1 Q3_TOP_2 Q3_TOP_3
+  Q3_TOP_4 Q3_TOP_5 Q3_TOP_6 Q3_TOP_7 Q3_TOP_8 Q3_TOP_9 Q3_TOP_10 Q3_TOP_11
+  Q3_TOP_12 Q3_TOP_13 Q3_TOP_14 Q3_TOP_15 RDMUX SAEDLY SAEDLY SAPRECH
+  TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2
+  TOP_YW3 VDDCE VDDC_BOT_0 VDDC_BOT_1 VDDC_BOT_2 VDDC_BOT_3 VDDC_BOT_4
+  VDDC_BOT_5 VDDC_BOT_6 VDDC_BOT_7 VDDC_BOT_8 VDDC_BOT_9 VDDC_BOT_10
+  VDDC_BOT_11 VDDC_BOT_12 VDDC_BOT_13 VDDC_BOT_14 VDDC_BOT_15 VDDC_TOP_0
+  VDDC_TOP_1 VDDC_TOP_2 VDDC_TOP_3 VDDC_TOP_4 VDDC_TOP_5 VDDC_TOP_6
+  VDDC_TOP_7 VDDC_TOP_8 VDDC_TOP_9 VDDC_TOP_10 VDDC_TOP_11 VDDC_TOP_12
+  VDDC_TOP_13 VDDC_TOP_14 VDDC_TOP_15 VDDPE VNWC_1 VNWC_2 VNWC_3 VNWC_4
+  VNWC_5 VNWC_6 VNWC_7 VNWC_8 VNWC_9 VNWC_10 VNWC_11 VNWC_12 VNWC_13 VNWC_14
+  VNWC_15 VNWC_16 VPW VVDP_BOT VVDP_TOP WEN_TOP_0 WEN_TOP_1 WEN_TOP_2
+  WEN_TOP_3 WEN_TOP_4 WEN_TOP_5 WEN_TOP_6 WEN_TOP_7 WEN_TOP_8 WEN_TOP_9
+  WEN_TOP_10 WEN_TOP_11 WEN_TOP_12 WEN_TOP_13 WEN_TOP_14 WEN_TOP_15
+  gf12lp_1rw_lg12_w32_bitIOCDM_L00
.ENDS gf12lp_1rw_lg12_w32_bitIO_ROW_L00
****
.SUBCKT gf12lp_1rw_lg12_w32_bitCK_BLK00 ACTP BA0_TOP BANKSEL0_TOP BANKSEL1_TOP
+  BANKSEL2_TOP BANKSEL3_TOP BME[0] BME[1] BOT_BLPRECH_L BOT_BLPRECH_R
+  BOT_LA_P2[0] BOT_NLA_P2[0] BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0
+  BOT_YW1 BOT_YW2 BOT_YW3 CA0_TOP CA1_TOP CA2_TOP CA3_TOP CENDFT_TOP CEN_P2
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DBL_TERM DFTRAMBYP DWL DWL_TURN EMAS_TOP
+  EMAW_TOP[0] EMAW_TOP[1] EMA_P2[0] EMA_P2[1] EMA_P2[2] EMA_TOP[0] EMA_TOP[1]
+  EMA_TOP[2] GTP GTP_SA GTP_SA_AST_VMIN GTP_SA_AST_VMIN_TERM GTP_SA_WDX_TERM
+  GWEN_P2 GWEN_TOP IWCLK0_L IWCLK0_R IWCLK1_L IWCLK1_R LA_P2[1] LOG0 LOG0_SA
+  LOG1 NACTC NACT_CC_BOT NACT_CC_BOT_L NACT_CC_BOT_L_FAST NACT_CC_BOT_R
+  NACT_CC_BOT_R_FAST NACT_CC_TOP_L NACT_CC_TOP_L_FAST NACT_CC_TOP_R
+  NACT_CC_TOP_R_FAST NACT_CC_TOP_TOP NACT_CC_TURN_BOT_L NACT_CC_TURN_BOT_R
+  NACT_CC_TURN_TOP_L NACT_CC_TURN_TOP_R NCLK_TOP NDFT_P2 NGTP_SA_AST_OUT
+  NLA_P2[1] NMASK[0] NMASK[1] NRA_P2[0] NRA_P2[1] NRA_P2[2] NRA_P2[3]
+  NRA_P2[4] NRA_P2[5] NRET NRETNVT NSAE_L NSAE_R NWTDFT PGEN_TOP POK_TOP
+  RA0_TOP RA1_TOP RA2_TOP RA3_TOP RA4_TOP RA5_TOP RA6_TOP RA7_TOP RA_P2[0]
+  RA_P2[1] RA_P2[2] RA_P2[3] RA_P2[4] RA_P2[5] RDMUX_L RDMUX_R RDT RET
+  RET1N_TOP SAEDLY SAEDLY_TURN SAPRECH SE SE_TOP SO0 SO0_TOP SO1 SO1_TOP
+  STOV_TOP TOP_BLPRECH_L TOP_BLPRECH_R TOP_LA_P2[0] TOP_NLA_P2[0] TOP_NYR0
+  TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2 TOP_YW3 VDDCE VDDPE VPW
+  VVDP_BOT VVDP_BOT_TERM VVDP_TOP VVDP_TOP_TERM WAWL WAWLM0 WAWLM1
** gf12lp_1rw_lg12_w32_bitCK_BLK00: 1226 flat devices **
XCK0 ACTP BA0_TOP BA0_TOP BA0_TOP BANKSEL0_TOP BANKSEL0_TOP BANKSEL1_TOP
+  BANKSEL1_TOP BANKSEL2_TOP BANKSEL2_TOP BANKSEL3_TOP BANKSEL3_TOP BME[0]
+  BME[1] BME[0] BME[1] BANKSEL0_TOP BOT_BLPRECH_L BOT_BLPRECH_R BOT_LA_P2[0]
+  BOT_NLA_P2[0] BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1 BOT_YW2
+  BOT_YW3 CA0_TOP CA0_TOP CA0_TOP CA1_TOP CA1_TOP CA1_TOP CA2_TOP CA2_TOP
+  CA2_TOP CA3_TOP CA3_TOP CEDFT CEDFT CENDFT_TOP CENDFT_TOP CENDFT_TOP CEN_P2
+  CK_EMAS CK_EMAS CLK_EXT CLK_EXT CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DBL_TERM
+  DFTRAMBYP DWL DWL_TURN EMAS_TOP EMAS_TOP EMAW_TOP[0] EMAW_TOP[1]
+  EMAW_TOP[0] EMAW_TOP[1] EMA_TOP[0] EMA_TOP[1] EMA_TOP[2] EMA_P2[0]
+  EMA_P2[1] EMA_P2[2] EMA_TOP[0] EMA_TOP[1] EMA_TOP[2] GTP CK_EMAS GTP_SA
+  GTP_SA_AST_VMIN GTP_SA_AST_VMIN GTP_SA_AST_VMIN_TERM GTP_SA GTP_SA_WDX_TERM
+  GWEN_TOP GWEN_DFT GWEN_DFT GWEN_TOP GWEN_P2 GWEN_TOP IRETC IRETC_LS ISAEDLY
+  IWCLK0_L IWCLK0_R IWCLK1_L IWCLK1_R LA_P2[1] LOG0 LOG0_SA LOG1 NACTC
+  NACT_CC_BOT NACT_CC_BOT_L NACT_CC_BOT_L_FAST NACT_CC_BOT_R
+  NACT_CC_BOT_R_FAST NACT_CC_BOT NACT_CC_IN_TOP NACT_CC_IN_TOP
+  NACT_CC_TOP_TOP NACT_CC_TOP_L NACT_CC_TOP_L_FAST NACT_CC_TOP_R
+  NACT_CC_TOP_R_FAST NACT_CC_TOP_TOP NACT_CC_TURN_BOT_L NACT_CC_TURN_BOT_R
+  NACT_CC_TURN_TOP_L NACT_CC_TURN_TOP_R NBA0 NBA0 NBME0_INT NBME1_INT
+  NBME0_INT NBME1_INT NCA0 NCA0 NCA1 NCA1 NCA2 NCA2 NCLK_TOP NCLK_TOP
+  NCLK_TOP RET1N_TOP IRETC NDFT_P2 NGTP_SA_AST_OUT NGTP_SA_AST_OUT NGWEN
+  NGWEN NLA_P2[1] NMASK[0] NMASK[1] NRA0 NRA0 NRA1 NRA1 NRA2 NRA2 NRA3 NRA3
+  NRA4 NRA4 NRA5 NRA5 NRA6 NRA6 NRA7 NRA7 NRA_P2[0] NRA_P2[1] NRA_P2[2]
+  NRA_P2[3] NRA_P2[4] NRA_P2[5] NRET NRETNVT NSAE_L NSAE_R LOG1 NWTDFT
+  PGEN_TOP PGEN_TOP POK_TOP POK_TOP RA0_TOP RA0_TOP RA0_TOP RA1_TOP RA1_TOP
+  RA1_TOP RA2_TOP RA2_TOP RA2_TOP RA3_TOP RA3_TOP RA3_TOP RA4_TOP RA4_TOP
+  RA4_TOP RA5_TOP RA5_TOP RA5_TOP RA6_TOP RA6_TOP RA6_TOP RA7_TOP RA7_TOP
+  RA7_TOP RA_P2[0] RA_P2[1] RA_P2[2] RA_P2[3] RA_P2[4] RA_P2[5] RDMUX_L
+  RDMUX_R RDT RET RET1N_TOP RET1N_TOP SAEDLY LOG0 SAEDLY_TURN SAPRECH SE
+  SE_TOP SO0 SO0_TOP SO1 SO1_TOP STOV_TOP STOV_TOP TOP_BLPRECH_L
+  TOP_BLPRECH_R TOP_LA_P2[0] TOP_NLA_P2[0] TOP_NYR0 TOP_NYR1 TOP_NYR2
+  TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2 TOP_YW3 VDDCE VDDPE VDDCE VDDPE VPW VPW
+  VPW VVDP_BOT VVDP_BOT_TERM VVDP_TOP VVDP_TOP_TERM WAWL WAWLM0 WAWLM1
+  gf12lp_1rw_lg12_w32_bitCKM4_M8_STD_MB
.ENDS gf12lp_1rw_lg12_w32_bitCK_BLK00
****
.SUBCKT gf12lp_1rw_lg12_w32_bitIOCDM_R00 BL0_BOT_0 BL0_BOT_1 BL0_BOT_2
+  BL0_BOT_3 BL0_BOT_4 BL0_BOT_5 BL0_BOT_6 BL0_BOT_7 BL0_BOT_8 BL0_BOT_9
+  BL0_BOT_10 BL0_BOT_11 BL0_BOT_12 BL0_BOT_13 BL0_BOT_14 BL0_BOT_15 BL0_TOP_0
+  BL0_TOP_1 BL0_TOP_2 BL0_TOP_3 BL0_TOP_4 BL0_TOP_5 BL0_TOP_6 BL0_TOP_7
+  BL0_TOP_8 BL0_TOP_9 BL0_TOP_10 BL0_TOP_11 BL0_TOP_12 BL0_TOP_13 BL0_TOP_14
+  BL0_TOP_15 BL1_BOT_0 BL1_BOT_1 BL1_BOT_2 BL1_BOT_3 BL1_BOT_4 BL1_BOT_5
+  BL1_BOT_6 BL1_BOT_7 BL1_BOT_8 BL1_BOT_9 BL1_BOT_10 BL1_BOT_11 BL1_BOT_12
+  BL1_BOT_13 BL1_BOT_14 BL1_BOT_15 BL1_TOP_0 BL1_TOP_1 BL1_TOP_2 BL1_TOP_3
+  BL1_TOP_4 BL1_TOP_5 BL1_TOP_6 BL1_TOP_7 BL1_TOP_8 BL1_TOP_9 BL1_TOP_10
+  BL1_TOP_11 BL1_TOP_12 BL1_TOP_13 BL1_TOP_14 BL1_TOP_15 BL2_BOT_0 BL2_BOT_1
+  BL2_BOT_2 BL2_BOT_3 BL2_BOT_4 BL2_BOT_5 BL2_BOT_6 BL2_BOT_7 BL2_BOT_8
+  BL2_BOT_9 BL2_BOT_10 BL2_BOT_11 BL2_BOT_12 BL2_BOT_13 BL2_BOT_14 BL2_BOT_15
+  BL2_TOP_0 BL2_TOP_1 BL2_TOP_2 BL2_TOP_3 BL2_TOP_4 BL2_TOP_5 BL2_TOP_6
+  BL2_TOP_7 BL2_TOP_8 BL2_TOP_9 BL2_TOP_10 BL2_TOP_11 BL2_TOP_12 BL2_TOP_13
+  BL2_TOP_14 BL2_TOP_15 BL3_BOT_0 BL3_BOT_1 BL3_BOT_2 BL3_BOT_3 BL3_BOT_4
+  BL3_BOT_5 BL3_BOT_6 BL3_BOT_7 BL3_BOT_8 BL3_BOT_9 BL3_BOT_10 BL3_BOT_11
+  BL3_BOT_12 BL3_BOT_13 BL3_BOT_14 BL3_BOT_15 BL3_TOP_0 BL3_TOP_1 BL3_TOP_2
+  BL3_TOP_3 BL3_TOP_4 BL3_TOP_5 BL3_TOP_6 BL3_TOP_7 BL3_TOP_8 BL3_TOP_9
+  BL3_TOP_10 BL3_TOP_11 BL3_TOP_12 BL3_TOP_13 BL3_TOP_14 BL3_TOP_15
+  BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1 BOT_YW2
+  BOT_YW3 DWL D_TOP_0 D_TOP_1 D_TOP_2 D_TOP_3 D_TOP_4 D_TOP_5 D_TOP_6 D_TOP_7
+  D_TOP_8 D_TOP_9 D_TOP_10 D_TOP_11 D_TOP_12 D_TOP_13 D_TOP_14 D_TOP_15
+  IWCLK0 IWCLK1 LOG0 LOG0_SA NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP
+  NACT_CC_TOP_FAST NACT_CC_TURN_BOT NACT_CC_TURN_TOP NBL0_BOT_0 NBL0_BOT_1
+  NBL0_BOT_2 NBL0_BOT_3 NBL0_BOT_4 NBL0_BOT_5 NBL0_BOT_6 NBL0_BOT_7
+  NBL0_BOT_8 NBL0_BOT_9 NBL0_BOT_10 NBL0_BOT_11 NBL0_BOT_12 NBL0_BOT_13
+  NBL0_BOT_14 NBL0_BOT_15 NBL0_TOP_0 NBL0_TOP_1 NBL0_TOP_2 NBL0_TOP_3
+  NBL0_TOP_4 NBL0_TOP_5 NBL0_TOP_6 NBL0_TOP_7 NBL0_TOP_8 NBL0_TOP_9
+  NBL0_TOP_10 NBL0_TOP_11 NBL0_TOP_12 NBL0_TOP_13 NBL0_TOP_14 NBL0_TOP_15
+  NBL1_BOT_0 NBL1_BOT_1 NBL1_BOT_2 NBL1_BOT_3 NBL1_BOT_4 NBL1_BOT_5
+  NBL1_BOT_6 NBL1_BOT_7 NBL1_BOT_8 NBL1_BOT_9 NBL1_BOT_10 NBL1_BOT_11
+  NBL1_BOT_12 NBL1_BOT_13 NBL1_BOT_14 NBL1_BOT_15 NBL1_TOP_0 NBL1_TOP_1
+  NBL1_TOP_2 NBL1_TOP_3 NBL1_TOP_4 NBL1_TOP_5 NBL1_TOP_6 NBL1_TOP_7
+  NBL1_TOP_8 NBL1_TOP_9 NBL1_TOP_10 NBL1_TOP_11 NBL1_TOP_12 NBL1_TOP_13
+  NBL1_TOP_14 NBL1_TOP_15 NBL2_BOT_0 NBL2_BOT_1 NBL2_BOT_2 NBL2_BOT_3
+  NBL2_BOT_4 NBL2_BOT_5 NBL2_BOT_6 NBL2_BOT_7 NBL2_BOT_8 NBL2_BOT_9
+  NBL2_BOT_10 NBL2_BOT_11 NBL2_BOT_12 NBL2_BOT_13 NBL2_BOT_14 NBL2_BOT_15
+  NBL2_TOP_0 NBL2_TOP_1 NBL2_TOP_2 NBL2_TOP_3 NBL2_TOP_4 NBL2_TOP_5
+  NBL2_TOP_6 NBL2_TOP_7 NBL2_TOP_8 NBL2_TOP_9 NBL2_TOP_10 NBL2_TOP_11
+  NBL2_TOP_12 NBL2_TOP_13 NBL2_TOP_14 NBL2_TOP_15 NBL3_BOT_0 NBL3_BOT_1
+  NBL3_BOT_2 NBL3_BOT_3 NBL3_BOT_4 NBL3_BOT_5 NBL3_BOT_6 NBL3_BOT_7
+  NBL3_BOT_8 NBL3_BOT_9 NBL3_BOT_10 NBL3_BOT_11 NBL3_BOT_12 NBL3_BOT_13
+  NBL3_BOT_14 NBL3_BOT_15 NBL3_TOP_0 NBL3_TOP_1 NBL3_TOP_2 NBL3_TOP_3
+  NBL3_TOP_4 NBL3_TOP_5 NBL3_TOP_6 NBL3_TOP_7 NBL3_TOP_8 NBL3_TOP_9
+  NBL3_TOP_10 NBL3_TOP_11 NBL3_TOP_12 NBL3_TOP_13 NBL3_TOP_14 NBL3_TOP_15
+  NSAE NWTDFT Q0_TOP_0 Q0_TOP_1 Q0_TOP_2 Q0_TOP_3 Q0_TOP_4 Q0_TOP_5 Q0_TOP_6
+  Q0_TOP_7 Q0_TOP_8 Q0_TOP_9 Q0_TOP_10 Q0_TOP_11 Q0_TOP_12 Q0_TOP_13
+  Q0_TOP_14 Q0_TOP_15 Q1_TOP_0 Q1_TOP_1 Q1_TOP_2 Q1_TOP_3 Q1_TOP_4 Q1_TOP_5
+  Q1_TOP_6 Q1_TOP_7 Q1_TOP_8 Q1_TOP_9 Q1_TOP_10 Q1_TOP_11 Q1_TOP_12 Q1_TOP_13
+  Q1_TOP_14 Q1_TOP_15 Q2_TOP_0 Q2_TOP_1 Q2_TOP_2 Q2_TOP_3 Q2_TOP_4 Q2_TOP_5
+  Q2_TOP_6 Q2_TOP_7 Q2_TOP_8 Q2_TOP_9 Q2_TOP_10 Q2_TOP_11 Q2_TOP_12 Q2_TOP_13
+  Q2_TOP_14 Q2_TOP_15 Q3_TOP_0 Q3_TOP_1 Q3_TOP_2 Q3_TOP_3 Q3_TOP_4 Q3_TOP_5
+  Q3_TOP_6 Q3_TOP_7 Q3_TOP_8 Q3_TOP_9 Q3_TOP_10 Q3_TOP_11 Q3_TOP_12 Q3_TOP_13
+  Q3_TOP_14 Q3_TOP_15 RDMUX SAEDLY SAPRECH TOP_BLPRECH TOP_NYR0 TOP_NYR1
+  TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2 TOP_YW3 VDDCE VDDC_BOT_0
+  VDDC_BOT_1 VDDC_BOT_2 VDDC_BOT_3 VDDC_BOT_4 VDDC_BOT_5 VDDC_BOT_6
+  VDDC_BOT_7 VDDC_BOT_8 VDDC_BOT_9 VDDC_BOT_10 VDDC_BOT_11 VDDC_BOT_12
+  VDDC_BOT_13 VDDC_BOT_14 VDDC_BOT_15 VDDC_TOP_0 VDDC_TOP_1 VDDC_TOP_2
+  VDDC_TOP_3 VDDC_TOP_4 VDDC_TOP_5 VDDC_TOP_6 VDDC_TOP_7 VDDC_TOP_8
+  VDDC_TOP_9 VDDC_TOP_10 VDDC_TOP_11 VDDC_TOP_12 VDDC_TOP_13 VDDC_TOP_14
+  VDDC_TOP_15 VDDPE VNWC_0 VNWC_1 VNWC_2 VNWC_3 VNWC_4 VNWC_5 VNWC_6 VNWC_7
+  VNWC_8 VNWC_9 VNWC_10 VNWC_11 VNWC_12 VNWC_13 VNWC_14 VNWC_15 VPW VVDP_BOT
+  VVDP_TOP WEN_TOP_0 WEN_TOP_1 WEN_TOP_2 WEN_TOP_3 WEN_TOP_4 WEN_TOP_5
+  WEN_TOP_6 WEN_TOP_7 WEN_TOP_8 WEN_TOP_9 WEN_TOP_10 WEN_TOP_11 WEN_TOP_12
+  WEN_TOP_13 WEN_TOP_14 WEN_TOP_15
** gf12lp_1rw_lg12_w32_bitIOCDM_R00: 3104 flat devices **
XR_IO_01 BL0_BOT_1 BL0_TOP_1 BL1_BOT_1 BL1_TOP_1 BL2_BOT_1 BL2_TOP_1 BL3_BOT_1
+  BL3_TOP_1 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1
+  BOT_YW2 BOT_YW3 D_TOP_1 DWL DWL D_TOP_1 IWCLK0 IWCLK1 LOG0 LOG0_SA
+  NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST NACT_CC_TURN_BOT
+  NACT_CC_TURN_TOP NBL0_BOT_1 NBL0_TOP_1 NBL1_BOT_1 NBL1_TOP_1 NBL2_BOT_1
+  NBL2_TOP_1 NBL3_BOT_1 NBL3_TOP_1 NSAE NWTDFT Q0_TOP_1 Q0_TOP_1 Q0_TOP_1
+  Q1_TOP_1 Q1_TOP_1 Q2_TOP_1 Q2_TOP_1 Q3_TOP_1 Q3_TOP_1 RDMUX SAEDLY SAEDLY
+  SAPRECH TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1
+  TOP_YW2 TOP_YW3 VDDCE VDDC_BOT_1 VDDC_TOP_1 VDDPE VNWC_1 VDDPE VPW VPW VPW
+  VVDP_BOT VVDP_TOP WEN_TOP_1 WEN_TOP_1 gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XR_IO_010 BL0_BOT_10 BL0_TOP_10 BL1_BOT_10 BL1_TOP_10 BL2_BOT_10 BL2_TOP_10
+  BL3_BOT_10 BL3_TOP_10 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3
+  BOT_YW0 BOT_YW1 BOT_YW2 BOT_YW3 D_TOP_10 DWL DWL D_TOP_10 IWCLK0 IWCLK1
+  LOG0 LOG0_SA NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST
+  NACT_CC_TURN_BOT NACT_CC_TURN_TOP NBL0_BOT_10 NBL0_TOP_10 NBL1_BOT_10
+  NBL1_TOP_10 NBL2_BOT_10 NBL2_TOP_10 NBL3_BOT_10 NBL3_TOP_10 NSAE NWTDFT
+  Q0_TOP_10 Q0_TOP_10 Q0_TOP_10 Q1_TOP_10 Q1_TOP_10 Q2_TOP_10 Q2_TOP_10
+  Q3_TOP_10 Q3_TOP_10 RDMUX SAEDLY SAEDLY SAPRECH TOP_BLPRECH TOP_NYR0
+  TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2 TOP_YW3 VDDCE
+  VDDC_BOT_10 VDDC_TOP_10 VDDPE VNWC_10 VDDPE VPW VPW VPW VVDP_BOT VVDP_TOP
+  WEN_TOP_10 WEN_TOP_10 gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XR_IO_011 BL0_BOT_11 BL0_TOP_11 BL1_BOT_11 BL1_TOP_11 BL2_BOT_11 BL2_TOP_11
+  BL3_BOT_11 BL3_TOP_11 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3
+  BOT_YW0 BOT_YW1 BOT_YW2 BOT_YW3 D_TOP_11 DWL DWL D_TOP_11 IWCLK0 IWCLK1
+  LOG0 LOG0_SA NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST
+  NACT_CC_TURN_BOT NACT_CC_TURN_TOP NBL0_BOT_11 NBL0_TOP_11 NBL1_BOT_11
+  NBL1_TOP_11 NBL2_BOT_11 NBL2_TOP_11 NBL3_BOT_11 NBL3_TOP_11 NSAE NWTDFT
+  Q0_TOP_11 Q0_TOP_11 Q0_TOP_11 Q1_TOP_11 Q1_TOP_11 Q2_TOP_11 Q2_TOP_11
+  Q3_TOP_11 Q3_TOP_11 RDMUX SAEDLY SAEDLY SAPRECH TOP_BLPRECH TOP_NYR0
+  TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2 TOP_YW3 VDDCE
+  VDDC_BOT_11 VDDC_TOP_11 VDDPE VNWC_11 VDDPE VPW VPW VPW VVDP_BOT VVDP_TOP
+  WEN_TOP_11 WEN_TOP_11 gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XR_IO_012 BL0_BOT_12 BL0_TOP_12 BL1_BOT_12 BL1_TOP_12 BL2_BOT_12 BL2_TOP_12
+  BL3_BOT_12 BL3_TOP_12 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3
+  BOT_YW0 BOT_YW1 BOT_YW2 BOT_YW3 D_TOP_12 DWL DWL D_TOP_12 IWCLK0 IWCLK1
+  LOG0 LOG0_SA NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST
+  NACT_CC_TURN_BOT NACT_CC_TURN_TOP NBL0_BOT_12 NBL0_TOP_12 NBL1_BOT_12
+  NBL1_TOP_12 NBL2_BOT_12 NBL2_TOP_12 NBL3_BOT_12 NBL3_TOP_12 NSAE NWTDFT
+  Q0_TOP_12 Q0_TOP_12 Q0_TOP_12 Q1_TOP_12 Q1_TOP_12 Q2_TOP_12 Q2_TOP_12
+  Q3_TOP_12 Q3_TOP_12 RDMUX SAEDLY SAEDLY SAPRECH TOP_BLPRECH TOP_NYR0
+  TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2 TOP_YW3 VDDCE
+  VDDC_BOT_12 VDDC_TOP_12 VDDPE VNWC_12 VDDPE VPW VPW VPW VVDP_BOT VVDP_TOP
+  WEN_TOP_12 WEN_TOP_12 gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XR_IO_013 BL0_BOT_13 BL0_TOP_13 BL1_BOT_13 BL1_TOP_13 BL2_BOT_13 BL2_TOP_13
+  BL3_BOT_13 BL3_TOP_13 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3
+  BOT_YW0 BOT_YW1 BOT_YW2 BOT_YW3 D_TOP_13 DWL DWL D_TOP_13 IWCLK0 IWCLK1
+  LOG0 LOG0_SA NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST
+  NACT_CC_TURN_BOT NACT_CC_TURN_TOP NBL0_BOT_13 NBL0_TOP_13 NBL1_BOT_13
+  NBL1_TOP_13 NBL2_BOT_13 NBL2_TOP_13 NBL3_BOT_13 NBL3_TOP_13 NSAE NWTDFT
+  Q0_TOP_13 Q0_TOP_13 Q0_TOP_13 Q1_TOP_13 Q1_TOP_13 Q2_TOP_13 Q2_TOP_13
+  Q3_TOP_13 Q3_TOP_13 RDMUX SAEDLY SAEDLY SAPRECH TOP_BLPRECH TOP_NYR0
+  TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2 TOP_YW3 VDDCE
+  VDDC_BOT_13 VDDC_TOP_13 VDDPE VNWC_13 VDDPE VPW VPW VPW VVDP_BOT VVDP_TOP
+  WEN_TOP_13 WEN_TOP_13 gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XR_IO_014 BL0_BOT_14 BL0_TOP_14 BL1_BOT_14 BL1_TOP_14 BL2_BOT_14 BL2_TOP_14
+  BL3_BOT_14 BL3_TOP_14 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3
+  BOT_YW0 BOT_YW1 BOT_YW2 BOT_YW3 D_TOP_14 DWL DWL D_TOP_14 IWCLK0 IWCLK1
+  LOG0 LOG0_SA NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST
+  NACT_CC_TURN_BOT NACT_CC_TURN_TOP NBL0_BOT_14 NBL0_TOP_14 NBL1_BOT_14
+  NBL1_TOP_14 NBL2_BOT_14 NBL2_TOP_14 NBL3_BOT_14 NBL3_TOP_14 NSAE NWTDFT
+  Q0_TOP_14 Q0_TOP_14 Q0_TOP_14 Q1_TOP_14 Q1_TOP_14 Q2_TOP_14 Q2_TOP_14
+  Q3_TOP_14 Q3_TOP_14 RDMUX SAEDLY SAEDLY SAPRECH TOP_BLPRECH TOP_NYR0
+  TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2 TOP_YW3 VDDCE
+  VDDC_BOT_14 VDDC_TOP_14 VDDPE VNWC_14 VDDPE VPW VPW VPW VVDP_BOT VVDP_TOP
+  WEN_TOP_14 WEN_TOP_14 gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XR_IO_02 BL0_BOT_2 BL0_TOP_2 BL1_BOT_2 BL1_TOP_2 BL2_BOT_2 BL2_TOP_2 BL3_BOT_2
+  BL3_TOP_2 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1
+  BOT_YW2 BOT_YW3 D_TOP_2 DWL DWL D_TOP_2 IWCLK0 IWCLK1 LOG0 LOG0_SA
+  NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST NACT_CC_TURN_BOT
+  NACT_CC_TURN_TOP NBL0_BOT_2 NBL0_TOP_2 NBL1_BOT_2 NBL1_TOP_2 NBL2_BOT_2
+  NBL2_TOP_2 NBL3_BOT_2 NBL3_TOP_2 NSAE NWTDFT Q0_TOP_2 Q0_TOP_2 Q0_TOP_2
+  Q1_TOP_2 Q1_TOP_2 Q2_TOP_2 Q2_TOP_2 Q3_TOP_2 Q3_TOP_2 RDMUX SAEDLY SAEDLY
+  SAPRECH TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1
+  TOP_YW2 TOP_YW3 VDDCE VDDC_BOT_2 VDDC_TOP_2 VDDPE VNWC_2 VDDPE VPW VPW VPW
+  VVDP_BOT VVDP_TOP WEN_TOP_2 WEN_TOP_2 gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XR_IO_03 BL0_BOT_3 BL0_TOP_3 BL1_BOT_3 BL1_TOP_3 BL2_BOT_3 BL2_TOP_3 BL3_BOT_3
+  BL3_TOP_3 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1
+  BOT_YW2 BOT_YW3 D_TOP_3 DWL DWL D_TOP_3 IWCLK0 IWCLK1 LOG0 LOG0_SA
+  NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST NACT_CC_TURN_BOT
+  NACT_CC_TURN_TOP NBL0_BOT_3 NBL0_TOP_3 NBL1_BOT_3 NBL1_TOP_3 NBL2_BOT_3
+  NBL2_TOP_3 NBL3_BOT_3 NBL3_TOP_3 NSAE NWTDFT Q0_TOP_3 Q0_TOP_3 Q0_TOP_3
+  Q1_TOP_3 Q1_TOP_3 Q2_TOP_3 Q2_TOP_3 Q3_TOP_3 Q3_TOP_3 RDMUX SAEDLY SAEDLY
+  SAPRECH TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1
+  TOP_YW2 TOP_YW3 VDDCE VDDC_BOT_3 VDDC_TOP_3 VDDPE VNWC_3 VDDPE VPW VPW VPW
+  VVDP_BOT VVDP_TOP WEN_TOP_3 WEN_TOP_3 gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XR_IO_04 BL0_BOT_4 BL0_TOP_4 BL1_BOT_4 BL1_TOP_4 BL2_BOT_4 BL2_TOP_4 BL3_BOT_4
+  BL3_TOP_4 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1
+  BOT_YW2 BOT_YW3 D_TOP_4 DWL DWL D_TOP_4 IWCLK0 IWCLK1 LOG0 LOG0_SA
+  NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST NACT_CC_TURN_BOT
+  NACT_CC_TURN_TOP NBL0_BOT_4 NBL0_TOP_4 NBL1_BOT_4 NBL1_TOP_4 NBL2_BOT_4
+  NBL2_TOP_4 NBL3_BOT_4 NBL3_TOP_4 NSAE NWTDFT Q0_TOP_4 Q0_TOP_4 Q0_TOP_4
+  Q1_TOP_4 Q1_TOP_4 Q2_TOP_4 Q2_TOP_4 Q3_TOP_4 Q3_TOP_4 RDMUX SAEDLY SAEDLY
+  SAPRECH TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1
+  TOP_YW2 TOP_YW3 VDDCE VDDC_BOT_4 VDDC_TOP_4 VDDPE VNWC_4 VDDPE VPW VPW VPW
+  VVDP_BOT VVDP_TOP WEN_TOP_4 WEN_TOP_4 gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XR_IO_05 BL0_BOT_5 BL0_TOP_5 BL1_BOT_5 BL1_TOP_5 BL2_BOT_5 BL2_TOP_5 BL3_BOT_5
+  BL3_TOP_5 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1
+  BOT_YW2 BOT_YW3 D_TOP_5 DWL DWL D_TOP_5 IWCLK0 IWCLK1 LOG0 LOG0_SA
+  NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST NACT_CC_TURN_BOT
+  NACT_CC_TURN_TOP NBL0_BOT_5 NBL0_TOP_5 NBL1_BOT_5 NBL1_TOP_5 NBL2_BOT_5
+  NBL2_TOP_5 NBL3_BOT_5 NBL3_TOP_5 NSAE NWTDFT Q0_TOP_5 Q0_TOP_5 Q0_TOP_5
+  Q1_TOP_5 Q1_TOP_5 Q2_TOP_5 Q2_TOP_5 Q3_TOP_5 Q3_TOP_5 RDMUX SAEDLY SAEDLY
+  SAPRECH TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1
+  TOP_YW2 TOP_YW3 VDDCE VDDC_BOT_5 VDDC_TOP_5 VDDPE VNWC_5 VDDPE VPW VPW VPW
+  VVDP_BOT VVDP_TOP WEN_TOP_5 WEN_TOP_5 gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XR_IO_06 BL0_BOT_6 BL0_TOP_6 BL1_BOT_6 BL1_TOP_6 BL2_BOT_6 BL2_TOP_6 BL3_BOT_6
+  BL3_TOP_6 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1
+  BOT_YW2 BOT_YW3 D_TOP_6 DWL DWL D_TOP_6 IWCLK0 IWCLK1 LOG0 LOG0_SA
+  NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST NACT_CC_TURN_BOT
+  NACT_CC_TURN_TOP NBL0_BOT_6 NBL0_TOP_6 NBL1_BOT_6 NBL1_TOP_6 NBL2_BOT_6
+  NBL2_TOP_6 NBL3_BOT_6 NBL3_TOP_6 NSAE NWTDFT Q0_TOP_6 Q0_TOP_6 Q0_TOP_6
+  Q1_TOP_6 Q1_TOP_6 Q2_TOP_6 Q2_TOP_6 Q3_TOP_6 Q3_TOP_6 RDMUX SAEDLY SAEDLY
+  SAPRECH TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1
+  TOP_YW2 TOP_YW3 VDDCE VDDC_BOT_6 VDDC_TOP_6 VDDPE VNWC_6 VDDPE VPW VPW VPW
+  VVDP_BOT VVDP_TOP WEN_TOP_6 WEN_TOP_6 gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XR_IO_07 BL0_BOT_7 BL0_TOP_7 BL1_BOT_7 BL1_TOP_7 BL2_BOT_7 BL2_TOP_7 BL3_BOT_7
+  BL3_TOP_7 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1
+  BOT_YW2 BOT_YW3 D_TOP_7 DWL DWL D_TOP_7 IWCLK0 IWCLK1 LOG0 LOG0_SA
+  NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST NACT_CC_TURN_BOT
+  NACT_CC_TURN_TOP NBL0_BOT_7 NBL0_TOP_7 NBL1_BOT_7 NBL1_TOP_7 NBL2_BOT_7
+  NBL2_TOP_7 NBL3_BOT_7 NBL3_TOP_7 NSAE NWTDFT Q0_TOP_7 Q0_TOP_7 Q0_TOP_7
+  Q1_TOP_7 Q1_TOP_7 Q2_TOP_7 Q2_TOP_7 Q3_TOP_7 Q3_TOP_7 RDMUX SAEDLY SAEDLY
+  SAPRECH TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1
+  TOP_YW2 TOP_YW3 VDDCE VDDC_BOT_7 VDDC_TOP_7 VDDPE VNWC_7 VDDPE VPW VPW VPW
+  VVDP_BOT VVDP_TOP WEN_TOP_7 WEN_TOP_7 gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XR_IO_08 BL0_BOT_8 BL0_TOP_8 BL1_BOT_8 BL1_TOP_8 BL2_BOT_8 BL2_TOP_8 BL3_BOT_8
+  BL3_TOP_8 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1
+  BOT_YW2 BOT_YW3 D_TOP_8 DWL DWL D_TOP_8 IWCLK0 IWCLK1 LOG0 LOG0_SA
+  NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST NACT_CC_TURN_BOT
+  NACT_CC_TURN_TOP NBL0_BOT_8 NBL0_TOP_8 NBL1_BOT_8 NBL1_TOP_8 NBL2_BOT_8
+  NBL2_TOP_8 NBL3_BOT_8 NBL3_TOP_8 NSAE NWTDFT Q0_TOP_8 Q0_TOP_8 Q0_TOP_8
+  Q1_TOP_8 Q1_TOP_8 Q2_TOP_8 Q2_TOP_8 Q3_TOP_8 Q3_TOP_8 RDMUX SAEDLY SAEDLY
+  SAPRECH TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1
+  TOP_YW2 TOP_YW3 VDDCE VDDC_BOT_8 VDDC_TOP_8 VDDPE VNWC_8 VDDPE VPW VPW VPW
+  VVDP_BOT VVDP_TOP WEN_TOP_8 WEN_TOP_8 gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XR_IO_09 BL0_BOT_9 BL0_TOP_9 BL1_BOT_9 BL1_TOP_9 BL2_BOT_9 BL2_TOP_9 BL3_BOT_9
+  BL3_TOP_9 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1
+  BOT_YW2 BOT_YW3 D_TOP_9 DWL DWL D_TOP_9 IWCLK0 IWCLK1 LOG0 LOG0_SA
+  NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST NACT_CC_TURN_BOT
+  NACT_CC_TURN_TOP NBL0_BOT_9 NBL0_TOP_9 NBL1_BOT_9 NBL1_TOP_9 NBL2_BOT_9
+  NBL2_TOP_9 NBL3_BOT_9 NBL3_TOP_9 NSAE NWTDFT Q0_TOP_9 Q0_TOP_9 Q0_TOP_9
+  Q1_TOP_9 Q1_TOP_9 Q2_TOP_9 Q2_TOP_9 Q3_TOP_9 Q3_TOP_9 RDMUX SAEDLY SAEDLY
+  SAPRECH TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1
+  TOP_YW2 TOP_YW3 VDDCE VDDC_BOT_9 VDDC_TOP_9 VDDPE VNWC_9 VDDPE VPW VPW VPW
+  VVDP_BOT VVDP_TOP WEN_TOP_9 WEN_TOP_9 gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XR_IO_L BL0_BOT_0 BL0_TOP_0 BL1_BOT_0 BL1_TOP_0 BL2_BOT_0 BL2_TOP_0 BL3_BOT_0
+  BL3_TOP_0 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1
+  BOT_YW2 BOT_YW3 D_TOP_0 DWL DWL D_TOP_0 IWCLK0 IWCLK1 LOG0 LOG0_SA
+  NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST NACT_CC_TURN_BOT
+  NACT_CC_TURN_TOP NBL0_BOT_0 NBL0_TOP_0 NBL1_BOT_0 NBL1_TOP_0 NBL2_BOT_0
+  NBL2_TOP_0 NBL3_BOT_0 NBL3_TOP_0 NSAE NWTDFT Q0_TOP_0 Q0_TOP_0 Q0_TOP_0
+  Q1_TOP_0 Q1_TOP_0 Q2_TOP_0 Q2_TOP_0 Q3_TOP_0 Q3_TOP_0 RDMUX SAEDLY SAEDLY
+  SAPRECH TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1
+  TOP_YW2 TOP_YW3 VDDCE VDDC_BOT_0 VDDC_TOP_0 VDDPE VNWC_0 VDDPE VPW VPW VPW
+  VVDP_BOT VVDP_TOP WEN_TOP_0 WEN_TOP_0 gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
XR_IO_R BL0_BOT_15 BL0_TOP_15 BL1_BOT_15 BL1_TOP_15 BL2_BOT_15 BL2_TOP_15
+  BL3_BOT_15 BL3_TOP_15 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3
+  BOT_YW0 BOT_YW1 BOT_YW2 BOT_YW3 D_TOP_15 DWL DWL D_TOP_15 IWCLK0 IWCLK1
+  LOG0 LOG0_SA NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST
+  NACT_CC_TURN_BOT NACT_CC_TURN_TOP NBL0_BOT_15 NBL0_TOP_15 NBL1_BOT_15
+  NBL1_TOP_15 NBL2_BOT_15 NBL2_TOP_15 NBL3_BOT_15 NBL3_TOP_15 NSAE NWTDFT
+  Q0_TOP_15 Q0_TOP_15 Q0_TOP_15 Q1_TOP_15 Q1_TOP_15 Q2_TOP_15 Q2_TOP_15
+  Q3_TOP_15 Q3_TOP_15 RDMUX SAEDLY SAEDLY SAPRECH TOP_BLPRECH TOP_NYR0
+  TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2 TOP_YW3 VDDCE
+  VDDC_BOT_15 VDDC_TOP_15 VDDPE VNWC_15 VDDPE VPW VPW VPW VVDP_BOT VVDP_TOP
+  WEN_TOP_15 WEN_TOP_15 gf12lp_1rw_lg12_w32_bitCOLM4_STD_MB
.ENDS gf12lp_1rw_lg12_w32_bitIOCDM_R00
****
.SUBCKT gf12lp_1rw_lg12_w32_bitIO_ROW_R00 BL0_BOT_0 BL0_BOT_1 BL0_BOT_2
+  BL0_BOT_3 BL0_BOT_4 BL0_BOT_5 BL0_BOT_6 BL0_BOT_7 BL0_BOT_8 BL0_BOT_9
+  BL0_BOT_10 BL0_BOT_11 BL0_BOT_12 BL0_BOT_13 BL0_BOT_14 BL0_BOT_15 BL0_TOP_0
+  BL0_TOP_1 BL0_TOP_2 BL0_TOP_3 BL0_TOP_4 BL0_TOP_5 BL0_TOP_6 BL0_TOP_7
+  BL0_TOP_8 BL0_TOP_9 BL0_TOP_10 BL0_TOP_11 BL0_TOP_12 BL0_TOP_13 BL0_TOP_14
+  BL0_TOP_15 BL1_BOT_0 BL1_BOT_1 BL1_BOT_2 BL1_BOT_3 BL1_BOT_4 BL1_BOT_5
+  BL1_BOT_6 BL1_BOT_7 BL1_BOT_8 BL1_BOT_9 BL1_BOT_10 BL1_BOT_11 BL1_BOT_12
+  BL1_BOT_13 BL1_BOT_14 BL1_BOT_15 BL1_TOP_0 BL1_TOP_1 BL1_TOP_2 BL1_TOP_3
+  BL1_TOP_4 BL1_TOP_5 BL1_TOP_6 BL1_TOP_7 BL1_TOP_8 BL1_TOP_9 BL1_TOP_10
+  BL1_TOP_11 BL1_TOP_12 BL1_TOP_13 BL1_TOP_14 BL1_TOP_15 BL2_BOT_0 BL2_BOT_1
+  BL2_BOT_2 BL2_BOT_3 BL2_BOT_4 BL2_BOT_5 BL2_BOT_6 BL2_BOT_7 BL2_BOT_8
+  BL2_BOT_9 BL2_BOT_10 BL2_BOT_11 BL2_BOT_12 BL2_BOT_13 BL2_BOT_14 BL2_BOT_15
+  BL2_TOP_0 BL2_TOP_1 BL2_TOP_2 BL2_TOP_3 BL2_TOP_4 BL2_TOP_5 BL2_TOP_6
+  BL2_TOP_7 BL2_TOP_8 BL2_TOP_9 BL2_TOP_10 BL2_TOP_11 BL2_TOP_12 BL2_TOP_13
+  BL2_TOP_14 BL2_TOP_15 BL3_BOT_0 BL3_BOT_1 BL3_BOT_2 BL3_BOT_3 BL3_BOT_4
+  BL3_BOT_5 BL3_BOT_6 BL3_BOT_7 BL3_BOT_8 BL3_BOT_9 BL3_BOT_10 BL3_BOT_11
+  BL3_BOT_12 BL3_BOT_13 BL3_BOT_14 BL3_BOT_15 BL3_TOP_0 BL3_TOP_1 BL3_TOP_2
+  BL3_TOP_3 BL3_TOP_4 BL3_TOP_5 BL3_TOP_6 BL3_TOP_7 BL3_TOP_8 BL3_TOP_9
+  BL3_TOP_10 BL3_TOP_11 BL3_TOP_12 BL3_TOP_13 BL3_TOP_14 BL3_TOP_15
+  BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1 BOT_YW2
+  BOT_YW3 DWL D_TOP_0 D_TOP_1 D_TOP_2 D_TOP_3 D_TOP_4 D_TOP_5 D_TOP_6 D_TOP_7
+  D_TOP_8 D_TOP_9 D_TOP_10 D_TOP_11 D_TOP_12 D_TOP_13 D_TOP_14 D_TOP_15
+  IWCLK0 IWCLK1 LOG0 LOG0_SA NACT_CC_BOT NACT_CC_BOT_FAST NACT_CC_TOP
+  NACT_CC_TOP_FAST NBL0_BOT_0 NBL0_BOT_1 NBL0_BOT_2 NBL0_BOT_3 NBL0_BOT_4
+  NBL0_BOT_5 NBL0_BOT_6 NBL0_BOT_7 NBL0_BOT_8 NBL0_BOT_9 NBL0_BOT_10
+  NBL0_BOT_11 NBL0_BOT_12 NBL0_BOT_13 NBL0_BOT_14 NBL0_BOT_15 NBL0_TOP_0
+  NBL0_TOP_1 NBL0_TOP_2 NBL0_TOP_3 NBL0_TOP_4 NBL0_TOP_5 NBL0_TOP_6
+  NBL0_TOP_7 NBL0_TOP_8 NBL0_TOP_9 NBL0_TOP_10 NBL0_TOP_11 NBL0_TOP_12
+  NBL0_TOP_13 NBL0_TOP_14 NBL0_TOP_15 NBL1_BOT_0 NBL1_BOT_1 NBL1_BOT_2
+  NBL1_BOT_3 NBL1_BOT_4 NBL1_BOT_5 NBL1_BOT_6 NBL1_BOT_7 NBL1_BOT_8
+  NBL1_BOT_9 NBL1_BOT_10 NBL1_BOT_11 NBL1_BOT_12 NBL1_BOT_13 NBL1_BOT_14
+  NBL1_BOT_15 NBL1_TOP_0 NBL1_TOP_1 NBL1_TOP_2 NBL1_TOP_3 NBL1_TOP_4
+  NBL1_TOP_5 NBL1_TOP_6 NBL1_TOP_7 NBL1_TOP_8 NBL1_TOP_9 NBL1_TOP_10
+  NBL1_TOP_11 NBL1_TOP_12 NBL1_TOP_13 NBL1_TOP_14 NBL1_TOP_15 NBL2_BOT_0
+  NBL2_BOT_1 NBL2_BOT_2 NBL2_BOT_3 NBL2_BOT_4 NBL2_BOT_5 NBL2_BOT_6
+  NBL2_BOT_7 NBL2_BOT_8 NBL2_BOT_9 NBL2_BOT_10 NBL2_BOT_11 NBL2_BOT_12
+  NBL2_BOT_13 NBL2_BOT_14 NBL2_BOT_15 NBL2_TOP_0 NBL2_TOP_1 NBL2_TOP_2
+  NBL2_TOP_3 NBL2_TOP_4 NBL2_TOP_5 NBL2_TOP_6 NBL2_TOP_7 NBL2_TOP_8
+  NBL2_TOP_9 NBL2_TOP_10 NBL2_TOP_11 NBL2_TOP_12 NBL2_TOP_13 NBL2_TOP_14
+  NBL2_TOP_15 NBL3_BOT_0 NBL3_BOT_1 NBL3_BOT_2 NBL3_BOT_3 NBL3_BOT_4
+  NBL3_BOT_5 NBL3_BOT_6 NBL3_BOT_7 NBL3_BOT_8 NBL3_BOT_9 NBL3_BOT_10
+  NBL3_BOT_11 NBL3_BOT_12 NBL3_BOT_13 NBL3_BOT_14 NBL3_BOT_15 NBL3_TOP_0
+  NBL3_TOP_1 NBL3_TOP_2 NBL3_TOP_3 NBL3_TOP_4 NBL3_TOP_5 NBL3_TOP_6
+  NBL3_TOP_7 NBL3_TOP_8 NBL3_TOP_9 NBL3_TOP_10 NBL3_TOP_11 NBL3_TOP_12
+  NBL3_TOP_13 NBL3_TOP_14 NBL3_TOP_15 NSAE NWTDFT Q0_TOP_0 Q0_TOP_1 Q0_TOP_2
+  Q0_TOP_3 Q0_TOP_4 Q0_TOP_5 Q0_TOP_6 Q0_TOP_7 Q0_TOP_8 Q0_TOP_9 Q0_TOP_10
+  Q0_TOP_11 Q0_TOP_12 Q0_TOP_13 Q0_TOP_14 Q0_TOP_15 Q1_TOP_0 Q1_TOP_1
+  Q1_TOP_2 Q1_TOP_3 Q1_TOP_4 Q1_TOP_5 Q1_TOP_6 Q1_TOP_7 Q1_TOP_8 Q1_TOP_9
+  Q1_TOP_10 Q1_TOP_11 Q1_TOP_12 Q1_TOP_13 Q1_TOP_14 Q1_TOP_15 Q2_TOP_0
+  Q2_TOP_1 Q2_TOP_2 Q2_TOP_3 Q2_TOP_4 Q2_TOP_5 Q2_TOP_6 Q2_TOP_7 Q2_TOP_8
+  Q2_TOP_9 Q2_TOP_10 Q2_TOP_11 Q2_TOP_12 Q2_TOP_13 Q2_TOP_14 Q2_TOP_15
+  Q3_TOP_0 Q3_TOP_1 Q3_TOP_2 Q3_TOP_3 Q3_TOP_4 Q3_TOP_5 Q3_TOP_6 Q3_TOP_7
+  Q3_TOP_8 Q3_TOP_9 Q3_TOP_10 Q3_TOP_11 Q3_TOP_12 Q3_TOP_13 Q3_TOP_14
+  Q3_TOP_15 RDMUX SAEDLY SAPRECH TOP_BLPRECH TOP_NYR0 TOP_NYR1 TOP_NYR2
+  TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2 TOP_YW3 VDDCE VDDC_BOT_0 VDDC_BOT_1
+  VDDC_BOT_2 VDDC_BOT_3 VDDC_BOT_4 VDDC_BOT_5 VDDC_BOT_6 VDDC_BOT_7
+  VDDC_BOT_8 VDDC_BOT_9 VDDC_BOT_10 VDDC_BOT_11 VDDC_BOT_12 VDDC_BOT_13
+  VDDC_BOT_14 VDDC_BOT_15 VDDC_TOP_0 VDDC_TOP_1 VDDC_TOP_2 VDDC_TOP_3
+  VDDC_TOP_4 VDDC_TOP_5 VDDC_TOP_6 VDDC_TOP_7 VDDC_TOP_8 VDDC_TOP_9
+  VDDC_TOP_10 VDDC_TOP_11 VDDC_TOP_12 VDDC_TOP_13 VDDC_TOP_14 VDDC_TOP_15
+  VDDPE VNWC_0 VNWC_1 VNWC_2 VNWC_3 VNWC_4 VNWC_5 VNWC_6 VNWC_7 VNWC_8 VNWC_9
+  VNWC_10 VNWC_11 VNWC_12 VNWC_13 VNWC_14 VNWC_15 VNWC_16 VPW VVDP_BOT
+  VVDP_TOP WEN_TOP_0 WEN_TOP_1 WEN_TOP_2 WEN_TOP_3 WEN_TOP_4 WEN_TOP_5
+  WEN_TOP_6 WEN_TOP_7 WEN_TOP_8 WEN_TOP_9 WEN_TOP_10 WEN_TOP_11 WEN_TOP_12
+  WEN_TOP_13 WEN_TOP_14 WEN_TOP_15
** gf12lp_1rw_lg12_w32_bitIO_ROW_R00: 3104 flat devices **
XIO_CDM_ROW_R0 BL0_BOT_0 BL0_BOT_1 BL0_BOT_2 BL0_BOT_3 BL0_BOT_4 BL0_BOT_5
+  BL0_BOT_6 BL0_BOT_7 BL0_BOT_8 BL0_BOT_9 BL0_BOT_10 BL0_BOT_11 BL0_BOT_12
+  BL0_BOT_13 BL0_BOT_14 BL0_BOT_15 BL0_TOP_0 BL0_TOP_1 BL0_TOP_2 BL0_TOP_3
+  BL0_TOP_4 BL0_TOP_5 BL0_TOP_6 BL0_TOP_7 BL0_TOP_8 BL0_TOP_9 BL0_TOP_10
+  BL0_TOP_11 BL0_TOP_12 BL0_TOP_13 BL0_TOP_14 BL0_TOP_15 BL1_BOT_0 BL1_BOT_1
+  BL1_BOT_2 BL1_BOT_3 BL1_BOT_4 BL1_BOT_5 BL1_BOT_6 BL1_BOT_7 BL1_BOT_8
+  BL1_BOT_9 BL1_BOT_10 BL1_BOT_11 BL1_BOT_12 BL1_BOT_13 BL1_BOT_14 BL1_BOT_15
+  BL1_TOP_0 BL1_TOP_1 BL1_TOP_2 BL1_TOP_3 BL1_TOP_4 BL1_TOP_5 BL1_TOP_6
+  BL1_TOP_7 BL1_TOP_8 BL1_TOP_9 BL1_TOP_10 BL1_TOP_11 BL1_TOP_12 BL1_TOP_13
+  BL1_TOP_14 BL1_TOP_15 BL2_BOT_0 BL2_BOT_1 BL2_BOT_2 BL2_BOT_3 BL2_BOT_4
+  BL2_BOT_5 BL2_BOT_6 BL2_BOT_7 BL2_BOT_8 BL2_BOT_9 BL2_BOT_10 BL2_BOT_11
+  BL2_BOT_12 BL2_BOT_13 BL2_BOT_14 BL2_BOT_15 BL2_TOP_0 BL2_TOP_1 BL2_TOP_2
+  BL2_TOP_3 BL2_TOP_4 BL2_TOP_5 BL2_TOP_6 BL2_TOP_7 BL2_TOP_8 BL2_TOP_9
+  BL2_TOP_10 BL2_TOP_11 BL2_TOP_12 BL2_TOP_13 BL2_TOP_14 BL2_TOP_15 BL3_BOT_0
+  BL3_BOT_1 BL3_BOT_2 BL3_BOT_3 BL3_BOT_4 BL3_BOT_5 BL3_BOT_6 BL3_BOT_7
+  BL3_BOT_8 BL3_BOT_9 BL3_BOT_10 BL3_BOT_11 BL3_BOT_12 BL3_BOT_13 BL3_BOT_14
+  BL3_BOT_15 BL3_TOP_0 BL3_TOP_1 BL3_TOP_2 BL3_TOP_3 BL3_TOP_4 BL3_TOP_5
+  BL3_TOP_6 BL3_TOP_7 BL3_TOP_8 BL3_TOP_9 BL3_TOP_10 BL3_TOP_11 BL3_TOP_12
+  BL3_TOP_13 BL3_TOP_14 BL3_TOP_15 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2
+  BOT_NYR3 BOT_YW0 BOT_YW1 BOT_YW2 BOT_YW3 DWL D_TOP_0 D_TOP_1 D_TOP_2
+  D_TOP_3 D_TOP_4 D_TOP_5 D_TOP_6 D_TOP_7 D_TOP_8 D_TOP_9 D_TOP_10 D_TOP_11
+  D_TOP_12 D_TOP_13 D_TOP_14 D_TOP_15 IWCLK0 IWCLK1 LOG0 LOG0_SA NACT_CC_BOT
+  NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST NACT_CC_BOT NACT_CC_TOP
+  NBL0_BOT_0 NBL0_BOT_1 NBL0_BOT_2 NBL0_BOT_3 NBL0_BOT_4 NBL0_BOT_5
+  NBL0_BOT_6 NBL0_BOT_7 NBL0_BOT_8 NBL0_BOT_9 NBL0_BOT_10 NBL0_BOT_11
+  NBL0_BOT_12 NBL0_BOT_13 NBL0_BOT_14 NBL0_BOT_15 NBL0_TOP_0 NBL0_TOP_1
+  NBL0_TOP_2 NBL0_TOP_3 NBL0_TOP_4 NBL0_TOP_5 NBL0_TOP_6 NBL0_TOP_7
+  NBL0_TOP_8 NBL0_TOP_9 NBL0_TOP_10 NBL0_TOP_11 NBL0_TOP_12 NBL0_TOP_13
+  NBL0_TOP_14 NBL0_TOP_15 NBL1_BOT_0 NBL1_BOT_1 NBL1_BOT_2 NBL1_BOT_3
+  NBL1_BOT_4 NBL1_BOT_5 NBL1_BOT_6 NBL1_BOT_7 NBL1_BOT_8 NBL1_BOT_9
+  NBL1_BOT_10 NBL1_BOT_11 NBL1_BOT_12 NBL1_BOT_13 NBL1_BOT_14 NBL1_BOT_15
+  NBL1_TOP_0 NBL1_TOP_1 NBL1_TOP_2 NBL1_TOP_3 NBL1_TOP_4 NBL1_TOP_5
+  NBL1_TOP_6 NBL1_TOP_7 NBL1_TOP_8 NBL1_TOP_9 NBL1_TOP_10 NBL1_TOP_11
+  NBL1_TOP_12 NBL1_TOP_13 NBL1_TOP_14 NBL1_TOP_15 NBL2_BOT_0 NBL2_BOT_1
+  NBL2_BOT_2 NBL2_BOT_3 NBL2_BOT_4 NBL2_BOT_5 NBL2_BOT_6 NBL2_BOT_7
+  NBL2_BOT_8 NBL2_BOT_9 NBL2_BOT_10 NBL2_BOT_11 NBL2_BOT_12 NBL2_BOT_13
+  NBL2_BOT_14 NBL2_BOT_15 NBL2_TOP_0 NBL2_TOP_1 NBL2_TOP_2 NBL2_TOP_3
+  NBL2_TOP_4 NBL2_TOP_5 NBL2_TOP_6 NBL2_TOP_7 NBL2_TOP_8 NBL2_TOP_9
+  NBL2_TOP_10 NBL2_TOP_11 NBL2_TOP_12 NBL2_TOP_13 NBL2_TOP_14 NBL2_TOP_15
+  NBL3_BOT_0 NBL3_BOT_1 NBL3_BOT_2 NBL3_BOT_3 NBL3_BOT_4 NBL3_BOT_5
+  NBL3_BOT_6 NBL3_BOT_7 NBL3_BOT_8 NBL3_BOT_9 NBL3_BOT_10 NBL3_BOT_11
+  NBL3_BOT_12 NBL3_BOT_13 NBL3_BOT_14 NBL3_BOT_15 NBL3_TOP_0 NBL3_TOP_1
+  NBL3_TOP_2 NBL3_TOP_3 NBL3_TOP_4 NBL3_TOP_5 NBL3_TOP_6 NBL3_TOP_7
+  NBL3_TOP_8 NBL3_TOP_9 NBL3_TOP_10 NBL3_TOP_11 NBL3_TOP_12 NBL3_TOP_13
+  NBL3_TOP_14 NBL3_TOP_15 NSAE NWTDFT Q0_TOP_0 Q0_TOP_1 Q0_TOP_2 Q0_TOP_3
+  Q0_TOP_4 Q0_TOP_5 Q0_TOP_6 Q0_TOP_7 Q0_TOP_8 Q0_TOP_9 Q0_TOP_10 Q0_TOP_11
+  Q0_TOP_12 Q0_TOP_13 Q0_TOP_14 Q0_TOP_15 Q1_TOP_0 Q1_TOP_1 Q1_TOP_2 Q1_TOP_3
+  Q1_TOP_4 Q1_TOP_5 Q1_TOP_6 Q1_TOP_7 Q1_TOP_8 Q1_TOP_9 Q1_TOP_10 Q1_TOP_11
+  Q1_TOP_12 Q1_TOP_13 Q1_TOP_14 Q1_TOP_15 Q2_TOP_0 Q2_TOP_1 Q2_TOP_2 Q2_TOP_3
+  Q2_TOP_4 Q2_TOP_5 Q2_TOP_6 Q2_TOP_7 Q2_TOP_8 Q2_TOP_9 Q2_TOP_10 Q2_TOP_11
+  Q2_TOP_12 Q2_TOP_13 Q2_TOP_14 Q2_TOP_15 Q3_TOP_0 Q3_TOP_1 Q3_TOP_2 Q3_TOP_3
+  Q3_TOP_4 Q3_TOP_5 Q3_TOP_6 Q3_TOP_7 Q3_TOP_8 Q3_TOP_9 Q3_TOP_10 Q3_TOP_11
+  Q3_TOP_12 Q3_TOP_13 Q3_TOP_14 Q3_TOP_15 RDMUX SAEDLY SAPRECH TOP_BLPRECH
+  TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2 TOP_YW3 VDDCE
+  VDDC_BOT_0 VDDC_BOT_1 VDDC_BOT_2 VDDC_BOT_3 VDDC_BOT_4 VDDC_BOT_5
+  VDDC_BOT_6 VDDC_BOT_7 VDDC_BOT_8 VDDC_BOT_9 VDDC_BOT_10 VDDC_BOT_11
+  VDDC_BOT_12 VDDC_BOT_13 VDDC_BOT_14 VDDC_BOT_15 VDDC_TOP_0 VDDC_TOP_1
+  VDDC_TOP_2 VDDC_TOP_3 VDDC_TOP_4 VDDC_TOP_5 VDDC_TOP_6 VDDC_TOP_7
+  VDDC_TOP_8 VDDC_TOP_9 VDDC_TOP_10 VDDC_TOP_11 VDDC_TOP_12 VDDC_TOP_13
+  VDDC_TOP_14 VDDC_TOP_15 VDDPE VNWC_0 VNWC_1 VNWC_2 VNWC_3 VNWC_4 VNWC_5
+  VNWC_6 VNWC_7 VNWC_8 VNWC_9 VNWC_10 VNWC_11 VNWC_12 VNWC_13 VNWC_14 VNWC_15
+  VPW VVDP_BOT VVDP_TOP WEN_TOP_0 WEN_TOP_1 WEN_TOP_2 WEN_TOP_3 WEN_TOP_4
+  WEN_TOP_5 WEN_TOP_6 WEN_TOP_7 WEN_TOP_8 WEN_TOP_9 WEN_TOP_10 WEN_TOP_11
+  WEN_TOP_12 WEN_TOP_13 WEN_TOP_14 WEN_TOP_15
+  gf12lp_1rw_lg12_w32_bitIOCDM_R00
.ENDS gf12lp_1rw_lg12_w32_bitIO_ROW_R00
****
.SUBCKT gf12lp_1rw_lg12_w32_bitIO_SLICE0_SLICE0 ACTP BA0_TOP BANKSEL0_TOP
+  BANKSEL1_TOP BANKSEL2_TOP BANKSEL3_TOP BL0_BOT_0 BL0_BOT_1 BL0_BOT_2
+  BL0_BOT_3 BL0_BOT_4 BL0_BOT_5 BL0_BOT_6 BL0_BOT_7 BL0_BOT_8 BL0_BOT_9
+  BL0_BOT_10 BL0_BOT_11 BL0_BOT_12 BL0_BOT_13 BL0_BOT_14 BL0_BOT_15
+  BL0_BOT_16 BL0_BOT_17 BL0_BOT_18 BL0_BOT_19 BL0_BOT_20 BL0_BOT_21
+  BL0_BOT_22 BL0_BOT_23 BL0_BOT_24 BL0_BOT_25 BL0_BOT_26 BL0_BOT_27
+  BL0_BOT_28 BL0_BOT_29 BL0_BOT_30 BL0_BOT_31 BL0_TOP_0 BL0_TOP_1 BL0_TOP_2
+  BL0_TOP_3 BL0_TOP_4 BL0_TOP_5 BL0_TOP_6 BL0_TOP_7 BL0_TOP_8 BL0_TOP_9
+  BL0_TOP_10 BL0_TOP_11 BL0_TOP_12 BL0_TOP_13 BL0_TOP_14 BL0_TOP_15
+  BL0_TOP_16 BL0_TOP_17 BL0_TOP_18 BL0_TOP_19 BL0_TOP_20 BL0_TOP_21
+  BL0_TOP_22 BL0_TOP_23 BL0_TOP_24 BL0_TOP_25 BL0_TOP_26 BL0_TOP_27
+  BL0_TOP_28 BL0_TOP_29 BL0_TOP_30 BL0_TOP_31 BL1_BOT_0 BL1_BOT_1 BL1_BOT_2
+  BL1_BOT_3 BL1_BOT_4 BL1_BOT_5 BL1_BOT_6 BL1_BOT_7 BL1_BOT_8 BL1_BOT_9
+  BL1_BOT_10 BL1_BOT_11 BL1_BOT_12 BL1_BOT_13 BL1_BOT_14 BL1_BOT_15
+  BL1_BOT_16 BL1_BOT_17 BL1_BOT_18 BL1_BOT_19 BL1_BOT_20 BL1_BOT_21
+  BL1_BOT_22 BL1_BOT_23 BL1_BOT_24 BL1_BOT_25 BL1_BOT_26 BL1_BOT_27
+  BL1_BOT_28 BL1_BOT_29 BL1_BOT_30 BL1_BOT_31 BL1_TOP_0 BL1_TOP_1 BL1_TOP_2
+  BL1_TOP_3 BL1_TOP_4 BL1_TOP_5 BL1_TOP_6 BL1_TOP_7 BL1_TOP_8 BL1_TOP_9
+  BL1_TOP_10 BL1_TOP_11 BL1_TOP_12 BL1_TOP_13 BL1_TOP_14 BL1_TOP_15
+  BL1_TOP_16 BL1_TOP_17 BL1_TOP_18 BL1_TOP_19 BL1_TOP_20 BL1_TOP_21
+  BL1_TOP_22 BL1_TOP_23 BL1_TOP_24 BL1_TOP_25 BL1_TOP_26 BL1_TOP_27
+  BL1_TOP_28 BL1_TOP_29 BL1_TOP_30 BL1_TOP_31 BL2_BOT_0 BL2_BOT_1 BL2_BOT_2
+  BL2_BOT_3 BL2_BOT_4 BL2_BOT_5 BL2_BOT_6 BL2_BOT_7 BL2_BOT_8 BL2_BOT_9
+  BL2_BOT_10 BL2_BOT_11 BL2_BOT_12 BL2_BOT_13 BL2_BOT_14 BL2_BOT_15
+  BL2_BOT_16 BL2_BOT_17 BL2_BOT_18 BL2_BOT_19 BL2_BOT_20 BL2_BOT_21
+  BL2_BOT_22 BL2_BOT_23 BL2_BOT_24 BL2_BOT_25 BL2_BOT_26 BL2_BOT_27
+  BL2_BOT_28 BL2_BOT_29 BL2_BOT_30 BL2_BOT_31 BL2_TOP_0 BL2_TOP_1 BL2_TOP_2
+  BL2_TOP_3 BL2_TOP_4 BL2_TOP_5 BL2_TOP_6 BL2_TOP_7 BL2_TOP_8 BL2_TOP_9
+  BL2_TOP_10 BL2_TOP_11 BL2_TOP_12 BL2_TOP_13 BL2_TOP_14 BL2_TOP_15
+  BL2_TOP_16 BL2_TOP_17 BL2_TOP_18 BL2_TOP_19 BL2_TOP_20 BL2_TOP_21
+  BL2_TOP_22 BL2_TOP_23 BL2_TOP_24 BL2_TOP_25 BL2_TOP_26 BL2_TOP_27
+  BL2_TOP_28 BL2_TOP_29 BL2_TOP_30 BL2_TOP_31 BL3_BOT_0 BL3_BOT_1 BL3_BOT_2
+  BL3_BOT_3 BL3_BOT_4 BL3_BOT_5 BL3_BOT_6 BL3_BOT_7 BL3_BOT_8 BL3_BOT_9
+  BL3_BOT_10 BL3_BOT_11 BL3_BOT_12 BL3_BOT_13 BL3_BOT_14 BL3_BOT_15
+  BL3_BOT_16 BL3_BOT_17 BL3_BOT_18 BL3_BOT_19 BL3_BOT_20 BL3_BOT_21
+  BL3_BOT_22 BL3_BOT_23 BL3_BOT_24 BL3_BOT_25 BL3_BOT_26 BL3_BOT_27
+  BL3_BOT_28 BL3_BOT_29 BL3_BOT_30 BL3_BOT_31 BL3_TOP_0 BL3_TOP_1 BL3_TOP_2
+  BL3_TOP_3 BL3_TOP_4 BL3_TOP_5 BL3_TOP_6 BL3_TOP_7 BL3_TOP_8 BL3_TOP_9
+  BL3_TOP_10 BL3_TOP_11 BL3_TOP_12 BL3_TOP_13 BL3_TOP_14 BL3_TOP_15
+  BL3_TOP_16 BL3_TOP_17 BL3_TOP_18 BL3_TOP_19 BL3_TOP_20 BL3_TOP_21
+  BL3_TOP_22 BL3_TOP_23 BL3_TOP_24 BL3_TOP_25 BL3_TOP_26 BL3_TOP_27
+  BL3_TOP_28 BL3_TOP_29 BL3_TOP_30 BL3_TOP_31 BME[0] BME[1] BOT_LA_P2[0]
+  BOT_NLA_P2[0] CA0_TOP CA1_TOP CA2_TOP CA3_TOP CENDFT_TOP CEN_P2
+  CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DBL_TERM DFTRAMBYP DWL_TURN D_TOP_0 D_TOP_1
+  D_TOP_2 D_TOP_3 D_TOP_4 D_TOP_5 D_TOP_6 D_TOP_7 D_TOP_8 D_TOP_9 D_TOP_10
+  D_TOP_11 D_TOP_12 D_TOP_13 D_TOP_14 D_TOP_15 D_TOP_16 D_TOP_17 D_TOP_18
+  D_TOP_19 D_TOP_20 D_TOP_21 D_TOP_22 D_TOP_23 D_TOP_24 D_TOP_25 D_TOP_26
+  D_TOP_27 D_TOP_28 D_TOP_29 D_TOP_30 D_TOP_31 EMAS_TOP EMAW_TOP[0]
+  EMAW_TOP[1] EMA_P2[0] EMA_P2[1] EMA_P2[2] EMA_TOP[0] EMA_TOP[1] EMA_TOP[2]
+  GTP GTP_SA GTP_SA_AST_VMIN GTP_SA_AST_VMIN_TERM GTP_SA_WDX_TERM GWEN_P2
+  GWEN_TOP LA_P2[1] LOG0 LOG0_SA LOG1 NACTC NACT_CC_BOT NACT_CC_TOP_TOP
+  NBL0_BOT_0 NBL0_BOT_1 NBL0_BOT_2 NBL0_BOT_3 NBL0_BOT_4 NBL0_BOT_5
+  NBL0_BOT_6 NBL0_BOT_7 NBL0_BOT_8 NBL0_BOT_9 NBL0_BOT_10 NBL0_BOT_11
+  NBL0_BOT_12 NBL0_BOT_13 NBL0_BOT_14 NBL0_BOT_15 NBL0_BOT_16 NBL0_BOT_17
+  NBL0_BOT_18 NBL0_BOT_19 NBL0_BOT_20 NBL0_BOT_21 NBL0_BOT_22 NBL0_BOT_23
+  NBL0_BOT_24 NBL0_BOT_25 NBL0_BOT_26 NBL0_BOT_27 NBL0_BOT_28 NBL0_BOT_29
+  NBL0_BOT_30 NBL0_BOT_31 NBL0_TOP_0 NBL0_TOP_1 NBL0_TOP_2 NBL0_TOP_3
+  NBL0_TOP_4 NBL0_TOP_5 NBL0_TOP_6 NBL0_TOP_7 NBL0_TOP_8 NBL0_TOP_9
+  NBL0_TOP_10 NBL0_TOP_11 NBL0_TOP_12 NBL0_TOP_13 NBL0_TOP_14 NBL0_TOP_15
+  NBL0_TOP_16 NBL0_TOP_17 NBL0_TOP_18 NBL0_TOP_19 NBL0_TOP_20 NBL0_TOP_21
+  NBL0_TOP_22 NBL0_TOP_23 NBL0_TOP_24 NBL0_TOP_25 NBL0_TOP_26 NBL0_TOP_27
+  NBL0_TOP_28 NBL0_TOP_29 NBL0_TOP_30 NBL0_TOP_31 NBL1_BOT_0 NBL1_BOT_1
+  NBL1_BOT_2 NBL1_BOT_3 NBL1_BOT_4 NBL1_BOT_5 NBL1_BOT_6 NBL1_BOT_7
+  NBL1_BOT_8 NBL1_BOT_9 NBL1_BOT_10 NBL1_BOT_11 NBL1_BOT_12 NBL1_BOT_13
+  NBL1_BOT_14 NBL1_BOT_15 NBL1_BOT_16 NBL1_BOT_17 NBL1_BOT_18 NBL1_BOT_19
+  NBL1_BOT_20 NBL1_BOT_21 NBL1_BOT_22 NBL1_BOT_23 NBL1_BOT_24 NBL1_BOT_25
+  NBL1_BOT_26 NBL1_BOT_27 NBL1_BOT_28 NBL1_BOT_29 NBL1_BOT_30 NBL1_BOT_31
+  NBL1_TOP_0 NBL1_TOP_1 NBL1_TOP_2 NBL1_TOP_3 NBL1_TOP_4 NBL1_TOP_5
+  NBL1_TOP_6 NBL1_TOP_7 NBL1_TOP_8 NBL1_TOP_9 NBL1_TOP_10 NBL1_TOP_11
+  NBL1_TOP_12 NBL1_TOP_13 NBL1_TOP_14 NBL1_TOP_15 NBL1_TOP_16 NBL1_TOP_17
+  NBL1_TOP_18 NBL1_TOP_19 NBL1_TOP_20 NBL1_TOP_21 NBL1_TOP_22 NBL1_TOP_23
+  NBL1_TOP_24 NBL1_TOP_25 NBL1_TOP_26 NBL1_TOP_27 NBL1_TOP_28 NBL1_TOP_29
+  NBL1_TOP_30 NBL1_TOP_31 NBL2_BOT_0 NBL2_BOT_1 NBL2_BOT_2 NBL2_BOT_3
+  NBL2_BOT_4 NBL2_BOT_5 NBL2_BOT_6 NBL2_BOT_7 NBL2_BOT_8 NBL2_BOT_9
+  NBL2_BOT_10 NBL2_BOT_11 NBL2_BOT_12 NBL2_BOT_13 NBL2_BOT_14 NBL2_BOT_15
+  NBL2_BOT_16 NBL2_BOT_17 NBL2_BOT_18 NBL2_BOT_19 NBL2_BOT_20 NBL2_BOT_21
+  NBL2_BOT_22 NBL2_BOT_23 NBL2_BOT_24 NBL2_BOT_25 NBL2_BOT_26 NBL2_BOT_27
+  NBL2_BOT_28 NBL2_BOT_29 NBL2_BOT_30 NBL2_BOT_31 NBL2_TOP_0 NBL2_TOP_1
+  NBL2_TOP_2 NBL2_TOP_3 NBL2_TOP_4 NBL2_TOP_5 NBL2_TOP_6 NBL2_TOP_7
+  NBL2_TOP_8 NBL2_TOP_9 NBL2_TOP_10 NBL2_TOP_11 NBL2_TOP_12 NBL2_TOP_13
+  NBL2_TOP_14 NBL2_TOP_15 NBL2_TOP_16 NBL2_TOP_17 NBL2_TOP_18 NBL2_TOP_19
+  NBL2_TOP_20 NBL2_TOP_21 NBL2_TOP_22 NBL2_TOP_23 NBL2_TOP_24 NBL2_TOP_25
+  NBL2_TOP_26 NBL2_TOP_27 NBL2_TOP_28 NBL2_TOP_29 NBL2_TOP_30 NBL2_TOP_31
+  NBL3_BOT_0 NBL3_BOT_1 NBL3_BOT_2 NBL3_BOT_3 NBL3_BOT_4 NBL3_BOT_5
+  NBL3_BOT_6 NBL3_BOT_7 NBL3_BOT_8 NBL3_BOT_9 NBL3_BOT_10 NBL3_BOT_11
+  NBL3_BOT_12 NBL3_BOT_13 NBL3_BOT_14 NBL3_BOT_15 NBL3_BOT_16 NBL3_BOT_17
+  NBL3_BOT_18 NBL3_BOT_19 NBL3_BOT_20 NBL3_BOT_21 NBL3_BOT_22 NBL3_BOT_23
+  NBL3_BOT_24 NBL3_BOT_25 NBL3_BOT_26 NBL3_BOT_27 NBL3_BOT_28 NBL3_BOT_29
+  NBL3_BOT_30 NBL3_BOT_31 NBL3_TOP_0 NBL3_TOP_1 NBL3_TOP_2 NBL3_TOP_3
+  NBL3_TOP_4 NBL3_TOP_5 NBL3_TOP_6 NBL3_TOP_7 NBL3_TOP_8 NBL3_TOP_9
+  NBL3_TOP_10 NBL3_TOP_11 NBL3_TOP_12 NBL3_TOP_13 NBL3_TOP_14 NBL3_TOP_15
+  NBL3_TOP_16 NBL3_TOP_17 NBL3_TOP_18 NBL3_TOP_19 NBL3_TOP_20 NBL3_TOP_21
+  NBL3_TOP_22 NBL3_TOP_23 NBL3_TOP_24 NBL3_TOP_25 NBL3_TOP_26 NBL3_TOP_27
+  NBL3_TOP_28 NBL3_TOP_29 NBL3_TOP_30 NBL3_TOP_31 NCLK_TOP NDFT_P2
+  NGTP_SA_AST_OUT NLA_P2[1] NMASK[0] NMASK[1] NRA_P2[0] NRA_P2[1] NRA_P2[2]
+  NRA_P2[3] NRA_P2[4] NRA_P2[5] NRET NRETNVT PGEN_TOP POK_TOP Q0_TOP_0
+  Q0_TOP_1 Q0_TOP_2 Q0_TOP_3 Q0_TOP_4 Q0_TOP_5 Q0_TOP_6 Q0_TOP_7 Q0_TOP_8
+  Q0_TOP_9 Q0_TOP_10 Q0_TOP_11 Q0_TOP_12 Q0_TOP_13 Q0_TOP_14 Q0_TOP_15
+  Q0_TOP_16 Q0_TOP_17 Q0_TOP_18 Q0_TOP_19 Q0_TOP_20 Q0_TOP_21 Q0_TOP_22
+  Q0_TOP_23 Q0_TOP_24 Q0_TOP_25 Q0_TOP_26 Q0_TOP_27 Q0_TOP_28 Q0_TOP_29
+  Q0_TOP_30 Q0_TOP_31 Q1_TOP_0 Q1_TOP_1 Q1_TOP_2 Q1_TOP_3 Q1_TOP_4 Q1_TOP_5
+  Q1_TOP_6 Q1_TOP_7 Q1_TOP_8 Q1_TOP_9 Q1_TOP_10 Q1_TOP_11 Q1_TOP_12 Q1_TOP_13
+  Q1_TOP_14 Q1_TOP_15 Q1_TOP_16 Q1_TOP_17 Q1_TOP_18 Q1_TOP_19 Q1_TOP_20
+  Q1_TOP_21 Q1_TOP_22 Q1_TOP_23 Q1_TOP_24 Q1_TOP_25 Q1_TOP_26 Q1_TOP_27
+  Q1_TOP_28 Q1_TOP_29 Q1_TOP_30 Q1_TOP_31 Q2_TOP_0 Q2_TOP_1 Q2_TOP_2 Q2_TOP_3
+  Q2_TOP_4 Q2_TOP_5 Q2_TOP_6 Q2_TOP_7 Q2_TOP_8 Q2_TOP_9 Q2_TOP_10 Q2_TOP_11
+  Q2_TOP_12 Q2_TOP_13 Q2_TOP_14 Q2_TOP_15 Q2_TOP_16 Q2_TOP_17 Q2_TOP_18
+  Q2_TOP_19 Q2_TOP_20 Q2_TOP_21 Q2_TOP_22 Q2_TOP_23 Q2_TOP_24 Q2_TOP_25
+  Q2_TOP_26 Q2_TOP_27 Q2_TOP_28 Q2_TOP_29 Q2_TOP_30 Q2_TOP_31 Q3_TOP_0
+  Q3_TOP_1 Q3_TOP_2 Q3_TOP_3 Q3_TOP_4 Q3_TOP_5 Q3_TOP_6 Q3_TOP_7 Q3_TOP_8
+  Q3_TOP_9 Q3_TOP_10 Q3_TOP_11 Q3_TOP_12 Q3_TOP_13 Q3_TOP_14 Q3_TOP_15
+  Q3_TOP_16 Q3_TOP_17 Q3_TOP_18 Q3_TOP_19 Q3_TOP_20 Q3_TOP_21 Q3_TOP_22
+  Q3_TOP_23 Q3_TOP_24 Q3_TOP_25 Q3_TOP_26 Q3_TOP_27 Q3_TOP_28 Q3_TOP_29
+  Q3_TOP_30 Q3_TOP_31 RA0_TOP RA1_TOP RA2_TOP RA3_TOP RA4_TOP RA5_TOP RA6_TOP
+  RA7_TOP RA_P2[0] RA_P2[1] RA_P2[2] RA_P2[3] RA_P2[4] RA_P2[5] RDT RET
+  RET1N_TOP SE SE_TOP SO0 SO0_TOP SO1 SO1_TOP STOV_TOP TOP_LA_P2[0]
+  TOP_NLA_P2[0] VDDCE VDDC_BOT_0 VDDC_BOT_1 VDDC_BOT_2 VDDC_BOT_3 VDDC_BOT_4
+  VDDC_BOT_5 VDDC_BOT_6 VDDC_BOT_7 VDDC_BOT_8 VDDC_BOT_9 VDDC_BOT_10
+  VDDC_BOT_11 VDDC_BOT_12 VDDC_BOT_13 VDDC_BOT_14 VDDC_BOT_15 VDDC_BOT_16
+  VDDC_BOT_17 VDDC_BOT_18 VDDC_BOT_19 VDDC_BOT_20 VDDC_BOT_21 VDDC_BOT_22
+  VDDC_BOT_23 VDDC_BOT_24 VDDC_BOT_25 VDDC_BOT_26 VDDC_BOT_27 VDDC_BOT_28
+  VDDC_BOT_29 VDDC_BOT_30 VDDC_BOT_31 VDDC_TOP_0 VDDC_TOP_1 VDDC_TOP_2
+  VDDC_TOP_3 VDDC_TOP_4 VDDC_TOP_5 VDDC_TOP_6 VDDC_TOP_7 VDDC_TOP_8
+  VDDC_TOP_9 VDDC_TOP_10 VDDC_TOP_11 VDDC_TOP_12 VDDC_TOP_13 VDDC_TOP_14
+  VDDC_TOP_15 VDDC_TOP_16 VDDC_TOP_17 VDDC_TOP_18 VDDC_TOP_19 VDDC_TOP_20
+  VDDC_TOP_21 VDDC_TOP_22 VDDC_TOP_23 VDDC_TOP_24 VDDC_TOP_25 VDDC_TOP_26
+  VDDC_TOP_27 VDDC_TOP_28 VDDC_TOP_29 VDDC_TOP_30 VDDC_TOP_31 VDDPE VNWC_0
+  VNWC_1 VNWC_2 VNWC_3 VNWC_4 VNWC_5 VNWC_6 VNWC_7 VNWC_8 VNWC_9 VNWC_10
+  VNWC_11 VNWC_12 VNWC_13 VNWC_14 VNWC_15 VNWC_16 VNWC_17 VNWC_18 VNWC_19
+  VNWC_20 VNWC_21 VNWC_22 VNWC_23 VNWC_24 VNWC_25 VNWC_26 VNWC_27 VNWC_28
+  VNWC_29 VNWC_30 VNWC_31 VNWC_32 VNWC_33 VPW WAWL WAWLM0 WAWLM1 WEN_TOP_0
+  WEN_TOP_1 WEN_TOP_2 WEN_TOP_3 WEN_TOP_4 WEN_TOP_5 WEN_TOP_6 WEN_TOP_7
+  WEN_TOP_8 WEN_TOP_9 WEN_TOP_10 WEN_TOP_11 WEN_TOP_12 WEN_TOP_13 WEN_TOP_14
+  WEN_TOP_15 WEN_TOP_16 WEN_TOP_17 WEN_TOP_18 WEN_TOP_19 WEN_TOP_20
+  WEN_TOP_21 WEN_TOP_22 WEN_TOP_23 WEN_TOP_24 WEN_TOP_25 WEN_TOP_26
+  WEN_TOP_27 WEN_TOP_28 WEN_TOP_29 WEN_TOP_30 WEN_TOP_31
** gf12lp_1rw_lg12_w32_bitIO_SLICE0_SLICE0: 7434 flat devices **
XCK_BLK ACTP BA0_TOP BANKSEL0_TOP BANKSEL1_TOP BANKSEL2_TOP BANKSEL3_TOP
+  BME[0] BME[1] BOT_BLPRECH BOT_BLPRECH_R BOT_LA_P2[0] BOT_NLA_P2[0] BOT_NYR0
+  BOT_NYR1 BOT_NYR2 BOT_NYR3 BOT_YW0 BOT_YW1 BOT_YW2 BOT_YW3 CA0_TOP CA1_TOP
+  CA2_TOP CA3_TOP CENDFT_TOP CEN_P2 CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DBL_TERM
+  DFTRAMBYP DWL_TURN DWL_TURN EMAS_TOP EMAW_TOP[0] EMAW_TOP[1] EMA_P2[0]
+  EMA_P2[1] EMA_P2[2] EMA_TOP[0] EMA_TOP[1] EMA_TOP[2] GTP GTP_SA
+  GTP_SA_AST_VMIN GTP_SA_AST_VMIN_TERM GTP_SA_WDX_TERM GWEN_P2 GWEN_TOP
+  IWCLK0 IWCLK0_R IWCLK1 IWCLK1_R LA_P2[1] LOG0 LOG0_SA LOG1 NACTC
+  NACT_CC_BOT NACT_CC_BOT_27 NACT_CC_BOT_FAST NACT_CC_BOT_R
+  NACT_CC_BOT_R_FAST NACT_CC_TOP NACT_CC_TOP_FAST NACT_CC_TOP_R
+  NACT_CC_TOP_R_FAST NACT_CC_TOP_TOP NACT_CC_BOT_27 NACT_CC_BOT_R NACT_CC_TOP
+  NACT_CC_TOP_R NCLK_TOP NDFT_P2 NGTP_SA_AST_OUT NLA_P2[1] NMASK[0] NMASK[1]
+  NRA_P2[0] NRA_P2[1] NRA_P2[2] NRA_P2[3] NRA_P2[4] NRA_P2[5] NRET NRETNVT
+  NSAE NSAE_R NWTDFT PGEN_TOP POK_TOP RA0_TOP RA1_TOP RA2_TOP RA3_TOP RA4_TOP
+  RA5_TOP RA6_TOP RA7_TOP RA_P2[0] RA_P2[1] RA_P2[2] RA_P2[3] RA_P2[4]
+  RA_P2[5] RDMUX RDMUX_R RDT RET RET1N_TOP SAEDLY SAEDLY SAPRECH SE SE_TOP
+  SO0 SO0_TOP SO1 SO1_TOP STOV_TOP TOP_BLPRECH TOP_BLPRECH_R TOP_LA_P2[0]
+  TOP_NLA_P2[0] TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2
+  TOP_YW3 VDDCE VDDPE VPW VVDP_BOT VVDP_BOT_TERM VVDP_TOP VVDP_TOP_TERM WAWL
+  WAWLM0 WAWLM1 gf12lp_1rw_lg12_w32_bitCK_BLK00
XIO_LEFT BL0_BOT_0 BL0_BOT_1 BL0_BOT_2 BL0_BOT_3 BL0_BOT_4 BL0_BOT_5 BL0_BOT_6
+  BL0_BOT_7 BL0_BOT_8 BL0_BOT_9 BL0_BOT_10 BL0_BOT_11 BL0_BOT_12 BL0_BOT_13
+  BL0_BOT_14 BL0_BOT_15 BL0_TOP_0 BL0_TOP_1 BL0_TOP_2 BL0_TOP_3 BL0_TOP_4
+  BL0_TOP_5 BL0_TOP_6 BL0_TOP_7 BL0_TOP_8 BL0_TOP_9 BL0_TOP_10 BL0_TOP_11
+  BL0_TOP_12 BL0_TOP_13 BL0_TOP_14 BL0_TOP_15 BL1_BOT_0 BL1_BOT_1 BL1_BOT_2
+  BL1_BOT_3 BL1_BOT_4 BL1_BOT_5 BL1_BOT_6 BL1_BOT_7 BL1_BOT_8 BL1_BOT_9
+  BL1_BOT_10 BL1_BOT_11 BL1_BOT_12 BL1_BOT_13 BL1_BOT_14 BL1_BOT_15 BL1_TOP_0
+  BL1_TOP_1 BL1_TOP_2 BL1_TOP_3 BL1_TOP_4 BL1_TOP_5 BL1_TOP_6 BL1_TOP_7
+  BL1_TOP_8 BL1_TOP_9 BL1_TOP_10 BL1_TOP_11 BL1_TOP_12 BL1_TOP_13 BL1_TOP_14
+  BL1_TOP_15 BL2_BOT_0 BL2_BOT_1 BL2_BOT_2 BL2_BOT_3 BL2_BOT_4 BL2_BOT_5
+  BL2_BOT_6 BL2_BOT_7 BL2_BOT_8 BL2_BOT_9 BL2_BOT_10 BL2_BOT_11 BL2_BOT_12
+  BL2_BOT_13 BL2_BOT_14 BL2_BOT_15 BL2_TOP_0 BL2_TOP_1 BL2_TOP_2 BL2_TOP_3
+  BL2_TOP_4 BL2_TOP_5 BL2_TOP_6 BL2_TOP_7 BL2_TOP_8 BL2_TOP_9 BL2_TOP_10
+  BL2_TOP_11 BL2_TOP_12 BL2_TOP_13 BL2_TOP_14 BL2_TOP_15 BL3_BOT_0 BL3_BOT_1
+  BL3_BOT_2 BL3_BOT_3 BL3_BOT_4 BL3_BOT_5 BL3_BOT_6 BL3_BOT_7 BL3_BOT_8
+  BL3_BOT_9 BL3_BOT_10 BL3_BOT_11 BL3_BOT_12 BL3_BOT_13 BL3_BOT_14 BL3_BOT_15
+  BL3_TOP_0 BL3_TOP_1 BL3_TOP_2 BL3_TOP_3 BL3_TOP_4 BL3_TOP_5 BL3_TOP_6
+  BL3_TOP_7 BL3_TOP_8 BL3_TOP_9 BL3_TOP_10 BL3_TOP_11 BL3_TOP_12 BL3_TOP_13
+  BL3_TOP_14 BL3_TOP_15 BOT_BLPRECH BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3
+  BOT_YW0 BOT_YW1 BOT_YW2 BOT_YW3 LOG0 D_TOP_0 D_TOP_1 D_TOP_2 D_TOP_3
+  D_TOP_4 D_TOP_5 D_TOP_6 D_TOP_7 D_TOP_8 D_TOP_9 D_TOP_10 D_TOP_11 D_TOP_12
+  D_TOP_13 D_TOP_14 D_TOP_15 IWCLK0 IWCLK1 LOG0 LOG0_SA NACT_CC_BOT_27
+  NACT_CC_BOT_FAST NACT_CC_TOP NACT_CC_TOP_FAST NBL0_BOT_0 NBL0_BOT_1
+  NBL0_BOT_2 NBL0_BOT_3 NBL0_BOT_4 NBL0_BOT_5 NBL0_BOT_6 NBL0_BOT_7
+  NBL0_BOT_8 NBL0_BOT_9 NBL0_BOT_10 NBL0_BOT_11 NBL0_BOT_12 NBL0_BOT_13
+  NBL0_BOT_14 NBL0_BOT_15 NBL0_TOP_0 NBL0_TOP_1 NBL0_TOP_2 NBL0_TOP_3
+  NBL0_TOP_4 NBL0_TOP_5 NBL0_TOP_6 NBL0_TOP_7 NBL0_TOP_8 NBL0_TOP_9
+  NBL0_TOP_10 NBL0_TOP_11 NBL0_TOP_12 NBL0_TOP_13 NBL0_TOP_14 NBL0_TOP_15
+  NBL1_BOT_0 NBL1_BOT_1 NBL1_BOT_2 NBL1_BOT_3 NBL1_BOT_4 NBL1_BOT_5
+  NBL1_BOT_6 NBL1_BOT_7 NBL1_BOT_8 NBL1_BOT_9 NBL1_BOT_10 NBL1_BOT_11
+  NBL1_BOT_12 NBL1_BOT_13 NBL1_BOT_14 NBL1_BOT_15 NBL1_TOP_0 NBL1_TOP_1
+  NBL1_TOP_2 NBL1_TOP_3 NBL1_TOP_4 NBL1_TOP_5 NBL1_TOP_6 NBL1_TOP_7
+  NBL1_TOP_8 NBL1_TOP_9 NBL1_TOP_10 NBL1_TOP_11 NBL1_TOP_12 NBL1_TOP_13
+  NBL1_TOP_14 NBL1_TOP_15 NBL2_BOT_0 NBL2_BOT_1 NBL2_BOT_2 NBL2_BOT_3
+  NBL2_BOT_4 NBL2_BOT_5 NBL2_BOT_6 NBL2_BOT_7 NBL2_BOT_8 NBL2_BOT_9
+  NBL2_BOT_10 NBL2_BOT_11 NBL2_BOT_12 NBL2_BOT_13 NBL2_BOT_14 NBL2_BOT_15
+  NBL2_TOP_0 NBL2_TOP_1 NBL2_TOP_2 NBL2_TOP_3 NBL2_TOP_4 NBL2_TOP_5
+  NBL2_TOP_6 NBL2_TOP_7 NBL2_TOP_8 NBL2_TOP_9 NBL2_TOP_10 NBL2_TOP_11
+  NBL2_TOP_12 NBL2_TOP_13 NBL2_TOP_14 NBL2_TOP_15 NBL3_BOT_0 NBL3_BOT_1
+  NBL3_BOT_2 NBL3_BOT_3 NBL3_BOT_4 NBL3_BOT_5 NBL3_BOT_6 NBL3_BOT_7
+  NBL3_BOT_8 NBL3_BOT_9 NBL3_BOT_10 NBL3_BOT_11 NBL3_BOT_12 NBL3_BOT_13
+  NBL3_BOT_14 NBL3_BOT_15 NBL3_TOP_0 NBL3_TOP_1 NBL3_TOP_2 NBL3_TOP_3
+  NBL3_TOP_4 NBL3_TOP_5 NBL3_TOP_6 NBL3_TOP_7 NBL3_TOP_8 NBL3_TOP_9
+  NBL3_TOP_10 NBL3_TOP_11 NBL3_TOP_12 NBL3_TOP_13 NBL3_TOP_14 NBL3_TOP_15
+  NSAE NWTDFT Q0_TOP_0 Q0_TOP_1 Q0_TOP_2 Q0_TOP_3 Q0_TOP_4 Q0_TOP_5 Q0_TOP_6
+  Q0_TOP_7 Q0_TOP_8 Q0_TOP_9 Q0_TOP_10 Q0_TOP_11 Q0_TOP_12 Q0_TOP_13
+  Q0_TOP_14 Q0_TOP_15 Q1_TOP_0 Q1_TOP_1 Q1_TOP_2 Q1_TOP_3 Q1_TOP_4 Q1_TOP_5
+  Q1_TOP_6 Q1_TOP_7 Q1_TOP_8 Q1_TOP_9 Q1_TOP_10 Q1_TOP_11 Q1_TOP_12 Q1_TOP_13
+  Q1_TOP_14 Q1_TOP_15 Q2_TOP_0 Q2_TOP_1 Q2_TOP_2 Q2_TOP_3 Q2_TOP_4 Q2_TOP_5
+  Q2_TOP_6 Q2_TOP_7 Q2_TOP_8 Q2_TOP_9 Q2_TOP_10 Q2_TOP_11 Q2_TOP_12 Q2_TOP_13
+  Q2_TOP_14 Q2_TOP_15 Q3_TOP_0 Q3_TOP_1 Q3_TOP_2 Q3_TOP_3 Q3_TOP_4 Q3_TOP_5
+  Q3_TOP_6 Q3_TOP_7 Q3_TOP_8 Q3_TOP_9 Q3_TOP_10 Q3_TOP_11 Q3_TOP_12 Q3_TOP_13
+  Q3_TOP_14 Q3_TOP_15 RDMUX LOG0 SAPRECH TOP_BLPRECH TOP_NYR0 TOP_NYR1
+  TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2 TOP_YW3 VDDCE VDDC_BOT_0
+  VDDC_BOT_1 VDDC_BOT_2 VDDC_BOT_3 VDDC_BOT_4 VDDC_BOT_5 VDDC_BOT_6
+  VDDC_BOT_7 VDDC_BOT_8 VDDC_BOT_9 VDDC_BOT_10 VDDC_BOT_11 VDDC_BOT_12
+  VDDC_BOT_13 VDDC_BOT_14 VDDC_BOT_15 VDDC_TOP_0 VDDC_TOP_1 VDDC_TOP_2
+  VDDC_TOP_3 VDDC_TOP_4 VDDC_TOP_5 VDDC_TOP_6 VDDC_TOP_7 VDDC_TOP_8
+  VDDC_TOP_9 VDDC_TOP_10 VDDC_TOP_11 VDDC_TOP_12 VDDC_TOP_13 VDDC_TOP_14
+  VDDC_TOP_15 VDDPE VNWC_0 VNWC_1 VNWC_2 VNWC_3 VNWC_4 VNWC_5 VNWC_6 VNWC_7
+  VNWC_8 VNWC_9 VNWC_10 VNWC_11 VNWC_12 VNWC_13 VNWC_14 VNWC_15 VNWC_16 VPW
+  VVDP_BOT VVDP_TOP WEN_TOP_0 WEN_TOP_1 WEN_TOP_2 WEN_TOP_3 WEN_TOP_4
+  WEN_TOP_5 WEN_TOP_6 WEN_TOP_7 WEN_TOP_8 WEN_TOP_9 WEN_TOP_10 WEN_TOP_11
+  WEN_TOP_12 WEN_TOP_13 WEN_TOP_14 WEN_TOP_15
+  gf12lp_1rw_lg12_w32_bitIO_ROW_L00
XIO_RIGHT BL0_BOT_16 BL0_BOT_17 BL0_BOT_18 BL0_BOT_19 BL0_BOT_20 BL0_BOT_21
+  BL0_BOT_22 BL0_BOT_23 BL0_BOT_24 BL0_BOT_25 BL0_BOT_26 BL0_BOT_27
+  BL0_BOT_28 BL0_BOT_29 BL0_BOT_30 BL0_BOT_31 BL0_TOP_16 BL0_TOP_17
+  BL0_TOP_18 BL0_TOP_19 BL0_TOP_20 BL0_TOP_21 BL0_TOP_22 BL0_TOP_23
+  BL0_TOP_24 BL0_TOP_25 BL0_TOP_26 BL0_TOP_27 BL0_TOP_28 BL0_TOP_29
+  BL0_TOP_30 BL0_TOP_31 BL1_BOT_16 BL1_BOT_17 BL1_BOT_18 BL1_BOT_19
+  BL1_BOT_20 BL1_BOT_21 BL1_BOT_22 BL1_BOT_23 BL1_BOT_24 BL1_BOT_25
+  BL1_BOT_26 BL1_BOT_27 BL1_BOT_28 BL1_BOT_29 BL1_BOT_30 BL1_BOT_31
+  BL1_TOP_16 BL1_TOP_17 BL1_TOP_18 BL1_TOP_19 BL1_TOP_20 BL1_TOP_21
+  BL1_TOP_22 BL1_TOP_23 BL1_TOP_24 BL1_TOP_25 BL1_TOP_26 BL1_TOP_27
+  BL1_TOP_28 BL1_TOP_29 BL1_TOP_30 BL1_TOP_31 BL2_BOT_16 BL2_BOT_17
+  BL2_BOT_18 BL2_BOT_19 BL2_BOT_20 BL2_BOT_21 BL2_BOT_22 BL2_BOT_23
+  BL2_BOT_24 BL2_BOT_25 BL2_BOT_26 BL2_BOT_27 BL2_BOT_28 BL2_BOT_29
+  BL2_BOT_30 BL2_BOT_31 BL2_TOP_16 BL2_TOP_17 BL2_TOP_18 BL2_TOP_19
+  BL2_TOP_20 BL2_TOP_21 BL2_TOP_22 BL2_TOP_23 BL2_TOP_24 BL2_TOP_25
+  BL2_TOP_26 BL2_TOP_27 BL2_TOP_28 BL2_TOP_29 BL2_TOP_30 BL2_TOP_31
+  BL3_BOT_16 BL3_BOT_17 BL3_BOT_18 BL3_BOT_19 BL3_BOT_20 BL3_BOT_21
+  BL3_BOT_22 BL3_BOT_23 BL3_BOT_24 BL3_BOT_25 BL3_BOT_26 BL3_BOT_27
+  BL3_BOT_28 BL3_BOT_29 BL3_BOT_30 BL3_BOT_31 BL3_TOP_16 BL3_TOP_17
+  BL3_TOP_18 BL3_TOP_19 BL3_TOP_20 BL3_TOP_21 BL3_TOP_22 BL3_TOP_23
+  BL3_TOP_24 BL3_TOP_25 BL3_TOP_26 BL3_TOP_27 BL3_TOP_28 BL3_TOP_29
+  BL3_TOP_30 BL3_TOP_31 BOT_BLPRECH_R BOT_NYR0 BOT_NYR1 BOT_NYR2 BOT_NYR3
+  BOT_YW0 BOT_YW1 BOT_YW2 BOT_YW3 DWL_TURN D_TOP_16 D_TOP_17 D_TOP_18
+  D_TOP_19 D_TOP_20 D_TOP_21 D_TOP_22 D_TOP_23 D_TOP_24 D_TOP_25 D_TOP_26
+  D_TOP_27 D_TOP_28 D_TOP_29 D_TOP_30 D_TOP_31 IWCLK0_R IWCLK1_R LOG0 LOG0_SA
+  NACT_CC_BOT_R NACT_CC_BOT_R_FAST NACT_CC_TOP_R NACT_CC_TOP_R_FAST
+  NBL0_BOT_16 NBL0_BOT_17 NBL0_BOT_18 NBL0_BOT_19 NBL0_BOT_20 NBL0_BOT_21
+  NBL0_BOT_22 NBL0_BOT_23 NBL0_BOT_24 NBL0_BOT_25 NBL0_BOT_26 NBL0_BOT_27
+  NBL0_BOT_28 NBL0_BOT_29 NBL0_BOT_30 NBL0_BOT_31 NBL0_TOP_16 NBL0_TOP_17
+  NBL0_TOP_18 NBL0_TOP_19 NBL0_TOP_20 NBL0_TOP_21 NBL0_TOP_22 NBL0_TOP_23
+  NBL0_TOP_24 NBL0_TOP_25 NBL0_TOP_26 NBL0_TOP_27 NBL0_TOP_28 NBL0_TOP_29
+  NBL0_TOP_30 NBL0_TOP_31 NBL1_BOT_16 NBL1_BOT_17 NBL1_BOT_18 NBL1_BOT_19
+  NBL1_BOT_20 NBL1_BOT_21 NBL1_BOT_22 NBL1_BOT_23 NBL1_BOT_24 NBL1_BOT_25
+  NBL1_BOT_26 NBL1_BOT_27 NBL1_BOT_28 NBL1_BOT_29 NBL1_BOT_30 NBL1_BOT_31
+  NBL1_TOP_16 NBL1_TOP_17 NBL1_TOP_18 NBL1_TOP_19 NBL1_TOP_20 NBL1_TOP_21
+  NBL1_TOP_22 NBL1_TOP_23 NBL1_TOP_24 NBL1_TOP_25 NBL1_TOP_26 NBL1_TOP_27
+  NBL1_TOP_28 NBL1_TOP_29 NBL1_TOP_30 NBL1_TOP_31 NBL2_BOT_16 NBL2_BOT_17
+  NBL2_BOT_18 NBL2_BOT_19 NBL2_BOT_20 NBL2_BOT_21 NBL2_BOT_22 NBL2_BOT_23
+  NBL2_BOT_24 NBL2_BOT_25 NBL2_BOT_26 NBL2_BOT_27 NBL2_BOT_28 NBL2_BOT_29
+  NBL2_BOT_30 NBL2_BOT_31 NBL2_TOP_16 NBL2_TOP_17 NBL2_TOP_18 NBL2_TOP_19
+  NBL2_TOP_20 NBL2_TOP_21 NBL2_TOP_22 NBL2_TOP_23 NBL2_TOP_24 NBL2_TOP_25
+  NBL2_TOP_26 NBL2_TOP_27 NBL2_TOP_28 NBL2_TOP_29 NBL2_TOP_30 NBL2_TOP_31
+  NBL3_BOT_16 NBL3_BOT_17 NBL3_BOT_18 NBL3_BOT_19 NBL3_BOT_20 NBL3_BOT_21
+  NBL3_BOT_22 NBL3_BOT_23 NBL3_BOT_24 NBL3_BOT_25 NBL3_BOT_26 NBL3_BOT_27
+  NBL3_BOT_28 NBL3_BOT_29 NBL3_BOT_30 NBL3_BOT_31 NBL3_TOP_16 NBL3_TOP_17
+  NBL3_TOP_18 NBL3_TOP_19 NBL3_TOP_20 NBL3_TOP_21 NBL3_TOP_22 NBL3_TOP_23
+  NBL3_TOP_24 NBL3_TOP_25 NBL3_TOP_26 NBL3_TOP_27 NBL3_TOP_28 NBL3_TOP_29
+  NBL3_TOP_30 NBL3_TOP_31 NSAE_R NWTDFT Q0_TOP_16 Q0_TOP_17 Q0_TOP_18
+  Q0_TOP_19 Q0_TOP_20 Q0_TOP_21 Q0_TOP_22 Q0_TOP_23 Q0_TOP_24 Q0_TOP_25
+  Q0_TOP_26 Q0_TOP_27 Q0_TOP_28 Q0_TOP_29 Q0_TOP_30 Q0_TOP_31 Q1_TOP_16
+  Q1_TOP_17 Q1_TOP_18 Q1_TOP_19 Q1_TOP_20 Q1_TOP_21 Q1_TOP_22 Q1_TOP_23
+  Q1_TOP_24 Q1_TOP_25 Q1_TOP_26 Q1_TOP_27 Q1_TOP_28 Q1_TOP_29 Q1_TOP_30
+  Q1_TOP_31 Q2_TOP_16 Q2_TOP_17 Q2_TOP_18 Q2_TOP_19 Q2_TOP_20 Q2_TOP_21
+  Q2_TOP_22 Q2_TOP_23 Q2_TOP_24 Q2_TOP_25 Q2_TOP_26 Q2_TOP_27 Q2_TOP_28
+  Q2_TOP_29 Q2_TOP_30 Q2_TOP_31 Q3_TOP_16 Q3_TOP_17 Q3_TOP_18 Q3_TOP_19
+  Q3_TOP_20 Q3_TOP_21 Q3_TOP_22 Q3_TOP_23 Q3_TOP_24 Q3_TOP_25 Q3_TOP_26
+  Q3_TOP_27 Q3_TOP_28 Q3_TOP_29 Q3_TOP_30 Q3_TOP_31 RDMUX_R SAEDLY SAPRECH
+  TOP_BLPRECH_R TOP_NYR0 TOP_NYR1 TOP_NYR2 TOP_NYR3 TOP_YW0 TOP_YW1 TOP_YW2
+  TOP_YW3 VDDCE VDDC_BOT_16 VDDC_BOT_17 VDDC_BOT_18 VDDC_BOT_19 VDDC_BOT_20
+  VDDC_BOT_21 VDDC_BOT_22 VDDC_BOT_23 VDDC_BOT_24 VDDC_BOT_25 VDDC_BOT_26
+  VDDC_BOT_27 VDDC_BOT_28 VDDC_BOT_29 VDDC_BOT_30 VDDC_BOT_31 VDDC_TOP_16
+  VDDC_TOP_17 VDDC_TOP_18 VDDC_TOP_19 VDDC_TOP_20 VDDC_TOP_21 VDDC_TOP_22
+  VDDC_TOP_23 VDDC_TOP_24 VDDC_TOP_25 VDDC_TOP_26 VDDC_TOP_27 VDDC_TOP_28
+  VDDC_TOP_29 VDDC_TOP_30 VDDC_TOP_31 VDDPE VNWC_17 VNWC_18 VNWC_19 VNWC_20
+  VNWC_21 VNWC_22 VNWC_23 VNWC_24 VNWC_25 VNWC_26 VNWC_27 VNWC_28 VNWC_29
+  VNWC_30 VNWC_31 VNWC_32 VNWC_33 VPW VVDP_BOT_TERM VVDP_TOP_TERM WEN_TOP_16
+  WEN_TOP_17 WEN_TOP_18 WEN_TOP_19 WEN_TOP_20 WEN_TOP_21 WEN_TOP_22
+  WEN_TOP_23 WEN_TOP_24 WEN_TOP_25 WEN_TOP_26 WEN_TOP_27 WEN_TOP_28
+  WEN_TOP_29 WEN_TOP_30 WEN_TOP_31 gf12lp_1rw_lg12_w32_bitIO_ROW_R00
.ENDS gf12lp_1rw_lg12_w32_bitIO_SLICE0_SLICE0
****
.SUBCKT gf12lp_1rw_lg12_w32_bitSHARED_BANK_0_SLICE_0 ACTP BA0 BL[0]_0 BL[0]_1
+  BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7 BL[0]_8 BL[0]_9 BL[0]_10
+  BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15 BL[0]_16 BL[0]_17 BL[0]_18
+  BL[0]_19 BL[0]_20 BL[0]_21 BL[0]_22 BL[0]_23 BL[0]_24 BL[0]_25 BL[0]_26
+  BL[0]_27 BL[0]_28 BL[0]_29 BL[0]_30 BL[0]_31 BL[0]_32 BL[0]_33 BL[0]_34
+  BL[0]_35 BL[0]_36 BL[0]_37 BL[0]_38 BL[0]_39 BL[0]_40 BL[0]_41 BL[0]_42
+  BL[0]_43 BL[0]_44 BL[0]_45 BL[0]_46 BL[0]_47 BL[0]_48 BL[0]_49 BL[0]_50
+  BL[0]_51 BL[0]_52 BL[0]_53 BL[0]_54 BL[0]_55 BL[0]_56 BL[0]_57 BL[0]_58
+  BL[0]_59 BL[0]_60 BL[0]_61 BL[0]_62 BL[0]_63 BL[1]_0 BL[1]_1 BL[1]_2
+  BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8 BL[1]_9 BL[1]_10 BL[1]_11
+  BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[1]_16 BL[1]_17 BL[1]_18 BL[1]_19
+  BL[1]_20 BL[1]_21 BL[1]_22 BL[1]_23 BL[1]_24 BL[1]_25 BL[1]_26 BL[1]_27
+  BL[1]_28 BL[1]_29 BL[1]_30 BL[1]_31 BL[1]_32 BL[1]_33 BL[1]_34 BL[1]_35
+  BL[1]_36 BL[1]_37 BL[1]_38 BL[1]_39 BL[1]_40 BL[1]_41 BL[1]_42 BL[1]_43
+  BL[1]_44 BL[1]_45 BL[1]_46 BL[1]_47 BL[1]_48 BL[1]_49 BL[1]_50 BL[1]_51
+  BL[1]_52 BL[1]_53 BL[1]_54 BL[1]_55 BL[1]_56 BL[1]_57 BL[1]_58 BL[1]_59
+  BL[1]_60 BL[1]_61 BL[1]_62 BL[1]_63 BL[2]_0 BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4
+  BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9 BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13
+  BL[2]_14 BL[2]_15 BL[2]_16 BL[2]_17 BL[2]_18 BL[2]_19 BL[2]_20 BL[2]_21
+  BL[2]_22 BL[2]_23 BL[2]_24 BL[2]_25 BL[2]_26 BL[2]_27 BL[2]_28 BL[2]_29
+  BL[2]_30 BL[2]_31 BL[2]_32 BL[2]_33 BL[2]_34 BL[2]_35 BL[2]_36 BL[2]_37
+  BL[2]_38 BL[2]_39 BL[2]_40 BL[2]_41 BL[2]_42 BL[2]_43 BL[2]_44 BL[2]_45
+  BL[2]_46 BL[2]_47 BL[2]_48 BL[2]_49 BL[2]_50 BL[2]_51 BL[2]_52 BL[2]_53
+  BL[2]_54 BL[2]_55 BL[2]_56 BL[2]_57 BL[2]_58 BL[2]_59 BL[2]_60 BL[2]_61
+  BL[2]_62 BL[2]_63 BL[3]_0 BL[3]_1 BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6
+  BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10 BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14
+  BL[3]_15 BL[3]_16 BL[3]_17 BL[3]_18 BL[3]_19 BL[3]_20 BL[3]_21 BL[3]_22
+  BL[3]_23 BL[3]_24 BL[3]_25 BL[3]_26 BL[3]_27 BL[3]_28 BL[3]_29 BL[3]_30
+  BL[3]_31 BL[3]_32 BL[3]_33 BL[3]_34 BL[3]_35 BL[3]_36 BL[3]_37 BL[3]_38
+  BL[3]_39 BL[3]_40 BL[3]_41 BL[3]_42 BL[3]_43 BL[3]_44 BL[3]_45 BL[3]_46
+  BL[3]_47 BL[3]_48 BL[3]_49 BL[3]_50 BL[3]_51 BL[3]_52 BL[3]_53 BL[3]_54
+  BL[3]_55 BL[3]_56 BL[3]_57 BL[3]_58 BL[3]_59 BL[3]_60 BL[3]_61 BL[3]_62
+  BL[3]_63 CA0 CA1 CA2 CA3 CEN CLK CLMPOK_TBNK_L CLMPOK_TBNK_R D0 D1_0 D1_1
+  D1_2 D1_3 D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15
+  D1_16 D1_17 D1_18 D1_19 D1_20 D1_21 D1_22 D1_23 D1_24 D1_25 D1_26 D1_27
+  D1_28 D1_29 D1_30 D1_31 DFTRAMBYP_0 DFTRAMBYP_1 EMAS EMAW[0] EMAW[1] EMA[0]
+  EMA[1] EMA[2] GWEN LOG1 LREN[0] LREN[1] NACT_CC_0 NACT_CC_1 NBANKSEL0
+  NBANKSEL1 NBANKSEL2 NBANKSEL3 NBL[0]_0 NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4
+  NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8 NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12
+  NBL[0]_13 NBL[0]_14 NBL[0]_15 NBL[0]_16 NBL[0]_17 NBL[0]_18 NBL[0]_19
+  NBL[0]_20 NBL[0]_21 NBL[0]_22 NBL[0]_23 NBL[0]_24 NBL[0]_25 NBL[0]_26
+  NBL[0]_27 NBL[0]_28 NBL[0]_29 NBL[0]_30 NBL[0]_31 NBL[0]_32 NBL[0]_33
+  NBL[0]_34 NBL[0]_35 NBL[0]_36 NBL[0]_37 NBL[0]_38 NBL[0]_39 NBL[0]_40
+  NBL[0]_41 NBL[0]_42 NBL[0]_43 NBL[0]_44 NBL[0]_45 NBL[0]_46 NBL[0]_47
+  NBL[0]_48 NBL[0]_49 NBL[0]_50 NBL[0]_51 NBL[0]_52 NBL[0]_53 NBL[0]_54
+  NBL[0]_55 NBL[0]_56 NBL[0]_57 NBL[0]_58 NBL[0]_59 NBL[0]_60 NBL[0]_61
+  NBL[0]_62 NBL[0]_63 NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5
+  NBL[1]_6 NBL[1]_7 NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13
+  NBL[1]_14 NBL[1]_15 NBL[1]_16 NBL[1]_17 NBL[1]_18 NBL[1]_19 NBL[1]_20
+  NBL[1]_21 NBL[1]_22 NBL[1]_23 NBL[1]_24 NBL[1]_25 NBL[1]_26 NBL[1]_27
+  NBL[1]_28 NBL[1]_29 NBL[1]_30 NBL[1]_31 NBL[1]_32 NBL[1]_33 NBL[1]_34
+  NBL[1]_35 NBL[1]_36 NBL[1]_37 NBL[1]_38 NBL[1]_39 NBL[1]_40 NBL[1]_41
+  NBL[1]_42 NBL[1]_43 NBL[1]_44 NBL[1]_45 NBL[1]_46 NBL[1]_47 NBL[1]_48
+  NBL[1]_49 NBL[1]_50 NBL[1]_51 NBL[1]_52 NBL[1]_53 NBL[1]_54 NBL[1]_55
+  NBL[1]_56 NBL[1]_57 NBL[1]_58 NBL[1]_59 NBL[1]_60 NBL[1]_61 NBL[1]_62
+  NBL[1]_63 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[2]_16 NBL[2]_17 NBL[2]_18 NBL[2]_19 NBL[2]_20
+  NBL[2]_21 NBL[2]_22 NBL[2]_23 NBL[2]_24 NBL[2]_25 NBL[2]_26 NBL[2]_27
+  NBL[2]_28 NBL[2]_29 NBL[2]_30 NBL[2]_31 NBL[2]_32 NBL[2]_33 NBL[2]_34
+  NBL[2]_35 NBL[2]_36 NBL[2]_37 NBL[2]_38 NBL[2]_39 NBL[2]_40 NBL[2]_41
+  NBL[2]_42 NBL[2]_43 NBL[2]_44 NBL[2]_45 NBL[2]_46 NBL[2]_47 NBL[2]_48
+  NBL[2]_49 NBL[2]_50 NBL[2]_51 NBL[2]_52 NBL[2]_53 NBL[2]_54 NBL[2]_55
+  NBL[2]_56 NBL[2]_57 NBL[2]_58 NBL[2]_59 NBL[2]_60 NBL[2]_61 NBL[2]_62
+  NBL[2]_63 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5 NBL[3]_6
+  NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 NBL[3]_16 NBL[3]_17 NBL[3]_18 NBL[3]_19 NBL[3]_20
+  NBL[3]_21 NBL[3]_22 NBL[3]_23 NBL[3]_24 NBL[3]_25 NBL[3]_26 NBL[3]_27
+  NBL[3]_28 NBL[3]_29 NBL[3]_30 NBL[3]_31 NBL[3]_32 NBL[3]_33 NBL[3]_34
+  NBL[3]_35 NBL[3]_36 NBL[3]_37 NBL[3]_38 NBL[3]_39 NBL[3]_40 NBL[3]_41
+  NBL[3]_42 NBL[3]_43 NBL[3]_44 NBL[3]_45 NBL[3]_46 NBL[3]_47 NBL[3]_48
+  NBL[3]_49 NBL[3]_50 NBL[3]_51 NBL[3]_52 NBL[3]_53 NBL[3]_54 NBL[3]_55
+  NBL[3]_56 NBL[3]_57 NBL[3]_58 NBL[3]_59 NBL[3]_60 NBL[3]_61 NBL[3]_62
+  NBL[3]_63 NIACTC NIRETNVT PGEN POK Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7
+  Q0_8 Q0_9 Q0_10 Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q0_16 Q0_17 Q0_18 Q0_19 Q0_20
+  Q0_21 Q0_22 Q0_23 Q0_24 Q0_25 Q0_26 Q0_27 Q0_28 Q0_29 Q0_30 Q0_31 Q1_0 Q1_1
+  Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8 Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15
+  Q1_16 Q1_17 Q1_18 Q1_19 Q1_20 Q1_21 Q1_22 Q1_23 Q1_24 Q1_25 Q1_26 Q1_27
+  Q1_28 Q1_29 Q1_30 Q1_31 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6 Q2_7 Q2_8 Q2_9
+  Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q2_16 Q2_17 Q2_18 Q2_19 Q2_20 Q2_21
+  Q2_22 Q2_23 Q2_24 Q2_25 Q2_26 Q2_27 Q2_28 Q2_29 Q2_30 Q2_31 Q3_0 Q3_1 Q3_2
+  Q3_3 Q3_4 Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15
+  Q3_16 Q3_17 Q3_18 Q3_19 Q3_20 Q3_21 Q3_22 Q3_23 Q3_24 Q3_25 Q3_26 Q3_27
+  Q3_28 Q3_29 Q3_30 Q3_31 RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RDT RET1N SE_0 SE_1
+  SO0_0 SO0_1 SO1_0 SO1_1 STOV VDDC VPW WAWL WAWLM0 WAWLM1 WEN1_0 WEN1_1
+  WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7 WEN1_8 WEN1_9 WEN1_10 WEN1_11
+  WEN1_12 WEN1_13 WEN1_14 WEN1_15 WEN1_16 WEN1_17 WEN1_18 WEN1_19 WEN1_20
+  WEN1_21 WEN1_22 WEN1_23 WEN1_24 WEN1_25 WEN1_26 WEN1_27 WEN1_28 WEN1_29
+  WEN1_30 WEN1_31
** gf12lp_1rw_lg12_w32_bitSHARED_BANK_0_SLICE_0: 412374 flat devices **
XIO_SLICE ACTP BA0 NBANKSEL0 NBANKSEL1 NBANKSEL2 NBANKSEL3 BL[0]_32 BL[0]_33
+  BL[0]_34 BL[0]_35 BL[0]_36 BL[0]_37 BL[0]_38 BL[0]_39 BL[0]_40 BL[0]_41
+  BL[0]_42 BL[0]_43 BL[0]_44 BL[0]_45 BL[0]_46 BL[0]_47 BL[0]_48 BL[0]_49
+  BL[0]_50 BL[0]_51 BL[0]_52 BL[0]_53 BL[0]_54 BL[0]_55 BL[0]_56 BL[0]_57
+  BL[0]_58 BL[0]_59 BL[0]_60 BL[0]_61 BL[0]_62 BL[0]_63 BL[0]_0 BL[0]_1
+  BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6 BL[0]_7 BL[0]_8 BL[0]_9 BL[0]_10
+  BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14 BL[0]_15 BL[0]_16 BL[0]_17 BL[0]_18
+  BL[0]_19 BL[0]_20 BL[0]_21 BL[0]_22 BL[0]_23 BL[0]_24 BL[0]_25 BL[0]_26
+  BL[0]_27 BL[0]_28 BL[0]_29 BL[0]_30 BL[0]_31 BL[1]_32 BL[1]_33 BL[1]_34
+  BL[1]_35 BL[1]_36 BL[1]_37 BL[1]_38 BL[1]_39 BL[1]_40 BL[1]_41 BL[1]_42
+  BL[1]_43 BL[1]_44 BL[1]_45 BL[1]_46 BL[1]_47 BL[1]_48 BL[1]_49 BL[1]_50
+  BL[1]_51 BL[1]_52 BL[1]_53 BL[1]_54 BL[1]_55 BL[1]_56 BL[1]_57 BL[1]_58
+  BL[1]_59 BL[1]_60 BL[1]_61 BL[1]_62 BL[1]_63 BL[1]_0 BL[1]_1 BL[1]_2
+  BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7 BL[1]_8 BL[1]_9 BL[1]_10 BL[1]_11
+  BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15 BL[1]_16 BL[1]_17 BL[1]_18 BL[1]_19
+  BL[1]_20 BL[1]_21 BL[1]_22 BL[1]_23 BL[1]_24 BL[1]_25 BL[1]_26 BL[1]_27
+  BL[1]_28 BL[1]_29 BL[1]_30 BL[1]_31 BL[2]_32 BL[2]_33 BL[2]_34 BL[2]_35
+  BL[2]_36 BL[2]_37 BL[2]_38 BL[2]_39 BL[2]_40 BL[2]_41 BL[2]_42 BL[2]_43
+  BL[2]_44 BL[2]_45 BL[2]_46 BL[2]_47 BL[2]_48 BL[2]_49 BL[2]_50 BL[2]_51
+  BL[2]_52 BL[2]_53 BL[2]_54 BL[2]_55 BL[2]_56 BL[2]_57 BL[2]_58 BL[2]_59
+  BL[2]_60 BL[2]_61 BL[2]_62 BL[2]_63 BL[2]_0 BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4
+  BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8 BL[2]_9 BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13
+  BL[2]_14 BL[2]_15 BL[2]_16 BL[2]_17 BL[2]_18 BL[2]_19 BL[2]_20 BL[2]_21
+  BL[2]_22 BL[2]_23 BL[2]_24 BL[2]_25 BL[2]_26 BL[2]_27 BL[2]_28 BL[2]_29
+  BL[2]_30 BL[2]_31 BL[3]_32 BL[3]_33 BL[3]_34 BL[3]_35 BL[3]_36 BL[3]_37
+  BL[3]_38 BL[3]_39 BL[3]_40 BL[3]_41 BL[3]_42 BL[3]_43 BL[3]_44 BL[3]_45
+  BL[3]_46 BL[3]_47 BL[3]_48 BL[3]_49 BL[3]_50 BL[3]_51 BL[3]_52 BL[3]_53
+  BL[3]_54 BL[3]_55 BL[3]_56 BL[3]_57 BL[3]_58 BL[3]_59 BL[3]_60 BL[3]_61
+  BL[3]_62 BL[3]_63 BL[3]_0 BL[3]_1 BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6
+  BL[3]_7 BL[3]_8 BL[3]_9 BL[3]_10 BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14
+  BL[3]_15 BL[3]_16 BL[3]_17 BL[3]_18 BL[3]_19 BL[3]_20 BL[3]_21 BL[3]_22
+  BL[3]_23 BL[3]_24 BL[3]_25 BL[3]_26 BL[3]_27 BL[3]_28 BL[3]_29 BL[3]_30
+  BL[3]_31 LREN[0] LREN[1] BOT_LA_P2[0] BOT_NLA_P2[0] CA0 CA1 CA2 CA3 CEN
+  CEN_P2 CLMPOK_TBNK_L CLMPOK_TBNK_R DBL DBL_TERM DFTRAMBYP_1 DWL D1_0 D1_1
+  D1_2 D1_3 D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15
+  D1_16 D1_17 D1_18 D1_19 D1_20 D1_21 D1_22 D1_23 D1_24 D1_25 D1_26 D1_27
+  D1_28 D1_29 D1_30 D1_31 EMAS EMAW[0] EMAW[1] EMA0 EMA1 EMA2 EMA[0] EMA[1]
+  EMA[2] GTPCLK1 GTP_SA_TERM GTP_SA_AST_VMIN_TERM GTP_SA_AST_VMIN_TERM_37
+  GTP_SA_WDX_TERM GWEN_P2_TERM GWEN LA_P2[1] DFTRAMBYP_0 LOG0_SA LOG1 NIACTC
+  NACT_CC_1 NACT_CC_0 NBL[0]_32 NBL[0]_33 NBL[0]_34 NBL[0]_35 NBL[0]_36
+  NBL[0]_37 NBL[0]_38 NBL[0]_39 NBL[0]_40 NBL[0]_41 NBL[0]_42 NBL[0]_43
+  NBL[0]_44 NBL[0]_45 NBL[0]_46 NBL[0]_47 NBL[0]_48 NBL[0]_49 NBL[0]_50
+  NBL[0]_51 NBL[0]_52 NBL[0]_53 NBL[0]_54 NBL[0]_55 NBL[0]_56 NBL[0]_57
+  NBL[0]_58 NBL[0]_59 NBL[0]_60 NBL[0]_61 NBL[0]_62 NBL[0]_63 NBL[0]_0
+  NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6 NBL[0]_7 NBL[0]_8
+  NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13 NBL[0]_14 NBL[0]_15
+  NBL[0]_16 NBL[0]_17 NBL[0]_18 NBL[0]_19 NBL[0]_20 NBL[0]_21 NBL[0]_22
+  NBL[0]_23 NBL[0]_24 NBL[0]_25 NBL[0]_26 NBL[0]_27 NBL[0]_28 NBL[0]_29
+  NBL[0]_30 NBL[0]_31 NBL[1]_32 NBL[1]_33 NBL[1]_34 NBL[1]_35 NBL[1]_36
+  NBL[1]_37 NBL[1]_38 NBL[1]_39 NBL[1]_40 NBL[1]_41 NBL[1]_42 NBL[1]_43
+  NBL[1]_44 NBL[1]_45 NBL[1]_46 NBL[1]_47 NBL[1]_48 NBL[1]_49 NBL[1]_50
+  NBL[1]_51 NBL[1]_52 NBL[1]_53 NBL[1]_54 NBL[1]_55 NBL[1]_56 NBL[1]_57
+  NBL[1]_58 NBL[1]_59 NBL[1]_60 NBL[1]_61 NBL[1]_62 NBL[1]_63 NBL[1]_0
+  NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7 NBL[1]_8
+  NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13 NBL[1]_14 NBL[1]_15
+  NBL[1]_16 NBL[1]_17 NBL[1]_18 NBL[1]_19 NBL[1]_20 NBL[1]_21 NBL[1]_22
+  NBL[1]_23 NBL[1]_24 NBL[1]_25 NBL[1]_26 NBL[1]_27 NBL[1]_28 NBL[1]_29
+  NBL[1]_30 NBL[1]_31 NBL[2]_32 NBL[2]_33 NBL[2]_34 NBL[2]_35 NBL[2]_36
+  NBL[2]_37 NBL[2]_38 NBL[2]_39 NBL[2]_40 NBL[2]_41 NBL[2]_42 NBL[2]_43
+  NBL[2]_44 NBL[2]_45 NBL[2]_46 NBL[2]_47 NBL[2]_48 NBL[2]_49 NBL[2]_50
+  NBL[2]_51 NBL[2]_52 NBL[2]_53 NBL[2]_54 NBL[2]_55 NBL[2]_56 NBL[2]_57
+  NBL[2]_58 NBL[2]_59 NBL[2]_60 NBL[2]_61 NBL[2]_62 NBL[2]_63 NBL[2]_0
+  NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6 NBL[2]_7 NBL[2]_8
+  NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13 NBL[2]_14 NBL[2]_15
+  NBL[2]_16 NBL[2]_17 NBL[2]_18 NBL[2]_19 NBL[2]_20 NBL[2]_21 NBL[2]_22
+  NBL[2]_23 NBL[2]_24 NBL[2]_25 NBL[2]_26 NBL[2]_27 NBL[2]_28 NBL[2]_29
+  NBL[2]_30 NBL[2]_31 NBL[3]_32 NBL[3]_33 NBL[3]_34 NBL[3]_35 NBL[3]_36
+  NBL[3]_37 NBL[3]_38 NBL[3]_39 NBL[3]_40 NBL[3]_41 NBL[3]_42 NBL[3]_43
+  NBL[3]_44 NBL[3]_45 NBL[3]_46 NBL[3]_47 NBL[3]_48 NBL[3]_49 NBL[3]_50
+  NBL[3]_51 NBL[3]_52 NBL[3]_53 NBL[3]_54 NBL[3]_55 NBL[3]_56 NBL[3]_57
+  NBL[3]_58 NBL[3]_59 NBL[3]_60 NBL[3]_61 NBL[3]_62 NBL[3]_63 NBL[3]_0
+  NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5 NBL[3]_6 NBL[3]_7 NBL[3]_8
+  NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13 NBL[3]_14 NBL[3]_15
+  NBL[3]_16 NBL[3]_17 NBL[3]_18 NBL[3]_19 NBL[3]_20 NBL[3]_21 NBL[3]_22
+  NBL[3]_23 NBL[3]_24 NBL[3]_25 NBL[3]_26 NBL[3]_27 NBL[3]_28 NBL[3]_29
+  NBL[3]_30 NBL[3]_31 CLK NDFT_P2_TERM NGTP_SA_AST_TERM NLA_P2[1] NMASK[0]
+  NMASK[1] NRA_P2[0] NRA_P2[1] NRA_P2[2] NRA_P2[3] NRA_P2[4] NRA_P2[5] IRET
+  NIRETNVT PGEN POK Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10
+  Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q0_16 Q0_17 Q0_18 Q0_19 Q0_20 Q0_21 Q0_22
+  Q0_23 Q0_24 Q0_25 Q0_26 Q0_27 Q0_28 Q0_29 Q0_30 Q0_31 Q1_0 Q1_1 Q1_2 Q1_3
+  Q1_4 Q1_5 Q1_6 Q1_7 Q1_8 Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q1_16
+  Q1_17 Q1_18 Q1_19 Q1_20 Q1_21 Q1_22 Q1_23 Q1_24 Q1_25 Q1_26 Q1_27 Q1_28
+  Q1_29 Q1_30 Q1_31 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4 Q2_5 Q2_6 Q2_7 Q2_8 Q2_9 Q2_10
+  Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q2_16 Q2_17 Q2_18 Q2_19 Q2_20 Q2_21 Q2_22
+  Q2_23 Q2_24 Q2_25 Q2_26 Q2_27 Q2_28 Q2_29 Q2_30 Q2_31 Q3_0 Q3_1 Q3_2 Q3_3
+  Q3_4 Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 Q3_16
+  Q3_17 Q3_18 Q3_19 Q3_20 Q3_21 Q3_22 Q3_23 Q3_24 Q3_25 Q3_26 Q3_27 Q3_28
+  Q3_29 Q3_30 Q3_31 RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RA_P2[0] RA_P2[1]
+  RA_P2[2] RA_P2[3] RA_P2[4] RA_P2[5] RDT RET RET1N SE_1 SE_0 SO0_1 SO0_0
+  SO1_1 SO1_0 STOV LA_P2[0] NLA_P2[0] VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC D0 VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDDC
+  VDDC VDDC VPW WAWL WAWLM0 WAWLM1 WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4 WEN1_5
+  WEN1_6 WEN1_7 WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14 WEN1_15
+  WEN1_16 WEN1_17 WEN1_18 WEN1_19 WEN1_20 WEN1_21 WEN1_22 WEN1_23 WEN1_24
+  WEN1_25 WEN1_26 WEN1_27 WEN1_28 WEN1_29 WEN1_30 WEN1_31
+  gf12lp_1rw_lg12_w32_bitIO_SLICE0_SLICE0
XMEMSLICE_BB ACTP BA0 BL[0]_32 BL[0]_33 BL[0]_34 BL[0]_35 BL[0]_36 BL[0]_37
+  BL[0]_38 BL[0]_39 BL[0]_40 BL[0]_41 BL[0]_42 BL[0]_43 BL[0]_44 BL[0]_45
+  BL[0]_46 BL[0]_47 BL[0]_48 BL[0]_49 BL[0]_50 BL[0]_51 BL[0]_52 BL[0]_53
+  BL[0]_54 BL[0]_55 BL[0]_56 BL[0]_57 BL[0]_58 BL[0]_59 BL[0]_60 BL[0]_61
+  BL[0]_62 BL[0]_63 BL[1]_32 BL[1]_33 BL[1]_34 BL[1]_35 BL[1]_36 BL[1]_37
+  BL[1]_38 BL[1]_39 BL[1]_40 BL[1]_41 BL[1]_42 BL[1]_43 BL[1]_44 BL[1]_45
+  BL[1]_46 BL[1]_47 BL[1]_48 BL[1]_49 BL[1]_50 BL[1]_51 BL[1]_52 BL[1]_53
+  BL[1]_54 BL[1]_55 BL[1]_56 BL[1]_57 BL[1]_58 BL[1]_59 BL[1]_60 BL[1]_61
+  BL[1]_62 BL[1]_63 BL[2]_32 BL[2]_33 BL[2]_34 BL[2]_35 BL[2]_36 BL[2]_37
+  BL[2]_38 BL[2]_39 BL[2]_40 BL[2]_41 BL[2]_42 BL[2]_43 BL[2]_44 BL[2]_45
+  BL[2]_46 BL[2]_47 BL[2]_48 BL[2]_49 BL[2]_50 BL[2]_51 BL[2]_52 BL[2]_53
+  BL[2]_54 BL[2]_55 BL[2]_56 BL[2]_57 BL[2]_58 BL[2]_59 BL[2]_60 BL[2]_61
+  BL[2]_62 BL[2]_63 BL[3]_32 BL[3]_33 BL[3]_34 BL[3]_35 BL[3]_36 BL[3]_37
+  BL[3]_38 BL[3]_39 BL[3]_40 BL[3]_41 BL[3]_42 BL[3]_43 BL[3]_44 BL[3]_45
+  BL[3]_46 BL[3]_47 BL[3]_48 BL[3]_49 BL[3]_50 BL[3]_51 BL[3]_52 BL[3]_53
+  BL[3]_54 BL[3]_55 BL[3]_56 BL[3]_57 BL[3]_58 BL[3]_59 BL[3]_60 BL[3]_61
+  BL[3]_62 BL[3]_63 CA0 CA1 CA2 CA3 CEN CEN_P2 CLK CLMPOK_TBNK_L
+  CLMPOK_TBNK_R D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0
+  D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D1_0 D1_1 D1_2 D1_3 D1_4 D1_5 D1_6 D1_7
+  D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15 D1_16 D1_17 D1_18 D1_19 D1_20
+  D1_21 D1_22 D1_23 D1_24 D1_25 D1_26 D1_27 D1_28 D1_29 D1_30 D1_31 DBL_TERM
+  DFTRAMBYP_1 DFTRAMBYP_0 DFTRAMBYP_0 DFTRAMBYP_0 DFTRAMBYP_0 EMAS EMAW[0]
+  EMAW[1] EMA[0] EMA[1] EMA[2] GTPCLK1 GTPCLK1 GTP_SA_WDX_TERM
+  GTP_SA_AST_VMIN_TERM_37 GTP_SA_TERM GWEN GWEN_P2_TERM IRET BOT_LA_P2[0]
+  LA_P2[1] DFTRAMBYP_0 LOG0_SA LOG1 LREN[0] LREN[1] NACT_CC_1 NBANKSEL0
+  NBANKSEL1 NBANKSEL2 NBANKSEL3 NBL[0]_32 NBL[0]_33 NBL[0]_34 NBL[0]_35
+  NBL[0]_36 NBL[0]_37 NBL[0]_38 NBL[0]_39 NBL[0]_40 NBL[0]_41 NBL[0]_42
+  NBL[0]_43 NBL[0]_44 NBL[0]_45 NBL[0]_46 NBL[0]_47 NBL[0]_48 NBL[0]_49
+  NBL[0]_50 NBL[0]_51 NBL[0]_52 NBL[0]_53 NBL[0]_54 NBL[0]_55 NBL[0]_56
+  NBL[0]_57 NBL[0]_58 NBL[0]_59 NBL[0]_60 NBL[0]_61 NBL[0]_62 NBL[0]_63
+  NBL[1]_32 NBL[1]_33 NBL[1]_34 NBL[1]_35 NBL[1]_36 NBL[1]_37 NBL[1]_38
+  NBL[1]_39 NBL[1]_40 NBL[1]_41 NBL[1]_42 NBL[1]_43 NBL[1]_44 NBL[1]_45
+  NBL[1]_46 NBL[1]_47 NBL[1]_48 NBL[1]_49 NBL[1]_50 NBL[1]_51 NBL[1]_52
+  NBL[1]_53 NBL[1]_54 NBL[1]_55 NBL[1]_56 NBL[1]_57 NBL[1]_58 NBL[1]_59
+  NBL[1]_60 NBL[1]_61 NBL[1]_62 NBL[1]_63 NBL[2]_32 NBL[2]_33 NBL[2]_34
+  NBL[2]_35 NBL[2]_36 NBL[2]_37 NBL[2]_38 NBL[2]_39 NBL[2]_40 NBL[2]_41
+  NBL[2]_42 NBL[2]_43 NBL[2]_44 NBL[2]_45 NBL[2]_46 NBL[2]_47 NBL[2]_48
+  NBL[2]_49 NBL[2]_50 NBL[2]_51 NBL[2]_52 NBL[2]_53 NBL[2]_54 NBL[2]_55
+  NBL[2]_56 NBL[2]_57 NBL[2]_58 NBL[2]_59 NBL[2]_60 NBL[2]_61 NBL[2]_62
+  NBL[2]_63 NBL[3]_32 NBL[3]_33 NBL[3]_34 NBL[3]_35 NBL[3]_36 NBL[3]_37
+  NBL[3]_38 NBL[3]_39 NBL[3]_40 NBL[3]_41 NBL[3]_42 NBL[3]_43 NBL[3]_44
+  NBL[3]_45 NBL[3]_46 NBL[3]_47 NBL[3]_48 NBL[3]_49 NBL[3]_50 NBL[3]_51
+  NBL[3]_52 NBL[3]_53 NBL[3]_54 NBL[3]_55 NBL[3]_56 NBL[3]_57 NBL[3]_58
+  NBL[3]_59 NBL[3]_60 NBL[3]_61 NBL[3]_62 NBL[3]_63 NDFT_P2_TERM
+  NGTP_SA_AST_TERM NIACTC NIRETNVT BOT_NLA_P2[0] NLA_P2[1] NMASK[0] NMASK[1]
+  NRA_P2[0] NRA_P2[1] NRA_P2[2] NRA_P2[3] NRA_P2[4] NRA_P2[5] PGEN POK Q0_0
+  Q0_1 Q0_2 Q0_3 Q0_4 Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10 Q0_11 Q0_12 Q0_13 Q0_14
+  Q0_15 Q0_16 Q0_17 Q0_18 Q0_19 Q0_20 Q0_21 Q0_22 Q0_23 Q0_24 Q0_25 Q0_26
+  Q0_27 Q0_28 Q0_29 Q0_30 Q0_31 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8
+  Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q1_16 Q1_17 Q1_18 Q1_19 Q1_20
+  Q1_21 Q1_22 Q1_23 Q1_24 Q1_25 Q1_26 Q1_27 Q1_28 Q1_29 Q1_30 Q1_31 Q2_0 Q2_1
+  Q2_2 Q2_3 Q2_4 Q2_5 Q2_6 Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15
+  Q2_16 Q2_17 Q2_18 Q2_19 Q2_20 Q2_21 Q2_22 Q2_23 Q2_24 Q2_25 Q2_26 Q2_27
+  Q2_28 Q2_29 Q2_30 Q2_31 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4 Q3_5 Q3_6 Q3_7 Q3_8 Q3_9
+  Q3_10 Q3_11 Q3_12 Q3_13 Q3_14 Q3_15 Q3_16 Q3_17 Q3_18 Q3_19 Q3_20 Q3_21
+  Q3_22 Q3_23 Q3_24 Q3_25 Q3_26 Q3_27 Q3_28 Q3_29 Q3_30 Q3_31 RA0 RA1 RA2 RA3
+  RA4 RA5 RA6 RA7 RA_P2[0] RA_P2[1] RA_P2[2] RA_P2[3] RA_P2[4] RA_P2[5] RDT
+  RET RET1N SE_1 SO0_1 SO1_1 STOV VDDC D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0
+  D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 VPW
+  VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW WAWL WAWLM0 WAWLM1 VPW
+  VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW WEN1_0 WEN1_1 WEN1_2 WEN1_3
+  WEN1_4 WEN1_5 WEN1_6 WEN1_7 WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13
+  WEN1_14 WEN1_15 WEN1_16 WEN1_17 WEN1_18 WEN1_19 WEN1_20 WEN1_21 WEN1_22
+  WEN1_23 WEN1_24 WEN1_25 WEN1_26 WEN1_27 WEN1_28 WEN1_29 WEN1_30 WEN1_31
+  gf12lp_1rw_lg12_w32_bitMEM_SLICE128_SLICE00
XMEMSLICE_TB ACTP BA0 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5 BL[0]_6
+  BL[0]_7 BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13 BL[0]_14
+  BL[0]_15 BL[0]_16 BL[0]_17 BL[0]_18 BL[0]_19 BL[0]_20 BL[0]_21 BL[0]_22
+  BL[0]_23 BL[0]_24 BL[0]_25 BL[0]_26 BL[0]_27 BL[0]_28 BL[0]_29 BL[0]_30
+  BL[0]_31 BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6 BL[1]_7
+  BL[1]_8 BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14 BL[1]_15
+  BL[1]_16 BL[1]_17 BL[1]_18 BL[1]_19 BL[1]_20 BL[1]_21 BL[1]_22 BL[1]_23
+  BL[1]_24 BL[1]_25 BL[1]_26 BL[1]_27 BL[1]_28 BL[1]_29 BL[1]_30 BL[1]_31
+  BL[2]_0 BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7 BL[2]_8
+  BL[2]_9 BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15 BL[2]_16
+  BL[2]_17 BL[2]_18 BL[2]_19 BL[2]_20 BL[2]_21 BL[2]_22 BL[2]_23 BL[2]_24
+  BL[2]_25 BL[2]_26 BL[2]_27 BL[2]_28 BL[2]_29 BL[2]_30 BL[2]_31 BL[3]_0
+  BL[3]_1 BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8 BL[3]_9
+  BL[3]_10 BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 BL[3]_16 BL[3]_17
+  BL[3]_18 BL[3]_19 BL[3]_20 BL[3]_21 BL[3]_22 BL[3]_23 BL[3]_24 BL[3]_25
+  BL[3]_26 BL[3]_27 BL[3]_28 BL[3]_29 BL[3]_30 BL[3]_31 CA0 CA1 CA2 CA3 CEN
+  CEN_P2 CLK CLMPOK_TBNK_L CLMPOK_TBNK_R D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0
+  D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D1_0 D1_1 D1_2
+  D1_3 D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10 D1_11 D1_12 D1_13 D1_14 D1_15
+  D1_16 D1_17 D1_18 D1_19 D1_20 D1_21 D1_22 D1_23 D1_24 D1_25 D1_26 D1_27
+  D1_28 D1_29 D1_30 D1_31 DBL DFTRAMBYP_0 DWL EMA0 EMA1 EMA2 EMAS EMAW[0]
+  EMAW[1] EMA[0] EMA[1] EMA[2] GTPCLK1 GTPCLK1 GTP_SA_TERM
+  GTP_SA_AST_VMIN_TERM GTP_SA_TERM GWEN GWEN_P2_TERM IRET LA_P2[0] LA_P2[1]
+  DFTRAMBYP_0 LOG0_SA LOG1 LREN[0] LREN[1] NACT_CC_0 NBANKSEL0 NBANKSEL1
+  NBANKSEL2 NBANKSEL3 NBL[0]_0 NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5
+  NBL[0]_6 NBL[0]_7 NBL[0]_8 NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13
+  NBL[0]_14 NBL[0]_15 NBL[0]_16 NBL[0]_17 NBL[0]_18 NBL[0]_19 NBL[0]_20
+  NBL[0]_21 NBL[0]_22 NBL[0]_23 NBL[0]_24 NBL[0]_25 NBL[0]_26 NBL[0]_27
+  NBL[0]_28 NBL[0]_29 NBL[0]_30 NBL[0]_31 NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3
+  NBL[1]_4 NBL[1]_5 NBL[1]_6 NBL[1]_7 NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11
+  NBL[1]_12 NBL[1]_13 NBL[1]_14 NBL[1]_15 NBL[1]_16 NBL[1]_17 NBL[1]_18
+  NBL[1]_19 NBL[1]_20 NBL[1]_21 NBL[1]_22 NBL[1]_23 NBL[1]_24 NBL[1]_25
+  NBL[1]_26 NBL[1]_27 NBL[1]_28 NBL[1]_29 NBL[1]_30 NBL[1]_31 NBL[2]_0
+  NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6 NBL[2]_7 NBL[2]_8
+  NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13 NBL[2]_14 NBL[2]_15
+  NBL[2]_16 NBL[2]_17 NBL[2]_18 NBL[2]_19 NBL[2]_20 NBL[2]_21 NBL[2]_22
+  NBL[2]_23 NBL[2]_24 NBL[2]_25 NBL[2]_26 NBL[2]_27 NBL[2]_28 NBL[2]_29
+  NBL[2]_30 NBL[2]_31 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5
+  NBL[3]_6 NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 NBL[3]_16 NBL[3]_17 NBL[3]_18 NBL[3]_19 NBL[3]_20
+  NBL[3]_21 NBL[3]_22 NBL[3]_23 NBL[3]_24 NBL[3]_25 NBL[3]_26 NBL[3]_27
+  NBL[3]_28 NBL[3]_29 NBL[3]_30 NBL[3]_31 NDFT_P2_TERM NGTP_SA_AST_TERM
+  NIACTC NIRETNVT NLA_P2[0] NLA_P2[1] NMASK[0] NMASK[1] NRA_P2[0] NRA_P2[1]
+  NRA_P2[2] NRA_P2[3] NRA_P2[4] NRA_P2[5] PGEN POK Q0_0 Q0_1 Q0_2 Q0_3 Q0_4
+  Q0_5 Q0_6 Q0_7 Q0_8 Q0_9 Q0_10 Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q0_16 Q0_17
+  Q0_18 Q0_19 Q0_20 Q0_21 Q0_22 Q0_23 Q0_24 Q0_25 Q0_26 Q0_27 Q0_28 Q0_29
+  Q0_30 Q0_31 Q1_0 Q1_1 Q1_2 Q1_3 Q1_4 Q1_5 Q1_6 Q1_7 Q1_8 Q1_9 Q1_10 Q1_11
+  Q1_12 Q1_13 Q1_14 Q1_15 Q1_16 Q1_17 Q1_18 Q1_19 Q1_20 Q1_21 Q1_22 Q1_23
+  Q1_24 Q1_25 Q1_26 Q1_27 Q1_28 Q1_29 Q1_30 Q1_31 Q2_0 Q2_1 Q2_2 Q2_3 Q2_4
+  Q2_5 Q2_6 Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15 Q2_16 Q2_17
+  Q2_18 Q2_19 Q2_20 Q2_21 Q2_22 Q2_23 Q2_24 Q2_25 Q2_26 Q2_27 Q2_28 Q2_29
+  Q2_30 Q2_31 Q3_0 Q3_1 Q3_2 Q3_3 Q3_4 Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11
+  Q3_12 Q3_13 Q3_14 Q3_15 Q3_16 Q3_17 Q3_18 Q3_19 Q3_20 Q3_21 Q3_22 Q3_23
+  Q3_24 Q3_25 Q3_26 Q3_27 Q3_28 Q3_29 Q3_30 Q3_31 RA0 RA1 RA2 RA3 RA4 RA5 RA6
+  RA7 RA_P2[0] RA_P2[1] RA_P2[2] RA_P2[3] RA_P2[4] RA_P2[5] RDT RET RET1N
+  SE_0 SO0_0 SO1_0 STOV VDDC D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0
+  D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 VPW VPW VPW
+  VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW WAWL WAWLM0 WAWLM1 VPW VPW VPW
+  VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW WEN1_0 WEN1_1 WEN1_2 WEN1_3 WEN1_4
+  WEN1_5 WEN1_6 WEN1_7 WEN1_8 WEN1_9 WEN1_10 WEN1_11 WEN1_12 WEN1_13 WEN1_14
+  WEN1_15 WEN1_16 WEN1_17 WEN1_18 WEN1_19 WEN1_20 WEN1_21 WEN1_22 WEN1_23
+  WEN1_24 WEN1_25 WEN1_26 WEN1_27 WEN1_28 WEN1_29 WEN1_30 WEN1_31
+  gf12lp_1rw_lg12_w32_bitMEM_SLICE128_SLICE00
.ENDS gf12lp_1rw_lg12_w32_bitSHARED_BANK_0_SLICE_0
****
.SUBCKT gf12lp_1rw_lg12_w32_bitTOP_MULTI_40 BA0 BA1 BA2 BAY0 BAY1 BAY2 BMEY0
+  BMEY1 CA0 CA1 CAY0 CAY1 CAY2 CAY3 CEN CENY CLK D_0 D_1 D_2 D_3 D_4 D_5 D_6
+  D_7 D_8 D_9 D_10 D_11 D_12 D_13 D_14 D_15 D_16 D_17 D_18 D_19 D_20 D_21
+  D_22 D_23 D_24 D_25 D_26 D_27 D_28 D_29 D_30 D_31 EMA0 EMA1 EMA2 EMAS EMAW0
+  EMAW1 GWEN GWENY PRDYN PSO0 PSO1 Q_0 Q_1 Q_2 Q_3 Q_4 Q_5 Q_6 Q_7 Q_8 Q_9
+  Q_10 Q_11 Q_12 Q_13 Q_14 Q_15 Q_16 Q_17 Q_18 Q_19 Q_20 Q_21 Q_22 Q_23 Q_24
+  Q_25 Q_26 Q_27 Q_28 Q_29 Q_30 Q_31 RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RAY0
+  RAY1 RAY2 RAY3 RAY4 RAY5 RAY6 RAY7 RET1N SO0 SO1 STOV VDDCE VDDPE VPW
+  WAWLM0 WAWLM1 WENY_0 WENY_1 WENY_2 WENY_3 WENY_4 WENY_5 WENY_6 WENY_7
+  WENY_8 WENY_9 WENY_10 WENY_11 WENY_12 WENY_13 WENY_14 WENY_15 WENY_16
+  WENY_17 WENY_18 WENY_19 WENY_20 WENY_21 WENY_22 WENY_23 WENY_24 WENY_25
+  WENY_26 WENY_27 WENY_28 WENY_29 WENY_30 WENY_31 WEN_0 WEN_1 WEN_2 WEN_3
+  WEN_4 WEN_5 WEN_6 WEN_7 WEN_8 WEN_9 WEN_10 WEN_11 WEN_12 WEN_13 WEN_14
+  WEN_15 WEN_16 WEN_17 WEN_18 WEN_19 WEN_20 WEN_21 WEN_22 WEN_23 WEN_24
+  WEN_25 WEN_26 WEN_27 WEN_28 WEN_29 WEN_30 WEN_31
** gf12lp_1rw_lg12_w32_bitTOP_MULTI_40: 826435 flat devices **
XBOTCAP BA0 BA1 BAY0 BAY1 BAY2 BMEY0 BMEY1 CA0 CA1 CAY0 CAY1 CAY2 CAY3 CEN
+  CENY CLK CLMPOK_TBNK_L CLMPOK_TBNK_R D_0 D_1 D_2 D_3 D_4 D_5 D_6 D_7 D_8
+  D_9 D_10 D_11 D_12 D_13 D_14 D_15 D_16 D_17 D_18 D_19 D_20 D_21 D_22 D_23
+  D_24 D_25 D_26 D_27 D_28 D_29 D_30 D_31 EMA0 EMA1 EMA2 EMAS EMAW0 EMAW[0]_1
+  EMAW1 EMAW[1]_1 GWEN GWENY WAWL LOG1 NIACTC NBANKSEL0 NBANKSEL3 NIRETNVT
+  NWR_THRU PENSO PRDYN BA2 PSO0 PSO1 Q_0 Q_1 Q_2 Q_3 Q_4 Q_5 Q_6 Q_7 Q_8 Q_9
+  Q_10 Q_11 Q_12 Q_13 Q_14 Q_15 Q_16 Q_17 Q_18 Q_19 Q_20 Q_21 Q_22 Q_23 Q_24
+  Q_25 Q_26 Q_27 Q_28 Q_29 Q_30 Q_31 RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RAY0
+  RAY1 RAY2 RAY3 RAY4 RAY5 RAY6 RAY7 RET1N VPW SEL_D_DUM SEL_SI_DUM
+  SEL_TD_DUM SO0 SO1 STOV VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE
+  VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE
+  VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE
+  VDDCE VDDPE VDDPE VDDPE VDDPE VDDPE VDDPE VDDPE VDDPE VDDPE VDDPE VDDPE
+  VDDPE VDDPE VDDPE VDDPE VDDPE VDDPE VDDPE VDDPE VDDPE VDDPE VDDPE VDDPE
+  VDDPE VDDPE VDDPE VDDPE VDDPE VDDPE VDDPE VDDPE VDDPE VDDCE VDDCE VDDCE
+  VDDPE VPW VPW VPW WAWLM0 WAWLM1 WENY_0 WENY_1 WENY_2 WENY_3 WENY_4 WENY_5
+  WENY_6 WENY_7 WENY_8 WENY_9 WENY_10 WENY_11 WENY_12 WENY_13 WENY_14 WENY_15
+  WENY_16 WENY_17 WENY_18 WENY_19 WENY_20 WENY_21 WENY_22 WENY_23 WENY_24
+  WENY_25 WENY_26 WENY_27 WENY_28 WENY_29 WENY_30 WENY_31 WEN_0 WEN_1 WEN_2
+  WEN_3 WEN_4 WEN_5 WEN_6 WEN_7 WEN_8 WEN_9 WEN_10 WEN_11 WEN_12 WEN_13
+  WEN_14 WEN_15 WEN_16 WEN_17 WEN_18 WEN_19 WEN_20 WEN_21 WEN_22 WEN_23
+  WEN_24 WEN_25 WEN_26 WEN_27 WEN_28 WEN_29 WEN_30 WEN_31
+  gf12lp_1rw_lg12_w32_bitBOTCAPROW_0
XBOTDRIVER BA2 BA0 BA0_1 BA1 BA2 NBANKSEL0_1 NBANKSEL1_1 NBANKSEL2_1
+  NBANKSEL3_1 BAY0 BAY1 BAY2 BL_TERM[0]_0 BL_TERM[0]_1 BL_TERM[0]_2
+  BL_TERM[0]_3 BL_TERM[0]_4 BL_TERM[0]_5 BL_TERM[0]_6 BL_TERM[0]_7
+  BL_TERM[0]_8 BL_TERM[0]_9 BL_TERM[0]_10 BL_TERM[0]_11 BL_TERM[0]_12
+  BL_TERM[0]_13 BL_TERM[0]_14 BL_TERM[0]_15 BL_TERM[0]_16 BL_TERM[0]_17
+  BL_TERM[0]_18 BL_TERM[0]_19 BL_TERM[0]_20 BL_TERM[0]_21 BL_TERM[0]_22
+  BL_TERM[0]_23 BL_TERM[0]_24 BL_TERM[0]_25 BL_TERM[0]_26 BL_TERM[0]_27
+  BL_TERM[0]_28 BL_TERM[0]_29 BL_TERM[0]_30 BL_TERM[0]_31 BL_TERM[1]_0
+  BL_TERM[1]_1 BL_TERM[1]_2 BL_TERM[1]_3 BL_TERM[1]_4 BL_TERM[1]_5
+  BL_TERM[1]_6 BL_TERM[1]_7 BL_TERM[1]_8 BL_TERM[1]_9 BL_TERM[1]_10
+  BL_TERM[1]_11 BL_TERM[1]_12 BL_TERM[1]_13 BL_TERM[1]_14 BL_TERM[1]_15
+  BL_TERM[1]_16 BL_TERM[1]_17 BL_TERM[1]_18 BL_TERM[1]_19 BL_TERM[1]_20
+  BL_TERM[1]_21 BL_TERM[1]_22 BL_TERM[1]_23 BL_TERM[1]_24 BL_TERM[1]_25
+  BL_TERM[1]_26 BL_TERM[1]_27 BL_TERM[1]_28 BL_TERM[1]_29 BL_TERM[1]_30
+  BL_TERM[1]_31 BL_TERM[2]_0 BL_TERM[2]_1 BL_TERM[2]_2 BL_TERM[2]_3
+  BL_TERM[2]_4 BL_TERM[2]_5 BL_TERM[2]_6 BL_TERM[2]_7 BL_TERM[2]_8
+  BL_TERM[2]_9 BL_TERM[2]_10 BL_TERM[2]_11 BL_TERM[2]_12 BL_TERM[2]_13
+  BL_TERM[2]_14 BL_TERM[2]_15 BL_TERM[2]_16 BL_TERM[2]_17 BL_TERM[2]_18
+  BL_TERM[2]_19 BL_TERM[2]_20 BL_TERM[2]_21 BL_TERM[2]_22 BL_TERM[2]_23
+  BL_TERM[2]_24 BL_TERM[2]_25 BL_TERM[2]_26 BL_TERM[2]_27 BL_TERM[2]_28
+  BL_TERM[2]_29 BL_TERM[2]_30 BL_TERM[2]_31 BL_TERM[3]_0 BL_TERM[3]_1
+  BL_TERM[3]_2 BL_TERM[3]_3 BL_TERM[3]_4 BL_TERM[3]_5 BL_TERM[3]_6
+  BL_TERM[3]_7 BL_TERM[3]_8 BL_TERM[3]_9 BL_TERM[3]_10 BL_TERM[3]_11
+  BL_TERM[3]_12 BL_TERM[3]_13 BL_TERM[3]_14 BL_TERM[3]_15 BL_TERM[3]_16
+  BL_TERM[3]_17 BL_TERM[3]_18 BL_TERM[3]_19 BL_TERM[3]_20 BL_TERM[3]_21
+  BL_TERM[3]_22 BL_TERM[3]_23 BL_TERM[3]_24 BL_TERM[3]_25 BL_TERM[3]_26
+  BL_TERM[3]_27 BL_TERM[3]_28 BL_TERM[3]_29 BL_TERM[3]_30 BL_TERM[3]_31 BMEY0
+  BMEY1 CA0 CA0_1 CA1 CA1_1 BA2 CA2_1 BA2 CA3_1 CAY0 CAY1 CAY2 CAY3 CEN CEN_1
+  CENY CLK CLMPOK_TBNK_L CLMPOK_TBNK_R BA2 BA2 BA2 D_0 D_1 D_2 D_3 D_4 D_5
+  D_6 D_7 D_8 D_9 D_10 D_11 D_12 D_13 D_14 D_15 D_16 D_17 D_18 D_19 D_20 D_21
+  D_22 D_23 D_24 D_25 D_26 D_27 D_28 D_29 D_30 D_31 D1_32 D1_33 D1_34 D1_35
+  D1_36 D1_37 D1_38 D1_39 D1_40 D1_41 D1_42 D1_43 D1_44 D1_45 D1_46 D1_47
+  D1_48 D1_49 D1_50 D1_51 D1_52 D1_53 D1_54 D1_55 D1_56 D1_57 D1_58 D1_59
+  D1_60 D1_61 D1_62 D1_63 EMA0 EMA[0]_1 EMA1 EMA[1]_1 EMA2 EMA[2]_1 EMAS
+  EMAS_1 EMAW[0]_1 EMAW[1]_1 BA2 BA2 BA2 BA2 BA2 BA2 BA2 BA2 BA2 BA2 BA2 BA2
+  BA2 BA2 GWEN GWENY GWEN_1 BA2 LOG1 LREN[0] LREN[1] BA2 BA2 NIACTC NBANKSEL0
+  NBANKSEL3 NBL_TERM[0]_0 NBL_TERM[0]_1 NBL_TERM[0]_2 NBL_TERM[0]_3
+  NBL_TERM[0]_4 NBL_TERM[0]_5 NBL_TERM[0]_6 NBL_TERM[0]_7 NBL_TERM[0]_8
+  NBL_TERM[0]_9 NBL_TERM[0]_10 NBL_TERM[0]_11 NBL_TERM[0]_12 NBL_TERM[0]_13
+  NBL_TERM[0]_14 NBL_TERM[0]_15 NBL_TERM[0]_16 NBL_TERM[0]_17 NBL_TERM[0]_18
+  NBL_TERM[0]_19 NBL_TERM[0]_20 NBL_TERM[0]_21 NBL_TERM[0]_22 NBL_TERM[0]_23
+  NBL_TERM[0]_24 NBL_TERM[0]_25 NBL_TERM[0]_26 NBL_TERM[0]_27 NBL_TERM[0]_28
+  NBL_TERM[0]_29 NBL_TERM[0]_30 NBL_TERM[0]_31 NBL_TERM[1]_0 NBL_TERM[1]_1
+  NBL_TERM[1]_2 NBL_TERM[1]_3 NBL_TERM[1]_4 NBL_TERM[1]_5 NBL_TERM[1]_6
+  NBL_TERM[1]_7 NBL_TERM[1]_8 NBL_TERM[1]_9 NBL_TERM[1]_10 NBL_TERM[1]_11
+  NBL_TERM[1]_12 NBL_TERM[1]_13 NBL_TERM[1]_14 NBL_TERM[1]_15 NBL_TERM[1]_16
+  NBL_TERM[1]_17 NBL_TERM[1]_18 NBL_TERM[1]_19 NBL_TERM[1]_20 NBL_TERM[1]_21
+  NBL_TERM[1]_22 NBL_TERM[1]_23 NBL_TERM[1]_24 NBL_TERM[1]_25 NBL_TERM[1]_26
+  NBL_TERM[1]_27 NBL_TERM[1]_28 NBL_TERM[1]_29 NBL_TERM[1]_30 NBL_TERM[1]_31
+  NBL_TERM[2]_0 NBL_TERM[2]_1 NBL_TERM[2]_2 NBL_TERM[2]_3 NBL_TERM[2]_4
+  NBL_TERM[2]_5 NBL_TERM[2]_6 NBL_TERM[2]_7 NBL_TERM[2]_8 NBL_TERM[2]_9
+  NBL_TERM[2]_10 NBL_TERM[2]_11 NBL_TERM[2]_12 NBL_TERM[2]_13 NBL_TERM[2]_14
+  NBL_TERM[2]_15 NBL_TERM[2]_16 NBL_TERM[2]_17 NBL_TERM[2]_18 NBL_TERM[2]_19
+  NBL_TERM[2]_20 NBL_TERM[2]_21 NBL_TERM[2]_22 NBL_TERM[2]_23 NBL_TERM[2]_24
+  NBL_TERM[2]_25 NBL_TERM[2]_26 NBL_TERM[2]_27 NBL_TERM[2]_28 NBL_TERM[2]_29
+  NBL_TERM[2]_30 NBL_TERM[2]_31 NBL_TERM[3]_0 NBL_TERM[3]_1 NBL_TERM[3]_2
+  NBL_TERM[3]_3 NBL_TERM[3]_4 NBL_TERM[3]_5 NBL_TERM[3]_6 NBL_TERM[3]_7
+  NBL_TERM[3]_8 NBL_TERM[3]_9 NBL_TERM[3]_10 NBL_TERM[3]_11 NBL_TERM[3]_12
+  NBL_TERM[3]_13 NBL_TERM[3]_14 NBL_TERM[3]_15 NBL_TERM[3]_16 NBL_TERM[3]_17
+  NBL_TERM[3]_18 NBL_TERM[3]_19 NBL_TERM[3]_20 NBL_TERM[3]_21 NBL_TERM[3]_22
+  NBL_TERM[3]_23 NBL_TERM[3]_24 NBL_TERM[3]_25 NBL_TERM[3]_26 NBL_TERM[3]_27
+  NBL_TERM[3]_28 NBL_TERM[3]_29 NBL_TERM[3]_30 NBL_TERM[3]_31 LOG1 CLK_1
+  NIRETNVT NSE BA2 PENSO LOG1 BA2 NWR_THRU PRDYN BA2 BA2 PSO0 PSO1 Q0_32
+  Q0_33 Q0_34 Q0_35 Q0_36 Q0_37 Q0_38 Q0_39 Q0_40 Q0_41 Q0_42 Q0_43 Q0_44
+  Q0_45 Q0_46 Q0_47 Q0_48 Q0_49 Q0_50 Q0_51 Q0_52 Q0_53 Q0_54 Q0_55 Q0_56
+  Q0_57 Q0_58 Q0_59 Q0_60 Q0_61 Q0_62 Q0_63 Q1_32 Q1_33 Q1_34 Q1_35 Q1_36
+  Q1_37 Q1_38 Q1_39 Q1_40 Q1_41 Q1_42 Q1_43 Q1_44 Q1_45 Q1_46 Q1_47 Q1_48
+  Q1_49 Q1_50 Q1_51 Q1_52 Q1_53 Q1_54 Q1_55 Q1_56 Q1_57 Q1_58 Q1_59 Q1_60
+  Q1_61 Q1_62 Q1_63 Q_0 Q_1 Q_2 Q_3 Q_4 Q_5 Q_6 Q_7 Q_8 Q_9 Q_10 Q_11 Q_12
+  Q_13 Q_14 Q_15 Q_16 Q_17 Q_18 Q_19 Q_20 Q_21 Q_22 Q_23 Q_24 Q_25 Q_26 Q_27
+  Q_28 Q_29 Q_30 Q_31 RA0 RA0_1 RA1 RA1_1 RA2 RA2_1 RA3 RA3_1 RA4 RA4_1 RA5
+  RA5_1 RA6 RA6_1 RA7 RA7_1 RAY0 RAY1 RAY2 RAY3 RAY4 RAY5 RAY6 RAY7 BA2 RET1N
+  RET1N_1 BA2 SEL_D_DUM SEL_SI_DUM SEL_TD_DUM BA2 BA2 SO0 SO1 STOV STOV_1 BA2
+  BA2 BA2 BA2 BA2 BA2 BA2 BA2 BA2 BA2 BA2 BA2 BA2 BA2 BA2 BA2 BA2 BA2 BA2 BA2
+  BA2 BA2 BA2 BA2 BA2 BA2 BA2 BA2 BA2 BA2 BA2 BA2 BA2 BA2 BA2 BA2 BA2 BA2 BA2
+  BA2 LOG1 BA2 BA2 BA2 LOG1 BA2 BA2 BA2 BA2 BA2 BA2 BA2 BA2 BA2 BA2 BA2 BA2
+  BA2 BA2 BA2 BA2 BA2 BA2 BA2 BA2 BA2 BA2 BA2 BA2 BA2 BA2 BA2 BA2 BA2 BA2 BA2
+  BA2 BA2 BA2 BA2 BA2 BA2 BA2 BA2 BA2 VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE
+  VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE
+  VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE
+  VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE
+  VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE
+  VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE
+  VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE
+  VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE
+  VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDCE VDDPE VPW WAWL
+  WAWLM0 WAWLM1 WENY_0 WENY_1 WENY_2 WENY_3 WENY_4 WENY_5 WENY_6 WENY_7
+  WENY_8 WENY_9 WENY_10 WENY_11 WENY_12 WENY_13 WENY_14 WENY_15 WENY_16
+  WENY_17 WENY_18 WENY_19 WENY_20 WENY_21 WENY_22 WENY_23 WENY_24 WENY_25
+  WENY_26 WENY_27 WENY_28 WENY_29 WENY_30 WENY_31 WEN_0 WEN_1 WEN_2 WEN_3
+  WEN_4 WEN_5 WEN_6 WEN_7 WEN_8 WEN_9 WEN_10 WEN_11 WEN_12 WEN_13 WEN_14
+  WEN_15 WEN_16 WEN_17 WEN_18 WEN_19 WEN_20 WEN_21 WEN_22 WEN_23 WEN_24
+  WEN_25 WEN_26 WEN_27 WEN_28 WEN_29 WEN_30 WEN_31 WEN1_32 WEN1_33 WEN1_34
+  WEN1_35 WEN1_36 WEN1_37 WEN1_38 WEN1_39 WEN1_40 WEN1_41 WEN1_42 WEN1_43
+  WEN1_44 WEN1_45 WEN1_46 WEN1_47 WEN1_48 WEN1_49 WEN1_50 WEN1_51 WEN1_52
+  WEN1_53 WEN1_54 WEN1_55 WEN1_56 WEN1_57 WEN1_58 WEN1_59 WEN1_60 WEN1_61
+  WEN1_62 WEN1_63 gf12lp_1rw_lg12_w32_bitBOTDRIVERROW_0
XSHARED_BOT BA2 BA0_1 BL[0]_0_1411 BL[0]_1_1395 BL[0]_2_1379 BL[0]_3_1363
+  BL[0]_4_1347 BL[0]_5_1331 BL[0]_6_1315 BL[0]_7_1299 BL[0]_8_1283
+  BL[0]_9_1267 BL[0]_10_1251 BL[0]_11_1235 BL[0]_12_1219 BL[0]_13_1203
+  BL[0]_14_1187 BL[0]_15_1171 BL[0]_16_1166 BL[0]_17_1150 BL[0]_18_1134
+  BL[0]_19_1118 BL[0]_20_1102 BL[0]_21_1086 BL[0]_22_1070 BL[0]_23_1054
+  BL[0]_24_1038 BL[0]_25_1022 BL[0]_26_1006 BL[0]_27_990 BL[0]_28_974
+  BL[0]_29_958 BL[0]_30_942 BL[0]_31_926 BL_TERM[0]_0 BL_TERM[0]_1
+  BL_TERM[0]_2 BL_TERM[0]_3 BL_TERM[0]_4 BL_TERM[0]_5 BL_TERM[0]_6
+  BL_TERM[0]_7 BL_TERM[0]_8 BL_TERM[0]_9 BL_TERM[0]_10 BL_TERM[0]_11
+  BL_TERM[0]_12 BL_TERM[0]_13 BL_TERM[0]_14 BL_TERM[0]_15 BL_TERM[0]_16
+  BL_TERM[0]_17 BL_TERM[0]_18 BL_TERM[0]_19 BL_TERM[0]_20 BL_TERM[0]_21
+  BL_TERM[0]_22 BL_TERM[0]_23 BL_TERM[0]_24 BL_TERM[0]_25 BL_TERM[0]_26
+  BL_TERM[0]_27 BL_TERM[0]_28 BL_TERM[0]_29 BL_TERM[0]_30 BL_TERM[0]_31
+  BL[1]_0_1417 BL[1]_1_1401 BL[1]_2_1385 BL[1]_3_1369 BL[1]_4_1353
+  BL[1]_5_1337 BL[1]_6_1321 BL[1]_7_1305 BL[1]_8_1289 BL[1]_9_1273
+  BL[1]_10_1257 BL[1]_11_1241 BL[1]_12_1225 BL[1]_13_1209 BL[1]_14_1193
+  BL[1]_15_1177 BL[1]_16_1160 BL[1]_17_1144 BL[1]_18_1128 BL[1]_19_1112
+  BL[1]_20_1096 BL[1]_21_1080 BL[1]_22_1064 BL[1]_23_1048 BL[1]_24_1032
+  BL[1]_25_1016 BL[1]_26_1000 BL[1]_27_984 BL[1]_28_968 BL[1]_29_952
+  BL[1]_30_936 BL[1]_31_920 BL_TERM[1]_0 BL_TERM[1]_1 BL_TERM[1]_2
+  BL_TERM[1]_3 BL_TERM[1]_4 BL_TERM[1]_5 BL_TERM[1]_6 BL_TERM[1]_7
+  BL_TERM[1]_8 BL_TERM[1]_9 BL_TERM[1]_10 BL_TERM[1]_11 BL_TERM[1]_12
+  BL_TERM[1]_13 BL_TERM[1]_14 BL_TERM[1]_15 BL_TERM[1]_16 BL_TERM[1]_17
+  BL_TERM[1]_18 BL_TERM[1]_19 BL_TERM[1]_20 BL_TERM[1]_21 BL_TERM[1]_22
+  BL_TERM[1]_23 BL_TERM[1]_24 BL_TERM[1]_25 BL_TERM[1]_26 BL_TERM[1]_27
+  BL_TERM[1]_28 BL_TERM[1]_29 BL_TERM[1]_30 BL_TERM[1]_31 BL[2]_0_1419
+  BL[2]_1_1403 BL[2]_2_1387 BL[2]_3_1371 BL[2]_4_1355 BL[2]_5_1339
+  BL[2]_6_1323 BL[2]_7_1307 BL[2]_8_1291 BL[2]_9_1275 BL[2]_10_1259
+  BL[2]_11_1243 BL[2]_12_1227 BL[2]_13_1211 BL[2]_14_1195 BL[2]_15_1179
+  BL[2]_16_1158 BL[2]_17_1142 BL[2]_18_1126 BL[2]_19_1110 BL[2]_20_1094
+  BL[2]_21_1078 BL[2]_22_1062 BL[2]_23_1046 BL[2]_24_1030 BL[2]_25_1014
+  BL[2]_26_998 BL[2]_27_982 BL[2]_28_966 BL[2]_29_950 BL[2]_30_934
+  BL[2]_31_918 BL_TERM[2]_0 BL_TERM[2]_1 BL_TERM[2]_2 BL_TERM[2]_3
+  BL_TERM[2]_4 BL_TERM[2]_5 BL_TERM[2]_6 BL_TERM[2]_7 BL_TERM[2]_8
+  BL_TERM[2]_9 BL_TERM[2]_10 BL_TERM[2]_11 BL_TERM[2]_12 BL_TERM[2]_13
+  BL_TERM[2]_14 BL_TERM[2]_15 BL_TERM[2]_16 BL_TERM[2]_17 BL_TERM[2]_18
+  BL_TERM[2]_19 BL_TERM[2]_20 BL_TERM[2]_21 BL_TERM[2]_22 BL_TERM[2]_23
+  BL_TERM[2]_24 BL_TERM[2]_25 BL_TERM[2]_26 BL_TERM[2]_27 BL_TERM[2]_28
+  BL_TERM[2]_29 BL_TERM[2]_30 BL_TERM[2]_31 BL[3]_0_1425 BL[3]_1_1409
+  BL[3]_2_1393 BL[3]_3_1377 BL[3]_4_1361 BL[3]_5_1345 BL[3]_6_1329
+  BL[3]_7_1313 BL[3]_8_1297 BL[3]_9_1281 BL[3]_10_1265 BL[3]_11_1249
+  BL[3]_12_1233 BL[3]_13_1217 BL[3]_14_1201 BL[3]_15_1185 BL[3]_16_1152
+  BL[3]_17_1136 BL[3]_18_1120 BL[3]_19_1104 BL[3]_20_1088 BL[3]_21_1072
+  BL[3]_22_1056 BL[3]_23_1040 BL[3]_24_1024 BL[3]_25_1008 BL[3]_26_992
+  BL[3]_27_976 BL[3]_28_960 BL[3]_29_944 BL[3]_30_928 BL[3]_31_912
+  BL_TERM[3]_0 BL_TERM[3]_1 BL_TERM[3]_2 BL_TERM[3]_3 BL_TERM[3]_4
+  BL_TERM[3]_5 BL_TERM[3]_6 BL_TERM[3]_7 BL_TERM[3]_8 BL_TERM[3]_9
+  BL_TERM[3]_10 BL_TERM[3]_11 BL_TERM[3]_12 BL_TERM[3]_13 BL_TERM[3]_14
+  BL_TERM[3]_15 BL_TERM[3]_16 BL_TERM[3]_17 BL_TERM[3]_18 BL_TERM[3]_19
+  BL_TERM[3]_20 BL_TERM[3]_21 BL_TERM[3]_22 BL_TERM[3]_23 BL_TERM[3]_24
+  BL_TERM[3]_25 BL_TERM[3]_26 BL_TERM[3]_27 BL_TERM[3]_28 BL_TERM[3]_29
+  BL_TERM[3]_30 BL_TERM[3]_31 CA0_1 CA1_1 CA2_1 CA3_1 CEN_1 CLK_1
+  CLMPOK_TBNK_L CLMPOK_TBNK_R VDDPE D1_32 D1_33 D1_34 D1_35 D1_36 D1_37 D1_38
+  D1_39 D1_40 D1_41 D1_42 D1_43 D1_44 D1_45 D1_46 D1_47 D1_48 D1_49 D1_50
+  D1_51 D1_52 D1_53 D1_54 D1_55 D1_56 D1_57 D1_58 D1_59 D1_60 D1_61 D1_62
+  D1_63 BA2 BA2 EMAS_1 EMAW[0]_1 EMAW[1]_1 EMA[0]_1 EMA[1]_1 EMA[2]_1 GWEN_1
+  LOG1 LREN[0] LREN[1] NACT_CC_1 BA2 NBANKSEL0_1 NBANKSEL1_1 NBANKSEL2_1
+  NBANKSEL3_1 NBL[0]_0_1413 NBL[0]_1_1397 NBL[0]_2_1381 NBL[0]_3_1365
+  NBL[0]_4_1349 NBL[0]_5_1333 NBL[0]_6_1317 NBL[0]_7_1301 NBL[0]_8_1285
+  NBL[0]_9_1269 NBL[0]_10_1253 NBL[0]_11_1237 NBL[0]_12_1221 NBL[0]_13_1205
+  NBL[0]_14_1189 NBL[0]_15_1173 NBL[0]_16_1164 NBL[0]_17_1148 NBL[0]_18_1132
+  NBL[0]_19_1116 NBL[0]_20_1100 NBL[0]_21_1084 NBL[0]_22_1068 NBL[0]_23_1052
+  NBL[0]_24_1036 NBL[0]_25_1020 NBL[0]_26_1004 NBL[0]_27_988 NBL[0]_28_972
+  NBL[0]_29_956 NBL[0]_30_940 NBL[0]_31_924 NBL_TERM[0]_0 NBL_TERM[0]_1
+  NBL_TERM[0]_2 NBL_TERM[0]_3 NBL_TERM[0]_4 NBL_TERM[0]_5 NBL_TERM[0]_6
+  NBL_TERM[0]_7 NBL_TERM[0]_8 NBL_TERM[0]_9 NBL_TERM[0]_10 NBL_TERM[0]_11
+  NBL_TERM[0]_12 NBL_TERM[0]_13 NBL_TERM[0]_14 NBL_TERM[0]_15 NBL_TERM[0]_16
+  NBL_TERM[0]_17 NBL_TERM[0]_18 NBL_TERM[0]_19 NBL_TERM[0]_20 NBL_TERM[0]_21
+  NBL_TERM[0]_22 NBL_TERM[0]_23 NBL_TERM[0]_24 NBL_TERM[0]_25 NBL_TERM[0]_26
+  NBL_TERM[0]_27 NBL_TERM[0]_28 NBL_TERM[0]_29 NBL_TERM[0]_30 NBL_TERM[0]_31
+  NBL[1]_0_1415 NBL[1]_1_1399 NBL[1]_2_1383 NBL[1]_3_1367 NBL[1]_4_1351
+  NBL[1]_5_1335 NBL[1]_6_1319 NBL[1]_7_1303 NBL[1]_8_1287 NBL[1]_9_1271
+  NBL[1]_10_1255 NBL[1]_11_1239 NBL[1]_12_1223 NBL[1]_13_1207 NBL[1]_14_1191
+  NBL[1]_15_1175 NBL[1]_16_1162 NBL[1]_17_1146 NBL[1]_18_1130 NBL[1]_19_1114
+  NBL[1]_20_1098 NBL[1]_21_1082 NBL[1]_22_1066 NBL[1]_23_1050 NBL[1]_24_1034
+  NBL[1]_25_1018 NBL[1]_26_1002 NBL[1]_27_986 NBL[1]_28_970 NBL[1]_29_954
+  NBL[1]_30_938 NBL[1]_31_922 NBL_TERM[1]_0 NBL_TERM[1]_1 NBL_TERM[1]_2
+  NBL_TERM[1]_3 NBL_TERM[1]_4 NBL_TERM[1]_5 NBL_TERM[1]_6 NBL_TERM[1]_7
+  NBL_TERM[1]_8 NBL_TERM[1]_9 NBL_TERM[1]_10 NBL_TERM[1]_11 NBL_TERM[1]_12
+  NBL_TERM[1]_13 NBL_TERM[1]_14 NBL_TERM[1]_15 NBL_TERM[1]_16 NBL_TERM[1]_17
+  NBL_TERM[1]_18 NBL_TERM[1]_19 NBL_TERM[1]_20 NBL_TERM[1]_21 NBL_TERM[1]_22
+  NBL_TERM[1]_23 NBL_TERM[1]_24 NBL_TERM[1]_25 NBL_TERM[1]_26 NBL_TERM[1]_27
+  NBL_TERM[1]_28 NBL_TERM[1]_29 NBL_TERM[1]_30 NBL_TERM[1]_31 NBL[2]_0_1421
+  NBL[2]_1_1405 NBL[2]_2_1389 NBL[2]_3_1373 NBL[2]_4_1357 NBL[2]_5_1341
+  NBL[2]_6_1325 NBL[2]_7_1309 NBL[2]_8_1293 NBL[2]_9_1277 NBL[2]_10_1261
+  NBL[2]_11_1245 NBL[2]_12_1229 NBL[2]_13_1213 NBL[2]_14_1197 NBL[2]_15_1181
+  NBL[2]_16_1156 NBL[2]_17_1140 NBL[2]_18_1124 NBL[2]_19_1108 NBL[2]_20_1092
+  NBL[2]_21_1076 NBL[2]_22_1060 NBL[2]_23_1044 NBL[2]_24_1028 NBL[2]_25_1012
+  NBL[2]_26_996 NBL[2]_27_980 NBL[2]_28_964 NBL[2]_29_948 NBL[2]_30_932
+  NBL[2]_31_916 NBL_TERM[2]_0 NBL_TERM[2]_1 NBL_TERM[2]_2 NBL_TERM[2]_3
+  NBL_TERM[2]_4 NBL_TERM[2]_5 NBL_TERM[2]_6 NBL_TERM[2]_7 NBL_TERM[2]_8
+  NBL_TERM[2]_9 NBL_TERM[2]_10 NBL_TERM[2]_11 NBL_TERM[2]_12 NBL_TERM[2]_13
+  NBL_TERM[2]_14 NBL_TERM[2]_15 NBL_TERM[2]_16 NBL_TERM[2]_17 NBL_TERM[2]_18
+  NBL_TERM[2]_19 NBL_TERM[2]_20 NBL_TERM[2]_21 NBL_TERM[2]_22 NBL_TERM[2]_23
+  NBL_TERM[2]_24 NBL_TERM[2]_25 NBL_TERM[2]_26 NBL_TERM[2]_27 NBL_TERM[2]_28
+  NBL_TERM[2]_29 NBL_TERM[2]_30 NBL_TERM[2]_31 NBL[3]_0_1423 NBL[3]_1_1407
+  NBL[3]_2_1391 NBL[3]_3_1375 NBL[3]_4_1359 NBL[3]_5_1343 NBL[3]_6_1327
+  NBL[3]_7_1311 NBL[3]_8_1295 NBL[3]_9_1279 NBL[3]_10_1263 NBL[3]_11_1247
+  NBL[3]_12_1231 NBL[3]_13_1215 NBL[3]_14_1199 NBL[3]_15_1183 NBL[3]_16_1154
+  NBL[3]_17_1138 NBL[3]_18_1122 NBL[3]_19_1106 NBL[3]_20_1090 NBL[3]_21_1074
+  NBL[3]_22_1058 NBL[3]_23_1042 NBL[3]_24_1026 NBL[3]_25_1010 NBL[3]_26_994
+  NBL[3]_27_978 NBL[3]_28_962 NBL[3]_29_946 NBL[3]_30_930 NBL[3]_31_914
+  NBL_TERM[3]_0 NBL_TERM[3]_1 NBL_TERM[3]_2 NBL_TERM[3]_3 NBL_TERM[3]_4
+  NBL_TERM[3]_5 NBL_TERM[3]_6 NBL_TERM[3]_7 NBL_TERM[3]_8 NBL_TERM[3]_9
+  NBL_TERM[3]_10 NBL_TERM[3]_11 NBL_TERM[3]_12 NBL_TERM[3]_13 NBL_TERM[3]_14
+  NBL_TERM[3]_15 NBL_TERM[3]_16 NBL_TERM[3]_17 NBL_TERM[3]_18 NBL_TERM[3]_19
+  NBL_TERM[3]_20 NBL_TERM[3]_21 NBL_TERM[3]_22 NBL_TERM[3]_23 NBL_TERM[3]_24
+  NBL_TERM[3]_25 NBL_TERM[3]_26 NBL_TERM[3]_27 NBL_TERM[3]_28 NBL_TERM[3]_29
+  NBL_TERM[3]_30 NBL_TERM[3]_31 NIACTC NIRETNVT BA2 PRDYN Q0_32 Q0_33 Q0_34
+  Q0_35 Q0_36 Q0_37 Q0_38 Q0_39 Q0_40 Q0_41 Q0_42 Q0_43 Q0_44 Q0_45 Q0_46
+  Q0_47 Q0_48 Q0_49 Q0_50 Q0_51 Q0_52 Q0_53 Q0_54 Q0_55 Q0_56 Q0_57 Q0_58
+  Q0_59 Q0_60 Q0_61 Q0_62 Q0_63 Q1_32 Q1_33 Q1_34 Q1_35 Q1_36 Q1_37 Q1_38
+  Q1_39 Q1_40 Q1_41 Q1_42 Q1_43 Q1_44 Q1_45 Q1_46 Q1_47 Q1_48 Q1_49 Q1_50
+  Q1_51 Q1_52 Q1_53 Q1_54 Q1_55 Q1_56 Q1_57 Q1_58 Q1_59 Q1_60 Q1_61 Q1_62
+  Q1_63 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VPW VPW VPW VPW VPW RA0_1 RA1_1 RA2_1 RA3_1 RA4_1 RA5_1
+  RA6_1 RA7_1 BA2 RET1N_1 SE_BOT NSE SO0_BOT SO0 SO1_BOT SO1 STOV_1 VDDCE VPW
+  WAWL WAWLM0 WAWLM1 WEN1_32 WEN1_33 WEN1_34 WEN1_35 WEN1_36 WEN1_37 WEN1_38
+  WEN1_39 WEN1_40 WEN1_41 WEN1_42 WEN1_43 WEN1_44 WEN1_45 WEN1_46 WEN1_47
+  WEN1_48 WEN1_49 WEN1_50 WEN1_51 WEN1_52 WEN1_53 WEN1_54 WEN1_55 WEN1_56
+  WEN1_57 WEN1_58 WEN1_59 WEN1_60 WEN1_61 WEN1_62 WEN1_63
+  gf12lp_1rw_lg12_w32_bitSHARED_BANK_0_SLICE_0
XSHARED_TOP BA2 BA0_0 BA0_1 BL[0]_0 BL[0]_1 BL[0]_2 BL[0]_3 BL[0]_4 BL[0]_5
+  BL[0]_6 BL[0]_7 BL[0]_8 BL[0]_9 BL[0]_10 BL[0]_11 BL[0]_12 BL[0]_13
+  BL[0]_14 BL[0]_15 BL[0]_16 BL[0]_17 BL[0]_18 BL[0]_19 BL[0]_20 BL[0]_21
+  BL[0]_22 BL[0]_23 BL[0]_24 BL[0]_25 BL[0]_26 BL[0]_27 BL[0]_28 BL[0]_29
+  BL[0]_30 BL[0]_31 BL[0]_32 BL[0]_33 BL[0]_34 BL[0]_35 BL[0]_36 BL[0]_37
+  BL[0]_38 BL[0]_39 BL[0]_40 BL[0]_41 BL[0]_42 BL[0]_43 BL[0]_44 BL[0]_45
+  BL[0]_46 BL[0]_47 BL[0]_48 BL[0]_49 BL[0]_50 BL[0]_51 BL[0]_52 BL[0]_53
+  BL[0]_54 BL[0]_55 BL[0]_56 BL[0]_57 BL[0]_58 BL[0]_59 BL[0]_60 BL[0]_61
+  BL[0]_62 BL[0]_63 BL[1]_0 BL[1]_1 BL[1]_2 BL[1]_3 BL[1]_4 BL[1]_5 BL[1]_6
+  BL[1]_7 BL[1]_8 BL[1]_9 BL[1]_10 BL[1]_11 BL[1]_12 BL[1]_13 BL[1]_14
+  BL[1]_15 BL[1]_16 BL[1]_17 BL[1]_18 BL[1]_19 BL[1]_20 BL[1]_21 BL[1]_22
+  BL[1]_23 BL[1]_24 BL[1]_25 BL[1]_26 BL[1]_27 BL[1]_28 BL[1]_29 BL[1]_30
+  BL[1]_31 BL[1]_32 BL[1]_33 BL[1]_34 BL[1]_35 BL[1]_36 BL[1]_37 BL[1]_38
+  BL[1]_39 BL[1]_40 BL[1]_41 BL[1]_42 BL[1]_43 BL[1]_44 BL[1]_45 BL[1]_46
+  BL[1]_47 BL[1]_48 BL[1]_49 BL[1]_50 BL[1]_51 BL[1]_52 BL[1]_53 BL[1]_54
+  BL[1]_55 BL[1]_56 BL[1]_57 BL[1]_58 BL[1]_59 BL[1]_60 BL[1]_61 BL[1]_62
+  BL[1]_63 BL[2]_0 BL[2]_1 BL[2]_2 BL[2]_3 BL[2]_4 BL[2]_5 BL[2]_6 BL[2]_7
+  BL[2]_8 BL[2]_9 BL[2]_10 BL[2]_11 BL[2]_12 BL[2]_13 BL[2]_14 BL[2]_15
+  BL[2]_16 BL[2]_17 BL[2]_18 BL[2]_19 BL[2]_20 BL[2]_21 BL[2]_22 BL[2]_23
+  BL[2]_24 BL[2]_25 BL[2]_26 BL[2]_27 BL[2]_28 BL[2]_29 BL[2]_30 BL[2]_31
+  BL[2]_32 BL[2]_33 BL[2]_34 BL[2]_35 BL[2]_36 BL[2]_37 BL[2]_38 BL[2]_39
+  BL[2]_40 BL[2]_41 BL[2]_42 BL[2]_43 BL[2]_44 BL[2]_45 BL[2]_46 BL[2]_47
+  BL[2]_48 BL[2]_49 BL[2]_50 BL[2]_51 BL[2]_52 BL[2]_53 BL[2]_54 BL[2]_55
+  BL[2]_56 BL[2]_57 BL[2]_58 BL[2]_59 BL[2]_60 BL[2]_61 BL[2]_62 BL[2]_63
+  BL[3]_0 BL[3]_1 BL[3]_2 BL[3]_3 BL[3]_4 BL[3]_5 BL[3]_6 BL[3]_7 BL[3]_8
+  BL[3]_9 BL[3]_10 BL[3]_11 BL[3]_12 BL[3]_13 BL[3]_14 BL[3]_15 BL[3]_16
+  BL[3]_17 BL[3]_18 BL[3]_19 BL[3]_20 BL[3]_21 BL[3]_22 BL[3]_23 BL[3]_24
+  BL[3]_25 BL[3]_26 BL[3]_27 BL[3]_28 BL[3]_29 BL[3]_30 BL[3]_31 BL[3]_32
+  BL[3]_33 BL[3]_34 BL[3]_35 BL[3]_36 BL[3]_37 BL[3]_38 BL[3]_39 BL[3]_40
+  BL[3]_41 BL[3]_42 BL[3]_43 BL[3]_44 BL[3]_45 BL[3]_46 BL[3]_47 BL[3]_48
+  BL[3]_49 BL[3]_50 BL[3]_51 BL[3]_52 BL[3]_53 BL[3]_54 BL[3]_55 BL[3]_56
+  BL[3]_57 BL[3]_58 BL[3]_59 BL[3]_60 BL[3]_61 BL[3]_62 BL[3]_63 CA0_0 CA0_1
+  CA1_0 CA1_1 CA2_0 CA2_1 CA3_0 CA3_1 CEN_0 CEN_1 CLK_0 CLK_1 CLMPOK_TBNK_L
+  CLMPOK_TBNK_R VDDPE D1_0 D1_1 D1_2 D1_3 D1_4 D1_5 D1_6 D1_7 D1_8 D1_9 D1_10
+  D1_11 D1_12 D1_13 D1_14 D1_15 D1_16 D1_17 D1_18 D1_19 D1_20 D1_21 D1_22
+  D1_23 D1_24 D1_25 D1_26 D1_27 D1_28 D1_29 D1_30 D1_31 D1_32 D1_33 D1_34
+  D1_35 D1_36 D1_37 D1_38 D1_39 D1_40 D1_41 D1_42 D1_43 D1_44 D1_45 D1_46
+  D1_47 D1_48 D1_49 D1_50 D1_51 D1_52 D1_53 D1_54 D1_55 D1_56 D1_57 D1_58
+  D1_59 D1_60 D1_61 D1_62 D1_63 BA2 BA2 EMAS_0 EMAS_1 EMAW[0]_0 EMAW[0]_1
+  EMAW[1]_0 EMAW[1]_1 EMA[0]_0 EMA[0]_1 EMA[1]_0 EMA[1]_1 EMA[2]_0 EMA[2]_1
+  GWEN_0 GWEN_1 LOG1 LREN[0] LREN[1] NACT_CC_0 NACT_CC_1 NBANKSEL0_0
+  NBANKSEL0_1 NBANKSEL1_0 NBANKSEL1_1 NBANKSEL2_0 NBANKSEL2_1 NBANKSEL3_0
+  NBANKSEL3_1 NBL[0]_0 NBL[0]_1 NBL[0]_2 NBL[0]_3 NBL[0]_4 NBL[0]_5 NBL[0]_6
+  NBL[0]_7 NBL[0]_8 NBL[0]_9 NBL[0]_10 NBL[0]_11 NBL[0]_12 NBL[0]_13
+  NBL[0]_14 NBL[0]_15 NBL[0]_16 NBL[0]_17 NBL[0]_18 NBL[0]_19 NBL[0]_20
+  NBL[0]_21 NBL[0]_22 NBL[0]_23 NBL[0]_24 NBL[0]_25 NBL[0]_26 NBL[0]_27
+  NBL[0]_28 NBL[0]_29 NBL[0]_30 NBL[0]_31 NBL[0]_32 NBL[0]_33 NBL[0]_34
+  NBL[0]_35 NBL[0]_36 NBL[0]_37 NBL[0]_38 NBL[0]_39 NBL[0]_40 NBL[0]_41
+  NBL[0]_42 NBL[0]_43 NBL[0]_44 NBL[0]_45 NBL[0]_46 NBL[0]_47 NBL[0]_48
+  NBL[0]_49 NBL[0]_50 NBL[0]_51 NBL[0]_52 NBL[0]_53 NBL[0]_54 NBL[0]_55
+  NBL[0]_56 NBL[0]_57 NBL[0]_58 NBL[0]_59 NBL[0]_60 NBL[0]_61 NBL[0]_62
+  NBL[0]_63 NBL[1]_0 NBL[1]_1 NBL[1]_2 NBL[1]_3 NBL[1]_4 NBL[1]_5 NBL[1]_6
+  NBL[1]_7 NBL[1]_8 NBL[1]_9 NBL[1]_10 NBL[1]_11 NBL[1]_12 NBL[1]_13
+  NBL[1]_14 NBL[1]_15 NBL[1]_16 NBL[1]_17 NBL[1]_18 NBL[1]_19 NBL[1]_20
+  NBL[1]_21 NBL[1]_22 NBL[1]_23 NBL[1]_24 NBL[1]_25 NBL[1]_26 NBL[1]_27
+  NBL[1]_28 NBL[1]_29 NBL[1]_30 NBL[1]_31 NBL[1]_32 NBL[1]_33 NBL[1]_34
+  NBL[1]_35 NBL[1]_36 NBL[1]_37 NBL[1]_38 NBL[1]_39 NBL[1]_40 NBL[1]_41
+  NBL[1]_42 NBL[1]_43 NBL[1]_44 NBL[1]_45 NBL[1]_46 NBL[1]_47 NBL[1]_48
+  NBL[1]_49 NBL[1]_50 NBL[1]_51 NBL[1]_52 NBL[1]_53 NBL[1]_54 NBL[1]_55
+  NBL[1]_56 NBL[1]_57 NBL[1]_58 NBL[1]_59 NBL[1]_60 NBL[1]_61 NBL[1]_62
+  NBL[1]_63 NBL[2]_0 NBL[2]_1 NBL[2]_2 NBL[2]_3 NBL[2]_4 NBL[2]_5 NBL[2]_6
+  NBL[2]_7 NBL[2]_8 NBL[2]_9 NBL[2]_10 NBL[2]_11 NBL[2]_12 NBL[2]_13
+  NBL[2]_14 NBL[2]_15 NBL[2]_16 NBL[2]_17 NBL[2]_18 NBL[2]_19 NBL[2]_20
+  NBL[2]_21 NBL[2]_22 NBL[2]_23 NBL[2]_24 NBL[2]_25 NBL[2]_26 NBL[2]_27
+  NBL[2]_28 NBL[2]_29 NBL[2]_30 NBL[2]_31 NBL[2]_32 NBL[2]_33 NBL[2]_34
+  NBL[2]_35 NBL[2]_36 NBL[2]_37 NBL[2]_38 NBL[2]_39 NBL[2]_40 NBL[2]_41
+  NBL[2]_42 NBL[2]_43 NBL[2]_44 NBL[2]_45 NBL[2]_46 NBL[2]_47 NBL[2]_48
+  NBL[2]_49 NBL[2]_50 NBL[2]_51 NBL[2]_52 NBL[2]_53 NBL[2]_54 NBL[2]_55
+  NBL[2]_56 NBL[2]_57 NBL[2]_58 NBL[2]_59 NBL[2]_60 NBL[2]_61 NBL[2]_62
+  NBL[2]_63 NBL[3]_0 NBL[3]_1 NBL[3]_2 NBL[3]_3 NBL[3]_4 NBL[3]_5 NBL[3]_6
+  NBL[3]_7 NBL[3]_8 NBL[3]_9 NBL[3]_10 NBL[3]_11 NBL[3]_12 NBL[3]_13
+  NBL[3]_14 NBL[3]_15 NBL[3]_16 NBL[3]_17 NBL[3]_18 NBL[3]_19 NBL[3]_20
+  NBL[3]_21 NBL[3]_22 NBL[3]_23 NBL[3]_24 NBL[3]_25 NBL[3]_26 NBL[3]_27
+  NBL[3]_28 NBL[3]_29 NBL[3]_30 NBL[3]_31 NBL[3]_32 NBL[3]_33 NBL[3]_34
+  NBL[3]_35 NBL[3]_36 NBL[3]_37 NBL[3]_38 NBL[3]_39 NBL[3]_40 NBL[3]_41
+  NBL[3]_42 NBL[3]_43 NBL[3]_44 NBL[3]_45 NBL[3]_46 NBL[3]_47 NBL[3]_48
+  NBL[3]_49 NBL[3]_50 NBL[3]_51 NBL[3]_52 NBL[3]_53 NBL[3]_54 NBL[3]_55
+  NBL[3]_56 NBL[3]_57 NBL[3]_58 NBL[3]_59 NBL[3]_60 NBL[3]_61 NBL[3]_62
+  NBL[3]_63 NIACTC NIRETNVT BA2 POK_0 PRDYN Q0_0 Q0_1 Q0_2 Q0_3 Q0_4 Q0_5
+  Q0_6 Q0_7 Q0_8 Q0_9 Q0_10 Q0_11 Q0_12 Q0_13 Q0_14 Q0_15 Q0_16 Q0_17 Q0_18
+  Q0_19 Q0_20 Q0_21 Q0_22 Q0_23 Q0_24 Q0_25 Q0_26 Q0_27 Q0_28 Q0_29 Q0_30
+  Q0_31 Q0_32 Q0_33 Q0_34 Q0_35 Q0_36 Q0_37 Q0_38 Q0_39 Q0_40 Q0_41 Q0_42
+  Q0_43 Q0_44 Q0_45 Q0_46 Q0_47 Q0_48 Q0_49 Q0_50 Q0_51 Q0_52 Q0_53 Q0_54
+  Q0_55 Q0_56 Q0_57 Q0_58 Q0_59 Q0_60 Q0_61 Q0_62 Q0_63 Q1_0 Q1_1 Q1_2 Q1_3
+  Q1_4 Q1_5 Q1_6 Q1_7 Q1_8 Q1_9 Q1_10 Q1_11 Q1_12 Q1_13 Q1_14 Q1_15 Q1_16
+  Q1_17 Q1_18 Q1_19 Q1_20 Q1_21 Q1_22 Q1_23 Q1_24 Q1_25 Q1_26 Q1_27 Q1_28
+  Q1_29 Q1_30 Q1_31 Q1_32 Q1_33 Q1_34 Q1_35 Q1_36 Q1_37 Q1_38 Q1_39 Q1_40
+  Q1_41 Q1_42 Q1_43 Q1_44 Q1_45 Q1_46 Q1_47 Q1_48 Q1_49 Q1_50 Q1_51 Q1_52
+  Q1_53 Q1_54 Q1_55 Q1_56 Q1_57 Q1_58 Q1_59 Q1_60 Q1_61 Q1_62 Q1_63 Q2_0 Q2_1
+  Q2_2 Q2_3 Q2_4 Q2_5 Q2_6 Q2_7 Q2_8 Q2_9 Q2_10 Q2_11 Q2_12 Q2_13 Q2_14 Q2_15
+  Q2_16 Q2_17 Q2_18 Q2_19 Q2_20 Q2_21 Q2_22 Q2_23 Q2_24 Q2_25 Q2_26 Q2_27
+  Q2_28 Q2_29 Q2_30 Q2_31 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  Q3_0 Q3_1 Q3_2 Q3_3 Q3_4 Q3_5 Q3_6 Q3_7 Q3_8 Q3_9 Q3_10 Q3_11 Q3_12 Q3_13
+  Q3_14 Q3_15 Q3_16 Q3_17 Q3_18 Q3_19 Q3_20 Q3_21 Q3_22 Q3_23 Q3_24 Q3_25
+  Q3_26 Q3_27 Q3_28 Q3_29 Q3_30 Q3_31 VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW VPW
+  VPW VPW VPW RA0_0 RA0_1 RA1_0 RA1_1 RA2_0 RA2_1 RA3_0 RA3_1 RA4_0 RA4_1
+  RA5_0 RA5_1 RA6_0 RA6_1 RA7_0 RA7_1 BA2 RET1N_0 RET1N_1 SE_0 SE_1 SO0_0
+  SO0_1 SO1_0 SO1_1 STOV_0 STOV_1 VDDCE VPW WAWL WAWLM0 WAWLM1 WEN1_0 WEN1_1
+  WEN1_2 WEN1_3 WEN1_4 WEN1_5 WEN1_6 WEN1_7 WEN1_8 WEN1_9 WEN1_10 WEN1_11
+  WEN1_12 WEN1_13 WEN1_14 WEN1_15 WEN1_16 WEN1_17 WEN1_18 WEN1_19 WEN1_20
+  WEN1_21 WEN1_22 WEN1_23 WEN1_24 WEN1_25 WEN1_26 WEN1_27 WEN1_28 WEN1_29
+  WEN1_30 WEN1_31 WEN1_32 WEN1_33 WEN1_34 WEN1_35 WEN1_36 WEN1_37 WEN1_38
+  WEN1_39 WEN1_40 WEN1_41 WEN1_42 WEN1_43 WEN1_44 WEN1_45 WEN1_46 WEN1_47
+  WEN1_48 WEN1_49 WEN1_50 WEN1_51 WEN1_52 WEN1_53 WEN1_54 WEN1_55 WEN1_56
+  WEN1_57 WEN1_58 WEN1_59 WEN1_60 WEN1_61 WEN1_62 WEN1_63
+  gf12lp_1rw_lg12_w32_bitSHARED_BANK_1_SLICE_0
.ENDS gf12lp_1rw_lg12_w32_bitTOP_MULTI_40
****
.SUBCKT gf12lp_1rw_lg12_w32_bitTILE_TOP BA0 BA1 BA2 BAY0 BAY1 BAY2 BMEY0 BMEY1
+  CA0 CA1 CAY0 CAY1 CAY2 CAY3 CEN CENY CLK D_0 D_1 D_2 D_3 D_4 D_5 D_6 D_7
+  D_8 D_9 D_10 D_11 D_12 D_13 D_14 D_15 D_16 D_17 D_18 D_19 D_20 D_21 D_22
+  D_23 D_24 D_25 D_26 D_27 D_28 D_29 D_30 D_31 EMA0 EMA1 EMA2 EMAS EMAW0
+  EMAW1 GWEN GWENY PRDYN PSO0 PSO1 Q_0 Q_1 Q_2 Q_3 Q_4 Q_5 Q_6 Q_7 Q_8 Q_9
+  Q_10 Q_11 Q_12 Q_13 Q_14 Q_15 Q_16 Q_17 Q_18 Q_19 Q_20 Q_21 Q_22 Q_23 Q_24
+  Q_25 Q_26 Q_27 Q_28 Q_29 Q_30 Q_31 RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 RAY0
+  RAY1 RAY2 RAY3 RAY4 RAY5 RAY6 RAY7 RET1N SO0 SO1 STOV VDDCE VDDPE VPW
+  WAWLM0 WAWLM1 WENY_0 WENY_1 WENY_2 WENY_3 WENY_4 WENY_5 WENY_6 WENY_7
+  WENY_8 WENY_9 WENY_10 WENY_11 WENY_12 WENY_13 WENY_14 WENY_15 WENY_16
+  WENY_17 WENY_18 WENY_19 WENY_20 WENY_21 WENY_22 WENY_23 WENY_24 WENY_25
+  WENY_26 WENY_27 WENY_28 WENY_29 WENY_30 WENY_31 WEN_0 WEN_1 WEN_2 WEN_3
+  WEN_4 WEN_5 WEN_6 WEN_7 WEN_8 WEN_9 WEN_10 WEN_11 WEN_12 WEN_13 WEN_14
+  WEN_15 WEN_16 WEN_17 WEN_18 WEN_19 WEN_20 WEN_21 WEN_22 WEN_23 WEN_24
+  WEN_25 WEN_26 WEN_27 WEN_28 WEN_29 WEN_30 WEN_31
** gf12lp_1rw_lg12_w32_bitTILE_TOP: 826435 flat devices **
XTOP_0 BA0 BA1 BA2 BAY0 BAY1 BAY2 BMEY0 BMEY1 CA0 CA1 CAY0 CAY1 CAY2 CAY3 CEN
+  CENY CLK D_0 D_1 D_2 D_3 D_4 D_5 D_6 D_7 D_8 D_9 D_10 D_11 D_12 D_13 D_14
+  D_15 D_16 D_17 D_18 D_19 D_20 D_21 D_22 D_23 D_24 D_25 D_26 D_27 D_28 D_29
+  D_30 D_31 EMA0 EMA1 EMA2 EMAS EMAW0 EMAW1 GWEN GWENY PRDYN PSO0 PSO1 Q_0
+  Q_1 Q_2 Q_3 Q_4 Q_5 Q_6 Q_7 Q_8 Q_9 Q_10 Q_11 Q_12 Q_13 Q_14 Q_15 Q_16 Q_17
+  Q_18 Q_19 Q_20 Q_21 Q_22 Q_23 Q_24 Q_25 Q_26 Q_27 Q_28 Q_29 Q_30 Q_31 RA0
+  RA1 RA2 RA3 RA4 RA5 RA6 RA7 RAY0 RAY1 RAY2 RAY3 RAY4 RAY5 RAY6 RAY7 RET1N
+  SO0 SO1 STOV VDDCE VDDPE VPW WAWLM0 WAWLM1 WENY_0 WENY_1 WENY_2 WENY_3
+  WENY_4 WENY_5 WENY_6 WENY_7 WENY_8 WENY_9 WENY_10 WENY_11 WENY_12 WENY_13
+  WENY_14 WENY_15 WENY_16 WENY_17 WENY_18 WENY_19 WENY_20 WENY_21 WENY_22
+  WENY_23 WENY_24 WENY_25 WENY_26 WENY_27 WENY_28 WENY_29 WENY_30 WENY_31
+  WEN_0 WEN_1 WEN_2 WEN_3 WEN_4 WEN_5 WEN_6 WEN_7 WEN_8 WEN_9 WEN_10 WEN_11
+  WEN_12 WEN_13 WEN_14 WEN_15 WEN_16 WEN_17 WEN_18 WEN_19 WEN_20 WEN_21
+  WEN_22 WEN_23 WEN_24 WEN_25 WEN_26 WEN_27 WEN_28 WEN_29 WEN_30 WEN_31
+  gf12lp_1rw_lg12_w32_bitTOP_MULTI_40
.ENDS gf12lp_1rw_lg12_w32_bitTILE_TOP
****
.SUBCKT gf12lp_1rw_lg12_w32_bit VDDCE VDDPE VSSE Q[31] Q[30] Q[29] Q[28] Q[27]
+  Q[26] Q[25] Q[24] Q[23] Q[22] Q[21] Q[20] Q[19] Q[18] Q[17] Q[16] Q[15]
+  Q[14] Q[13] Q[12] Q[11] Q[10] Q[9] Q[8] Q[7] Q[6] Q[5] Q[4] Q[3] Q[2] Q[1]
+  Q[0] CLK CEN GWEN A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1]
+  A[0] D[31] D[30] D[29] D[28] D[27] D[26] D[25] D[24] D[23] D[22] D[21]
+  D[20] D[19] D[18] D[17] D[16] D[15] D[14] D[13] D[12] D[11] D[10] D[9] D[8]
+  D[7] D[6] D[5] D[4] D[3] D[2] D[1] D[0] WEN[31] WEN[30] WEN[29] WEN[28]
+  WEN[27] WEN[26] WEN[25] WEN[24] WEN[23] WEN[22] WEN[21] WEN[20] WEN[19]
+  WEN[18] WEN[17] WEN[16] WEN[15] WEN[14] WEN[13] WEN[12] WEN[11] WEN[10]
+  WEN[9] WEN[8] WEN[7] WEN[6] WEN[5] WEN[4] WEN[3] WEN[2] WEN[1] WEN[0] STOV
+  EMA[2] EMA[1] EMA[0] EMAW[1] EMAW[0] EMAS RET1N
** gf12lp_1rw_lg12_w32_bit: 826435 flat devices **
XI0 A[3] A[4] BA2 BAY0 BAY1 BAY2 BMEY0 BMEY1 A[0] A[1] CAY0 CAY1 CAY2 CAY3 CEN
+  CENY CLK D[0] D[1] D[2] D[3] D[4] D[5] D[6] D[7] D[8] D[9] D[10] D[11]
+  D[12] D[13] D[14] D[15] D[16] D[17] D[18] D[19] D[20] D[21] D[22] D[23]
+  D[24] D[25] D[26] D[27] D[28] D[29] D[30] D[31] EMA[0] EMA[1] EMA[2] EMAS
+  EMAW[0] EMAW[1] GWEN GWENY PRDYN PSO0 PSO1 Q[0] Q[1] Q[2] Q[3] Q[4] Q[5]
+  Q[6] Q[7] Q[8] Q[9] Q[10] Q[11] Q[12] Q[13] Q[14] Q[15] Q[16] Q[17] Q[18]
+  Q[19] Q[20] Q[21] Q[22] Q[23] Q[24] Q[25] Q[26] Q[27] Q[28] Q[29] Q[30]
+  Q[31] A[2] A[5] A[6] A[7] A[8] A[9] A[10] A[11] RAY0 RAY1 RAY2 RAY3 RAY4
+  RAY5 RAY6 RAY7 RET1N SO0 SO1 STOV VDDCE VDDPE VSSE WAWLM0 WAWLM1 WENY_0
+  WENY_1 WENY_2 WENY_3 WENY_4 WENY_5 WENY_6 WENY_7 WENY_8 WENY_9 WENY_10
+  WENY_11 WENY_12 WENY_13 WENY_14 WENY_15 WENY_16 WENY_17 WENY_18 WENY_19
+  WENY_20 WENY_21 WENY_22 WENY_23 WENY_24 WENY_25 WENY_26 WENY_27 WENY_28
+  WENY_29 WENY_30 WENY_31 WEN[0] WEN[1] WEN[2] WEN[3] WEN[4] WEN[5] WEN[6]
+  WEN[7] WEN[8] WEN[9] WEN[10] WEN[11] WEN[12] WEN[13] WEN[14] WEN[15]
+  WEN[16] WEN[17] WEN[18] WEN[19] WEN[20] WEN[21] WEN[22] WEN[23] WEN[24]
+  WEN[25] WEN[26] WEN[27] WEN[28] WEN[29] WEN[30] WEN[31]
+  gf12lp_1rw_lg12_w32_bitTILE_TOP
.ENDS gf12lp_1rw_lg12_w32_bit
