{
  "Top": "FCL1",
  "RtlTop": "FCL1",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z045",
    "Package": "ffg900",
    "Speed": "-2"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "31356",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "FCL1",
    "Version": "1.0",
    "DisplayName": "Fcl1",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/Compute.cpp"],
    "Vhdl": [
      "impl\/vhdl\/FCL1_control_s_axi.vhd",
      "impl\/vhdl\/FCL1_mux_646_8_1_1.vhd",
      "impl\/vhdl\/FCMac.vhd",
      "impl\/vhdl\/FCMac_macRegistercud.vhd",
      "impl\/vhdl\/FCMac_weights27_mbkb.vhd",
      "impl\/vhdl\/fifo_w8_d2_A.vhd",
      "impl\/vhdl\/ResizeStream.vhd",
      "impl\/vhdl\/ResizeStream_1.vhd",
      "impl\/vhdl\/start_for_FCMac_U0.vhd",
      "impl\/vhdl\/start_for_ResizeSdEe.vhd",
      "impl\/vhdl\/FCL1.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/FCL1_control_s_axi.v",
      "impl\/verilog\/FCL1_mux_646_8_1_1.v",
      "impl\/verilog\/FCMac.v",
      "impl\/verilog\/FCMac_macRegistercud.v",
      "impl\/verilog\/FCMac_weights27_mbkb.v",
      "impl\/verilog\/FCMac_weights27_mbkb_rom.dat",
      "impl\/verilog\/fifo_w8_d2_A.v",
      "impl\/verilog\/ResizeStream.v",
      "impl\/verilog\/ResizeStream_1.v",
      "impl\/verilog\/start_for_FCMac_U0.v",
      "impl\/verilog\/start_for_ResizeSdEe.v",
      "impl\/verilog\/FCL1.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/FCL1_v1_0\/data\/FCL1.mdd",
      "impl\/misc\/drivers\/FCL1_v1_0\/data\/FCL1.tcl",
      "impl\/misc\/drivers\/FCL1_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/FCL1_v1_0\/src\/xfcl1.c",
      "impl\/misc\/drivers\/FCL1_v1_0\/src\/xfcl1.h",
      "impl\/misc\/drivers\/FCL1_v1_0\/src\/xfcl1_hw.h",
      "impl\/misc\/drivers\/FCL1_v1_0\/src\/xfcl1_linux.c",
      "impl\/misc\/drivers\/FCL1_v1_0\/src\/xfcl1_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_control input1_V_V s4_out_V_V",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "input1_V_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "input1_V_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "64"}
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "s4_out_V_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "s4_out_V_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "64"}
    },
    "s_axi_control": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_control",
      "param_prefix": "C_S_AXI_CONTROL",
      "addr_bits": "4",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "4",
        "AWADDR": "4",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "input1_V_V_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "input1_V_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "input1_V_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "s4_out_V_V_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "s4_out_V_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "s4_out_V_V_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "s_axi_control",
      "dir": "in",
      "offset": "0"
    },
    "input1_V_V": {
      "interfaceRef": "input1_V_V",
      "dir": "in"
    },
    "s4_out_V_V": {
      "interfaceRef": "s4_out_V_V",
      "dir": "out",
      "firstOutLatency": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "FCL1",
      "Instances": [
        {
          "ModuleName": "FCMac",
          "InstanceName": "FCMac_U0"
        },
        {
          "ModuleName": "ResizeStream",
          "InstanceName": "ResizeStream_U0"
        },
        {
          "ModuleName": "ResizeStream_1",
          "InstanceName": "ResizeStream_1_U0"
        }
      ]
    },
    "Metrics": {
      "ResizeStream_1": {
        "Latency": {
          "LatencyBest": "513",
          "LatencyAvg": "513",
          "LatencyWorst": "513",
          "PipelineII": "513",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.401"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "256",
            "Latency": "512",
            "PipelineII": "",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "155",
          "LUT": "135",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "FCMac": {
        "Latency": {
          "LatencyBest": "31355",
          "LatencyAvg": "31355",
          "LatencyWorst": "31355",
          "PipelineII": "31355",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.369"
        },
        "Loops": [
          {
            "Name": "loop_init_ne",
            "TripCount": "40",
            "Latency": "40",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "loop_dim",
            "TripCount": "256",
            "Latency": "31232",
            "PipelineII": "",
            "PipelineDepth": "122",
            "Loops": [{
                "Name": "loop_ne",
                "TripCount": "40",
                "Latency": "120",
                "PipelineII": "",
                "PipelineDepth": "3"
              }]
          },
          {
            "Name": "loop_output_ne",
            "TripCount": "40",
            "Latency": "80",
            "PipelineII": "",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "6",
          "DSP48E": "0",
          "FF": "111",
          "LUT": "640"
        }
      },
      "ResizeStream": {
        "Latency": {
          "LatencyBest": "81",
          "LatencyAvg": "81",
          "LatencyWorst": "81",
          "PipelineII": "81",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.401"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "40",
            "Latency": "80",
            "PipelineII": "",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "148",
          "LUT": "125",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "FCL1": {
        "Latency": {
          "LatencyBest": "31356",
          "LatencyAvg": "31356",
          "LatencyWorst": "31356",
          "PipelineII": "31356",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.369"
        },
        "Area": {
          "BRAM_18K": "6",
          "DSP48E": "0",
          "FF": "460",
          "LUT": "982"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2023-05-15 18:27:42 CST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.2"
  }
}
