INFO: [HLS 200-10] Running 'X:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'arshm' on host 'arshminghm-lapt' (Windows NT_amd64 version 6.2) on Mon Jul 21 16:31:04 +0330 2025
INFO: [HLS 200-10] In directory 'X:/xilinx/hls'
Sourcing Tcl script 'X:/xilinx/hls/FinalProjectVhdl_ArminMashhadiEbrahim/solution1/csynth.tcl'
INFO: [HLS 200-10] Opening project 'X:/xilinx/hls/FinalProjectVhdl_ArminMashhadiEbrahim'.
INFO: [HLS 200-10] Adding design file 'SaveToRamAndOutput.c' to the project
INFO: [HLS 200-10] Adding design file 'comparator.c' to the project
INFO: [HLS 200-10] Adding design file 'generator_2x2.c' to the project
INFO: [HLS 200-10] Adding design file 'window_processor.c' to the project
INFO: [HLS 200-10] Adding test bench file 'generator_2x2_tb.c' to the project
INFO: [HLS 200-10] Opening solution 'X:/xilinx/hls/FinalProjectVhdl_ArminMashhadiEbrahim/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z015-clg485-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'window_processor.c' ... 
INFO: [HLS 200-10] Analyzing design file 'generator_2x2.c' ... 
INFO: [HLS 200-10] Analyzing design file 'comparator.c' ... 
INFO: [HLS 200-10] Analyzing design file 'SaveToRamAndOutput.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 185.523 ; gain = 95.289
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 185.523 ; gain = 95.289
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 186.648 ; gain = 96.414
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'array_generator21' into 'window_processor' (window_processor.c:22) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 207.812 ; gain = 117.578
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'window_processor' (window_processor.c:11).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (window_processor.c:28) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'array_generator' (generator_2x2.c:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'genin' (generator_2x2.c:20) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (window_processor.c:27) in function 'window_processor' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (window_processor.c:28) in function 'window_processor' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'genout' (generator_2x2.c:19) in function 'array_generator' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'genin' (generator_2x2.c:20) in function 'array_generator' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'window.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'window.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'window' (window_processor.c:21) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'window.0' (window_processor.c:21) automatically.
INFO: [XFORM 203-102] Partitioning array 'window.1' (window_processor.c:21) automatically.
INFO: [XFORM 203-602] Inlining function 'array_generator' into 'window_processor' (window_processor.c:22) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function 'window_processor' into 'comparator' (comparator.c:31) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'comparator' (comparator.c:47) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (comparator.c:9:37) to (comparator.c:13:5) in function 'edge_map_single_value'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'comparator'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 250.355 ; gain = 160.121
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (SaveToRamAndOutput.c:28:19) in function 'SaveToRamAndOutput'.
WARNING: [XFORM 203-631] Renaming function 'comparator' to 'comparator.1' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 250.355 ; gain = 160.121
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SaveToRamAndOutput' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SaveToRamAndOutput' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'SaveToRamAndOutput' consists of the following:
	'mul' operation of DSP[27] ('mul_ln47', SaveToRamAndOutput.c:47) [22]  (3.36 ns)
	'add' operation of DSP[27] ('add_ln47', SaveToRamAndOutput.c:47) [27]  (3.02 ns)
	'getelementptr' operation ('output_image_addr', SaveToRamAndOutput.c:47) [29]  (0 ns)
	'store' operation ('output_image_addr_write_ln47', SaveToRamAndOutput.c:47) of constant 0 on array 'output_image' [30]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.945 seconds; current allocated memory: 183.632 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 183.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SaveToRamAndOutput' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SaveToRamAndOutput/input_image' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SaveToRamAndOutput/output_image' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SaveToRamAndOutput' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'SaveToRamAndOutput_mac_muladd_9ns_10ns_9ns_18_1_1' to 'SaveToRamAndOutpubkb' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'SaveToRamAndOutput/input_image_dout' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SaveToRamAndOutput/input_image_empty_n' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SaveToRamAndOutput/input_image_read' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'SaveToRamAndOutput/input_image_read' to 0.
INFO: [RTGEN 206-100] Generating core module 'SaveToRamAndOutpubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SaveToRamAndOutput'.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 184.069 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 250.355 ; gain = 160.121
INFO: [VHDL 208-304] Generating VHDL RTL for SaveToRamAndOutput.
INFO: [VLOG 209-307] Generating Verilog RTL for SaveToRamAndOutput.
INFO: [HLS 200-112] Total elapsed time: 23.108 seconds; peak allocated memory: 184.069 MB.
