<profile>

<section name = "Vivado HLS Report for 'mult_window'" level="0">
<item name = "Date">Thu Dec 31 16:12:33 2020
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">vhlsv4_256</item>
<item name = "Solution">soln256</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.256 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">270, 270, 2.700 us, 2.700 us, 270, 270, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">128, 128, 1, -, -, 128, no</column>
<column name="- Loop 2">128, 128, 2, 1, 1, 128, yes</column>
<column name="- Loop 3">128, 128, 2, 1, 1, 128, yes</column>
<column name="- Loop 4">128, 128, 2, 1, 1, 128, yes</column>
<column name="- Loop 5">138, 138, 12, 1, 1, 128, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 198, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 32, 1964, 4128, -</column>
<column name="Memory">5, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 290, -</column>
<column name="Register">0, -, 908, 96, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 14, 2, 8, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="FFT_fadd_32ns_32ndEe_U11">FFT_fadd_32ns_32ndEe, 0, 2, 205, 390, 0</column>
<column name="FFT_fadd_32ns_32ndEe_U13">FFT_fadd_32ns_32ndEe, 0, 2, 205, 390, 0</column>
<column name="FFT_fmul_32ns_32neOg_U14">FFT_fmul_32ns_32neOg, 0, 3, 143, 321, 0</column>
<column name="FFT_fmul_32ns_32neOg_U15">FFT_fmul_32ns_32neOg, 0, 3, 143, 321, 0</column>
<column name="FFT_fmul_32ns_32neOg_U16">FFT_fmul_32ns_32neOg, 0, 3, 143, 321, 0</column>
<column name="FFT_fmul_32ns_32neOg_U17">FFT_fmul_32ns_32neOg, 0, 3, 143, 321, 0</column>
<column name="FFT_fmul_32ns_32neOg_U18">FFT_fmul_32ns_32neOg, 0, 3, 143, 321, 0</column>
<column name="FFT_fmul_32ns_32neOg_U19">FFT_fmul_32ns_32neOg, 0, 3, 143, 321, 0</column>
<column name="FFT_fmul_32ns_32neOg_U20">FFT_fmul_32ns_32neOg, 0, 3, 143, 321, 0</column>
<column name="FFT_fmul_32ns_32neOg_U21">FFT_fmul_32ns_32neOg, 0, 3, 143, 321, 0</column>
<column name="FFT_fsub_32ns_32ncud_U10">FFT_fsub_32ns_32ncud, 0, 2, 205, 390, 0</column>
<column name="FFT_fsub_32ns_32ncud_U12">FFT_fsub_32ns_32ncud, 0, 2, 205, 390, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="Blackman256_U">mult_window_Blackbkb, 1, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="Hamm256_U">mult_window_Hamm256, 1, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="Hann256_U">mult_window_Hann256, 1, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="window_U">mult_window_window, 2, 0, 0, 0, 256, 32, 1, 8192</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln39_fu_553_p2">+, 0, 0, 15, 2, 9</column>
<column name="add_ln47_fu_521_p2">+, 0, 0, 15, 2, 9</column>
<column name="add_ln55_fu_489_p2">+, 0, 0, 15, 2, 9</column>
<column name="add_ln62_fu_585_p2">+, 0, 0, 15, 2, 9</column>
<column name="add_ln68_fu_621_p2">+, 0, 0, 15, 2, 9</column>
<column name="icmp_ln39_fu_527_p2">icmp, 0, 0, 13, 9, 10</column>
<column name="icmp_ln47_fu_495_p2">icmp, 0, 0, 13, 9, 10</column>
<column name="icmp_ln55_fu_463_p2">icmp, 0, 0, 13, 9, 10</column>
<column name="icmp_ln62_fu_559_p2">icmp, 0, 0, 13, 9, 10</column>
<column name="icmp_ln68_fu_591_p2">icmp, 0, 0, 13, 9, 10</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln39_fu_542_p2">or, 0, 0, 8, 8, 1</column>
<column name="or_ln47_fu_510_p2">or, 0, 0, 8, 8, 1</column>
<column name="or_ln55_fu_478_p2">or, 0, 0, 8, 8, 1</column>
<column name="or_ln62_fu_574_p2">or, 0, 0, 8, 8, 1</column>
<column name="or_ln68_fu_608_p2">or, 0, 0, 8, 8, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp3">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp2_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp3_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">44, 9, 1, 9</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="ap_enable_reg_pp1_iter1">15, 3, 1, 3</column>
<column name="ap_enable_reg_pp2_iter1">15, 3, 1, 3</column>
<column name="ap_enable_reg_pp3_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp3_iter11">9, 2, 1, 2</column>
<column name="i1_0_0_i_reg_367">9, 2, 9, 18</column>
<column name="i2_0_0_i_reg_356">9, 2, 9, 18</column>
<column name="i3_0_0_i_reg_389">9, 2, 9, 18</column>
<column name="i4_0_0_i_reg_400">9, 2, 9, 18</column>
<column name="i_0_0_i_reg_378">9, 2, 9, 18</column>
<column name="win_mode_blk_n">9, 2, 1, 2</column>
<column name="window_address0">33, 6, 8, 48</column>
<column name="window_address1">33, 6, 8, 48</column>
<column name="window_d0">27, 5, 32, 160</column>
<column name="window_d1">27, 5, 32, 160</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter9">1, 0, 1, 0</column>
<column name="complex_M_imag_writ_1_reg_868">32, 0, 32, 0</column>
<column name="complex_M_imag_writ_reg_858">32, 0, 32, 0</column>
<column name="complex_M_real_writ_1_reg_863">32, 0, 32, 0</column>
<column name="complex_M_real_writ_reg_853">32, 0, 32, 0</column>
<column name="i1_0_0_i_reg_367">9, 0, 9, 0</column>
<column name="i2_0_0_i_reg_356">9, 0, 9, 0</column>
<column name="i3_0_0_i_reg_389">9, 0, 9, 0</column>
<column name="i4_0_0_i_reg_400">9, 0, 9, 0</column>
<column name="i_0_0_i_reg_378">9, 0, 9, 0</column>
<column name="icmp_ln39_reg_689">1, 0, 1, 0</column>
<column name="icmp_ln47_reg_660">1, 0, 1, 0</column>
<column name="icmp_ln55_reg_631">1, 0, 1, 0</column>
<column name="icmp_ln68_reg_726">1, 0, 1, 0</column>
<column name="p_r_M_imag_1_reg_801">32, 0, 32, 0</column>
<column name="p_r_M_imag_reg_783">32, 0, 32, 0</column>
<column name="p_r_M_real_1_reg_795">32, 0, 32, 0</column>
<column name="p_r_M_real_reg_777">32, 0, 32, 0</column>
<column name="tmp_1_i_i39_i_reg_848">32, 0, 32, 0</column>
<column name="tmp_1_i_i_i_reg_828">32, 0, 32, 0</column>
<column name="tmp_8_i_i36_i_reg_838">32, 0, 32, 0</column>
<column name="tmp_8_i_i_i_reg_818">32, 0, 32, 0</column>
<column name="tmp_i_i35_i_reg_833">32, 0, 32, 0</column>
<column name="tmp_i_i38_i_reg_843">32, 0, 32, 0</column>
<column name="tmp_i_i_i_16_reg_823">32, 0, 32, 0</column>
<column name="tmp_i_i_i_reg_813">32, 0, 32, 0</column>
<column name="window_load_1_reg_807">32, 0, 32, 0</column>
<column name="window_load_reg_789">32, 0, 32, 0</column>
<column name="zext_ln43_1_reg_703">7, 0, 64, 57</column>
<column name="zext_ln43_reg_693">9, 0, 64, 55</column>
<column name="zext_ln51_1_reg_674">7, 0, 64, 57</column>
<column name="zext_ln51_reg_664">9, 0, 64, 55</column>
<column name="zext_ln59_1_reg_645">7, 0, 64, 57</column>
<column name="zext_ln59_reg_635">9, 0, 64, 55</column>
<column name="zext_ln71_1_reg_751">7, 0, 64, 57</column>
<column name="zext_ln71_reg_730">9, 0, 64, 55</column>
<column name="icmp_ln68_reg_726">64, 32, 1, 0</column>
<column name="zext_ln71_1_reg_751">64, 32, 64, 57</column>
<column name="zext_ln71_reg_730">64, 32, 64, 55</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, mult_window, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, mult_window, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, mult_window, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, mult_window, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, mult_window, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, mult_window, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, mult_window, return value</column>
<column name="win_mode_dout">in, 8, ap_fifo, win_mode, pointer</column>
<column name="win_mode_empty_n">in, 1, ap_fifo, win_mode, pointer</column>
<column name="win_mode_read">out, 1, ap_fifo, win_mode, pointer</column>
<column name="xin_M_real_address0">out, 8, ap_memory, xin_M_real, array</column>
<column name="xin_M_real_ce0">out, 1, ap_memory, xin_M_real, array</column>
<column name="xin_M_real_q0">in, 32, ap_memory, xin_M_real, array</column>
<column name="xin_M_real_address1">out, 8, ap_memory, xin_M_real, array</column>
<column name="xin_M_real_ce1">out, 1, ap_memory, xin_M_real, array</column>
<column name="xin_M_real_q1">in, 32, ap_memory, xin_M_real, array</column>
<column name="xin_M_imag_address0">out, 8, ap_memory, xin_M_imag, array</column>
<column name="xin_M_imag_ce0">out, 1, ap_memory, xin_M_imag, array</column>
<column name="xin_M_imag_q0">in, 32, ap_memory, xin_M_imag, array</column>
<column name="xin_M_imag_address1">out, 8, ap_memory, xin_M_imag, array</column>
<column name="xin_M_imag_ce1">out, 1, ap_memory, xin_M_imag, array</column>
<column name="xin_M_imag_q1">in, 32, ap_memory, xin_M_imag, array</column>
<column name="win_IN_M_real_address0">out, 8, ap_memory, win_IN_M_real, array</column>
<column name="win_IN_M_real_ce0">out, 1, ap_memory, win_IN_M_real, array</column>
<column name="win_IN_M_real_we0">out, 1, ap_memory, win_IN_M_real, array</column>
<column name="win_IN_M_real_d0">out, 32, ap_memory, win_IN_M_real, array</column>
<column name="win_IN_M_real_address1">out, 8, ap_memory, win_IN_M_real, array</column>
<column name="win_IN_M_real_ce1">out, 1, ap_memory, win_IN_M_real, array</column>
<column name="win_IN_M_real_we1">out, 1, ap_memory, win_IN_M_real, array</column>
<column name="win_IN_M_real_d1">out, 32, ap_memory, win_IN_M_real, array</column>
<column name="win_IN_M_imag_address0">out, 8, ap_memory, win_IN_M_imag, array</column>
<column name="win_IN_M_imag_ce0">out, 1, ap_memory, win_IN_M_imag, array</column>
<column name="win_IN_M_imag_we0">out, 1, ap_memory, win_IN_M_imag, array</column>
<column name="win_IN_M_imag_d0">out, 32, ap_memory, win_IN_M_imag, array</column>
<column name="win_IN_M_imag_address1">out, 8, ap_memory, win_IN_M_imag, array</column>
<column name="win_IN_M_imag_ce1">out, 1, ap_memory, win_IN_M_imag, array</column>
<column name="win_IN_M_imag_we1">out, 1, ap_memory, win_IN_M_imag, array</column>
<column name="win_IN_M_imag_d1">out, 32, ap_memory, win_IN_M_imag, array</column>
</table>
</item>
</section>
</profile>
