Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Sep 17 15:31:08 2024
| Host         : DESKTOP-76F846E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./output/post_place_timing_summary.rpt
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.561        0.000                      0                 8030       -0.066       -0.559                     13                 8030        0.000        0.000                       0                  3469  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
FMC_CLK0_P        {0.000 10.000}       20.000          50.000          
  mmcm_clk_120_o  {0.000 4.167}        8.333           120.000         
  mmcm_clk_300_o  {0.000 1.667}        3.333           300.000         
  mmcm_clk_600_o  {0.000 0.833}        1.667           600.000         
    o_clk_120_1   {0.000 3.333}        8.333           120.000         
    o_clk_200_1   {0.000 1.667}        5.000           200.000         
  mmcm_clk_fb_o   {0.000 10.000}       20.000          50.000          
FMC_LA00_CC_N     {0.000 0.834}        1.667           599.880         
  o_clk_120       {0.834 4.168}        8.335           119.976         
  o_clk_200       {0.834 2.501}        5.001           199.960         
GCLK              {0.000 5.000}        10.000          100.000         
  pll_clk_166_o   {0.000 3.000}        6.000           166.667         
  pll_clk_50_o    {0.000 10.000}       20.000          50.000          
  pll_clk_fb_o    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
FMC_CLK0_P                                                                                                                                                          7.000        0.000                       0                     1  
  mmcm_clk_120_o        2.753        0.000                      0                 4014       -0.066       -0.559                     13                 4014        2.917        0.000                       0                  1602  
  mmcm_clk_300_o                                                                                                                                                    0.109        0.000                       0                     3  
  mmcm_clk_600_o                                                                                                                                                    0.000        0.000                       0                    11  
    o_clk_120_1         4.120        0.000                      0                  294        0.149        0.000                      0                  294        2.083        0.000                       0                   250  
    o_clk_200_1         0.716        0.000                      0                  343        0.186        0.000                      0                  343        0.417        0.000                       0                   192  
  mmcm_clk_fb_o                                                                                                                                                    18.751        0.000                       0                     2  
FMC_LA00_CC_N                                                                                                                                                       0.000        0.000                       0                     9  
  o_clk_120             4.138        0.000                      0                  294        0.099        0.000                      0                  294        2.084        0.000                       0                   246  
  o_clk_200             0.561        0.000                      0                  343        0.184        0.000                      0                  343        0.417        0.000                       0                   192  
GCLK                                                                                                                                                                3.000        0.000                       0                     1  
  pll_clk_166_o         0.641        0.000                      0                 2742        0.022        0.000                      0                 2742        1.750        0.000                       0                   955  
  pll_clk_50_o                                                                                                                                                     17.845        0.000                       0                     3  
  pll_clk_fb_o                                                                                                                                                      8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  FMC_CLK0_P
  To Clock:  FMC_CLK0_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FMC_CLK0_P
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { FMC_CLK0_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  inst_mmcm/inst_mmcm_adv/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  inst_mmcm/inst_mmcm_adv/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  inst_mmcm/inst_mmcm_adv/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  inst_mmcm/inst_mmcm_adv/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_120_o
  To Clock:  mmcm_clk_120_o

Setup :            0  Failing Endpoints,  Worst Slack        2.753ns,  Total Violation        0.000ns
Hold  :           13  Failing Endpoints,  Worst Slack       -0.066ns,  Total Violation       -0.559ns
PW    :            0  Failing Endpoints,  Worst Slack        2.917ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.753ns  (required time - arrival time)
  Source:                 inst_transceiver_a/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_controller/r_tr_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_120_o  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            inst_transceiver_a/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_controller/r_tr_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by mmcm_clk_120_o  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             mmcm_clk_120_o
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (mmcm_clk_120_o rise@8.333ns - mmcm_clk_120_o rise@0.000ns)
  Data Path Delay:        5.239ns  (logic 1.600ns (30.540%)  route 3.639ns (69.460%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.687ns = ( 14.020 - 8.333 ) 
    Source Clock Delay      (SCD):    6.082ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_120_o rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  FMC_CLK0_P (IN)
                         net (fo=0)                   0.000     0.000    inst_mmcm/FMC_CLK0_P
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  inst_mmcm/inst_ibufgds_clk0/O
                         net (fo=1, estimated)        1.285     2.201    inst_mmcm/ibufgds_clk_o
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.290 r  inst_mmcm/inst_mmcm_adv/CLKOUT1
                         net (fo=1, estimated)        1.889     4.179    inst_mmcm/mmcm_clk_120_o
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.280 r  inst_mmcm/inst_bufg_clk_120/O
                         net (fo=1600, estimated)     1.802     6.082    inst_transceiver_a/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_controller/r_rst_reg[1]
    SLICE_X104Y41        FDCE                                         r  inst_transceiver_a/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_controller/r_tr_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y41        FDCE (Prop_fdce_C_Q)         0.518     6.600 r  inst_transceiver_a/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_controller/r_tr_state_reg[3]/Q
                         net (fo=20, estimated)       0.881     7.481    inst_transceiver_a/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_controller/Q[0]
    SLICE_X103Y42        LUT4 (Prop_lut4_I3_O)        0.150     7.631 r  inst_transceiver_a/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_controller/ri_tr_state_inferred__1/i_/O
                         net (fo=1, estimated)        0.815     8.446    inst_transceiver_a/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_controller/ri_tr_state_inferred__1/i__n_0
    SLICE_X104Y42        LUT4 (Prop_lut4_I0_O)        0.332     8.778 f  inst_transceiver_a/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_controller/ri_tr_state_inferred__1/i___3/O
                         net (fo=1, estimated)        0.460     9.238    inst_transceiver_a/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_controller/ri_tr_state_inferred__1/i___3_n_0
    SLICE_X105Y43        LUT6 (Prop_lut6_I4_O)        0.124     9.362 r  inst_transceiver_a/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_controller/r_tr_state[7]_i_10/O
                         net (fo=1, estimated)        0.523     9.885    inst_transceiver_a/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_controller/r_tr_state[7]_i_10_n_0
    SLICE_X104Y43        LUT4 (Prop_lut4_I3_O)        0.148    10.033 r  inst_transceiver_a/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_controller/r_tr_state[7]_i_4/O
                         net (fo=1, estimated)        0.447    10.480    inst_transceiver_a/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_controller/r_tr_state[7]_i_4_n_0
    SLICE_X104Y42        LUT6 (Prop_lut6_I2_O)        0.328    10.808 r  inst_transceiver_a/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_controller/r_tr_state[7]_i_1/O
                         net (fo=8, estimated)        0.513    11.321    inst_transceiver_a/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_controller/r_tr_state[7]_i_1_n_0
    SLICE_X103Y41        FDPE                                         r  inst_transceiver_a/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_controller/r_tr_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_120_o rise edge)
                                                      8.333     8.333 r  
    L18                                               0.000     8.333 r  FMC_CLK0_P (IN)
                         net (fo=0)                   0.000     8.333    inst_mmcm/FMC_CLK0_P
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.206 r  inst_mmcm/inst_ibufgds_clk0/O
                         net (fo=1, estimated)        1.221    10.427    inst_mmcm/ibufgds_clk_o
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.511 r  inst_mmcm/inst_mmcm_adv/CLKOUT1
                         net (fo=1, estimated)        1.795    12.305    inst_mmcm/mmcm_clk_120_o
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.396 r  inst_mmcm/inst_bufg_clk_120/O
                         net (fo=1600, estimated)     1.624    14.020    inst_transceiver_a/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_controller/r_rst_reg[1]
    SLICE_X103Y41        FDPE                                         r  inst_transceiver_a/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_controller/r_tr_state_reg[0]/C
                         clock pessimism              0.332    14.352    
                         clock uncertainty           -0.074    14.278    
    SLICE_X103Y41        FDPE (Setup_fdpe_C_CE)      -0.205    14.073    inst_transceiver_a/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_controller/r_tr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.073    
                         arrival time                         -11.321    
  -------------------------------------------------------------------
                         slack                                  2.753    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.066ns  (arrival time - required time)
  Source:                 inst_transceiver_a/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_frame_shift_in/r_stage_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_120_o  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            inst_transceiver_a/inst_link_layer_top/inst_receiver_packet_interface_top/inst_sync_fifo_dllp/r_ram_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clk_120_o  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             mmcm_clk_120_o
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_120_o rise@0.000ns - mmcm_clk_120_o rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.609%)  route 0.215ns (60.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.754ns
    Source Clock Delay      (SCD):    2.367ns
    Clock Pessimism Removal (CPR):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_120_o rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  FMC_CLK0_P (IN)
                         net (fo=0)                   0.000     0.000    inst_mmcm/FMC_CLK0_P
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  inst_mmcm/inst_ibufgds_clk0/O
                         net (fo=1, estimated)        0.542     0.886    inst_mmcm/ibufgds_clk_o
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.937 r  inst_mmcm/inst_mmcm_adv/CLKOUT1
                         net (fo=1, estimated)        0.796     1.733    inst_mmcm/mmcm_clk_120_o
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.759 r  inst_mmcm/inst_bufg_clk_120/O
                         net (fo=1600, estimated)     0.608     2.367    inst_transceiver_a/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_frame_shift_in/r_stage_reg[6][7]_0
    SLICE_X103Y50        FDRE                                         r  inst_transceiver_a/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_frame_shift_in/r_stage_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y50        FDRE (Prop_fdre_C_Q)         0.141     2.508 r  inst_transceiver_a/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_frame_shift_in/r_stage_reg[2][6]/Q
                         net (fo=3, estimated)        0.215     2.723    inst_transceiver_a/inst_link_layer_top/inst_receiver_packet_interface_top/inst_sync_fifo_dllp/r_ram_reg_0_15_12_15/DIB0
    SLICE_X104Y48        RAMD32                                       r  inst_transceiver_a/inst_link_layer_top/inst_receiver_packet_interface_top/inst_sync_fifo_dllp/r_ram_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_120_o rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  FMC_CLK0_P (IN)
                         net (fo=0)                   0.000     0.000    inst_mmcm/FMC_CLK0_P
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  inst_mmcm/inst_ibufgds_clk0/O
                         net (fo=1, estimated)        0.570     0.949    inst_mmcm/ibufgds_clk_o
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.003 r  inst_mmcm/inst_mmcm_adv/CLKOUT1
                         net (fo=1, estimated)        0.838     1.841    inst_mmcm/mmcm_clk_120_o
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.870 r  inst_mmcm/inst_bufg_clk_120/O
                         net (fo=1600, estimated)     0.884     2.754    inst_transceiver_a/inst_link_layer_top/inst_receiver_packet_interface_top/inst_sync_fifo_dllp/r_ram_reg_0_15_12_15/WCLK
    SLICE_X104Y48        RAMD32                                       r  inst_transceiver_a/inst_link_layer_top/inst_receiver_packet_interface_top/inst_sync_fifo_dllp/r_ram_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.111     2.643    
    SLICE_X104Y48        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.789    inst_transceiver_a/inst_link_layer_top/inst_receiver_packet_interface_top/inst_sync_fifo_dllp/r_ram_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.789    
                         arrival time                           2.723    
  -------------------------------------------------------------------
                         slack                                 -0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_120_o
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { inst_mmcm/inst_mmcm_adv/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.333       6.178      BUFGCTRL_X0Y17   inst_mmcm/inst_bufg_clk_120/I
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.333       205.027    MMCME2_ADV_X1Y1  inst_mmcm/inst_mmcm_adv/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X100Y44    inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/r_ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X100Y44    inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/r_ram_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_300_o
  To Clock:  mmcm_clk_300_o

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_300_o
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { inst_mmcm/inst_mmcm_adv/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225         3.333       0.109      IDELAYCTRL_X1Y1  inst_delay_control/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         3.333       1.931      IDELAYCTRL_X1Y1  inst_delay_control/REFCLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_600_o
  To Clock:  mmcm_clk_600_o

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_600_o
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.667
Sources:            { inst_mmcm/inst_mmcm_adv/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.667       0.000      ILOGIC_X1Y58     inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_iserdes_master/inst_iserdese2/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.667       211.693    MMCME2_ADV_X1Y1  inst_mmcm/inst_mmcm_adv/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_120_1
  To Clock:  o_clk_120_1

Setup :            0  Failing Endpoints,  Worst Slack        4.120ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.120ns  (required time - arrival time)
  Source:                 inst_transceiver_a/inst_tx_packet_buffer/r_data_o_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by o_clk_120_1  {rise@0.000ns fall@3.333ns period=8.333ns})
  Destination:            inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_tx/inst_8b10b_enc/dout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_120_1  {rise@0.000ns fall@3.333ns period=8.333ns})
  Path Group:             o_clk_120_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (o_clk_120_1 rise@8.333ns - o_clk_120_1 rise@0.000ns)
  Data Path Delay:        4.122ns  (logic 1.371ns (33.261%)  route 2.751ns (66.739%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 13.189 - 8.333 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_120_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  FMC_CLK0_P (IN)
                         net (fo=0)                   0.000     0.000    inst_mmcm/FMC_CLK0_P
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  inst_mmcm/inst_ibufgds_clk0/O
                         net (fo=1, estimated)        1.285     2.201    inst_mmcm/ibufgds_clk_o
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.290 r  inst_mmcm/inst_mmcm_adv/CLKOUT0
                         net (fo=3, estimated)        1.063     3.353    inst_mmcm/mmcm_clk_600_o
    BUFR_X1Y7            BUFR (Prop_bufr_I_O)         1.031     4.384 r  inst_mmcm/inst_bufr_120/O
                         net (fo=250, estimated)      0.814     5.198    inst_transceiver_a/inst_tx_packet_buffer/CLK
    SLICE_X108Y67        FDPE                                         r  inst_transceiver_a/inst_tx_packet_buffer/r_data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y67        FDPE (Prop_fdpe_C_Q)         0.478     5.676 r  inst_transceiver_a/inst_tx_packet_buffer/r_data_o_reg[4]/Q
                         net (fo=9, estimated)        0.993     6.669    inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_tx/inst_8b10b_enc/dout_reg[9]_0[4]
    SLICE_X112Y68        LUT6 (Prop_lut6_I0_O)        0.295     6.964 r  inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_tx/inst_8b10b_enc/ngdb.disp_run_i_3/O
                         net (fo=1, estimated)        0.852     7.816    inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_tx/inst_8b10b_enc/ngdb.disp_run_i_3_n_0
    SLICE_X112Y68        LUT3 (Prop_lut3_I2_O)        0.146     7.962 r  inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_tx/inst_8b10b_enc/ngdb.disp_run_i_2/O
                         net (fo=6, estimated)        0.464     8.426    inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_tx/inst_8b10b_enc/pdes6__13
    SLICE_X111Y69        LUT3 (Prop_lut3_I0_O)        0.328     8.754 f  inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_tx/inst_8b10b_enc/dout[9]_i_2/O
                         net (fo=2, estimated)        0.442     9.196    inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_tx/inst_8b10b_enc/dout[9]_i_2_n_0
    SLICE_X113Y69        LUT6 (Prop_lut6_I0_O)        0.124     9.320 r  inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_tx/inst_8b10b_enc/dout[9]_i_1/O
                         net (fo=1, routed)           0.000     9.320    inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_tx/inst_8b10b_enc/b4[3]
    SLICE_X113Y69        FDRE                                         r  inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_tx/inst_8b10b_enc/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_120_1 rise edge)
                                                      8.333     8.333 r  
    L18                                               0.000     8.333 r  FMC_CLK0_P (IN)
                         net (fo=0)                   0.000     8.333    inst_mmcm/FMC_CLK0_P
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.206 r  inst_mmcm/inst_ibufgds_clk0/O
                         net (fo=1, estimated)        1.221    10.427    inst_mmcm/ibufgds_clk_o
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.511 r  inst_mmcm/inst_mmcm_adv/CLKOUT0
                         net (fo=3, estimated)        1.010    11.520    inst_mmcm/mmcm_clk_600_o
    BUFR_X1Y7            BUFR (Prop_bufr_I_O)         0.918    12.438 r  inst_mmcm/inst_bufr_120/O
                         net (fo=250, estimated)      0.751    13.189    inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_tx/inst_8b10b_enc/CLK
    SLICE_X113Y69        FDRE                                         r  inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_tx/inst_8b10b_enc/dout_reg[9]/C
                         clock pessimism              0.279    13.468    
                         clock uncertainty           -0.060    13.408    
    SLICE_X113Y69        FDRE (Setup_fdre_C_D)        0.032    13.440    inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_tx/inst_8b10b_enc/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         13.440    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                  4.120    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_bin_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_120_1  {rise@0.000ns fall@3.333ns period=8.333ns})
  Destination:            inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_ram_reg_0_63_6_8/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by o_clk_120_1  {rise@0.000ns fall@3.333ns period=8.333ns})
  Path Group:             o_clk_120_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_120_1 rise@0.000ns - o_clk_120_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.563%)  route 0.215ns (60.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_120_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  FMC_CLK0_P (IN)
                         net (fo=0)                   0.000     0.000    inst_mmcm/FMC_CLK0_P
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  inst_mmcm/inst_ibufgds_clk0/O
                         net (fo=1, estimated)        0.542     0.886    inst_mmcm/ibufgds_clk_o
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.937 r  inst_mmcm/inst_mmcm_adv/CLKOUT0
                         net (fo=3, estimated)        0.448     1.385    inst_mmcm/mmcm_clk_600_o
    BUFR_X1Y7            BUFR (Prop_bufr_I_O)         0.270     1.655 r  inst_mmcm/inst_bufr_120/O
                         net (fo=250, estimated)      0.263     1.918    inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/i_wr_clk
    SLICE_X109Y50        FDCE                                         r  inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_bin_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y50        FDCE (Prop_fdce_C_Q)         0.141     2.059 r  inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_bin_reg[5]/Q
                         net (fo=22, estimated)       0.215     2.274    inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_ram_reg_0_63_6_8/ADDRD5
    SLICE_X112Y50        RAMD64E                                      r  inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_ram_reg_0_63_6_8/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_120_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  FMC_CLK0_P (IN)
                         net (fo=0)                   0.000     0.000    inst_mmcm/FMC_CLK0_P
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  inst_mmcm/inst_ibufgds_clk0/O
                         net (fo=1, estimated)        0.570     0.949    inst_mmcm/ibufgds_clk_o
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.003 r  inst_mmcm/inst_mmcm_adv/CLKOUT0
                         net (fo=3, estimated)        0.472     1.474    inst_mmcm/mmcm_clk_600_o
    BUFR_X1Y7            BUFR (Prop_bufr_I_O)         0.431     1.905 r  inst_mmcm/inst_bufr_120/O
                         net (fo=250, estimated)      0.300     2.205    inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_ram_reg_0_63_6_8/WCLK
    SLICE_X112Y50        RAMD64E                                      r  inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_ram_reg_0_63_6_8/RAMA/CLK
                         clock pessimism             -0.251     1.955    
    SLICE_X112Y50        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     2.125    inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_ram_reg_0_63_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_120_1
Waveform(ns):       { 0.000 3.333 }
Period(ns):         8.333
Sources:            { inst_mmcm/inst_bufr_120/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         8.333       6.666      OLOGIC_X1Y70   inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_tx/inst_oserdes/inst_oserdese2_master/CLKDIV
Low Pulse Width   Slow    RAMD64E/CLK       n/a            1.250         5.000       3.750      SLICE_X112Y52  inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_ram_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK       n/a            1.250         3.333       2.083      SLICE_X112Y52  inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_ram_reg_0_63_0_2/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_200_1
  To Clock:  o_clk_200_1

Setup :            0  Failing Endpoints,  Worst Slack        0.716ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_200_1  {rise@0.000ns fall@1.667ns period=5.000ns})
  Destination:            inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_filter_shift_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_200_1  {rise@0.000ns fall@1.667ns period=5.000ns})
  Path Group:             o_clk_200_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (o_clk_200_1 rise@5.000ns - o_clk_200_1 rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.918ns (24.871%)  route 2.773ns (75.129%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 9.864 - 5.000 ) 
    Source Clock Delay      (SCD):    5.269ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_200_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  FMC_CLK0_P (IN)
                         net (fo=0)                   0.000     0.000    inst_mmcm/FMC_CLK0_P
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  inst_mmcm/inst_ibufgds_clk0/O
                         net (fo=1, estimated)        1.285     2.201    inst_mmcm/ibufgds_clk_o
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.290 r  inst_mmcm/inst_mmcm_adv/CLKOUT0
                         net (fo=3, estimated)        1.063     3.353    inst_mmcm/mmcm_clk_600_o
    BUFR_X1Y6            BUFR (Prop_bufr_I_O)         1.031     4.384 r  inst_mmcm/inst_bufr_300/O
                         net (fo=192, estimated)      0.885     5.269    inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/i_clk_200
    SLICE_X104Y60        FDCE                                         r  inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y60        FDCE (Prop_fdce_C_Q)         0.518     5.787 f  inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_state_reg[5]/Q
                         net (fo=13, estimated)       0.795     6.582    inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_state_reg_n_0_[5]
    SLICE_X104Y61        LUT4 (Prop_lut4_I1_O)        0.124     6.706 r  inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_loop_cnt[0]_i_2/O
                         net (fo=4, estimated)        0.838     7.544    inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_loop_cnt[0]_i_2_n_0
    SLICE_X105Y61        LUT5 (Prop_lut5_I0_O)        0.124     7.668 r  inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_state[3]_i_2__2/O
                         net (fo=2, estimated)        0.678     8.346    inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_state[3]_i_2__2_n_0
    SLICE_X105Y61        LUT5 (Prop_lut5_I0_O)        0.152     8.498 r  inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_filter_shift[7]_i_1/O
                         net (fo=8, estimated)        0.462     8.960    inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/ri_filter_shift
    SLICE_X106Y61        FDCE                                         r  inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_filter_shift_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_200_1 rise edge)
                                                      5.000     5.000 r  
    L18                                               0.000     5.000 r  FMC_CLK0_P (IN)
                         net (fo=0)                   0.000     5.000    inst_mmcm/FMC_CLK0_P
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     5.872 r  inst_mmcm/inst_ibufgds_clk0/O
                         net (fo=1, estimated)        1.221     7.093    inst_mmcm/ibufgds_clk_o
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     7.177 r  inst_mmcm/inst_mmcm_adv/CLKOUT0
                         net (fo=3, estimated)        1.010     8.187    inst_mmcm/mmcm_clk_600_o
    BUFR_X1Y6            BUFR (Prop_bufr_I_O)         0.918     9.105 r  inst_mmcm/inst_bufr_300/O
                         net (fo=192, estimated)      0.759     9.864    inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/i_clk_200
    SLICE_X106Y61        FDCE                                         r  inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_filter_shift_reg[0]/C
                         clock pessimism              0.279    10.143    
                         clock uncertainty           -0.060    10.082    
    SLICE_X106Y61        FDCE (Setup_fdce_C_CE)      -0.407     9.675    inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_filter_shift_reg[0]
  -------------------------------------------------------------------
                         required time                          9.675    
                         arrival time                          -8.960    
  -------------------------------------------------------------------
                         slack                                  0.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_wr_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_200_1  {rise@0.000ns fall@1.667ns period=5.000ns})
  Destination:            inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_ram_reg_r1_0_15_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by o_clk_200_1  {rise@0.000ns fall@1.667ns period=5.000ns})
  Path Group:             o_clk_200_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_200_1 rise@0.000ns - o_clk_200_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.929%)  route 0.315ns (69.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_200_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  FMC_CLK0_P (IN)
                         net (fo=0)                   0.000     0.000    inst_mmcm/FMC_CLK0_P
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  inst_mmcm/inst_ibufgds_clk0/O
                         net (fo=1, estimated)        0.542     0.886    inst_mmcm/ibufgds_clk_o
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.937 r  inst_mmcm/inst_mmcm_adv/CLKOUT0
                         net (fo=3, estimated)        0.448     1.385    inst_mmcm/mmcm_clk_600_o
    BUFR_X1Y6            BUFR (Prop_bufr_I_O)         0.270     1.655 r  inst_mmcm/inst_bufr_300/O
                         net (fo=192, estimated)      0.262     1.917    inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/i_clk_200
    SLICE_X113Y56        FDCE                                         r  inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDCE (Prop_fdce_C_Q)         0.141     2.058 r  inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_wr_addr_reg[2]/Q
                         net (fo=29, estimated)       0.315     2.372    inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_ram_reg_r1_0_15_0_5/ADDRD2
    SLICE_X112Y55        RAMD32                                       r  inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_ram_reg_r1_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_200_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  FMC_CLK0_P (IN)
                         net (fo=0)                   0.000     0.000    inst_mmcm/FMC_CLK0_P
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  inst_mmcm/inst_ibufgds_clk0/O
                         net (fo=1, estimated)        0.570     0.949    inst_mmcm/ibufgds_clk_o
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.003 r  inst_mmcm/inst_mmcm_adv/CLKOUT0
                         net (fo=3, estimated)        0.472     1.474    inst_mmcm/mmcm_clk_600_o
    BUFR_X1Y6            BUFR (Prop_bufr_I_O)         0.431     1.905 r  inst_mmcm/inst_bufr_300/O
                         net (fo=192, estimated)      0.300     2.205    inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_ram_reg_r1_0_15_0_5/WCLK
    SLICE_X112Y55        RAMD32                                       r  inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_ram_reg_r1_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.273     1.933    
    SLICE_X112Y55        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.187    inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_ram_reg_r1_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_200_1
Waveform(ns):       { 0.000 1.667 }
Period(ns):         5.000
Sources:            { inst_mmcm/inst_bufr_300/O }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     IDELAYE2/C  n/a            2.360         5.000       2.640      IDELAY_X1Y58   inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_iserdes_master/inst_idelaye2/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         3.333       2.083      SLICE_X112Y55  inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_ram_reg_r1_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         1.667       0.417      SLICE_X112Y55  inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_ram_reg_r1_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_fb_o
  To Clock:  mmcm_clk_fb_o

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_fb_o
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst_mmcm/inst_mmcm_adv/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  inst_mmcm/inst_mmcm_adv/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  inst_mmcm/inst_mmcm_adv/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  FMC_LA00_CC_N
  To Clock:  FMC_LA00_CC_N

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FMC_LA00_CC_N
Waveform(ns):       { 0.000 0.834 }
Period(ns):         1.667
Sources:            { FMC_LA00_CC_N }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.667         1.667       0.000      ILOGIC_X1Y68  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_iserdes_master/inst_iserdese2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_120
  To Clock:  o_clk_120

Setup :            0  Failing Endpoints,  Worst Slack        4.138ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 inst_transceiver_b/inst_tx_packet_buffer/r_data_o_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by o_clk_120  {rise@0.834ns fall@4.168ns period=8.335ns})
  Destination:            inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_tx/inst_8b10b_enc/dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_120  {rise@0.834ns fall@4.168ns period=8.335ns})
  Path Group:             o_clk_120
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.335ns  (o_clk_120 rise@9.169ns - o_clk_120 rise@0.834ns)
  Data Path Delay:        4.166ns  (logic 1.240ns (29.765%)  route 2.926ns (70.235%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.023ns = ( 12.191 - 9.169 ) 
    Source Clock Delay      (SCD):    3.264ns = ( 4.098 - 0.834 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_120 rise edge)
                                                      0.834     0.834 r  
    M20                                               0.000     0.834 f  FMC_LA00_CC_N (IN)
                         net (fo=0)                   0.000     0.834    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/FMC_LA00_CC_N
    M19                  IBUFDS (Prop_ibufds_IB_O)    0.907     1.741 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_ibufds_phys_clk/O
                         net (fo=3, estimated)        0.510     2.251    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/ibufds_clk_600_o
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     3.283 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_bufr_120/O
                         net (fo=246, estimated)      0.815     4.098    inst_transceiver_b/inst_tx_packet_buffer/CLK
    SLICE_X112Y84        FDPE                                         r  inst_transceiver_b/inst_tx_packet_buffer/r_data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDPE (Prop_fdpe_C_Q)         0.518     4.616 r  inst_transceiver_b/inst_tx_packet_buffer/r_data_o_reg[4]/Q
                         net (fo=9, estimated)        0.990     5.606    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_tx/inst_8b10b_enc/dout_reg[9]_0[4]
    SLICE_X111Y84        LUT6 (Prop_lut6_I0_O)        0.124     5.730 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_tx/inst_8b10b_enc/ngdb.disp_run_i_3__0/O
                         net (fo=1, estimated)        0.937     6.667    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_tx/inst_8b10b_enc/ngdb.disp_run_i_3__0_n_0
    SLICE_X112Y83        LUT3 (Prop_lut3_I2_O)        0.146     6.813 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_tx/inst_8b10b_enc/ngdb.disp_run_i_2__0/O
                         net (fo=6, estimated)        0.502     7.315    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_tx/inst_8b10b_enc/pdes6__13
    SLICE_X112Y84        LUT3 (Prop_lut3_I0_O)        0.328     7.643 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_tx/inst_8b10b_enc/dout[9]_i_2__0/O
                         net (fo=2, estimated)        0.497     8.140    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_tx/inst_8b10b_enc/dout[9]_i_2__0_n_0
    SLICE_X113Y83        LUT6 (Prop_lut6_I0_O)        0.124     8.264 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_tx/inst_8b10b_enc/dout[6]_i_1__0/O
                         net (fo=1, routed)           0.000     8.264    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_tx/inst_8b10b_enc/b4[0]
    SLICE_X113Y83        FDRE                                         r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_tx/inst_8b10b_enc/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_120 rise edge)
                                                      9.169     9.169 f  
    M20                                               0.000     9.169 f  FMC_LA00_CC_N (IN)
                         net (fo=0)                   0.000     9.169    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/FMC_LA00_CC_N
    M19                  IBUFDS (Prop_ibufds_IB_O)    0.864    10.033 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_ibufds_phys_clk/O
                         net (fo=3, estimated)        0.484    10.517    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/ibufds_clk_600_o
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    11.436 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_bufr_120/O
                         net (fo=246, estimated)      0.755    12.191    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_tx/inst_8b10b_enc/CLK
    SLICE_X113Y83        FDRE                                         r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_tx/inst_8b10b_enc/dout_reg[6]/C
                         clock pessimism              0.217    12.408    
                         clock uncertainty           -0.035    12.373    
    SLICE_X113Y83        FDRE (Setup_fdre_C_D)        0.029    12.402    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_tx/inst_8b10b_enc/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         12.402    
                         arrival time                          -8.264    
  -------------------------------------------------------------------
                         slack                                  4.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_bin_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_120  {rise@0.834ns fall@4.168ns period=8.335ns})
  Destination:            inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_ram_reg_0_63_0_2/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by o_clk_120  {rise@0.834ns fall@4.168ns period=8.335ns})
  Path Group:             o_clk_120
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_120 rise@0.834ns - o_clk_120 rise@0.834ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.556%)  route 0.162ns (53.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.311ns = ( 2.145 - 0.834 ) 
    Source Clock Delay      (SCD):    1.071ns = ( 1.904 - 0.834 ) 
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_120 rise edge)
                                                      0.834     0.834 r  
    M20                                               0.000     0.834 f  FMC_LA00_CC_N (IN)
                         net (fo=0)                   0.000     0.834    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/FMC_LA00_CC_N
    M19                  IBUFDS (Prop_ibufds_IB_O)    0.336     1.169 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_ibufds_phys_clk/O
                         net (fo=3, estimated)        0.215     1.384    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/ibufds_clk_600_o
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     1.655 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_bufr_120/O
                         net (fo=246, estimated)      0.249     1.904    inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/i_wr_clk
    SLICE_X106Y75        FDCE                                         r  inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_bin_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y75        FDCE (Prop_fdce_C_Q)         0.141     2.045 r  inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_bin_reg[5]/Q
                         net (fo=22, estimated)       0.162     2.207    inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_ram_reg_0_63_0_2/ADDRD5
    SLICE_X108Y74        RAMD64E                                      r  inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_ram_reg_0_63_0_2/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_120 rise edge)
                                                      0.834     0.834 f  
    M20                                               0.000     0.834 f  FMC_LA00_CC_N (IN)
                         net (fo=0)                   0.000     0.834    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/FMC_LA00_CC_N
    M19                  IBUFDS (Prop_ibufds_IB_O)    0.370     1.204 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_ibufds_phys_clk/O
                         net (fo=3, estimated)        0.226     1.430    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/ibufds_clk_600_o
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.862 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_bufr_120/O
                         net (fo=246, estimated)      0.283     2.145    inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_ram_reg_0_63_0_2/WCLK
    SLICE_X108Y74        RAMD64E                                      r  inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_ram_reg_0_63_0_2/RAMA/CLK
                         clock pessimism             -0.207     1.938    
    SLICE_X108Y74        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     2.108    inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_ram_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_120
Waveform(ns):       { 0.834 4.168 }
Period(ns):         8.335
Sources:            { inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_bufr_120/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         8.335       6.668      OLOGIC_X1Y84   inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_tx/inst_oserdes/inst_oserdese2_master/CLKDIV
Low Pulse Width   Slow    RAMD64E/CLK       n/a            1.250         5.001       3.751      SLICE_X108Y74  inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_ram_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK       n/a            1.250         3.334       2.084      SLICE_X108Y74  inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_ram_reg_0_63_0_2/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_200
  To Clock:  o_clk_200

Setup :            0  Failing Endpoints,  Worst Slack        0.561ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_200  {rise@0.834ns fall@2.501ns period=5.001ns})
  Destination:            inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_sample_shift_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_200  {rise@0.834ns fall@2.501ns period=5.001ns})
  Path Group:             o_clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.001ns  (o_clk_200 rise@5.835ns - o_clk_200 rise@0.834ns)
  Data Path Delay:        3.876ns  (logic 0.920ns (23.736%)  route 2.956ns (76.264%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.022ns = ( 8.856 - 5.835 ) 
    Source Clock Delay      (SCD):    3.324ns = ( 4.158 - 0.834 ) 
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_200 rise edge)
                                                      0.834     0.834 r  
    M20                                               0.000     0.834 f  FMC_LA00_CC_N (IN)
                         net (fo=0)                   0.000     0.834    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/FMC_LA00_CC_N
    M19                  IBUFDS (Prop_ibufds_IB_O)    0.907     1.741 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_ibufds_phys_clk/O
                         net (fo=3, estimated)        0.510     2.251    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/ibufds_clk_600_o
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     3.283 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_bufr_300/O
                         net (fo=192, estimated)      0.875     4.158    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/o_clk_200
    SLICE_X104Y69        FDCE                                         r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y69        FDCE (Prop_fdce_C_Q)         0.518     4.676 f  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_state_reg[8]/Q
                         net (fo=10, estimated)       0.910     5.586    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_state_reg_n_0_[8]
    SLICE_X107Y68        LUT4 (Prop_lut4_I0_O)        0.124     5.710 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_loop_cnt[0]_i_2__0/O
                         net (fo=4, estimated)        0.839     6.549    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_loop_cnt[0]_i_2__0_n_0
    SLICE_X109Y69        LUT5 (Prop_lut5_I0_O)        0.124     6.673 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_state[3]_i_2__5/O
                         net (fo=2, estimated)        0.679     7.352    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_state[3]_i_2__5_n_0
    SLICE_X109Y69        LUT5 (Prop_lut5_I0_O)        0.154     7.506 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_state[3]_i_1__9/O
                         net (fo=13, estimated)       0.528     8.034    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/ri_sample_shift
    SLICE_X107Y67        FDCE                                         r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_sample_shift_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_200 rise edge)
                                                      5.835     5.835 f  
    M20                                               0.000     5.835 f  FMC_LA00_CC_N (IN)
                         net (fo=0)                   0.000     5.835    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/FMC_LA00_CC_N
    M19                  IBUFDS (Prop_ibufds_IB_O)    0.864     6.699 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_ibufds_phys_clk/O
                         net (fo=3, estimated)        0.484     7.183    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/ibufds_clk_600_o
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.102 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_bufr_300/O
                         net (fo=192, estimated)      0.754     8.856    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/o_clk_200
    SLICE_X107Y67        FDCE                                         r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_sample_shift_reg[1]/C
                         clock pessimism              0.182     9.038    
                         clock uncertainty           -0.035     9.003    
    SLICE_X107Y67        FDCE (Setup_fdce_C_CE)      -0.408     8.595    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_sample_shift_reg[1]
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                          -8.034    
  -------------------------------------------------------------------
                         slack                                  0.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_monitor/r_monitoring_run_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_200  {rise@0.834ns fall@2.501ns period=5.001ns})
  Destination:            inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/r_master_delay_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_200  {rise@0.834ns fall@2.501ns period=5.001ns})
  Path Group:             o_clk_200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_200 rise@0.834ns - o_clk_200 rise@0.834ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.736%)  route 0.131ns (41.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.320ns = ( 2.154 - 0.834 ) 
    Source Clock Delay      (SCD):    1.079ns = ( 1.912 - 0.834 ) 
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_200 rise edge)
                                                      0.834     0.834 r  
    M20                                               0.000     0.834 f  FMC_LA00_CC_N (IN)
                         net (fo=0)                   0.000     0.834    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/FMC_LA00_CC_N
    M19                  IBUFDS (Prop_ibufds_IB_O)    0.336     1.169 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_ibufds_phys_clk/O
                         net (fo=3, estimated)        0.215     1.384    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/ibufds_clk_600_o
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     1.655 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_bufr_300/O
                         net (fo=192, estimated)      0.257     1.912    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_monitor/o_clk_200
    SLICE_X113Y66        FDCE                                         r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_monitor/r_monitoring_run_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y66        FDCE (Prop_fdce_C_Q)         0.141     2.053 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_monitor/r_monitoring_run_reg/Q
                         net (fo=6, estimated)        0.131     2.184    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/o_run
    SLICE_X112Y66        LUT3 (Prop_lut3_I1_O)        0.045     2.229 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/r_master_delay[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.229    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/ri_master_delay[3]
    SLICE_X112Y66        FDCE                                         r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/r_master_delay_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_200 rise edge)
                                                      0.834     0.834 f  
    M20                                               0.000     0.834 f  FMC_LA00_CC_N (IN)
                         net (fo=0)                   0.000     0.834    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/FMC_LA00_CC_N
    M19                  IBUFDS (Prop_ibufds_IB_O)    0.370     1.204 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_ibufds_phys_clk/O
                         net (fo=3, estimated)        0.226     1.430    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/ibufds_clk_600_o
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.862 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_bufr_300/O
                         net (fo=192, estimated)      0.292     2.154    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/o_clk_200
    SLICE_X112Y66        FDCE                                         r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/r_master_delay_reg[3]/C
                         clock pessimism             -0.229     1.925    
    SLICE_X112Y66        FDCE (Hold_fdce_C_D)         0.120     2.045    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/r_master_delay_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_200
Waveform(ns):       { 0.834 2.501 }
Period(ns):         5.001
Sources:            { inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_bufr_300/O }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     IDELAYE2/C  n/a            2.360         5.001       2.641      IDELAY_X1Y68   inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_iserdes_master/inst_idelaye2/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         3.334       2.084      SLICE_X108Y70  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_ram_reg_r1_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         1.667       0.417      SLICE_X108Y70  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_ram_reg_r1_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  GCLK
  To Clock:  GCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GCLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  inst_pll/inst_plle2_base/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  inst_pll/inst_plle2_base/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  inst_pll/inst_plle2_base/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  inst_pll/inst_plle2_base/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_166_o
  To Clock:  pll_clk_166_o

Setup :            0  Failing Endpoints,  Worst Slack        0.641ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 inst_test_core/inst_pc_interface_top/inst_pc_interface/inst_uart_rx/r_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_166_o  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            inst_test_core/inst_pc_interface_top/inst_pc_interface/inst_uart_rx/r_state_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_166_o  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             pll_clk_166_o
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (pll_clk_166_o rise@6.000ns - pll_clk_166_o rise@0.000ns)
  Data Path Delay:        5.222ns  (logic 1.440ns (27.576%)  route 3.782ns (72.424%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.214ns = ( 12.214 - 6.000 ) 
    Source Clock Delay      (SCD):    6.634ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_166_o rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst_ibuf_clk_in/O
                         net (fo=1, estimated)        1.306     2.796    inst_pll/ibuf_gclk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.884 r  inst_pll/inst_plle2_base/CLKOUT1
                         net (fo=1, estimated)        1.849     4.733    inst_pll/pll_clk_166_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.834 r  inst_pll/inst_bufg_clk1/O
                         net (fo=953, estimated)      1.800     6.634    inst_test_core/inst_pc_interface_top/inst_pc_interface/inst_uart_rx/r_state_reg[0]_0
    SLICE_X93Y46         FDCE                                         r  inst_test_core/inst_pc_interface_top/inst_pc_interface/inst_uart_rx/r_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y46         FDCE (Prop_fdce_C_Q)         0.456     7.090 f  inst_test_core/inst_pc_interface_top/inst_pc_interface/inst_uart_rx/r_state_reg[5]/Q
                         net (fo=12, estimated)       0.990     8.080    inst_test_core/inst_pc_interface_top/inst_pc_interface/inst_uart_rx/r_state_reg_n_0_[5]
    SLICE_X93Y49         LUT4 (Prop_lut4_I0_O)        0.124     8.204 f  inst_test_core/inst_pc_interface_top/inst_pc_interface/inst_uart_rx/r_state[12]_i_9/O
                         net (fo=6, estimated)        1.016     9.220    inst_test_core/inst_pc_interface_top/inst_pc_interface/inst_uart_rx/r_state[12]_i_9_n_0
    SLICE_X92Y48         LUT5 (Prop_lut5_I1_O)        0.152     9.372 r  inst_test_core/inst_pc_interface_top/inst_pc_interface/inst_uart_rx/r_state[5]_i_3/O
                         net (fo=4, estimated)        0.969    10.341    inst_test_core/inst_pc_interface_top/inst_pc_interface/inst_uart_rx/r_state[5]_i_3_n_0
    SLICE_X93Y47         LUT3 (Prop_lut3_I0_O)        0.376    10.717 r  inst_test_core/inst_pc_interface_top/inst_pc_interface/inst_uart_rx/r_state[11]_i_2/O
                         net (fo=3, estimated)        0.287    11.004    inst_test_core/inst_pc_interface_top/inst_pc_interface/inst_uart_rx/r_state[11]_i_2_n_0
    SLICE_X93Y47         LUT5 (Prop_lut5_I4_O)        0.332    11.336 r  inst_test_core/inst_pc_interface_top/inst_pc_interface/inst_uart_rx/r_state[9]_i_1/O
                         net (fo=1, estimated)        0.520    11.856    inst_test_core/inst_pc_interface_top/inst_pc_interface/inst_uart_rx/ri_state[9]
    SLICE_X92Y48         FDCE                                         r  inst_test_core/inst_pc_interface_top/inst_pc_interface/inst_uart_rx/r_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_166_o rise edge)
                                                      6.000     6.000 r  
    Y9                                                0.000     6.000 r  GCLK (IN)
                         net (fo=0)                   0.000     6.000    inst_pll/GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     7.420 r  inst_pll/inst_ibuf_clk_in/O
                         net (fo=1, estimated)        1.241     8.660    inst_pll/ibuf_gclk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.743 r  inst_pll/inst_plle2_base/CLKOUT1
                         net (fo=1, estimated)        1.757    10.500    inst_pll/pll_clk_166_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.591 r  inst_pll/inst_bufg_clk1/O
                         net (fo=953, estimated)      1.623    12.214    inst_test_core/inst_pc_interface_top/inst_pc_interface/inst_uart_rx/r_state_reg[0]_0
    SLICE_X92Y48         FDCE                                         r  inst_test_core/inst_pc_interface_top/inst_pc_interface/inst_uart_rx/r_state_reg[9]/C
                         clock pessimism              0.396    12.610    
                         clock uncertainty           -0.068    12.542    
    SLICE_X92Y48         FDCE (Setup_fdce_C_D)       -0.045    12.497    inst_test_core/inst_pc_interface_top/inst_pc_interface/inst_uart_rx/r_state_reg[9]
  -------------------------------------------------------------------
                         required time                         12.497    
                         arrival time                         -11.856    
  -------------------------------------------------------------------
                         slack                                  0.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 inst_test_core/inst_pc_interface_top/inst_pc_interface/inst_uart_rx/r_sipo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_166_o  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            inst_test_core/inst_pc_interface_top/inst_pc_interface/inst_uart_rx/r_sipo_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pll_clk_166_o  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             pll_clk_166_o
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_166_o rise@0.000ns - pll_clk_166_o rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.516%)  route 0.216ns (60.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.805ns
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_166_o rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst_ibuf_clk_in/O
                         net (fo=1, estimated)        0.551     0.809    inst_pll/ibuf_gclk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.859 r  inst_pll/inst_plle2_base/CLKOUT1
                         net (fo=1, estimated)        0.779     1.638    inst_pll/pll_clk_166_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.664 r  inst_pll/inst_bufg_clk1/O
                         net (fo=953, estimated)      0.612     2.276    inst_test_core/inst_pc_interface_top/inst_pc_interface/inst_uart_rx/r_state_reg[0]_0
    SLICE_X93Y49         FDCE                                         r  inst_test_core/inst_pc_interface_top/inst_pc_interface/inst_uart_rx/r_sipo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y49         FDCE (Prop_fdce_C_Q)         0.141     2.417 r  inst_test_core/inst_pc_interface_top/inst_pc_interface/inst_uart_rx/r_sipo_reg[0]/Q
                         net (fo=2, estimated)        0.216     2.633    inst_test_core/inst_pc_interface_top/inst_pc_interface/inst_uart_rx/r_sipo_reg_n_0_[0]
    SLICE_X95Y51         FDCE                                         r  inst_test_core/inst_pc_interface_top/inst_pc_interface/inst_uart_rx/r_sipo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_166_o rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst_ibuf_clk_in/O
                         net (fo=1, estimated)        0.579     1.026    inst_pll/ibuf_gclk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.079 r  inst_pll/inst_plle2_base/CLKOUT1
                         net (fo=1, estimated)        0.820     1.899    inst_pll/pll_clk_166_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.928 r  inst_pll/inst_bufg_clk1/O
                         net (fo=953, estimated)      0.877     2.805    inst_test_core/inst_pc_interface_top/inst_pc_interface/inst_uart_rx/r_state_reg[0]_0
    SLICE_X95Y51         FDCE                                         r  inst_test_core/inst_pc_interface_top/inst_pc_interface/inst_uart_rx/r_sipo_reg[1]/C
                         clock pessimism             -0.264     2.541    
    SLICE_X95Y51         FDCE (Hold_fdce_C_D)         0.070     2.611    inst_test_core/inst_pc_interface_top/inst_pc_interface/inst_uart_rx/r_sipo_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.611    
                         arrival time                           2.633    
  -------------------------------------------------------------------
                         slack                                  0.022    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_166_o
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { inst_pll/inst_plle2_base/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         6.000       3.845      BUFGCTRL_X0Y1   inst_pll/inst_bufg_clk1/I
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       6.000       154.000    PLLE2_ADV_X0Y0  inst_pll/inst_plle2_base/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         3.000       1.750      SLICE_X96Y56    inst_test_core/inst_bank_l/r_ram_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         3.000       1.750      SLICE_X96Y56    inst_test_core/inst_bank_l/r_ram_reg_r1_0_7_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_50_o
  To Clock:  pll_clk_50_o

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_50_o
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst_pll/inst_plle2_base/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   inst_pll/inst_bufg_clk0/I
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  inst_pll/inst_plle2_base/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_fb_o
  To Clock:  pll_clk_fb_o

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_fb_o
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_pll/inst_plle2_base/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  inst_pll/inst_plle2_base/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  inst_pll/inst_plle2_base/CLKFBIN



