// Top module, includes UART block and MIPS_arch
// Jesus Abraham Lizarraga Banuelos
// Apr-22-2019
// Top_module.sv
//


timeunit 1ns;
timeprecision 100ps;

module Top_module
#(
   parameter BIT_WIDTH=32,
   parameter REG_WIDTH = $clog2(BIT_WIDTH),
   parameter BIT_SEL=3,
   parameter BIT_CTRL=5
)
(
  input logic clk, rst,
  output logic uart_tx

);

logic uart_busy;
logic  [BIT_WIDTH-1:0] Data; 
logic uart_wr_i;
logic [7:0] uart_dat_i;


MIPS_arch_single MIPS_arch1
(
 .clk(clk),
 .rst(rst),
 .UART_DATA(32'h0),
 .UART_RX(Data),
 .W_UART(1'b0)
);

DFT_UART DFT_UART1
(
 .rst(rst),
 .clk(clk),
 .Data(Data),
 .uart_dat_i(uart_dat_i),
 .uart_busy(1'b0), 
 .uart_wr_i(uart_wr_i)
);

 UART UART1(
   .uart_busy(uart_busy),   // High means UART is transmitting
   .uart_tx(uart_tx),     // UART transmit wire
   .uart_wr_i(uart_wr_i),   // Raise to transmit byte
   .uart_dat_i(uart_dat_i),  // 8-bit data
   .sys_clk_i(clk),   // System clock, 68 MHz
   .sys_rst_i(~rst)    // System reset

);
endmodule
