
---------- Begin Simulation Statistics ----------
final_tick                                  503850000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  43913                       # Simulator instruction rate (inst/s)
host_mem_usage                                 865856                       # Number of bytes of host memory used
host_op_rate                                    47121                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.69                       # Real time elapsed on the host
host_tick_rate                               88499179                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      250002                       # Number of instructions simulated
sim_ops                                        268274                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000504                       # Number of seconds simulated
sim_ticks                                   503850000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             63.961226                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   23358                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                36519                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             18940                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            103941                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                627                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2126                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1499                       # Number of indirect misses.
system.cpu.branchPred.lookups                  132282                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    4953                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          209                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    143010                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   146517                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             18360                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      32713                       # Number of branches committed
system.cpu.commit.bw_lim_events                  5575                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             162                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          368478                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               250219                       # Number of instructions committed
system.cpu.commit.committedOps                 268491                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       873534                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.307362                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.090460                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       784236     89.78%     89.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        24981      2.86%     92.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        12550      1.44%     94.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        19775      2.26%     96.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        21370      2.45%     98.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2139      0.24%     99.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2046      0.23%     99.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          862      0.10%     99.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         5575      0.64%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       873534                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 1944                       # Number of function calls committed.
system.cpu.commit.int_insts                    244137                       # Number of committed integer instructions.
system.cpu.commit.loads                         14623                       # Number of loads committed
system.cpu.commit.membars                         100                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           123115     45.85%     45.86% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             174      0.06%     45.92% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               22      0.01%     45.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              4      0.00%     45.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     45.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            542      0.20%     46.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult           539      0.20%     46.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     46.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              3      0.00%     46.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            15      0.01%     46.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     46.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              19      0.01%     46.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     46.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              12      0.00%     46.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              16      0.01%     46.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     46.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             52      0.02%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     46.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           14623      5.45%     51.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         129351     48.18%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            268491                       # Class of committed instruction
system.cpu.commit.refs                         143974                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      6542                       # Number of committed Vector instructions.
system.cpu.committedInsts                      250002                       # Number of Instructions Simulated
system.cpu.committedOps                        268274                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.030776                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.030776                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                656040                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   607                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                18780                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 886318                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   120634                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    119403                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  18681                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2037                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 19337                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      132282                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    109435                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        753474                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  9819                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          133                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                         988309                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   11                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   38522                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.131271                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             161216                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              28938                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.980755                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             934095                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.118961                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.615688                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   759268     81.28%     81.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    19962      2.14%     83.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    14355      1.54%     84.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    14331      1.53%     86.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     4644      0.50%     86.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     9354      1.00%     87.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     2504      0.27%     88.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     4235      0.45%     88.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   105442     11.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               934095                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           73607                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                36498                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    60318                       # Number of branches executed
system.cpu.iew.exec_nop                           385                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.513733                       # Inst execution rate
system.cpu.iew.exec_refs                       213381                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     160731                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   42423                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 74048                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                271                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4233                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               171105                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              627646                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 52650                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             41281                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                517690                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      5                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                328967                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  18681                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                328594                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          9017                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              351                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          674                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        59422                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        41751                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             23                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        35881                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            617                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    284671                       # num instructions consuming a value
system.cpu.iew.wb_count                        481094                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.535481                       # average fanout of values written-back
system.cpu.iew.wb_producers                    152436                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.477417                       # insts written-back per cycle
system.cpu.iew.wb_sent                         491101                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   790931                       # number of integer regfile reads
system.cpu.int_regfile_writes                  275093                       # number of integer regfile writes
system.cpu.ipc                               0.248091                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.248091                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 4      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                321755     57.56%     57.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  227      0.04%     57.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    32      0.01%     57.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   6      0.00%     57.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     57.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 668      0.12%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                638      0.11%     57.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     57.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   3      0.00%     57.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 45      0.01%     57.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     57.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   21      0.00%     57.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     57.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   14      0.00%     57.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   16      0.00%     57.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     57.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 123      0.02%     57.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     57.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     57.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     57.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     57.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     57.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     57.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     57.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     57.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     57.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     57.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     57.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     57.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     57.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     57.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     57.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     57.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     57.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     57.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     57.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     57.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     57.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     57.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     57.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     57.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     57.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                72509     12.97%     70.85% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              162916     29.15%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 558977                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       23005                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.041156                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   10049     43.68%     43.68% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     43.68% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     43.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     43.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     43.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     43.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     43.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     43.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    11      0.05%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.01%     43.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     43.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     43.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     43.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     43.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     43.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     43.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     43.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     43.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     43.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     43.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     43.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     43.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     43.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     43.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     43.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     43.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     43.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     43.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     43.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     43.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     43.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     43.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     43.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     43.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     43.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     43.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     43.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     43.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     43.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     43.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     43.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    548      2.38%     46.12% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 12394     53.88%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 563784                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            2050923                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       464300                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            954776                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     626990                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    558977                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 271                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          358959                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             12662                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            109                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       213895                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        934095                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.598416                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.656930                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              789405     84.51%     84.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               29977      3.21%     87.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               17114      1.83%     89.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               29166      3.12%     92.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                9107      0.97%     93.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               21000      2.25%     95.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               12953      1.39%     97.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               14856      1.59%     98.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               10517      1.13%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          934095                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.554705                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  18194                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              36787                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        16794                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             31467                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads               413                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              400                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                74048                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              171105                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  454446                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   1489                       # number of misc regfile writes
system.cpu.numCycles                          1007702                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  370953                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                184543                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    119                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   132963                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     20                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     4                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1481013                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 815386                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              754590                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    125437                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 265321                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  18681                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                267005                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   570007                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1191243                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19056                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                895                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     63169                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            344                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            19826                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      1500924                       # The number of ROB reads
system.cpu.rob.rob_writes                     1334726                       # The number of ROB writes
system.cpu.timesIdled                            1510                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    17252                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    1410                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    61                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         15430                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        16038                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        33356                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1014                       # Transaction distribution
system.membus.trans_dist::ReadExReq             14310                       # Transaction distribution
system.membus.trans_dist::ReadExResp            14310                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1014                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           106                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        30754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  30754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       980736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  980736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15430                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15430    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15430                       # Request fanout histogram
system.membus.reqLayer0.occupancy            20161000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           79267750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             15.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    503850000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2894                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        13424                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2514                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             100                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            14318                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           14318                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2770                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          124                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          106                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          106                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         8054                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        42620                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 50674                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       338176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1783424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2121600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            17318                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000751                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027389                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  17305     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     13      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              17318                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           32616000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          21717497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4155000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    503850000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 1873                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   15                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1888                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1873                       # number of overall hits
system.l2.overall_hits::.cpu.data                  15                       # number of overall hits
system.l2.overall_hits::total                    1888                       # number of overall hits
system.l2.demand_misses::.cpu.inst                897                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              14427                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15324                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               897                       # number of overall misses
system.l2.overall_misses::.cpu.data             14427                       # number of overall misses
system.l2.overall_misses::total                 15324                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     70296500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1140225500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1210522000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     70296500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1140225500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1210522000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2770                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            14442                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                17212                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2770                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           14442                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               17212                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.323827                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.998961                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.890309                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.323827                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.998961                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.890309                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78368.450390                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79034.137381                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78995.170974                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78368.450390                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79034.137381                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78995.170974                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           897                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         14427                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15324                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          897                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        14427                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15324                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     61326500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    995955500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1057282000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     61326500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    995955500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1057282000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.323827                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.998961                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.890309                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.323827                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.998961                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.890309                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68368.450390                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69034.137381                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68995.170974                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68368.450390                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69034.137381                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68995.170974                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        13424                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            13424                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        13424                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        13424                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2502                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2502                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2502                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2502                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     8                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           14310                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               14310                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1130440000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1130440000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         14318                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             14318                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999441                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999441                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78996.505940                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78996.505940                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        14310                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          14310                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    987340000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    987340000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999441                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999441                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68996.505940                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68996.505940                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1873                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1873                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          897                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              897                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     70296500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     70296500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2770                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2770                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.323827                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.323827                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78368.450390                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78368.450390                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          897                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          897                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     61326500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     61326500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.323827                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.323827                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68368.450390                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68368.450390                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             7                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 7                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          117                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             117                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      9785500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9785500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          124                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           124                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.943548                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.943548                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83636.752137                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83636.752137                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          117                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          117                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8615500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8615500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.943548                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.943548                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73636.752137                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73636.752137                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          106                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             106                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          106                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           106                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          106                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          106                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      2007000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2007000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18933.962264                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18933.962264                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    503850000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6847.780460                       # Cycle average of tags in use
system.l2.tags.total_refs                       33237                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     15430                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.154051                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      81.428254                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       831.323330                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      5935.028875                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002485                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.025370                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.181123                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.208978                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         15430                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          377                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3132                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        11921                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.470886                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    282174                       # Number of tag accesses
system.l2.tags.data_accesses                   282174                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    503850000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          57408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         923328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             980736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        57408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         57408                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             897                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           14427                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               15324                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         113938672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1832545400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1946484073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    113938672                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        113938672                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        113938672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1832545400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1946484073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       897.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     14427.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000585000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               30380                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       15324                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     15324                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    132382500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   76620000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               419707500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8638.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27388.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    13624                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 15324                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5508                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1696                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    576.716981                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   365.937003                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   412.661090                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          342     20.17%     20.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          212     12.50%     32.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          151      8.90%     41.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           79      4.66%     46.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           69      4.07%     50.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           78      4.60%     54.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           53      3.12%     58.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           39      2.30%     60.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          673     39.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1696                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 980736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  980736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1946.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1946.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     503749000                       # Total gap between requests
system.mem_ctrls.avgGap                      32873.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        57408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       923328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 113938672.223876148462                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1832545400.416790723801                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          897                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        14427                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     24395250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    395312250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27196.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27400.86                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    88.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              6604500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3510375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            52371900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     39336960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        219191220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          8896320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          329911275                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        654.780738                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     21288500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     16640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    465921500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              5533500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2925945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            57041460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     39336960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        208914690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         17550240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          331302795                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        657.542513                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     43612500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     16640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    443597500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    503850000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       105895                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           105895                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       105895                       # number of overall hits
system.cpu.icache.overall_hits::total          105895                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3540                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3540                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3540                       # number of overall misses
system.cpu.icache.overall_misses::total          3540                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    119720498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    119720498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    119720498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    119720498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       109435                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       109435                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       109435                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       109435                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.032348                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.032348                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.032348                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.032348                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 33819.349718                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 33819.349718                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 33819.349718                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 33819.349718                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1079                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                31                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    34.806452                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2514                       # number of writebacks
system.cpu.icache.writebacks::total              2514                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          770                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          770                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          770                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          770                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2770                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2770                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2770                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2770                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     94400000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     94400000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     94400000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     94400000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.025312                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.025312                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.025312                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.025312                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 34079.422383                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 34079.422383                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 34079.422383                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 34079.422383                       # average overall mshr miss latency
system.cpu.icache.replacements                   2514                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       105895                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          105895                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3540                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3540                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    119720498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    119720498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       109435                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       109435                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.032348                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.032348                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 33819.349718                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 33819.349718                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          770                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          770                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2770                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2770                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     94400000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     94400000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.025312                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.025312                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 34079.422383                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 34079.422383                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    503850000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           249.150201                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              108665                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2770                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             39.229242                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   249.150201                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.973243                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.973243                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            221640                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           221640                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    503850000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    503850000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    503850000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    503850000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    503850000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       138060                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           138060                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       138124                       # number of overall hits
system.cpu.dcache.overall_hits::total          138124                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        31793                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          31793                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        31798                       # number of overall misses
system.cpu.dcache.overall_misses::total         31798                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1630505687                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1630505687                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1630505687                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1630505687                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       169853                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       169853                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       169922                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       169922                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.187180                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.187180                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.187133                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.187133                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 51285.052905                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51285.052905                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51276.988710                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51276.988710                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       499855                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              9089                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    54.995599                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13424                       # number of writebacks
system.cpu.dcache.writebacks::total             13424                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        17251                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17251                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        17251                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17251                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14542                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14542                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14547                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14547                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1178250279                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1178250279                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1178669779                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1178669779                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.085615                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.085615                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.085610                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.085610                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 81023.949869                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81023.949869                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 81024.938407                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81024.938407                       # average overall mshr miss latency
system.cpu.dcache.replacements                  13524                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        40289                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           40289                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          303                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           303                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     20988000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20988000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        40592                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        40592                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007465                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007465                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69267.326733                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69267.326733                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          185                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          185                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          118                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          118                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9564000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9564000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002907                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002907                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 81050.847458                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81050.847458                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        97751                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          97751                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        31389                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        31389                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1606311240                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1606311240                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       129140                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       129140                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.243062                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.243062                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51174.336232                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51174.336232                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        17066                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        17066                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        14323                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14323                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1165580832                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1165580832                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.110911                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.110911                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81378.260979                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81378.260979                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           64                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            64                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           69                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           69                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.072464                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.072464                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       419500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       419500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.072464                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.072464                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        83900                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        83900                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           20                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           20                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          101                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          101                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      3206447                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      3206447                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          121                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          121                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.834711                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.834711                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data        31747                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total        31747                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          101                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          101                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      3105447                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      3105447                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.834711                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.834711                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data        30747                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total        30747                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          137                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          137                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        79500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        79500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          138                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          138                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.007246                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.007246                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        79500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        79500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        78500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        78500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.007246                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.007246                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        78500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        78500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          100                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          100                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    503850000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           860.600888                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              152909                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14548                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.510654                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   860.600888                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.840431                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.840431                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          379                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          642                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            354868                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           354868                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    503850000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    503850000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
