Fitter report for Processador
Tue Dec 24 16:07:46 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. Dual Purpose and Dedicated Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. I/O Assignment Warnings
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Fitter RAM Summary
 23. |Processador|ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ALTSYNCRAM
 24. Routing Usage Summary
 25. LAB Logic Elements
 26. LAB-wide Signals
 27. LAB Signals Sourced
 28. LAB Signals Sourced Out
 29. LAB Distinct Inputs
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Tue Dec 24 16:07:46 2024       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Processador                                 ;
; Top-level Entity Name              ; Processador                                 ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE6F17C6                                 ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 390 / 6,272 ( 6 % )                         ;
;     Total combinational functions  ; 363 / 6,272 ( 6 % )                         ;
;     Dedicated logic registers      ; 242 / 6,272 ( 4 % )                         ;
; Total registers                    ; 242                                         ;
; Total pins                         ; 117 / 180 ( 65 % )                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 16,384 / 276,480 ( 6 % )                    ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                              ;
; Total PLLs                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; auto                                  ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.1%      ;
;     Processor 3            ;   1.1%      ;
;     Processor 4            ;   1.1%      ;
;     Processor 5            ;   1.1%      ;
;     Processor 6            ;   1.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                     ;
+---------------------+--------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]      ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------+----------------------------+--------------------------+
; Placement (by node) ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 924 ) ; 0.00 % ( 0 / 924 )         ; 0.00 % ( 0 / 924 )       ;
;     -- Achieved     ; 0.00 % ( 0 / 924 ) ; 0.00 % ( 0 / 924 )         ; 0.00 % ( 0 / 924 )       ;
;                     ;                    ;                            ;                          ;
; Routing (by net)    ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+--------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 625 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 289 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/output_files/Processador.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 390 / 6,272 ( 6 % )       ;
;     -- Combinational with no register       ; 148                       ;
;     -- Register only                        ; 27                        ;
;     -- Combinational with a register        ; 215                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 126                       ;
;     -- 3 input functions                    ; 147                       ;
;     -- <=2 input functions                  ; 90                        ;
;     -- Register only                        ; 27                        ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 323                       ;
;     -- arithmetic mode                      ; 40                        ;
;                                             ;                           ;
; Total registers*                            ; 242 / 7,124 ( 3 % )       ;
;     -- Dedicated logic registers            ; 242 / 6,272 ( 4 % )       ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 35 / 392 ( 9 % )          ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 117 / 180 ( 65 % )        ;
;     -- Clock pins                           ; 1 / 3 ( 33 % )            ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )            ;
;                                             ;                           ;
; M9Ks                                        ; 4 / 30 ( 13 % )           ;
; Total block memory bits                     ; 16,384 / 276,480 ( 6 % )  ;
; Total block memory implementation bits      ; 36,864 / 276,480 ( 13 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )            ;
; PLLs                                        ; 0 / 2 ( 0 % )             ;
; Global signals                              ; 1                         ;
;     -- Global clocks                        ; 1 / 10 ( 10 % )           ;
; JTAGs                                       ; 1 / 1 ( 100 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 0.9% / 1.1% / 0.6%        ;
; Peak interconnect usage (total/H/V)         ; 1.7% / 2.3% / 1.4%        ;
; Maximum fan-out                             ; 246                       ;
; Highest non-global fan-out                  ; 66                        ;
; Total fan-out                               ; 2235                      ;
; Average fan-out                             ; 2.54                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                            ;
+---------------------------------------------+--------------------+--------------------+--------------------------------+
; Statistic                                   ; Top                ; sld_hub:auto_hub   ; hard_block:auto_generated_inst ;
+---------------------------------------------+--------------------+--------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                ; Low                ; Low                            ;
;                                             ;                    ;                    ;                                ;
; Total logic elements                        ; 202 / 6272 ( 3 % ) ; 188 / 6272 ( 3 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 74                 ; 74                 ; 0                              ;
;     -- Register only                        ; 14                 ; 13                 ; 0                              ;
;     -- Combinational with a register        ; 114                ; 101                ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Logic element usage by number of LUT inputs ;                    ;                    ;                                ;
;     -- 4 input functions                    ; 57                 ; 69                 ; 0                              ;
;     -- 3 input functions                    ; 81                 ; 66                 ; 0                              ;
;     -- <=2 input functions                  ; 50                 ; 40                 ; 0                              ;
;     -- Register only                        ; 14                 ; 13                 ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Logic elements by mode                      ;                    ;                    ;                                ;
;     -- normal mode                          ; 156                ; 167                ; 0                              ;
;     -- arithmetic mode                      ; 32                 ; 8                  ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Total registers                             ; 128                ; 114                ; 0                              ;
;     -- Dedicated logic registers            ; 128 / 6272 ( 2 % ) ; 114 / 6272 ( 2 % ) ; 0 / 6272 ( 0 % )               ;
;     -- I/O registers                        ; 0                  ; 0                  ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Total LABs:  partially or completely used   ; 23 / 392 ( 6 % )   ; 17 / 392 ( 4 % )   ; 0 / 392 ( 0 % )                ;
;                                             ;                    ;                    ;                                ;
; Virtual pins                                ; 0                  ; 0                  ; 0                              ;
; I/O pins                                    ; 117                ; 0                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 16384              ; 0                  ; 0                              ;
; Total RAM block bits                        ; 36864              ; 0                  ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )    ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 4 / 30 ( 13 % )    ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ;
; Clock control block                         ; 1 / 12 ( 8 % )     ; 0 / 12 ( 0 % )     ; 0 / 12 ( 0 % )                 ;
;                                             ;                    ;                    ;                                ;
; Connections                                 ;                    ;                    ;                                ;
;     -- Input Connections                    ; 272                ; 167                ; 0                              ;
;     -- Registered Input Connections         ; 162                ; 122                ; 0                              ;
;     -- Output Connections                   ; 307                ; 132                ; 0                              ;
;     -- Registered Output Connections        ; 16                 ; 132                ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Internal Connections                        ;                    ;                    ;                                ;
;     -- Total Connections                    ; 1489               ; 1101               ; 5                              ;
;     -- Registered Connections               ; 364                ; 747                ; 0                              ;
;                                             ;                    ;                    ;                                ;
; External Connections                        ;                    ;                    ;                                ;
;     -- Top                                  ; 280                ; 299                ; 0                              ;
;     -- sld_hub:auto_hub                     ; 299                ; 0                  ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                  ; 0                  ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Partition Interface                         ;                    ;                    ;                                ;
;     -- Input Ports                          ; 105                ; 74                 ; 0                              ;
;     -- Output Ports                         ; 70                 ; 91                 ; 0                              ;
;     -- Bidir Ports                          ; 0                  ; 0                  ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Registered Ports                            ;                    ;                    ;                                ;
;     -- Registered Input Ports               ; 0                  ; 3                  ; 0                              ;
;     -- Registered Output Ports              ; 0                  ; 53                 ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Port Connectivity                           ;                    ;                    ;                                ;
;     -- Input Ports driven by GND            ; 0                  ; 2                  ; 0                              ;
;     -- Output Ports driven by GND           ; 0                  ; 28                 ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                  ; 0                  ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                  ; 0                  ; 0                              ;
;     -- Input Ports with no Source           ; 0                  ; 46                 ; 0                              ;
;     -- Output Ports with no Source          ; 0                  ; 0                  ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                  ; 51                 ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                  ; 60                 ; 0                              ;
+---------------------------------------------+--------------------+--------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                    ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; clk          ; N1    ; 2        ; 0            ; 7            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_in[0]   ; R1    ; 2        ; 0            ; 5            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_in[10]  ; T15   ; 4        ; 30           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_in[11]  ; R4    ; 3        ; 5            ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_in[12]  ; L14   ; 5        ; 34           ; 7            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_in[13]  ; B4    ; 8        ; 5            ; 24           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_in[14]  ; K10   ; 4        ; 25           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_in[15]  ; R10   ; 4        ; 21           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_in[16]  ; B13   ; 7        ; 30           ; 24           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_in[17]  ; A9    ; 7        ; 16           ; 24           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_in[18]  ; C16   ; 6        ; 34           ; 20           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_in[19]  ; E10   ; 7        ; 28           ; 24           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_in[1]   ; R11   ; 4        ; 23           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_in[20]  ; J16   ; 5        ; 34           ; 9            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_in[21]  ; F9    ; 7        ; 23           ; 24           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_in[22]  ; K12   ; 5        ; 34           ; 3            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_in[23]  ; L9    ; 4        ; 18           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_in[24]  ; A11   ; 7        ; 25           ; 24           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_in[25]  ; C6    ; 8        ; 9            ; 24           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_in[26]  ; T10   ; 4        ; 21           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_in[27]  ; G5    ; 1        ; 0            ; 19           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_in[28]  ; J2    ; 2        ; 0            ; 10           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_in[29]  ; A7    ; 8        ; 11           ; 24           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_in[2]   ; L11   ; 4        ; 32           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_in[30]  ; L4    ; 2        ; 0            ; 6            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_in[31]  ; A4    ; 8        ; 5            ; 24           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_in[3]   ; L1    ; 2        ; 0            ; 8            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_in[4]   ; J14   ; 5        ; 34           ; 10           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_in[5]   ; M9    ; 4        ; 21           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_in[6]   ; J13   ; 5        ; 34           ; 11           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_in[7]   ; J6    ; 2        ; 0            ; 10           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_in[8]   ; G15   ; 6        ; 34           ; 17           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; data_in[9]   ; B7    ; 8        ; 11           ; 24           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instr_in[0]  ; A3    ; 8        ; 3            ; 24           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instr_in[10] ; A5    ; 8        ; 7            ; 24           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instr_in[11] ; M1    ; 2        ; 0            ; 11           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instr_in[12] ; M2    ; 2        ; 0            ; 11           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instr_in[13] ; R13   ; 4        ; 28           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instr_in[14] ; J11   ; 5        ; 34           ; 9            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instr_in[15] ; G1    ; 1        ; 0            ; 18           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instr_in[16] ; F11   ; 7        ; 23           ; 24           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instr_in[17] ; N5    ; 3        ; 7            ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instr_in[18] ; C8    ; 8        ; 13           ; 24           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instr_in[19] ; M6    ; 3        ; 7            ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instr_in[1]  ; N11   ; 4        ; 30           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instr_in[20] ; D6    ; 8        ; 3            ; 24           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instr_in[21] ; L2    ; 2        ; 0            ; 8            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instr_in[22] ; F7    ; 8        ; 11           ; 24           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instr_in[23] ; R8    ; 3        ; 16           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instr_in[24] ; B3    ; 8        ; 3            ; 24           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instr_in[25] ; J1    ; 2        ; 0            ; 10           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instr_in[26] ; N14   ; 5        ; 34           ; 4            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instr_in[27] ; M7    ; 3        ; 9            ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instr_in[28] ; T11   ; 4        ; 23           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instr_in[29] ; C2    ; 1        ; 0            ; 22           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instr_in[2]  ; P2    ; 2        ; 0            ; 4            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instr_in[30] ; T6    ; 3        ; 11           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instr_in[31] ; N3    ; 3        ; 1            ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instr_in[3]  ; D3    ; 8        ; 1            ; 24           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instr_in[4]  ; F8    ; 8        ; 13           ; 24           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instr_in[5]  ; L8    ; 3        ; 13           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instr_in[6]  ; B10   ; 7        ; 21           ; 24           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instr_in[7]  ; N2    ; 2        ; 0            ; 7            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instr_in[8]  ; J15   ; 5        ; 34           ; 10           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; instr_in[9]  ; G11   ; 6        ; 34           ; 20           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; reset        ; M8    ; 3        ; 13           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; addr_ram[0]  ; B9    ; 7        ; 16           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; addr_ram[1]  ; L16   ; 5        ; 34           ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; addr_ram[2]  ; E9    ; 7        ; 18           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; addr_ram[3]  ; B8    ; 8        ; 16           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; addr_ram[4]  ; A2    ; 8        ; 5            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; addr_ram[5]  ; N8    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; addr_ram[6]  ; B11   ; 7        ; 25           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; addr_ram[7]  ; T5    ; 3        ; 9            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; addr_rom[0]  ; D11   ; 7        ; 32           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; addr_rom[1]  ; P8    ; 3        ; 16           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; addr_rom[2]  ; K15   ; 5        ; 34           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; addr_rom[3]  ; D1    ; 1        ; 0            ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; addr_rom[4]  ; A8    ; 8        ; 16           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; addr_rom[5]  ; P6    ; 3        ; 7            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; addr_rom[6]  ; A12   ; 7        ; 25           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; addr_rom[7]  ; E8    ; 8        ; 13           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; clk_ram      ; P3    ; 3        ; 1            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; clk_rom      ; N16   ; 5        ; 34           ; 7            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[0]  ; L13   ; 5        ; 34           ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[10] ; F10   ; 7        ; 23           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[11] ; N15   ; 5        ; 34           ; 7            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[12] ; T12   ; 4        ; 25           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[13] ; R6    ; 3        ; 11           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[14] ; A10   ; 7        ; 21           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[15] ; N6    ; 3        ; 7            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[16] ; C14   ; 7        ; 32           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[17] ; F2    ; 1        ; 0            ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[18] ; B12   ; 7        ; 25           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[19] ; T4    ; 3        ; 5            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[1]  ; E11   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[20] ; T7    ; 3        ; 13           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[21] ; R5    ; 3        ; 9            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[22] ; N9    ; 4        ; 21           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[23] ; D9    ; 7        ; 18           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[24] ; C3    ; 8        ; 1            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[25] ; R16   ; 5        ; 34           ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[26] ; F6    ; 8        ; 11           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[27] ; K16   ; 5        ; 34           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[28] ; L10   ; 4        ; 25           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[29] ; F1    ; 1        ; 0            ; 19           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[2]  ; D5    ; 8        ; 3            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[30] ; D8    ; 8        ; 13           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[31] ; T2    ; 3        ; 3            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[3]  ; C11   ; 7        ; 23           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[4]  ; D12   ; 7        ; 30           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[5]  ; B6    ; 8        ; 9            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[6]  ; A6    ; 8        ; 9            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[7]  ; B5    ; 8        ; 5            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[8]  ; R3    ; 3        ; 1            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out[9]  ; C15   ; 6        ; 34           ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; wren         ; T14   ; 4        ; 30           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H4       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; H3       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; J5       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; J4       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R7n, DEV_OE          ; Use as regular IO        ; data_in[20]             ; Dual Purpose Pin          ;
; J15      ; DIFFIO_R7p, DEV_CLRn        ; Use as regular IO        ; instr_in[8]             ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G15      ; DIFFIO_R4p, CRC_ERROR       ; Use as regular IO        ; data_in[8]              ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; E8       ; DIFFIO_T10n, DATA2          ; Use as regular IO        ; addr_rom[7]             ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T10p, DATA3          ; Use as regular IO        ; instr_in[4]             ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T9p, DATA4           ; Use as regular IO        ; data_in[9]              ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T6n, DATA7           ; Use as regular IO        ; instr_in[10]            ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 10 / 17 ( 59 % ) ; 2.5V          ; --           ;
; 2        ; 12 / 19 ( 63 % ) ; 2.5V          ; --           ;
; 3        ; 21 / 26 ( 81 % ) ; 2.5V          ; --           ;
; 4        ; 15 / 27 ( 56 % ) ; 2.5V          ; --           ;
; 5        ; 15 / 25 ( 60 % ) ; 2.5V          ; --           ;
; 6        ; 5 / 14 ( 36 % )  ; 2.5V          ; --           ;
; 7        ; 20 / 26 ( 77 % ) ; 2.5V          ; --           ;
; 8        ; 24 / 26 ( 92 % ) ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; addr_ram[4]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A3       ; 200        ; 8        ; instr_in[0]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A4       ; 196        ; 8        ; data_in[31]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A5       ; 192        ; 8        ; instr_in[10]                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A6       ; 188        ; 8        ; data_out[6]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 183        ; 8        ; data_in[29]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 177        ; 8        ; addr_rom[4]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A9       ; 175        ; 7        ; data_in[17]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A10      ; 168        ; 7        ; data_out[14]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 161        ; 7        ; data_in[24]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A12      ; 159        ; 7        ; addr_rom[6]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A13      ; 153        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 167        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; instr_in[24]                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B4       ; 197        ; 8        ; data_in[13]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B5       ; 195        ; 8        ; data_out[7]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B6       ; 189        ; 8        ; data_out[5]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B7       ; 184        ; 8        ; data_in[9]                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ; 178        ; 8        ; addr_ram[3]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B9       ; 176        ; 7        ; addr_ram[0]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B10      ; 169        ; 7        ; instr_in[6]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 162        ; 7        ; addr_ram[6]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B12      ; 160        ; 7        ; data_out[18]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B13      ; 154        ; 7        ; data_in[16]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B14      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; instr_in[29]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; C3       ; 202        ; 8        ; data_out[24]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; data_in[25]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; instr_in[18]                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ; 172        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; data_out[3]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; data_out[16]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C15      ; 147        ; 6        ; data_out[9]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; C16      ; 146        ; 6        ; data_in[18]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D1       ; 8          ; 1        ; addr_rom[3]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; instr_in[3]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; data_out[2]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D6       ; 199        ; 8        ; instr_in[20]                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; data_out[30]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D9       ; 173        ; 7        ; data_out[23]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; addr_rom[0]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D12      ; 152        ; 7        ; data_out[4]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 144        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 143        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 24         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; addr_rom[7]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E9       ; 174        ; 7        ; addr_ram[2]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E10      ; 158        ; 7        ; data_in[19]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E11      ; 157        ; 7        ; data_out[1]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 12         ; 1        ; data_out[29]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F2       ; 11         ; 1        ; data_out[17]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; data_out[26]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F7       ; 186        ; 8        ; instr_in[22]                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F8       ; 182        ; 8        ; instr_in[4]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ; 165        ; 7        ; data_in[21]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F10      ; 164        ; 7        ; data_out[10]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F11      ; 166        ; 7        ; instr_in[16]                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; instr_in[15]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; data_in[27]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; instr_in[9]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; data_in[8]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 18         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; instr_in[25]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J2       ; 27         ; 2        ; data_in[28]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 20         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J6       ; 29         ; 2        ; data_in[7]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; instr_in[14]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J12      ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 124        ; 5        ; data_in[6]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J14      ; 122        ; 5        ; data_in[4]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J15      ; 121        ; 5        ; instr_in[8]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J16      ; 120        ; 5        ; data_in[20]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 87         ; 4        ; data_in[14]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; K11      ; 110        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 105        ; 5        ; data_in[22]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; addr_rom[2]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K16      ; 118        ; 5        ; data_out[27]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ; 35         ; 2        ; data_in[3]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L2       ; 34         ; 2        ; instr_in[21]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; data_in[30]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 68         ; 3        ; instr_in[5]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L9       ; 77         ; 4        ; data_in[23]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L10      ; 88         ; 4        ; data_out[28]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L11      ; 99         ; 4        ; data_in[2]                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L12      ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 114        ; 5        ; data_out[0]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L14      ; 113        ; 5        ; data_in[12]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L15      ; 116        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 115        ; 5        ; addr_ram[1]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M1       ; 26         ; 2        ; instr_in[11]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M2       ; 25         ; 2        ; instr_in[12]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; instr_in[19]                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M7       ; 59         ; 3        ; instr_in[27]                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M8       ; 69         ; 3        ; reset                                                     ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M9       ; 78         ; 4        ; data_in[5]                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M10      ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; clk                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N2       ; 37         ; 2        ; instr_in[7]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N3       ; 45         ; 3        ; instr_in[31]                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; instr_in[17]                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N6       ; 56         ; 3        ; data_out[15]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; addr_ram[5]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N9       ; 79         ; 4        ; data_out[22]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; instr_in[1]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N14      ; 106        ; 5        ; instr_in[26]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N15      ; 112        ; 5        ; data_out[11]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N16      ; 111        ; 5        ; clk_rom                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; instr_in[2]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P3       ; 46         ; 3        ; clk_ram                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; addr_rom[5]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; addr_rom[1]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P9       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 108        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 42         ; 2        ; data_in[0]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; data_out[8]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R4       ; 53         ; 3        ; data_in[11]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R5       ; 61         ; 3        ; data_out[21]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R6       ; 63         ; 3        ; data_out[13]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 72         ; 3        ; instr_in[23]                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R9       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 80         ; 4        ; data_in[15]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R11      ; 83         ; 4        ; data_in[1]                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R12      ; 85         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 91         ; 4        ; instr_in[13]                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R14      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; data_out[25]                                              ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; data_out[31]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T3       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 54         ; 3        ; data_out[19]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T5       ; 62         ; 3        ; addr_ram[7]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T6       ; 64         ; 3        ; instr_in[30]                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T7       ; 67         ; 3        ; data_out[20]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T8       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 81         ; 4        ; data_in[26]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T11      ; 84         ; 4        ; instr_in[28]                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T12      ; 86         ; 4        ; data_out[12]                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T13      ; 92         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 95         ; 4        ; wren                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T15      ; 96         ; 4        ; data_in[10]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------+
; I/O Assignment Warnings                      ;
+--------------+-------------------------------+
; Pin Name     ; Reason                        ;
+--------------+-------------------------------+
; wren         ; Incomplete set of assignments ;
; clk          ; Incomplete set of assignments ;
; reset        ; Incomplete set of assignments ;
; data_in[31]  ; Incomplete set of assignments ;
; data_in[30]  ; Incomplete set of assignments ;
; data_in[29]  ; Incomplete set of assignments ;
; data_in[28]  ; Incomplete set of assignments ;
; data_in[27]  ; Incomplete set of assignments ;
; data_in[26]  ; Incomplete set of assignments ;
; data_in[25]  ; Incomplete set of assignments ;
; data_in[24]  ; Incomplete set of assignments ;
; data_in[23]  ; Incomplete set of assignments ;
; data_in[22]  ; Incomplete set of assignments ;
; data_in[21]  ; Incomplete set of assignments ;
; data_in[20]  ; Incomplete set of assignments ;
; data_in[19]  ; Incomplete set of assignments ;
; data_in[18]  ; Incomplete set of assignments ;
; data_in[17]  ; Incomplete set of assignments ;
; data_in[16]  ; Incomplete set of assignments ;
; data_in[15]  ; Incomplete set of assignments ;
; data_in[14]  ; Incomplete set of assignments ;
; data_in[13]  ; Incomplete set of assignments ;
; data_in[12]  ; Incomplete set of assignments ;
; data_in[11]  ; Incomplete set of assignments ;
; data_in[10]  ; Incomplete set of assignments ;
; data_in[9]   ; Incomplete set of assignments ;
; data_in[8]   ; Incomplete set of assignments ;
; data_in[7]   ; Incomplete set of assignments ;
; data_in[6]   ; Incomplete set of assignments ;
; data_in[5]   ; Incomplete set of assignments ;
; data_in[4]   ; Incomplete set of assignments ;
; data_in[3]   ; Incomplete set of assignments ;
; data_in[2]   ; Incomplete set of assignments ;
; data_in[1]   ; Incomplete set of assignments ;
; data_in[0]   ; Incomplete set of assignments ;
; instr_in[31] ; Incomplete set of assignments ;
; instr_in[30] ; Incomplete set of assignments ;
; instr_in[29] ; Incomplete set of assignments ;
; instr_in[28] ; Incomplete set of assignments ;
; instr_in[27] ; Incomplete set of assignments ;
; instr_in[26] ; Incomplete set of assignments ;
; instr_in[25] ; Incomplete set of assignments ;
; instr_in[24] ; Incomplete set of assignments ;
; instr_in[23] ; Incomplete set of assignments ;
; instr_in[22] ; Incomplete set of assignments ;
; instr_in[21] ; Incomplete set of assignments ;
; instr_in[20] ; Incomplete set of assignments ;
; instr_in[19] ; Incomplete set of assignments ;
; instr_in[18] ; Incomplete set of assignments ;
; instr_in[17] ; Incomplete set of assignments ;
; instr_in[16] ; Incomplete set of assignments ;
; instr_in[15] ; Incomplete set of assignments ;
; instr_in[14] ; Incomplete set of assignments ;
; instr_in[13] ; Incomplete set of assignments ;
; instr_in[12] ; Incomplete set of assignments ;
; instr_in[11] ; Incomplete set of assignments ;
; instr_in[10] ; Incomplete set of assignments ;
; instr_in[9]  ; Incomplete set of assignments ;
; instr_in[8]  ; Incomplete set of assignments ;
; instr_in[7]  ; Incomplete set of assignments ;
; instr_in[6]  ; Incomplete set of assignments ;
; instr_in[5]  ; Incomplete set of assignments ;
; instr_in[4]  ; Incomplete set of assignments ;
; instr_in[3]  ; Incomplete set of assignments ;
; instr_in[2]  ; Incomplete set of assignments ;
; instr_in[1]  ; Incomplete set of assignments ;
; instr_in[0]  ; Incomplete set of assignments ;
; clk_ram      ; Incomplete set of assignments ;
; clk_rom      ; Incomplete set of assignments ;
; addr_ram[7]  ; Incomplete set of assignments ;
; addr_ram[6]  ; Incomplete set of assignments ;
; addr_ram[5]  ; Incomplete set of assignments ;
; addr_ram[4]  ; Incomplete set of assignments ;
; addr_ram[3]  ; Incomplete set of assignments ;
; addr_ram[2]  ; Incomplete set of assignments ;
; addr_ram[1]  ; Incomplete set of assignments ;
; addr_ram[0]  ; Incomplete set of assignments ;
; addr_rom[7]  ; Incomplete set of assignments ;
; addr_rom[6]  ; Incomplete set of assignments ;
; addr_rom[5]  ; Incomplete set of assignments ;
; addr_rom[4]  ; Incomplete set of assignments ;
; addr_rom[3]  ; Incomplete set of assignments ;
; addr_rom[2]  ; Incomplete set of assignments ;
; addr_rom[1]  ; Incomplete set of assignments ;
; addr_rom[0]  ; Incomplete set of assignments ;
; data_out[31] ; Incomplete set of assignments ;
; data_out[30] ; Incomplete set of assignments ;
; data_out[29] ; Incomplete set of assignments ;
; data_out[28] ; Incomplete set of assignments ;
; data_out[27] ; Incomplete set of assignments ;
; data_out[26] ; Incomplete set of assignments ;
; data_out[25] ; Incomplete set of assignments ;
; data_out[24] ; Incomplete set of assignments ;
; data_out[23] ; Incomplete set of assignments ;
; data_out[22] ; Incomplete set of assignments ;
; data_out[21] ; Incomplete set of assignments ;
; data_out[20] ; Incomplete set of assignments ;
; data_out[19] ; Incomplete set of assignments ;
; data_out[18] ; Incomplete set of assignments ;
; data_out[17] ; Incomplete set of assignments ;
; data_out[16] ; Incomplete set of assignments ;
; data_out[15] ; Incomplete set of assignments ;
; data_out[14] ; Incomplete set of assignments ;
; data_out[13] ; Incomplete set of assignments ;
; data_out[12] ; Incomplete set of assignments ;
; data_out[11] ; Incomplete set of assignments ;
; data_out[10] ; Incomplete set of assignments ;
; data_out[9]  ; Incomplete set of assignments ;
; data_out[8]  ; Incomplete set of assignments ;
; data_out[7]  ; Incomplete set of assignments ;
; data_out[6]  ; Incomplete set of assignments ;
; data_out[5]  ; Incomplete set of assignments ;
; data_out[4]  ; Incomplete set of assignments ;
; data_out[3]  ; Incomplete set of assignments ;
; data_out[2]  ; Incomplete set of assignments ;
; data_out[1]  ; Incomplete set of assignments ;
; data_out[0]  ; Incomplete set of assignments ;
; wren         ; Missing location assignment   ;
; clk          ; Missing location assignment   ;
; reset        ; Missing location assignment   ;
; data_in[31]  ; Missing location assignment   ;
; data_in[30]  ; Missing location assignment   ;
; data_in[29]  ; Missing location assignment   ;
; data_in[28]  ; Missing location assignment   ;
; data_in[27]  ; Missing location assignment   ;
; data_in[26]  ; Missing location assignment   ;
; data_in[25]  ; Missing location assignment   ;
; data_in[24]  ; Missing location assignment   ;
; data_in[23]  ; Missing location assignment   ;
; data_in[22]  ; Missing location assignment   ;
; data_in[21]  ; Missing location assignment   ;
; data_in[20]  ; Missing location assignment   ;
; data_in[19]  ; Missing location assignment   ;
; data_in[18]  ; Missing location assignment   ;
; data_in[17]  ; Missing location assignment   ;
; data_in[16]  ; Missing location assignment   ;
; data_in[15]  ; Missing location assignment   ;
; data_in[14]  ; Missing location assignment   ;
; data_in[13]  ; Missing location assignment   ;
; data_in[12]  ; Missing location assignment   ;
; data_in[11]  ; Missing location assignment   ;
; data_in[10]  ; Missing location assignment   ;
; data_in[9]   ; Missing location assignment   ;
; data_in[8]   ; Missing location assignment   ;
; data_in[7]   ; Missing location assignment   ;
; data_in[6]   ; Missing location assignment   ;
; data_in[5]   ; Missing location assignment   ;
; data_in[4]   ; Missing location assignment   ;
; data_in[3]   ; Missing location assignment   ;
; data_in[2]   ; Missing location assignment   ;
; data_in[1]   ; Missing location assignment   ;
; data_in[0]   ; Missing location assignment   ;
; instr_in[31] ; Missing location assignment   ;
; instr_in[30] ; Missing location assignment   ;
; instr_in[29] ; Missing location assignment   ;
; instr_in[28] ; Missing location assignment   ;
; instr_in[27] ; Missing location assignment   ;
; instr_in[26] ; Missing location assignment   ;
; instr_in[25] ; Missing location assignment   ;
; instr_in[24] ; Missing location assignment   ;
; instr_in[23] ; Missing location assignment   ;
; instr_in[22] ; Missing location assignment   ;
; instr_in[21] ; Missing location assignment   ;
; instr_in[20] ; Missing location assignment   ;
; instr_in[19] ; Missing location assignment   ;
; instr_in[18] ; Missing location assignment   ;
; instr_in[17] ; Missing location assignment   ;
; instr_in[16] ; Missing location assignment   ;
; instr_in[15] ; Missing location assignment   ;
; instr_in[14] ; Missing location assignment   ;
; instr_in[13] ; Missing location assignment   ;
; instr_in[12] ; Missing location assignment   ;
; instr_in[11] ; Missing location assignment   ;
; instr_in[10] ; Missing location assignment   ;
; instr_in[9]  ; Missing location assignment   ;
; instr_in[8]  ; Missing location assignment   ;
; instr_in[7]  ; Missing location assignment   ;
; instr_in[6]  ; Missing location assignment   ;
; instr_in[5]  ; Missing location assignment   ;
; instr_in[4]  ; Missing location assignment   ;
; instr_in[3]  ; Missing location assignment   ;
; instr_in[2]  ; Missing location assignment   ;
; instr_in[1]  ; Missing location assignment   ;
; instr_in[0]  ; Missing location assignment   ;
; clk_ram      ; Missing location assignment   ;
; clk_rom      ; Missing location assignment   ;
; addr_ram[7]  ; Missing location assignment   ;
; addr_ram[6]  ; Missing location assignment   ;
; addr_ram[5]  ; Missing location assignment   ;
; addr_ram[4]  ; Missing location assignment   ;
; addr_ram[3]  ; Missing location assignment   ;
; addr_ram[2]  ; Missing location assignment   ;
; addr_ram[1]  ; Missing location assignment   ;
; addr_ram[0]  ; Missing location assignment   ;
; addr_rom[7]  ; Missing location assignment   ;
; addr_rom[6]  ; Missing location assignment   ;
; addr_rom[5]  ; Missing location assignment   ;
; addr_rom[4]  ; Missing location assignment   ;
; addr_rom[3]  ; Missing location assignment   ;
; addr_rom[2]  ; Missing location assignment   ;
; addr_rom[1]  ; Missing location assignment   ;
; addr_rom[0]  ; Missing location assignment   ;
; data_out[31] ; Missing location assignment   ;
; data_out[30] ; Missing location assignment   ;
; data_out[29] ; Missing location assignment   ;
; data_out[28] ; Missing location assignment   ;
; data_out[27] ; Missing location assignment   ;
; data_out[26] ; Missing location assignment   ;
; data_out[25] ; Missing location assignment   ;
; data_out[24] ; Missing location assignment   ;
; data_out[23] ; Missing location assignment   ;
; data_out[22] ; Missing location assignment   ;
; data_out[21] ; Missing location assignment   ;
; data_out[20] ; Missing location assignment   ;
; data_out[19] ; Missing location assignment   ;
; data_out[18] ; Missing location assignment   ;
; data_out[17] ; Missing location assignment   ;
; data_out[16] ; Missing location assignment   ;
; data_out[15] ; Missing location assignment   ;
; data_out[14] ; Missing location assignment   ;
; data_out[13] ; Missing location assignment   ;
; data_out[12] ; Missing location assignment   ;
; data_out[11] ; Missing location assignment   ;
; data_out[10] ; Missing location assignment   ;
; data_out[9]  ; Missing location assignment   ;
; data_out[8]  ; Missing location assignment   ;
; data_out[7]  ; Missing location assignment   ;
; data_out[6]  ; Missing location assignment   ;
; data_out[5]  ; Missing location assignment   ;
; data_out[4]  ; Missing location assignment   ;
; data_out[3]  ; Missing location assignment   ;
; data_out[2]  ; Missing location assignment   ;
; data_out[1]  ; Missing location assignment   ;
; data_out[0]  ; Missing location assignment   ;
+--------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |Processador                                                                                                                            ; 390 (1)     ; 242 (0)                   ; 0 (0)         ; 16384       ; 4    ; 0            ; 0       ; 0         ; 117  ; 0            ; 148 (1)      ; 27 (0)            ; 215 (0)          ; |Processador                                                                                                                                                                                                                                                                                                                                            ; Processador                       ; work         ;
;    |RAM_Data:inst1|                                                                                                                     ; 99 (0)      ; 64 (0)                    ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (0)       ; 7 (0)             ; 57 (0)           ; |Processador|RAM_Data:inst1                                                                                                                                                                                                                                                                                                                             ; RAM_Data                          ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 99 (0)      ; 64 (0)                    ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (0)       ; 7 (0)             ; 57 (0)           ; |Processador|RAM_Data:inst1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;          |altsyncram_ntr3:auto_generated|                                                                                               ; 99 (0)      ; 64 (0)                    ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (0)       ; 7 (0)             ; 57 (0)           ; |Processador|RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated                                                                                                                                                                                                                                                              ; altsyncram_ntr3                   ; work         ;
;             |altsyncram_ldp2:altsyncram1|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Processador|RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1                                                                                                                                                                                                                                  ; altsyncram_ldp2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 99 (78)     ; 64 (55)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (23)      ; 7 (7)             ; 57 (48)          ; |Processador|RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                    ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |Processador|RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                 ; sld_rom_sr                        ; work         ;
;    |ROM_Instruction:inst2|                                                                                                              ; 102 (0)     ; 64 (0)                    ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (0)       ; 7 (0)             ; 57 (0)           ; |Processador|ROM_Instruction:inst2                                                                                                                                                                                                                                                                                                                      ; ROM_Instruction                   ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 102 (0)     ; 64 (0)                    ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (0)       ; 7 (0)             ; 57 (0)           ; |Processador|ROM_Instruction:inst2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;          |altsyncram_sdu3:auto_generated|                                                                                               ; 102 (0)     ; 64 (0)                    ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (0)       ; 7 (0)             ; 57 (0)           ; |Processador|ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated                                                                                                                                                                                                                                                       ; altsyncram_sdu3                   ; work         ;
;             |altsyncram_00v2:altsyncram1|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Processador|ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1                                                                                                                                                                                                                           ; altsyncram_00v2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 102 (77)    ; 64 (55)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (22)      ; 7 (7)             ; 57 (48)          ; |Processador|ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                             ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 25 (25)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 9 (9)            ; |Processador|ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 188 (1)     ; 114 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 74 (1)       ; 13 (0)            ; 101 (0)          ; |Processador|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 187 (0)     ; 114 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 73 (0)       ; 13 (0)            ; 101 (0)          ; |Processador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 187 (0)     ; 114 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 73 (0)       ; 13 (0)            ; 101 (0)          ; |Processador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 187 (7)     ; 114 (6)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 73 (1)       ; 13 (2)            ; 101 (0)          ; |Processador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 184 (0)     ; 108 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 72 (0)       ; 11 (0)            ; 101 (0)          ; |Processador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 184 (144)   ; 108 (80)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 72 (60)      ; 11 (10)           ; 101 (75)         ; |Processador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 20 (20)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 9 (9)            ; |Processador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 18 (18)          ; |Processador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                          ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; Name         ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; wren         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clk          ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; reset        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[31]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[30]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[29]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[28]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[27]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[26]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[25]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[24]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[23]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[22]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[21]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[20]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[19]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[18]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[17]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[16]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[15]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[14]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[13]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[12]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[11]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[10]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[9]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[8]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[7]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[6]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[5]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[4]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[3]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[2]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[1]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; data_in[0]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; instr_in[31] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; instr_in[30] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; instr_in[29] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; instr_in[28] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; instr_in[27] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; instr_in[26] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; instr_in[25] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; instr_in[24] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; instr_in[23] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; instr_in[22] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; instr_in[21] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; instr_in[20] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; instr_in[19] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; instr_in[18] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; instr_in[17] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; instr_in[16] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; instr_in[15] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; instr_in[14] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; instr_in[13] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; instr_in[12] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; instr_in[11] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; instr_in[10] ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; instr_in[9]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; instr_in[8]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; instr_in[7]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; instr_in[6]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; instr_in[5]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; instr_in[4]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; instr_in[3]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; instr_in[2]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; instr_in[1]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; instr_in[0]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; clk_ram      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clk_rom      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addr_ram[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addr_ram[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addr_ram[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addr_ram[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addr_ram[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addr_ram[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addr_ram[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addr_ram[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addr_rom[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addr_rom[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addr_rom[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addr_rom[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addr_rom[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addr_rom[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addr_rom[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; addr_rom[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[31] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[30] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[29] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[28] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[27] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[26] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[25] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[24] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[23] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[22] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[21] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[20] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[19] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[18] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[17] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[16] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; clk                 ;                   ;         ;
; reset               ;                   ;         ;
; data_in[31]         ;                   ;         ;
; data_in[30]         ;                   ;         ;
; data_in[29]         ;                   ;         ;
; data_in[28]         ;                   ;         ;
; data_in[27]         ;                   ;         ;
; data_in[26]         ;                   ;         ;
; data_in[25]         ;                   ;         ;
; data_in[24]         ;                   ;         ;
; data_in[23]         ;                   ;         ;
; data_in[22]         ;                   ;         ;
; data_in[21]         ;                   ;         ;
; data_in[20]         ;                   ;         ;
; data_in[19]         ;                   ;         ;
; data_in[18]         ;                   ;         ;
; data_in[17]         ;                   ;         ;
; data_in[16]         ;                   ;         ;
; data_in[15]         ;                   ;         ;
; data_in[14]         ;                   ;         ;
; data_in[13]         ;                   ;         ;
; data_in[12]         ;                   ;         ;
; data_in[11]         ;                   ;         ;
; data_in[10]         ;                   ;         ;
; data_in[9]          ;                   ;         ;
; data_in[8]          ;                   ;         ;
; data_in[7]          ;                   ;         ;
; data_in[6]          ;                   ;         ;
; data_in[5]          ;                   ;         ;
; data_in[4]          ;                   ;         ;
; data_in[3]          ;                   ;         ;
; data_in[2]          ;                   ;         ;
; data_in[1]          ;                   ;         ;
; data_in[0]          ;                   ;         ;
; instr_in[31]        ;                   ;         ;
; instr_in[30]        ;                   ;         ;
; instr_in[29]        ;                   ;         ;
; instr_in[28]        ;                   ;         ;
; instr_in[27]        ;                   ;         ;
; instr_in[26]        ;                   ;         ;
; instr_in[25]        ;                   ;         ;
; instr_in[24]        ;                   ;         ;
; instr_in[23]        ;                   ;         ;
; instr_in[22]        ;                   ;         ;
; instr_in[21]        ;                   ;         ;
; instr_in[20]        ;                   ;         ;
; instr_in[19]        ;                   ;         ;
; instr_in[18]        ;                   ;         ;
; instr_in[17]        ;                   ;         ;
; instr_in[16]        ;                   ;         ;
; instr_in[15]        ;                   ;         ;
; instr_in[14]        ;                   ;         ;
; instr_in[13]        ;                   ;         ;
; instr_in[12]        ;                   ;         ;
; instr_in[11]        ;                   ;         ;
; instr_in[10]        ;                   ;         ;
; instr_in[9]         ;                   ;         ;
; instr_in[8]         ;                   ;         ;
; instr_in[7]         ;                   ;         ;
; instr_in[6]         ;                   ;         ;
; instr_in[5]         ;                   ;         ;
; instr_in[4]         ;                   ;         ;
; instr_in[3]         ;                   ;         ;
; instr_in[2]         ;                   ;         ;
; instr_in[1]         ;                   ;         ;
; instr_in[0]         ;                   ;         ;
+---------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location           ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                                                                                                                                                                                                      ; LCCOMB_X23_Y14_N24 ; 2       ; Write enable ; no     ; --                   ; --               ; --                        ;
; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                                                                                         ; LCCOMB_X19_Y12_N4  ; 7       ; Async. clear ; no     ; --                   ; --               ; --                        ;
; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                                                                                         ; LCCOMB_X23_Y12_N22 ; 7       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                                                                                                                                                                                         ; LCCOMB_X23_Y14_N26 ; 9       ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~10                                                                                                                                                                                                                              ; LCCOMB_X23_Y14_N0  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]~2                                                                                                                                                                                                                              ; LCCOMB_X22_Y14_N22 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3                                                                                                                                                                                     ; LCCOMB_X18_Y13_N18 ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11                                                                                                                                                                               ; LCCOMB_X19_Y13_N14 ; 5       ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12                                                                                                                                                                               ; LCCOMB_X18_Y13_N24 ; 5       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                                                                                                                                                                                               ; LCCOMB_X18_Y9_N10  ; 2       ; Write enable ; no     ; --                   ; --               ; --                        ;
; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                                                                                  ; LCCOMB_X18_Y12_N24 ; 7       ; Async. clear ; no     ; --                   ; --               ; --                        ;
; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                                                                                  ; LCCOMB_X23_Y12_N0  ; 7       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                                                                                                                                                                                  ; LCCOMB_X22_Y11_N20 ; 9       ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~12                                                                                                                                                                                                                       ; LCCOMB_X22_Y11_N2  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]~1                                                                                                                                                                                                                       ; LCCOMB_X22_Y13_N28 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~7                                                                                                                                                                              ; LCCOMB_X12_Y11_N26 ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10                                                                                                                                                                        ; LCCOMB_X12_Y11_N28 ; 5       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19                                                                                                                                                                        ; LCCOMB_X13_Y11_N30 ; 5       ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y12_N0     ; 246     ; Clock        ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y12_N0     ; 22      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X16_Y12_N15     ; 53      ; Async. clear ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X18_Y9_N12  ; 4       ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X18_Y9_N6   ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X18_Y11_N2  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2            ; LCCOMB_X18_Y9_N8   ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                              ; FF_X19_Y12_N23     ; 12      ; Async. clear ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~24                           ; LCCOMB_X19_Y11_N18 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                              ; FF_X19_Y12_N29     ; 11      ; Async. clear ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                              ; FF_X18_Y12_N9      ; 12      ; Async. clear ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~26                           ; LCCOMB_X18_Y11_N22 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                              ; FF_X18_Y12_N31     ; 11      ; Async. clear ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8                              ; LCCOMB_X17_Y12_N24 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16              ; LCCOMB_X18_Y9_N18  ; 5       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19              ; LCCOMB_X18_Y9_N2   ; 5       ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~4                                 ; LCCOMB_X18_Y12_N10 ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                       ; LCCOMB_X17_Y11_N28 ; 5       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2                     ; LCCOMB_X18_Y11_N6  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12                    ; LCCOMB_X16_Y11_N4  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~14      ; LCCOMB_X21_Y14_N0  ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~22 ; LCCOMB_X21_Y14_N26 ; 5       ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~23 ; LCCOMB_X21_Y14_N4  ; 5       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X16_Y12_N25     ; 15      ; Async. clear ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X16_Y12_N27     ; 12      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; FF_X18_Y11_N21     ; 48      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X16_Y12_N0  ; 3       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X16_Y13_N1      ; 35      ; Async. clear ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X18_Y9_N14  ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                          ;
+------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                         ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP ; JTAG_X1_Y12_N0 ; 246     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
+------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------+--------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                        ; Type ; Mode           ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF             ; Location                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-----------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------+--------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ALTSYNCRAM        ; AUTO ; True Dual Port ; Single Clock ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 8192 ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 2    ; None            ; M9K_X27_Y15_N0, M9K_X27_Y16_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; Single Clock ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 8192 ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 2    ; ConteudoROM.mif ; M9K_X27_Y12_N0, M9K_X27_Y11_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-----------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------+--------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Processador|ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ALTSYNCRAM                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000000000000000001) (1) (1) (01)    ;(00000000000000000000000000000010) (2) (2) (02)   ;(00000000000000000000000000000011) (3) (3) (03)   ;(00000000000000000000000000000100) (4) (4) (04)   ;(00000000000000000000000000000101) (5) (5) (05)   ;(00000000000000000000000000000110) (6) (6) (06)   ;(00000000000000000000000000000111) (7) (7) (07)   ;(00000000000000000000000000001000) (10) (8) (08)   ;
;8;(00000000000000000000000000001001) (11) (9) (09)    ;(00000000000000000000000000001010) (12) (10) (0A)   ;(00000000000000000000000000001011) (13) (11) (0B)   ;(00000000000000000000000000001100) (14) (12) (0C)   ;(00000000000000000000000000001101) (15) (13) (0D)   ;(00000000000000000000000000001110) (16) (14) (0E)   ;(00000000000000000000000000001111) (17) (15) (0F)   ;(00000000000000000000000000010000) (20) (16) (10)   ;
;16;(00000000000000000000000000010001) (21) (17) (11)    ;(00000000000000000000000000010010) (22) (18) (12)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010100) (24) (20) (14)   ;(00000000000000000000000000010101) (25) (21) (15)   ;(00000000000000000000000000010110) (26) (22) (16)   ;(00000000000000000000000000010111) (27) (23) (17)   ;(00000000000000000000000000011000) (30) (24) (18)   ;
;24;(00000000000000000000000000011001) (31) (25) (19)    ;(00000000000000000000000000011010) (32) (26) (1A)   ;(00000000000000000000000000011011) (33) (27) (1B)   ;(00000000000000000000000000011100) (34) (28) (1C)   ;(00000000000000000000000000011101) (35) (29) (1D)   ;(00000000000000000000000000011110) (36) (30) (1E)   ;(00000000000000000000000000011111) (37) (31) (1F)   ;(00000000000000000000000000100000) (40) (32) (20)   ;
;32;(00000000000000000000000000100001) (41) (33) (21)    ;(00000000000000000000000000100010) (42) (34) (22)   ;(00000000000000000000000000100011) (43) (35) (23)   ;(00000000000000000000000000100100) (44) (36) (24)   ;(00000000000000000000000000100101) (45) (37) (25)   ;(00000000000000000000000000100110) (46) (38) (26)   ;(00000000000000000000000000100111) (47) (39) (27)   ;(00000000000000000000000000101000) (50) (40) (28)   ;
;40;(00000000000000000000000000101001) (51) (41) (29)    ;(00000000000000000000000000101010) (52) (42) (2A)   ;(00000000000000000000000000101011) (53) (43) (2B)   ;(00000000000000000000000000101100) (54) (44) (2C)   ;(00000000000000000000000000101101) (55) (45) (2D)   ;(00000000000000000000000000101110) (56) (46) (2E)   ;(00000000000000000000000000101111) (57) (47) (2F)   ;(00000000000000000000000000110000) (60) (48) (30)   ;
;48;(00000000000000000000000000110001) (61) (49) (31)    ;(00000000000000000000000000110010) (62) (50) (32)   ;(00000000000000000000000000110011) (63) (51) (33)   ;(00000000000000000000000000110100) (64) (52) (34)   ;(00000000000000000000000000110101) (65) (53) (35)   ;(00000000000000000000000000110110) (66) (54) (36)   ;(00000000000000000000000000110111) (67) (55) (37)   ;(00000000000000000000000000111000) (70) (56) (38)   ;
;56;(00000000000000000000000000111001) (71) (57) (39)    ;(00000000000000000000000000111010) (72) (58) (3A)   ;(00000000000000000000000000111011) (73) (59) (3B)   ;(00000000000000000000000000111100) (74) (60) (3C)   ;(00000000000000000000000000111101) (75) (61) (3D)   ;(00000000000000000000000000111110) (76) (62) (3E)   ;(00000000000000000000000000111111) (77) (63) (3F)   ;(00000000000000000000000001000000) (100) (64) (40)   ;
;64;(00000000000000000000000001000001) (101) (65) (41)    ;(00000000000000000000000001000010) (102) (66) (42)   ;(00000000000000000000000001000011) (103) (67) (43)   ;(00000000000000000000000001000100) (104) (68) (44)   ;(00000000000000000000000001000101) (105) (69) (45)   ;(00000000000000000000000001000110) (106) (70) (46)   ;(00000000000000000000000001000111) (107) (71) (47)   ;(00000000000000000000000001001000) (110) (72) (48)   ;
;72;(00000000000000000000000001001001) (111) (73) (49)    ;(00000000000000000000000001001010) (112) (74) (4A)   ;(00000000000000000000000001001011) (113) (75) (4B)   ;(00000000000000000000000001001100) (114) (76) (4C)   ;(00000000000000000000000001001101) (115) (77) (4D)   ;(00000000000000000000000001001110) (116) (78) (4E)   ;(00000000000000000000000001001111) (117) (79) (4F)   ;(00000000000000000000000001010000) (120) (80) (50)   ;
;80;(00000000000000000000000001010001) (121) (81) (51)    ;(00000000000000000000000001010010) (122) (82) (52)   ;(00000000000000000000000001010011) (123) (83) (53)   ;(00000000000000000000000001010100) (124) (84) (54)   ;(00000000000000000000000001010101) (125) (85) (55)   ;(00000000000000000000000001010110) (126) (86) (56)   ;(00000000000000000000000001010111) (127) (87) (57)   ;(00000000000000000000000001011000) (130) (88) (58)   ;
;88;(00000000000000000000000001011001) (131) (89) (59)    ;(00000000000000000000000001011010) (132) (90) (5A)   ;(00000000000000000000000001011011) (133) (91) (5B)   ;(00000000000000000000000001011100) (134) (92) (5C)   ;(00000000000000000000000001011101) (135) (93) (5D)   ;(00000000000000000000000001011110) (136) (94) (5E)   ;(00000000000000000000000001011111) (137) (95) (5F)   ;(00000000000000000000000001100000) (140) (96) (60)   ;
;96;(00000000000000000000000001100001) (141) (97) (61)    ;(00000000000000000000000001100010) (142) (98) (62)   ;(00000000000000000000000001100011) (143) (99) (63)   ;(00000000000000000000000001100100) (144) (100) (64)   ;(00000000000000000000000001100101) (145) (101) (65)   ;(00000000000000000000000001100110) (146) (102) (66)   ;(00000000000000000000000001100111) (147) (103) (67)   ;(00000000000000000000000001101000) (150) (104) (68)   ;
;104;(00000000000000000000000001101001) (151) (105) (69)    ;(00000000000000000000000001101010) (152) (106) (6A)   ;(00000000000000000000000001101011) (153) (107) (6B)   ;(00000000000000000000000001101100) (154) (108) (6C)   ;(00000000000000000000000001101101) (155) (109) (6D)   ;(00000000000000000000000001101110) (156) (110) (6E)   ;(00000000000000000000000001101111) (157) (111) (6F)   ;(00000000000000000000000001110000) (160) (112) (70)   ;
;112;(00000000000000000000000001110001) (161) (113) (71)    ;(00000000000000000000000001110010) (162) (114) (72)   ;(00000000000000000000000001110011) (163) (115) (73)   ;(00000000000000000000000001110100) (164) (116) (74)   ;(00000000000000000000000001110101) (165) (117) (75)   ;(00000000000000000000000001110110) (166) (118) (76)   ;(00000000000000000000000001110111) (167) (119) (77)   ;(00000000000000000000000001111000) (170) (120) (78)   ;
;120;(00000000000000000000000001111001) (171) (121) (79)    ;(00000000000000000000000001111010) (172) (122) (7A)   ;(00000000000000000000000001111011) (173) (123) (7B)   ;(00000000000000000000000001111100) (174) (124) (7C)   ;(00000000000000000000000001111101) (175) (125) (7D)   ;(00000000000000000000000001111110) (176) (126) (7E)   ;(00000000000000000000000001111111) (177) (127) (7F)   ;(00000000000000000000000010000000) (200) (128) (80)   ;
;128;(00000000000000000000000010000001) (201) (129) (81)    ;(00000000000000000000000010000010) (202) (130) (82)   ;(00000000000000000000000010000011) (203) (131) (83)   ;(00000000000000000000000010000100) (204) (132) (84)   ;(00000000000000000000000010000101) (205) (133) (85)   ;(00000000000000000000000010000110) (206) (134) (86)   ;(00000000000000000000000010000111) (207) (135) (87)   ;(00000000000000000000000010001000) (210) (136) (88)   ;
;136;(00000000000000000000000010001001) (211) (137) (89)    ;(00000000000000000000000010001010) (212) (138) (8A)   ;(00000000000000000000000010001011) (213) (139) (8B)   ;(00000000000000000000000010001100) (214) (140) (8C)   ;(00000000000000000000000010001101) (215) (141) (8D)   ;(00000000000000000000000010001110) (216) (142) (8E)   ;(00000000000000000000000010001111) (217) (143) (8F)   ;(00000000000000000000000010010000) (220) (144) (90)   ;
;144;(00000000000000000000000010010001) (221) (145) (91)    ;(00000000000000000000000010010010) (222) (146) (92)   ;(00000000000000000000000010010011) (223) (147) (93)   ;(00000000000000000000000010010100) (224) (148) (94)   ;(00000000000000000000000010010101) (225) (149) (95)   ;(00000000000000000000000010010110) (226) (150) (96)   ;(00000000000000000000000010010111) (227) (151) (97)   ;(00000000000000000000000010011000) (230) (152) (98)   ;
;152;(00000000000000000000000010011001) (231) (153) (99)    ;(00000000000000000000000010011010) (232) (154) (9A)   ;(00000000000000000000000010011011) (233) (155) (9B)   ;(00000000000000000000000010011100) (234) (156) (9C)   ;(00000000000000000000000010011101) (235) (157) (9D)   ;(00000000000000000000000010011110) (236) (158) (9E)   ;(00000000000000000000000010011111) (237) (159) (9F)   ;(00000000000000000000000010100000) (240) (160) (A0)   ;
;160;(00000000000000000000000010100001) (241) (161) (A1)    ;(00000000000000000000000010100010) (242) (162) (A2)   ;(00000000000000000000000010100011) (243) (163) (A3)   ;(00000000000000000000000010100100) (244) (164) (A4)   ;(00000000000000000000000010100101) (245) (165) (A5)   ;(00000000000000000000000010100110) (246) (166) (A6)   ;(00000000000000000000000010100111) (247) (167) (A7)   ;(00000000000000000000000010101000) (250) (168) (A8)   ;
;168;(00000000000000000000000010101001) (251) (169) (A9)    ;(00000000000000000000000010101010) (252) (170) (AA)   ;(00000000000000000000000010101011) (253) (171) (AB)   ;(00000000000000000000000010101100) (254) (172) (AC)   ;(00000000000000000000000010101101) (255) (173) (AD)   ;(00000000000000000000000010101110) (256) (174) (AE)   ;(00000000000000000000000010101111) (257) (175) (AF)   ;(00000000000000000000000010110000) (260) (176) (B0)   ;
;176;(00000000000000000000000010110001) (261) (177) (B1)    ;(00000000000000000000000010110010) (262) (178) (B2)   ;(00000000000000000000000010110011) (263) (179) (B3)   ;(00000000000000000000000010110100) (264) (180) (B4)   ;(00000000000000000000000010110101) (265) (181) (B5)   ;(00000000000000000000000010110110) (266) (182) (B6)   ;(00000000000000000000000010110111) (267) (183) (B7)   ;(00000000000000000000000010111000) (270) (184) (B8)   ;
;184;(00000000000000000000000010111001) (271) (185) (B9)    ;(00000000000000000000000010111010) (272) (186) (BA)   ;(00000000000000000000000010111011) (273) (187) (BB)   ;(00000000000000000000000010111100) (274) (188) (BC)   ;(00000000000000000000000010111101) (275) (189) (BD)   ;(00000000000000000000000010111110) (276) (190) (BE)   ;(00000000000000000000000010111111) (277) (191) (BF)   ;(00000000000000000000000011000000) (300) (192) (C0)   ;
;192;(00000000000000000000000011000001) (301) (193) (C1)    ;(00000000000000000000000011000010) (302) (194) (C2)   ;(00000000000000000000000011000011) (303) (195) (C3)   ;(00000000000000000000000011000100) (304) (196) (C4)   ;(00000000000000000000000011000101) (305) (197) (C5)   ;(00000000000000000000000011000110) (306) (198) (C6)   ;(00000000000000000000000011000111) (307) (199) (C7)   ;(00000000000000000000000011001000) (310) (200) (C8)   ;
;200;(00000000000000000000000011001001) (311) (201) (C9)    ;(00000000000000000000000011001010) (312) (202) (CA)   ;(00000000000000000000000011001011) (313) (203) (CB)   ;(00000000000000000000000011001100) (314) (204) (CC)   ;(00000000000000000000000011001101) (315) (205) (CD)   ;(00000000000000000000000011001110) (316) (206) (CE)   ;(00000000000000000000000011001111) (317) (207) (CF)   ;(00000000000000000000000011010000) (320) (208) (D0)   ;
;208;(00000000000000000000000011010001) (321) (209) (D1)    ;(00000000000000000000000011010010) (322) (210) (D2)   ;(00000000000000000000000011010011) (323) (211) (D3)   ;(00000000000000000000000011010100) (324) (212) (D4)   ;(00000000000000000000000011010101) (325) (213) (D5)   ;(00000000000000000000000011010110) (326) (214) (D6)   ;(00000000000000000000000011010111) (327) (215) (D7)   ;(00000000000000000000000011011000) (330) (216) (D8)   ;
;216;(00000000000000000000000011011001) (331) (217) (D9)    ;(00000000000000000000000011011010) (332) (218) (DA)   ;(00000000000000000000000011011011) (333) (219) (DB)   ;(00000000000000000000000011011100) (334) (220) (DC)   ;(00000000000000000000000011011101) (335) (221) (DD)   ;(00000000000000000000000011011110) (336) (222) (DE)   ;(00000000000000000000000011011111) (337) (223) (DF)   ;(00000000000000000000000011100000) (340) (224) (E0)   ;
;224;(00000000000000000000000011100001) (341) (225) (E1)    ;(00000000000000000000000011100010) (342) (226) (E2)   ;(00000000000000000000000011100011) (343) (227) (E3)   ;(00000000000000000000000011100100) (344) (228) (E4)   ;(00000000000000000000000011100101) (345) (229) (E5)   ;(00000000000000000000000011100110) (346) (230) (E6)   ;(00000000000000000000000011100111) (347) (231) (E7)   ;(00000000000000000000000011101000) (350) (232) (E8)   ;
;232;(00000000000000000000000011101001) (351) (233) (E9)    ;(00000000000000000000000011101010) (352) (234) (EA)   ;(00000000000000000000000011101011) (353) (235) (EB)   ;(00000000000000000000000011101100) (354) (236) (EC)   ;(00000000000000000000000011101101) (355) (237) (ED)   ;(00000000000000000000000011101110) (356) (238) (EE)   ;(00000000000000000000000011101111) (357) (239) (EF)   ;(00000000000000000000000011110000) (360) (240) (F0)   ;
;240;(00000000000000000000000011110001) (361) (241) (F1)    ;(00000000000000000000000011110010) (362) (242) (F2)   ;(00000000000000000000000011110011) (363) (243) (F3)   ;(00000000000000000000000011110100) (364) (244) (F4)   ;(00000000000000000000000011110101) (365) (245) (F5)   ;(00000000000000000000000011110110) (366) (246) (F6)   ;(00000000000000000000000011110111) (367) (247) (F7)   ;(00000000000000000000000011111000) (370) (248) (F8)   ;
;248;(00000000000000000000000011111001) (371) (249) (F9)    ;(00000000000000000000000011111010) (372) (250) (FA)   ;(00000000000000000000000011111011) (373) (251) (FB)   ;(00000000000000000000000011111100) (374) (252) (FC)   ;(00000000000000000000000011111101) (375) (253) (FD)   ;(00000000000000000000000011111110) (376) (254) (FE)   ;(00000000000000000000000011111111) (377) (255) (FF)   ;(00000000000000000000000100000000) (400) (256) (100)   ;


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 562 / 32,401 ( 2 % )   ;
; C16 interconnects     ; 0 / 1,326 ( 0 % )      ;
; C4 interconnects      ; 146 / 21,816 ( < 1 % ) ;
; Direct links          ; 93 / 32,401 ( < 1 % )  ;
; Global clocks         ; 1 / 10 ( 10 % )        ;
; Local interconnects   ; 240 / 10,320 ( 2 % )   ;
; R24 interconnects     ; 0 / 1,289 ( 0 % )      ;
; R4 interconnects      ; 328 / 28,186 ( 1 % )   ;
+-----------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 11.14) ; Number of LABs  (Total = 35) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 4                            ;
; 2                                           ; 1                            ;
; 3                                           ; 0                            ;
; 4                                           ; 0                            ;
; 5                                           ; 3                            ;
; 6                                           ; 1                            ;
; 7                                           ; 1                            ;
; 8                                           ; 2                            ;
; 9                                           ; 2                            ;
; 10                                          ; 0                            ;
; 11                                          ; 0                            ;
; 12                                          ; 0                            ;
; 13                                          ; 1                            ;
; 14                                          ; 1                            ;
; 15                                          ; 9                            ;
; 16                                          ; 10                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.89) ; Number of LABs  (Total = 35) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 16                           ;
; 1 Clock                            ; 30                           ;
; 1 Clock enable                     ; 12                           ;
; 1 Sync. clear                      ; 1                            ;
; 1 Sync. load                       ; 3                            ;
; 2 Clock enables                    ; 4                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 17.69) ; Number of LABs  (Total = 35) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 1                            ;
; 1                                            ; 2                            ;
; 2                                            ; 1                            ;
; 3                                            ; 1                            ;
; 4                                            ; 0                            ;
; 5                                            ; 1                            ;
; 6                                            ; 1                            ;
; 7                                            ; 0                            ;
; 8                                            ; 2                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 3                            ;
; 13                                           ; 1                            ;
; 14                                           ; 0                            ;
; 15                                           ; 0                            ;
; 16                                           ; 1                            ;
; 17                                           ; 0                            ;
; 18                                           ; 0                            ;
; 19                                           ; 2                            ;
; 20                                           ; 2                            ;
; 21                                           ; 3                            ;
; 22                                           ; 1                            ;
; 23                                           ; 1                            ;
; 24                                           ; 2                            ;
; 25                                           ; 3                            ;
; 26                                           ; 2                            ;
; 27                                           ; 0                            ;
; 28                                           ; 0                            ;
; 29                                           ; 0                            ;
; 30                                           ; 0                            ;
; 31                                           ; 1                            ;
; 32                                           ; 4                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 7.29) ; Number of LABs  (Total = 35) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 1                            ;
; 1                                               ; 3                            ;
; 2                                               ; 4                            ;
; 3                                               ; 2                            ;
; 4                                               ; 5                            ;
; 5                                               ; 2                            ;
; 6                                               ; 0                            ;
; 7                                               ; 3                            ;
; 8                                               ; 3                            ;
; 9                                               ; 0                            ;
; 10                                              ; 0                            ;
; 11                                              ; 3                            ;
; 12                                              ; 3                            ;
; 13                                              ; 0                            ;
; 14                                              ; 1                            ;
; 15                                              ; 0                            ;
; 16                                              ; 5                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 12.37) ; Number of LABs  (Total = 35) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 1                            ;
; 4                                            ; 2                            ;
; 5                                            ; 2                            ;
; 6                                            ; 1                            ;
; 7                                            ; 3                            ;
; 8                                            ; 5                            ;
; 9                                            ; 1                            ;
; 10                                           ; 3                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 2                            ;
; 14                                           ; 2                            ;
; 15                                           ; 1                            ;
; 16                                           ; 0                            ;
; 17                                           ; 0                            ;
; 18                                           ; 1                            ;
; 19                                           ; 0                            ;
; 20                                           ; 4                            ;
; 21                                           ; 1                            ;
; 22                                           ; 0                            ;
; 23                                           ; 0                            ;
; 24                                           ; 0                            ;
; 25                                           ; 0                            ;
; 26                                           ; 0                            ;
; 27                                           ; 0                            ;
; 28                                           ; 1                            ;
; 29                                           ; 2                            ;
; 30                                           ; 0                            ;
; 31                                           ; 0                            ;
; 32                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 0            ; 0            ; 0            ; 0            ; 0            ; 121       ; 0            ; 0            ; 121       ; 121       ; 0            ; 51           ; 0            ; 0            ; 66           ; 0            ; 51           ; 66           ; 0            ; 0            ; 0            ; 51           ; 0            ; 0            ; 0            ; 0            ; 0            ; 121       ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 121          ; 121          ; 121          ; 121          ; 121          ; 0         ; 121          ; 121          ; 0         ; 0         ; 121          ; 70           ; 121          ; 121          ; 55           ; 121          ; 70           ; 55           ; 121          ; 121          ; 121          ; 70           ; 121          ; 121          ; 121          ; 121          ; 121          ; 0         ; 121          ; 121          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; wren                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reset               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[31]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[30]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[29]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[28]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[27]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[26]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[25]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[24]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[23]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[22]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[21]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[20]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[19]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[18]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[17]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[16]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[15]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[14]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[13]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[12]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[11]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[10]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[9]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[8]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instr_in[31]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instr_in[30]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instr_in[29]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instr_in[28]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instr_in[27]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instr_in[26]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instr_in[25]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instr_in[24]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instr_in[23]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instr_in[22]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instr_in[21]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instr_in[20]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instr_in[19]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instr_in[18]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instr_in[17]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instr_in[16]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instr_in[15]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instr_in[14]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instr_in[13]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instr_in[12]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instr_in[11]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instr_in[10]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instr_in[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instr_in[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instr_in[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instr_in[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instr_in[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instr_in[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instr_in[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instr_in[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instr_in[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instr_in[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk_ram             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk_rom             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_ram[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_ram[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_ram[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_ram[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_ram[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_ram[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_ram[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_ram[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_rom[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_rom[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_rom[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_rom[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_rom[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_rom[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_rom[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; addr_rom[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[31]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[30]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[29]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[28]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[27]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[26]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[25]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[24]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[23]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[22]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[21]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[20]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[19]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[18]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[17]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[16]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[15]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[14]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[13]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[12]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[11]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[10]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                  ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; altera_reserved_tck ; altera_reserved_tck  ; 5.8               ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                     ; Destination Register                                                                                                                             ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]        ; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a31~portb_datain_reg0        ; 0.097             ;
; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]        ; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a30~portb_datain_reg0        ; 0.097             ;
; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]        ; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a29~portb_datain_reg0        ; 0.097             ;
; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]        ; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a28~portb_datain_reg0        ; 0.097             ;
; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]        ; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a27~portb_datain_reg0        ; 0.097             ;
; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]        ; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a26~portb_datain_reg0        ; 0.097             ;
; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]        ; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a25~portb_datain_reg0        ; 0.097             ;
; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]        ; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a24~portb_datain_reg0        ; 0.097             ;
; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]        ; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a23~portb_datain_reg0        ; 0.097             ;
; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]        ; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a22~portb_datain_reg0        ; 0.097             ;
; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]        ; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a21~portb_datain_reg0        ; 0.097             ;
; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]        ; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a20~portb_datain_reg0        ; 0.097             ;
; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]        ; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a19~portb_datain_reg0        ; 0.097             ;
; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]        ; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a18~portb_datain_reg0        ; 0.097             ;
; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]        ; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a15~portb_datain_reg0        ; 0.097             ;
; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]        ; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a14~portb_datain_reg0        ; 0.097             ;
; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]        ; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a13~portb_datain_reg0        ; 0.097             ;
; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]        ; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a12~portb_datain_reg0        ; 0.097             ;
; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]        ; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a11~portb_datain_reg0        ; 0.097             ;
; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]        ; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a10~portb_datain_reg0        ; 0.097             ;
; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]         ; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a9~portb_datain_reg0         ; 0.097             ;
; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]         ; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a8~portb_datain_reg0         ; 0.097             ;
; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]         ; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a7~portb_datain_reg0         ; 0.097             ;
; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]         ; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a6~portb_datain_reg0         ; 0.097             ;
; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]         ; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a5~portb_datain_reg0         ; 0.097             ;
; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]         ; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a4~portb_datain_reg0         ; 0.097             ;
; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]         ; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a3~portb_datain_reg0         ; 0.097             ;
; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]         ; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a2~portb_datain_reg0         ; 0.097             ;
; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]         ; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a1~portb_datain_reg0         ; 0.097             ;
; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]         ; RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a0~portb_datain_reg0         ; 0.097             ;
; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31] ; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a31~portb_datain_reg0 ; 0.097             ;
; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30] ; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a30~portb_datain_reg0 ; 0.097             ;
; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29] ; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a29~portb_datain_reg0 ; 0.097             ;
; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a28~portb_datain_reg0 ; 0.097             ;
; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a27~portb_datain_reg0 ; 0.097             ;
; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26] ; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a26~portb_datain_reg0 ; 0.097             ;
; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25] ; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a25~portb_datain_reg0 ; 0.097             ;
; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24] ; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a24~portb_datain_reg0 ; 0.097             ;
; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] ; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a23~portb_datain_reg0 ; 0.097             ;
; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22] ; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a22~portb_datain_reg0 ; 0.097             ;
; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21] ; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a21~portb_datain_reg0 ; 0.097             ;
; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20] ; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a20~portb_datain_reg0 ; 0.097             ;
; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19] ; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a19~portb_datain_reg0 ; 0.097             ;
; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18] ; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a18~portb_datain_reg0 ; 0.097             ;
; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15] ; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a15~portb_datain_reg0 ; 0.097             ;
; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14] ; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a14~portb_datain_reg0 ; 0.097             ;
; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13] ; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a13~portb_datain_reg0 ; 0.097             ;
; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12] ; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a12~portb_datain_reg0 ; 0.097             ;
; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11] ; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a11~portb_datain_reg0 ; 0.097             ;
; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10] ; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a10~portb_datain_reg0 ; 0.097             ;
; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]  ; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a9~portb_datain_reg0  ; 0.097             ;
; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]  ; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a8~portb_datain_reg0  ; 0.097             ;
; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]  ; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a7~portb_datain_reg0  ; 0.097             ;
; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]  ; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a6~portb_datain_reg0  ; 0.097             ;
; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]  ; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a5~portb_datain_reg0  ; 0.097             ;
; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]  ; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a4~portb_datain_reg0  ; 0.097             ;
; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]  ; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a3~portb_datain_reg0  ; 0.097             ;
; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a2~portb_datain_reg0  ; 0.097             ;
; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a1~portb_datain_reg0  ; 0.097             ;
; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]  ; ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a0~portb_datain_reg0  ; 0.097             ;
+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 60 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (119004): Automatically selected device EP4CE6F17C6 for design Processador
Info (119005): Fitting design with smaller device may be possible, but smaller device must be specified
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a0" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a0" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a1" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a1" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a2" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a2" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a3" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a3" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a4" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a4" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a5" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a5" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a6" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a6" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a7" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a7" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a8" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a8" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a9" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a9" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a10" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a10" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a11" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a11" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a12" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a12" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a13" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a13" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a14" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a14" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a15" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a15" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a16" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a16" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a17" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a17" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a18" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a18" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a19" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a19" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a20" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a20" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a21" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a21" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a22" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a22" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a23" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a23" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a24" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a24" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a25" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a25" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a26" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a26" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a27" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a27" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a28" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a28" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a29" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a29" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a30" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a30" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Warning (15400): WYSIWYG primitive "RAM_Data:inst1|altsyncram:altsyncram_component|altsyncram_ntr3:auto_generated|altsyncram_ldp2:altsyncram1|ram_block3a31" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_ldp2.tdf Line: 35
Warning (15400): WYSIWYG primitive "ROM_Instruction:inst2|altsyncram:altsyncram_component|altsyncram_sdu3:auto_generated|altsyncram_00v2:altsyncram1|ram_block3a31" has a port clk0 that is stuck at GND File: C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/db/altsyncram_00v2.tdf Line: 34
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
    Info (176445): Device EP4CE22F17C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 117 pins of 117 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Processador.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 117 (unused VREF, 2.5V VCCIO, 66 input, 51 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during the Fitter is 0.43 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/output_files/Processador.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 72 warnings
    Info: Peak virtual memory: 5638 megabytes
    Info: Processing ended: Tue Dec 24 16:07:46 2024
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:11


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Heverton Reis/Downloads/PCID/Processador/Quartus/output_files/Processador.fit.smsg.


