<dec f='llvm/llvm/include/llvm/CodeGen/LiveRegMatrix.h' l='119' type='void llvm::LiveRegMatrix::assign(llvm::LiveInterval &amp; VirtReg, llvm::MCRegister PhysReg)'/>
<def f='llvm/llvm/lib/CodeGen/LiveRegMatrix.cpp' l='104' ll='119' type='void llvm::LiveRegMatrix::assign(llvm::LiveInterval &amp; VirtReg, llvm::MCRegister PhysReg)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/LiveRegMatrix.h' l='116'>/// Assign VirtReg to PhysReg.
  /// This will mark VirtReg&apos;s live range as occupied in the LiveRegMatrix and
  /// update VirtRegMap. The live range is expected to be available in PhysReg.</doc>
<use f='llvm/llvm/lib/CodeGen/RegAllocBase.cpp' l='144' u='c' c='_ZN4llvm12RegAllocBase16allocatePhysRegsEv'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2670' u='c' c='_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplINS1_8RegisterEEERNS1_8SmallSet16690264'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2713' u='c' c='_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplINS1_8RegisterEEERNS1_8SmallSet16690264'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2754' u='c' c='_ZN12_GLOBAL__N_18RAGreedy23tryRecoloringCandidatesERSt14priority_queueISt4pairIjjESt6vectorIS3_SaIS3_EESt4lessIS3_EERN4llvm15SmallVectorImplINSB_8Reg16486957'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2964' u='c' c='_ZN12_GLOBAL__N_18RAGreedy17tryHintRecoloringERN4llvm12LiveIntervalE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNNSAReassign.cpp' l='120' u='c' c='_ZNK12_GLOBAL__N_114GCNNSAReassign18tryAssignRegistersERN4llvm15SmallVectorImplIPNS1_12LiveIntervalEEEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNNSAReassign.cpp' l='331' u='c' c='_ZN12_GLOBAL__N_114GCNNSAReassign20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='733' u='c' c='_ZN12_GLOBAL__N_118GCNRegBankReassign11tryReassignERNS0_9CandidateE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='739' u='c' c='_ZN12_GLOBAL__N_118GCNRegBankReassign11tryReassignERNS0_9CandidateE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPreAllocateWWMRegs.cpp' l='103' u='c' c='_ZN12_GLOBAL__N_120SIPreAllocateWWMRegs10processDefERN4llvm14MachineOperandE'/>
