==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.2
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file '../fc_test/fc_layer.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:43 . Memory (MB): peak = 98.656 ; gain = 49.258
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:56 . Memory (MB): peak = 98.680 ; gain = 49.281
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'std::max<float>' into 'fc_layer' (../fc_test/fc_layer.cpp:52).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:01:09 . Memory (MB): peak = 98.680 ; gain = 49.281
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:01:10 . Memory (MB): peak = 98.680 ; gain = 49.281
INFO: [XFORM 203-11] Balancing expressions in function 'fc_layer' (../fc_test/fc_layer.cpp:4)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:14 . Memory (MB): peak = 119.520 ; gain = 70.121
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:15 . Memory (MB): peak = 119.520 ; gain = 70.121
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fc_layer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'fc_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 77.635 seconds; current allocated memory: 74.608 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.986 seconds; current allocated memory: 75.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fc_layer/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fc_layer/input_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fc_layer/output_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fc_layer/batch_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fc_layer/num_inputs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fc_layer/num_outputs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fc_layer/enable_relu' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fc_layer' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_offset', 'output_offset', 'batch_size', 'num_inputs', 'num_outputs' and 'enable_relu' to AXI-Lite port CTRL_BUS.
INFO: [SYN 201-210] Renamed object name 'fc_layer_fadd_32ns_32ns_32_13_full_dsp' to 'fc_layer_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fc_layer_fmul_32ns_32ns_32_8_max_dsp' to 'fc_layer_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fc_layer_fcmp_32ns_32ns_1_4' to 'fc_layer_fcmp_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fc_layer_mul_32s_32s_32_7' to 'fc_layer_mul_32s_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'fc_layer_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fc_layer_fcmp_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fc_layer_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fc_layer_mul_32s_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc_layer'.
INFO: [HLS 200-111]  Elapsed time: 1.442 seconds; current allocated memory: 76.534 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fc_layer_mul_32s_eOg_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:26 . Memory (MB): peak = 120.914 ; gain = 71.516
INFO: [SYSC 207-301] Generating SystemC RTL for fc_layer.
INFO: [VHDL 208-304] Generating VHDL RTL for fc_layer.
INFO: [VLOG 209-307] Generating Verilog RTL for fc_layer.
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.
INFO: [HLS 200-112] Total elapsed time: 320.918 seconds; peak allocated memory: 76.534 MB.
