../../verilog_modules/define.v

../../TB/scm65/scm65_tb.v


../../verilog_modules/scm65/scm65.v

../../verilog_modules/bitslice_evn/bitslice_evn.v
../../verilog_modules/bitslice_odd/bitslice_odd.v

../../verilog_modules/PreDecoder_2_4/PreDecoder_2_4.v
../../verilog_modules/PreDecoder_3_8/PreDecoder_3_8.v
../../verilog_modules/PreDecoder_4_16/PreDecoder_4_16.v
../../verilog_modules/row_decoder/row_decoder.v
../../verilog_modules/rwlBuff_stripe/rwlBuff_stripe.v
../../verilog_modules/welltap_stripe/welltap_stripe.v
../../verilog_modules/MidGap_DGWCLK/MidGap_DGWCLK.v
../../verilog_modules/read_mux/read_mux.v

-v /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/verilog/sc12_cln65lp_base_rvt.v
-v /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/verilog/sc12_cln65lp_base_rvt_udp.v
