<dec f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.h' l='62' type='bool llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop(llvm::MachineIRBuilder &amp; B, llvm::MachineInstr &amp; MI, llvm::MachineRegisterInfo &amp; MRI, ArrayRef&lt;unsigned int&gt; OpIndices) const'/>
<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1074' ll='1087' type='bool llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop(llvm::MachineIRBuilder &amp; B, llvm::MachineInstr &amp; MI, llvm::MachineRegisterInfo &amp; MRI, ArrayRef&lt;unsigned int&gt; OpIndices) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1093' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1773' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo20selectStoreIntrinsicERNS_16MachineIRBuilderERNS_12MachineInstrE'/>
