xmsim(64): 22.09-s010: (c) Copyright 1995-2023 Cadence Design Systems, Inc.

Linux node1677.palmetto.clemson.edu 4.18.0-477.27.1.el8_8.x86_64 #1 SMP Wed Sep 20 15:55:39 UTC 2023 x86_64 16 CPUs, 63836 Meg RAM, 500 hits/sec, 

	model name:Intel(R) Xeon(R) CPU E5-2665 0 @ 2.40GHz
 
	cache size:20480 KB
 
xmelab options:
	-AMSDLIBDIR
	../workdir/xrun_COMPRESSION_SERIAL/AMSD
	-CDSLIB
	../workdir/xrun_COMPRESSION_SERIAL/run.lnx8664.22.09.d/cds.lib
	-HDLVAR
	../workdir/xrun_COMPRESSION_SERIAL/run.lnx8664.22.09.d/hdl.var
	-MCPERF_ESTIMATE
	-WORK
	worklib
	-SEQUDP_NBA_DELAY
	-ENABLE_SVMEMOPT
	-NOSPECIFY
	-SEQ_UDP_DELAY
	2ps
	+TESTFILE1=../workdir/testresults/verilog/COMPRESSION_SERIAL/VER.COMPRESSION.data.scan.ex1.ts1.verilog
	+TESTFILE2=../workdir/testresults/verilog/COMPRESSION_SERIAL/VER.COMPRESSION.data.logic.ex1.ts2.verilog
	+HEARTBEAT
	+FAILSET
	+miscompare_limit=10
	+nospecify
	+access+r
	+xmstatus
	+xmtimescale+1ns/1ps
	+xmoverride_timescale
	+xmseq_udp_delay+2ps
	+libext+.v+.V
	+xmlibdirname+../workdir/xrun_COMPRESSION_SERIAL
	-TIMESCALE
	1ns/1ps
	-OVERRIDE_TIMESCALE
	-MESSAGES
	-ACCESS
	+r
	-DUT_PROF_ELAB
	worklib.workdir_COMPRESSION:v

Profiled Intervals: 
 #Id                                PBSR Info               #start                  #stop             #start_CPU          #stop_CPU               #CPS
[ 1]                                                          0 NS   to     6907451200 NS                 0.3279           173.4439      39900706.7723

Memory Usage - 48.8M program + 361.2M data + 2.0M profile = 412.0M total
CPU Usage - 0.3s system + 173.4s user = 173.8s total (99.2% cpu)

License Acquisition Time - 0.1s
Snapshot Loading: CPU Usage - 0.1s system + 0.1s user = 0.2s total (1.6s, 12.7% cpu)

Derived hit_rate: 499 hps
------------------------------------------------------------
Design Unit Time Summary (86544 hits total)
------------------------------------------------------------
%hits #hits      Set 
 99.1 85779      Design Unit
  0.4   360      Other  Units
  0.3   226      Aggregated Simulation Overhead
  0.2   142      User defined system tasks/functions
  0.0     9      Engine support
  0.0     9      Outside engine
  0.0    19      Simulation Setup Time

------------------------------------------------------------
Potential Speed-up Estimation in IXCOM 'Run Mode'
------------------------------------------------------------

Best Case Performance Estimate 
------------------------------- 
 --- Time spent in "Design Unit (DUT)" =  99.1%
 --- Time spent in "Aggregated Simulation Overhead (ASO)" =  0.3%

Dividing the ASO in proportion between DUT and OTHER to get more realistic estimate
 --- Estimated Time spent in DUT = 99.1% + 99.1% of 0.3 (ASO%) = 99.37%
 --- Estimated Best-Case Speedup = (100/(100-(DUT time%))) = 159.97 X

Average Case Performance Estimate 
---------------------------------- 

 Simulation runtime data for Performance Estimate 
 ------------------------------------------------- 
 --- SW simulator executes @ 3434.09 cycles/sec.
 --- Estimated number of Input Events = 1202847 and Output Events = 376845
 --- Estimated number of HW-SW I/O synchronizations required in COSIM run = 383208

 Performance Estimation 
 ----------------------- 
 --- SW simulation runtime = 173.76 sec. 
 --- Time spent in SW SIM of non-DUT portion = (100 - %DUT)% of SW simulation runtime = 1.09 sec.
 --- Estimated COSIM runtime = DUT runtime on HW (incl. HW-SW I/O Sync Overhead) + non-DUT runtime on SW = 4.98  + 1.09 = 6.07 sec.
 --- Estimated Average Case speedup = (SW SIM runtime)/(COSIM runtime) = 173.76/6.07 = 28.64 X.

------------------------------------------------------------
Most Active Modules (Other Units)
------------------------------------------------------------
%hits #hits  #inst  name
  0.4   360 [    1] worklib.workdir_COMPRESSION:v (file: /home/jpanov/Cadence/XlmSim_24_03_labs/lab5-Multi-Core/workdir/testresults/verilog/COMPRESSION_SERIAL/VER.COMPRESSION.mainsim.v line: 47)


------------------------------------------------------------
CPU time of the main thread Stream Counts (86544 hits total) 173.190643 sec
Additional non-CPU (file I/O etc.) time 1.378784 sec (equivalent to 688 hits)
------------------------------------------------------------
%hits #hits  #inst  name
  6.3  5530 [     ] Supergate output 'I0_D' input 'SI' (file: ../LIBS/verilog/typical.v, line: 6850) (zero delay) (method)
  4.8  4206 [     ] Method SSS_MT_DU_BYTENFW (method)
  4.0  3491 [     ] Supergate output 'I0_D' input 'D' (file: ../LIBS/verilog/typical.v, line: 18155) (zero delay) (method)
  2.7  2395 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 5231) (zero delay) (method)
  2.7  2392 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 884) (zero delay) (method)
  1.7  1511 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 19344) (zero delay) (method)
  1.5  1321 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 19344) (zero delay) (method)
  1.3  1164 [     ] Logic primitive 'not' (1 outputs) (zero delay) (method)
  1.3  1160 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 15923) (zero delay) (method)
  1.3  1136 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 15923) (zero delay) (method)
  1.2  1077 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 15923) (zero delay) (method)
  1.2  1059 [     ] Supergate output 'I0_D' input 'D' (file: ../LIBS/verilog/typical.v, line: 7000) (zero delay) (method)
  1.1   985 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 5177) (zero delay) (method)
  1.1   918 [     ] Supergate output 'CO' input 'CI' (file: ../LIBS/verilog/typical.v, line: 18755) (zero delay) (method)
  1.0   891 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 15923) (zero delay) (method)
  1.0   864 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 5177) (zero delay) (method)
  1.0   848 [     ] Supergate output 'I0_D' input 'SI' (file: ../LIBS/verilog/typical.v, line: 18077) (zero delay) (method)
  0.9   826 [     ] User-defined primitive 'include_libraries_sim.udp_dff:v' (file: ../LIBS/verilog/typical.v, line: 21526) input 'in' (method)
  0.9   820 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 5012) (zero delay) (method)
  0.9   813 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 5123) (zero delay) (method)
  0.9   800 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 17366) (zero delay) (method)
  0.9   795 [     ] Supergate output 'S' input 'CI' (file: ../LIBS/verilog/typical.v, line: 18757) (zero delay) (method)
  0.9   785 [     ] Supergate output 'S' input 'B' (file: ../LIBS/verilog/typical.v, line: 18757) (zero delay) (method)
  0.9   764 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 884) (zero delay) (method)
  0.9   762 [     ] Supergate output 'CO' input 'B' (file: ../LIBS/verilog/typical.v, line: 18755) (zero delay) (method)
  0.8   691 [     ] Logic primitive 'buf' (1 outputs) (zero delay) (method)
  0.7   650 [     ] Supergate output 'S' input 'A' (file: ../LIBS/verilog/typical.v, line: 18757) (zero delay) (method)
  0.7   634 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 19344) (zero delay) (method)
  0.7   613 [     ] Logic primitive 'not' (1 outputs) (zero delay) (method)
  0.6   558 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 13651) (zero delay) (method)
  0.6   557 [     ] User-defined primitive 'include_libraries_sim.udp_dff:v' (file: ../LIBS/verilog/typical.v, line: 21526) input 'clk' (method)
  0.6   549 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 17366) (zero delay) (method)
  0.6   484 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 10632) (zero delay) (method)
  0.5   475 [     ] Supergate output 'CO' input 'A' (file: ../LIBS/verilog/typical.v, line: 18755) (zero delay) (method)
  0.5   453 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 19344) (zero delay) (method)
  0.5   427 [     ] Supergate output 'Q' input 'N30' (file: ../LIBS/verilog/typical.v, line: 18081) (zero delay) (method)
  0.5   403 [     ] Supergate output 'I0_D' input 'D' (file: ../LIBS/verilog/typical.v, line: 6850) (zero delay) (method)
  0.5   402 [     ] User-defined primitive 'include_libraries_sim.udp_dff:v' (file: ../LIBS/verilog/typical.v, line: 21526) input 'clk' (method)
  0.5   393 [     ] Method SSS_MT_RETURN_BYTE (method)
  0.4   370 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 17441) (zero delay) (method)
  0.4   359 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 13272) (zero delay) (method)
  0.4   349 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 19344) (zero delay) (method)
  0.4   327 [     ] Logic primitive 'buf' (1 outputs) (zero delay) (method)
  0.4   325 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 5012) (zero delay) (method)
  0.4   309 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 5979) (zero delay) (method)
  0.3   292 [     ] Supergate output 'I0_D' input 'D' (file: ../LIBS/verilog/typical.v, line: 6850) (zero delay) (method)
  0.3   290 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 5942) (zero delay) (method)
  0.3   283 [     ] User-defined primitive 'include_libraries_sim.udp_dff:v' (file: ../LIBS/verilog/typical.v, line: 21526) input 'clk' (method)
  0.3   278 [     ] Supergate output 'I0_D' input 'SI' (file: ../LIBS/verilog/typical.v, line: 6850) (zero delay) (method)
  0.3   275 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 3922) (zero delay) (method)
  0.3   272 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 5979) (zero delay) (method)
  0.3   271 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 916) (zero delay) (method)
  0.3   270 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 16937) (zero delay) (method)
  0.3   258 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 11207) (zero delay) (method)
  0.3   256 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 11207) (zero delay) (method)
  0.3   255 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 13218) (zero delay) (method)
  0.3   252 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 13272) (zero delay) (method)
  0.3   232 [     ] Method SSS_KM_FINDRFT (method)
  0.3   230 [     ] Supergate output 'Y' input 'C0' (file: ../LIBS/verilog/typical.v, line: 11207) (zero delay) (method)
  0.3   219 [     ] Logic primitive 'not' (1 outputs) (zero delay) (method)
  0.2   218 [     ] Supergate output 'I0_D' input 'SI' (file: ../LIBS/verilog/typical.v, line: 6850) (zero delay) (method)
  0.2   211 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 3922) (zero delay) (method)
  0.2   209 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 13651) (zero delay) (method)
  0.2   207 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 4569) (zero delay) (method)
  0.2   201 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 4273) (zero delay) (method)
  0.2   200 [     ] Supergate output 'I0_D' input 'D' (file: ../LIBS/verilog/typical.v, line: 7000) (zero delay) (method)
  0.2   192 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 13808) (zero delay) (method)
  0.2   192 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 15923) (zero delay) (method)
  0.2   188 [     ] Supergate output 'CO' input 'B' (file: ../LIBS/verilog/typical.v, line: 18755) (zero delay) (method)
  0.2   187 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 19035) (zero delay) (method)
  0.2   186 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 19344) (zero delay) (method)
  0.2   185 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 4273) (zero delay) (method)
  0.2   183 [     ] Supergate output 'S' input 'A' (file: ../LIBS/verilog/typical.v, line: 18757) (zero delay) (method)
  0.2   175 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 5231) (zero delay) (method)
  0.2   171 [     ] User-defined primitive 'include_libraries_sim.udp_dff:v' (file: ../LIBS/verilog/typical.v, line: 21526) input 'clk' (method)
  0.2   171 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 5775) (zero delay) (method)
  0.2   170 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 1221) (zero delay) (method)
  0.2   170 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 5355) (zero delay) (method)
  0.2   170 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 13300) (zero delay) (method)
  0.2   166 [     ] Supergate output 'Y' input 'A1N' (file: ../LIBS/verilog/typical.v, line: 16089) (zero delay) (method)
  0.2   163 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 17441) (zero delay) (method)
  0.2   162 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 15958) (zero delay) (method)
  0.2   162 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 13651) (zero delay) (method)
  0.2   162 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 19035) (zero delay) (method)
  0.2   161 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 5012) (zero delay) (method)
  0.2   161 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 19035) (zero delay) (method)
  0.2   160 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 19403) (zero delay) (method)
  0.2   155 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 10632) (zero delay) (method)
  0.2   154 [     ] Supergate output 'I0_D' input 'D' (file: ../LIBS/verilog/typical.v, line: 6920) (zero delay) (method)
  0.2   153 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 19344) (zero delay) (method)
  0.2   153 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 10632) (zero delay) (method)
  0.2   148 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 17441) (zero delay) (method)
  0.2   148 [     ] Supergate output 'Y' input 'C0' (file: ../LIBS/verilog/typical.v, line: 19535) (zero delay) (method)
  0.2   147 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 17441) (zero delay) (method)
  0.2   147 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 5012) (zero delay) (method)
  0.2   146 [     ] Supergate output 'Y' input 'C0' (file: ../LIBS/verilog/typical.v, line: 16001) (zero delay) (method)
  0.2   146 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 13272) (zero delay) (method)
  0.2   145 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 4625) (zero delay) (method)
  0.2   145 [     ] Method SSS_MT_MINNOW (method)
                        0.2   139  Library function minnow (time callbacks)

  0.2   144 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 5123) (zero delay) (method)
  0.2   143 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 4713) (zero delay) (method)
  0.2   142 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 5012) (zero delay) (method)
  0.2   142 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 10632) (zero delay) (method)
  0.2   142 [     ] User defined task/function $ftell
  0.2   141 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 3922) (zero delay) (method)
  0.2   140 [     ] Supergate output 'S' input 'B' (file: ../LIBS/verilog/typical.v, line: 18757) (zero delay) (method)
  0.2   139 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 1152) (zero delay) (method)
  0.2   139 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 13272) (zero delay) (method)
  0.2   139 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 5012) (zero delay) (method)
  0.2   133 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 5979) (zero delay) (method)
  0.2   133 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 4625) (zero delay) (method)
  0.2   132 [     ] Supergate output 'Y' input 'C0' (file: ../LIBS/verilog/typical.v, line: 15888) (zero delay) (method)
  0.2   132 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 19344) (zero delay) (method)
  0.2   132 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 916) (zero delay) (method)
  0.1   130 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 5743) (zero delay) (method)
  0.1   130 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 13245) (zero delay) (method)
  0.1   130 [     ] Logic primitive 'buf' (1 outputs) (zero delay) (method)
  0.1   128 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 4054) (zero delay) (method)
  0.1   127 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 1078) (zero delay) (method)
  0.1   126 [     ] Supergate output 'CO' input 'B' (file: ../LIBS/verilog/typical.v, line: 18755) (zero delay) (method)
  0.1   126 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 19035) (zero delay) (method)
  0.1   126 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 19403) (zero delay) (method)
  0.1   125 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 15923) (zero delay) (method)
  0.1   124 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 1152) (zero delay) (method)
  0.1   121 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 4625) (zero delay) (method)
  0.1   120 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 5942) (zero delay) (method)
  0.1   117 [     ] Supergate output 'CO' input 'A' (file: ../LIBS/verilog/typical.v, line: 18755) (zero delay) (method)
  0.1   116 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 11207) (zero delay) (method)
  0.1   116 [     ] Supergate output 'Y' input 'S0' (file: ../LIBS/verilog/typical.v, line: 4273) (zero delay) (method)
  0.1   115 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 15923) (zero delay) (method)
  0.1   114 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 5942) (zero delay) (method)
  0.1   113 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 19035) (zero delay) (method)
  0.1   113 [     ] Supergate output 'Y' input 'A1N' (file: ../LIBS/verilog/typical.v, line: 13808) (zero delay) (method)
  0.1   112 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 916) (zero delay) (method)
  0.1   110 [     ] Logic primitive 'or' (zero delay) (method)
  0.1   109 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 10632) (zero delay) (method)
  0.1   109 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 5942) (zero delay) (method)
  0.1   108 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 19035) (zero delay) (method)
  0.1   108 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 4625) (zero delay) (method)
  0.1   108 [     ] Method SSS_KM_CL2TA (method)
  0.1   108 [    1] Task cmd_code (file: ../workdir/testresults/verilog/COMPRESSION_SERIAL/VER.COMPRESSION.mainsim.v, line: 966 in worklib.workdir_COMPRESSION [module])
  0.1   107 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 19035) (zero delay) (method)
  0.1   105 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 17441) (zero delay) (method)
  0.1   105 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 5942) (zero delay) (method)
  0.1   104 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 1152) (zero delay) (method)
  0.1   103 [     ] Method SSS_MT_IX_DUT_PROF_SYNC_BYTE (method)
  0.1   102 [     ] Supergate output 'Y' input 'S0' (file: ../LIBS/verilog/typical.v, line: 3922) (zero delay) (method)
  0.1   102 [     ] Supergate output 'Y' input 'A0N' (file: ../LIBS/verilog/typical.v, line: 13808) (zero delay) (method)
  0.1   102 [     ] Supergate output 'Y' input 'A0N' (file: ../LIBS/verilog/typical.v, line: 13808) (zero delay) (method)
  0.1   100 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 5355) (zero delay) (method)
  0.1   100 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 5012) (zero delay) (method)
  0.1    99 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 4569) (zero delay) (method)
  0.1    98 [     ] Supergate output 'Y' input 'A1N' (file: ../LIBS/verilog/typical.v, line: 6015) (zero delay) (method)
  0.1    96 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 5355) (zero delay) (method)
  0.1    96 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 15923) (zero delay) (method)
  0.1    95 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 13651) (zero delay) (method)
  0.1    95 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 13300) (zero delay) (method)
  0.1    95 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 13272) (zero delay) (method)
  0.1    95 [     ] Logic primitive 'and' (zero delay) (method)
  0.1    94 [     ] Supergate output 'CO' input 'A' (file: ../LIBS/verilog/typical.v, line: 18755) (zero delay) (method)
  0.1    93 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 19344) (zero delay) (method)
  0.1    92 [     ] User-defined primitive 'include_libraries_sim.udp_dff:v' (file: ../LIBS/verilog/typical.v, line: 21526) input 'clk' (method)
  0.1    91 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 16001) (zero delay) (method)
  0.1    91 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 17441) (zero delay) (method)
  0.1    91 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 15923) (zero delay) (method)
  0.1    91 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 5177) (zero delay) (method)
  0.1    91 [     ] Logic primitive 'and' (zero delay) (method)
  0.1    90 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 18998) (zero delay) (method)
  0.1    87 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 19035) (zero delay) (method)
  0.1    87 [     ] Logic primitive 'or' (zero delay) (method)
  0.1    87 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 5012) (zero delay) (method)
  0.1    85 [     ] Supergate output 'Y' input 'A0N' (file: ../LIBS/verilog/typical.v, line: 13808) (zero delay) (method)
  0.1    84 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 1078) (zero delay) (method)
  0.1    83 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 16966) (zero delay) (method)
  0.1    83 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 17366) (zero delay) (method)
  0.1    82 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 4775) (zero delay) (method)
  0.1    81 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 16001) (zero delay) (method)
  0.1    81 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 4744) (zero delay) (method)
  0.1    81 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 5123) (zero delay) (method)
  0.1    81 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 5231) (zero delay) (method)
  0.1    80 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 4569) (zero delay) (method)
  0.1    80 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 5942) (zero delay) (method)
  0.1    79 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 10632) (zero delay) (method)
  0.1    79 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 3922) (zero delay) (method)
  0.1    78 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 5942) (zero delay) (method)
  0.1    78 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 5177) (zero delay) (method)
  0.1    77 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 19344) (zero delay) (method)
  0.1    77 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 4625) (zero delay) (method)
  0.1    76 [     ] Supergate output 'I0_D' input 'SE' (file: ../LIBS/verilog/typical.v, line: 6850) (zero delay) (method)
  0.1    75 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 17441) (zero delay) (method)
  0.1    74 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 17366) (zero delay) (method)
  0.1    72 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 17441) (zero delay) (method)
  0.1    72 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 5204) (zero delay) (method)
  0.1    72 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 10632) (zero delay) (method)
  0.1    70 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 11406) (zero delay) (method)
  0.1    69 [     ] Supergate output 'Y' input 'C0' (file: ../LIBS/verilog/typical.v, line: 17401) (zero delay) (method)
  0.1    69 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 4569) (zero delay) (method)
  0.1    69 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 13651) (zero delay) (method)
  0.1    69 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 19035) (zero delay) (method)
  0.1    69 [     ] Logic primitive 'or' (zero delay) (method)
  0.1    69 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 17234) (zero delay) (method)
  0.1    69 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 19431) (zero delay) (method)
  0.1    68 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 11137) (zero delay) (method)
  0.1    68 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 1152) (zero delay) (method)
  0.1    68 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 19344) (zero delay) (method)
  0.1    67 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 1363) (zero delay) (method)
  0.1    67 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 777) (zero delay) (method)
  0.1    67 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 17234) (zero delay) (method)
  0.1    66 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 19035) (zero delay) (method)
  0.1    66 [     ] Logic primitive 'buf' (1 outputs) (zero delay) (method)
  0.1    65 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 4744) (zero delay) (method)
  0.1    65 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 19344) (zero delay) (method)
  0.1    65 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 13651) (zero delay) (method)
  0.1    65 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 5942) (zero delay) (method)
  0.1    65 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 1078) (zero delay) (method)
  0.1    63 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 884) (zero delay) (method)
  0.1    63 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 17366) (zero delay) (method)
  0.1    63 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 19535) (zero delay) (method)
  0.1    63 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 5123) (zero delay) (method)
  0.1    62 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 10632) (zero delay) (method)
  0.1    62 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 19344) (zero delay) (method)
  0.1    62 [     ] Supergate output 'Y' input 'A0N' (file: ../LIBS/verilog/typical.v, line: 13808) (zero delay) (method)
  0.1    62 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 19535) (zero delay) (method)
  0.1    62 [     ] Supergate output 'Y' input 'A0N' (file: ../LIBS/verilog/typical.v, line: 16089) (zero delay) (method)
  0.1    62 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 5150) (zero delay) (method)
  0.1    61 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 13808) (zero delay) (method)
  0.1    61 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 4569) (zero delay) (method)
  0.1    60 [     ] Logic primitive 'not' (1 outputs) (zero delay) (method)
  0.1    60 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 17234) (zero delay) (method)
  0.1    59 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 16001) (zero delay) (method)
  0.1    59 [     ] Supergate output 'S' input 'B' (file: ../LIBS/verilog/typical.v, line: 18757) (zero delay) (method)
  0.1    59 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 5355) (zero delay) (method)
  0.1    59 [     ] Logic primitive 'and' (zero delay) (method)
  0.1    59 [     ] Logic primitive 'and' (zero delay) (method)
  0.1    59 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 5150) (zero delay) (method)
  0.1    59 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 17441) (zero delay) (method)
  0.1    58 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 17441) (zero delay) (method)
  0.1    58 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 5292) (zero delay) (method)
  0.1    58 [     ] Logic primitive 'and' (zero delay) (method)
  0.1    58 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 21276) (zero delay) (method)
  0.1    58 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 19035) (zero delay) (method)
  0.1    58 [     ] Supergate output 'I0_D' input 'D' (file: ../LIBS/verilog/typical.v, line: 7000) (zero delay) (method)
  0.1    57 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 17441) (zero delay) (method)
  0.1    57 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 17441) (zero delay) (method)
  0.1    57 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 17441) (zero delay) (method)
  0.1    57 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 1152) (zero delay) (method)
  0.1    57 [     ] Supergate output 'Y' input 'A0N' (file: ../LIBS/verilog/typical.v, line: 13808) (zero delay) (method)
  0.1    57 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 4569) (zero delay) (method)
  0.1    57 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 19403) (zero delay) (method)
  0.1    56 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 11207) (zero delay) (method)
  0.1    56 [     ] Logic primitive 'and' (zero delay) (method)
  0.1    56 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 19535) (zero delay) (method)
  0.1    55 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 17441) (zero delay) (method)
  0.1    53 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 10632) (zero delay) (method)
  0.1    53 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 1152) (zero delay) (method)
  0.1    53 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 15923) (zero delay) (method)
  0.1    53 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 4569) (zero delay) (method)
  0.1    53 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 13245) (zero delay) (method)
  0.1    52 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 11368) (zero delay) (method)
  0.1    52 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 16001) (zero delay) (method)
  0.1    52 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 17136) (zero delay) (method)
  0.1    52 [     ] Logic primitive 'or' (zero delay) (method)
  0.1    52 [     ] Logic primitive 'buf' (1 outputs) (zero delay) (method)
  0.1    52 [     ] Logic primitive 'and' (zero delay) (method)
  0.1    52 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 4652) (zero delay) (method)
  0.1    51 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 916) (zero delay) (method)
  0.1    51 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 5355) (zero delay) (method)
  0.1    51 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 5355) (zero delay) (method)
  0.1    51 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 19344) (zero delay) (method)
  0.1    50 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 777) (zero delay) (method)
  0.1    50 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 16001) (zero delay) (method)
  0.1    50 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 13651) (zero delay) (method)
  0.1    50 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 19035) (zero delay) (method)
  0.1    49 [     ] Logic primitive 'buf' (1 outputs) (zero delay) (method)
  0.1    49 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 17441) (zero delay) (method)
  0.1    49 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 13651) (zero delay) (method)
  0.1    49 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 5012) (zero delay) (method)
  0.1    48 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 10632) (zero delay) (method)
  0.1    48 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 11207) (zero delay) (method)
  0.1    48 [     ] Supergate output 'Y' input 'A1N' (file: ../LIBS/verilog/typical.v, line: 13808) (zero delay) (method)
  0.1    48 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 19609) (zero delay) (method)
  0.1    48 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 11406) (zero delay) (method)
  0.1    48 [     ] Supergate output 'I0_D' input 'SE' (file: ../LIBS/verilog/typical.v, line: 6850) (zero delay) (method)
  0.1    48 [     ] Logic primitive 'or' (zero delay) (method)
  0.1    48 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 19571) (zero delay) (method)
  0.1    48 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 19571) (zero delay) (method)
  0.1    47 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 11207) (zero delay) (method)
  0.1    47 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 884) (zero delay) (method)
  0.1    47 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 19035) (zero delay) (method)
  0.1    47 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 13300) (zero delay) (method)
  0.1    46 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 1152) (zero delay) (method)
  0.1    46 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 17366) (zero delay) (method)
  0.1    46 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 5355) (zero delay) (method)
  0.1    46 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 15888) (zero delay) (method)
  0.1    46 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 5260) (zero delay) (method)
  0.1    46 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 19035) (zero delay) (method)
  0.1    46 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 19571) (zero delay) (method)
  0.1    46 [    1] Task Scan_Sequence_TM_1_SEQ_3_SOP_1 (file: ../workdir/testresults/verilog/COMPRESSION_SERIAL/VER.COMPRESSION.mainsim.v, line: 695 in worklib.workdir_COMPRESSION [module])
  0.1    45 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 6204) (zero delay) (method)
  0.1    45 [     ] Supergate output 'I0_D' input 'D' (file: ../LIBS/verilog/typical.v, line: 7000) (zero delay) (method)
  0.1    45 [     ] Supergate output 'Y' input 'D' (file: ../LIBS/verilog/typical.v, line: 17234) (zero delay) (method)
  0.1    45 [     ] Supergate output 'Y' input 'A1N' (file: ../LIBS/verilog/typical.v, line: 13808) (zero delay) (method)
  0.1    44 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 1152) (zero delay) (method)
  0.1    44 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 19535) (zero delay) (method)
  0.1    44 [     ] Supergate output 'Y' input 'S0' (file: ../LIBS/verilog/typical.v, line: 3922) (zero delay) (method)
  0.0    43 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 17401) (zero delay) (method)
  0.0    43 [     ] User-defined primitive 'include_libraries_sim.udp_tlat:v' (file: ../LIBS/verilog/typical.v, line: 21552) input 'enable' (method)
  0.0    43 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 17334) (zero delay) (method)
  0.0    43 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 813) (zero delay) (method)
  0.0    42 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 21125) (zero delay) (method)
  0.0    42 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 10632) (zero delay) (method)
  0.0    42 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 4569) (zero delay) (method)
  0.0    42 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 19344) (zero delay) (method)
  0.0    42 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 13651) (zero delay) (method)
  0.0    42 [     ] Logic primitive 'or' (zero delay) (method)
  0.0    42 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 18998) (zero delay) (method)
  0.0    41 [     ] User-defined primitive 'include_libraries_sim.udp_dff:v' (file: ../LIBS/verilog/typical.v, line: 21526) input 'clk' (method)
  0.0    41 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 1152) (zero delay) (method)
  0.0    41 [     ] Supergate output 'I0_D' input 'D' (file: ../LIBS/verilog/typical.v, line: 20599) (zero delay) (method)
  0.0    41 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 5567) (zero delay) (method)
  0.0    41 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 17401) (zero delay) (method)
  0.0    41 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 4943) (zero delay) (method)
  0.0    41 [     ] Supergate output 'I0_D' input 'SE' (file: ../LIBS/verilog/typical.v, line: 6850) (zero delay) (method)
  0.0    41 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 19535) (zero delay) (method)
  0.0    40 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 16001) (zero delay) (method)
  0.0    40 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 1152) (zero delay) (method)
  0.0    40 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 1152) (zero delay) (method)
  0.0    40 [     ] Logic primitive 'and' (zero delay) (method)
  0.0    40 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 5150) (zero delay) (method)
  0.0    40 [     ] Logic primitive 'and' (zero delay) (method)
  0.0    39 [     ] Supergate output 'Y' input 'C0' (file: ../LIBS/verilog/typical.v, line: 16001) (zero delay) (method)
  0.0    39 [     ] Logic primitive 'not' (1 outputs) (zero delay) (method)
  0.0    39 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 21125) (zero delay) (method)
  0.0    39 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 19535) (zero delay) (method)
  0.0    39 [     ] Supergate output 'Y' input 'D' (file: ../LIBS/verilog/typical.v, line: 17234) (zero delay) (method)
  0.0    38 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 17401) (zero delay) (method)
  0.0    38 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 1152) (zero delay) (method)
  0.0    38 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 17234) (zero delay) (method)
  0.0    38 [     ] Supergate output 'Y' input 'C0' (file: ../LIBS/verilog/typical.v, line: 11207) (zero delay) (method)
  0.0    38 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 5260) (zero delay) (method)
  0.0    38 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 16910) (zero delay) (method)
  0.0    38 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 5012) (zero delay) (method)
  0.0    38 [    1] Task sim_vector_file (file: ../workdir/testresults/verilog/COMPRESSION_SERIAL/VER.COMPRESSION.mainsim.v, line: 450 in worklib.workdir_COMPRESSION [module])
  0.0    37 [     ] Supergate output 'Y' input 'D' (file: ../LIBS/verilog/typical.v, line: 4943) (zero delay) (method)
  0.0    37 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 17366) (zero delay) (method)
  0.0    37 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 11207) (zero delay) (method)
  0.0    37 [     ] Supergate output 'Y' input 'D' (file: ../LIBS/verilog/typical.v, line: 17101) (zero delay) (method)
  0.0    37 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 4713) (zero delay) (method)
  0.0    37 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 19535) (zero delay) (method)
  0.0    37 [     ] User-defined primitive 'include_libraries_sim.udp_tlat:v' (file: ../LIBS/verilog/typical.v, line: 21552) input 'enable' (method)
  0.0    36 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 1401) (zero delay) (method)
  0.0    36 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 15923) (zero delay) (method)
  0.0    36 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 15923) (zero delay) (method)
  0.0    36 [     ] Supergate output 'Y' input 'A1N' (file: ../LIBS/verilog/typical.v, line: 13808) (zero delay) (method)
  0.0    36 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 5123) (zero delay) (method)
  0.0    36 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 4744) (zero delay) (method)
  0.0    36 [     ] Supergate output 'Y' input 'A2' (file: ../LIBS/verilog/typical.v, line: 11368) (zero delay) (method)
  0.0    36 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 4713) (zero delay) (method)
  0.0    35 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 11207) (zero delay) (method)
  0.0    35 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 1152) (zero delay) (method)
  0.0    35 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 17234) (zero delay) (method)
  0.0    35 [     ] Logic primitive 'and' (zero delay) (method)
  0.0    35 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 1401) (zero delay) (method)
  0.0    35 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 17366) (zero delay) (method)
  0.0    35 [     ] Supergate output 'Y' input 'B2' (file: ../LIBS/verilog/typical.v, line: 6204) (zero delay) (method)
  0.0    35 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 4775) (zero delay) (method)
  0.0    35 [     ] Logic primitive 'and' (zero delay) (method)
  0.0    35 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 16966) (zero delay) (method)
  0.0    35 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 19035) (zero delay) (method)
  0.0    34 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 17401) (zero delay) (method)
  0.0    34 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 17401) (zero delay) (method)
  0.0    34 [     ] Supergate output 'Y' input 'C0' (file: ../LIBS/verilog/typical.v, line: 21125) (zero delay) (method)
  0.0    34 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 1363) (zero delay) (method)
  0.0    34 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 5942) (zero delay) (method)
  0.0    34 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 19035) (zero delay) (method)
  0.0    34 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 17101) (zero delay) (method)
  0.0    34 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 4744) (zero delay) (method)
  0.0    34 [     ] Logic primitive 'not' (1 outputs) (zero delay) (method)
  0.0    33 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 17136) (zero delay) (method)
  0.0    33 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 11207) (zero delay) (method)
  0.0    33 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 16966) (zero delay) (method)
  0.0    33 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 5260) (zero delay) (method)
  0.0    33 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 17366) (zero delay) (method)
  0.0    33 [     ] Supergate output 'Y' input 'A1N' (file: ../LIBS/verilog/typical.v, line: 13808) (zero delay) (method)
  0.0    33 [     ] Logic primitive 'or' (zero delay) (method)
  0.0    33 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 884) (zero delay) (method)
  0.0    33 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 5012) (zero delay) (method)
  0.0    33 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 17101) (zero delay) (method)
  0.0    33 [    1] Continuous Assignment (file: ../workdir/testresults/verilog/COMPRESSION_SERIAL/VER.COMPRESSION.mainsim.v, line: 173 in worklib.workdir_COMPRESSION [module])
  0.0    32 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 11207) (zero delay) (method)
  0.0    32 [     ] Logic primitive 'or' (zero delay) (method)
  0.0    32 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 19035) (zero delay) (method)
  0.0    32 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 16910) (zero delay) (method)
  0.0    32 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 11406) (zero delay) (method)
  0.0    32 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 1363) (zero delay) (method)
  0.0    32 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 20501) (zero delay) (method)
  0.0    32 [     ] Supergate output 'Y' input 'C0' (file: ../LIBS/verilog/typical.v, line: 17401) (zero delay) (method)
  0.0    32 [     ] Logic primitive 'and' (zero delay) (method)
  0.0    32 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 5123) (zero delay) (method)
  0.0    32 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 13272) (zero delay) (method)
  0.0    31 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 5775) (zero delay) (method)
  0.0    31 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 21125) (zero delay) (method)
  0.0    31 [     ] Supergate output 'Y' input 'C1' (file: ../LIBS/verilog/typical.v, line: 21125) (zero delay) (method)
  0.0    31 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 1078) (zero delay) (method)
  0.0    31 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 17401) (zero delay) (method)
  0.0    31 [     ] Supergate output 'Y' input 'A1N' (file: ../LIBS/verilog/typical.v, line: 13808) (zero delay) (method)
  0.0    31 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 19035) (zero delay) (method)
  0.0    31 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 5123) (zero delay) (method)
  0.0    31 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 5012) (zero delay) (method)
  0.0    31 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 4713) (zero delay) (method)
  0.0    31 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 18998) (zero delay) (method)
  0.0    30 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 5775) (zero delay) (method)
  0.0    30 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 11406) (zero delay) (method)
  0.0    30 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 19535) (zero delay) (method)
  0.0    30 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 5260) (zero delay) (method)
  0.0    30 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 17401) (zero delay) (method)
  0.0    30 [     ] Logic primitive 'and' (zero delay) (method)
  0.0    30 [     ] Logic primitive 'or' (zero delay) (method)
  0.0    30 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 5177) (zero delay) (method)
  0.0    30 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 19035) (zero delay) (method)
  0.0    30 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 4625) (zero delay) (method)
  0.0    29 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 17441) (zero delay) (method)
  0.0    29 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 1152) (zero delay) (method)
  0.0    29 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 11406) (zero delay) (method)
  0.0    29 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 17401) (zero delay) (method)
  0.0    29 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 15923) (zero delay) (method)
  0.0    29 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 5177) (zero delay) (method)
  0.0    29 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 1525) (zero delay) (method)
  0.0    29 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 884) (zero delay) (method)
  0.0    29 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 17441) (zero delay) (method)
  0.0    28 [     ] Logic primitive 'bufif0' (zero delay) (method)
  0.0    28 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 11207) (zero delay) (method)
  0.0    28 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 6204) (zero delay) (method)
  0.0    28 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 6204) (zero delay) (method)
  0.0    28 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 21125) (zero delay) (method)
  0.0    28 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 17401) (zero delay) (method)
  0.0    28 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 19535) (zero delay) (method)
  0.0    28 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 21125) (zero delay) (method)
  0.0    28 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 16966) (zero delay) (method)
  0.0    28 [     ] Supergate output 'Y' input 'A2' (file: ../LIBS/verilog/typical.v, line: 11406) (zero delay) (method)
  0.0    28 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 19035) (zero delay) (method)
  0.0    28 [     ] Supergate output 'Y' input 'C0' (file: ../LIBS/verilog/typical.v, line: 18998) (zero delay) (method)
  0.0    28 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 5324) (zero delay) (method)
  0.0    27 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 1152) (zero delay) (method)
  0.0    27 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 11207) (zero delay) (method)
  0.0    27 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 17234) (zero delay) (method)
  0.0    27 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 5567) (zero delay) (method)
  0.0    27 [     ] Supergate output 'Y' input 'A2' (file: ../LIBS/verilog/typical.v, line: 19571) (zero delay) (method)
  0.0    27 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 20501) (zero delay) (method)
  0.0    27 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 15958) (zero delay) (method)
  0.0    27 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 777) (zero delay) (method)
  0.0    27 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 19035) (zero delay) (method)
  0.0    26 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 11137) (zero delay) (method)
  0.0    26 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 1152) (zero delay) (method)
  0.0    26 [     ] Supergate output 'CO' input 'B' (file: ../LIBS/verilog/typical.v, line: 18755) (zero delay) (method)
  0.0    26 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 16161) (zero delay) (method)
  0.0    26 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 5567) (zero delay) (method)
  0.0    26 [     ] Supergate output 'Y' input 'A0N' (file: ../LIBS/verilog/typical.v, line: 13808) (zero delay) (method)
  0.0    26 [     ] Supergate output 'Y' input 'C0' (file: ../LIBS/verilog/typical.v, line: 19535) (zero delay) (method)
  0.0    26 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 15923) (zero delay) (method)
  0.0    26 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 19535) (zero delay) (method)
  0.0    26 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 19035) (zero delay) (method)
  0.0    26 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 5324) (zero delay) (method)
  0.0    26 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 18998) (zero delay) (method)
  0.0    26 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 19535) (zero delay) (method)
  0.0    26 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 5012) (zero delay) (method)
  0.0    25 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 11406) (zero delay) (method)
  0.0    25 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 19571) (zero delay) (method)
  0.0    25 [     ] User-defined primitive 'include_libraries_sim.udp_dff:v' (file: ../LIBS/verilog/typical.v, line: 21526) input 'in' (method)
  0.0    25 [     ] User-defined primitive 'include_libraries_sim.udp_tlat:v' (file: ../LIBS/verilog/typical.v, line: 21552) input 'in' (method)
  0.0    25 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 17441) (zero delay) (method)
  0.0    25 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 5775) (zero delay) (method)
  0.0    25 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 19344) (zero delay) (method)
  0.0    25 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 17366) (zero delay) (method)
  0.0    25 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 17234) (zero delay) (method)
  0.0    25 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 5150) (zero delay) (method)
  0.0    25 [     ] Supergate output 'Y' input 'A2' (file: ../LIBS/verilog/typical.v, line: 1401) (zero delay) (method)
  0.0    25 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 19344) (zero delay) (method)
  0.0    25 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 19035) (zero delay) (method)
  0.0    24 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 10632) (zero delay) (method)
  0.0    24 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 13808) (zero delay) (method)
  0.0    24 [     ] Supergate output 'Y' input 'A1N' (file: ../LIBS/verilog/typical.v, line: 13808) (zero delay) (method)
  0.0    24 [     ] Logic primitive 'and' (zero delay) (method)
  0.0    24 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 1152) (zero delay) (method)
  0.0    24 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 15923) (zero delay) (method)
  0.0    24 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 19535) (zero delay) (method)
  0.0    24 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 15923) (zero delay) (method)
  0.0    24 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 11207) (zero delay) (method)
  0.0    24 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 13808) (zero delay) (method)
  0.0    24 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 4744) (zero delay) (method)
  0.0    24 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 777) (zero delay) (method)
  0.0    24 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 19344) (zero delay) (method)
  0.0    23 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 6204) (zero delay) (method)
  0.0    23 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 4625) (zero delay) (method)
  0.0    23 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 13808) (zero delay) (method)
  0.0    23 [     ] Logic primitive 'or' (zero delay) (method)
  0.0    23 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 5567) (zero delay) (method)
  0.0    23 [     ] Supergate output 'Y' input 'A0N' (file: ../LIBS/verilog/typical.v, line: 16089) (zero delay) (method)
  0.0    23 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 16966) (zero delay) (method)
  0.0    23 [     ] Supergate output 'Y' input 'A2' (file: ../LIBS/verilog/typical.v, line: 6204) (zero delay) (method)
  0.0    23 [     ] Logic primitive 'and' (zero delay) (method)
  0.0    23 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 884) (zero delay) (method)
  0.0    23 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 16937) (zero delay) (method)
  0.0    23 [     ] Logic primitive 'and' (zero delay) (method)
  0.0    23 [     ] Logic primitive 'xor' (zero delay) (method)
  0.0    23 [     ] User-defined primitive 'include_libraries_sim.udp_dff:v' (file: ../LIBS/verilog/typical.v, line: 21526) input 'clk' (method)
  0.0    23 [    1] Task test_cycle (file: ../workdir/testresults/verilog/COMPRESSION_SERIAL/VER.COMPRESSION.mainsim.v, line: 536 in worklib.workdir_COMPRESSION [module])
  0.0    22 [     ] Wire 'WIRE' (3 inputs) (ws=0) (method)
  0.0    22 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 5708) (zero delay) (method)
  0.0    22 [     ] User-defined primitive 'include_libraries_sim.udp_dff:v' (file: ../LIBS/verilog/typical.v, line: 21526) input 'clk' (method)
  0.0    22 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 13808) (zero delay) (method)
  0.0    22 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 17401) (zero delay) (method)
  0.0    22 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 16001) (zero delay) (method)
  0.0    22 [     ] Supergate output 'Y' input 'C1' (file: ../LIBS/verilog/typical.v, line: 16001) (zero delay) (method)
  0.0    22 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 21125) (zero delay) (method)
  0.0    22 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 1152) (zero delay) (method)
  0.0    22 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 21125) (zero delay) (method)
  0.0    22 [     ] Supergate output 'Y' input 'A1N' (file: ../LIBS/verilog/typical.v, line: 16089) (zero delay) (method)
  0.0    22 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 15923) (zero delay) (method)
  0.0    22 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 6204) (zero delay) (method)
  0.0    22 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 11406) (zero delay) (method)
  0.0    22 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 13912) (zero delay) (method)
  0.0    22 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 5942) (zero delay) (method)
  0.0    21 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 741) (zero delay) (method)
  0.0    21 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 3922) (zero delay) (method)
  0.0    21 [     ] User-defined primitive 'include_libraries_sim.udp_dff:v' (file: ../LIBS/verilog/typical.v, line: 21526) input 'clk' (method)
  0.0    21 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 21125) (zero delay) (method)
  0.0    21 [     ] Supergate output 'S' input 'A' (file: ../LIBS/verilog/typical.v, line: 18757) (zero delay) (method)
  0.0    21 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 17401) (zero delay) (method)
  0.0    21 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 21125) (zero delay) (method)
  0.0    21 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 5012) (zero delay) (method)
  0.0    21 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 19609) (zero delay) (method)
  0.0    21 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 13300) (zero delay) (method)
  0.0    21 [     ] Supergate output 'Y' input 'A1N' (file: ../LIBS/verilog/typical.v, line: 1221) (zero delay) (method)
  0.0    21 [     ] Supergate output 'Y' input 'C0' (file: ../LIBS/verilog/typical.v, line: 11207) (zero delay) (method)
  0.0    21 [     ] Logic primitive 'or' (zero delay) (method)
  0.0    21 [     ] Logic primitive 'and' (zero delay) (method)
  0.0    20 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 16001) (zero delay) (method)
  0.0    20 [     ] Logic primitive 'xor' (zero delay) (method)
  0.0    20 [     ] Supergate output 'Y' input 'D' (file: ../LIBS/verilog/typical.v, line: 17234) (zero delay) (method)
  0.0    20 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 4625) (zero delay) (method)
  0.0    20 [     ] Supergate output 'Y' input 'C1' (file: ../LIBS/verilog/typical.v, line: 21125) (zero delay) (method)
  0.0    20 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 4713) (zero delay) (method)
  0.0    20 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 11207) (zero delay) (method)
  0.0    20 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 13808) (zero delay) (method)
  0.0    20 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 17401) (zero delay) (method)
  0.0    20 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 15888) (zero delay) (method)
  0.0    20 [     ] Supergate output 'Y' input 'A2' (file: ../LIBS/verilog/typical.v, line: 1401) (zero delay) (method)
  0.0    20 [     ] Supergate output 'Y' input 'C0' (file: ../LIBS/verilog/typical.v, line: 20501) (zero delay) (method)
  0.0    20 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 1078) (zero delay) (method)
  0.0    20 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 17101) (zero delay) (method)
  0.0    20 [     ] Supergate output 'Y' input 'S0' (file: ../LIBS/verilog/typical.v, line: 3922) (zero delay) (method)
  0.0    20 [    1] Anonymous continuous assignment (file: ../workdir/testresults/verilog/COMPRESSION_SERIAL/VER.COMPRESSION.mainsim.v, line/pos: 112/39 in worklib.workdir_COMPRESSION [module])
  0.0    19 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 3922) (zero delay) (method)
  0.0    19 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 5324) (zero delay) (method)
  0.0    19 [     ] Supergate output 'Y' input 'A2' (file: ../LIBS/verilog/typical.v, line: 6204) (zero delay) (method)
  0.0    19 [     ] Supergate output 'S' input 'B' (file: ../LIBS/verilog/typical.v, line: 18757) (zero delay) (method)
  0.0    19 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 4713) (zero delay) (method)
  0.0    19 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 4713) (zero delay) (method)
  0.0    19 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 5260) (zero delay) (method)
  0.0    19 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 16966) (zero delay) (method)
  0.0    19 [     ] Supergate output 'Y' input 'A2' (file: ../LIBS/verilog/typical.v, line: 11406) (zero delay) (method)
  0.0    19 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 1078) (zero delay) (method)
  0.0    19 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 19571) (zero delay) (method)
  0.0    19 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 916) (zero delay) (method)
  0.0    19 [     ] Supergate output 'Y' input 'A2' (file: ../LIBS/verilog/typical.v, line: 19571) (zero delay) (method)
  0.0    18 [     ] Supergate output 'Y' input 'C0' (file: ../LIBS/verilog/typical.v, line: 21125) (zero delay) (method)
  0.0    18 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 17441) (zero delay) (method)
  0.0    18 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 610) (zero delay) (method)
  0.0    18 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 13808) (zero delay) (method)
  0.0    18 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 4744) (zero delay) (method)
  0.0    18 [     ] Supergate output 'Y' input 'A0N' (file: ../LIBS/verilog/typical.v, line: 16089) (zero delay) (method)
  0.0    18 [     ] Supergate output 'Y' input 'A1N' (file: ../LIBS/verilog/typical.v, line: 13808) (zero delay) (method)
  0.0    18 [     ] Logic primitive 'and' (zero delay) (method)
  0.0    18 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 19035) (zero delay) (method)
  0.0    18 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 19035) (zero delay) (method)
  0.0    18 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 5177) (zero delay) (method)
  0.0    18 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 884) (zero delay) (method)
  0.0    18 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 5324) (zero delay) (method)
  0.0    17 [     ] DUT prof setup time 
  0.0    17 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 10632) (zero delay) (method)
  0.0    17 [     ] Supergate output 'Y' input 'B2' (file: ../LIBS/verilog/typical.v, line: 16161) (zero delay) (method)
  0.0    17 [     ] Supergate output 'Y' input 'A0N' (file: ../LIBS/verilog/typical.v, line: 13808) (zero delay) (method)
  0.0    17 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 21125) (zero delay) (method)
  0.0    17 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 916) (zero delay) (method)
  0.0    17 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 11207) (zero delay) (method)
  0.0    17 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 15888) (zero delay) (method)
  0.0    17 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 884) (zero delay) (method)
  0.0    17 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 17366) (zero delay) (method)
  0.0    17 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 1401) (zero delay) (method)
  0.0    17 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 17334) (zero delay) (method)
  0.0    17 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 5942) (zero delay) (method)
  0.0    17 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 15888) (zero delay) (method)
  0.0    17 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 11406) (zero delay) (method)
  0.0    17 [     ] Supergate output 'Y' input 'A0N' (file: ../LIBS/verilog/typical.v, line: 13808) (zero delay) (method)
  0.0    17 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 5942) (zero delay) (method)
  0.0    17 [     ] Logic primitive 'and' (zero delay) (method)
  0.0    17 [     ] Supergate output 'Y' input 'D' (file: ../LIBS/verilog/typical.v, line: 19464) (zero delay) (method)
  0.0    17 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 5012) (zero delay) (method)
  0.0    16 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 21125) (zero delay) (method)
  0.0    16 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 17401) (zero delay) (method)
  0.0    16 [     ] Logic primitive 'and' (zero delay) (method)
  0.0    16 [     ] Supergate output 'Y' input 'C0' (file: ../LIBS/verilog/typical.v, line: 21125) (zero delay) (method)
  0.0    16 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 610) (zero delay) (method)
  0.0    16 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 610) (zero delay) (method)
  0.0    16 [     ] Supergate output 'Y' input 'C0' (file: ../LIBS/verilog/typical.v, line: 11207) (zero delay) (method)
  0.0    16 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 19609) (zero delay) (method)
  0.0    16 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 813) (zero delay) (method)
  0.0    16 [     ] Supergate output 'Y' input 'A0N' (file: ../LIBS/verilog/typical.v, line: 13808) (zero delay) (method)
  0.0    16 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 884) (zero delay) (method)
  0.0    16 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 1152) (zero delay) (method)
  0.0    16 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 916) (zero delay) (method)
  0.0    16 [     ] Supergate output 'Y' input 'C0' (file: ../LIBS/verilog/typical.v, line: 18998) (zero delay) (method)
  0.0    16 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 18998) (zero delay) (method)
  0.0    15 [     ] Logic primitive 'or' (zero delay) (method)
  0.0    15 [     ] Logic primitive 'or' (zero delay) (method)
  0.0    15 [     ] Supergate output 'CO' input 'CI' (file: ../LIBS/verilog/typical.v, line: 18755) (zero delay) (method)
  0.0    15 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 17401) (zero delay) (method)
  0.0    15 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 17066) (zero delay) (method)
  0.0    15 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 19535) (zero delay) (method)
  0.0    15 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 610) (zero delay) (method)
  0.0    15 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 16161) (zero delay) (method)
  0.0    15 [     ] Supergate output 'Y' input 'D' (file: ../LIBS/verilog/typical.v, line: 20432) (zero delay) (method)
  0.0    15 [     ] Supergate output 'Y' input 'A2' (file: ../LIBS/verilog/typical.v, line: 1363) (zero delay) (method)
  0.0    15 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 1078) (zero delay) (method)
  0.0    15 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 15923) (zero delay) (method)
  0.0    15 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 17101) (zero delay) (method)
  0.0    15 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 5942) (zero delay) (method)
  0.0    15 [     ] Supergate output 'Y' input 'A0N' (file: ../LIBS/verilog/typical.v, line: 13808) (zero delay) (method)
  0.0    15 [     ] Supergate output 'I0_D' input 'SE' (file: ../LIBS/verilog/typical.v, line: 6850) (zero delay) (method)
  0.0    14 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 777) (zero delay) (method)
  0.0    14 [     ] Logic primitive 'and' (zero delay) (method)
  0.0    14 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 21125) (zero delay) (method)
  0.0    14 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 11207) (zero delay) (method)
  0.0    14 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 19535) (zero delay) (method)
  0.0    14 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 19535) (zero delay) (method)
  0.0    14 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 5567) (zero delay) (method)
  0.0    14 [     ] Supergate output 'CO' input 'CI' (file: ../LIBS/verilog/typical.v, line: 18755) (zero delay) (method)
  0.0    14 [     ] Supergate output 'Y' input 'B2' (file: ../LIBS/verilog/typical.v, line: 6204) (zero delay) (method)
  0.0    14 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 10632) (zero delay) (method)
  0.0    14 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 11207) (zero delay) (method)
  0.0    14 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 19609) (zero delay) (method)
  0.0    14 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 17401) (zero delay) (method)
  0.0    14 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 21125) (zero delay) (method)
  0.0    14 [     ] Supergate output 'Y' input 'S0' (file: ../LIBS/verilog/typical.v, line: 4341) (zero delay) (method)
  0.0    14 [     ] Supergate output 'Y' input 'C0' (file: ../LIBS/verilog/typical.v, line: 813) (zero delay) (method)
  0.0    14 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 15923) (zero delay) (method)
  0.0    14 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 13808) (zero delay) (method)
  0.0    14 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 5355) (zero delay) (method)
  0.0    14 [     ] Supergate output 'Y' input 'A1N' (file: ../LIBS/verilog/typical.v, line: 16089) (zero delay) (method)
  0.0    14 [     ] Supergate output 'Y' input 'A0N' (file: ../LIBS/verilog/typical.v, line: 16089) (zero delay) (method)
  0.0    14 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 15888) (zero delay) (method)
  0.0    14 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 4569) (zero delay) (method)
  0.0    14 [     ] Logic primitive 'or' (zero delay) (method)
  0.0    14 [     ] Supergate output 'Y' input 'B2' (file: ../LIBS/verilog/typical.v, line: 1525) (zero delay) (method)
  0.0    14 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 16937) (zero delay) (method)
  0.0    14 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 5775) (zero delay) (method)
  0.0    14 [     ] Supergate output 'I0_D' input 'D' (file: ../LIBS/verilog/typical.v, line: 18077) (zero delay) (method)
  0.0    13 [     ] Logic primitive 'and' (zero delay) (method)
  0.0    13 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 17441) (zero delay) (method)
  0.0    13 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 11207) (zero delay) (method)
  0.0    13 [     ] Supergate output 'Y' input 'S0' (file: ../LIBS/verilog/typical.v, line: 4341) (zero delay) (method)
  0.0    13 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 4341) (zero delay) (method)
  0.0    13 [     ] Logic primitive 'xor' (zero delay) (method)
  0.0    13 [     ] Logic primitive 'xor' (zero delay) (method)
  0.0    13 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 19609) (zero delay) (method)
  0.0    13 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 5567) (zero delay) (method)
  0.0    13 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 19464) (zero delay) (method)
  0.0    13 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 17234) (zero delay) (method)
  0.0    13 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 1363) (zero delay) (method)
  0.0    13 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 11406) (zero delay) (method)
  0.0    13 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 5012) (zero delay) (method)
  0.0    13 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 15923) (zero delay) (method)
  0.0    13 [     ] Supergate output 'Y' input 'A2' (file: ../LIBS/verilog/typical.v, line: 11406) (zero delay) (method)
  0.0    13 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 884) (zero delay) (method)
  0.0    13 [     ] Logic primitive 'and' (zero delay) (method)
  0.0    13 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 17334) (zero delay) (method)
  0.0    13 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 19571) (zero delay) (method)
  0.0    13 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 4713) (zero delay) (method)
  0.0    13 [     ] Supergate output 'Y' input 'A2' (file: ../LIBS/verilog/typical.v, line: 1525) (zero delay) (method)
  0.0    13 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 5260) (zero delay) (method)
  0.0    13 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 884) (zero delay) (method)
  0.0    12 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 5600) (zero delay) (method)
  0.0    12 [     ] User-defined primitive 'include_libraries_sim.udp_dff:v' (file: ../LIBS/verilog/typical.v, line: 21526) input 'clk' (method)
  0.0    12 [     ] Logic primitive 'and' (zero delay) (method)
  0.0    12 [     ] User-defined primitive 'include_libraries_sim.udp_dff:v' (file: ../LIBS/verilog/typical.v, line: 21526) input 'clk' (method)
  0.0    12 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 19535) (zero delay) (method)
  0.0    12 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 6204) (zero delay) (method)
  0.0    12 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 11207) (zero delay) (method)
  0.0    12 [     ] Supergate output 'S' input 'CI' (file: ../LIBS/verilog/typical.v, line: 18757) (zero delay) (method)
  0.0    12 [     ] Logic primitive 'or' (zero delay) (method)
  0.0    12 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 4625) (zero delay) (method)
  0.0    12 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 5775) (zero delay) (method)
  0.0    12 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 19535) (zero delay) (method)
  0.0    12 [     ] Supergate output 'Y' input 'A2' (file: ../LIBS/verilog/typical.v, line: 19609) (zero delay) (method)
  0.0    12 [     ] Supergate output 'Y' input 'C0' (file: ../LIBS/verilog/typical.v, line: 19535) (zero delay) (method)
  0.0    12 [     ] Supergate output 'Y' input 'C1' (file: ../LIBS/verilog/typical.v, line: 21125) (zero delay) (method)
  0.0    12 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 5567) (zero delay) (method)
  0.0    12 [     ] Supergate output 'Y' input 'B2' (file: ../LIBS/verilog/typical.v, line: 16161) (zero delay) (method)
  0.0    12 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 19344) (zero delay) (method)
  0.0    12 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 1363) (zero delay) (method)
  0.0    12 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 1401) (zero delay) (method)
  0.0    12 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 5979) (zero delay) (method)
  0.0    12 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 19609) (zero delay) (method)
  0.0    12 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 884) (zero delay) (method)
  0.0    12 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 17366) (zero delay) (method)
  0.0    12 [     ] Logic primitive 'and' (zero delay) (method)
  0.0    12 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 5600) (zero delay) (method)
  0.0    12 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 17234) (zero delay) (method)
  0.0    12 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 1401) (zero delay) (method)
  0.0    12 [     ] Logic primitive 'and' (zero delay) (method)
  0.0    12 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 5012) (zero delay) (method)
  0.0    12 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 5942) (zero delay) (method)
  0.0    12 [     ] Supergate output 'Y' input 'A0N' (file: ../LIBS/verilog/typical.v, line: 16089) (zero delay) (method)
  0.0    12 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 5355) (zero delay) (method)
  0.0    12 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 1525) (zero delay) (method)
  0.0    12 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 19035) (zero delay) (method)
  0.0    11 [     ] Logic primitive 'or' (zero delay) (method)
  0.0    11 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 19571) (zero delay) (method)
  0.0    11 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 20432) (zero delay) (method)
  0.0    11 [     ] Supergate output 'Y' input 'A1N' (file: ../LIBS/verilog/typical.v, line: 13808) (zero delay) (method)
  0.0    11 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 16001) (zero delay) (method)
  0.0    11 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 16001) (zero delay) (method)
  0.0    11 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 1152) (zero delay) (method)
  0.0    11 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 11207) (zero delay) (method)
  0.0    11 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 5012) (zero delay) (method)
  0.0    11 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 10632) (zero delay) (method)
  0.0    11 [     ] Supergate output 'Y' input 'A2' (file: ../LIBS/verilog/typical.v, line: 6204) (zero delay) (method)
  0.0    11 [     ] Supergate output 'Y' input 'D' (file: ../LIBS/verilog/typical.v, line: 17066) (zero delay) (method)
  0.0    11 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 17401) (zero delay) (method)
  0.0    11 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 21125) (zero delay) (method)
  0.0    11 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 11207) (zero delay) (method)
  0.0    11 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 17401) (zero delay) (method)
  0.0    11 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 15923) (zero delay) (method)
  0.0    11 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 17234) (zero delay) (method)
  0.0    11 [     ] Logic primitive 'and' (zero delay) (method)
  0.0    11 [     ] Supergate output 'Y' input 'A2' (file: ../LIBS/verilog/typical.v, line: 19609) (zero delay) (method)
  0.0    11 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 884) (zero delay) (method)
  0.0    11 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 1078) (zero delay) (method)
  0.0    11 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 5150) (zero delay) (method)
  0.0    11 [     ] Supergate output 'Y' input 'A2' (file: ../LIBS/verilog/typical.v, line: 16161) (zero delay) (method)
  0.0    11 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 5600) (zero delay) (method)
  0.0    11 [     ] Logic primitive 'or' (zero delay) (method)
  0.0    11 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 1078) (zero delay) (method)
  0.0    11 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 5123) (zero delay) (method)
  0.0    11 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 4625) (zero delay) (method)
  0.0    11 [    1] Task scan_cycle (file: ../workdir/testresults/verilog/COMPRESSION_SERIAL/VER.COMPRESSION.mainsim.v, line: 873 in worklib.workdir_COMPRESSION [module])
  0.0    10 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 777) (zero delay) (method)
  0.0    10 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 11368) (zero delay) (method)
  0.0    10 [     ] Logic primitive 'and' (zero delay) (method)
  0.0    10 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 11137) (zero delay) (method)
  0.0    10 [     ] Supergate output 'Y' input 'C1' (file: ../LIBS/verilog/typical.v, line: 16001) (zero delay) (method)
  0.0    10 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 17441) (zero delay) (method)
  0.0    10 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 17441) (zero delay) (method)
  0.0    10 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 21125) (zero delay) (method)
  0.0    10 [     ] Supergate output 'Y' input 'B2' (file: ../LIBS/verilog/typical.v, line: 6204) (zero delay) (method)
  0.0    10 [     ] Supergate output 'CO' input 'B' (file: ../LIBS/verilog/typical.v, line: 18755) (zero delay) (method)
  0.0    10 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 18998) (zero delay) (method)
  0.0    10 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 11368) (zero delay) (method)
  0.0    10 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 6204) (zero delay) (method)
  0.0    10 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 19535) (zero delay) (method)
  0.0    10 [     ] Supergate output 'Y' input 'D' (file: ../LIBS/verilog/typical.v, line: 17234) (zero delay) (method)
  0.0    10 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 18998) (zero delay) (method)
  0.0    10 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 17066) (zero delay) (method)
  0.0    10 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 5567) (zero delay) (method)
  0.0    10 [     ] Logic primitive 'or' (zero delay) (method)
  0.0    10 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 5600) (zero delay) (method)
  0.0    10 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 17401) (zero delay) (method)
  0.0    10 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 11207) (zero delay) (method)
  0.0    10 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 21125) (zero delay) (method)
  0.0    10 [     ] Supergate output 'Y' input 'C0' (file: ../LIBS/verilog/typical.v, line: 11207) (zero delay) (method)
  0.0    10 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 21125) (zero delay) (method)
  0.0    10 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 21125) (zero delay) (method)
  0.0    10 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 17366) (zero delay) (method)
  0.0    10 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 5355) (zero delay) (method)
  0.0    10 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 15923) (zero delay) (method)
  0.0    10 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 20501) (zero delay) (method)
  0.0    10 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 15923) (zero delay) (method)
  0.0    10 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 5260) (zero delay) (method)
  0.0    10 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 11406) (zero delay) (method)
  0.0    10 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 777) (zero delay) (method)
  0.0    10 [     ] Supergate output 'Y' input 'A0N' (file: ../LIBS/verilog/typical.v, line: 13808) (zero delay) (method)
  0.0    10 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 16997) (zero delay) (method)
  0.0    10 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 1152) (zero delay) (method)
  0.0     9 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 4713) (zero delay) (method)
  0.0     9 [     ] Logic primitive 'and' (zero delay) (method)
  0.0     9 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 15888) (zero delay) (method)
  0.0     9 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 19035) (zero delay) (method)
  0.0     9 [     ] Continuous Assignment Group (CAG2(0)) (file: ../RTL/dtmf_chip.test_netlist.v, line: 8109) (zero delay) (method)
  0.0     9 [     ] User-defined primitive 'include_libraries_sim.udp_tlat:v' (file: ../LIBS/verilog/typical.v, line: 21552) input 'in' (method)
  0.0     9 [     ] Supergate output 'Y' input 'A1N' (file: ../LIBS/verilog/typical.v, line: 13808) (zero delay) (method)
  0.0     9 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 5672) (zero delay) (method)
  0.0     9 [     ] Supergate output 'Y' input 'A1N' (file: ../LIBS/verilog/typical.v, line: 13808) (zero delay) (method)
  0.0     9 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 16001) (zero delay) (method)
  0.0     9 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 21125) (zero delay) (method)
  0.0     9 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 10632) (zero delay) (method)
  0.0     9 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 13272) (zero delay) (method)
  0.0     9 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 21125) (zero delay) (method)
  0.0     9 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 19571) (zero delay) (method)
  0.0     9 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 5567) (zero delay) (method)
  0.0     9 [     ] Logic primitive 'xor' (zero delay) (method)
  0.0     9 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 1152) (zero delay) (method)
  0.0     9 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 4713) (zero delay) (method)
  0.0     9 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 19609) (zero delay) (method)
  0.0     9 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 1152) (zero delay) (method)
  0.0     9 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 19464) (zero delay) (method)
  0.0     9 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 11406) (zero delay) (method)
  0.0     9 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 17401) (zero delay) (method)
  0.0     9 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 1152) (zero delay) (method)
  0.0     9 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 19609) (zero delay) (method)
  0.0     9 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 21125) (zero delay) (method)
  0.0     9 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 11207) (zero delay) (method)
  0.0     9 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 5600) (zero delay) (method)
  0.0     9 [     ] Supergate output 'Y' input 'D' (file: ../LIBS/verilog/typical.v, line: 17066) (zero delay) (method)
  0.0     9 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 11207) (zero delay) (method)
  0.0     9 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 1078) (zero delay) (method)
  0.0     9 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 16910) (zero delay) (method)
  0.0     9 [     ] Supergate output 'Y' input 'C0' (file: ../LIBS/verilog/typical.v, line: 19535) (zero delay) (method)
  0.0     9 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 19344) (zero delay) (method)
  0.0     9 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 16910) (zero delay) (method)
  0.0     9 [     ] Supergate output 'Y' input 'C0' (file: ../LIBS/verilog/typical.v, line: 15888) (zero delay) (method)
  0.0     9 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 1363) (zero delay) (method)
  0.0     9 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 5942) (zero delay) (method)
  0.0     9 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 4569) (zero delay) (method)
  0.0     9 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 17234) (zero delay) (method)
  0.0     9 [     ] Supergate output 'Y' input 'A2' (file: ../LIBS/verilog/typical.v, line: 19571) (zero delay) (method)
  0.0     9 [     ] Supergate output 'Y' input 'C0' (file: ../LIBS/verilog/typical.v, line: 19535) (zero delay) (method)
  0.0     9 [     ] Logic primitive 'and' (zero delay) (method)
  0.0     9 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 5012) (zero delay) (method)
  0.0     9 [     ] Supergate output 'Y' input 'A2' (file: ../LIBS/verilog/typical.v, line: 1363) (zero delay) (method)
  0.0     9 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 4943) (zero delay) (method)
  0.0     9 [     ] Logic primitive 'or' (zero delay) (method)
  0.0     9 [     ] Logic primitive 'and' (zero delay) (method)
  0.0     9 [     ] Logic primitive 'and' (zero delay) (method)
  0.0     9 [     ] Logic primitive 'or' (zero delay) (method)
  0.0     9 [     ] Supergate output 'I0_D' input 'SI' (file: ../LIBS/verilog/typical.v, line: 6850) (zero delay) (method)
  0.0     9 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 19571) (zero delay) (method)
  0.0     9 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 19571) (zero delay) (method)
  0.0     9 [     ] User-defined primitive 'include_libraries_sim.udp_tlat:v' (file: ../LIBS/verilog/typical.v, line: 21552) input 'in' (method)
  0.0     9 [     ] Logic primitive 'buf' (1 outputs) (zero delay) (method)
  0.0     9 [     ] outside engine
  0.0     9 [     ] engine support
  0.0     8 [     ] Supergate output 'Y' input 'C0' (file: ../LIBS/verilog/typical.v, line: 11207) (zero delay) (method)
  0.0     8 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 777) (zero delay) (method)
  0.0     8 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 11406) (zero delay) (method)
  0.0     8 [     ] Supergate output 'Y' input 'A2' (file: ../LIBS/verilog/typical.v, line: 11368) (zero delay) (method)
  0.0     8 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 19035) (zero delay) (method)
  0.0     8 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 11406) (zero delay) (method)
  0.0     8 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 5324) (zero delay) (method)
  0.0     8 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 13808) (zero delay) (method)
  0.0     8 [     ] Logic primitive 'or' (zero delay) (method)
  0.0     8 [     ] Supergate output 'Y' input 'D' (file: ../LIBS/verilog/typical.v, line: 17136) (zero delay) (method)
  0.0     8 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 17441) (zero delay) (method)
  0.0     8 [     ] Logic primitive 'and' (zero delay) (method)
  0.0     8 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 4713) (zero delay) (method)
  0.0     8 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 19431) (zero delay) (method)
  0.0     8 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 18998) (zero delay) (method)
  0.0     8 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 5775) (zero delay) (method)
  0.0     8 [     ] Supergate output 'Y' input 'C1' (file: ../LIBS/verilog/typical.v, line: 21125) (zero delay) (method)
  0.0     8 [     ] Logic primitive 'buf' (1 outputs) (zero delay) (method)
  0.0     8 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 19609) (zero delay) (method)
  0.0     8 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 18998) (zero delay) (method)
  0.0     8 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 21125) (zero delay) (method)
  0.0     8 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 11207) (zero delay) (method)
  0.0     8 [     ] Logic primitive 'or' (zero delay) (method)
  0.0     8 [     ] Supergate output 'Y' input 'A2' (file: ../LIBS/verilog/typical.v, line: 11406) (zero delay) (method)
  0.0     8 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 11207) (zero delay) (method)
  0.0     8 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 19535) (zero delay) (method)
  0.0     8 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 17234) (zero delay) (method)
  0.0     8 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 17401) (zero delay) (method)
  0.0     8 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 4713) (zero delay) (method)
  0.0     8 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 19609) (zero delay) (method)
  0.0     8 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 19571) (zero delay) (method)
  0.0     8 [     ] Supergate output 'Y' input 'C0' (file: ../LIBS/verilog/typical.v, line: 21125) (zero delay) (method)
  0.0     8 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 21125) (zero delay) (method)
  0.0     8 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 11207) (zero delay) (method)
  0.0     8 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 813) (zero delay) (method)
  0.0     8 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 19344) (zero delay) (method)
  0.0     8 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 4597) (zero delay) (method)
  0.0     8 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 20432) (zero delay) (method)
  0.0     8 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 4569) (zero delay) (method)
  0.0     8 [     ] Supergate output 'Y' input 'A1N' (file: ../LIBS/verilog/typical.v, line: 13808) (zero delay) (method)
  0.0     8 [     ] Logic primitive 'and' (zero delay) (method)
  0.0     8 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 20501) (zero delay) (method)
  0.0     8 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 5355) (zero delay) (method)
  0.0     8 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 1078) (zero delay) (method)
  0.0     8 [     ] Logic primitive 'xor' (zero delay) (method)
  0.0     7 [     ] Wire 'WIRE' (2 inputs) (ws=0) (method)
  0.0     7 [     ] Wire 'WIRE' (2 inputs) (ws=0) (method)
  0.0     7 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 11137) (zero delay) (method)
  0.0     7 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 4341) (zero delay) (method)
  0.0     7 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 19609) (zero delay) (method)
  0.0     7 [     ] Supergate output 'Y' input 'A2' (file: ../LIBS/verilog/typical.v, line: 1401) (zero delay) (method)
  0.0     7 [     ] Supergate output 'Y' input 'A2' (file: ../LIBS/verilog/typical.v, line: 19609) (zero delay) (method)
  0.0     7 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 11368) (zero delay) (method)
  0.0     7 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 10632) (zero delay) (method)
  0.0     7 [     ] Continuous Assignment Group (CAG2(0)) (file: ../RTL/dtmf_chip.test_netlist.v, line: 8108) (zero delay) (method)
  0.0     7 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 16089) (zero delay) (method)
  0.0     7 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 1152) (zero delay) (method)
  0.0     7 [     ] Supergate output 'S' input 'A' (file: ../LIBS/verilog/typical.v, line: 18757) (zero delay) (method)
  0.0     7 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 15855) (zero delay) (method)
  0.0     7 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 610) (zero delay) (method)
  0.0     7 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 17136) (zero delay) (method)
  0.0     7 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 10632) (zero delay) (method)
  0.0     7 [     ] Supergate output 'Y' input 'C0' (file: ../LIBS/verilog/typical.v, line: 17401) (zero delay) (method)
  0.0     7 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 777) (zero delay) (method)
  0.0     7 [     ] Supergate output 'Y' input 'A2' (file: ../LIBS/verilog/typical.v, line: 11368) (zero delay) (method)
  0.0     7 [     ] Supergate output 'Y' input 'A2' (file: ../LIBS/verilog/typical.v, line: 11368) (zero delay) (method)
  0.0     7 [     ] User-defined primitive 'include_libraries_sim.udp_tlat:v' (file: ../LIBS/verilog/typical.v, line: 21552) input 'enable' (method)
  0.0     7 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 11207) (zero delay) (method)
  0.0     7 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 5600) (zero delay) (method)
  0.0     7 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 16161) (zero delay) (method)
  0.0     7 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 19609) (zero delay) (method)
  0.0     7 [     ] Logic primitive 'or' (zero delay) (method)
  0.0     7 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 11207) (zero delay) (method)
  0.0     7 [     ] Supergate output 'Y' input 'A1N' (file: ../LIBS/verilog/typical.v, line: 13808) (zero delay) (method)
  0.0     7 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 19535) (zero delay) (method)
  0.0     7 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 11406) (zero delay) (method)
  0.0     7 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 11406) (zero delay) (method)
  0.0     7 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 17234) (zero delay) (method)
  0.0     7 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 19464) (zero delay) (method)
  0.0     7 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 19609) (zero delay) (method)
  0.0     7 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 5567) (zero delay) (method)
  0.0     7 [     ] Supergate output 'Y' input 'A1N' (file: ../LIBS/verilog/typical.v, line: 16089) (zero delay) (method)
  0.0     7 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 16161) (zero delay) (method)
  0.0     7 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 610) (zero delay) (method)
  0.0     7 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 16089) (zero delay) (method)
  0.0     7 [     ] Supergate output 'Y' input 'A2' (file: ../LIBS/verilog/typical.v, line: 16161) (zero delay) (method)
  0.0     7 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 11406) (zero delay) (method)
  0.0     7 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 813) (zero delay) (method)
  0.0     7 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 17366) (zero delay) (method)
  0.0     7 [     ] Logic primitive 'and' (zero delay) (method)
  0.0     7 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 15888) (zero delay) (method)
  0.0     7 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 15888) (zero delay) (method)
  0.0     7 [     ] Logic primitive 'or' (zero delay) (method)
  0.0     7 [     ] Logic primitive 'and' (zero delay) (method)
  0.0     7 [     ] Logic primitive 'or' (zero delay) (method)
  0.0     7 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 777) (zero delay) (method)
  0.0     7 [     ] Logic primitive 'and' (zero delay) (method)
  0.0     7 [     ] Logic primitive 'or' (zero delay) (method)
  0.0     7 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 1525) (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 13729) (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 17101) (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'A0N' (file: ../LIBS/verilog/typical.v, line: 11294) (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 884) (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'A2' (file: ../LIBS/verilog/typical.v, line: 19609) (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 777) (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 672) (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 11368) (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 17441) (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'C1' (file: ../LIBS/verilog/typical.v, line: 16001) (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 16001) (zero delay) (method)
  0.0     6 [     ] Supergate output 'CO' input 'A' (file: ../LIBS/verilog/typical.v, line: 18755) (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'C1' (file: ../LIBS/verilog/typical.v, line: 16001) (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 1152) (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 21125) (zero delay) (method)
  0.0     6 [     ] Logic primitive 'xor' (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 16001) (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 1152) (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 19431) (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 11368) (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'C0' (file: ../LIBS/verilog/typical.v, line: 16001) (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 4713) (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'C1' (file: ../LIBS/verilog/typical.v, line: 16001) (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 10632) (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'C0' (file: ../LIBS/verilog/typical.v, line: 19535) (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 17401) (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'A0N' (file: ../LIBS/verilog/typical.v, line: 13808) (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 5567) (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 916) (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 610) (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 5567) (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'C0' (file: ../LIBS/verilog/typical.v, line: 17401) (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 5600) (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 11207) (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 11207) (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 17401) (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 19609) (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 17401) (zero delay) (method)
  0.0     6 [     ] Logic primitive 'or' (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 17066) (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 21125) (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 11406) (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 4341) (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 813) (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 4569) (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 19571) (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 17548) (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 15923) (zero delay) (method)
  0.0     6 [     ] Logic primitive 'and' (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 11406) (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 5942) (zero delay) (method)
  0.0     6 [     ] Logic primitive 'or' (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 16161) (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'C0' (file: ../LIBS/verilog/typical.v, line: 15888) (zero delay) (method)
  0.0     6 [     ] Logic primitive 'and' (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 19344) (zero delay) (method)
  0.0     6 [     ] Logic primitive 'and' (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 19571) (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 777) (zero delay) (method)
  0.0     6 [     ] Logic primitive 'and' (zero delay) (method)
  0.0     6 [     ] Logic primitive 'or' (zero delay) (method)
  0.0     6 [     ] Logic primitive 'or' (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 5123) (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 884) (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 19464) (zero delay) (method)
  0.0     6 [     ] Supergate output 'Y' input 'A2' (file: ../LIBS/verilog/typical.v, line: 19571) (zero delay) (method)
  0.0     5 [     ] Logic primitive 'xor' (zero delay) (method)
  0.0     5 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 21125) (zero delay) (method)
  0.0     5 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 15855) (zero delay) (method)
  0.0     5 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 13808) (zero delay) (method)
  0.0     5 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 15855) (zero delay) (method)
  0.0     5 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 13808) (zero delay) (method)
  0.0     5 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 19344) (zero delay) (method)
  0.0     5 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 884) (zero delay) (method)
  0.0     5 [     ] Supergate output 'Y' input 'A0N' (file: ../LIBS/verilog/typical.v, line: 6050) (zero delay) (method)
  0.0     5 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 11294) (zero delay) (method)
  0.0     5 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 19035) (zero delay) (method)
  0.0     5 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 11207) (zero delay) (method)
  0.0     5 [     ] User-defined primitive 'include_libraries_sim.udp_dff:v' (file: ../LIBS/verilog/typical.v, line: 21526) input 'in' (method)
  0.0     5 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 6124) (zero delay) (method)
  0.0     5 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 10632) (zero delay) (method)
  0.0     5 [     ] Logic primitive 'and' (zero delay) (method)
  0.0     5 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 13808) (zero delay) (method)
  0.0     5 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 1152) (zero delay) (method)
  0.0     5 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 19609) (zero delay) (method)
  0.0     5 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 11406) (zero delay) (method)
  0.0     5 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 1152) (zero delay) (method)
  0.0     5 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 19535) (zero delay) (method)
  0.0     5 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 16001) (zero delay) (method)
  0.0     5 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 19431) (zero delay) (method)
  0.0     5 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 4837) (zero delay) (method)
  0.0     5 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 17066) (zero delay) (method)
  0.0     5 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 11207) (zero delay) (method)
  0.0     5 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 16161) (zero delay) (method)
  0.0     5 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 11406) (zero delay) (method)
  0.0     5 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 5567) (zero delay) (method)
  0.0     5 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 1152) (zero delay) (method)
  0.0     5 [     ] Supergate output 'Y' input 'C1' (file: ../LIBS/verilog/typical.v, line: 21125) (zero delay) (method)
  0.0     5 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 19609) (zero delay) (method)
  0.0     5 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 17401) (zero delay) (method)
  0.0     5 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 11207) (zero delay) (method)
  0.0     5 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 5567) (zero delay) (method)
  0.0     5 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 19609) (zero delay) (method)
  0.0     5 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 11406) (zero delay) (method)
  0.0     5 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 19535) (zero delay) (method)
  0.0     5 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 11207) (zero delay) (method)
  0.0     5 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 17401) (zero delay) (method)
  0.0     5 [     ] Supergate output 'Y' input 'C0' (file: ../LIBS/verilog/typical.v, line: 21125) (zero delay) (method)
  0.0     5 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 15888) (zero delay) (method)
  0.0     5 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 13651) (zero delay) (method)
  0.0     5 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 15958) (zero delay) (method)
  0.0     5 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 19344) (zero delay) (method)
  0.0     5 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 16161) (zero delay) (method)
  0.0     5 [     ] Logic primitive 'and' (zero delay) (method)
  0.0     5 [     ] Logic primitive 'and' (zero delay) (method)
  0.0     5 [     ] Logic primitive 'and' (zero delay) (method)
  0.0     5 [     ] Logic primitive 'and' (zero delay) (method)
  0.0     5 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 4744) (zero delay) (method)
  0.0     5 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 5123) (zero delay) (method)
  0.0     5 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 11368) (zero delay) (method)
  0.0     5 [     ] Logic primitive 'or' (zero delay) (method)
  0.0     5 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 19035) (zero delay) (method)
  0.0     5 [     ] Logic primitive 'and' (zero delay) (method)
  0.0     5 [     ] Logic primitive 'or' (zero delay) (method)
  0.0     5 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 884) (zero delay) (method)
  0.0     5 [     ] Supergate output 'Y' input 'A2' (file: ../LIBS/verilog/typical.v, line: 19571) (zero delay) (method)
  0.0     5 [     ] Method SSS_MT_EQU_FW_AB_8LU_RM (method)
  0.0     4 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 15855) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 4341) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 13272) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'C1' (file: ../LIBS/verilog/typical.v, line: 13729) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'A2' (file: ../LIBS/verilog/typical.v, line: 19609) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 5012) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 19035) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 19035) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 4569) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'S0' (file: ../LIBS/verilog/typical.v, line: 3922) (zero delay) (method)
  0.0     4 [     ] Supergate output 'I0_D' input 'D' (file: ../LIBS/verilog/typical.v, line: 3427) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 17401) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 1152) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'C0' (file: ../LIBS/verilog/typical.v, line: 16001) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 16001) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'D' (file: ../LIBS/verilog/typical.v, line: 13508) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 13508) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'C1' (file: ../LIBS/verilog/typical.v, line: 16001) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 11406) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 11368) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 19431) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 777) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 18998) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 916) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 17136) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 18998) (zero delay) (method)
  0.0     4 [     ] Logic primitive 'or' (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 19535) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'C0' (file: ../LIBS/verilog/typical.v, line: 17401) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'A2' (file: ../LIBS/verilog/typical.v, line: 11368) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'A2' (file: ../LIBS/verilog/typical.v, line: 19571) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'S0' (file: ../LIBS/verilog/typical.v, line: 3922) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'BN' (file: ../LIBS/verilog/typical.v, line: 13508) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 705) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 1152) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 17401) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 5775) (zero delay) (method)
  0.0     4 [     ] Supergate output 'S' input 'CI' (file: ../LIBS/verilog/typical.v, line: 18757) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 19431) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 16089) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 5231) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 21125) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 18998) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 13808) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'D' (file: ../LIBS/verilog/typical.v, line: 17136) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 17136) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 16161) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 610) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'D' (file: ../LIBS/verilog/typical.v, line: 17234) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 16089) (zero delay) (method)
  0.0     4 [     ] Logic primitive 'and' (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 19609) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 17401) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 17234) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'C0' (file: ../LIBS/verilog/typical.v, line: 18998) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 5600) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'A1N' (file: ../LIBS/verilog/typical.v, line: 13808) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 17066) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'A2' (file: ../LIBS/verilog/typical.v, line: 16161) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 5600) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 4744) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 5355) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 15923) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 16910) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'D' (file: ../LIBS/verilog/typical.v, line: 17234) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 4744) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 11406) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 15923) (zero delay) (method)
  0.0     4 [     ] Logic primitive 'and' (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 4744) (zero delay) (method)
  0.0     4 [     ] Logic primitive 'and' (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 1078) (zero delay) (method)
  0.0     4 [     ] Logic primitive 'and' (zero delay) (method)
  0.0     4 [     ] Logic primitive 'and' (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 15923) (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 17401) (zero delay) (method)
  0.0     4 [     ] Logic primitive 'or' (zero delay) (method)
  0.0     4 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 19464) (zero delay) (method)
  0.0     4 [     ] Method SSS_MT_CNE_PW_AB_8LU_NRM (method)
  0.0     3 [     ] Wire 'WIRE' (3 inputs) (ws=0) (method)
  0.0     3 [     ] Logic primitive 'and' (zero delay) (method)
  0.0     3 [     ] Logic primitive 'or' (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 21125) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 4341) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 19535) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 610) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'C0' (file: ../LIBS/verilog/typical.v, line: 17401) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 16161) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 5600) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 17136) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 16161) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 741) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 11406) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 16089) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'C0' (file: ../LIBS/verilog/typical.v, line: 19535) (zero delay) (method)
  0.0     3 [     ] User-defined primitive 'include_libraries_sim.udp_tlat:v' (file: ../LIBS/verilog/typical.v, line: 21552) input 'enable' (method)
  0.0     3 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 5012) (zero delay) (method)
  0.0     3 [     ] Supergate output 'I0_D' input 'QBINT' (file: ../LIBS/verilog/typical.v, line: 3427) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 11137) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 16001) (zero delay) (method)
  0.0     3 [     ] Logic primitive 'and' (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 4713) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 21125) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'C0' (file: ../LIBS/verilog/typical.v, line: 16001) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 19571) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 16001) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 4713) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 11368) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 13508) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 4341) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 11368) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 16001) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 19571) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'D' (file: ../LIBS/verilog/typical.v, line: 19464) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 1152) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 5600) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 17066) (zero delay) (method)
  0.0     3 [     ] Logic primitive 'xor' (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 5600) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 16161) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 5600) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 19535) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 3922) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'A1N' (file: ../LIBS/verilog/typical.v, line: 16089) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 610) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 17136) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 5600) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 610) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 5567) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 19464) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 17234) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 11207) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 17234) (zero delay) (method)
  0.0     3 [     ] Logic primitive 'or' (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 17401) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'B2' (file: ../LIBS/verilog/typical.v, line: 16161) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 17136) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'C0' (file: ../LIBS/verilog/typical.v, line: 19535) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 18998) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 16089) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 15923) (zero delay) (method)
  0.0     3 [     ] Logic primitive 'and' (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'C0' (file: ../LIBS/verilog/typical.v, line: 19535) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 4569) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 15923) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'C0' (file: ../LIBS/verilog/typical.v, line: 19535) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 4775) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 17366) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'A1N' (file: ../LIBS/verilog/typical.v, line: 13808) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 19344) (zero delay) (method)
  0.0     3 [     ] Logic primitive 'and' (zero delay) (method)
  0.0     3 [     ] Logic primitive 'and' (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 777) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 6204) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 13300) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'A0N' (file: ../LIBS/verilog/typical.v, line: 13808) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 4569) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 5012) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 19464) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 19431) (zero delay) (method)
  0.0     3 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 19431) (zero delay) (method)
  0.0     3 [     ] Logic primitive 'and' (zero delay) (method)
  0.0     3 [    1] Task Scan_Preconditioning_Sequence_TM_1_SEQ_1_SOP_1 (file: ../workdir/testresults/verilog/COMPRESSION_SERIAL/VER.COMPRESSION.mainsim.v, line: 627 in worklib.workdir_COMPRESSION [module])
  0.0     2 [     ] simulation setup time 
  0.0     2 [     ] Supergate output 'Y' input 'C0' (file: ../LIBS/verilog/typical.v, line: 19535) (zero delay) (method)
  0.0     2 [     ] Logic primitive 'xor' (zero delay) (method)
  0.0     2 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 3922) (zero delay) (method)
  0.0     2 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 4341) (zero delay) (method)
  0.0     2 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 11406) (zero delay) (method)
  0.0     2 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 20432) (zero delay) (method)
  0.0     2 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 13808) (zero delay) (method)
  0.0     2 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 4569) (zero delay) (method)
  0.0     2 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 11368) (zero delay) (method)
  0.0     2 [     ] Supergate output 'Y' input 'C0' (file: ../LIBS/verilog/typical.v, line: 11207) (zero delay) (method)
  0.0     2 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 11406) (zero delay) (method)
  0.0     2 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 17234) (zero delay) (method)
  0.0     2 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 19571) (zero delay) (method)
  0.0     2 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 6050) (zero delay) (method)
  0.0     2 [     ] Supergate output 'Y' input 'A1N' (file: ../LIBS/verilog/typical.v, line: 13808) (zero delay) (method)
  0.0     2 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 5260) (zero delay) (method)
  0.0     2 [     ] User-defined primitive 'include_libraries_sim.udp_tlat:v' (file: ../LIBS/verilog/typical.v, line: 21552) input 'in' (method)
  0.0     2 [     ] Continuous Assignment Group (CAG2(0)) (file: ../RTL/dtmf_chip.test_netlist.v, line: 8106) (zero delay) (method)
  0.0     2 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 5600) (zero delay) (method)
  0.0     2 [     ] Supergate output 'Y' input 'D' (file: ../LIBS/verilog/typical.v, line: 17136) (zero delay) (method)
  0.0     2 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 10632) (zero delay) (method)
  0.0     2 [     ] Supergate output 'Y' input 'C1' (file: ../LIBS/verilog/typical.v, line: 21125) (zero delay) (method)
  0.0     2 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 19431) (zero delay) (method)
  0.0     2 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 4713) (zero delay) (method)
  0.0     2 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 16001) (zero delay) (method)
  0.0     2 [     ] Supergate output 'Y' input 'D' (file: ../LIBS/verilog/typical.v, line: 4908) (zero delay) (method)
  0.0     2 [     ] Supergate output 'Y' input 'BN' (file: ../LIBS/verilog/typical.v, line: 4908) (zero delay) (method)
  0.0     2 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 777) (zero delay) (method)
  0.0     2 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 17136) (zero delay) (method)
  0.0     2 [     ] Supergate output 'Y' input 'D' (file: ../LIBS/verilog/typical.v, line: 13508) (zero delay) (method)
  0.0     2 [     ] Supergate output 'Y' input 'C1' (file: ../LIBS/verilog/typical.v, line: 21125) (zero delay) (method)
  0.0     2 [     ] Logic primitive 'or' (zero delay) (method)
  0.0     2 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 5567) (zero delay) (method)
  0.0     2 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 16001) (zero delay) (method)
  0.0     2 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 17066) (zero delay) (method)
  0.0     2 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 19535) (zero delay) (method)
  0.0     2 [     ] Logic primitive 'and' (zero delay) (method)
  0.0     2 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 16161) (zero delay) (method)
  0.0     2 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 21125) (zero delay) (method)
  0.0     2 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 21125) (zero delay) (method)
  0.0     2 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 17136) (zero delay) (method)
  0.0     2 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 17234) (zero delay) (method)
  0.0     2 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 17234) (zero delay) (method)
  0.0     2 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 17136) (zero delay) (method)
  0.0     2 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 4625) (zero delay) (method)
  0.0     2 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 19464) (zero delay) (method)
  0.0     2 [     ] Logic primitive 'and' (zero delay) (method)
  0.0     2 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 5567) (zero delay) (method)
  0.0     2 [     ] Logic primitive 'and' (zero delay) (method)
  0.0     2 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 19035) (zero delay) (method)
  0.0     2 [     ] Logic primitive 'or' (zero delay) (method)
  0.0     2 [     ] Logic primitive 'and' (zero delay) (method)
  0.0     2 [     ] Logic primitive 'or' (zero delay) (method)
  0.0     2 [     ] Logic primitive 'and' (zero delay) (method)
  0.0     2 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 15923) (zero delay) (method)
  0.0     2 [     ] Logic primitive 'or' (zero delay) (method)
  0.0     2 [     ] Method SSS_MT_UGTR_PW_AB_8LU_NRM (method)
  0.0     2 [    1] Task Scan_Exit_Sequence_TM_1_SEQ_4_SOP_1 (file: ../workdir/testresults/verilog/COMPRESSION_SERIAL/VER.COMPRESSION.mainsim.v, line: 794 in worklib.workdir_COMPRESSION [module])
  0.0     2 [    1] Task TBphantomLogicSeq1_20200406193611__1 (file: ../workdir/testresults/verilog/COMPRESSION_SERIAL/VER.COMPRESSION.mainsim.v, line: 850 in worklib.workdir_COMPRESSION [module])
  0.0     1 [     ] User-defined primitive 'include_libraries_sim.udp_dff:v' (file: ../LIBS/verilog/typical.v, line: 21526) input 'clr' (method)
  0.0     1 [     ] Logic primitive 'bufif0' (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 16910) (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 1152) (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 13272) (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 13508) (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 4341) (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 4341) (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'A2' (file: ../LIBS/verilog/typical.v, line: 16161) (zero delay) (method)
  0.0     1 [     ] Logic primitive 'xor' (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 20432) (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 5942) (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 13729) (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 11406) (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 5600) (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 11368) (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 16161) (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 19464) (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 11207) (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 19464) (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 16161) (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 19609) (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 1152) (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 19035) (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 777) (zero delay) (method)
  0.0     1 [     ] Logic primitive 'or' (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 13651) (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 4569) (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'S0' (file: ../LIBS/verilog/typical.v, line: 3922) (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'A2' (file: ../LIBS/verilog/typical.v, line: 11406) (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 11406) (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 4908) (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 5012) (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 4908) (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 4713) (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'AN' (file: ../LIBS/verilog/typical.v, line: 13508) (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 610) (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'C1' (file: ../LIBS/verilog/typical.v, line: 16001) (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 17066) (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 4713) (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 13808) (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 11406) (zero delay) (method)
  0.0     1 [     ] Logic primitive 'or' (zero delay) (method)
  0.0     1 [     ] Logic primitive 'or' (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 16161) (zero delay) (method)
  0.0     1 [     ] Logic primitive 'or' (zero delay) (method)
  0.0     1 [     ] Logic primitive 'and' (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'C0' (file: ../LIBS/verilog/typical.v, line: 11207) (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 11207) (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'A' (file: ../LIBS/verilog/typical.v, line: 17234) (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 15923) (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 13808) (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'B1' (file: ../LIBS/verilog/typical.v, line: 1078) (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 16966) (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 19035) (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 813) (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 13651) (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 5708) (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'A0' (file: ../LIBS/verilog/typical.v, line: 13651) (zero delay) (method)
  0.0     1 [     ] Logic primitive 'or' (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 777) (zero delay) (method)
  0.0     1 [     ] Logic primitive 'and' (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'B' (file: ../LIBS/verilog/typical.v, line: 5012) (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'A1' (file: ../LIBS/verilog/typical.v, line: 1078) (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 1525) (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'B0' (file: ../LIBS/verilog/typical.v, line: 19035) (zero delay) (method)
  0.0     1 [     ] Logic primitive 'xor' (zero delay) (method)
  0.0     1 [     ] Supergate output 'Y' input 'C' (file: ../LIBS/verilog/typical.v, line: 5324) (zero delay) (method)
  0.0     1 [     ] Method SSS_MT_CNE_FW_AB_8LU_RM (method)
  0.0     1 [     ] Method SSS_MT_CNE_FW_AB_8LU_NRM (method)

------------------------------------------------------------
Most Active Modules (behavioral)
------------------------------------------------------------
%hits #hits  #inst  name
  0.3   286 [    1] worklib.workdir_COMPRESSION:v (file: /home/jpanov/Cadence/XlmSim_24_03_labs/lab5-Multi-Core/workdir/testresults/verilog/COMPRESSION_SERIAL/VER.COMPRESSION.mainsim.v line: 47)



------------------------------------------------------------
CA Summary Counts (51 hits, 0.1% of total) 
CA Prune Counts (0 hits, 0.0% of total) (CA Prune elements: 0, 0.0%)
CA Amalg Counts (0 hits, 0.0% of total) (CA Amalg elements: 0, 0.0%)
CA Twostate Counts (0 hits, 0.0% of total) (CA twostate elements: 0, 0.0%)
CA Vector Counts (0 hits, 0.0% of total) (CA Vector elements: 0, 0.0%)
CA Misc(CAG/DELBUF/PCA/) Counts (18 hits, 0.0% of total) (CA MISC elements: 3, 60.0%)
CA EWA Counts (33 hits, 0.0% of total) (CA EWA elements: 2, 40.0%)
CA Unopt Counts (0 hits, 0.0% of total) (CA Unopt elements: 0, 0.0%)
------------------------------------------------------------

------------------------------------------------------------
Misc R&D Info
------------------------------------------------------------
%hits  Flags		Name
  0.0 [ EWA ACC ]	 Continuous Assignment (file: ../workdir/testresults/verilog/COMPRESSION_SERIAL/VER.COMPRESSION.mainsim.v, line: 173 in worklib.workdir_COMPRESSION [module])
  0.0 [ MS ACC ]	 Continuous Assignment Group (CAG2(0)) (file: ../RTL/dtmf_chip.test_netlist.v, line: 8109) (zero delay) (method)
  0.0 [ MS ACC ]	 Continuous Assignment Group (CAG2(0)) (file: ../RTL/dtmf_chip.test_netlist.v, line: 8108) (zero delay) (method)
  0.0 [ MS ACC ]	 Continuous Assignment Group (CAG2(0)) (file: ../RTL/dtmf_chip.test_netlist.v, line: 8106) (zero delay) (method)


------------------------------------------------------------
UDP R&D Info
------------------------------------------------------------
%hits  Flags PES Input  PES XMask		Name
  0.9  [ P ]    1          0		    User-defined primitive 'include_libraries_sim.udp_dff:v' (file: ../LIBS/verilog/typical.v, line: 21526) input 'in' (method)
  0.6  [ P ]    1          0		    User-defined primitive 'include_libraries_sim.udp_dff:v' (file: ../LIBS/verilog/typical.v, line: 21526) input 'clk' (method)
  0.5  [ P ]    1          0		    User-defined primitive 'include_libraries_sim.udp_dff:v' (file: ../LIBS/verilog/typical.v, line: 21526) input 'clk' (method)
  0.3  [ P ]    1          0		    User-defined primitive 'include_libraries_sim.udp_dff:v' (file: ../LIBS/verilog/typical.v, line: 21526) input 'clk' (method)
  0.2  [ P ]    1          0		    User-defined primitive 'include_libraries_sim.udp_dff:v' (file: ../LIBS/verilog/typical.v, line: 21526) input 'clk' (method)
  0.1  [ P ]    1          0		    User-defined primitive 'include_libraries_sim.udp_dff:v' (file: ../LIBS/verilog/typical.v, line: 21526) input 'clk' (method)
  0.0  [ P ]    1          0		    User-defined primitive 'include_libraries_sim.udp_tlat:v' (file: ../LIBS/verilog/typical.v, line: 21552) input 'enable' (method)
  0.0  [ P ]    1          0		    User-defined primitive 'include_libraries_sim.udp_dff:v' (file: ../LIBS/verilog/typical.v, line: 21526) input 'clk' (method)
  0.0  [ P ]    1          0		    User-defined primitive 'include_libraries_sim.udp_tlat:v' (file: ../LIBS/verilog/typical.v, line: 21552) input 'enable' (method)
  0.0  [ P ]    1          0		    User-defined primitive 'include_libraries_sim.udp_dff:v' (file: ../LIBS/verilog/typical.v, line: 21526) input 'in' (method)
  0.0  [ P ]    1          0		    User-defined primitive 'include_libraries_sim.udp_tlat:v' (file: ../LIBS/verilog/typical.v, line: 21552) input 'in' (method)
  0.0  [ P ]    1          0		    User-defined primitive 'include_libraries_sim.udp_dff:v' (file: ../LIBS/verilog/typical.v, line: 21526) input 'clk' (method)
  0.0  [ P ]    1          0		    User-defined primitive 'include_libraries_sim.udp_dff:v' (file: ../LIBS/verilog/typical.v, line: 21526) input 'clk' (method)
  0.0  [ P ]    1          0		    User-defined primitive 'include_libraries_sim.udp_dff:v' (file: ../LIBS/verilog/typical.v, line: 21526) input 'clk' (method)
  0.0  [ P ]    1          0		    User-defined primitive 'include_libraries_sim.udp_dff:v' (file: ../LIBS/verilog/typical.v, line: 21526) input 'clk' (method)
  0.0  [ P ]    1          0		    User-defined primitive 'include_libraries_sim.udp_dff:v' (file: ../LIBS/verilog/typical.v, line: 21526) input 'clk' (method)
  0.0  [ P ]    1          0		    User-defined primitive 'include_libraries_sim.udp_tlat:v' (file: ../LIBS/verilog/typical.v, line: 21552) input 'in' (method)
  0.0  [ P ]    1          0		    User-defined primitive 'include_libraries_sim.udp_tlat:v' (file: ../LIBS/verilog/typical.v, line: 21552) input 'in' (method)
  0.0  [ P ]    1          0		    User-defined primitive 'include_libraries_sim.udp_tlat:v' (file: ../LIBS/verilog/typical.v, line: 21552) input 'enable' (method)
  0.0  [ P ]    1          0		    User-defined primitive 'include_libraries_sim.udp_dff:v' (file: ../LIBS/verilog/typical.v, line: 21526) input 'in' (method)
  0.0  [ P ]    1          0		    User-defined primitive 'include_libraries_sim.udp_tlat:v' (file: ../LIBS/verilog/typical.v, line: 21552) input 'enable' (method)
  0.0  [ P ]    1          0		    User-defined primitive 'include_libraries_sim.udp_tlat:v' (file: ../LIBS/verilog/typical.v, line: 21552) input 'in' (method)
  0.0  [ P ]    1          0		    User-defined primitive 'include_libraries_sim.udp_dff:v' (file: ../LIBS/verilog/typical.v, line: 21526) input 'clr' (method)
  0.0  [ P ]    1          0		    User-defined primitive 'include_libraries_sim.udp_dff:v' (file: ../LIBS/verilog/typical.v, line: 21526) input 'NOTIFIER' (method)
  0.0  [ P ]    1          0		    User-defined primitive 'include_libraries_sim.udp_tlat:v' (file: ../LIBS/verilog/typical.v, line: 21552) input 'NOTIFIER' (method)
  0.0  [ P ]    1          0		    User-defined primitive 'include_libraries_sim.udp_dff:v' (file: ../LIBS/verilog/typical.v, line: 21526) input 'set' (method)
  0.0  [ P ]    1          0		    User-defined primitive 'include_libraries_sim.udp_tlat:v' (file: ../LIBS/verilog/typical.v, line: 21552) input 'clr' (method)
  0.0  [ P ]    1          0		    User-defined primitive 'include_libraries_sim.udp_tlat:v' (file: ../LIBS/verilog/typical.v, line: 21552) input 'set' (method)
  0.0  [ P ]    1          0		    User-defined primitive 'include_libraries_sim.udp_tlat:v' (file: ../LIBS/verilog/typical.v, line: 21552) input 'enable' (method)
  0.0  [ P ]    1          0		    User-defined primitive 'include_libraries_sim.udp_tlat:v' (file: ../LIBS/verilog/typical.v, line: 21552) input 'enable' (method)
  0.0  [ P ]    1          0		    User-defined primitive 'include_libraries_sim.udp_tlat:v' (file: ../LIBS/verilog/typical.v, line: 21552) input 'enable' (method)
  0.0  [ P ]    1          0		    User-defined primitive 'include_libraries_sim.udp_tlat:v' (file: ../LIBS/verilog/typical.v, line: 21552) input 'in' (method)
  0.0  [ P ]    1          0		    User-defined primitive 'include_libraries_sim.udp_dff:v' (file: ../LIBS/verilog/typical.v, line: 21526) input 'in' (method)
  0.0  [ P ]    1          0		    User-defined primitive 'include_libraries_sim.udp_dff:v' (file: ../LIBS/verilog/typical.v, line: 21526) input 'clr' (method)
  0.0  [ P ]    1          0		    User-defined primitive 'include_libraries_sim.udp_dff:v' (file: ../LIBS/verilog/typical.v, line: 21526) input 'clr' (method)
  0.0  [ P ]    1          0		    User-defined primitive 'include_libraries_sim.udp_dff:v' (file: ../LIBS/verilog/typical.v, line: 21526) input 'clr' (method)
  0.0  [ P ]    1          0		    User-defined primitive 'include_libraries_sim.udp_dff:v' (file: ../LIBS/verilog/typical.v, line: 21526) input 'set' (method)

------------------------------------------------------------
  Summary of function calls by origin 
------------------------------------------------------------
Library function minnow (time callbacks) (  20.12% ) 
		%hits #hits  name
		0.16%   139  Method SSS_MT_MINNOW (method)

Library function systf_sscanf (  10.13% ) 
Library function rtl_fwrite (  4.63% ) 
Library function rtl_fwrite_char (  1.88% ) 
Library function rtl_fwrite_dec (  1.01% ) 
Library function rtl_fwrite_time (  0.58% ) 
Library function rtl_fwrite_string (  0.43% ) 
Library function rtl_time (  0.14% ) 

------------------------------------------------------------
Logic Primitives Summary (78194 logic primitive hits, 87232 total hits)
L: % wrt Logic Primitive hits
T: % wrt Total hits
------------------------------------------------------------
%hits(L) %hits(T) #hits name
   93.0     83.4  72744 Supergate 
    2.7      2.4   2129 Logic Primitive 'NOT' 
    1.7      1.5   1332 Logic Primitive 'BUF' 
    1.4      1.3   1098 Logic Primitive 'AND' 
    1.0      0.9    758 Logic Primitive 'OR' 
    0.1      0.1    104 Logic Primitive 'XOR' 
    0.0      0.0     29 Logic Primitive 'BUFIF0' 

------------------------------------------------------------
Stream Type Summary Counts (87232 hits total)
------------------------------------------------------------
%hits #hits  #inst  name
 89.6 78194 [     ] Logic primitives 
  6.0  5200 [     ] Simulation Engine Time 
  3.0  2628 [     ] User-defined primitives 
  0.3   233 [    8] Verilog tasks 
  0.2   142 [     ] User defined system tasks/functions 
  0.0    39 [     ] Wire evaluation 
  0.0    33 [    1] Continuous assignments 
  0.0    20 [    1] Anonymous continuous assignments 
  0.0    19 [     ] Simulation Setup Time 
  0.0    18 [     ] CAG2 stream 
  0.0     9 [     ] Engine support 
  0.0     9 [     ] Outside engine 

------------------------------------------------------------
Technology-wise Summary Counts (87232 hits total)
------------------------------------------------------------
%hits #hits  name
 92.7 80861 GLS 
  6.0  5237 Miscellaneous 
  0.4   375 TB/SV 
  0.1    71 RTL/Design 


------------------------------------------------------------
Total Potentially MC-Accelerated Constructs Percentage: 99.365257 
------------------------------------------------------------
