# Synopsys Constraint Checker(syntax only), version map201609actrcp1, Build 005R, built Jan 25 2017
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Fri Nov 17 16:26:46 2017


##### DESIGN INFO #######################################################

Top View:                "PROC_SUBSYSTEM"
Constraint File(s):      "C:\Users\hbreslin\Desktop\Project Workspace\My projects\M2S090\Modify_The_FPGA_Design\CoreMIV\designer\PROC_SUBSYSTEM\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                                                                         Requested     Requested     Clock        Clock                   Clock
Clock                                                                         Frequency     Period        Type         Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock                                     100.0 MHz     10.000        inferred     Inferred_clkgroup_5     16   
MSS_SUBSYSTEM_sb_0_sb_CCC_0_FCCC|GL0_net_inferred_clock                       100.0 MHz     10.000        inferred     Inferred_clkgroup_1     5641 
MSS_SUBSYSTEM_sb_0_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_2     31   
MSS_SUBSYSTEM_sb_0_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     109  
System                                                                        100.0 MHz     10.000        system       system_clkgroup         0    
spi_chanctrl_Z11|un1_resetn_rx_inferred_clock                                 100.0 MHz     10.000        inferred     Inferred_clkgroup_4     1    
uj_jtag_85|un1_duttck_inferred_clock                                          100.0 MHz     10.000        inferred     Inferred_clkgroup_3     335  
====================================================================================================================================================
