`timescale 1ps / 1 ps
module module_0 ();
  logic [id_1 : id_1] id_2;
  id_3 id_4 (
      .id_2(id_2),
      .id_1(id_2),
      .id_2(id_5),
      .id_2(id_1),
      .id_2(id_1)
  );
  assign id_1 = id_2;
endmodule
