<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
synthesis:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Sat May 23 09:45:30 2020


Command Line:  synthesis -f dft_impl1_lattice.synproj -gui 

Synthesis options:
The -a option is ECP5UM5G.
The -s option is 8.
The -t option is CABGA381.
The -d option is LFE5UM5G-85F.
Using package CABGA381.
Using performance grade 8.
                                                          

##########################################################

### Lattice Family : ECP5UM5G

### Device  : LFE5UM5G-85F

### Package : CABGA381

### Speed   : 8

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Timing
Top-level module name = main.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/mohammad/Documents/FPGA/DFT (searchpath added)
-p C:/lscc/diamond/3.11_x64/ispfpga/sa5p00g/data (searchpath added)
-p C:/Users/mohammad/Documents/FPGA/DFT/impl1 (searchpath added)
-p C:/Users/mohammad/Documents/FPGA/DFT (searchpath added)
Verilog design file = C:/Users/mohammad/Documents/FPGA/DFT/top.v
NGD file = dft_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/users/mohammad/documents/fpga/dft/top.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.v. VERI-1482
Top module name (Verilog): main
INFO - synthesis: c:/users/mohammad/documents/fpga/dft/top.v(1): compiling module main. VERI-1018
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/sa5p00m/data/sa5mlib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'sa5p85m.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.43.
Top-level module name = main.
WARNING - synthesis: I/O Port clk_x1 's net has no driver and is unused.
WARNING - synthesis: I/O Port rstn 's net has no driver and is unused.
WARNING - synthesis: I/O Port DIPSW[3] 's net has no driver and is unused.
WARNING - synthesis: I/O Port DIPSW[2] 's net has no driver and is unused.
WARNING - synthesis: I/O Port DIPSW[1] 's net has no driver and is unused.
WARNING - synthesis: I/O Port DIPSW[0] 's net has no driver and is unused.
WARNING - synthesis: I/O Port LED[7] 's net has no driver and is unused.
WARNING - synthesis: I/O Port LED[6] 's net has no driver and is unused.
WARNING - synthesis: I/O Port LED[5] 's net has no driver and is unused.
WARNING - synthesis: I/O Port LED[4] 's net has no driver and is unused.
WARNING - synthesis: I/O Port LED[3] 's net has no driver and is unused.
WARNING - synthesis: I/O Port LED[2] 's net has no driver and is unused.
WARNING - synthesis: I/O Port LED[1] 's net has no driver and is unused.
WARNING - synthesis: I/O Port LED[0] 's net has no driver and is unused.
######## Missing driver on net LED[7]. Patching with GND.
######## Missing driver on net LED[6]. Patching with GND.
######## Missing driver on net LED[5]. Patching with GND.
######## Missing driver on net LED[4]. Patching with GND.
######## Missing driver on net LED[3]. Patching with GND.
######## Missing driver on net LED[2]. Patching with GND.
######## Missing driver on net LED[1]. Patching with GND.
######## Missing driver on net LED[0]. Patching with GND.



WARNING - synthesis: I/O Port clk_x1 's net has no driver and is unused.
WARNING - synthesis: I/O Port rstn 's net has no driver and is unused.
WARNING - synthesis: I/O Port DIPSW[3] 's net has no driver and is unused.
WARNING - synthesis: I/O Port DIPSW[2] 's net has no driver and is unused.
WARNING - synthesis: I/O Port DIPSW[1] 's net has no driver and is unused.
WARNING - synthesis: I/O Port DIPSW[0] 's net has no driver and is unused.
GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in main_drc.log.
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/sa5p00m/data/sa5mlib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: logical net 'clk_x1' has no load.
WARNING - synthesis: input pad net 'clk_x1' has no legal load.
WARNING - synthesis: logical net 'rstn' has no load.
WARNING - synthesis: input pad net 'rstn' has no legal load.
WARNING - synthesis: logical net 'DIPSW[3]' has no load.
WARNING - synthesis: input pad net 'DIPSW[3]' has no legal load.
WARNING - synthesis: logical net 'DIPSW[2]' has no load.
WARNING - synthesis: input pad net 'DIPSW[2]' has no legal load.
WARNING - synthesis: logical net 'DIPSW[1]' has no load.
WARNING - synthesis: input pad net 'DIPSW[1]' has no legal load.
WARNING - synthesis: logical net 'DIPSW[0]' has no load.
WARNING - synthesis: input pad net 'DIPSW[0]' has no legal load.
WARNING - synthesis: DRC complete with 12 warnings.
All blocks are expanded and NGD expansion is successful.
Writing NGD file dft_impl1.ngd.

################### Begin Area Report (main)######################
Number of register bits => 0 of 84255 (0 % )
GSR => 1
OB => 8
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 0
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : LED[0], loads : 0
  Net : LED[1], loads : 0
  Net : LED[2], loads : 0
  Net : LED[3], loads : 0
  Net : LED[4], loads : 0
  Net : LED[5], loads : 0
  Net : LED[6], loads : 0
  Net : LED[7], loads : 0
################### End Clock Report ##################

Peak Memory Usage: 108.934  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.969  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
