<session jtag_chain="USB-Blaster [USB-0]" jtag_device="@1: EP2C5 (0x020B10DD)" sof_file="output_files/EX_computer1.sof">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" log="USE_GLOBAL_TEMP" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <signal_set global_temp="1" is_expanded="true" name="signal_set: 2017/10/25 12:38:45  #0">
      <clock name="clk_div:inst24|clk_out" polarity="posedge" tap_mode="probeonly"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="128" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="DI[0]" tap_mode="probeonly"/>
          <wire name="DI[1]" tap_mode="probeonly"/>
          <wire name="DI[2]" tap_mode="probeonly"/>
          <wire name="DI[3]" tap_mode="probeonly"/>
          <wire name="DI[4]" tap_mode="probeonly"/>
          <wire name="DI[5]" tap_mode="probeonly"/>
          <wire name="DI[6]" tap_mode="probeonly"/>
          <wire name="DI[7]" tap_mode="probeonly"/>
          <wire name="ND[0]" tap_mode="probeonly"/>
          <wire name="ND[1]" tap_mode="probeonly"/>
          <wire name="Q[0]" tap_mode="probeonly"/>
          <wire name="Q[10]" tap_mode="probeonly"/>
          <wire name="Q[11]" tap_mode="probeonly"/>
          <wire name="Q[12]" tap_mode="probeonly"/>
          <wire name="Q[13]" tap_mode="probeonly"/>
          <wire name="Q[14]" tap_mode="probeonly"/>
          <wire name="Q[15]" tap_mode="probeonly"/>
          <wire name="Q[1]" tap_mode="probeonly"/>
          <wire name="Q[2]" tap_mode="probeonly"/>
          <wire name="Q[3]" tap_mode="probeonly"/>
          <wire name="Q[4]" tap_mode="probeonly"/>
          <wire name="Q[5]" tap_mode="probeonly"/>
          <wire name="Q[6]" tap_mode="probeonly"/>
          <wire name="Q[7]" tap_mode="probeonly"/>
          <wire name="Q[8]" tap_mode="probeonly"/>
          <wire name="Q[9]" tap_mode="probeonly"/>
          <wire name="Q_2[0]" tap_mode="probeonly"/>
          <wire name="Q_2[1]" tap_mode="probeonly"/>
          <wire name="Q_2[2]" tap_mode="probeonly"/>
          <wire name="Q_2[3]" tap_mode="probeonly"/>
          <wire name="Q_2[4]" tap_mode="probeonly"/>
          <wire name="Q_2[5]" tap_mode="probeonly"/>
          <wire name="Q_2[6]" tap_mode="probeonly"/>
          <wire name="Q_2[7]" tap_mode="probeonly"/>
          <wire name="aluc[0]" tap_mode="probeonly"/>
          <wire name="aluc[1]" tap_mode="probeonly"/>
          <wire name="aluc[2]" tap_mode="probeonly"/>
          <wire name="data_a[0]" tap_mode="probeonly"/>
          <wire name="data_a[1]" tap_mode="probeonly"/>
          <wire name="data_a[2]" tap_mode="probeonly"/>
          <wire name="data_a[3]" tap_mode="probeonly"/>
          <wire name="data_a[4]" tap_mode="probeonly"/>
          <wire name="data_a[5]" tap_mode="probeonly"/>
          <wire name="data_a[6]" tap_mode="probeonly"/>
          <wire name="data_a[7]" tap_mode="probeonly"/>
          <wire name="data_b[0]" tap_mode="probeonly"/>
          <wire name="data_b[1]" tap_mode="probeonly"/>
          <wire name="data_b[2]" tap_mode="probeonly"/>
          <wire name="data_b[3]" tap_mode="probeonly"/>
          <wire name="data_b[4]" tap_mode="probeonly"/>
          <wire name="data_b[5]" tap_mode="probeonly"/>
          <wire name="data_b[6]" tap_mode="probeonly"/>
          <wire name="data_b[7]" tap_mode="probeonly"/>
          <wire name="memtoreg" tap_mode="probeonly"/>
          <wire name="num[0]" tap_mode="probeonly"/>
          <wire name="num[1]" tap_mode="probeonly"/>
          <wire name="num[2]" tap_mode="probeonly"/>
          <wire name="num[3]" tap_mode="probeonly"/>
          <wire name="num[4]" tap_mode="probeonly"/>
          <wire name="num[5]" tap_mode="probeonly"/>
          <wire name="num[6]" tap_mode="probeonly"/>
          <wire name="num[7]" tap_mode="probeonly"/>
          <wire name="pc[0]" tap_mode="probeonly"/>
          <wire name="pc[1]" tap_mode="probeonly"/>
          <wire name="pc[2]" tap_mode="probeonly"/>
          <wire name="pc[3]" tap_mode="probeonly"/>
          <wire name="pc[4]" tap_mode="probeonly"/>
          <wire name="pc[5]" tap_mode="probeonly"/>
          <wire name="pc[6]" tap_mode="probeonly"/>
          <wire name="pc[7]" tap_mode="probeonly"/>
          <wire name="reg_we" tap_mode="probeonly"/>
          <wire name="result[0]" tap_mode="probeonly"/>
          <wire name="result[1]" tap_mode="probeonly"/>
          <wire name="result[2]" tap_mode="probeonly"/>
          <wire name="result[3]" tap_mode="probeonly"/>
          <wire name="result[4]" tap_mode="probeonly"/>
          <wire name="result[5]" tap_mode="probeonly"/>
          <wire name="result[6]" tap_mode="probeonly"/>
          <wire name="result[7]" tap_mode="probeonly"/>
          <wire name="state[0]" tap_mode="probeonly"/>
          <wire name="state[1]" tap_mode="probeonly"/>
          <wire name="state[2]" tap_mode="probeonly"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="DI[0]" tap_mode="probeonly"/>
          <wire name="DI[1]" tap_mode="probeonly"/>
          <wire name="DI[2]" tap_mode="probeonly"/>
          <wire name="DI[3]" tap_mode="probeonly"/>
          <wire name="DI[4]" tap_mode="probeonly"/>
          <wire name="DI[5]" tap_mode="probeonly"/>
          <wire name="DI[6]" tap_mode="probeonly"/>
          <wire name="DI[7]" tap_mode="probeonly"/>
          <wire name="ND[0]" tap_mode="probeonly"/>
          <wire name="ND[1]" tap_mode="probeonly"/>
          <wire name="Q[0]" tap_mode="probeonly"/>
          <wire name="Q[10]" tap_mode="probeonly"/>
          <wire name="Q[11]" tap_mode="probeonly"/>
          <wire name="Q[12]" tap_mode="probeonly"/>
          <wire name="Q[13]" tap_mode="probeonly"/>
          <wire name="Q[14]" tap_mode="probeonly"/>
          <wire name="Q[15]" tap_mode="probeonly"/>
          <wire name="Q[1]" tap_mode="probeonly"/>
          <wire name="Q[2]" tap_mode="probeonly"/>
          <wire name="Q[3]" tap_mode="probeonly"/>
          <wire name="Q[4]" tap_mode="probeonly"/>
          <wire name="Q[5]" tap_mode="probeonly"/>
          <wire name="Q[6]" tap_mode="probeonly"/>
          <wire name="Q[7]" tap_mode="probeonly"/>
          <wire name="Q[8]" tap_mode="probeonly"/>
          <wire name="Q[9]" tap_mode="probeonly"/>
          <wire name="Q_2[0]" tap_mode="probeonly"/>
          <wire name="Q_2[1]" tap_mode="probeonly"/>
          <wire name="Q_2[2]" tap_mode="probeonly"/>
          <wire name="Q_2[3]" tap_mode="probeonly"/>
          <wire name="Q_2[4]" tap_mode="probeonly"/>
          <wire name="Q_2[5]" tap_mode="probeonly"/>
          <wire name="Q_2[6]" tap_mode="probeonly"/>
          <wire name="Q_2[7]" tap_mode="probeonly"/>
          <wire name="aluc[0]" tap_mode="probeonly"/>
          <wire name="aluc[1]" tap_mode="probeonly"/>
          <wire name="aluc[2]" tap_mode="probeonly"/>
          <wire name="data_a[0]" tap_mode="probeonly"/>
          <wire name="data_a[1]" tap_mode="probeonly"/>
          <wire name="data_a[2]" tap_mode="probeonly"/>
          <wire name="data_a[3]" tap_mode="probeonly"/>
          <wire name="data_a[4]" tap_mode="probeonly"/>
          <wire name="data_a[5]" tap_mode="probeonly"/>
          <wire name="data_a[6]" tap_mode="probeonly"/>
          <wire name="data_a[7]" tap_mode="probeonly"/>
          <wire name="data_b[0]" tap_mode="probeonly"/>
          <wire name="data_b[1]" tap_mode="probeonly"/>
          <wire name="data_b[2]" tap_mode="probeonly"/>
          <wire name="data_b[3]" tap_mode="probeonly"/>
          <wire name="data_b[4]" tap_mode="probeonly"/>
          <wire name="data_b[5]" tap_mode="probeonly"/>
          <wire name="data_b[6]" tap_mode="probeonly"/>
          <wire name="data_b[7]" tap_mode="probeonly"/>
          <wire name="memtoreg" tap_mode="probeonly"/>
          <wire name="num[0]" tap_mode="probeonly"/>
          <wire name="num[1]" tap_mode="probeonly"/>
          <wire name="num[2]" tap_mode="probeonly"/>
          <wire name="num[3]" tap_mode="probeonly"/>
          <wire name="num[4]" tap_mode="probeonly"/>
          <wire name="num[5]" tap_mode="probeonly"/>
          <wire name="num[6]" tap_mode="probeonly"/>
          <wire name="num[7]" tap_mode="probeonly"/>
          <wire name="pc[0]" tap_mode="probeonly"/>
          <wire name="pc[1]" tap_mode="probeonly"/>
          <wire name="pc[2]" tap_mode="probeonly"/>
          <wire name="pc[3]" tap_mode="probeonly"/>
          <wire name="pc[4]" tap_mode="probeonly"/>
          <wire name="pc[5]" tap_mode="probeonly"/>
          <wire name="pc[6]" tap_mode="probeonly"/>
          <wire name="pc[7]" tap_mode="probeonly"/>
          <wire name="reg_we" tap_mode="probeonly"/>
          <wire name="result[0]" tap_mode="probeonly"/>
          <wire name="result[1]" tap_mode="probeonly"/>
          <wire name="result[2]" tap_mode="probeonly"/>
          <wire name="result[3]" tap_mode="probeonly"/>
          <wire name="result[4]" tap_mode="probeonly"/>
          <wire name="result[5]" tap_mode="probeonly"/>
          <wire name="result[6]" tap_mode="probeonly"/>
          <wire name="result[7]" tap_mode="probeonly"/>
          <wire name="state[0]" tap_mode="probeonly"/>
          <wire name="state[1]" tap_mode="probeonly"/>
          <wire name="state[2]" tap_mode="probeonly"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="DI[0]" tap_mode="probeonly"/>
          <wire name="DI[1]" tap_mode="probeonly"/>
          <wire name="DI[2]" tap_mode="probeonly"/>
          <wire name="DI[3]" tap_mode="probeonly"/>
          <wire name="DI[4]" tap_mode="probeonly"/>
          <wire name="DI[5]" tap_mode="probeonly"/>
          <wire name="DI[6]" tap_mode="probeonly"/>
          <wire name="DI[7]" tap_mode="probeonly"/>
          <wire name="ND[0]" tap_mode="probeonly"/>
          <wire name="ND[1]" tap_mode="probeonly"/>
          <wire name="Q[0]" tap_mode="probeonly"/>
          <wire name="Q[10]" tap_mode="probeonly"/>
          <wire name="Q[11]" tap_mode="probeonly"/>
          <wire name="Q[12]" tap_mode="probeonly"/>
          <wire name="Q[13]" tap_mode="probeonly"/>
          <wire name="Q[14]" tap_mode="probeonly"/>
          <wire name="Q[15]" tap_mode="probeonly"/>
          <wire name="Q[1]" tap_mode="probeonly"/>
          <wire name="Q[2]" tap_mode="probeonly"/>
          <wire name="Q[3]" tap_mode="probeonly"/>
          <wire name="Q[4]" tap_mode="probeonly"/>
          <wire name="Q[5]" tap_mode="probeonly"/>
          <wire name="Q[6]" tap_mode="probeonly"/>
          <wire name="Q[7]" tap_mode="probeonly"/>
          <wire name="Q[8]" tap_mode="probeonly"/>
          <wire name="Q[9]" tap_mode="probeonly"/>
          <wire name="Q_2[0]" tap_mode="probeonly"/>
          <wire name="Q_2[1]" tap_mode="probeonly"/>
          <wire name="Q_2[2]" tap_mode="probeonly"/>
          <wire name="Q_2[3]" tap_mode="probeonly"/>
          <wire name="Q_2[4]" tap_mode="probeonly"/>
          <wire name="Q_2[5]" tap_mode="probeonly"/>
          <wire name="Q_2[6]" tap_mode="probeonly"/>
          <wire name="Q_2[7]" tap_mode="probeonly"/>
          <wire name="aluc[0]" tap_mode="probeonly"/>
          <wire name="aluc[1]" tap_mode="probeonly"/>
          <wire name="aluc[2]" tap_mode="probeonly"/>
          <wire name="data_a[0]" tap_mode="probeonly"/>
          <wire name="data_a[1]" tap_mode="probeonly"/>
          <wire name="data_a[2]" tap_mode="probeonly"/>
          <wire name="data_a[3]" tap_mode="probeonly"/>
          <wire name="data_a[4]" tap_mode="probeonly"/>
          <wire name="data_a[5]" tap_mode="probeonly"/>
          <wire name="data_a[6]" tap_mode="probeonly"/>
          <wire name="data_a[7]" tap_mode="probeonly"/>
          <wire name="data_b[0]" tap_mode="probeonly"/>
          <wire name="data_b[1]" tap_mode="probeonly"/>
          <wire name="data_b[2]" tap_mode="probeonly"/>
          <wire name="data_b[3]" tap_mode="probeonly"/>
          <wire name="data_b[4]" tap_mode="probeonly"/>
          <wire name="data_b[5]" tap_mode="probeonly"/>
          <wire name="data_b[6]" tap_mode="probeonly"/>
          <wire name="data_b[7]" tap_mode="probeonly"/>
          <wire name="memtoreg" tap_mode="probeonly"/>
          <wire name="num[0]" tap_mode="probeonly"/>
          <wire name="num[1]" tap_mode="probeonly"/>
          <wire name="num[2]" tap_mode="probeonly"/>
          <wire name="num[3]" tap_mode="probeonly"/>
          <wire name="num[4]" tap_mode="probeonly"/>
          <wire name="num[5]" tap_mode="probeonly"/>
          <wire name="num[6]" tap_mode="probeonly"/>
          <wire name="num[7]" tap_mode="probeonly"/>
          <wire name="pc[0]" tap_mode="probeonly"/>
          <wire name="pc[1]" tap_mode="probeonly"/>
          <wire name="pc[2]" tap_mode="probeonly"/>
          <wire name="pc[3]" tap_mode="probeonly"/>
          <wire name="pc[4]" tap_mode="probeonly"/>
          <wire name="pc[5]" tap_mode="probeonly"/>
          <wire name="pc[6]" tap_mode="probeonly"/>
          <wire name="pc[7]" tap_mode="probeonly"/>
          <wire name="reg_we" tap_mode="probeonly"/>
          <wire name="result[0]" tap_mode="probeonly"/>
          <wire name="result[1]" tap_mode="probeonly"/>
          <wire name="result[2]" tap_mode="probeonly"/>
          <wire name="result[3]" tap_mode="probeonly"/>
          <wire name="result[4]" tap_mode="probeonly"/>
          <wire name="result[5]" tap_mode="probeonly"/>
          <wire name="result[6]" tap_mode="probeonly"/>
          <wire name="result[7]" tap_mode="probeonly"/>
          <wire name="state[0]" tap_mode="probeonly"/>
          <wire name="state[1]" tap_mode="probeonly"/>
          <wire name="state[2]" tap_mode="probeonly"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <unified_setup_data_view>
          <node name="pc" order="msb_to_lsb" radix="unsigned_dec" state="collapse" type="output pin">
            <node data_index="69" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="pc[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="69" tap_mode="probeonly" trigger_index="69" type="output pin"/>
            <node data_index="68" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="pc[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="68" tap_mode="probeonly" trigger_index="68" type="output pin"/>
            <node data_index="67" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="pc[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="67" tap_mode="probeonly" trigger_index="67" type="output pin"/>
            <node data_index="66" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="pc[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="66" tap_mode="probeonly" trigger_index="66" type="output pin"/>
            <node data_index="65" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="pc[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="65" tap_mode="probeonly" trigger_index="65" type="output pin"/>
            <node data_index="64" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="pc[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="64" tap_mode="probeonly" trigger_index="64" type="output pin"/>
            <node data_index="63" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="pc[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="63" tap_mode="probeonly" trigger_index="63" type="output pin"/>
            <node data_index="62" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="pc[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="62" tap_mode="probeonly" trigger_index="62" type="output pin"/>
          </node>
          <node name="Q" order="msb_to_lsb" type="output pin">
            <node data_index="16" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q[15]" storage_index="16" tap_mode="probeonly" trigger_index="16" type="output pin"/>
            <node data_index="15" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q[14]" storage_index="15" tap_mode="probeonly" trigger_index="15" type="output pin"/>
            <node data_index="14" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q[13]" storage_index="14" tap_mode="probeonly" trigger_index="14" type="output pin"/>
            <node data_index="13" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q[12]" storage_index="13" tap_mode="probeonly" trigger_index="13" type="output pin"/>
            <node data_index="12" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q[11]" storage_index="12" tap_mode="probeonly" trigger_index="12" type="output pin"/>
            <node data_index="11" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q[10]" storage_index="11" tap_mode="probeonly" trigger_index="11" type="output pin"/>
            <node data_index="25" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q[9]" storage_index="25" tap_mode="probeonly" trigger_index="25" type="output pin"/>
            <node data_index="24" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q[8]" storage_index="24" tap_mode="probeonly" trigger_index="24" type="output pin"/>
            <node data_index="23" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q[7]" storage_index="23" tap_mode="probeonly" trigger_index="23" type="output pin"/>
            <node data_index="22" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q[6]" storage_index="22" tap_mode="probeonly" trigger_index="22" type="output pin"/>
            <node data_index="21" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q[5]" storage_index="21" tap_mode="probeonly" trigger_index="21" type="output pin"/>
            <node data_index="20" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q[4]" storage_index="20" tap_mode="probeonly" trigger_index="20" type="output pin"/>
            <node data_index="19" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q[3]" storage_index="19" tap_mode="probeonly" trigger_index="19" type="output pin"/>
            <node data_index="18" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q[2]" storage_index="18" tap_mode="probeonly" trigger_index="18" type="output pin"/>
            <node data_index="17" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q[1]" storage_index="17" tap_mode="probeonly" trigger_index="17" type="output pin"/>
            <node data_index="10" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q[0]" storage_index="10" tap_mode="probeonly" trigger_index="10" type="output pin"/>
          </node>
          <node name="data_a" order="msb_to_lsb" type="output pin">
            <node data_index="44" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="data_a[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" tap_mode="probeonly" trigger_index="44" type="output pin"/>
            <node data_index="43" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="data_a[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" tap_mode="probeonly" trigger_index="43" type="output pin"/>
            <node data_index="42" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="data_a[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" tap_mode="probeonly" trigger_index="42" type="output pin"/>
            <node data_index="41" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="data_a[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" tap_mode="probeonly" trigger_index="41" type="output pin"/>
            <node data_index="40" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="data_a[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" tap_mode="probeonly" trigger_index="40" type="output pin"/>
            <node data_index="39" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="data_a[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" tap_mode="probeonly" trigger_index="39" type="output pin"/>
            <node data_index="38" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="data_a[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" tap_mode="probeonly" trigger_index="38" type="output pin"/>
            <node data_index="37" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="data_a[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="37" tap_mode="probeonly" trigger_index="37" type="output pin"/>
          </node>
          <node name="data_b" order="msb_to_lsb" type="output pin">
            <node data_index="52" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="data_b[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="52" tap_mode="probeonly" trigger_index="52" type="output pin"/>
            <node data_index="51" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="data_b[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="51" tap_mode="probeonly" trigger_index="51" type="output pin"/>
            <node data_index="50" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="data_b[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="50" tap_mode="probeonly" trigger_index="50" type="output pin"/>
            <node data_index="49" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="data_b[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="49" tap_mode="probeonly" trigger_index="49" type="output pin"/>
            <node data_index="48" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="data_b[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="48" tap_mode="probeonly" trigger_index="48" type="output pin"/>
            <node data_index="47" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="data_b[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="47" tap_mode="probeonly" trigger_index="47" type="output pin"/>
            <node data_index="46" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="data_b[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" tap_mode="probeonly" trigger_index="46" type="output pin"/>
            <node data_index="45" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="data_b[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" tap_mode="probeonly" trigger_index="45" type="output pin"/>
          </node>
          <node name="result" order="msb_to_lsb" type="output pin">
            <node data_index="78" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="result[7]" storage_index="78" tap_mode="probeonly" trigger_index="78" type="output pin"/>
            <node data_index="77" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="result[6]" storage_index="77" tap_mode="probeonly" trigger_index="77" type="output pin"/>
            <node data_index="76" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="result[5]" storage_index="76" tap_mode="probeonly" trigger_index="76" type="output pin"/>
            <node data_index="75" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="result[4]" storage_index="75" tap_mode="probeonly" trigger_index="75" type="output pin"/>
            <node data_index="74" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="result[3]" storage_index="74" tap_mode="probeonly" trigger_index="74" type="output pin"/>
            <node data_index="73" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="result[2]" storage_index="73" tap_mode="probeonly" trigger_index="73" type="output pin"/>
            <node data_index="72" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="result[1]" storage_index="72" tap_mode="probeonly" trigger_index="72" type="output pin"/>
            <node data_index="71" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="result[0]" storage_index="71" tap_mode="probeonly" trigger_index="71" type="output pin"/>
          </node>
          <node name="DI" order="msb_to_lsb" state="collapse" type="output pin">
            <node data_index="7" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DI[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" tap_mode="probeonly" trigger_index="7" type="output pin"/>
            <node data_index="6" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DI[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" tap_mode="probeonly" trigger_index="6" type="output pin"/>
            <node data_index="5" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DI[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="probeonly" trigger_index="5" type="output pin"/>
            <node data_index="4" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DI[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="probeonly" trigger_index="4" type="output pin"/>
            <node data_index="3" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DI[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="probeonly" trigger_index="3" type="output pin"/>
            <node data_index="2" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DI[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="probeonly" trigger_index="2" type="output pin"/>
            <node data_index="1" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DI[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="probeonly" trigger_index="1" type="output pin"/>
            <node data_index="0" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DI[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="probeonly" trigger_index="0" type="output pin"/>
          </node>
          <node data_index="53" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="memtoreg" storage_index="53" tap_mode="probeonly" trigger_index="53" type="output pin"/>
          <node name="ND" order="msb_to_lsb" type="output pin">
            <node data_index="9" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ND[1]" storage_index="9" tap_mode="probeonly" trigger_index="9" type="output pin"/>
            <node data_index="8" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ND[0]" storage_index="8" tap_mode="probeonly" trigger_index="8" type="output pin"/>
          </node>
          <node name="aluc" order="msb_to_lsb" state="collapse" type="output pin">
            <node data_index="36" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="aluc[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="36" tap_mode="probeonly" trigger_index="36" type="output pin"/>
            <node data_index="35" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="aluc[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="35" tap_mode="probeonly" trigger_index="35" type="output pin"/>
            <node data_index="34" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="aluc[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="34" tap_mode="probeonly" trigger_index="34" type="output pin"/>
          </node>
          <node name="num" order="msb_to_lsb" type="output pin">
            <node data_index="61" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="num[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="61" tap_mode="probeonly" trigger_index="61" type="output pin"/>
            <node data_index="60" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="num[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="60" tap_mode="probeonly" trigger_index="60" type="output pin"/>
            <node data_index="59" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="num[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="59" tap_mode="probeonly" trigger_index="59" type="output pin"/>
            <node data_index="58" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="num[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="58" tap_mode="probeonly" trigger_index="58" type="output pin"/>
            <node data_index="57" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="num[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="57" tap_mode="probeonly" trigger_index="57" type="output pin"/>
            <node data_index="56" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="num[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="56" tap_mode="probeonly" trigger_index="56" type="output pin"/>
            <node data_index="55" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="num[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="55" tap_mode="probeonly" trigger_index="55" type="output pin"/>
            <node data_index="54" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="num[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="54" tap_mode="probeonly" trigger_index="54" type="output pin"/>
          </node>
          <node name="Q_2" order="msb_to_lsb" type="output pin">
            <node data_index="33" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q_2[7]" storage_index="33" tap_mode="probeonly" trigger_index="33" type="output pin"/>
            <node data_index="32" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q_2[6]" storage_index="32" tap_mode="probeonly" trigger_index="32" type="output pin"/>
            <node data_index="31" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q_2[5]" storage_index="31" tap_mode="probeonly" trigger_index="31" type="output pin"/>
            <node data_index="30" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q_2[4]" storage_index="30" tap_mode="probeonly" trigger_index="30" type="output pin"/>
            <node data_index="29" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q_2[3]" storage_index="29" tap_mode="probeonly" trigger_index="29" type="output pin"/>
            <node data_index="28" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q_2[2]" storage_index="28" tap_mode="probeonly" trigger_index="28" type="output pin"/>
            <node data_index="27" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q_2[1]" storage_index="27" tap_mode="probeonly" trigger_index="27" type="output pin"/>
            <node data_index="26" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q_2[0]" storage_index="26" tap_mode="probeonly" trigger_index="26" type="output pin"/>
          </node>
          <node data_index="70" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="reg_we" storage_index="70" tap_mode="probeonly" trigger_index="70" type="output pin"/>
          <node name="state" order="msb_to_lsb" type="output pin">
            <node data_index="81" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="state[2]" storage_index="81" tap_mode="probeonly" trigger_index="81" type="output pin"/>
            <node data_index="80" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="state[1]" storage_index="80" tap_mode="probeonly" trigger_index="80" type="output pin"/>
            <node data_index="79" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="state[0]" storage_index="79" tap_mode="probeonly" trigger_index="79" type="output pin"/>
          </node>
        </unified_setup_data_view>
        <data_view>
          <bus name="pc" order="msb_to_lsb" radix="unsigned_dec" state="collapse" type="output pin">
            <net data_index="69" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="pc[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="69" tap_mode="probeonly" trigger_index="69" type="output pin"/>
            <net data_index="68" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="pc[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="68" tap_mode="probeonly" trigger_index="68" type="output pin"/>
            <net data_index="67" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="pc[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="67" tap_mode="probeonly" trigger_index="67" type="output pin"/>
            <net data_index="66" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="pc[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="66" tap_mode="probeonly" trigger_index="66" type="output pin"/>
            <net data_index="65" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="pc[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="65" tap_mode="probeonly" trigger_index="65" type="output pin"/>
            <net data_index="64" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="pc[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="64" tap_mode="probeonly" trigger_index="64" type="output pin"/>
            <net data_index="63" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="pc[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="63" tap_mode="probeonly" trigger_index="63" type="output pin"/>
            <net data_index="62" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="pc[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="62" tap_mode="probeonly" trigger_index="62" type="output pin"/>
          </bus>
          <bus name="Q" order="msb_to_lsb" type="output pin">
            <net data_index="16" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q[15]" storage_index="16" tap_mode="probeonly" trigger_index="16" type="output pin"/>
            <net data_index="15" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q[14]" storage_index="15" tap_mode="probeonly" trigger_index="15" type="output pin"/>
            <net data_index="14" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q[13]" storage_index="14" tap_mode="probeonly" trigger_index="14" type="output pin"/>
            <net data_index="13" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q[12]" storage_index="13" tap_mode="probeonly" trigger_index="13" type="output pin"/>
            <net data_index="12" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q[11]" storage_index="12" tap_mode="probeonly" trigger_index="12" type="output pin"/>
            <net data_index="11" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q[10]" storage_index="11" tap_mode="probeonly" trigger_index="11" type="output pin"/>
            <net data_index="25" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q[9]" storage_index="25" tap_mode="probeonly" trigger_index="25" type="output pin"/>
            <net data_index="24" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q[8]" storage_index="24" tap_mode="probeonly" trigger_index="24" type="output pin"/>
            <net data_index="23" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q[7]" storage_index="23" tap_mode="probeonly" trigger_index="23" type="output pin"/>
            <net data_index="22" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q[6]" storage_index="22" tap_mode="probeonly" trigger_index="22" type="output pin"/>
            <net data_index="21" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q[5]" storage_index="21" tap_mode="probeonly" trigger_index="21" type="output pin"/>
            <net data_index="20" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q[4]" storage_index="20" tap_mode="probeonly" trigger_index="20" type="output pin"/>
            <net data_index="19" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q[3]" storage_index="19" tap_mode="probeonly" trigger_index="19" type="output pin"/>
            <net data_index="18" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q[2]" storage_index="18" tap_mode="probeonly" trigger_index="18" type="output pin"/>
            <net data_index="17" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q[1]" storage_index="17" tap_mode="probeonly" trigger_index="17" type="output pin"/>
            <net data_index="10" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q[0]" storage_index="10" tap_mode="probeonly" trigger_index="10" type="output pin"/>
          </bus>
          <bus name="data_a" order="msb_to_lsb" type="output pin">
            <net data_index="44" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="data_a[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" tap_mode="probeonly" trigger_index="44" type="output pin"/>
            <net data_index="43" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="data_a[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" tap_mode="probeonly" trigger_index="43" type="output pin"/>
            <net data_index="42" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="data_a[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" tap_mode="probeonly" trigger_index="42" type="output pin"/>
            <net data_index="41" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="data_a[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" tap_mode="probeonly" trigger_index="41" type="output pin"/>
            <net data_index="40" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="data_a[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" tap_mode="probeonly" trigger_index="40" type="output pin"/>
            <net data_index="39" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="data_a[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" tap_mode="probeonly" trigger_index="39" type="output pin"/>
            <net data_index="38" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="data_a[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" tap_mode="probeonly" trigger_index="38" type="output pin"/>
            <net data_index="37" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="data_a[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="37" tap_mode="probeonly" trigger_index="37" type="output pin"/>
          </bus>
          <bus name="data_b" order="msb_to_lsb" type="output pin">
            <net data_index="52" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="data_b[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="52" tap_mode="probeonly" trigger_index="52" type="output pin"/>
            <net data_index="51" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="data_b[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="51" tap_mode="probeonly" trigger_index="51" type="output pin"/>
            <net data_index="50" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="data_b[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="50" tap_mode="probeonly" trigger_index="50" type="output pin"/>
            <net data_index="49" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="data_b[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="49" tap_mode="probeonly" trigger_index="49" type="output pin"/>
            <net data_index="48" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="data_b[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="48" tap_mode="probeonly" trigger_index="48" type="output pin"/>
            <net data_index="47" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="data_b[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="47" tap_mode="probeonly" trigger_index="47" type="output pin"/>
            <net data_index="46" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="data_b[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" tap_mode="probeonly" trigger_index="46" type="output pin"/>
            <net data_index="45" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="data_b[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" tap_mode="probeonly" trigger_index="45" type="output pin"/>
          </bus>
          <bus name="result" order="msb_to_lsb" type="output pin">
            <net data_index="78" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="result[7]" storage_index="78" tap_mode="probeonly" trigger_index="78" type="output pin"/>
            <net data_index="77" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="result[6]" storage_index="77" tap_mode="probeonly" trigger_index="77" type="output pin"/>
            <net data_index="76" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="result[5]" storage_index="76" tap_mode="probeonly" trigger_index="76" type="output pin"/>
            <net data_index="75" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="result[4]" storage_index="75" tap_mode="probeonly" trigger_index="75" type="output pin"/>
            <net data_index="74" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="result[3]" storage_index="74" tap_mode="probeonly" trigger_index="74" type="output pin"/>
            <net data_index="73" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="result[2]" storage_index="73" tap_mode="probeonly" trigger_index="73" type="output pin"/>
            <net data_index="72" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="result[1]" storage_index="72" tap_mode="probeonly" trigger_index="72" type="output pin"/>
            <net data_index="71" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="result[0]" storage_index="71" tap_mode="probeonly" trigger_index="71" type="output pin"/>
          </bus>
          <bus name="DI" order="msb_to_lsb" state="collapse" type="output pin">
            <net data_index="7" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DI[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" tap_mode="probeonly" trigger_index="7" type="output pin"/>
            <net data_index="6" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DI[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" tap_mode="probeonly" trigger_index="6" type="output pin"/>
            <net data_index="5" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DI[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="probeonly" trigger_index="5" type="output pin"/>
            <net data_index="4" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DI[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="probeonly" trigger_index="4" type="output pin"/>
            <net data_index="3" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DI[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="probeonly" trigger_index="3" type="output pin"/>
            <net data_index="2" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DI[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="probeonly" trigger_index="2" type="output pin"/>
            <net data_index="1" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DI[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="probeonly" trigger_index="1" type="output pin"/>
            <net data_index="0" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DI[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="probeonly" trigger_index="0" type="output pin"/>
          </bus>
          <net data_index="53" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="memtoreg" storage_index="53" tap_mode="probeonly" trigger_index="53" type="output pin"/>
          <bus name="ND" order="msb_to_lsb" type="output pin">
            <net data_index="9" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ND[1]" storage_index="9" tap_mode="probeonly" trigger_index="9" type="output pin"/>
            <net data_index="8" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ND[0]" storage_index="8" tap_mode="probeonly" trigger_index="8" type="output pin"/>
          </bus>
          <bus name="aluc" order="msb_to_lsb" state="collapse" type="output pin">
            <net data_index="36" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="aluc[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="36" tap_mode="probeonly" trigger_index="36" type="output pin"/>
            <net data_index="35" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="aluc[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="35" tap_mode="probeonly" trigger_index="35" type="output pin"/>
            <net data_index="34" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="aluc[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="34" tap_mode="probeonly" trigger_index="34" type="output pin"/>
          </bus>
          <bus name="num" order="msb_to_lsb" type="output pin">
            <net data_index="61" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="num[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="61" tap_mode="probeonly" trigger_index="61" type="output pin"/>
            <net data_index="60" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="num[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="60" tap_mode="probeonly" trigger_index="60" type="output pin"/>
            <net data_index="59" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="num[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="59" tap_mode="probeonly" trigger_index="59" type="output pin"/>
            <net data_index="58" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="num[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="58" tap_mode="probeonly" trigger_index="58" type="output pin"/>
            <net data_index="57" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="num[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="57" tap_mode="probeonly" trigger_index="57" type="output pin"/>
            <net data_index="56" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="num[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="56" tap_mode="probeonly" trigger_index="56" type="output pin"/>
            <net data_index="55" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="num[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="55" tap_mode="probeonly" trigger_index="55" type="output pin"/>
            <net data_index="54" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="num[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="54" tap_mode="probeonly" trigger_index="54" type="output pin"/>
          </bus>
          <bus name="Q_2" order="msb_to_lsb" type="output pin">
            <net data_index="33" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q_2[7]" storage_index="33" tap_mode="probeonly" trigger_index="33" type="output pin"/>
            <net data_index="32" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q_2[6]" storage_index="32" tap_mode="probeonly" trigger_index="32" type="output pin"/>
            <net data_index="31" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q_2[5]" storage_index="31" tap_mode="probeonly" trigger_index="31" type="output pin"/>
            <net data_index="30" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q_2[4]" storage_index="30" tap_mode="probeonly" trigger_index="30" type="output pin"/>
            <net data_index="29" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q_2[3]" storage_index="29" tap_mode="probeonly" trigger_index="29" type="output pin"/>
            <net data_index="28" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q_2[2]" storage_index="28" tap_mode="probeonly" trigger_index="28" type="output pin"/>
            <net data_index="27" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q_2[1]" storage_index="27" tap_mode="probeonly" trigger_index="27" type="output pin"/>
            <net data_index="26" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q_2[0]" storage_index="26" tap_mode="probeonly" trigger_index="26" type="output pin"/>
          </bus>
          <net data_index="70" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="reg_we" storage_index="70" tap_mode="probeonly" trigger_index="70" type="output pin"/>
          <bus name="state" order="msb_to_lsb" type="output pin">
            <net data_index="81" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="state[2]" storage_index="81" tap_mode="probeonly" trigger_index="81" type="output pin"/>
            <net data_index="80" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="state[1]" storage_index="80" tap_mode="probeonly" trigger_index="80" type="output pin"/>
            <net data_index="79" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="state[0]" storage_index="79" tap_mode="probeonly" trigger_index="79" type="output pin"/>
          </bus>
        </data_view>
        <setup_view>
          <bus name="pc" order="msb_to_lsb" radix="unsigned_dec" state="collapse" type="output pin">
            <net data_index="69" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="pc[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="69" tap_mode="probeonly" trigger_index="69" type="output pin"/>
            <net data_index="68" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="pc[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="68" tap_mode="probeonly" trigger_index="68" type="output pin"/>
            <net data_index="67" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="pc[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="67" tap_mode="probeonly" trigger_index="67" type="output pin"/>
            <net data_index="66" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="pc[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="66" tap_mode="probeonly" trigger_index="66" type="output pin"/>
            <net data_index="65" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="pc[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="65" tap_mode="probeonly" trigger_index="65" type="output pin"/>
            <net data_index="64" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="pc[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="64" tap_mode="probeonly" trigger_index="64" type="output pin"/>
            <net data_index="63" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="pc[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="63" tap_mode="probeonly" trigger_index="63" type="output pin"/>
            <net data_index="62" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="pc[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="62" tap_mode="probeonly" trigger_index="62" type="output pin"/>
          </bus>
          <bus name="Q" order="msb_to_lsb" type="output pin">
            <net data_index="16" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q[15]" storage_index="16" tap_mode="probeonly" trigger_index="16" type="output pin"/>
            <net data_index="15" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q[14]" storage_index="15" tap_mode="probeonly" trigger_index="15" type="output pin"/>
            <net data_index="14" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q[13]" storage_index="14" tap_mode="probeonly" trigger_index="14" type="output pin"/>
            <net data_index="13" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q[12]" storage_index="13" tap_mode="probeonly" trigger_index="13" type="output pin"/>
            <net data_index="12" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q[11]" storage_index="12" tap_mode="probeonly" trigger_index="12" type="output pin"/>
            <net data_index="11" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q[10]" storage_index="11" tap_mode="probeonly" trigger_index="11" type="output pin"/>
            <net data_index="25" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q[9]" storage_index="25" tap_mode="probeonly" trigger_index="25" type="output pin"/>
            <net data_index="24" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q[8]" storage_index="24" tap_mode="probeonly" trigger_index="24" type="output pin"/>
            <net data_index="23" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q[7]" storage_index="23" tap_mode="probeonly" trigger_index="23" type="output pin"/>
            <net data_index="22" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q[6]" storage_index="22" tap_mode="probeonly" trigger_index="22" type="output pin"/>
            <net data_index="21" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q[5]" storage_index="21" tap_mode="probeonly" trigger_index="21" type="output pin"/>
            <net data_index="20" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q[4]" storage_index="20" tap_mode="probeonly" trigger_index="20" type="output pin"/>
            <net data_index="19" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q[3]" storage_index="19" tap_mode="probeonly" trigger_index="19" type="output pin"/>
            <net data_index="18" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q[2]" storage_index="18" tap_mode="probeonly" trigger_index="18" type="output pin"/>
            <net data_index="17" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q[1]" storage_index="17" tap_mode="probeonly" trigger_index="17" type="output pin"/>
            <net data_index="10" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q[0]" storage_index="10" tap_mode="probeonly" trigger_index="10" type="output pin"/>
          </bus>
          <bus name="data_a" order="msb_to_lsb" type="output pin">
            <net data_index="44" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="data_a[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" tap_mode="probeonly" trigger_index="44" type="output pin"/>
            <net data_index="43" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="data_a[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" tap_mode="probeonly" trigger_index="43" type="output pin"/>
            <net data_index="42" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="data_a[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" tap_mode="probeonly" trigger_index="42" type="output pin"/>
            <net data_index="41" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="data_a[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" tap_mode="probeonly" trigger_index="41" type="output pin"/>
            <net data_index="40" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="data_a[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" tap_mode="probeonly" trigger_index="40" type="output pin"/>
            <net data_index="39" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="data_a[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" tap_mode="probeonly" trigger_index="39" type="output pin"/>
            <net data_index="38" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="data_a[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" tap_mode="probeonly" trigger_index="38" type="output pin"/>
            <net data_index="37" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="data_a[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="37" tap_mode="probeonly" trigger_index="37" type="output pin"/>
          </bus>
          <bus name="data_b" order="msb_to_lsb" type="output pin">
            <net data_index="52" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="data_b[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="52" tap_mode="probeonly" trigger_index="52" type="output pin"/>
            <net data_index="51" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="data_b[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="51" tap_mode="probeonly" trigger_index="51" type="output pin"/>
            <net data_index="50" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="data_b[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="50" tap_mode="probeonly" trigger_index="50" type="output pin"/>
            <net data_index="49" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="data_b[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="49" tap_mode="probeonly" trigger_index="49" type="output pin"/>
            <net data_index="48" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="data_b[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="48" tap_mode="probeonly" trigger_index="48" type="output pin"/>
            <net data_index="47" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="data_b[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="47" tap_mode="probeonly" trigger_index="47" type="output pin"/>
            <net data_index="46" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="data_b[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" tap_mode="probeonly" trigger_index="46" type="output pin"/>
            <net data_index="45" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="data_b[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" tap_mode="probeonly" trigger_index="45" type="output pin"/>
          </bus>
          <bus name="result" order="msb_to_lsb" type="output pin">
            <net data_index="78" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="result[7]" storage_index="78" tap_mode="probeonly" trigger_index="78" type="output pin"/>
            <net data_index="77" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="result[6]" storage_index="77" tap_mode="probeonly" trigger_index="77" type="output pin"/>
            <net data_index="76" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="result[5]" storage_index="76" tap_mode="probeonly" trigger_index="76" type="output pin"/>
            <net data_index="75" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="result[4]" storage_index="75" tap_mode="probeonly" trigger_index="75" type="output pin"/>
            <net data_index="74" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="result[3]" storage_index="74" tap_mode="probeonly" trigger_index="74" type="output pin"/>
            <net data_index="73" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="result[2]" storage_index="73" tap_mode="probeonly" trigger_index="73" type="output pin"/>
            <net data_index="72" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="result[1]" storage_index="72" tap_mode="probeonly" trigger_index="72" type="output pin"/>
            <net data_index="71" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="result[0]" storage_index="71" tap_mode="probeonly" trigger_index="71" type="output pin"/>
          </bus>
          <bus name="DI" order="msb_to_lsb" state="collapse" type="output pin">
            <net data_index="7" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DI[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" tap_mode="probeonly" trigger_index="7" type="output pin"/>
            <net data_index="6" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DI[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" tap_mode="probeonly" trigger_index="6" type="output pin"/>
            <net data_index="5" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DI[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="probeonly" trigger_index="5" type="output pin"/>
            <net data_index="4" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DI[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="probeonly" trigger_index="4" type="output pin"/>
            <net data_index="3" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DI[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="probeonly" trigger_index="3" type="output pin"/>
            <net data_index="2" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DI[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="probeonly" trigger_index="2" type="output pin"/>
            <net data_index="1" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DI[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="probeonly" trigger_index="1" type="output pin"/>
            <net data_index="0" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="DI[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="probeonly" trigger_index="0" type="output pin"/>
          </bus>
          <net data_index="53" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="memtoreg" storage_index="53" tap_mode="probeonly" trigger_index="53" type="output pin"/>
          <bus name="ND" order="msb_to_lsb" type="output pin">
            <net data_index="9" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ND[1]" storage_index="9" tap_mode="probeonly" trigger_index="9" type="output pin"/>
            <net data_index="8" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="ND[0]" storage_index="8" tap_mode="probeonly" trigger_index="8" type="output pin"/>
          </bus>
          <bus name="aluc" order="msb_to_lsb" state="collapse" type="output pin">
            <net data_index="36" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="aluc[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="36" tap_mode="probeonly" trigger_index="36" type="output pin"/>
            <net data_index="35" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="aluc[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="35" tap_mode="probeonly" trigger_index="35" type="output pin"/>
            <net data_index="34" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="aluc[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="34" tap_mode="probeonly" trigger_index="34" type="output pin"/>
          </bus>
          <bus name="num" order="msb_to_lsb" type="output pin">
            <net data_index="61" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="num[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="61" tap_mode="probeonly" trigger_index="61" type="output pin"/>
            <net data_index="60" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="num[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="60" tap_mode="probeonly" trigger_index="60" type="output pin"/>
            <net data_index="59" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="num[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="59" tap_mode="probeonly" trigger_index="59" type="output pin"/>
            <net data_index="58" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="num[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="58" tap_mode="probeonly" trigger_index="58" type="output pin"/>
            <net data_index="57" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="num[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="57" tap_mode="probeonly" trigger_index="57" type="output pin"/>
            <net data_index="56" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="num[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="56" tap_mode="probeonly" trigger_index="56" type="output pin"/>
            <net data_index="55" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="num[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="55" tap_mode="probeonly" trigger_index="55" type="output pin"/>
            <net data_index="54" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="num[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="54" tap_mode="probeonly" trigger_index="54" type="output pin"/>
          </bus>
          <bus name="Q_2" order="msb_to_lsb" type="output pin">
            <net data_index="33" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q_2[7]" storage_index="33" tap_mode="probeonly" trigger_index="33" type="output pin"/>
            <net data_index="32" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q_2[6]" storage_index="32" tap_mode="probeonly" trigger_index="32" type="output pin"/>
            <net data_index="31" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q_2[5]" storage_index="31" tap_mode="probeonly" trigger_index="31" type="output pin"/>
            <net data_index="30" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q_2[4]" storage_index="30" tap_mode="probeonly" trigger_index="30" type="output pin"/>
            <net data_index="29" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q_2[3]" storage_index="29" tap_mode="probeonly" trigger_index="29" type="output pin"/>
            <net data_index="28" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q_2[2]" storage_index="28" tap_mode="probeonly" trigger_index="28" type="output pin"/>
            <net data_index="27" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q_2[1]" storage_index="27" tap_mode="probeonly" trigger_index="27" type="output pin"/>
            <net data_index="26" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="Q_2[0]" storage_index="26" tap_mode="probeonly" trigger_index="26" type="output pin"/>
          </bus>
          <net data_index="70" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="reg_we" storage_index="70" tap_mode="probeonly" trigger_index="70" type="output pin"/>
          <bus name="state" order="msb_to_lsb" type="output pin">
            <net data_index="81" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="state[2]" storage_index="81" tap_mode="probeonly" trigger_index="81" type="output pin"/>
            <net data_index="80" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="state[1]" storage_index="80" tap_mode="probeonly" trigger_index="80" type="output pin"/>
            <net data_index="79" is_data_input="true" is_node_valid="false" is_storage_input="true" is_trigger_input="true" name="state[0]" storage_index="79" tap_mode="probeonly" trigger_index="79" type="output pin"/>
          </bus>
        </setup_view>
        <trigger_in_editor/>
        <trigger_out_editor is_enabled="false" is_pin_selected="false" pin_name="auto_stp_trigger_out_auto_signaltap_0"/>
      </presentation>
      <trigger CRC="553B764E" attribute_mem_mode="false" gap_record="true" global_temp="1" is_expanded="true" name="trigger: 2017/10/25 12:38:45  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="128" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="false" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>1111111111111111111111111111111111111111111111111111111111111111111111111111111111
            <pwr_up_transitional>1111111111111111111111111111111111111111111111111111111111111111111111111111111111</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
        <log>
          <data global_temp="1" name="log: 2017/10/25 13:10:36  #0" power_up_mode="false" sample_depth="128" trigger_position="16">00000000000001101000010000000001101010000011000000100100000000010110001000000011110000000010110110100001001000000000101000000001000010010000000011011000110000100111110100000100111011100000010000000010100000000011000001000000000011100010110000011001000010010110011100010001110100001010000010001000100000000000101110000010000101110000010000011001100000000000000000101000001000000000001101000001111000000000100111100001001011100110000000100000000010100000100100000000000000001111100001000010011100000000000000001000000000000000000000000000000000000000000000000001001000000001100000000011011000100000001100000100000000001000000000000100000010000100100000000110000001100011111011100000000000000010100000000111000001010000000100010011110000011000000000000000001000000100000001100000000011000000001000000000110001001000000001100000000011100011101100001100000000100000000000000000000100000000100100000000000110000000000000011100000000000000000011100000000000000000010000001010010000000000011000000000000000001000000000000000000000000000000000000001000000000000001000000001100000000010010000100000001000000000000000000000000000000100000010000000100000000110000000000100100010000000011101000000011010000000000000010000000100000010000000011000000000110110001000000011000000000000000000000000000001000000110000001000000001100000011000111110111000000000000000101000000001110000010100000000100000111100000110000001100000000010000110000000011000000000110000001100000000001010000010000011011100000110111000111100000011000000001000000011000000000000000000011000000000001101110000010011011010100001001100000000101000000000000010000000000001010000100000100111000000101100001111110000110000010010000000110000001000000000001101000000000001011100000000000001101000010000000001101010000011000000100100000000010110001000000011110000000010110110100001001000000000101000000001000010010000000011011000110000100111110100000100111011100000010000000010100000000011000001000000000011100010110000011001000010010110011100010001110100001010000010001000100000000000101110000010000101110000010000011001100000000000000000101000001000000000001101000001111000000000100111100001001011100110000000100000000010100000100100000000000000001111100001000010011100000000000000001000000000000000000000000000000000000000000000000001001000000001100000000011011000100000001100000100000000001000000000000100000010000100100000000110000001100011111011100000000000000010100000000111000001010000000100010011110000011000000000000000001000000100000001100000000011000000001000000000110001001000000001100000000011100011101100001100000000100000000000000000000100000000100100000000000110000000000000011100000000000000000011100000000000000000010000001010010000000000011000000000000000001000000000000000000000000000000000000001000000000000001000000001100000000010010000100000001000000000000000000000000000000100000010000000100000000110000000000100100010000000011101000000011010000000000000010000000100000010000000011000000000110110001000000011000000000000000000000000000001000000110000001000000001100000011000111110111000000000000000101000000001110000010100000000100000111100000110000001100000000010000110000000011000000000110000001100000000001010000010000011011100000110111000111100000011000000001000000011000000000000000000011000000000001101110000010011011010100001001100000000101000000000000010000000000001010000100000100111000000101100001111110000110000010010000000110000001000000000001101000000000001011100000000000001101000010000000001101010000011000000100100000000010110001000000011110000000010110110100001001000000000101000000001000010010000000011011000110000100111110100000100111011100000010000000010100000000011000001000000000011100010110000011001000010010110011100010001110100001010000010001000100000000000101110000010000101110000010000011001100000000000000000101000001000000000001101000001111000000000100111100001001011100110000000100000000010100000100100000000000000001111100001000010011100000000000000001000000000000000000000000000000000000000000000000001001000000001100000000011011000100000001100000100000000001000000000000100000010000100100000000110000001100011111011100000000000000010100000000111000001010000000100010011110000011000000000000000001000000100000001100000000011000000001000000000110001001000000001100000000011100011101100001100000000100000000000000000000100000000100100000000000110000000000000011100000000000000000011100000000000000000010000001010010000000000011000000000000000001000000000000000000000000000000000000001000000000000001000000001100000000010010000100000001000000000000000000000000000000100000010000000100000000110000000000100100010000000011101000000011010000000000000010000000100000010000000011000000000110110001000000011000000000000000000000000000001000000110000001000000001100000011000111110111000000000000000101000000001110000010100000000100000111100000110000001100000000010000110000000011000000000110000001100000000001010000010000011011100000110111000111100000011000000001000000011000000000000000000011000000000001101110000010011011010100001001100000000101000000000000010000000000001010000100000100111000000101100001111110000110000010010000000110000001000000000001101000000000001011100000000000001101000010000000001101010000011000000100100000000010110001000000011110000000010110110100001001000000000101000000001000010010000000011011000110000100111110100000100111011100000010000000010100000000011000001000000000011100010110000011001000010010110011100010001110100001010000010001000100000000000101110000010000101110000010000011001100000000000000000101000001000000000001101000001111000000000100111100001001011100110000000100000000010100000100100000000000000001111100001000010011100000000000000001000000000000000000000000000000000000000000000000001001000000001100000000011011000100000001100000100000000001000000000000100000010000100100000000110000001100011111011100000000000000010100000000111000001010000000100010011110000011000000000000000001000000100000001100000000011000000001000000000110001001000000001100000000011100011101100001100000000100000000000000000000100000000100100000000000110000000000000011100000000000000000011100000000000000000010000001010010000000000011000000000000000001000000000000000000000000000000000000001000000000000001000000001100000000010010000100000001000000000000000000000000000000100000010000000100000000110000000000100100010000000011101000000011010000000000000010000000100000010000000011000000000110110001000000011000000000000000000000000000001000000110000001000000001100000011000111110111000000000000000101000000001110000010100000000100000111100000110000001100000000010000110000000011000000000110000001100000000001010000010000011011100000110111000111100000011000000001000000011000000000000000000011000000000001101110000010011011010100001001100000000101000000000000010000000000001010000100000100111000000101100001111110000110000010010000000110000001000000000001101000000000001011100000000000001101000010000000001101010000011000000100100000000010110001000000011110000000010110110100001001000000000101000000001000010010000000011011000110000100111110100000100111011100000010000000010100000000011000001000000000011100010110000011001000010010110011100010001110100001010000010001000100000000000101110000010000101110000010000011001100000000000000000101000001000000000001101000001111000000000100111100001001011100110000000100000000010100000100100000000000000001111100001000010011100000000000000001000000000000000000000000000000000000000000000000001001000000001100000000011011000100000001100000100000000001000000000000100000010000100100000000110000001100011111011100000000000000010100000000111000001010000000100010011110000011000000000000000001000000100000001100000000011000000001000000000110001001000000001100000000011100011101100001100000000100000000000000000000100000000100100000000000110000000000000011100000000000000000011100000000000000000010000001010010000000000011000000000000000001000000000000000000000000000000000000001000000000000001000000001100000000010010000100000001000000000000000000000000000000100000010000000100000000110000000000100100010000000011101000000011010000000000000010000000100000010000000011000000000110110001000000011000000000000000000000000000001000000110000001000000001100000011000111110111000000000000000101000000001110000010100000000100000111100000110000001100000000010000110000000011000000000110000001100000000001010000010000011011100000110111000111100000011000000001000000011000000000000000000011000000000001101110000010011011010100001001100000000101000000000000010000000000001010000100000100111000000101100001111110000110000010010000000110000001000000000001101000000000001011100000000000001101000010000000001101010000011000000100100000000010110001000000011110000000010110110100001001000000000101000000001000010010000000011011000110000100111110100000100111011100000010000000010100000000011000001000000000011100010110000011001000010010110011100010001110100001010000010001000100000000000101110000010000101110000010000011001100000000000000000101000001000000000001101000001111000000000100111100001001011100110000000100000000010100000100100000000000000001111100001000010011100000000000000001000000000000000000000000000000000000000000000000001001000000001100000000011011000100000001100000100000000001000000000000100000010000100100000000110000001100011111011100000000000000010100000000111000001010000000100010011110000011000000000000000001000000100000001100000000011000000001000000000110001001000000001100000000011100011101100001100000000100000000000000000000100000000100100000000000110000000000000011100000000000000000011100000000000000000010000001010010000000000011000000000000000001000000000000000000000000000000000000001000000000000001000000001100000000010010000100000001000000000000000000000000000000100000010000000100000000110000000000100100010000000011101000000011010000000000000010000000100000010000000011000000000110110001000000011000000000000000000000000000001000000110000001000000001100000011000111110111000000000000000101000000001110000010100000000100000111100000110000001100000000010000110000000011000000000110000001100000000001010000010000011011100000110111000111100000011000000001000000011000000000000000000011000000000001101110000010011011010100001001100000000101000000000000010000000000001010000100000100111000000101100001111110000110000010010000000110000001000000000001101000000000001011100000000000001101000010000000001101010000011000000100100000000010110001000000011110000000010110110100001001000000000101000000001000010010000000011011000110000100111</data>
          <extradata>1111111111111111T111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111</extradata>
        </log>
      </trigger>
    </signal_set>
    <position_info>
      <single attribute="active tab" value="0"/>
      <single attribute="data horizontal scroll position" value="15"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="8"/>
      <single attribute="zoom offset denominator" value="1"/>
      <single attribute="zoom offset numerator" value="16368"/>
    </position_info>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <single attribute="sof manager visible" value="0"/>
    <multi attribute="frame size" size="2" value="1920,1003"/>
    <multi attribute="jtag widget size" size="2" value="370,139"/>
  </global_info>
</session>
