{"paperId": "121060a3980384a81ba7ab06d2243fdca88d4a23", "publicationVenue": {"id": "fae302ec-bfb0-4ead-a9f5-035f378b6501", "name": "IEEE computer architecture letters", "type": "journal", "alternate_names": ["IEEE comput archit lett", "IEEE Comput Archit Lett", "IEEE Computer Architecture Letters"], "issn": "1556-6056", "url": "http://ieeexplore.ieee.org/servlet/opac?punumber=10208"}, "title": "Measuring the Impact of Memory Errors on Application\u00a0 Performance", "abstract": "Memory reliability is a key factor in the design of warehouse-scale computers.\u00a0 Prior work has focused on the performance overheads of memory fault-tolerance schemes when errors do not occur at all, and when detected but uncorrectable errors occur, which result in machine downtime and loss of availability. We focus on a common third scenario, namely, situations when hard but correctable faults exist in memory; these may\u00a0 cause an \u201cavalanche\u201d of errors to occur on affected hardware. We expose how the hardware/software mechanisms for managing and reporting memory errors can cause severe performance degradation in systems suffering from hardware faults. We inject faults in DRAM on a real cloud server and quantify the single-machine\u00a0 performance degradation for both batch and interactive workloads. We observe that for SPEC CPU2006 benchmarks, memory errors can slow down average execution time by up to 2.5<inline-formula><tex-math notation=\"LaTeX\">$\\times$</tex-math><alternatives> <inline-graphic xlink:href=\"gottscho-ieq1-2599513.gif\"/></alternatives></inline-formula>. For an interactive web-search workload, average query latency degrades by up to 2.3<inline-formula><tex-math notation=\"LaTeX\">$\\times$</tex-math> <alternatives><inline-graphic xlink:href=\"gottscho-ieq2-2599513.gif\"/></alternatives></inline-formula> for a light traffic load, and up to an extreme 3746<inline-formula><tex-math notation=\"LaTeX\">$\\times$</tex-math><alternatives> <inline-graphic xlink:href=\"gottscho-ieq3-2599513.gif\"/></alternatives></inline-formula> under peak load. Our analyses of the memory error-reporting stack reveals architecture, firmware, and software opportunities to improve performance\u00a0 consistency by mitigating the worst-case behavior on faulty hardware.", "venue": "IEEE computer architecture letters", "year": 2017, "fieldsOfStudy": ["Computer Science"], "publicationTypes": ["JournalArticle"], "publicationDate": null, "journal": {"name": "IEEE Computer Architecture Letters", "pages": "51-55", "volume": "16"}, "authors": [{"authorId": "1790396", "name": "Mark Gottscho"}, {"authorId": "47481685", "name": "M. Shoaib"}, {"authorId": "1721840", "name": "Sriram Govindan"}, {"authorId": "46528221", "name": "Bikash Sharma"}, {"authorId": "2145384625", "name": "Di Wang"}, {"authorId": "2119999720", "name": "Puneet Gupta"}], "citations": [{"paperId": "68bbb1ad16777938c626a70329b00eb95f0a3286", "title": "Concurrent Self-testing of Neural Networks Using Uncertainty Fingerprint"}, {"paperId": "dbee0606910a8328e9036c3fec25565a0b96544c", "title": "Want Predictable GPU Execution? Beware SMIs!"}, {"paperId": "f5fc7450ddb9ee3b603db09608db3f9f53d84eeb", "title": "SmartApprox: Learning-based configuration of approximate memories for energy-efficient execution"}, {"paperId": "45854b49b720909659530f05414c2471520f3222", "title": "Tolerating Defects in Low-Power Neural Network Accelerators Via Retraining-Free Weight Approximation"}, {"paperId": "9c1dbe3e67a89fa546f713c96387a04719ae951f", "title": "AxRAM: A lightweight implicit interface for approximate data access"}, {"paperId": "aa0a3c4e9a7419eaf2bc47611763693b2808dbeb", "title": "DPCLS: Improving Partial Cache Line Sparing with Dynamics for Memory Error Prevention"}, {"paperId": "6eb595f6238767eb49551295a2f7d165585b48ce", "title": "Predictive Reliability and Fault Management in Exascale Systems"}, {"paperId": "af525b77d9b4da946b2ac5b6e3b0c5c38d8b40e9", "title": "Sensibilidade a erros em aplica\u00e7\u00f5es na arquitetura RISC-V"}, {"paperId": "0adbfbba0fd067cf8c19ab906dbd3c2982fb9f82", "title": "Optimizing Interrupt Handling Performance for Memory Failures in Large Scale Data Centers"}, {"paperId": "7dd8c049394d7e3e6bf85b49c321329821b019b9", "title": "Extensible Performance-Aware Runtime Integrity Measurement"}, {"paperId": "3389a7296028a2d2168a00d840cc20ca729b357d", "title": "Data Integrity and Recovery Management in Cloud Systems"}, {"paperId": "346c16742e48234b458f704316ac252a6f3414b3", "title": "SimAS: A simulation\u2010assisted approach for the scheduling algorithm selection under perturbations"}, {"paperId": "325b1cf374583d0593de24dcf6b6bd338910d260", "title": "A Resilient Interface for Approximate Data Access"}, {"paperId": "08d88cd28f98d0abd19f14f38a1f4ade2d42b4e5", "title": "Space-Efficient Reed-Solomon Encoding to Detect and Correct Pointer Corruption"}, {"paperId": "411ca83ec04af78a498af5e8199e6025e293007a", "title": "CLEAR: Cache Lines Error Accumulation Reduction by exploiting invisible accesses"}, {"paperId": "c6a4361d09de8a269ea24f7b0434881b6f489e25", "title": "Exploiting Correcting Codes: On the Effectiveness of ECC Memory Against Rowhammer Attacks"}, {"paperId": "59cfa430c5f6377de404b8cf92128e141751c079", "title": "The Real-Time Linux Kernel"}, {"paperId": "77f47a57cbd1162e372149f66272b9d5ef5147c5", "title": "Analyzing the Impact of System Reliability Events on Applications in the Titan Supercomputer"}, {"paperId": "a59af1ac7158d92943b629d09ffbc44f1dd08f2a", "title": "Hardware Error Injection, Analysis and Tolerance at Operating System Level"}, {"paperId": "4004bd3f3ea15178b990d3d3e785f23f5effad72", "title": "Software-Defined ECC: Heuristic Recovery from Uncorrectable Memory Errors - eScholarship"}, {"paperId": "f1ca0ed046f7503d3f881c0f0bc2a8af5e9aedcc", "title": "Automating DRAM Fault Mitigation By Learning From Experience"}, {"paperId": "0855d63e5f68930cafd99b8e01472f196829d929", "title": "Heterogeneous-Reliability Memory: Exploiting Application-Level Memory Error Tolerance"}, {"paperId": "6b5aaa78041e0a1f1dd1a7e71c6e961ec783d430", "title": "mFIT: A Bump-in-the-Wire Tool for Plug-and-Play Analysis of Rowhammer Susceptibility Factors"}, {"paperId": "c17770bf4643f3302938facb446c7275508d9b51", "title": "Opportunistic Memory Systems in Presence of Hardware Variability"}]}
