#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Jul 26 10:25:45 2024
# Process ID: 6364
# Current directory: D:/FPGA/z7010_uart
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5436 D:\FPGA\z7010_uart\z7010_uart.xpr
# Log file: D:/FPGA/z7010_uart/vivado.log
# Journal file: D:/FPGA/z7010_uart\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/z7010_uart/z7010_uart.xpr
INFO: [Project 1-313] Project file moved from 'D:/FPGA/Z7010_MINI/z7010_uart' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace D:/FPGA/z7010_uart/z7010_uart.sdk -hwspec D:/FPGA/z7010_uart/z7010_uart.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/FPGA/z7010_uart/z7010_uart.sdk -hwspec D:/FPGA/z7010_uart/z7010_uart.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 26 10:34:30 2024...
