Version 4
SHEET 1 880 680
WIRE 256 64 80 64
WIRE 80 96 80 64
WIRE 256 96 80 96
WIRE 80 112 80 96
WIRE 80 112 64 112
WIRE 80 128 80 112
WIRE 256 128 80 128
WIRE 80 160 80 128
WIRE 256 160 80 160
WIRE 384 192 384 176
WIRE 384 192 352 192
FLAG 64 112 I
IOPIN 64 112 In
FLAG 352 192 x[1:0]
IOPIN 352 192 In
FLAG 416 96 O
IOPIN 416 96 Out
FLAG 416 128 0
SYMBOL delay 304 96 R0
WINDOW 39 -152 -5 Bottom 0
WINDOW 0 -75 1 Bottom 2
SYMATTR SpiceLine tdr={tdr1} tdf={tdf1}
SYMATTR InstName X3
SYMBOL delay 304 128 R0
WINDOW 39 -152 -5 Bottom 0
WINDOW 0 -75 1 Bottom 2
SYMATTR SpiceLine tdr={tdr2} tdf={tdf2}
SYMATTR InstName X4
SYMBOL delay 304 160 R0
WINDOW 39 -152 -5 Bottom 0
WINDOW 0 -75 1 Bottom 2
SYMATTR SpiceLine tdr={tdr3} tdf={tdf3}
SYMATTR InstName X5
SYMBOL delay 304 64 R0
WINDOW 39 -152 -5 Bottom 0
WINDOW 0 -75 1 Bottom 2
SYMATTR SpiceLine tdr={tdr0} tdf={tdf0}
SYMATTR InstName X2
SYMBOL mux-1bit-4to1 384 112 R0
SYMATTR InstName X6
TEXT 248 184 Right 1 !.param tdr=1n tdf=1n\n.param tdr0=tdr tdf0=tdf\n.param tdr1=tdr tdf1=tdf\n.param tdr2=tdr tdf2=tdf\n.param tdr3=tdr tdf3=tdf
