
stm745final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007b74  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001234  08007d48  08007d48  00017d48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008f7c  08008f7c  000202a0  2**0
                  CONTENTS
  4 .ARM          00000008  08008f7c  08008f7c  00018f7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008f84  08008f84  000202a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008f84  08008f84  00018f84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008f88  08008f88  00018f88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002a0  20000000  08008f8c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000724  200002a0  0800922c  000202a0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200009c4  0800922c  000209c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000202a0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014554  00000000  00000000  000202d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029d2  00000000  00000000  00034824  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e50  00000000  00000000  000371f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d20  00000000  00000000  00038048  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027c42  00000000  00000000  00038d68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010aab  00000000  00000000  000609aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f4123  00000000  00000000  00071455  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00165578  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004d20  00000000  00000000  001655cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200002a0 	.word	0x200002a0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007d2c 	.word	0x08007d2c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200002a4 	.word	0x200002a4
 800020c:	08007d2c 	.word	0x08007d2c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b96e 	b.w	8000f7c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	468c      	mov	ip, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f040 8083 	bne.w	8000dce <__udivmoddi4+0x116>
 8000cc8:	428a      	cmp	r2, r1
 8000cca:	4617      	mov	r7, r2
 8000ccc:	d947      	bls.n	8000d5e <__udivmoddi4+0xa6>
 8000cce:	fab2 f282 	clz	r2, r2
 8000cd2:	b142      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd4:	f1c2 0020 	rsb	r0, r2, #32
 8000cd8:	fa24 f000 	lsr.w	r0, r4, r0
 8000cdc:	4091      	lsls	r1, r2
 8000cde:	4097      	lsls	r7, r2
 8000ce0:	ea40 0c01 	orr.w	ip, r0, r1
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbbc f6f8 	udiv	r6, ip, r8
 8000cf0:	fa1f fe87 	uxth.w	lr, r7
 8000cf4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cf8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cfc:	fb06 f10e 	mul.w	r1, r6, lr
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18fb      	adds	r3, r7, r3
 8000d06:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d0a:	f080 8119 	bcs.w	8000f40 <__udivmoddi4+0x288>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8116 	bls.w	8000f40 <__udivmoddi4+0x288>
 8000d14:	3e02      	subs	r6, #2
 8000d16:	443b      	add	r3, r7
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d20:	fb08 3310 	mls	r3, r8, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d2c:	45a6      	cmp	lr, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	193c      	adds	r4, r7, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d36:	f080 8105 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d3a:	45a6      	cmp	lr, r4
 8000d3c:	f240 8102 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d40:	3802      	subs	r0, #2
 8000d42:	443c      	add	r4, r7
 8000d44:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d48:	eba4 040e 	sub.w	r4, r4, lr
 8000d4c:	2600      	movs	r6, #0
 8000d4e:	b11d      	cbz	r5, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c5 4300 	strd	r4, r3, [r5]
 8000d58:	4631      	mov	r1, r6
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	b902      	cbnz	r2, 8000d62 <__udivmoddi4+0xaa>
 8000d60:	deff      	udf	#255	; 0xff
 8000d62:	fab2 f282 	clz	r2, r2
 8000d66:	2a00      	cmp	r2, #0
 8000d68:	d150      	bne.n	8000e0c <__udivmoddi4+0x154>
 8000d6a:	1bcb      	subs	r3, r1, r7
 8000d6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d70:	fa1f f887 	uxth.w	r8, r7
 8000d74:	2601      	movs	r6, #1
 8000d76:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d7a:	0c21      	lsrs	r1, r4, #16
 8000d7c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d84:	fb08 f30c 	mul.w	r3, r8, ip
 8000d88:	428b      	cmp	r3, r1
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000d8c:	1879      	adds	r1, r7, r1
 8000d8e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0xe2>
 8000d94:	428b      	cmp	r3, r1
 8000d96:	f200 80e9 	bhi.w	8000f6c <__udivmoddi4+0x2b4>
 8000d9a:	4684      	mov	ip, r0
 8000d9c:	1ac9      	subs	r1, r1, r3
 8000d9e:	b2a3      	uxth	r3, r4
 8000da0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000da4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000da8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000dac:	fb08 f800 	mul.w	r8, r8, r0
 8000db0:	45a0      	cmp	r8, r4
 8000db2:	d907      	bls.n	8000dc4 <__udivmoddi4+0x10c>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x10a>
 8000dbc:	45a0      	cmp	r8, r4
 8000dbe:	f200 80d9 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	eba4 0408 	sub.w	r4, r4, r8
 8000dc8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dcc:	e7bf      	b.n	8000d4e <__udivmoddi4+0x96>
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0x12e>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80b1 	beq.w	8000f3a <__udivmoddi4+0x282>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x1cc>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0x140>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80b8 	bhi.w	8000f68 <__udivmoddi4+0x2b0>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0103 	sbc.w	r1, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	468c      	mov	ip, r1
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0a8      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000e06:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e0a:	e7a5      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000e0c:	f1c2 0320 	rsb	r3, r2, #32
 8000e10:	fa20 f603 	lsr.w	r6, r0, r3
 8000e14:	4097      	lsls	r7, r2
 8000e16:	fa01 f002 	lsl.w	r0, r1, r2
 8000e1a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e1e:	40d9      	lsrs	r1, r3
 8000e20:	4330      	orrs	r0, r6
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e28:	fa1f f887 	uxth.w	r8, r7
 8000e2c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e30:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e34:	fb06 f108 	mul.w	r1, r6, r8
 8000e38:	4299      	cmp	r1, r3
 8000e3a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e3e:	d909      	bls.n	8000e54 <__udivmoddi4+0x19c>
 8000e40:	18fb      	adds	r3, r7, r3
 8000e42:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e46:	f080 808d 	bcs.w	8000f64 <__udivmoddi4+0x2ac>
 8000e4a:	4299      	cmp	r1, r3
 8000e4c:	f240 808a 	bls.w	8000f64 <__udivmoddi4+0x2ac>
 8000e50:	3e02      	subs	r6, #2
 8000e52:	443b      	add	r3, r7
 8000e54:	1a5b      	subs	r3, r3, r1
 8000e56:	b281      	uxth	r1, r0
 8000e58:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e5c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e60:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e64:	fb00 f308 	mul.w	r3, r0, r8
 8000e68:	428b      	cmp	r3, r1
 8000e6a:	d907      	bls.n	8000e7c <__udivmoddi4+0x1c4>
 8000e6c:	1879      	adds	r1, r7, r1
 8000e6e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e72:	d273      	bcs.n	8000f5c <__udivmoddi4+0x2a4>
 8000e74:	428b      	cmp	r3, r1
 8000e76:	d971      	bls.n	8000f5c <__udivmoddi4+0x2a4>
 8000e78:	3802      	subs	r0, #2
 8000e7a:	4439      	add	r1, r7
 8000e7c:	1acb      	subs	r3, r1, r3
 8000e7e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e82:	e778      	b.n	8000d76 <__udivmoddi4+0xbe>
 8000e84:	f1c6 0c20 	rsb	ip, r6, #32
 8000e88:	fa03 f406 	lsl.w	r4, r3, r6
 8000e8c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e90:	431c      	orrs	r4, r3
 8000e92:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e9e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000ea2:	431f      	orrs	r7, r3
 8000ea4:	0c3b      	lsrs	r3, r7, #16
 8000ea6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eaa:	fa1f f884 	uxth.w	r8, r4
 8000eae:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eb2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000eb6:	fb09 fa08 	mul.w	sl, r9, r8
 8000eba:	458a      	cmp	sl, r1
 8000ebc:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec0:	fa00 f306 	lsl.w	r3, r0, r6
 8000ec4:	d908      	bls.n	8000ed8 <__udivmoddi4+0x220>
 8000ec6:	1861      	adds	r1, r4, r1
 8000ec8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ecc:	d248      	bcs.n	8000f60 <__udivmoddi4+0x2a8>
 8000ece:	458a      	cmp	sl, r1
 8000ed0:	d946      	bls.n	8000f60 <__udivmoddi4+0x2a8>
 8000ed2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ed6:	4421      	add	r1, r4
 8000ed8:	eba1 010a 	sub.w	r1, r1, sl
 8000edc:	b2bf      	uxth	r7, r7
 8000ede:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ee2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ee6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eea:	fb00 f808 	mul.w	r8, r0, r8
 8000eee:	45b8      	cmp	r8, r7
 8000ef0:	d907      	bls.n	8000f02 <__udivmoddi4+0x24a>
 8000ef2:	19e7      	adds	r7, r4, r7
 8000ef4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ef8:	d22e      	bcs.n	8000f58 <__udivmoddi4+0x2a0>
 8000efa:	45b8      	cmp	r8, r7
 8000efc:	d92c      	bls.n	8000f58 <__udivmoddi4+0x2a0>
 8000efe:	3802      	subs	r0, #2
 8000f00:	4427      	add	r7, r4
 8000f02:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f06:	eba7 0708 	sub.w	r7, r7, r8
 8000f0a:	fba0 8902 	umull	r8, r9, r0, r2
 8000f0e:	454f      	cmp	r7, r9
 8000f10:	46c6      	mov	lr, r8
 8000f12:	4649      	mov	r1, r9
 8000f14:	d31a      	bcc.n	8000f4c <__udivmoddi4+0x294>
 8000f16:	d017      	beq.n	8000f48 <__udivmoddi4+0x290>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x27a>
 8000f1a:	ebb3 020e 	subs.w	r2, r3, lr
 8000f1e:	eb67 0701 	sbc.w	r7, r7, r1
 8000f22:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f26:	40f2      	lsrs	r2, r6
 8000f28:	ea4c 0202 	orr.w	r2, ip, r2
 8000f2c:	40f7      	lsrs	r7, r6
 8000f2e:	e9c5 2700 	strd	r2, r7, [r5]
 8000f32:	2600      	movs	r6, #0
 8000f34:	4631      	mov	r1, r6
 8000f36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3a:	462e      	mov	r6, r5
 8000f3c:	4628      	mov	r0, r5
 8000f3e:	e70b      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f40:	4606      	mov	r6, r0
 8000f42:	e6e9      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f44:	4618      	mov	r0, r3
 8000f46:	e6fd      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f48:	4543      	cmp	r3, r8
 8000f4a:	d2e5      	bcs.n	8000f18 <__udivmoddi4+0x260>
 8000f4c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f50:	eb69 0104 	sbc.w	r1, r9, r4
 8000f54:	3801      	subs	r0, #1
 8000f56:	e7df      	b.n	8000f18 <__udivmoddi4+0x260>
 8000f58:	4608      	mov	r0, r1
 8000f5a:	e7d2      	b.n	8000f02 <__udivmoddi4+0x24a>
 8000f5c:	4660      	mov	r0, ip
 8000f5e:	e78d      	b.n	8000e7c <__udivmoddi4+0x1c4>
 8000f60:	4681      	mov	r9, r0
 8000f62:	e7b9      	b.n	8000ed8 <__udivmoddi4+0x220>
 8000f64:	4666      	mov	r6, ip
 8000f66:	e775      	b.n	8000e54 <__udivmoddi4+0x19c>
 8000f68:	4630      	mov	r0, r6
 8000f6a:	e74a      	b.n	8000e02 <__udivmoddi4+0x14a>
 8000f6c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f70:	4439      	add	r1, r7
 8000f72:	e713      	b.n	8000d9c <__udivmoddi4+0xe4>
 8000f74:	3802      	subs	r0, #2
 8000f76:	443c      	add	r4, r7
 8000f78:	e724      	b.n	8000dc4 <__udivmoddi4+0x10c>
 8000f7a:	bf00      	nop

08000f7c <__aeabi_idiv0>:
 8000f7c:	4770      	bx	lr
 8000f7e:	bf00      	nop

08000f80 <arm_sqrt_f32>:
   * <code>in</code> is negative value and returns zero output for negative values.
   */
  static __INLINE arm_status arm_sqrt_f32(
  float32_t in,
  float32_t * pOut)
  {
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b082      	sub	sp, #8
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	ed87 0a01 	vstr	s0, [r7, #4]
 8000f8a:	6038      	str	r0, [r7, #0]
    if(in >= 0.0f)
 8000f8c:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f90:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f98:	db0a      	blt.n	8000fb0 <arm_sqrt_f32+0x30>
#if   (__FPU_USED == 1) && defined ( __CC_ARM   )
      *pOut = __sqrtf(in);
#elif (__FPU_USED == 1) && (defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050))
      *pOut = __builtin_sqrtf(in);
#elif (__FPU_USED == 1) && defined(__GNUC__)
      *pOut = __builtin_sqrtf(in);
 8000f9a:	ed97 0a01 	vldr	s0, [r7, #4]
 8000f9e:	f006 fe9b 	bl	8007cd8 <sqrtf>
 8000fa2:	eef0 7a40 	vmov.f32	s15, s0
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	edc3 7a00 	vstr	s15, [r3]
      __ASM("VSQRT.F32 %0,%1" : "=t"(*pOut) : "t"(in));
#else
      *pOut = sqrtf(in);
#endif

      return (ARM_MATH_SUCCESS);
 8000fac:	2300      	movs	r3, #0
 8000fae:	e005      	b.n	8000fbc <arm_sqrt_f32+0x3c>
    }
    else
    {
      *pOut = 0.0f;
 8000fb0:	683b      	ldr	r3, [r7, #0]
 8000fb2:	f04f 0200 	mov.w	r2, #0
 8000fb6:	601a      	str	r2, [r3, #0]
      return (ARM_MATH_ARGUMENT_ERROR);
 8000fb8:	f04f 33ff 	mov.w	r3, #4294967295
    }
  }
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	3708      	adds	r7, #8
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}

08000fc4 <ComparSelectU_Ch1>:
CompareSelectU compareSelectU;


/////////////////////////////////////////////////////////////////////////
uint8_t ComparSelectU_Ch1(void)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	b083      	sub	sp, #12
 8000fc8:	af00      	add	r7, sp, #0
	uint8_t RetState = 0;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	71fb      	strb	r3, [r7, #7]
	
	if((CP12_1_PIN_STATE == 1) && (CP9_1_PIN_STATE == 1) && (CP6_1_PIN_STATE == 1) && (CP3_1_PIN_STATE == 1))
 8000fce:	4b6b      	ldr	r3, [pc, #428]	; (800117c <ComparSelectU_Ch1+0x1b8>)
 8000fd0:	691b      	ldr	r3, [r3, #16]
 8000fd2:	f003 0308 	and.w	r3, r3, #8
 8000fd6:	2b01      	cmp	r3, #1
 8000fd8:	d11f      	bne.n	800101a <ComparSelectU_Ch1+0x56>
 8000fda:	4b68      	ldr	r3, [pc, #416]	; (800117c <ComparSelectU_Ch1+0x1b8>)
 8000fdc:	691b      	ldr	r3, [r3, #16]
 8000fde:	f003 0310 	and.w	r3, r3, #16
 8000fe2:	2b01      	cmp	r3, #1
 8000fe4:	d119      	bne.n	800101a <ComparSelectU_Ch1+0x56>
 8000fe6:	4b65      	ldr	r3, [pc, #404]	; (800117c <ComparSelectU_Ch1+0x1b8>)
 8000fe8:	691b      	ldr	r3, [r3, #16]
 8000fea:	f003 0320 	and.w	r3, r3, #32
 8000fee:	2b01      	cmp	r3, #1
 8000ff0:	d113      	bne.n	800101a <ComparSelectU_Ch1+0x56>
 8000ff2:	4b62      	ldr	r3, [pc, #392]	; (800117c <ComparSelectU_Ch1+0x1b8>)
 8000ff4:	691b      	ldr	r3, [r3, #16]
 8000ff6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ffa:	2b01      	cmp	r3, #1
 8000ffc:	d10d      	bne.n	800101a <ComparSelectU_Ch1+0x56>
	{	
		compareSelectU.StateU &= ~0x00003f;
 8000ffe:	4b60      	ldr	r3, [pc, #384]	; (8001180 <ComparSelectU_Ch1+0x1bc>)
 8001000:	685b      	ldr	r3, [r3, #4]
 8001002:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001006:	4a5e      	ldr	r2, [pc, #376]	; (8001180 <ComparSelectU_Ch1+0x1bc>)
 8001008:	6053      	str	r3, [r2, #4]
		compareSelectU.bit.bStateU12_1 = 1;
 800100a:	4a5d      	ldr	r2, [pc, #372]	; (8001180 <ComparSelectU_Ch1+0x1bc>)
 800100c:	7813      	ldrb	r3, [r2, #0]
 800100e:	f043 0301 	orr.w	r3, r3, #1
 8001012:	7013      	strb	r3, [r2, #0]
		RetState = StateU12_1;
 8001014:	2300      	movs	r3, #0
 8001016:	71fb      	strb	r3, [r7, #7]
 8001018:	e084      	b.n	8001124 <ComparSelectU_Ch1+0x160>
	}
	else
	if((CP12_1_PIN_STATE == 0) && (CP9_1_PIN_STATE == 1) && (CP6_1_PIN_STATE == 1) && (CP3_1_PIN_STATE == 1))
 800101a:	4b58      	ldr	r3, [pc, #352]	; (800117c <ComparSelectU_Ch1+0x1b8>)
 800101c:	691b      	ldr	r3, [r3, #16]
 800101e:	f003 0308 	and.w	r3, r3, #8
 8001022:	2b00      	cmp	r3, #0
 8001024:	d11f      	bne.n	8001066 <ComparSelectU_Ch1+0xa2>
 8001026:	4b55      	ldr	r3, [pc, #340]	; (800117c <ComparSelectU_Ch1+0x1b8>)
 8001028:	691b      	ldr	r3, [r3, #16]
 800102a:	f003 0310 	and.w	r3, r3, #16
 800102e:	2b01      	cmp	r3, #1
 8001030:	d119      	bne.n	8001066 <ComparSelectU_Ch1+0xa2>
 8001032:	4b52      	ldr	r3, [pc, #328]	; (800117c <ComparSelectU_Ch1+0x1b8>)
 8001034:	691b      	ldr	r3, [r3, #16]
 8001036:	f003 0320 	and.w	r3, r3, #32
 800103a:	2b01      	cmp	r3, #1
 800103c:	d113      	bne.n	8001066 <ComparSelectU_Ch1+0xa2>
 800103e:	4b4f      	ldr	r3, [pc, #316]	; (800117c <ComparSelectU_Ch1+0x1b8>)
 8001040:	691b      	ldr	r3, [r3, #16]
 8001042:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001046:	2b01      	cmp	r3, #1
 8001048:	d10d      	bne.n	8001066 <ComparSelectU_Ch1+0xa2>
	{	
		compareSelectU.StateU &= ~0x00003f;
 800104a:	4b4d      	ldr	r3, [pc, #308]	; (8001180 <ComparSelectU_Ch1+0x1bc>)
 800104c:	685b      	ldr	r3, [r3, #4]
 800104e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001052:	4a4b      	ldr	r2, [pc, #300]	; (8001180 <ComparSelectU_Ch1+0x1bc>)
 8001054:	6053      	str	r3, [r2, #4]
		compareSelectU.bit.bStateU9_1 = 1;
 8001056:	4a4a      	ldr	r2, [pc, #296]	; (8001180 <ComparSelectU_Ch1+0x1bc>)
 8001058:	7813      	ldrb	r3, [r2, #0]
 800105a:	f043 0301 	orr.w	r3, r3, #1
 800105e:	7013      	strb	r3, [r2, #0]
		RetState = StateU9_1;
 8001060:	2301      	movs	r3, #1
 8001062:	71fb      	strb	r3, [r7, #7]
 8001064:	e05e      	b.n	8001124 <ComparSelectU_Ch1+0x160>
	}
	else
	if((CP12_1_PIN_STATE == 0) && (CP9_1_PIN_STATE == 0) && (CP6_1_PIN_STATE == 1) && (CP3_1_PIN_STATE == 1))
 8001066:	4b45      	ldr	r3, [pc, #276]	; (800117c <ComparSelectU_Ch1+0x1b8>)
 8001068:	691b      	ldr	r3, [r3, #16]
 800106a:	f003 0308 	and.w	r3, r3, #8
 800106e:	2b00      	cmp	r3, #0
 8001070:	d11f      	bne.n	80010b2 <ComparSelectU_Ch1+0xee>
 8001072:	4b42      	ldr	r3, [pc, #264]	; (800117c <ComparSelectU_Ch1+0x1b8>)
 8001074:	691b      	ldr	r3, [r3, #16]
 8001076:	f003 0310 	and.w	r3, r3, #16
 800107a:	2b00      	cmp	r3, #0
 800107c:	d119      	bne.n	80010b2 <ComparSelectU_Ch1+0xee>
 800107e:	4b3f      	ldr	r3, [pc, #252]	; (800117c <ComparSelectU_Ch1+0x1b8>)
 8001080:	691b      	ldr	r3, [r3, #16]
 8001082:	f003 0320 	and.w	r3, r3, #32
 8001086:	2b01      	cmp	r3, #1
 8001088:	d113      	bne.n	80010b2 <ComparSelectU_Ch1+0xee>
 800108a:	4b3c      	ldr	r3, [pc, #240]	; (800117c <ComparSelectU_Ch1+0x1b8>)
 800108c:	691b      	ldr	r3, [r3, #16]
 800108e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001092:	2b01      	cmp	r3, #1
 8001094:	d10d      	bne.n	80010b2 <ComparSelectU_Ch1+0xee>
	{	
		compareSelectU.StateU &= ~0x00003f;
 8001096:	4b3a      	ldr	r3, [pc, #232]	; (8001180 <ComparSelectU_Ch1+0x1bc>)
 8001098:	685b      	ldr	r3, [r3, #4]
 800109a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800109e:	4a38      	ldr	r2, [pc, #224]	; (8001180 <ComparSelectU_Ch1+0x1bc>)
 80010a0:	6053      	str	r3, [r2, #4]
		compareSelectU.bit.bStateU6_1 = 1;
 80010a2:	4a37      	ldr	r2, [pc, #220]	; (8001180 <ComparSelectU_Ch1+0x1bc>)
 80010a4:	7813      	ldrb	r3, [r2, #0]
 80010a6:	f043 0301 	orr.w	r3, r3, #1
 80010aa:	7013      	strb	r3, [r2, #0]
		RetState = StateU6_1;
 80010ac:	2302      	movs	r3, #2
 80010ae:	71fb      	strb	r3, [r7, #7]
 80010b0:	e038      	b.n	8001124 <ComparSelectU_Ch1+0x160>
	}
	else
	if((CP12_1_PIN_STATE == 0) && (CP9_1_PIN_STATE == 0) && (CP6_1_PIN_STATE == 0) && (CP3_1_PIN_STATE == 1))
 80010b2:	4b32      	ldr	r3, [pc, #200]	; (800117c <ComparSelectU_Ch1+0x1b8>)
 80010b4:	691b      	ldr	r3, [r3, #16]
 80010b6:	f003 0308 	and.w	r3, r3, #8
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d11f      	bne.n	80010fe <ComparSelectU_Ch1+0x13a>
 80010be:	4b2f      	ldr	r3, [pc, #188]	; (800117c <ComparSelectU_Ch1+0x1b8>)
 80010c0:	691b      	ldr	r3, [r3, #16]
 80010c2:	f003 0310 	and.w	r3, r3, #16
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d119      	bne.n	80010fe <ComparSelectU_Ch1+0x13a>
 80010ca:	4b2c      	ldr	r3, [pc, #176]	; (800117c <ComparSelectU_Ch1+0x1b8>)
 80010cc:	691b      	ldr	r3, [r3, #16]
 80010ce:	f003 0320 	and.w	r3, r3, #32
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d113      	bne.n	80010fe <ComparSelectU_Ch1+0x13a>
 80010d6:	4b29      	ldr	r3, [pc, #164]	; (800117c <ComparSelectU_Ch1+0x1b8>)
 80010d8:	691b      	ldr	r3, [r3, #16]
 80010da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80010de:	2b01      	cmp	r3, #1
 80010e0:	d10d      	bne.n	80010fe <ComparSelectU_Ch1+0x13a>
	{	
		compareSelectU.StateU &= ~0x00003f;
 80010e2:	4b27      	ldr	r3, [pc, #156]	; (8001180 <ComparSelectU_Ch1+0x1bc>)
 80010e4:	685b      	ldr	r3, [r3, #4]
 80010e6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80010ea:	4a25      	ldr	r2, [pc, #148]	; (8001180 <ComparSelectU_Ch1+0x1bc>)
 80010ec:	6053      	str	r3, [r2, #4]
		compareSelectU.bit.bStateU3_1 = 1;
 80010ee:	4a24      	ldr	r2, [pc, #144]	; (8001180 <ComparSelectU_Ch1+0x1bc>)
 80010f0:	7813      	ldrb	r3, [r2, #0]
 80010f2:	f043 0301 	orr.w	r3, r3, #1
 80010f6:	7013      	strb	r3, [r2, #0]
		RetState = StateU3_1;
 80010f8:	2303      	movs	r3, #3
 80010fa:	71fb      	strb	r3, [r7, #7]
 80010fc:	e012      	b.n	8001124 <ComparSelectU_Ch1+0x160>
	}
	else
	if(CP_MINUS_12_1_PIN_STATE == 1)
 80010fe:	4b1f      	ldr	r3, [pc, #124]	; (800117c <ComparSelectU_Ch1+0x1b8>)
 8001100:	691b      	ldr	r3, [r3, #16]
 8001102:	f003 0304 	and.w	r3, r3, #4
 8001106:	2b01      	cmp	r3, #1
 8001108:	d10c      	bne.n	8001124 <ComparSelectU_Ch1+0x160>
	{	
		compareSelectU.StateU &= ~0x00003f;
 800110a:	4b1d      	ldr	r3, [pc, #116]	; (8001180 <ComparSelectU_Ch1+0x1bc>)
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001112:	4a1b      	ldr	r2, [pc, #108]	; (8001180 <ComparSelectU_Ch1+0x1bc>)
 8001114:	6053      	str	r3, [r2, #4]
		compareSelectU.bit.bStateU_Minus12_1 = 1;
 8001116:	4a1a      	ldr	r2, [pc, #104]	; (8001180 <ComparSelectU_Ch1+0x1bc>)
 8001118:	7813      	ldrb	r3, [r2, #0]
 800111a:	f043 0301 	orr.w	r3, r3, #1
 800111e:	7013      	strb	r3, [r2, #0]
		RetState = StateU_Minus12_1;
 8001120:	2305      	movs	r3, #5
 8001122:	71fb      	strb	r3, [r7, #7]
	}		
	if((CP12_1_PIN_STATE == 0) && (CP9_1_PIN_STATE == 0) && (CP6_1_PIN_STATE == 0) && (CP3_1_PIN_STATE == 0))
 8001124:	4b15      	ldr	r3, [pc, #84]	; (800117c <ComparSelectU_Ch1+0x1b8>)
 8001126:	691b      	ldr	r3, [r3, #16]
 8001128:	f003 0308 	and.w	r3, r3, #8
 800112c:	2b00      	cmp	r3, #0
 800112e:	d11e      	bne.n	800116e <ComparSelectU_Ch1+0x1aa>
 8001130:	4b12      	ldr	r3, [pc, #72]	; (800117c <ComparSelectU_Ch1+0x1b8>)
 8001132:	691b      	ldr	r3, [r3, #16]
 8001134:	f003 0310 	and.w	r3, r3, #16
 8001138:	2b00      	cmp	r3, #0
 800113a:	d118      	bne.n	800116e <ComparSelectU_Ch1+0x1aa>
 800113c:	4b0f      	ldr	r3, [pc, #60]	; (800117c <ComparSelectU_Ch1+0x1b8>)
 800113e:	691b      	ldr	r3, [r3, #16]
 8001140:	f003 0320 	and.w	r3, r3, #32
 8001144:	2b00      	cmp	r3, #0
 8001146:	d112      	bne.n	800116e <ComparSelectU_Ch1+0x1aa>
 8001148:	4b0c      	ldr	r3, [pc, #48]	; (800117c <ComparSelectU_Ch1+0x1b8>)
 800114a:	691b      	ldr	r3, [r3, #16]
 800114c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001150:	2b00      	cmp	r3, #0
 8001152:	d10c      	bne.n	800116e <ComparSelectU_Ch1+0x1aa>
	{	
		compareSelectU.StateU &= ~0x00003f;
 8001154:	4b0a      	ldr	r3, [pc, #40]	; (8001180 <ComparSelectU_Ch1+0x1bc>)
 8001156:	685b      	ldr	r3, [r3, #4]
 8001158:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800115c:	4a08      	ldr	r2, [pc, #32]	; (8001180 <ComparSelectU_Ch1+0x1bc>)
 800115e:	6053      	str	r3, [r2, #4]
		compareSelectU.bit.bStateU0_1 = 1;
 8001160:	4a07      	ldr	r2, [pc, #28]	; (8001180 <ComparSelectU_Ch1+0x1bc>)
 8001162:	7813      	ldrb	r3, [r2, #0]
 8001164:	f043 0301 	orr.w	r3, r3, #1
 8001168:	7013      	strb	r3, [r2, #0]
		RetState = StateU0_1;
 800116a:	2304      	movs	r3, #4
 800116c:	71fb      	strb	r3, [r7, #7]
	}
	
	return RetState;
 800116e:	79fb      	ldrb	r3, [r7, #7]
}
 8001170:	4618      	mov	r0, r3
 8001172:	370c      	adds	r7, #12
 8001174:	46bd      	mov	sp, r7
 8001176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117a:	4770      	bx	lr
 800117c:	40021000 	.word	0x40021000
 8001180:	2000055c 	.word	0x2000055c

08001184 <getADC>:
////////////////////////////////////////////////////////////////////////////
uint16_t getADC(uint16_t channel) 
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b084      	sub	sp, #16
 8001188:	af00      	add	r7, sp, #0
 800118a:	4603      	mov	r3, r0
 800118c:	80fb      	strh	r3, [r7, #6]
  uint16_t tmp = 0;
 800118e:	2300      	movs	r3, #0
 8001190:	81fb      	strh	r3, [r7, #14]
 CLR_CE;                              // Select MCP3204 //  CS  
 8001192:	4b15      	ldr	r3, [pc, #84]	; (80011e8 <getADC+0x64>)
 8001194:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001198:	619a      	str	r2, [r3, #24]
////  tmp = SPI_ReadWriteWord(0x18 | channel);                              // SPI communication using 8-bit segments
//////  channel = channel << 14;                        // Bits 7 & 6 define ADC input
////  tmp = SPI_ReadWriteWord(0);

	SPI_ReadWriteByte(0x6);                              // SPI communication using 8-bit segments
 800119a:	2006      	movs	r0, #6
 800119c:	f000 fb54 	bl	8001848 <SPI_ReadWriteByte>
  channel = channel << 6;                        // Bits 7 & 6 define ADC input
 80011a0:	88fb      	ldrh	r3, [r7, #6]
 80011a2:	019b      	lsls	r3, r3, #6
 80011a4:	80fb      	strh	r3, [r7, #6]
	tmp = 0;
 80011a6:	2300      	movs	r3, #0
 80011a8:	81fb      	strh	r3, [r7, #14]
  tmp = SPI_ReadWriteByte(channel) & 0x0F;
 80011aa:	88fb      	ldrh	r3, [r7, #6]
 80011ac:	b2db      	uxtb	r3, r3
 80011ae:	4618      	mov	r0, r3
 80011b0:	f000 fb4a 	bl	8001848 <SPI_ReadWriteByte>
 80011b4:	4603      	mov	r3, r0
 80011b6:	b29b      	uxth	r3, r3
 80011b8:	f003 030f 	and.w	r3, r3, #15
 80011bc:	81fb      	strh	r3, [r7, #14]
  tmp = tmp << 8;                                // Get ADC value
 80011be:	89fb      	ldrh	r3, [r7, #14]
 80011c0:	021b      	lsls	r3, r3, #8
 80011c2:	81fb      	strh	r3, [r7, #14]
  tmp |= SPI_ReadWriteByte(0);
 80011c4:	2000      	movs	r0, #0
 80011c6:	f000 fb3f 	bl	8001848 <SPI_ReadWriteByte>
 80011ca:	4603      	mov	r3, r0
 80011cc:	b29a      	uxth	r2, r3
 80011ce:	89fb      	ldrh	r3, [r7, #14]
 80011d0:	4313      	orrs	r3, r2
 80011d2:	81fb      	strh	r3, [r7, #14]
  SET_CE;
 80011d4:	4b04      	ldr	r3, [pc, #16]	; (80011e8 <getADC+0x64>)
 80011d6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80011da:	619a      	str	r2, [r3, #24]
  return tmp;
 80011dc:	89fb      	ldrh	r3, [r7, #14]
}//~
 80011de:	4618      	mov	r0, r3
 80011e0:	3710      	adds	r7, #16
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	bf00      	nop
 80011e8:	40020c00 	.word	0x40020c00
 80011ec:	00000000 	.word	0x00000000

080011f0 <BaseWork>:

float32_t temp = 0;
void BaseWork(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b08a      	sub	sp, #40	; 0x28
 80011f4:	af00      	add	r7, sp, #0
		if(statADCBuffRefresh & ADCBuffRefresh)//0&1/////////////////
 80011f6:	4b82      	ldr	r3, [pc, #520]	; (8001400 <BaseWork+0x210>)
 80011f8:	781b      	ldrb	r3, [r3, #0]
 80011fa:	f003 0301 	and.w	r3, r3, #1
 80011fe:	2b00      	cmp	r3, #0
 8001200:	f000 80e4 	beq.w	80013cc <BaseWork+0x1dc>
//			{
//				ADC_Values1.idx = 0;
//			}
//			last_idx = ADC_Values1.idx;

			for(ch_idx = 0; ch_idx < ZSEM_CHANNEL_NUM; ch_idx++)
 8001204:	2300      	movs	r3, #0
 8001206:	627b      	str	r3, [r7, #36]	; 0x24
 8001208:	e070      	b.n	80012ec <BaseWork+0xfc>
			{

				CoeffFourie_float ft;
				CoeffFourie_float ft0;
				//
				ft = FFT20_float((short*)&ADC_Values1.data[ch_idx]);
 800120a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800120c:	4613      	mov	r3, r2
 800120e:	009b      	lsls	r3, r3, #2
 8001210:	4413      	add	r3, r2
 8001212:	00db      	lsls	r3, r3, #3
 8001214:	3310      	adds	r3, #16
 8001216:	4a7b      	ldr	r2, [pc, #492]	; (8001404 <BaseWork+0x214>)
 8001218:	4413      	add	r3, r2
 800121a:	3304      	adds	r3, #4
 800121c:	4618      	mov	r0, r3
 800121e:	f000 f901 	bl	8001424 <FFT20_float>
 8001222:	eeb0 7a40 	vmov.f32	s14, s0
 8001226:	eef0 7a60 	vmov.f32	s15, s1
 800122a:	ed87 7a02 	vstr	s14, [r7, #8]
 800122e:	edc7 7a03 	vstr	s15, [r7, #12]
				ft0 = FT_float((short*)&ADC_Values1.data[ch_idx],0);
 8001232:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001234:	4613      	mov	r3, r2
 8001236:	009b      	lsls	r3, r3, #2
 8001238:	4413      	add	r3, r2
 800123a:	00db      	lsls	r3, r3, #3
 800123c:	3310      	adds	r3, #16
 800123e:	4a71      	ldr	r2, [pc, #452]	; (8001404 <BaseWork+0x214>)
 8001240:	4413      	add	r3, r2
 8001242:	3304      	adds	r3, #4
 8001244:	2100      	movs	r1, #0
 8001246:	4618      	mov	r0, r3
 8001248:	f000 fa3c 	bl	80016c4 <FT_float>
 800124c:	eeb0 7a40 	vmov.f32	s14, s0
 8001250:	eef0 7a60 	vmov.f32	s15, s1
 8001254:	ed87 7a00 	vstr	s14, [r7]
 8001258:	edc7 7a01 	vstr	s15, [r7, #4]
				Value_vt1.KoefFourie[ch_idx].Re = ft.CoeffFourieA;
 800125c:	68ba      	ldr	r2, [r7, #8]
 800125e:	496a      	ldr	r1, [pc, #424]	; (8001408 <BaseWork+0x218>)
 8001260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001262:	00db      	lsls	r3, r3, #3
 8001264:	440b      	add	r3, r1
 8001266:	601a      	str	r2, [r3, #0]
				Value_vt1.KoefFourie[ch_idx].Im = ft.CoeffFourieB;
 8001268:	68fa      	ldr	r2, [r7, #12]
 800126a:	4967      	ldr	r1, [pc, #412]	; (8001408 <BaseWork+0x218>)
 800126c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800126e:	00db      	lsls	r3, r3, #3
 8001270:	440b      	add	r3, r1
 8001272:	3304      	adds	r3, #4
 8001274:	601a      	str	r2, [r3, #0]
				arm_sqrt_f32((float32_t)((ft.CoeffFourieA*ft.CoeffFourieA + ft.CoeffFourieB*ft.CoeffFourieB)* (float32_t)0.5),&temp);
 8001276:	ed97 7a02 	vldr	s14, [r7, #8]
 800127a:	edd7 7a02 	vldr	s15, [r7, #8]
 800127e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001282:	edd7 6a03 	vldr	s13, [r7, #12]
 8001286:	edd7 7a03 	vldr	s15, [r7, #12]
 800128a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800128e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001292:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001296:	ee67 7a87 	vmul.f32	s15, s15, s14
 800129a:	485c      	ldr	r0, [pc, #368]	; (800140c <BaseWork+0x21c>)
 800129c:	eeb0 0a67 	vmov.f32	s0, s15
 80012a0:	f7ff fe6e 	bl	8000f80 <arm_sqrt_f32>
				ADC_Values1.Ud_kodInt[ch_idx] = (uint32_t)temp;
 80012a4:	4b59      	ldr	r3, [pc, #356]	; (800140c <BaseWork+0x21c>)
 80012a6:	edd3 7a00 	vldr	s15, [r3]
 80012aa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012ae:	ee17 3a90 	vmov	r3, s15
 80012b2:	b299      	uxth	r1, r3
 80012b4:	4a53      	ldr	r2, [pc, #332]	; (8001404 <BaseWork+0x214>)
 80012b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012b8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				ADC_Values1.Ud_kodKonstInt[ch_idx] = (int16_t)ft0.CoeffFourieA;
 80012bc:	edd7 7a00 	vldr	s15, [r7]
 80012c0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80012c4:	ee17 3a90 	vmov	r3, s15
 80012c8:	b219      	sxth	r1, r3
 80012ca:	4a4e      	ldr	r2, [pc, #312]	; (8001404 <BaseWork+0x214>)
 80012cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012ce:	3304      	adds	r3, #4
 80012d0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				if(ch_idx == 4)
 80012d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012d6:	2b04      	cmp	r3, #4
 80012d8:	d105      	bne.n	80012e6 <BaseWork+0xf6>
				{
					ADC_Values1.Ud_kodKonstInt[ch_idx] = 0;//V0;
 80012da:	4a4a      	ldr	r2, [pc, #296]	; (8001404 <BaseWork+0x214>)
 80012dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012de:	3304      	adds	r3, #4
 80012e0:	2100      	movs	r1, #0
 80012e2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			for(ch_idx = 0; ch_idx < ZSEM_CHANNEL_NUM; ch_idx++)
 80012e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012e8:	3301      	adds	r3, #1
 80012ea:	627b      	str	r3, [r7, #36]	; 0x24
 80012ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012ee:	2b03      	cmp	r3, #3
 80012f0:	dd8b      	ble.n	800120a <BaseWork+0x1a>
//			ComparSelectU_Ch2();
//			ComparSelectU_Ch3();
//			StateU_FA = (uint16_t)((GPIOE->IDR>>2)) & 0x1f ;
//			StateU_FB = (uint16_t)((GPIOE->IDR>>7)) & 0x1f ;
//			StateU_FC = (uint16_t)((GPIOE->IDR>>12) & 0x1f) | ((uint32_t)(CP3_3_PIN_STATE & 0x1) << 4);
			float voltPN  = 0;
 80012f2:	f04f 0300 	mov.w	r3, #0
 80012f6:	623b      	str	r3, [r7, #32]
			float voltGN  = 0;
 80012f8:	f04f 0300 	mov.w	r3, #0
 80012fc:	61fb      	str	r3, [r7, #28]
			float AmperPh = 0;
 80012fe:	f04f 0300 	mov.w	r3, #0
 8001302:	61bb      	str	r3, [r7, #24]
			float AmperN  = 0;
 8001304:	f04f 0300 	mov.w	r3, #0
 8001308:	617b      	str	r3, [r7, #20]
			voltPN = (ADC_Values1.Ud_kodInt[0] * 0.40625);
 800130a:	4b3e      	ldr	r3, [pc, #248]	; (8001404 <BaseWork+0x214>)
 800130c:	881b      	ldrh	r3, [r3, #0]
 800130e:	4618      	mov	r0, r3
 8001310:	f7ff f928 	bl	8000564 <__aeabi_i2d>
 8001314:	f04f 0200 	mov.w	r2, #0
 8001318:	4b3d      	ldr	r3, [pc, #244]	; (8001410 <BaseWork+0x220>)
 800131a:	f7ff f98d 	bl	8000638 <__aeabi_dmul>
 800131e:	4602      	mov	r2, r0
 8001320:	460b      	mov	r3, r1
 8001322:	4610      	mov	r0, r2
 8001324:	4619      	mov	r1, r3
 8001326:	f7ff fc5f 	bl	8000be8 <__aeabi_d2f>
 800132a:	4603      	mov	r3, r0
 800132c:	623b      	str	r3, [r7, #32]
			voltGN =  (ADC_Values1.Ud_kodInt[1] * 0.40625);// * 0.195 * 10);
 800132e:	4b35      	ldr	r3, [pc, #212]	; (8001404 <BaseWork+0x214>)
 8001330:	885b      	ldrh	r3, [r3, #2]
 8001332:	4618      	mov	r0, r3
 8001334:	f7ff f916 	bl	8000564 <__aeabi_i2d>
 8001338:	f04f 0200 	mov.w	r2, #0
 800133c:	4b34      	ldr	r3, [pc, #208]	; (8001410 <BaseWork+0x220>)
 800133e:	f7ff f97b 	bl	8000638 <__aeabi_dmul>
 8001342:	4602      	mov	r2, r0
 8001344:	460b      	mov	r3, r1
 8001346:	4610      	mov	r0, r2
 8001348:	4619      	mov	r1, r3
 800134a:	f7ff fc4d 	bl	8000be8 <__aeabi_d2f>
 800134e:	4603      	mov	r3, r0
 8001350:	61fb      	str	r3, [r7, #28]
			AmperPh =  (ADC_Values1.Ud_kodInt[2] * 0.015285);// * 0.0303835 * 10);
 8001352:	4b2c      	ldr	r3, [pc, #176]	; (8001404 <BaseWork+0x214>)
 8001354:	889b      	ldrh	r3, [r3, #4]
 8001356:	4618      	mov	r0, r3
 8001358:	f7ff f904 	bl	8000564 <__aeabi_i2d>
 800135c:	a326      	add	r3, pc, #152	; (adr r3, 80013f8 <BaseWork+0x208>)
 800135e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001362:	f7ff f969 	bl	8000638 <__aeabi_dmul>
 8001366:	4602      	mov	r2, r0
 8001368:	460b      	mov	r3, r1
 800136a:	4610      	mov	r0, r2
 800136c:	4619      	mov	r1, r3
 800136e:	f7ff fc3b 	bl	8000be8 <__aeabi_d2f>
 8001372:	4603      	mov	r3, r0
 8001374:	61bb      	str	r3, [r7, #24]
			AmperN =  (ADC_Values1.Ud_kodInt[3] * 0.015285);
 8001376:	4b23      	ldr	r3, [pc, #140]	; (8001404 <BaseWork+0x214>)
 8001378:	88db      	ldrh	r3, [r3, #6]
 800137a:	4618      	mov	r0, r3
 800137c:	f7ff f8f2 	bl	8000564 <__aeabi_i2d>
 8001380:	a31d      	add	r3, pc, #116	; (adr r3, 80013f8 <BaseWork+0x208>)
 8001382:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001386:	f7ff f957 	bl	8000638 <__aeabi_dmul>
 800138a:	4602      	mov	r2, r0
 800138c:	460b      	mov	r3, r1
 800138e:	4610      	mov	r0, r2
 8001390:	4619      	mov	r1, r3
 8001392:	f7ff fc29 	bl	8000be8 <__aeabi_d2f>
 8001396:	4603      	mov	r3, r0
 8001398:	617b      	str	r3, [r7, #20]
			uint16_t TempOkrug;
			TempOkrug = (uint16_t)temp;
 800139a:	4b1c      	ldr	r3, [pc, #112]	; (800140c <BaseWork+0x21c>)
 800139c:	edd3 7a00 	vldr	s15, [r3]
 80013a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013a4:	ee17 3a90 	vmov	r3, s15
 80013a8:	827b      	strh	r3, [r7, #18]
			demofloat(voltPN,voltGN,AmperPh,AmperN);
 80013aa:	edd7 1a05 	vldr	s3, [r7, #20]
 80013ae:	ed97 1a06 	vldr	s2, [r7, #24]
 80013b2:	edd7 0a07 	vldr	s1, [r7, #28]
 80013b6:	ed97 0a08 	vldr	s0, [r7, #32]
 80013ba:	f000 fac7 	bl	800194c <demofloat>
			//demo(array_data.ValueADC_PSTN.IADC[0] ,array_data.ValueADC_PSTN.IADC[1],array_data.ValueADC_PSTN.IADC[2],array_data.ValueADC_PSTN.IADC[3]);
			masRezult +=TempOkrug;
 80013be:	4b15      	ldr	r3, [pc, #84]	; (8001414 <BaseWork+0x224>)
 80013c0:	881a      	ldrh	r2, [r3, #0]
 80013c2:	8a7b      	ldrh	r3, [r7, #18]
 80013c4:	4413      	add	r3, r2
 80013c6:	b29a      	uxth	r2, r3
 80013c8:	4b12      	ldr	r3, [pc, #72]	; (8001414 <BaseWork+0x224>)
 80013ca:	801a      	strh	r2, [r3, #0]
//			array_data.name_param.data_PSTN[0].ValueADC_PSTN.IADC[10] =  (uint16_t)(ADC_Values1.Ud_kodInt[10] * 0.0303835 * 100);
//			array_data.name_param.data_PSTN[0].ValueADC_PSTN.IADC[11] =  (uint16_t)(ADC_Values1.Ud_kodInt[11] * (3.3/4096) * 100);

		}

		if(GPIOF->ODR & GPIO_PIN_4/*RESET_PILOT1*/)
 80013cc:	4b12      	ldr	r3, [pc, #72]	; (8001418 <BaseWork+0x228>)
 80013ce:	695b      	ldr	r3, [r3, #20]
 80013d0:	f003 0310 	and.w	r3, r3, #16
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d00a      	beq.n	80013ee <BaseWork+0x1fe>
		{
			ComparSelectU_Ch1();
 80013d8:	f7ff fdf4 	bl	8000fc4 <ComparSelectU_Ch1>
			StateU_FA = ((GPIOE->IDR>>2)) & 0x1f ;
 80013dc:	4b0f      	ldr	r3, [pc, #60]	; (800141c <BaseWork+0x22c>)
 80013de:	691b      	ldr	r3, [r3, #16]
 80013e0:	089b      	lsrs	r3, r3, #2
 80013e2:	b29b      	uxth	r3, r3
 80013e4:	f003 031f 	and.w	r3, r3, #31
 80013e8:	b29a      	uxth	r2, r3
 80013ea:	4b0d      	ldr	r3, [pc, #52]	; (8001420 <BaseWork+0x230>)
 80013ec:	801a      	strh	r2, [r3, #0]
//		if(GPIOF->ODR & GPIO_PIN_6/*RESET_PILOT3*/)
//		{
//			ComparSelectU_Ch3();
//			compareSelectU.StateU_FC = (~(GPIOE->IDR>>12)) & 0x1f | ((uint32_t)(~CP3_3_PIN_STATE & 0x1) << 4);
//		}
}
 80013ee:	bf00      	nop
 80013f0:	3728      	adds	r7, #40	; 0x28
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	f8f47304 	.word	0xf8f47304
 80013fc:	3f8f4dbd 	.word	0x3f8f4dbd
 8001400:	200002bc 	.word	0x200002bc
 8001404:	20000390 	.word	0x20000390
 8001408:	20000444 	.word	0x20000444
 800140c:	200002c0 	.word	0x200002c0
 8001410:	3fda0000 	.word	0x3fda0000
 8001414:	2000067c 	.word	0x2000067c
 8001418:	40021400 	.word	0x40021400
 800141c:	40021000 	.word	0x40021000
 8001420:	20000564 	.word	0x20000564

08001424 <FFT20_float>:
                        };

//---------------------------------------------------------------------------
//     20 .
CoeffFourie_float FFT20_float(short *InZn)
{
 8001424:	b480      	push	{r7}
 8001426:	ed2d 8b02 	vpush	{d8}
 800142a:	b089      	sub	sp, #36	; 0x24
 800142c:	af00      	add	r7, sp, #0
 800142e:	60f8      	str	r0, [r7, #12]
   CoeffFourie_float st;
 	 register float Re = 0;
 8001430:	eddf 8aa2 	vldr	s17, [pc, #648]	; 80016bc <FFT20_float+0x298>
   register float Im = 0;
 8001434:	ed9f 8aa1 	vldr	s16, [pc, #644]	; 80016bc <FFT20_float+0x298>

   Re = (InZn[4] - InZn[14]) * KoefSin[4];
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	3308      	adds	r3, #8
 800143c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001440:	461a      	mov	r2, r3
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	331c      	adds	r3, #28
 8001446:	f9b3 3000 	ldrsh.w	r3, [r3]
 800144a:	1ad3      	subs	r3, r2, r3
 800144c:	ee07 3a90 	vmov	s15, r3
 8001450:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001454:	4b9a      	ldr	r3, [pc, #616]	; (80016c0 <FFT20_float+0x29c>)
 8001456:	edd3 7a04 	vldr	s15, [r3, #16]
 800145a:	ee67 8a27 	vmul.f32	s17, s14, s15
   Im = (InZn[19] - InZn[9]) * KoefSin[4];
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	3326      	adds	r3, #38	; 0x26
 8001462:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001466:	461a      	mov	r2, r3
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	3312      	adds	r3, #18
 800146c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001470:	1ad3      	subs	r3, r2, r3
 8001472:	ee07 3a90 	vmov	s15, r3
 8001476:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800147a:	4b91      	ldr	r3, [pc, #580]	; (80016c0 <FFT20_float+0x29c>)
 800147c:	edd3 7a04 	vldr	s15, [r3, #16]
 8001480:	ee27 8a27 	vmul.f32	s16, s14, s15

   Re += ((InZn[0] - InZn[10]) + (InZn[8] - InZn[18]))* KoefSin[0];
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	f9b3 3000 	ldrsh.w	r3, [r3]
 800148a:	461a      	mov	r2, r3
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	3314      	adds	r3, #20
 8001490:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001494:	1ad2      	subs	r2, r2, r3
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	3310      	adds	r3, #16
 800149a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800149e:	4619      	mov	r1, r3
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	3324      	adds	r3, #36	; 0x24
 80014a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014a8:	1acb      	subs	r3, r1, r3
 80014aa:	4413      	add	r3, r2
 80014ac:	ee07 3a90 	vmov	s15, r3
 80014b0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014b4:	4b82      	ldr	r3, [pc, #520]	; (80016c0 <FFT20_float+0x29c>)
 80014b6:	edd3 7a00 	vldr	s15, [r3]
 80014ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014be:	ee78 8aa7 	vadd.f32	s17, s17, s15
   Im += ((InZn[0] - InZn[10]) - (InZn[8] - InZn[18]))* KoefSin[3];
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014c8:	461a      	mov	r2, r3
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	3314      	adds	r3, #20
 80014ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014d2:	1ad2      	subs	r2, r2, r3
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	3310      	adds	r3, #16
 80014d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014dc:	4619      	mov	r1, r3
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	3324      	adds	r3, #36	; 0x24
 80014e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014e6:	1acb      	subs	r3, r1, r3
 80014e8:	1ad3      	subs	r3, r2, r3
 80014ea:	ee07 3a90 	vmov	s15, r3
 80014ee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014f2:	4b73      	ldr	r3, [pc, #460]	; (80016c0 <FFT20_float+0x29c>)
 80014f4:	edd3 7a03 	vldr	s15, [r3, #12]
 80014f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014fc:	ee38 8a27 	vadd.f32	s16, s16, s15
   Re += ((InZn[1] - InZn[11]) + (InZn[7] - InZn[17]))* KoefSin[1];
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	3302      	adds	r3, #2
 8001504:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001508:	461a      	mov	r2, r3
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	3316      	adds	r3, #22
 800150e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001512:	1ad2      	subs	r2, r2, r3
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	330e      	adds	r3, #14
 8001518:	f9b3 3000 	ldrsh.w	r3, [r3]
 800151c:	4619      	mov	r1, r3
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	3322      	adds	r3, #34	; 0x22
 8001522:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001526:	1acb      	subs	r3, r1, r3
 8001528:	4413      	add	r3, r2
 800152a:	ee07 3a90 	vmov	s15, r3
 800152e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001532:	4b63      	ldr	r3, [pc, #396]	; (80016c0 <FFT20_float+0x29c>)
 8001534:	edd3 7a01 	vldr	s15, [r3, #4]
 8001538:	ee67 7a27 	vmul.f32	s15, s14, s15
 800153c:	ee78 8aa7 	vadd.f32	s17, s17, s15
   Im += ((InZn[1] - InZn[11]) - (InZn[7] - InZn[17]))* KoefSin[2];
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	3302      	adds	r3, #2
 8001544:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001548:	461a      	mov	r2, r3
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	3316      	adds	r3, #22
 800154e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001552:	1ad2      	subs	r2, r2, r3
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	330e      	adds	r3, #14
 8001558:	f9b3 3000 	ldrsh.w	r3, [r3]
 800155c:	4619      	mov	r1, r3
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	3322      	adds	r3, #34	; 0x22
 8001562:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001566:	1acb      	subs	r3, r1, r3
 8001568:	1ad3      	subs	r3, r2, r3
 800156a:	ee07 3a90 	vmov	s15, r3
 800156e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001572:	4b53      	ldr	r3, [pc, #332]	; (80016c0 <FFT20_float+0x29c>)
 8001574:	edd3 7a02 	vldr	s15, [r3, #8]
 8001578:	ee67 7a27 	vmul.f32	s15, s14, s15
 800157c:	ee38 8a27 	vadd.f32	s16, s16, s15
   Re += ((InZn[2] - InZn[12]) + (InZn[6] - InZn[16]))* KoefSin[2];
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	3304      	adds	r3, #4
 8001584:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001588:	461a      	mov	r2, r3
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	3318      	adds	r3, #24
 800158e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001592:	1ad2      	subs	r2, r2, r3
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	330c      	adds	r3, #12
 8001598:	f9b3 3000 	ldrsh.w	r3, [r3]
 800159c:	4619      	mov	r1, r3
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	3320      	adds	r3, #32
 80015a2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015a6:	1acb      	subs	r3, r1, r3
 80015a8:	4413      	add	r3, r2
 80015aa:	ee07 3a90 	vmov	s15, r3
 80015ae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015b2:	4b43      	ldr	r3, [pc, #268]	; (80016c0 <FFT20_float+0x29c>)
 80015b4:	edd3 7a02 	vldr	s15, [r3, #8]
 80015b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015bc:	ee78 8aa7 	vadd.f32	s17, s17, s15
   Im += ((InZn[2] - InZn[12]) - (InZn[6] - InZn[16]))* KoefSin[1];
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	3304      	adds	r3, #4
 80015c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015c8:	461a      	mov	r2, r3
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	3318      	adds	r3, #24
 80015ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015d2:	1ad2      	subs	r2, r2, r3
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	330c      	adds	r3, #12
 80015d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015dc:	4619      	mov	r1, r3
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	3320      	adds	r3, #32
 80015e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015e6:	1acb      	subs	r3, r1, r3
 80015e8:	1ad3      	subs	r3, r2, r3
 80015ea:	ee07 3a90 	vmov	s15, r3
 80015ee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015f2:	4b33      	ldr	r3, [pc, #204]	; (80016c0 <FFT20_float+0x29c>)
 80015f4:	edd3 7a01 	vldr	s15, [r3, #4]
 80015f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015fc:	ee38 8a27 	vadd.f32	s16, s16, s15
   Re += ((InZn[3] - InZn[13]) + (InZn[5] - InZn[15]))* KoefSin[3];
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	3306      	adds	r3, #6
 8001604:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001608:	461a      	mov	r2, r3
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	331a      	adds	r3, #26
 800160e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001612:	1ad2      	subs	r2, r2, r3
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	330a      	adds	r3, #10
 8001618:	f9b3 3000 	ldrsh.w	r3, [r3]
 800161c:	4619      	mov	r1, r3
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	331e      	adds	r3, #30
 8001622:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001626:	1acb      	subs	r3, r1, r3
 8001628:	4413      	add	r3, r2
 800162a:	ee07 3a90 	vmov	s15, r3
 800162e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001632:	4b23      	ldr	r3, [pc, #140]	; (80016c0 <FFT20_float+0x29c>)
 8001634:	edd3 7a03 	vldr	s15, [r3, #12]
 8001638:	ee67 7a27 	vmul.f32	s15, s14, s15
 800163c:	ee78 8aa7 	vadd.f32	s17, s17, s15
   Im += ((InZn[3] - InZn[13]) - (InZn[5] - InZn[15]))* KoefSin[0];
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	3306      	adds	r3, #6
 8001644:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001648:	461a      	mov	r2, r3
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	331a      	adds	r3, #26
 800164e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001652:	1ad2      	subs	r2, r2, r3
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	330a      	adds	r3, #10
 8001658:	f9b3 3000 	ldrsh.w	r3, [r3]
 800165c:	4619      	mov	r1, r3
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	331e      	adds	r3, #30
 8001662:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001666:	1acb      	subs	r3, r1, r3
 8001668:	1ad3      	subs	r3, r2, r3
 800166a:	ee07 3a90 	vmov	s15, r3
 800166e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001672:	4b13      	ldr	r3, [pc, #76]	; (80016c0 <FFT20_float+0x29c>)
 8001674:	edd3 7a00 	vldr	s15, [r3]
 8001678:	ee67 7a27 	vmul.f32	s15, s14, s15
 800167c:	ee38 8a27 	vadd.f32	s16, s16, s15

   st.CoeffFourieA = Re;
 8001680:	edc7 8a04 	vstr	s17, [r7, #16]
   st.CoeffFourieB = Im;
 8001684:	ed87 8a05 	vstr	s16, [r7, #20]

   return st;
 8001688:	f107 0318 	add.w	r3, r7, #24
 800168c:	f107 0210 	add.w	r2, r7, #16
 8001690:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001694:	e883 0003 	stmia.w	r3, {r0, r1}
 8001698:	69ba      	ldr	r2, [r7, #24]
 800169a:	69fb      	ldr	r3, [r7, #28]
 800169c:	ee07 2a10 	vmov	s14, r2
 80016a0:	ee07 3a90 	vmov	s15, r3
}
 80016a4:	eeb0 0a47 	vmov.f32	s0, s14
 80016a8:	eef0 0a67 	vmov.f32	s1, s15
 80016ac:	3724      	adds	r7, #36	; 0x24
 80016ae:	46bd      	mov	sp, r7
 80016b0:	ecbd 8b02 	vpop	{d8}
 80016b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b8:	4770      	bx	lr
 80016ba:	bf00      	nop
 80016bc:	00000000 	.word	0x00000000
 80016c0:	200000a0 	.word	0x200000a0

080016c4 <FT_float>:
///////////////////////////////////////////////////////////////////////
//     20 .

CoeffFourie_float FT_float(short *MasIn, unsigned char Garmonic)
{
 80016c4:	b480      	push	{r7}
 80016c6:	ed2d 8b02 	vpush	{d8}
 80016ca:	b08b      	sub	sp, #44	; 0x2c
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	60f8      	str	r0, [r7, #12]
 80016d0:	460b      	mov	r3, r1
 80016d2:	72fb      	strb	r3, [r7, #11]
   unsigned char i = 0;
 80016d4:	2300      	movs	r3, #0
 80016d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
   CoeffFourie_float st;
   register float A;
   register float B;

   A = 0;
 80016da:	ed9f 8a3f 	vldr	s16, [pc, #252]	; 80017d8 <FT_float+0x114>
   B = 0;
 80016de:	eddf 8a3e 	vldr	s17, [pc, #248]	; 80017d8 <FT_float+0x114>
   if(Garmonic == 1)
 80016e2:	7afb      	ldrb	r3, [r7, #11]
 80016e4:	2b01      	cmp	r3, #1
 80016e6:	d13d      	bne.n	8001764 <FT_float+0xa0>
   {
	   	for(i = 0; i < 20; i++)
 80016e8:	2300      	movs	r3, #0
 80016ea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80016ee:	e030      	b.n	8001752 <FT_float+0x8e>
   		{
      	A += ((MasIn[i])*coskoefFT[i]);
 80016f0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80016f4:	005b      	lsls	r3, r3, #1
 80016f6:	68fa      	ldr	r2, [r7, #12]
 80016f8:	4413      	add	r3, r2
 80016fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016fe:	ee07 3a90 	vmov	s15, r3
 8001702:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001706:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800170a:	4a34      	ldr	r2, [pc, #208]	; (80017dc <FT_float+0x118>)
 800170c:	009b      	lsls	r3, r3, #2
 800170e:	4413      	add	r3, r2
 8001710:	edd3 7a00 	vldr	s15, [r3]
 8001714:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001718:	ee38 8a27 	vadd.f32	s16, s16, s15
      	B -= ((MasIn[i])*sinkoefFT[i]);
 800171c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001720:	005b      	lsls	r3, r3, #1
 8001722:	68fa      	ldr	r2, [r7, #12]
 8001724:	4413      	add	r3, r2
 8001726:	f9b3 3000 	ldrsh.w	r3, [r3]
 800172a:	ee07 3a90 	vmov	s15, r3
 800172e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001732:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001736:	4a2a      	ldr	r2, [pc, #168]	; (80017e0 <FT_float+0x11c>)
 8001738:	009b      	lsls	r3, r3, #2
 800173a:	4413      	add	r3, r2
 800173c:	edd3 7a00 	vldr	s15, [r3]
 8001740:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001744:	ee78 8ae7 	vsub.f32	s17, s17, s15
	   	for(i = 0; i < 20; i++)
 8001748:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800174c:	3301      	adds	r3, #1
 800174e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001752:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001756:	2b13      	cmp	r3, #19
 8001758:	d9ca      	bls.n	80016f0 <FT_float+0x2c>
   		}
		st.CoeffFourieA = A;
 800175a:	ed87 8a05 	vstr	s16, [r7, #20]
    st.CoeffFourieB = B;
 800175e:	edc7 8a06 	vstr	s17, [r7, #24]
 8001762:	e020      	b.n	80017a6 <FT_float+0xe2>
   }
   else
   if(Garmonic == 0)
 8001764:	7afb      	ldrb	r3, [r7, #11]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d11d      	bne.n	80017a6 <FT_float+0xe2>
   { 
	   	for(i = 0; i < 20; i++)
 800176a:	2300      	movs	r3, #0
 800176c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001770:	e011      	b.n	8001796 <FT_float+0xd2>
   		{
      		A += MasIn[i];
 8001772:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001776:	005b      	lsls	r3, r3, #1
 8001778:	68fa      	ldr	r2, [r7, #12]
 800177a:	4413      	add	r3, r2
 800177c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001780:	ee07 3a90 	vmov	s15, r3
 8001784:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001788:	ee38 8a27 	vadd.f32	s16, s16, s15
	   	for(i = 0; i < 20; i++)
 800178c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001790:	3301      	adds	r3, #1
 8001792:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001796:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800179a:	2b13      	cmp	r3, #19
 800179c:	d9e9      	bls.n	8001772 <FT_float+0xae>
    	}  
			st.CoeffFourieA = A;
 800179e:	ed87 8a05 	vstr	s16, [r7, #20]
			st.CoeffFourieB = B; 
 80017a2:	edc7 8a06 	vstr	s17, [r7, #24]
   }


   return st;
 80017a6:	f107 031c 	add.w	r3, r7, #28
 80017aa:	f107 0214 	add.w	r2, r7, #20
 80017ae:	e892 0003 	ldmia.w	r2, {r0, r1}
 80017b2:	e883 0003 	stmia.w	r3, {r0, r1}
 80017b6:	69fa      	ldr	r2, [r7, #28]
 80017b8:	6a3b      	ldr	r3, [r7, #32]
 80017ba:	ee07 2a10 	vmov	s14, r2
 80017be:	ee07 3a90 	vmov	s15, r3
}  
 80017c2:	eeb0 0a47 	vmov.f32	s0, s14
 80017c6:	eef0 0a67 	vmov.f32	s1, s15
 80017ca:	372c      	adds	r7, #44	; 0x2c
 80017cc:	46bd      	mov	sp, r7
 80017ce:	ecbd 8b02 	vpop	{d8}
 80017d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d6:	4770      	bx	lr
 80017d8:	00000000 	.word	0x00000000
 80017dc:	20000000 	.word	0x20000000
 80017e0:	20000050 	.word	0x20000050

080017e4 <InitSPI2>:
SPI_HandleTypeDef SpiHandle;
int32_t dwWriteAddr;
DeviceCaps deviceCaps;

void InitSPI2(void)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	af00      	add	r7, sp, #0
  /*##-1- Configure the SPI peripheral #######################################*/
  /* Set the SPI parameters */
  SpiHandle.Instance               = SPI2;
 80017e8:	4b15      	ldr	r3, [pc, #84]	; (8001840 <InitSPI2+0x5c>)
 80017ea:	4a16      	ldr	r2, [pc, #88]	; (8001844 <InitSPI2+0x60>)
 80017ec:	601a      	str	r2, [r3, #0]
  SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80017ee:	4b14      	ldr	r3, [pc, #80]	; (8001840 <InitSPI2+0x5c>)
 80017f0:	2218      	movs	r2, #24
 80017f2:	61da      	str	r2, [r3, #28]
  SpiHandle.Init.Direction         = SPI_DIRECTION_2LINES;
 80017f4:	4b12      	ldr	r3, [pc, #72]	; (8001840 <InitSPI2+0x5c>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	609a      	str	r2, [r3, #8]
  SpiHandle.Init.CLKPhase          = SPI_PHASE_2EDGE;
 80017fa:	4b11      	ldr	r3, [pc, #68]	; (8001840 <InitSPI2+0x5c>)
 80017fc:	2201      	movs	r2, #1
 80017fe:	615a      	str	r2, [r3, #20]
  SpiHandle.Init.CLKPolarity       = SPI_POLARITY_HIGH;
 8001800:	4b0f      	ldr	r3, [pc, #60]	; (8001840 <InitSPI2+0x5c>)
 8001802:	2202      	movs	r2, #2
 8001804:	611a      	str	r2, [r3, #16]
  SpiHandle.Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLED;
 8001806:	4b0e      	ldr	r3, [pc, #56]	; (8001840 <InitSPI2+0x5c>)
 8001808:	2200      	movs	r2, #0
 800180a:	629a      	str	r2, [r3, #40]	; 0x28
  SpiHandle.Init.CRCPolynomial     = 7;
 800180c:	4b0c      	ldr	r3, [pc, #48]	; (8001840 <InitSPI2+0x5c>)
 800180e:	2207      	movs	r2, #7
 8001810:	62da      	str	r2, [r3, #44]	; 0x2c
  SpiHandle.Init.DataSize          = SPI_DATASIZE_8BIT;
 8001812:	4b0b      	ldr	r3, [pc, #44]	; (8001840 <InitSPI2+0x5c>)
 8001814:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001818:	60da      	str	r2, [r3, #12]
  SpiHandle.Init.FirstBit          = SPI_FIRSTBIT_MSB;
 800181a:	4b09      	ldr	r3, [pc, #36]	; (8001840 <InitSPI2+0x5c>)
 800181c:	2200      	movs	r2, #0
 800181e:	621a      	str	r2, [r3, #32]
  SpiHandle.Init.NSS               = SPI_NSS_SOFT;
 8001820:	4b07      	ldr	r3, [pc, #28]	; (8001840 <InitSPI2+0x5c>)
 8001822:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001826:	619a      	str	r2, [r3, #24]
  SpiHandle.Init.TIMode            = SPI_TIMODE_DISABLED;
 8001828:	4b05      	ldr	r3, [pc, #20]	; (8001840 <InitSPI2+0x5c>)
 800182a:	2200      	movs	r2, #0
 800182c:	625a      	str	r2, [r3, #36]	; 0x24


  SpiHandle.Init.Mode = SPI_MODE_MASTER;
 800182e:	4b04      	ldr	r3, [pc, #16]	; (8001840 <InitSPI2+0x5c>)
 8001830:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001834:	605a      	str	r2, [r3, #4]

  if(HAL_SPI_Init(&SpiHandle) != HAL_OK)
 8001836:	4802      	ldr	r0, [pc, #8]	; (8001840 <InitSPI2+0x5c>)
 8001838:	f002 fc8a 	bl	8004150 <HAL_SPI_Init>
    /* Initialization Error */
    //Error_Handler();
		//int err = 1;
  }
	
}	
 800183c:	bf00      	nop
 800183e:	bd80      	pop	{r7, pc}
 8001840:	20000708 	.word	0x20000708
 8001844:	40003800 	.word	0x40003800

08001848 <SPI_ReadWriteByte>:
//------------------------------------------------------------------------------------
unsigned char SPI_ReadWriteByte(unsigned char data_write) 
{ 
 8001848:	b580      	push	{r7, lr}
 800184a:	b086      	sub	sp, #24
 800184c:	af02      	add	r7, sp, #8
 800184e:	4603      	mov	r3, r0
 8001850:	71fb      	strb	r3, [r7, #7]
  unsigned char data_read = 0;
 8001852:	2300      	movs	r3, #0
 8001854:	73fb      	strb	r3, [r7, #15]
	
	unsigned char aTxSPIBuffer[2]; 
	unsigned char aRxSPIBuffer[2];
	
	
	aTxSPIBuffer[0] = data_write;
 8001856:	79fb      	ldrb	r3, [r7, #7]
 8001858:	733b      	strb	r3, [r7, #12]
	switch(HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t*)aTxSPIBuffer, (uint8_t *)aRxSPIBuffer, 1, 500))
 800185a:	f107 0208 	add.w	r2, r7, #8
 800185e:	f107 010c 	add.w	r1, r7, #12
 8001862:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001866:	9300      	str	r3, [sp, #0]
 8001868:	2301      	movs	r3, #1
 800186a:	480d      	ldr	r0, [pc, #52]	; (80018a0 <SPI_ReadWriteByte+0x58>)
 800186c:	f002 fe89 	bl	8004582 <HAL_SPI_TransmitReceive>
 8001870:	4603      	mov	r3, r0
 8001872:	2b03      	cmp	r3, #3
 8001874:	d006      	beq.n	8001884 <SPI_ReadWriteByte+0x3c>
 8001876:	2b03      	cmp	r3, #3
 8001878:	dc06      	bgt.n	8001888 <SPI_ReadWriteByte+0x40>
 800187a:	2b00      	cmp	r3, #0
 800187c:	d006      	beq.n	800188c <SPI_ReadWriteByte+0x44>
 800187e:	2b01      	cmp	r3, #1
 8001880:	d006      	beq.n	8001890 <SPI_ReadWriteByte+0x48>
      break;

    case HAL_ERROR:
      break;
    default:
      break;
 8001882:	e001      	b.n	8001888 <SPI_ReadWriteByte+0x40>
      break;
 8001884:	bf00      	nop
 8001886:	e004      	b.n	8001892 <SPI_ReadWriteByte+0x4a>
      break;
 8001888:	bf00      	nop
 800188a:	e002      	b.n	8001892 <SPI_ReadWriteByte+0x4a>
      break;
 800188c:	bf00      	nop
 800188e:	e000      	b.n	8001892 <SPI_ReadWriteByte+0x4a>
      break;
 8001890:	bf00      	nop
  }

	data_read = aRxSPIBuffer[0];
 8001892:	7a3b      	ldrb	r3, [r7, #8]
 8001894:	73fb      	strb	r3, [r7, #15]
  return (unsigned char)data_read; 
 8001896:	7bfb      	ldrb	r3, [r7, #15]
}
 8001898:	4618      	mov	r0, r3
 800189a:	3710      	adds	r7, #16
 800189c:	46bd      	mov	sp, r7
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	20000708 	.word	0x20000708

080018a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018a4:	b480      	push	{r7}
 80018a6:	b085      	sub	sp, #20
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	f003 0307 	and.w	r3, r3, #7
 80018b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018b4:	4b0b      	ldr	r3, [pc, #44]	; (80018e4 <__NVIC_SetPriorityGrouping+0x40>)
 80018b6:	68db      	ldr	r3, [r3, #12]
 80018b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018ba:	68ba      	ldr	r2, [r7, #8]
 80018bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80018c0:	4013      	ands	r3, r2
 80018c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018c8:	68bb      	ldr	r3, [r7, #8]
 80018ca:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80018cc:	4b06      	ldr	r3, [pc, #24]	; (80018e8 <__NVIC_SetPriorityGrouping+0x44>)
 80018ce:	4313      	orrs	r3, r2
 80018d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018d2:	4a04      	ldr	r2, [pc, #16]	; (80018e4 <__NVIC_SetPriorityGrouping+0x40>)
 80018d4:	68bb      	ldr	r3, [r7, #8]
 80018d6:	60d3      	str	r3, [r2, #12]
}
 80018d8:	bf00      	nop
 80018da:	3714      	adds	r7, #20
 80018dc:	46bd      	mov	sp, r7
 80018de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e2:	4770      	bx	lr
 80018e4:	e000ed00 	.word	0xe000ed00
 80018e8:	05fa0000 	.word	0x05fa0000

080018ec <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80018ec:	b480      	push	{r7}
 80018ee:	b085      	sub	sp, #20
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 80018f4:	4b08      	ldr	r3, [pc, #32]	; (8001918 <LL_APB1_GRP1_EnableClock+0x2c>)
 80018f6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80018f8:	4907      	ldr	r1, [pc, #28]	; (8001918 <LL_APB1_GRP1_EnableClock+0x2c>)
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	4313      	orrs	r3, r2
 80018fe:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001900:	4b05      	ldr	r3, [pc, #20]	; (8001918 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001902:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	4013      	ands	r3, r2
 8001908:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800190a:	68fb      	ldr	r3, [r7, #12]
}
 800190c:	bf00      	nop
 800190e:	3714      	adds	r7, #20
 8001910:	46bd      	mov	sp, r7
 8001912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001916:	4770      	bx	lr
 8001918:	40023800 	.word	0x40023800

0800191c <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 800191c:	b480      	push	{r7}
 800191e:	b085      	sub	sp, #20
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001924:	4b08      	ldr	r3, [pc, #32]	; (8001948 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001926:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001928:	4907      	ldr	r1, [pc, #28]	; (8001948 <LL_APB2_GRP1_EnableClock+0x2c>)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	4313      	orrs	r3, r2
 800192e:	644b      	str	r3, [r1, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001930:	4b05      	ldr	r3, [pc, #20]	; (8001948 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001932:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	4013      	ands	r3, r2
 8001938:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800193a:	68fb      	ldr	r3, [r7, #12]
}
 800193c:	bf00      	nop
 800193e:	3714      	adds	r7, #20
 8001940:	46bd      	mov	sp, r7
 8001942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001946:	4770      	bx	lr
 8001948:	40023800 	.word	0x40023800

0800194c <demofloat>:
//	{
//
//	}
}
void demofloat(float  voltPN, float voltGN, float AmperPh, float AmperN)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b094      	sub	sp, #80	; 0x50
 8001950:	af04      	add	r7, sp, #16
 8001952:	ed87 0a03 	vstr	s0, [r7, #12]
 8001956:	edc7 0a02 	vstr	s1, [r7, #8]
 800195a:	ed87 1a01 	vstr	s2, [r7, #4]
 800195e:	edc7 1a00 	vstr	s3, [r7]

	char AmperPh1Char[10];

	char AmperN1Char[10];
	//sprintf();
	sprintf(AmperN1Char,"%3.2f",AmperN);
 8001962:	6838      	ldr	r0, [r7, #0]
 8001964:	f7fe fe10 	bl	8000588 <__aeabi_f2d>
 8001968:	4602      	mov	r2, r0
 800196a:	460b      	mov	r3, r1
 800196c:	f107 0010 	add.w	r0, r7, #16
 8001970:	4932      	ldr	r1, [pc, #200]	; (8001a3c <demofloat+0xf0>)
 8001972:	f003 ff93 	bl	800589c <siprintf>
	sprintf(voltGN1Char,"%3.2f",AmperN);
 8001976:	6838      	ldr	r0, [r7, #0]
 8001978:	f7fe fe06 	bl	8000588 <__aeabi_f2d>
 800197c:	4602      	mov	r2, r0
 800197e:	460b      	mov	r3, r1
 8001980:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8001984:	492d      	ldr	r1, [pc, #180]	; (8001a3c <demofloat+0xf0>)
 8001986:	f003 ff89 	bl	800589c <siprintf>
	sprintf(voltPN1Char,"%3.2f",AmperN);
 800198a:	6838      	ldr	r0, [r7, #0]
 800198c:	f7fe fdfc 	bl	8000588 <__aeabi_f2d>
 8001990:	4602      	mov	r2, r0
 8001992:	460b      	mov	r3, r1
 8001994:	f107 0034 	add.w	r0, r7, #52	; 0x34
 8001998:	4928      	ldr	r1, [pc, #160]	; (8001a3c <demofloat+0xf0>)
 800199a:	f003 ff7f 	bl	800589c <siprintf>
	sprintf(AmperPh1Char,"%3.2f",AmperN);
 800199e:	6838      	ldr	r0, [r7, #0]
 80019a0:	f7fe fdf2 	bl	8000588 <__aeabi_f2d>
 80019a4:	4602      	mov	r2, r0
 80019a6:	460b      	mov	r3, r1
 80019a8:	f107 001c 	add.w	r0, r7, #28
 80019ac:	4923      	ldr	r1, [pc, #140]	; (8001a3c <demofloat+0xf0>)
 80019ae:	f003 ff75 	bl	800589c <siprintf>
	//gcvt (voltPN,1,voltPN1Char);
	//gcvt (voltGN,1,voltGN1Char);
	//gcvt (AmperPh,1,AmperPh1Char);
	//gcvt (AmperN,1,AmperN1Char);

	ST7735_DrawString(0,0,  voltPN1Char  , Font_11x18, ST7735_WHITE, ST7735_BLACK);
 80019b2:	4b23      	ldr	r3, [pc, #140]	; (8001a40 <demofloat+0xf4>)
 80019b4:	f107 0134 	add.w	r1, r7, #52	; 0x34
 80019b8:	2200      	movs	r2, #0
 80019ba:	9202      	str	r2, [sp, #8]
 80019bc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80019c0:	9201      	str	r2, [sp, #4]
 80019c2:	685a      	ldr	r2, [r3, #4]
 80019c4:	9200      	str	r2, [sp, #0]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	460a      	mov	r2, r1
 80019ca:	2100      	movs	r1, #0
 80019cc:	2000      	movs	r0, #0
 80019ce:	f000 fc27 	bl	8002220 <ST7735_DrawString>

	ST7735_DrawString(0,20, voltGN1Char , Font_11x18, ST7735_WHITE, ST7735_BLACK);
 80019d2:	4b1b      	ldr	r3, [pc, #108]	; (8001a40 <demofloat+0xf4>)
 80019d4:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80019d8:	2200      	movs	r2, #0
 80019da:	9202      	str	r2, [sp, #8]
 80019dc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80019e0:	9201      	str	r2, [sp, #4]
 80019e2:	685a      	ldr	r2, [r3, #4]
 80019e4:	9200      	str	r2, [sp, #0]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	460a      	mov	r2, r1
 80019ea:	2114      	movs	r1, #20
 80019ec:	2000      	movs	r0, #0
 80019ee:	f000 fc17 	bl	8002220 <ST7735_DrawString>

	ST7735_DrawString(0,40,  AmperPh1Char , Font_11x18, ST7735_WHITE, ST7735_BLACK);
 80019f2:	4b13      	ldr	r3, [pc, #76]	; (8001a40 <demofloat+0xf4>)
 80019f4:	f107 011c 	add.w	r1, r7, #28
 80019f8:	2200      	movs	r2, #0
 80019fa:	9202      	str	r2, [sp, #8]
 80019fc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001a00:	9201      	str	r2, [sp, #4]
 8001a02:	685a      	ldr	r2, [r3, #4]
 8001a04:	9200      	str	r2, [sp, #0]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	460a      	mov	r2, r1
 8001a0a:	2128      	movs	r1, #40	; 0x28
 8001a0c:	2000      	movs	r0, #0
 8001a0e:	f000 fc07 	bl	8002220 <ST7735_DrawString>

	ST7735_DrawString(0,60, AmperN1Char , Font_11x18, ST7735_WHITE, ST7735_BLACK);
 8001a12:	4b0b      	ldr	r3, [pc, #44]	; (8001a40 <demofloat+0xf4>)
 8001a14:	f107 0110 	add.w	r1, r7, #16
 8001a18:	2200      	movs	r2, #0
 8001a1a:	9202      	str	r2, [sp, #8]
 8001a1c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001a20:	9201      	str	r2, [sp, #4]
 8001a22:	685a      	ldr	r2, [r3, #4]
 8001a24:	9200      	str	r2, [sp, #0]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	460a      	mov	r2, r1
 8001a2a:	213c      	movs	r1, #60	; 0x3c
 8001a2c:	2000      	movs	r0, #0
 8001a2e:	f000 fbf7 	bl	8002220 <ST7735_DrawString>



}
 8001a32:	bf00      	nop
 8001a34:	3740      	adds	r7, #64	; 0x40
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	08007db0 	.word	0x08007db0
 8001a40:	200000b4 	.word	0x200000b4

08001a44 <main>:
	ST7735_DrawString(0,0, vol11 , Font_11x18, ST7735_WHITE, ST7735_BLACK);
	ST7735_DrawString(0,20, vol12 , Font_11x18, ST7735_WHITE, ST7735_BLACK);
}

int main(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	af00      	add	r7, sp, #0

  HAL_Init();
 8001a48:	f000 ffdb 	bl	8002a02 <HAL_Init>

  /* USER CODE BEGIN Init */

  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8001a4c:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8001a50:	f7ff ff4c 	bl	80018ec <LL_APB1_GRP1_EnableClock>
    LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8001a54:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001a58:	f7ff ff60 	bl	800191c <LL_APB2_GRP1_EnableClock>
  /* USER CODE END Init */
    NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a5c:	2003      	movs	r0, #3
 8001a5e:	f7ff ff21 	bl	80018a4 <__NVIC_SetPriorityGrouping>
  /* Configure the system clock */
  SystemClock_Config();
 8001a62:	f000 f823 	bl	8001aac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a66:	f000 f97d 	bl	8001d64 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001a6a:	f000 f8af 	bl	8001bcc <MX_SPI1_Init>
//  MX_SPI2_Init();
  InitSPI2();
 8001a6e:	f7ff feb9 	bl	80017e4 <InitSPI2>
 // MX_USART2_UART_Init();
  MX_TIM4_Init();
 8001a72:	f000 f931 	bl	8001cd8 <MX_TIM4_Init>
  MX_TIM3_Init();
 8001a76:	f000 f8e7 	bl	8001c48 <MX_TIM3_Init>

  /* USER CODE BEGIN 2 */
  I_PWM.I_PWM_FaseA = 50;	//7%  ?
 8001a7a:	4b0a      	ldr	r3, [pc, #40]	; (8001aa4 <main+0x60>)
 8001a7c:	2232      	movs	r2, #50	; 0x32
 8001a7e:	701a      	strb	r2, [r3, #0]


    ST7735_Init();
 8001a80:	f000 fba8 	bl	80021d4 <ST7735_Init>
    ST7735_Backlight_On();
 8001a84:	f000 fcd8 	bl	8002438 <ST7735_Backlight_On>
   // ST7735_Backlight_On();
  /* USER CODE END 2 */
    HAL_TIM_Base_Start_IT(&htim3);
 8001a88:	4807      	ldr	r0, [pc, #28]	; (8001aa8 <main+0x64>)
 8001a8a:	f003 f945 	bl	8004d18 <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
    ST7735_FillScreen(0x07E0);
 8001a8e:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 8001a92:	f000 fcb5 	bl	8002400 <ST7735_FillScreen>
  while (1)
  {//ST7735_FillScreen(0x07E0);
	  //while((statADCBuffRefresh & ADCBuffRefresh) == 0);
	  ST7735_FillScreen(0x07E0);
 8001a96:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 8001a9a:	f000 fcb1 	bl	8002400 <ST7735_FillScreen>
	 BaseWork();
 8001a9e:	f7ff fba7 	bl	80011f0 <BaseWork>
	  ST7735_FillScreen(0x07E0);
 8001aa2:	e7f8      	b.n	8001a96 <main+0x52>
 8001aa4:	20000558 	.word	0x20000558
 8001aa8:	2000081c 	.word	0x2000081c

08001aac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b0b4      	sub	sp, #208	; 0xd0
 8001ab0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ab2:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001ab6:	2230      	movs	r2, #48	; 0x30
 8001ab8:	2100      	movs	r1, #0
 8001aba:	4618      	mov	r0, r3
 8001abc:	f003 fa7c 	bl	8004fb8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ac0:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	601a      	str	r2, [r3, #0]
 8001ac8:	605a      	str	r2, [r3, #4]
 8001aca:	609a      	str	r2, [r3, #8]
 8001acc:	60da      	str	r2, [r3, #12]
 8001ace:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001ad0:	f107 0308 	add.w	r3, r7, #8
 8001ad4:	2284      	movs	r2, #132	; 0x84
 8001ad6:	2100      	movs	r1, #0
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f003 fa6d 	bl	8004fb8 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ade:	4b39      	ldr	r3, [pc, #228]	; (8001bc4 <SystemClock_Config+0x118>)
 8001ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ae2:	4a38      	ldr	r2, [pc, #224]	; (8001bc4 <SystemClock_Config+0x118>)
 8001ae4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ae8:	6413      	str	r3, [r2, #64]	; 0x40
 8001aea:	4b36      	ldr	r3, [pc, #216]	; (8001bc4 <SystemClock_Config+0x118>)
 8001aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001af2:	607b      	str	r3, [r7, #4]
 8001af4:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001af6:	4b34      	ldr	r3, [pc, #208]	; (8001bc8 <SystemClock_Config+0x11c>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	4a33      	ldr	r2, [pc, #204]	; (8001bc8 <SystemClock_Config+0x11c>)
 8001afc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001b00:	6013      	str	r3, [r2, #0]
 8001b02:	4b31      	ldr	r3, [pc, #196]	; (8001bc8 <SystemClock_Config+0x11c>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001b0a:	603b      	str	r3, [r7, #0]
 8001b0c:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b0e:	2302      	movs	r3, #2
 8001b10:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b14:	2301      	movs	r3, #1
 8001b16:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b1a:	2310      	movs	r3, #16
 8001b1c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b20:	2302      	movs	r3, #2
 8001b22:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001b26:	2300      	movs	r3, #0
 8001b28:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001b2c:	2308      	movs	r3, #8
 8001b2e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLN = 216;
 8001b32:	23d8      	movs	r3, #216	; 0xd8
 8001b34:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001b38:	2302      	movs	r3, #2
 8001b3a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001b3e:	2302      	movs	r3, #2
 8001b40:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b44:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f001 fb03 	bl	8003154 <HAL_RCC_OscConfig>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d001      	beq.n	8001b58 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8001b54:	f000 f9b0 	bl	8001eb8 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001b58:	f001 faac 	bl	80030b4 <HAL_PWREx_EnableOverDrive>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d001      	beq.n	8001b66 <SystemClock_Config+0xba>
  {
    Error_Handler();
 8001b62:	f000 f9a9 	bl	8001eb8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b66:	230f      	movs	r3, #15
 8001b68:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b6c:	2302      	movs	r3, #2
 8001b6e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b72:	2300      	movs	r3, #0
 8001b74:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001b78:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001b7c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001b80:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b84:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001b88:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001b8c:	2107      	movs	r1, #7
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f001 fd84 	bl	800369c <HAL_RCC_ClockConfig>
 8001b94:	4603      	mov	r3, r0
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d001      	beq.n	8001b9e <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8001b9a:	f000 f98d 	bl	8001eb8 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001b9e:	2380      	movs	r3, #128	; 0x80
 8001ba0:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ba6:	f107 0308 	add.w	r3, r7, #8
 8001baa:	4618      	mov	r0, r3
 8001bac:	f001 ff18 	bl	80039e0 <HAL_RCCEx_PeriphCLKConfig>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d001      	beq.n	8001bba <SystemClock_Config+0x10e>
  {
    Error_Handler();
 8001bb6:	f000 f97f 	bl	8001eb8 <Error_Handler>
  }
}
 8001bba:	bf00      	nop
 8001bbc:	37d0      	adds	r7, #208	; 0xd0
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	bf00      	nop
 8001bc4:	40023800 	.word	0x40023800
 8001bc8:	40007000 	.word	0x40007000

08001bcc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001bd0:	4b1b      	ldr	r3, [pc, #108]	; (8001c40 <MX_SPI1_Init+0x74>)
 8001bd2:	4a1c      	ldr	r2, [pc, #112]	; (8001c44 <MX_SPI1_Init+0x78>)
 8001bd4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001bd6:	4b1a      	ldr	r3, [pc, #104]	; (8001c40 <MX_SPI1_Init+0x74>)
 8001bd8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001bdc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001bde:	4b18      	ldr	r3, [pc, #96]	; (8001c40 <MX_SPI1_Init+0x74>)
 8001be0:	2200      	movs	r2, #0
 8001be2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001be4:	4b16      	ldr	r3, [pc, #88]	; (8001c40 <MX_SPI1_Init+0x74>)
 8001be6:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001bea:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001bec:	4b14      	ldr	r3, [pc, #80]	; (8001c40 <MX_SPI1_Init+0x74>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001bf2:	4b13      	ldr	r3, [pc, #76]	; (8001c40 <MX_SPI1_Init+0x74>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001bf8:	4b11      	ldr	r3, [pc, #68]	; (8001c40 <MX_SPI1_Init+0x74>)
 8001bfa:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001bfe:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001c00:	4b0f      	ldr	r3, [pc, #60]	; (8001c40 <MX_SPI1_Init+0x74>)
 8001c02:	2208      	movs	r2, #8
 8001c04:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c06:	4b0e      	ldr	r3, [pc, #56]	; (8001c40 <MX_SPI1_Init+0x74>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c0c:	4b0c      	ldr	r3, [pc, #48]	; (8001c40 <MX_SPI1_Init+0x74>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c12:	4b0b      	ldr	r3, [pc, #44]	; (8001c40 <MX_SPI1_Init+0x74>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001c18:	4b09      	ldr	r3, [pc, #36]	; (8001c40 <MX_SPI1_Init+0x74>)
 8001c1a:	2207      	movs	r2, #7
 8001c1c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001c1e:	4b08      	ldr	r3, [pc, #32]	; (8001c40 <MX_SPI1_Init+0x74>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001c24:	4b06      	ldr	r3, [pc, #24]	; (8001c40 <MX_SPI1_Init+0x74>)
 8001c26:	2208      	movs	r2, #8
 8001c28:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001c2a:	4805      	ldr	r0, [pc, #20]	; (8001c40 <MX_SPI1_Init+0x74>)
 8001c2c:	f002 fa90 	bl	8004150 <HAL_SPI_Init>
 8001c30:	4603      	mov	r3, r0
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d001      	beq.n	8001c3a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001c36:	f000 f93f 	bl	8001eb8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001c3a:	bf00      	nop
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	20000868 	.word	0x20000868
 8001c44:	40013000 	.word	0x40013000

08001c48 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b094      	sub	sp, #80	; 0x50
 8001c4c:	af00      	add	r7, sp, #0
	TIM_HandleTypeDef   TimHandle;
	  /* TIM3 Peripheral clock enable */
	  __HAL_RCC_TIM3_CLK_ENABLE();
 8001c4e:	4b20      	ldr	r3, [pc, #128]	; (8001cd0 <MX_TIM3_Init+0x88>)
 8001c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c52:	4a1f      	ldr	r2, [pc, #124]	; (8001cd0 <MX_TIM3_Init+0x88>)
 8001c54:	f043 0302 	orr.w	r3, r3, #2
 8001c58:	6413      	str	r3, [r2, #64]	; 0x40
 8001c5a:	4b1d      	ldr	r3, [pc, #116]	; (8001cd0 <MX_TIM3_Init+0x88>)
 8001c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c5e:	f003 0302 	and.w	r3, r3, #2
 8001c62:	603b      	str	r3, [r7, #0]
 8001c64:	683b      	ldr	r3, [r7, #0]

	  TimHandle.Instance = TIM3;
 8001c66:	4b1b      	ldr	r3, [pc, #108]	; (8001cd4 <MX_TIM3_Init+0x8c>)
 8001c68:	607b      	str	r3, [r7, #4]
	  TimHandle.Init.Period            = 999;
 8001c6a:	f240 33e7 	movw	r3, #999	; 0x3e7
 8001c6e:	613b      	str	r3, [r7, #16]
	  TimHandle.Init.Prescaler         = 107;
 8001c70:	236b      	movs	r3, #107	; 0x6b
 8001c72:	60bb      	str	r3, [r7, #8]
	  TimHandle.Init.ClockDivision     = 0;
 8001c74:	2300      	movs	r3, #0
 8001c76:	617b      	str	r3, [r7, #20]
	  TimHandle.Init.CounterMode       = TIM_COUNTERMODE_UP;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	60fb      	str	r3, [r7, #12]
	  TimHandle.Init.RepetitionCounter = 0;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	61bb      	str	r3, [r7, #24]

	  if (HAL_TIM_Base_Init(&TimHandle) != HAL_OK)
 8001c80:	1d3b      	adds	r3, r7, #4
 8001c82:	4618      	mov	r0, r3
 8001c84:	f002 fff0 	bl	8004c68 <HAL_TIM_Base_Init>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d001      	beq.n	8001c92 <MX_TIM3_Init+0x4a>
	  {
	    /* Initialization Error */
	    Error_Handler();
 8001c8e:	f000 f913 	bl	8001eb8 <Error_Handler>
	  }
	  /* Set the TIMx priority */
	  HAL_NVIC_SetPriority(TIM3_IRQn, 0, 1);
 8001c92:	2201      	movs	r2, #1
 8001c94:	2100      	movs	r1, #0
 8001c96:	201d      	movs	r0, #29
 8001c98:	f001 f80f 	bl	8002cba <HAL_NVIC_SetPriority>

	  /* Enable the TIMx global Interrupt */
	  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001c9c:	201d      	movs	r0, #29
 8001c9e:	f001 f828 	bl	8002cf2 <HAL_NVIC_EnableIRQ>

		TIM3->SR &= ~(TIM_SR_UIF);
 8001ca2:	4b0c      	ldr	r3, [pc, #48]	; (8001cd4 <MX_TIM3_Init+0x8c>)
 8001ca4:	691b      	ldr	r3, [r3, #16]
 8001ca6:	4a0b      	ldr	r2, [pc, #44]	; (8001cd4 <MX_TIM3_Init+0x8c>)
 8001ca8:	f023 0301 	bic.w	r3, r3, #1
 8001cac:	6113      	str	r3, [r2, #16]
		TIM3->DIER |= TIM_IT_UPDATE;
 8001cae:	4b09      	ldr	r3, [pc, #36]	; (8001cd4 <MX_TIM3_Init+0x8c>)
 8001cb0:	68db      	ldr	r3, [r3, #12]
 8001cb2:	4a08      	ldr	r2, [pc, #32]	; (8001cd4 <MX_TIM3_Init+0x8c>)
 8001cb4:	f043 0301 	orr.w	r3, r3, #1
 8001cb8:	60d3      	str	r3, [r2, #12]
		START_TIM3();
 8001cba:	4b06      	ldr	r3, [pc, #24]	; (8001cd4 <MX_TIM3_Init+0x8c>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	4a05      	ldr	r2, [pc, #20]	; (8001cd4 <MX_TIM3_Init+0x8c>)
 8001cc0:	f043 0301 	orr.w	r3, r3, #1
 8001cc4:	6013      	str	r3, [r2, #0]
}
 8001cc6:	bf00      	nop
 8001cc8:	3750      	adds	r7, #80	; 0x50
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	40023800 	.word	0x40023800
 8001cd4:	40000400 	.word	0x40000400

08001cd8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b094      	sub	sp, #80	; 0x50
 8001cdc:	af00      	add	r7, sp, #0
	TIM_HandleTypeDef   Tim4Handle;
  /* TIM3 Peripheral clock enable */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8001cde:	4b1f      	ldr	r3, [pc, #124]	; (8001d5c <MX_TIM4_Init+0x84>)
 8001ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ce2:	4a1e      	ldr	r2, [pc, #120]	; (8001d5c <MX_TIM4_Init+0x84>)
 8001ce4:	f043 0304 	orr.w	r3, r3, #4
 8001ce8:	6413      	str	r3, [r2, #64]	; 0x40
 8001cea:	4b1c      	ldr	r3, [pc, #112]	; (8001d5c <MX_TIM4_Init+0x84>)
 8001cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cee:	f003 0304 	and.w	r3, r3, #4
 8001cf2:	603b      	str	r3, [r7, #0]
 8001cf4:	683b      	ldr	r3, [r7, #0]

  Tim4Handle.Instance = TIM4;
 8001cf6:	4b1a      	ldr	r3, [pc, #104]	; (8001d60 <MX_TIM4_Init+0x88>)
 8001cf8:	607b      	str	r3, [r7, #4]
  Tim4Handle.Init.Period            = 70;
 8001cfa:	2346      	movs	r3, #70	; 0x46
 8001cfc:	613b      	str	r3, [r7, #16]
  Tim4Handle.Init.Prescaler         = 107;
 8001cfe:	236b      	movs	r3, #107	; 0x6b
 8001d00:	60bb      	str	r3, [r7, #8]
  Tim4Handle.Init.ClockDivision     = 0;
 8001d02:	2300      	movs	r3, #0
 8001d04:	617b      	str	r3, [r7, #20]
  Tim4Handle.Init.CounterMode       = TIM_COUNTERMODE_UP;
 8001d06:	2300      	movs	r3, #0
 8001d08:	60fb      	str	r3, [r7, #12]
  Tim4Handle.Init.RepetitionCounter = 0;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	61bb      	str	r3, [r7, #24]

  if (HAL_TIM_Base_Init(&Tim4Handle) != HAL_OK)
 8001d0e:	1d3b      	adds	r3, r7, #4
 8001d10:	4618      	mov	r0, r3
 8001d12:	f002 ffa9 	bl	8004c68 <HAL_TIM_Base_Init>
 8001d16:	4603      	mov	r3, r0
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d001      	beq.n	8001d20 <MX_TIM4_Init+0x48>
  {
    /* Initialization Error */
    Error_Handler();
 8001d1c:	f000 f8cc 	bl	8001eb8 <Error_Handler>
  }
  /* Set the TIMx priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, 0, 2);
 8001d20:	2202      	movs	r2, #2
 8001d22:	2100      	movs	r1, #0
 8001d24:	201e      	movs	r0, #30
 8001d26:	f000 ffc8 	bl	8002cba <HAL_NVIC_SetPriority>

  /* Enable the TIMx global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001d2a:	201e      	movs	r0, #30
 8001d2c:	f000 ffe1 	bl	8002cf2 <HAL_NVIC_EnableIRQ>

	TIM4->SR &= ~(TIM_SR_UIF);
 8001d30:	4b0b      	ldr	r3, [pc, #44]	; (8001d60 <MX_TIM4_Init+0x88>)
 8001d32:	691b      	ldr	r3, [r3, #16]
 8001d34:	4a0a      	ldr	r2, [pc, #40]	; (8001d60 <MX_TIM4_Init+0x88>)
 8001d36:	f023 0301 	bic.w	r3, r3, #1
 8001d3a:	6113      	str	r3, [r2, #16]
	TIM4->DIER |= TIM_IT_UPDATE;
 8001d3c:	4b08      	ldr	r3, [pc, #32]	; (8001d60 <MX_TIM4_Init+0x88>)
 8001d3e:	68db      	ldr	r3, [r3, #12]
 8001d40:	4a07      	ldr	r2, [pc, #28]	; (8001d60 <MX_TIM4_Init+0x88>)
 8001d42:	f043 0301 	orr.w	r3, r3, #1
 8001d46:	60d3      	str	r3, [r2, #12]
	STOP_TIM4();
 8001d48:	4b05      	ldr	r3, [pc, #20]	; (8001d60 <MX_TIM4_Init+0x88>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4a04      	ldr	r2, [pc, #16]	; (8001d60 <MX_TIM4_Init+0x88>)
 8001d4e:	f023 0301 	bic.w	r3, r3, #1
 8001d52:	6013      	str	r3, [r2, #0]
}
 8001d54:	bf00      	nop
 8001d56:	3750      	adds	r7, #80	; 0x50
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	40023800 	.word	0x40023800
 8001d60:	40000800 	.word	0x40000800

08001d64 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b08c      	sub	sp, #48	; 0x30
 8001d68:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d6a:	f107 031c 	add.w	r3, r7, #28
 8001d6e:	2200      	movs	r2, #0
 8001d70:	601a      	str	r2, [r3, #0]
 8001d72:	605a      	str	r2, [r3, #4]
 8001d74:	609a      	str	r2, [r3, #8]
 8001d76:	60da      	str	r2, [r3, #12]
 8001d78:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d7a:	4b4b      	ldr	r3, [pc, #300]	; (8001ea8 <MX_GPIO_Init+0x144>)
 8001d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d7e:	4a4a      	ldr	r2, [pc, #296]	; (8001ea8 <MX_GPIO_Init+0x144>)
 8001d80:	f043 0310 	orr.w	r3, r3, #16
 8001d84:	6313      	str	r3, [r2, #48]	; 0x30
 8001d86:	4b48      	ldr	r3, [pc, #288]	; (8001ea8 <MX_GPIO_Init+0x144>)
 8001d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d8a:	f003 0310 	and.w	r3, r3, #16
 8001d8e:	61bb      	str	r3, [r7, #24]
 8001d90:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d92:	4b45      	ldr	r3, [pc, #276]	; (8001ea8 <MX_GPIO_Init+0x144>)
 8001d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d96:	4a44      	ldr	r2, [pc, #272]	; (8001ea8 <MX_GPIO_Init+0x144>)
 8001d98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d9c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d9e:	4b42      	ldr	r3, [pc, #264]	; (8001ea8 <MX_GPIO_Init+0x144>)
 8001da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001da6:	617b      	str	r3, [r7, #20]
 8001da8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001daa:	4b3f      	ldr	r3, [pc, #252]	; (8001ea8 <MX_GPIO_Init+0x144>)
 8001dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dae:	4a3e      	ldr	r2, [pc, #248]	; (8001ea8 <MX_GPIO_Init+0x144>)
 8001db0:	f043 0304 	orr.w	r3, r3, #4
 8001db4:	6313      	str	r3, [r2, #48]	; 0x30
 8001db6:	4b3c      	ldr	r3, [pc, #240]	; (8001ea8 <MX_GPIO_Init+0x144>)
 8001db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dba:	f003 0304 	and.w	r3, r3, #4
 8001dbe:	613b      	str	r3, [r7, #16]
 8001dc0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dc2:	4b39      	ldr	r3, [pc, #228]	; (8001ea8 <MX_GPIO_Init+0x144>)
 8001dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dc6:	4a38      	ldr	r2, [pc, #224]	; (8001ea8 <MX_GPIO_Init+0x144>)
 8001dc8:	f043 0301 	orr.w	r3, r3, #1
 8001dcc:	6313      	str	r3, [r2, #48]	; 0x30
 8001dce:	4b36      	ldr	r3, [pc, #216]	; (8001ea8 <MX_GPIO_Init+0x144>)
 8001dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dd2:	f003 0301 	and.w	r3, r3, #1
 8001dd6:	60fb      	str	r3, [r7, #12]
 8001dd8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dda:	4b33      	ldr	r3, [pc, #204]	; (8001ea8 <MX_GPIO_Init+0x144>)
 8001ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dde:	4a32      	ldr	r2, [pc, #200]	; (8001ea8 <MX_GPIO_Init+0x144>)
 8001de0:	f043 0302 	orr.w	r3, r3, #2
 8001de4:	6313      	str	r3, [r2, #48]	; 0x30
 8001de6:	4b30      	ldr	r3, [pc, #192]	; (8001ea8 <MX_GPIO_Init+0x144>)
 8001de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dea:	f003 0302 	and.w	r3, r3, #2
 8001dee:	60bb      	str	r3, [r7, #8]
 8001df0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001df2:	4b2d      	ldr	r3, [pc, #180]	; (8001ea8 <MX_GPIO_Init+0x144>)
 8001df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df6:	4a2c      	ldr	r2, [pc, #176]	; (8001ea8 <MX_GPIO_Init+0x144>)
 8001df8:	f043 0308 	orr.w	r3, r3, #8
 8001dfc:	6313      	str	r3, [r2, #48]	; 0x30
 8001dfe:	4b2a      	ldr	r3, [pc, #168]	; (8001ea8 <MX_GPIO_Init+0x144>)
 8001e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e02:	f003 0308 	and.w	r3, r3, #8
 8001e06:	607b      	str	r3, [r7, #4]
 8001e08:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, KL1_Pin|KL2_Pin, GPIO_PIN_RESET);
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8001e10:	4826      	ldr	r0, [pc, #152]	; (8001eac <MX_GPIO_Init+0x148>)
 8001e12:	f001 f935 	bl	8003080 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, CE_Pin|KONT1_Pin|PILOT_Pin, GPIO_PIN_RESET);
 8001e16:	2200      	movs	r2, #0
 8001e18:	f44f 7189 	mov.w	r1, #274	; 0x112
 8001e1c:	4824      	ldr	r0, [pc, #144]	; (8001eb0 <MX_GPIO_Init+0x14c>)
 8001e1e:	f001 f92f 	bl	8003080 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RS_Pin|RST_Pin|CS_Pin, GPIO_PIN_RESET);
 8001e22:	2200      	movs	r2, #0
 8001e24:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 8001e28:	4822      	ldr	r0, [pc, #136]	; (8001eb4 <MX_GPIO_Init+0x150>)
 8001e2a:	f001 f929 	bl	8003080 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : UP121_Pin UP11_Pin UP21_Pin UP31_Pin
                           UP41_Pin */
  GPIO_InitStruct.Pin = UP121_Pin|UP11_Pin|UP21_Pin|UP31_Pin
 8001e2e:	237c      	movs	r3, #124	; 0x7c
 8001e30:	61fb      	str	r3, [r7, #28]
                          |UP41_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e32:	2300      	movs	r3, #0
 8001e34:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e36:	2300      	movs	r3, #0
 8001e38:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e3a:	f107 031c 	add.w	r3, r7, #28
 8001e3e:	4619      	mov	r1, r3
 8001e40:	481a      	ldr	r0, [pc, #104]	; (8001eac <MX_GPIO_Init+0x148>)
 8001e42:	f000 ff71 	bl	8002d28 <HAL_GPIO_Init>

  /*Configure GPIO pins : KL1_Pin KL2_Pin */
  GPIO_InitStruct.Pin = KL1_Pin|KL2_Pin;
 8001e46:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001e4a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e50:	2300      	movs	r3, #0
 8001e52:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e54:	2302      	movs	r3, #2
 8001e56:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e58:	f107 031c 	add.w	r3, r7, #28
 8001e5c:	4619      	mov	r1, r3
 8001e5e:	4813      	ldr	r0, [pc, #76]	; (8001eac <MX_GPIO_Init+0x148>)
 8001e60:	f000 ff62 	bl	8002d28 <HAL_GPIO_Init>

  /*Configure GPIO pins : CE_Pin KONT1_Pin PILOT_Pin */
  GPIO_InitStruct.Pin = CE_Pin|KONT1_Pin|PILOT_Pin;
 8001e64:	f44f 7389 	mov.w	r3, #274	; 0x112
 8001e68:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e72:	2302      	movs	r3, #2
 8001e74:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e76:	f107 031c 	add.w	r3, r7, #28
 8001e7a:	4619      	mov	r1, r3
 8001e7c:	480c      	ldr	r0, [pc, #48]	; (8001eb0 <MX_GPIO_Init+0x14c>)
 8001e7e:	f000 ff53 	bl	8002d28 <HAL_GPIO_Init>

  /*Configure GPIO pins : RS_Pin RST_Pin CS_Pin */
  GPIO_InitStruct.Pin = RS_Pin|RST_Pin|CS_Pin;
 8001e82:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001e86:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e90:	2302      	movs	r3, #2
 8001e92:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e94:	f107 031c 	add.w	r3, r7, #28
 8001e98:	4619      	mov	r1, r3
 8001e9a:	4806      	ldr	r0, [pc, #24]	; (8001eb4 <MX_GPIO_Init+0x150>)
 8001e9c:	f000 ff44 	bl	8002d28 <HAL_GPIO_Init>

}
 8001ea0:	bf00      	nop
 8001ea2:	3730      	adds	r7, #48	; 0x30
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	bd80      	pop	{r7, pc}
 8001ea8:	40023800 	.word	0x40023800
 8001eac:	40021000 	.word	0x40021000
 8001eb0:	40020c00 	.word	0x40020c00
 8001eb4:	40020000 	.word	0x40020000

08001eb8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ebc:	b672      	cpsid	i
}
 8001ebe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ec0:	e7fe      	b.n	8001ec0 <Error_Handler+0x8>
	...

08001ec4 <ST7735_GPIO_Init>:
static void ST7735_ExecuteCommandList(const uint8_t *addr);
static void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1);
static void ST7735_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor);

static void ST7735_GPIO_Init(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b086      	sub	sp, #24
 8001ec8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eca:	1d3b      	adds	r3, r7, #4
 8001ecc:	2200      	movs	r2, #0
 8001ece:	601a      	str	r2, [r3, #0]
 8001ed0:	605a      	str	r2, [r3, #4]
 8001ed2:	609a      	str	r2, [r3, #8]
 8001ed4:	60da      	str	r2, [r3, #12]
 8001ed6:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001ed8:	4b11      	ldr	r3, [pc, #68]	; (8001f20 <ST7735_GPIO_Init+0x5c>)
 8001eda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001edc:	4a10      	ldr	r2, [pc, #64]	; (8001f20 <ST7735_GPIO_Init+0x5c>)
 8001ede:	f043 0301 	orr.w	r3, r3, #1
 8001ee2:	6313      	str	r3, [r2, #48]	; 0x30
 8001ee4:	4b0e      	ldr	r3, [pc, #56]	; (8001f20 <ST7735_GPIO_Init+0x5c>)
 8001ee6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee8:	f003 0301 	and.w	r3, r3, #1
 8001eec:	603b      	str	r3, [r7, #0]
 8001eee:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, ST7735_RES_Pin|ST7735_DC_Pin|ST7735_CS_Pin|ST7735_BL_Pin, GPIO_PIN_RESET);
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	f44f 411c 	mov.w	r1, #39936	; 0x9c00
 8001ef6:	480b      	ldr	r0, [pc, #44]	; (8001f24 <ST7735_GPIO_Init+0x60>)
 8001ef8:	f001 f8c2 	bl	8003080 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : ST7735_RES_Pin ST7735_DC_Pin ST7735_CS_Pin ST7735_BL_Pin */
	GPIO_InitStruct.Pin = ST7735_RES_Pin|ST7735_DC_Pin|ST7735_CS_Pin|ST7735_BL_Pin;
 8001efc:	f44f 431c 	mov.w	r3, #39936	; 0x9c00
 8001f00:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f02:	2301      	movs	r3, #1
 8001f04:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f06:	2300      	movs	r3, #0
 8001f08:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f0e:	1d3b      	adds	r3, r7, #4
 8001f10:	4619      	mov	r1, r3
 8001f12:	4804      	ldr	r0, [pc, #16]	; (8001f24 <ST7735_GPIO_Init+0x60>)
 8001f14:	f000 ff08 	bl	8002d28 <HAL_GPIO_Init>
}
 8001f18:	bf00      	nop
 8001f1a:	3718      	adds	r7, #24
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bd80      	pop	{r7, pc}
 8001f20:	40023800 	.word	0x40023800
 8001f24:	40020000 	.word	0x40020000

08001f28 <ST7735_Reset>:

static void ST7735_Reset()
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	af00      	add	r7, sp, #0
	TFT_RES_L();
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f32:	4807      	ldr	r0, [pc, #28]	; (8001f50 <ST7735_Reset+0x28>)
 8001f34:	f001 f8a4 	bl	8003080 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8001f38:	2014      	movs	r0, #20
 8001f3a:	f000 fdbf 	bl	8002abc <HAL_Delay>
	TFT_RES_H();
 8001f3e:	2201      	movs	r2, #1
 8001f40:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f44:	4802      	ldr	r0, [pc, #8]	; (8001f50 <ST7735_Reset+0x28>)
 8001f46:	f001 f89b 	bl	8003080 <HAL_GPIO_WritePin>
}
 8001f4a:	bf00      	nop
 8001f4c:	bd80      	pop	{r7, pc}
 8001f4e:	bf00      	nop
 8001f50:	40020000 	.word	0x40020000

08001f54 <ST7735_WriteCommand>:

static void ST7735_WriteCommand(uint8_t cmd)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b082      	sub	sp, #8
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	71fb      	strb	r3, [r7, #7]
	TFT_DC_C();
 8001f5e:	2200      	movs	r2, #0
 8001f60:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f64:	4806      	ldr	r0, [pc, #24]	; (8001f80 <ST7735_WriteCommand+0x2c>)
 8001f66:	f001 f88b 	bl	8003080 <HAL_GPIO_WritePin>
#ifdef USE_SPI_DMA
	HAL_SPI_Transmit_DMA(&ST7735_SPI_PORT, &cmd, sizeof(cmd));
	//while(hspi1.State == HAL_SPI_STATE_BUSY_TX);
#else
	HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8001f6a:	1df9      	adds	r1, r7, #7
 8001f6c:	f04f 33ff 	mov.w	r3, #4294967295
 8001f70:	2201      	movs	r2, #1
 8001f72:	4804      	ldr	r0, [pc, #16]	; (8001f84 <ST7735_WriteCommand+0x30>)
 8001f74:	f002 f997 	bl	80042a6 <HAL_SPI_Transmit>
#endif
}
 8001f78:	bf00      	nop
 8001f7a:	3708      	adds	r7, #8
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}
 8001f80:	40020000 	.word	0x40020000
 8001f84:	20000868 	.word	0x20000868

08001f88 <ST7735_WriteData>:

static void ST7735_WriteData(uint8_t* buff, size_t buff_size)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b082      	sub	sp, #8
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
 8001f90:	6039      	str	r1, [r7, #0]
	TFT_DC_D();
 8001f92:	2201      	movs	r2, #1
 8001f94:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f98:	4807      	ldr	r0, [pc, #28]	; (8001fb8 <ST7735_WriteData+0x30>)
 8001f9a:	f001 f871 	bl	8003080 <HAL_GPIO_WritePin>
#ifdef USE_SPI_DMA
	HAL_SPI_Transmit_DMA(&ST7735_SPI_PORT, buff, buff_size);
	while(hspi1.State == HAL_SPI_STATE_BUSY_TX);
#else
	HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	b29a      	uxth	r2, r3
 8001fa2:	f04f 33ff 	mov.w	r3, #4294967295
 8001fa6:	6879      	ldr	r1, [r7, #4]
 8001fa8:	4804      	ldr	r0, [pc, #16]	; (8001fbc <ST7735_WriteData+0x34>)
 8001faa:	f002 f97c 	bl	80042a6 <HAL_SPI_Transmit>
#endif
}
 8001fae:	bf00      	nop
 8001fb0:	3708      	adds	r7, #8
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	40020000 	.word	0x40020000
 8001fbc:	20000868 	.word	0x20000868

08001fc0 <ST7735_ExecuteCommandList>:

static void ST7735_ExecuteCommandList(const uint8_t *addr)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b084      	sub	sp, #16
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	1c5a      	adds	r2, r3, #1
 8001fcc:	607a      	str	r2, [r7, #4]
 8001fce:	781b      	ldrb	r3, [r3, #0]
 8001fd0:	73fb      	strb	r3, [r7, #15]
    while(numCommands--)
 8001fd2:	e034      	b.n	800203e <ST7735_ExecuteCommandList+0x7e>
    {
    	uint8_t cmd = *addr++;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	1c5a      	adds	r2, r3, #1
 8001fd8:	607a      	str	r2, [r7, #4]
 8001fda:	781b      	ldrb	r3, [r3, #0]
 8001fdc:	72fb      	strb	r3, [r7, #11]
        ST7735_WriteCommand(cmd);
 8001fde:	7afb      	ldrb	r3, [r7, #11]
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f7ff ffb7 	bl	8001f54 <ST7735_WriteCommand>

        numArgs = *addr++;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	1c5a      	adds	r2, r3, #1
 8001fea:	607a      	str	r2, [r7, #4]
 8001fec:	781b      	ldrb	r3, [r3, #0]
 8001fee:	72bb      	strb	r3, [r7, #10]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 8001ff0:	7abb      	ldrb	r3, [r7, #10]
 8001ff2:	b29b      	uxth	r3, r3
 8001ff4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ff8:	81bb      	strh	r3, [r7, #12]
        numArgs &= ~DELAY;
 8001ffa:	7abb      	ldrb	r3, [r7, #10]
 8001ffc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002000:	72bb      	strb	r3, [r7, #10]
        if(numArgs)
 8002002:	7abb      	ldrb	r3, [r7, #10]
 8002004:	2b00      	cmp	r3, #0
 8002006:	d008      	beq.n	800201a <ST7735_ExecuteCommandList+0x5a>
        {
            ST7735_WriteData((uint8_t*)addr, numArgs);
 8002008:	7abb      	ldrb	r3, [r7, #10]
 800200a:	4619      	mov	r1, r3
 800200c:	6878      	ldr	r0, [r7, #4]
 800200e:	f7ff ffbb 	bl	8001f88 <ST7735_WriteData>
            addr += numArgs;
 8002012:	7abb      	ldrb	r3, [r7, #10]
 8002014:	687a      	ldr	r2, [r7, #4]
 8002016:	4413      	add	r3, r2
 8002018:	607b      	str	r3, [r7, #4]
        }

        if(ms)
 800201a:	89bb      	ldrh	r3, [r7, #12]
 800201c:	2b00      	cmp	r3, #0
 800201e:	d00e      	beq.n	800203e <ST7735_ExecuteCommandList+0x7e>
        {
            ms = *addr++;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	1c5a      	adds	r2, r3, #1
 8002024:	607a      	str	r2, [r7, #4]
 8002026:	781b      	ldrb	r3, [r3, #0]
 8002028:	81bb      	strh	r3, [r7, #12]
            if(ms == 255) ms = 500;
 800202a:	89bb      	ldrh	r3, [r7, #12]
 800202c:	2bff      	cmp	r3, #255	; 0xff
 800202e:	d102      	bne.n	8002036 <ST7735_ExecuteCommandList+0x76>
 8002030:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8002034:	81bb      	strh	r3, [r7, #12]
            HAL_Delay(ms);
 8002036:	89bb      	ldrh	r3, [r7, #12]
 8002038:	4618      	mov	r0, r3
 800203a:	f000 fd3f 	bl	8002abc <HAL_Delay>
    while(numCommands--)
 800203e:	7bfb      	ldrb	r3, [r7, #15]
 8002040:	1e5a      	subs	r2, r3, #1
 8002042:	73fa      	strb	r2, [r7, #15]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d1c5      	bne.n	8001fd4 <ST7735_ExecuteCommandList+0x14>
        }
    }
}
 8002048:	bf00      	nop
 800204a:	bf00      	nop
 800204c:	3710      	adds	r7, #16
 800204e:	46bd      	mov	sp, r7
 8002050:	bd80      	pop	{r7, pc}
	...

08002054 <ST7735_SetAddressWindow>:

static void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1)
{
 8002054:	b590      	push	{r4, r7, lr}
 8002056:	b085      	sub	sp, #20
 8002058:	af00      	add	r7, sp, #0
 800205a:	4604      	mov	r4, r0
 800205c:	4608      	mov	r0, r1
 800205e:	4611      	mov	r1, r2
 8002060:	461a      	mov	r2, r3
 8002062:	4623      	mov	r3, r4
 8002064:	71fb      	strb	r3, [r7, #7]
 8002066:	4603      	mov	r3, r0
 8002068:	71bb      	strb	r3, [r7, #6]
 800206a:	460b      	mov	r3, r1
 800206c:	717b      	strb	r3, [r7, #5]
 800206e:	4613      	mov	r3, r2
 8002070:	713b      	strb	r3, [r7, #4]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 8002072:	202a      	movs	r0, #42	; 0x2a
 8002074:	f7ff ff6e 	bl	8001f54 <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + _xstart, 0x00, x1 + _xstart };
 8002078:	2300      	movs	r3, #0
 800207a:	733b      	strb	r3, [r7, #12]
 800207c:	4b17      	ldr	r3, [pc, #92]	; (80020dc <ST7735_SetAddressWindow+0x88>)
 800207e:	781a      	ldrb	r2, [r3, #0]
 8002080:	79fb      	ldrb	r3, [r7, #7]
 8002082:	4413      	add	r3, r2
 8002084:	b2db      	uxtb	r3, r3
 8002086:	737b      	strb	r3, [r7, #13]
 8002088:	2300      	movs	r3, #0
 800208a:	73bb      	strb	r3, [r7, #14]
 800208c:	4b13      	ldr	r3, [pc, #76]	; (80020dc <ST7735_SetAddressWindow+0x88>)
 800208e:	781a      	ldrb	r2, [r3, #0]
 8002090:	797b      	ldrb	r3, [r7, #5]
 8002092:	4413      	add	r3, r2
 8002094:	b2db      	uxtb	r3, r3
 8002096:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 8002098:	f107 030c 	add.w	r3, r7, #12
 800209c:	2104      	movs	r1, #4
 800209e:	4618      	mov	r0, r3
 80020a0:	f7ff ff72 	bl	8001f88 <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 80020a4:	202b      	movs	r0, #43	; 0x2b
 80020a6:	f7ff ff55 	bl	8001f54 <ST7735_WriteCommand>
    data[1] = y0 + _ystart;
 80020aa:	4b0d      	ldr	r3, [pc, #52]	; (80020e0 <ST7735_SetAddressWindow+0x8c>)
 80020ac:	781a      	ldrb	r2, [r3, #0]
 80020ae:	79bb      	ldrb	r3, [r7, #6]
 80020b0:	4413      	add	r3, r2
 80020b2:	b2db      	uxtb	r3, r3
 80020b4:	737b      	strb	r3, [r7, #13]
    data[3] = y1 + _ystart;
 80020b6:	4b0a      	ldr	r3, [pc, #40]	; (80020e0 <ST7735_SetAddressWindow+0x8c>)
 80020b8:	781a      	ldrb	r2, [r3, #0]
 80020ba:	793b      	ldrb	r3, [r7, #4]
 80020bc:	4413      	add	r3, r2
 80020be:	b2db      	uxtb	r3, r3
 80020c0:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 80020c2:	f107 030c 	add.w	r3, r7, #12
 80020c6:	2104      	movs	r1, #4
 80020c8:	4618      	mov	r0, r3
 80020ca:	f7ff ff5d 	bl	8001f88 <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 80020ce:	202c      	movs	r0, #44	; 0x2c
 80020d0:	f7ff ff40 	bl	8001f54 <ST7735_WriteCommand>
}
 80020d4:	bf00      	nop
 80020d6:	3714      	adds	r7, #20
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd90      	pop	{r4, r7, pc}
 80020dc:	200002cc 	.word	0x200002cc
 80020e0:	200002cd 	.word	0x200002cd

080020e4 <ST7735_WriteChar>:

static void ST7735_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor)
{
 80020e4:	b082      	sub	sp, #8
 80020e6:	b590      	push	{r4, r7, lr}
 80020e8:	b089      	sub	sp, #36	; 0x24
 80020ea:	af00      	add	r7, sp, #0
 80020ec:	637b      	str	r3, [r7, #52]	; 0x34
 80020ee:	4603      	mov	r3, r0
 80020f0:	80fb      	strh	r3, [r7, #6]
 80020f2:	460b      	mov	r3, r1
 80020f4:	80bb      	strh	r3, [r7, #4]
 80020f6:	4613      	mov	r3, r2
 80020f8:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;

    ST7735_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 80020fa:	88fb      	ldrh	r3, [r7, #6]
 80020fc:	b2d8      	uxtb	r0, r3
 80020fe:	88bb      	ldrh	r3, [r7, #4]
 8002100:	b2d9      	uxtb	r1, r3
 8002102:	88fb      	ldrh	r3, [r7, #6]
 8002104:	b2da      	uxtb	r2, r3
 8002106:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800210a:	4413      	add	r3, r2
 800210c:	b2db      	uxtb	r3, r3
 800210e:	3b01      	subs	r3, #1
 8002110:	b2dc      	uxtb	r4, r3
 8002112:	88bb      	ldrh	r3, [r7, #4]
 8002114:	b2da      	uxtb	r2, r3
 8002116:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800211a:	4413      	add	r3, r2
 800211c:	b2db      	uxtb	r3, r3
 800211e:	3b01      	subs	r3, #1
 8002120:	b2db      	uxtb	r3, r3
 8002122:	4622      	mov	r2, r4
 8002124:	f7ff ff96 	bl	8002054 <ST7735_SetAddressWindow>

    for(i = 0; i < font.height; i++)
 8002128:	2300      	movs	r3, #0
 800212a:	61fb      	str	r3, [r7, #28]
 800212c:	e043      	b.n	80021b6 <ST7735_WriteChar+0xd2>
    {
        b = font.data[(ch - 32) * font.height + i];
 800212e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002130:	78fb      	ldrb	r3, [r7, #3]
 8002132:	3b20      	subs	r3, #32
 8002134:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 8002138:	fb01 f303 	mul.w	r3, r1, r3
 800213c:	4619      	mov	r1, r3
 800213e:	69fb      	ldr	r3, [r7, #28]
 8002140:	440b      	add	r3, r1
 8002142:	005b      	lsls	r3, r3, #1
 8002144:	4413      	add	r3, r2
 8002146:	881b      	ldrh	r3, [r3, #0]
 8002148:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++)
 800214a:	2300      	movs	r3, #0
 800214c:	61bb      	str	r3, [r7, #24]
 800214e:	e029      	b.n	80021a4 <ST7735_WriteChar+0xc0>
        {
            if((b << j) & 0x8000)
 8002150:	697a      	ldr	r2, [r7, #20]
 8002152:	69bb      	ldr	r3, [r7, #24]
 8002154:	fa02 f303 	lsl.w	r3, r2, r3
 8002158:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800215c:	2b00      	cmp	r3, #0
 800215e:	d00e      	beq.n	800217e <ST7735_WriteChar+0x9a>
            {
                uint8_t data[] = { color >> 8, color & 0xFF };
 8002160:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8002162:	0a1b      	lsrs	r3, r3, #8
 8002164:	b29b      	uxth	r3, r3
 8002166:	b2db      	uxtb	r3, r3
 8002168:	743b      	strb	r3, [r7, #16]
 800216a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800216c:	b2db      	uxtb	r3, r3
 800216e:	747b      	strb	r3, [r7, #17]
                ST7735_WriteData(data, sizeof(data));
 8002170:	f107 0310 	add.w	r3, r7, #16
 8002174:	2102      	movs	r1, #2
 8002176:	4618      	mov	r0, r3
 8002178:	f7ff ff06 	bl	8001f88 <ST7735_WriteData>
 800217c:	e00f      	b.n	800219e <ST7735_WriteChar+0xba>
            }
            else
            {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 800217e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8002182:	0a1b      	lsrs	r3, r3, #8
 8002184:	b29b      	uxth	r3, r3
 8002186:	b2db      	uxtb	r3, r3
 8002188:	733b      	strb	r3, [r7, #12]
 800218a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800218e:	b2db      	uxtb	r3, r3
 8002190:	737b      	strb	r3, [r7, #13]
                ST7735_WriteData(data, sizeof(data));
 8002192:	f107 030c 	add.w	r3, r7, #12
 8002196:	2102      	movs	r1, #2
 8002198:	4618      	mov	r0, r3
 800219a:	f7ff fef5 	bl	8001f88 <ST7735_WriteData>
        for(j = 0; j < font.width; j++)
 800219e:	69bb      	ldr	r3, [r7, #24]
 80021a0:	3301      	adds	r3, #1
 80021a2:	61bb      	str	r3, [r7, #24]
 80021a4:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80021a8:	461a      	mov	r2, r3
 80021aa:	69bb      	ldr	r3, [r7, #24]
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d3cf      	bcc.n	8002150 <ST7735_WriteChar+0x6c>
    for(i = 0; i < font.height; i++)
 80021b0:	69fb      	ldr	r3, [r7, #28]
 80021b2:	3301      	adds	r3, #1
 80021b4:	61fb      	str	r3, [r7, #28]
 80021b6:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80021ba:	461a      	mov	r2, r3
 80021bc:	69fb      	ldr	r3, [r7, #28]
 80021be:	4293      	cmp	r3, r2
 80021c0:	d3b5      	bcc.n	800212e <ST7735_WriteChar+0x4a>
            }
        }
    }
}
 80021c2:	bf00      	nop
 80021c4:	bf00      	nop
 80021c6:	3724      	adds	r7, #36	; 0x24
 80021c8:	46bd      	mov	sp, r7
 80021ca:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80021ce:	b002      	add	sp, #8
 80021d0:	4770      	bx	lr
	...

080021d4 <ST7735_Init>:

void ST7735_Init()
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	af00      	add	r7, sp, #0
	ST7735_GPIO_Init();
 80021d8:	f7ff fe74 	bl	8001ec4 <ST7735_GPIO_Init>
	TFT_CS_L();
 80021dc:	2200      	movs	r2, #0
 80021de:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80021e2:	480b      	ldr	r0, [pc, #44]	; (8002210 <ST7735_Init+0x3c>)
 80021e4:	f000 ff4c 	bl	8003080 <HAL_GPIO_WritePin>
    ST7735_Reset();
 80021e8:	f7ff fe9e 	bl	8001f28 <ST7735_Reset>
    ST7735_ExecuteCommandList(init_cmds1);
 80021ec:	4809      	ldr	r0, [pc, #36]	; (8002214 <ST7735_Init+0x40>)
 80021ee:	f7ff fee7 	bl	8001fc0 <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds2);
 80021f2:	4809      	ldr	r0, [pc, #36]	; (8002218 <ST7735_Init+0x44>)
 80021f4:	f7ff fee4 	bl	8001fc0 <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds3);
 80021f8:	4808      	ldr	r0, [pc, #32]	; (800221c <ST7735_Init+0x48>)
 80021fa:	f7ff fee1 	bl	8001fc0 <ST7735_ExecuteCommandList>
    TFT_CS_H();
 80021fe:	2201      	movs	r2, #1
 8002200:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002204:	4802      	ldr	r0, [pc, #8]	; (8002210 <ST7735_Init+0x3c>)
 8002206:	f000 ff3b 	bl	8003080 <HAL_GPIO_WritePin>
}
 800220a:	bf00      	nop
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	40020000 	.word	0x40020000
 8002214:	08008b14 	.word	0x08008b14
 8002218:	08008b50 	.word	0x08008b50
 800221c:	08008b60 	.word	0x08008b60

08002220 <ST7735_DrawString>:

    TFT_CS_H();
}

void ST7735_DrawString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor)
{
 8002220:	b082      	sub	sp, #8
 8002222:	b580      	push	{r7, lr}
 8002224:	b086      	sub	sp, #24
 8002226:	af04      	add	r7, sp, #16
 8002228:	603a      	str	r2, [r7, #0]
 800222a:	617b      	str	r3, [r7, #20]
 800222c:	4603      	mov	r3, r0
 800222e:	80fb      	strh	r3, [r7, #6]
 8002230:	460b      	mov	r3, r1
 8002232:	80bb      	strh	r3, [r7, #4]
	TFT_CS_L();
 8002234:	2200      	movs	r2, #0
 8002236:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800223a:	4825      	ldr	r0, [pc, #148]	; (80022d0 <ST7735_DrawString+0xb0>)
 800223c:	f000 ff20 	bl	8003080 <HAL_GPIO_WritePin>

    while(*str)
 8002240:	e033      	b.n	80022aa <ST7735_DrawString+0x8a>
    {
        if(x + font.width >= _width)
 8002242:	88fb      	ldrh	r3, [r7, #6]
 8002244:	7d3a      	ldrb	r2, [r7, #20]
 8002246:	4413      	add	r3, r2
 8002248:	4a22      	ldr	r2, [pc, #136]	; (80022d4 <ST7735_DrawString+0xb4>)
 800224a:	f9b2 2000 	ldrsh.w	r2, [r2]
 800224e:	4293      	cmp	r3, r2
 8002250:	db16      	blt.n	8002280 <ST7735_DrawString+0x60>
        {
            x = 0;
 8002252:	2300      	movs	r3, #0
 8002254:	80fb      	strh	r3, [r7, #6]
            y += font.height;
 8002256:	7d7b      	ldrb	r3, [r7, #21]
 8002258:	b29a      	uxth	r2, r3
 800225a:	88bb      	ldrh	r3, [r7, #4]
 800225c:	4413      	add	r3, r2
 800225e:	80bb      	strh	r3, [r7, #4]
            if(y + font.height >= _height)
 8002260:	88bb      	ldrh	r3, [r7, #4]
 8002262:	7d7a      	ldrb	r2, [r7, #21]
 8002264:	4413      	add	r3, r2
 8002266:	4a1c      	ldr	r2, [pc, #112]	; (80022d8 <ST7735_DrawString+0xb8>)
 8002268:	f9b2 2000 	ldrsh.w	r2, [r2]
 800226c:	4293      	cmp	r3, r2
 800226e:	da21      	bge.n	80022b4 <ST7735_DrawString+0x94>
            {
                break;
            }

            if(*str == ' ')
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	781b      	ldrb	r3, [r3, #0]
 8002274:	2b20      	cmp	r3, #32
 8002276:	d103      	bne.n	8002280 <ST7735_DrawString+0x60>
            {
                // skip spaces in the beginning of the new line
                str++;
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	3301      	adds	r3, #1
 800227c:	603b      	str	r3, [r7, #0]
                continue;
 800227e:	e014      	b.n	80022aa <ST7735_DrawString+0x8a>
            }
        }

        ST7735_WriteChar(x, y, *str, font, color, bgcolor);
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	781a      	ldrb	r2, [r3, #0]
 8002284:	88b9      	ldrh	r1, [r7, #4]
 8002286:	88f8      	ldrh	r0, [r7, #6]
 8002288:	8c3b      	ldrh	r3, [r7, #32]
 800228a:	9302      	str	r3, [sp, #8]
 800228c:	8bbb      	ldrh	r3, [r7, #28]
 800228e:	9301      	str	r3, [sp, #4]
 8002290:	69bb      	ldr	r3, [r7, #24]
 8002292:	9300      	str	r3, [sp, #0]
 8002294:	697b      	ldr	r3, [r7, #20]
 8002296:	f7ff ff25 	bl	80020e4 <ST7735_WriteChar>
        x += font.width;
 800229a:	7d3b      	ldrb	r3, [r7, #20]
 800229c:	b29a      	uxth	r2, r3
 800229e:	88fb      	ldrh	r3, [r7, #6]
 80022a0:	4413      	add	r3, r2
 80022a2:	80fb      	strh	r3, [r7, #6]
        str++;
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	3301      	adds	r3, #1
 80022a8:	603b      	str	r3, [r7, #0]
    while(*str)
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	781b      	ldrb	r3, [r3, #0]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d1c7      	bne.n	8002242 <ST7735_DrawString+0x22>
 80022b2:	e000      	b.n	80022b6 <ST7735_DrawString+0x96>
                break;
 80022b4:	bf00      	nop
    }
    TFT_CS_H();
 80022b6:	2201      	movs	r2, #1
 80022b8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80022bc:	4804      	ldr	r0, [pc, #16]	; (80022d0 <ST7735_DrawString+0xb0>)
 80022be:	f000 fedf 	bl	8003080 <HAL_GPIO_WritePin>
}
 80022c2:	bf00      	nop
 80022c4:	3708      	adds	r7, #8
 80022c6:	46bd      	mov	sp, r7
 80022c8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80022cc:	b002      	add	sp, #8
 80022ce:	4770      	bx	lr
 80022d0:	40020000 	.word	0x40020000
 80022d4:	200000be 	.word	0x200000be
 80022d8:	200000bc 	.word	0x200000bc

080022dc <ST7735_FillRectangle>:

void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color)
{
 80022dc:	b590      	push	{r4, r7, lr}
 80022de:	b085      	sub	sp, #20
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	4604      	mov	r4, r0
 80022e4:	4608      	mov	r0, r1
 80022e6:	4611      	mov	r1, r2
 80022e8:	461a      	mov	r2, r3
 80022ea:	4623      	mov	r3, r4
 80022ec:	80fb      	strh	r3, [r7, #6]
 80022ee:	4603      	mov	r3, r0
 80022f0:	80bb      	strh	r3, [r7, #4]
 80022f2:	460b      	mov	r3, r1
 80022f4:	807b      	strh	r3, [r7, #2]
 80022f6:	4613      	mov	r3, r2
 80022f8:	803b      	strh	r3, [r7, #0]
    // clipping
    if((x >= _width) || (y >= _height)) return;
 80022fa:	88fb      	ldrh	r3, [r7, #6]
 80022fc:	4a3c      	ldr	r2, [pc, #240]	; (80023f0 <ST7735_FillRectangle+0x114>)
 80022fe:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002302:	4293      	cmp	r3, r2
 8002304:	da6f      	bge.n	80023e6 <ST7735_FillRectangle+0x10a>
 8002306:	88bb      	ldrh	r3, [r7, #4]
 8002308:	4a3a      	ldr	r2, [pc, #232]	; (80023f4 <ST7735_FillRectangle+0x118>)
 800230a:	f9b2 2000 	ldrsh.w	r2, [r2]
 800230e:	4293      	cmp	r3, r2
 8002310:	da69      	bge.n	80023e6 <ST7735_FillRectangle+0x10a>
    if((x + w - 1) >= _width) w = _width - x;
 8002312:	88fa      	ldrh	r2, [r7, #6]
 8002314:	887b      	ldrh	r3, [r7, #2]
 8002316:	4413      	add	r3, r2
 8002318:	4a35      	ldr	r2, [pc, #212]	; (80023f0 <ST7735_FillRectangle+0x114>)
 800231a:	f9b2 2000 	ldrsh.w	r2, [r2]
 800231e:	4293      	cmp	r3, r2
 8002320:	dd06      	ble.n	8002330 <ST7735_FillRectangle+0x54>
 8002322:	4b33      	ldr	r3, [pc, #204]	; (80023f0 <ST7735_FillRectangle+0x114>)
 8002324:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002328:	b29a      	uxth	r2, r3
 800232a:	88fb      	ldrh	r3, [r7, #6]
 800232c:	1ad3      	subs	r3, r2, r3
 800232e:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= _height) h = _height - y;
 8002330:	88ba      	ldrh	r2, [r7, #4]
 8002332:	883b      	ldrh	r3, [r7, #0]
 8002334:	4413      	add	r3, r2
 8002336:	4a2f      	ldr	r2, [pc, #188]	; (80023f4 <ST7735_FillRectangle+0x118>)
 8002338:	f9b2 2000 	ldrsh.w	r2, [r2]
 800233c:	4293      	cmp	r3, r2
 800233e:	dd06      	ble.n	800234e <ST7735_FillRectangle+0x72>
 8002340:	4b2c      	ldr	r3, [pc, #176]	; (80023f4 <ST7735_FillRectangle+0x118>)
 8002342:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002346:	b29a      	uxth	r2, r3
 8002348:	88bb      	ldrh	r3, [r7, #4]
 800234a:	1ad3      	subs	r3, r2, r3
 800234c:	803b      	strh	r3, [r7, #0]

    TFT_CS_L();
 800234e:	2200      	movs	r2, #0
 8002350:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002354:	4828      	ldr	r0, [pc, #160]	; (80023f8 <ST7735_FillRectangle+0x11c>)
 8002356:	f000 fe93 	bl	8003080 <HAL_GPIO_WritePin>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 800235a:	88fb      	ldrh	r3, [r7, #6]
 800235c:	b2d8      	uxtb	r0, r3
 800235e:	88bb      	ldrh	r3, [r7, #4]
 8002360:	b2d9      	uxtb	r1, r3
 8002362:	88fb      	ldrh	r3, [r7, #6]
 8002364:	b2da      	uxtb	r2, r3
 8002366:	887b      	ldrh	r3, [r7, #2]
 8002368:	b2db      	uxtb	r3, r3
 800236a:	4413      	add	r3, r2
 800236c:	b2db      	uxtb	r3, r3
 800236e:	3b01      	subs	r3, #1
 8002370:	b2dc      	uxtb	r4, r3
 8002372:	88bb      	ldrh	r3, [r7, #4]
 8002374:	b2da      	uxtb	r2, r3
 8002376:	883b      	ldrh	r3, [r7, #0]
 8002378:	b2db      	uxtb	r3, r3
 800237a:	4413      	add	r3, r2
 800237c:	b2db      	uxtb	r3, r3
 800237e:	3b01      	subs	r3, #1
 8002380:	b2db      	uxtb	r3, r3
 8002382:	4622      	mov	r2, r4
 8002384:	f7ff fe66 	bl	8002054 <ST7735_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 8002388:	8c3b      	ldrh	r3, [r7, #32]
 800238a:	0a1b      	lsrs	r3, r3, #8
 800238c:	b29b      	uxth	r3, r3
 800238e:	b2db      	uxtb	r3, r3
 8002390:	733b      	strb	r3, [r7, #12]
 8002392:	8c3b      	ldrh	r3, [r7, #32]
 8002394:	b2db      	uxtb	r3, r3
 8002396:	737b      	strb	r3, [r7, #13]
    TFT_DC_D();
 8002398:	2201      	movs	r2, #1
 800239a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800239e:	4816      	ldr	r0, [pc, #88]	; (80023f8 <ST7735_FillRectangle+0x11c>)
 80023a0:	f000 fe6e 	bl	8003080 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--)
 80023a4:	883b      	ldrh	r3, [r7, #0]
 80023a6:	80bb      	strh	r3, [r7, #4]
 80023a8:	e013      	b.n	80023d2 <ST7735_FillRectangle+0xf6>
    {
        for(x = w; x > 0; x--)
 80023aa:	887b      	ldrh	r3, [r7, #2]
 80023ac:	80fb      	strh	r3, [r7, #6]
 80023ae:	e00a      	b.n	80023c6 <ST7735_FillRectangle+0xea>
        {
#ifdef USE_SPI_DMA
        	HAL_SPI_Transmit_DMA(&ST7735_SPI_PORT, data, sizeof(data));
        	//while(hspi1.State == HAL_SPI_STATE_BUSY_TX);
#else
        	HAL_SPI_Transmit(&ST7735_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 80023b0:	f107 010c 	add.w	r1, r7, #12
 80023b4:	f04f 33ff 	mov.w	r3, #4294967295
 80023b8:	2202      	movs	r2, #2
 80023ba:	4810      	ldr	r0, [pc, #64]	; (80023fc <ST7735_FillRectangle+0x120>)
 80023bc:	f001 ff73 	bl	80042a6 <HAL_SPI_Transmit>
        for(x = w; x > 0; x--)
 80023c0:	88fb      	ldrh	r3, [r7, #6]
 80023c2:	3b01      	subs	r3, #1
 80023c4:	80fb      	strh	r3, [r7, #6]
 80023c6:	88fb      	ldrh	r3, [r7, #6]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d1f1      	bne.n	80023b0 <ST7735_FillRectangle+0xd4>
    for(y = h; y > 0; y--)
 80023cc:	88bb      	ldrh	r3, [r7, #4]
 80023ce:	3b01      	subs	r3, #1
 80023d0:	80bb      	strh	r3, [r7, #4]
 80023d2:	88bb      	ldrh	r3, [r7, #4]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d1e8      	bne.n	80023aa <ST7735_FillRectangle+0xce>
#endif
        }
    }
    TFT_CS_H();
 80023d8:	2201      	movs	r2, #1
 80023da:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80023de:	4806      	ldr	r0, [pc, #24]	; (80023f8 <ST7735_FillRectangle+0x11c>)
 80023e0:	f000 fe4e 	bl	8003080 <HAL_GPIO_WritePin>
 80023e4:	e000      	b.n	80023e8 <ST7735_FillRectangle+0x10c>
    if((x >= _width) || (y >= _height)) return;
 80023e6:	bf00      	nop
}
 80023e8:	3714      	adds	r7, #20
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd90      	pop	{r4, r7, pc}
 80023ee:	bf00      	nop
 80023f0:	200000be 	.word	0x200000be
 80023f4:	200000bc 	.word	0x200000bc
 80023f8:	40020000 	.word	0x40020000
 80023fc:	20000868 	.word	0x20000868

08002400 <ST7735_FillScreen>:

void ST7735_FillScreen(uint16_t color)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b084      	sub	sp, #16
 8002404:	af02      	add	r7, sp, #8
 8002406:	4603      	mov	r3, r0
 8002408:	80fb      	strh	r3, [r7, #6]
    ST7735_FillRectangle(0, 0, _width, _height, color);
 800240a:	4b09      	ldr	r3, [pc, #36]	; (8002430 <ST7735_FillScreen+0x30>)
 800240c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002410:	b29a      	uxth	r2, r3
 8002412:	4b08      	ldr	r3, [pc, #32]	; (8002434 <ST7735_FillScreen+0x34>)
 8002414:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002418:	b299      	uxth	r1, r3
 800241a:	88fb      	ldrh	r3, [r7, #6]
 800241c:	9300      	str	r3, [sp, #0]
 800241e:	460b      	mov	r3, r1
 8002420:	2100      	movs	r1, #0
 8002422:	2000      	movs	r0, #0
 8002424:	f7ff ff5a 	bl	80022dc <ST7735_FillRectangle>
}
 8002428:	bf00      	nop
 800242a:	3708      	adds	r7, #8
 800242c:	46bd      	mov	sp, r7
 800242e:	bd80      	pop	{r7, pc}
 8002430:	200000be 	.word	0x200000be
 8002434:	200000bc 	.word	0x200000bc

08002438 <ST7735_Backlight_On>:
    ST7735_WriteCommand(invert ? ST7735_INVON : ST7735_INVOFF);
    TFT_CS_H();
}

void ST7735_Backlight_On(void)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	af00      	add	r7, sp, #0
	TFT_BL_H();
 800243c:	2201      	movs	r2, #1
 800243e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002442:	4802      	ldr	r0, [pc, #8]	; (800244c <ST7735_Backlight_On+0x14>)
 8002444:	f000 fe1c 	bl	8003080 <HAL_GPIO_WritePin>
}
 8002448:	bf00      	nop
 800244a:	bd80      	pop	{r7, pc}
 800244c:	40020000 	.word	0x40020000

08002450 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002450:	b480      	push	{r7}
 8002452:	b083      	sub	sp, #12
 8002454:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002456:	4b0f      	ldr	r3, [pc, #60]	; (8002494 <HAL_MspInit+0x44>)
 8002458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800245a:	4a0e      	ldr	r2, [pc, #56]	; (8002494 <HAL_MspInit+0x44>)
 800245c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002460:	6413      	str	r3, [r2, #64]	; 0x40
 8002462:	4b0c      	ldr	r3, [pc, #48]	; (8002494 <HAL_MspInit+0x44>)
 8002464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002466:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800246a:	607b      	str	r3, [r7, #4]
 800246c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800246e:	4b09      	ldr	r3, [pc, #36]	; (8002494 <HAL_MspInit+0x44>)
 8002470:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002472:	4a08      	ldr	r2, [pc, #32]	; (8002494 <HAL_MspInit+0x44>)
 8002474:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002478:	6453      	str	r3, [r2, #68]	; 0x44
 800247a:	4b06      	ldr	r3, [pc, #24]	; (8002494 <HAL_MspInit+0x44>)
 800247c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800247e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002482:	603b      	str	r3, [r7, #0]
 8002484:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002486:	bf00      	nop
 8002488:	370c      	adds	r7, #12
 800248a:	46bd      	mov	sp, r7
 800248c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002490:	4770      	bx	lr
 8002492:	bf00      	nop
 8002494:	40023800 	.word	0x40023800

08002498 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b08c      	sub	sp, #48	; 0x30
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024a0:	f107 031c 	add.w	r3, r7, #28
 80024a4:	2200      	movs	r2, #0
 80024a6:	601a      	str	r2, [r3, #0]
 80024a8:	605a      	str	r2, [r3, #4]
 80024aa:	609a      	str	r2, [r3, #8]
 80024ac:	60da      	str	r2, [r3, #12]
 80024ae:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a2e      	ldr	r2, [pc, #184]	; (8002570 <HAL_SPI_MspInit+0xd8>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d128      	bne.n	800250c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80024ba:	4b2e      	ldr	r3, [pc, #184]	; (8002574 <HAL_SPI_MspInit+0xdc>)
 80024bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024be:	4a2d      	ldr	r2, [pc, #180]	; (8002574 <HAL_SPI_MspInit+0xdc>)
 80024c0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80024c4:	6453      	str	r3, [r2, #68]	; 0x44
 80024c6:	4b2b      	ldr	r3, [pc, #172]	; (8002574 <HAL_SPI_MspInit+0xdc>)
 80024c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024ca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80024ce:	61bb      	str	r3, [r7, #24]
 80024d0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024d2:	4b28      	ldr	r3, [pc, #160]	; (8002574 <HAL_SPI_MspInit+0xdc>)
 80024d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024d6:	4a27      	ldr	r2, [pc, #156]	; (8002574 <HAL_SPI_MspInit+0xdc>)
 80024d8:	f043 0301 	orr.w	r3, r3, #1
 80024dc:	6313      	str	r3, [r2, #48]	; 0x30
 80024de:	4b25      	ldr	r3, [pc, #148]	; (8002574 <HAL_SPI_MspInit+0xdc>)
 80024e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024e2:	f003 0301 	and.w	r3, r3, #1
 80024e6:	617b      	str	r3, [r7, #20]
 80024e8:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80024ea:	23a0      	movs	r3, #160	; 0xa0
 80024ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024ee:	2302      	movs	r3, #2
 80024f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024f2:	2300      	movs	r3, #0
 80024f4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024f6:	2303      	movs	r3, #3
 80024f8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80024fa:	2305      	movs	r3, #5
 80024fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024fe:	f107 031c 	add.w	r3, r7, #28
 8002502:	4619      	mov	r1, r3
 8002504:	481c      	ldr	r0, [pc, #112]	; (8002578 <HAL_SPI_MspInit+0xe0>)
 8002506:	f000 fc0f 	bl	8002d28 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800250a:	e02d      	b.n	8002568 <HAL_SPI_MspInit+0xd0>
  else if(hspi->Instance==SPI2)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4a1a      	ldr	r2, [pc, #104]	; (800257c <HAL_SPI_MspInit+0xe4>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d128      	bne.n	8002568 <HAL_SPI_MspInit+0xd0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002516:	4b17      	ldr	r3, [pc, #92]	; (8002574 <HAL_SPI_MspInit+0xdc>)
 8002518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800251a:	4a16      	ldr	r2, [pc, #88]	; (8002574 <HAL_SPI_MspInit+0xdc>)
 800251c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002520:	6413      	str	r3, [r2, #64]	; 0x40
 8002522:	4b14      	ldr	r3, [pc, #80]	; (8002574 <HAL_SPI_MspInit+0xdc>)
 8002524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002526:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800252a:	613b      	str	r3, [r7, #16]
 800252c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800252e:	4b11      	ldr	r3, [pc, #68]	; (8002574 <HAL_SPI_MspInit+0xdc>)
 8002530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002532:	4a10      	ldr	r2, [pc, #64]	; (8002574 <HAL_SPI_MspInit+0xdc>)
 8002534:	f043 0302 	orr.w	r3, r3, #2
 8002538:	6313      	str	r3, [r2, #48]	; 0x30
 800253a:	4b0e      	ldr	r3, [pc, #56]	; (8002574 <HAL_SPI_MspInit+0xdc>)
 800253c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800253e:	f003 0302 	and.w	r3, r3, #2
 8002542:	60fb      	str	r3, [r7, #12]
 8002544:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_10;
 8002546:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 800254a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800254c:	2302      	movs	r3, #2
 800254e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002550:	2300      	movs	r3, #0
 8002552:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002554:	2303      	movs	r3, #3
 8002556:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002558:	2305      	movs	r3, #5
 800255a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800255c:	f107 031c 	add.w	r3, r7, #28
 8002560:	4619      	mov	r1, r3
 8002562:	4807      	ldr	r0, [pc, #28]	; (8002580 <HAL_SPI_MspInit+0xe8>)
 8002564:	f000 fbe0 	bl	8002d28 <HAL_GPIO_Init>
}
 8002568:	bf00      	nop
 800256a:	3730      	adds	r7, #48	; 0x30
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}
 8002570:	40013000 	.word	0x40013000
 8002574:	40023800 	.word	0x40023800
 8002578:	40020000 	.word	0x40020000
 800257c:	40003800 	.word	0x40003800
 8002580:	40020400 	.word	0x40020400

08002584 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002584:	b480      	push	{r7}
 8002586:	b085      	sub	sp, #20
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4a13      	ldr	r2, [pc, #76]	; (80025e0 <HAL_TIM_Base_MspInit+0x5c>)
 8002592:	4293      	cmp	r3, r2
 8002594:	d10c      	bne.n	80025b0 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002596:	4b13      	ldr	r3, [pc, #76]	; (80025e4 <HAL_TIM_Base_MspInit+0x60>)
 8002598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800259a:	4a12      	ldr	r2, [pc, #72]	; (80025e4 <HAL_TIM_Base_MspInit+0x60>)
 800259c:	f043 0302 	orr.w	r3, r3, #2
 80025a0:	6413      	str	r3, [r2, #64]	; 0x40
 80025a2:	4b10      	ldr	r3, [pc, #64]	; (80025e4 <HAL_TIM_Base_MspInit+0x60>)
 80025a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025a6:	f003 0302 	and.w	r3, r3, #2
 80025aa:	60fb      	str	r3, [r7, #12]
 80025ac:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80025ae:	e010      	b.n	80025d2 <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM4)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	4a0c      	ldr	r2, [pc, #48]	; (80025e8 <HAL_TIM_Base_MspInit+0x64>)
 80025b6:	4293      	cmp	r3, r2
 80025b8:	d10b      	bne.n	80025d2 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80025ba:	4b0a      	ldr	r3, [pc, #40]	; (80025e4 <HAL_TIM_Base_MspInit+0x60>)
 80025bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025be:	4a09      	ldr	r2, [pc, #36]	; (80025e4 <HAL_TIM_Base_MspInit+0x60>)
 80025c0:	f043 0304 	orr.w	r3, r3, #4
 80025c4:	6413      	str	r3, [r2, #64]	; 0x40
 80025c6:	4b07      	ldr	r3, [pc, #28]	; (80025e4 <HAL_TIM_Base_MspInit+0x60>)
 80025c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ca:	f003 0304 	and.w	r3, r3, #4
 80025ce:	60bb      	str	r3, [r7, #8]
 80025d0:	68bb      	ldr	r3, [r7, #8]
}
 80025d2:	bf00      	nop
 80025d4:	3714      	adds	r7, #20
 80025d6:	46bd      	mov	sp, r7
 80025d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025dc:	4770      	bx	lr
 80025de:	bf00      	nop
 80025e0:	40000400 	.word	0x40000400
 80025e4:	40023800 	.word	0x40023800
 80025e8:	40000800 	.word	0x40000800

080025ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80025ec:	b480      	push	{r7}
 80025ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80025f0:	e7fe      	b.n	80025f0 <NMI_Handler+0x4>
	...

080025f4 <readADC>:
}
data_PSTN array_data;
const uint16_t V0 = 2240;
//uint8_t statADCBuffRefresh = 0;
void readADC()
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b084      	sub	sp, #16
 80025f8:	af00      	add	r7, sp, #0
	//uint16_t rezultOnDispley=0;
				int last_idx;
				int ch_idx;

				//SCB_CleanInvalidateDCache();
				statADCBuffRefresh &= ~ADCBuffRefresh;
 80025fa:	4b43      	ldr	r3, [pc, #268]	; (8002708 <readADC+0x114>)
 80025fc:	781b      	ldrb	r3, [r3, #0]
 80025fe:	f023 0301 	bic.w	r3, r3, #1
 8002602:	b2da      	uxtb	r2, r3
 8002604:	4b40      	ldr	r3, [pc, #256]	; (8002708 <readADC+0x114>)
 8002606:	701a      	strb	r2, [r3, #0]

	//
				U1Cod = getADC(0);
 8002608:	2000      	movs	r0, #0
 800260a:	f7fe fdbb 	bl	8001184 <getADC>
 800260e:	4603      	mov	r3, r0
 8002610:	461a      	mov	r2, r3
 8002612:	4b3e      	ldr	r3, [pc, #248]	; (800270c <readADC+0x118>)
 8002614:	801a      	strh	r2, [r3, #0]
				U2Cod = getADC(1);
 8002616:	2001      	movs	r0, #1
 8002618:	f7fe fdb4 	bl	8001184 <getADC>
 800261c:	4603      	mov	r3, r0
 800261e:	461a      	mov	r2, r3
 8002620:	4b3b      	ldr	r3, [pc, #236]	; (8002710 <readADC+0x11c>)
 8002622:	801a      	strh	r2, [r3, #0]
				U3Cod = getADC(2);
 8002624:	2002      	movs	r0, #2
 8002626:	f7fe fdad 	bl	8001184 <getADC>
 800262a:	4603      	mov	r3, r0
 800262c:	461a      	mov	r2, r3
 800262e:	4b39      	ldr	r3, [pc, #228]	; (8002714 <readADC+0x120>)
 8002630:	801a      	strh	r2, [r3, #0]
				U4Cod = getADC(3);
 8002632:	2003      	movs	r0, #3
 8002634:	f7fe fda6 	bl	8001184 <getADC>
 8002638:	4603      	mov	r3, r0
 800263a:	461a      	mov	r2, r3
 800263c:	4b36      	ldr	r3, [pc, #216]	; (8002718 <readADC+0x124>)
 800263e:	801a      	strh	r2, [r3, #0]

				array_data.ValueADC_PSTN.IADC[0] = U1Cod - V0;
 8002640:	4b32      	ldr	r3, [pc, #200]	; (800270c <readADC+0x118>)
 8002642:	881b      	ldrh	r3, [r3, #0]
 8002644:	f44f 620c 	mov.w	r2, #2240	; 0x8c0
 8002648:	1a9b      	subs	r3, r3, r2
 800264a:	b29b      	uxth	r3, r3
 800264c:	b21a      	sxth	r2, r3
 800264e:	4b33      	ldr	r3, [pc, #204]	; (800271c <readADC+0x128>)
 8002650:	f8a3 2003 	strh.w	r2, [r3, #3]
				array_data.ValueADC_PSTN.IADC[1] = U2Cod - V0;
 8002654:	4b2e      	ldr	r3, [pc, #184]	; (8002710 <readADC+0x11c>)
 8002656:	881b      	ldrh	r3, [r3, #0]
 8002658:	f44f 620c 	mov.w	r2, #2240	; 0x8c0
 800265c:	1a9b      	subs	r3, r3, r2
 800265e:	b29b      	uxth	r3, r3
 8002660:	b21a      	sxth	r2, r3
 8002662:	4b2e      	ldr	r3, [pc, #184]	; (800271c <readADC+0x128>)
 8002664:	f8a3 2005 	strh.w	r2, [r3, #5]
				array_data.ValueADC_PSTN.IADC[2] = U3Cod - V0;
 8002668:	4b2a      	ldr	r3, [pc, #168]	; (8002714 <readADC+0x120>)
 800266a:	881b      	ldrh	r3, [r3, #0]
 800266c:	f44f 620c 	mov.w	r2, #2240	; 0x8c0
 8002670:	1a9b      	subs	r3, r3, r2
 8002672:	b29b      	uxth	r3, r3
 8002674:	b21a      	sxth	r2, r3
 8002676:	4b29      	ldr	r3, [pc, #164]	; (800271c <readADC+0x128>)
 8002678:	f8a3 2007 	strh.w	r2, [r3, #7]
				array_data.ValueADC_PSTN.IADC[3] = U4Cod - V0;
 800267c:	4b26      	ldr	r3, [pc, #152]	; (8002718 <readADC+0x124>)
 800267e:	881b      	ldrh	r3, [r3, #0]
 8002680:	f44f 620c 	mov.w	r2, #2240	; 0x8c0
 8002684:	1a9b      	subs	r3, r3, r2
 8002686:	b29b      	uxth	r3, r3
 8002688:	b21a      	sxth	r2, r3
 800268a:	4b24      	ldr	r3, [pc, #144]	; (800271c <readADC+0x128>)
 800268c:	f8a3 2009 	strh.w	r2, [r3, #9]

				if(++ADC_Values1.idx == ADC_CH_BUF_LEN)
 8002690:	4b23      	ldr	r3, [pc, #140]	; (8002720 <readADC+0x12c>)
 8002692:	691b      	ldr	r3, [r3, #16]
 8002694:	3301      	adds	r3, #1
 8002696:	4a22      	ldr	r2, [pc, #136]	; (8002720 <readADC+0x12c>)
 8002698:	6113      	str	r3, [r2, #16]
 800269a:	4b21      	ldr	r3, [pc, #132]	; (8002720 <readADC+0x12c>)
 800269c:	691b      	ldr	r3, [r3, #16]
 800269e:	2b14      	cmp	r3, #20
 80026a0:	d102      	bne.n	80026a8 <readADC+0xb4>
				{
					ADC_Values1.idx = 0;
 80026a2:	4b1f      	ldr	r3, [pc, #124]	; (8002720 <readADC+0x12c>)
 80026a4:	2200      	movs	r2, #0
 80026a6:	611a      	str	r2, [r3, #16]
				}
				last_idx = ADC_Values1.idx;
 80026a8:	4b1d      	ldr	r3, [pc, #116]	; (8002720 <readADC+0x12c>)
 80026aa:	691b      	ldr	r3, [r3, #16]
 80026ac:	60bb      	str	r3, [r7, #8]

				for(ch_idx = 0; ch_idx < ZSEM_CHANNEL_NUM; ch_idx++)
 80026ae:	2300      	movs	r3, #0
 80026b0:	60fb      	str	r3, [r7, #12]
 80026b2:	e021      	b.n	80026f8 <readADC+0x104>
							{
								int16_t new_val1;


								new_val1 = array_data.ValueADC_PSTN.IADC[ch_idx];
 80026b4:	4919      	ldr	r1, [pc, #100]	; (800271c <readADC+0x128>)
 80026b6:	68fa      	ldr	r2, [r7, #12]
 80026b8:	0053      	lsls	r3, r2, #1
 80026ba:	440b      	add	r3, r1
 80026bc:	885b      	ldrh	r3, [r3, #2]
 80026be:	b29b      	uxth	r3, r3
 80026c0:	0a1b      	lsrs	r3, r3, #8
 80026c2:	b298      	uxth	r0, r3
 80026c4:	0053      	lsls	r3, r2, #1
 80026c6:	440b      	add	r3, r1
 80026c8:	889b      	ldrh	r3, [r3, #4]
 80026ca:	b29b      	uxth	r3, r3
 80026cc:	b2db      	uxtb	r3, r3
 80026ce:	021b      	lsls	r3, r3, #8
 80026d0:	4303      	orrs	r3, r0
 80026d2:	041b      	lsls	r3, r3, #16
 80026d4:	141b      	asrs	r3, r3, #16
 80026d6:	80fb      	strh	r3, [r7, #6]
								ADC_Values1.data[ch_idx][last_idx] = new_val1;
 80026d8:	4911      	ldr	r1, [pc, #68]	; (8002720 <readADC+0x12c>)
 80026da:	68fa      	ldr	r2, [r7, #12]
 80026dc:	4613      	mov	r3, r2
 80026de:	009b      	lsls	r3, r3, #2
 80026e0:	4413      	add	r3, r2
 80026e2:	009b      	lsls	r3, r3, #2
 80026e4:	68ba      	ldr	r2, [r7, #8]
 80026e6:	4413      	add	r3, r2
 80026e8:	3308      	adds	r3, #8
 80026ea:	005b      	lsls	r3, r3, #1
 80026ec:	440b      	add	r3, r1
 80026ee:	88fa      	ldrh	r2, [r7, #6]
 80026f0:	809a      	strh	r2, [r3, #4]
				for(ch_idx = 0; ch_idx < ZSEM_CHANNEL_NUM; ch_idx++)
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	3301      	adds	r3, #1
 80026f6:	60fb      	str	r3, [r7, #12]
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	2b03      	cmp	r3, #3
 80026fc:	ddda      	ble.n	80026b4 <readADC+0xc0>
							}
}
 80026fe:	bf00      	nop
 8002700:	bf00      	nop
 8002702:	3710      	adds	r7, #16
 8002704:	46bd      	mov	sp, r7
 8002706:	bd80      	pop	{r7, pc}
 8002708:	200002bc 	.word	0x200002bc
 800270c:	200002c4 	.word	0x200002c4
 8002710:	200002c6 	.word	0x200002c6
 8002714:	200002c8 	.word	0x200002c8
 8002718:	200002ca 	.word	0x200002ca
 800271c:	20000680 	.word	0x20000680
 8002720:	20000390 	.word	0x20000390

08002724 <TIM3_IRQHandler>:
/**
  * @brief This function handles Hard fault interrupt.
  */

void TIM3_IRQHandler(void)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	af00      	add	r7, sp, #0

	TIM3->SR &= ~(TIM_SR_UIF);
 8002728:	4b13      	ldr	r3, [pc, #76]	; (8002778 <TIM3_IRQHandler+0x54>)
 800272a:	691b      	ldr	r3, [r3, #16]
 800272c:	4a12      	ldr	r2, [pc, #72]	; (8002778 <TIM3_IRQHandler+0x54>)
 800272e:	f023 0301 	bic.w	r3, r3, #1
 8002732:	6113      	str	r3, [r2, #16]
	SET_PILOT1;
 8002734:	4b11      	ldr	r3, [pc, #68]	; (800277c <TIM3_IRQHandler+0x58>)
 8002736:	695b      	ldr	r3, [r3, #20]
 8002738:	4a10      	ldr	r2, [pc, #64]	; (800277c <TIM3_IRQHandler+0x58>)
 800273a:	f023 0310 	bic.w	r3, r3, #16
 800273e:	6153      	str	r3, [r2, #20]
  TIM4->ARR = I_PWM.I_PWM_FaseA*10;
 8002740:	4b0f      	ldr	r3, [pc, #60]	; (8002780 <TIM3_IRQHandler+0x5c>)
 8002742:	781b      	ldrb	r3, [r3, #0]
 8002744:	461a      	mov	r2, r3
 8002746:	4613      	mov	r3, r2
 8002748:	009b      	lsls	r3, r3, #2
 800274a:	4413      	add	r3, r2
 800274c:	005b      	lsls	r3, r3, #1
 800274e:	461a      	mov	r2, r3
 8002750:	4b0c      	ldr	r3, [pc, #48]	; (8002784 <TIM3_IRQHandler+0x60>)
 8002752:	62da      	str	r2, [r3, #44]	; 0x2c

	START_TIM4();
 8002754:	4b0b      	ldr	r3, [pc, #44]	; (8002784 <TIM3_IRQHandler+0x60>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4a0a      	ldr	r2, [pc, #40]	; (8002784 <TIM3_IRQHandler+0x60>)
 800275a:	f043 0301 	orr.w	r3, r3, #1
 800275e:	6013      	str	r3, [r2, #0]
	statADCBuffRefresh |= ADCBuffRefresh;
 8002760:	4b09      	ldr	r3, [pc, #36]	; (8002788 <TIM3_IRQHandler+0x64>)
 8002762:	781b      	ldrb	r3, [r3, #0]
 8002764:	f043 0301 	orr.w	r3, r3, #1
 8002768:	b2da      	uxtb	r2, r3
 800276a:	4b07      	ldr	r3, [pc, #28]	; (8002788 <TIM3_IRQHandler+0x64>)
 800276c:	701a      	strb	r2, [r3, #0]
	readADC();
 800276e:	f7ff ff41 	bl	80025f4 <readADC>
	//ReadIntADC();

}
 8002772:	bf00      	nop
 8002774:	bd80      	pop	{r7, pc}
 8002776:	bf00      	nop
 8002778:	40000400 	.word	0x40000400
 800277c:	40020c00 	.word	0x40020c00
 8002780:	20000558 	.word	0x20000558
 8002784:	40000800 	.word	0x40000800
 8002788:	200002bc 	.word	0x200002bc

0800278c <TIM4_IRQHandler>:

void TIM4_IRQHandler(void)
{
 800278c:	b480      	push	{r7}
 800278e:	af00      	add	r7, sp, #0
	TIM4->SR &= ~(TIM_SR_UIF);
 8002790:	4b0b      	ldr	r3, [pc, #44]	; (80027c0 <TIM4_IRQHandler+0x34>)
 8002792:	691b      	ldr	r3, [r3, #16]
 8002794:	4a0a      	ldr	r2, [pc, #40]	; (80027c0 <TIM4_IRQHandler+0x34>)
 8002796:	f023 0301 	bic.w	r3, r3, #1
 800279a:	6113      	str	r3, [r2, #16]
	STOP_TIM4();
 800279c:	4b08      	ldr	r3, [pc, #32]	; (80027c0 <TIM4_IRQHandler+0x34>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a07      	ldr	r2, [pc, #28]	; (80027c0 <TIM4_IRQHandler+0x34>)
 80027a2:	f023 0301 	bic.w	r3, r3, #1
 80027a6:	6013      	str	r3, [r2, #0]
	RESET_PILOT1;
 80027a8:	4b06      	ldr	r3, [pc, #24]	; (80027c4 <TIM4_IRQHandler+0x38>)
 80027aa:	695b      	ldr	r3, [r3, #20]
 80027ac:	4a05      	ldr	r2, [pc, #20]	; (80027c4 <TIM4_IRQHandler+0x38>)
 80027ae:	f043 0310 	orr.w	r3, r3, #16
 80027b2:	6153      	str	r3, [r2, #20]

}
 80027b4:	bf00      	nop
 80027b6:	46bd      	mov	sp, r7
 80027b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027bc:	4770      	bx	lr
 80027be:	bf00      	nop
 80027c0:	40000800 	.word	0x40000800
 80027c4:	40020c00 	.word	0x40020c00

080027c8 <HardFault_Handler>:
void HardFault_Handler(void)
{
 80027c8:	b480      	push	{r7}
 80027ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80027cc:	e7fe      	b.n	80027cc <HardFault_Handler+0x4>

080027ce <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80027ce:	b480      	push	{r7}
 80027d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80027d2:	e7fe      	b.n	80027d2 <MemManage_Handler+0x4>

080027d4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80027d4:	b480      	push	{r7}
 80027d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80027d8:	e7fe      	b.n	80027d8 <BusFault_Handler+0x4>

080027da <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80027da:	b480      	push	{r7}
 80027dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80027de:	e7fe      	b.n	80027de <UsageFault_Handler+0x4>

080027e0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80027e0:	b480      	push	{r7}
 80027e2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80027e4:	bf00      	nop
 80027e6:	46bd      	mov	sp, r7
 80027e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ec:	4770      	bx	lr

080027ee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80027ee:	b480      	push	{r7}
 80027f0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80027f2:	bf00      	nop
 80027f4:	46bd      	mov	sp, r7
 80027f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fa:	4770      	bx	lr

080027fc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80027fc:	b480      	push	{r7}
 80027fe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002800:	bf00      	nop
 8002802:	46bd      	mov	sp, r7
 8002804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002808:	4770      	bx	lr

0800280a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800280a:	b580      	push	{r7, lr}
 800280c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800280e:	f000 f935 	bl	8002a7c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002812:	bf00      	nop
 8002814:	bd80      	pop	{r7, pc}

08002816 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002816:	b480      	push	{r7}
 8002818:	af00      	add	r7, sp, #0
	return 1;
 800281a:	2301      	movs	r3, #1
}
 800281c:	4618      	mov	r0, r3
 800281e:	46bd      	mov	sp, r7
 8002820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002824:	4770      	bx	lr

08002826 <_kill>:

int _kill(int pid, int sig)
{
 8002826:	b580      	push	{r7, lr}
 8002828:	b082      	sub	sp, #8
 800282a:	af00      	add	r7, sp, #0
 800282c:	6078      	str	r0, [r7, #4]
 800282e:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002830:	f002 fb8a 	bl	8004f48 <__errno>
 8002834:	4603      	mov	r3, r0
 8002836:	2216      	movs	r2, #22
 8002838:	601a      	str	r2, [r3, #0]
	return -1;
 800283a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800283e:	4618      	mov	r0, r3
 8002840:	3708      	adds	r7, #8
 8002842:	46bd      	mov	sp, r7
 8002844:	bd80      	pop	{r7, pc}

08002846 <_exit>:

void _exit (int status)
{
 8002846:	b580      	push	{r7, lr}
 8002848:	b082      	sub	sp, #8
 800284a:	af00      	add	r7, sp, #0
 800284c:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800284e:	f04f 31ff 	mov.w	r1, #4294967295
 8002852:	6878      	ldr	r0, [r7, #4]
 8002854:	f7ff ffe7 	bl	8002826 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002858:	e7fe      	b.n	8002858 <_exit+0x12>

0800285a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800285a:	b580      	push	{r7, lr}
 800285c:	b086      	sub	sp, #24
 800285e:	af00      	add	r7, sp, #0
 8002860:	60f8      	str	r0, [r7, #12]
 8002862:	60b9      	str	r1, [r7, #8]
 8002864:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002866:	2300      	movs	r3, #0
 8002868:	617b      	str	r3, [r7, #20]
 800286a:	e00a      	b.n	8002882 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800286c:	f3af 8000 	nop.w
 8002870:	4601      	mov	r1, r0
 8002872:	68bb      	ldr	r3, [r7, #8]
 8002874:	1c5a      	adds	r2, r3, #1
 8002876:	60ba      	str	r2, [r7, #8]
 8002878:	b2ca      	uxtb	r2, r1
 800287a:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800287c:	697b      	ldr	r3, [r7, #20]
 800287e:	3301      	adds	r3, #1
 8002880:	617b      	str	r3, [r7, #20]
 8002882:	697a      	ldr	r2, [r7, #20]
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	429a      	cmp	r2, r3
 8002888:	dbf0      	blt.n	800286c <_read+0x12>
	}

return len;
 800288a:	687b      	ldr	r3, [r7, #4]
}
 800288c:	4618      	mov	r0, r3
 800288e:	3718      	adds	r7, #24
 8002890:	46bd      	mov	sp, r7
 8002892:	bd80      	pop	{r7, pc}

08002894 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b086      	sub	sp, #24
 8002898:	af00      	add	r7, sp, #0
 800289a:	60f8      	str	r0, [r7, #12]
 800289c:	60b9      	str	r1, [r7, #8]
 800289e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028a0:	2300      	movs	r3, #0
 80028a2:	617b      	str	r3, [r7, #20]
 80028a4:	e009      	b.n	80028ba <_write+0x26>
	{
		__io_putchar(*ptr++);
 80028a6:	68bb      	ldr	r3, [r7, #8]
 80028a8:	1c5a      	adds	r2, r3, #1
 80028aa:	60ba      	str	r2, [r7, #8]
 80028ac:	781b      	ldrb	r3, [r3, #0]
 80028ae:	4618      	mov	r0, r3
 80028b0:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028b4:	697b      	ldr	r3, [r7, #20]
 80028b6:	3301      	adds	r3, #1
 80028b8:	617b      	str	r3, [r7, #20]
 80028ba:	697a      	ldr	r2, [r7, #20]
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	429a      	cmp	r2, r3
 80028c0:	dbf1      	blt.n	80028a6 <_write+0x12>
	}
	return len;
 80028c2:	687b      	ldr	r3, [r7, #4]
}
 80028c4:	4618      	mov	r0, r3
 80028c6:	3718      	adds	r7, #24
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bd80      	pop	{r7, pc}

080028cc <_sbrk>:

caddr_t _sbrk(int incr)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b084      	sub	sp, #16
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80028d4:	4b11      	ldr	r3, [pc, #68]	; (800291c <_sbrk+0x50>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d102      	bne.n	80028e2 <_sbrk+0x16>
		heap_end = &end;
 80028dc:	4b0f      	ldr	r3, [pc, #60]	; (800291c <_sbrk+0x50>)
 80028de:	4a10      	ldr	r2, [pc, #64]	; (8002920 <_sbrk+0x54>)
 80028e0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80028e2:	4b0e      	ldr	r3, [pc, #56]	; (800291c <_sbrk+0x50>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80028e8:	4b0c      	ldr	r3, [pc, #48]	; (800291c <_sbrk+0x50>)
 80028ea:	681a      	ldr	r2, [r3, #0]
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	4413      	add	r3, r2
 80028f0:	466a      	mov	r2, sp
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d907      	bls.n	8002906 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80028f6:	f002 fb27 	bl	8004f48 <__errno>
 80028fa:	4603      	mov	r3, r0
 80028fc:	220c      	movs	r2, #12
 80028fe:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8002900:	f04f 33ff 	mov.w	r3, #4294967295
 8002904:	e006      	b.n	8002914 <_sbrk+0x48>
	}

	heap_end += incr;
 8002906:	4b05      	ldr	r3, [pc, #20]	; (800291c <_sbrk+0x50>)
 8002908:	681a      	ldr	r2, [r3, #0]
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	4413      	add	r3, r2
 800290e:	4a03      	ldr	r2, [pc, #12]	; (800291c <_sbrk+0x50>)
 8002910:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002912:	68fb      	ldr	r3, [r7, #12]
}
 8002914:	4618      	mov	r0, r3
 8002916:	3710      	adds	r7, #16
 8002918:	46bd      	mov	sp, r7
 800291a:	bd80      	pop	{r7, pc}
 800291c:	200002d0 	.word	0x200002d0
 8002920:	200009c8 	.word	0x200009c8

08002924 <_close>:

int _close(int file)
{
 8002924:	b480      	push	{r7}
 8002926:	b083      	sub	sp, #12
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
	return -1;
 800292c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002930:	4618      	mov	r0, r3
 8002932:	370c      	adds	r7, #12
 8002934:	46bd      	mov	sp, r7
 8002936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293a:	4770      	bx	lr

0800293c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800293c:	b480      	push	{r7}
 800293e:	b083      	sub	sp, #12
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
 8002944:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800294c:	605a      	str	r2, [r3, #4]
	return 0;
 800294e:	2300      	movs	r3, #0
}
 8002950:	4618      	mov	r0, r3
 8002952:	370c      	adds	r7, #12
 8002954:	46bd      	mov	sp, r7
 8002956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295a:	4770      	bx	lr

0800295c <_isatty>:

int _isatty(int file)
{
 800295c:	b480      	push	{r7}
 800295e:	b083      	sub	sp, #12
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
	return 1;
 8002964:	2301      	movs	r3, #1
}
 8002966:	4618      	mov	r0, r3
 8002968:	370c      	adds	r7, #12
 800296a:	46bd      	mov	sp, r7
 800296c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002970:	4770      	bx	lr

08002972 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002972:	b480      	push	{r7}
 8002974:	b085      	sub	sp, #20
 8002976:	af00      	add	r7, sp, #0
 8002978:	60f8      	str	r0, [r7, #12]
 800297a:	60b9      	str	r1, [r7, #8]
 800297c:	607a      	str	r2, [r7, #4]
	return 0;
 800297e:	2300      	movs	r3, #0
}
 8002980:	4618      	mov	r0, r3
 8002982:	3714      	adds	r7, #20
 8002984:	46bd      	mov	sp, r7
 8002986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298a:	4770      	bx	lr

0800298c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800298c:	b480      	push	{r7}
 800298e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002990:	4b06      	ldr	r3, [pc, #24]	; (80029ac <SystemInit+0x20>)
 8002992:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002996:	4a05      	ldr	r2, [pc, #20]	; (80029ac <SystemInit+0x20>)
 8002998:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800299c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80029a0:	bf00      	nop
 80029a2:	46bd      	mov	sp, r7
 80029a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a8:	4770      	bx	lr
 80029aa:	bf00      	nop
 80029ac:	e000ed00 	.word	0xe000ed00

080029b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80029b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80029e8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80029b4:	480d      	ldr	r0, [pc, #52]	; (80029ec <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80029b6:	490e      	ldr	r1, [pc, #56]	; (80029f0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80029b8:	4a0e      	ldr	r2, [pc, #56]	; (80029f4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80029ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80029bc:	e002      	b.n	80029c4 <LoopCopyDataInit>

080029be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80029be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80029c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80029c2:	3304      	adds	r3, #4

080029c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80029c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80029c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80029c8:	d3f9      	bcc.n	80029be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80029ca:	4a0b      	ldr	r2, [pc, #44]	; (80029f8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80029cc:	4c0b      	ldr	r4, [pc, #44]	; (80029fc <LoopFillZerobss+0x26>)
  movs r3, #0
 80029ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80029d0:	e001      	b.n	80029d6 <LoopFillZerobss>

080029d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80029d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80029d4:	3204      	adds	r2, #4

080029d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80029d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80029d8:	d3fb      	bcc.n	80029d2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80029da:	f7ff ffd7 	bl	800298c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80029de:	f002 fab9 	bl	8004f54 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80029e2:	f7ff f82f 	bl	8001a44 <main>
  bx  lr    
 80029e6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80029e8:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80029ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80029f0:	200002a0 	.word	0x200002a0
  ldr r2, =_sidata
 80029f4:	08008f8c 	.word	0x08008f8c
  ldr r2, =_sbss
 80029f8:	200002a0 	.word	0x200002a0
  ldr r4, =_ebss
 80029fc:	200009c4 	.word	0x200009c4

08002a00 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002a00:	e7fe      	b.n	8002a00 <ADC_IRQHandler>

08002a02 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a02:	b580      	push	{r7, lr}
 8002a04:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a06:	2003      	movs	r0, #3
 8002a08:	f000 f94c 	bl	8002ca4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a0c:	2000      	movs	r0, #0
 8002a0e:	f000 f805 	bl	8002a1c <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8002a12:	f7ff fd1d 	bl	8002450 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8002a16:	2300      	movs	r3, #0
}
 8002a18:	4618      	mov	r0, r3
 8002a1a:	bd80      	pop	{r7, pc}

08002a1c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b082      	sub	sp, #8
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002a24:	4b12      	ldr	r3, [pc, #72]	; (8002a70 <HAL_InitTick+0x54>)
 8002a26:	681a      	ldr	r2, [r3, #0]
 8002a28:	4b12      	ldr	r3, [pc, #72]	; (8002a74 <HAL_InitTick+0x58>)
 8002a2a:	781b      	ldrb	r3, [r3, #0]
 8002a2c:	4619      	mov	r1, r3
 8002a2e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a32:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a36:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	f000 f967 	bl	8002d0e <HAL_SYSTICK_Config>
 8002a40:	4603      	mov	r3, r0
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d001      	beq.n	8002a4a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002a46:	2301      	movs	r3, #1
 8002a48:	e00e      	b.n	8002a68 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2b0f      	cmp	r3, #15
 8002a4e:	d80a      	bhi.n	8002a66 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a50:	2200      	movs	r2, #0
 8002a52:	6879      	ldr	r1, [r7, #4]
 8002a54:	f04f 30ff 	mov.w	r0, #4294967295
 8002a58:	f000 f92f 	bl	8002cba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002a5c:	4a06      	ldr	r2, [pc, #24]	; (8002a78 <HAL_InitTick+0x5c>)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002a62:	2300      	movs	r3, #0
 8002a64:	e000      	b.n	8002a68 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002a66:	2301      	movs	r3, #1
}
 8002a68:	4618      	mov	r0, r3
 8002a6a:	3708      	adds	r7, #8
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bd80      	pop	{r7, pc}
 8002a70:	200000c0 	.word	0x200000c0
 8002a74:	200000c8 	.word	0x200000c8
 8002a78:	200000c4 	.word	0x200000c4

08002a7c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a80:	4b06      	ldr	r3, [pc, #24]	; (8002a9c <HAL_IncTick+0x20>)
 8002a82:	781b      	ldrb	r3, [r3, #0]
 8002a84:	461a      	mov	r2, r3
 8002a86:	4b06      	ldr	r3, [pc, #24]	; (8002aa0 <HAL_IncTick+0x24>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4413      	add	r3, r2
 8002a8c:	4a04      	ldr	r2, [pc, #16]	; (8002aa0 <HAL_IncTick+0x24>)
 8002a8e:	6013      	str	r3, [r2, #0]
}
 8002a90:	bf00      	nop
 8002a92:	46bd      	mov	sp, r7
 8002a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a98:	4770      	bx	lr
 8002a9a:	bf00      	nop
 8002a9c:	200000c8 	.word	0x200000c8
 8002aa0:	200009b0 	.word	0x200009b0

08002aa4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	af00      	add	r7, sp, #0
  return uwTick;
 8002aa8:	4b03      	ldr	r3, [pc, #12]	; (8002ab8 <HAL_GetTick+0x14>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
}
 8002aac:	4618      	mov	r0, r3
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab4:	4770      	bx	lr
 8002ab6:	bf00      	nop
 8002ab8:	200009b0 	.word	0x200009b0

08002abc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b084      	sub	sp, #16
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ac4:	f7ff ffee 	bl	8002aa4 <HAL_GetTick>
 8002ac8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ad4:	d005      	beq.n	8002ae2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002ad6:	4b0a      	ldr	r3, [pc, #40]	; (8002b00 <HAL_Delay+0x44>)
 8002ad8:	781b      	ldrb	r3, [r3, #0]
 8002ada:	461a      	mov	r2, r3
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	4413      	add	r3, r2
 8002ae0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002ae2:	bf00      	nop
 8002ae4:	f7ff ffde 	bl	8002aa4 <HAL_GetTick>
 8002ae8:	4602      	mov	r2, r0
 8002aea:	68bb      	ldr	r3, [r7, #8]
 8002aec:	1ad3      	subs	r3, r2, r3
 8002aee:	68fa      	ldr	r2, [r7, #12]
 8002af0:	429a      	cmp	r2, r3
 8002af2:	d8f7      	bhi.n	8002ae4 <HAL_Delay+0x28>
  {
  }
}
 8002af4:	bf00      	nop
 8002af6:	bf00      	nop
 8002af8:	3710      	adds	r7, #16
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bd80      	pop	{r7, pc}
 8002afe:	bf00      	nop
 8002b00:	200000c8 	.word	0x200000c8

08002b04 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b085      	sub	sp, #20
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	f003 0307 	and.w	r3, r3, #7
 8002b12:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b14:	4b0b      	ldr	r3, [pc, #44]	; (8002b44 <__NVIC_SetPriorityGrouping+0x40>)
 8002b16:	68db      	ldr	r3, [r3, #12]
 8002b18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b1a:	68ba      	ldr	r2, [r7, #8]
 8002b1c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002b20:	4013      	ands	r3, r2
 8002b22:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b28:	68bb      	ldr	r3, [r7, #8]
 8002b2a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002b2c:	4b06      	ldr	r3, [pc, #24]	; (8002b48 <__NVIC_SetPriorityGrouping+0x44>)
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b32:	4a04      	ldr	r2, [pc, #16]	; (8002b44 <__NVIC_SetPriorityGrouping+0x40>)
 8002b34:	68bb      	ldr	r3, [r7, #8]
 8002b36:	60d3      	str	r3, [r2, #12]
}
 8002b38:	bf00      	nop
 8002b3a:	3714      	adds	r7, #20
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b42:	4770      	bx	lr
 8002b44:	e000ed00 	.word	0xe000ed00
 8002b48:	05fa0000 	.word	0x05fa0000

08002b4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b50:	4b04      	ldr	r3, [pc, #16]	; (8002b64 <__NVIC_GetPriorityGrouping+0x18>)
 8002b52:	68db      	ldr	r3, [r3, #12]
 8002b54:	0a1b      	lsrs	r3, r3, #8
 8002b56:	f003 0307 	and.w	r3, r3, #7
}
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b62:	4770      	bx	lr
 8002b64:	e000ed00 	.word	0xe000ed00

08002b68 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	b083      	sub	sp, #12
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	4603      	mov	r3, r0
 8002b70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	db0b      	blt.n	8002b92 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b7a:	79fb      	ldrb	r3, [r7, #7]
 8002b7c:	f003 021f 	and.w	r2, r3, #31
 8002b80:	4907      	ldr	r1, [pc, #28]	; (8002ba0 <__NVIC_EnableIRQ+0x38>)
 8002b82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b86:	095b      	lsrs	r3, r3, #5
 8002b88:	2001      	movs	r0, #1
 8002b8a:	fa00 f202 	lsl.w	r2, r0, r2
 8002b8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002b92:	bf00      	nop
 8002b94:	370c      	adds	r7, #12
 8002b96:	46bd      	mov	sp, r7
 8002b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9c:	4770      	bx	lr
 8002b9e:	bf00      	nop
 8002ba0:	e000e100 	.word	0xe000e100

08002ba4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b083      	sub	sp, #12
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	4603      	mov	r3, r0
 8002bac:	6039      	str	r1, [r7, #0]
 8002bae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	db0a      	blt.n	8002bce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	b2da      	uxtb	r2, r3
 8002bbc:	490c      	ldr	r1, [pc, #48]	; (8002bf0 <__NVIC_SetPriority+0x4c>)
 8002bbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bc2:	0112      	lsls	r2, r2, #4
 8002bc4:	b2d2      	uxtb	r2, r2
 8002bc6:	440b      	add	r3, r1
 8002bc8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002bcc:	e00a      	b.n	8002be4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	b2da      	uxtb	r2, r3
 8002bd2:	4908      	ldr	r1, [pc, #32]	; (8002bf4 <__NVIC_SetPriority+0x50>)
 8002bd4:	79fb      	ldrb	r3, [r7, #7]
 8002bd6:	f003 030f 	and.w	r3, r3, #15
 8002bda:	3b04      	subs	r3, #4
 8002bdc:	0112      	lsls	r2, r2, #4
 8002bde:	b2d2      	uxtb	r2, r2
 8002be0:	440b      	add	r3, r1
 8002be2:	761a      	strb	r2, [r3, #24]
}
 8002be4:	bf00      	nop
 8002be6:	370c      	adds	r7, #12
 8002be8:	46bd      	mov	sp, r7
 8002bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bee:	4770      	bx	lr
 8002bf0:	e000e100 	.word	0xe000e100
 8002bf4:	e000ed00 	.word	0xe000ed00

08002bf8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b089      	sub	sp, #36	; 0x24
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	60f8      	str	r0, [r7, #12]
 8002c00:	60b9      	str	r1, [r7, #8]
 8002c02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	f003 0307 	and.w	r3, r3, #7
 8002c0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c0c:	69fb      	ldr	r3, [r7, #28]
 8002c0e:	f1c3 0307 	rsb	r3, r3, #7
 8002c12:	2b04      	cmp	r3, #4
 8002c14:	bf28      	it	cs
 8002c16:	2304      	movcs	r3, #4
 8002c18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c1a:	69fb      	ldr	r3, [r7, #28]
 8002c1c:	3304      	adds	r3, #4
 8002c1e:	2b06      	cmp	r3, #6
 8002c20:	d902      	bls.n	8002c28 <NVIC_EncodePriority+0x30>
 8002c22:	69fb      	ldr	r3, [r7, #28]
 8002c24:	3b03      	subs	r3, #3
 8002c26:	e000      	b.n	8002c2a <NVIC_EncodePriority+0x32>
 8002c28:	2300      	movs	r3, #0
 8002c2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c2c:	f04f 32ff 	mov.w	r2, #4294967295
 8002c30:	69bb      	ldr	r3, [r7, #24]
 8002c32:	fa02 f303 	lsl.w	r3, r2, r3
 8002c36:	43da      	mvns	r2, r3
 8002c38:	68bb      	ldr	r3, [r7, #8]
 8002c3a:	401a      	ands	r2, r3
 8002c3c:	697b      	ldr	r3, [r7, #20]
 8002c3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c40:	f04f 31ff 	mov.w	r1, #4294967295
 8002c44:	697b      	ldr	r3, [r7, #20]
 8002c46:	fa01 f303 	lsl.w	r3, r1, r3
 8002c4a:	43d9      	mvns	r1, r3
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c50:	4313      	orrs	r3, r2
         );
}
 8002c52:	4618      	mov	r0, r3
 8002c54:	3724      	adds	r7, #36	; 0x24
 8002c56:	46bd      	mov	sp, r7
 8002c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5c:	4770      	bx	lr
	...

08002c60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b082      	sub	sp, #8
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	3b01      	subs	r3, #1
 8002c6c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002c70:	d301      	bcc.n	8002c76 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c72:	2301      	movs	r3, #1
 8002c74:	e00f      	b.n	8002c96 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c76:	4a0a      	ldr	r2, [pc, #40]	; (8002ca0 <SysTick_Config+0x40>)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	3b01      	subs	r3, #1
 8002c7c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c7e:	210f      	movs	r1, #15
 8002c80:	f04f 30ff 	mov.w	r0, #4294967295
 8002c84:	f7ff ff8e 	bl	8002ba4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c88:	4b05      	ldr	r3, [pc, #20]	; (8002ca0 <SysTick_Config+0x40>)
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c8e:	4b04      	ldr	r3, [pc, #16]	; (8002ca0 <SysTick_Config+0x40>)
 8002c90:	2207      	movs	r2, #7
 8002c92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c94:	2300      	movs	r3, #0
}
 8002c96:	4618      	mov	r0, r3
 8002c98:	3708      	adds	r7, #8
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}
 8002c9e:	bf00      	nop
 8002ca0:	e000e010 	.word	0xe000e010

08002ca4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b082      	sub	sp, #8
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002cac:	6878      	ldr	r0, [r7, #4]
 8002cae:	f7ff ff29 	bl	8002b04 <__NVIC_SetPriorityGrouping>
}
 8002cb2:	bf00      	nop
 8002cb4:	3708      	adds	r7, #8
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bd80      	pop	{r7, pc}

08002cba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002cba:	b580      	push	{r7, lr}
 8002cbc:	b086      	sub	sp, #24
 8002cbe:	af00      	add	r7, sp, #0
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	60b9      	str	r1, [r7, #8]
 8002cc4:	607a      	str	r2, [r7, #4]
 8002cc6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002cc8:	2300      	movs	r3, #0
 8002cca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ccc:	f7ff ff3e 	bl	8002b4c <__NVIC_GetPriorityGrouping>
 8002cd0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002cd2:	687a      	ldr	r2, [r7, #4]
 8002cd4:	68b9      	ldr	r1, [r7, #8]
 8002cd6:	6978      	ldr	r0, [r7, #20]
 8002cd8:	f7ff ff8e 	bl	8002bf8 <NVIC_EncodePriority>
 8002cdc:	4602      	mov	r2, r0
 8002cde:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ce2:	4611      	mov	r1, r2
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	f7ff ff5d 	bl	8002ba4 <__NVIC_SetPriority>
}
 8002cea:	bf00      	nop
 8002cec:	3718      	adds	r7, #24
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bd80      	pop	{r7, pc}

08002cf2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cf2:	b580      	push	{r7, lr}
 8002cf4:	b082      	sub	sp, #8
 8002cf6:	af00      	add	r7, sp, #0
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002cfc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d00:	4618      	mov	r0, r3
 8002d02:	f7ff ff31 	bl	8002b68 <__NVIC_EnableIRQ>
}
 8002d06:	bf00      	nop
 8002d08:	3708      	adds	r7, #8
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bd80      	pop	{r7, pc}

08002d0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d0e:	b580      	push	{r7, lr}
 8002d10:	b082      	sub	sp, #8
 8002d12:	af00      	add	r7, sp, #0
 8002d14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d16:	6878      	ldr	r0, [r7, #4]
 8002d18:	f7ff ffa2 	bl	8002c60 <SysTick_Config>
 8002d1c:	4603      	mov	r3, r0
}
 8002d1e:	4618      	mov	r0, r3
 8002d20:	3708      	adds	r7, #8
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}
	...

08002d28 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	b089      	sub	sp, #36	; 0x24
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
 8002d30:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002d32:	2300      	movs	r3, #0
 8002d34:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002d36:	2300      	movs	r3, #0
 8002d38:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8002d42:	2300      	movs	r3, #0
 8002d44:	61fb      	str	r3, [r7, #28]
 8002d46:	e175      	b.n	8003034 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002d48:	2201      	movs	r2, #1
 8002d4a:	69fb      	ldr	r3, [r7, #28]
 8002d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d50:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	697a      	ldr	r2, [r7, #20]
 8002d58:	4013      	ands	r3, r2
 8002d5a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002d5c:	693a      	ldr	r2, [r7, #16]
 8002d5e:	697b      	ldr	r3, [r7, #20]
 8002d60:	429a      	cmp	r2, r3
 8002d62:	f040 8164 	bne.w	800302e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	685b      	ldr	r3, [r3, #4]
 8002d6a:	2b01      	cmp	r3, #1
 8002d6c:	d00b      	beq.n	8002d86 <HAL_GPIO_Init+0x5e>
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	685b      	ldr	r3, [r3, #4]
 8002d72:	2b02      	cmp	r3, #2
 8002d74:	d007      	beq.n	8002d86 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002d7a:	2b11      	cmp	r3, #17
 8002d7c:	d003      	beq.n	8002d86 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	2b12      	cmp	r3, #18
 8002d84:	d130      	bne.n	8002de8 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	689b      	ldr	r3, [r3, #8]
 8002d8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002d8c:	69fb      	ldr	r3, [r7, #28]
 8002d8e:	005b      	lsls	r3, r3, #1
 8002d90:	2203      	movs	r2, #3
 8002d92:	fa02 f303 	lsl.w	r3, r2, r3
 8002d96:	43db      	mvns	r3, r3
 8002d98:	69ba      	ldr	r2, [r7, #24]
 8002d9a:	4013      	ands	r3, r2
 8002d9c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	68da      	ldr	r2, [r3, #12]
 8002da2:	69fb      	ldr	r3, [r7, #28]
 8002da4:	005b      	lsls	r3, r3, #1
 8002da6:	fa02 f303 	lsl.w	r3, r2, r3
 8002daa:	69ba      	ldr	r2, [r7, #24]
 8002dac:	4313      	orrs	r3, r2
 8002dae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	69ba      	ldr	r2, [r7, #24]
 8002db4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002dbc:	2201      	movs	r2, #1
 8002dbe:	69fb      	ldr	r3, [r7, #28]
 8002dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc4:	43db      	mvns	r3, r3
 8002dc6:	69ba      	ldr	r2, [r7, #24]
 8002dc8:	4013      	ands	r3, r2
 8002dca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	091b      	lsrs	r3, r3, #4
 8002dd2:	f003 0201 	and.w	r2, r3, #1
 8002dd6:	69fb      	ldr	r3, [r7, #28]
 8002dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ddc:	69ba      	ldr	r2, [r7, #24]
 8002dde:	4313      	orrs	r3, r2
 8002de0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	69ba      	ldr	r2, [r7, #24]
 8002de6:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	68db      	ldr	r3, [r3, #12]
 8002dec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002dee:	69fb      	ldr	r3, [r7, #28]
 8002df0:	005b      	lsls	r3, r3, #1
 8002df2:	2203      	movs	r2, #3
 8002df4:	fa02 f303 	lsl.w	r3, r2, r3
 8002df8:	43db      	mvns	r3, r3
 8002dfa:	69ba      	ldr	r2, [r7, #24]
 8002dfc:	4013      	ands	r3, r2
 8002dfe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	689a      	ldr	r2, [r3, #8]
 8002e04:	69fb      	ldr	r3, [r7, #28]
 8002e06:	005b      	lsls	r3, r3, #1
 8002e08:	fa02 f303 	lsl.w	r3, r2, r3
 8002e0c:	69ba      	ldr	r2, [r7, #24]
 8002e0e:	4313      	orrs	r3, r2
 8002e10:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	69ba      	ldr	r2, [r7, #24]
 8002e16:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	685b      	ldr	r3, [r3, #4]
 8002e1c:	2b02      	cmp	r3, #2
 8002e1e:	d003      	beq.n	8002e28 <HAL_GPIO_Init+0x100>
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	2b12      	cmp	r3, #18
 8002e26:	d123      	bne.n	8002e70 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002e28:	69fb      	ldr	r3, [r7, #28]
 8002e2a:	08da      	lsrs	r2, r3, #3
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	3208      	adds	r2, #8
 8002e30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e34:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002e36:	69fb      	ldr	r3, [r7, #28]
 8002e38:	f003 0307 	and.w	r3, r3, #7
 8002e3c:	009b      	lsls	r3, r3, #2
 8002e3e:	220f      	movs	r2, #15
 8002e40:	fa02 f303 	lsl.w	r3, r2, r3
 8002e44:	43db      	mvns	r3, r3
 8002e46:	69ba      	ldr	r2, [r7, #24]
 8002e48:	4013      	ands	r3, r2
 8002e4a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	691a      	ldr	r2, [r3, #16]
 8002e50:	69fb      	ldr	r3, [r7, #28]
 8002e52:	f003 0307 	and.w	r3, r3, #7
 8002e56:	009b      	lsls	r3, r3, #2
 8002e58:	fa02 f303 	lsl.w	r3, r2, r3
 8002e5c:	69ba      	ldr	r2, [r7, #24]
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002e62:	69fb      	ldr	r3, [r7, #28]
 8002e64:	08da      	lsrs	r2, r3, #3
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	3208      	adds	r2, #8
 8002e6a:	69b9      	ldr	r1, [r7, #24]
 8002e6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002e76:	69fb      	ldr	r3, [r7, #28]
 8002e78:	005b      	lsls	r3, r3, #1
 8002e7a:	2203      	movs	r2, #3
 8002e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e80:	43db      	mvns	r3, r3
 8002e82:	69ba      	ldr	r2, [r7, #24]
 8002e84:	4013      	ands	r3, r2
 8002e86:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	f003 0203 	and.w	r2, r3, #3
 8002e90:	69fb      	ldr	r3, [r7, #28]
 8002e92:	005b      	lsls	r3, r3, #1
 8002e94:	fa02 f303 	lsl.w	r3, r2, r3
 8002e98:	69ba      	ldr	r2, [r7, #24]
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	69ba      	ldr	r2, [r7, #24]
 8002ea2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	f000 80be 	beq.w	800302e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002eb2:	4b66      	ldr	r3, [pc, #408]	; (800304c <HAL_GPIO_Init+0x324>)
 8002eb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eb6:	4a65      	ldr	r2, [pc, #404]	; (800304c <HAL_GPIO_Init+0x324>)
 8002eb8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ebc:	6453      	str	r3, [r2, #68]	; 0x44
 8002ebe:	4b63      	ldr	r3, [pc, #396]	; (800304c <HAL_GPIO_Init+0x324>)
 8002ec0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ec2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ec6:	60fb      	str	r3, [r7, #12]
 8002ec8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002eca:	4a61      	ldr	r2, [pc, #388]	; (8003050 <HAL_GPIO_Init+0x328>)
 8002ecc:	69fb      	ldr	r3, [r7, #28]
 8002ece:	089b      	lsrs	r3, r3, #2
 8002ed0:	3302      	adds	r3, #2
 8002ed2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ed6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002ed8:	69fb      	ldr	r3, [r7, #28]
 8002eda:	f003 0303 	and.w	r3, r3, #3
 8002ede:	009b      	lsls	r3, r3, #2
 8002ee0:	220f      	movs	r2, #15
 8002ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee6:	43db      	mvns	r3, r3
 8002ee8:	69ba      	ldr	r2, [r7, #24]
 8002eea:	4013      	ands	r3, r2
 8002eec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	4a58      	ldr	r2, [pc, #352]	; (8003054 <HAL_GPIO_Init+0x32c>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d037      	beq.n	8002f66 <HAL_GPIO_Init+0x23e>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	4a57      	ldr	r2, [pc, #348]	; (8003058 <HAL_GPIO_Init+0x330>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d031      	beq.n	8002f62 <HAL_GPIO_Init+0x23a>
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	4a56      	ldr	r2, [pc, #344]	; (800305c <HAL_GPIO_Init+0x334>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d02b      	beq.n	8002f5e <HAL_GPIO_Init+0x236>
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	4a55      	ldr	r2, [pc, #340]	; (8003060 <HAL_GPIO_Init+0x338>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d025      	beq.n	8002f5a <HAL_GPIO_Init+0x232>
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	4a54      	ldr	r2, [pc, #336]	; (8003064 <HAL_GPIO_Init+0x33c>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d01f      	beq.n	8002f56 <HAL_GPIO_Init+0x22e>
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	4a53      	ldr	r2, [pc, #332]	; (8003068 <HAL_GPIO_Init+0x340>)
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d019      	beq.n	8002f52 <HAL_GPIO_Init+0x22a>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	4a52      	ldr	r2, [pc, #328]	; (800306c <HAL_GPIO_Init+0x344>)
 8002f22:	4293      	cmp	r3, r2
 8002f24:	d013      	beq.n	8002f4e <HAL_GPIO_Init+0x226>
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	4a51      	ldr	r2, [pc, #324]	; (8003070 <HAL_GPIO_Init+0x348>)
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d00d      	beq.n	8002f4a <HAL_GPIO_Init+0x222>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	4a50      	ldr	r2, [pc, #320]	; (8003074 <HAL_GPIO_Init+0x34c>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d007      	beq.n	8002f46 <HAL_GPIO_Init+0x21e>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	4a4f      	ldr	r2, [pc, #316]	; (8003078 <HAL_GPIO_Init+0x350>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d101      	bne.n	8002f42 <HAL_GPIO_Init+0x21a>
 8002f3e:	2309      	movs	r3, #9
 8002f40:	e012      	b.n	8002f68 <HAL_GPIO_Init+0x240>
 8002f42:	230a      	movs	r3, #10
 8002f44:	e010      	b.n	8002f68 <HAL_GPIO_Init+0x240>
 8002f46:	2308      	movs	r3, #8
 8002f48:	e00e      	b.n	8002f68 <HAL_GPIO_Init+0x240>
 8002f4a:	2307      	movs	r3, #7
 8002f4c:	e00c      	b.n	8002f68 <HAL_GPIO_Init+0x240>
 8002f4e:	2306      	movs	r3, #6
 8002f50:	e00a      	b.n	8002f68 <HAL_GPIO_Init+0x240>
 8002f52:	2305      	movs	r3, #5
 8002f54:	e008      	b.n	8002f68 <HAL_GPIO_Init+0x240>
 8002f56:	2304      	movs	r3, #4
 8002f58:	e006      	b.n	8002f68 <HAL_GPIO_Init+0x240>
 8002f5a:	2303      	movs	r3, #3
 8002f5c:	e004      	b.n	8002f68 <HAL_GPIO_Init+0x240>
 8002f5e:	2302      	movs	r3, #2
 8002f60:	e002      	b.n	8002f68 <HAL_GPIO_Init+0x240>
 8002f62:	2301      	movs	r3, #1
 8002f64:	e000      	b.n	8002f68 <HAL_GPIO_Init+0x240>
 8002f66:	2300      	movs	r3, #0
 8002f68:	69fa      	ldr	r2, [r7, #28]
 8002f6a:	f002 0203 	and.w	r2, r2, #3
 8002f6e:	0092      	lsls	r2, r2, #2
 8002f70:	4093      	lsls	r3, r2
 8002f72:	69ba      	ldr	r2, [r7, #24]
 8002f74:	4313      	orrs	r3, r2
 8002f76:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002f78:	4935      	ldr	r1, [pc, #212]	; (8003050 <HAL_GPIO_Init+0x328>)
 8002f7a:	69fb      	ldr	r3, [r7, #28]
 8002f7c:	089b      	lsrs	r3, r3, #2
 8002f7e:	3302      	adds	r3, #2
 8002f80:	69ba      	ldr	r2, [r7, #24]
 8002f82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002f86:	4b3d      	ldr	r3, [pc, #244]	; (800307c <HAL_GPIO_Init+0x354>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f8c:	693b      	ldr	r3, [r7, #16]
 8002f8e:	43db      	mvns	r3, r3
 8002f90:	69ba      	ldr	r2, [r7, #24]
 8002f92:	4013      	ands	r3, r2
 8002f94:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d003      	beq.n	8002faa <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002fa2:	69ba      	ldr	r2, [r7, #24]
 8002fa4:	693b      	ldr	r3, [r7, #16]
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002faa:	4a34      	ldr	r2, [pc, #208]	; (800307c <HAL_GPIO_Init+0x354>)
 8002fac:	69bb      	ldr	r3, [r7, #24]
 8002fae:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002fb0:	4b32      	ldr	r3, [pc, #200]	; (800307c <HAL_GPIO_Init+0x354>)
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fb6:	693b      	ldr	r3, [r7, #16]
 8002fb8:	43db      	mvns	r3, r3
 8002fba:	69ba      	ldr	r2, [r7, #24]
 8002fbc:	4013      	ands	r3, r2
 8002fbe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d003      	beq.n	8002fd4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002fcc:	69ba      	ldr	r2, [r7, #24]
 8002fce:	693b      	ldr	r3, [r7, #16]
 8002fd0:	4313      	orrs	r3, r2
 8002fd2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002fd4:	4a29      	ldr	r2, [pc, #164]	; (800307c <HAL_GPIO_Init+0x354>)
 8002fd6:	69bb      	ldr	r3, [r7, #24]
 8002fd8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002fda:	4b28      	ldr	r3, [pc, #160]	; (800307c <HAL_GPIO_Init+0x354>)
 8002fdc:	689b      	ldr	r3, [r3, #8]
 8002fde:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fe0:	693b      	ldr	r3, [r7, #16]
 8002fe2:	43db      	mvns	r3, r3
 8002fe4:	69ba      	ldr	r2, [r7, #24]
 8002fe6:	4013      	ands	r3, r2
 8002fe8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	685b      	ldr	r3, [r3, #4]
 8002fee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d003      	beq.n	8002ffe <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002ff6:	69ba      	ldr	r2, [r7, #24]
 8002ff8:	693b      	ldr	r3, [r7, #16]
 8002ffa:	4313      	orrs	r3, r2
 8002ffc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002ffe:	4a1f      	ldr	r2, [pc, #124]	; (800307c <HAL_GPIO_Init+0x354>)
 8003000:	69bb      	ldr	r3, [r7, #24]
 8003002:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003004:	4b1d      	ldr	r3, [pc, #116]	; (800307c <HAL_GPIO_Init+0x354>)
 8003006:	68db      	ldr	r3, [r3, #12]
 8003008:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800300a:	693b      	ldr	r3, [r7, #16]
 800300c:	43db      	mvns	r3, r3
 800300e:	69ba      	ldr	r2, [r7, #24]
 8003010:	4013      	ands	r3, r2
 8003012:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800301c:	2b00      	cmp	r3, #0
 800301e:	d003      	beq.n	8003028 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003020:	69ba      	ldr	r2, [r7, #24]
 8003022:	693b      	ldr	r3, [r7, #16]
 8003024:	4313      	orrs	r3, r2
 8003026:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003028:	4a14      	ldr	r2, [pc, #80]	; (800307c <HAL_GPIO_Init+0x354>)
 800302a:	69bb      	ldr	r3, [r7, #24]
 800302c:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 800302e:	69fb      	ldr	r3, [r7, #28]
 8003030:	3301      	adds	r3, #1
 8003032:	61fb      	str	r3, [r7, #28]
 8003034:	69fb      	ldr	r3, [r7, #28]
 8003036:	2b0f      	cmp	r3, #15
 8003038:	f67f ae86 	bls.w	8002d48 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800303c:	bf00      	nop
 800303e:	bf00      	nop
 8003040:	3724      	adds	r7, #36	; 0x24
 8003042:	46bd      	mov	sp, r7
 8003044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003048:	4770      	bx	lr
 800304a:	bf00      	nop
 800304c:	40023800 	.word	0x40023800
 8003050:	40013800 	.word	0x40013800
 8003054:	40020000 	.word	0x40020000
 8003058:	40020400 	.word	0x40020400
 800305c:	40020800 	.word	0x40020800
 8003060:	40020c00 	.word	0x40020c00
 8003064:	40021000 	.word	0x40021000
 8003068:	40021400 	.word	0x40021400
 800306c:	40021800 	.word	0x40021800
 8003070:	40021c00 	.word	0x40021c00
 8003074:	40022000 	.word	0x40022000
 8003078:	40022400 	.word	0x40022400
 800307c:	40013c00 	.word	0x40013c00

08003080 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003080:	b480      	push	{r7}
 8003082:	b083      	sub	sp, #12
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
 8003088:	460b      	mov	r3, r1
 800308a:	807b      	strh	r3, [r7, #2]
 800308c:	4613      	mov	r3, r2
 800308e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003090:	787b      	ldrb	r3, [r7, #1]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d003      	beq.n	800309e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003096:	887a      	ldrh	r2, [r7, #2]
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800309c:	e003      	b.n	80030a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800309e:	887b      	ldrh	r3, [r7, #2]
 80030a0:	041a      	lsls	r2, r3, #16
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	619a      	str	r2, [r3, #24]
}
 80030a6:	bf00      	nop
 80030a8:	370c      	adds	r7, #12
 80030aa:	46bd      	mov	sp, r7
 80030ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b0:	4770      	bx	lr
	...

080030b4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b082      	sub	sp, #8
 80030b8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80030ba:	2300      	movs	r3, #0
 80030bc:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80030be:	4b23      	ldr	r3, [pc, #140]	; (800314c <HAL_PWREx_EnableOverDrive+0x98>)
 80030c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030c2:	4a22      	ldr	r2, [pc, #136]	; (800314c <HAL_PWREx_EnableOverDrive+0x98>)
 80030c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030c8:	6413      	str	r3, [r2, #64]	; 0x40
 80030ca:	4b20      	ldr	r3, [pc, #128]	; (800314c <HAL_PWREx_EnableOverDrive+0x98>)
 80030cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030d2:	603b      	str	r3, [r7, #0]
 80030d4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80030d6:	4b1e      	ldr	r3, [pc, #120]	; (8003150 <HAL_PWREx_EnableOverDrive+0x9c>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4a1d      	ldr	r2, [pc, #116]	; (8003150 <HAL_PWREx_EnableOverDrive+0x9c>)
 80030dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030e0:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80030e2:	f7ff fcdf 	bl	8002aa4 <HAL_GetTick>
 80030e6:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80030e8:	e009      	b.n	80030fe <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80030ea:	f7ff fcdb 	bl	8002aa4 <HAL_GetTick>
 80030ee:	4602      	mov	r2, r0
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	1ad3      	subs	r3, r2, r3
 80030f4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80030f8:	d901      	bls.n	80030fe <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80030fa:	2303      	movs	r3, #3
 80030fc:	e022      	b.n	8003144 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80030fe:	4b14      	ldr	r3, [pc, #80]	; (8003150 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003100:	685b      	ldr	r3, [r3, #4]
 8003102:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003106:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800310a:	d1ee      	bne.n	80030ea <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800310c:	4b10      	ldr	r3, [pc, #64]	; (8003150 <HAL_PWREx_EnableOverDrive+0x9c>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	4a0f      	ldr	r2, [pc, #60]	; (8003150 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003112:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003116:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003118:	f7ff fcc4 	bl	8002aa4 <HAL_GetTick>
 800311c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800311e:	e009      	b.n	8003134 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003120:	f7ff fcc0 	bl	8002aa4 <HAL_GetTick>
 8003124:	4602      	mov	r2, r0
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	1ad3      	subs	r3, r2, r3
 800312a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800312e:	d901      	bls.n	8003134 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003130:	2303      	movs	r3, #3
 8003132:	e007      	b.n	8003144 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003134:	4b06      	ldr	r3, [pc, #24]	; (8003150 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800313c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003140:	d1ee      	bne.n	8003120 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8003142:	2300      	movs	r3, #0
}
 8003144:	4618      	mov	r0, r3
 8003146:	3708      	adds	r7, #8
 8003148:	46bd      	mov	sp, r7
 800314a:	bd80      	pop	{r7, pc}
 800314c:	40023800 	.word	0x40023800
 8003150:	40007000 	.word	0x40007000

08003154 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b086      	sub	sp, #24
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800315c:	2300      	movs	r3, #0
 800315e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d101      	bne.n	800316a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003166:	2301      	movs	r3, #1
 8003168:	e291      	b.n	800368e <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f003 0301 	and.w	r3, r3, #1
 8003172:	2b00      	cmp	r3, #0
 8003174:	f000 8087 	beq.w	8003286 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003178:	4b96      	ldr	r3, [pc, #600]	; (80033d4 <HAL_RCC_OscConfig+0x280>)
 800317a:	689b      	ldr	r3, [r3, #8]
 800317c:	f003 030c 	and.w	r3, r3, #12
 8003180:	2b04      	cmp	r3, #4
 8003182:	d00c      	beq.n	800319e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003184:	4b93      	ldr	r3, [pc, #588]	; (80033d4 <HAL_RCC_OscConfig+0x280>)
 8003186:	689b      	ldr	r3, [r3, #8]
 8003188:	f003 030c 	and.w	r3, r3, #12
 800318c:	2b08      	cmp	r3, #8
 800318e:	d112      	bne.n	80031b6 <HAL_RCC_OscConfig+0x62>
 8003190:	4b90      	ldr	r3, [pc, #576]	; (80033d4 <HAL_RCC_OscConfig+0x280>)
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003198:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800319c:	d10b      	bne.n	80031b6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800319e:	4b8d      	ldr	r3, [pc, #564]	; (80033d4 <HAL_RCC_OscConfig+0x280>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d06c      	beq.n	8003284 <HAL_RCC_OscConfig+0x130>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d168      	bne.n	8003284 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80031b2:	2301      	movs	r3, #1
 80031b4:	e26b      	b.n	800368e <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031be:	d106      	bne.n	80031ce <HAL_RCC_OscConfig+0x7a>
 80031c0:	4b84      	ldr	r3, [pc, #528]	; (80033d4 <HAL_RCC_OscConfig+0x280>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	4a83      	ldr	r2, [pc, #524]	; (80033d4 <HAL_RCC_OscConfig+0x280>)
 80031c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031ca:	6013      	str	r3, [r2, #0]
 80031cc:	e02e      	b.n	800322c <HAL_RCC_OscConfig+0xd8>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d10c      	bne.n	80031f0 <HAL_RCC_OscConfig+0x9c>
 80031d6:	4b7f      	ldr	r3, [pc, #508]	; (80033d4 <HAL_RCC_OscConfig+0x280>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	4a7e      	ldr	r2, [pc, #504]	; (80033d4 <HAL_RCC_OscConfig+0x280>)
 80031dc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80031e0:	6013      	str	r3, [r2, #0]
 80031e2:	4b7c      	ldr	r3, [pc, #496]	; (80033d4 <HAL_RCC_OscConfig+0x280>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4a7b      	ldr	r2, [pc, #492]	; (80033d4 <HAL_RCC_OscConfig+0x280>)
 80031e8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80031ec:	6013      	str	r3, [r2, #0]
 80031ee:	e01d      	b.n	800322c <HAL_RCC_OscConfig+0xd8>
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80031f8:	d10c      	bne.n	8003214 <HAL_RCC_OscConfig+0xc0>
 80031fa:	4b76      	ldr	r3, [pc, #472]	; (80033d4 <HAL_RCC_OscConfig+0x280>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	4a75      	ldr	r2, [pc, #468]	; (80033d4 <HAL_RCC_OscConfig+0x280>)
 8003200:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003204:	6013      	str	r3, [r2, #0]
 8003206:	4b73      	ldr	r3, [pc, #460]	; (80033d4 <HAL_RCC_OscConfig+0x280>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4a72      	ldr	r2, [pc, #456]	; (80033d4 <HAL_RCC_OscConfig+0x280>)
 800320c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003210:	6013      	str	r3, [r2, #0]
 8003212:	e00b      	b.n	800322c <HAL_RCC_OscConfig+0xd8>
 8003214:	4b6f      	ldr	r3, [pc, #444]	; (80033d4 <HAL_RCC_OscConfig+0x280>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	4a6e      	ldr	r2, [pc, #440]	; (80033d4 <HAL_RCC_OscConfig+0x280>)
 800321a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800321e:	6013      	str	r3, [r2, #0]
 8003220:	4b6c      	ldr	r3, [pc, #432]	; (80033d4 <HAL_RCC_OscConfig+0x280>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a6b      	ldr	r2, [pc, #428]	; (80033d4 <HAL_RCC_OscConfig+0x280>)
 8003226:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800322a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	685b      	ldr	r3, [r3, #4]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d013      	beq.n	800325c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003234:	f7ff fc36 	bl	8002aa4 <HAL_GetTick>
 8003238:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800323a:	e008      	b.n	800324e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800323c:	f7ff fc32 	bl	8002aa4 <HAL_GetTick>
 8003240:	4602      	mov	r2, r0
 8003242:	693b      	ldr	r3, [r7, #16]
 8003244:	1ad3      	subs	r3, r2, r3
 8003246:	2b64      	cmp	r3, #100	; 0x64
 8003248:	d901      	bls.n	800324e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800324a:	2303      	movs	r3, #3
 800324c:	e21f      	b.n	800368e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800324e:	4b61      	ldr	r3, [pc, #388]	; (80033d4 <HAL_RCC_OscConfig+0x280>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003256:	2b00      	cmp	r3, #0
 8003258:	d0f0      	beq.n	800323c <HAL_RCC_OscConfig+0xe8>
 800325a:	e014      	b.n	8003286 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800325c:	f7ff fc22 	bl	8002aa4 <HAL_GetTick>
 8003260:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003262:	e008      	b.n	8003276 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003264:	f7ff fc1e 	bl	8002aa4 <HAL_GetTick>
 8003268:	4602      	mov	r2, r0
 800326a:	693b      	ldr	r3, [r7, #16]
 800326c:	1ad3      	subs	r3, r2, r3
 800326e:	2b64      	cmp	r3, #100	; 0x64
 8003270:	d901      	bls.n	8003276 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003272:	2303      	movs	r3, #3
 8003274:	e20b      	b.n	800368e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003276:	4b57      	ldr	r3, [pc, #348]	; (80033d4 <HAL_RCC_OscConfig+0x280>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800327e:	2b00      	cmp	r3, #0
 8003280:	d1f0      	bne.n	8003264 <HAL_RCC_OscConfig+0x110>
 8003282:	e000      	b.n	8003286 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003284:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f003 0302 	and.w	r3, r3, #2
 800328e:	2b00      	cmp	r3, #0
 8003290:	d069      	beq.n	8003366 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003292:	4b50      	ldr	r3, [pc, #320]	; (80033d4 <HAL_RCC_OscConfig+0x280>)
 8003294:	689b      	ldr	r3, [r3, #8]
 8003296:	f003 030c 	and.w	r3, r3, #12
 800329a:	2b00      	cmp	r3, #0
 800329c:	d00b      	beq.n	80032b6 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800329e:	4b4d      	ldr	r3, [pc, #308]	; (80033d4 <HAL_RCC_OscConfig+0x280>)
 80032a0:	689b      	ldr	r3, [r3, #8]
 80032a2:	f003 030c 	and.w	r3, r3, #12
 80032a6:	2b08      	cmp	r3, #8
 80032a8:	d11c      	bne.n	80032e4 <HAL_RCC_OscConfig+0x190>
 80032aa:	4b4a      	ldr	r3, [pc, #296]	; (80033d4 <HAL_RCC_OscConfig+0x280>)
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d116      	bne.n	80032e4 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032b6:	4b47      	ldr	r3, [pc, #284]	; (80033d4 <HAL_RCC_OscConfig+0x280>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f003 0302 	and.w	r3, r3, #2
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d005      	beq.n	80032ce <HAL_RCC_OscConfig+0x17a>
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	68db      	ldr	r3, [r3, #12]
 80032c6:	2b01      	cmp	r3, #1
 80032c8:	d001      	beq.n	80032ce <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
 80032cc:	e1df      	b.n	800368e <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032ce:	4b41      	ldr	r3, [pc, #260]	; (80033d4 <HAL_RCC_OscConfig+0x280>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	691b      	ldr	r3, [r3, #16]
 80032da:	00db      	lsls	r3, r3, #3
 80032dc:	493d      	ldr	r1, [pc, #244]	; (80033d4 <HAL_RCC_OscConfig+0x280>)
 80032de:	4313      	orrs	r3, r2
 80032e0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032e2:	e040      	b.n	8003366 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	68db      	ldr	r3, [r3, #12]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d023      	beq.n	8003334 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80032ec:	4b39      	ldr	r3, [pc, #228]	; (80033d4 <HAL_RCC_OscConfig+0x280>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4a38      	ldr	r2, [pc, #224]	; (80033d4 <HAL_RCC_OscConfig+0x280>)
 80032f2:	f043 0301 	orr.w	r3, r3, #1
 80032f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032f8:	f7ff fbd4 	bl	8002aa4 <HAL_GetTick>
 80032fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032fe:	e008      	b.n	8003312 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003300:	f7ff fbd0 	bl	8002aa4 <HAL_GetTick>
 8003304:	4602      	mov	r2, r0
 8003306:	693b      	ldr	r3, [r7, #16]
 8003308:	1ad3      	subs	r3, r2, r3
 800330a:	2b02      	cmp	r3, #2
 800330c:	d901      	bls.n	8003312 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800330e:	2303      	movs	r3, #3
 8003310:	e1bd      	b.n	800368e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003312:	4b30      	ldr	r3, [pc, #192]	; (80033d4 <HAL_RCC_OscConfig+0x280>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f003 0302 	and.w	r3, r3, #2
 800331a:	2b00      	cmp	r3, #0
 800331c:	d0f0      	beq.n	8003300 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800331e:	4b2d      	ldr	r3, [pc, #180]	; (80033d4 <HAL_RCC_OscConfig+0x280>)
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	691b      	ldr	r3, [r3, #16]
 800332a:	00db      	lsls	r3, r3, #3
 800332c:	4929      	ldr	r1, [pc, #164]	; (80033d4 <HAL_RCC_OscConfig+0x280>)
 800332e:	4313      	orrs	r3, r2
 8003330:	600b      	str	r3, [r1, #0]
 8003332:	e018      	b.n	8003366 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003334:	4b27      	ldr	r3, [pc, #156]	; (80033d4 <HAL_RCC_OscConfig+0x280>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	4a26      	ldr	r2, [pc, #152]	; (80033d4 <HAL_RCC_OscConfig+0x280>)
 800333a:	f023 0301 	bic.w	r3, r3, #1
 800333e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003340:	f7ff fbb0 	bl	8002aa4 <HAL_GetTick>
 8003344:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003346:	e008      	b.n	800335a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003348:	f7ff fbac 	bl	8002aa4 <HAL_GetTick>
 800334c:	4602      	mov	r2, r0
 800334e:	693b      	ldr	r3, [r7, #16]
 8003350:	1ad3      	subs	r3, r2, r3
 8003352:	2b02      	cmp	r3, #2
 8003354:	d901      	bls.n	800335a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003356:	2303      	movs	r3, #3
 8003358:	e199      	b.n	800368e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800335a:	4b1e      	ldr	r3, [pc, #120]	; (80033d4 <HAL_RCC_OscConfig+0x280>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f003 0302 	and.w	r3, r3, #2
 8003362:	2b00      	cmp	r3, #0
 8003364:	d1f0      	bne.n	8003348 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f003 0308 	and.w	r3, r3, #8
 800336e:	2b00      	cmp	r3, #0
 8003370:	d038      	beq.n	80033e4 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	695b      	ldr	r3, [r3, #20]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d019      	beq.n	80033ae <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800337a:	4b16      	ldr	r3, [pc, #88]	; (80033d4 <HAL_RCC_OscConfig+0x280>)
 800337c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800337e:	4a15      	ldr	r2, [pc, #84]	; (80033d4 <HAL_RCC_OscConfig+0x280>)
 8003380:	f043 0301 	orr.w	r3, r3, #1
 8003384:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003386:	f7ff fb8d 	bl	8002aa4 <HAL_GetTick>
 800338a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800338c:	e008      	b.n	80033a0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800338e:	f7ff fb89 	bl	8002aa4 <HAL_GetTick>
 8003392:	4602      	mov	r2, r0
 8003394:	693b      	ldr	r3, [r7, #16]
 8003396:	1ad3      	subs	r3, r2, r3
 8003398:	2b02      	cmp	r3, #2
 800339a:	d901      	bls.n	80033a0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800339c:	2303      	movs	r3, #3
 800339e:	e176      	b.n	800368e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033a0:	4b0c      	ldr	r3, [pc, #48]	; (80033d4 <HAL_RCC_OscConfig+0x280>)
 80033a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033a4:	f003 0302 	and.w	r3, r3, #2
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d0f0      	beq.n	800338e <HAL_RCC_OscConfig+0x23a>
 80033ac:	e01a      	b.n	80033e4 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80033ae:	4b09      	ldr	r3, [pc, #36]	; (80033d4 <HAL_RCC_OscConfig+0x280>)
 80033b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033b2:	4a08      	ldr	r2, [pc, #32]	; (80033d4 <HAL_RCC_OscConfig+0x280>)
 80033b4:	f023 0301 	bic.w	r3, r3, #1
 80033b8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033ba:	f7ff fb73 	bl	8002aa4 <HAL_GetTick>
 80033be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033c0:	e00a      	b.n	80033d8 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033c2:	f7ff fb6f 	bl	8002aa4 <HAL_GetTick>
 80033c6:	4602      	mov	r2, r0
 80033c8:	693b      	ldr	r3, [r7, #16]
 80033ca:	1ad3      	subs	r3, r2, r3
 80033cc:	2b02      	cmp	r3, #2
 80033ce:	d903      	bls.n	80033d8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80033d0:	2303      	movs	r3, #3
 80033d2:	e15c      	b.n	800368e <HAL_RCC_OscConfig+0x53a>
 80033d4:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033d8:	4b91      	ldr	r3, [pc, #580]	; (8003620 <HAL_RCC_OscConfig+0x4cc>)
 80033da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033dc:	f003 0302 	and.w	r3, r3, #2
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d1ee      	bne.n	80033c2 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f003 0304 	and.w	r3, r3, #4
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	f000 80a4 	beq.w	800353a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033f2:	4b8b      	ldr	r3, [pc, #556]	; (8003620 <HAL_RCC_OscConfig+0x4cc>)
 80033f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d10d      	bne.n	800341a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80033fe:	4b88      	ldr	r3, [pc, #544]	; (8003620 <HAL_RCC_OscConfig+0x4cc>)
 8003400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003402:	4a87      	ldr	r2, [pc, #540]	; (8003620 <HAL_RCC_OscConfig+0x4cc>)
 8003404:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003408:	6413      	str	r3, [r2, #64]	; 0x40
 800340a:	4b85      	ldr	r3, [pc, #532]	; (8003620 <HAL_RCC_OscConfig+0x4cc>)
 800340c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800340e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003412:	60bb      	str	r3, [r7, #8]
 8003414:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003416:	2301      	movs	r3, #1
 8003418:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800341a:	4b82      	ldr	r3, [pc, #520]	; (8003624 <HAL_RCC_OscConfig+0x4d0>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003422:	2b00      	cmp	r3, #0
 8003424:	d118      	bne.n	8003458 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003426:	4b7f      	ldr	r3, [pc, #508]	; (8003624 <HAL_RCC_OscConfig+0x4d0>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	4a7e      	ldr	r2, [pc, #504]	; (8003624 <HAL_RCC_OscConfig+0x4d0>)
 800342c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003430:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003432:	f7ff fb37 	bl	8002aa4 <HAL_GetTick>
 8003436:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003438:	e008      	b.n	800344c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800343a:	f7ff fb33 	bl	8002aa4 <HAL_GetTick>
 800343e:	4602      	mov	r2, r0
 8003440:	693b      	ldr	r3, [r7, #16]
 8003442:	1ad3      	subs	r3, r2, r3
 8003444:	2b64      	cmp	r3, #100	; 0x64
 8003446:	d901      	bls.n	800344c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003448:	2303      	movs	r3, #3
 800344a:	e120      	b.n	800368e <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800344c:	4b75      	ldr	r3, [pc, #468]	; (8003624 <HAL_RCC_OscConfig+0x4d0>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003454:	2b00      	cmp	r3, #0
 8003456:	d0f0      	beq.n	800343a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	2b01      	cmp	r3, #1
 800345e:	d106      	bne.n	800346e <HAL_RCC_OscConfig+0x31a>
 8003460:	4b6f      	ldr	r3, [pc, #444]	; (8003620 <HAL_RCC_OscConfig+0x4cc>)
 8003462:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003464:	4a6e      	ldr	r2, [pc, #440]	; (8003620 <HAL_RCC_OscConfig+0x4cc>)
 8003466:	f043 0301 	orr.w	r3, r3, #1
 800346a:	6713      	str	r3, [r2, #112]	; 0x70
 800346c:	e02d      	b.n	80034ca <HAL_RCC_OscConfig+0x376>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	689b      	ldr	r3, [r3, #8]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d10c      	bne.n	8003490 <HAL_RCC_OscConfig+0x33c>
 8003476:	4b6a      	ldr	r3, [pc, #424]	; (8003620 <HAL_RCC_OscConfig+0x4cc>)
 8003478:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800347a:	4a69      	ldr	r2, [pc, #420]	; (8003620 <HAL_RCC_OscConfig+0x4cc>)
 800347c:	f023 0301 	bic.w	r3, r3, #1
 8003480:	6713      	str	r3, [r2, #112]	; 0x70
 8003482:	4b67      	ldr	r3, [pc, #412]	; (8003620 <HAL_RCC_OscConfig+0x4cc>)
 8003484:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003486:	4a66      	ldr	r2, [pc, #408]	; (8003620 <HAL_RCC_OscConfig+0x4cc>)
 8003488:	f023 0304 	bic.w	r3, r3, #4
 800348c:	6713      	str	r3, [r2, #112]	; 0x70
 800348e:	e01c      	b.n	80034ca <HAL_RCC_OscConfig+0x376>
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	689b      	ldr	r3, [r3, #8]
 8003494:	2b05      	cmp	r3, #5
 8003496:	d10c      	bne.n	80034b2 <HAL_RCC_OscConfig+0x35e>
 8003498:	4b61      	ldr	r3, [pc, #388]	; (8003620 <HAL_RCC_OscConfig+0x4cc>)
 800349a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800349c:	4a60      	ldr	r2, [pc, #384]	; (8003620 <HAL_RCC_OscConfig+0x4cc>)
 800349e:	f043 0304 	orr.w	r3, r3, #4
 80034a2:	6713      	str	r3, [r2, #112]	; 0x70
 80034a4:	4b5e      	ldr	r3, [pc, #376]	; (8003620 <HAL_RCC_OscConfig+0x4cc>)
 80034a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034a8:	4a5d      	ldr	r2, [pc, #372]	; (8003620 <HAL_RCC_OscConfig+0x4cc>)
 80034aa:	f043 0301 	orr.w	r3, r3, #1
 80034ae:	6713      	str	r3, [r2, #112]	; 0x70
 80034b0:	e00b      	b.n	80034ca <HAL_RCC_OscConfig+0x376>
 80034b2:	4b5b      	ldr	r3, [pc, #364]	; (8003620 <HAL_RCC_OscConfig+0x4cc>)
 80034b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034b6:	4a5a      	ldr	r2, [pc, #360]	; (8003620 <HAL_RCC_OscConfig+0x4cc>)
 80034b8:	f023 0301 	bic.w	r3, r3, #1
 80034bc:	6713      	str	r3, [r2, #112]	; 0x70
 80034be:	4b58      	ldr	r3, [pc, #352]	; (8003620 <HAL_RCC_OscConfig+0x4cc>)
 80034c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034c2:	4a57      	ldr	r2, [pc, #348]	; (8003620 <HAL_RCC_OscConfig+0x4cc>)
 80034c4:	f023 0304 	bic.w	r3, r3, #4
 80034c8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	689b      	ldr	r3, [r3, #8]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d015      	beq.n	80034fe <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034d2:	f7ff fae7 	bl	8002aa4 <HAL_GetTick>
 80034d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034d8:	e00a      	b.n	80034f0 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034da:	f7ff fae3 	bl	8002aa4 <HAL_GetTick>
 80034de:	4602      	mov	r2, r0
 80034e0:	693b      	ldr	r3, [r7, #16]
 80034e2:	1ad3      	subs	r3, r2, r3
 80034e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d901      	bls.n	80034f0 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80034ec:	2303      	movs	r3, #3
 80034ee:	e0ce      	b.n	800368e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034f0:	4b4b      	ldr	r3, [pc, #300]	; (8003620 <HAL_RCC_OscConfig+0x4cc>)
 80034f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034f4:	f003 0302 	and.w	r3, r3, #2
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d0ee      	beq.n	80034da <HAL_RCC_OscConfig+0x386>
 80034fc:	e014      	b.n	8003528 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034fe:	f7ff fad1 	bl	8002aa4 <HAL_GetTick>
 8003502:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003504:	e00a      	b.n	800351c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003506:	f7ff facd 	bl	8002aa4 <HAL_GetTick>
 800350a:	4602      	mov	r2, r0
 800350c:	693b      	ldr	r3, [r7, #16]
 800350e:	1ad3      	subs	r3, r2, r3
 8003510:	f241 3288 	movw	r2, #5000	; 0x1388
 8003514:	4293      	cmp	r3, r2
 8003516:	d901      	bls.n	800351c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003518:	2303      	movs	r3, #3
 800351a:	e0b8      	b.n	800368e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800351c:	4b40      	ldr	r3, [pc, #256]	; (8003620 <HAL_RCC_OscConfig+0x4cc>)
 800351e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003520:	f003 0302 	and.w	r3, r3, #2
 8003524:	2b00      	cmp	r3, #0
 8003526:	d1ee      	bne.n	8003506 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003528:	7dfb      	ldrb	r3, [r7, #23]
 800352a:	2b01      	cmp	r3, #1
 800352c:	d105      	bne.n	800353a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800352e:	4b3c      	ldr	r3, [pc, #240]	; (8003620 <HAL_RCC_OscConfig+0x4cc>)
 8003530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003532:	4a3b      	ldr	r2, [pc, #236]	; (8003620 <HAL_RCC_OscConfig+0x4cc>)
 8003534:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003538:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	699b      	ldr	r3, [r3, #24]
 800353e:	2b00      	cmp	r3, #0
 8003540:	f000 80a4 	beq.w	800368c <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003544:	4b36      	ldr	r3, [pc, #216]	; (8003620 <HAL_RCC_OscConfig+0x4cc>)
 8003546:	689b      	ldr	r3, [r3, #8]
 8003548:	f003 030c 	and.w	r3, r3, #12
 800354c:	2b08      	cmp	r3, #8
 800354e:	d06b      	beq.n	8003628 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	699b      	ldr	r3, [r3, #24]
 8003554:	2b02      	cmp	r3, #2
 8003556:	d149      	bne.n	80035ec <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003558:	4b31      	ldr	r3, [pc, #196]	; (8003620 <HAL_RCC_OscConfig+0x4cc>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a30      	ldr	r2, [pc, #192]	; (8003620 <HAL_RCC_OscConfig+0x4cc>)
 800355e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003562:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003564:	f7ff fa9e 	bl	8002aa4 <HAL_GetTick>
 8003568:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800356a:	e008      	b.n	800357e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800356c:	f7ff fa9a 	bl	8002aa4 <HAL_GetTick>
 8003570:	4602      	mov	r2, r0
 8003572:	693b      	ldr	r3, [r7, #16]
 8003574:	1ad3      	subs	r3, r2, r3
 8003576:	2b02      	cmp	r3, #2
 8003578:	d901      	bls.n	800357e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800357a:	2303      	movs	r3, #3
 800357c:	e087      	b.n	800368e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800357e:	4b28      	ldr	r3, [pc, #160]	; (8003620 <HAL_RCC_OscConfig+0x4cc>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003586:	2b00      	cmp	r3, #0
 8003588:	d1f0      	bne.n	800356c <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	69da      	ldr	r2, [r3, #28]
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6a1b      	ldr	r3, [r3, #32]
 8003592:	431a      	orrs	r2, r3
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003598:	019b      	lsls	r3, r3, #6
 800359a:	431a      	orrs	r2, r3
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035a0:	085b      	lsrs	r3, r3, #1
 80035a2:	3b01      	subs	r3, #1
 80035a4:	041b      	lsls	r3, r3, #16
 80035a6:	431a      	orrs	r2, r3
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035ac:	061b      	lsls	r3, r3, #24
 80035ae:	4313      	orrs	r3, r2
 80035b0:	4a1b      	ldr	r2, [pc, #108]	; (8003620 <HAL_RCC_OscConfig+0x4cc>)
 80035b2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80035b6:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80035b8:	4b19      	ldr	r3, [pc, #100]	; (8003620 <HAL_RCC_OscConfig+0x4cc>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4a18      	ldr	r2, [pc, #96]	; (8003620 <HAL_RCC_OscConfig+0x4cc>)
 80035be:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80035c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035c4:	f7ff fa6e 	bl	8002aa4 <HAL_GetTick>
 80035c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035ca:	e008      	b.n	80035de <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035cc:	f7ff fa6a 	bl	8002aa4 <HAL_GetTick>
 80035d0:	4602      	mov	r2, r0
 80035d2:	693b      	ldr	r3, [r7, #16]
 80035d4:	1ad3      	subs	r3, r2, r3
 80035d6:	2b02      	cmp	r3, #2
 80035d8:	d901      	bls.n	80035de <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80035da:	2303      	movs	r3, #3
 80035dc:	e057      	b.n	800368e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035de:	4b10      	ldr	r3, [pc, #64]	; (8003620 <HAL_RCC_OscConfig+0x4cc>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d0f0      	beq.n	80035cc <HAL_RCC_OscConfig+0x478>
 80035ea:	e04f      	b.n	800368c <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035ec:	4b0c      	ldr	r3, [pc, #48]	; (8003620 <HAL_RCC_OscConfig+0x4cc>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4a0b      	ldr	r2, [pc, #44]	; (8003620 <HAL_RCC_OscConfig+0x4cc>)
 80035f2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80035f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035f8:	f7ff fa54 	bl	8002aa4 <HAL_GetTick>
 80035fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035fe:	e008      	b.n	8003612 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003600:	f7ff fa50 	bl	8002aa4 <HAL_GetTick>
 8003604:	4602      	mov	r2, r0
 8003606:	693b      	ldr	r3, [r7, #16]
 8003608:	1ad3      	subs	r3, r2, r3
 800360a:	2b02      	cmp	r3, #2
 800360c:	d901      	bls.n	8003612 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800360e:	2303      	movs	r3, #3
 8003610:	e03d      	b.n	800368e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003612:	4b03      	ldr	r3, [pc, #12]	; (8003620 <HAL_RCC_OscConfig+0x4cc>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800361a:	2b00      	cmp	r3, #0
 800361c:	d1f0      	bne.n	8003600 <HAL_RCC_OscConfig+0x4ac>
 800361e:	e035      	b.n	800368c <HAL_RCC_OscConfig+0x538>
 8003620:	40023800 	.word	0x40023800
 8003624:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003628:	4b1b      	ldr	r3, [pc, #108]	; (8003698 <HAL_RCC_OscConfig+0x544>)
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	699b      	ldr	r3, [r3, #24]
 8003632:	2b01      	cmp	r3, #1
 8003634:	d028      	beq.n	8003688 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003640:	429a      	cmp	r2, r3
 8003642:	d121      	bne.n	8003688 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800364e:	429a      	cmp	r2, r3
 8003650:	d11a      	bne.n	8003688 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003652:	68fa      	ldr	r2, [r7, #12]
 8003654:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003658:	4013      	ands	r3, r2
 800365a:	687a      	ldr	r2, [r7, #4]
 800365c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800365e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003660:	4293      	cmp	r3, r2
 8003662:	d111      	bne.n	8003688 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800366e:	085b      	lsrs	r3, r3, #1
 8003670:	3b01      	subs	r3, #1
 8003672:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003674:	429a      	cmp	r2, r3
 8003676:	d107      	bne.n	8003688 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003682:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003684:	429a      	cmp	r2, r3
 8003686:	d001      	beq.n	800368c <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8003688:	2301      	movs	r3, #1
 800368a:	e000      	b.n	800368e <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800368c:	2300      	movs	r3, #0
}
 800368e:	4618      	mov	r0, r3
 8003690:	3718      	adds	r7, #24
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}
 8003696:	bf00      	nop
 8003698:	40023800 	.word	0x40023800

0800369c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b084      	sub	sp, #16
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
 80036a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80036a6:	2300      	movs	r3, #0
 80036a8:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d101      	bne.n	80036b4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80036b0:	2301      	movs	r3, #1
 80036b2:	e0d0      	b.n	8003856 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80036b4:	4b6a      	ldr	r3, [pc, #424]	; (8003860 <HAL_RCC_ClockConfig+0x1c4>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f003 030f 	and.w	r3, r3, #15
 80036bc:	683a      	ldr	r2, [r7, #0]
 80036be:	429a      	cmp	r2, r3
 80036c0:	d910      	bls.n	80036e4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036c2:	4b67      	ldr	r3, [pc, #412]	; (8003860 <HAL_RCC_ClockConfig+0x1c4>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f023 020f 	bic.w	r2, r3, #15
 80036ca:	4965      	ldr	r1, [pc, #404]	; (8003860 <HAL_RCC_ClockConfig+0x1c4>)
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	4313      	orrs	r3, r2
 80036d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036d2:	4b63      	ldr	r3, [pc, #396]	; (8003860 <HAL_RCC_ClockConfig+0x1c4>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f003 030f 	and.w	r3, r3, #15
 80036da:	683a      	ldr	r2, [r7, #0]
 80036dc:	429a      	cmp	r2, r3
 80036de:	d001      	beq.n	80036e4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80036e0:	2301      	movs	r3, #1
 80036e2:	e0b8      	b.n	8003856 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f003 0302 	and.w	r3, r3, #2
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d020      	beq.n	8003732 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f003 0304 	and.w	r3, r3, #4
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d005      	beq.n	8003708 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80036fc:	4b59      	ldr	r3, [pc, #356]	; (8003864 <HAL_RCC_ClockConfig+0x1c8>)
 80036fe:	689b      	ldr	r3, [r3, #8]
 8003700:	4a58      	ldr	r2, [pc, #352]	; (8003864 <HAL_RCC_ClockConfig+0x1c8>)
 8003702:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003706:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f003 0308 	and.w	r3, r3, #8
 8003710:	2b00      	cmp	r3, #0
 8003712:	d005      	beq.n	8003720 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003714:	4b53      	ldr	r3, [pc, #332]	; (8003864 <HAL_RCC_ClockConfig+0x1c8>)
 8003716:	689b      	ldr	r3, [r3, #8]
 8003718:	4a52      	ldr	r2, [pc, #328]	; (8003864 <HAL_RCC_ClockConfig+0x1c8>)
 800371a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800371e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003720:	4b50      	ldr	r3, [pc, #320]	; (8003864 <HAL_RCC_ClockConfig+0x1c8>)
 8003722:	689b      	ldr	r3, [r3, #8]
 8003724:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	689b      	ldr	r3, [r3, #8]
 800372c:	494d      	ldr	r1, [pc, #308]	; (8003864 <HAL_RCC_ClockConfig+0x1c8>)
 800372e:	4313      	orrs	r3, r2
 8003730:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f003 0301 	and.w	r3, r3, #1
 800373a:	2b00      	cmp	r3, #0
 800373c:	d040      	beq.n	80037c0 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	2b01      	cmp	r3, #1
 8003744:	d107      	bne.n	8003756 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003746:	4b47      	ldr	r3, [pc, #284]	; (8003864 <HAL_RCC_ClockConfig+0x1c8>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800374e:	2b00      	cmp	r3, #0
 8003750:	d115      	bne.n	800377e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003752:	2301      	movs	r3, #1
 8003754:	e07f      	b.n	8003856 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	2b02      	cmp	r3, #2
 800375c:	d107      	bne.n	800376e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800375e:	4b41      	ldr	r3, [pc, #260]	; (8003864 <HAL_RCC_ClockConfig+0x1c8>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003766:	2b00      	cmp	r3, #0
 8003768:	d109      	bne.n	800377e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800376a:	2301      	movs	r3, #1
 800376c:	e073      	b.n	8003856 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800376e:	4b3d      	ldr	r3, [pc, #244]	; (8003864 <HAL_RCC_ClockConfig+0x1c8>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f003 0302 	and.w	r3, r3, #2
 8003776:	2b00      	cmp	r3, #0
 8003778:	d101      	bne.n	800377e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800377a:	2301      	movs	r3, #1
 800377c:	e06b      	b.n	8003856 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800377e:	4b39      	ldr	r3, [pc, #228]	; (8003864 <HAL_RCC_ClockConfig+0x1c8>)
 8003780:	689b      	ldr	r3, [r3, #8]
 8003782:	f023 0203 	bic.w	r2, r3, #3
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	4936      	ldr	r1, [pc, #216]	; (8003864 <HAL_RCC_ClockConfig+0x1c8>)
 800378c:	4313      	orrs	r3, r2
 800378e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003790:	f7ff f988 	bl	8002aa4 <HAL_GetTick>
 8003794:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003796:	e00a      	b.n	80037ae <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003798:	f7ff f984 	bl	8002aa4 <HAL_GetTick>
 800379c:	4602      	mov	r2, r0
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	1ad3      	subs	r3, r2, r3
 80037a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d901      	bls.n	80037ae <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80037aa:	2303      	movs	r3, #3
 80037ac:	e053      	b.n	8003856 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037ae:	4b2d      	ldr	r3, [pc, #180]	; (8003864 <HAL_RCC_ClockConfig+0x1c8>)
 80037b0:	689b      	ldr	r3, [r3, #8]
 80037b2:	f003 020c 	and.w	r2, r3, #12
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	685b      	ldr	r3, [r3, #4]
 80037ba:	009b      	lsls	r3, r3, #2
 80037bc:	429a      	cmp	r2, r3
 80037be:	d1eb      	bne.n	8003798 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80037c0:	4b27      	ldr	r3, [pc, #156]	; (8003860 <HAL_RCC_ClockConfig+0x1c4>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f003 030f 	and.w	r3, r3, #15
 80037c8:	683a      	ldr	r2, [r7, #0]
 80037ca:	429a      	cmp	r2, r3
 80037cc:	d210      	bcs.n	80037f0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037ce:	4b24      	ldr	r3, [pc, #144]	; (8003860 <HAL_RCC_ClockConfig+0x1c4>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f023 020f 	bic.w	r2, r3, #15
 80037d6:	4922      	ldr	r1, [pc, #136]	; (8003860 <HAL_RCC_ClockConfig+0x1c4>)
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	4313      	orrs	r3, r2
 80037dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037de:	4b20      	ldr	r3, [pc, #128]	; (8003860 <HAL_RCC_ClockConfig+0x1c4>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f003 030f 	and.w	r3, r3, #15
 80037e6:	683a      	ldr	r2, [r7, #0]
 80037e8:	429a      	cmp	r2, r3
 80037ea:	d001      	beq.n	80037f0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80037ec:	2301      	movs	r3, #1
 80037ee:	e032      	b.n	8003856 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f003 0304 	and.w	r3, r3, #4
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d008      	beq.n	800380e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80037fc:	4b19      	ldr	r3, [pc, #100]	; (8003864 <HAL_RCC_ClockConfig+0x1c8>)
 80037fe:	689b      	ldr	r3, [r3, #8]
 8003800:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	68db      	ldr	r3, [r3, #12]
 8003808:	4916      	ldr	r1, [pc, #88]	; (8003864 <HAL_RCC_ClockConfig+0x1c8>)
 800380a:	4313      	orrs	r3, r2
 800380c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f003 0308 	and.w	r3, r3, #8
 8003816:	2b00      	cmp	r3, #0
 8003818:	d009      	beq.n	800382e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800381a:	4b12      	ldr	r3, [pc, #72]	; (8003864 <HAL_RCC_ClockConfig+0x1c8>)
 800381c:	689b      	ldr	r3, [r3, #8]
 800381e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	691b      	ldr	r3, [r3, #16]
 8003826:	00db      	lsls	r3, r3, #3
 8003828:	490e      	ldr	r1, [pc, #56]	; (8003864 <HAL_RCC_ClockConfig+0x1c8>)
 800382a:	4313      	orrs	r3, r2
 800382c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800382e:	f000 f821 	bl	8003874 <HAL_RCC_GetSysClockFreq>
 8003832:	4602      	mov	r2, r0
 8003834:	4b0b      	ldr	r3, [pc, #44]	; (8003864 <HAL_RCC_ClockConfig+0x1c8>)
 8003836:	689b      	ldr	r3, [r3, #8]
 8003838:	091b      	lsrs	r3, r3, #4
 800383a:	f003 030f 	and.w	r3, r3, #15
 800383e:	490a      	ldr	r1, [pc, #40]	; (8003868 <HAL_RCC_ClockConfig+0x1cc>)
 8003840:	5ccb      	ldrb	r3, [r1, r3]
 8003842:	fa22 f303 	lsr.w	r3, r2, r3
 8003846:	4a09      	ldr	r2, [pc, #36]	; (800386c <HAL_RCC_ClockConfig+0x1d0>)
 8003848:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800384a:	4b09      	ldr	r3, [pc, #36]	; (8003870 <HAL_RCC_ClockConfig+0x1d4>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	4618      	mov	r0, r3
 8003850:	f7ff f8e4 	bl	8002a1c <HAL_InitTick>

  return HAL_OK;
 8003854:	2300      	movs	r3, #0
}
 8003856:	4618      	mov	r0, r3
 8003858:	3710      	adds	r7, #16
 800385a:	46bd      	mov	sp, r7
 800385c:	bd80      	pop	{r7, pc}
 800385e:	bf00      	nop
 8003860:	40023c00 	.word	0x40023c00
 8003864:	40023800 	.word	0x40023800
 8003868:	08008b8c 	.word	0x08008b8c
 800386c:	200000c0 	.word	0x200000c0
 8003870:	200000c4 	.word	0x200000c4

08003874 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003874:	b5b0      	push	{r4, r5, r7, lr}
 8003876:	b084      	sub	sp, #16
 8003878:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800387a:	2100      	movs	r1, #0
 800387c:	6079      	str	r1, [r7, #4]
 800387e:	2100      	movs	r1, #0
 8003880:	60f9      	str	r1, [r7, #12]
 8003882:	2100      	movs	r1, #0
 8003884:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0;
 8003886:	2100      	movs	r1, #0
 8003888:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800388a:	4952      	ldr	r1, [pc, #328]	; (80039d4 <HAL_RCC_GetSysClockFreq+0x160>)
 800388c:	6889      	ldr	r1, [r1, #8]
 800388e:	f001 010c 	and.w	r1, r1, #12
 8003892:	2908      	cmp	r1, #8
 8003894:	d00d      	beq.n	80038b2 <HAL_RCC_GetSysClockFreq+0x3e>
 8003896:	2908      	cmp	r1, #8
 8003898:	f200 8094 	bhi.w	80039c4 <HAL_RCC_GetSysClockFreq+0x150>
 800389c:	2900      	cmp	r1, #0
 800389e:	d002      	beq.n	80038a6 <HAL_RCC_GetSysClockFreq+0x32>
 80038a0:	2904      	cmp	r1, #4
 80038a2:	d003      	beq.n	80038ac <HAL_RCC_GetSysClockFreq+0x38>
 80038a4:	e08e      	b.n	80039c4 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80038a6:	4b4c      	ldr	r3, [pc, #304]	; (80039d8 <HAL_RCC_GetSysClockFreq+0x164>)
 80038a8:	60bb      	str	r3, [r7, #8]
      break;
 80038aa:	e08e      	b.n	80039ca <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80038ac:	4b4b      	ldr	r3, [pc, #300]	; (80039dc <HAL_RCC_GetSysClockFreq+0x168>)
 80038ae:	60bb      	str	r3, [r7, #8]
      break;
 80038b0:	e08b      	b.n	80039ca <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80038b2:	4948      	ldr	r1, [pc, #288]	; (80039d4 <HAL_RCC_GetSysClockFreq+0x160>)
 80038b4:	6849      	ldr	r1, [r1, #4]
 80038b6:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 80038ba:	6079      	str	r1, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80038bc:	4945      	ldr	r1, [pc, #276]	; (80039d4 <HAL_RCC_GetSysClockFreq+0x160>)
 80038be:	6849      	ldr	r1, [r1, #4]
 80038c0:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 80038c4:	2900      	cmp	r1, #0
 80038c6:	d024      	beq.n	8003912 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038c8:	4942      	ldr	r1, [pc, #264]	; (80039d4 <HAL_RCC_GetSysClockFreq+0x160>)
 80038ca:	6849      	ldr	r1, [r1, #4]
 80038cc:	0989      	lsrs	r1, r1, #6
 80038ce:	4608      	mov	r0, r1
 80038d0:	f04f 0100 	mov.w	r1, #0
 80038d4:	f240 14ff 	movw	r4, #511	; 0x1ff
 80038d8:	f04f 0500 	mov.w	r5, #0
 80038dc:	ea00 0204 	and.w	r2, r0, r4
 80038e0:	ea01 0305 	and.w	r3, r1, r5
 80038e4:	493d      	ldr	r1, [pc, #244]	; (80039dc <HAL_RCC_GetSysClockFreq+0x168>)
 80038e6:	fb01 f003 	mul.w	r0, r1, r3
 80038ea:	2100      	movs	r1, #0
 80038ec:	fb01 f102 	mul.w	r1, r1, r2
 80038f0:	1844      	adds	r4, r0, r1
 80038f2:	493a      	ldr	r1, [pc, #232]	; (80039dc <HAL_RCC_GetSysClockFreq+0x168>)
 80038f4:	fba2 0101 	umull	r0, r1, r2, r1
 80038f8:	1863      	adds	r3, r4, r1
 80038fa:	4619      	mov	r1, r3
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	461a      	mov	r2, r3
 8003900:	f04f 0300 	mov.w	r3, #0
 8003904:	f7fd f9c0 	bl	8000c88 <__aeabi_uldivmod>
 8003908:	4602      	mov	r2, r0
 800390a:	460b      	mov	r3, r1
 800390c:	4613      	mov	r3, r2
 800390e:	60fb      	str	r3, [r7, #12]
 8003910:	e04a      	b.n	80039a8 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003912:	4b30      	ldr	r3, [pc, #192]	; (80039d4 <HAL_RCC_GetSysClockFreq+0x160>)
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	099b      	lsrs	r3, r3, #6
 8003918:	461a      	mov	r2, r3
 800391a:	f04f 0300 	mov.w	r3, #0
 800391e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003922:	f04f 0100 	mov.w	r1, #0
 8003926:	ea02 0400 	and.w	r4, r2, r0
 800392a:	ea03 0501 	and.w	r5, r3, r1
 800392e:	4620      	mov	r0, r4
 8003930:	4629      	mov	r1, r5
 8003932:	f04f 0200 	mov.w	r2, #0
 8003936:	f04f 0300 	mov.w	r3, #0
 800393a:	014b      	lsls	r3, r1, #5
 800393c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003940:	0142      	lsls	r2, r0, #5
 8003942:	4610      	mov	r0, r2
 8003944:	4619      	mov	r1, r3
 8003946:	1b00      	subs	r0, r0, r4
 8003948:	eb61 0105 	sbc.w	r1, r1, r5
 800394c:	f04f 0200 	mov.w	r2, #0
 8003950:	f04f 0300 	mov.w	r3, #0
 8003954:	018b      	lsls	r3, r1, #6
 8003956:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800395a:	0182      	lsls	r2, r0, #6
 800395c:	1a12      	subs	r2, r2, r0
 800395e:	eb63 0301 	sbc.w	r3, r3, r1
 8003962:	f04f 0000 	mov.w	r0, #0
 8003966:	f04f 0100 	mov.w	r1, #0
 800396a:	00d9      	lsls	r1, r3, #3
 800396c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003970:	00d0      	lsls	r0, r2, #3
 8003972:	4602      	mov	r2, r0
 8003974:	460b      	mov	r3, r1
 8003976:	1912      	adds	r2, r2, r4
 8003978:	eb45 0303 	adc.w	r3, r5, r3
 800397c:	f04f 0000 	mov.w	r0, #0
 8003980:	f04f 0100 	mov.w	r1, #0
 8003984:	0299      	lsls	r1, r3, #10
 8003986:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800398a:	0290      	lsls	r0, r2, #10
 800398c:	4602      	mov	r2, r0
 800398e:	460b      	mov	r3, r1
 8003990:	4610      	mov	r0, r2
 8003992:	4619      	mov	r1, r3
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	461a      	mov	r2, r3
 8003998:	f04f 0300 	mov.w	r3, #0
 800399c:	f7fd f974 	bl	8000c88 <__aeabi_uldivmod>
 80039a0:	4602      	mov	r2, r0
 80039a2:	460b      	mov	r3, r1
 80039a4:	4613      	mov	r3, r2
 80039a6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80039a8:	4b0a      	ldr	r3, [pc, #40]	; (80039d4 <HAL_RCC_GetSysClockFreq+0x160>)
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	0c1b      	lsrs	r3, r3, #16
 80039ae:	f003 0303 	and.w	r3, r3, #3
 80039b2:	3301      	adds	r3, #1
 80039b4:	005b      	lsls	r3, r3, #1
 80039b6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 80039b8:	68fa      	ldr	r2, [r7, #12]
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80039c0:	60bb      	str	r3, [r7, #8]
      break;
 80039c2:	e002      	b.n	80039ca <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80039c4:	4b04      	ldr	r3, [pc, #16]	; (80039d8 <HAL_RCC_GetSysClockFreq+0x164>)
 80039c6:	60bb      	str	r3, [r7, #8]
      break;
 80039c8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80039ca:	68bb      	ldr	r3, [r7, #8]
}
 80039cc:	4618      	mov	r0, r3
 80039ce:	3710      	adds	r7, #16
 80039d0:	46bd      	mov	sp, r7
 80039d2:	bdb0      	pop	{r4, r5, r7, pc}
 80039d4:	40023800 	.word	0x40023800
 80039d8:	00f42400 	.word	0x00f42400
 80039dc:	017d7840 	.word	0x017d7840

080039e0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b088      	sub	sp, #32
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80039e8:	2300      	movs	r3, #0
 80039ea:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80039ec:	2300      	movs	r3, #0
 80039ee:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80039f0:	2300      	movs	r3, #0
 80039f2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80039f4:	2300      	movs	r3, #0
 80039f6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80039f8:	2300      	movs	r3, #0
 80039fa:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f003 0301 	and.w	r3, r3, #1
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d012      	beq.n	8003a2e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003a08:	4b69      	ldr	r3, [pc, #420]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a0a:	689b      	ldr	r3, [r3, #8]
 8003a0c:	4a68      	ldr	r2, [pc, #416]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a0e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003a12:	6093      	str	r3, [r2, #8]
 8003a14:	4b66      	ldr	r3, [pc, #408]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a16:	689a      	ldr	r2, [r3, #8]
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a1c:	4964      	ldr	r1, [pc, #400]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d101      	bne.n	8003a2e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d017      	beq.n	8003a6a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003a3a:	4b5d      	ldr	r3, [pc, #372]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003a40:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a48:	4959      	ldr	r1, [pc, #356]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a4a:	4313      	orrs	r3, r2
 8003a4c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a54:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003a58:	d101      	bne.n	8003a5e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d101      	bne.n	8003a6a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8003a66:	2301      	movs	r3, #1
 8003a68:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d017      	beq.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003a76:	4b4e      	ldr	r3, [pc, #312]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a78:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003a7c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a84:	494a      	ldr	r1, [pc, #296]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a86:	4313      	orrs	r3, r2
 8003a88:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a90:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003a94:	d101      	bne.n	8003a9a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003a96:	2301      	movs	r3, #1
 8003a98:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d101      	bne.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d001      	beq.n	8003ab6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f003 0320 	and.w	r3, r3, #32
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	f000 808b 	beq.w	8003bda <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003ac4:	4b3a      	ldr	r3, [pc, #232]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ac6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ac8:	4a39      	ldr	r2, [pc, #228]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003aca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ace:	6413      	str	r3, [r2, #64]	; 0x40
 8003ad0:	4b37      	ldr	r3, [pc, #220]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ad2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ad4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ad8:	60bb      	str	r3, [r7, #8]
 8003ada:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003adc:	4b35      	ldr	r3, [pc, #212]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a34      	ldr	r2, [pc, #208]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003ae2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ae6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ae8:	f7fe ffdc 	bl	8002aa4 <HAL_GetTick>
 8003aec:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003aee:	e008      	b.n	8003b02 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003af0:	f7fe ffd8 	bl	8002aa4 <HAL_GetTick>
 8003af4:	4602      	mov	r2, r0
 8003af6:	697b      	ldr	r3, [r7, #20]
 8003af8:	1ad3      	subs	r3, r2, r3
 8003afa:	2b64      	cmp	r3, #100	; 0x64
 8003afc:	d901      	bls.n	8003b02 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8003afe:	2303      	movs	r3, #3
 8003b00:	e320      	b.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x764>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003b02:	4b2c      	ldr	r3, [pc, #176]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d0f0      	beq.n	8003af0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003b0e:	4b28      	ldr	r3, [pc, #160]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b16:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003b18:	693b      	ldr	r3, [r7, #16]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d035      	beq.n	8003b8a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b22:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b26:	693a      	ldr	r2, [r7, #16]
 8003b28:	429a      	cmp	r2, r3
 8003b2a:	d02e      	beq.n	8003b8a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003b2c:	4b20      	ldr	r3, [pc, #128]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b34:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003b36:	4b1e      	ldr	r3, [pc, #120]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b3a:	4a1d      	ldr	r2, [pc, #116]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b40:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003b42:	4b1b      	ldr	r3, [pc, #108]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b46:	4a1a      	ldr	r2, [pc, #104]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b48:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b4c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003b4e:	4a18      	ldr	r2, [pc, #96]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b50:	693b      	ldr	r3, [r7, #16]
 8003b52:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003b54:	4b16      	ldr	r3, [pc, #88]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b58:	f003 0301 	and.w	r3, r3, #1
 8003b5c:	2b01      	cmp	r3, #1
 8003b5e:	d114      	bne.n	8003b8a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b60:	f7fe ffa0 	bl	8002aa4 <HAL_GetTick>
 8003b64:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b66:	e00a      	b.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b68:	f7fe ff9c 	bl	8002aa4 <HAL_GetTick>
 8003b6c:	4602      	mov	r2, r0
 8003b6e:	697b      	ldr	r3, [r7, #20]
 8003b70:	1ad3      	subs	r3, r2, r3
 8003b72:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d901      	bls.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003b7a:	2303      	movs	r3, #3
 8003b7c:	e2e2      	b.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x764>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b7e:	4b0c      	ldr	r3, [pc, #48]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b82:	f003 0302 	and.w	r3, r3, #2
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d0ee      	beq.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b8e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b92:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003b96:	d111      	bne.n	8003bbc <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003b98:	4b05      	ldr	r3, [pc, #20]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b9a:	689b      	ldr	r3, [r3, #8]
 8003b9c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003ba4:	4b04      	ldr	r3, [pc, #16]	; (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003ba6:	400b      	ands	r3, r1
 8003ba8:	4901      	ldr	r1, [pc, #4]	; (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003baa:	4313      	orrs	r3, r2
 8003bac:	608b      	str	r3, [r1, #8]
 8003bae:	e00b      	b.n	8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003bb0:	40023800 	.word	0x40023800
 8003bb4:	40007000 	.word	0x40007000
 8003bb8:	0ffffcff 	.word	0x0ffffcff
 8003bbc:	4bad      	ldr	r3, [pc, #692]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003bbe:	689b      	ldr	r3, [r3, #8]
 8003bc0:	4aac      	ldr	r2, [pc, #688]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003bc2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003bc6:	6093      	str	r3, [r2, #8]
 8003bc8:	4baa      	ldr	r3, [pc, #680]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003bca:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bd0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bd4:	49a7      	ldr	r1, [pc, #668]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f003 0310 	and.w	r3, r3, #16
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d010      	beq.n	8003c08 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003be6:	4ba3      	ldr	r3, [pc, #652]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003be8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003bec:	4aa1      	ldr	r2, [pc, #644]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003bee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003bf2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8003bf6:	4b9f      	ldr	r3, [pc, #636]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003bf8:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c00:	499c      	ldr	r1, [pc, #624]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003c02:	4313      	orrs	r3, r2
 8003c04:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d00a      	beq.n	8003c2a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003c14:	4b97      	ldr	r3, [pc, #604]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003c16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c1a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003c22:	4994      	ldr	r1, [pc, #592]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003c24:	4313      	orrs	r3, r2
 8003c26:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d00a      	beq.n	8003c4c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003c36:	4b8f      	ldr	r3, [pc, #572]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003c38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c3c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003c44:	498b      	ldr	r1, [pc, #556]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003c46:	4313      	orrs	r3, r2
 8003c48:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d00a      	beq.n	8003c6e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003c58:	4b86      	ldr	r3, [pc, #536]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003c5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c5e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003c66:	4983      	ldr	r1, [pc, #524]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d00a      	beq.n	8003c90 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003c7a:	4b7e      	ldr	r3, [pc, #504]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003c7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c80:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c88:	497a      	ldr	r1, [pc, #488]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d00a      	beq.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003c9c:	4b75      	ldr	r3, [pc, #468]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003c9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ca2:	f023 0203 	bic.w	r2, r3, #3
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003caa:	4972      	ldr	r1, [pc, #456]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003cac:	4313      	orrs	r3, r2
 8003cae:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d00a      	beq.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003cbe:	4b6d      	ldr	r3, [pc, #436]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003cc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cc4:	f023 020c 	bic.w	r2, r3, #12
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ccc:	4969      	ldr	r1, [pc, #420]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003cce:	4313      	orrs	r3, r2
 8003cd0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d00a      	beq.n	8003cf6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003ce0:	4b64      	ldr	r3, [pc, #400]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003ce2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ce6:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cee:	4961      	ldr	r1, [pc, #388]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d00a      	beq.n	8003d18 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003d02:	4b5c      	ldr	r3, [pc, #368]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003d04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d08:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d10:	4958      	ldr	r1, [pc, #352]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003d12:	4313      	orrs	r3, r2
 8003d14:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d00a      	beq.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003d24:	4b53      	ldr	r3, [pc, #332]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003d26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d2a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d32:	4950      	ldr	r1, [pc, #320]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003d34:	4313      	orrs	r3, r2
 8003d36:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d00a      	beq.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003d46:	4b4b      	ldr	r3, [pc, #300]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003d48:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d4c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d54:	4947      	ldr	r1, [pc, #284]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003d56:	4313      	orrs	r3, r2
 8003d58:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d00a      	beq.n	8003d7e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003d68:	4b42      	ldr	r3, [pc, #264]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003d6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d6e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d76:	493f      	ldr	r1, [pc, #252]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d00a      	beq.n	8003da0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003d8a:	4b3a      	ldr	r3, [pc, #232]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003d8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d90:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d98:	4936      	ldr	r1, [pc, #216]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003d9a:	4313      	orrs	r3, r2
 8003d9c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d00a      	beq.n	8003dc2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003dac:	4b31      	ldr	r3, [pc, #196]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003dae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003db2:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003dba:	492e      	ldr	r1, [pc, #184]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d011      	beq.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003dce:	4b29      	ldr	r3, [pc, #164]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003dd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dd4:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003ddc:	4925      	ldr	r1, [pc, #148]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003dde:	4313      	orrs	r3, r2
 8003de0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003de8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003dec:	d101      	bne.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8003dee:	2301      	movs	r3, #1
 8003df0:	61bb      	str	r3, [r7, #24]
    pllsaiused = 1;
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d00a      	beq.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x434>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003dfe:	4b1d      	ldr	r3, [pc, #116]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003e00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e04:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e0c:	4919      	ldr	r1, [pc, #100]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003e0e:	4313      	orrs	r3, r2
 8003e10:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d00b      	beq.n	8003e38 <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003e20:	4b14      	ldr	r3, [pc, #80]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003e22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e26:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003e30:	4910      	ldr	r1, [pc, #64]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003e32:	4313      	orrs	r3, r2
 8003e34:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003e38:	69fb      	ldr	r3, [r7, #28]
 8003e3a:	2b01      	cmp	r3, #1
 8003e3c:	d006      	beq.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x46c>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	f000 80d9 	beq.w	8003ffe <HAL_RCCEx_PeriphCLKConfig+0x61e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003e4c:	4b09      	ldr	r3, [pc, #36]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4a08      	ldr	r2, [pc, #32]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8003e52:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003e56:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e58:	f7fe fe24 	bl	8002aa4 <HAL_GetTick>
 8003e5c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003e5e:	e00b      	b.n	8003e78 <HAL_RCCEx_PeriphCLKConfig+0x498>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003e60:	f7fe fe20 	bl	8002aa4 <HAL_GetTick>
 8003e64:	4602      	mov	r2, r0
 8003e66:	697b      	ldr	r3, [r7, #20]
 8003e68:	1ad3      	subs	r3, r2, r3
 8003e6a:	2b64      	cmp	r3, #100	; 0x64
 8003e6c:	d904      	bls.n	8003e78 <HAL_RCCEx_PeriphCLKConfig+0x498>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003e6e:	2303      	movs	r3, #3
 8003e70:	e168      	b.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x764>
 8003e72:	bf00      	nop
 8003e74:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003e78:	4bad      	ldr	r3, [pc, #692]	; (8004130 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d1ed      	bne.n	8003e60 <HAL_RCCEx_PeriphCLKConfig+0x480>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f003 0301 	and.w	r3, r3, #1
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d021      	beq.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d11d      	bne.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003e98:	4ba5      	ldr	r3, [pc, #660]	; (8004130 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8003e9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003e9e:	0c1b      	lsrs	r3, r3, #16
 8003ea0:	f003 0303 	and.w	r3, r3, #3
 8003ea4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003ea6:	4ba2      	ldr	r3, [pc, #648]	; (8004130 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8003ea8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003eac:	0e1b      	lsrs	r3, r3, #24
 8003eae:	f003 030f 	and.w	r3, r3, #15
 8003eb2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	019a      	lsls	r2, r3, #6
 8003eba:	693b      	ldr	r3, [r7, #16]
 8003ebc:	041b      	lsls	r3, r3, #16
 8003ebe:	431a      	orrs	r2, r3
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	061b      	lsls	r3, r3, #24
 8003ec4:	431a      	orrs	r2, r3
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	689b      	ldr	r3, [r3, #8]
 8003eca:	071b      	lsls	r3, r3, #28
 8003ecc:	4998      	ldr	r1, [pc, #608]	; (8004130 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d004      	beq.n	8003eea <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ee4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003ee8:	d00a      	beq.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0x520>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d02e      	beq.n	8003f54 <HAL_RCCEx_PeriphCLKConfig+0x574>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003efa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003efe:	d129      	bne.n	8003f54 <HAL_RCCEx_PeriphCLKConfig+0x574>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003f00:	4b8b      	ldr	r3, [pc, #556]	; (8004130 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8003f02:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f06:	0c1b      	lsrs	r3, r3, #16
 8003f08:	f003 0303 	and.w	r3, r3, #3
 8003f0c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003f0e:	4b88      	ldr	r3, [pc, #544]	; (8004130 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8003f10:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f14:	0f1b      	lsrs	r3, r3, #28
 8003f16:	f003 0307 	and.w	r3, r3, #7
 8003f1a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	685b      	ldr	r3, [r3, #4]
 8003f20:	019a      	lsls	r2, r3, #6
 8003f22:	693b      	ldr	r3, [r7, #16]
 8003f24:	041b      	lsls	r3, r3, #16
 8003f26:	431a      	orrs	r2, r3
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	68db      	ldr	r3, [r3, #12]
 8003f2c:	061b      	lsls	r3, r3, #24
 8003f2e:	431a      	orrs	r2, r3
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	071b      	lsls	r3, r3, #28
 8003f34:	497e      	ldr	r1, [pc, #504]	; (8004130 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8003f36:	4313      	orrs	r3, r2
 8003f38:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003f3c:	4b7c      	ldr	r3, [pc, #496]	; (8004130 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8003f3e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003f42:	f023 021f 	bic.w	r2, r3, #31
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f4a:	3b01      	subs	r3, #1
 8003f4c:	4978      	ldr	r1, [pc, #480]	; (8004130 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d01d      	beq.n	8003f9c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003f60:	4b73      	ldr	r3, [pc, #460]	; (8004130 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8003f62:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f66:	0e1b      	lsrs	r3, r3, #24
 8003f68:	f003 030f 	and.w	r3, r3, #15
 8003f6c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003f6e:	4b70      	ldr	r3, [pc, #448]	; (8004130 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8003f70:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f74:	0f1b      	lsrs	r3, r3, #28
 8003f76:	f003 0307 	and.w	r3, r3, #7
 8003f7a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	685b      	ldr	r3, [r3, #4]
 8003f80:	019a      	lsls	r2, r3, #6
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	691b      	ldr	r3, [r3, #16]
 8003f86:	041b      	lsls	r3, r3, #16
 8003f88:	431a      	orrs	r2, r3
 8003f8a:	693b      	ldr	r3, [r7, #16]
 8003f8c:	061b      	lsls	r3, r3, #24
 8003f8e:	431a      	orrs	r2, r3
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	071b      	lsls	r3, r3, #28
 8003f94:	4966      	ldr	r1, [pc, #408]	; (8004130 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8003f96:	4313      	orrs	r3, r2
 8003f98:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d011      	beq.n	8003fcc <HAL_RCCEx_PeriphCLKConfig+0x5ec>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	019a      	lsls	r2, r3, #6
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	691b      	ldr	r3, [r3, #16]
 8003fb2:	041b      	lsls	r3, r3, #16
 8003fb4:	431a      	orrs	r2, r3
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	68db      	ldr	r3, [r3, #12]
 8003fba:	061b      	lsls	r3, r3, #24
 8003fbc:	431a      	orrs	r2, r3
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	689b      	ldr	r3, [r3, #8]
 8003fc2:	071b      	lsls	r3, r3, #28
 8003fc4:	495a      	ldr	r1, [pc, #360]	; (8004130 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8003fc6:	4313      	orrs	r3, r2
 8003fc8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003fcc:	4b58      	ldr	r3, [pc, #352]	; (8004130 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a57      	ldr	r2, [pc, #348]	; (8004130 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8003fd2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003fd6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003fd8:	f7fe fd64 	bl	8002aa4 <HAL_GetTick>
 8003fdc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003fde:	e008      	b.n	8003ff2 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003fe0:	f7fe fd60 	bl	8002aa4 <HAL_GetTick>
 8003fe4:	4602      	mov	r2, r0
 8003fe6:	697b      	ldr	r3, [r7, #20]
 8003fe8:	1ad3      	subs	r3, r2, r3
 8003fea:	2b64      	cmp	r3, #100	; 0x64
 8003fec:	d901      	bls.n	8003ff2 <HAL_RCCEx_PeriphCLKConfig+0x612>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003fee:	2303      	movs	r3, #3
 8003ff0:	e0a8      	b.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x764>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003ff2:	4b4f      	ldr	r3, [pc, #316]	; (8004130 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d0f0      	beq.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0x600>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003ffe:	69bb      	ldr	r3, [r7, #24]
 8004000:	2b01      	cmp	r3, #1
 8004002:	f040 809e 	bne.w	8004142 <HAL_RCCEx_PeriphCLKConfig+0x762>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004006:	4b4a      	ldr	r3, [pc, #296]	; (8004130 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	4a49      	ldr	r2, [pc, #292]	; (8004130 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 800400c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004010:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004012:	f7fe fd47 	bl	8002aa4 <HAL_GetTick>
 8004016:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004018:	e008      	b.n	800402c <HAL_RCCEx_PeriphCLKConfig+0x64c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800401a:	f7fe fd43 	bl	8002aa4 <HAL_GetTick>
 800401e:	4602      	mov	r2, r0
 8004020:	697b      	ldr	r3, [r7, #20]
 8004022:	1ad3      	subs	r3, r2, r3
 8004024:	2b64      	cmp	r3, #100	; 0x64
 8004026:	d901      	bls.n	800402c <HAL_RCCEx_PeriphCLKConfig+0x64c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004028:	2303      	movs	r3, #3
 800402a:	e08b      	b.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x764>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800402c:	4b40      	ldr	r3, [pc, #256]	; (8004130 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004034:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004038:	d0ef      	beq.n	800401a <HAL_RCCEx_PeriphCLKConfig+0x63a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004042:	2b00      	cmp	r3, #0
 8004044:	d003      	beq.n	800404e <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800404a:	2b00      	cmp	r3, #0
 800404c:	d009      	beq.n	8004062 <HAL_RCCEx_PeriphCLKConfig+0x682>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004056:	2b00      	cmp	r3, #0
 8004058:	d02e      	beq.n	80040b8 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800405e:	2b00      	cmp	r3, #0
 8004060:	d12a      	bne.n	80040b8 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004062:	4b33      	ldr	r3, [pc, #204]	; (8004130 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8004064:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004068:	0c1b      	lsrs	r3, r3, #16
 800406a:	f003 0303 	and.w	r3, r3, #3
 800406e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004070:	4b2f      	ldr	r3, [pc, #188]	; (8004130 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8004072:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004076:	0f1b      	lsrs	r3, r3, #28
 8004078:	f003 0307 	and.w	r3, r3, #7
 800407c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	695b      	ldr	r3, [r3, #20]
 8004082:	019a      	lsls	r2, r3, #6
 8004084:	693b      	ldr	r3, [r7, #16]
 8004086:	041b      	lsls	r3, r3, #16
 8004088:	431a      	orrs	r2, r3
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	699b      	ldr	r3, [r3, #24]
 800408e:	061b      	lsls	r3, r3, #24
 8004090:	431a      	orrs	r2, r3
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	071b      	lsls	r3, r3, #28
 8004096:	4926      	ldr	r1, [pc, #152]	; (8004130 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8004098:	4313      	orrs	r3, r2
 800409a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800409e:	4b24      	ldr	r3, [pc, #144]	; (8004130 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 80040a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80040a4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040ac:	3b01      	subs	r3, #1
 80040ae:	021b      	lsls	r3, r3, #8
 80040b0:	491f      	ldr	r1, [pc, #124]	; (8004130 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 80040b2:	4313      	orrs	r3, r2
 80040b4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d022      	beq.n	800410a <HAL_RCCEx_PeriphCLKConfig+0x72a>
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80040c8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80040cc:	d11d      	bne.n	800410a <HAL_RCCEx_PeriphCLKConfig+0x72a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80040ce:	4b18      	ldr	r3, [pc, #96]	; (8004130 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 80040d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040d4:	0e1b      	lsrs	r3, r3, #24
 80040d6:	f003 030f 	and.w	r3, r3, #15
 80040da:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80040dc:	4b14      	ldr	r3, [pc, #80]	; (8004130 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 80040de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040e2:	0f1b      	lsrs	r3, r3, #28
 80040e4:	f003 0307 	and.w	r3, r3, #7
 80040e8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	695b      	ldr	r3, [r3, #20]
 80040ee:	019a      	lsls	r2, r3, #6
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6a1b      	ldr	r3, [r3, #32]
 80040f4:	041b      	lsls	r3, r3, #16
 80040f6:	431a      	orrs	r2, r3
 80040f8:	693b      	ldr	r3, [r7, #16]
 80040fa:	061b      	lsls	r3, r3, #24
 80040fc:	431a      	orrs	r2, r3
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	071b      	lsls	r3, r3, #28
 8004102:	490b      	ldr	r1, [pc, #44]	; (8004130 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8004104:	4313      	orrs	r3, r2
 8004106:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800410a:	4b09      	ldr	r3, [pc, #36]	; (8004130 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	4a08      	ldr	r2, [pc, #32]	; (8004130 <HAL_RCCEx_PeriphCLKConfig+0x750>)
 8004110:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004114:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004116:	f7fe fcc5 	bl	8002aa4 <HAL_GetTick>
 800411a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800411c:	e00a      	b.n	8004134 <HAL_RCCEx_PeriphCLKConfig+0x754>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800411e:	f7fe fcc1 	bl	8002aa4 <HAL_GetTick>
 8004122:	4602      	mov	r2, r0
 8004124:	697b      	ldr	r3, [r7, #20]
 8004126:	1ad3      	subs	r3, r2, r3
 8004128:	2b64      	cmp	r3, #100	; 0x64
 800412a:	d903      	bls.n	8004134 <HAL_RCCEx_PeriphCLKConfig+0x754>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800412c:	2303      	movs	r3, #3
 800412e:	e009      	b.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x764>
 8004130:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004134:	4b05      	ldr	r3, [pc, #20]	; (800414c <HAL_RCCEx_PeriphCLKConfig+0x76c>)
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800413c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004140:	d1ed      	bne.n	800411e <HAL_RCCEx_PeriphCLKConfig+0x73e>
      }
    }
  }
  return HAL_OK;
 8004142:	2300      	movs	r3, #0
}
 8004144:	4618      	mov	r0, r3
 8004146:	3720      	adds	r7, #32
 8004148:	46bd      	mov	sp, r7
 800414a:	bd80      	pop	{r7, pc}
 800414c:	40023800 	.word	0x40023800

08004150 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b084      	sub	sp, #16
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d101      	bne.n	8004162 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800415e:	2301      	movs	r3, #1
 8004160:	e09d      	b.n	800429e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004166:	2b00      	cmp	r3, #0
 8004168:	d108      	bne.n	800417c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004172:	d009      	beq.n	8004188 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2200      	movs	r2, #0
 8004178:	61da      	str	r2, [r3, #28]
 800417a:	e005      	b.n	8004188 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2200      	movs	r2, #0
 8004180:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2200      	movs	r2, #0
 8004186:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2200      	movs	r2, #0
 800418c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004194:	b2db      	uxtb	r3, r3
 8004196:	2b00      	cmp	r3, #0
 8004198:	d106      	bne.n	80041a8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2200      	movs	r2, #0
 800419e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80041a2:	6878      	ldr	r0, [r7, #4]
 80041a4:	f7fe f978 	bl	8002498 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2202      	movs	r2, #2
 80041ac:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	681a      	ldr	r2, [r3, #0]
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80041be:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	68db      	ldr	r3, [r3, #12]
 80041c4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80041c8:	d902      	bls.n	80041d0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80041ca:	2300      	movs	r3, #0
 80041cc:	60fb      	str	r3, [r7, #12]
 80041ce:	e002      	b.n	80041d6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80041d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80041d4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	68db      	ldr	r3, [r3, #12]
 80041da:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80041de:	d007      	beq.n	80041f0 <HAL_SPI_Init+0xa0>
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	68db      	ldr	r3, [r3, #12]
 80041e4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80041e8:	d002      	beq.n	80041f0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2200      	movs	r2, #0
 80041ee:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	685b      	ldr	r3, [r3, #4]
 80041f4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	689b      	ldr	r3, [r3, #8]
 80041fc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004200:	431a      	orrs	r2, r3
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	691b      	ldr	r3, [r3, #16]
 8004206:	f003 0302 	and.w	r3, r3, #2
 800420a:	431a      	orrs	r2, r3
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	695b      	ldr	r3, [r3, #20]
 8004210:	f003 0301 	and.w	r3, r3, #1
 8004214:	431a      	orrs	r2, r3
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	699b      	ldr	r3, [r3, #24]
 800421a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800421e:	431a      	orrs	r2, r3
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	69db      	ldr	r3, [r3, #28]
 8004224:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004228:	431a      	orrs	r2, r3
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6a1b      	ldr	r3, [r3, #32]
 800422e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004232:	ea42 0103 	orr.w	r1, r2, r3
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800423a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	430a      	orrs	r2, r1
 8004244:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	699b      	ldr	r3, [r3, #24]
 800424a:	0c1b      	lsrs	r3, r3, #16
 800424c:	f003 0204 	and.w	r2, r3, #4
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004254:	f003 0310 	and.w	r3, r3, #16
 8004258:	431a      	orrs	r2, r3
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800425e:	f003 0308 	and.w	r3, r3, #8
 8004262:	431a      	orrs	r2, r3
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	68db      	ldr	r3, [r3, #12]
 8004268:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800426c:	ea42 0103 	orr.w	r1, r2, r3
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	430a      	orrs	r2, r1
 800427c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	69da      	ldr	r2, [r3, #28]
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800428c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2200      	movs	r2, #0
 8004292:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2201      	movs	r2, #1
 8004298:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800429c:	2300      	movs	r3, #0
}
 800429e:	4618      	mov	r0, r3
 80042a0:	3710      	adds	r7, #16
 80042a2:	46bd      	mov	sp, r7
 80042a4:	bd80      	pop	{r7, pc}

080042a6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042a6:	b580      	push	{r7, lr}
 80042a8:	b088      	sub	sp, #32
 80042aa:	af00      	add	r7, sp, #0
 80042ac:	60f8      	str	r0, [r7, #12]
 80042ae:	60b9      	str	r1, [r7, #8]
 80042b0:	603b      	str	r3, [r7, #0]
 80042b2:	4613      	mov	r3, r2
 80042b4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80042b6:	2300      	movs	r3, #0
 80042b8:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80042c0:	2b01      	cmp	r3, #1
 80042c2:	d101      	bne.n	80042c8 <HAL_SPI_Transmit+0x22>
 80042c4:	2302      	movs	r3, #2
 80042c6:	e158      	b.n	800457a <HAL_SPI_Transmit+0x2d4>
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	2201      	movs	r2, #1
 80042cc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80042d0:	f7fe fbe8 	bl	8002aa4 <HAL_GetTick>
 80042d4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80042d6:	88fb      	ldrh	r3, [r7, #6]
 80042d8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80042e0:	b2db      	uxtb	r3, r3
 80042e2:	2b01      	cmp	r3, #1
 80042e4:	d002      	beq.n	80042ec <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80042e6:	2302      	movs	r3, #2
 80042e8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80042ea:	e13d      	b.n	8004568 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 80042ec:	68bb      	ldr	r3, [r7, #8]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d002      	beq.n	80042f8 <HAL_SPI_Transmit+0x52>
 80042f2:	88fb      	ldrh	r3, [r7, #6]
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d102      	bne.n	80042fe <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80042f8:	2301      	movs	r3, #1
 80042fa:	77fb      	strb	r3, [r7, #31]
    goto error;
 80042fc:	e134      	b.n	8004568 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	2203      	movs	r2, #3
 8004302:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	2200      	movs	r2, #0
 800430a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	68ba      	ldr	r2, [r7, #8]
 8004310:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	88fa      	ldrh	r2, [r7, #6]
 8004316:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	88fa      	ldrh	r2, [r7, #6]
 800431c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	2200      	movs	r2, #0
 8004322:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	2200      	movs	r2, #0
 8004328:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	2200      	movs	r2, #0
 8004330:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	2200      	movs	r2, #0
 8004338:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	2200      	movs	r2, #0
 800433e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	689b      	ldr	r3, [r3, #8]
 8004344:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004348:	d10f      	bne.n	800436a <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	681a      	ldr	r2, [r3, #0]
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004358:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	681a      	ldr	r2, [r3, #0]
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004368:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004374:	2b40      	cmp	r3, #64	; 0x40
 8004376:	d007      	beq.n	8004388 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	681a      	ldr	r2, [r3, #0]
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004386:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	68db      	ldr	r3, [r3, #12]
 800438c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004390:	d94b      	bls.n	800442a <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d002      	beq.n	80043a0 <HAL_SPI_Transmit+0xfa>
 800439a:	8afb      	ldrh	r3, [r7, #22]
 800439c:	2b01      	cmp	r3, #1
 800439e:	d13e      	bne.n	800441e <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043a4:	881a      	ldrh	r2, [r3, #0]
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043b0:	1c9a      	adds	r2, r3, #2
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80043ba:	b29b      	uxth	r3, r3
 80043bc:	3b01      	subs	r3, #1
 80043be:	b29a      	uxth	r2, r3
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80043c4:	e02b      	b.n	800441e <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	689b      	ldr	r3, [r3, #8]
 80043cc:	f003 0302 	and.w	r3, r3, #2
 80043d0:	2b02      	cmp	r3, #2
 80043d2:	d112      	bne.n	80043fa <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043d8:	881a      	ldrh	r2, [r3, #0]
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043e4:	1c9a      	adds	r2, r3, #2
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80043ee:	b29b      	uxth	r3, r3
 80043f0:	3b01      	subs	r3, #1
 80043f2:	b29a      	uxth	r2, r3
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80043f8:	e011      	b.n	800441e <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80043fa:	f7fe fb53 	bl	8002aa4 <HAL_GetTick>
 80043fe:	4602      	mov	r2, r0
 8004400:	69bb      	ldr	r3, [r7, #24]
 8004402:	1ad3      	subs	r3, r2, r3
 8004404:	683a      	ldr	r2, [r7, #0]
 8004406:	429a      	cmp	r2, r3
 8004408:	d803      	bhi.n	8004412 <HAL_SPI_Transmit+0x16c>
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004410:	d102      	bne.n	8004418 <HAL_SPI_Transmit+0x172>
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d102      	bne.n	800441e <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8004418:	2303      	movs	r3, #3
 800441a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800441c:	e0a4      	b.n	8004568 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004422:	b29b      	uxth	r3, r3
 8004424:	2b00      	cmp	r3, #0
 8004426:	d1ce      	bne.n	80043c6 <HAL_SPI_Transmit+0x120>
 8004428:	e07c      	b.n	8004524 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	685b      	ldr	r3, [r3, #4]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d002      	beq.n	8004438 <HAL_SPI_Transmit+0x192>
 8004432:	8afb      	ldrh	r3, [r7, #22]
 8004434:	2b01      	cmp	r3, #1
 8004436:	d170      	bne.n	800451a <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800443c:	b29b      	uxth	r3, r3
 800443e:	2b01      	cmp	r3, #1
 8004440:	d912      	bls.n	8004468 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004446:	881a      	ldrh	r2, [r3, #0]
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004452:	1c9a      	adds	r2, r3, #2
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800445c:	b29b      	uxth	r3, r3
 800445e:	3b02      	subs	r3, #2
 8004460:	b29a      	uxth	r2, r3
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004466:	e058      	b.n	800451a <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	330c      	adds	r3, #12
 8004472:	7812      	ldrb	r2, [r2, #0]
 8004474:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800447a:	1c5a      	adds	r2, r3, #1
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004484:	b29b      	uxth	r3, r3
 8004486:	3b01      	subs	r3, #1
 8004488:	b29a      	uxth	r2, r3
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800448e:	e044      	b.n	800451a <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	689b      	ldr	r3, [r3, #8]
 8004496:	f003 0302 	and.w	r3, r3, #2
 800449a:	2b02      	cmp	r3, #2
 800449c:	d12b      	bne.n	80044f6 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80044a2:	b29b      	uxth	r3, r3
 80044a4:	2b01      	cmp	r3, #1
 80044a6:	d912      	bls.n	80044ce <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044ac:	881a      	ldrh	r2, [r3, #0]
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044b8:	1c9a      	adds	r2, r3, #2
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80044c2:	b29b      	uxth	r3, r3
 80044c4:	3b02      	subs	r3, #2
 80044c6:	b29a      	uxth	r2, r3
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	87da      	strh	r2, [r3, #62]	; 0x3e
 80044cc:	e025      	b.n	800451a <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	330c      	adds	r3, #12
 80044d8:	7812      	ldrb	r2, [r2, #0]
 80044da:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044e0:	1c5a      	adds	r2, r3, #1
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80044ea:	b29b      	uxth	r3, r3
 80044ec:	3b01      	subs	r3, #1
 80044ee:	b29a      	uxth	r2, r3
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80044f4:	e011      	b.n	800451a <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80044f6:	f7fe fad5 	bl	8002aa4 <HAL_GetTick>
 80044fa:	4602      	mov	r2, r0
 80044fc:	69bb      	ldr	r3, [r7, #24]
 80044fe:	1ad3      	subs	r3, r2, r3
 8004500:	683a      	ldr	r2, [r7, #0]
 8004502:	429a      	cmp	r2, r3
 8004504:	d803      	bhi.n	800450e <HAL_SPI_Transmit+0x268>
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	f1b3 3fff 	cmp.w	r3, #4294967295
 800450c:	d102      	bne.n	8004514 <HAL_SPI_Transmit+0x26e>
 800450e:	683b      	ldr	r3, [r7, #0]
 8004510:	2b00      	cmp	r3, #0
 8004512:	d102      	bne.n	800451a <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8004514:	2303      	movs	r3, #3
 8004516:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004518:	e026      	b.n	8004568 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800451e:	b29b      	uxth	r3, r3
 8004520:	2b00      	cmp	r3, #0
 8004522:	d1b5      	bne.n	8004490 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004524:	69ba      	ldr	r2, [r7, #24]
 8004526:	6839      	ldr	r1, [r7, #0]
 8004528:	68f8      	ldr	r0, [r7, #12]
 800452a:	f000 fb57 	bl	8004bdc <SPI_EndRxTxTransaction>
 800452e:	4603      	mov	r3, r0
 8004530:	2b00      	cmp	r3, #0
 8004532:	d002      	beq.n	800453a <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	2220      	movs	r2, #32
 8004538:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	689b      	ldr	r3, [r3, #8]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d10a      	bne.n	8004558 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004542:	2300      	movs	r3, #0
 8004544:	613b      	str	r3, [r7, #16]
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	68db      	ldr	r3, [r3, #12]
 800454c:	613b      	str	r3, [r7, #16]
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	689b      	ldr	r3, [r3, #8]
 8004554:	613b      	str	r3, [r7, #16]
 8004556:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800455c:	2b00      	cmp	r3, #0
 800455e:	d002      	beq.n	8004566 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8004560:	2301      	movs	r3, #1
 8004562:	77fb      	strb	r3, [r7, #31]
 8004564:	e000      	b.n	8004568 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8004566:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	2201      	movs	r2, #1
 800456c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	2200      	movs	r2, #0
 8004574:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004578:	7ffb      	ldrb	r3, [r7, #31]
}
 800457a:	4618      	mov	r0, r3
 800457c:	3720      	adds	r7, #32
 800457e:	46bd      	mov	sp, r7
 8004580:	bd80      	pop	{r7, pc}

08004582 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004582:	b580      	push	{r7, lr}
 8004584:	b08a      	sub	sp, #40	; 0x28
 8004586:	af00      	add	r7, sp, #0
 8004588:	60f8      	str	r0, [r7, #12]
 800458a:	60b9      	str	r1, [r7, #8]
 800458c:	607a      	str	r2, [r7, #4]
 800458e:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004590:	2301      	movs	r3, #1
 8004592:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004594:	2300      	movs	r3, #0
 8004596:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80045a0:	2b01      	cmp	r3, #1
 80045a2:	d101      	bne.n	80045a8 <HAL_SPI_TransmitReceive+0x26>
 80045a4:	2302      	movs	r3, #2
 80045a6:	e1fb      	b.n	80049a0 <HAL_SPI_TransmitReceive+0x41e>
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	2201      	movs	r2, #1
 80045ac:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80045b0:	f7fe fa78 	bl	8002aa4 <HAL_GetTick>
 80045b4:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80045bc:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	685b      	ldr	r3, [r3, #4]
 80045c2:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80045c4:	887b      	ldrh	r3, [r7, #2]
 80045c6:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80045c8:	887b      	ldrh	r3, [r7, #2]
 80045ca:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80045cc:	7efb      	ldrb	r3, [r7, #27]
 80045ce:	2b01      	cmp	r3, #1
 80045d0:	d00e      	beq.n	80045f0 <HAL_SPI_TransmitReceive+0x6e>
 80045d2:	697b      	ldr	r3, [r7, #20]
 80045d4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80045d8:	d106      	bne.n	80045e8 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	689b      	ldr	r3, [r3, #8]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d102      	bne.n	80045e8 <HAL_SPI_TransmitReceive+0x66>
 80045e2:	7efb      	ldrb	r3, [r7, #27]
 80045e4:	2b04      	cmp	r3, #4
 80045e6:	d003      	beq.n	80045f0 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80045e8:	2302      	movs	r3, #2
 80045ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80045ee:	e1cd      	b.n	800498c <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80045f0:	68bb      	ldr	r3, [r7, #8]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d005      	beq.n	8004602 <HAL_SPI_TransmitReceive+0x80>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d002      	beq.n	8004602 <HAL_SPI_TransmitReceive+0x80>
 80045fc:	887b      	ldrh	r3, [r7, #2]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d103      	bne.n	800460a <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8004602:	2301      	movs	r3, #1
 8004604:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8004608:	e1c0      	b.n	800498c <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004610:	b2db      	uxtb	r3, r3
 8004612:	2b04      	cmp	r3, #4
 8004614:	d003      	beq.n	800461e <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	2205      	movs	r2, #5
 800461a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	2200      	movs	r2, #0
 8004622:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	687a      	ldr	r2, [r7, #4]
 8004628:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	887a      	ldrh	r2, [r7, #2]
 800462e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	887a      	ldrh	r2, [r7, #2]
 8004636:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	68ba      	ldr	r2, [r7, #8]
 800463e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	887a      	ldrh	r2, [r7, #2]
 8004644:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	887a      	ldrh	r2, [r7, #2]
 800464a:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	2200      	movs	r2, #0
 8004650:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	2200      	movs	r2, #0
 8004656:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	68db      	ldr	r3, [r3, #12]
 800465c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004660:	d802      	bhi.n	8004668 <HAL_SPI_TransmitReceive+0xe6>
 8004662:	8a3b      	ldrh	r3, [r7, #16]
 8004664:	2b01      	cmp	r3, #1
 8004666:	d908      	bls.n	800467a <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	685a      	ldr	r2, [r3, #4]
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004676:	605a      	str	r2, [r3, #4]
 8004678:	e007      	b.n	800468a <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	685a      	ldr	r2, [r3, #4]
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004688:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004694:	2b40      	cmp	r3, #64	; 0x40
 8004696:	d007      	beq.n	80046a8 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	681a      	ldr	r2, [r3, #0]
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80046a6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	68db      	ldr	r3, [r3, #12]
 80046ac:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80046b0:	d97c      	bls.n	80047ac <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	685b      	ldr	r3, [r3, #4]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d002      	beq.n	80046c0 <HAL_SPI_TransmitReceive+0x13e>
 80046ba:	8a7b      	ldrh	r3, [r7, #18]
 80046bc:	2b01      	cmp	r3, #1
 80046be:	d169      	bne.n	8004794 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046c4:	881a      	ldrh	r2, [r3, #0]
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046d0:	1c9a      	adds	r2, r3, #2
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80046da:	b29b      	uxth	r3, r3
 80046dc:	3b01      	subs	r3, #1
 80046de:	b29a      	uxth	r2, r3
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80046e4:	e056      	b.n	8004794 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	689b      	ldr	r3, [r3, #8]
 80046ec:	f003 0302 	and.w	r3, r3, #2
 80046f0:	2b02      	cmp	r3, #2
 80046f2:	d11b      	bne.n	800472c <HAL_SPI_TransmitReceive+0x1aa>
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80046f8:	b29b      	uxth	r3, r3
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d016      	beq.n	800472c <HAL_SPI_TransmitReceive+0x1aa>
 80046fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004700:	2b01      	cmp	r3, #1
 8004702:	d113      	bne.n	800472c <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004708:	881a      	ldrh	r2, [r3, #0]
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004714:	1c9a      	adds	r2, r3, #2
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800471e:	b29b      	uxth	r3, r3
 8004720:	3b01      	subs	r3, #1
 8004722:	b29a      	uxth	r2, r3
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004728:	2300      	movs	r3, #0
 800472a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	689b      	ldr	r3, [r3, #8]
 8004732:	f003 0301 	and.w	r3, r3, #1
 8004736:	2b01      	cmp	r3, #1
 8004738:	d11c      	bne.n	8004774 <HAL_SPI_TransmitReceive+0x1f2>
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004740:	b29b      	uxth	r3, r3
 8004742:	2b00      	cmp	r3, #0
 8004744:	d016      	beq.n	8004774 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	68da      	ldr	r2, [r3, #12]
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004750:	b292      	uxth	r2, r2
 8004752:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004758:	1c9a      	adds	r2, r3, #2
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004764:	b29b      	uxth	r3, r3
 8004766:	3b01      	subs	r3, #1
 8004768:	b29a      	uxth	r2, r3
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004770:	2301      	movs	r3, #1
 8004772:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004774:	f7fe f996 	bl	8002aa4 <HAL_GetTick>
 8004778:	4602      	mov	r2, r0
 800477a:	69fb      	ldr	r3, [r7, #28]
 800477c:	1ad3      	subs	r3, r2, r3
 800477e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004780:	429a      	cmp	r2, r3
 8004782:	d807      	bhi.n	8004794 <HAL_SPI_TransmitReceive+0x212>
 8004784:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004786:	f1b3 3fff 	cmp.w	r3, #4294967295
 800478a:	d003      	beq.n	8004794 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800478c:	2303      	movs	r3, #3
 800478e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8004792:	e0fb      	b.n	800498c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004798:	b29b      	uxth	r3, r3
 800479a:	2b00      	cmp	r3, #0
 800479c:	d1a3      	bne.n	80046e6 <HAL_SPI_TransmitReceive+0x164>
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80047a4:	b29b      	uxth	r3, r3
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d19d      	bne.n	80046e6 <HAL_SPI_TransmitReceive+0x164>
 80047aa:	e0df      	b.n	800496c <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	685b      	ldr	r3, [r3, #4]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d003      	beq.n	80047bc <HAL_SPI_TransmitReceive+0x23a>
 80047b4:	8a7b      	ldrh	r3, [r7, #18]
 80047b6:	2b01      	cmp	r3, #1
 80047b8:	f040 80cb 	bne.w	8004952 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047c0:	b29b      	uxth	r3, r3
 80047c2:	2b01      	cmp	r3, #1
 80047c4:	d912      	bls.n	80047ec <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047ca:	881a      	ldrh	r2, [r3, #0]
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047d6:	1c9a      	adds	r2, r3, #2
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047e0:	b29b      	uxth	r3, r3
 80047e2:	3b02      	subs	r3, #2
 80047e4:	b29a      	uxth	r2, r3
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80047ea:	e0b2      	b.n	8004952 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	330c      	adds	r3, #12
 80047f6:	7812      	ldrb	r2, [r2, #0]
 80047f8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047fe:	1c5a      	adds	r2, r3, #1
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004808:	b29b      	uxth	r3, r3
 800480a:	3b01      	subs	r3, #1
 800480c:	b29a      	uxth	r2, r3
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004812:	e09e      	b.n	8004952 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	689b      	ldr	r3, [r3, #8]
 800481a:	f003 0302 	and.w	r3, r3, #2
 800481e:	2b02      	cmp	r3, #2
 8004820:	d134      	bne.n	800488c <HAL_SPI_TransmitReceive+0x30a>
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004826:	b29b      	uxth	r3, r3
 8004828:	2b00      	cmp	r3, #0
 800482a:	d02f      	beq.n	800488c <HAL_SPI_TransmitReceive+0x30a>
 800482c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800482e:	2b01      	cmp	r3, #1
 8004830:	d12c      	bne.n	800488c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004836:	b29b      	uxth	r3, r3
 8004838:	2b01      	cmp	r3, #1
 800483a:	d912      	bls.n	8004862 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004840:	881a      	ldrh	r2, [r3, #0]
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800484c:	1c9a      	adds	r2, r3, #2
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004856:	b29b      	uxth	r3, r3
 8004858:	3b02      	subs	r3, #2
 800485a:	b29a      	uxth	r2, r3
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004860:	e012      	b.n	8004888 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	330c      	adds	r3, #12
 800486c:	7812      	ldrb	r2, [r2, #0]
 800486e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004874:	1c5a      	adds	r2, r3, #1
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800487e:	b29b      	uxth	r3, r3
 8004880:	3b01      	subs	r3, #1
 8004882:	b29a      	uxth	r2, r3
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004888:	2300      	movs	r3, #0
 800488a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	689b      	ldr	r3, [r3, #8]
 8004892:	f003 0301 	and.w	r3, r3, #1
 8004896:	2b01      	cmp	r3, #1
 8004898:	d148      	bne.n	800492c <HAL_SPI_TransmitReceive+0x3aa>
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80048a0:	b29b      	uxth	r3, r3
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d042      	beq.n	800492c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80048ac:	b29b      	uxth	r3, r3
 80048ae:	2b01      	cmp	r3, #1
 80048b0:	d923      	bls.n	80048fa <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	68da      	ldr	r2, [r3, #12]
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048bc:	b292      	uxth	r2, r2
 80048be:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048c4:	1c9a      	adds	r2, r3, #2
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80048d0:	b29b      	uxth	r3, r3
 80048d2:	3b02      	subs	r3, #2
 80048d4:	b29a      	uxth	r2, r3
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80048e2:	b29b      	uxth	r3, r3
 80048e4:	2b01      	cmp	r3, #1
 80048e6:	d81f      	bhi.n	8004928 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	685a      	ldr	r2, [r3, #4]
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80048f6:	605a      	str	r2, [r3, #4]
 80048f8:	e016      	b.n	8004928 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f103 020c 	add.w	r2, r3, #12
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004906:	7812      	ldrb	r2, [r2, #0]
 8004908:	b2d2      	uxtb	r2, r2
 800490a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004910:	1c5a      	adds	r2, r3, #1
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800491c:	b29b      	uxth	r3, r3
 800491e:	3b01      	subs	r3, #1
 8004920:	b29a      	uxth	r2, r3
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004928:	2301      	movs	r3, #1
 800492a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800492c:	f7fe f8ba 	bl	8002aa4 <HAL_GetTick>
 8004930:	4602      	mov	r2, r0
 8004932:	69fb      	ldr	r3, [r7, #28]
 8004934:	1ad3      	subs	r3, r2, r3
 8004936:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004938:	429a      	cmp	r2, r3
 800493a:	d803      	bhi.n	8004944 <HAL_SPI_TransmitReceive+0x3c2>
 800493c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800493e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004942:	d102      	bne.n	800494a <HAL_SPI_TransmitReceive+0x3c8>
 8004944:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004946:	2b00      	cmp	r3, #0
 8004948:	d103      	bne.n	8004952 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800494a:	2303      	movs	r3, #3
 800494c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8004950:	e01c      	b.n	800498c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004956:	b29b      	uxth	r3, r3
 8004958:	2b00      	cmp	r3, #0
 800495a:	f47f af5b 	bne.w	8004814 <HAL_SPI_TransmitReceive+0x292>
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004964:	b29b      	uxth	r3, r3
 8004966:	2b00      	cmp	r3, #0
 8004968:	f47f af54 	bne.w	8004814 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800496c:	69fa      	ldr	r2, [r7, #28]
 800496e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004970:	68f8      	ldr	r0, [r7, #12]
 8004972:	f000 f933 	bl	8004bdc <SPI_EndRxTxTransaction>
 8004976:	4603      	mov	r3, r0
 8004978:	2b00      	cmp	r3, #0
 800497a:	d006      	beq.n	800498a <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800497c:	2301      	movs	r3, #1
 800497e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	2220      	movs	r2, #32
 8004986:	661a      	str	r2, [r3, #96]	; 0x60
 8004988:	e000      	b.n	800498c <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800498a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	2201      	movs	r2, #1
 8004990:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	2200      	movs	r2, #0
 8004998:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800499c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80049a0:	4618      	mov	r0, r3
 80049a2:	3728      	adds	r7, #40	; 0x28
 80049a4:	46bd      	mov	sp, r7
 80049a6:	bd80      	pop	{r7, pc}

080049a8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b088      	sub	sp, #32
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	60f8      	str	r0, [r7, #12]
 80049b0:	60b9      	str	r1, [r7, #8]
 80049b2:	603b      	str	r3, [r7, #0]
 80049b4:	4613      	mov	r3, r2
 80049b6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80049b8:	f7fe f874 	bl	8002aa4 <HAL_GetTick>
 80049bc:	4602      	mov	r2, r0
 80049be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049c0:	1a9b      	subs	r3, r3, r2
 80049c2:	683a      	ldr	r2, [r7, #0]
 80049c4:	4413      	add	r3, r2
 80049c6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80049c8:	f7fe f86c 	bl	8002aa4 <HAL_GetTick>
 80049cc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80049ce:	4b39      	ldr	r3, [pc, #228]	; (8004ab4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	015b      	lsls	r3, r3, #5
 80049d4:	0d1b      	lsrs	r3, r3, #20
 80049d6:	69fa      	ldr	r2, [r7, #28]
 80049d8:	fb02 f303 	mul.w	r3, r2, r3
 80049dc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80049de:	e054      	b.n	8004a8a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049e6:	d050      	beq.n	8004a8a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80049e8:	f7fe f85c 	bl	8002aa4 <HAL_GetTick>
 80049ec:	4602      	mov	r2, r0
 80049ee:	69bb      	ldr	r3, [r7, #24]
 80049f0:	1ad3      	subs	r3, r2, r3
 80049f2:	69fa      	ldr	r2, [r7, #28]
 80049f4:	429a      	cmp	r2, r3
 80049f6:	d902      	bls.n	80049fe <SPI_WaitFlagStateUntilTimeout+0x56>
 80049f8:	69fb      	ldr	r3, [r7, #28]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d13d      	bne.n	8004a7a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	685a      	ldr	r2, [r3, #4]
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004a0c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	685b      	ldr	r3, [r3, #4]
 8004a12:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004a16:	d111      	bne.n	8004a3c <SPI_WaitFlagStateUntilTimeout+0x94>
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	689b      	ldr	r3, [r3, #8]
 8004a1c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a20:	d004      	beq.n	8004a2c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	689b      	ldr	r3, [r3, #8]
 8004a26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a2a:	d107      	bne.n	8004a3c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	681a      	ldr	r2, [r3, #0]
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a3a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a40:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a44:	d10f      	bne.n	8004a66 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	681a      	ldr	r2, [r3, #0]
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004a54:	601a      	str	r2, [r3, #0]
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	681a      	ldr	r2, [r3, #0]
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004a64:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	2201      	movs	r2, #1
 8004a6a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	2200      	movs	r2, #0
 8004a72:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004a76:	2303      	movs	r3, #3
 8004a78:	e017      	b.n	8004aaa <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004a7a:	697b      	ldr	r3, [r7, #20]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d101      	bne.n	8004a84 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004a80:	2300      	movs	r3, #0
 8004a82:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004a84:	697b      	ldr	r3, [r7, #20]
 8004a86:	3b01      	subs	r3, #1
 8004a88:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	689a      	ldr	r2, [r3, #8]
 8004a90:	68bb      	ldr	r3, [r7, #8]
 8004a92:	4013      	ands	r3, r2
 8004a94:	68ba      	ldr	r2, [r7, #8]
 8004a96:	429a      	cmp	r2, r3
 8004a98:	bf0c      	ite	eq
 8004a9a:	2301      	moveq	r3, #1
 8004a9c:	2300      	movne	r3, #0
 8004a9e:	b2db      	uxtb	r3, r3
 8004aa0:	461a      	mov	r2, r3
 8004aa2:	79fb      	ldrb	r3, [r7, #7]
 8004aa4:	429a      	cmp	r2, r3
 8004aa6:	d19b      	bne.n	80049e0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004aa8:	2300      	movs	r3, #0
}
 8004aaa:	4618      	mov	r0, r3
 8004aac:	3720      	adds	r7, #32
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	bd80      	pop	{r7, pc}
 8004ab2:	bf00      	nop
 8004ab4:	200000c0 	.word	0x200000c0

08004ab8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b088      	sub	sp, #32
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	60f8      	str	r0, [r7, #12]
 8004ac0:	60b9      	str	r1, [r7, #8]
 8004ac2:	607a      	str	r2, [r7, #4]
 8004ac4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004ac6:	f7fd ffed 	bl	8002aa4 <HAL_GetTick>
 8004aca:	4602      	mov	r2, r0
 8004acc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ace:	1a9b      	subs	r3, r3, r2
 8004ad0:	683a      	ldr	r2, [r7, #0]
 8004ad2:	4413      	add	r3, r2
 8004ad4:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004ad6:	f7fd ffe5 	bl	8002aa4 <HAL_GetTick>
 8004ada:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004adc:	4b3e      	ldr	r3, [pc, #248]	; (8004bd8 <SPI_WaitFifoStateUntilTimeout+0x120>)
 8004ade:	681a      	ldr	r2, [r3, #0]
 8004ae0:	4613      	mov	r3, r2
 8004ae2:	009b      	lsls	r3, r3, #2
 8004ae4:	4413      	add	r3, r2
 8004ae6:	00da      	lsls	r2, r3, #3
 8004ae8:	1ad3      	subs	r3, r2, r3
 8004aea:	0d1b      	lsrs	r3, r3, #20
 8004aec:	69fa      	ldr	r2, [r7, #28]
 8004aee:	fb02 f303 	mul.w	r3, r2, r3
 8004af2:	613b      	str	r3, [r7, #16]

  while ((hspi->Instance->SR & Fifo) != State)
 8004af4:	e062      	b.n	8004bbc <SPI_WaitFifoStateUntilTimeout+0x104>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004af6:	68bb      	ldr	r3, [r7, #8]
 8004af8:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8004afc:	d109      	bne.n	8004b12 <SPI_WaitFifoStateUntilTimeout+0x5a>
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d106      	bne.n	8004b12 <SPI_WaitFifoStateUntilTimeout+0x5a>
    {
      /* Flush Data Register by a blank read */
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	330c      	adds	r3, #12
 8004b0a:	781b      	ldrb	r3, [r3, #0]
 8004b0c:	b2db      	uxtb	r3, r3
 8004b0e:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8004b10:	697b      	ldr	r3, [r7, #20]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b18:	d050      	beq.n	8004bbc <SPI_WaitFifoStateUntilTimeout+0x104>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004b1a:	f7fd ffc3 	bl	8002aa4 <HAL_GetTick>
 8004b1e:	4602      	mov	r2, r0
 8004b20:	69bb      	ldr	r3, [r7, #24]
 8004b22:	1ad3      	subs	r3, r2, r3
 8004b24:	69fa      	ldr	r2, [r7, #28]
 8004b26:	429a      	cmp	r2, r3
 8004b28:	d902      	bls.n	8004b30 <SPI_WaitFifoStateUntilTimeout+0x78>
 8004b2a:	69fb      	ldr	r3, [r7, #28]
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d13d      	bne.n	8004bac <SPI_WaitFifoStateUntilTimeout+0xf4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	685a      	ldr	r2, [r3, #4]
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004b3e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004b48:	d111      	bne.n	8004b6e <SPI_WaitFifoStateUntilTimeout+0xb6>
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	689b      	ldr	r3, [r3, #8]
 8004b4e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004b52:	d004      	beq.n	8004b5e <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	689b      	ldr	r3, [r3, #8]
 8004b58:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b5c:	d107      	bne.n	8004b6e <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	681a      	ldr	r2, [r3, #0]
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b6c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b72:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b76:	d10f      	bne.n	8004b98 <SPI_WaitFifoStateUntilTimeout+0xe0>
        {
          SPI_RESET_CRC(hspi);
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	681a      	ldr	r2, [r3, #0]
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004b86:	601a      	str	r2, [r3, #0]
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	681a      	ldr	r2, [r3, #0]
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004b96:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	2201      	movs	r2, #1
 8004b9c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004ba8:	2303      	movs	r3, #3
 8004baa:	e010      	b.n	8004bce <SPI_WaitFifoStateUntilTimeout+0x116>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004bac:	693b      	ldr	r3, [r7, #16]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d101      	bne.n	8004bb6 <SPI_WaitFifoStateUntilTimeout+0xfe>
      {
        tmp_timeout = 0U;
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 8004bb6:	693b      	ldr	r3, [r7, #16]
 8004bb8:	3b01      	subs	r3, #1
 8004bba:	613b      	str	r3, [r7, #16]
  while ((hspi->Instance->SR & Fifo) != State)
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	689a      	ldr	r2, [r3, #8]
 8004bc2:	68bb      	ldr	r3, [r7, #8]
 8004bc4:	4013      	ands	r3, r2
 8004bc6:	687a      	ldr	r2, [r7, #4]
 8004bc8:	429a      	cmp	r2, r3
 8004bca:	d194      	bne.n	8004af6 <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 8004bcc:	2300      	movs	r3, #0
}
 8004bce:	4618      	mov	r0, r3
 8004bd0:	3720      	adds	r7, #32
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	bd80      	pop	{r7, pc}
 8004bd6:	bf00      	nop
 8004bd8:	200000c0 	.word	0x200000c0

08004bdc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b086      	sub	sp, #24
 8004be0:	af02      	add	r7, sp, #8
 8004be2:	60f8      	str	r0, [r7, #12]
 8004be4:	60b9      	str	r1, [r7, #8]
 8004be6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	9300      	str	r3, [sp, #0]
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8004bf4:	68f8      	ldr	r0, [r7, #12]
 8004bf6:	f7ff ff5f 	bl	8004ab8 <SPI_WaitFifoStateUntilTimeout>
 8004bfa:	4603      	mov	r3, r0
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d007      	beq.n	8004c10 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c04:	f043 0220 	orr.w	r2, r3, #32
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004c0c:	2303      	movs	r3, #3
 8004c0e:	e027      	b.n	8004c60 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	9300      	str	r3, [sp, #0]
 8004c14:	68bb      	ldr	r3, [r7, #8]
 8004c16:	2200      	movs	r2, #0
 8004c18:	2180      	movs	r1, #128	; 0x80
 8004c1a:	68f8      	ldr	r0, [r7, #12]
 8004c1c:	f7ff fec4 	bl	80049a8 <SPI_WaitFlagStateUntilTimeout>
 8004c20:	4603      	mov	r3, r0
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d007      	beq.n	8004c36 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c2a:	f043 0220 	orr.w	r2, r3, #32
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004c32:	2303      	movs	r3, #3
 8004c34:	e014      	b.n	8004c60 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	9300      	str	r3, [sp, #0]
 8004c3a:	68bb      	ldr	r3, [r7, #8]
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004c42:	68f8      	ldr	r0, [r7, #12]
 8004c44:	f7ff ff38 	bl	8004ab8 <SPI_WaitFifoStateUntilTimeout>
 8004c48:	4603      	mov	r3, r0
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d007      	beq.n	8004c5e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c52:	f043 0220 	orr.w	r2, r3, #32
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004c5a:	2303      	movs	r3, #3
 8004c5c:	e000      	b.n	8004c60 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004c5e:	2300      	movs	r3, #0
}
 8004c60:	4618      	mov	r0, r3
 8004c62:	3710      	adds	r7, #16
 8004c64:	46bd      	mov	sp, r7
 8004c66:	bd80      	pop	{r7, pc}

08004c68 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b082      	sub	sp, #8
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d101      	bne.n	8004c7a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004c76:	2301      	movs	r3, #1
 8004c78:	e049      	b.n	8004d0e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c80:	b2db      	uxtb	r3, r3
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d106      	bne.n	8004c94 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2200      	movs	r2, #0
 8004c8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004c8e:	6878      	ldr	r0, [r7, #4]
 8004c90:	f7fd fc78 	bl	8002584 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2202      	movs	r2, #2
 8004c98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681a      	ldr	r2, [r3, #0]
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	3304      	adds	r3, #4
 8004ca4:	4619      	mov	r1, r3
 8004ca6:	4610      	mov	r0, r2
 8004ca8:	f000 f8ae 	bl	8004e08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2201      	movs	r2, #1
 8004cb0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2201      	movs	r2, #1
 8004cc0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2201      	movs	r2, #1
 8004cd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2201      	movs	r2, #1
 8004cd8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2201      	movs	r2, #1
 8004ce0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2201      	movs	r2, #1
 8004cf0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2201      	movs	r2, #1
 8004cf8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2201      	movs	r2, #1
 8004d00:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2201      	movs	r2, #1
 8004d08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004d0c:	2300      	movs	r3, #0
}
 8004d0e:	4618      	mov	r0, r3
 8004d10:	3708      	adds	r7, #8
 8004d12:	46bd      	mov	sp, r7
 8004d14:	bd80      	pop	{r7, pc}
	...

08004d18 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004d18:	b480      	push	{r7}
 8004d1a:	b085      	sub	sp, #20
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d26:	b2db      	uxtb	r3, r3
 8004d28:	2b01      	cmp	r3, #1
 8004d2a:	d001      	beq.n	8004d30 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004d2c:	2301      	movs	r3, #1
 8004d2e:	e054      	b.n	8004dda <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2202      	movs	r2, #2
 8004d34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	68da      	ldr	r2, [r3, #12]
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f042 0201 	orr.w	r2, r2, #1
 8004d46:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	4a26      	ldr	r2, [pc, #152]	; (8004de8 <HAL_TIM_Base_Start_IT+0xd0>)
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d022      	beq.n	8004d98 <HAL_TIM_Base_Start_IT+0x80>
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d5a:	d01d      	beq.n	8004d98 <HAL_TIM_Base_Start_IT+0x80>
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	4a22      	ldr	r2, [pc, #136]	; (8004dec <HAL_TIM_Base_Start_IT+0xd4>)
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d018      	beq.n	8004d98 <HAL_TIM_Base_Start_IT+0x80>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	4a21      	ldr	r2, [pc, #132]	; (8004df0 <HAL_TIM_Base_Start_IT+0xd8>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d013      	beq.n	8004d98 <HAL_TIM_Base_Start_IT+0x80>
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	4a1f      	ldr	r2, [pc, #124]	; (8004df4 <HAL_TIM_Base_Start_IT+0xdc>)
 8004d76:	4293      	cmp	r3, r2
 8004d78:	d00e      	beq.n	8004d98 <HAL_TIM_Base_Start_IT+0x80>
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	4a1e      	ldr	r2, [pc, #120]	; (8004df8 <HAL_TIM_Base_Start_IT+0xe0>)
 8004d80:	4293      	cmp	r3, r2
 8004d82:	d009      	beq.n	8004d98 <HAL_TIM_Base_Start_IT+0x80>
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	4a1c      	ldr	r2, [pc, #112]	; (8004dfc <HAL_TIM_Base_Start_IT+0xe4>)
 8004d8a:	4293      	cmp	r3, r2
 8004d8c:	d004      	beq.n	8004d98 <HAL_TIM_Base_Start_IT+0x80>
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	4a1b      	ldr	r2, [pc, #108]	; (8004e00 <HAL_TIM_Base_Start_IT+0xe8>)
 8004d94:	4293      	cmp	r3, r2
 8004d96:	d115      	bne.n	8004dc4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	689a      	ldr	r2, [r3, #8]
 8004d9e:	4b19      	ldr	r3, [pc, #100]	; (8004e04 <HAL_TIM_Base_Start_IT+0xec>)
 8004da0:	4013      	ands	r3, r2
 8004da2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	2b06      	cmp	r3, #6
 8004da8:	d015      	beq.n	8004dd6 <HAL_TIM_Base_Start_IT+0xbe>
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004db0:	d011      	beq.n	8004dd6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	681a      	ldr	r2, [r3, #0]
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f042 0201 	orr.w	r2, r2, #1
 8004dc0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004dc2:	e008      	b.n	8004dd6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	681a      	ldr	r2, [r3, #0]
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f042 0201 	orr.w	r2, r2, #1
 8004dd2:	601a      	str	r2, [r3, #0]
 8004dd4:	e000      	b.n	8004dd8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004dd6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004dd8:	2300      	movs	r3, #0
}
 8004dda:	4618      	mov	r0, r3
 8004ddc:	3714      	adds	r7, #20
 8004dde:	46bd      	mov	sp, r7
 8004de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de4:	4770      	bx	lr
 8004de6:	bf00      	nop
 8004de8:	40010000 	.word	0x40010000
 8004dec:	40000400 	.word	0x40000400
 8004df0:	40000800 	.word	0x40000800
 8004df4:	40000c00 	.word	0x40000c00
 8004df8:	40010400 	.word	0x40010400
 8004dfc:	40014000 	.word	0x40014000
 8004e00:	40001800 	.word	0x40001800
 8004e04:	00010007 	.word	0x00010007

08004e08 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004e08:	b480      	push	{r7}
 8004e0a:	b085      	sub	sp, #20
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
 8004e10:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	4a40      	ldr	r2, [pc, #256]	; (8004f1c <TIM_Base_SetConfig+0x114>)
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	d013      	beq.n	8004e48 <TIM_Base_SetConfig+0x40>
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e26:	d00f      	beq.n	8004e48 <TIM_Base_SetConfig+0x40>
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	4a3d      	ldr	r2, [pc, #244]	; (8004f20 <TIM_Base_SetConfig+0x118>)
 8004e2c:	4293      	cmp	r3, r2
 8004e2e:	d00b      	beq.n	8004e48 <TIM_Base_SetConfig+0x40>
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	4a3c      	ldr	r2, [pc, #240]	; (8004f24 <TIM_Base_SetConfig+0x11c>)
 8004e34:	4293      	cmp	r3, r2
 8004e36:	d007      	beq.n	8004e48 <TIM_Base_SetConfig+0x40>
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	4a3b      	ldr	r2, [pc, #236]	; (8004f28 <TIM_Base_SetConfig+0x120>)
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d003      	beq.n	8004e48 <TIM_Base_SetConfig+0x40>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	4a3a      	ldr	r2, [pc, #232]	; (8004f2c <TIM_Base_SetConfig+0x124>)
 8004e44:	4293      	cmp	r3, r2
 8004e46:	d108      	bne.n	8004e5a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e4e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	685b      	ldr	r3, [r3, #4]
 8004e54:	68fa      	ldr	r2, [r7, #12]
 8004e56:	4313      	orrs	r3, r2
 8004e58:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	4a2f      	ldr	r2, [pc, #188]	; (8004f1c <TIM_Base_SetConfig+0x114>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d02b      	beq.n	8004eba <TIM_Base_SetConfig+0xb2>
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e68:	d027      	beq.n	8004eba <TIM_Base_SetConfig+0xb2>
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	4a2c      	ldr	r2, [pc, #176]	; (8004f20 <TIM_Base_SetConfig+0x118>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d023      	beq.n	8004eba <TIM_Base_SetConfig+0xb2>
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	4a2b      	ldr	r2, [pc, #172]	; (8004f24 <TIM_Base_SetConfig+0x11c>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d01f      	beq.n	8004eba <TIM_Base_SetConfig+0xb2>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	4a2a      	ldr	r2, [pc, #168]	; (8004f28 <TIM_Base_SetConfig+0x120>)
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d01b      	beq.n	8004eba <TIM_Base_SetConfig+0xb2>
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	4a29      	ldr	r2, [pc, #164]	; (8004f2c <TIM_Base_SetConfig+0x124>)
 8004e86:	4293      	cmp	r3, r2
 8004e88:	d017      	beq.n	8004eba <TIM_Base_SetConfig+0xb2>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	4a28      	ldr	r2, [pc, #160]	; (8004f30 <TIM_Base_SetConfig+0x128>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d013      	beq.n	8004eba <TIM_Base_SetConfig+0xb2>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	4a27      	ldr	r2, [pc, #156]	; (8004f34 <TIM_Base_SetConfig+0x12c>)
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d00f      	beq.n	8004eba <TIM_Base_SetConfig+0xb2>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	4a26      	ldr	r2, [pc, #152]	; (8004f38 <TIM_Base_SetConfig+0x130>)
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	d00b      	beq.n	8004eba <TIM_Base_SetConfig+0xb2>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	4a25      	ldr	r2, [pc, #148]	; (8004f3c <TIM_Base_SetConfig+0x134>)
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d007      	beq.n	8004eba <TIM_Base_SetConfig+0xb2>
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	4a24      	ldr	r2, [pc, #144]	; (8004f40 <TIM_Base_SetConfig+0x138>)
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d003      	beq.n	8004eba <TIM_Base_SetConfig+0xb2>
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	4a23      	ldr	r2, [pc, #140]	; (8004f44 <TIM_Base_SetConfig+0x13c>)
 8004eb6:	4293      	cmp	r3, r2
 8004eb8:	d108      	bne.n	8004ecc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ec0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	68db      	ldr	r3, [r3, #12]
 8004ec6:	68fa      	ldr	r2, [r7, #12]
 8004ec8:	4313      	orrs	r3, r2
 8004eca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	695b      	ldr	r3, [r3, #20]
 8004ed6:	4313      	orrs	r3, r2
 8004ed8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	68fa      	ldr	r2, [r7, #12]
 8004ede:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	689a      	ldr	r2, [r3, #8]
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	681a      	ldr	r2, [r3, #0]
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	4a0a      	ldr	r2, [pc, #40]	; (8004f1c <TIM_Base_SetConfig+0x114>)
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	d003      	beq.n	8004f00 <TIM_Base_SetConfig+0xf8>
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	4a0c      	ldr	r2, [pc, #48]	; (8004f2c <TIM_Base_SetConfig+0x124>)
 8004efc:	4293      	cmp	r3, r2
 8004efe:	d103      	bne.n	8004f08 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	691a      	ldr	r2, [r3, #16]
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2201      	movs	r2, #1
 8004f0c:	615a      	str	r2, [r3, #20]
}
 8004f0e:	bf00      	nop
 8004f10:	3714      	adds	r7, #20
 8004f12:	46bd      	mov	sp, r7
 8004f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f18:	4770      	bx	lr
 8004f1a:	bf00      	nop
 8004f1c:	40010000 	.word	0x40010000
 8004f20:	40000400 	.word	0x40000400
 8004f24:	40000800 	.word	0x40000800
 8004f28:	40000c00 	.word	0x40000c00
 8004f2c:	40010400 	.word	0x40010400
 8004f30:	40014000 	.word	0x40014000
 8004f34:	40014400 	.word	0x40014400
 8004f38:	40014800 	.word	0x40014800
 8004f3c:	40001800 	.word	0x40001800
 8004f40:	40001c00 	.word	0x40001c00
 8004f44:	40002000 	.word	0x40002000

08004f48 <__errno>:
 8004f48:	4b01      	ldr	r3, [pc, #4]	; (8004f50 <__errno+0x8>)
 8004f4a:	6818      	ldr	r0, [r3, #0]
 8004f4c:	4770      	bx	lr
 8004f4e:	bf00      	nop
 8004f50:	200000cc 	.word	0x200000cc

08004f54 <__libc_init_array>:
 8004f54:	b570      	push	{r4, r5, r6, lr}
 8004f56:	4d0d      	ldr	r5, [pc, #52]	; (8004f8c <__libc_init_array+0x38>)
 8004f58:	4c0d      	ldr	r4, [pc, #52]	; (8004f90 <__libc_init_array+0x3c>)
 8004f5a:	1b64      	subs	r4, r4, r5
 8004f5c:	10a4      	asrs	r4, r4, #2
 8004f5e:	2600      	movs	r6, #0
 8004f60:	42a6      	cmp	r6, r4
 8004f62:	d109      	bne.n	8004f78 <__libc_init_array+0x24>
 8004f64:	4d0b      	ldr	r5, [pc, #44]	; (8004f94 <__libc_init_array+0x40>)
 8004f66:	4c0c      	ldr	r4, [pc, #48]	; (8004f98 <__libc_init_array+0x44>)
 8004f68:	f002 fee0 	bl	8007d2c <_init>
 8004f6c:	1b64      	subs	r4, r4, r5
 8004f6e:	10a4      	asrs	r4, r4, #2
 8004f70:	2600      	movs	r6, #0
 8004f72:	42a6      	cmp	r6, r4
 8004f74:	d105      	bne.n	8004f82 <__libc_init_array+0x2e>
 8004f76:	bd70      	pop	{r4, r5, r6, pc}
 8004f78:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f7c:	4798      	blx	r3
 8004f7e:	3601      	adds	r6, #1
 8004f80:	e7ee      	b.n	8004f60 <__libc_init_array+0xc>
 8004f82:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f86:	4798      	blx	r3
 8004f88:	3601      	adds	r6, #1
 8004f8a:	e7f2      	b.n	8004f72 <__libc_init_array+0x1e>
 8004f8c:	08008f84 	.word	0x08008f84
 8004f90:	08008f84 	.word	0x08008f84
 8004f94:	08008f84 	.word	0x08008f84
 8004f98:	08008f88 	.word	0x08008f88

08004f9c <memcpy>:
 8004f9c:	440a      	add	r2, r1
 8004f9e:	4291      	cmp	r1, r2
 8004fa0:	f100 33ff 	add.w	r3, r0, #4294967295
 8004fa4:	d100      	bne.n	8004fa8 <memcpy+0xc>
 8004fa6:	4770      	bx	lr
 8004fa8:	b510      	push	{r4, lr}
 8004faa:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004fae:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004fb2:	4291      	cmp	r1, r2
 8004fb4:	d1f9      	bne.n	8004faa <memcpy+0xe>
 8004fb6:	bd10      	pop	{r4, pc}

08004fb8 <memset>:
 8004fb8:	4402      	add	r2, r0
 8004fba:	4603      	mov	r3, r0
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d100      	bne.n	8004fc2 <memset+0xa>
 8004fc0:	4770      	bx	lr
 8004fc2:	f803 1b01 	strb.w	r1, [r3], #1
 8004fc6:	e7f9      	b.n	8004fbc <memset+0x4>

08004fc8 <__cvt>:
 8004fc8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004fcc:	ec55 4b10 	vmov	r4, r5, d0
 8004fd0:	2d00      	cmp	r5, #0
 8004fd2:	460e      	mov	r6, r1
 8004fd4:	4619      	mov	r1, r3
 8004fd6:	462b      	mov	r3, r5
 8004fd8:	bfbb      	ittet	lt
 8004fda:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004fde:	461d      	movlt	r5, r3
 8004fe0:	2300      	movge	r3, #0
 8004fe2:	232d      	movlt	r3, #45	; 0x2d
 8004fe4:	700b      	strb	r3, [r1, #0]
 8004fe6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004fe8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004fec:	4691      	mov	r9, r2
 8004fee:	f023 0820 	bic.w	r8, r3, #32
 8004ff2:	bfbc      	itt	lt
 8004ff4:	4622      	movlt	r2, r4
 8004ff6:	4614      	movlt	r4, r2
 8004ff8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004ffc:	d005      	beq.n	800500a <__cvt+0x42>
 8004ffe:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005002:	d100      	bne.n	8005006 <__cvt+0x3e>
 8005004:	3601      	adds	r6, #1
 8005006:	2102      	movs	r1, #2
 8005008:	e000      	b.n	800500c <__cvt+0x44>
 800500a:	2103      	movs	r1, #3
 800500c:	ab03      	add	r3, sp, #12
 800500e:	9301      	str	r3, [sp, #4]
 8005010:	ab02      	add	r3, sp, #8
 8005012:	9300      	str	r3, [sp, #0]
 8005014:	ec45 4b10 	vmov	d0, r4, r5
 8005018:	4653      	mov	r3, sl
 800501a:	4632      	mov	r2, r6
 800501c:	f000 fcec 	bl	80059f8 <_dtoa_r>
 8005020:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005024:	4607      	mov	r7, r0
 8005026:	d102      	bne.n	800502e <__cvt+0x66>
 8005028:	f019 0f01 	tst.w	r9, #1
 800502c:	d022      	beq.n	8005074 <__cvt+0xac>
 800502e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005032:	eb07 0906 	add.w	r9, r7, r6
 8005036:	d110      	bne.n	800505a <__cvt+0x92>
 8005038:	783b      	ldrb	r3, [r7, #0]
 800503a:	2b30      	cmp	r3, #48	; 0x30
 800503c:	d10a      	bne.n	8005054 <__cvt+0x8c>
 800503e:	2200      	movs	r2, #0
 8005040:	2300      	movs	r3, #0
 8005042:	4620      	mov	r0, r4
 8005044:	4629      	mov	r1, r5
 8005046:	f7fb fd5f 	bl	8000b08 <__aeabi_dcmpeq>
 800504a:	b918      	cbnz	r0, 8005054 <__cvt+0x8c>
 800504c:	f1c6 0601 	rsb	r6, r6, #1
 8005050:	f8ca 6000 	str.w	r6, [sl]
 8005054:	f8da 3000 	ldr.w	r3, [sl]
 8005058:	4499      	add	r9, r3
 800505a:	2200      	movs	r2, #0
 800505c:	2300      	movs	r3, #0
 800505e:	4620      	mov	r0, r4
 8005060:	4629      	mov	r1, r5
 8005062:	f7fb fd51 	bl	8000b08 <__aeabi_dcmpeq>
 8005066:	b108      	cbz	r0, 800506c <__cvt+0xa4>
 8005068:	f8cd 900c 	str.w	r9, [sp, #12]
 800506c:	2230      	movs	r2, #48	; 0x30
 800506e:	9b03      	ldr	r3, [sp, #12]
 8005070:	454b      	cmp	r3, r9
 8005072:	d307      	bcc.n	8005084 <__cvt+0xbc>
 8005074:	9b03      	ldr	r3, [sp, #12]
 8005076:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005078:	1bdb      	subs	r3, r3, r7
 800507a:	4638      	mov	r0, r7
 800507c:	6013      	str	r3, [r2, #0]
 800507e:	b004      	add	sp, #16
 8005080:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005084:	1c59      	adds	r1, r3, #1
 8005086:	9103      	str	r1, [sp, #12]
 8005088:	701a      	strb	r2, [r3, #0]
 800508a:	e7f0      	b.n	800506e <__cvt+0xa6>

0800508c <__exponent>:
 800508c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800508e:	4603      	mov	r3, r0
 8005090:	2900      	cmp	r1, #0
 8005092:	bfb8      	it	lt
 8005094:	4249      	neglt	r1, r1
 8005096:	f803 2b02 	strb.w	r2, [r3], #2
 800509a:	bfb4      	ite	lt
 800509c:	222d      	movlt	r2, #45	; 0x2d
 800509e:	222b      	movge	r2, #43	; 0x2b
 80050a0:	2909      	cmp	r1, #9
 80050a2:	7042      	strb	r2, [r0, #1]
 80050a4:	dd2a      	ble.n	80050fc <__exponent+0x70>
 80050a6:	f10d 0407 	add.w	r4, sp, #7
 80050aa:	46a4      	mov	ip, r4
 80050ac:	270a      	movs	r7, #10
 80050ae:	46a6      	mov	lr, r4
 80050b0:	460a      	mov	r2, r1
 80050b2:	fb91 f6f7 	sdiv	r6, r1, r7
 80050b6:	fb07 1516 	mls	r5, r7, r6, r1
 80050ba:	3530      	adds	r5, #48	; 0x30
 80050bc:	2a63      	cmp	r2, #99	; 0x63
 80050be:	f104 34ff 	add.w	r4, r4, #4294967295
 80050c2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80050c6:	4631      	mov	r1, r6
 80050c8:	dcf1      	bgt.n	80050ae <__exponent+0x22>
 80050ca:	3130      	adds	r1, #48	; 0x30
 80050cc:	f1ae 0502 	sub.w	r5, lr, #2
 80050d0:	f804 1c01 	strb.w	r1, [r4, #-1]
 80050d4:	1c44      	adds	r4, r0, #1
 80050d6:	4629      	mov	r1, r5
 80050d8:	4561      	cmp	r1, ip
 80050da:	d30a      	bcc.n	80050f2 <__exponent+0x66>
 80050dc:	f10d 0209 	add.w	r2, sp, #9
 80050e0:	eba2 020e 	sub.w	r2, r2, lr
 80050e4:	4565      	cmp	r5, ip
 80050e6:	bf88      	it	hi
 80050e8:	2200      	movhi	r2, #0
 80050ea:	4413      	add	r3, r2
 80050ec:	1a18      	subs	r0, r3, r0
 80050ee:	b003      	add	sp, #12
 80050f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80050f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80050f6:	f804 2f01 	strb.w	r2, [r4, #1]!
 80050fa:	e7ed      	b.n	80050d8 <__exponent+0x4c>
 80050fc:	2330      	movs	r3, #48	; 0x30
 80050fe:	3130      	adds	r1, #48	; 0x30
 8005100:	7083      	strb	r3, [r0, #2]
 8005102:	70c1      	strb	r1, [r0, #3]
 8005104:	1d03      	adds	r3, r0, #4
 8005106:	e7f1      	b.n	80050ec <__exponent+0x60>

08005108 <_printf_float>:
 8005108:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800510c:	ed2d 8b02 	vpush	{d8}
 8005110:	b08d      	sub	sp, #52	; 0x34
 8005112:	460c      	mov	r4, r1
 8005114:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005118:	4616      	mov	r6, r2
 800511a:	461f      	mov	r7, r3
 800511c:	4605      	mov	r5, r0
 800511e:	f001 fa57 	bl	80065d0 <_localeconv_r>
 8005122:	f8d0 a000 	ldr.w	sl, [r0]
 8005126:	4650      	mov	r0, sl
 8005128:	f7fb f872 	bl	8000210 <strlen>
 800512c:	2300      	movs	r3, #0
 800512e:	930a      	str	r3, [sp, #40]	; 0x28
 8005130:	6823      	ldr	r3, [r4, #0]
 8005132:	9305      	str	r3, [sp, #20]
 8005134:	f8d8 3000 	ldr.w	r3, [r8]
 8005138:	f894 b018 	ldrb.w	fp, [r4, #24]
 800513c:	3307      	adds	r3, #7
 800513e:	f023 0307 	bic.w	r3, r3, #7
 8005142:	f103 0208 	add.w	r2, r3, #8
 8005146:	f8c8 2000 	str.w	r2, [r8]
 800514a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800514e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005152:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005156:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800515a:	9307      	str	r3, [sp, #28]
 800515c:	f8cd 8018 	str.w	r8, [sp, #24]
 8005160:	ee08 0a10 	vmov	s16, r0
 8005164:	4b9f      	ldr	r3, [pc, #636]	; (80053e4 <_printf_float+0x2dc>)
 8005166:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800516a:	f04f 32ff 	mov.w	r2, #4294967295
 800516e:	f7fb fcfd 	bl	8000b6c <__aeabi_dcmpun>
 8005172:	bb88      	cbnz	r0, 80051d8 <_printf_float+0xd0>
 8005174:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005178:	4b9a      	ldr	r3, [pc, #616]	; (80053e4 <_printf_float+0x2dc>)
 800517a:	f04f 32ff 	mov.w	r2, #4294967295
 800517e:	f7fb fcd7 	bl	8000b30 <__aeabi_dcmple>
 8005182:	bb48      	cbnz	r0, 80051d8 <_printf_float+0xd0>
 8005184:	2200      	movs	r2, #0
 8005186:	2300      	movs	r3, #0
 8005188:	4640      	mov	r0, r8
 800518a:	4649      	mov	r1, r9
 800518c:	f7fb fcc6 	bl	8000b1c <__aeabi_dcmplt>
 8005190:	b110      	cbz	r0, 8005198 <_printf_float+0x90>
 8005192:	232d      	movs	r3, #45	; 0x2d
 8005194:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005198:	4b93      	ldr	r3, [pc, #588]	; (80053e8 <_printf_float+0x2e0>)
 800519a:	4894      	ldr	r0, [pc, #592]	; (80053ec <_printf_float+0x2e4>)
 800519c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80051a0:	bf94      	ite	ls
 80051a2:	4698      	movls	r8, r3
 80051a4:	4680      	movhi	r8, r0
 80051a6:	2303      	movs	r3, #3
 80051a8:	6123      	str	r3, [r4, #16]
 80051aa:	9b05      	ldr	r3, [sp, #20]
 80051ac:	f023 0204 	bic.w	r2, r3, #4
 80051b0:	6022      	str	r2, [r4, #0]
 80051b2:	f04f 0900 	mov.w	r9, #0
 80051b6:	9700      	str	r7, [sp, #0]
 80051b8:	4633      	mov	r3, r6
 80051ba:	aa0b      	add	r2, sp, #44	; 0x2c
 80051bc:	4621      	mov	r1, r4
 80051be:	4628      	mov	r0, r5
 80051c0:	f000 f9d8 	bl	8005574 <_printf_common>
 80051c4:	3001      	adds	r0, #1
 80051c6:	f040 8090 	bne.w	80052ea <_printf_float+0x1e2>
 80051ca:	f04f 30ff 	mov.w	r0, #4294967295
 80051ce:	b00d      	add	sp, #52	; 0x34
 80051d0:	ecbd 8b02 	vpop	{d8}
 80051d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051d8:	4642      	mov	r2, r8
 80051da:	464b      	mov	r3, r9
 80051dc:	4640      	mov	r0, r8
 80051de:	4649      	mov	r1, r9
 80051e0:	f7fb fcc4 	bl	8000b6c <__aeabi_dcmpun>
 80051e4:	b140      	cbz	r0, 80051f8 <_printf_float+0xf0>
 80051e6:	464b      	mov	r3, r9
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	bfbc      	itt	lt
 80051ec:	232d      	movlt	r3, #45	; 0x2d
 80051ee:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80051f2:	487f      	ldr	r0, [pc, #508]	; (80053f0 <_printf_float+0x2e8>)
 80051f4:	4b7f      	ldr	r3, [pc, #508]	; (80053f4 <_printf_float+0x2ec>)
 80051f6:	e7d1      	b.n	800519c <_printf_float+0x94>
 80051f8:	6863      	ldr	r3, [r4, #4]
 80051fa:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80051fe:	9206      	str	r2, [sp, #24]
 8005200:	1c5a      	adds	r2, r3, #1
 8005202:	d13f      	bne.n	8005284 <_printf_float+0x17c>
 8005204:	2306      	movs	r3, #6
 8005206:	6063      	str	r3, [r4, #4]
 8005208:	9b05      	ldr	r3, [sp, #20]
 800520a:	6861      	ldr	r1, [r4, #4]
 800520c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005210:	2300      	movs	r3, #0
 8005212:	9303      	str	r3, [sp, #12]
 8005214:	ab0a      	add	r3, sp, #40	; 0x28
 8005216:	e9cd b301 	strd	fp, r3, [sp, #4]
 800521a:	ab09      	add	r3, sp, #36	; 0x24
 800521c:	ec49 8b10 	vmov	d0, r8, r9
 8005220:	9300      	str	r3, [sp, #0]
 8005222:	6022      	str	r2, [r4, #0]
 8005224:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005228:	4628      	mov	r0, r5
 800522a:	f7ff fecd 	bl	8004fc8 <__cvt>
 800522e:	9b06      	ldr	r3, [sp, #24]
 8005230:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005232:	2b47      	cmp	r3, #71	; 0x47
 8005234:	4680      	mov	r8, r0
 8005236:	d108      	bne.n	800524a <_printf_float+0x142>
 8005238:	1cc8      	adds	r0, r1, #3
 800523a:	db02      	blt.n	8005242 <_printf_float+0x13a>
 800523c:	6863      	ldr	r3, [r4, #4]
 800523e:	4299      	cmp	r1, r3
 8005240:	dd41      	ble.n	80052c6 <_printf_float+0x1be>
 8005242:	f1ab 0b02 	sub.w	fp, fp, #2
 8005246:	fa5f fb8b 	uxtb.w	fp, fp
 800524a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800524e:	d820      	bhi.n	8005292 <_printf_float+0x18a>
 8005250:	3901      	subs	r1, #1
 8005252:	465a      	mov	r2, fp
 8005254:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005258:	9109      	str	r1, [sp, #36]	; 0x24
 800525a:	f7ff ff17 	bl	800508c <__exponent>
 800525e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005260:	1813      	adds	r3, r2, r0
 8005262:	2a01      	cmp	r2, #1
 8005264:	4681      	mov	r9, r0
 8005266:	6123      	str	r3, [r4, #16]
 8005268:	dc02      	bgt.n	8005270 <_printf_float+0x168>
 800526a:	6822      	ldr	r2, [r4, #0]
 800526c:	07d2      	lsls	r2, r2, #31
 800526e:	d501      	bpl.n	8005274 <_printf_float+0x16c>
 8005270:	3301      	adds	r3, #1
 8005272:	6123      	str	r3, [r4, #16]
 8005274:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005278:	2b00      	cmp	r3, #0
 800527a:	d09c      	beq.n	80051b6 <_printf_float+0xae>
 800527c:	232d      	movs	r3, #45	; 0x2d
 800527e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005282:	e798      	b.n	80051b6 <_printf_float+0xae>
 8005284:	9a06      	ldr	r2, [sp, #24]
 8005286:	2a47      	cmp	r2, #71	; 0x47
 8005288:	d1be      	bne.n	8005208 <_printf_float+0x100>
 800528a:	2b00      	cmp	r3, #0
 800528c:	d1bc      	bne.n	8005208 <_printf_float+0x100>
 800528e:	2301      	movs	r3, #1
 8005290:	e7b9      	b.n	8005206 <_printf_float+0xfe>
 8005292:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005296:	d118      	bne.n	80052ca <_printf_float+0x1c2>
 8005298:	2900      	cmp	r1, #0
 800529a:	6863      	ldr	r3, [r4, #4]
 800529c:	dd0b      	ble.n	80052b6 <_printf_float+0x1ae>
 800529e:	6121      	str	r1, [r4, #16]
 80052a0:	b913      	cbnz	r3, 80052a8 <_printf_float+0x1a0>
 80052a2:	6822      	ldr	r2, [r4, #0]
 80052a4:	07d0      	lsls	r0, r2, #31
 80052a6:	d502      	bpl.n	80052ae <_printf_float+0x1a6>
 80052a8:	3301      	adds	r3, #1
 80052aa:	440b      	add	r3, r1
 80052ac:	6123      	str	r3, [r4, #16]
 80052ae:	65a1      	str	r1, [r4, #88]	; 0x58
 80052b0:	f04f 0900 	mov.w	r9, #0
 80052b4:	e7de      	b.n	8005274 <_printf_float+0x16c>
 80052b6:	b913      	cbnz	r3, 80052be <_printf_float+0x1b6>
 80052b8:	6822      	ldr	r2, [r4, #0]
 80052ba:	07d2      	lsls	r2, r2, #31
 80052bc:	d501      	bpl.n	80052c2 <_printf_float+0x1ba>
 80052be:	3302      	adds	r3, #2
 80052c0:	e7f4      	b.n	80052ac <_printf_float+0x1a4>
 80052c2:	2301      	movs	r3, #1
 80052c4:	e7f2      	b.n	80052ac <_printf_float+0x1a4>
 80052c6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80052ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80052cc:	4299      	cmp	r1, r3
 80052ce:	db05      	blt.n	80052dc <_printf_float+0x1d4>
 80052d0:	6823      	ldr	r3, [r4, #0]
 80052d2:	6121      	str	r1, [r4, #16]
 80052d4:	07d8      	lsls	r0, r3, #31
 80052d6:	d5ea      	bpl.n	80052ae <_printf_float+0x1a6>
 80052d8:	1c4b      	adds	r3, r1, #1
 80052da:	e7e7      	b.n	80052ac <_printf_float+0x1a4>
 80052dc:	2900      	cmp	r1, #0
 80052de:	bfd4      	ite	le
 80052e0:	f1c1 0202 	rsble	r2, r1, #2
 80052e4:	2201      	movgt	r2, #1
 80052e6:	4413      	add	r3, r2
 80052e8:	e7e0      	b.n	80052ac <_printf_float+0x1a4>
 80052ea:	6823      	ldr	r3, [r4, #0]
 80052ec:	055a      	lsls	r2, r3, #21
 80052ee:	d407      	bmi.n	8005300 <_printf_float+0x1f8>
 80052f0:	6923      	ldr	r3, [r4, #16]
 80052f2:	4642      	mov	r2, r8
 80052f4:	4631      	mov	r1, r6
 80052f6:	4628      	mov	r0, r5
 80052f8:	47b8      	blx	r7
 80052fa:	3001      	adds	r0, #1
 80052fc:	d12c      	bne.n	8005358 <_printf_float+0x250>
 80052fe:	e764      	b.n	80051ca <_printf_float+0xc2>
 8005300:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005304:	f240 80e0 	bls.w	80054c8 <_printf_float+0x3c0>
 8005308:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800530c:	2200      	movs	r2, #0
 800530e:	2300      	movs	r3, #0
 8005310:	f7fb fbfa 	bl	8000b08 <__aeabi_dcmpeq>
 8005314:	2800      	cmp	r0, #0
 8005316:	d034      	beq.n	8005382 <_printf_float+0x27a>
 8005318:	4a37      	ldr	r2, [pc, #220]	; (80053f8 <_printf_float+0x2f0>)
 800531a:	2301      	movs	r3, #1
 800531c:	4631      	mov	r1, r6
 800531e:	4628      	mov	r0, r5
 8005320:	47b8      	blx	r7
 8005322:	3001      	adds	r0, #1
 8005324:	f43f af51 	beq.w	80051ca <_printf_float+0xc2>
 8005328:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800532c:	429a      	cmp	r2, r3
 800532e:	db02      	blt.n	8005336 <_printf_float+0x22e>
 8005330:	6823      	ldr	r3, [r4, #0]
 8005332:	07d8      	lsls	r0, r3, #31
 8005334:	d510      	bpl.n	8005358 <_printf_float+0x250>
 8005336:	ee18 3a10 	vmov	r3, s16
 800533a:	4652      	mov	r2, sl
 800533c:	4631      	mov	r1, r6
 800533e:	4628      	mov	r0, r5
 8005340:	47b8      	blx	r7
 8005342:	3001      	adds	r0, #1
 8005344:	f43f af41 	beq.w	80051ca <_printf_float+0xc2>
 8005348:	f04f 0800 	mov.w	r8, #0
 800534c:	f104 091a 	add.w	r9, r4, #26
 8005350:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005352:	3b01      	subs	r3, #1
 8005354:	4543      	cmp	r3, r8
 8005356:	dc09      	bgt.n	800536c <_printf_float+0x264>
 8005358:	6823      	ldr	r3, [r4, #0]
 800535a:	079b      	lsls	r3, r3, #30
 800535c:	f100 8105 	bmi.w	800556a <_printf_float+0x462>
 8005360:	68e0      	ldr	r0, [r4, #12]
 8005362:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005364:	4298      	cmp	r0, r3
 8005366:	bfb8      	it	lt
 8005368:	4618      	movlt	r0, r3
 800536a:	e730      	b.n	80051ce <_printf_float+0xc6>
 800536c:	2301      	movs	r3, #1
 800536e:	464a      	mov	r2, r9
 8005370:	4631      	mov	r1, r6
 8005372:	4628      	mov	r0, r5
 8005374:	47b8      	blx	r7
 8005376:	3001      	adds	r0, #1
 8005378:	f43f af27 	beq.w	80051ca <_printf_float+0xc2>
 800537c:	f108 0801 	add.w	r8, r8, #1
 8005380:	e7e6      	b.n	8005350 <_printf_float+0x248>
 8005382:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005384:	2b00      	cmp	r3, #0
 8005386:	dc39      	bgt.n	80053fc <_printf_float+0x2f4>
 8005388:	4a1b      	ldr	r2, [pc, #108]	; (80053f8 <_printf_float+0x2f0>)
 800538a:	2301      	movs	r3, #1
 800538c:	4631      	mov	r1, r6
 800538e:	4628      	mov	r0, r5
 8005390:	47b8      	blx	r7
 8005392:	3001      	adds	r0, #1
 8005394:	f43f af19 	beq.w	80051ca <_printf_float+0xc2>
 8005398:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800539c:	4313      	orrs	r3, r2
 800539e:	d102      	bne.n	80053a6 <_printf_float+0x29e>
 80053a0:	6823      	ldr	r3, [r4, #0]
 80053a2:	07d9      	lsls	r1, r3, #31
 80053a4:	d5d8      	bpl.n	8005358 <_printf_float+0x250>
 80053a6:	ee18 3a10 	vmov	r3, s16
 80053aa:	4652      	mov	r2, sl
 80053ac:	4631      	mov	r1, r6
 80053ae:	4628      	mov	r0, r5
 80053b0:	47b8      	blx	r7
 80053b2:	3001      	adds	r0, #1
 80053b4:	f43f af09 	beq.w	80051ca <_printf_float+0xc2>
 80053b8:	f04f 0900 	mov.w	r9, #0
 80053bc:	f104 0a1a 	add.w	sl, r4, #26
 80053c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80053c2:	425b      	negs	r3, r3
 80053c4:	454b      	cmp	r3, r9
 80053c6:	dc01      	bgt.n	80053cc <_printf_float+0x2c4>
 80053c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80053ca:	e792      	b.n	80052f2 <_printf_float+0x1ea>
 80053cc:	2301      	movs	r3, #1
 80053ce:	4652      	mov	r2, sl
 80053d0:	4631      	mov	r1, r6
 80053d2:	4628      	mov	r0, r5
 80053d4:	47b8      	blx	r7
 80053d6:	3001      	adds	r0, #1
 80053d8:	f43f aef7 	beq.w	80051ca <_printf_float+0xc2>
 80053dc:	f109 0901 	add.w	r9, r9, #1
 80053e0:	e7ee      	b.n	80053c0 <_printf_float+0x2b8>
 80053e2:	bf00      	nop
 80053e4:	7fefffff 	.word	0x7fefffff
 80053e8:	08008ba0 	.word	0x08008ba0
 80053ec:	08008ba4 	.word	0x08008ba4
 80053f0:	08008bac 	.word	0x08008bac
 80053f4:	08008ba8 	.word	0x08008ba8
 80053f8:	08008bb0 	.word	0x08008bb0
 80053fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80053fe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005400:	429a      	cmp	r2, r3
 8005402:	bfa8      	it	ge
 8005404:	461a      	movge	r2, r3
 8005406:	2a00      	cmp	r2, #0
 8005408:	4691      	mov	r9, r2
 800540a:	dc37      	bgt.n	800547c <_printf_float+0x374>
 800540c:	f04f 0b00 	mov.w	fp, #0
 8005410:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005414:	f104 021a 	add.w	r2, r4, #26
 8005418:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800541a:	9305      	str	r3, [sp, #20]
 800541c:	eba3 0309 	sub.w	r3, r3, r9
 8005420:	455b      	cmp	r3, fp
 8005422:	dc33      	bgt.n	800548c <_printf_float+0x384>
 8005424:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005428:	429a      	cmp	r2, r3
 800542a:	db3b      	blt.n	80054a4 <_printf_float+0x39c>
 800542c:	6823      	ldr	r3, [r4, #0]
 800542e:	07da      	lsls	r2, r3, #31
 8005430:	d438      	bmi.n	80054a4 <_printf_float+0x39c>
 8005432:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005434:	9b05      	ldr	r3, [sp, #20]
 8005436:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005438:	1ad3      	subs	r3, r2, r3
 800543a:	eba2 0901 	sub.w	r9, r2, r1
 800543e:	4599      	cmp	r9, r3
 8005440:	bfa8      	it	ge
 8005442:	4699      	movge	r9, r3
 8005444:	f1b9 0f00 	cmp.w	r9, #0
 8005448:	dc35      	bgt.n	80054b6 <_printf_float+0x3ae>
 800544a:	f04f 0800 	mov.w	r8, #0
 800544e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005452:	f104 0a1a 	add.w	sl, r4, #26
 8005456:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800545a:	1a9b      	subs	r3, r3, r2
 800545c:	eba3 0309 	sub.w	r3, r3, r9
 8005460:	4543      	cmp	r3, r8
 8005462:	f77f af79 	ble.w	8005358 <_printf_float+0x250>
 8005466:	2301      	movs	r3, #1
 8005468:	4652      	mov	r2, sl
 800546a:	4631      	mov	r1, r6
 800546c:	4628      	mov	r0, r5
 800546e:	47b8      	blx	r7
 8005470:	3001      	adds	r0, #1
 8005472:	f43f aeaa 	beq.w	80051ca <_printf_float+0xc2>
 8005476:	f108 0801 	add.w	r8, r8, #1
 800547a:	e7ec      	b.n	8005456 <_printf_float+0x34e>
 800547c:	4613      	mov	r3, r2
 800547e:	4631      	mov	r1, r6
 8005480:	4642      	mov	r2, r8
 8005482:	4628      	mov	r0, r5
 8005484:	47b8      	blx	r7
 8005486:	3001      	adds	r0, #1
 8005488:	d1c0      	bne.n	800540c <_printf_float+0x304>
 800548a:	e69e      	b.n	80051ca <_printf_float+0xc2>
 800548c:	2301      	movs	r3, #1
 800548e:	4631      	mov	r1, r6
 8005490:	4628      	mov	r0, r5
 8005492:	9205      	str	r2, [sp, #20]
 8005494:	47b8      	blx	r7
 8005496:	3001      	adds	r0, #1
 8005498:	f43f ae97 	beq.w	80051ca <_printf_float+0xc2>
 800549c:	9a05      	ldr	r2, [sp, #20]
 800549e:	f10b 0b01 	add.w	fp, fp, #1
 80054a2:	e7b9      	b.n	8005418 <_printf_float+0x310>
 80054a4:	ee18 3a10 	vmov	r3, s16
 80054a8:	4652      	mov	r2, sl
 80054aa:	4631      	mov	r1, r6
 80054ac:	4628      	mov	r0, r5
 80054ae:	47b8      	blx	r7
 80054b0:	3001      	adds	r0, #1
 80054b2:	d1be      	bne.n	8005432 <_printf_float+0x32a>
 80054b4:	e689      	b.n	80051ca <_printf_float+0xc2>
 80054b6:	9a05      	ldr	r2, [sp, #20]
 80054b8:	464b      	mov	r3, r9
 80054ba:	4442      	add	r2, r8
 80054bc:	4631      	mov	r1, r6
 80054be:	4628      	mov	r0, r5
 80054c0:	47b8      	blx	r7
 80054c2:	3001      	adds	r0, #1
 80054c4:	d1c1      	bne.n	800544a <_printf_float+0x342>
 80054c6:	e680      	b.n	80051ca <_printf_float+0xc2>
 80054c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80054ca:	2a01      	cmp	r2, #1
 80054cc:	dc01      	bgt.n	80054d2 <_printf_float+0x3ca>
 80054ce:	07db      	lsls	r3, r3, #31
 80054d0:	d538      	bpl.n	8005544 <_printf_float+0x43c>
 80054d2:	2301      	movs	r3, #1
 80054d4:	4642      	mov	r2, r8
 80054d6:	4631      	mov	r1, r6
 80054d8:	4628      	mov	r0, r5
 80054da:	47b8      	blx	r7
 80054dc:	3001      	adds	r0, #1
 80054de:	f43f ae74 	beq.w	80051ca <_printf_float+0xc2>
 80054e2:	ee18 3a10 	vmov	r3, s16
 80054e6:	4652      	mov	r2, sl
 80054e8:	4631      	mov	r1, r6
 80054ea:	4628      	mov	r0, r5
 80054ec:	47b8      	blx	r7
 80054ee:	3001      	adds	r0, #1
 80054f0:	f43f ae6b 	beq.w	80051ca <_printf_float+0xc2>
 80054f4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80054f8:	2200      	movs	r2, #0
 80054fa:	2300      	movs	r3, #0
 80054fc:	f7fb fb04 	bl	8000b08 <__aeabi_dcmpeq>
 8005500:	b9d8      	cbnz	r0, 800553a <_printf_float+0x432>
 8005502:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005504:	f108 0201 	add.w	r2, r8, #1
 8005508:	3b01      	subs	r3, #1
 800550a:	4631      	mov	r1, r6
 800550c:	4628      	mov	r0, r5
 800550e:	47b8      	blx	r7
 8005510:	3001      	adds	r0, #1
 8005512:	d10e      	bne.n	8005532 <_printf_float+0x42a>
 8005514:	e659      	b.n	80051ca <_printf_float+0xc2>
 8005516:	2301      	movs	r3, #1
 8005518:	4652      	mov	r2, sl
 800551a:	4631      	mov	r1, r6
 800551c:	4628      	mov	r0, r5
 800551e:	47b8      	blx	r7
 8005520:	3001      	adds	r0, #1
 8005522:	f43f ae52 	beq.w	80051ca <_printf_float+0xc2>
 8005526:	f108 0801 	add.w	r8, r8, #1
 800552a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800552c:	3b01      	subs	r3, #1
 800552e:	4543      	cmp	r3, r8
 8005530:	dcf1      	bgt.n	8005516 <_printf_float+0x40e>
 8005532:	464b      	mov	r3, r9
 8005534:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005538:	e6dc      	b.n	80052f4 <_printf_float+0x1ec>
 800553a:	f04f 0800 	mov.w	r8, #0
 800553e:	f104 0a1a 	add.w	sl, r4, #26
 8005542:	e7f2      	b.n	800552a <_printf_float+0x422>
 8005544:	2301      	movs	r3, #1
 8005546:	4642      	mov	r2, r8
 8005548:	e7df      	b.n	800550a <_printf_float+0x402>
 800554a:	2301      	movs	r3, #1
 800554c:	464a      	mov	r2, r9
 800554e:	4631      	mov	r1, r6
 8005550:	4628      	mov	r0, r5
 8005552:	47b8      	blx	r7
 8005554:	3001      	adds	r0, #1
 8005556:	f43f ae38 	beq.w	80051ca <_printf_float+0xc2>
 800555a:	f108 0801 	add.w	r8, r8, #1
 800555e:	68e3      	ldr	r3, [r4, #12]
 8005560:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005562:	1a5b      	subs	r3, r3, r1
 8005564:	4543      	cmp	r3, r8
 8005566:	dcf0      	bgt.n	800554a <_printf_float+0x442>
 8005568:	e6fa      	b.n	8005360 <_printf_float+0x258>
 800556a:	f04f 0800 	mov.w	r8, #0
 800556e:	f104 0919 	add.w	r9, r4, #25
 8005572:	e7f4      	b.n	800555e <_printf_float+0x456>

08005574 <_printf_common>:
 8005574:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005578:	4616      	mov	r6, r2
 800557a:	4699      	mov	r9, r3
 800557c:	688a      	ldr	r2, [r1, #8]
 800557e:	690b      	ldr	r3, [r1, #16]
 8005580:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005584:	4293      	cmp	r3, r2
 8005586:	bfb8      	it	lt
 8005588:	4613      	movlt	r3, r2
 800558a:	6033      	str	r3, [r6, #0]
 800558c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005590:	4607      	mov	r7, r0
 8005592:	460c      	mov	r4, r1
 8005594:	b10a      	cbz	r2, 800559a <_printf_common+0x26>
 8005596:	3301      	adds	r3, #1
 8005598:	6033      	str	r3, [r6, #0]
 800559a:	6823      	ldr	r3, [r4, #0]
 800559c:	0699      	lsls	r1, r3, #26
 800559e:	bf42      	ittt	mi
 80055a0:	6833      	ldrmi	r3, [r6, #0]
 80055a2:	3302      	addmi	r3, #2
 80055a4:	6033      	strmi	r3, [r6, #0]
 80055a6:	6825      	ldr	r5, [r4, #0]
 80055a8:	f015 0506 	ands.w	r5, r5, #6
 80055ac:	d106      	bne.n	80055bc <_printf_common+0x48>
 80055ae:	f104 0a19 	add.w	sl, r4, #25
 80055b2:	68e3      	ldr	r3, [r4, #12]
 80055b4:	6832      	ldr	r2, [r6, #0]
 80055b6:	1a9b      	subs	r3, r3, r2
 80055b8:	42ab      	cmp	r3, r5
 80055ba:	dc26      	bgt.n	800560a <_printf_common+0x96>
 80055bc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80055c0:	1e13      	subs	r3, r2, #0
 80055c2:	6822      	ldr	r2, [r4, #0]
 80055c4:	bf18      	it	ne
 80055c6:	2301      	movne	r3, #1
 80055c8:	0692      	lsls	r2, r2, #26
 80055ca:	d42b      	bmi.n	8005624 <_printf_common+0xb0>
 80055cc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80055d0:	4649      	mov	r1, r9
 80055d2:	4638      	mov	r0, r7
 80055d4:	47c0      	blx	r8
 80055d6:	3001      	adds	r0, #1
 80055d8:	d01e      	beq.n	8005618 <_printf_common+0xa4>
 80055da:	6823      	ldr	r3, [r4, #0]
 80055dc:	68e5      	ldr	r5, [r4, #12]
 80055de:	6832      	ldr	r2, [r6, #0]
 80055e0:	f003 0306 	and.w	r3, r3, #6
 80055e4:	2b04      	cmp	r3, #4
 80055e6:	bf08      	it	eq
 80055e8:	1aad      	subeq	r5, r5, r2
 80055ea:	68a3      	ldr	r3, [r4, #8]
 80055ec:	6922      	ldr	r2, [r4, #16]
 80055ee:	bf0c      	ite	eq
 80055f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80055f4:	2500      	movne	r5, #0
 80055f6:	4293      	cmp	r3, r2
 80055f8:	bfc4      	itt	gt
 80055fa:	1a9b      	subgt	r3, r3, r2
 80055fc:	18ed      	addgt	r5, r5, r3
 80055fe:	2600      	movs	r6, #0
 8005600:	341a      	adds	r4, #26
 8005602:	42b5      	cmp	r5, r6
 8005604:	d11a      	bne.n	800563c <_printf_common+0xc8>
 8005606:	2000      	movs	r0, #0
 8005608:	e008      	b.n	800561c <_printf_common+0xa8>
 800560a:	2301      	movs	r3, #1
 800560c:	4652      	mov	r2, sl
 800560e:	4649      	mov	r1, r9
 8005610:	4638      	mov	r0, r7
 8005612:	47c0      	blx	r8
 8005614:	3001      	adds	r0, #1
 8005616:	d103      	bne.n	8005620 <_printf_common+0xac>
 8005618:	f04f 30ff 	mov.w	r0, #4294967295
 800561c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005620:	3501      	adds	r5, #1
 8005622:	e7c6      	b.n	80055b2 <_printf_common+0x3e>
 8005624:	18e1      	adds	r1, r4, r3
 8005626:	1c5a      	adds	r2, r3, #1
 8005628:	2030      	movs	r0, #48	; 0x30
 800562a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800562e:	4422      	add	r2, r4
 8005630:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005634:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005638:	3302      	adds	r3, #2
 800563a:	e7c7      	b.n	80055cc <_printf_common+0x58>
 800563c:	2301      	movs	r3, #1
 800563e:	4622      	mov	r2, r4
 8005640:	4649      	mov	r1, r9
 8005642:	4638      	mov	r0, r7
 8005644:	47c0      	blx	r8
 8005646:	3001      	adds	r0, #1
 8005648:	d0e6      	beq.n	8005618 <_printf_common+0xa4>
 800564a:	3601      	adds	r6, #1
 800564c:	e7d9      	b.n	8005602 <_printf_common+0x8e>
	...

08005650 <_printf_i>:
 8005650:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005654:	460c      	mov	r4, r1
 8005656:	4691      	mov	r9, r2
 8005658:	7e27      	ldrb	r7, [r4, #24]
 800565a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800565c:	2f78      	cmp	r7, #120	; 0x78
 800565e:	4680      	mov	r8, r0
 8005660:	469a      	mov	sl, r3
 8005662:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005666:	d807      	bhi.n	8005678 <_printf_i+0x28>
 8005668:	2f62      	cmp	r7, #98	; 0x62
 800566a:	d80a      	bhi.n	8005682 <_printf_i+0x32>
 800566c:	2f00      	cmp	r7, #0
 800566e:	f000 80d8 	beq.w	8005822 <_printf_i+0x1d2>
 8005672:	2f58      	cmp	r7, #88	; 0x58
 8005674:	f000 80a3 	beq.w	80057be <_printf_i+0x16e>
 8005678:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800567c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005680:	e03a      	b.n	80056f8 <_printf_i+0xa8>
 8005682:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005686:	2b15      	cmp	r3, #21
 8005688:	d8f6      	bhi.n	8005678 <_printf_i+0x28>
 800568a:	a001      	add	r0, pc, #4	; (adr r0, 8005690 <_printf_i+0x40>)
 800568c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005690:	080056e9 	.word	0x080056e9
 8005694:	080056fd 	.word	0x080056fd
 8005698:	08005679 	.word	0x08005679
 800569c:	08005679 	.word	0x08005679
 80056a0:	08005679 	.word	0x08005679
 80056a4:	08005679 	.word	0x08005679
 80056a8:	080056fd 	.word	0x080056fd
 80056ac:	08005679 	.word	0x08005679
 80056b0:	08005679 	.word	0x08005679
 80056b4:	08005679 	.word	0x08005679
 80056b8:	08005679 	.word	0x08005679
 80056bc:	08005809 	.word	0x08005809
 80056c0:	0800572d 	.word	0x0800572d
 80056c4:	080057eb 	.word	0x080057eb
 80056c8:	08005679 	.word	0x08005679
 80056cc:	08005679 	.word	0x08005679
 80056d0:	0800582b 	.word	0x0800582b
 80056d4:	08005679 	.word	0x08005679
 80056d8:	0800572d 	.word	0x0800572d
 80056dc:	08005679 	.word	0x08005679
 80056e0:	08005679 	.word	0x08005679
 80056e4:	080057f3 	.word	0x080057f3
 80056e8:	680b      	ldr	r3, [r1, #0]
 80056ea:	1d1a      	adds	r2, r3, #4
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	600a      	str	r2, [r1, #0]
 80056f0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80056f4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80056f8:	2301      	movs	r3, #1
 80056fa:	e0a3      	b.n	8005844 <_printf_i+0x1f4>
 80056fc:	6825      	ldr	r5, [r4, #0]
 80056fe:	6808      	ldr	r0, [r1, #0]
 8005700:	062e      	lsls	r6, r5, #24
 8005702:	f100 0304 	add.w	r3, r0, #4
 8005706:	d50a      	bpl.n	800571e <_printf_i+0xce>
 8005708:	6805      	ldr	r5, [r0, #0]
 800570a:	600b      	str	r3, [r1, #0]
 800570c:	2d00      	cmp	r5, #0
 800570e:	da03      	bge.n	8005718 <_printf_i+0xc8>
 8005710:	232d      	movs	r3, #45	; 0x2d
 8005712:	426d      	negs	r5, r5
 8005714:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005718:	485e      	ldr	r0, [pc, #376]	; (8005894 <_printf_i+0x244>)
 800571a:	230a      	movs	r3, #10
 800571c:	e019      	b.n	8005752 <_printf_i+0x102>
 800571e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005722:	6805      	ldr	r5, [r0, #0]
 8005724:	600b      	str	r3, [r1, #0]
 8005726:	bf18      	it	ne
 8005728:	b22d      	sxthne	r5, r5
 800572a:	e7ef      	b.n	800570c <_printf_i+0xbc>
 800572c:	680b      	ldr	r3, [r1, #0]
 800572e:	6825      	ldr	r5, [r4, #0]
 8005730:	1d18      	adds	r0, r3, #4
 8005732:	6008      	str	r0, [r1, #0]
 8005734:	0628      	lsls	r0, r5, #24
 8005736:	d501      	bpl.n	800573c <_printf_i+0xec>
 8005738:	681d      	ldr	r5, [r3, #0]
 800573a:	e002      	b.n	8005742 <_printf_i+0xf2>
 800573c:	0669      	lsls	r1, r5, #25
 800573e:	d5fb      	bpl.n	8005738 <_printf_i+0xe8>
 8005740:	881d      	ldrh	r5, [r3, #0]
 8005742:	4854      	ldr	r0, [pc, #336]	; (8005894 <_printf_i+0x244>)
 8005744:	2f6f      	cmp	r7, #111	; 0x6f
 8005746:	bf0c      	ite	eq
 8005748:	2308      	moveq	r3, #8
 800574a:	230a      	movne	r3, #10
 800574c:	2100      	movs	r1, #0
 800574e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005752:	6866      	ldr	r6, [r4, #4]
 8005754:	60a6      	str	r6, [r4, #8]
 8005756:	2e00      	cmp	r6, #0
 8005758:	bfa2      	ittt	ge
 800575a:	6821      	ldrge	r1, [r4, #0]
 800575c:	f021 0104 	bicge.w	r1, r1, #4
 8005760:	6021      	strge	r1, [r4, #0]
 8005762:	b90d      	cbnz	r5, 8005768 <_printf_i+0x118>
 8005764:	2e00      	cmp	r6, #0
 8005766:	d04d      	beq.n	8005804 <_printf_i+0x1b4>
 8005768:	4616      	mov	r6, r2
 800576a:	fbb5 f1f3 	udiv	r1, r5, r3
 800576e:	fb03 5711 	mls	r7, r3, r1, r5
 8005772:	5dc7      	ldrb	r7, [r0, r7]
 8005774:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005778:	462f      	mov	r7, r5
 800577a:	42bb      	cmp	r3, r7
 800577c:	460d      	mov	r5, r1
 800577e:	d9f4      	bls.n	800576a <_printf_i+0x11a>
 8005780:	2b08      	cmp	r3, #8
 8005782:	d10b      	bne.n	800579c <_printf_i+0x14c>
 8005784:	6823      	ldr	r3, [r4, #0]
 8005786:	07df      	lsls	r7, r3, #31
 8005788:	d508      	bpl.n	800579c <_printf_i+0x14c>
 800578a:	6923      	ldr	r3, [r4, #16]
 800578c:	6861      	ldr	r1, [r4, #4]
 800578e:	4299      	cmp	r1, r3
 8005790:	bfde      	ittt	le
 8005792:	2330      	movle	r3, #48	; 0x30
 8005794:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005798:	f106 36ff 	addle.w	r6, r6, #4294967295
 800579c:	1b92      	subs	r2, r2, r6
 800579e:	6122      	str	r2, [r4, #16]
 80057a0:	f8cd a000 	str.w	sl, [sp]
 80057a4:	464b      	mov	r3, r9
 80057a6:	aa03      	add	r2, sp, #12
 80057a8:	4621      	mov	r1, r4
 80057aa:	4640      	mov	r0, r8
 80057ac:	f7ff fee2 	bl	8005574 <_printf_common>
 80057b0:	3001      	adds	r0, #1
 80057b2:	d14c      	bne.n	800584e <_printf_i+0x1fe>
 80057b4:	f04f 30ff 	mov.w	r0, #4294967295
 80057b8:	b004      	add	sp, #16
 80057ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057be:	4835      	ldr	r0, [pc, #212]	; (8005894 <_printf_i+0x244>)
 80057c0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80057c4:	6823      	ldr	r3, [r4, #0]
 80057c6:	680e      	ldr	r6, [r1, #0]
 80057c8:	061f      	lsls	r7, r3, #24
 80057ca:	f856 5b04 	ldr.w	r5, [r6], #4
 80057ce:	600e      	str	r6, [r1, #0]
 80057d0:	d514      	bpl.n	80057fc <_printf_i+0x1ac>
 80057d2:	07d9      	lsls	r1, r3, #31
 80057d4:	bf44      	itt	mi
 80057d6:	f043 0320 	orrmi.w	r3, r3, #32
 80057da:	6023      	strmi	r3, [r4, #0]
 80057dc:	b91d      	cbnz	r5, 80057e6 <_printf_i+0x196>
 80057de:	6823      	ldr	r3, [r4, #0]
 80057e0:	f023 0320 	bic.w	r3, r3, #32
 80057e4:	6023      	str	r3, [r4, #0]
 80057e6:	2310      	movs	r3, #16
 80057e8:	e7b0      	b.n	800574c <_printf_i+0xfc>
 80057ea:	6823      	ldr	r3, [r4, #0]
 80057ec:	f043 0320 	orr.w	r3, r3, #32
 80057f0:	6023      	str	r3, [r4, #0]
 80057f2:	2378      	movs	r3, #120	; 0x78
 80057f4:	4828      	ldr	r0, [pc, #160]	; (8005898 <_printf_i+0x248>)
 80057f6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80057fa:	e7e3      	b.n	80057c4 <_printf_i+0x174>
 80057fc:	065e      	lsls	r6, r3, #25
 80057fe:	bf48      	it	mi
 8005800:	b2ad      	uxthmi	r5, r5
 8005802:	e7e6      	b.n	80057d2 <_printf_i+0x182>
 8005804:	4616      	mov	r6, r2
 8005806:	e7bb      	b.n	8005780 <_printf_i+0x130>
 8005808:	680b      	ldr	r3, [r1, #0]
 800580a:	6826      	ldr	r6, [r4, #0]
 800580c:	6960      	ldr	r0, [r4, #20]
 800580e:	1d1d      	adds	r5, r3, #4
 8005810:	600d      	str	r5, [r1, #0]
 8005812:	0635      	lsls	r5, r6, #24
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	d501      	bpl.n	800581c <_printf_i+0x1cc>
 8005818:	6018      	str	r0, [r3, #0]
 800581a:	e002      	b.n	8005822 <_printf_i+0x1d2>
 800581c:	0671      	lsls	r1, r6, #25
 800581e:	d5fb      	bpl.n	8005818 <_printf_i+0x1c8>
 8005820:	8018      	strh	r0, [r3, #0]
 8005822:	2300      	movs	r3, #0
 8005824:	6123      	str	r3, [r4, #16]
 8005826:	4616      	mov	r6, r2
 8005828:	e7ba      	b.n	80057a0 <_printf_i+0x150>
 800582a:	680b      	ldr	r3, [r1, #0]
 800582c:	1d1a      	adds	r2, r3, #4
 800582e:	600a      	str	r2, [r1, #0]
 8005830:	681e      	ldr	r6, [r3, #0]
 8005832:	6862      	ldr	r2, [r4, #4]
 8005834:	2100      	movs	r1, #0
 8005836:	4630      	mov	r0, r6
 8005838:	f7fa fcf2 	bl	8000220 <memchr>
 800583c:	b108      	cbz	r0, 8005842 <_printf_i+0x1f2>
 800583e:	1b80      	subs	r0, r0, r6
 8005840:	6060      	str	r0, [r4, #4]
 8005842:	6863      	ldr	r3, [r4, #4]
 8005844:	6123      	str	r3, [r4, #16]
 8005846:	2300      	movs	r3, #0
 8005848:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800584c:	e7a8      	b.n	80057a0 <_printf_i+0x150>
 800584e:	6923      	ldr	r3, [r4, #16]
 8005850:	4632      	mov	r2, r6
 8005852:	4649      	mov	r1, r9
 8005854:	4640      	mov	r0, r8
 8005856:	47d0      	blx	sl
 8005858:	3001      	adds	r0, #1
 800585a:	d0ab      	beq.n	80057b4 <_printf_i+0x164>
 800585c:	6823      	ldr	r3, [r4, #0]
 800585e:	079b      	lsls	r3, r3, #30
 8005860:	d413      	bmi.n	800588a <_printf_i+0x23a>
 8005862:	68e0      	ldr	r0, [r4, #12]
 8005864:	9b03      	ldr	r3, [sp, #12]
 8005866:	4298      	cmp	r0, r3
 8005868:	bfb8      	it	lt
 800586a:	4618      	movlt	r0, r3
 800586c:	e7a4      	b.n	80057b8 <_printf_i+0x168>
 800586e:	2301      	movs	r3, #1
 8005870:	4632      	mov	r2, r6
 8005872:	4649      	mov	r1, r9
 8005874:	4640      	mov	r0, r8
 8005876:	47d0      	blx	sl
 8005878:	3001      	adds	r0, #1
 800587a:	d09b      	beq.n	80057b4 <_printf_i+0x164>
 800587c:	3501      	adds	r5, #1
 800587e:	68e3      	ldr	r3, [r4, #12]
 8005880:	9903      	ldr	r1, [sp, #12]
 8005882:	1a5b      	subs	r3, r3, r1
 8005884:	42ab      	cmp	r3, r5
 8005886:	dcf2      	bgt.n	800586e <_printf_i+0x21e>
 8005888:	e7eb      	b.n	8005862 <_printf_i+0x212>
 800588a:	2500      	movs	r5, #0
 800588c:	f104 0619 	add.w	r6, r4, #25
 8005890:	e7f5      	b.n	800587e <_printf_i+0x22e>
 8005892:	bf00      	nop
 8005894:	08008bb2 	.word	0x08008bb2
 8005898:	08008bc3 	.word	0x08008bc3

0800589c <siprintf>:
 800589c:	b40e      	push	{r1, r2, r3}
 800589e:	b500      	push	{lr}
 80058a0:	b09c      	sub	sp, #112	; 0x70
 80058a2:	ab1d      	add	r3, sp, #116	; 0x74
 80058a4:	9002      	str	r0, [sp, #8]
 80058a6:	9006      	str	r0, [sp, #24]
 80058a8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80058ac:	4809      	ldr	r0, [pc, #36]	; (80058d4 <siprintf+0x38>)
 80058ae:	9107      	str	r1, [sp, #28]
 80058b0:	9104      	str	r1, [sp, #16]
 80058b2:	4909      	ldr	r1, [pc, #36]	; (80058d8 <siprintf+0x3c>)
 80058b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80058b8:	9105      	str	r1, [sp, #20]
 80058ba:	6800      	ldr	r0, [r0, #0]
 80058bc:	9301      	str	r3, [sp, #4]
 80058be:	a902      	add	r1, sp, #8
 80058c0:	f001 fb26 	bl	8006f10 <_svfiprintf_r>
 80058c4:	9b02      	ldr	r3, [sp, #8]
 80058c6:	2200      	movs	r2, #0
 80058c8:	701a      	strb	r2, [r3, #0]
 80058ca:	b01c      	add	sp, #112	; 0x70
 80058cc:	f85d eb04 	ldr.w	lr, [sp], #4
 80058d0:	b003      	add	sp, #12
 80058d2:	4770      	bx	lr
 80058d4:	200000cc 	.word	0x200000cc
 80058d8:	ffff0208 	.word	0xffff0208

080058dc <quorem>:
 80058dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058e0:	6903      	ldr	r3, [r0, #16]
 80058e2:	690c      	ldr	r4, [r1, #16]
 80058e4:	42a3      	cmp	r3, r4
 80058e6:	4607      	mov	r7, r0
 80058e8:	f2c0 8081 	blt.w	80059ee <quorem+0x112>
 80058ec:	3c01      	subs	r4, #1
 80058ee:	f101 0814 	add.w	r8, r1, #20
 80058f2:	f100 0514 	add.w	r5, r0, #20
 80058f6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80058fa:	9301      	str	r3, [sp, #4]
 80058fc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005900:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005904:	3301      	adds	r3, #1
 8005906:	429a      	cmp	r2, r3
 8005908:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800590c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005910:	fbb2 f6f3 	udiv	r6, r2, r3
 8005914:	d331      	bcc.n	800597a <quorem+0x9e>
 8005916:	f04f 0e00 	mov.w	lr, #0
 800591a:	4640      	mov	r0, r8
 800591c:	46ac      	mov	ip, r5
 800591e:	46f2      	mov	sl, lr
 8005920:	f850 2b04 	ldr.w	r2, [r0], #4
 8005924:	b293      	uxth	r3, r2
 8005926:	fb06 e303 	mla	r3, r6, r3, lr
 800592a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800592e:	b29b      	uxth	r3, r3
 8005930:	ebaa 0303 	sub.w	r3, sl, r3
 8005934:	0c12      	lsrs	r2, r2, #16
 8005936:	f8dc a000 	ldr.w	sl, [ip]
 800593a:	fb06 e202 	mla	r2, r6, r2, lr
 800593e:	fa13 f38a 	uxtah	r3, r3, sl
 8005942:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005946:	fa1f fa82 	uxth.w	sl, r2
 800594a:	f8dc 2000 	ldr.w	r2, [ip]
 800594e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8005952:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005956:	b29b      	uxth	r3, r3
 8005958:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800595c:	4581      	cmp	r9, r0
 800595e:	f84c 3b04 	str.w	r3, [ip], #4
 8005962:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005966:	d2db      	bcs.n	8005920 <quorem+0x44>
 8005968:	f855 300b 	ldr.w	r3, [r5, fp]
 800596c:	b92b      	cbnz	r3, 800597a <quorem+0x9e>
 800596e:	9b01      	ldr	r3, [sp, #4]
 8005970:	3b04      	subs	r3, #4
 8005972:	429d      	cmp	r5, r3
 8005974:	461a      	mov	r2, r3
 8005976:	d32e      	bcc.n	80059d6 <quorem+0xfa>
 8005978:	613c      	str	r4, [r7, #16]
 800597a:	4638      	mov	r0, r7
 800597c:	f001 f8b2 	bl	8006ae4 <__mcmp>
 8005980:	2800      	cmp	r0, #0
 8005982:	db24      	blt.n	80059ce <quorem+0xf2>
 8005984:	3601      	adds	r6, #1
 8005986:	4628      	mov	r0, r5
 8005988:	f04f 0c00 	mov.w	ip, #0
 800598c:	f858 2b04 	ldr.w	r2, [r8], #4
 8005990:	f8d0 e000 	ldr.w	lr, [r0]
 8005994:	b293      	uxth	r3, r2
 8005996:	ebac 0303 	sub.w	r3, ip, r3
 800599a:	0c12      	lsrs	r2, r2, #16
 800599c:	fa13 f38e 	uxtah	r3, r3, lr
 80059a0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80059a4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80059a8:	b29b      	uxth	r3, r3
 80059aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80059ae:	45c1      	cmp	r9, r8
 80059b0:	f840 3b04 	str.w	r3, [r0], #4
 80059b4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80059b8:	d2e8      	bcs.n	800598c <quorem+0xb0>
 80059ba:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80059be:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80059c2:	b922      	cbnz	r2, 80059ce <quorem+0xf2>
 80059c4:	3b04      	subs	r3, #4
 80059c6:	429d      	cmp	r5, r3
 80059c8:	461a      	mov	r2, r3
 80059ca:	d30a      	bcc.n	80059e2 <quorem+0x106>
 80059cc:	613c      	str	r4, [r7, #16]
 80059ce:	4630      	mov	r0, r6
 80059d0:	b003      	add	sp, #12
 80059d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059d6:	6812      	ldr	r2, [r2, #0]
 80059d8:	3b04      	subs	r3, #4
 80059da:	2a00      	cmp	r2, #0
 80059dc:	d1cc      	bne.n	8005978 <quorem+0x9c>
 80059de:	3c01      	subs	r4, #1
 80059e0:	e7c7      	b.n	8005972 <quorem+0x96>
 80059e2:	6812      	ldr	r2, [r2, #0]
 80059e4:	3b04      	subs	r3, #4
 80059e6:	2a00      	cmp	r2, #0
 80059e8:	d1f0      	bne.n	80059cc <quorem+0xf0>
 80059ea:	3c01      	subs	r4, #1
 80059ec:	e7eb      	b.n	80059c6 <quorem+0xea>
 80059ee:	2000      	movs	r0, #0
 80059f0:	e7ee      	b.n	80059d0 <quorem+0xf4>
 80059f2:	0000      	movs	r0, r0
 80059f4:	0000      	movs	r0, r0
	...

080059f8 <_dtoa_r>:
 80059f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059fc:	ed2d 8b02 	vpush	{d8}
 8005a00:	ec57 6b10 	vmov	r6, r7, d0
 8005a04:	b095      	sub	sp, #84	; 0x54
 8005a06:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005a08:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005a0c:	9105      	str	r1, [sp, #20]
 8005a0e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8005a12:	4604      	mov	r4, r0
 8005a14:	9209      	str	r2, [sp, #36]	; 0x24
 8005a16:	930f      	str	r3, [sp, #60]	; 0x3c
 8005a18:	b975      	cbnz	r5, 8005a38 <_dtoa_r+0x40>
 8005a1a:	2010      	movs	r0, #16
 8005a1c:	f000 fddc 	bl	80065d8 <malloc>
 8005a20:	4602      	mov	r2, r0
 8005a22:	6260      	str	r0, [r4, #36]	; 0x24
 8005a24:	b920      	cbnz	r0, 8005a30 <_dtoa_r+0x38>
 8005a26:	4bb2      	ldr	r3, [pc, #712]	; (8005cf0 <_dtoa_r+0x2f8>)
 8005a28:	21ea      	movs	r1, #234	; 0xea
 8005a2a:	48b2      	ldr	r0, [pc, #712]	; (8005cf4 <_dtoa_r+0x2fc>)
 8005a2c:	f001 fb80 	bl	8007130 <__assert_func>
 8005a30:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005a34:	6005      	str	r5, [r0, #0]
 8005a36:	60c5      	str	r5, [r0, #12]
 8005a38:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005a3a:	6819      	ldr	r1, [r3, #0]
 8005a3c:	b151      	cbz	r1, 8005a54 <_dtoa_r+0x5c>
 8005a3e:	685a      	ldr	r2, [r3, #4]
 8005a40:	604a      	str	r2, [r1, #4]
 8005a42:	2301      	movs	r3, #1
 8005a44:	4093      	lsls	r3, r2
 8005a46:	608b      	str	r3, [r1, #8]
 8005a48:	4620      	mov	r0, r4
 8005a4a:	f000 fe0d 	bl	8006668 <_Bfree>
 8005a4e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005a50:	2200      	movs	r2, #0
 8005a52:	601a      	str	r2, [r3, #0]
 8005a54:	1e3b      	subs	r3, r7, #0
 8005a56:	bfb9      	ittee	lt
 8005a58:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005a5c:	9303      	strlt	r3, [sp, #12]
 8005a5e:	2300      	movge	r3, #0
 8005a60:	f8c8 3000 	strge.w	r3, [r8]
 8005a64:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8005a68:	4ba3      	ldr	r3, [pc, #652]	; (8005cf8 <_dtoa_r+0x300>)
 8005a6a:	bfbc      	itt	lt
 8005a6c:	2201      	movlt	r2, #1
 8005a6e:	f8c8 2000 	strlt.w	r2, [r8]
 8005a72:	ea33 0309 	bics.w	r3, r3, r9
 8005a76:	d11b      	bne.n	8005ab0 <_dtoa_r+0xb8>
 8005a78:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005a7a:	f242 730f 	movw	r3, #9999	; 0x270f
 8005a7e:	6013      	str	r3, [r2, #0]
 8005a80:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005a84:	4333      	orrs	r3, r6
 8005a86:	f000 857a 	beq.w	800657e <_dtoa_r+0xb86>
 8005a8a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005a8c:	b963      	cbnz	r3, 8005aa8 <_dtoa_r+0xb0>
 8005a8e:	4b9b      	ldr	r3, [pc, #620]	; (8005cfc <_dtoa_r+0x304>)
 8005a90:	e024      	b.n	8005adc <_dtoa_r+0xe4>
 8005a92:	4b9b      	ldr	r3, [pc, #620]	; (8005d00 <_dtoa_r+0x308>)
 8005a94:	9300      	str	r3, [sp, #0]
 8005a96:	3308      	adds	r3, #8
 8005a98:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005a9a:	6013      	str	r3, [r2, #0]
 8005a9c:	9800      	ldr	r0, [sp, #0]
 8005a9e:	b015      	add	sp, #84	; 0x54
 8005aa0:	ecbd 8b02 	vpop	{d8}
 8005aa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005aa8:	4b94      	ldr	r3, [pc, #592]	; (8005cfc <_dtoa_r+0x304>)
 8005aaa:	9300      	str	r3, [sp, #0]
 8005aac:	3303      	adds	r3, #3
 8005aae:	e7f3      	b.n	8005a98 <_dtoa_r+0xa0>
 8005ab0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	ec51 0b17 	vmov	r0, r1, d7
 8005aba:	2300      	movs	r3, #0
 8005abc:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8005ac0:	f7fb f822 	bl	8000b08 <__aeabi_dcmpeq>
 8005ac4:	4680      	mov	r8, r0
 8005ac6:	b158      	cbz	r0, 8005ae0 <_dtoa_r+0xe8>
 8005ac8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005aca:	2301      	movs	r3, #1
 8005acc:	6013      	str	r3, [r2, #0]
 8005ace:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	f000 8551 	beq.w	8006578 <_dtoa_r+0xb80>
 8005ad6:	488b      	ldr	r0, [pc, #556]	; (8005d04 <_dtoa_r+0x30c>)
 8005ad8:	6018      	str	r0, [r3, #0]
 8005ada:	1e43      	subs	r3, r0, #1
 8005adc:	9300      	str	r3, [sp, #0]
 8005ade:	e7dd      	b.n	8005a9c <_dtoa_r+0xa4>
 8005ae0:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8005ae4:	aa12      	add	r2, sp, #72	; 0x48
 8005ae6:	a913      	add	r1, sp, #76	; 0x4c
 8005ae8:	4620      	mov	r0, r4
 8005aea:	f001 f89f 	bl	8006c2c <__d2b>
 8005aee:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005af2:	4683      	mov	fp, r0
 8005af4:	2d00      	cmp	r5, #0
 8005af6:	d07c      	beq.n	8005bf2 <_dtoa_r+0x1fa>
 8005af8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005afa:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8005afe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005b02:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8005b06:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005b0a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005b0e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005b12:	4b7d      	ldr	r3, [pc, #500]	; (8005d08 <_dtoa_r+0x310>)
 8005b14:	2200      	movs	r2, #0
 8005b16:	4630      	mov	r0, r6
 8005b18:	4639      	mov	r1, r7
 8005b1a:	f7fa fbd5 	bl	80002c8 <__aeabi_dsub>
 8005b1e:	a36e      	add	r3, pc, #440	; (adr r3, 8005cd8 <_dtoa_r+0x2e0>)
 8005b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b24:	f7fa fd88 	bl	8000638 <__aeabi_dmul>
 8005b28:	a36d      	add	r3, pc, #436	; (adr r3, 8005ce0 <_dtoa_r+0x2e8>)
 8005b2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b2e:	f7fa fbcd 	bl	80002cc <__adddf3>
 8005b32:	4606      	mov	r6, r0
 8005b34:	4628      	mov	r0, r5
 8005b36:	460f      	mov	r7, r1
 8005b38:	f7fa fd14 	bl	8000564 <__aeabi_i2d>
 8005b3c:	a36a      	add	r3, pc, #424	; (adr r3, 8005ce8 <_dtoa_r+0x2f0>)
 8005b3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b42:	f7fa fd79 	bl	8000638 <__aeabi_dmul>
 8005b46:	4602      	mov	r2, r0
 8005b48:	460b      	mov	r3, r1
 8005b4a:	4630      	mov	r0, r6
 8005b4c:	4639      	mov	r1, r7
 8005b4e:	f7fa fbbd 	bl	80002cc <__adddf3>
 8005b52:	4606      	mov	r6, r0
 8005b54:	460f      	mov	r7, r1
 8005b56:	f7fb f81f 	bl	8000b98 <__aeabi_d2iz>
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	4682      	mov	sl, r0
 8005b5e:	2300      	movs	r3, #0
 8005b60:	4630      	mov	r0, r6
 8005b62:	4639      	mov	r1, r7
 8005b64:	f7fa ffda 	bl	8000b1c <__aeabi_dcmplt>
 8005b68:	b148      	cbz	r0, 8005b7e <_dtoa_r+0x186>
 8005b6a:	4650      	mov	r0, sl
 8005b6c:	f7fa fcfa 	bl	8000564 <__aeabi_i2d>
 8005b70:	4632      	mov	r2, r6
 8005b72:	463b      	mov	r3, r7
 8005b74:	f7fa ffc8 	bl	8000b08 <__aeabi_dcmpeq>
 8005b78:	b908      	cbnz	r0, 8005b7e <_dtoa_r+0x186>
 8005b7a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005b7e:	f1ba 0f16 	cmp.w	sl, #22
 8005b82:	d854      	bhi.n	8005c2e <_dtoa_r+0x236>
 8005b84:	4b61      	ldr	r3, [pc, #388]	; (8005d0c <_dtoa_r+0x314>)
 8005b86:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b8e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005b92:	f7fa ffc3 	bl	8000b1c <__aeabi_dcmplt>
 8005b96:	2800      	cmp	r0, #0
 8005b98:	d04b      	beq.n	8005c32 <_dtoa_r+0x23a>
 8005b9a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005b9e:	2300      	movs	r3, #0
 8005ba0:	930e      	str	r3, [sp, #56]	; 0x38
 8005ba2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005ba4:	1b5d      	subs	r5, r3, r5
 8005ba6:	1e6b      	subs	r3, r5, #1
 8005ba8:	9304      	str	r3, [sp, #16]
 8005baa:	bf43      	ittte	mi
 8005bac:	2300      	movmi	r3, #0
 8005bae:	f1c5 0801 	rsbmi	r8, r5, #1
 8005bb2:	9304      	strmi	r3, [sp, #16]
 8005bb4:	f04f 0800 	movpl.w	r8, #0
 8005bb8:	f1ba 0f00 	cmp.w	sl, #0
 8005bbc:	db3b      	blt.n	8005c36 <_dtoa_r+0x23e>
 8005bbe:	9b04      	ldr	r3, [sp, #16]
 8005bc0:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8005bc4:	4453      	add	r3, sl
 8005bc6:	9304      	str	r3, [sp, #16]
 8005bc8:	2300      	movs	r3, #0
 8005bca:	9306      	str	r3, [sp, #24]
 8005bcc:	9b05      	ldr	r3, [sp, #20]
 8005bce:	2b09      	cmp	r3, #9
 8005bd0:	d869      	bhi.n	8005ca6 <_dtoa_r+0x2ae>
 8005bd2:	2b05      	cmp	r3, #5
 8005bd4:	bfc4      	itt	gt
 8005bd6:	3b04      	subgt	r3, #4
 8005bd8:	9305      	strgt	r3, [sp, #20]
 8005bda:	9b05      	ldr	r3, [sp, #20]
 8005bdc:	f1a3 0302 	sub.w	r3, r3, #2
 8005be0:	bfcc      	ite	gt
 8005be2:	2500      	movgt	r5, #0
 8005be4:	2501      	movle	r5, #1
 8005be6:	2b03      	cmp	r3, #3
 8005be8:	d869      	bhi.n	8005cbe <_dtoa_r+0x2c6>
 8005bea:	e8df f003 	tbb	[pc, r3]
 8005bee:	4e2c      	.short	0x4e2c
 8005bf0:	5a4c      	.short	0x5a4c
 8005bf2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8005bf6:	441d      	add	r5, r3
 8005bf8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005bfc:	2b20      	cmp	r3, #32
 8005bfe:	bfc1      	itttt	gt
 8005c00:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005c04:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005c08:	fa09 f303 	lslgt.w	r3, r9, r3
 8005c0c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005c10:	bfda      	itte	le
 8005c12:	f1c3 0320 	rsble	r3, r3, #32
 8005c16:	fa06 f003 	lslle.w	r0, r6, r3
 8005c1a:	4318      	orrgt	r0, r3
 8005c1c:	f7fa fc92 	bl	8000544 <__aeabi_ui2d>
 8005c20:	2301      	movs	r3, #1
 8005c22:	4606      	mov	r6, r0
 8005c24:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8005c28:	3d01      	subs	r5, #1
 8005c2a:	9310      	str	r3, [sp, #64]	; 0x40
 8005c2c:	e771      	b.n	8005b12 <_dtoa_r+0x11a>
 8005c2e:	2301      	movs	r3, #1
 8005c30:	e7b6      	b.n	8005ba0 <_dtoa_r+0x1a8>
 8005c32:	900e      	str	r0, [sp, #56]	; 0x38
 8005c34:	e7b5      	b.n	8005ba2 <_dtoa_r+0x1aa>
 8005c36:	f1ca 0300 	rsb	r3, sl, #0
 8005c3a:	9306      	str	r3, [sp, #24]
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	eba8 080a 	sub.w	r8, r8, sl
 8005c42:	930d      	str	r3, [sp, #52]	; 0x34
 8005c44:	e7c2      	b.n	8005bcc <_dtoa_r+0x1d4>
 8005c46:	2300      	movs	r3, #0
 8005c48:	9308      	str	r3, [sp, #32]
 8005c4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	dc39      	bgt.n	8005cc4 <_dtoa_r+0x2cc>
 8005c50:	f04f 0901 	mov.w	r9, #1
 8005c54:	f8cd 9004 	str.w	r9, [sp, #4]
 8005c58:	464b      	mov	r3, r9
 8005c5a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8005c5e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005c60:	2200      	movs	r2, #0
 8005c62:	6042      	str	r2, [r0, #4]
 8005c64:	2204      	movs	r2, #4
 8005c66:	f102 0614 	add.w	r6, r2, #20
 8005c6a:	429e      	cmp	r6, r3
 8005c6c:	6841      	ldr	r1, [r0, #4]
 8005c6e:	d92f      	bls.n	8005cd0 <_dtoa_r+0x2d8>
 8005c70:	4620      	mov	r0, r4
 8005c72:	f000 fcb9 	bl	80065e8 <_Balloc>
 8005c76:	9000      	str	r0, [sp, #0]
 8005c78:	2800      	cmp	r0, #0
 8005c7a:	d14b      	bne.n	8005d14 <_dtoa_r+0x31c>
 8005c7c:	4b24      	ldr	r3, [pc, #144]	; (8005d10 <_dtoa_r+0x318>)
 8005c7e:	4602      	mov	r2, r0
 8005c80:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005c84:	e6d1      	b.n	8005a2a <_dtoa_r+0x32>
 8005c86:	2301      	movs	r3, #1
 8005c88:	e7de      	b.n	8005c48 <_dtoa_r+0x250>
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	9308      	str	r3, [sp, #32]
 8005c8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c90:	eb0a 0903 	add.w	r9, sl, r3
 8005c94:	f109 0301 	add.w	r3, r9, #1
 8005c98:	2b01      	cmp	r3, #1
 8005c9a:	9301      	str	r3, [sp, #4]
 8005c9c:	bfb8      	it	lt
 8005c9e:	2301      	movlt	r3, #1
 8005ca0:	e7dd      	b.n	8005c5e <_dtoa_r+0x266>
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	e7f2      	b.n	8005c8c <_dtoa_r+0x294>
 8005ca6:	2501      	movs	r5, #1
 8005ca8:	2300      	movs	r3, #0
 8005caa:	9305      	str	r3, [sp, #20]
 8005cac:	9508      	str	r5, [sp, #32]
 8005cae:	f04f 39ff 	mov.w	r9, #4294967295
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	f8cd 9004 	str.w	r9, [sp, #4]
 8005cb8:	2312      	movs	r3, #18
 8005cba:	9209      	str	r2, [sp, #36]	; 0x24
 8005cbc:	e7cf      	b.n	8005c5e <_dtoa_r+0x266>
 8005cbe:	2301      	movs	r3, #1
 8005cc0:	9308      	str	r3, [sp, #32]
 8005cc2:	e7f4      	b.n	8005cae <_dtoa_r+0x2b6>
 8005cc4:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8005cc8:	f8cd 9004 	str.w	r9, [sp, #4]
 8005ccc:	464b      	mov	r3, r9
 8005cce:	e7c6      	b.n	8005c5e <_dtoa_r+0x266>
 8005cd0:	3101      	adds	r1, #1
 8005cd2:	6041      	str	r1, [r0, #4]
 8005cd4:	0052      	lsls	r2, r2, #1
 8005cd6:	e7c6      	b.n	8005c66 <_dtoa_r+0x26e>
 8005cd8:	636f4361 	.word	0x636f4361
 8005cdc:	3fd287a7 	.word	0x3fd287a7
 8005ce0:	8b60c8b3 	.word	0x8b60c8b3
 8005ce4:	3fc68a28 	.word	0x3fc68a28
 8005ce8:	509f79fb 	.word	0x509f79fb
 8005cec:	3fd34413 	.word	0x3fd34413
 8005cf0:	08008be1 	.word	0x08008be1
 8005cf4:	08008bf8 	.word	0x08008bf8
 8005cf8:	7ff00000 	.word	0x7ff00000
 8005cfc:	08008bdd 	.word	0x08008bdd
 8005d00:	08008bd4 	.word	0x08008bd4
 8005d04:	08008bb1 	.word	0x08008bb1
 8005d08:	3ff80000 	.word	0x3ff80000
 8005d0c:	08008cf0 	.word	0x08008cf0
 8005d10:	08008c57 	.word	0x08008c57
 8005d14:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005d16:	9a00      	ldr	r2, [sp, #0]
 8005d18:	601a      	str	r2, [r3, #0]
 8005d1a:	9b01      	ldr	r3, [sp, #4]
 8005d1c:	2b0e      	cmp	r3, #14
 8005d1e:	f200 80ad 	bhi.w	8005e7c <_dtoa_r+0x484>
 8005d22:	2d00      	cmp	r5, #0
 8005d24:	f000 80aa 	beq.w	8005e7c <_dtoa_r+0x484>
 8005d28:	f1ba 0f00 	cmp.w	sl, #0
 8005d2c:	dd36      	ble.n	8005d9c <_dtoa_r+0x3a4>
 8005d2e:	4ac3      	ldr	r2, [pc, #780]	; (800603c <_dtoa_r+0x644>)
 8005d30:	f00a 030f 	and.w	r3, sl, #15
 8005d34:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005d38:	ed93 7b00 	vldr	d7, [r3]
 8005d3c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8005d40:	ea4f 172a 	mov.w	r7, sl, asr #4
 8005d44:	eeb0 8a47 	vmov.f32	s16, s14
 8005d48:	eef0 8a67 	vmov.f32	s17, s15
 8005d4c:	d016      	beq.n	8005d7c <_dtoa_r+0x384>
 8005d4e:	4bbc      	ldr	r3, [pc, #752]	; (8006040 <_dtoa_r+0x648>)
 8005d50:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005d54:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005d58:	f7fa fd98 	bl	800088c <__aeabi_ddiv>
 8005d5c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005d60:	f007 070f 	and.w	r7, r7, #15
 8005d64:	2503      	movs	r5, #3
 8005d66:	4eb6      	ldr	r6, [pc, #728]	; (8006040 <_dtoa_r+0x648>)
 8005d68:	b957      	cbnz	r7, 8005d80 <_dtoa_r+0x388>
 8005d6a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005d6e:	ec53 2b18 	vmov	r2, r3, d8
 8005d72:	f7fa fd8b 	bl	800088c <__aeabi_ddiv>
 8005d76:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005d7a:	e029      	b.n	8005dd0 <_dtoa_r+0x3d8>
 8005d7c:	2502      	movs	r5, #2
 8005d7e:	e7f2      	b.n	8005d66 <_dtoa_r+0x36e>
 8005d80:	07f9      	lsls	r1, r7, #31
 8005d82:	d508      	bpl.n	8005d96 <_dtoa_r+0x39e>
 8005d84:	ec51 0b18 	vmov	r0, r1, d8
 8005d88:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005d8c:	f7fa fc54 	bl	8000638 <__aeabi_dmul>
 8005d90:	ec41 0b18 	vmov	d8, r0, r1
 8005d94:	3501      	adds	r5, #1
 8005d96:	107f      	asrs	r7, r7, #1
 8005d98:	3608      	adds	r6, #8
 8005d9a:	e7e5      	b.n	8005d68 <_dtoa_r+0x370>
 8005d9c:	f000 80a6 	beq.w	8005eec <_dtoa_r+0x4f4>
 8005da0:	f1ca 0600 	rsb	r6, sl, #0
 8005da4:	4ba5      	ldr	r3, [pc, #660]	; (800603c <_dtoa_r+0x644>)
 8005da6:	4fa6      	ldr	r7, [pc, #664]	; (8006040 <_dtoa_r+0x648>)
 8005da8:	f006 020f 	and.w	r2, r6, #15
 8005dac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005db0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005db4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005db8:	f7fa fc3e 	bl	8000638 <__aeabi_dmul>
 8005dbc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005dc0:	1136      	asrs	r6, r6, #4
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	2502      	movs	r5, #2
 8005dc6:	2e00      	cmp	r6, #0
 8005dc8:	f040 8085 	bne.w	8005ed6 <_dtoa_r+0x4de>
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d1d2      	bne.n	8005d76 <_dtoa_r+0x37e>
 8005dd0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	f000 808c 	beq.w	8005ef0 <_dtoa_r+0x4f8>
 8005dd8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005ddc:	4b99      	ldr	r3, [pc, #612]	; (8006044 <_dtoa_r+0x64c>)
 8005dde:	2200      	movs	r2, #0
 8005de0:	4630      	mov	r0, r6
 8005de2:	4639      	mov	r1, r7
 8005de4:	f7fa fe9a 	bl	8000b1c <__aeabi_dcmplt>
 8005de8:	2800      	cmp	r0, #0
 8005dea:	f000 8081 	beq.w	8005ef0 <_dtoa_r+0x4f8>
 8005dee:	9b01      	ldr	r3, [sp, #4]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d07d      	beq.n	8005ef0 <_dtoa_r+0x4f8>
 8005df4:	f1b9 0f00 	cmp.w	r9, #0
 8005df8:	dd3c      	ble.n	8005e74 <_dtoa_r+0x47c>
 8005dfa:	f10a 33ff 	add.w	r3, sl, #4294967295
 8005dfe:	9307      	str	r3, [sp, #28]
 8005e00:	2200      	movs	r2, #0
 8005e02:	4b91      	ldr	r3, [pc, #580]	; (8006048 <_dtoa_r+0x650>)
 8005e04:	4630      	mov	r0, r6
 8005e06:	4639      	mov	r1, r7
 8005e08:	f7fa fc16 	bl	8000638 <__aeabi_dmul>
 8005e0c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005e10:	3501      	adds	r5, #1
 8005e12:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8005e16:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005e1a:	4628      	mov	r0, r5
 8005e1c:	f7fa fba2 	bl	8000564 <__aeabi_i2d>
 8005e20:	4632      	mov	r2, r6
 8005e22:	463b      	mov	r3, r7
 8005e24:	f7fa fc08 	bl	8000638 <__aeabi_dmul>
 8005e28:	4b88      	ldr	r3, [pc, #544]	; (800604c <_dtoa_r+0x654>)
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	f7fa fa4e 	bl	80002cc <__adddf3>
 8005e30:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8005e34:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005e38:	9303      	str	r3, [sp, #12]
 8005e3a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d15c      	bne.n	8005efa <_dtoa_r+0x502>
 8005e40:	4b83      	ldr	r3, [pc, #524]	; (8006050 <_dtoa_r+0x658>)
 8005e42:	2200      	movs	r2, #0
 8005e44:	4630      	mov	r0, r6
 8005e46:	4639      	mov	r1, r7
 8005e48:	f7fa fa3e 	bl	80002c8 <__aeabi_dsub>
 8005e4c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005e50:	4606      	mov	r6, r0
 8005e52:	460f      	mov	r7, r1
 8005e54:	f7fa fe80 	bl	8000b58 <__aeabi_dcmpgt>
 8005e58:	2800      	cmp	r0, #0
 8005e5a:	f040 8296 	bne.w	800638a <_dtoa_r+0x992>
 8005e5e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8005e62:	4630      	mov	r0, r6
 8005e64:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005e68:	4639      	mov	r1, r7
 8005e6a:	f7fa fe57 	bl	8000b1c <__aeabi_dcmplt>
 8005e6e:	2800      	cmp	r0, #0
 8005e70:	f040 8288 	bne.w	8006384 <_dtoa_r+0x98c>
 8005e74:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005e78:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005e7c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	f2c0 8158 	blt.w	8006134 <_dtoa_r+0x73c>
 8005e84:	f1ba 0f0e 	cmp.w	sl, #14
 8005e88:	f300 8154 	bgt.w	8006134 <_dtoa_r+0x73c>
 8005e8c:	4b6b      	ldr	r3, [pc, #428]	; (800603c <_dtoa_r+0x644>)
 8005e8e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005e92:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005e96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	f280 80e3 	bge.w	8006064 <_dtoa_r+0x66c>
 8005e9e:	9b01      	ldr	r3, [sp, #4]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	f300 80df 	bgt.w	8006064 <_dtoa_r+0x66c>
 8005ea6:	f040 826d 	bne.w	8006384 <_dtoa_r+0x98c>
 8005eaa:	4b69      	ldr	r3, [pc, #420]	; (8006050 <_dtoa_r+0x658>)
 8005eac:	2200      	movs	r2, #0
 8005eae:	4640      	mov	r0, r8
 8005eb0:	4649      	mov	r1, r9
 8005eb2:	f7fa fbc1 	bl	8000638 <__aeabi_dmul>
 8005eb6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005eba:	f7fa fe43 	bl	8000b44 <__aeabi_dcmpge>
 8005ebe:	9e01      	ldr	r6, [sp, #4]
 8005ec0:	4637      	mov	r7, r6
 8005ec2:	2800      	cmp	r0, #0
 8005ec4:	f040 8243 	bne.w	800634e <_dtoa_r+0x956>
 8005ec8:	9d00      	ldr	r5, [sp, #0]
 8005eca:	2331      	movs	r3, #49	; 0x31
 8005ecc:	f805 3b01 	strb.w	r3, [r5], #1
 8005ed0:	f10a 0a01 	add.w	sl, sl, #1
 8005ed4:	e23f      	b.n	8006356 <_dtoa_r+0x95e>
 8005ed6:	07f2      	lsls	r2, r6, #31
 8005ed8:	d505      	bpl.n	8005ee6 <_dtoa_r+0x4ee>
 8005eda:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005ede:	f7fa fbab 	bl	8000638 <__aeabi_dmul>
 8005ee2:	3501      	adds	r5, #1
 8005ee4:	2301      	movs	r3, #1
 8005ee6:	1076      	asrs	r6, r6, #1
 8005ee8:	3708      	adds	r7, #8
 8005eea:	e76c      	b.n	8005dc6 <_dtoa_r+0x3ce>
 8005eec:	2502      	movs	r5, #2
 8005eee:	e76f      	b.n	8005dd0 <_dtoa_r+0x3d8>
 8005ef0:	9b01      	ldr	r3, [sp, #4]
 8005ef2:	f8cd a01c 	str.w	sl, [sp, #28]
 8005ef6:	930c      	str	r3, [sp, #48]	; 0x30
 8005ef8:	e78d      	b.n	8005e16 <_dtoa_r+0x41e>
 8005efa:	9900      	ldr	r1, [sp, #0]
 8005efc:	980c      	ldr	r0, [sp, #48]	; 0x30
 8005efe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005f00:	4b4e      	ldr	r3, [pc, #312]	; (800603c <_dtoa_r+0x644>)
 8005f02:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005f06:	4401      	add	r1, r0
 8005f08:	9102      	str	r1, [sp, #8]
 8005f0a:	9908      	ldr	r1, [sp, #32]
 8005f0c:	eeb0 8a47 	vmov.f32	s16, s14
 8005f10:	eef0 8a67 	vmov.f32	s17, s15
 8005f14:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005f18:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005f1c:	2900      	cmp	r1, #0
 8005f1e:	d045      	beq.n	8005fac <_dtoa_r+0x5b4>
 8005f20:	494c      	ldr	r1, [pc, #304]	; (8006054 <_dtoa_r+0x65c>)
 8005f22:	2000      	movs	r0, #0
 8005f24:	f7fa fcb2 	bl	800088c <__aeabi_ddiv>
 8005f28:	ec53 2b18 	vmov	r2, r3, d8
 8005f2c:	f7fa f9cc 	bl	80002c8 <__aeabi_dsub>
 8005f30:	9d00      	ldr	r5, [sp, #0]
 8005f32:	ec41 0b18 	vmov	d8, r0, r1
 8005f36:	4639      	mov	r1, r7
 8005f38:	4630      	mov	r0, r6
 8005f3a:	f7fa fe2d 	bl	8000b98 <__aeabi_d2iz>
 8005f3e:	900c      	str	r0, [sp, #48]	; 0x30
 8005f40:	f7fa fb10 	bl	8000564 <__aeabi_i2d>
 8005f44:	4602      	mov	r2, r0
 8005f46:	460b      	mov	r3, r1
 8005f48:	4630      	mov	r0, r6
 8005f4a:	4639      	mov	r1, r7
 8005f4c:	f7fa f9bc 	bl	80002c8 <__aeabi_dsub>
 8005f50:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005f52:	3330      	adds	r3, #48	; 0x30
 8005f54:	f805 3b01 	strb.w	r3, [r5], #1
 8005f58:	ec53 2b18 	vmov	r2, r3, d8
 8005f5c:	4606      	mov	r6, r0
 8005f5e:	460f      	mov	r7, r1
 8005f60:	f7fa fddc 	bl	8000b1c <__aeabi_dcmplt>
 8005f64:	2800      	cmp	r0, #0
 8005f66:	d165      	bne.n	8006034 <_dtoa_r+0x63c>
 8005f68:	4632      	mov	r2, r6
 8005f6a:	463b      	mov	r3, r7
 8005f6c:	4935      	ldr	r1, [pc, #212]	; (8006044 <_dtoa_r+0x64c>)
 8005f6e:	2000      	movs	r0, #0
 8005f70:	f7fa f9aa 	bl	80002c8 <__aeabi_dsub>
 8005f74:	ec53 2b18 	vmov	r2, r3, d8
 8005f78:	f7fa fdd0 	bl	8000b1c <__aeabi_dcmplt>
 8005f7c:	2800      	cmp	r0, #0
 8005f7e:	f040 80b9 	bne.w	80060f4 <_dtoa_r+0x6fc>
 8005f82:	9b02      	ldr	r3, [sp, #8]
 8005f84:	429d      	cmp	r5, r3
 8005f86:	f43f af75 	beq.w	8005e74 <_dtoa_r+0x47c>
 8005f8a:	4b2f      	ldr	r3, [pc, #188]	; (8006048 <_dtoa_r+0x650>)
 8005f8c:	ec51 0b18 	vmov	r0, r1, d8
 8005f90:	2200      	movs	r2, #0
 8005f92:	f7fa fb51 	bl	8000638 <__aeabi_dmul>
 8005f96:	4b2c      	ldr	r3, [pc, #176]	; (8006048 <_dtoa_r+0x650>)
 8005f98:	ec41 0b18 	vmov	d8, r0, r1
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	4630      	mov	r0, r6
 8005fa0:	4639      	mov	r1, r7
 8005fa2:	f7fa fb49 	bl	8000638 <__aeabi_dmul>
 8005fa6:	4606      	mov	r6, r0
 8005fa8:	460f      	mov	r7, r1
 8005faa:	e7c4      	b.n	8005f36 <_dtoa_r+0x53e>
 8005fac:	ec51 0b17 	vmov	r0, r1, d7
 8005fb0:	f7fa fb42 	bl	8000638 <__aeabi_dmul>
 8005fb4:	9b02      	ldr	r3, [sp, #8]
 8005fb6:	9d00      	ldr	r5, [sp, #0]
 8005fb8:	930c      	str	r3, [sp, #48]	; 0x30
 8005fba:	ec41 0b18 	vmov	d8, r0, r1
 8005fbe:	4639      	mov	r1, r7
 8005fc0:	4630      	mov	r0, r6
 8005fc2:	f7fa fde9 	bl	8000b98 <__aeabi_d2iz>
 8005fc6:	9011      	str	r0, [sp, #68]	; 0x44
 8005fc8:	f7fa facc 	bl	8000564 <__aeabi_i2d>
 8005fcc:	4602      	mov	r2, r0
 8005fce:	460b      	mov	r3, r1
 8005fd0:	4630      	mov	r0, r6
 8005fd2:	4639      	mov	r1, r7
 8005fd4:	f7fa f978 	bl	80002c8 <__aeabi_dsub>
 8005fd8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005fda:	3330      	adds	r3, #48	; 0x30
 8005fdc:	f805 3b01 	strb.w	r3, [r5], #1
 8005fe0:	9b02      	ldr	r3, [sp, #8]
 8005fe2:	429d      	cmp	r5, r3
 8005fe4:	4606      	mov	r6, r0
 8005fe6:	460f      	mov	r7, r1
 8005fe8:	f04f 0200 	mov.w	r2, #0
 8005fec:	d134      	bne.n	8006058 <_dtoa_r+0x660>
 8005fee:	4b19      	ldr	r3, [pc, #100]	; (8006054 <_dtoa_r+0x65c>)
 8005ff0:	ec51 0b18 	vmov	r0, r1, d8
 8005ff4:	f7fa f96a 	bl	80002cc <__adddf3>
 8005ff8:	4602      	mov	r2, r0
 8005ffa:	460b      	mov	r3, r1
 8005ffc:	4630      	mov	r0, r6
 8005ffe:	4639      	mov	r1, r7
 8006000:	f7fa fdaa 	bl	8000b58 <__aeabi_dcmpgt>
 8006004:	2800      	cmp	r0, #0
 8006006:	d175      	bne.n	80060f4 <_dtoa_r+0x6fc>
 8006008:	ec53 2b18 	vmov	r2, r3, d8
 800600c:	4911      	ldr	r1, [pc, #68]	; (8006054 <_dtoa_r+0x65c>)
 800600e:	2000      	movs	r0, #0
 8006010:	f7fa f95a 	bl	80002c8 <__aeabi_dsub>
 8006014:	4602      	mov	r2, r0
 8006016:	460b      	mov	r3, r1
 8006018:	4630      	mov	r0, r6
 800601a:	4639      	mov	r1, r7
 800601c:	f7fa fd7e 	bl	8000b1c <__aeabi_dcmplt>
 8006020:	2800      	cmp	r0, #0
 8006022:	f43f af27 	beq.w	8005e74 <_dtoa_r+0x47c>
 8006026:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006028:	1e6b      	subs	r3, r5, #1
 800602a:	930c      	str	r3, [sp, #48]	; 0x30
 800602c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006030:	2b30      	cmp	r3, #48	; 0x30
 8006032:	d0f8      	beq.n	8006026 <_dtoa_r+0x62e>
 8006034:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006038:	e04a      	b.n	80060d0 <_dtoa_r+0x6d8>
 800603a:	bf00      	nop
 800603c:	08008cf0 	.word	0x08008cf0
 8006040:	08008cc8 	.word	0x08008cc8
 8006044:	3ff00000 	.word	0x3ff00000
 8006048:	40240000 	.word	0x40240000
 800604c:	401c0000 	.word	0x401c0000
 8006050:	40140000 	.word	0x40140000
 8006054:	3fe00000 	.word	0x3fe00000
 8006058:	4baf      	ldr	r3, [pc, #700]	; (8006318 <_dtoa_r+0x920>)
 800605a:	f7fa faed 	bl	8000638 <__aeabi_dmul>
 800605e:	4606      	mov	r6, r0
 8006060:	460f      	mov	r7, r1
 8006062:	e7ac      	b.n	8005fbe <_dtoa_r+0x5c6>
 8006064:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006068:	9d00      	ldr	r5, [sp, #0]
 800606a:	4642      	mov	r2, r8
 800606c:	464b      	mov	r3, r9
 800606e:	4630      	mov	r0, r6
 8006070:	4639      	mov	r1, r7
 8006072:	f7fa fc0b 	bl	800088c <__aeabi_ddiv>
 8006076:	f7fa fd8f 	bl	8000b98 <__aeabi_d2iz>
 800607a:	9002      	str	r0, [sp, #8]
 800607c:	f7fa fa72 	bl	8000564 <__aeabi_i2d>
 8006080:	4642      	mov	r2, r8
 8006082:	464b      	mov	r3, r9
 8006084:	f7fa fad8 	bl	8000638 <__aeabi_dmul>
 8006088:	4602      	mov	r2, r0
 800608a:	460b      	mov	r3, r1
 800608c:	4630      	mov	r0, r6
 800608e:	4639      	mov	r1, r7
 8006090:	f7fa f91a 	bl	80002c8 <__aeabi_dsub>
 8006094:	9e02      	ldr	r6, [sp, #8]
 8006096:	9f01      	ldr	r7, [sp, #4]
 8006098:	3630      	adds	r6, #48	; 0x30
 800609a:	f805 6b01 	strb.w	r6, [r5], #1
 800609e:	9e00      	ldr	r6, [sp, #0]
 80060a0:	1bae      	subs	r6, r5, r6
 80060a2:	42b7      	cmp	r7, r6
 80060a4:	4602      	mov	r2, r0
 80060a6:	460b      	mov	r3, r1
 80060a8:	d137      	bne.n	800611a <_dtoa_r+0x722>
 80060aa:	f7fa f90f 	bl	80002cc <__adddf3>
 80060ae:	4642      	mov	r2, r8
 80060b0:	464b      	mov	r3, r9
 80060b2:	4606      	mov	r6, r0
 80060b4:	460f      	mov	r7, r1
 80060b6:	f7fa fd4f 	bl	8000b58 <__aeabi_dcmpgt>
 80060ba:	b9c8      	cbnz	r0, 80060f0 <_dtoa_r+0x6f8>
 80060bc:	4642      	mov	r2, r8
 80060be:	464b      	mov	r3, r9
 80060c0:	4630      	mov	r0, r6
 80060c2:	4639      	mov	r1, r7
 80060c4:	f7fa fd20 	bl	8000b08 <__aeabi_dcmpeq>
 80060c8:	b110      	cbz	r0, 80060d0 <_dtoa_r+0x6d8>
 80060ca:	9b02      	ldr	r3, [sp, #8]
 80060cc:	07d9      	lsls	r1, r3, #31
 80060ce:	d40f      	bmi.n	80060f0 <_dtoa_r+0x6f8>
 80060d0:	4620      	mov	r0, r4
 80060d2:	4659      	mov	r1, fp
 80060d4:	f000 fac8 	bl	8006668 <_Bfree>
 80060d8:	2300      	movs	r3, #0
 80060da:	702b      	strb	r3, [r5, #0]
 80060dc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80060de:	f10a 0001 	add.w	r0, sl, #1
 80060e2:	6018      	str	r0, [r3, #0]
 80060e4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	f43f acd8 	beq.w	8005a9c <_dtoa_r+0xa4>
 80060ec:	601d      	str	r5, [r3, #0]
 80060ee:	e4d5      	b.n	8005a9c <_dtoa_r+0xa4>
 80060f0:	f8cd a01c 	str.w	sl, [sp, #28]
 80060f4:	462b      	mov	r3, r5
 80060f6:	461d      	mov	r5, r3
 80060f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80060fc:	2a39      	cmp	r2, #57	; 0x39
 80060fe:	d108      	bne.n	8006112 <_dtoa_r+0x71a>
 8006100:	9a00      	ldr	r2, [sp, #0]
 8006102:	429a      	cmp	r2, r3
 8006104:	d1f7      	bne.n	80060f6 <_dtoa_r+0x6fe>
 8006106:	9a07      	ldr	r2, [sp, #28]
 8006108:	9900      	ldr	r1, [sp, #0]
 800610a:	3201      	adds	r2, #1
 800610c:	9207      	str	r2, [sp, #28]
 800610e:	2230      	movs	r2, #48	; 0x30
 8006110:	700a      	strb	r2, [r1, #0]
 8006112:	781a      	ldrb	r2, [r3, #0]
 8006114:	3201      	adds	r2, #1
 8006116:	701a      	strb	r2, [r3, #0]
 8006118:	e78c      	b.n	8006034 <_dtoa_r+0x63c>
 800611a:	4b7f      	ldr	r3, [pc, #508]	; (8006318 <_dtoa_r+0x920>)
 800611c:	2200      	movs	r2, #0
 800611e:	f7fa fa8b 	bl	8000638 <__aeabi_dmul>
 8006122:	2200      	movs	r2, #0
 8006124:	2300      	movs	r3, #0
 8006126:	4606      	mov	r6, r0
 8006128:	460f      	mov	r7, r1
 800612a:	f7fa fced 	bl	8000b08 <__aeabi_dcmpeq>
 800612e:	2800      	cmp	r0, #0
 8006130:	d09b      	beq.n	800606a <_dtoa_r+0x672>
 8006132:	e7cd      	b.n	80060d0 <_dtoa_r+0x6d8>
 8006134:	9a08      	ldr	r2, [sp, #32]
 8006136:	2a00      	cmp	r2, #0
 8006138:	f000 80c4 	beq.w	80062c4 <_dtoa_r+0x8cc>
 800613c:	9a05      	ldr	r2, [sp, #20]
 800613e:	2a01      	cmp	r2, #1
 8006140:	f300 80a8 	bgt.w	8006294 <_dtoa_r+0x89c>
 8006144:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006146:	2a00      	cmp	r2, #0
 8006148:	f000 80a0 	beq.w	800628c <_dtoa_r+0x894>
 800614c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006150:	9e06      	ldr	r6, [sp, #24]
 8006152:	4645      	mov	r5, r8
 8006154:	9a04      	ldr	r2, [sp, #16]
 8006156:	2101      	movs	r1, #1
 8006158:	441a      	add	r2, r3
 800615a:	4620      	mov	r0, r4
 800615c:	4498      	add	r8, r3
 800615e:	9204      	str	r2, [sp, #16]
 8006160:	f000 fb3e 	bl	80067e0 <__i2b>
 8006164:	4607      	mov	r7, r0
 8006166:	2d00      	cmp	r5, #0
 8006168:	dd0b      	ble.n	8006182 <_dtoa_r+0x78a>
 800616a:	9b04      	ldr	r3, [sp, #16]
 800616c:	2b00      	cmp	r3, #0
 800616e:	dd08      	ble.n	8006182 <_dtoa_r+0x78a>
 8006170:	42ab      	cmp	r3, r5
 8006172:	9a04      	ldr	r2, [sp, #16]
 8006174:	bfa8      	it	ge
 8006176:	462b      	movge	r3, r5
 8006178:	eba8 0803 	sub.w	r8, r8, r3
 800617c:	1aed      	subs	r5, r5, r3
 800617e:	1ad3      	subs	r3, r2, r3
 8006180:	9304      	str	r3, [sp, #16]
 8006182:	9b06      	ldr	r3, [sp, #24]
 8006184:	b1fb      	cbz	r3, 80061c6 <_dtoa_r+0x7ce>
 8006186:	9b08      	ldr	r3, [sp, #32]
 8006188:	2b00      	cmp	r3, #0
 800618a:	f000 809f 	beq.w	80062cc <_dtoa_r+0x8d4>
 800618e:	2e00      	cmp	r6, #0
 8006190:	dd11      	ble.n	80061b6 <_dtoa_r+0x7be>
 8006192:	4639      	mov	r1, r7
 8006194:	4632      	mov	r2, r6
 8006196:	4620      	mov	r0, r4
 8006198:	f000 fbde 	bl	8006958 <__pow5mult>
 800619c:	465a      	mov	r2, fp
 800619e:	4601      	mov	r1, r0
 80061a0:	4607      	mov	r7, r0
 80061a2:	4620      	mov	r0, r4
 80061a4:	f000 fb32 	bl	800680c <__multiply>
 80061a8:	4659      	mov	r1, fp
 80061aa:	9007      	str	r0, [sp, #28]
 80061ac:	4620      	mov	r0, r4
 80061ae:	f000 fa5b 	bl	8006668 <_Bfree>
 80061b2:	9b07      	ldr	r3, [sp, #28]
 80061b4:	469b      	mov	fp, r3
 80061b6:	9b06      	ldr	r3, [sp, #24]
 80061b8:	1b9a      	subs	r2, r3, r6
 80061ba:	d004      	beq.n	80061c6 <_dtoa_r+0x7ce>
 80061bc:	4659      	mov	r1, fp
 80061be:	4620      	mov	r0, r4
 80061c0:	f000 fbca 	bl	8006958 <__pow5mult>
 80061c4:	4683      	mov	fp, r0
 80061c6:	2101      	movs	r1, #1
 80061c8:	4620      	mov	r0, r4
 80061ca:	f000 fb09 	bl	80067e0 <__i2b>
 80061ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	4606      	mov	r6, r0
 80061d4:	dd7c      	ble.n	80062d0 <_dtoa_r+0x8d8>
 80061d6:	461a      	mov	r2, r3
 80061d8:	4601      	mov	r1, r0
 80061da:	4620      	mov	r0, r4
 80061dc:	f000 fbbc 	bl	8006958 <__pow5mult>
 80061e0:	9b05      	ldr	r3, [sp, #20]
 80061e2:	2b01      	cmp	r3, #1
 80061e4:	4606      	mov	r6, r0
 80061e6:	dd76      	ble.n	80062d6 <_dtoa_r+0x8de>
 80061e8:	2300      	movs	r3, #0
 80061ea:	9306      	str	r3, [sp, #24]
 80061ec:	6933      	ldr	r3, [r6, #16]
 80061ee:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80061f2:	6918      	ldr	r0, [r3, #16]
 80061f4:	f000 faa4 	bl	8006740 <__hi0bits>
 80061f8:	f1c0 0020 	rsb	r0, r0, #32
 80061fc:	9b04      	ldr	r3, [sp, #16]
 80061fe:	4418      	add	r0, r3
 8006200:	f010 001f 	ands.w	r0, r0, #31
 8006204:	f000 8086 	beq.w	8006314 <_dtoa_r+0x91c>
 8006208:	f1c0 0320 	rsb	r3, r0, #32
 800620c:	2b04      	cmp	r3, #4
 800620e:	dd7f      	ble.n	8006310 <_dtoa_r+0x918>
 8006210:	f1c0 001c 	rsb	r0, r0, #28
 8006214:	9b04      	ldr	r3, [sp, #16]
 8006216:	4403      	add	r3, r0
 8006218:	4480      	add	r8, r0
 800621a:	4405      	add	r5, r0
 800621c:	9304      	str	r3, [sp, #16]
 800621e:	f1b8 0f00 	cmp.w	r8, #0
 8006222:	dd05      	ble.n	8006230 <_dtoa_r+0x838>
 8006224:	4659      	mov	r1, fp
 8006226:	4642      	mov	r2, r8
 8006228:	4620      	mov	r0, r4
 800622a:	f000 fbef 	bl	8006a0c <__lshift>
 800622e:	4683      	mov	fp, r0
 8006230:	9b04      	ldr	r3, [sp, #16]
 8006232:	2b00      	cmp	r3, #0
 8006234:	dd05      	ble.n	8006242 <_dtoa_r+0x84a>
 8006236:	4631      	mov	r1, r6
 8006238:	461a      	mov	r2, r3
 800623a:	4620      	mov	r0, r4
 800623c:	f000 fbe6 	bl	8006a0c <__lshift>
 8006240:	4606      	mov	r6, r0
 8006242:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006244:	2b00      	cmp	r3, #0
 8006246:	d069      	beq.n	800631c <_dtoa_r+0x924>
 8006248:	4631      	mov	r1, r6
 800624a:	4658      	mov	r0, fp
 800624c:	f000 fc4a 	bl	8006ae4 <__mcmp>
 8006250:	2800      	cmp	r0, #0
 8006252:	da63      	bge.n	800631c <_dtoa_r+0x924>
 8006254:	2300      	movs	r3, #0
 8006256:	4659      	mov	r1, fp
 8006258:	220a      	movs	r2, #10
 800625a:	4620      	mov	r0, r4
 800625c:	f000 fa26 	bl	80066ac <__multadd>
 8006260:	9b08      	ldr	r3, [sp, #32]
 8006262:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006266:	4683      	mov	fp, r0
 8006268:	2b00      	cmp	r3, #0
 800626a:	f000 818f 	beq.w	800658c <_dtoa_r+0xb94>
 800626e:	4639      	mov	r1, r7
 8006270:	2300      	movs	r3, #0
 8006272:	220a      	movs	r2, #10
 8006274:	4620      	mov	r0, r4
 8006276:	f000 fa19 	bl	80066ac <__multadd>
 800627a:	f1b9 0f00 	cmp.w	r9, #0
 800627e:	4607      	mov	r7, r0
 8006280:	f300 808e 	bgt.w	80063a0 <_dtoa_r+0x9a8>
 8006284:	9b05      	ldr	r3, [sp, #20]
 8006286:	2b02      	cmp	r3, #2
 8006288:	dc50      	bgt.n	800632c <_dtoa_r+0x934>
 800628a:	e089      	b.n	80063a0 <_dtoa_r+0x9a8>
 800628c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800628e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006292:	e75d      	b.n	8006150 <_dtoa_r+0x758>
 8006294:	9b01      	ldr	r3, [sp, #4]
 8006296:	1e5e      	subs	r6, r3, #1
 8006298:	9b06      	ldr	r3, [sp, #24]
 800629a:	42b3      	cmp	r3, r6
 800629c:	bfbf      	itttt	lt
 800629e:	9b06      	ldrlt	r3, [sp, #24]
 80062a0:	9606      	strlt	r6, [sp, #24]
 80062a2:	1af2      	sublt	r2, r6, r3
 80062a4:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 80062a6:	bfb6      	itet	lt
 80062a8:	189b      	addlt	r3, r3, r2
 80062aa:	1b9e      	subge	r6, r3, r6
 80062ac:	930d      	strlt	r3, [sp, #52]	; 0x34
 80062ae:	9b01      	ldr	r3, [sp, #4]
 80062b0:	bfb8      	it	lt
 80062b2:	2600      	movlt	r6, #0
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	bfb5      	itete	lt
 80062b8:	eba8 0503 	sublt.w	r5, r8, r3
 80062bc:	9b01      	ldrge	r3, [sp, #4]
 80062be:	2300      	movlt	r3, #0
 80062c0:	4645      	movge	r5, r8
 80062c2:	e747      	b.n	8006154 <_dtoa_r+0x75c>
 80062c4:	9e06      	ldr	r6, [sp, #24]
 80062c6:	9f08      	ldr	r7, [sp, #32]
 80062c8:	4645      	mov	r5, r8
 80062ca:	e74c      	b.n	8006166 <_dtoa_r+0x76e>
 80062cc:	9a06      	ldr	r2, [sp, #24]
 80062ce:	e775      	b.n	80061bc <_dtoa_r+0x7c4>
 80062d0:	9b05      	ldr	r3, [sp, #20]
 80062d2:	2b01      	cmp	r3, #1
 80062d4:	dc18      	bgt.n	8006308 <_dtoa_r+0x910>
 80062d6:	9b02      	ldr	r3, [sp, #8]
 80062d8:	b9b3      	cbnz	r3, 8006308 <_dtoa_r+0x910>
 80062da:	9b03      	ldr	r3, [sp, #12]
 80062dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80062e0:	b9a3      	cbnz	r3, 800630c <_dtoa_r+0x914>
 80062e2:	9b03      	ldr	r3, [sp, #12]
 80062e4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80062e8:	0d1b      	lsrs	r3, r3, #20
 80062ea:	051b      	lsls	r3, r3, #20
 80062ec:	b12b      	cbz	r3, 80062fa <_dtoa_r+0x902>
 80062ee:	9b04      	ldr	r3, [sp, #16]
 80062f0:	3301      	adds	r3, #1
 80062f2:	9304      	str	r3, [sp, #16]
 80062f4:	f108 0801 	add.w	r8, r8, #1
 80062f8:	2301      	movs	r3, #1
 80062fa:	9306      	str	r3, [sp, #24]
 80062fc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80062fe:	2b00      	cmp	r3, #0
 8006300:	f47f af74 	bne.w	80061ec <_dtoa_r+0x7f4>
 8006304:	2001      	movs	r0, #1
 8006306:	e779      	b.n	80061fc <_dtoa_r+0x804>
 8006308:	2300      	movs	r3, #0
 800630a:	e7f6      	b.n	80062fa <_dtoa_r+0x902>
 800630c:	9b02      	ldr	r3, [sp, #8]
 800630e:	e7f4      	b.n	80062fa <_dtoa_r+0x902>
 8006310:	d085      	beq.n	800621e <_dtoa_r+0x826>
 8006312:	4618      	mov	r0, r3
 8006314:	301c      	adds	r0, #28
 8006316:	e77d      	b.n	8006214 <_dtoa_r+0x81c>
 8006318:	40240000 	.word	0x40240000
 800631c:	9b01      	ldr	r3, [sp, #4]
 800631e:	2b00      	cmp	r3, #0
 8006320:	dc38      	bgt.n	8006394 <_dtoa_r+0x99c>
 8006322:	9b05      	ldr	r3, [sp, #20]
 8006324:	2b02      	cmp	r3, #2
 8006326:	dd35      	ble.n	8006394 <_dtoa_r+0x99c>
 8006328:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800632c:	f1b9 0f00 	cmp.w	r9, #0
 8006330:	d10d      	bne.n	800634e <_dtoa_r+0x956>
 8006332:	4631      	mov	r1, r6
 8006334:	464b      	mov	r3, r9
 8006336:	2205      	movs	r2, #5
 8006338:	4620      	mov	r0, r4
 800633a:	f000 f9b7 	bl	80066ac <__multadd>
 800633e:	4601      	mov	r1, r0
 8006340:	4606      	mov	r6, r0
 8006342:	4658      	mov	r0, fp
 8006344:	f000 fbce 	bl	8006ae4 <__mcmp>
 8006348:	2800      	cmp	r0, #0
 800634a:	f73f adbd 	bgt.w	8005ec8 <_dtoa_r+0x4d0>
 800634e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006350:	9d00      	ldr	r5, [sp, #0]
 8006352:	ea6f 0a03 	mvn.w	sl, r3
 8006356:	f04f 0800 	mov.w	r8, #0
 800635a:	4631      	mov	r1, r6
 800635c:	4620      	mov	r0, r4
 800635e:	f000 f983 	bl	8006668 <_Bfree>
 8006362:	2f00      	cmp	r7, #0
 8006364:	f43f aeb4 	beq.w	80060d0 <_dtoa_r+0x6d8>
 8006368:	f1b8 0f00 	cmp.w	r8, #0
 800636c:	d005      	beq.n	800637a <_dtoa_r+0x982>
 800636e:	45b8      	cmp	r8, r7
 8006370:	d003      	beq.n	800637a <_dtoa_r+0x982>
 8006372:	4641      	mov	r1, r8
 8006374:	4620      	mov	r0, r4
 8006376:	f000 f977 	bl	8006668 <_Bfree>
 800637a:	4639      	mov	r1, r7
 800637c:	4620      	mov	r0, r4
 800637e:	f000 f973 	bl	8006668 <_Bfree>
 8006382:	e6a5      	b.n	80060d0 <_dtoa_r+0x6d8>
 8006384:	2600      	movs	r6, #0
 8006386:	4637      	mov	r7, r6
 8006388:	e7e1      	b.n	800634e <_dtoa_r+0x956>
 800638a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800638c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006390:	4637      	mov	r7, r6
 8006392:	e599      	b.n	8005ec8 <_dtoa_r+0x4d0>
 8006394:	9b08      	ldr	r3, [sp, #32]
 8006396:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800639a:	2b00      	cmp	r3, #0
 800639c:	f000 80fd 	beq.w	800659a <_dtoa_r+0xba2>
 80063a0:	2d00      	cmp	r5, #0
 80063a2:	dd05      	ble.n	80063b0 <_dtoa_r+0x9b8>
 80063a4:	4639      	mov	r1, r7
 80063a6:	462a      	mov	r2, r5
 80063a8:	4620      	mov	r0, r4
 80063aa:	f000 fb2f 	bl	8006a0c <__lshift>
 80063ae:	4607      	mov	r7, r0
 80063b0:	9b06      	ldr	r3, [sp, #24]
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d05c      	beq.n	8006470 <_dtoa_r+0xa78>
 80063b6:	6879      	ldr	r1, [r7, #4]
 80063b8:	4620      	mov	r0, r4
 80063ba:	f000 f915 	bl	80065e8 <_Balloc>
 80063be:	4605      	mov	r5, r0
 80063c0:	b928      	cbnz	r0, 80063ce <_dtoa_r+0x9d6>
 80063c2:	4b80      	ldr	r3, [pc, #512]	; (80065c4 <_dtoa_r+0xbcc>)
 80063c4:	4602      	mov	r2, r0
 80063c6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80063ca:	f7ff bb2e 	b.w	8005a2a <_dtoa_r+0x32>
 80063ce:	693a      	ldr	r2, [r7, #16]
 80063d0:	3202      	adds	r2, #2
 80063d2:	0092      	lsls	r2, r2, #2
 80063d4:	f107 010c 	add.w	r1, r7, #12
 80063d8:	300c      	adds	r0, #12
 80063da:	f7fe fddf 	bl	8004f9c <memcpy>
 80063de:	2201      	movs	r2, #1
 80063e0:	4629      	mov	r1, r5
 80063e2:	4620      	mov	r0, r4
 80063e4:	f000 fb12 	bl	8006a0c <__lshift>
 80063e8:	9b00      	ldr	r3, [sp, #0]
 80063ea:	3301      	adds	r3, #1
 80063ec:	9301      	str	r3, [sp, #4]
 80063ee:	9b00      	ldr	r3, [sp, #0]
 80063f0:	444b      	add	r3, r9
 80063f2:	9307      	str	r3, [sp, #28]
 80063f4:	9b02      	ldr	r3, [sp, #8]
 80063f6:	f003 0301 	and.w	r3, r3, #1
 80063fa:	46b8      	mov	r8, r7
 80063fc:	9306      	str	r3, [sp, #24]
 80063fe:	4607      	mov	r7, r0
 8006400:	9b01      	ldr	r3, [sp, #4]
 8006402:	4631      	mov	r1, r6
 8006404:	3b01      	subs	r3, #1
 8006406:	4658      	mov	r0, fp
 8006408:	9302      	str	r3, [sp, #8]
 800640a:	f7ff fa67 	bl	80058dc <quorem>
 800640e:	4603      	mov	r3, r0
 8006410:	3330      	adds	r3, #48	; 0x30
 8006412:	9004      	str	r0, [sp, #16]
 8006414:	4641      	mov	r1, r8
 8006416:	4658      	mov	r0, fp
 8006418:	9308      	str	r3, [sp, #32]
 800641a:	f000 fb63 	bl	8006ae4 <__mcmp>
 800641e:	463a      	mov	r2, r7
 8006420:	4681      	mov	r9, r0
 8006422:	4631      	mov	r1, r6
 8006424:	4620      	mov	r0, r4
 8006426:	f000 fb79 	bl	8006b1c <__mdiff>
 800642a:	68c2      	ldr	r2, [r0, #12]
 800642c:	9b08      	ldr	r3, [sp, #32]
 800642e:	4605      	mov	r5, r0
 8006430:	bb02      	cbnz	r2, 8006474 <_dtoa_r+0xa7c>
 8006432:	4601      	mov	r1, r0
 8006434:	4658      	mov	r0, fp
 8006436:	f000 fb55 	bl	8006ae4 <__mcmp>
 800643a:	9b08      	ldr	r3, [sp, #32]
 800643c:	4602      	mov	r2, r0
 800643e:	4629      	mov	r1, r5
 8006440:	4620      	mov	r0, r4
 8006442:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8006446:	f000 f90f 	bl	8006668 <_Bfree>
 800644a:	9b05      	ldr	r3, [sp, #20]
 800644c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800644e:	9d01      	ldr	r5, [sp, #4]
 8006450:	ea43 0102 	orr.w	r1, r3, r2
 8006454:	9b06      	ldr	r3, [sp, #24]
 8006456:	430b      	orrs	r3, r1
 8006458:	9b08      	ldr	r3, [sp, #32]
 800645a:	d10d      	bne.n	8006478 <_dtoa_r+0xa80>
 800645c:	2b39      	cmp	r3, #57	; 0x39
 800645e:	d029      	beq.n	80064b4 <_dtoa_r+0xabc>
 8006460:	f1b9 0f00 	cmp.w	r9, #0
 8006464:	dd01      	ble.n	800646a <_dtoa_r+0xa72>
 8006466:	9b04      	ldr	r3, [sp, #16]
 8006468:	3331      	adds	r3, #49	; 0x31
 800646a:	9a02      	ldr	r2, [sp, #8]
 800646c:	7013      	strb	r3, [r2, #0]
 800646e:	e774      	b.n	800635a <_dtoa_r+0x962>
 8006470:	4638      	mov	r0, r7
 8006472:	e7b9      	b.n	80063e8 <_dtoa_r+0x9f0>
 8006474:	2201      	movs	r2, #1
 8006476:	e7e2      	b.n	800643e <_dtoa_r+0xa46>
 8006478:	f1b9 0f00 	cmp.w	r9, #0
 800647c:	db06      	blt.n	800648c <_dtoa_r+0xa94>
 800647e:	9905      	ldr	r1, [sp, #20]
 8006480:	ea41 0909 	orr.w	r9, r1, r9
 8006484:	9906      	ldr	r1, [sp, #24]
 8006486:	ea59 0101 	orrs.w	r1, r9, r1
 800648a:	d120      	bne.n	80064ce <_dtoa_r+0xad6>
 800648c:	2a00      	cmp	r2, #0
 800648e:	ddec      	ble.n	800646a <_dtoa_r+0xa72>
 8006490:	4659      	mov	r1, fp
 8006492:	2201      	movs	r2, #1
 8006494:	4620      	mov	r0, r4
 8006496:	9301      	str	r3, [sp, #4]
 8006498:	f000 fab8 	bl	8006a0c <__lshift>
 800649c:	4631      	mov	r1, r6
 800649e:	4683      	mov	fp, r0
 80064a0:	f000 fb20 	bl	8006ae4 <__mcmp>
 80064a4:	2800      	cmp	r0, #0
 80064a6:	9b01      	ldr	r3, [sp, #4]
 80064a8:	dc02      	bgt.n	80064b0 <_dtoa_r+0xab8>
 80064aa:	d1de      	bne.n	800646a <_dtoa_r+0xa72>
 80064ac:	07da      	lsls	r2, r3, #31
 80064ae:	d5dc      	bpl.n	800646a <_dtoa_r+0xa72>
 80064b0:	2b39      	cmp	r3, #57	; 0x39
 80064b2:	d1d8      	bne.n	8006466 <_dtoa_r+0xa6e>
 80064b4:	9a02      	ldr	r2, [sp, #8]
 80064b6:	2339      	movs	r3, #57	; 0x39
 80064b8:	7013      	strb	r3, [r2, #0]
 80064ba:	462b      	mov	r3, r5
 80064bc:	461d      	mov	r5, r3
 80064be:	3b01      	subs	r3, #1
 80064c0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80064c4:	2a39      	cmp	r2, #57	; 0x39
 80064c6:	d050      	beq.n	800656a <_dtoa_r+0xb72>
 80064c8:	3201      	adds	r2, #1
 80064ca:	701a      	strb	r2, [r3, #0]
 80064cc:	e745      	b.n	800635a <_dtoa_r+0x962>
 80064ce:	2a00      	cmp	r2, #0
 80064d0:	dd03      	ble.n	80064da <_dtoa_r+0xae2>
 80064d2:	2b39      	cmp	r3, #57	; 0x39
 80064d4:	d0ee      	beq.n	80064b4 <_dtoa_r+0xabc>
 80064d6:	3301      	adds	r3, #1
 80064d8:	e7c7      	b.n	800646a <_dtoa_r+0xa72>
 80064da:	9a01      	ldr	r2, [sp, #4]
 80064dc:	9907      	ldr	r1, [sp, #28]
 80064de:	f802 3c01 	strb.w	r3, [r2, #-1]
 80064e2:	428a      	cmp	r2, r1
 80064e4:	d02a      	beq.n	800653c <_dtoa_r+0xb44>
 80064e6:	4659      	mov	r1, fp
 80064e8:	2300      	movs	r3, #0
 80064ea:	220a      	movs	r2, #10
 80064ec:	4620      	mov	r0, r4
 80064ee:	f000 f8dd 	bl	80066ac <__multadd>
 80064f2:	45b8      	cmp	r8, r7
 80064f4:	4683      	mov	fp, r0
 80064f6:	f04f 0300 	mov.w	r3, #0
 80064fa:	f04f 020a 	mov.w	r2, #10
 80064fe:	4641      	mov	r1, r8
 8006500:	4620      	mov	r0, r4
 8006502:	d107      	bne.n	8006514 <_dtoa_r+0xb1c>
 8006504:	f000 f8d2 	bl	80066ac <__multadd>
 8006508:	4680      	mov	r8, r0
 800650a:	4607      	mov	r7, r0
 800650c:	9b01      	ldr	r3, [sp, #4]
 800650e:	3301      	adds	r3, #1
 8006510:	9301      	str	r3, [sp, #4]
 8006512:	e775      	b.n	8006400 <_dtoa_r+0xa08>
 8006514:	f000 f8ca 	bl	80066ac <__multadd>
 8006518:	4639      	mov	r1, r7
 800651a:	4680      	mov	r8, r0
 800651c:	2300      	movs	r3, #0
 800651e:	220a      	movs	r2, #10
 8006520:	4620      	mov	r0, r4
 8006522:	f000 f8c3 	bl	80066ac <__multadd>
 8006526:	4607      	mov	r7, r0
 8006528:	e7f0      	b.n	800650c <_dtoa_r+0xb14>
 800652a:	f1b9 0f00 	cmp.w	r9, #0
 800652e:	9a00      	ldr	r2, [sp, #0]
 8006530:	bfcc      	ite	gt
 8006532:	464d      	movgt	r5, r9
 8006534:	2501      	movle	r5, #1
 8006536:	4415      	add	r5, r2
 8006538:	f04f 0800 	mov.w	r8, #0
 800653c:	4659      	mov	r1, fp
 800653e:	2201      	movs	r2, #1
 8006540:	4620      	mov	r0, r4
 8006542:	9301      	str	r3, [sp, #4]
 8006544:	f000 fa62 	bl	8006a0c <__lshift>
 8006548:	4631      	mov	r1, r6
 800654a:	4683      	mov	fp, r0
 800654c:	f000 faca 	bl	8006ae4 <__mcmp>
 8006550:	2800      	cmp	r0, #0
 8006552:	dcb2      	bgt.n	80064ba <_dtoa_r+0xac2>
 8006554:	d102      	bne.n	800655c <_dtoa_r+0xb64>
 8006556:	9b01      	ldr	r3, [sp, #4]
 8006558:	07db      	lsls	r3, r3, #31
 800655a:	d4ae      	bmi.n	80064ba <_dtoa_r+0xac2>
 800655c:	462b      	mov	r3, r5
 800655e:	461d      	mov	r5, r3
 8006560:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006564:	2a30      	cmp	r2, #48	; 0x30
 8006566:	d0fa      	beq.n	800655e <_dtoa_r+0xb66>
 8006568:	e6f7      	b.n	800635a <_dtoa_r+0x962>
 800656a:	9a00      	ldr	r2, [sp, #0]
 800656c:	429a      	cmp	r2, r3
 800656e:	d1a5      	bne.n	80064bc <_dtoa_r+0xac4>
 8006570:	f10a 0a01 	add.w	sl, sl, #1
 8006574:	2331      	movs	r3, #49	; 0x31
 8006576:	e779      	b.n	800646c <_dtoa_r+0xa74>
 8006578:	4b13      	ldr	r3, [pc, #76]	; (80065c8 <_dtoa_r+0xbd0>)
 800657a:	f7ff baaf 	b.w	8005adc <_dtoa_r+0xe4>
 800657e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006580:	2b00      	cmp	r3, #0
 8006582:	f47f aa86 	bne.w	8005a92 <_dtoa_r+0x9a>
 8006586:	4b11      	ldr	r3, [pc, #68]	; (80065cc <_dtoa_r+0xbd4>)
 8006588:	f7ff baa8 	b.w	8005adc <_dtoa_r+0xe4>
 800658c:	f1b9 0f00 	cmp.w	r9, #0
 8006590:	dc03      	bgt.n	800659a <_dtoa_r+0xba2>
 8006592:	9b05      	ldr	r3, [sp, #20]
 8006594:	2b02      	cmp	r3, #2
 8006596:	f73f aec9 	bgt.w	800632c <_dtoa_r+0x934>
 800659a:	9d00      	ldr	r5, [sp, #0]
 800659c:	4631      	mov	r1, r6
 800659e:	4658      	mov	r0, fp
 80065a0:	f7ff f99c 	bl	80058dc <quorem>
 80065a4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80065a8:	f805 3b01 	strb.w	r3, [r5], #1
 80065ac:	9a00      	ldr	r2, [sp, #0]
 80065ae:	1aaa      	subs	r2, r5, r2
 80065b0:	4591      	cmp	r9, r2
 80065b2:	ddba      	ble.n	800652a <_dtoa_r+0xb32>
 80065b4:	4659      	mov	r1, fp
 80065b6:	2300      	movs	r3, #0
 80065b8:	220a      	movs	r2, #10
 80065ba:	4620      	mov	r0, r4
 80065bc:	f000 f876 	bl	80066ac <__multadd>
 80065c0:	4683      	mov	fp, r0
 80065c2:	e7eb      	b.n	800659c <_dtoa_r+0xba4>
 80065c4:	08008c57 	.word	0x08008c57
 80065c8:	08008bb0 	.word	0x08008bb0
 80065cc:	08008bd4 	.word	0x08008bd4

080065d0 <_localeconv_r>:
 80065d0:	4800      	ldr	r0, [pc, #0]	; (80065d4 <_localeconv_r+0x4>)
 80065d2:	4770      	bx	lr
 80065d4:	20000220 	.word	0x20000220

080065d8 <malloc>:
 80065d8:	4b02      	ldr	r3, [pc, #8]	; (80065e4 <malloc+0xc>)
 80065da:	4601      	mov	r1, r0
 80065dc:	6818      	ldr	r0, [r3, #0]
 80065de:	f000 bbe1 	b.w	8006da4 <_malloc_r>
 80065e2:	bf00      	nop
 80065e4:	200000cc 	.word	0x200000cc

080065e8 <_Balloc>:
 80065e8:	b570      	push	{r4, r5, r6, lr}
 80065ea:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80065ec:	4604      	mov	r4, r0
 80065ee:	460d      	mov	r5, r1
 80065f0:	b976      	cbnz	r6, 8006610 <_Balloc+0x28>
 80065f2:	2010      	movs	r0, #16
 80065f4:	f7ff fff0 	bl	80065d8 <malloc>
 80065f8:	4602      	mov	r2, r0
 80065fa:	6260      	str	r0, [r4, #36]	; 0x24
 80065fc:	b920      	cbnz	r0, 8006608 <_Balloc+0x20>
 80065fe:	4b18      	ldr	r3, [pc, #96]	; (8006660 <_Balloc+0x78>)
 8006600:	4818      	ldr	r0, [pc, #96]	; (8006664 <_Balloc+0x7c>)
 8006602:	2166      	movs	r1, #102	; 0x66
 8006604:	f000 fd94 	bl	8007130 <__assert_func>
 8006608:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800660c:	6006      	str	r6, [r0, #0]
 800660e:	60c6      	str	r6, [r0, #12]
 8006610:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006612:	68f3      	ldr	r3, [r6, #12]
 8006614:	b183      	cbz	r3, 8006638 <_Balloc+0x50>
 8006616:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006618:	68db      	ldr	r3, [r3, #12]
 800661a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800661e:	b9b8      	cbnz	r0, 8006650 <_Balloc+0x68>
 8006620:	2101      	movs	r1, #1
 8006622:	fa01 f605 	lsl.w	r6, r1, r5
 8006626:	1d72      	adds	r2, r6, #5
 8006628:	0092      	lsls	r2, r2, #2
 800662a:	4620      	mov	r0, r4
 800662c:	f000 fb5a 	bl	8006ce4 <_calloc_r>
 8006630:	b160      	cbz	r0, 800664c <_Balloc+0x64>
 8006632:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006636:	e00e      	b.n	8006656 <_Balloc+0x6e>
 8006638:	2221      	movs	r2, #33	; 0x21
 800663a:	2104      	movs	r1, #4
 800663c:	4620      	mov	r0, r4
 800663e:	f000 fb51 	bl	8006ce4 <_calloc_r>
 8006642:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006644:	60f0      	str	r0, [r6, #12]
 8006646:	68db      	ldr	r3, [r3, #12]
 8006648:	2b00      	cmp	r3, #0
 800664a:	d1e4      	bne.n	8006616 <_Balloc+0x2e>
 800664c:	2000      	movs	r0, #0
 800664e:	bd70      	pop	{r4, r5, r6, pc}
 8006650:	6802      	ldr	r2, [r0, #0]
 8006652:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006656:	2300      	movs	r3, #0
 8006658:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800665c:	e7f7      	b.n	800664e <_Balloc+0x66>
 800665e:	bf00      	nop
 8006660:	08008be1 	.word	0x08008be1
 8006664:	08008c68 	.word	0x08008c68

08006668 <_Bfree>:
 8006668:	b570      	push	{r4, r5, r6, lr}
 800666a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800666c:	4605      	mov	r5, r0
 800666e:	460c      	mov	r4, r1
 8006670:	b976      	cbnz	r6, 8006690 <_Bfree+0x28>
 8006672:	2010      	movs	r0, #16
 8006674:	f7ff ffb0 	bl	80065d8 <malloc>
 8006678:	4602      	mov	r2, r0
 800667a:	6268      	str	r0, [r5, #36]	; 0x24
 800667c:	b920      	cbnz	r0, 8006688 <_Bfree+0x20>
 800667e:	4b09      	ldr	r3, [pc, #36]	; (80066a4 <_Bfree+0x3c>)
 8006680:	4809      	ldr	r0, [pc, #36]	; (80066a8 <_Bfree+0x40>)
 8006682:	218a      	movs	r1, #138	; 0x8a
 8006684:	f000 fd54 	bl	8007130 <__assert_func>
 8006688:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800668c:	6006      	str	r6, [r0, #0]
 800668e:	60c6      	str	r6, [r0, #12]
 8006690:	b13c      	cbz	r4, 80066a2 <_Bfree+0x3a>
 8006692:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006694:	6862      	ldr	r2, [r4, #4]
 8006696:	68db      	ldr	r3, [r3, #12]
 8006698:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800669c:	6021      	str	r1, [r4, #0]
 800669e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80066a2:	bd70      	pop	{r4, r5, r6, pc}
 80066a4:	08008be1 	.word	0x08008be1
 80066a8:	08008c68 	.word	0x08008c68

080066ac <__multadd>:
 80066ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066b0:	690e      	ldr	r6, [r1, #16]
 80066b2:	4607      	mov	r7, r0
 80066b4:	4698      	mov	r8, r3
 80066b6:	460c      	mov	r4, r1
 80066b8:	f101 0014 	add.w	r0, r1, #20
 80066bc:	2300      	movs	r3, #0
 80066be:	6805      	ldr	r5, [r0, #0]
 80066c0:	b2a9      	uxth	r1, r5
 80066c2:	fb02 8101 	mla	r1, r2, r1, r8
 80066c6:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80066ca:	0c2d      	lsrs	r5, r5, #16
 80066cc:	fb02 c505 	mla	r5, r2, r5, ip
 80066d0:	b289      	uxth	r1, r1
 80066d2:	3301      	adds	r3, #1
 80066d4:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80066d8:	429e      	cmp	r6, r3
 80066da:	f840 1b04 	str.w	r1, [r0], #4
 80066de:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80066e2:	dcec      	bgt.n	80066be <__multadd+0x12>
 80066e4:	f1b8 0f00 	cmp.w	r8, #0
 80066e8:	d022      	beq.n	8006730 <__multadd+0x84>
 80066ea:	68a3      	ldr	r3, [r4, #8]
 80066ec:	42b3      	cmp	r3, r6
 80066ee:	dc19      	bgt.n	8006724 <__multadd+0x78>
 80066f0:	6861      	ldr	r1, [r4, #4]
 80066f2:	4638      	mov	r0, r7
 80066f4:	3101      	adds	r1, #1
 80066f6:	f7ff ff77 	bl	80065e8 <_Balloc>
 80066fa:	4605      	mov	r5, r0
 80066fc:	b928      	cbnz	r0, 800670a <__multadd+0x5e>
 80066fe:	4602      	mov	r2, r0
 8006700:	4b0d      	ldr	r3, [pc, #52]	; (8006738 <__multadd+0x8c>)
 8006702:	480e      	ldr	r0, [pc, #56]	; (800673c <__multadd+0x90>)
 8006704:	21b5      	movs	r1, #181	; 0xb5
 8006706:	f000 fd13 	bl	8007130 <__assert_func>
 800670a:	6922      	ldr	r2, [r4, #16]
 800670c:	3202      	adds	r2, #2
 800670e:	f104 010c 	add.w	r1, r4, #12
 8006712:	0092      	lsls	r2, r2, #2
 8006714:	300c      	adds	r0, #12
 8006716:	f7fe fc41 	bl	8004f9c <memcpy>
 800671a:	4621      	mov	r1, r4
 800671c:	4638      	mov	r0, r7
 800671e:	f7ff ffa3 	bl	8006668 <_Bfree>
 8006722:	462c      	mov	r4, r5
 8006724:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8006728:	3601      	adds	r6, #1
 800672a:	f8c3 8014 	str.w	r8, [r3, #20]
 800672e:	6126      	str	r6, [r4, #16]
 8006730:	4620      	mov	r0, r4
 8006732:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006736:	bf00      	nop
 8006738:	08008c57 	.word	0x08008c57
 800673c:	08008c68 	.word	0x08008c68

08006740 <__hi0bits>:
 8006740:	0c03      	lsrs	r3, r0, #16
 8006742:	041b      	lsls	r3, r3, #16
 8006744:	b9d3      	cbnz	r3, 800677c <__hi0bits+0x3c>
 8006746:	0400      	lsls	r0, r0, #16
 8006748:	2310      	movs	r3, #16
 800674a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800674e:	bf04      	itt	eq
 8006750:	0200      	lsleq	r0, r0, #8
 8006752:	3308      	addeq	r3, #8
 8006754:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006758:	bf04      	itt	eq
 800675a:	0100      	lsleq	r0, r0, #4
 800675c:	3304      	addeq	r3, #4
 800675e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006762:	bf04      	itt	eq
 8006764:	0080      	lsleq	r0, r0, #2
 8006766:	3302      	addeq	r3, #2
 8006768:	2800      	cmp	r0, #0
 800676a:	db05      	blt.n	8006778 <__hi0bits+0x38>
 800676c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006770:	f103 0301 	add.w	r3, r3, #1
 8006774:	bf08      	it	eq
 8006776:	2320      	moveq	r3, #32
 8006778:	4618      	mov	r0, r3
 800677a:	4770      	bx	lr
 800677c:	2300      	movs	r3, #0
 800677e:	e7e4      	b.n	800674a <__hi0bits+0xa>

08006780 <__lo0bits>:
 8006780:	6803      	ldr	r3, [r0, #0]
 8006782:	f013 0207 	ands.w	r2, r3, #7
 8006786:	4601      	mov	r1, r0
 8006788:	d00b      	beq.n	80067a2 <__lo0bits+0x22>
 800678a:	07da      	lsls	r2, r3, #31
 800678c:	d424      	bmi.n	80067d8 <__lo0bits+0x58>
 800678e:	0798      	lsls	r0, r3, #30
 8006790:	bf49      	itett	mi
 8006792:	085b      	lsrmi	r3, r3, #1
 8006794:	089b      	lsrpl	r3, r3, #2
 8006796:	2001      	movmi	r0, #1
 8006798:	600b      	strmi	r3, [r1, #0]
 800679a:	bf5c      	itt	pl
 800679c:	600b      	strpl	r3, [r1, #0]
 800679e:	2002      	movpl	r0, #2
 80067a0:	4770      	bx	lr
 80067a2:	b298      	uxth	r0, r3
 80067a4:	b9b0      	cbnz	r0, 80067d4 <__lo0bits+0x54>
 80067a6:	0c1b      	lsrs	r3, r3, #16
 80067a8:	2010      	movs	r0, #16
 80067aa:	f013 0fff 	tst.w	r3, #255	; 0xff
 80067ae:	bf04      	itt	eq
 80067b0:	0a1b      	lsreq	r3, r3, #8
 80067b2:	3008      	addeq	r0, #8
 80067b4:	071a      	lsls	r2, r3, #28
 80067b6:	bf04      	itt	eq
 80067b8:	091b      	lsreq	r3, r3, #4
 80067ba:	3004      	addeq	r0, #4
 80067bc:	079a      	lsls	r2, r3, #30
 80067be:	bf04      	itt	eq
 80067c0:	089b      	lsreq	r3, r3, #2
 80067c2:	3002      	addeq	r0, #2
 80067c4:	07da      	lsls	r2, r3, #31
 80067c6:	d403      	bmi.n	80067d0 <__lo0bits+0x50>
 80067c8:	085b      	lsrs	r3, r3, #1
 80067ca:	f100 0001 	add.w	r0, r0, #1
 80067ce:	d005      	beq.n	80067dc <__lo0bits+0x5c>
 80067d0:	600b      	str	r3, [r1, #0]
 80067d2:	4770      	bx	lr
 80067d4:	4610      	mov	r0, r2
 80067d6:	e7e8      	b.n	80067aa <__lo0bits+0x2a>
 80067d8:	2000      	movs	r0, #0
 80067da:	4770      	bx	lr
 80067dc:	2020      	movs	r0, #32
 80067de:	4770      	bx	lr

080067e0 <__i2b>:
 80067e0:	b510      	push	{r4, lr}
 80067e2:	460c      	mov	r4, r1
 80067e4:	2101      	movs	r1, #1
 80067e6:	f7ff feff 	bl	80065e8 <_Balloc>
 80067ea:	4602      	mov	r2, r0
 80067ec:	b928      	cbnz	r0, 80067fa <__i2b+0x1a>
 80067ee:	4b05      	ldr	r3, [pc, #20]	; (8006804 <__i2b+0x24>)
 80067f0:	4805      	ldr	r0, [pc, #20]	; (8006808 <__i2b+0x28>)
 80067f2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80067f6:	f000 fc9b 	bl	8007130 <__assert_func>
 80067fa:	2301      	movs	r3, #1
 80067fc:	6144      	str	r4, [r0, #20]
 80067fe:	6103      	str	r3, [r0, #16]
 8006800:	bd10      	pop	{r4, pc}
 8006802:	bf00      	nop
 8006804:	08008c57 	.word	0x08008c57
 8006808:	08008c68 	.word	0x08008c68

0800680c <__multiply>:
 800680c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006810:	4614      	mov	r4, r2
 8006812:	690a      	ldr	r2, [r1, #16]
 8006814:	6923      	ldr	r3, [r4, #16]
 8006816:	429a      	cmp	r2, r3
 8006818:	bfb8      	it	lt
 800681a:	460b      	movlt	r3, r1
 800681c:	460d      	mov	r5, r1
 800681e:	bfbc      	itt	lt
 8006820:	4625      	movlt	r5, r4
 8006822:	461c      	movlt	r4, r3
 8006824:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8006828:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800682c:	68ab      	ldr	r3, [r5, #8]
 800682e:	6869      	ldr	r1, [r5, #4]
 8006830:	eb0a 0709 	add.w	r7, sl, r9
 8006834:	42bb      	cmp	r3, r7
 8006836:	b085      	sub	sp, #20
 8006838:	bfb8      	it	lt
 800683a:	3101      	addlt	r1, #1
 800683c:	f7ff fed4 	bl	80065e8 <_Balloc>
 8006840:	b930      	cbnz	r0, 8006850 <__multiply+0x44>
 8006842:	4602      	mov	r2, r0
 8006844:	4b42      	ldr	r3, [pc, #264]	; (8006950 <__multiply+0x144>)
 8006846:	4843      	ldr	r0, [pc, #268]	; (8006954 <__multiply+0x148>)
 8006848:	f240 115d 	movw	r1, #349	; 0x15d
 800684c:	f000 fc70 	bl	8007130 <__assert_func>
 8006850:	f100 0614 	add.w	r6, r0, #20
 8006854:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8006858:	4633      	mov	r3, r6
 800685a:	2200      	movs	r2, #0
 800685c:	4543      	cmp	r3, r8
 800685e:	d31e      	bcc.n	800689e <__multiply+0x92>
 8006860:	f105 0c14 	add.w	ip, r5, #20
 8006864:	f104 0314 	add.w	r3, r4, #20
 8006868:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800686c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8006870:	9202      	str	r2, [sp, #8]
 8006872:	ebac 0205 	sub.w	r2, ip, r5
 8006876:	3a15      	subs	r2, #21
 8006878:	f022 0203 	bic.w	r2, r2, #3
 800687c:	3204      	adds	r2, #4
 800687e:	f105 0115 	add.w	r1, r5, #21
 8006882:	458c      	cmp	ip, r1
 8006884:	bf38      	it	cc
 8006886:	2204      	movcc	r2, #4
 8006888:	9201      	str	r2, [sp, #4]
 800688a:	9a02      	ldr	r2, [sp, #8]
 800688c:	9303      	str	r3, [sp, #12]
 800688e:	429a      	cmp	r2, r3
 8006890:	d808      	bhi.n	80068a4 <__multiply+0x98>
 8006892:	2f00      	cmp	r7, #0
 8006894:	dc55      	bgt.n	8006942 <__multiply+0x136>
 8006896:	6107      	str	r7, [r0, #16]
 8006898:	b005      	add	sp, #20
 800689a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800689e:	f843 2b04 	str.w	r2, [r3], #4
 80068a2:	e7db      	b.n	800685c <__multiply+0x50>
 80068a4:	f8b3 a000 	ldrh.w	sl, [r3]
 80068a8:	f1ba 0f00 	cmp.w	sl, #0
 80068ac:	d020      	beq.n	80068f0 <__multiply+0xe4>
 80068ae:	f105 0e14 	add.w	lr, r5, #20
 80068b2:	46b1      	mov	r9, r6
 80068b4:	2200      	movs	r2, #0
 80068b6:	f85e 4b04 	ldr.w	r4, [lr], #4
 80068ba:	f8d9 b000 	ldr.w	fp, [r9]
 80068be:	b2a1      	uxth	r1, r4
 80068c0:	fa1f fb8b 	uxth.w	fp, fp
 80068c4:	fb0a b101 	mla	r1, sl, r1, fp
 80068c8:	4411      	add	r1, r2
 80068ca:	f8d9 2000 	ldr.w	r2, [r9]
 80068ce:	0c24      	lsrs	r4, r4, #16
 80068d0:	0c12      	lsrs	r2, r2, #16
 80068d2:	fb0a 2404 	mla	r4, sl, r4, r2
 80068d6:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80068da:	b289      	uxth	r1, r1
 80068dc:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80068e0:	45f4      	cmp	ip, lr
 80068e2:	f849 1b04 	str.w	r1, [r9], #4
 80068e6:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80068ea:	d8e4      	bhi.n	80068b6 <__multiply+0xaa>
 80068ec:	9901      	ldr	r1, [sp, #4]
 80068ee:	5072      	str	r2, [r6, r1]
 80068f0:	9a03      	ldr	r2, [sp, #12]
 80068f2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80068f6:	3304      	adds	r3, #4
 80068f8:	f1b9 0f00 	cmp.w	r9, #0
 80068fc:	d01f      	beq.n	800693e <__multiply+0x132>
 80068fe:	6834      	ldr	r4, [r6, #0]
 8006900:	f105 0114 	add.w	r1, r5, #20
 8006904:	46b6      	mov	lr, r6
 8006906:	f04f 0a00 	mov.w	sl, #0
 800690a:	880a      	ldrh	r2, [r1, #0]
 800690c:	f8be b002 	ldrh.w	fp, [lr, #2]
 8006910:	fb09 b202 	mla	r2, r9, r2, fp
 8006914:	4492      	add	sl, r2
 8006916:	b2a4      	uxth	r4, r4
 8006918:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800691c:	f84e 4b04 	str.w	r4, [lr], #4
 8006920:	f851 4b04 	ldr.w	r4, [r1], #4
 8006924:	f8be 2000 	ldrh.w	r2, [lr]
 8006928:	0c24      	lsrs	r4, r4, #16
 800692a:	fb09 2404 	mla	r4, r9, r4, r2
 800692e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8006932:	458c      	cmp	ip, r1
 8006934:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8006938:	d8e7      	bhi.n	800690a <__multiply+0xfe>
 800693a:	9a01      	ldr	r2, [sp, #4]
 800693c:	50b4      	str	r4, [r6, r2]
 800693e:	3604      	adds	r6, #4
 8006940:	e7a3      	b.n	800688a <__multiply+0x7e>
 8006942:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006946:	2b00      	cmp	r3, #0
 8006948:	d1a5      	bne.n	8006896 <__multiply+0x8a>
 800694a:	3f01      	subs	r7, #1
 800694c:	e7a1      	b.n	8006892 <__multiply+0x86>
 800694e:	bf00      	nop
 8006950:	08008c57 	.word	0x08008c57
 8006954:	08008c68 	.word	0x08008c68

08006958 <__pow5mult>:
 8006958:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800695c:	4615      	mov	r5, r2
 800695e:	f012 0203 	ands.w	r2, r2, #3
 8006962:	4606      	mov	r6, r0
 8006964:	460f      	mov	r7, r1
 8006966:	d007      	beq.n	8006978 <__pow5mult+0x20>
 8006968:	4c25      	ldr	r4, [pc, #148]	; (8006a00 <__pow5mult+0xa8>)
 800696a:	3a01      	subs	r2, #1
 800696c:	2300      	movs	r3, #0
 800696e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006972:	f7ff fe9b 	bl	80066ac <__multadd>
 8006976:	4607      	mov	r7, r0
 8006978:	10ad      	asrs	r5, r5, #2
 800697a:	d03d      	beq.n	80069f8 <__pow5mult+0xa0>
 800697c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800697e:	b97c      	cbnz	r4, 80069a0 <__pow5mult+0x48>
 8006980:	2010      	movs	r0, #16
 8006982:	f7ff fe29 	bl	80065d8 <malloc>
 8006986:	4602      	mov	r2, r0
 8006988:	6270      	str	r0, [r6, #36]	; 0x24
 800698a:	b928      	cbnz	r0, 8006998 <__pow5mult+0x40>
 800698c:	4b1d      	ldr	r3, [pc, #116]	; (8006a04 <__pow5mult+0xac>)
 800698e:	481e      	ldr	r0, [pc, #120]	; (8006a08 <__pow5mult+0xb0>)
 8006990:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006994:	f000 fbcc 	bl	8007130 <__assert_func>
 8006998:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800699c:	6004      	str	r4, [r0, #0]
 800699e:	60c4      	str	r4, [r0, #12]
 80069a0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80069a4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80069a8:	b94c      	cbnz	r4, 80069be <__pow5mult+0x66>
 80069aa:	f240 2171 	movw	r1, #625	; 0x271
 80069ae:	4630      	mov	r0, r6
 80069b0:	f7ff ff16 	bl	80067e0 <__i2b>
 80069b4:	2300      	movs	r3, #0
 80069b6:	f8c8 0008 	str.w	r0, [r8, #8]
 80069ba:	4604      	mov	r4, r0
 80069bc:	6003      	str	r3, [r0, #0]
 80069be:	f04f 0900 	mov.w	r9, #0
 80069c2:	07eb      	lsls	r3, r5, #31
 80069c4:	d50a      	bpl.n	80069dc <__pow5mult+0x84>
 80069c6:	4639      	mov	r1, r7
 80069c8:	4622      	mov	r2, r4
 80069ca:	4630      	mov	r0, r6
 80069cc:	f7ff ff1e 	bl	800680c <__multiply>
 80069d0:	4639      	mov	r1, r7
 80069d2:	4680      	mov	r8, r0
 80069d4:	4630      	mov	r0, r6
 80069d6:	f7ff fe47 	bl	8006668 <_Bfree>
 80069da:	4647      	mov	r7, r8
 80069dc:	106d      	asrs	r5, r5, #1
 80069de:	d00b      	beq.n	80069f8 <__pow5mult+0xa0>
 80069e0:	6820      	ldr	r0, [r4, #0]
 80069e2:	b938      	cbnz	r0, 80069f4 <__pow5mult+0x9c>
 80069e4:	4622      	mov	r2, r4
 80069e6:	4621      	mov	r1, r4
 80069e8:	4630      	mov	r0, r6
 80069ea:	f7ff ff0f 	bl	800680c <__multiply>
 80069ee:	6020      	str	r0, [r4, #0]
 80069f0:	f8c0 9000 	str.w	r9, [r0]
 80069f4:	4604      	mov	r4, r0
 80069f6:	e7e4      	b.n	80069c2 <__pow5mult+0x6a>
 80069f8:	4638      	mov	r0, r7
 80069fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80069fe:	bf00      	nop
 8006a00:	08008db8 	.word	0x08008db8
 8006a04:	08008be1 	.word	0x08008be1
 8006a08:	08008c68 	.word	0x08008c68

08006a0c <__lshift>:
 8006a0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a10:	460c      	mov	r4, r1
 8006a12:	6849      	ldr	r1, [r1, #4]
 8006a14:	6923      	ldr	r3, [r4, #16]
 8006a16:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006a1a:	68a3      	ldr	r3, [r4, #8]
 8006a1c:	4607      	mov	r7, r0
 8006a1e:	4691      	mov	r9, r2
 8006a20:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006a24:	f108 0601 	add.w	r6, r8, #1
 8006a28:	42b3      	cmp	r3, r6
 8006a2a:	db0b      	blt.n	8006a44 <__lshift+0x38>
 8006a2c:	4638      	mov	r0, r7
 8006a2e:	f7ff fddb 	bl	80065e8 <_Balloc>
 8006a32:	4605      	mov	r5, r0
 8006a34:	b948      	cbnz	r0, 8006a4a <__lshift+0x3e>
 8006a36:	4602      	mov	r2, r0
 8006a38:	4b28      	ldr	r3, [pc, #160]	; (8006adc <__lshift+0xd0>)
 8006a3a:	4829      	ldr	r0, [pc, #164]	; (8006ae0 <__lshift+0xd4>)
 8006a3c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006a40:	f000 fb76 	bl	8007130 <__assert_func>
 8006a44:	3101      	adds	r1, #1
 8006a46:	005b      	lsls	r3, r3, #1
 8006a48:	e7ee      	b.n	8006a28 <__lshift+0x1c>
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	f100 0114 	add.w	r1, r0, #20
 8006a50:	f100 0210 	add.w	r2, r0, #16
 8006a54:	4618      	mov	r0, r3
 8006a56:	4553      	cmp	r3, sl
 8006a58:	db33      	blt.n	8006ac2 <__lshift+0xb6>
 8006a5a:	6920      	ldr	r0, [r4, #16]
 8006a5c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006a60:	f104 0314 	add.w	r3, r4, #20
 8006a64:	f019 091f 	ands.w	r9, r9, #31
 8006a68:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006a6c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006a70:	d02b      	beq.n	8006aca <__lshift+0xbe>
 8006a72:	f1c9 0e20 	rsb	lr, r9, #32
 8006a76:	468a      	mov	sl, r1
 8006a78:	2200      	movs	r2, #0
 8006a7a:	6818      	ldr	r0, [r3, #0]
 8006a7c:	fa00 f009 	lsl.w	r0, r0, r9
 8006a80:	4302      	orrs	r2, r0
 8006a82:	f84a 2b04 	str.w	r2, [sl], #4
 8006a86:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a8a:	459c      	cmp	ip, r3
 8006a8c:	fa22 f20e 	lsr.w	r2, r2, lr
 8006a90:	d8f3      	bhi.n	8006a7a <__lshift+0x6e>
 8006a92:	ebac 0304 	sub.w	r3, ip, r4
 8006a96:	3b15      	subs	r3, #21
 8006a98:	f023 0303 	bic.w	r3, r3, #3
 8006a9c:	3304      	adds	r3, #4
 8006a9e:	f104 0015 	add.w	r0, r4, #21
 8006aa2:	4584      	cmp	ip, r0
 8006aa4:	bf38      	it	cc
 8006aa6:	2304      	movcc	r3, #4
 8006aa8:	50ca      	str	r2, [r1, r3]
 8006aaa:	b10a      	cbz	r2, 8006ab0 <__lshift+0xa4>
 8006aac:	f108 0602 	add.w	r6, r8, #2
 8006ab0:	3e01      	subs	r6, #1
 8006ab2:	4638      	mov	r0, r7
 8006ab4:	612e      	str	r6, [r5, #16]
 8006ab6:	4621      	mov	r1, r4
 8006ab8:	f7ff fdd6 	bl	8006668 <_Bfree>
 8006abc:	4628      	mov	r0, r5
 8006abe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ac2:	f842 0f04 	str.w	r0, [r2, #4]!
 8006ac6:	3301      	adds	r3, #1
 8006ac8:	e7c5      	b.n	8006a56 <__lshift+0x4a>
 8006aca:	3904      	subs	r1, #4
 8006acc:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ad0:	f841 2f04 	str.w	r2, [r1, #4]!
 8006ad4:	459c      	cmp	ip, r3
 8006ad6:	d8f9      	bhi.n	8006acc <__lshift+0xc0>
 8006ad8:	e7ea      	b.n	8006ab0 <__lshift+0xa4>
 8006ada:	bf00      	nop
 8006adc:	08008c57 	.word	0x08008c57
 8006ae0:	08008c68 	.word	0x08008c68

08006ae4 <__mcmp>:
 8006ae4:	b530      	push	{r4, r5, lr}
 8006ae6:	6902      	ldr	r2, [r0, #16]
 8006ae8:	690c      	ldr	r4, [r1, #16]
 8006aea:	1b12      	subs	r2, r2, r4
 8006aec:	d10e      	bne.n	8006b0c <__mcmp+0x28>
 8006aee:	f100 0314 	add.w	r3, r0, #20
 8006af2:	3114      	adds	r1, #20
 8006af4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006af8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006afc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006b00:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006b04:	42a5      	cmp	r5, r4
 8006b06:	d003      	beq.n	8006b10 <__mcmp+0x2c>
 8006b08:	d305      	bcc.n	8006b16 <__mcmp+0x32>
 8006b0a:	2201      	movs	r2, #1
 8006b0c:	4610      	mov	r0, r2
 8006b0e:	bd30      	pop	{r4, r5, pc}
 8006b10:	4283      	cmp	r3, r0
 8006b12:	d3f3      	bcc.n	8006afc <__mcmp+0x18>
 8006b14:	e7fa      	b.n	8006b0c <__mcmp+0x28>
 8006b16:	f04f 32ff 	mov.w	r2, #4294967295
 8006b1a:	e7f7      	b.n	8006b0c <__mcmp+0x28>

08006b1c <__mdiff>:
 8006b1c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b20:	460c      	mov	r4, r1
 8006b22:	4606      	mov	r6, r0
 8006b24:	4611      	mov	r1, r2
 8006b26:	4620      	mov	r0, r4
 8006b28:	4617      	mov	r7, r2
 8006b2a:	f7ff ffdb 	bl	8006ae4 <__mcmp>
 8006b2e:	1e05      	subs	r5, r0, #0
 8006b30:	d110      	bne.n	8006b54 <__mdiff+0x38>
 8006b32:	4629      	mov	r1, r5
 8006b34:	4630      	mov	r0, r6
 8006b36:	f7ff fd57 	bl	80065e8 <_Balloc>
 8006b3a:	b930      	cbnz	r0, 8006b4a <__mdiff+0x2e>
 8006b3c:	4b39      	ldr	r3, [pc, #228]	; (8006c24 <__mdiff+0x108>)
 8006b3e:	4602      	mov	r2, r0
 8006b40:	f240 2132 	movw	r1, #562	; 0x232
 8006b44:	4838      	ldr	r0, [pc, #224]	; (8006c28 <__mdiff+0x10c>)
 8006b46:	f000 faf3 	bl	8007130 <__assert_func>
 8006b4a:	2301      	movs	r3, #1
 8006b4c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006b50:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b54:	bfa4      	itt	ge
 8006b56:	463b      	movge	r3, r7
 8006b58:	4627      	movge	r7, r4
 8006b5a:	4630      	mov	r0, r6
 8006b5c:	6879      	ldr	r1, [r7, #4]
 8006b5e:	bfa6      	itte	ge
 8006b60:	461c      	movge	r4, r3
 8006b62:	2500      	movge	r5, #0
 8006b64:	2501      	movlt	r5, #1
 8006b66:	f7ff fd3f 	bl	80065e8 <_Balloc>
 8006b6a:	b920      	cbnz	r0, 8006b76 <__mdiff+0x5a>
 8006b6c:	4b2d      	ldr	r3, [pc, #180]	; (8006c24 <__mdiff+0x108>)
 8006b6e:	4602      	mov	r2, r0
 8006b70:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006b74:	e7e6      	b.n	8006b44 <__mdiff+0x28>
 8006b76:	693e      	ldr	r6, [r7, #16]
 8006b78:	60c5      	str	r5, [r0, #12]
 8006b7a:	6925      	ldr	r5, [r4, #16]
 8006b7c:	f107 0114 	add.w	r1, r7, #20
 8006b80:	f104 0914 	add.w	r9, r4, #20
 8006b84:	f100 0e14 	add.w	lr, r0, #20
 8006b88:	f107 0210 	add.w	r2, r7, #16
 8006b8c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8006b90:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8006b94:	46f2      	mov	sl, lr
 8006b96:	2700      	movs	r7, #0
 8006b98:	f859 3b04 	ldr.w	r3, [r9], #4
 8006b9c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006ba0:	fa1f f883 	uxth.w	r8, r3
 8006ba4:	fa17 f78b 	uxtah	r7, r7, fp
 8006ba8:	0c1b      	lsrs	r3, r3, #16
 8006baa:	eba7 0808 	sub.w	r8, r7, r8
 8006bae:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006bb2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006bb6:	fa1f f888 	uxth.w	r8, r8
 8006bba:	141f      	asrs	r7, r3, #16
 8006bbc:	454d      	cmp	r5, r9
 8006bbe:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006bc2:	f84a 3b04 	str.w	r3, [sl], #4
 8006bc6:	d8e7      	bhi.n	8006b98 <__mdiff+0x7c>
 8006bc8:	1b2b      	subs	r3, r5, r4
 8006bca:	3b15      	subs	r3, #21
 8006bcc:	f023 0303 	bic.w	r3, r3, #3
 8006bd0:	3304      	adds	r3, #4
 8006bd2:	3415      	adds	r4, #21
 8006bd4:	42a5      	cmp	r5, r4
 8006bd6:	bf38      	it	cc
 8006bd8:	2304      	movcc	r3, #4
 8006bda:	4419      	add	r1, r3
 8006bdc:	4473      	add	r3, lr
 8006bde:	469e      	mov	lr, r3
 8006be0:	460d      	mov	r5, r1
 8006be2:	4565      	cmp	r5, ip
 8006be4:	d30e      	bcc.n	8006c04 <__mdiff+0xe8>
 8006be6:	f10c 0203 	add.w	r2, ip, #3
 8006bea:	1a52      	subs	r2, r2, r1
 8006bec:	f022 0203 	bic.w	r2, r2, #3
 8006bf0:	3903      	subs	r1, #3
 8006bf2:	458c      	cmp	ip, r1
 8006bf4:	bf38      	it	cc
 8006bf6:	2200      	movcc	r2, #0
 8006bf8:	441a      	add	r2, r3
 8006bfa:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8006bfe:	b17b      	cbz	r3, 8006c20 <__mdiff+0x104>
 8006c00:	6106      	str	r6, [r0, #16]
 8006c02:	e7a5      	b.n	8006b50 <__mdiff+0x34>
 8006c04:	f855 8b04 	ldr.w	r8, [r5], #4
 8006c08:	fa17 f488 	uxtah	r4, r7, r8
 8006c0c:	1422      	asrs	r2, r4, #16
 8006c0e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8006c12:	b2a4      	uxth	r4, r4
 8006c14:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8006c18:	f84e 4b04 	str.w	r4, [lr], #4
 8006c1c:	1417      	asrs	r7, r2, #16
 8006c1e:	e7e0      	b.n	8006be2 <__mdiff+0xc6>
 8006c20:	3e01      	subs	r6, #1
 8006c22:	e7ea      	b.n	8006bfa <__mdiff+0xde>
 8006c24:	08008c57 	.word	0x08008c57
 8006c28:	08008c68 	.word	0x08008c68

08006c2c <__d2b>:
 8006c2c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006c30:	4689      	mov	r9, r1
 8006c32:	2101      	movs	r1, #1
 8006c34:	ec57 6b10 	vmov	r6, r7, d0
 8006c38:	4690      	mov	r8, r2
 8006c3a:	f7ff fcd5 	bl	80065e8 <_Balloc>
 8006c3e:	4604      	mov	r4, r0
 8006c40:	b930      	cbnz	r0, 8006c50 <__d2b+0x24>
 8006c42:	4602      	mov	r2, r0
 8006c44:	4b25      	ldr	r3, [pc, #148]	; (8006cdc <__d2b+0xb0>)
 8006c46:	4826      	ldr	r0, [pc, #152]	; (8006ce0 <__d2b+0xb4>)
 8006c48:	f240 310a 	movw	r1, #778	; 0x30a
 8006c4c:	f000 fa70 	bl	8007130 <__assert_func>
 8006c50:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8006c54:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006c58:	bb35      	cbnz	r5, 8006ca8 <__d2b+0x7c>
 8006c5a:	2e00      	cmp	r6, #0
 8006c5c:	9301      	str	r3, [sp, #4]
 8006c5e:	d028      	beq.n	8006cb2 <__d2b+0x86>
 8006c60:	4668      	mov	r0, sp
 8006c62:	9600      	str	r6, [sp, #0]
 8006c64:	f7ff fd8c 	bl	8006780 <__lo0bits>
 8006c68:	9900      	ldr	r1, [sp, #0]
 8006c6a:	b300      	cbz	r0, 8006cae <__d2b+0x82>
 8006c6c:	9a01      	ldr	r2, [sp, #4]
 8006c6e:	f1c0 0320 	rsb	r3, r0, #32
 8006c72:	fa02 f303 	lsl.w	r3, r2, r3
 8006c76:	430b      	orrs	r3, r1
 8006c78:	40c2      	lsrs	r2, r0
 8006c7a:	6163      	str	r3, [r4, #20]
 8006c7c:	9201      	str	r2, [sp, #4]
 8006c7e:	9b01      	ldr	r3, [sp, #4]
 8006c80:	61a3      	str	r3, [r4, #24]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	bf14      	ite	ne
 8006c86:	2202      	movne	r2, #2
 8006c88:	2201      	moveq	r2, #1
 8006c8a:	6122      	str	r2, [r4, #16]
 8006c8c:	b1d5      	cbz	r5, 8006cc4 <__d2b+0x98>
 8006c8e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006c92:	4405      	add	r5, r0
 8006c94:	f8c9 5000 	str.w	r5, [r9]
 8006c98:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006c9c:	f8c8 0000 	str.w	r0, [r8]
 8006ca0:	4620      	mov	r0, r4
 8006ca2:	b003      	add	sp, #12
 8006ca4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006ca8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006cac:	e7d5      	b.n	8006c5a <__d2b+0x2e>
 8006cae:	6161      	str	r1, [r4, #20]
 8006cb0:	e7e5      	b.n	8006c7e <__d2b+0x52>
 8006cb2:	a801      	add	r0, sp, #4
 8006cb4:	f7ff fd64 	bl	8006780 <__lo0bits>
 8006cb8:	9b01      	ldr	r3, [sp, #4]
 8006cba:	6163      	str	r3, [r4, #20]
 8006cbc:	2201      	movs	r2, #1
 8006cbe:	6122      	str	r2, [r4, #16]
 8006cc0:	3020      	adds	r0, #32
 8006cc2:	e7e3      	b.n	8006c8c <__d2b+0x60>
 8006cc4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006cc8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006ccc:	f8c9 0000 	str.w	r0, [r9]
 8006cd0:	6918      	ldr	r0, [r3, #16]
 8006cd2:	f7ff fd35 	bl	8006740 <__hi0bits>
 8006cd6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006cda:	e7df      	b.n	8006c9c <__d2b+0x70>
 8006cdc:	08008c57 	.word	0x08008c57
 8006ce0:	08008c68 	.word	0x08008c68

08006ce4 <_calloc_r>:
 8006ce4:	b513      	push	{r0, r1, r4, lr}
 8006ce6:	434a      	muls	r2, r1
 8006ce8:	4611      	mov	r1, r2
 8006cea:	9201      	str	r2, [sp, #4]
 8006cec:	f000 f85a 	bl	8006da4 <_malloc_r>
 8006cf0:	4604      	mov	r4, r0
 8006cf2:	b118      	cbz	r0, 8006cfc <_calloc_r+0x18>
 8006cf4:	9a01      	ldr	r2, [sp, #4]
 8006cf6:	2100      	movs	r1, #0
 8006cf8:	f7fe f95e 	bl	8004fb8 <memset>
 8006cfc:	4620      	mov	r0, r4
 8006cfe:	b002      	add	sp, #8
 8006d00:	bd10      	pop	{r4, pc}
	...

08006d04 <_free_r>:
 8006d04:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006d06:	2900      	cmp	r1, #0
 8006d08:	d048      	beq.n	8006d9c <_free_r+0x98>
 8006d0a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006d0e:	9001      	str	r0, [sp, #4]
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	f1a1 0404 	sub.w	r4, r1, #4
 8006d16:	bfb8      	it	lt
 8006d18:	18e4      	addlt	r4, r4, r3
 8006d1a:	f000 fa65 	bl	80071e8 <__malloc_lock>
 8006d1e:	4a20      	ldr	r2, [pc, #128]	; (8006da0 <_free_r+0x9c>)
 8006d20:	9801      	ldr	r0, [sp, #4]
 8006d22:	6813      	ldr	r3, [r2, #0]
 8006d24:	4615      	mov	r5, r2
 8006d26:	b933      	cbnz	r3, 8006d36 <_free_r+0x32>
 8006d28:	6063      	str	r3, [r4, #4]
 8006d2a:	6014      	str	r4, [r2, #0]
 8006d2c:	b003      	add	sp, #12
 8006d2e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006d32:	f000 ba5f 	b.w	80071f4 <__malloc_unlock>
 8006d36:	42a3      	cmp	r3, r4
 8006d38:	d90b      	bls.n	8006d52 <_free_r+0x4e>
 8006d3a:	6821      	ldr	r1, [r4, #0]
 8006d3c:	1862      	adds	r2, r4, r1
 8006d3e:	4293      	cmp	r3, r2
 8006d40:	bf04      	itt	eq
 8006d42:	681a      	ldreq	r2, [r3, #0]
 8006d44:	685b      	ldreq	r3, [r3, #4]
 8006d46:	6063      	str	r3, [r4, #4]
 8006d48:	bf04      	itt	eq
 8006d4a:	1852      	addeq	r2, r2, r1
 8006d4c:	6022      	streq	r2, [r4, #0]
 8006d4e:	602c      	str	r4, [r5, #0]
 8006d50:	e7ec      	b.n	8006d2c <_free_r+0x28>
 8006d52:	461a      	mov	r2, r3
 8006d54:	685b      	ldr	r3, [r3, #4]
 8006d56:	b10b      	cbz	r3, 8006d5c <_free_r+0x58>
 8006d58:	42a3      	cmp	r3, r4
 8006d5a:	d9fa      	bls.n	8006d52 <_free_r+0x4e>
 8006d5c:	6811      	ldr	r1, [r2, #0]
 8006d5e:	1855      	adds	r5, r2, r1
 8006d60:	42a5      	cmp	r5, r4
 8006d62:	d10b      	bne.n	8006d7c <_free_r+0x78>
 8006d64:	6824      	ldr	r4, [r4, #0]
 8006d66:	4421      	add	r1, r4
 8006d68:	1854      	adds	r4, r2, r1
 8006d6a:	42a3      	cmp	r3, r4
 8006d6c:	6011      	str	r1, [r2, #0]
 8006d6e:	d1dd      	bne.n	8006d2c <_free_r+0x28>
 8006d70:	681c      	ldr	r4, [r3, #0]
 8006d72:	685b      	ldr	r3, [r3, #4]
 8006d74:	6053      	str	r3, [r2, #4]
 8006d76:	4421      	add	r1, r4
 8006d78:	6011      	str	r1, [r2, #0]
 8006d7a:	e7d7      	b.n	8006d2c <_free_r+0x28>
 8006d7c:	d902      	bls.n	8006d84 <_free_r+0x80>
 8006d7e:	230c      	movs	r3, #12
 8006d80:	6003      	str	r3, [r0, #0]
 8006d82:	e7d3      	b.n	8006d2c <_free_r+0x28>
 8006d84:	6825      	ldr	r5, [r4, #0]
 8006d86:	1961      	adds	r1, r4, r5
 8006d88:	428b      	cmp	r3, r1
 8006d8a:	bf04      	itt	eq
 8006d8c:	6819      	ldreq	r1, [r3, #0]
 8006d8e:	685b      	ldreq	r3, [r3, #4]
 8006d90:	6063      	str	r3, [r4, #4]
 8006d92:	bf04      	itt	eq
 8006d94:	1949      	addeq	r1, r1, r5
 8006d96:	6021      	streq	r1, [r4, #0]
 8006d98:	6054      	str	r4, [r2, #4]
 8006d9a:	e7c7      	b.n	8006d2c <_free_r+0x28>
 8006d9c:	b003      	add	sp, #12
 8006d9e:	bd30      	pop	{r4, r5, pc}
 8006da0:	200002d4 	.word	0x200002d4

08006da4 <_malloc_r>:
 8006da4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006da6:	1ccd      	adds	r5, r1, #3
 8006da8:	f025 0503 	bic.w	r5, r5, #3
 8006dac:	3508      	adds	r5, #8
 8006dae:	2d0c      	cmp	r5, #12
 8006db0:	bf38      	it	cc
 8006db2:	250c      	movcc	r5, #12
 8006db4:	2d00      	cmp	r5, #0
 8006db6:	4606      	mov	r6, r0
 8006db8:	db01      	blt.n	8006dbe <_malloc_r+0x1a>
 8006dba:	42a9      	cmp	r1, r5
 8006dbc:	d903      	bls.n	8006dc6 <_malloc_r+0x22>
 8006dbe:	230c      	movs	r3, #12
 8006dc0:	6033      	str	r3, [r6, #0]
 8006dc2:	2000      	movs	r0, #0
 8006dc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006dc6:	f000 fa0f 	bl	80071e8 <__malloc_lock>
 8006dca:	4921      	ldr	r1, [pc, #132]	; (8006e50 <_malloc_r+0xac>)
 8006dcc:	680a      	ldr	r2, [r1, #0]
 8006dce:	4614      	mov	r4, r2
 8006dd0:	b99c      	cbnz	r4, 8006dfa <_malloc_r+0x56>
 8006dd2:	4f20      	ldr	r7, [pc, #128]	; (8006e54 <_malloc_r+0xb0>)
 8006dd4:	683b      	ldr	r3, [r7, #0]
 8006dd6:	b923      	cbnz	r3, 8006de2 <_malloc_r+0x3e>
 8006dd8:	4621      	mov	r1, r4
 8006dda:	4630      	mov	r0, r6
 8006ddc:	f000 f998 	bl	8007110 <_sbrk_r>
 8006de0:	6038      	str	r0, [r7, #0]
 8006de2:	4629      	mov	r1, r5
 8006de4:	4630      	mov	r0, r6
 8006de6:	f000 f993 	bl	8007110 <_sbrk_r>
 8006dea:	1c43      	adds	r3, r0, #1
 8006dec:	d123      	bne.n	8006e36 <_malloc_r+0x92>
 8006dee:	230c      	movs	r3, #12
 8006df0:	6033      	str	r3, [r6, #0]
 8006df2:	4630      	mov	r0, r6
 8006df4:	f000 f9fe 	bl	80071f4 <__malloc_unlock>
 8006df8:	e7e3      	b.n	8006dc2 <_malloc_r+0x1e>
 8006dfa:	6823      	ldr	r3, [r4, #0]
 8006dfc:	1b5b      	subs	r3, r3, r5
 8006dfe:	d417      	bmi.n	8006e30 <_malloc_r+0x8c>
 8006e00:	2b0b      	cmp	r3, #11
 8006e02:	d903      	bls.n	8006e0c <_malloc_r+0x68>
 8006e04:	6023      	str	r3, [r4, #0]
 8006e06:	441c      	add	r4, r3
 8006e08:	6025      	str	r5, [r4, #0]
 8006e0a:	e004      	b.n	8006e16 <_malloc_r+0x72>
 8006e0c:	6863      	ldr	r3, [r4, #4]
 8006e0e:	42a2      	cmp	r2, r4
 8006e10:	bf0c      	ite	eq
 8006e12:	600b      	streq	r3, [r1, #0]
 8006e14:	6053      	strne	r3, [r2, #4]
 8006e16:	4630      	mov	r0, r6
 8006e18:	f000 f9ec 	bl	80071f4 <__malloc_unlock>
 8006e1c:	f104 000b 	add.w	r0, r4, #11
 8006e20:	1d23      	adds	r3, r4, #4
 8006e22:	f020 0007 	bic.w	r0, r0, #7
 8006e26:	1ac2      	subs	r2, r0, r3
 8006e28:	d0cc      	beq.n	8006dc4 <_malloc_r+0x20>
 8006e2a:	1a1b      	subs	r3, r3, r0
 8006e2c:	50a3      	str	r3, [r4, r2]
 8006e2e:	e7c9      	b.n	8006dc4 <_malloc_r+0x20>
 8006e30:	4622      	mov	r2, r4
 8006e32:	6864      	ldr	r4, [r4, #4]
 8006e34:	e7cc      	b.n	8006dd0 <_malloc_r+0x2c>
 8006e36:	1cc4      	adds	r4, r0, #3
 8006e38:	f024 0403 	bic.w	r4, r4, #3
 8006e3c:	42a0      	cmp	r0, r4
 8006e3e:	d0e3      	beq.n	8006e08 <_malloc_r+0x64>
 8006e40:	1a21      	subs	r1, r4, r0
 8006e42:	4630      	mov	r0, r6
 8006e44:	f000 f964 	bl	8007110 <_sbrk_r>
 8006e48:	3001      	adds	r0, #1
 8006e4a:	d1dd      	bne.n	8006e08 <_malloc_r+0x64>
 8006e4c:	e7cf      	b.n	8006dee <_malloc_r+0x4a>
 8006e4e:	bf00      	nop
 8006e50:	200002d4 	.word	0x200002d4
 8006e54:	200002d8 	.word	0x200002d8

08006e58 <__ssputs_r>:
 8006e58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e5c:	688e      	ldr	r6, [r1, #8]
 8006e5e:	429e      	cmp	r6, r3
 8006e60:	4682      	mov	sl, r0
 8006e62:	460c      	mov	r4, r1
 8006e64:	4690      	mov	r8, r2
 8006e66:	461f      	mov	r7, r3
 8006e68:	d838      	bhi.n	8006edc <__ssputs_r+0x84>
 8006e6a:	898a      	ldrh	r2, [r1, #12]
 8006e6c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006e70:	d032      	beq.n	8006ed8 <__ssputs_r+0x80>
 8006e72:	6825      	ldr	r5, [r4, #0]
 8006e74:	6909      	ldr	r1, [r1, #16]
 8006e76:	eba5 0901 	sub.w	r9, r5, r1
 8006e7a:	6965      	ldr	r5, [r4, #20]
 8006e7c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006e80:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006e84:	3301      	adds	r3, #1
 8006e86:	444b      	add	r3, r9
 8006e88:	106d      	asrs	r5, r5, #1
 8006e8a:	429d      	cmp	r5, r3
 8006e8c:	bf38      	it	cc
 8006e8e:	461d      	movcc	r5, r3
 8006e90:	0553      	lsls	r3, r2, #21
 8006e92:	d531      	bpl.n	8006ef8 <__ssputs_r+0xa0>
 8006e94:	4629      	mov	r1, r5
 8006e96:	f7ff ff85 	bl	8006da4 <_malloc_r>
 8006e9a:	4606      	mov	r6, r0
 8006e9c:	b950      	cbnz	r0, 8006eb4 <__ssputs_r+0x5c>
 8006e9e:	230c      	movs	r3, #12
 8006ea0:	f8ca 3000 	str.w	r3, [sl]
 8006ea4:	89a3      	ldrh	r3, [r4, #12]
 8006ea6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006eaa:	81a3      	strh	r3, [r4, #12]
 8006eac:	f04f 30ff 	mov.w	r0, #4294967295
 8006eb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006eb4:	6921      	ldr	r1, [r4, #16]
 8006eb6:	464a      	mov	r2, r9
 8006eb8:	f7fe f870 	bl	8004f9c <memcpy>
 8006ebc:	89a3      	ldrh	r3, [r4, #12]
 8006ebe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006ec2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ec6:	81a3      	strh	r3, [r4, #12]
 8006ec8:	6126      	str	r6, [r4, #16]
 8006eca:	6165      	str	r5, [r4, #20]
 8006ecc:	444e      	add	r6, r9
 8006ece:	eba5 0509 	sub.w	r5, r5, r9
 8006ed2:	6026      	str	r6, [r4, #0]
 8006ed4:	60a5      	str	r5, [r4, #8]
 8006ed6:	463e      	mov	r6, r7
 8006ed8:	42be      	cmp	r6, r7
 8006eda:	d900      	bls.n	8006ede <__ssputs_r+0x86>
 8006edc:	463e      	mov	r6, r7
 8006ede:	4632      	mov	r2, r6
 8006ee0:	6820      	ldr	r0, [r4, #0]
 8006ee2:	4641      	mov	r1, r8
 8006ee4:	f000 f966 	bl	80071b4 <memmove>
 8006ee8:	68a3      	ldr	r3, [r4, #8]
 8006eea:	6822      	ldr	r2, [r4, #0]
 8006eec:	1b9b      	subs	r3, r3, r6
 8006eee:	4432      	add	r2, r6
 8006ef0:	60a3      	str	r3, [r4, #8]
 8006ef2:	6022      	str	r2, [r4, #0]
 8006ef4:	2000      	movs	r0, #0
 8006ef6:	e7db      	b.n	8006eb0 <__ssputs_r+0x58>
 8006ef8:	462a      	mov	r2, r5
 8006efa:	f000 f981 	bl	8007200 <_realloc_r>
 8006efe:	4606      	mov	r6, r0
 8006f00:	2800      	cmp	r0, #0
 8006f02:	d1e1      	bne.n	8006ec8 <__ssputs_r+0x70>
 8006f04:	6921      	ldr	r1, [r4, #16]
 8006f06:	4650      	mov	r0, sl
 8006f08:	f7ff fefc 	bl	8006d04 <_free_r>
 8006f0c:	e7c7      	b.n	8006e9e <__ssputs_r+0x46>
	...

08006f10 <_svfiprintf_r>:
 8006f10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f14:	4698      	mov	r8, r3
 8006f16:	898b      	ldrh	r3, [r1, #12]
 8006f18:	061b      	lsls	r3, r3, #24
 8006f1a:	b09d      	sub	sp, #116	; 0x74
 8006f1c:	4607      	mov	r7, r0
 8006f1e:	460d      	mov	r5, r1
 8006f20:	4614      	mov	r4, r2
 8006f22:	d50e      	bpl.n	8006f42 <_svfiprintf_r+0x32>
 8006f24:	690b      	ldr	r3, [r1, #16]
 8006f26:	b963      	cbnz	r3, 8006f42 <_svfiprintf_r+0x32>
 8006f28:	2140      	movs	r1, #64	; 0x40
 8006f2a:	f7ff ff3b 	bl	8006da4 <_malloc_r>
 8006f2e:	6028      	str	r0, [r5, #0]
 8006f30:	6128      	str	r0, [r5, #16]
 8006f32:	b920      	cbnz	r0, 8006f3e <_svfiprintf_r+0x2e>
 8006f34:	230c      	movs	r3, #12
 8006f36:	603b      	str	r3, [r7, #0]
 8006f38:	f04f 30ff 	mov.w	r0, #4294967295
 8006f3c:	e0d1      	b.n	80070e2 <_svfiprintf_r+0x1d2>
 8006f3e:	2340      	movs	r3, #64	; 0x40
 8006f40:	616b      	str	r3, [r5, #20]
 8006f42:	2300      	movs	r3, #0
 8006f44:	9309      	str	r3, [sp, #36]	; 0x24
 8006f46:	2320      	movs	r3, #32
 8006f48:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006f4c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006f50:	2330      	movs	r3, #48	; 0x30
 8006f52:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80070fc <_svfiprintf_r+0x1ec>
 8006f56:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006f5a:	f04f 0901 	mov.w	r9, #1
 8006f5e:	4623      	mov	r3, r4
 8006f60:	469a      	mov	sl, r3
 8006f62:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006f66:	b10a      	cbz	r2, 8006f6c <_svfiprintf_r+0x5c>
 8006f68:	2a25      	cmp	r2, #37	; 0x25
 8006f6a:	d1f9      	bne.n	8006f60 <_svfiprintf_r+0x50>
 8006f6c:	ebba 0b04 	subs.w	fp, sl, r4
 8006f70:	d00b      	beq.n	8006f8a <_svfiprintf_r+0x7a>
 8006f72:	465b      	mov	r3, fp
 8006f74:	4622      	mov	r2, r4
 8006f76:	4629      	mov	r1, r5
 8006f78:	4638      	mov	r0, r7
 8006f7a:	f7ff ff6d 	bl	8006e58 <__ssputs_r>
 8006f7e:	3001      	adds	r0, #1
 8006f80:	f000 80aa 	beq.w	80070d8 <_svfiprintf_r+0x1c8>
 8006f84:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006f86:	445a      	add	r2, fp
 8006f88:	9209      	str	r2, [sp, #36]	; 0x24
 8006f8a:	f89a 3000 	ldrb.w	r3, [sl]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	f000 80a2 	beq.w	80070d8 <_svfiprintf_r+0x1c8>
 8006f94:	2300      	movs	r3, #0
 8006f96:	f04f 32ff 	mov.w	r2, #4294967295
 8006f9a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006f9e:	f10a 0a01 	add.w	sl, sl, #1
 8006fa2:	9304      	str	r3, [sp, #16]
 8006fa4:	9307      	str	r3, [sp, #28]
 8006fa6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006faa:	931a      	str	r3, [sp, #104]	; 0x68
 8006fac:	4654      	mov	r4, sl
 8006fae:	2205      	movs	r2, #5
 8006fb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006fb4:	4851      	ldr	r0, [pc, #324]	; (80070fc <_svfiprintf_r+0x1ec>)
 8006fb6:	f7f9 f933 	bl	8000220 <memchr>
 8006fba:	9a04      	ldr	r2, [sp, #16]
 8006fbc:	b9d8      	cbnz	r0, 8006ff6 <_svfiprintf_r+0xe6>
 8006fbe:	06d0      	lsls	r0, r2, #27
 8006fc0:	bf44      	itt	mi
 8006fc2:	2320      	movmi	r3, #32
 8006fc4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006fc8:	0711      	lsls	r1, r2, #28
 8006fca:	bf44      	itt	mi
 8006fcc:	232b      	movmi	r3, #43	; 0x2b
 8006fce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006fd2:	f89a 3000 	ldrb.w	r3, [sl]
 8006fd6:	2b2a      	cmp	r3, #42	; 0x2a
 8006fd8:	d015      	beq.n	8007006 <_svfiprintf_r+0xf6>
 8006fda:	9a07      	ldr	r2, [sp, #28]
 8006fdc:	4654      	mov	r4, sl
 8006fde:	2000      	movs	r0, #0
 8006fe0:	f04f 0c0a 	mov.w	ip, #10
 8006fe4:	4621      	mov	r1, r4
 8006fe6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006fea:	3b30      	subs	r3, #48	; 0x30
 8006fec:	2b09      	cmp	r3, #9
 8006fee:	d94e      	bls.n	800708e <_svfiprintf_r+0x17e>
 8006ff0:	b1b0      	cbz	r0, 8007020 <_svfiprintf_r+0x110>
 8006ff2:	9207      	str	r2, [sp, #28]
 8006ff4:	e014      	b.n	8007020 <_svfiprintf_r+0x110>
 8006ff6:	eba0 0308 	sub.w	r3, r0, r8
 8006ffa:	fa09 f303 	lsl.w	r3, r9, r3
 8006ffe:	4313      	orrs	r3, r2
 8007000:	9304      	str	r3, [sp, #16]
 8007002:	46a2      	mov	sl, r4
 8007004:	e7d2      	b.n	8006fac <_svfiprintf_r+0x9c>
 8007006:	9b03      	ldr	r3, [sp, #12]
 8007008:	1d19      	adds	r1, r3, #4
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	9103      	str	r1, [sp, #12]
 800700e:	2b00      	cmp	r3, #0
 8007010:	bfbb      	ittet	lt
 8007012:	425b      	neglt	r3, r3
 8007014:	f042 0202 	orrlt.w	r2, r2, #2
 8007018:	9307      	strge	r3, [sp, #28]
 800701a:	9307      	strlt	r3, [sp, #28]
 800701c:	bfb8      	it	lt
 800701e:	9204      	strlt	r2, [sp, #16]
 8007020:	7823      	ldrb	r3, [r4, #0]
 8007022:	2b2e      	cmp	r3, #46	; 0x2e
 8007024:	d10c      	bne.n	8007040 <_svfiprintf_r+0x130>
 8007026:	7863      	ldrb	r3, [r4, #1]
 8007028:	2b2a      	cmp	r3, #42	; 0x2a
 800702a:	d135      	bne.n	8007098 <_svfiprintf_r+0x188>
 800702c:	9b03      	ldr	r3, [sp, #12]
 800702e:	1d1a      	adds	r2, r3, #4
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	9203      	str	r2, [sp, #12]
 8007034:	2b00      	cmp	r3, #0
 8007036:	bfb8      	it	lt
 8007038:	f04f 33ff 	movlt.w	r3, #4294967295
 800703c:	3402      	adds	r4, #2
 800703e:	9305      	str	r3, [sp, #20]
 8007040:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800710c <_svfiprintf_r+0x1fc>
 8007044:	7821      	ldrb	r1, [r4, #0]
 8007046:	2203      	movs	r2, #3
 8007048:	4650      	mov	r0, sl
 800704a:	f7f9 f8e9 	bl	8000220 <memchr>
 800704e:	b140      	cbz	r0, 8007062 <_svfiprintf_r+0x152>
 8007050:	2340      	movs	r3, #64	; 0x40
 8007052:	eba0 000a 	sub.w	r0, r0, sl
 8007056:	fa03 f000 	lsl.w	r0, r3, r0
 800705a:	9b04      	ldr	r3, [sp, #16]
 800705c:	4303      	orrs	r3, r0
 800705e:	3401      	adds	r4, #1
 8007060:	9304      	str	r3, [sp, #16]
 8007062:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007066:	4826      	ldr	r0, [pc, #152]	; (8007100 <_svfiprintf_r+0x1f0>)
 8007068:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800706c:	2206      	movs	r2, #6
 800706e:	f7f9 f8d7 	bl	8000220 <memchr>
 8007072:	2800      	cmp	r0, #0
 8007074:	d038      	beq.n	80070e8 <_svfiprintf_r+0x1d8>
 8007076:	4b23      	ldr	r3, [pc, #140]	; (8007104 <_svfiprintf_r+0x1f4>)
 8007078:	bb1b      	cbnz	r3, 80070c2 <_svfiprintf_r+0x1b2>
 800707a:	9b03      	ldr	r3, [sp, #12]
 800707c:	3307      	adds	r3, #7
 800707e:	f023 0307 	bic.w	r3, r3, #7
 8007082:	3308      	adds	r3, #8
 8007084:	9303      	str	r3, [sp, #12]
 8007086:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007088:	4433      	add	r3, r6
 800708a:	9309      	str	r3, [sp, #36]	; 0x24
 800708c:	e767      	b.n	8006f5e <_svfiprintf_r+0x4e>
 800708e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007092:	460c      	mov	r4, r1
 8007094:	2001      	movs	r0, #1
 8007096:	e7a5      	b.n	8006fe4 <_svfiprintf_r+0xd4>
 8007098:	2300      	movs	r3, #0
 800709a:	3401      	adds	r4, #1
 800709c:	9305      	str	r3, [sp, #20]
 800709e:	4619      	mov	r1, r3
 80070a0:	f04f 0c0a 	mov.w	ip, #10
 80070a4:	4620      	mov	r0, r4
 80070a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80070aa:	3a30      	subs	r2, #48	; 0x30
 80070ac:	2a09      	cmp	r2, #9
 80070ae:	d903      	bls.n	80070b8 <_svfiprintf_r+0x1a8>
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d0c5      	beq.n	8007040 <_svfiprintf_r+0x130>
 80070b4:	9105      	str	r1, [sp, #20]
 80070b6:	e7c3      	b.n	8007040 <_svfiprintf_r+0x130>
 80070b8:	fb0c 2101 	mla	r1, ip, r1, r2
 80070bc:	4604      	mov	r4, r0
 80070be:	2301      	movs	r3, #1
 80070c0:	e7f0      	b.n	80070a4 <_svfiprintf_r+0x194>
 80070c2:	ab03      	add	r3, sp, #12
 80070c4:	9300      	str	r3, [sp, #0]
 80070c6:	462a      	mov	r2, r5
 80070c8:	4b0f      	ldr	r3, [pc, #60]	; (8007108 <_svfiprintf_r+0x1f8>)
 80070ca:	a904      	add	r1, sp, #16
 80070cc:	4638      	mov	r0, r7
 80070ce:	f7fe f81b 	bl	8005108 <_printf_float>
 80070d2:	1c42      	adds	r2, r0, #1
 80070d4:	4606      	mov	r6, r0
 80070d6:	d1d6      	bne.n	8007086 <_svfiprintf_r+0x176>
 80070d8:	89ab      	ldrh	r3, [r5, #12]
 80070da:	065b      	lsls	r3, r3, #25
 80070dc:	f53f af2c 	bmi.w	8006f38 <_svfiprintf_r+0x28>
 80070e0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80070e2:	b01d      	add	sp, #116	; 0x74
 80070e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070e8:	ab03      	add	r3, sp, #12
 80070ea:	9300      	str	r3, [sp, #0]
 80070ec:	462a      	mov	r2, r5
 80070ee:	4b06      	ldr	r3, [pc, #24]	; (8007108 <_svfiprintf_r+0x1f8>)
 80070f0:	a904      	add	r1, sp, #16
 80070f2:	4638      	mov	r0, r7
 80070f4:	f7fe faac 	bl	8005650 <_printf_i>
 80070f8:	e7eb      	b.n	80070d2 <_svfiprintf_r+0x1c2>
 80070fa:	bf00      	nop
 80070fc:	08008dc4 	.word	0x08008dc4
 8007100:	08008dce 	.word	0x08008dce
 8007104:	08005109 	.word	0x08005109
 8007108:	08006e59 	.word	0x08006e59
 800710c:	08008dca 	.word	0x08008dca

08007110 <_sbrk_r>:
 8007110:	b538      	push	{r3, r4, r5, lr}
 8007112:	4d06      	ldr	r5, [pc, #24]	; (800712c <_sbrk_r+0x1c>)
 8007114:	2300      	movs	r3, #0
 8007116:	4604      	mov	r4, r0
 8007118:	4608      	mov	r0, r1
 800711a:	602b      	str	r3, [r5, #0]
 800711c:	f7fb fbd6 	bl	80028cc <_sbrk>
 8007120:	1c43      	adds	r3, r0, #1
 8007122:	d102      	bne.n	800712a <_sbrk_r+0x1a>
 8007124:	682b      	ldr	r3, [r5, #0]
 8007126:	b103      	cbz	r3, 800712a <_sbrk_r+0x1a>
 8007128:	6023      	str	r3, [r4, #0]
 800712a:	bd38      	pop	{r3, r4, r5, pc}
 800712c:	200009b4 	.word	0x200009b4

08007130 <__assert_func>:
 8007130:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007132:	4614      	mov	r4, r2
 8007134:	461a      	mov	r2, r3
 8007136:	4b09      	ldr	r3, [pc, #36]	; (800715c <__assert_func+0x2c>)
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	4605      	mov	r5, r0
 800713c:	68d8      	ldr	r0, [r3, #12]
 800713e:	b14c      	cbz	r4, 8007154 <__assert_func+0x24>
 8007140:	4b07      	ldr	r3, [pc, #28]	; (8007160 <__assert_func+0x30>)
 8007142:	9100      	str	r1, [sp, #0]
 8007144:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007148:	4906      	ldr	r1, [pc, #24]	; (8007164 <__assert_func+0x34>)
 800714a:	462b      	mov	r3, r5
 800714c:	f000 f80e 	bl	800716c <fiprintf>
 8007150:	f000 faa4 	bl	800769c <abort>
 8007154:	4b04      	ldr	r3, [pc, #16]	; (8007168 <__assert_func+0x38>)
 8007156:	461c      	mov	r4, r3
 8007158:	e7f3      	b.n	8007142 <__assert_func+0x12>
 800715a:	bf00      	nop
 800715c:	200000cc 	.word	0x200000cc
 8007160:	08008dd5 	.word	0x08008dd5
 8007164:	08008de2 	.word	0x08008de2
 8007168:	08008e10 	.word	0x08008e10

0800716c <fiprintf>:
 800716c:	b40e      	push	{r1, r2, r3}
 800716e:	b503      	push	{r0, r1, lr}
 8007170:	4601      	mov	r1, r0
 8007172:	ab03      	add	r3, sp, #12
 8007174:	4805      	ldr	r0, [pc, #20]	; (800718c <fiprintf+0x20>)
 8007176:	f853 2b04 	ldr.w	r2, [r3], #4
 800717a:	6800      	ldr	r0, [r0, #0]
 800717c:	9301      	str	r3, [sp, #4]
 800717e:	f000 f88f 	bl	80072a0 <_vfiprintf_r>
 8007182:	b002      	add	sp, #8
 8007184:	f85d eb04 	ldr.w	lr, [sp], #4
 8007188:	b003      	add	sp, #12
 800718a:	4770      	bx	lr
 800718c:	200000cc 	.word	0x200000cc

08007190 <__ascii_mbtowc>:
 8007190:	b082      	sub	sp, #8
 8007192:	b901      	cbnz	r1, 8007196 <__ascii_mbtowc+0x6>
 8007194:	a901      	add	r1, sp, #4
 8007196:	b142      	cbz	r2, 80071aa <__ascii_mbtowc+0x1a>
 8007198:	b14b      	cbz	r3, 80071ae <__ascii_mbtowc+0x1e>
 800719a:	7813      	ldrb	r3, [r2, #0]
 800719c:	600b      	str	r3, [r1, #0]
 800719e:	7812      	ldrb	r2, [r2, #0]
 80071a0:	1e10      	subs	r0, r2, #0
 80071a2:	bf18      	it	ne
 80071a4:	2001      	movne	r0, #1
 80071a6:	b002      	add	sp, #8
 80071a8:	4770      	bx	lr
 80071aa:	4610      	mov	r0, r2
 80071ac:	e7fb      	b.n	80071a6 <__ascii_mbtowc+0x16>
 80071ae:	f06f 0001 	mvn.w	r0, #1
 80071b2:	e7f8      	b.n	80071a6 <__ascii_mbtowc+0x16>

080071b4 <memmove>:
 80071b4:	4288      	cmp	r0, r1
 80071b6:	b510      	push	{r4, lr}
 80071b8:	eb01 0402 	add.w	r4, r1, r2
 80071bc:	d902      	bls.n	80071c4 <memmove+0x10>
 80071be:	4284      	cmp	r4, r0
 80071c0:	4623      	mov	r3, r4
 80071c2:	d807      	bhi.n	80071d4 <memmove+0x20>
 80071c4:	1e43      	subs	r3, r0, #1
 80071c6:	42a1      	cmp	r1, r4
 80071c8:	d008      	beq.n	80071dc <memmove+0x28>
 80071ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 80071ce:	f803 2f01 	strb.w	r2, [r3, #1]!
 80071d2:	e7f8      	b.n	80071c6 <memmove+0x12>
 80071d4:	4402      	add	r2, r0
 80071d6:	4601      	mov	r1, r0
 80071d8:	428a      	cmp	r2, r1
 80071da:	d100      	bne.n	80071de <memmove+0x2a>
 80071dc:	bd10      	pop	{r4, pc}
 80071de:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80071e2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80071e6:	e7f7      	b.n	80071d8 <memmove+0x24>

080071e8 <__malloc_lock>:
 80071e8:	4801      	ldr	r0, [pc, #4]	; (80071f0 <__malloc_lock+0x8>)
 80071ea:	f000 bc17 	b.w	8007a1c <__retarget_lock_acquire_recursive>
 80071ee:	bf00      	nop
 80071f0:	200009bc 	.word	0x200009bc

080071f4 <__malloc_unlock>:
 80071f4:	4801      	ldr	r0, [pc, #4]	; (80071fc <__malloc_unlock+0x8>)
 80071f6:	f000 bc12 	b.w	8007a1e <__retarget_lock_release_recursive>
 80071fa:	bf00      	nop
 80071fc:	200009bc 	.word	0x200009bc

08007200 <_realloc_r>:
 8007200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007202:	4607      	mov	r7, r0
 8007204:	4614      	mov	r4, r2
 8007206:	460e      	mov	r6, r1
 8007208:	b921      	cbnz	r1, 8007214 <_realloc_r+0x14>
 800720a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800720e:	4611      	mov	r1, r2
 8007210:	f7ff bdc8 	b.w	8006da4 <_malloc_r>
 8007214:	b922      	cbnz	r2, 8007220 <_realloc_r+0x20>
 8007216:	f7ff fd75 	bl	8006d04 <_free_r>
 800721a:	4625      	mov	r5, r4
 800721c:	4628      	mov	r0, r5
 800721e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007220:	f000 fc62 	bl	8007ae8 <_malloc_usable_size_r>
 8007224:	42a0      	cmp	r0, r4
 8007226:	d20f      	bcs.n	8007248 <_realloc_r+0x48>
 8007228:	4621      	mov	r1, r4
 800722a:	4638      	mov	r0, r7
 800722c:	f7ff fdba 	bl	8006da4 <_malloc_r>
 8007230:	4605      	mov	r5, r0
 8007232:	2800      	cmp	r0, #0
 8007234:	d0f2      	beq.n	800721c <_realloc_r+0x1c>
 8007236:	4631      	mov	r1, r6
 8007238:	4622      	mov	r2, r4
 800723a:	f7fd feaf 	bl	8004f9c <memcpy>
 800723e:	4631      	mov	r1, r6
 8007240:	4638      	mov	r0, r7
 8007242:	f7ff fd5f 	bl	8006d04 <_free_r>
 8007246:	e7e9      	b.n	800721c <_realloc_r+0x1c>
 8007248:	4635      	mov	r5, r6
 800724a:	e7e7      	b.n	800721c <_realloc_r+0x1c>

0800724c <__sfputc_r>:
 800724c:	6893      	ldr	r3, [r2, #8]
 800724e:	3b01      	subs	r3, #1
 8007250:	2b00      	cmp	r3, #0
 8007252:	b410      	push	{r4}
 8007254:	6093      	str	r3, [r2, #8]
 8007256:	da08      	bge.n	800726a <__sfputc_r+0x1e>
 8007258:	6994      	ldr	r4, [r2, #24]
 800725a:	42a3      	cmp	r3, r4
 800725c:	db01      	blt.n	8007262 <__sfputc_r+0x16>
 800725e:	290a      	cmp	r1, #10
 8007260:	d103      	bne.n	800726a <__sfputc_r+0x1e>
 8007262:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007266:	f000 b94b 	b.w	8007500 <__swbuf_r>
 800726a:	6813      	ldr	r3, [r2, #0]
 800726c:	1c58      	adds	r0, r3, #1
 800726e:	6010      	str	r0, [r2, #0]
 8007270:	7019      	strb	r1, [r3, #0]
 8007272:	4608      	mov	r0, r1
 8007274:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007278:	4770      	bx	lr

0800727a <__sfputs_r>:
 800727a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800727c:	4606      	mov	r6, r0
 800727e:	460f      	mov	r7, r1
 8007280:	4614      	mov	r4, r2
 8007282:	18d5      	adds	r5, r2, r3
 8007284:	42ac      	cmp	r4, r5
 8007286:	d101      	bne.n	800728c <__sfputs_r+0x12>
 8007288:	2000      	movs	r0, #0
 800728a:	e007      	b.n	800729c <__sfputs_r+0x22>
 800728c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007290:	463a      	mov	r2, r7
 8007292:	4630      	mov	r0, r6
 8007294:	f7ff ffda 	bl	800724c <__sfputc_r>
 8007298:	1c43      	adds	r3, r0, #1
 800729a:	d1f3      	bne.n	8007284 <__sfputs_r+0xa>
 800729c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080072a0 <_vfiprintf_r>:
 80072a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072a4:	460d      	mov	r5, r1
 80072a6:	b09d      	sub	sp, #116	; 0x74
 80072a8:	4614      	mov	r4, r2
 80072aa:	4698      	mov	r8, r3
 80072ac:	4606      	mov	r6, r0
 80072ae:	b118      	cbz	r0, 80072b8 <_vfiprintf_r+0x18>
 80072b0:	6983      	ldr	r3, [r0, #24]
 80072b2:	b90b      	cbnz	r3, 80072b8 <_vfiprintf_r+0x18>
 80072b4:	f000 fb14 	bl	80078e0 <__sinit>
 80072b8:	4b89      	ldr	r3, [pc, #548]	; (80074e0 <_vfiprintf_r+0x240>)
 80072ba:	429d      	cmp	r5, r3
 80072bc:	d11b      	bne.n	80072f6 <_vfiprintf_r+0x56>
 80072be:	6875      	ldr	r5, [r6, #4]
 80072c0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80072c2:	07d9      	lsls	r1, r3, #31
 80072c4:	d405      	bmi.n	80072d2 <_vfiprintf_r+0x32>
 80072c6:	89ab      	ldrh	r3, [r5, #12]
 80072c8:	059a      	lsls	r2, r3, #22
 80072ca:	d402      	bmi.n	80072d2 <_vfiprintf_r+0x32>
 80072cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80072ce:	f000 fba5 	bl	8007a1c <__retarget_lock_acquire_recursive>
 80072d2:	89ab      	ldrh	r3, [r5, #12]
 80072d4:	071b      	lsls	r3, r3, #28
 80072d6:	d501      	bpl.n	80072dc <_vfiprintf_r+0x3c>
 80072d8:	692b      	ldr	r3, [r5, #16]
 80072da:	b9eb      	cbnz	r3, 8007318 <_vfiprintf_r+0x78>
 80072dc:	4629      	mov	r1, r5
 80072de:	4630      	mov	r0, r6
 80072e0:	f000 f96e 	bl	80075c0 <__swsetup_r>
 80072e4:	b1c0      	cbz	r0, 8007318 <_vfiprintf_r+0x78>
 80072e6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80072e8:	07dc      	lsls	r4, r3, #31
 80072ea:	d50e      	bpl.n	800730a <_vfiprintf_r+0x6a>
 80072ec:	f04f 30ff 	mov.w	r0, #4294967295
 80072f0:	b01d      	add	sp, #116	; 0x74
 80072f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072f6:	4b7b      	ldr	r3, [pc, #492]	; (80074e4 <_vfiprintf_r+0x244>)
 80072f8:	429d      	cmp	r5, r3
 80072fa:	d101      	bne.n	8007300 <_vfiprintf_r+0x60>
 80072fc:	68b5      	ldr	r5, [r6, #8]
 80072fe:	e7df      	b.n	80072c0 <_vfiprintf_r+0x20>
 8007300:	4b79      	ldr	r3, [pc, #484]	; (80074e8 <_vfiprintf_r+0x248>)
 8007302:	429d      	cmp	r5, r3
 8007304:	bf08      	it	eq
 8007306:	68f5      	ldreq	r5, [r6, #12]
 8007308:	e7da      	b.n	80072c0 <_vfiprintf_r+0x20>
 800730a:	89ab      	ldrh	r3, [r5, #12]
 800730c:	0598      	lsls	r0, r3, #22
 800730e:	d4ed      	bmi.n	80072ec <_vfiprintf_r+0x4c>
 8007310:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007312:	f000 fb84 	bl	8007a1e <__retarget_lock_release_recursive>
 8007316:	e7e9      	b.n	80072ec <_vfiprintf_r+0x4c>
 8007318:	2300      	movs	r3, #0
 800731a:	9309      	str	r3, [sp, #36]	; 0x24
 800731c:	2320      	movs	r3, #32
 800731e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007322:	f8cd 800c 	str.w	r8, [sp, #12]
 8007326:	2330      	movs	r3, #48	; 0x30
 8007328:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80074ec <_vfiprintf_r+0x24c>
 800732c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007330:	f04f 0901 	mov.w	r9, #1
 8007334:	4623      	mov	r3, r4
 8007336:	469a      	mov	sl, r3
 8007338:	f813 2b01 	ldrb.w	r2, [r3], #1
 800733c:	b10a      	cbz	r2, 8007342 <_vfiprintf_r+0xa2>
 800733e:	2a25      	cmp	r2, #37	; 0x25
 8007340:	d1f9      	bne.n	8007336 <_vfiprintf_r+0x96>
 8007342:	ebba 0b04 	subs.w	fp, sl, r4
 8007346:	d00b      	beq.n	8007360 <_vfiprintf_r+0xc0>
 8007348:	465b      	mov	r3, fp
 800734a:	4622      	mov	r2, r4
 800734c:	4629      	mov	r1, r5
 800734e:	4630      	mov	r0, r6
 8007350:	f7ff ff93 	bl	800727a <__sfputs_r>
 8007354:	3001      	adds	r0, #1
 8007356:	f000 80aa 	beq.w	80074ae <_vfiprintf_r+0x20e>
 800735a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800735c:	445a      	add	r2, fp
 800735e:	9209      	str	r2, [sp, #36]	; 0x24
 8007360:	f89a 3000 	ldrb.w	r3, [sl]
 8007364:	2b00      	cmp	r3, #0
 8007366:	f000 80a2 	beq.w	80074ae <_vfiprintf_r+0x20e>
 800736a:	2300      	movs	r3, #0
 800736c:	f04f 32ff 	mov.w	r2, #4294967295
 8007370:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007374:	f10a 0a01 	add.w	sl, sl, #1
 8007378:	9304      	str	r3, [sp, #16]
 800737a:	9307      	str	r3, [sp, #28]
 800737c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007380:	931a      	str	r3, [sp, #104]	; 0x68
 8007382:	4654      	mov	r4, sl
 8007384:	2205      	movs	r2, #5
 8007386:	f814 1b01 	ldrb.w	r1, [r4], #1
 800738a:	4858      	ldr	r0, [pc, #352]	; (80074ec <_vfiprintf_r+0x24c>)
 800738c:	f7f8 ff48 	bl	8000220 <memchr>
 8007390:	9a04      	ldr	r2, [sp, #16]
 8007392:	b9d8      	cbnz	r0, 80073cc <_vfiprintf_r+0x12c>
 8007394:	06d1      	lsls	r1, r2, #27
 8007396:	bf44      	itt	mi
 8007398:	2320      	movmi	r3, #32
 800739a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800739e:	0713      	lsls	r3, r2, #28
 80073a0:	bf44      	itt	mi
 80073a2:	232b      	movmi	r3, #43	; 0x2b
 80073a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80073a8:	f89a 3000 	ldrb.w	r3, [sl]
 80073ac:	2b2a      	cmp	r3, #42	; 0x2a
 80073ae:	d015      	beq.n	80073dc <_vfiprintf_r+0x13c>
 80073b0:	9a07      	ldr	r2, [sp, #28]
 80073b2:	4654      	mov	r4, sl
 80073b4:	2000      	movs	r0, #0
 80073b6:	f04f 0c0a 	mov.w	ip, #10
 80073ba:	4621      	mov	r1, r4
 80073bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80073c0:	3b30      	subs	r3, #48	; 0x30
 80073c2:	2b09      	cmp	r3, #9
 80073c4:	d94e      	bls.n	8007464 <_vfiprintf_r+0x1c4>
 80073c6:	b1b0      	cbz	r0, 80073f6 <_vfiprintf_r+0x156>
 80073c8:	9207      	str	r2, [sp, #28]
 80073ca:	e014      	b.n	80073f6 <_vfiprintf_r+0x156>
 80073cc:	eba0 0308 	sub.w	r3, r0, r8
 80073d0:	fa09 f303 	lsl.w	r3, r9, r3
 80073d4:	4313      	orrs	r3, r2
 80073d6:	9304      	str	r3, [sp, #16]
 80073d8:	46a2      	mov	sl, r4
 80073da:	e7d2      	b.n	8007382 <_vfiprintf_r+0xe2>
 80073dc:	9b03      	ldr	r3, [sp, #12]
 80073de:	1d19      	adds	r1, r3, #4
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	9103      	str	r1, [sp, #12]
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	bfbb      	ittet	lt
 80073e8:	425b      	neglt	r3, r3
 80073ea:	f042 0202 	orrlt.w	r2, r2, #2
 80073ee:	9307      	strge	r3, [sp, #28]
 80073f0:	9307      	strlt	r3, [sp, #28]
 80073f2:	bfb8      	it	lt
 80073f4:	9204      	strlt	r2, [sp, #16]
 80073f6:	7823      	ldrb	r3, [r4, #0]
 80073f8:	2b2e      	cmp	r3, #46	; 0x2e
 80073fa:	d10c      	bne.n	8007416 <_vfiprintf_r+0x176>
 80073fc:	7863      	ldrb	r3, [r4, #1]
 80073fe:	2b2a      	cmp	r3, #42	; 0x2a
 8007400:	d135      	bne.n	800746e <_vfiprintf_r+0x1ce>
 8007402:	9b03      	ldr	r3, [sp, #12]
 8007404:	1d1a      	adds	r2, r3, #4
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	9203      	str	r2, [sp, #12]
 800740a:	2b00      	cmp	r3, #0
 800740c:	bfb8      	it	lt
 800740e:	f04f 33ff 	movlt.w	r3, #4294967295
 8007412:	3402      	adds	r4, #2
 8007414:	9305      	str	r3, [sp, #20]
 8007416:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80074fc <_vfiprintf_r+0x25c>
 800741a:	7821      	ldrb	r1, [r4, #0]
 800741c:	2203      	movs	r2, #3
 800741e:	4650      	mov	r0, sl
 8007420:	f7f8 fefe 	bl	8000220 <memchr>
 8007424:	b140      	cbz	r0, 8007438 <_vfiprintf_r+0x198>
 8007426:	2340      	movs	r3, #64	; 0x40
 8007428:	eba0 000a 	sub.w	r0, r0, sl
 800742c:	fa03 f000 	lsl.w	r0, r3, r0
 8007430:	9b04      	ldr	r3, [sp, #16]
 8007432:	4303      	orrs	r3, r0
 8007434:	3401      	adds	r4, #1
 8007436:	9304      	str	r3, [sp, #16]
 8007438:	f814 1b01 	ldrb.w	r1, [r4], #1
 800743c:	482c      	ldr	r0, [pc, #176]	; (80074f0 <_vfiprintf_r+0x250>)
 800743e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007442:	2206      	movs	r2, #6
 8007444:	f7f8 feec 	bl	8000220 <memchr>
 8007448:	2800      	cmp	r0, #0
 800744a:	d03f      	beq.n	80074cc <_vfiprintf_r+0x22c>
 800744c:	4b29      	ldr	r3, [pc, #164]	; (80074f4 <_vfiprintf_r+0x254>)
 800744e:	bb1b      	cbnz	r3, 8007498 <_vfiprintf_r+0x1f8>
 8007450:	9b03      	ldr	r3, [sp, #12]
 8007452:	3307      	adds	r3, #7
 8007454:	f023 0307 	bic.w	r3, r3, #7
 8007458:	3308      	adds	r3, #8
 800745a:	9303      	str	r3, [sp, #12]
 800745c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800745e:	443b      	add	r3, r7
 8007460:	9309      	str	r3, [sp, #36]	; 0x24
 8007462:	e767      	b.n	8007334 <_vfiprintf_r+0x94>
 8007464:	fb0c 3202 	mla	r2, ip, r2, r3
 8007468:	460c      	mov	r4, r1
 800746a:	2001      	movs	r0, #1
 800746c:	e7a5      	b.n	80073ba <_vfiprintf_r+0x11a>
 800746e:	2300      	movs	r3, #0
 8007470:	3401      	adds	r4, #1
 8007472:	9305      	str	r3, [sp, #20]
 8007474:	4619      	mov	r1, r3
 8007476:	f04f 0c0a 	mov.w	ip, #10
 800747a:	4620      	mov	r0, r4
 800747c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007480:	3a30      	subs	r2, #48	; 0x30
 8007482:	2a09      	cmp	r2, #9
 8007484:	d903      	bls.n	800748e <_vfiprintf_r+0x1ee>
 8007486:	2b00      	cmp	r3, #0
 8007488:	d0c5      	beq.n	8007416 <_vfiprintf_r+0x176>
 800748a:	9105      	str	r1, [sp, #20]
 800748c:	e7c3      	b.n	8007416 <_vfiprintf_r+0x176>
 800748e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007492:	4604      	mov	r4, r0
 8007494:	2301      	movs	r3, #1
 8007496:	e7f0      	b.n	800747a <_vfiprintf_r+0x1da>
 8007498:	ab03      	add	r3, sp, #12
 800749a:	9300      	str	r3, [sp, #0]
 800749c:	462a      	mov	r2, r5
 800749e:	4b16      	ldr	r3, [pc, #88]	; (80074f8 <_vfiprintf_r+0x258>)
 80074a0:	a904      	add	r1, sp, #16
 80074a2:	4630      	mov	r0, r6
 80074a4:	f7fd fe30 	bl	8005108 <_printf_float>
 80074a8:	4607      	mov	r7, r0
 80074aa:	1c78      	adds	r0, r7, #1
 80074ac:	d1d6      	bne.n	800745c <_vfiprintf_r+0x1bc>
 80074ae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80074b0:	07d9      	lsls	r1, r3, #31
 80074b2:	d405      	bmi.n	80074c0 <_vfiprintf_r+0x220>
 80074b4:	89ab      	ldrh	r3, [r5, #12]
 80074b6:	059a      	lsls	r2, r3, #22
 80074b8:	d402      	bmi.n	80074c0 <_vfiprintf_r+0x220>
 80074ba:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80074bc:	f000 faaf 	bl	8007a1e <__retarget_lock_release_recursive>
 80074c0:	89ab      	ldrh	r3, [r5, #12]
 80074c2:	065b      	lsls	r3, r3, #25
 80074c4:	f53f af12 	bmi.w	80072ec <_vfiprintf_r+0x4c>
 80074c8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80074ca:	e711      	b.n	80072f0 <_vfiprintf_r+0x50>
 80074cc:	ab03      	add	r3, sp, #12
 80074ce:	9300      	str	r3, [sp, #0]
 80074d0:	462a      	mov	r2, r5
 80074d2:	4b09      	ldr	r3, [pc, #36]	; (80074f8 <_vfiprintf_r+0x258>)
 80074d4:	a904      	add	r1, sp, #16
 80074d6:	4630      	mov	r0, r6
 80074d8:	f7fe f8ba 	bl	8005650 <_printf_i>
 80074dc:	e7e4      	b.n	80074a8 <_vfiprintf_r+0x208>
 80074de:	bf00      	nop
 80074e0:	08008f3c 	.word	0x08008f3c
 80074e4:	08008f5c 	.word	0x08008f5c
 80074e8:	08008f1c 	.word	0x08008f1c
 80074ec:	08008dc4 	.word	0x08008dc4
 80074f0:	08008dce 	.word	0x08008dce
 80074f4:	08005109 	.word	0x08005109
 80074f8:	0800727b 	.word	0x0800727b
 80074fc:	08008dca 	.word	0x08008dca

08007500 <__swbuf_r>:
 8007500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007502:	460e      	mov	r6, r1
 8007504:	4614      	mov	r4, r2
 8007506:	4605      	mov	r5, r0
 8007508:	b118      	cbz	r0, 8007512 <__swbuf_r+0x12>
 800750a:	6983      	ldr	r3, [r0, #24]
 800750c:	b90b      	cbnz	r3, 8007512 <__swbuf_r+0x12>
 800750e:	f000 f9e7 	bl	80078e0 <__sinit>
 8007512:	4b21      	ldr	r3, [pc, #132]	; (8007598 <__swbuf_r+0x98>)
 8007514:	429c      	cmp	r4, r3
 8007516:	d12b      	bne.n	8007570 <__swbuf_r+0x70>
 8007518:	686c      	ldr	r4, [r5, #4]
 800751a:	69a3      	ldr	r3, [r4, #24]
 800751c:	60a3      	str	r3, [r4, #8]
 800751e:	89a3      	ldrh	r3, [r4, #12]
 8007520:	071a      	lsls	r2, r3, #28
 8007522:	d52f      	bpl.n	8007584 <__swbuf_r+0x84>
 8007524:	6923      	ldr	r3, [r4, #16]
 8007526:	b36b      	cbz	r3, 8007584 <__swbuf_r+0x84>
 8007528:	6923      	ldr	r3, [r4, #16]
 800752a:	6820      	ldr	r0, [r4, #0]
 800752c:	1ac0      	subs	r0, r0, r3
 800752e:	6963      	ldr	r3, [r4, #20]
 8007530:	b2f6      	uxtb	r6, r6
 8007532:	4283      	cmp	r3, r0
 8007534:	4637      	mov	r7, r6
 8007536:	dc04      	bgt.n	8007542 <__swbuf_r+0x42>
 8007538:	4621      	mov	r1, r4
 800753a:	4628      	mov	r0, r5
 800753c:	f000 f93c 	bl	80077b8 <_fflush_r>
 8007540:	bb30      	cbnz	r0, 8007590 <__swbuf_r+0x90>
 8007542:	68a3      	ldr	r3, [r4, #8]
 8007544:	3b01      	subs	r3, #1
 8007546:	60a3      	str	r3, [r4, #8]
 8007548:	6823      	ldr	r3, [r4, #0]
 800754a:	1c5a      	adds	r2, r3, #1
 800754c:	6022      	str	r2, [r4, #0]
 800754e:	701e      	strb	r6, [r3, #0]
 8007550:	6963      	ldr	r3, [r4, #20]
 8007552:	3001      	adds	r0, #1
 8007554:	4283      	cmp	r3, r0
 8007556:	d004      	beq.n	8007562 <__swbuf_r+0x62>
 8007558:	89a3      	ldrh	r3, [r4, #12]
 800755a:	07db      	lsls	r3, r3, #31
 800755c:	d506      	bpl.n	800756c <__swbuf_r+0x6c>
 800755e:	2e0a      	cmp	r6, #10
 8007560:	d104      	bne.n	800756c <__swbuf_r+0x6c>
 8007562:	4621      	mov	r1, r4
 8007564:	4628      	mov	r0, r5
 8007566:	f000 f927 	bl	80077b8 <_fflush_r>
 800756a:	b988      	cbnz	r0, 8007590 <__swbuf_r+0x90>
 800756c:	4638      	mov	r0, r7
 800756e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007570:	4b0a      	ldr	r3, [pc, #40]	; (800759c <__swbuf_r+0x9c>)
 8007572:	429c      	cmp	r4, r3
 8007574:	d101      	bne.n	800757a <__swbuf_r+0x7a>
 8007576:	68ac      	ldr	r4, [r5, #8]
 8007578:	e7cf      	b.n	800751a <__swbuf_r+0x1a>
 800757a:	4b09      	ldr	r3, [pc, #36]	; (80075a0 <__swbuf_r+0xa0>)
 800757c:	429c      	cmp	r4, r3
 800757e:	bf08      	it	eq
 8007580:	68ec      	ldreq	r4, [r5, #12]
 8007582:	e7ca      	b.n	800751a <__swbuf_r+0x1a>
 8007584:	4621      	mov	r1, r4
 8007586:	4628      	mov	r0, r5
 8007588:	f000 f81a 	bl	80075c0 <__swsetup_r>
 800758c:	2800      	cmp	r0, #0
 800758e:	d0cb      	beq.n	8007528 <__swbuf_r+0x28>
 8007590:	f04f 37ff 	mov.w	r7, #4294967295
 8007594:	e7ea      	b.n	800756c <__swbuf_r+0x6c>
 8007596:	bf00      	nop
 8007598:	08008f3c 	.word	0x08008f3c
 800759c:	08008f5c 	.word	0x08008f5c
 80075a0:	08008f1c 	.word	0x08008f1c

080075a4 <__ascii_wctomb>:
 80075a4:	b149      	cbz	r1, 80075ba <__ascii_wctomb+0x16>
 80075a6:	2aff      	cmp	r2, #255	; 0xff
 80075a8:	bf85      	ittet	hi
 80075aa:	238a      	movhi	r3, #138	; 0x8a
 80075ac:	6003      	strhi	r3, [r0, #0]
 80075ae:	700a      	strbls	r2, [r1, #0]
 80075b0:	f04f 30ff 	movhi.w	r0, #4294967295
 80075b4:	bf98      	it	ls
 80075b6:	2001      	movls	r0, #1
 80075b8:	4770      	bx	lr
 80075ba:	4608      	mov	r0, r1
 80075bc:	4770      	bx	lr
	...

080075c0 <__swsetup_r>:
 80075c0:	4b32      	ldr	r3, [pc, #200]	; (800768c <__swsetup_r+0xcc>)
 80075c2:	b570      	push	{r4, r5, r6, lr}
 80075c4:	681d      	ldr	r5, [r3, #0]
 80075c6:	4606      	mov	r6, r0
 80075c8:	460c      	mov	r4, r1
 80075ca:	b125      	cbz	r5, 80075d6 <__swsetup_r+0x16>
 80075cc:	69ab      	ldr	r3, [r5, #24]
 80075ce:	b913      	cbnz	r3, 80075d6 <__swsetup_r+0x16>
 80075d0:	4628      	mov	r0, r5
 80075d2:	f000 f985 	bl	80078e0 <__sinit>
 80075d6:	4b2e      	ldr	r3, [pc, #184]	; (8007690 <__swsetup_r+0xd0>)
 80075d8:	429c      	cmp	r4, r3
 80075da:	d10f      	bne.n	80075fc <__swsetup_r+0x3c>
 80075dc:	686c      	ldr	r4, [r5, #4]
 80075de:	89a3      	ldrh	r3, [r4, #12]
 80075e0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80075e4:	0719      	lsls	r1, r3, #28
 80075e6:	d42c      	bmi.n	8007642 <__swsetup_r+0x82>
 80075e8:	06dd      	lsls	r5, r3, #27
 80075ea:	d411      	bmi.n	8007610 <__swsetup_r+0x50>
 80075ec:	2309      	movs	r3, #9
 80075ee:	6033      	str	r3, [r6, #0]
 80075f0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80075f4:	81a3      	strh	r3, [r4, #12]
 80075f6:	f04f 30ff 	mov.w	r0, #4294967295
 80075fa:	e03e      	b.n	800767a <__swsetup_r+0xba>
 80075fc:	4b25      	ldr	r3, [pc, #148]	; (8007694 <__swsetup_r+0xd4>)
 80075fe:	429c      	cmp	r4, r3
 8007600:	d101      	bne.n	8007606 <__swsetup_r+0x46>
 8007602:	68ac      	ldr	r4, [r5, #8]
 8007604:	e7eb      	b.n	80075de <__swsetup_r+0x1e>
 8007606:	4b24      	ldr	r3, [pc, #144]	; (8007698 <__swsetup_r+0xd8>)
 8007608:	429c      	cmp	r4, r3
 800760a:	bf08      	it	eq
 800760c:	68ec      	ldreq	r4, [r5, #12]
 800760e:	e7e6      	b.n	80075de <__swsetup_r+0x1e>
 8007610:	0758      	lsls	r0, r3, #29
 8007612:	d512      	bpl.n	800763a <__swsetup_r+0x7a>
 8007614:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007616:	b141      	cbz	r1, 800762a <__swsetup_r+0x6a>
 8007618:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800761c:	4299      	cmp	r1, r3
 800761e:	d002      	beq.n	8007626 <__swsetup_r+0x66>
 8007620:	4630      	mov	r0, r6
 8007622:	f7ff fb6f 	bl	8006d04 <_free_r>
 8007626:	2300      	movs	r3, #0
 8007628:	6363      	str	r3, [r4, #52]	; 0x34
 800762a:	89a3      	ldrh	r3, [r4, #12]
 800762c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007630:	81a3      	strh	r3, [r4, #12]
 8007632:	2300      	movs	r3, #0
 8007634:	6063      	str	r3, [r4, #4]
 8007636:	6923      	ldr	r3, [r4, #16]
 8007638:	6023      	str	r3, [r4, #0]
 800763a:	89a3      	ldrh	r3, [r4, #12]
 800763c:	f043 0308 	orr.w	r3, r3, #8
 8007640:	81a3      	strh	r3, [r4, #12]
 8007642:	6923      	ldr	r3, [r4, #16]
 8007644:	b94b      	cbnz	r3, 800765a <__swsetup_r+0x9a>
 8007646:	89a3      	ldrh	r3, [r4, #12]
 8007648:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800764c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007650:	d003      	beq.n	800765a <__swsetup_r+0x9a>
 8007652:	4621      	mov	r1, r4
 8007654:	4630      	mov	r0, r6
 8007656:	f000 fa07 	bl	8007a68 <__smakebuf_r>
 800765a:	89a0      	ldrh	r0, [r4, #12]
 800765c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007660:	f010 0301 	ands.w	r3, r0, #1
 8007664:	d00a      	beq.n	800767c <__swsetup_r+0xbc>
 8007666:	2300      	movs	r3, #0
 8007668:	60a3      	str	r3, [r4, #8]
 800766a:	6963      	ldr	r3, [r4, #20]
 800766c:	425b      	negs	r3, r3
 800766e:	61a3      	str	r3, [r4, #24]
 8007670:	6923      	ldr	r3, [r4, #16]
 8007672:	b943      	cbnz	r3, 8007686 <__swsetup_r+0xc6>
 8007674:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007678:	d1ba      	bne.n	80075f0 <__swsetup_r+0x30>
 800767a:	bd70      	pop	{r4, r5, r6, pc}
 800767c:	0781      	lsls	r1, r0, #30
 800767e:	bf58      	it	pl
 8007680:	6963      	ldrpl	r3, [r4, #20]
 8007682:	60a3      	str	r3, [r4, #8]
 8007684:	e7f4      	b.n	8007670 <__swsetup_r+0xb0>
 8007686:	2000      	movs	r0, #0
 8007688:	e7f7      	b.n	800767a <__swsetup_r+0xba>
 800768a:	bf00      	nop
 800768c:	200000cc 	.word	0x200000cc
 8007690:	08008f3c 	.word	0x08008f3c
 8007694:	08008f5c 	.word	0x08008f5c
 8007698:	08008f1c 	.word	0x08008f1c

0800769c <abort>:
 800769c:	b508      	push	{r3, lr}
 800769e:	2006      	movs	r0, #6
 80076a0:	f000 fa52 	bl	8007b48 <raise>
 80076a4:	2001      	movs	r0, #1
 80076a6:	f7fb f8ce 	bl	8002846 <_exit>
	...

080076ac <__sflush_r>:
 80076ac:	898a      	ldrh	r2, [r1, #12]
 80076ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80076b2:	4605      	mov	r5, r0
 80076b4:	0710      	lsls	r0, r2, #28
 80076b6:	460c      	mov	r4, r1
 80076b8:	d458      	bmi.n	800776c <__sflush_r+0xc0>
 80076ba:	684b      	ldr	r3, [r1, #4]
 80076bc:	2b00      	cmp	r3, #0
 80076be:	dc05      	bgt.n	80076cc <__sflush_r+0x20>
 80076c0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	dc02      	bgt.n	80076cc <__sflush_r+0x20>
 80076c6:	2000      	movs	r0, #0
 80076c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80076cc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80076ce:	2e00      	cmp	r6, #0
 80076d0:	d0f9      	beq.n	80076c6 <__sflush_r+0x1a>
 80076d2:	2300      	movs	r3, #0
 80076d4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80076d8:	682f      	ldr	r7, [r5, #0]
 80076da:	602b      	str	r3, [r5, #0]
 80076dc:	d032      	beq.n	8007744 <__sflush_r+0x98>
 80076de:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80076e0:	89a3      	ldrh	r3, [r4, #12]
 80076e2:	075a      	lsls	r2, r3, #29
 80076e4:	d505      	bpl.n	80076f2 <__sflush_r+0x46>
 80076e6:	6863      	ldr	r3, [r4, #4]
 80076e8:	1ac0      	subs	r0, r0, r3
 80076ea:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80076ec:	b10b      	cbz	r3, 80076f2 <__sflush_r+0x46>
 80076ee:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80076f0:	1ac0      	subs	r0, r0, r3
 80076f2:	2300      	movs	r3, #0
 80076f4:	4602      	mov	r2, r0
 80076f6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80076f8:	6a21      	ldr	r1, [r4, #32]
 80076fa:	4628      	mov	r0, r5
 80076fc:	47b0      	blx	r6
 80076fe:	1c43      	adds	r3, r0, #1
 8007700:	89a3      	ldrh	r3, [r4, #12]
 8007702:	d106      	bne.n	8007712 <__sflush_r+0x66>
 8007704:	6829      	ldr	r1, [r5, #0]
 8007706:	291d      	cmp	r1, #29
 8007708:	d82c      	bhi.n	8007764 <__sflush_r+0xb8>
 800770a:	4a2a      	ldr	r2, [pc, #168]	; (80077b4 <__sflush_r+0x108>)
 800770c:	40ca      	lsrs	r2, r1
 800770e:	07d6      	lsls	r6, r2, #31
 8007710:	d528      	bpl.n	8007764 <__sflush_r+0xb8>
 8007712:	2200      	movs	r2, #0
 8007714:	6062      	str	r2, [r4, #4]
 8007716:	04d9      	lsls	r1, r3, #19
 8007718:	6922      	ldr	r2, [r4, #16]
 800771a:	6022      	str	r2, [r4, #0]
 800771c:	d504      	bpl.n	8007728 <__sflush_r+0x7c>
 800771e:	1c42      	adds	r2, r0, #1
 8007720:	d101      	bne.n	8007726 <__sflush_r+0x7a>
 8007722:	682b      	ldr	r3, [r5, #0]
 8007724:	b903      	cbnz	r3, 8007728 <__sflush_r+0x7c>
 8007726:	6560      	str	r0, [r4, #84]	; 0x54
 8007728:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800772a:	602f      	str	r7, [r5, #0]
 800772c:	2900      	cmp	r1, #0
 800772e:	d0ca      	beq.n	80076c6 <__sflush_r+0x1a>
 8007730:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007734:	4299      	cmp	r1, r3
 8007736:	d002      	beq.n	800773e <__sflush_r+0x92>
 8007738:	4628      	mov	r0, r5
 800773a:	f7ff fae3 	bl	8006d04 <_free_r>
 800773e:	2000      	movs	r0, #0
 8007740:	6360      	str	r0, [r4, #52]	; 0x34
 8007742:	e7c1      	b.n	80076c8 <__sflush_r+0x1c>
 8007744:	6a21      	ldr	r1, [r4, #32]
 8007746:	2301      	movs	r3, #1
 8007748:	4628      	mov	r0, r5
 800774a:	47b0      	blx	r6
 800774c:	1c41      	adds	r1, r0, #1
 800774e:	d1c7      	bne.n	80076e0 <__sflush_r+0x34>
 8007750:	682b      	ldr	r3, [r5, #0]
 8007752:	2b00      	cmp	r3, #0
 8007754:	d0c4      	beq.n	80076e0 <__sflush_r+0x34>
 8007756:	2b1d      	cmp	r3, #29
 8007758:	d001      	beq.n	800775e <__sflush_r+0xb2>
 800775a:	2b16      	cmp	r3, #22
 800775c:	d101      	bne.n	8007762 <__sflush_r+0xb6>
 800775e:	602f      	str	r7, [r5, #0]
 8007760:	e7b1      	b.n	80076c6 <__sflush_r+0x1a>
 8007762:	89a3      	ldrh	r3, [r4, #12]
 8007764:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007768:	81a3      	strh	r3, [r4, #12]
 800776a:	e7ad      	b.n	80076c8 <__sflush_r+0x1c>
 800776c:	690f      	ldr	r7, [r1, #16]
 800776e:	2f00      	cmp	r7, #0
 8007770:	d0a9      	beq.n	80076c6 <__sflush_r+0x1a>
 8007772:	0793      	lsls	r3, r2, #30
 8007774:	680e      	ldr	r6, [r1, #0]
 8007776:	bf08      	it	eq
 8007778:	694b      	ldreq	r3, [r1, #20]
 800777a:	600f      	str	r7, [r1, #0]
 800777c:	bf18      	it	ne
 800777e:	2300      	movne	r3, #0
 8007780:	eba6 0807 	sub.w	r8, r6, r7
 8007784:	608b      	str	r3, [r1, #8]
 8007786:	f1b8 0f00 	cmp.w	r8, #0
 800778a:	dd9c      	ble.n	80076c6 <__sflush_r+0x1a>
 800778c:	6a21      	ldr	r1, [r4, #32]
 800778e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007790:	4643      	mov	r3, r8
 8007792:	463a      	mov	r2, r7
 8007794:	4628      	mov	r0, r5
 8007796:	47b0      	blx	r6
 8007798:	2800      	cmp	r0, #0
 800779a:	dc06      	bgt.n	80077aa <__sflush_r+0xfe>
 800779c:	89a3      	ldrh	r3, [r4, #12]
 800779e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80077a2:	81a3      	strh	r3, [r4, #12]
 80077a4:	f04f 30ff 	mov.w	r0, #4294967295
 80077a8:	e78e      	b.n	80076c8 <__sflush_r+0x1c>
 80077aa:	4407      	add	r7, r0
 80077ac:	eba8 0800 	sub.w	r8, r8, r0
 80077b0:	e7e9      	b.n	8007786 <__sflush_r+0xda>
 80077b2:	bf00      	nop
 80077b4:	20400001 	.word	0x20400001

080077b8 <_fflush_r>:
 80077b8:	b538      	push	{r3, r4, r5, lr}
 80077ba:	690b      	ldr	r3, [r1, #16]
 80077bc:	4605      	mov	r5, r0
 80077be:	460c      	mov	r4, r1
 80077c0:	b913      	cbnz	r3, 80077c8 <_fflush_r+0x10>
 80077c2:	2500      	movs	r5, #0
 80077c4:	4628      	mov	r0, r5
 80077c6:	bd38      	pop	{r3, r4, r5, pc}
 80077c8:	b118      	cbz	r0, 80077d2 <_fflush_r+0x1a>
 80077ca:	6983      	ldr	r3, [r0, #24]
 80077cc:	b90b      	cbnz	r3, 80077d2 <_fflush_r+0x1a>
 80077ce:	f000 f887 	bl	80078e0 <__sinit>
 80077d2:	4b14      	ldr	r3, [pc, #80]	; (8007824 <_fflush_r+0x6c>)
 80077d4:	429c      	cmp	r4, r3
 80077d6:	d11b      	bne.n	8007810 <_fflush_r+0x58>
 80077d8:	686c      	ldr	r4, [r5, #4]
 80077da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d0ef      	beq.n	80077c2 <_fflush_r+0xa>
 80077e2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80077e4:	07d0      	lsls	r0, r2, #31
 80077e6:	d404      	bmi.n	80077f2 <_fflush_r+0x3a>
 80077e8:	0599      	lsls	r1, r3, #22
 80077ea:	d402      	bmi.n	80077f2 <_fflush_r+0x3a>
 80077ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80077ee:	f000 f915 	bl	8007a1c <__retarget_lock_acquire_recursive>
 80077f2:	4628      	mov	r0, r5
 80077f4:	4621      	mov	r1, r4
 80077f6:	f7ff ff59 	bl	80076ac <__sflush_r>
 80077fa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80077fc:	07da      	lsls	r2, r3, #31
 80077fe:	4605      	mov	r5, r0
 8007800:	d4e0      	bmi.n	80077c4 <_fflush_r+0xc>
 8007802:	89a3      	ldrh	r3, [r4, #12]
 8007804:	059b      	lsls	r3, r3, #22
 8007806:	d4dd      	bmi.n	80077c4 <_fflush_r+0xc>
 8007808:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800780a:	f000 f908 	bl	8007a1e <__retarget_lock_release_recursive>
 800780e:	e7d9      	b.n	80077c4 <_fflush_r+0xc>
 8007810:	4b05      	ldr	r3, [pc, #20]	; (8007828 <_fflush_r+0x70>)
 8007812:	429c      	cmp	r4, r3
 8007814:	d101      	bne.n	800781a <_fflush_r+0x62>
 8007816:	68ac      	ldr	r4, [r5, #8]
 8007818:	e7df      	b.n	80077da <_fflush_r+0x22>
 800781a:	4b04      	ldr	r3, [pc, #16]	; (800782c <_fflush_r+0x74>)
 800781c:	429c      	cmp	r4, r3
 800781e:	bf08      	it	eq
 8007820:	68ec      	ldreq	r4, [r5, #12]
 8007822:	e7da      	b.n	80077da <_fflush_r+0x22>
 8007824:	08008f3c 	.word	0x08008f3c
 8007828:	08008f5c 	.word	0x08008f5c
 800782c:	08008f1c 	.word	0x08008f1c

08007830 <std>:
 8007830:	2300      	movs	r3, #0
 8007832:	b510      	push	{r4, lr}
 8007834:	4604      	mov	r4, r0
 8007836:	e9c0 3300 	strd	r3, r3, [r0]
 800783a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800783e:	6083      	str	r3, [r0, #8]
 8007840:	8181      	strh	r1, [r0, #12]
 8007842:	6643      	str	r3, [r0, #100]	; 0x64
 8007844:	81c2      	strh	r2, [r0, #14]
 8007846:	6183      	str	r3, [r0, #24]
 8007848:	4619      	mov	r1, r3
 800784a:	2208      	movs	r2, #8
 800784c:	305c      	adds	r0, #92	; 0x5c
 800784e:	f7fd fbb3 	bl	8004fb8 <memset>
 8007852:	4b05      	ldr	r3, [pc, #20]	; (8007868 <std+0x38>)
 8007854:	6263      	str	r3, [r4, #36]	; 0x24
 8007856:	4b05      	ldr	r3, [pc, #20]	; (800786c <std+0x3c>)
 8007858:	62a3      	str	r3, [r4, #40]	; 0x28
 800785a:	4b05      	ldr	r3, [pc, #20]	; (8007870 <std+0x40>)
 800785c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800785e:	4b05      	ldr	r3, [pc, #20]	; (8007874 <std+0x44>)
 8007860:	6224      	str	r4, [r4, #32]
 8007862:	6323      	str	r3, [r4, #48]	; 0x30
 8007864:	bd10      	pop	{r4, pc}
 8007866:	bf00      	nop
 8007868:	08007b81 	.word	0x08007b81
 800786c:	08007ba3 	.word	0x08007ba3
 8007870:	08007bdb 	.word	0x08007bdb
 8007874:	08007bff 	.word	0x08007bff

08007878 <_cleanup_r>:
 8007878:	4901      	ldr	r1, [pc, #4]	; (8007880 <_cleanup_r+0x8>)
 800787a:	f000 b8af 	b.w	80079dc <_fwalk_reent>
 800787e:	bf00      	nop
 8007880:	080077b9 	.word	0x080077b9

08007884 <__sfmoreglue>:
 8007884:	b570      	push	{r4, r5, r6, lr}
 8007886:	1e4a      	subs	r2, r1, #1
 8007888:	2568      	movs	r5, #104	; 0x68
 800788a:	4355      	muls	r5, r2
 800788c:	460e      	mov	r6, r1
 800788e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007892:	f7ff fa87 	bl	8006da4 <_malloc_r>
 8007896:	4604      	mov	r4, r0
 8007898:	b140      	cbz	r0, 80078ac <__sfmoreglue+0x28>
 800789a:	2100      	movs	r1, #0
 800789c:	e9c0 1600 	strd	r1, r6, [r0]
 80078a0:	300c      	adds	r0, #12
 80078a2:	60a0      	str	r0, [r4, #8]
 80078a4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80078a8:	f7fd fb86 	bl	8004fb8 <memset>
 80078ac:	4620      	mov	r0, r4
 80078ae:	bd70      	pop	{r4, r5, r6, pc}

080078b0 <__sfp_lock_acquire>:
 80078b0:	4801      	ldr	r0, [pc, #4]	; (80078b8 <__sfp_lock_acquire+0x8>)
 80078b2:	f000 b8b3 	b.w	8007a1c <__retarget_lock_acquire_recursive>
 80078b6:	bf00      	nop
 80078b8:	200009c0 	.word	0x200009c0

080078bc <__sfp_lock_release>:
 80078bc:	4801      	ldr	r0, [pc, #4]	; (80078c4 <__sfp_lock_release+0x8>)
 80078be:	f000 b8ae 	b.w	8007a1e <__retarget_lock_release_recursive>
 80078c2:	bf00      	nop
 80078c4:	200009c0 	.word	0x200009c0

080078c8 <__sinit_lock_acquire>:
 80078c8:	4801      	ldr	r0, [pc, #4]	; (80078d0 <__sinit_lock_acquire+0x8>)
 80078ca:	f000 b8a7 	b.w	8007a1c <__retarget_lock_acquire_recursive>
 80078ce:	bf00      	nop
 80078d0:	200009bb 	.word	0x200009bb

080078d4 <__sinit_lock_release>:
 80078d4:	4801      	ldr	r0, [pc, #4]	; (80078dc <__sinit_lock_release+0x8>)
 80078d6:	f000 b8a2 	b.w	8007a1e <__retarget_lock_release_recursive>
 80078da:	bf00      	nop
 80078dc:	200009bb 	.word	0x200009bb

080078e0 <__sinit>:
 80078e0:	b510      	push	{r4, lr}
 80078e2:	4604      	mov	r4, r0
 80078e4:	f7ff fff0 	bl	80078c8 <__sinit_lock_acquire>
 80078e8:	69a3      	ldr	r3, [r4, #24]
 80078ea:	b11b      	cbz	r3, 80078f4 <__sinit+0x14>
 80078ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80078f0:	f7ff bff0 	b.w	80078d4 <__sinit_lock_release>
 80078f4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80078f8:	6523      	str	r3, [r4, #80]	; 0x50
 80078fa:	4b13      	ldr	r3, [pc, #76]	; (8007948 <__sinit+0x68>)
 80078fc:	4a13      	ldr	r2, [pc, #76]	; (800794c <__sinit+0x6c>)
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	62a2      	str	r2, [r4, #40]	; 0x28
 8007902:	42a3      	cmp	r3, r4
 8007904:	bf04      	itt	eq
 8007906:	2301      	moveq	r3, #1
 8007908:	61a3      	streq	r3, [r4, #24]
 800790a:	4620      	mov	r0, r4
 800790c:	f000 f820 	bl	8007950 <__sfp>
 8007910:	6060      	str	r0, [r4, #4]
 8007912:	4620      	mov	r0, r4
 8007914:	f000 f81c 	bl	8007950 <__sfp>
 8007918:	60a0      	str	r0, [r4, #8]
 800791a:	4620      	mov	r0, r4
 800791c:	f000 f818 	bl	8007950 <__sfp>
 8007920:	2200      	movs	r2, #0
 8007922:	60e0      	str	r0, [r4, #12]
 8007924:	2104      	movs	r1, #4
 8007926:	6860      	ldr	r0, [r4, #4]
 8007928:	f7ff ff82 	bl	8007830 <std>
 800792c:	68a0      	ldr	r0, [r4, #8]
 800792e:	2201      	movs	r2, #1
 8007930:	2109      	movs	r1, #9
 8007932:	f7ff ff7d 	bl	8007830 <std>
 8007936:	68e0      	ldr	r0, [r4, #12]
 8007938:	2202      	movs	r2, #2
 800793a:	2112      	movs	r1, #18
 800793c:	f7ff ff78 	bl	8007830 <std>
 8007940:	2301      	movs	r3, #1
 8007942:	61a3      	str	r3, [r4, #24]
 8007944:	e7d2      	b.n	80078ec <__sinit+0xc>
 8007946:	bf00      	nop
 8007948:	08008b9c 	.word	0x08008b9c
 800794c:	08007879 	.word	0x08007879

08007950 <__sfp>:
 8007950:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007952:	4607      	mov	r7, r0
 8007954:	f7ff ffac 	bl	80078b0 <__sfp_lock_acquire>
 8007958:	4b1e      	ldr	r3, [pc, #120]	; (80079d4 <__sfp+0x84>)
 800795a:	681e      	ldr	r6, [r3, #0]
 800795c:	69b3      	ldr	r3, [r6, #24]
 800795e:	b913      	cbnz	r3, 8007966 <__sfp+0x16>
 8007960:	4630      	mov	r0, r6
 8007962:	f7ff ffbd 	bl	80078e0 <__sinit>
 8007966:	3648      	adds	r6, #72	; 0x48
 8007968:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800796c:	3b01      	subs	r3, #1
 800796e:	d503      	bpl.n	8007978 <__sfp+0x28>
 8007970:	6833      	ldr	r3, [r6, #0]
 8007972:	b30b      	cbz	r3, 80079b8 <__sfp+0x68>
 8007974:	6836      	ldr	r6, [r6, #0]
 8007976:	e7f7      	b.n	8007968 <__sfp+0x18>
 8007978:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800797c:	b9d5      	cbnz	r5, 80079b4 <__sfp+0x64>
 800797e:	4b16      	ldr	r3, [pc, #88]	; (80079d8 <__sfp+0x88>)
 8007980:	60e3      	str	r3, [r4, #12]
 8007982:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007986:	6665      	str	r5, [r4, #100]	; 0x64
 8007988:	f000 f847 	bl	8007a1a <__retarget_lock_init_recursive>
 800798c:	f7ff ff96 	bl	80078bc <__sfp_lock_release>
 8007990:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007994:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007998:	6025      	str	r5, [r4, #0]
 800799a:	61a5      	str	r5, [r4, #24]
 800799c:	2208      	movs	r2, #8
 800799e:	4629      	mov	r1, r5
 80079a0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80079a4:	f7fd fb08 	bl	8004fb8 <memset>
 80079a8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80079ac:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80079b0:	4620      	mov	r0, r4
 80079b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80079b4:	3468      	adds	r4, #104	; 0x68
 80079b6:	e7d9      	b.n	800796c <__sfp+0x1c>
 80079b8:	2104      	movs	r1, #4
 80079ba:	4638      	mov	r0, r7
 80079bc:	f7ff ff62 	bl	8007884 <__sfmoreglue>
 80079c0:	4604      	mov	r4, r0
 80079c2:	6030      	str	r0, [r6, #0]
 80079c4:	2800      	cmp	r0, #0
 80079c6:	d1d5      	bne.n	8007974 <__sfp+0x24>
 80079c8:	f7ff ff78 	bl	80078bc <__sfp_lock_release>
 80079cc:	230c      	movs	r3, #12
 80079ce:	603b      	str	r3, [r7, #0]
 80079d0:	e7ee      	b.n	80079b0 <__sfp+0x60>
 80079d2:	bf00      	nop
 80079d4:	08008b9c 	.word	0x08008b9c
 80079d8:	ffff0001 	.word	0xffff0001

080079dc <_fwalk_reent>:
 80079dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80079e0:	4606      	mov	r6, r0
 80079e2:	4688      	mov	r8, r1
 80079e4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80079e8:	2700      	movs	r7, #0
 80079ea:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80079ee:	f1b9 0901 	subs.w	r9, r9, #1
 80079f2:	d505      	bpl.n	8007a00 <_fwalk_reent+0x24>
 80079f4:	6824      	ldr	r4, [r4, #0]
 80079f6:	2c00      	cmp	r4, #0
 80079f8:	d1f7      	bne.n	80079ea <_fwalk_reent+0xe>
 80079fa:	4638      	mov	r0, r7
 80079fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a00:	89ab      	ldrh	r3, [r5, #12]
 8007a02:	2b01      	cmp	r3, #1
 8007a04:	d907      	bls.n	8007a16 <_fwalk_reent+0x3a>
 8007a06:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007a0a:	3301      	adds	r3, #1
 8007a0c:	d003      	beq.n	8007a16 <_fwalk_reent+0x3a>
 8007a0e:	4629      	mov	r1, r5
 8007a10:	4630      	mov	r0, r6
 8007a12:	47c0      	blx	r8
 8007a14:	4307      	orrs	r7, r0
 8007a16:	3568      	adds	r5, #104	; 0x68
 8007a18:	e7e9      	b.n	80079ee <_fwalk_reent+0x12>

08007a1a <__retarget_lock_init_recursive>:
 8007a1a:	4770      	bx	lr

08007a1c <__retarget_lock_acquire_recursive>:
 8007a1c:	4770      	bx	lr

08007a1e <__retarget_lock_release_recursive>:
 8007a1e:	4770      	bx	lr

08007a20 <__swhatbuf_r>:
 8007a20:	b570      	push	{r4, r5, r6, lr}
 8007a22:	460e      	mov	r6, r1
 8007a24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a28:	2900      	cmp	r1, #0
 8007a2a:	b096      	sub	sp, #88	; 0x58
 8007a2c:	4614      	mov	r4, r2
 8007a2e:	461d      	mov	r5, r3
 8007a30:	da07      	bge.n	8007a42 <__swhatbuf_r+0x22>
 8007a32:	2300      	movs	r3, #0
 8007a34:	602b      	str	r3, [r5, #0]
 8007a36:	89b3      	ldrh	r3, [r6, #12]
 8007a38:	061a      	lsls	r2, r3, #24
 8007a3a:	d410      	bmi.n	8007a5e <__swhatbuf_r+0x3e>
 8007a3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007a40:	e00e      	b.n	8007a60 <__swhatbuf_r+0x40>
 8007a42:	466a      	mov	r2, sp
 8007a44:	f000 f902 	bl	8007c4c <_fstat_r>
 8007a48:	2800      	cmp	r0, #0
 8007a4a:	dbf2      	blt.n	8007a32 <__swhatbuf_r+0x12>
 8007a4c:	9a01      	ldr	r2, [sp, #4]
 8007a4e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007a52:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007a56:	425a      	negs	r2, r3
 8007a58:	415a      	adcs	r2, r3
 8007a5a:	602a      	str	r2, [r5, #0]
 8007a5c:	e7ee      	b.n	8007a3c <__swhatbuf_r+0x1c>
 8007a5e:	2340      	movs	r3, #64	; 0x40
 8007a60:	2000      	movs	r0, #0
 8007a62:	6023      	str	r3, [r4, #0]
 8007a64:	b016      	add	sp, #88	; 0x58
 8007a66:	bd70      	pop	{r4, r5, r6, pc}

08007a68 <__smakebuf_r>:
 8007a68:	898b      	ldrh	r3, [r1, #12]
 8007a6a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007a6c:	079d      	lsls	r5, r3, #30
 8007a6e:	4606      	mov	r6, r0
 8007a70:	460c      	mov	r4, r1
 8007a72:	d507      	bpl.n	8007a84 <__smakebuf_r+0x1c>
 8007a74:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007a78:	6023      	str	r3, [r4, #0]
 8007a7a:	6123      	str	r3, [r4, #16]
 8007a7c:	2301      	movs	r3, #1
 8007a7e:	6163      	str	r3, [r4, #20]
 8007a80:	b002      	add	sp, #8
 8007a82:	bd70      	pop	{r4, r5, r6, pc}
 8007a84:	ab01      	add	r3, sp, #4
 8007a86:	466a      	mov	r2, sp
 8007a88:	f7ff ffca 	bl	8007a20 <__swhatbuf_r>
 8007a8c:	9900      	ldr	r1, [sp, #0]
 8007a8e:	4605      	mov	r5, r0
 8007a90:	4630      	mov	r0, r6
 8007a92:	f7ff f987 	bl	8006da4 <_malloc_r>
 8007a96:	b948      	cbnz	r0, 8007aac <__smakebuf_r+0x44>
 8007a98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a9c:	059a      	lsls	r2, r3, #22
 8007a9e:	d4ef      	bmi.n	8007a80 <__smakebuf_r+0x18>
 8007aa0:	f023 0303 	bic.w	r3, r3, #3
 8007aa4:	f043 0302 	orr.w	r3, r3, #2
 8007aa8:	81a3      	strh	r3, [r4, #12]
 8007aaa:	e7e3      	b.n	8007a74 <__smakebuf_r+0xc>
 8007aac:	4b0d      	ldr	r3, [pc, #52]	; (8007ae4 <__smakebuf_r+0x7c>)
 8007aae:	62b3      	str	r3, [r6, #40]	; 0x28
 8007ab0:	89a3      	ldrh	r3, [r4, #12]
 8007ab2:	6020      	str	r0, [r4, #0]
 8007ab4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007ab8:	81a3      	strh	r3, [r4, #12]
 8007aba:	9b00      	ldr	r3, [sp, #0]
 8007abc:	6163      	str	r3, [r4, #20]
 8007abe:	9b01      	ldr	r3, [sp, #4]
 8007ac0:	6120      	str	r0, [r4, #16]
 8007ac2:	b15b      	cbz	r3, 8007adc <__smakebuf_r+0x74>
 8007ac4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007ac8:	4630      	mov	r0, r6
 8007aca:	f000 f8d1 	bl	8007c70 <_isatty_r>
 8007ace:	b128      	cbz	r0, 8007adc <__smakebuf_r+0x74>
 8007ad0:	89a3      	ldrh	r3, [r4, #12]
 8007ad2:	f023 0303 	bic.w	r3, r3, #3
 8007ad6:	f043 0301 	orr.w	r3, r3, #1
 8007ada:	81a3      	strh	r3, [r4, #12]
 8007adc:	89a0      	ldrh	r0, [r4, #12]
 8007ade:	4305      	orrs	r5, r0
 8007ae0:	81a5      	strh	r5, [r4, #12]
 8007ae2:	e7cd      	b.n	8007a80 <__smakebuf_r+0x18>
 8007ae4:	08007879 	.word	0x08007879

08007ae8 <_malloc_usable_size_r>:
 8007ae8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007aec:	1f18      	subs	r0, r3, #4
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	bfbc      	itt	lt
 8007af2:	580b      	ldrlt	r3, [r1, r0]
 8007af4:	18c0      	addlt	r0, r0, r3
 8007af6:	4770      	bx	lr

08007af8 <_raise_r>:
 8007af8:	291f      	cmp	r1, #31
 8007afa:	b538      	push	{r3, r4, r5, lr}
 8007afc:	4604      	mov	r4, r0
 8007afe:	460d      	mov	r5, r1
 8007b00:	d904      	bls.n	8007b0c <_raise_r+0x14>
 8007b02:	2316      	movs	r3, #22
 8007b04:	6003      	str	r3, [r0, #0]
 8007b06:	f04f 30ff 	mov.w	r0, #4294967295
 8007b0a:	bd38      	pop	{r3, r4, r5, pc}
 8007b0c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007b0e:	b112      	cbz	r2, 8007b16 <_raise_r+0x1e>
 8007b10:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007b14:	b94b      	cbnz	r3, 8007b2a <_raise_r+0x32>
 8007b16:	4620      	mov	r0, r4
 8007b18:	f000 f830 	bl	8007b7c <_getpid_r>
 8007b1c:	462a      	mov	r2, r5
 8007b1e:	4601      	mov	r1, r0
 8007b20:	4620      	mov	r0, r4
 8007b22:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007b26:	f000 b817 	b.w	8007b58 <_kill_r>
 8007b2a:	2b01      	cmp	r3, #1
 8007b2c:	d00a      	beq.n	8007b44 <_raise_r+0x4c>
 8007b2e:	1c59      	adds	r1, r3, #1
 8007b30:	d103      	bne.n	8007b3a <_raise_r+0x42>
 8007b32:	2316      	movs	r3, #22
 8007b34:	6003      	str	r3, [r0, #0]
 8007b36:	2001      	movs	r0, #1
 8007b38:	e7e7      	b.n	8007b0a <_raise_r+0x12>
 8007b3a:	2400      	movs	r4, #0
 8007b3c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007b40:	4628      	mov	r0, r5
 8007b42:	4798      	blx	r3
 8007b44:	2000      	movs	r0, #0
 8007b46:	e7e0      	b.n	8007b0a <_raise_r+0x12>

08007b48 <raise>:
 8007b48:	4b02      	ldr	r3, [pc, #8]	; (8007b54 <raise+0xc>)
 8007b4a:	4601      	mov	r1, r0
 8007b4c:	6818      	ldr	r0, [r3, #0]
 8007b4e:	f7ff bfd3 	b.w	8007af8 <_raise_r>
 8007b52:	bf00      	nop
 8007b54:	200000cc 	.word	0x200000cc

08007b58 <_kill_r>:
 8007b58:	b538      	push	{r3, r4, r5, lr}
 8007b5a:	4d07      	ldr	r5, [pc, #28]	; (8007b78 <_kill_r+0x20>)
 8007b5c:	2300      	movs	r3, #0
 8007b5e:	4604      	mov	r4, r0
 8007b60:	4608      	mov	r0, r1
 8007b62:	4611      	mov	r1, r2
 8007b64:	602b      	str	r3, [r5, #0]
 8007b66:	f7fa fe5e 	bl	8002826 <_kill>
 8007b6a:	1c43      	adds	r3, r0, #1
 8007b6c:	d102      	bne.n	8007b74 <_kill_r+0x1c>
 8007b6e:	682b      	ldr	r3, [r5, #0]
 8007b70:	b103      	cbz	r3, 8007b74 <_kill_r+0x1c>
 8007b72:	6023      	str	r3, [r4, #0]
 8007b74:	bd38      	pop	{r3, r4, r5, pc}
 8007b76:	bf00      	nop
 8007b78:	200009b4 	.word	0x200009b4

08007b7c <_getpid_r>:
 8007b7c:	f7fa be4b 	b.w	8002816 <_getpid>

08007b80 <__sread>:
 8007b80:	b510      	push	{r4, lr}
 8007b82:	460c      	mov	r4, r1
 8007b84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b88:	f000 f894 	bl	8007cb4 <_read_r>
 8007b8c:	2800      	cmp	r0, #0
 8007b8e:	bfab      	itete	ge
 8007b90:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007b92:	89a3      	ldrhlt	r3, [r4, #12]
 8007b94:	181b      	addge	r3, r3, r0
 8007b96:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007b9a:	bfac      	ite	ge
 8007b9c:	6563      	strge	r3, [r4, #84]	; 0x54
 8007b9e:	81a3      	strhlt	r3, [r4, #12]
 8007ba0:	bd10      	pop	{r4, pc}

08007ba2 <__swrite>:
 8007ba2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ba6:	461f      	mov	r7, r3
 8007ba8:	898b      	ldrh	r3, [r1, #12]
 8007baa:	05db      	lsls	r3, r3, #23
 8007bac:	4605      	mov	r5, r0
 8007bae:	460c      	mov	r4, r1
 8007bb0:	4616      	mov	r6, r2
 8007bb2:	d505      	bpl.n	8007bc0 <__swrite+0x1e>
 8007bb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bb8:	2302      	movs	r3, #2
 8007bba:	2200      	movs	r2, #0
 8007bbc:	f000 f868 	bl	8007c90 <_lseek_r>
 8007bc0:	89a3      	ldrh	r3, [r4, #12]
 8007bc2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007bc6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007bca:	81a3      	strh	r3, [r4, #12]
 8007bcc:	4632      	mov	r2, r6
 8007bce:	463b      	mov	r3, r7
 8007bd0:	4628      	mov	r0, r5
 8007bd2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007bd6:	f000 b817 	b.w	8007c08 <_write_r>

08007bda <__sseek>:
 8007bda:	b510      	push	{r4, lr}
 8007bdc:	460c      	mov	r4, r1
 8007bde:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007be2:	f000 f855 	bl	8007c90 <_lseek_r>
 8007be6:	1c43      	adds	r3, r0, #1
 8007be8:	89a3      	ldrh	r3, [r4, #12]
 8007bea:	bf15      	itete	ne
 8007bec:	6560      	strne	r0, [r4, #84]	; 0x54
 8007bee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007bf2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007bf6:	81a3      	strheq	r3, [r4, #12]
 8007bf8:	bf18      	it	ne
 8007bfa:	81a3      	strhne	r3, [r4, #12]
 8007bfc:	bd10      	pop	{r4, pc}

08007bfe <__sclose>:
 8007bfe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c02:	f000 b813 	b.w	8007c2c <_close_r>
	...

08007c08 <_write_r>:
 8007c08:	b538      	push	{r3, r4, r5, lr}
 8007c0a:	4d07      	ldr	r5, [pc, #28]	; (8007c28 <_write_r+0x20>)
 8007c0c:	4604      	mov	r4, r0
 8007c0e:	4608      	mov	r0, r1
 8007c10:	4611      	mov	r1, r2
 8007c12:	2200      	movs	r2, #0
 8007c14:	602a      	str	r2, [r5, #0]
 8007c16:	461a      	mov	r2, r3
 8007c18:	f7fa fe3c 	bl	8002894 <_write>
 8007c1c:	1c43      	adds	r3, r0, #1
 8007c1e:	d102      	bne.n	8007c26 <_write_r+0x1e>
 8007c20:	682b      	ldr	r3, [r5, #0]
 8007c22:	b103      	cbz	r3, 8007c26 <_write_r+0x1e>
 8007c24:	6023      	str	r3, [r4, #0]
 8007c26:	bd38      	pop	{r3, r4, r5, pc}
 8007c28:	200009b4 	.word	0x200009b4

08007c2c <_close_r>:
 8007c2c:	b538      	push	{r3, r4, r5, lr}
 8007c2e:	4d06      	ldr	r5, [pc, #24]	; (8007c48 <_close_r+0x1c>)
 8007c30:	2300      	movs	r3, #0
 8007c32:	4604      	mov	r4, r0
 8007c34:	4608      	mov	r0, r1
 8007c36:	602b      	str	r3, [r5, #0]
 8007c38:	f7fa fe74 	bl	8002924 <_close>
 8007c3c:	1c43      	adds	r3, r0, #1
 8007c3e:	d102      	bne.n	8007c46 <_close_r+0x1a>
 8007c40:	682b      	ldr	r3, [r5, #0]
 8007c42:	b103      	cbz	r3, 8007c46 <_close_r+0x1a>
 8007c44:	6023      	str	r3, [r4, #0]
 8007c46:	bd38      	pop	{r3, r4, r5, pc}
 8007c48:	200009b4 	.word	0x200009b4

08007c4c <_fstat_r>:
 8007c4c:	b538      	push	{r3, r4, r5, lr}
 8007c4e:	4d07      	ldr	r5, [pc, #28]	; (8007c6c <_fstat_r+0x20>)
 8007c50:	2300      	movs	r3, #0
 8007c52:	4604      	mov	r4, r0
 8007c54:	4608      	mov	r0, r1
 8007c56:	4611      	mov	r1, r2
 8007c58:	602b      	str	r3, [r5, #0]
 8007c5a:	f7fa fe6f 	bl	800293c <_fstat>
 8007c5e:	1c43      	adds	r3, r0, #1
 8007c60:	d102      	bne.n	8007c68 <_fstat_r+0x1c>
 8007c62:	682b      	ldr	r3, [r5, #0]
 8007c64:	b103      	cbz	r3, 8007c68 <_fstat_r+0x1c>
 8007c66:	6023      	str	r3, [r4, #0]
 8007c68:	bd38      	pop	{r3, r4, r5, pc}
 8007c6a:	bf00      	nop
 8007c6c:	200009b4 	.word	0x200009b4

08007c70 <_isatty_r>:
 8007c70:	b538      	push	{r3, r4, r5, lr}
 8007c72:	4d06      	ldr	r5, [pc, #24]	; (8007c8c <_isatty_r+0x1c>)
 8007c74:	2300      	movs	r3, #0
 8007c76:	4604      	mov	r4, r0
 8007c78:	4608      	mov	r0, r1
 8007c7a:	602b      	str	r3, [r5, #0]
 8007c7c:	f7fa fe6e 	bl	800295c <_isatty>
 8007c80:	1c43      	adds	r3, r0, #1
 8007c82:	d102      	bne.n	8007c8a <_isatty_r+0x1a>
 8007c84:	682b      	ldr	r3, [r5, #0]
 8007c86:	b103      	cbz	r3, 8007c8a <_isatty_r+0x1a>
 8007c88:	6023      	str	r3, [r4, #0]
 8007c8a:	bd38      	pop	{r3, r4, r5, pc}
 8007c8c:	200009b4 	.word	0x200009b4

08007c90 <_lseek_r>:
 8007c90:	b538      	push	{r3, r4, r5, lr}
 8007c92:	4d07      	ldr	r5, [pc, #28]	; (8007cb0 <_lseek_r+0x20>)
 8007c94:	4604      	mov	r4, r0
 8007c96:	4608      	mov	r0, r1
 8007c98:	4611      	mov	r1, r2
 8007c9a:	2200      	movs	r2, #0
 8007c9c:	602a      	str	r2, [r5, #0]
 8007c9e:	461a      	mov	r2, r3
 8007ca0:	f7fa fe67 	bl	8002972 <_lseek>
 8007ca4:	1c43      	adds	r3, r0, #1
 8007ca6:	d102      	bne.n	8007cae <_lseek_r+0x1e>
 8007ca8:	682b      	ldr	r3, [r5, #0]
 8007caa:	b103      	cbz	r3, 8007cae <_lseek_r+0x1e>
 8007cac:	6023      	str	r3, [r4, #0]
 8007cae:	bd38      	pop	{r3, r4, r5, pc}
 8007cb0:	200009b4 	.word	0x200009b4

08007cb4 <_read_r>:
 8007cb4:	b538      	push	{r3, r4, r5, lr}
 8007cb6:	4d07      	ldr	r5, [pc, #28]	; (8007cd4 <_read_r+0x20>)
 8007cb8:	4604      	mov	r4, r0
 8007cba:	4608      	mov	r0, r1
 8007cbc:	4611      	mov	r1, r2
 8007cbe:	2200      	movs	r2, #0
 8007cc0:	602a      	str	r2, [r5, #0]
 8007cc2:	461a      	mov	r2, r3
 8007cc4:	f7fa fdc9 	bl	800285a <_read>
 8007cc8:	1c43      	adds	r3, r0, #1
 8007cca:	d102      	bne.n	8007cd2 <_read_r+0x1e>
 8007ccc:	682b      	ldr	r3, [r5, #0]
 8007cce:	b103      	cbz	r3, 8007cd2 <_read_r+0x1e>
 8007cd0:	6023      	str	r3, [r4, #0]
 8007cd2:	bd38      	pop	{r3, r4, r5, pc}
 8007cd4:	200009b4 	.word	0x200009b4

08007cd8 <sqrtf>:
 8007cd8:	b508      	push	{r3, lr}
 8007cda:	ed2d 8b02 	vpush	{d8}
 8007cde:	eeb0 8a40 	vmov.f32	s16, s0
 8007ce2:	f000 f81f 	bl	8007d24 <__ieee754_sqrtf>
 8007ce6:	4b0d      	ldr	r3, [pc, #52]	; (8007d1c <sqrtf+0x44>)
 8007ce8:	f993 3000 	ldrsb.w	r3, [r3]
 8007cec:	3301      	adds	r3, #1
 8007cee:	d011      	beq.n	8007d14 <sqrtf+0x3c>
 8007cf0:	eeb4 8a48 	vcmp.f32	s16, s16
 8007cf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007cf8:	d60c      	bvs.n	8007d14 <sqrtf+0x3c>
 8007cfa:	eddf 8a09 	vldr	s17, [pc, #36]	; 8007d20 <sqrtf+0x48>
 8007cfe:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8007d02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d06:	d505      	bpl.n	8007d14 <sqrtf+0x3c>
 8007d08:	f7fd f91e 	bl	8004f48 <__errno>
 8007d0c:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8007d10:	2321      	movs	r3, #33	; 0x21
 8007d12:	6003      	str	r3, [r0, #0]
 8007d14:	ecbd 8b02 	vpop	{d8}
 8007d18:	bd08      	pop	{r3, pc}
 8007d1a:	bf00      	nop
 8007d1c:	2000029c 	.word	0x2000029c
 8007d20:	00000000 	.word	0x00000000

08007d24 <__ieee754_sqrtf>:
 8007d24:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8007d28:	4770      	bx	lr
	...

08007d2c <_init>:
 8007d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d2e:	bf00      	nop
 8007d30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d32:	bc08      	pop	{r3}
 8007d34:	469e      	mov	lr, r3
 8007d36:	4770      	bx	lr

08007d38 <_fini>:
 8007d38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d3a:	bf00      	nop
 8007d3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d3e:	bc08      	pop	{r3}
 8007d40:	469e      	mov	lr, r3
 8007d42:	4770      	bx	lr
