Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 28 23:09:22 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postplace_timing_max.rpt
| Design       : memset
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.478ns  (required time - arrival time)
  Source:                 tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            exitcond_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.789ns (54.339%)  route 0.663ns (45.661%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.964ns = ( 4.964 - 1.000 ) 
    Source Clock Delay      (SCD):    4.318ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, estimated)       1.536     4.318    clk_IBUF_BUFG
    SLICE_X0Y98                                                       r  tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.216     4.534 f  tmp_reg[2]/Q
                         net (fo=1, estimated)        0.499     5.033    tmp[2]
    SLICE_X0Y94                                                       f  exitcond_i_16/I1
    SLICE_X0Y94          LUT3 (Prop_lut3_I1_O)        0.043     5.076 r  exitcond_i_16/O
                         net (fo=1, routed)           0.000     5.076    n_2_exitcond_i_16
    SLICE_X0Y94                                                       r  exitcond_reg_i_8/S[0]
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     5.327 r  exitcond_reg_i_8/CO[3]
                         net (fo=1, estimated)        0.000     5.327    n_2_exitcond_reg_i_8
    SLICE_X0Y95                                                       r  exitcond_reg_i_4/CI
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.376 r  exitcond_reg_i_4/CO[3]
                         net (fo=1, estimated)        0.000     5.376    n_2_exitcond_reg_i_4
    SLICE_X0Y96                                                       r  exitcond_reg_i_2/CI
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     5.483 r  exitcond_reg_i_2/CO[2]
                         net (fo=1, estimated)        0.164     5.647    n_3_exitcond_reg_i_2
    SLICE_X1Y96                                                       r  exitcond_i_1/I0
    SLICE_X1Y96          LUT6 (Prop_lut6_I0_O)        0.123     5.770 r  exitcond_i_1/O
                         net (fo=1, routed)           0.000     5.770    n_2_exitcond_i_1
    SLICE_X1Y96          FDRE                                         r  exitcond_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
    AL31                                              0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.992     3.482    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.554 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, estimated)       1.410     4.964    clk_IBUF_BUFG
    SLICE_X1Y96                                                       r  exitcond_reg/C
                         clock pessimism              0.330     5.295    
                         clock uncertainty           -0.035     5.259    
    SLICE_X1Y96          FDRE (Setup_fdre_C_D)        0.032     5.291    exitcond_reg
  -------------------------------------------------------------------
                         required time                          5.291    
                         arrival time                          -5.770    
  -------------------------------------------------------------------
                         slack                                 -0.478    

Slack (VIOLATED) :        -0.397ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            return_val_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.259ns (22.620%)  route 0.886ns (77.380%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.818ns = ( 4.818 - 1.000 ) 
    Source Clock Delay      (SCD):    4.166ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, estimated)       1.384     4.166    clk_IBUF_BUFG
    SLICE_X0Y101                                                      r  FSM_sequential_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.216     4.382 r  FSM_sequential_cur_state_reg[3]/Q
                         net (fo=11, estimated)       0.548     4.930    cur_state[3]
    SLICE_X0Y105                                                      r  return_val[31]_i_1/I1
    SLICE_X0Y105         LUT5 (Prop_lut5_I1_O)        0.043     4.973 r  return_val[31]_i_1/O
                         net (fo=32, estimated)       0.338     5.311    n_2_return_val[31]_i_1
    SLICE_X1Y105         FDRE                                         r  return_val_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
    AL31                                              0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.992     3.482    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.554 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, estimated)       1.264     4.818    clk_IBUF_BUFG
    SLICE_X1Y105                                                      r  return_val_reg[24]/C
                         clock pessimism              0.324     5.143    
                         clock uncertainty           -0.035     5.107    
    SLICE_X1Y105         FDRE (Setup_fdre_C_CE)      -0.194     4.913    return_val_reg[24]
  -------------------------------------------------------------------
                         required time                          4.913    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                 -0.397    

Slack (VIOLATED) :        -0.397ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            return_val_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.259ns (22.620%)  route 0.886ns (77.380%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.818ns = ( 4.818 - 1.000 ) 
    Source Clock Delay      (SCD):    4.166ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, estimated)       1.384     4.166    clk_IBUF_BUFG
    SLICE_X0Y101                                                      r  FSM_sequential_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.216     4.382 r  FSM_sequential_cur_state_reg[3]/Q
                         net (fo=11, estimated)       0.548     4.930    cur_state[3]
    SLICE_X0Y105                                                      r  return_val[31]_i_1/I1
    SLICE_X0Y105         LUT5 (Prop_lut5_I1_O)        0.043     4.973 r  return_val[31]_i_1/O
                         net (fo=32, estimated)       0.338     5.311    n_2_return_val[31]_i_1
    SLICE_X1Y105         FDRE                                         r  return_val_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
    AL31                                              0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.992     3.482    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.554 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, estimated)       1.264     4.818    clk_IBUF_BUFG
    SLICE_X1Y105                                                      r  return_val_reg[25]/C
                         clock pessimism              0.324     5.143    
                         clock uncertainty           -0.035     5.107    
    SLICE_X1Y105         FDRE (Setup_fdre_C_CE)      -0.194     4.913    return_val_reg[25]
  -------------------------------------------------------------------
                         required time                          4.913    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                 -0.397    

Slack (VIOLATED) :        -0.397ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            return_val_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.259ns (22.620%)  route 0.886ns (77.380%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.818ns = ( 4.818 - 1.000 ) 
    Source Clock Delay      (SCD):    4.166ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, estimated)       1.384     4.166    clk_IBUF_BUFG
    SLICE_X0Y101                                                      r  FSM_sequential_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.216     4.382 r  FSM_sequential_cur_state_reg[3]/Q
                         net (fo=11, estimated)       0.548     4.930    cur_state[3]
    SLICE_X0Y105                                                      r  return_val[31]_i_1/I1
    SLICE_X0Y105         LUT5 (Prop_lut5_I1_O)        0.043     4.973 r  return_val[31]_i_1/O
                         net (fo=32, estimated)       0.338     5.311    n_2_return_val[31]_i_1
    SLICE_X1Y105         FDRE                                         r  return_val_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
    AL31                                              0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.992     3.482    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.554 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, estimated)       1.264     4.818    clk_IBUF_BUFG
    SLICE_X1Y105                                                      r  return_val_reg[26]/C
                         clock pessimism              0.324     5.143    
                         clock uncertainty           -0.035     5.107    
    SLICE_X1Y105         FDRE (Setup_fdre_C_CE)      -0.194     4.913    return_val_reg[26]
  -------------------------------------------------------------------
                         required time                          4.913    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                 -0.397    

Slack (VIOLATED) :        -0.397ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            return_val_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.259ns (22.620%)  route 0.886ns (77.380%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.818ns = ( 4.818 - 1.000 ) 
    Source Clock Delay      (SCD):    4.166ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, estimated)       1.384     4.166    clk_IBUF_BUFG
    SLICE_X0Y101                                                      r  FSM_sequential_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.216     4.382 r  FSM_sequential_cur_state_reg[3]/Q
                         net (fo=11, estimated)       0.548     4.930    cur_state[3]
    SLICE_X0Y105                                                      r  return_val[31]_i_1/I1
    SLICE_X0Y105         LUT5 (Prop_lut5_I1_O)        0.043     4.973 r  return_val[31]_i_1/O
                         net (fo=32, estimated)       0.338     5.311    n_2_return_val[31]_i_1
    SLICE_X1Y105         FDRE                                         r  return_val_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
    AL31                                              0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.992     3.482    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.554 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, estimated)       1.264     4.818    clk_IBUF_BUFG
    SLICE_X1Y105                                                      r  return_val_reg[27]/C
                         clock pessimism              0.324     5.143    
                         clock uncertainty           -0.035     5.107    
    SLICE_X1Y105         FDRE (Setup_fdre_C_CE)      -0.194     4.913    return_val_reg[27]
  -------------------------------------------------------------------
                         required time                          4.913    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                 -0.397    

Slack (VIOLATED) :        -0.397ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            return_val_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.259ns (22.620%)  route 0.886ns (77.380%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.818ns = ( 4.818 - 1.000 ) 
    Source Clock Delay      (SCD):    4.166ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, estimated)       1.384     4.166    clk_IBUF_BUFG
    SLICE_X0Y101                                                      r  FSM_sequential_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.216     4.382 r  FSM_sequential_cur_state_reg[3]/Q
                         net (fo=11, estimated)       0.548     4.930    cur_state[3]
    SLICE_X0Y105                                                      r  return_val[31]_i_1/I1
    SLICE_X0Y105         LUT5 (Prop_lut5_I1_O)        0.043     4.973 r  return_val[31]_i_1/O
                         net (fo=32, estimated)       0.338     5.311    n_2_return_val[31]_i_1
    SLICE_X1Y105         FDRE                                         r  return_val_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
    AL31                                              0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.992     3.482    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.554 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, estimated)       1.264     4.818    clk_IBUF_BUFG
    SLICE_X1Y105                                                      r  return_val_reg[28]/C
                         clock pessimism              0.324     5.143    
                         clock uncertainty           -0.035     5.107    
    SLICE_X1Y105         FDRE (Setup_fdre_C_CE)      -0.194     4.913    return_val_reg[28]
  -------------------------------------------------------------------
                         required time                          4.913    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                 -0.397    

Slack (VIOLATED) :        -0.397ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            return_val_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.259ns (22.620%)  route 0.886ns (77.380%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.818ns = ( 4.818 - 1.000 ) 
    Source Clock Delay      (SCD):    4.166ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, estimated)       1.384     4.166    clk_IBUF_BUFG
    SLICE_X0Y101                                                      r  FSM_sequential_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.216     4.382 r  FSM_sequential_cur_state_reg[3]/Q
                         net (fo=11, estimated)       0.548     4.930    cur_state[3]
    SLICE_X0Y105                                                      r  return_val[31]_i_1/I1
    SLICE_X0Y105         LUT5 (Prop_lut5_I1_O)        0.043     4.973 r  return_val[31]_i_1/O
                         net (fo=32, estimated)       0.338     5.311    n_2_return_val[31]_i_1
    SLICE_X1Y105         FDRE                                         r  return_val_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
    AL31                                              0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.992     3.482    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.554 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, estimated)       1.264     4.818    clk_IBUF_BUFG
    SLICE_X1Y105                                                      r  return_val_reg[29]/C
                         clock pessimism              0.324     5.143    
                         clock uncertainty           -0.035     5.107    
    SLICE_X1Y105         FDRE (Setup_fdre_C_CE)      -0.194     4.913    return_val_reg[29]
  -------------------------------------------------------------------
                         required time                          4.913    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                 -0.397    

Slack (VIOLATED) :        -0.397ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            return_val_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.259ns (22.620%)  route 0.886ns (77.380%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.818ns = ( 4.818 - 1.000 ) 
    Source Clock Delay      (SCD):    4.166ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, estimated)       1.384     4.166    clk_IBUF_BUFG
    SLICE_X0Y101                                                      r  FSM_sequential_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.216     4.382 r  FSM_sequential_cur_state_reg[3]/Q
                         net (fo=11, estimated)       0.548     4.930    cur_state[3]
    SLICE_X0Y105                                                      r  return_val[31]_i_1/I1
    SLICE_X0Y105         LUT5 (Prop_lut5_I1_O)        0.043     4.973 r  return_val[31]_i_1/O
                         net (fo=32, estimated)       0.338     5.311    n_2_return_val[31]_i_1
    SLICE_X1Y105         FDRE                                         r  return_val_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
    AL31                                              0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.992     3.482    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.554 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, estimated)       1.264     4.818    clk_IBUF_BUFG
    SLICE_X1Y105                                                      r  return_val_reg[2]/C
                         clock pessimism              0.324     5.143    
                         clock uncertainty           -0.035     5.107    
    SLICE_X1Y105         FDRE (Setup_fdre_C_CE)      -0.194     4.913    return_val_reg[2]
  -------------------------------------------------------------------
                         required time                          4.913    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                 -0.397    

Slack (VIOLATED) :        -0.397ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            return_val_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.259ns (22.620%)  route 0.886ns (77.380%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.818ns = ( 4.818 - 1.000 ) 
    Source Clock Delay      (SCD):    4.166ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, estimated)       1.384     4.166    clk_IBUF_BUFG
    SLICE_X0Y101                                                      r  FSM_sequential_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.216     4.382 r  FSM_sequential_cur_state_reg[3]/Q
                         net (fo=11, estimated)       0.548     4.930    cur_state[3]
    SLICE_X0Y105                                                      r  return_val[31]_i_1/I1
    SLICE_X0Y105         LUT5 (Prop_lut5_I1_O)        0.043     4.973 r  return_val[31]_i_1/O
                         net (fo=32, estimated)       0.338     5.311    n_2_return_val[31]_i_1
    SLICE_X1Y105         FDRE                                         r  return_val_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
    AL31                                              0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.992     3.482    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.554 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, estimated)       1.264     4.818    clk_IBUF_BUFG
    SLICE_X1Y105                                                      r  return_val_reg[9]/C
                         clock pessimism              0.324     5.143    
                         clock uncertainty           -0.035     5.107    
    SLICE_X1Y105         FDRE (Setup_fdre_C_CE)      -0.194     4.913    return_val_reg[9]
  -------------------------------------------------------------------
                         required time                          4.913    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                 -0.397    

Slack (VIOLATED) :        -0.390ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.205ns  (logic 0.259ns (21.494%)  route 0.946ns (78.506%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.964ns = ( 4.964 - 1.000 ) 
    Source Clock Delay      (SCD):    4.166ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, estimated)       1.384     4.166    clk_IBUF_BUFG
    SLICE_X0Y100                                                      r  FSM_sequential_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.216     4.382 r  FSM_sequential_cur_state_reg[0]/Q
                         net (fo=11, estimated)       0.528     4.910    cur_state[0]
    SLICE_X0Y99                                                       r  tmp[31]_i_1/I1
    SLICE_X0Y99          LUT5 (Prop_lut5_I1_O)        0.043     4.953 r  tmp[31]_i_1/O
                         net (fo=32, estimated)       0.418     5.371    n_2_tmp[31]_i_1
    SLICE_X0Y94          FDRE                                         r  tmp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
    AL31                                              0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.992     3.482    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.554 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, estimated)       1.410     4.964    clk_IBUF_BUFG
    SLICE_X0Y94                                                       r  tmp_reg[0]/C
                         clock pessimism              0.245     5.210    
                         clock uncertainty           -0.035     5.174    
    SLICE_X0Y94          FDRE (Setup_fdre_C_CE)      -0.194     4.980    tmp_reg[0]
  -------------------------------------------------------------------
                         required time                          4.980    
                         arrival time                          -5.371    
  -------------------------------------------------------------------
                         slack                                 -0.390    




