

================================================================
== Synthesis Summary Report of 'forward'
================================================================
+ General Information: 
    * Date:           Thu Nov 28 18:50:31 2024
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        forward
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z007s-clg225-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------------+--------+----------+------------+-----+
    |                Modules                | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |            |        |          |            |     |
    |                & Loops                | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|    BRAM    |   DSP  |    FF    |     LUT    | URAM|
    +---------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------------+--------+----------+------------+-----+
    |+ forward                              |     -|  0.22|   184518|  1.845e+06|         -|   184519|     -|        no|  132 (132%)|  5 (7%)|  761 (2%)|  1485 (10%)|    -|
    | + forward_Pipeline_VITIS_LOOP_88_5    |     -|  0.30|      299|  2.990e+03|         -|      299|     -|        no|           -|       -|  88 (~0%)|    185 (1%)|    -|
    |  o VITIS_LOOP_88_5                    |    II|  7.30|      297|  2.970e+03|         3|        3|    99|       yes|           -|       -|         -|           -|    -|
    | o VITIS_LOOP_68_1                     |     -|  7.30|   184215|  1.842e+06|     61405|        -|     3|        no|           -|       -|         -|           -|    -|
    |  + forward_Pipeline_VITIS_LOOP_81_4   |     -|  1.76|      102|  1.020e+03|         -|      102|     -|        no|           -|       -|  17 (~0%)|    52 (~0%)|    -|
    |   o VITIS_LOOP_81_4                   |     -|  7.30|      100|  1.000e+03|         2|        1|   100|       yes|           -|       -|         -|           -|    -|
    |  o VITIS_LOOP_71_2                    |     -|  7.30|    61300|  6.130e+05|       613|        -|   100|        no|           -|       -|         -|           -|    -|
    |   + forward_Pipeline_VITIS_LOOP_73_3  |     -|  0.97|      607|  6.070e+03|         -|      607|     -|        no|  128 (128%)|  5 (7%)|  525 (1%)|    827 (5%)|    -|
    |    o VITIS_LOOP_73_3                  |    II|  7.30|      605|  6.050e+03|        12|        6|   100|       yes|           -|       -|         -|           -|    -|
    +---------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------------+--------+----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+-----------+----------+
| Port      | Mode    | Direction | Bitwidth |
+-----------+---------+-----------+----------+
| ap_return |         | out       | 32       |
| input0    | ap_none | in        | 32       |
| input1    | ap_none | in        | 32       |
| input2    | ap_none | in        | 32       |
| input3    | ap_none | in        | 32       |
+-----------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| input0   | in        | float    |
| input1   | in        | float    |
| input2   | in        | float    |
| input3   | in        | float    |
| return   | out       | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| input0   | input0       | port    |
| input1   | input1       | port    |
| input2   | input2       | port    |
| input3   | input3       | port    |
| return   | ap_return    | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------+-----+--------+-------------+--------+----------+---------+
| Name                                 | DSP | Pragma | Variable    | Op     | Impl     | Latency |
+--------------------------------------+-----+--------+-------------+--------+----------+---------+
| + forward                            | 5   |        |             |        |          |         |
|   add_ln68_1_fu_276_p2               |     |        | add_ln68_1  | add    | fabric   | 0       |
|   icmp_ln68_fu_282_p2                |     |        | icmp_ln68   | seteq  | auto     | 0       |
|   add_ln68_fu_288_p2                 |     |        | add_ln68    | add    | fabric   | 0       |
|   icmp_ln71_fu_294_p2                |     |        | icmp_ln71   | seteq  | auto     | 0       |
|   add_ln71_fu_300_p2                 |     |        | add_ln71    | add    | fabric   | 0       |
|   add_ln72_fu_310_p2                 |     |        | add_ln72    | add    | fabric   | 0       |
|   mul_9ns_8ns_15_1_1_U17             |     |        | mul_ln71    | mul    | auto     | 0       |
|   icmp_ln16_fu_363_p2                |     |        | icmp_ln16   | setne  | auto     | 0       |
|   icmp_ln16_1_fu_369_p2              |     |        | icmp_ln16_1 | seteq  | auto     | 0       |
|   or_ln16_fu_375_p2                  |     |        | or_ln16     | or     | auto     | 0       |
|   fcmp_32ns_32ns_1_2_no_dsp_1_U16    |     |        | tmp_4       | fcmp   | auto     | 1       |
|   and_ln16_fu_381_p2                 |     |        | and_ln16    | and    | auto     | 0       |
|   select_ln16_fu_387_p3              |     |        | select_ln16 | select | auto_sel | 0       |
|  + forward_Pipeline_VITIS_LOOP_88_5  | 0   |        |             |        |          |         |
|    icmp_ln88_fu_99_p2                |     |        | icmp_ln88   | seteq  | auto     | 0       |
|    icmp_ln89_fu_165_p2               |     |        | icmp_ln89   | setne  | auto     | 0       |
|    icmp_ln89_1_fu_171_p2             |     |        | icmp_ln89_1 | seteq  | auto     | 0       |
|    or_ln89_fu_189_p2                 |     |        | or_ln89     | or     | auto     | 0       |
|    icmp_ln89_2_fu_177_p2             |     |        | icmp_ln89_2 | setne  | auto     | 0       |
|    icmp_ln89_3_fu_183_p2             |     |        | icmp_ln89_3 | seteq  | auto     | 0       |
|    or_ln89_1_fu_193_p2               |     |        | or_ln89_1   | or     | auto     | 0       |
|    and_ln89_fu_197_p2                |     |        | and_ln89    | and    | auto     | 0       |
|    and_ln89_1_fu_203_p2              |     |        | and_ln89_1  | and    | auto     | 0       |
|    max_index_4_fu_212_p3             |     |        | max_index_4 | select | auto_sel | 0       |
|    add_ln88_fu_118_p2                |     |        | add_ln88    | add    | fabric   | 0       |
|  + forward_Pipeline_VITIS_LOOP_81_4  | 0   |        |             |        |          |         |
|    icmp_ln81_fu_69_p2                |     |        | icmp_ln81   | seteq  | auto     | 0       |
|    add_ln81_fu_75_p2                 |     |        | add_ln81    | add    | fabric   | 0       |
|  + forward_Pipeline_VITIS_LOOP_73_3  | 5   |        |             |        |          |         |
|    icmp_ln73_fu_132_p2               |     |        | icmp_ln73   | seteq  | auto     | 0       |
|    add_ln73_fu_138_p2                |     |        | add_ln73    | add    | fabric   | 0       |
|    add_ln74_fu_153_p2                |     |        | add_ln74    | add    | fabric   | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul         | fmul   | maxdsp   | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | sum_2       | fadd   | fulldsp  | 4       |
+--------------------------------------+-----+--------+-------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
+-------------------------------------+---------------+------+------+------+--------+--------------------+------+---------+------------------+
| Name                                | Usage         | Type | BRAM | URAM | Pragma | Variable           | Impl | Latency | Bitwidth, Depth, |
|                                     |               |      |      |      |        |                    |      |         | Banks            |
+-------------------------------------+---------------+------+------+------+--------+--------------------+------+---------+------------------+
| + forward                           |               |      | 132  | 0    |        |                    |      |         |                  |
|   current_input_U                   | ram_t2p array |      | 2    |      |        | current_input      | auto | 1       | 32, 100, 1       |
|   next_input_U                      | ram_1p array  |      | 1    |      |        | next_input         | auto | 1       | 32, 100, 1       |
|   mlp_layers_biases_U               | rom_1p        |      | 1    |      |        | mlp_layers_biases  | auto | 1       | 32, 500, 1       |
|  + forward_Pipeline_VITIS_LOOP_73_3 |               |      | 128  | 0    |        |                    |      |         |                  |
|    mlp_layers_weights_U             | rom_1p        |      | 128  |      |        | mlp_layers_weights | auto | 1       | 32, 50000, 1     |
+-------------------------------------+---------------+------+------+------+--------+--------------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+-------------------------------------+
| Type     | Options | Location                            |
+----------+---------+-------------------------------------+
| inline   |         | ../utils.c:9 in sigmoid             |
| inline   |         | ../utils.c:15 in relu               |
| inline   |         | ../utils.c:21 in leakyrelu          |
| inline   |         | ../utils.c:27 in heavyside          |
| inline   |         | ../utils.c:33 in linear             |
| inline   |         | ../utils.c:41 in sigmoid_derivative |
| inline   |         | ../utils.c:47 in linear_derivative  |
| inline   |         | ../utils.c:53 in relu_derivative    |
| inline   |         | ../utils.c:61 in meansquarederror   |
| pipeline |         | ../utils.c:64 in meansquarederror   |
| inline   |         | ../utils.c:73 in binarycrossentropy |
| pipeline |         | ../utils.c:76 in binarycrossentropy |
| inline   |         | ../utils.c:88 in exp_approx         |
+----------+---------+-------------------------------------+


