// Seed: 3987806663
module module_0 #(
    parameter id_9 = 32'd84
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  bit [1  ==  (  -1  ) : -1] id_6;
  supply0 id_7;
  always @(negedge id_5 or posedge id_3) id_6 = id_7 != -1;
  wire id_8;
  parameter id_9 = 1 >> -1;
  assign id_7 = -1;
  logic id_10, id_11;
  final $clog2(id_9);
  ;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri0 id_1,
    output wand id_2,
    input  wand id_3
);
  logic ["" : 1] id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  assign id_5 = -1'h0;
  assign id_0 = -1;
endmodule
