{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1417770926232 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1417770926237 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 05 01:15:25 2014 " "Processing started: Fri Dec 05 01:15:25 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1417770926237 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1417770926237 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vgacam -c vgacam " "Command: quartus_map --read_settings_files=on --write_settings_files=off vgacam -c vgacam" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1417770926237 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1417770927333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalcamera.sv 3 3 " "Found 3 design units, including 3 entities, in source file finalcamera.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_fpga " "Found entity 1: final_project_fpga" {  } { { "finalcamera.sv" "" { Text "H:/microps_final_project/microps/ram_vgaCool/finalcamera.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417770927455 ""} { "Info" "ISGN_ENTITY_NAME" "2 camera_controller " "Found entity 2: camera_controller" {  } { { "finalcamera.sv" "" { Text "H:/microps_final_project/microps/ram_vgaCool/finalcamera.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417770927455 ""} { "Info" "ISGN_ENTITY_NAME" "3 read_y_cr_cb " "Found entity 3: read_y_cr_cb" {  } { { "finalcamera.sv" "" { Text "H:/microps_final_project/microps/ram_vgaCool/finalcamera.sv" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417770927455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417770927455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 3 3 " "Found 3 design units, including 3 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgacam " "Found entity 1: vgacam" {  } { { "vga.sv" "" { Text "H:/microps_final_project/microps/ram_vgaCool/vga.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417770927491 ""} { "Info" "ISGN_ENTITY_NAME" "2 vgaController " "Found entity 2: vgaController" {  } { { "vga.sv" "" { Text "H:/microps_final_project/microps/ram_vgaCool/vga.sv" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417770927491 ""} { "Info" "ISGN_ENTITY_NAME" "3 videoGen " "Found entity 3: videoGen" {  } { { "vga.sv" "" { Text "H:/microps_final_project/microps/ram_vgaCool/vga.sv" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417770927491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417770927491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "H:/microps_final_project/microps/ram_vgaCool/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417770927533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417770927533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "H:/microps_final_project/microps/ram_vgaCool/RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417770927621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417770927621 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "areset_sig vga.sv(15) " "Verilog HDL Implicit Net warning at vga.sv(15): created implicit net for \"areset_sig\"" {  } { { "vga.sv" "" { Text "H:/microps_final_project/microps/ram_vgaCool/vga.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1417770927624 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inclk0_sig vga.sv(16) " "Verilog HDL Implicit Net warning at vga.sv(16): created implicit net for \"inclk0_sig\"" {  } { { "vga.sv" "" { Text "H:/microps_final_project/microps/ram_vgaCool/vga.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1417770927624 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c0_sig vga.sv(17) " "Verilog HDL Implicit Net warning at vga.sv(17): created implicit net for \"c0_sig\"" {  } { { "vga.sv" "" { Text "H:/microps_final_project/microps/ram_vgaCool/vga.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1417770927624 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "locked_sig vga.sv(18) " "Verilog HDL Implicit Net warning at vga.sv(18): created implicit net for \"locked_sig\"" {  } { { "vga.sv" "" { Text "H:/microps_final_project/microps/ram_vgaCool/vga.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1417770927624 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vgacam " "Elaborating entity \"vgacam\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1417770928169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "vga.sv" "pll_inst" { Text "H:/microps_final_project/microps/ram_vgaCool/vga.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417770928187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "H:/microps_final_project/microps/ram_vgaCool/pll.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417770928340 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "H:/microps_final_project/microps/ram_vgaCool/pll.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1417770928354 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1600 " "Parameter \"clk0_divide_by\" = \"1600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1007 " "Parameter \"clk0_multiply_by\" = \"1007\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 25000 " "Parameter \"inclk0_input_frequency\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770928362 ""}  } { { "pll.v" "" { Text "H:/microps_final_project/microps/ram_vgaCool/pll.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1417770928362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "H:/microps_final_project/microps/ram_vgaCool/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417770928559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417770928559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417770928567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_fpga final_project_fpga:final_project_fpga " "Elaborating entity \"final_project_fpga\" for hierarchy \"final_project_fpga:final_project_fpga\"" {  } { { "vga.sv" "final_project_fpga" { Text "H:/microps_final_project/microps/ram_vgaCool/vga.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417770928629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_y_cr_cb final_project_fpga:final_project_fpga\|read_y_cr_cb:read_y_cr_cb " "Elaborating entity \"read_y_cr_cb\" for hierarchy \"final_project_fpga:final_project_fpga\|read_y_cr_cb:read_y_cr_cb\"" {  } { { "finalcamera.sv" "read_y_cr_cb" { Text "H:/microps_final_project/microps/ram_vgaCool/finalcamera.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417770928709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_controller final_project_fpga:final_project_fpga\|camera_controller:cam_cont " "Elaborating entity \"camera_controller\" for hierarchy \"final_project_fpga:final_project_fpga\|camera_controller:cam_cont\"" {  } { { "finalcamera.sv" "cam_cont" { Text "H:/microps_final_project/microps/ram_vgaCool/finalcamera.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417770928822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController vgaController:vgaCont " "Elaborating entity \"vgaController\" for hierarchy \"vgaController:vgaCont\"" {  } { { "vga.sv" "vgaCont" { Text "H:/microps_final_project/microps/ram_vgaCool/vga.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417770928954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM_inst " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM_inst\"" {  } { { "vga.sv" "RAM_inst" { Text "H:/microps_final_project/microps/ram_vgaCool/vga.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417770928966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:RAM_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:RAM_inst\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "altsyncram_component" { Text "H:/microps_final_project/microps/ram_vgaCool/RAM.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417770929147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:RAM_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:RAM_inst\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "" { Text "H:/microps_final_project/microps/ram_vgaCool/RAM.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1417770929152 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:RAM_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:RAM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770929153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770929153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770929153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770929153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770929153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770929153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770929153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770929153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32768 " "Parameter \"numwords_b\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770929153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770929153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770929153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770929153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770929153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770929153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770929153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770929153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770929153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770929153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417770929153 ""}  } { { "RAM.v" "" { Text "H:/microps_final_project/microps/ram_vgaCool/RAM.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1417770929153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mnm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mnm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mnm1 " "Found entity 1: altsyncram_mnm1" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "H:/microps_final_project/microps/ram_vgaCool/db/altsyncram_mnm1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417770929383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417770929383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mnm1 RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated " "Elaborating entity \"altsyncram_mnm1\" for hierarchy \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417770929390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dra.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dra " "Found entity 1: decode_dra" {  } { { "db/decode_dra.tdf" "" { Text "H:/microps_final_project/microps/ram_vgaCool/db/decode_dra.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417770929567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417770929567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dra RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|decode_dra:decode2 " "Elaborating entity \"decode_dra\" for hierarchy \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|decode_dra:decode2\"" {  } { { "db/altsyncram_mnm1.tdf" "decode2" { Text "H:/microps_final_project/microps/ram_vgaCool/db/altsyncram_mnm1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417770929575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_cnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_cnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_cnb " "Found entity 1: mux_cnb" {  } { { "db/mux_cnb.tdf" "" { Text "H:/microps_final_project/microps/ram_vgaCool/db/mux_cnb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417770929717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417770929717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_cnb RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|mux_cnb:mux3 " "Elaborating entity \"mux_cnb\" for hierarchy \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|mux_cnb:mux3\"" {  } { { "db/altsyncram_mnm1.tdf" "mux3" { Text "H:/microps_final_project/microps/ram_vgaCool/db/altsyncram_mnm1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417770929767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoGen videoGen:videoGen " "Elaborating entity \"videoGen\" for hierarchy \"videoGen:videoGen\"" {  } { { "vga.sv" "videoGen" { Text "H:/microps_final_project/microps/ram_vgaCool/vga.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417770929782 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/pll_altpll.v" "" { Text "H:/microps_final_project/microps/ram_vgaCool/db/pll_altpll.v" 92 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "pll.v" "" { Text "H:/microps_final_project/microps/ram_vgaCool/pll.v" 103 0 0 } } { "vga.sv" "" { Text "H:/microps_final_project/microps/ram_vgaCool/vga.sv" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417770930396 "|vgacam|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1417770930396 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1417770930396 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a8 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "H:/microps_final_project/microps/ram_vgaCool/db/altsyncram_mnm1.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "H:/microps_final_project/microps/ram_vgaCool/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "H:/microps_final_project/microps/ram_vgaCool/vga.sv" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417770930396 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a9 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "H:/microps_final_project/microps/ram_vgaCool/db/altsyncram_mnm1.tdf" 347 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "H:/microps_final_project/microps/ram_vgaCool/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "H:/microps_final_project/microps/ram_vgaCool/vga.sv" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417770930396 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a10 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "H:/microps_final_project/microps/ram_vgaCool/db/altsyncram_mnm1.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "H:/microps_final_project/microps/ram_vgaCool/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "H:/microps_final_project/microps/ram_vgaCool/vga.sv" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417770930396 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a11 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "H:/microps_final_project/microps/ram_vgaCool/db/altsyncram_mnm1.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "H:/microps_final_project/microps/ram_vgaCool/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "H:/microps_final_project/microps/ram_vgaCool/vga.sv" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417770930396 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a12 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "H:/microps_final_project/microps/ram_vgaCool/db/altsyncram_mnm1.tdf" 446 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "H:/microps_final_project/microps/ram_vgaCool/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "H:/microps_final_project/microps/ram_vgaCool/vga.sv" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417770930396 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a13 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "H:/microps_final_project/microps/ram_vgaCool/db/altsyncram_mnm1.tdf" 479 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "H:/microps_final_project/microps/ram_vgaCool/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "H:/microps_final_project/microps/ram_vgaCool/vga.sv" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417770930396 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a14 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "H:/microps_final_project/microps/ram_vgaCool/db/altsyncram_mnm1.tdf" 512 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "H:/microps_final_project/microps/ram_vgaCool/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "H:/microps_final_project/microps/ram_vgaCool/vga.sv" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417770930396 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a15 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "H:/microps_final_project/microps/ram_vgaCool/db/altsyncram_mnm1.tdf" 545 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "H:/microps_final_project/microps/ram_vgaCool/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "H:/microps_final_project/microps/ram_vgaCool/vga.sv" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417770930396 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a24 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "H:/microps_final_project/microps/ram_vgaCool/db/altsyncram_mnm1.tdf" 842 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "H:/microps_final_project/microps/ram_vgaCool/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "H:/microps_final_project/microps/ram_vgaCool/vga.sv" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417770930396 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a25 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "H:/microps_final_project/microps/ram_vgaCool/db/altsyncram_mnm1.tdf" 875 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "H:/microps_final_project/microps/ram_vgaCool/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "H:/microps_final_project/microps/ram_vgaCool/vga.sv" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417770930396 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a26 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "H:/microps_final_project/microps/ram_vgaCool/db/altsyncram_mnm1.tdf" 908 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "H:/microps_final_project/microps/ram_vgaCool/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "H:/microps_final_project/microps/ram_vgaCool/vga.sv" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417770930396 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a27 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "H:/microps_final_project/microps/ram_vgaCool/db/altsyncram_mnm1.tdf" 941 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "H:/microps_final_project/microps/ram_vgaCool/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "H:/microps_final_project/microps/ram_vgaCool/vga.sv" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417770930396 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a28 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "H:/microps_final_project/microps/ram_vgaCool/db/altsyncram_mnm1.tdf" 974 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "H:/microps_final_project/microps/ram_vgaCool/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "H:/microps_final_project/microps/ram_vgaCool/vga.sv" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417770930396 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a29 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "H:/microps_final_project/microps/ram_vgaCool/db/altsyncram_mnm1.tdf" 1007 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "H:/microps_final_project/microps/ram_vgaCool/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "H:/microps_final_project/microps/ram_vgaCool/vga.sv" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417770930396 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a30 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "H:/microps_final_project/microps/ram_vgaCool/db/altsyncram_mnm1.tdf" 1040 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "H:/microps_final_project/microps/ram_vgaCool/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "H:/microps_final_project/microps/ram_vgaCool/vga.sv" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417770930396 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a31 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "H:/microps_final_project/microps/ram_vgaCool/db/altsyncram_mnm1.tdf" 1073 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "H:/microps_final_project/microps/ram_vgaCool/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "H:/microps_final_project/microps/ram_vgaCool/vga.sv" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417770930396 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a40 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "H:/microps_final_project/microps/ram_vgaCool/db/altsyncram_mnm1.tdf" 1370 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "H:/microps_final_project/microps/ram_vgaCool/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "H:/microps_final_project/microps/ram_vgaCool/vga.sv" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417770930396 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a41 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "H:/microps_final_project/microps/ram_vgaCool/db/altsyncram_mnm1.tdf" 1403 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "H:/microps_final_project/microps/ram_vgaCool/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "H:/microps_final_project/microps/ram_vgaCool/vga.sv" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417770930396 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a42 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "H:/microps_final_project/microps/ram_vgaCool/db/altsyncram_mnm1.tdf" 1436 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "H:/microps_final_project/microps/ram_vgaCool/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "H:/microps_final_project/microps/ram_vgaCool/vga.sv" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417770930396 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a43 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "H:/microps_final_project/microps/ram_vgaCool/db/altsyncram_mnm1.tdf" 1469 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "H:/microps_final_project/microps/ram_vgaCool/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "H:/microps_final_project/microps/ram_vgaCool/vga.sv" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417770930396 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a44 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "H:/microps_final_project/microps/ram_vgaCool/db/altsyncram_mnm1.tdf" 1502 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "H:/microps_final_project/microps/ram_vgaCool/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "H:/microps_final_project/microps/ram_vgaCool/vga.sv" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417770930396 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a45 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "H:/microps_final_project/microps/ram_vgaCool/db/altsyncram_mnm1.tdf" 1535 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "H:/microps_final_project/microps/ram_vgaCool/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "H:/microps_final_project/microps/ram_vgaCool/vga.sv" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417770930396 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a46 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "H:/microps_final_project/microps/ram_vgaCool/db/altsyncram_mnm1.tdf" 1568 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "H:/microps_final_project/microps/ram_vgaCool/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "H:/microps_final_project/microps/ram_vgaCool/vga.sv" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417770930396 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a47 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "H:/microps_final_project/microps/ram_vgaCool/db/altsyncram_mnm1.tdf" 1601 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "H:/microps_final_project/microps/ram_vgaCool/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "H:/microps_final_project/microps/ram_vgaCool/vga.sv" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417770930396 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a56 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "H:/microps_final_project/microps/ram_vgaCool/db/altsyncram_mnm1.tdf" 1898 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "H:/microps_final_project/microps/ram_vgaCool/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "H:/microps_final_project/microps/ram_vgaCool/vga.sv" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417770930396 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a57 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "H:/microps_final_project/microps/ram_vgaCool/db/altsyncram_mnm1.tdf" 1931 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "H:/microps_final_project/microps/ram_vgaCool/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "H:/microps_final_project/microps/ram_vgaCool/vga.sv" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417770930396 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a58 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "H:/microps_final_project/microps/ram_vgaCool/db/altsyncram_mnm1.tdf" 1964 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "H:/microps_final_project/microps/ram_vgaCool/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "H:/microps_final_project/microps/ram_vgaCool/vga.sv" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417770930396 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a59 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "H:/microps_final_project/microps/ram_vgaCool/db/altsyncram_mnm1.tdf" 1997 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "H:/microps_final_project/microps/ram_vgaCool/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "H:/microps_final_project/microps/ram_vgaCool/vga.sv" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417770930396 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a60 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "H:/microps_final_project/microps/ram_vgaCool/db/altsyncram_mnm1.tdf" 2030 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "H:/microps_final_project/microps/ram_vgaCool/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "H:/microps_final_project/microps/ram_vgaCool/vga.sv" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417770930396 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a61 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "H:/microps_final_project/microps/ram_vgaCool/db/altsyncram_mnm1.tdf" 2063 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "H:/microps_final_project/microps/ram_vgaCool/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "H:/microps_final_project/microps/ram_vgaCool/vga.sv" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417770930396 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a62 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "H:/microps_final_project/microps/ram_vgaCool/db/altsyncram_mnm1.tdf" 2096 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "H:/microps_final_project/microps/ram_vgaCool/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "H:/microps_final_project/microps/ram_vgaCool/vga.sv" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417770930396 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a63 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "H:/microps_final_project/microps/ram_vgaCool/db/altsyncram_mnm1.tdf" 2129 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "H:/microps_final_project/microps/ram_vgaCool/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "H:/microps_final_project/microps/ram_vgaCool/vga.sv" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417770930396 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a63"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1417770930396 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1417770930396 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1417770931514 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1417770931825 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1417770932195 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1417770933983 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1417770933983 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "capture " "No output dependent on input pin \"capture\"" {  } { { "vga.sv" "" { Text "H:/microps_final_project/microps/ram_vgaCool/vga.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1417770934557 "|vgacam|capture"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1417770934557 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "252 " "Implemented 252 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1417770934625 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1417770934625 ""} { "Info" "ICUT_CUT_TM_LCELLS" "169 " "Implemented 169 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1417770934625 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1417770934625 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1417770934625 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1417770934625 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "344 " "Peak virtual memory: 344 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1417770934819 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 05 01:15:34 2014 " "Processing ended: Fri Dec 05 01:15:34 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1417770934819 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1417770934819 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1417770934819 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1417770934819 ""}
