

================================================================
== Vitis HLS Report for 'sobelConvolve'
================================================================
* Date:           Wed Nov  5 08:17:22 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_ip
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu1cg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.138 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+-------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF  |  LUT  | URAM|
+-----------------+---------+-----+-------+-------+-----+
|DSP              |        -|    -|      -|      -|    -|
|Expression       |        -|    -|      0|   1056|    -|
|FIFO             |        -|    -|      -|      -|    -|
|Instance         |        -|    -|      -|      -|    -|
|Memory           |        -|    -|      -|      -|    -|
|Multiplexer      |        -|    -|      -|      -|    -|
|Register         |        -|    -|      -|      -|    -|
+-----------------+---------+-----+-------+-------+-----+
|Total            |        0|    0|      0|   1056|    0|
+-----------------+---------+-----+-------+-------+-----+
|Available        |      216|  216|  74880|  37440|    0|
+-----------------+---------+-----+-------+-------+-----+
|Utilization (%)  |        0|    0|      0|      2|    0|
+-----------------+---------+-----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln41_10_fu_1096_p2     |         +|   0|  0|  17|          12|          12|
    |add_ln41_11_fu_1116_p2     |         +|   0|  0|  20|          13|          13|
    |add_ln41_12_fu_1272_p2     |         +|   0|  0|  17|          12|          12|
    |add_ln41_13_fu_1292_p2     |         +|   0|  0|  20|          13|          13|
    |add_ln41_14_fu_1448_p2     |         +|   0|  0|  17|          12|          12|
    |add_ln41_15_fu_1468_p2     |         +|   0|  0|  20|          13|          13|
    |add_ln41_1_fu_236_p2       |         +|   0|  0|  20|          13|          13|
    |add_ln41_2_fu_392_p2       |         +|   0|  0|  17|          12|          12|
    |add_ln41_3_fu_412_p2       |         +|   0|  0|  20|          13|          13|
    |add_ln41_4_fu_568_p2       |         +|   0|  0|  17|          12|          12|
    |add_ln41_5_fu_588_p2       |         +|   0|  0|  20|          13|          13|
    |add_ln41_6_fu_744_p2       |         +|   0|  0|  17|          12|          12|
    |add_ln41_7_fu_764_p2       |         +|   0|  0|  20|          13|          13|
    |add_ln41_8_fu_920_p2       |         +|   0|  0|  17|          12|          12|
    |add_ln41_9_fu_940_p2       |         +|   0|  0|  20|          13|          13|
    |add_ln41_fu_216_p2         |         +|   0|  0|  17|          12|          12|
    |add_ln44_1_fu_406_p2       |         +|   0|  0|  17|          10|          10|
    |add_ln44_2_fu_582_p2       |         +|   0|  0|  17|          10|          10|
    |add_ln44_3_fu_758_p2       |         +|   0|  0|  17|          10|          10|
    |add_ln44_4_fu_934_p2       |         +|   0|  0|  17|          10|          10|
    |add_ln44_5_fu_1110_p2      |         +|   0|  0|  17|          10|          10|
    |add_ln44_6_fu_1286_p2      |         +|   0|  0|  17|          10|          10|
    |add_ln44_7_fu_1462_p2      |         +|   0|  0|  17|          10|          10|
    |add_ln44_fu_230_p2         |         +|   0|  0|  17|          10|          10|
    |sub_ln41_10_fu_1072_p2     |         -|   0|  0|  18|          11|          11|
    |sub_ln41_11_fu_1082_p2     |         -|   0|  0|  17|          12|          12|
    |sub_ln41_12_fu_1248_p2     |         -|   0|  0|  18|          11|          11|
    |sub_ln41_13_fu_1258_p2     |         -|   0|  0|  17|          12|          12|
    |sub_ln41_14_fu_1424_p2     |         -|   0|  0|  18|          11|          11|
    |sub_ln41_15_fu_1434_p2     |         -|   0|  0|  17|          12|          12|
    |sub_ln41_1_fu_202_p2       |         -|   0|  0|  17|          12|          12|
    |sub_ln41_2_fu_368_p2       |         -|   0|  0|  18|          11|          11|
    |sub_ln41_3_fu_378_p2       |         -|   0|  0|  17|          12|          12|
    |sub_ln41_4_fu_544_p2       |         -|   0|  0|  18|          11|          11|
    |sub_ln41_5_fu_554_p2       |         -|   0|  0|  17|          12|          12|
    |sub_ln41_6_fu_720_p2       |         -|   0|  0|  18|          11|          11|
    |sub_ln41_7_fu_730_p2       |         -|   0|  0|  17|          12|          12|
    |sub_ln41_8_fu_896_p2       |         -|   0|  0|  18|          11|          11|
    |sub_ln41_9_fu_906_p2       |         -|   0|  0|  17|          12|          12|
    |sub_ln41_fu_192_p2         |         -|   0|  0|  18|          11|          11|
    |tmp101_i_fu_1394_p2        |         -|   0|  0|  18|          11|          11|
    |tmp83_i_fu_338_p2          |         -|   0|  0|  18|          11|          11|
    |tmp86_i_fu_514_p2          |         -|   0|  0|  18|          11|          11|
    |tmp89_i_fu_690_p2          |         -|   0|  0|  18|          11|          11|
    |tmp92_i_fu_866_p2          |         -|   0|  0|  18|          11|          11|
    |tmp95_i_fu_1042_p2         |         -|   0|  0|  18|          11|          11|
    |tmp98_i_fu_1218_p2         |         -|   0|  0|  18|          11|          11|
    |tmp_i_fu_162_p2            |         -|   0|  0|  18|          11|          11|
    |icmp_ln46_1_fu_440_p2      |      icmp|   0|  0|  10|           3|           1|
    |icmp_ln46_2_fu_616_p2      |      icmp|   0|  0|  10|           3|           1|
    |icmp_ln46_3_fu_792_p2      |      icmp|   0|  0|  10|           3|           1|
    |icmp_ln46_4_fu_968_p2      |      icmp|   0|  0|  10|           3|           1|
    |icmp_ln46_5_fu_1144_p2     |      icmp|   0|  0|  10|           3|           1|
    |icmp_ln46_6_fu_1320_p2     |      icmp|   0|  0|  10|           3|           1|
    |icmp_ln46_7_fu_1496_p2     |      icmp|   0|  0|  10|           3|           1|
    |icmp_ln46_fu_264_p2        |      icmp|   0|  0|  10|           3|           1|
    |or_ln44_1_fu_460_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln44_2_fu_636_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln44_3_fu_812_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln44_4_fu_988_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln44_5_fu_1164_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln44_6_fu_1340_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln44_7_fu_1516_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln44_fu_284_p2          |        or|   0|  0|   2|           1|           1|
    |select_ln44_10_fu_628_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln44_11_fu_804_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln44_12_fu_980_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln44_13_fu_1156_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln44_14_fu_1332_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln44_15_fu_1508_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln44_1_fu_466_p3    |    select|   0|  0|   9|           1|          10|
    |select_ln44_2_fu_642_p3    |    select|   0|  0|   9|           1|          10|
    |select_ln44_3_fu_818_p3    |    select|   0|  0|   9|           1|          10|
    |select_ln44_4_fu_994_p3    |    select|   0|  0|   9|           1|          10|
    |select_ln44_5_fu_1170_p3   |    select|   0|  0|   9|           1|          10|
    |select_ln44_6_fu_1346_p3   |    select|   0|  0|   9|           1|          10|
    |select_ln44_7_fu_1522_p3   |    select|   0|  0|   9|           1|          10|
    |select_ln44_8_fu_276_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln44_9_fu_452_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln44_fu_290_p3      |    select|   0|  0|   9|           1|          10|
    |xor_ln44_1_fu_446_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln44_2_fu_622_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln44_3_fu_798_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln44_4_fu_974_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln44_5_fu_1150_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln44_6_fu_1326_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln44_7_fu_1502_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln44_fu_270_p2         |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|1056|         608|         680|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+---------------------+-----+-----+------------+---------------------+--------------+
|ap_ready             |  out|    1|  ap_ctrl_hs|        sobelConvolve|  return value|
|ap_return            |  out|   80|  ap_ctrl_hs|        sobelConvolve|  return value|
|window_adjust_0_0_0  |   in|   10|     ap_none|  window_adjust_0_0_0|       pointer|
|window_adjust_0_2_0  |   in|   10|     ap_none|  window_adjust_0_2_0|       pointer|
|window_adjust_1_0_0  |   in|   10|     ap_none|  window_adjust_1_0_0|       pointer|
|window_adjust_1_2_0  |   in|   10|     ap_none|  window_adjust_1_2_0|       pointer|
|window_adjust_2_0_0  |   in|   10|     ap_none|  window_adjust_2_0_0|       pointer|
|window_adjust_2_2_0  |   in|   10|     ap_none|  window_adjust_2_2_0|       pointer|
|window_adjust_0_0_1  |   in|   10|     ap_none|  window_adjust_0_0_1|       pointer|
|window_adjust_0_2_1  |   in|   10|     ap_none|  window_adjust_0_2_1|       pointer|
|window_adjust_1_0_1  |   in|   10|     ap_none|  window_adjust_1_0_1|       pointer|
|window_adjust_1_2_1  |   in|   10|     ap_none|  window_adjust_1_2_1|       pointer|
|window_adjust_2_0_1  |   in|   10|     ap_none|  window_adjust_2_0_1|       pointer|
|window_adjust_2_2_1  |   in|   10|     ap_none|  window_adjust_2_2_1|       pointer|
|window_adjust_0_0_2  |   in|   10|     ap_none|  window_adjust_0_0_2|       pointer|
|window_adjust_0_2_2  |   in|   10|     ap_none|  window_adjust_0_2_2|       pointer|
|window_adjust_1_0_2  |   in|   10|     ap_none|  window_adjust_1_0_2|       pointer|
|window_adjust_1_2_2  |   in|   10|     ap_none|  window_adjust_1_2_2|       pointer|
|window_adjust_2_0_2  |   in|   10|     ap_none|  window_adjust_2_0_2|       pointer|
|window_adjust_2_2_2  |   in|   10|     ap_none|  window_adjust_2_2_2|       pointer|
|window_adjust_0_0_3  |   in|   10|     ap_none|  window_adjust_0_0_3|       pointer|
|window_adjust_0_2_3  |   in|   10|     ap_none|  window_adjust_0_2_3|       pointer|
|window_adjust_1_0_3  |   in|   10|     ap_none|  window_adjust_1_0_3|       pointer|
|window_adjust_1_2_3  |   in|   10|     ap_none|  window_adjust_1_2_3|       pointer|
|window_adjust_2_0_3  |   in|   10|     ap_none|  window_adjust_2_0_3|       pointer|
|window_adjust_2_2_3  |   in|   10|     ap_none|  window_adjust_2_2_3|       pointer|
|window_adjust_0_0_4  |   in|   10|     ap_none|  window_adjust_0_0_4|       pointer|
|window_adjust_0_2_4  |   in|   10|     ap_none|  window_adjust_0_2_4|       pointer|
|window_adjust_1_0_4  |   in|   10|     ap_none|  window_adjust_1_0_4|       pointer|
|window_adjust_1_2_4  |   in|   10|     ap_none|  window_adjust_1_2_4|       pointer|
|window_adjust_2_0_4  |   in|   10|     ap_none|  window_adjust_2_0_4|       pointer|
|window_adjust_2_2_4  |   in|   10|     ap_none|  window_adjust_2_2_4|       pointer|
|window_adjust_0_0_5  |   in|   10|     ap_none|  window_adjust_0_0_5|       pointer|
|window_adjust_0_2_5  |   in|   10|     ap_none|  window_adjust_0_2_5|       pointer|
|window_adjust_1_0_5  |   in|   10|     ap_none|  window_adjust_1_0_5|       pointer|
|window_adjust_1_2_5  |   in|   10|     ap_none|  window_adjust_1_2_5|       pointer|
|window_adjust_2_0_5  |   in|   10|     ap_none|  window_adjust_2_0_5|       pointer|
|window_adjust_2_2_5  |   in|   10|     ap_none|  window_adjust_2_2_5|       pointer|
|window_adjust_0_0_6  |   in|   10|     ap_none|  window_adjust_0_0_6|       pointer|
|window_adjust_0_2_6  |   in|   10|     ap_none|  window_adjust_0_2_6|       pointer|
|window_adjust_1_0_6  |   in|   10|     ap_none|  window_adjust_1_0_6|       pointer|
|window_adjust_1_2_6  |   in|   10|     ap_none|  window_adjust_1_2_6|       pointer|
|window_adjust_2_0_6  |   in|   10|     ap_none|  window_adjust_2_0_6|       pointer|
|window_adjust_2_2_6  |   in|   10|     ap_none|  window_adjust_2_2_6|       pointer|
|window_adjust_0_0_7  |   in|   10|     ap_none|  window_adjust_0_0_7|       pointer|
|window_adjust_0_2_7  |   in|   10|     ap_none|  window_adjust_0_2_7|       pointer|
|window_adjust_1_0_7  |   in|   10|     ap_none|  window_adjust_1_0_7|       pointer|
|window_adjust_1_2_7  |   in|   10|     ap_none|  window_adjust_1_2_7|       pointer|
|window_adjust_2_0_7  |   in|   10|     ap_none|  window_adjust_2_0_7|       pointer|
|window_adjust_2_2_7  |   in|   10|     ap_none|  window_adjust_2_2_7|       pointer|
+---------------------+-----+-----+------------+---------------------+--------------+

