
GenerateurSignaux.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007cb4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000340  08007e48  08007e48  00017e48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008188  08008188  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  08008188  08008188  00018188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008190  08008190  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008190  08008190  00018190  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008194  08008194  00018194  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08008198  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002007c  2**0
                  CONTENTS
 10 .bss          000007cc  2000007c  2000007c  0002007c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000848  20000848  0002007c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001013d  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002341  00000000  00000000  000301e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000eb8  00000000  00000000  00032530  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000dc0  00000000  00000000  000333e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022495  00000000  00000000  000341a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001068b  00000000  00000000  0005663d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ce6c4  00000000  00000000  00066cc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0013538c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004b54  00000000  00000000  001353dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .stab         00000024  00000000  00000000  00139f30  2**2
                  CONTENTS, READONLY, DEBUGGING
 23 .stabstr      0000004e  00000000  00000000  00139f54  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000007c 	.word	0x2000007c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007e2c 	.word	0x08007e2c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000080 	.word	0x20000080
 80001cc:	08007e2c 	.word	0x08007e2c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_d2iz>:
 8000b1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b20:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b24:	d215      	bcs.n	8000b52 <__aeabi_d2iz+0x36>
 8000b26:	d511      	bpl.n	8000b4c <__aeabi_d2iz+0x30>
 8000b28:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b30:	d912      	bls.n	8000b58 <__aeabi_d2iz+0x3c>
 8000b32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b42:	fa23 f002 	lsr.w	r0, r3, r2
 8000b46:	bf18      	it	ne
 8000b48:	4240      	negne	r0, r0
 8000b4a:	4770      	bx	lr
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b56:	d105      	bne.n	8000b64 <__aeabi_d2iz+0x48>
 8000b58:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	bf08      	it	eq
 8000b5e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b62:	4770      	bx	lr
 8000b64:	f04f 0000 	mov.w	r0, #0
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop

08000b6c <__aeabi_d2uiz>:
 8000b6c:	004a      	lsls	r2, r1, #1
 8000b6e:	d211      	bcs.n	8000b94 <__aeabi_d2uiz+0x28>
 8000b70:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b74:	d211      	bcs.n	8000b9a <__aeabi_d2uiz+0x2e>
 8000b76:	d50d      	bpl.n	8000b94 <__aeabi_d2uiz+0x28>
 8000b78:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b7c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b80:	d40e      	bmi.n	8000ba0 <__aeabi_d2uiz+0x34>
 8000b82:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b86:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b8a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	4770      	bx	lr
 8000b94:	f04f 0000 	mov.w	r0, #0
 8000b98:	4770      	bx	lr
 8000b9a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9e:	d102      	bne.n	8000ba6 <__aeabi_d2uiz+0x3a>
 8000ba0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ba4:	4770      	bx	lr
 8000ba6:	f04f 0000 	mov.w	r0, #0
 8000baa:	4770      	bx	lr

08000bac <__aeabi_uldivmod>:
 8000bac:	b953      	cbnz	r3, 8000bc4 <__aeabi_uldivmod+0x18>
 8000bae:	b94a      	cbnz	r2, 8000bc4 <__aeabi_uldivmod+0x18>
 8000bb0:	2900      	cmp	r1, #0
 8000bb2:	bf08      	it	eq
 8000bb4:	2800      	cmpeq	r0, #0
 8000bb6:	bf1c      	itt	ne
 8000bb8:	f04f 31ff 	movne.w	r1, #4294967295
 8000bbc:	f04f 30ff 	movne.w	r0, #4294967295
 8000bc0:	f000 b974 	b.w	8000eac <__aeabi_idiv0>
 8000bc4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bcc:	f000 f806 	bl	8000bdc <__udivmoddi4>
 8000bd0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd8:	b004      	add	sp, #16
 8000bda:	4770      	bx	lr

08000bdc <__udivmoddi4>:
 8000bdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000be0:	9d08      	ldr	r5, [sp, #32]
 8000be2:	4604      	mov	r4, r0
 8000be4:	468e      	mov	lr, r1
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d14d      	bne.n	8000c86 <__udivmoddi4+0xaa>
 8000bea:	428a      	cmp	r2, r1
 8000bec:	4694      	mov	ip, r2
 8000bee:	d969      	bls.n	8000cc4 <__udivmoddi4+0xe8>
 8000bf0:	fab2 f282 	clz	r2, r2
 8000bf4:	b152      	cbz	r2, 8000c0c <__udivmoddi4+0x30>
 8000bf6:	fa01 f302 	lsl.w	r3, r1, r2
 8000bfa:	f1c2 0120 	rsb	r1, r2, #32
 8000bfe:	fa20 f101 	lsr.w	r1, r0, r1
 8000c02:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c06:	ea41 0e03 	orr.w	lr, r1, r3
 8000c0a:	4094      	lsls	r4, r2
 8000c0c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c10:	0c21      	lsrs	r1, r4, #16
 8000c12:	fbbe f6f8 	udiv	r6, lr, r8
 8000c16:	fa1f f78c 	uxth.w	r7, ip
 8000c1a:	fb08 e316 	mls	r3, r8, r6, lr
 8000c1e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c22:	fb06 f107 	mul.w	r1, r6, r7
 8000c26:	4299      	cmp	r1, r3
 8000c28:	d90a      	bls.n	8000c40 <__udivmoddi4+0x64>
 8000c2a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c32:	f080 811f 	bcs.w	8000e74 <__udivmoddi4+0x298>
 8000c36:	4299      	cmp	r1, r3
 8000c38:	f240 811c 	bls.w	8000e74 <__udivmoddi4+0x298>
 8000c3c:	3e02      	subs	r6, #2
 8000c3e:	4463      	add	r3, ip
 8000c40:	1a5b      	subs	r3, r3, r1
 8000c42:	b2a4      	uxth	r4, r4
 8000c44:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c48:	fb08 3310 	mls	r3, r8, r0, r3
 8000c4c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c50:	fb00 f707 	mul.w	r7, r0, r7
 8000c54:	42a7      	cmp	r7, r4
 8000c56:	d90a      	bls.n	8000c6e <__udivmoddi4+0x92>
 8000c58:	eb1c 0404 	adds.w	r4, ip, r4
 8000c5c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c60:	f080 810a 	bcs.w	8000e78 <__udivmoddi4+0x29c>
 8000c64:	42a7      	cmp	r7, r4
 8000c66:	f240 8107 	bls.w	8000e78 <__udivmoddi4+0x29c>
 8000c6a:	4464      	add	r4, ip
 8000c6c:	3802      	subs	r0, #2
 8000c6e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c72:	1be4      	subs	r4, r4, r7
 8000c74:	2600      	movs	r6, #0
 8000c76:	b11d      	cbz	r5, 8000c80 <__udivmoddi4+0xa4>
 8000c78:	40d4      	lsrs	r4, r2
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	e9c5 4300 	strd	r4, r3, [r5]
 8000c80:	4631      	mov	r1, r6
 8000c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c86:	428b      	cmp	r3, r1
 8000c88:	d909      	bls.n	8000c9e <__udivmoddi4+0xc2>
 8000c8a:	2d00      	cmp	r5, #0
 8000c8c:	f000 80ef 	beq.w	8000e6e <__udivmoddi4+0x292>
 8000c90:	2600      	movs	r6, #0
 8000c92:	e9c5 0100 	strd	r0, r1, [r5]
 8000c96:	4630      	mov	r0, r6
 8000c98:	4631      	mov	r1, r6
 8000c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9e:	fab3 f683 	clz	r6, r3
 8000ca2:	2e00      	cmp	r6, #0
 8000ca4:	d14a      	bne.n	8000d3c <__udivmoddi4+0x160>
 8000ca6:	428b      	cmp	r3, r1
 8000ca8:	d302      	bcc.n	8000cb0 <__udivmoddi4+0xd4>
 8000caa:	4282      	cmp	r2, r0
 8000cac:	f200 80f9 	bhi.w	8000ea2 <__udivmoddi4+0x2c6>
 8000cb0:	1a84      	subs	r4, r0, r2
 8000cb2:	eb61 0303 	sbc.w	r3, r1, r3
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	469e      	mov	lr, r3
 8000cba:	2d00      	cmp	r5, #0
 8000cbc:	d0e0      	beq.n	8000c80 <__udivmoddi4+0xa4>
 8000cbe:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cc2:	e7dd      	b.n	8000c80 <__udivmoddi4+0xa4>
 8000cc4:	b902      	cbnz	r2, 8000cc8 <__udivmoddi4+0xec>
 8000cc6:	deff      	udf	#255	; 0xff
 8000cc8:	fab2 f282 	clz	r2, r2
 8000ccc:	2a00      	cmp	r2, #0
 8000cce:	f040 8092 	bne.w	8000df6 <__udivmoddi4+0x21a>
 8000cd2:	eba1 010c 	sub.w	r1, r1, ip
 8000cd6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cda:	fa1f fe8c 	uxth.w	lr, ip
 8000cde:	2601      	movs	r6, #1
 8000ce0:	0c20      	lsrs	r0, r4, #16
 8000ce2:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ce6:	fb07 1113 	mls	r1, r7, r3, r1
 8000cea:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cee:	fb0e f003 	mul.w	r0, lr, r3
 8000cf2:	4288      	cmp	r0, r1
 8000cf4:	d908      	bls.n	8000d08 <__udivmoddi4+0x12c>
 8000cf6:	eb1c 0101 	adds.w	r1, ip, r1
 8000cfa:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cfe:	d202      	bcs.n	8000d06 <__udivmoddi4+0x12a>
 8000d00:	4288      	cmp	r0, r1
 8000d02:	f200 80cb 	bhi.w	8000e9c <__udivmoddi4+0x2c0>
 8000d06:	4643      	mov	r3, r8
 8000d08:	1a09      	subs	r1, r1, r0
 8000d0a:	b2a4      	uxth	r4, r4
 8000d0c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d10:	fb07 1110 	mls	r1, r7, r0, r1
 8000d14:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d18:	fb0e fe00 	mul.w	lr, lr, r0
 8000d1c:	45a6      	cmp	lr, r4
 8000d1e:	d908      	bls.n	8000d32 <__udivmoddi4+0x156>
 8000d20:	eb1c 0404 	adds.w	r4, ip, r4
 8000d24:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d28:	d202      	bcs.n	8000d30 <__udivmoddi4+0x154>
 8000d2a:	45a6      	cmp	lr, r4
 8000d2c:	f200 80bb 	bhi.w	8000ea6 <__udivmoddi4+0x2ca>
 8000d30:	4608      	mov	r0, r1
 8000d32:	eba4 040e 	sub.w	r4, r4, lr
 8000d36:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d3a:	e79c      	b.n	8000c76 <__udivmoddi4+0x9a>
 8000d3c:	f1c6 0720 	rsb	r7, r6, #32
 8000d40:	40b3      	lsls	r3, r6
 8000d42:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d46:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d4a:	fa20 f407 	lsr.w	r4, r0, r7
 8000d4e:	fa01 f306 	lsl.w	r3, r1, r6
 8000d52:	431c      	orrs	r4, r3
 8000d54:	40f9      	lsrs	r1, r7
 8000d56:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d5a:	fa00 f306 	lsl.w	r3, r0, r6
 8000d5e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d62:	0c20      	lsrs	r0, r4, #16
 8000d64:	fa1f fe8c 	uxth.w	lr, ip
 8000d68:	fb09 1118 	mls	r1, r9, r8, r1
 8000d6c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d70:	fb08 f00e 	mul.w	r0, r8, lr
 8000d74:	4288      	cmp	r0, r1
 8000d76:	fa02 f206 	lsl.w	r2, r2, r6
 8000d7a:	d90b      	bls.n	8000d94 <__udivmoddi4+0x1b8>
 8000d7c:	eb1c 0101 	adds.w	r1, ip, r1
 8000d80:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d84:	f080 8088 	bcs.w	8000e98 <__udivmoddi4+0x2bc>
 8000d88:	4288      	cmp	r0, r1
 8000d8a:	f240 8085 	bls.w	8000e98 <__udivmoddi4+0x2bc>
 8000d8e:	f1a8 0802 	sub.w	r8, r8, #2
 8000d92:	4461      	add	r1, ip
 8000d94:	1a09      	subs	r1, r1, r0
 8000d96:	b2a4      	uxth	r4, r4
 8000d98:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d9c:	fb09 1110 	mls	r1, r9, r0, r1
 8000da0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000da4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da8:	458e      	cmp	lr, r1
 8000daa:	d908      	bls.n	8000dbe <__udivmoddi4+0x1e2>
 8000dac:	eb1c 0101 	adds.w	r1, ip, r1
 8000db0:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db4:	d26c      	bcs.n	8000e90 <__udivmoddi4+0x2b4>
 8000db6:	458e      	cmp	lr, r1
 8000db8:	d96a      	bls.n	8000e90 <__udivmoddi4+0x2b4>
 8000dba:	3802      	subs	r0, #2
 8000dbc:	4461      	add	r1, ip
 8000dbe:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dc2:	fba0 9402 	umull	r9, r4, r0, r2
 8000dc6:	eba1 010e 	sub.w	r1, r1, lr
 8000dca:	42a1      	cmp	r1, r4
 8000dcc:	46c8      	mov	r8, r9
 8000dce:	46a6      	mov	lr, r4
 8000dd0:	d356      	bcc.n	8000e80 <__udivmoddi4+0x2a4>
 8000dd2:	d053      	beq.n	8000e7c <__udivmoddi4+0x2a0>
 8000dd4:	b15d      	cbz	r5, 8000dee <__udivmoddi4+0x212>
 8000dd6:	ebb3 0208 	subs.w	r2, r3, r8
 8000dda:	eb61 010e 	sbc.w	r1, r1, lr
 8000dde:	fa01 f707 	lsl.w	r7, r1, r7
 8000de2:	fa22 f306 	lsr.w	r3, r2, r6
 8000de6:	40f1      	lsrs	r1, r6
 8000de8:	431f      	orrs	r7, r3
 8000dea:	e9c5 7100 	strd	r7, r1, [r5]
 8000dee:	2600      	movs	r6, #0
 8000df0:	4631      	mov	r1, r6
 8000df2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df6:	f1c2 0320 	rsb	r3, r2, #32
 8000dfa:	40d8      	lsrs	r0, r3
 8000dfc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e00:	fa21 f303 	lsr.w	r3, r1, r3
 8000e04:	4091      	lsls	r1, r2
 8000e06:	4301      	orrs	r1, r0
 8000e08:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e0c:	fa1f fe8c 	uxth.w	lr, ip
 8000e10:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e14:	fb07 3610 	mls	r6, r7, r0, r3
 8000e18:	0c0b      	lsrs	r3, r1, #16
 8000e1a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e1e:	fb00 f60e 	mul.w	r6, r0, lr
 8000e22:	429e      	cmp	r6, r3
 8000e24:	fa04 f402 	lsl.w	r4, r4, r2
 8000e28:	d908      	bls.n	8000e3c <__udivmoddi4+0x260>
 8000e2a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e32:	d22f      	bcs.n	8000e94 <__udivmoddi4+0x2b8>
 8000e34:	429e      	cmp	r6, r3
 8000e36:	d92d      	bls.n	8000e94 <__udivmoddi4+0x2b8>
 8000e38:	3802      	subs	r0, #2
 8000e3a:	4463      	add	r3, ip
 8000e3c:	1b9b      	subs	r3, r3, r6
 8000e3e:	b289      	uxth	r1, r1
 8000e40:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e44:	fb07 3316 	mls	r3, r7, r6, r3
 8000e48:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e4c:	fb06 f30e 	mul.w	r3, r6, lr
 8000e50:	428b      	cmp	r3, r1
 8000e52:	d908      	bls.n	8000e66 <__udivmoddi4+0x28a>
 8000e54:	eb1c 0101 	adds.w	r1, ip, r1
 8000e58:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e5c:	d216      	bcs.n	8000e8c <__udivmoddi4+0x2b0>
 8000e5e:	428b      	cmp	r3, r1
 8000e60:	d914      	bls.n	8000e8c <__udivmoddi4+0x2b0>
 8000e62:	3e02      	subs	r6, #2
 8000e64:	4461      	add	r1, ip
 8000e66:	1ac9      	subs	r1, r1, r3
 8000e68:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e6c:	e738      	b.n	8000ce0 <__udivmoddi4+0x104>
 8000e6e:	462e      	mov	r6, r5
 8000e70:	4628      	mov	r0, r5
 8000e72:	e705      	b.n	8000c80 <__udivmoddi4+0xa4>
 8000e74:	4606      	mov	r6, r0
 8000e76:	e6e3      	b.n	8000c40 <__udivmoddi4+0x64>
 8000e78:	4618      	mov	r0, r3
 8000e7a:	e6f8      	b.n	8000c6e <__udivmoddi4+0x92>
 8000e7c:	454b      	cmp	r3, r9
 8000e7e:	d2a9      	bcs.n	8000dd4 <__udivmoddi4+0x1f8>
 8000e80:	ebb9 0802 	subs.w	r8, r9, r2
 8000e84:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e88:	3801      	subs	r0, #1
 8000e8a:	e7a3      	b.n	8000dd4 <__udivmoddi4+0x1f8>
 8000e8c:	4646      	mov	r6, r8
 8000e8e:	e7ea      	b.n	8000e66 <__udivmoddi4+0x28a>
 8000e90:	4620      	mov	r0, r4
 8000e92:	e794      	b.n	8000dbe <__udivmoddi4+0x1e2>
 8000e94:	4640      	mov	r0, r8
 8000e96:	e7d1      	b.n	8000e3c <__udivmoddi4+0x260>
 8000e98:	46d0      	mov	r8, sl
 8000e9a:	e77b      	b.n	8000d94 <__udivmoddi4+0x1b8>
 8000e9c:	3b02      	subs	r3, #2
 8000e9e:	4461      	add	r1, ip
 8000ea0:	e732      	b.n	8000d08 <__udivmoddi4+0x12c>
 8000ea2:	4630      	mov	r0, r6
 8000ea4:	e709      	b.n	8000cba <__udivmoddi4+0xde>
 8000ea6:	4464      	add	r4, ip
 8000ea8:	3802      	subs	r0, #2
 8000eaa:	e742      	b.n	8000d32 <__udivmoddi4+0x156>

08000eac <__aeabi_idiv0>:
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop

08000eb0 <HAL_UART_RxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b082      	sub	sp, #8
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT (&huart2, Rx_data, PACKET_SIZE);
 8000eb8:	2206      	movs	r2, #6
 8000eba:	4904      	ldr	r1, [pc, #16]	; (8000ecc <HAL_UART_RxCpltCallback+0x1c>)
 8000ebc:	4804      	ldr	r0, [pc, #16]	; (8000ed0 <HAL_UART_RxCpltCallback+0x20>)
 8000ebe:	f003 ff72 	bl	8004da6 <HAL_UART_Receive_IT>
}
 8000ec2:	bf00      	nop
 8000ec4:	3708      	adds	r7, #8
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bd80      	pop	{r7, pc}
 8000eca:	bf00      	nop
 8000ecc:	200001e0 	.word	0x200001e0
 8000ed0:	2000019c 	.word	0x2000019c

08000ed4 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b084      	sub	sp, #16
 8000ed8:	af02      	add	r7, sp, #8
 8000eda:	4603      	mov	r3, r0
 8000edc:	80fb      	strh	r3, [r7, #6]
	HAL_TIM_Base_Stop(&htim2);
 8000ede:	4839      	ldr	r0, [pc, #228]	; (8000fc4 <HAL_GPIO_EXTI_Callback+0xf0>)
 8000ee0:	f002 fec8 	bl	8003c74 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Stop_IT(&htim3);
 8000ee4:	4838      	ldr	r0, [pc, #224]	; (8000fc8 <HAL_GPIO_EXTI_Callback+0xf4>)
 8000ee6:	f002 ff5d 	bl	8003da4 <HAL_TIM_Base_Stop_IT>
    if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_1)){
 8000eea:	2102      	movs	r1, #2
 8000eec:	4837      	ldr	r0, [pc, #220]	; (8000fcc <HAL_GPIO_EXTI_Callback+0xf8>)
 8000eee:	f002 f94d 	bl	800318c <HAL_GPIO_ReadPin>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d056      	beq.n	8000fa6 <HAL_GPIO_EXTI_Callback+0xd2>
        switch (wave_type){
 8000ef8:	4b35      	ldr	r3, [pc, #212]	; (8000fd0 <HAL_GPIO_EXTI_Callback+0xfc>)
 8000efa:	781b      	ldrb	r3, [r3, #0]
 8000efc:	2b03      	cmp	r3, #3
 8000efe:	d82f      	bhi.n	8000f60 <HAL_GPIO_EXTI_Callback+0x8c>
 8000f00:	a201      	add	r2, pc, #4	; (adr r2, 8000f08 <HAL_GPIO_EXTI_Callback+0x34>)
 8000f02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f06:	bf00      	nop
 8000f08:	08000f19 	.word	0x08000f19
 8000f0c:	08000f2b 	.word	0x08000f2b
 8000f10:	08000f3d 	.word	0x08000f3d
 8000f14:	08000f4f 	.word	0x08000f4f
            case 0:
                HAL_DAC_Start_DMA(&hdac, DAC1_CHANNEL_1, (uint32_t*)sine_val, N_SAMPLES, DAC_ALIGN_12B_R);
 8000f18:	2300      	movs	r3, #0
 8000f1a:	9300      	str	r3, [sp, #0]
 8000f1c:	2364      	movs	r3, #100	; 0x64
 8000f1e:	4a2d      	ldr	r2, [pc, #180]	; (8000fd4 <HAL_GPIO_EXTI_Callback+0x100>)
 8000f20:	2100      	movs	r1, #0
 8000f22:	482d      	ldr	r0, [pc, #180]	; (8000fd8 <HAL_GPIO_EXTI_Callback+0x104>)
 8000f24:	f001 f986 	bl	8002234 <HAL_DAC_Start_DMA>
                break;
 8000f28:	e01b      	b.n	8000f62 <HAL_GPIO_EXTI_Callback+0x8e>
            case 1:
                HAL_DAC_Start_DMA(&hdac, DAC1_CHANNEL_1, (uint32_t*)tri_val, N_SAMPLES, DAC_ALIGN_12B_R);
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	9300      	str	r3, [sp, #0]
 8000f2e:	2364      	movs	r3, #100	; 0x64
 8000f30:	4a2a      	ldr	r2, [pc, #168]	; (8000fdc <HAL_GPIO_EXTI_Callback+0x108>)
 8000f32:	2100      	movs	r1, #0
 8000f34:	4828      	ldr	r0, [pc, #160]	; (8000fd8 <HAL_GPIO_EXTI_Callback+0x104>)
 8000f36:	f001 f97d 	bl	8002234 <HAL_DAC_Start_DMA>
                break;
 8000f3a:	e012      	b.n	8000f62 <HAL_GPIO_EXTI_Callback+0x8e>
            case 2:
                HAL_DAC_Start_DMA(&hdac, DAC1_CHANNEL_1, (uint32_t*)square_val, N_SAMPLES, DAC_ALIGN_12B_R);
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	9300      	str	r3, [sp, #0]
 8000f40:	2364      	movs	r3, #100	; 0x64
 8000f42:	4a27      	ldr	r2, [pc, #156]	; (8000fe0 <HAL_GPIO_EXTI_Callback+0x10c>)
 8000f44:	2100      	movs	r1, #0
 8000f46:	4824      	ldr	r0, [pc, #144]	; (8000fd8 <HAL_GPIO_EXTI_Callback+0x104>)
 8000f48:	f001 f974 	bl	8002234 <HAL_DAC_Start_DMA>
                break;
 8000f4c:	e009      	b.n	8000f62 <HAL_GPIO_EXTI_Callback+0x8e>
            case 3:
                HAL_DAC_Start_DMA(&hdac, DAC1_CHANNEL_1, (uint32_t*)saw_val, N_SAMPLES, DAC_ALIGN_12B_R);
 8000f4e:	2300      	movs	r3, #0
 8000f50:	9300      	str	r3, [sp, #0]
 8000f52:	2364      	movs	r3, #100	; 0x64
 8000f54:	4a23      	ldr	r2, [pc, #140]	; (8000fe4 <HAL_GPIO_EXTI_Callback+0x110>)
 8000f56:	2100      	movs	r1, #0
 8000f58:	481f      	ldr	r0, [pc, #124]	; (8000fd8 <HAL_GPIO_EXTI_Callback+0x104>)
 8000f5a:	f001 f96b 	bl	8002234 <HAL_DAC_Start_DMA>
                break;
 8000f5e:	e000      	b.n	8000f62 <HAL_GPIO_EXTI_Callback+0x8e>
            default:
                //Nothing
                break;
 8000f60:	bf00      	nop
        }
        if(randomOn){
 8000f62:	4b21      	ldr	r3, [pc, #132]	; (8000fe8 <HAL_GPIO_EXTI_Callback+0x114>)
 8000f64:	781b      	ldrb	r3, [r3, #0]
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d019      	beq.n	8000f9e <HAL_GPIO_EXTI_Callback+0xca>
			r = rand() % 256;
 8000f6a:	f004 fea7 	bl	8005cbc <rand>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	425a      	negs	r2, r3
 8000f72:	b2db      	uxtb	r3, r3
 8000f74:	b2d2      	uxtb	r2, r2
 8000f76:	bf58      	it	pl
 8000f78:	4253      	negpl	r3, r2
 8000f7a:	4a1c      	ldr	r2, [pc, #112]	; (8000fec <HAL_GPIO_EXTI_Callback+0x118>)
 8000f7c:	6013      	str	r3, [r2, #0]
			htim3.Instance->CCR1 = (4000*r)/255;
 8000f7e:	4b1b      	ldr	r3, [pc, #108]	; (8000fec <HAL_GPIO_EXTI_Callback+0x118>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8000f86:	fb02 f303 	mul.w	r3, r2, r3
 8000f8a:	4a19      	ldr	r2, [pc, #100]	; (8000ff0 <HAL_GPIO_EXTI_Callback+0x11c>)
 8000f8c:	fb82 1203 	smull	r1, r2, r2, r3
 8000f90:	441a      	add	r2, r3
 8000f92:	11d2      	asrs	r2, r2, #7
 8000f94:	17db      	asrs	r3, r3, #31
 8000f96:	1ad2      	subs	r2, r2, r3
 8000f98:	4b0b      	ldr	r3, [pc, #44]	; (8000fc8 <HAL_GPIO_EXTI_Callback+0xf4>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	635a      	str	r2, [r3, #52]	; 0x34
        }
        HAL_TIM_Base_Start(&htim2);
 8000f9e:	4809      	ldr	r0, [pc, #36]	; (8000fc4 <HAL_GPIO_EXTI_Callback+0xf0>)
 8000fa0:	f002 fe00 	bl	8003ba4 <HAL_TIM_Base_Start>
 8000fa4:	e003      	b.n	8000fae <HAL_GPIO_EXTI_Callback+0xda>
    }
    else {
        HAL_DAC_Stop_DMA(&hdac, DAC_CHANNEL_1);
 8000fa6:	2100      	movs	r1, #0
 8000fa8:	480b      	ldr	r0, [pc, #44]	; (8000fd8 <HAL_GPIO_EXTI_Callback+0x104>)
 8000faa:	f001 fa11 	bl	80023d0 <HAL_DAC_Stop_DMA>
    }
    HAL_TIM_Base_Start(&htim2);
 8000fae:	4805      	ldr	r0, [pc, #20]	; (8000fc4 <HAL_GPIO_EXTI_Callback+0xf0>)
 8000fb0:	f002 fdf8 	bl	8003ba4 <HAL_TIM_Base_Start>
    HAL_TIM_Base_Start_IT(&htim3);
 8000fb4:	4804      	ldr	r0, [pc, #16]	; (8000fc8 <HAL_GPIO_EXTI_Callback+0xf4>)
 8000fb6:	f002 fe85 	bl	8003cc4 <HAL_TIM_Base_Start_IT>
}
 8000fba:	bf00      	nop
 8000fbc:	3708      	adds	r7, #8
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	2000010c 	.word	0x2000010c
 8000fc8:	20000154 	.word	0x20000154
 8000fcc:	40020400 	.word	0x40020400
 8000fd0:	200001ec 	.word	0x200001ec
 8000fd4:	200001f4 	.word	0x200001f4
 8000fd8:	20000098 	.word	0x20000098
 8000fdc:	20000514 	.word	0x20000514
 8000fe0:	200006a4 	.word	0x200006a4
 8000fe4:	20000384 	.word	0x20000384
 8000fe8:	20000008 	.word	0x20000008
 8000fec:	200001e8 	.word	0x200001e8
 8000ff0:	80808081 	.word	0x80808081

08000ff4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ff8:	f000 ff52 	bl	8001ea0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ffc:	f000 f83c 	bl	8001078 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001000:	f000 f9fa 	bl	80013f8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001004:	f000 f9d8 	bl	80013b8 <MX_DMA_Init>
  MX_DAC_Init();
 8001008:	f000 f89e 	bl	8001148 <MX_DAC_Init>
  MX_USART2_UART_Init();
 800100c:	f000 f9aa 	bl	8001364 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8001010:	f000 f8c4 	bl	800119c <MX_TIM2_Init>
  MX_TIM3_Init();
 8001014:	f000 f916 	bl	8001244 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  //Activate timer for signal generator (pitch)
  HAL_TIM_Base_Start(&htim2);
 8001018:	4812      	ldr	r0, [pc, #72]	; (8001064 <main+0x70>)
 800101a:	f002 fdc3 	bl	8003ba4 <HAL_TIM_Base_Start>

  //Activate timer for stimulation frequency
  HAL_TIM_Base_Start_IT(&htim3);
 800101e:	4812      	ldr	r0, [pc, #72]	; (8001068 <main+0x74>)
 8001020:	f002 fe50 	bl	8003cc4 <HAL_TIM_Base_Start_IT>

  //Activate PWM for duty cycle
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001024:	2100      	movs	r1, #0
 8001026:	4810      	ldr	r0, [pc, #64]	; (8001068 <main+0x74>)
 8001028:	f002 ff44 	bl	8003eb4 <HAL_TIM_PWM_Start>

  //Calculate waveforms
  init_waves(255); //255 is max amplitude
 800102c:	20ff      	movs	r0, #255	; 0xff
 800102e:	f000 fda5 	bl	8001b7c <init_waves>

  //Activate UART RX
  HAL_UART_Receive_IT (&huart2, Rx_data, PACKET_SIZE);
 8001032:	2206      	movs	r2, #6
 8001034:	490d      	ldr	r1, [pc, #52]	; (800106c <main+0x78>)
 8001036:	480e      	ldr	r0, [pc, #56]	; (8001070 <main+0x7c>)
 8001038:	f003 feb5 	bl	8004da6 <HAL_UART_Receive_IT>

  //Initialize random
  srand(time(NULL));
 800103c:	2000      	movs	r0, #0
 800103e:	f004 fe7b 	bl	8005d38 <time>
 8001042:	4602      	mov	r2, r0
 8001044:	460b      	mov	r3, r1
 8001046:	4613      	mov	r3, r2
 8001048:	4618      	mov	r0, r3
 800104a:	f004 fe09 	bl	8005c60 <srand>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    HAL_Delay(1000);
 800104e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001052:	f000 ff97 	bl	8001f84 <HAL_Delay>
    HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15); //Control LED
 8001056:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800105a:	4806      	ldr	r0, [pc, #24]	; (8001074 <main+0x80>)
 800105c:	f002 f8c7 	bl	80031ee <HAL_GPIO_TogglePin>
    HAL_Delay(1000);
 8001060:	e7f5      	b.n	800104e <main+0x5a>
 8001062:	bf00      	nop
 8001064:	2000010c 	.word	0x2000010c
 8001068:	20000154 	.word	0x20000154
 800106c:	200001e0 	.word	0x200001e0
 8001070:	2000019c 	.word	0x2000019c
 8001074:	40020c00 	.word	0x40020c00

08001078 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b094      	sub	sp, #80	; 0x50
 800107c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800107e:	f107 0320 	add.w	r3, r7, #32
 8001082:	2230      	movs	r2, #48	; 0x30
 8001084:	2100      	movs	r1, #0
 8001086:	4618      	mov	r0, r3
 8001088:	f004 fde2 	bl	8005c50 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800108c:	f107 030c 	add.w	r3, r7, #12
 8001090:	2200      	movs	r2, #0
 8001092:	601a      	str	r2, [r3, #0]
 8001094:	605a      	str	r2, [r3, #4]
 8001096:	609a      	str	r2, [r3, #8]
 8001098:	60da      	str	r2, [r3, #12]
 800109a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800109c:	2300      	movs	r3, #0
 800109e:	60bb      	str	r3, [r7, #8]
 80010a0:	4b27      	ldr	r3, [pc, #156]	; (8001140 <SystemClock_Config+0xc8>)
 80010a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010a4:	4a26      	ldr	r2, [pc, #152]	; (8001140 <SystemClock_Config+0xc8>)
 80010a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010aa:	6413      	str	r3, [r2, #64]	; 0x40
 80010ac:	4b24      	ldr	r3, [pc, #144]	; (8001140 <SystemClock_Config+0xc8>)
 80010ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010b4:	60bb      	str	r3, [r7, #8]
 80010b6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010b8:	2300      	movs	r3, #0
 80010ba:	607b      	str	r3, [r7, #4]
 80010bc:	4b21      	ldr	r3, [pc, #132]	; (8001144 <SystemClock_Config+0xcc>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	4a20      	ldr	r2, [pc, #128]	; (8001144 <SystemClock_Config+0xcc>)
 80010c2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010c6:	6013      	str	r3, [r2, #0]
 80010c8:	4b1e      	ldr	r3, [pc, #120]	; (8001144 <SystemClock_Config+0xcc>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010d0:	607b      	str	r3, [r7, #4]
 80010d2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010d4:	2302      	movs	r3, #2
 80010d6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010d8:	2301      	movs	r3, #1
 80010da:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010dc:	2310      	movs	r3, #16
 80010de:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010e0:	2302      	movs	r3, #2
 80010e2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80010e4:	2300      	movs	r3, #0
 80010e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80010e8:	2308      	movs	r3, #8
 80010ea:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 80010ec:	2354      	movs	r3, #84	; 0x54
 80010ee:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80010f0:	2302      	movs	r3, #2
 80010f2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80010f4:	2304      	movs	r3, #4
 80010f6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010f8:	f107 0320 	add.w	r3, r7, #32
 80010fc:	4618      	mov	r0, r3
 80010fe:	f002 f8a9 	bl	8003254 <HAL_RCC_OscConfig>
 8001102:	4603      	mov	r3, r0
 8001104:	2b00      	cmp	r3, #0
 8001106:	d001      	beq.n	800110c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001108:	f000 f9ee 	bl	80014e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800110c:	230f      	movs	r3, #15
 800110e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001110:	2302      	movs	r3, #2
 8001112:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001114:	2300      	movs	r3, #0
 8001116:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001118:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800111c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800111e:	2300      	movs	r3, #0
 8001120:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001122:	f107 030c 	add.w	r3, r7, #12
 8001126:	2102      	movs	r1, #2
 8001128:	4618      	mov	r0, r3
 800112a:	f002 fb0b 	bl	8003744 <HAL_RCC_ClockConfig>
 800112e:	4603      	mov	r3, r0
 8001130:	2b00      	cmp	r3, #0
 8001132:	d001      	beq.n	8001138 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001134:	f000 f9d8 	bl	80014e8 <Error_Handler>
  }
}
 8001138:	bf00      	nop
 800113a:	3750      	adds	r7, #80	; 0x50
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}
 8001140:	40023800 	.word	0x40023800
 8001144:	40007000 	.word	0x40007000

08001148 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b082      	sub	sp, #8
 800114c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800114e:	463b      	mov	r3, r7
 8001150:	2200      	movs	r2, #0
 8001152:	601a      	str	r2, [r3, #0]
 8001154:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8001156:	4b0f      	ldr	r3, [pc, #60]	; (8001194 <MX_DAC_Init+0x4c>)
 8001158:	4a0f      	ldr	r2, [pc, #60]	; (8001198 <MX_DAC_Init+0x50>)
 800115a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 800115c:	480d      	ldr	r0, [pc, #52]	; (8001194 <MX_DAC_Init+0x4c>)
 800115e:	f001 f846 	bl	80021ee <HAL_DAC_Init>
 8001162:	4603      	mov	r3, r0
 8001164:	2b00      	cmp	r3, #0
 8001166:	d001      	beq.n	800116c <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8001168:	f000 f9be 	bl	80014e8 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 800116c:	2324      	movs	r3, #36	; 0x24
 800116e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001170:	2300      	movs	r3, #0
 8001172:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001174:	463b      	mov	r3, r7
 8001176:	2200      	movs	r2, #0
 8001178:	4619      	mov	r1, r3
 800117a:	4806      	ldr	r0, [pc, #24]	; (8001194 <MX_DAC_Init+0x4c>)
 800117c:	f001 f98e 	bl	800249c <HAL_DAC_ConfigChannel>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d001      	beq.n	800118a <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8001186:	f000 f9af 	bl	80014e8 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 800118a:	bf00      	nop
 800118c:	3708      	adds	r7, #8
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	20000098 	.word	0x20000098
 8001198:	40007400 	.word	0x40007400

0800119c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b086      	sub	sp, #24
 80011a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011a2:	f107 0308 	add.w	r3, r7, #8
 80011a6:	2200      	movs	r2, #0
 80011a8:	601a      	str	r2, [r3, #0]
 80011aa:	605a      	str	r2, [r3, #4]
 80011ac:	609a      	str	r2, [r3, #8]
 80011ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011b0:	463b      	mov	r3, r7
 80011b2:	2200      	movs	r2, #0
 80011b4:	601a      	str	r2, [r3, #0]
 80011b6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80011b8:	4b1f      	ldr	r3, [pc, #124]	; (8001238 <MX_TIM2_Init+0x9c>)
 80011ba:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80011be:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = (42000000/N_SAMPLES) / frequence;
 80011c0:	4b1e      	ldr	r3, [pc, #120]	; (800123c <MX_TIM2_Init+0xa0>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	4a1e      	ldr	r2, [pc, #120]	; (8001240 <MX_TIM2_Init+0xa4>)
 80011c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80011ca:	4a1b      	ldr	r2, [pc, #108]	; (8001238 <MX_TIM2_Init+0x9c>)
 80011cc:	6053      	str	r3, [r2, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011ce:	4b1a      	ldr	r3, [pc, #104]	; (8001238 <MX_TIM2_Init+0x9c>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1;
 80011d4:	4b18      	ldr	r3, [pc, #96]	; (8001238 <MX_TIM2_Init+0x9c>)
 80011d6:	2201      	movs	r2, #1
 80011d8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011da:	4b17      	ldr	r3, [pc, #92]	; (8001238 <MX_TIM2_Init+0x9c>)
 80011dc:	2200      	movs	r2, #0
 80011de:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011e0:	4b15      	ldr	r3, [pc, #84]	; (8001238 <MX_TIM2_Init+0x9c>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80011e6:	4814      	ldr	r0, [pc, #80]	; (8001238 <MX_TIM2_Init+0x9c>)
 80011e8:	f002 fc8c 	bl	8003b04 <HAL_TIM_Base_Init>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d001      	beq.n	80011f6 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 80011f2:	f000 f979 	bl	80014e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011f6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011fa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80011fc:	f107 0308 	add.w	r3, r7, #8
 8001200:	4619      	mov	r1, r3
 8001202:	480d      	ldr	r0, [pc, #52]	; (8001238 <MX_TIM2_Init+0x9c>)
 8001204:	f003 f8e8 	bl	80043d8 <HAL_TIM_ConfigClockSource>
 8001208:	4603      	mov	r3, r0
 800120a:	2b00      	cmp	r3, #0
 800120c:	d001      	beq.n	8001212 <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 800120e:	f000 f96b 	bl	80014e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001212:	2320      	movs	r3, #32
 8001214:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001216:	2300      	movs	r3, #0
 8001218:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800121a:	463b      	mov	r3, r7
 800121c:	4619      	mov	r1, r3
 800121e:	4806      	ldr	r0, [pc, #24]	; (8001238 <MX_TIM2_Init+0x9c>)
 8001220:	f003 fce4 	bl	8004bec <HAL_TIMEx_MasterConfigSynchronization>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d001      	beq.n	800122e <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 800122a:	f000 f95d 	bl	80014e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800122e:	bf00      	nop
 8001230:	3718      	adds	r7, #24
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	2000010c 	.word	0x2000010c
 800123c:	20000004 	.word	0x20000004
 8001240:	000668a0 	.word	0x000668a0

08001244 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b08e      	sub	sp, #56	; 0x38
 8001248:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800124a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800124e:	2200      	movs	r2, #0
 8001250:	601a      	str	r2, [r3, #0]
 8001252:	605a      	str	r2, [r3, #4]
 8001254:	609a      	str	r2, [r3, #8]
 8001256:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001258:	f107 0320 	add.w	r3, r7, #32
 800125c:	2200      	movs	r2, #0
 800125e:	601a      	str	r2, [r3, #0]
 8001260:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001262:	1d3b      	adds	r3, r7, #4
 8001264:	2200      	movs	r2, #0
 8001266:	601a      	str	r2, [r3, #0]
 8001268:	605a      	str	r2, [r3, #4]
 800126a:	609a      	str	r2, [r3, #8]
 800126c:	60da      	str	r2, [r3, #12]
 800126e:	611a      	str	r2, [r3, #16]
 8001270:	615a      	str	r2, [r3, #20]
 8001272:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001274:	4b36      	ldr	r3, [pc, #216]	; (8001350 <MX_TIM3_Init+0x10c>)
 8001276:	4a37      	ldr	r2, [pc, #220]	; (8001354 <MX_TIM3_Init+0x110>)
 8001278:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 21000/stim_freq;
 800127a:	4b37      	ldr	r3, [pc, #220]	; (8001358 <MX_TIM3_Init+0x114>)
 800127c:	781b      	ldrb	r3, [r3, #0]
 800127e:	461a      	mov	r2, r3
 8001280:	f245 2308 	movw	r3, #21000	; 0x5208
 8001284:	fb93 f3f2 	sdiv	r3, r3, r2
 8001288:	461a      	mov	r2, r3
 800128a:	4b31      	ldr	r3, [pc, #196]	; (8001350 <MX_TIM3_Init+0x10c>)
 800128c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800128e:	4b30      	ldr	r3, [pc, #192]	; (8001350 <MX_TIM3_Init+0x10c>)
 8001290:	2200      	movs	r2, #0
 8001292:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4000-1;
 8001294:	4b2e      	ldr	r3, [pc, #184]	; (8001350 <MX_TIM3_Init+0x10c>)
 8001296:	f640 729f 	movw	r2, #3999	; 0xf9f
 800129a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800129c:	4b2c      	ldr	r3, [pc, #176]	; (8001350 <MX_TIM3_Init+0x10c>)
 800129e:	2200      	movs	r2, #0
 80012a0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012a2:	4b2b      	ldr	r3, [pc, #172]	; (8001350 <MX_TIM3_Init+0x10c>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80012a8:	4829      	ldr	r0, [pc, #164]	; (8001350 <MX_TIM3_Init+0x10c>)
 80012aa:	f002 fc2b 	bl	8003b04 <HAL_TIM_Base_Init>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d001      	beq.n	80012b8 <MX_TIM3_Init+0x74>
  {
    Error_Handler();
 80012b4:	f000 f918 	bl	80014e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012bc:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80012be:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012c2:	4619      	mov	r1, r3
 80012c4:	4822      	ldr	r0, [pc, #136]	; (8001350 <MX_TIM3_Init+0x10c>)
 80012c6:	f003 f887 	bl	80043d8 <HAL_TIM_ConfigClockSource>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d001      	beq.n	80012d4 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 80012d0:	f000 f90a 	bl	80014e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80012d4:	481e      	ldr	r0, [pc, #120]	; (8001350 <MX_TIM3_Init+0x10c>)
 80012d6:	f002 fd94 	bl	8003e02 <HAL_TIM_PWM_Init>
 80012da:	4603      	mov	r3, r0
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d001      	beq.n	80012e4 <MX_TIM3_Init+0xa0>
  {
    Error_Handler();
 80012e0:	f000 f902 	bl	80014e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012e4:	2300      	movs	r3, #0
 80012e6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012e8:	2300      	movs	r3, #0
 80012ea:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80012ec:	f107 0320 	add.w	r3, r7, #32
 80012f0:	4619      	mov	r1, r3
 80012f2:	4817      	ldr	r0, [pc, #92]	; (8001350 <MX_TIM3_Init+0x10c>)
 80012f4:	f003 fc7a 	bl	8004bec <HAL_TIMEx_MasterConfigSynchronization>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d001      	beq.n	8001302 <MX_TIM3_Init+0xbe>
  {
    Error_Handler();
 80012fe:	f000 f8f3 	bl	80014e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001302:	2360      	movs	r3, #96	; 0x60
 8001304:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = (4000*duty_cycle)/255;
 8001306:	4b15      	ldr	r3, [pc, #84]	; (800135c <MX_TIM3_Init+0x118>)
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	461a      	mov	r2, r3
 800130c:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 8001310:	fb02 f303 	mul.w	r3, r2, r3
 8001314:	4a12      	ldr	r2, [pc, #72]	; (8001360 <MX_TIM3_Init+0x11c>)
 8001316:	fb82 1203 	smull	r1, r2, r2, r3
 800131a:	441a      	add	r2, r3
 800131c:	11d2      	asrs	r2, r2, #7
 800131e:	17db      	asrs	r3, r3, #31
 8001320:	1ad3      	subs	r3, r2, r3
 8001322:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001324:	2300      	movs	r3, #0
 8001326:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001328:	2300      	movs	r3, #0
 800132a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800132c:	1d3b      	adds	r3, r7, #4
 800132e:	2200      	movs	r2, #0
 8001330:	4619      	mov	r1, r3
 8001332:	4807      	ldr	r0, [pc, #28]	; (8001350 <MX_TIM3_Init+0x10c>)
 8001334:	f002 ff8e 	bl	8004254 <HAL_TIM_PWM_ConfigChannel>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <MX_TIM3_Init+0xfe>
  {
    Error_Handler();
 800133e:	f000 f8d3 	bl	80014e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001342:	4803      	ldr	r0, [pc, #12]	; (8001350 <MX_TIM3_Init+0x10c>)
 8001344:	f000 f9e8 	bl	8001718 <HAL_TIM_MspPostInit>

}
 8001348:	bf00      	nop
 800134a:	3738      	adds	r7, #56	; 0x38
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}
 8001350:	20000154 	.word	0x20000154
 8001354:	40000400 	.word	0x40000400
 8001358:	20000000 	.word	0x20000000
 800135c:	20000001 	.word	0x20000001
 8001360:	80808081 	.word	0x80808081

08001364 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001368:	4b11      	ldr	r3, [pc, #68]	; (80013b0 <MX_USART2_UART_Init+0x4c>)
 800136a:	4a12      	ldr	r2, [pc, #72]	; (80013b4 <MX_USART2_UART_Init+0x50>)
 800136c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800136e:	4b10      	ldr	r3, [pc, #64]	; (80013b0 <MX_USART2_UART_Init+0x4c>)
 8001370:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001374:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001376:	4b0e      	ldr	r3, [pc, #56]	; (80013b0 <MX_USART2_UART_Init+0x4c>)
 8001378:	2200      	movs	r2, #0
 800137a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800137c:	4b0c      	ldr	r3, [pc, #48]	; (80013b0 <MX_USART2_UART_Init+0x4c>)
 800137e:	2200      	movs	r2, #0
 8001380:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001382:	4b0b      	ldr	r3, [pc, #44]	; (80013b0 <MX_USART2_UART_Init+0x4c>)
 8001384:	2200      	movs	r2, #0
 8001386:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001388:	4b09      	ldr	r3, [pc, #36]	; (80013b0 <MX_USART2_UART_Init+0x4c>)
 800138a:	220c      	movs	r2, #12
 800138c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800138e:	4b08      	ldr	r3, [pc, #32]	; (80013b0 <MX_USART2_UART_Init+0x4c>)
 8001390:	2200      	movs	r2, #0
 8001392:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001394:	4b06      	ldr	r3, [pc, #24]	; (80013b0 <MX_USART2_UART_Init+0x4c>)
 8001396:	2200      	movs	r2, #0
 8001398:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800139a:	4805      	ldr	r0, [pc, #20]	; (80013b0 <MX_USART2_UART_Init+0x4c>)
 800139c:	f003 fcb6 	bl	8004d0c <HAL_UART_Init>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d001      	beq.n	80013aa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80013a6:	f000 f89f 	bl	80014e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80013aa:	bf00      	nop
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	2000019c 	.word	0x2000019c
 80013b4:	40004400 	.word	0x40004400

080013b8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80013be:	2300      	movs	r3, #0
 80013c0:	607b      	str	r3, [r7, #4]
 80013c2:	4b0c      	ldr	r3, [pc, #48]	; (80013f4 <MX_DMA_Init+0x3c>)
 80013c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c6:	4a0b      	ldr	r2, [pc, #44]	; (80013f4 <MX_DMA_Init+0x3c>)
 80013c8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80013cc:	6313      	str	r3, [r2, #48]	; 0x30
 80013ce:	4b09      	ldr	r3, [pc, #36]	; (80013f4 <MX_DMA_Init+0x3c>)
 80013d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013d6:	607b      	str	r3, [r7, #4]
 80013d8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80013da:	2200      	movs	r2, #0
 80013dc:	2100      	movs	r1, #0
 80013de:	2010      	movs	r0, #16
 80013e0:	f000 fecf 	bl	8002182 <HAL_NVIC_SetPriority>
  //HAL_NVIC_SetPriority(IRQn, PreemptPriority, SubPriority)
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80013e4:	2010      	movs	r0, #16
 80013e6:	f000 fee8 	bl	80021ba <HAL_NVIC_EnableIRQ>

}
 80013ea:	bf00      	nop
 80013ec:	3708      	adds	r7, #8
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	40023800 	.word	0x40023800

080013f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b08a      	sub	sp, #40	; 0x28
 80013fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013fe:	f107 0314 	add.w	r3, r7, #20
 8001402:	2200      	movs	r2, #0
 8001404:	601a      	str	r2, [r3, #0]
 8001406:	605a      	str	r2, [r3, #4]
 8001408:	609a      	str	r2, [r3, #8]
 800140a:	60da      	str	r2, [r3, #12]
 800140c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800140e:	2300      	movs	r3, #0
 8001410:	613b      	str	r3, [r7, #16]
 8001412:	4b32      	ldr	r3, [pc, #200]	; (80014dc <MX_GPIO_Init+0xe4>)
 8001414:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001416:	4a31      	ldr	r2, [pc, #196]	; (80014dc <MX_GPIO_Init+0xe4>)
 8001418:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800141c:	6313      	str	r3, [r2, #48]	; 0x30
 800141e:	4b2f      	ldr	r3, [pc, #188]	; (80014dc <MX_GPIO_Init+0xe4>)
 8001420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001422:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001426:	613b      	str	r3, [r7, #16]
 8001428:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800142a:	2300      	movs	r3, #0
 800142c:	60fb      	str	r3, [r7, #12]
 800142e:	4b2b      	ldr	r3, [pc, #172]	; (80014dc <MX_GPIO_Init+0xe4>)
 8001430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001432:	4a2a      	ldr	r2, [pc, #168]	; (80014dc <MX_GPIO_Init+0xe4>)
 8001434:	f043 0301 	orr.w	r3, r3, #1
 8001438:	6313      	str	r3, [r2, #48]	; 0x30
 800143a:	4b28      	ldr	r3, [pc, #160]	; (80014dc <MX_GPIO_Init+0xe4>)
 800143c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800143e:	f003 0301 	and.w	r3, r3, #1
 8001442:	60fb      	str	r3, [r7, #12]
 8001444:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001446:	2300      	movs	r3, #0
 8001448:	60bb      	str	r3, [r7, #8]
 800144a:	4b24      	ldr	r3, [pc, #144]	; (80014dc <MX_GPIO_Init+0xe4>)
 800144c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800144e:	4a23      	ldr	r2, [pc, #140]	; (80014dc <MX_GPIO_Init+0xe4>)
 8001450:	f043 0302 	orr.w	r3, r3, #2
 8001454:	6313      	str	r3, [r2, #48]	; 0x30
 8001456:	4b21      	ldr	r3, [pc, #132]	; (80014dc <MX_GPIO_Init+0xe4>)
 8001458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800145a:	f003 0302 	and.w	r3, r3, #2
 800145e:	60bb      	str	r3, [r7, #8]
 8001460:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001462:	2300      	movs	r3, #0
 8001464:	607b      	str	r3, [r7, #4]
 8001466:	4b1d      	ldr	r3, [pc, #116]	; (80014dc <MX_GPIO_Init+0xe4>)
 8001468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800146a:	4a1c      	ldr	r2, [pc, #112]	; (80014dc <MX_GPIO_Init+0xe4>)
 800146c:	f043 0308 	orr.w	r3, r3, #8
 8001470:	6313      	str	r3, [r2, #48]	; 0x30
 8001472:	4b1a      	ldr	r3, [pc, #104]	; (80014dc <MX_GPIO_Init+0xe4>)
 8001474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001476:	f003 0308 	and.w	r3, r3, #8
 800147a:	607b      	str	r3, [r7, #4]
 800147c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED_ROUGE_Pin|LED_BLEU_Pin, GPIO_PIN_RESET);
 800147e:	2200      	movs	r2, #0
 8001480:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8001484:	4816      	ldr	r0, [pc, #88]	; (80014e0 <MX_GPIO_Init+0xe8>)
 8001486:	f001 fe99 	bl	80031bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800148a:	2302      	movs	r3, #2
 800148c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800148e:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8001492:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001494:	2300      	movs	r3, #0
 8001496:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001498:	f107 0314 	add.w	r3, r7, #20
 800149c:	4619      	mov	r1, r3
 800149e:	4811      	ldr	r0, [pc, #68]	; (80014e4 <MX_GPIO_Init+0xec>)
 80014a0:	f001 fcd8 	bl	8002e54 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_ROUGE_Pin LED_BLEU_Pin */
  GPIO_InitStruct.Pin = LED_ROUGE_Pin|LED_BLEU_Pin;
 80014a4:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80014a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014aa:	2301      	movs	r3, #1
 80014ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ae:	2300      	movs	r3, #0
 80014b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014b2:	2300      	movs	r3, #0
 80014b4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014b6:	f107 0314 	add.w	r3, r7, #20
 80014ba:	4619      	mov	r1, r3
 80014bc:	4808      	ldr	r0, [pc, #32]	; (80014e0 <MX_GPIO_Init+0xe8>)
 80014be:	f001 fcc9 	bl	8002e54 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 1, 1);
 80014c2:	2201      	movs	r2, #1
 80014c4:	2101      	movs	r1, #1
 80014c6:	2007      	movs	r0, #7
 80014c8:	f000 fe5b 	bl	8002182 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80014cc:	2007      	movs	r0, #7
 80014ce:	f000 fe74 	bl	80021ba <HAL_NVIC_EnableIRQ>

}
 80014d2:	bf00      	nop
 80014d4:	3728      	adds	r7, #40	; 0x28
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	40023800 	.word	0x40023800
 80014e0:	40020c00 	.word	0x40020c00
 80014e4:	40020400 	.word	0x40020400

080014e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014ec:	b672      	cpsid	i
}
 80014ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014f0:	e7fe      	b.n	80014f0 <Error_Handler+0x8>
	...

080014f4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b082      	sub	sp, #8
 80014f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014fa:	2300      	movs	r3, #0
 80014fc:	607b      	str	r3, [r7, #4]
 80014fe:	4b13      	ldr	r3, [pc, #76]	; (800154c <HAL_MspInit+0x58>)
 8001500:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001502:	4a12      	ldr	r2, [pc, #72]	; (800154c <HAL_MspInit+0x58>)
 8001504:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001508:	6453      	str	r3, [r2, #68]	; 0x44
 800150a:	4b10      	ldr	r3, [pc, #64]	; (800154c <HAL_MspInit+0x58>)
 800150c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800150e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001512:	607b      	str	r3, [r7, #4]
 8001514:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001516:	2300      	movs	r3, #0
 8001518:	603b      	str	r3, [r7, #0]
 800151a:	4b0c      	ldr	r3, [pc, #48]	; (800154c <HAL_MspInit+0x58>)
 800151c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800151e:	4a0b      	ldr	r2, [pc, #44]	; (800154c <HAL_MspInit+0x58>)
 8001520:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001524:	6413      	str	r3, [r2, #64]	; 0x40
 8001526:	4b09      	ldr	r3, [pc, #36]	; (800154c <HAL_MspInit+0x58>)
 8001528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800152a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800152e:	603b      	str	r3, [r7, #0]
 8001530:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8001532:	2200      	movs	r2, #0
 8001534:	2100      	movs	r1, #0
 8001536:	2005      	movs	r0, #5
 8001538:	f000 fe23 	bl	8002182 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 800153c:	2005      	movs	r0, #5
 800153e:	f000 fe3c 	bl	80021ba <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001542:	bf00      	nop
 8001544:	3708      	adds	r7, #8
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	40023800 	.word	0x40023800

08001550 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b08a      	sub	sp, #40	; 0x28
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001558:	f107 0314 	add.w	r3, r7, #20
 800155c:	2200      	movs	r2, #0
 800155e:	601a      	str	r2, [r3, #0]
 8001560:	605a      	str	r2, [r3, #4]
 8001562:	609a      	str	r2, [r3, #8]
 8001564:	60da      	str	r2, [r3, #12]
 8001566:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	4a34      	ldr	r2, [pc, #208]	; (8001640 <HAL_DAC_MspInit+0xf0>)
 800156e:	4293      	cmp	r3, r2
 8001570:	d161      	bne.n	8001636 <HAL_DAC_MspInit+0xe6>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8001572:	2300      	movs	r3, #0
 8001574:	613b      	str	r3, [r7, #16]
 8001576:	4b33      	ldr	r3, [pc, #204]	; (8001644 <HAL_DAC_MspInit+0xf4>)
 8001578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800157a:	4a32      	ldr	r2, [pc, #200]	; (8001644 <HAL_DAC_MspInit+0xf4>)
 800157c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001580:	6413      	str	r3, [r2, #64]	; 0x40
 8001582:	4b30      	ldr	r3, [pc, #192]	; (8001644 <HAL_DAC_MspInit+0xf4>)
 8001584:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001586:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800158a:	613b      	str	r3, [r7, #16]
 800158c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800158e:	2300      	movs	r3, #0
 8001590:	60fb      	str	r3, [r7, #12]
 8001592:	4b2c      	ldr	r3, [pc, #176]	; (8001644 <HAL_DAC_MspInit+0xf4>)
 8001594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001596:	4a2b      	ldr	r2, [pc, #172]	; (8001644 <HAL_DAC_MspInit+0xf4>)
 8001598:	f043 0301 	orr.w	r3, r3, #1
 800159c:	6313      	str	r3, [r2, #48]	; 0x30
 800159e:	4b29      	ldr	r3, [pc, #164]	; (8001644 <HAL_DAC_MspInit+0xf4>)
 80015a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015a2:	f003 0301 	and.w	r3, r3, #1
 80015a6:	60fb      	str	r3, [r7, #12]
 80015a8:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80015aa:	2310      	movs	r3, #16
 80015ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015ae:	2303      	movs	r3, #3
 80015b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b2:	2300      	movs	r3, #0
 80015b4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015b6:	f107 0314 	add.w	r3, r7, #20
 80015ba:	4619      	mov	r1, r3
 80015bc:	4822      	ldr	r0, [pc, #136]	; (8001648 <HAL_DAC_MspInit+0xf8>)
 80015be:	f001 fc49 	bl	8002e54 <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC1 Init */
    hdma_dac1.Instance = DMA1_Stream5;
 80015c2:	4b22      	ldr	r3, [pc, #136]	; (800164c <HAL_DAC_MspInit+0xfc>)
 80015c4:	4a22      	ldr	r2, [pc, #136]	; (8001650 <HAL_DAC_MspInit+0x100>)
 80015c6:	601a      	str	r2, [r3, #0]
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 80015c8:	4b20      	ldr	r3, [pc, #128]	; (800164c <HAL_DAC_MspInit+0xfc>)
 80015ca:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 80015ce:	605a      	str	r2, [r3, #4]
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80015d0:	4b1e      	ldr	r3, [pc, #120]	; (800164c <HAL_DAC_MspInit+0xfc>)
 80015d2:	2240      	movs	r2, #64	; 0x40
 80015d4:	609a      	str	r2, [r3, #8]
    hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 80015d6:	4b1d      	ldr	r3, [pc, #116]	; (800164c <HAL_DAC_MspInit+0xfc>)
 80015d8:	2200      	movs	r2, #0
 80015da:	60da      	str	r2, [r3, #12]
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 80015dc:	4b1b      	ldr	r3, [pc, #108]	; (800164c <HAL_DAC_MspInit+0xfc>)
 80015de:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80015e2:	611a      	str	r2, [r3, #16]
    hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80015e4:	4b19      	ldr	r3, [pc, #100]	; (800164c <HAL_DAC_MspInit+0xfc>)
 80015e6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80015ea:	615a      	str	r2, [r3, #20]
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80015ec:	4b17      	ldr	r3, [pc, #92]	; (800164c <HAL_DAC_MspInit+0xfc>)
 80015ee:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80015f2:	619a      	str	r2, [r3, #24]
    hdma_dac1.Init.Mode = DMA_CIRCULAR;
 80015f4:	4b15      	ldr	r3, [pc, #84]	; (800164c <HAL_DAC_MspInit+0xfc>)
 80015f6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80015fa:	61da      	str	r2, [r3, #28]
    hdma_dac1.Init.Priority = DMA_PRIORITY_HIGH;
 80015fc:	4b13      	ldr	r3, [pc, #76]	; (800164c <HAL_DAC_MspInit+0xfc>)
 80015fe:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001602:	621a      	str	r2, [r3, #32]
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001604:	4b11      	ldr	r3, [pc, #68]	; (800164c <HAL_DAC_MspInit+0xfc>)
 8001606:	2200      	movs	r2, #0
 8001608:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 800160a:	4810      	ldr	r0, [pc, #64]	; (800164c <HAL_DAC_MspInit+0xfc>)
 800160c:	f001 f820 	bl	8002650 <HAL_DMA_Init>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d001      	beq.n	800161a <HAL_DAC_MspInit+0xca>
    {
      Error_Handler();
 8001616:	f7ff ff67 	bl	80014e8 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	4a0b      	ldr	r2, [pc, #44]	; (800164c <HAL_DAC_MspInit+0xfc>)
 800161e:	609a      	str	r2, [r3, #8]
 8001620:	4a0a      	ldr	r2, [pc, #40]	; (800164c <HAL_DAC_MspInit+0xfc>)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	6393      	str	r3, [r2, #56]	; 0x38

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001626:	2200      	movs	r2, #0
 8001628:	2100      	movs	r1, #0
 800162a:	2036      	movs	r0, #54	; 0x36
 800162c:	f000 fda9 	bl	8002182 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001630:	2036      	movs	r0, #54	; 0x36
 8001632:	f000 fdc2 	bl	80021ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8001636:	bf00      	nop
 8001638:	3728      	adds	r7, #40	; 0x28
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}
 800163e:	bf00      	nop
 8001640:	40007400 	.word	0x40007400
 8001644:	40023800 	.word	0x40023800
 8001648:	40020000 	.word	0x40020000
 800164c:	200000ac 	.word	0x200000ac
 8001650:	40026088 	.word	0x40026088

08001654 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b086      	sub	sp, #24
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001664:	d116      	bne.n	8001694 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001666:	2300      	movs	r3, #0
 8001668:	617b      	str	r3, [r7, #20]
 800166a:	4b28      	ldr	r3, [pc, #160]	; (800170c <HAL_TIM_Base_MspInit+0xb8>)
 800166c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800166e:	4a27      	ldr	r2, [pc, #156]	; (800170c <HAL_TIM_Base_MspInit+0xb8>)
 8001670:	f043 0301 	orr.w	r3, r3, #1
 8001674:	6413      	str	r3, [r2, #64]	; 0x40
 8001676:	4b25      	ldr	r3, [pc, #148]	; (800170c <HAL_TIM_Base_MspInit+0xb8>)
 8001678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800167a:	f003 0301 	and.w	r3, r3, #1
 800167e:	617b      	str	r3, [r7, #20]
 8001680:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001682:	2200      	movs	r2, #0
 8001684:	2100      	movs	r1, #0
 8001686:	201c      	movs	r0, #28
 8001688:	f000 fd7b 	bl	8002182 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800168c:	201c      	movs	r0, #28
 800168e:	f000 fd94 	bl	80021ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001692:	e036      	b.n	8001702 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM3)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	4a1d      	ldr	r2, [pc, #116]	; (8001710 <HAL_TIM_Base_MspInit+0xbc>)
 800169a:	4293      	cmp	r3, r2
 800169c:	d116      	bne.n	80016cc <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800169e:	2300      	movs	r3, #0
 80016a0:	613b      	str	r3, [r7, #16]
 80016a2:	4b1a      	ldr	r3, [pc, #104]	; (800170c <HAL_TIM_Base_MspInit+0xb8>)
 80016a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016a6:	4a19      	ldr	r2, [pc, #100]	; (800170c <HAL_TIM_Base_MspInit+0xb8>)
 80016a8:	f043 0302 	orr.w	r3, r3, #2
 80016ac:	6413      	str	r3, [r2, #64]	; 0x40
 80016ae:	4b17      	ldr	r3, [pc, #92]	; (800170c <HAL_TIM_Base_MspInit+0xb8>)
 80016b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016b2:	f003 0302 	and.w	r3, r3, #2
 80016b6:	613b      	str	r3, [r7, #16]
 80016b8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80016ba:	2200      	movs	r2, #0
 80016bc:	2100      	movs	r1, #0
 80016be:	201d      	movs	r0, #29
 80016c0:	f000 fd5f 	bl	8002182 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80016c4:	201d      	movs	r0, #29
 80016c6:	f000 fd78 	bl	80021ba <HAL_NVIC_EnableIRQ>
}
 80016ca:	e01a      	b.n	8001702 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM4)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4a10      	ldr	r2, [pc, #64]	; (8001714 <HAL_TIM_Base_MspInit+0xc0>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d115      	bne.n	8001702 <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80016d6:	2300      	movs	r3, #0
 80016d8:	60fb      	str	r3, [r7, #12]
 80016da:	4b0c      	ldr	r3, [pc, #48]	; (800170c <HAL_TIM_Base_MspInit+0xb8>)
 80016dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016de:	4a0b      	ldr	r2, [pc, #44]	; (800170c <HAL_TIM_Base_MspInit+0xb8>)
 80016e0:	f043 0304 	orr.w	r3, r3, #4
 80016e4:	6413      	str	r3, [r2, #64]	; 0x40
 80016e6:	4b09      	ldr	r3, [pc, #36]	; (800170c <HAL_TIM_Base_MspInit+0xb8>)
 80016e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ea:	f003 0304 	and.w	r3, r3, #4
 80016ee:	60fb      	str	r3, [r7, #12]
 80016f0:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80016f2:	2200      	movs	r2, #0
 80016f4:	2100      	movs	r1, #0
 80016f6:	201e      	movs	r0, #30
 80016f8:	f000 fd43 	bl	8002182 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80016fc:	201e      	movs	r0, #30
 80016fe:	f000 fd5c 	bl	80021ba <HAL_NVIC_EnableIRQ>
}
 8001702:	bf00      	nop
 8001704:	3718      	adds	r7, #24
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	40023800 	.word	0x40023800
 8001710:	40000400 	.word	0x40000400
 8001714:	40000800 	.word	0x40000800

08001718 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b088      	sub	sp, #32
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001720:	f107 030c 	add.w	r3, r7, #12
 8001724:	2200      	movs	r2, #0
 8001726:	601a      	str	r2, [r3, #0]
 8001728:	605a      	str	r2, [r3, #4]
 800172a:	609a      	str	r2, [r3, #8]
 800172c:	60da      	str	r2, [r3, #12]
 800172e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4a12      	ldr	r2, [pc, #72]	; (8001780 <HAL_TIM_MspPostInit+0x68>)
 8001736:	4293      	cmp	r3, r2
 8001738:	d11d      	bne.n	8001776 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800173a:	2300      	movs	r3, #0
 800173c:	60bb      	str	r3, [r7, #8]
 800173e:	4b11      	ldr	r3, [pc, #68]	; (8001784 <HAL_TIM_MspPostInit+0x6c>)
 8001740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001742:	4a10      	ldr	r2, [pc, #64]	; (8001784 <HAL_TIM_MspPostInit+0x6c>)
 8001744:	f043 0301 	orr.w	r3, r3, #1
 8001748:	6313      	str	r3, [r2, #48]	; 0x30
 800174a:	4b0e      	ldr	r3, [pc, #56]	; (8001784 <HAL_TIM_MspPostInit+0x6c>)
 800174c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800174e:	f003 0301 	and.w	r3, r3, #1
 8001752:	60bb      	str	r3, [r7, #8]
 8001754:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001756:	2340      	movs	r3, #64	; 0x40
 8001758:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800175a:	2302      	movs	r3, #2
 800175c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800175e:	2300      	movs	r3, #0
 8001760:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001762:	2300      	movs	r3, #0
 8001764:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001766:	2302      	movs	r3, #2
 8001768:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800176a:	f107 030c 	add.w	r3, r7, #12
 800176e:	4619      	mov	r1, r3
 8001770:	4805      	ldr	r0, [pc, #20]	; (8001788 <HAL_TIM_MspPostInit+0x70>)
 8001772:	f001 fb6f 	bl	8002e54 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001776:	bf00      	nop
 8001778:	3720      	adds	r7, #32
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	40000400 	.word	0x40000400
 8001784:	40023800 	.word	0x40023800
 8001788:	40020000 	.word	0x40020000

0800178c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b08a      	sub	sp, #40	; 0x28
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001794:	f107 0314 	add.w	r3, r7, #20
 8001798:	2200      	movs	r2, #0
 800179a:	601a      	str	r2, [r3, #0]
 800179c:	605a      	str	r2, [r3, #4]
 800179e:	609a      	str	r2, [r3, #8]
 80017a0:	60da      	str	r2, [r3, #12]
 80017a2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4a1d      	ldr	r2, [pc, #116]	; (8001820 <HAL_UART_MspInit+0x94>)
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d133      	bne.n	8001816 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80017ae:	2300      	movs	r3, #0
 80017b0:	613b      	str	r3, [r7, #16]
 80017b2:	4b1c      	ldr	r3, [pc, #112]	; (8001824 <HAL_UART_MspInit+0x98>)
 80017b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017b6:	4a1b      	ldr	r2, [pc, #108]	; (8001824 <HAL_UART_MspInit+0x98>)
 80017b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017bc:	6413      	str	r3, [r2, #64]	; 0x40
 80017be:	4b19      	ldr	r3, [pc, #100]	; (8001824 <HAL_UART_MspInit+0x98>)
 80017c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017c6:	613b      	str	r3, [r7, #16]
 80017c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ca:	2300      	movs	r3, #0
 80017cc:	60fb      	str	r3, [r7, #12]
 80017ce:	4b15      	ldr	r3, [pc, #84]	; (8001824 <HAL_UART_MspInit+0x98>)
 80017d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017d2:	4a14      	ldr	r2, [pc, #80]	; (8001824 <HAL_UART_MspInit+0x98>)
 80017d4:	f043 0301 	orr.w	r3, r3, #1
 80017d8:	6313      	str	r3, [r2, #48]	; 0x30
 80017da:	4b12      	ldr	r3, [pc, #72]	; (8001824 <HAL_UART_MspInit+0x98>)
 80017dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017de:	f003 0301 	and.w	r3, r3, #1
 80017e2:	60fb      	str	r3, [r7, #12]
 80017e4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80017e6:	230c      	movs	r3, #12
 80017e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ea:	2302      	movs	r3, #2
 80017ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ee:	2300      	movs	r3, #0
 80017f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017f2:	2303      	movs	r3, #3
 80017f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80017f6:	2307      	movs	r3, #7
 80017f8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017fa:	f107 0314 	add.w	r3, r7, #20
 80017fe:	4619      	mov	r1, r3
 8001800:	4809      	ldr	r0, [pc, #36]	; (8001828 <HAL_UART_MspInit+0x9c>)
 8001802:	f001 fb27 	bl	8002e54 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001806:	2200      	movs	r2, #0
 8001808:	2100      	movs	r1, #0
 800180a:	2026      	movs	r0, #38	; 0x26
 800180c:	f000 fcb9 	bl	8002182 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001810:	2026      	movs	r0, #38	; 0x26
 8001812:	f000 fcd2 	bl	80021ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001816:	bf00      	nop
 8001818:	3728      	adds	r7, #40	; 0x28
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	40004400 	.word	0x40004400
 8001824:	40023800 	.word	0x40023800
 8001828:	40020000 	.word	0x40020000

0800182c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800182c:	b480      	push	{r7}
 800182e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001830:	e7fe      	b.n	8001830 <NMI_Handler+0x4>

08001832 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001832:	b480      	push	{r7}
 8001834:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001836:	e7fe      	b.n	8001836 <HardFault_Handler+0x4>

08001838 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001838:	b480      	push	{r7}
 800183a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800183c:	e7fe      	b.n	800183c <MemManage_Handler+0x4>

0800183e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800183e:	b480      	push	{r7}
 8001840:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001842:	e7fe      	b.n	8001842 <BusFault_Handler+0x4>

08001844 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001844:	b480      	push	{r7}
 8001846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001848:	e7fe      	b.n	8001848 <UsageFault_Handler+0x4>

0800184a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800184a:	b480      	push	{r7}
 800184c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800184e:	bf00      	nop
 8001850:	46bd      	mov	sp, r7
 8001852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001856:	4770      	bx	lr

08001858 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800185c:	bf00      	nop
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr

08001866 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001866:	b480      	push	{r7}
 8001868:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800186a:	bf00      	nop
 800186c:	46bd      	mov	sp, r7
 800186e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001872:	4770      	bx	lr

08001874 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001878:	f000 fb64 	bl	8001f44 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800187c:	bf00      	nop
 800187e:	bd80      	pop	{r7, pc}

08001880 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8001880:	b480      	push	{r7}
 8001882:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8001884:	bf00      	nop
 8001886:	46bd      	mov	sp, r7
 8001888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188c:	4770      	bx	lr

0800188e <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800188e:	b580      	push	{r7, lr}
 8001890:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8001892:	2002      	movs	r0, #2
 8001894:	f001 fcc6 	bl	8003224 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001898:	bf00      	nop
 800189a:	bd80      	pop	{r7, pc}

0800189c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1);
 80018a0:	4802      	ldr	r0, [pc, #8]	; (80018ac <DMA1_Stream5_IRQHandler+0x10>)
 80018a2:	f001 f86d 	bl	8002980 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80018a6:	bf00      	nop
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	200000ac 	.word	0x200000ac

080018b0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80018b4:	4802      	ldr	r0, [pc, #8]	; (80018c0 <TIM2_IRQHandler+0x10>)
 80018b6:	f002 fbc5 	bl	8004044 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80018ba:	bf00      	nop
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	2000010c 	.word	0x2000010c

080018c4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80018c8:	4804      	ldr	r0, [pc, #16]	; (80018dc <TIM3_IRQHandler+0x18>)
 80018ca:	f002 fbbb 	bl	8004044 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 80018ce:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80018d2:	4803      	ldr	r0, [pc, #12]	; (80018e0 <TIM3_IRQHandler+0x1c>)
 80018d4:	f001 fc8b 	bl	80031ee <HAL_GPIO_TogglePin>

  /* USER CODE END TIM3_IRQn 1 */
}
 80018d8:	bf00      	nop
 80018da:	bd80      	pop	{r7, pc}
 80018dc:	20000154 	.word	0x20000154
 80018e0:	40020c00 	.word	0x40020c00

080018e4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80018e8:	482c      	ldr	r0, [pc, #176]	; (800199c <USART2_IRQHandler+0xb8>)
 80018ea:	f003 fa8d 	bl	8004e08 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  //STOOOPPP!!!
  HAL_DAC_Stop_DMA(&hdac, DAC_CHANNEL_1);
 80018ee:	2100      	movs	r1, #0
 80018f0:	482b      	ldr	r0, [pc, #172]	; (80019a0 <USART2_IRQHandler+0xbc>)
 80018f2:	f000 fd6d 	bl	80023d0 <HAL_DAC_Stop_DMA>
  HAL_TIM_Base_Stop(&htim2);
 80018f6:	482b      	ldr	r0, [pc, #172]	; (80019a4 <USART2_IRQHandler+0xc0>)
 80018f8:	f002 f9bc 	bl	8003c74 <HAL_TIM_Base_Stop>
  HAL_TIM_Base_Stop_IT(&htim3);
 80018fc:	482a      	ldr	r0, [pc, #168]	; (80019a8 <USART2_IRQHandler+0xc4>)
 80018fe:	f002 fa51 	bl	8003da4 <HAL_TIM_Base_Stop_IT>

  //Get values from Rx buffer
  wave_type = Rx_data[0];
 8001902:	4b2a      	ldr	r3, [pc, #168]	; (80019ac <USART2_IRQHandler+0xc8>)
 8001904:	781a      	ldrb	r2, [r3, #0]
 8001906:	4b2a      	ldr	r3, [pc, #168]	; (80019b0 <USART2_IRQHandler+0xcc>)
 8001908:	701a      	strb	r2, [r3, #0]
  frequence = Rx_data[1] << 8 | Rx_data[2];
 800190a:	4b28      	ldr	r3, [pc, #160]	; (80019ac <USART2_IRQHandler+0xc8>)
 800190c:	785b      	ldrb	r3, [r3, #1]
 800190e:	021b      	lsls	r3, r3, #8
 8001910:	4a26      	ldr	r2, [pc, #152]	; (80019ac <USART2_IRQHandler+0xc8>)
 8001912:	7892      	ldrb	r2, [r2, #2]
 8001914:	4313      	orrs	r3, r2
 8001916:	461a      	mov	r2, r3
 8001918:	4b26      	ldr	r3, [pc, #152]	; (80019b4 <USART2_IRQHandler+0xd0>)
 800191a:	601a      	str	r2, [r3, #0]
  stim_freq = Rx_data[3];
 800191c:	4b23      	ldr	r3, [pc, #140]	; (80019ac <USART2_IRQHandler+0xc8>)
 800191e:	78da      	ldrb	r2, [r3, #3]
 8001920:	4b25      	ldr	r3, [pc, #148]	; (80019b8 <USART2_IRQHandler+0xd4>)
 8001922:	701a      	strb	r2, [r3, #0]
  duty_cycle = Rx_data[4];
 8001924:	4b21      	ldr	r3, [pc, #132]	; (80019ac <USART2_IRQHandler+0xc8>)
 8001926:	791a      	ldrb	r2, [r3, #4]
 8001928:	4b24      	ldr	r3, [pc, #144]	; (80019bc <USART2_IRQHandler+0xd8>)
 800192a:	701a      	strb	r2, [r3, #0]
  randomOn = Rx_data[5];
 800192c:	4b1f      	ldr	r3, [pc, #124]	; (80019ac <USART2_IRQHandler+0xc8>)
 800192e:	795a      	ldrb	r2, [r3, #5]
 8001930:	4b23      	ldr	r3, [pc, #140]	; (80019c0 <USART2_IRQHandler+0xdc>)
 8001932:	701a      	strb	r2, [r3, #0]

  //Set pitch
  if (frequence){
 8001934:	4b1f      	ldr	r3, [pc, #124]	; (80019b4 <USART2_IRQHandler+0xd0>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	2b00      	cmp	r3, #0
 800193a:	d007      	beq.n	800194c <USART2_IRQHandler+0x68>
	htim2.Instance->PSC = (42000000/N_SAMPLES) / frequence;
 800193c:	4b1d      	ldr	r3, [pc, #116]	; (80019b4 <USART2_IRQHandler+0xd0>)
 800193e:	681a      	ldr	r2, [r3, #0]
 8001940:	4b18      	ldr	r3, [pc, #96]	; (80019a4 <USART2_IRQHandler+0xc0>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	491f      	ldr	r1, [pc, #124]	; (80019c4 <USART2_IRQHandler+0xe0>)
 8001946:	fbb1 f2f2 	udiv	r2, r1, r2
 800194a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  //Set stimulation frequency
  if (stim_freq){
 800194c:	4b1a      	ldr	r3, [pc, #104]	; (80019b8 <USART2_IRQHandler+0xd4>)
 800194e:	781b      	ldrb	r3, [r3, #0]
 8001950:	2b00      	cmp	r3, #0
 8001952:	d009      	beq.n	8001968 <USART2_IRQHandler+0x84>
	  htim3.Instance->PSC = 21000/stim_freq;
 8001954:	4b18      	ldr	r3, [pc, #96]	; (80019b8 <USART2_IRQHandler+0xd4>)
 8001956:	781b      	ldrb	r3, [r3, #0]
 8001958:	461a      	mov	r2, r3
 800195a:	f245 2308 	movw	r3, #21000	; 0x5208
 800195e:	fb93 f2f2 	sdiv	r2, r3, r2
 8001962:	4b11      	ldr	r3, [pc, #68]	; (80019a8 <USART2_IRQHandler+0xc4>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	629a      	str	r2, [r3, #40]	; 0x28
  }

  //Set duty cycle
  htim3.Instance->CCR1 = (4000*duty_cycle)/255;
 8001968:	4b14      	ldr	r3, [pc, #80]	; (80019bc <USART2_IRQHandler+0xd8>)
 800196a:	781b      	ldrb	r3, [r3, #0]
 800196c:	461a      	mov	r2, r3
 800196e:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 8001972:	fb02 f303 	mul.w	r3, r2, r3
 8001976:	4a14      	ldr	r2, [pc, #80]	; (80019c8 <USART2_IRQHandler+0xe4>)
 8001978:	fb82 1203 	smull	r1, r2, r2, r3
 800197c:	441a      	add	r2, r3
 800197e:	11d2      	asrs	r2, r2, #7
 8001980:	17db      	asrs	r3, r3, #31
 8001982:	1ad2      	subs	r2, r2, r3
 8001984:	4b08      	ldr	r3, [pc, #32]	; (80019a8 <USART2_IRQHandler+0xc4>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	635a      	str	r2, [r3, #52]	; 0x34

  //GOOOOOOOOOOOO!!!
  HAL_TIM_Base_Start(&htim2);
 800198a:	4806      	ldr	r0, [pc, #24]	; (80019a4 <USART2_IRQHandler+0xc0>)
 800198c:	f002 f90a 	bl	8003ba4 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start_IT(&htim3);
 8001990:	4805      	ldr	r0, [pc, #20]	; (80019a8 <USART2_IRQHandler+0xc4>)
 8001992:	f002 f997 	bl	8003cc4 <HAL_TIM_Base_Start_IT>

  /* USER CODE END USART2_IRQn 1 */
}
 8001996:	bf00      	nop
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	2000019c 	.word	0x2000019c
 80019a0:	20000098 	.word	0x20000098
 80019a4:	2000010c 	.word	0x2000010c
 80019a8:	20000154 	.word	0x20000154
 80019ac:	200001e0 	.word	0x200001e0
 80019b0:	200001ec 	.word	0x200001ec
 80019b4:	20000004 	.word	0x20000004
 80019b8:	20000000 	.word	0x20000000
 80019bc:	20000001 	.word	0x20000001
 80019c0:	20000008 	.word	0x20000008
 80019c4:	000668a0 	.word	0x000668a0
 80019c8:	80808081 	.word	0x80808081

080019cc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80019cc:	b480      	push	{r7}
 80019ce:	af00      	add	r7, sp, #0
  return 1;
 80019d0:	2301      	movs	r3, #1
}
 80019d2:	4618      	mov	r0, r3
 80019d4:	46bd      	mov	sp, r7
 80019d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019da:	4770      	bx	lr

080019dc <_kill>:

int _kill(int pid, int sig)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b082      	sub	sp, #8
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
 80019e4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80019e6:	f004 f909 	bl	8005bfc <__errno>
 80019ea:	4603      	mov	r3, r0
 80019ec:	2216      	movs	r2, #22
 80019ee:	601a      	str	r2, [r3, #0]
  return -1;
 80019f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019f4:	4618      	mov	r0, r3
 80019f6:	3708      	adds	r7, #8
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bd80      	pop	{r7, pc}

080019fc <_exit>:

void _exit (int status)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b082      	sub	sp, #8
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a04:	f04f 31ff 	mov.w	r1, #4294967295
 8001a08:	6878      	ldr	r0, [r7, #4]
 8001a0a:	f7ff ffe7 	bl	80019dc <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a0e:	e7fe      	b.n	8001a0e <_exit+0x12>

08001a10 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b086      	sub	sp, #24
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	60f8      	str	r0, [r7, #12]
 8001a18:	60b9      	str	r1, [r7, #8]
 8001a1a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	617b      	str	r3, [r7, #20]
 8001a20:	e00a      	b.n	8001a38 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a22:	f3af 8000 	nop.w
 8001a26:	4601      	mov	r1, r0
 8001a28:	68bb      	ldr	r3, [r7, #8]
 8001a2a:	1c5a      	adds	r2, r3, #1
 8001a2c:	60ba      	str	r2, [r7, #8]
 8001a2e:	b2ca      	uxtb	r2, r1
 8001a30:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a32:	697b      	ldr	r3, [r7, #20]
 8001a34:	3301      	adds	r3, #1
 8001a36:	617b      	str	r3, [r7, #20]
 8001a38:	697a      	ldr	r2, [r7, #20]
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	429a      	cmp	r2, r3
 8001a3e:	dbf0      	blt.n	8001a22 <_read+0x12>
  }

  return len;
 8001a40:	687b      	ldr	r3, [r7, #4]
}
 8001a42:	4618      	mov	r0, r3
 8001a44:	3718      	adds	r7, #24
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}

08001a4a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a4a:	b580      	push	{r7, lr}
 8001a4c:	b086      	sub	sp, #24
 8001a4e:	af00      	add	r7, sp, #0
 8001a50:	60f8      	str	r0, [r7, #12]
 8001a52:	60b9      	str	r1, [r7, #8]
 8001a54:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a56:	2300      	movs	r3, #0
 8001a58:	617b      	str	r3, [r7, #20]
 8001a5a:	e009      	b.n	8001a70 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001a5c:	68bb      	ldr	r3, [r7, #8]
 8001a5e:	1c5a      	adds	r2, r3, #1
 8001a60:	60ba      	str	r2, [r7, #8]
 8001a62:	781b      	ldrb	r3, [r3, #0]
 8001a64:	4618      	mov	r0, r3
 8001a66:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a6a:	697b      	ldr	r3, [r7, #20]
 8001a6c:	3301      	adds	r3, #1
 8001a6e:	617b      	str	r3, [r7, #20]
 8001a70:	697a      	ldr	r2, [r7, #20]
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	429a      	cmp	r2, r3
 8001a76:	dbf1      	blt.n	8001a5c <_write+0x12>
  }
  return len;
 8001a78:	687b      	ldr	r3, [r7, #4]
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	3718      	adds	r7, #24
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}

08001a82 <_close>:

int _close(int file)
{
 8001a82:	b480      	push	{r7}
 8001a84:	b083      	sub	sp, #12
 8001a86:	af00      	add	r7, sp, #0
 8001a88:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a8a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a8e:	4618      	mov	r0, r3
 8001a90:	370c      	adds	r7, #12
 8001a92:	46bd      	mov	sp, r7
 8001a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a98:	4770      	bx	lr

08001a9a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a9a:	b480      	push	{r7}
 8001a9c:	b083      	sub	sp, #12
 8001a9e:	af00      	add	r7, sp, #0
 8001aa0:	6078      	str	r0, [r7, #4]
 8001aa2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001aaa:	605a      	str	r2, [r3, #4]
  return 0;
 8001aac:	2300      	movs	r3, #0
}
 8001aae:	4618      	mov	r0, r3
 8001ab0:	370c      	adds	r7, #12
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab8:	4770      	bx	lr

08001aba <_isatty>:

int _isatty(int file)
{
 8001aba:	b480      	push	{r7}
 8001abc:	b083      	sub	sp, #12
 8001abe:	af00      	add	r7, sp, #0
 8001ac0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001ac2:	2301      	movs	r3, #1
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	370c      	adds	r7, #12
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ace:	4770      	bx	lr

08001ad0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b085      	sub	sp, #20
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	60f8      	str	r0, [r7, #12]
 8001ad8:	60b9      	str	r1, [r7, #8]
 8001ada:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001adc:	2300      	movs	r3, #0
}
 8001ade:	4618      	mov	r0, r3
 8001ae0:	3714      	adds	r7, #20
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae8:	4770      	bx	lr
	...

08001aec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b086      	sub	sp, #24
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001af4:	4a14      	ldr	r2, [pc, #80]	; (8001b48 <_sbrk+0x5c>)
 8001af6:	4b15      	ldr	r3, [pc, #84]	; (8001b4c <_sbrk+0x60>)
 8001af8:	1ad3      	subs	r3, r2, r3
 8001afa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b00:	4b13      	ldr	r3, [pc, #76]	; (8001b50 <_sbrk+0x64>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d102      	bne.n	8001b0e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b08:	4b11      	ldr	r3, [pc, #68]	; (8001b50 <_sbrk+0x64>)
 8001b0a:	4a12      	ldr	r2, [pc, #72]	; (8001b54 <_sbrk+0x68>)
 8001b0c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b0e:	4b10      	ldr	r3, [pc, #64]	; (8001b50 <_sbrk+0x64>)
 8001b10:	681a      	ldr	r2, [r3, #0]
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	4413      	add	r3, r2
 8001b16:	693a      	ldr	r2, [r7, #16]
 8001b18:	429a      	cmp	r2, r3
 8001b1a:	d207      	bcs.n	8001b2c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b1c:	f004 f86e 	bl	8005bfc <__errno>
 8001b20:	4603      	mov	r3, r0
 8001b22:	220c      	movs	r2, #12
 8001b24:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b26:	f04f 33ff 	mov.w	r3, #4294967295
 8001b2a:	e009      	b.n	8001b40 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b2c:	4b08      	ldr	r3, [pc, #32]	; (8001b50 <_sbrk+0x64>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b32:	4b07      	ldr	r3, [pc, #28]	; (8001b50 <_sbrk+0x64>)
 8001b34:	681a      	ldr	r2, [r3, #0]
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	4413      	add	r3, r2
 8001b3a:	4a05      	ldr	r2, [pc, #20]	; (8001b50 <_sbrk+0x64>)
 8001b3c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b3e:	68fb      	ldr	r3, [r7, #12]
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	3718      	adds	r7, #24
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	20020000 	.word	0x20020000
 8001b4c:	00000400 	.word	0x00000400
 8001b50:	200001f0 	.word	0x200001f0
 8001b54:	20000848 	.word	0x20000848

08001b58 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b5c:	4b06      	ldr	r3, [pc, #24]	; (8001b78 <SystemInit+0x20>)
 8001b5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b62:	4a05      	ldr	r2, [pc, #20]	; (8001b78 <SystemInit+0x20>)
 8001b64:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b68:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b6c:	bf00      	nop
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b74:	4770      	bx	lr
 8001b76:	bf00      	nop
 8001b78:	e000ed00 	.word	0xe000ed00

08001b7c <init_waves>:
//

#include "../../Inc/init.h"
#include "../../Inc/waves.h"

void init_waves(unsigned int amplitude){
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b082      	sub	sp, #8
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
    calcsin(amplitude);
 8001b84:	6878      	ldr	r0, [r7, #4]
 8001b86:	f000 f80f 	bl	8001ba8 <calcsin>
    calcsaw(amplitude);
 8001b8a:	6878      	ldr	r0, [r7, #4]
 8001b8c:	f000 f87a 	bl	8001c84 <calcsaw>
    calctri(amplitude);
 8001b90:	6878      	ldr	r0, [r7, #4]
 8001b92:	f000 f8b3 	bl	8001cfc <calctri>
    calcsquare(amplitude);
 8001b96:	6878      	ldr	r0, [r7, #4]
 8001b98:	f000 f91a 	bl	8001dd0 <calcsquare>
}
 8001b9c:	bf00      	nop
 8001b9e:	3708      	adds	r7, #8
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	0000      	movs	r0, r0
	...

08001ba8 <calcsin>:
unsigned int square_val[N_SAMPLES];
unsigned int empty[N_SAMPLES] = {0};


void calcsin (unsigned int amplitude)
{
 8001ba8:	b5b0      	push	{r4, r5, r7, lr}
 8001baa:	b084      	sub	sp, #16
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
    for (int i=0; i<N_SAMPLES; i++)
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	60fb      	str	r3, [r7, #12]
 8001bb4:	e04f      	b.n	8001c56 <calcsin+0xae>
    {
        sine_val[i] = ((float)amplitude/255)*((sin(i*2*PI/N_SAMPLES) + 1)*(4096/2));
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	ee07 3a90 	vmov	s15, r3
 8001bbc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001bc0:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8001c70 <calcsin+0xc8>
 8001bc4:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001bc8:	ee16 0a90 	vmov	r0, s13
 8001bcc:	f7fe fcb4 	bl	8000538 <__aeabi_f2d>
 8001bd0:	4604      	mov	r4, r0
 8001bd2:	460d      	mov	r5, r1
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	005b      	lsls	r3, r3, #1
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f7fe fc9b 	bl	8000514 <__aeabi_i2d>
 8001bde:	a322      	add	r3, pc, #136	; (adr r3, 8001c68 <calcsin+0xc0>)
 8001be0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001be4:	f7fe fd00 	bl	80005e8 <__aeabi_dmul>
 8001be8:	4602      	mov	r2, r0
 8001bea:	460b      	mov	r3, r1
 8001bec:	4610      	mov	r0, r2
 8001bee:	4619      	mov	r1, r3
 8001bf0:	f04f 0200 	mov.w	r2, #0
 8001bf4:	4b1f      	ldr	r3, [pc, #124]	; (8001c74 <calcsin+0xcc>)
 8001bf6:	f7fe fe21 	bl	800083c <__aeabi_ddiv>
 8001bfa:	4602      	mov	r2, r0
 8001bfc:	460b      	mov	r3, r1
 8001bfe:	ec43 2b17 	vmov	d7, r2, r3
 8001c02:	eeb0 0a47 	vmov.f32	s0, s14
 8001c06:	eef0 0a67 	vmov.f32	s1, s15
 8001c0a:	f005 f8bd 	bl	8006d88 <sin>
 8001c0e:	ec51 0b10 	vmov	r0, r1, d0
 8001c12:	f04f 0200 	mov.w	r2, #0
 8001c16:	4b18      	ldr	r3, [pc, #96]	; (8001c78 <calcsin+0xd0>)
 8001c18:	f7fe fb30 	bl	800027c <__adddf3>
 8001c1c:	4602      	mov	r2, r0
 8001c1e:	460b      	mov	r3, r1
 8001c20:	4610      	mov	r0, r2
 8001c22:	4619      	mov	r1, r3
 8001c24:	f04f 0200 	mov.w	r2, #0
 8001c28:	4b14      	ldr	r3, [pc, #80]	; (8001c7c <calcsin+0xd4>)
 8001c2a:	f7fe fcdd 	bl	80005e8 <__aeabi_dmul>
 8001c2e:	4602      	mov	r2, r0
 8001c30:	460b      	mov	r3, r1
 8001c32:	4620      	mov	r0, r4
 8001c34:	4629      	mov	r1, r5
 8001c36:	f7fe fcd7 	bl	80005e8 <__aeabi_dmul>
 8001c3a:	4602      	mov	r2, r0
 8001c3c:	460b      	mov	r3, r1
 8001c3e:	4610      	mov	r0, r2
 8001c40:	4619      	mov	r1, r3
 8001c42:	f7fe ff93 	bl	8000b6c <__aeabi_d2uiz>
 8001c46:	4602      	mov	r2, r0
 8001c48:	490d      	ldr	r1, [pc, #52]	; (8001c80 <calcsin+0xd8>)
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (int i=0; i<N_SAMPLES; i++)
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	3301      	adds	r3, #1
 8001c54:	60fb      	str	r3, [r7, #12]
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	2b63      	cmp	r3, #99	; 0x63
 8001c5a:	ddac      	ble.n	8001bb6 <calcsin+0xe>
    }
}
 8001c5c:	bf00      	nop
 8001c5e:	bf00      	nop
 8001c60:	3710      	adds	r7, #16
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bdb0      	pop	{r4, r5, r7, pc}
 8001c66:	bf00      	nop
 8001c68:	4d12d84a 	.word	0x4d12d84a
 8001c6c:	400921fb 	.word	0x400921fb
 8001c70:	437f0000 	.word	0x437f0000
 8001c74:	40590000 	.word	0x40590000
 8001c78:	3ff00000 	.word	0x3ff00000
 8001c7c:	40a00000 	.word	0x40a00000
 8001c80:	200001f4 	.word	0x200001f4

08001c84 <calcsaw>:

void calcsaw (unsigned int amplitude)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b085      	sub	sp, #20
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
    for (int j=0; j<N_SAMPLES; j++)
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	60fb      	str	r3, [r7, #12]
 8001c90:	e022      	b.n	8001cd8 <calcsaw+0x54>
    {
        saw_val[j] = ((float)amplitude/255)*((float)j/N_SAMPLES)*(4096);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	ee07 3a90 	vmov	s15, r3
 8001c98:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c9c:	eddf 6a13 	vldr	s13, [pc, #76]	; 8001cec <calcsaw+0x68>
 8001ca0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	ee07 3a90 	vmov	s15, r3
 8001caa:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001cae:	ed9f 6a10 	vldr	s12, [pc, #64]	; 8001cf0 <calcsaw+0x6c>
 8001cb2:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001cb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cba:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8001cf4 <calcsaw+0x70>
 8001cbe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001cc2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001cc6:	ee17 1a90 	vmov	r1, s15
 8001cca:	4a0b      	ldr	r2, [pc, #44]	; (8001cf8 <calcsaw+0x74>)
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int j=0; j<N_SAMPLES; j++)
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	3301      	adds	r3, #1
 8001cd6:	60fb      	str	r3, [r7, #12]
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	2b63      	cmp	r3, #99	; 0x63
 8001cdc:	ddd9      	ble.n	8001c92 <calcsaw+0xe>
    }
}
 8001cde:	bf00      	nop
 8001ce0:	bf00      	nop
 8001ce2:	3714      	adds	r7, #20
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cea:	4770      	bx	lr
 8001cec:	437f0000 	.word	0x437f0000
 8001cf0:	42c80000 	.word	0x42c80000
 8001cf4:	45800000 	.word	0x45800000
 8001cf8:	20000384 	.word	0x20000384

08001cfc <calctri>:

void calctri (unsigned int amplitude)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b085      	sub	sp, #20
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
    for (int k=0; k<N_SAMPLES/2; k++)
 8001d04:	2300      	movs	r3, #0
 8001d06:	60fb      	str	r3, [r7, #12]
 8001d08:	e022      	b.n	8001d50 <calctri+0x54>
    {
        tri_val[k] = ((float)amplitude/255)*((float)k/(N_SAMPLES/2))*(4095);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	ee07 3a90 	vmov	s15, r3
 8001d10:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d14:	eddf 6a2a 	vldr	s13, [pc, #168]	; 8001dc0 <calctri+0xc4>
 8001d18:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	ee07 3a90 	vmov	s15, r3
 8001d22:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001d26:	ed9f 6a27 	vldr	s12, [pc, #156]	; 8001dc4 <calctri+0xc8>
 8001d2a:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001d2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d32:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8001dc8 <calctri+0xcc>
 8001d36:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d3a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d3e:	ee17 1a90 	vmov	r1, s15
 8001d42:	4a22      	ldr	r2, [pc, #136]	; (8001dcc <calctri+0xd0>)
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int k=0; k<N_SAMPLES/2; k++)
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	3301      	adds	r3, #1
 8001d4e:	60fb      	str	r3, [r7, #12]
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	2b31      	cmp	r3, #49	; 0x31
 8001d54:	ddd9      	ble.n	8001d0a <calctri+0xe>
    }
    for (int k=N_SAMPLES/2; k<N_SAMPLES; k++)
 8001d56:	2332      	movs	r3, #50	; 0x32
 8001d58:	60bb      	str	r3, [r7, #8]
 8001d5a:	e027      	b.n	8001dac <calctri+0xb0>
    {
        tri_val[k] = ((float)amplitude/255)*(1-((float)(k-(N_SAMPLES/2)))/(N_SAMPLES/2))*(4095);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	ee07 3a90 	vmov	s15, r3
 8001d62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d66:	eddf 6a16 	vldr	s13, [pc, #88]	; 8001dc0 <calctri+0xc4>
 8001d6a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001d6e:	68bb      	ldr	r3, [r7, #8]
 8001d70:	3b32      	subs	r3, #50	; 0x32
 8001d72:	ee07 3a90 	vmov	s15, r3
 8001d76:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001d7a:	ed9f 6a12 	vldr	s12, [pc, #72]	; 8001dc4 <calctri+0xc8>
 8001d7e:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001d82:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001d86:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001d8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d8e:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8001dc8 <calctri+0xcc>
 8001d92:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d96:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d9a:	ee17 1a90 	vmov	r1, s15
 8001d9e:	4a0b      	ldr	r2, [pc, #44]	; (8001dcc <calctri+0xd0>)
 8001da0:	68bb      	ldr	r3, [r7, #8]
 8001da2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int k=N_SAMPLES/2; k<N_SAMPLES; k++)
 8001da6:	68bb      	ldr	r3, [r7, #8]
 8001da8:	3301      	adds	r3, #1
 8001daa:	60bb      	str	r3, [r7, #8]
 8001dac:	68bb      	ldr	r3, [r7, #8]
 8001dae:	2b63      	cmp	r3, #99	; 0x63
 8001db0:	ddd4      	ble.n	8001d5c <calctri+0x60>
    }
}
 8001db2:	bf00      	nop
 8001db4:	bf00      	nop
 8001db6:	3714      	adds	r7, #20
 8001db8:	46bd      	mov	sp, r7
 8001dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbe:	4770      	bx	lr
 8001dc0:	437f0000 	.word	0x437f0000
 8001dc4:	42480000 	.word	0x42480000
 8001dc8:	457ff000 	.word	0x457ff000
 8001dcc:	20000514 	.word	0x20000514

08001dd0 <calcsquare>:

void calcsquare (unsigned int amplitude)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b085      	sub	sp, #20
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
    for (int h=0; h<N_SAMPLES/2; h++)
 8001dd8:	2300      	movs	r3, #0
 8001dda:	60fb      	str	r3, [r7, #12]
 8001ddc:	e017      	b.n	8001e0e <calcsquare+0x3e>
    {
        square_val[h] = ((float)amplitude/255)*4095;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	ee07 3a90 	vmov	s15, r3
 8001de4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001de8:	eddf 6a15 	vldr	s13, [pc, #84]	; 8001e40 <calcsquare+0x70>
 8001dec:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001df0:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8001e44 <calcsquare+0x74>
 8001df4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001df8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001dfc:	ee17 1a90 	vmov	r1, s15
 8001e00:	4a11      	ldr	r2, [pc, #68]	; (8001e48 <calcsquare+0x78>)
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int h=0; h<N_SAMPLES/2; h++)
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	3301      	adds	r3, #1
 8001e0c:	60fb      	str	r3, [r7, #12]
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	2b31      	cmp	r3, #49	; 0x31
 8001e12:	dde4      	ble.n	8001dde <calcsquare+0xe>
    }
    for (int h=N_SAMPLES/2; h<N_SAMPLES; h++)
 8001e14:	2332      	movs	r3, #50	; 0x32
 8001e16:	60bb      	str	r3, [r7, #8]
 8001e18:	e007      	b.n	8001e2a <calcsquare+0x5a>
    {
        square_val[h] = 0;
 8001e1a:	4a0b      	ldr	r2, [pc, #44]	; (8001e48 <calcsquare+0x78>)
 8001e1c:	68bb      	ldr	r3, [r7, #8]
 8001e1e:	2100      	movs	r1, #0
 8001e20:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int h=N_SAMPLES/2; h<N_SAMPLES; h++)
 8001e24:	68bb      	ldr	r3, [r7, #8]
 8001e26:	3301      	adds	r3, #1
 8001e28:	60bb      	str	r3, [r7, #8]
 8001e2a:	68bb      	ldr	r3, [r7, #8]
 8001e2c:	2b63      	cmp	r3, #99	; 0x63
 8001e2e:	ddf4      	ble.n	8001e1a <calcsquare+0x4a>
    }
}
 8001e30:	bf00      	nop
 8001e32:	bf00      	nop
 8001e34:	3714      	adds	r7, #20
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr
 8001e3e:	bf00      	nop
 8001e40:	437f0000 	.word	0x437f0000
 8001e44:	457ff000 	.word	0x457ff000
 8001e48:	200006a4 	.word	0x200006a4

08001e4c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001e4c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001e84 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001e50:	480d      	ldr	r0, [pc, #52]	; (8001e88 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001e52:	490e      	ldr	r1, [pc, #56]	; (8001e8c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001e54:	4a0e      	ldr	r2, [pc, #56]	; (8001e90 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001e56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e58:	e002      	b.n	8001e60 <LoopCopyDataInit>

08001e5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e5e:	3304      	adds	r3, #4

08001e60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e64:	d3f9      	bcc.n	8001e5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e66:	4a0b      	ldr	r2, [pc, #44]	; (8001e94 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001e68:	4c0b      	ldr	r4, [pc, #44]	; (8001e98 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001e6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e6c:	e001      	b.n	8001e72 <LoopFillZerobss>

08001e6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e70:	3204      	adds	r2, #4

08001e72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e74:	d3fb      	bcc.n	8001e6e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001e76:	f7ff fe6f 	bl	8001b58 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001e7a:	f003 fec5 	bl	8005c08 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e7e:	f7ff f8b9 	bl	8000ff4 <main>
  bx  lr    
 8001e82:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001e84:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001e88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e8c:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8001e90:	08008198 	.word	0x08008198
  ldr r2, =_sbss
 8001e94:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8001e98:	20000848 	.word	0x20000848

08001e9c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e9c:	e7fe      	b.n	8001e9c <ADC_IRQHandler>
	...

08001ea0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001ea4:	4b0e      	ldr	r3, [pc, #56]	; (8001ee0 <HAL_Init+0x40>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4a0d      	ldr	r2, [pc, #52]	; (8001ee0 <HAL_Init+0x40>)
 8001eaa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001eae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001eb0:	4b0b      	ldr	r3, [pc, #44]	; (8001ee0 <HAL_Init+0x40>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a0a      	ldr	r2, [pc, #40]	; (8001ee0 <HAL_Init+0x40>)
 8001eb6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001eba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ebc:	4b08      	ldr	r3, [pc, #32]	; (8001ee0 <HAL_Init+0x40>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a07      	ldr	r2, [pc, #28]	; (8001ee0 <HAL_Init+0x40>)
 8001ec2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ec6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ec8:	2003      	movs	r0, #3
 8001eca:	f000 f94f 	bl	800216c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ece:	200f      	movs	r0, #15
 8001ed0:	f000 f808 	bl	8001ee4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ed4:	f7ff fb0e 	bl	80014f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ed8:	2300      	movs	r3, #0
}
 8001eda:	4618      	mov	r0, r3
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	40023c00 	.word	0x40023c00

08001ee4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b082      	sub	sp, #8
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001eec:	4b12      	ldr	r3, [pc, #72]	; (8001f38 <HAL_InitTick+0x54>)
 8001eee:	681a      	ldr	r2, [r3, #0]
 8001ef0:	4b12      	ldr	r3, [pc, #72]	; (8001f3c <HAL_InitTick+0x58>)
 8001ef2:	781b      	ldrb	r3, [r3, #0]
 8001ef4:	4619      	mov	r1, r3
 8001ef6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001efa:	fbb3 f3f1 	udiv	r3, r3, r1
 8001efe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f02:	4618      	mov	r0, r3
 8001f04:	f000 f967 	bl	80021d6 <HAL_SYSTICK_Config>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d001      	beq.n	8001f12 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	e00e      	b.n	8001f30 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2b0f      	cmp	r3, #15
 8001f16:	d80a      	bhi.n	8001f2e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f18:	2200      	movs	r2, #0
 8001f1a:	6879      	ldr	r1, [r7, #4]
 8001f1c:	f04f 30ff 	mov.w	r0, #4294967295
 8001f20:	f000 f92f 	bl	8002182 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f24:	4a06      	ldr	r2, [pc, #24]	; (8001f40 <HAL_InitTick+0x5c>)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	e000      	b.n	8001f30 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f2e:	2301      	movs	r3, #1
}
 8001f30:	4618      	mov	r0, r3
 8001f32:	3708      	adds	r7, #8
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	2000000c 	.word	0x2000000c
 8001f3c:	20000014 	.word	0x20000014
 8001f40:	20000010 	.word	0x20000010

08001f44 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f44:	b480      	push	{r7}
 8001f46:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f48:	4b06      	ldr	r3, [pc, #24]	; (8001f64 <HAL_IncTick+0x20>)
 8001f4a:	781b      	ldrb	r3, [r3, #0]
 8001f4c:	461a      	mov	r2, r3
 8001f4e:	4b06      	ldr	r3, [pc, #24]	; (8001f68 <HAL_IncTick+0x24>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	4413      	add	r3, r2
 8001f54:	4a04      	ldr	r2, [pc, #16]	; (8001f68 <HAL_IncTick+0x24>)
 8001f56:	6013      	str	r3, [r2, #0]
}
 8001f58:	bf00      	nop
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f60:	4770      	bx	lr
 8001f62:	bf00      	nop
 8001f64:	20000014 	.word	0x20000014
 8001f68:	20000834 	.word	0x20000834

08001f6c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	af00      	add	r7, sp, #0
  return uwTick;
 8001f70:	4b03      	ldr	r3, [pc, #12]	; (8001f80 <HAL_GetTick+0x14>)
 8001f72:	681b      	ldr	r3, [r3, #0]
}
 8001f74:	4618      	mov	r0, r3
 8001f76:	46bd      	mov	sp, r7
 8001f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7c:	4770      	bx	lr
 8001f7e:	bf00      	nop
 8001f80:	20000834 	.word	0x20000834

08001f84 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b084      	sub	sp, #16
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f8c:	f7ff ffee 	bl	8001f6c <HAL_GetTick>
 8001f90:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f9c:	d005      	beq.n	8001faa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f9e:	4b0a      	ldr	r3, [pc, #40]	; (8001fc8 <HAL_Delay+0x44>)
 8001fa0:	781b      	ldrb	r3, [r3, #0]
 8001fa2:	461a      	mov	r2, r3
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	4413      	add	r3, r2
 8001fa8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001faa:	bf00      	nop
 8001fac:	f7ff ffde 	bl	8001f6c <HAL_GetTick>
 8001fb0:	4602      	mov	r2, r0
 8001fb2:	68bb      	ldr	r3, [r7, #8]
 8001fb4:	1ad3      	subs	r3, r2, r3
 8001fb6:	68fa      	ldr	r2, [r7, #12]
 8001fb8:	429a      	cmp	r2, r3
 8001fba:	d8f7      	bhi.n	8001fac <HAL_Delay+0x28>
  {
  }
}
 8001fbc:	bf00      	nop
 8001fbe:	bf00      	nop
 8001fc0:	3710      	adds	r7, #16
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	20000014 	.word	0x20000014

08001fcc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b085      	sub	sp, #20
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	f003 0307 	and.w	r3, r3, #7
 8001fda:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001fdc:	4b0c      	ldr	r3, [pc, #48]	; (8002010 <__NVIC_SetPriorityGrouping+0x44>)
 8001fde:	68db      	ldr	r3, [r3, #12]
 8001fe0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001fe2:	68ba      	ldr	r2, [r7, #8]
 8001fe4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001fe8:	4013      	ands	r3, r2
 8001fea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ff0:	68bb      	ldr	r3, [r7, #8]
 8001ff2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ff4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ff8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ffc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ffe:	4a04      	ldr	r2, [pc, #16]	; (8002010 <__NVIC_SetPriorityGrouping+0x44>)
 8002000:	68bb      	ldr	r3, [r7, #8]
 8002002:	60d3      	str	r3, [r2, #12]
}
 8002004:	bf00      	nop
 8002006:	3714      	adds	r7, #20
 8002008:	46bd      	mov	sp, r7
 800200a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200e:	4770      	bx	lr
 8002010:	e000ed00 	.word	0xe000ed00

08002014 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002014:	b480      	push	{r7}
 8002016:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002018:	4b04      	ldr	r3, [pc, #16]	; (800202c <__NVIC_GetPriorityGrouping+0x18>)
 800201a:	68db      	ldr	r3, [r3, #12]
 800201c:	0a1b      	lsrs	r3, r3, #8
 800201e:	f003 0307 	and.w	r3, r3, #7
}
 8002022:	4618      	mov	r0, r3
 8002024:	46bd      	mov	sp, r7
 8002026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202a:	4770      	bx	lr
 800202c:	e000ed00 	.word	0xe000ed00

08002030 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002030:	b480      	push	{r7}
 8002032:	b083      	sub	sp, #12
 8002034:	af00      	add	r7, sp, #0
 8002036:	4603      	mov	r3, r0
 8002038:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800203a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800203e:	2b00      	cmp	r3, #0
 8002040:	db0b      	blt.n	800205a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002042:	79fb      	ldrb	r3, [r7, #7]
 8002044:	f003 021f 	and.w	r2, r3, #31
 8002048:	4907      	ldr	r1, [pc, #28]	; (8002068 <__NVIC_EnableIRQ+0x38>)
 800204a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800204e:	095b      	lsrs	r3, r3, #5
 8002050:	2001      	movs	r0, #1
 8002052:	fa00 f202 	lsl.w	r2, r0, r2
 8002056:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800205a:	bf00      	nop
 800205c:	370c      	adds	r7, #12
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr
 8002066:	bf00      	nop
 8002068:	e000e100 	.word	0xe000e100

0800206c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800206c:	b480      	push	{r7}
 800206e:	b083      	sub	sp, #12
 8002070:	af00      	add	r7, sp, #0
 8002072:	4603      	mov	r3, r0
 8002074:	6039      	str	r1, [r7, #0]
 8002076:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002078:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800207c:	2b00      	cmp	r3, #0
 800207e:	db0a      	blt.n	8002096 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	b2da      	uxtb	r2, r3
 8002084:	490c      	ldr	r1, [pc, #48]	; (80020b8 <__NVIC_SetPriority+0x4c>)
 8002086:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800208a:	0112      	lsls	r2, r2, #4
 800208c:	b2d2      	uxtb	r2, r2
 800208e:	440b      	add	r3, r1
 8002090:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002094:	e00a      	b.n	80020ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	b2da      	uxtb	r2, r3
 800209a:	4908      	ldr	r1, [pc, #32]	; (80020bc <__NVIC_SetPriority+0x50>)
 800209c:	79fb      	ldrb	r3, [r7, #7]
 800209e:	f003 030f 	and.w	r3, r3, #15
 80020a2:	3b04      	subs	r3, #4
 80020a4:	0112      	lsls	r2, r2, #4
 80020a6:	b2d2      	uxtb	r2, r2
 80020a8:	440b      	add	r3, r1
 80020aa:	761a      	strb	r2, [r3, #24]
}
 80020ac:	bf00      	nop
 80020ae:	370c      	adds	r7, #12
 80020b0:	46bd      	mov	sp, r7
 80020b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b6:	4770      	bx	lr
 80020b8:	e000e100 	.word	0xe000e100
 80020bc:	e000ed00 	.word	0xe000ed00

080020c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020c0:	b480      	push	{r7}
 80020c2:	b089      	sub	sp, #36	; 0x24
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	60f8      	str	r0, [r7, #12]
 80020c8:	60b9      	str	r1, [r7, #8]
 80020ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	f003 0307 	and.w	r3, r3, #7
 80020d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020d4:	69fb      	ldr	r3, [r7, #28]
 80020d6:	f1c3 0307 	rsb	r3, r3, #7
 80020da:	2b04      	cmp	r3, #4
 80020dc:	bf28      	it	cs
 80020de:	2304      	movcs	r3, #4
 80020e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020e2:	69fb      	ldr	r3, [r7, #28]
 80020e4:	3304      	adds	r3, #4
 80020e6:	2b06      	cmp	r3, #6
 80020e8:	d902      	bls.n	80020f0 <NVIC_EncodePriority+0x30>
 80020ea:	69fb      	ldr	r3, [r7, #28]
 80020ec:	3b03      	subs	r3, #3
 80020ee:	e000      	b.n	80020f2 <NVIC_EncodePriority+0x32>
 80020f0:	2300      	movs	r3, #0
 80020f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020f4:	f04f 32ff 	mov.w	r2, #4294967295
 80020f8:	69bb      	ldr	r3, [r7, #24]
 80020fa:	fa02 f303 	lsl.w	r3, r2, r3
 80020fe:	43da      	mvns	r2, r3
 8002100:	68bb      	ldr	r3, [r7, #8]
 8002102:	401a      	ands	r2, r3
 8002104:	697b      	ldr	r3, [r7, #20]
 8002106:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002108:	f04f 31ff 	mov.w	r1, #4294967295
 800210c:	697b      	ldr	r3, [r7, #20]
 800210e:	fa01 f303 	lsl.w	r3, r1, r3
 8002112:	43d9      	mvns	r1, r3
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002118:	4313      	orrs	r3, r2
         );
}
 800211a:	4618      	mov	r0, r3
 800211c:	3724      	adds	r7, #36	; 0x24
 800211e:	46bd      	mov	sp, r7
 8002120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002124:	4770      	bx	lr
	...

08002128 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b082      	sub	sp, #8
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	3b01      	subs	r3, #1
 8002134:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002138:	d301      	bcc.n	800213e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800213a:	2301      	movs	r3, #1
 800213c:	e00f      	b.n	800215e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800213e:	4a0a      	ldr	r2, [pc, #40]	; (8002168 <SysTick_Config+0x40>)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	3b01      	subs	r3, #1
 8002144:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002146:	210f      	movs	r1, #15
 8002148:	f04f 30ff 	mov.w	r0, #4294967295
 800214c:	f7ff ff8e 	bl	800206c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002150:	4b05      	ldr	r3, [pc, #20]	; (8002168 <SysTick_Config+0x40>)
 8002152:	2200      	movs	r2, #0
 8002154:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002156:	4b04      	ldr	r3, [pc, #16]	; (8002168 <SysTick_Config+0x40>)
 8002158:	2207      	movs	r2, #7
 800215a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800215c:	2300      	movs	r3, #0
}
 800215e:	4618      	mov	r0, r3
 8002160:	3708      	adds	r7, #8
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	e000e010 	.word	0xe000e010

0800216c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b082      	sub	sp, #8
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002174:	6878      	ldr	r0, [r7, #4]
 8002176:	f7ff ff29 	bl	8001fcc <__NVIC_SetPriorityGrouping>
}
 800217a:	bf00      	nop
 800217c:	3708      	adds	r7, #8
 800217e:	46bd      	mov	sp, r7
 8002180:	bd80      	pop	{r7, pc}

08002182 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002182:	b580      	push	{r7, lr}
 8002184:	b086      	sub	sp, #24
 8002186:	af00      	add	r7, sp, #0
 8002188:	4603      	mov	r3, r0
 800218a:	60b9      	str	r1, [r7, #8]
 800218c:	607a      	str	r2, [r7, #4]
 800218e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002190:	2300      	movs	r3, #0
 8002192:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002194:	f7ff ff3e 	bl	8002014 <__NVIC_GetPriorityGrouping>
 8002198:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800219a:	687a      	ldr	r2, [r7, #4]
 800219c:	68b9      	ldr	r1, [r7, #8]
 800219e:	6978      	ldr	r0, [r7, #20]
 80021a0:	f7ff ff8e 	bl	80020c0 <NVIC_EncodePriority>
 80021a4:	4602      	mov	r2, r0
 80021a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021aa:	4611      	mov	r1, r2
 80021ac:	4618      	mov	r0, r3
 80021ae:	f7ff ff5d 	bl	800206c <__NVIC_SetPriority>
}
 80021b2:	bf00      	nop
 80021b4:	3718      	adds	r7, #24
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}

080021ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021ba:	b580      	push	{r7, lr}
 80021bc:	b082      	sub	sp, #8
 80021be:	af00      	add	r7, sp, #0
 80021c0:	4603      	mov	r3, r0
 80021c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021c8:	4618      	mov	r0, r3
 80021ca:	f7ff ff31 	bl	8002030 <__NVIC_EnableIRQ>
}
 80021ce:	bf00      	nop
 80021d0:	3708      	adds	r7, #8
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}

080021d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021d6:	b580      	push	{r7, lr}
 80021d8:	b082      	sub	sp, #8
 80021da:	af00      	add	r7, sp, #0
 80021dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80021de:	6878      	ldr	r0, [r7, #4]
 80021e0:	f7ff ffa2 	bl	8002128 <SysTick_Config>
 80021e4:	4603      	mov	r3, r0
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	3708      	adds	r7, #8
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}

080021ee <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80021ee:	b580      	push	{r7, lr}
 80021f0:	b082      	sub	sp, #8
 80021f2:	af00      	add	r7, sp, #0
 80021f4:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d101      	bne.n	8002200 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80021fc:	2301      	movs	r3, #1
 80021fe:	e014      	b.n	800222a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	791b      	ldrb	r3, [r3, #4]
 8002204:	b2db      	uxtb	r3, r3
 8002206:	2b00      	cmp	r3, #0
 8002208:	d105      	bne.n	8002216 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	2200      	movs	r2, #0
 800220e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002210:	6878      	ldr	r0, [r7, #4]
 8002212:	f7ff f99d 	bl	8001550 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	2202      	movs	r2, #2
 800221a:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2200      	movs	r2, #0
 8002220:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2201      	movs	r2, #1
 8002226:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002228:	2300      	movs	r3, #0
}
 800222a:	4618      	mov	r0, r3
 800222c:	3708      	adds	r7, #8
 800222e:	46bd      	mov	sp, r7
 8002230:	bd80      	pop	{r7, pc}
	...

08002234 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b086      	sub	sp, #24
 8002238:	af00      	add	r7, sp, #0
 800223a:	60f8      	str	r0, [r7, #12]
 800223c:	60b9      	str	r1, [r7, #8]
 800223e:	607a      	str	r2, [r7, #4]
 8002240:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002242:	2300      	movs	r3, #0
 8002244:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpreg = 0U;
 8002246:	2300      	movs	r3, #0
 8002248:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	795b      	ldrb	r3, [r3, #5]
 800224e:	2b01      	cmp	r3, #1
 8002250:	d101      	bne.n	8002256 <HAL_DAC_Start_DMA+0x22>
 8002252:	2302      	movs	r3, #2
 8002254:	e0ab      	b.n	80023ae <HAL_DAC_Start_DMA+0x17a>
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	2201      	movs	r2, #1
 800225a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	2202      	movs	r2, #2
 8002260:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8002262:	68bb      	ldr	r3, [r7, #8]
 8002264:	2b00      	cmp	r3, #0
 8002266:	d12f      	bne.n	80022c8 <HAL_DAC_Start_DMA+0x94>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	689b      	ldr	r3, [r3, #8]
 800226c:	4a52      	ldr	r2, [pc, #328]	; (80023b8 <HAL_DAC_Start_DMA+0x184>)
 800226e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	689b      	ldr	r3, [r3, #8]
 8002274:	4a51      	ldr	r2, [pc, #324]	; (80023bc <HAL_DAC_Start_DMA+0x188>)
 8002276:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	689b      	ldr	r3, [r3, #8]
 800227c:	4a50      	ldr	r2, [pc, #320]	; (80023c0 <HAL_DAC_Start_DMA+0x18c>)
 800227e:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	681a      	ldr	r2, [r3, #0]
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800228e:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8002290:	6a3b      	ldr	r3, [r7, #32]
 8002292:	2b08      	cmp	r3, #8
 8002294:	d013      	beq.n	80022be <HAL_DAC_Start_DMA+0x8a>
 8002296:	6a3b      	ldr	r3, [r7, #32]
 8002298:	2b08      	cmp	r3, #8
 800229a:	d845      	bhi.n	8002328 <HAL_DAC_Start_DMA+0xf4>
 800229c:	6a3b      	ldr	r3, [r7, #32]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d003      	beq.n	80022aa <HAL_DAC_Start_DMA+0x76>
 80022a2:	6a3b      	ldr	r3, [r7, #32]
 80022a4:	2b04      	cmp	r3, #4
 80022a6:	d005      	beq.n	80022b4 <HAL_DAC_Start_DMA+0x80>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 80022a8:	e03e      	b.n	8002328 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	3308      	adds	r3, #8
 80022b0:	613b      	str	r3, [r7, #16]
        break;
 80022b2:	e03c      	b.n	800232e <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	330c      	adds	r3, #12
 80022ba:	613b      	str	r3, [r7, #16]
        break;
 80022bc:	e037      	b.n	800232e <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	3310      	adds	r3, #16
 80022c4:	613b      	str	r3, [r7, #16]
        break;
 80022c6:	e032      	b.n	800232e <HAL_DAC_Start_DMA+0xfa>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	68db      	ldr	r3, [r3, #12]
 80022cc:	4a3d      	ldr	r2, [pc, #244]	; (80023c4 <HAL_DAC_Start_DMA+0x190>)
 80022ce:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	68db      	ldr	r3, [r3, #12]
 80022d4:	4a3c      	ldr	r2, [pc, #240]	; (80023c8 <HAL_DAC_Start_DMA+0x194>)
 80022d6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	68db      	ldr	r3, [r3, #12]
 80022dc:	4a3b      	ldr	r2, [pc, #236]	; (80023cc <HAL_DAC_Start_DMA+0x198>)
 80022de:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	681a      	ldr	r2, [r3, #0]
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80022ee:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 80022f0:	6a3b      	ldr	r3, [r7, #32]
 80022f2:	2b08      	cmp	r3, #8
 80022f4:	d013      	beq.n	800231e <HAL_DAC_Start_DMA+0xea>
 80022f6:	6a3b      	ldr	r3, [r7, #32]
 80022f8:	2b08      	cmp	r3, #8
 80022fa:	d817      	bhi.n	800232c <HAL_DAC_Start_DMA+0xf8>
 80022fc:	6a3b      	ldr	r3, [r7, #32]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d003      	beq.n	800230a <HAL_DAC_Start_DMA+0xd6>
 8002302:	6a3b      	ldr	r3, [r7, #32]
 8002304:	2b04      	cmp	r3, #4
 8002306:	d005      	beq.n	8002314 <HAL_DAC_Start_DMA+0xe0>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8002308:	e010      	b.n	800232c <HAL_DAC_Start_DMA+0xf8>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	3314      	adds	r3, #20
 8002310:	613b      	str	r3, [r7, #16]
        break;
 8002312:	e00c      	b.n	800232e <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	3318      	adds	r3, #24
 800231a:	613b      	str	r3, [r7, #16]
        break;
 800231c:	e007      	b.n	800232e <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	331c      	adds	r3, #28
 8002324:	613b      	str	r3, [r7, #16]
        break;
 8002326:	e002      	b.n	800232e <HAL_DAC_Start_DMA+0xfa>
        break;
 8002328:	bf00      	nop
 800232a:	e000      	b.n	800232e <HAL_DAC_Start_DMA+0xfa>
        break;
 800232c:	bf00      	nop
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Enable the DMA Stream */
  if (Channel == DAC_CHANNEL_1)
 800232e:	68bb      	ldr	r3, [r7, #8]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d111      	bne.n	8002358 <HAL_DAC_Start_DMA+0x124>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	681a      	ldr	r2, [r3, #0]
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002342:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	6898      	ldr	r0, [r3, #8]
 8002348:	6879      	ldr	r1, [r7, #4]
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	693a      	ldr	r2, [r7, #16]
 800234e:	f000 fa2d 	bl	80027ac <HAL_DMA_Start_IT>
 8002352:	4603      	mov	r3, r0
 8002354:	75fb      	strb	r3, [r7, #23]
 8002356:	e010      	b.n	800237a <HAL_DAC_Start_DMA+0x146>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	681a      	ldr	r2, [r3, #0]
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8002366:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	68d8      	ldr	r0, [r3, #12]
 800236c:	6879      	ldr	r1, [r7, #4]
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	693a      	ldr	r2, [r7, #16]
 8002372:	f000 fa1b 	bl	80027ac <HAL_DMA_Start_IT>
 8002376:	4603      	mov	r3, r0
 8002378:	75fb      	strb	r3, [r7, #23]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	2200      	movs	r2, #0
 800237e:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8002380:	7dfb      	ldrb	r3, [r7, #23]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d10c      	bne.n	80023a0 <HAL_DAC_Start_DMA+0x16c>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	6819      	ldr	r1, [r3, #0]
 800238c:	68bb      	ldr	r3, [r7, #8]
 800238e:	f003 0310 	and.w	r3, r3, #16
 8002392:	2201      	movs	r2, #1
 8002394:	409a      	lsls	r2, r3
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	430a      	orrs	r2, r1
 800239c:	601a      	str	r2, [r3, #0]
 800239e:	e005      	b.n	80023ac <HAL_DAC_Start_DMA+0x178>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	691b      	ldr	r3, [r3, #16]
 80023a4:	f043 0204 	orr.w	r2, r3, #4
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 80023ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80023ae:	4618      	mov	r0, r3
 80023b0:	3718      	adds	r7, #24
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	bf00      	nop
 80023b8:	0800253b 	.word	0x0800253b
 80023bc:	0800255d 	.word	0x0800255d
 80023c0:	08002579 	.word	0x08002579
 80023c4:	080025e3 	.word	0x080025e3
 80023c8:	08002605 	.word	0x08002605
 80023cc:	08002621 	.word	0x08002621

080023d0 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b082      	sub	sp, #8
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
 80023d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	6819      	ldr	r1, [r3, #0]
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	f003 0310 	and.w	r3, r3, #16
 80023e6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80023ea:	fa02 f303 	lsl.w	r3, r2, r3
 80023ee:	43da      	mvns	r2, r3
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	400a      	ands	r2, r1
 80023f6:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	6819      	ldr	r1, [r3, #0]
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	f003 0310 	and.w	r3, r3, #16
 8002404:	2201      	movs	r2, #1
 8002406:	fa02 f303 	lsl.w	r3, r2, r3
 800240a:	43da      	mvns	r2, r3
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	400a      	ands	r2, r1
 8002412:	601a      	str	r2, [r3, #0]

  /* Disable the DMA Stream */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d10d      	bne.n	8002436 <HAL_DAC_Stop_DMA+0x66>
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	689b      	ldr	r3, [r3, #8]
 800241e:	4618      	mov	r0, r3
 8002420:	f000 fa1c 	bl	800285c <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	681a      	ldr	r2, [r3, #0]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002432:	601a      	str	r2, [r3, #0]
 8002434:	e00c      	b.n	8002450 <HAL_DAC_Stop_DMA+0x80>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else /* Channel2 is used for */
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	68db      	ldr	r3, [r3, #12]
 800243a:	4618      	mov	r0, r3
 800243c:	f000 fa0e 	bl	800285c <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	681a      	ldr	r2, [r3, #0]
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 800244e:	601a      	str	r2, [r3, #0]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2201      	movs	r2, #1
 8002454:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002456:	2300      	movs	r3, #0
}
 8002458:	4618      	mov	r0, r3
 800245a:	3708      	adds	r7, #8
 800245c:	46bd      	mov	sp, r7
 800245e:	bd80      	pop	{r7, pc}

08002460 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002460:	b480      	push	{r7}
 8002462:	b083      	sub	sp, #12
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8002468:	bf00      	nop
 800246a:	370c      	adds	r7, #12
 800246c:	46bd      	mov	sp, r7
 800246e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002472:	4770      	bx	lr

08002474 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002474:	b480      	push	{r7}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 800247c:	bf00      	nop
 800247e:	370c      	adds	r7, #12
 8002480:	46bd      	mov	sp, r7
 8002482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002486:	4770      	bx	lr

08002488 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002488:	b480      	push	{r7}
 800248a:	b083      	sub	sp, #12
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8002490:	bf00      	nop
 8002492:	370c      	adds	r7, #12
 8002494:	46bd      	mov	sp, r7
 8002496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249a:	4770      	bx	lr

0800249c <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800249c:	b480      	push	{r7}
 800249e:	b087      	sub	sp, #28
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	60f8      	str	r0, [r7, #12]
 80024a4:	60b9      	str	r1, [r7, #8]
 80024a6:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	795b      	ldrb	r3, [r3, #5]
 80024ac:	2b01      	cmp	r3, #1
 80024ae:	d101      	bne.n	80024b4 <HAL_DAC_ConfigChannel+0x18>
 80024b0:	2302      	movs	r3, #2
 80024b2:	e03c      	b.n	800252e <HAL_DAC_ConfigChannel+0x92>
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	2201      	movs	r2, #1
 80024b8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	2202      	movs	r2, #2
 80024be:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	f003 0310 	and.w	r3, r3, #16
 80024ce:	f640 72fe 	movw	r2, #4094	; 0xffe
 80024d2:	fa02 f303 	lsl.w	r3, r2, r3
 80024d6:	43db      	mvns	r3, r3
 80024d8:	697a      	ldr	r2, [r7, #20]
 80024da:	4013      	ands	r3, r2
 80024dc:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80024de:	68bb      	ldr	r3, [r7, #8]
 80024e0:	681a      	ldr	r2, [r3, #0]
 80024e2:	68bb      	ldr	r3, [r7, #8]
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	4313      	orrs	r3, r2
 80024e8:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	f003 0310 	and.w	r3, r3, #16
 80024f0:	693a      	ldr	r2, [r7, #16]
 80024f2:	fa02 f303 	lsl.w	r3, r2, r3
 80024f6:	697a      	ldr	r2, [r7, #20]
 80024f8:	4313      	orrs	r3, r2
 80024fa:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	697a      	ldr	r2, [r7, #20]
 8002502:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	6819      	ldr	r1, [r3, #0]
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	f003 0310 	and.w	r3, r3, #16
 8002510:	22c0      	movs	r2, #192	; 0xc0
 8002512:	fa02 f303 	lsl.w	r3, r2, r3
 8002516:	43da      	mvns	r2, r3
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	400a      	ands	r2, r1
 800251e:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	2201      	movs	r2, #1
 8002524:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	2200      	movs	r2, #0
 800252a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800252c:	2300      	movs	r3, #0
}
 800252e:	4618      	mov	r0, r3
 8002530:	371c      	adds	r7, #28
 8002532:	46bd      	mov	sp, r7
 8002534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002538:	4770      	bx	lr

0800253a <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800253a:	b580      	push	{r7, lr}
 800253c:	b084      	sub	sp, #16
 800253e:	af00      	add	r7, sp, #0
 8002540:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002546:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8002548:	68f8      	ldr	r0, [r7, #12]
 800254a:	f7ff ff89 	bl	8002460 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	2201      	movs	r2, #1
 8002552:	711a      	strb	r2, [r3, #4]
}
 8002554:	bf00      	nop
 8002556:	3710      	adds	r7, #16
 8002558:	46bd      	mov	sp, r7
 800255a:	bd80      	pop	{r7, pc}

0800255c <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b084      	sub	sp, #16
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002568:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 800256a:	68f8      	ldr	r0, [r7, #12]
 800256c:	f7ff ff82 	bl	8002474 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002570:	bf00      	nop
 8002572:	3710      	adds	r7, #16
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}

08002578 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b084      	sub	sp, #16
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002584:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	691b      	ldr	r3, [r3, #16]
 800258a:	f043 0204 	orr.w	r2, r3, #4
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8002592:	68f8      	ldr	r0, [r7, #12]
 8002594:	f7ff ff78 	bl	8002488 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	2201      	movs	r2, #1
 800259c:	711a      	strb	r2, [r3, #4]
}
 800259e:	bf00      	nop
 80025a0:	3710      	adds	r7, #16
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}

080025a6 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80025a6:	b480      	push	{r7}
 80025a8:	b083      	sub	sp, #12
 80025aa:	af00      	add	r7, sp, #0
 80025ac:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 80025ae:	bf00      	nop
 80025b0:	370c      	adds	r7, #12
 80025b2:	46bd      	mov	sp, r7
 80025b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b8:	4770      	bx	lr

080025ba <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80025ba:	b480      	push	{r7}
 80025bc:	b083      	sub	sp, #12
 80025be:	af00      	add	r7, sp, #0
 80025c0:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 80025c2:	bf00      	nop
 80025c4:	370c      	adds	r7, #12
 80025c6:	46bd      	mov	sp, r7
 80025c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025cc:	4770      	bx	lr

080025ce <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80025ce:	b480      	push	{r7}
 80025d0:	b083      	sub	sp, #12
 80025d2:	af00      	add	r7, sp, #0
 80025d4:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 80025d6:	bf00      	nop
 80025d8:	370c      	adds	r7, #12
 80025da:	46bd      	mov	sp, r7
 80025dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e0:	4770      	bx	lr

080025e2 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80025e2:	b580      	push	{r7, lr}
 80025e4:	b084      	sub	sp, #16
 80025e6:	af00      	add	r7, sp, #0
 80025e8:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025ee:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 80025f0:	68f8      	ldr	r0, [r7, #12]
 80025f2:	f7ff ffd8 	bl	80025a6 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	2201      	movs	r2, #1
 80025fa:	711a      	strb	r2, [r3, #4]
}
 80025fc:	bf00      	nop
 80025fe:	3710      	adds	r7, #16
 8002600:	46bd      	mov	sp, r7
 8002602:	bd80      	pop	{r7, pc}

08002604 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b084      	sub	sp, #16
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002610:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8002612:	68f8      	ldr	r0, [r7, #12]
 8002614:	f7ff ffd1 	bl	80025ba <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002618:	bf00      	nop
 800261a:	3710      	adds	r7, #16
 800261c:	46bd      	mov	sp, r7
 800261e:	bd80      	pop	{r7, pc}

08002620 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b084      	sub	sp, #16
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800262c:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	691b      	ldr	r3, [r3, #16]
 8002632:	f043 0204 	orr.w	r2, r3, #4
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 800263a:	68f8      	ldr	r0, [r7, #12]
 800263c:	f7ff ffc7 	bl	80025ce <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	2201      	movs	r2, #1
 8002644:	711a      	strb	r2, [r3, #4]
}
 8002646:	bf00      	nop
 8002648:	3710      	adds	r7, #16
 800264a:	46bd      	mov	sp, r7
 800264c:	bd80      	pop	{r7, pc}
	...

08002650 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b086      	sub	sp, #24
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002658:	2300      	movs	r3, #0
 800265a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800265c:	f7ff fc86 	bl	8001f6c <HAL_GetTick>
 8002660:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d101      	bne.n	800266c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002668:	2301      	movs	r3, #1
 800266a:	e099      	b.n	80027a0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2202      	movs	r2, #2
 8002670:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2200      	movs	r2, #0
 8002678:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	681a      	ldr	r2, [r3, #0]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f022 0201 	bic.w	r2, r2, #1
 800268a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800268c:	e00f      	b.n	80026ae <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800268e:	f7ff fc6d 	bl	8001f6c <HAL_GetTick>
 8002692:	4602      	mov	r2, r0
 8002694:	693b      	ldr	r3, [r7, #16]
 8002696:	1ad3      	subs	r3, r2, r3
 8002698:	2b05      	cmp	r3, #5
 800269a:	d908      	bls.n	80026ae <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2220      	movs	r2, #32
 80026a0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	2203      	movs	r2, #3
 80026a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80026aa:	2303      	movs	r3, #3
 80026ac:	e078      	b.n	80027a0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f003 0301 	and.w	r3, r3, #1
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d1e8      	bne.n	800268e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80026c4:	697a      	ldr	r2, [r7, #20]
 80026c6:	4b38      	ldr	r3, [pc, #224]	; (80027a8 <HAL_DMA_Init+0x158>)
 80026c8:	4013      	ands	r3, r2
 80026ca:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	685a      	ldr	r2, [r3, #4]
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	689b      	ldr	r3, [r3, #8]
 80026d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80026da:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	691b      	ldr	r3, [r3, #16]
 80026e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	699b      	ldr	r3, [r3, #24]
 80026ec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026f2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6a1b      	ldr	r3, [r3, #32]
 80026f8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80026fa:	697a      	ldr	r2, [r7, #20]
 80026fc:	4313      	orrs	r3, r2
 80026fe:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002704:	2b04      	cmp	r3, #4
 8002706:	d107      	bne.n	8002718 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002710:	4313      	orrs	r3, r2
 8002712:	697a      	ldr	r2, [r7, #20]
 8002714:	4313      	orrs	r3, r2
 8002716:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	697a      	ldr	r2, [r7, #20]
 800271e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	695b      	ldr	r3, [r3, #20]
 8002726:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002728:	697b      	ldr	r3, [r7, #20]
 800272a:	f023 0307 	bic.w	r3, r3, #7
 800272e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002734:	697a      	ldr	r2, [r7, #20]
 8002736:	4313      	orrs	r3, r2
 8002738:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800273e:	2b04      	cmp	r3, #4
 8002740:	d117      	bne.n	8002772 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002746:	697a      	ldr	r2, [r7, #20]
 8002748:	4313      	orrs	r3, r2
 800274a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002750:	2b00      	cmp	r3, #0
 8002752:	d00e      	beq.n	8002772 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002754:	6878      	ldr	r0, [r7, #4]
 8002756:	f000 fb01 	bl	8002d5c <DMA_CheckFifoParam>
 800275a:	4603      	mov	r3, r0
 800275c:	2b00      	cmp	r3, #0
 800275e:	d008      	beq.n	8002772 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2240      	movs	r2, #64	; 0x40
 8002764:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2201      	movs	r2, #1
 800276a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800276e:	2301      	movs	r3, #1
 8002770:	e016      	b.n	80027a0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	697a      	ldr	r2, [r7, #20]
 8002778:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800277a:	6878      	ldr	r0, [r7, #4]
 800277c:	f000 fab8 	bl	8002cf0 <DMA_CalcBaseAndBitshift>
 8002780:	4603      	mov	r3, r0
 8002782:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002788:	223f      	movs	r2, #63	; 0x3f
 800278a:	409a      	lsls	r2, r3
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2200      	movs	r2, #0
 8002794:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2201      	movs	r2, #1
 800279a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800279e:	2300      	movs	r3, #0
}
 80027a0:	4618      	mov	r0, r3
 80027a2:	3718      	adds	r7, #24
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bd80      	pop	{r7, pc}
 80027a8:	f010803f 	.word	0xf010803f

080027ac <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b086      	sub	sp, #24
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	60f8      	str	r0, [r7, #12]
 80027b4:	60b9      	str	r1, [r7, #8]
 80027b6:	607a      	str	r2, [r7, #4]
 80027b8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80027ba:	2300      	movs	r3, #0
 80027bc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027c2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80027ca:	2b01      	cmp	r3, #1
 80027cc:	d101      	bne.n	80027d2 <HAL_DMA_Start_IT+0x26>
 80027ce:	2302      	movs	r3, #2
 80027d0:	e040      	b.n	8002854 <HAL_DMA_Start_IT+0xa8>
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	2201      	movs	r2, #1
 80027d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80027e0:	b2db      	uxtb	r3, r3
 80027e2:	2b01      	cmp	r3, #1
 80027e4:	d12f      	bne.n	8002846 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	2202      	movs	r2, #2
 80027ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	2200      	movs	r2, #0
 80027f2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	687a      	ldr	r2, [r7, #4]
 80027f8:	68b9      	ldr	r1, [r7, #8]
 80027fa:	68f8      	ldr	r0, [r7, #12]
 80027fc:	f000 fa4a 	bl	8002c94 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002804:	223f      	movs	r2, #63	; 0x3f
 8002806:	409a      	lsls	r2, r3
 8002808:	693b      	ldr	r3, [r7, #16]
 800280a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	681a      	ldr	r2, [r3, #0]
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f042 0216 	orr.w	r2, r2, #22
 800281a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002820:	2b00      	cmp	r3, #0
 8002822:	d007      	beq.n	8002834 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	681a      	ldr	r2, [r3, #0]
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f042 0208 	orr.w	r2, r2, #8
 8002832:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	681a      	ldr	r2, [r3, #0]
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f042 0201 	orr.w	r2, r2, #1
 8002842:	601a      	str	r2, [r3, #0]
 8002844:	e005      	b.n	8002852 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	2200      	movs	r2, #0
 800284a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800284e:	2302      	movs	r3, #2
 8002850:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002852:	7dfb      	ldrb	r3, [r7, #23]
}
 8002854:	4618      	mov	r0, r3
 8002856:	3718      	adds	r7, #24
 8002858:	46bd      	mov	sp, r7
 800285a:	bd80      	pop	{r7, pc}

0800285c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b084      	sub	sp, #16
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002868:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800286a:	f7ff fb7f 	bl	8001f6c <HAL_GetTick>
 800286e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002876:	b2db      	uxtb	r3, r3
 8002878:	2b02      	cmp	r3, #2
 800287a:	d008      	beq.n	800288e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2280      	movs	r2, #128	; 0x80
 8002880:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2200      	movs	r2, #0
 8002886:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800288a:	2301      	movs	r3, #1
 800288c:	e052      	b.n	8002934 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	681a      	ldr	r2, [r3, #0]
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f022 0216 	bic.w	r2, r2, #22
 800289c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	695a      	ldr	r2, [r3, #20]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80028ac:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d103      	bne.n	80028be <HAL_DMA_Abort+0x62>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d007      	beq.n	80028ce <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	681a      	ldr	r2, [r3, #0]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f022 0208 	bic.w	r2, r2, #8
 80028cc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f022 0201 	bic.w	r2, r2, #1
 80028dc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80028de:	e013      	b.n	8002908 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80028e0:	f7ff fb44 	bl	8001f6c <HAL_GetTick>
 80028e4:	4602      	mov	r2, r0
 80028e6:	68bb      	ldr	r3, [r7, #8]
 80028e8:	1ad3      	subs	r3, r2, r3
 80028ea:	2b05      	cmp	r3, #5
 80028ec:	d90c      	bls.n	8002908 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2220      	movs	r2, #32
 80028f2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2203      	movs	r2, #3
 80028f8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2200      	movs	r2, #0
 8002900:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002904:	2303      	movs	r3, #3
 8002906:	e015      	b.n	8002934 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f003 0301 	and.w	r3, r3, #1
 8002912:	2b00      	cmp	r3, #0
 8002914:	d1e4      	bne.n	80028e0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800291a:	223f      	movs	r2, #63	; 0x3f
 800291c:	409a      	lsls	r2, r3
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2201      	movs	r2, #1
 8002926:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2200      	movs	r2, #0
 800292e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002932:	2300      	movs	r3, #0
}
 8002934:	4618      	mov	r0, r3
 8002936:	3710      	adds	r7, #16
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}

0800293c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800293c:	b480      	push	{r7}
 800293e:	b083      	sub	sp, #12
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800294a:	b2db      	uxtb	r3, r3
 800294c:	2b02      	cmp	r3, #2
 800294e:	d004      	beq.n	800295a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2280      	movs	r2, #128	; 0x80
 8002954:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002956:	2301      	movs	r3, #1
 8002958:	e00c      	b.n	8002974 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2205      	movs	r2, #5
 800295e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	681a      	ldr	r2, [r3, #0]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f022 0201 	bic.w	r2, r2, #1
 8002970:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002972:	2300      	movs	r3, #0
}
 8002974:	4618      	mov	r0, r3
 8002976:	370c      	adds	r7, #12
 8002978:	46bd      	mov	sp, r7
 800297a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297e:	4770      	bx	lr

08002980 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b086      	sub	sp, #24
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002988:	2300      	movs	r3, #0
 800298a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800298c:	4b8e      	ldr	r3, [pc, #568]	; (8002bc8 <HAL_DMA_IRQHandler+0x248>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4a8e      	ldr	r2, [pc, #568]	; (8002bcc <HAL_DMA_IRQHandler+0x24c>)
 8002992:	fba2 2303 	umull	r2, r3, r2, r3
 8002996:	0a9b      	lsrs	r3, r3, #10
 8002998:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800299e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80029a0:	693b      	ldr	r3, [r7, #16]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029aa:	2208      	movs	r2, #8
 80029ac:	409a      	lsls	r2, r3
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	4013      	ands	r3, r2
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d01a      	beq.n	80029ec <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f003 0304 	and.w	r3, r3, #4
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d013      	beq.n	80029ec <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	681a      	ldr	r2, [r3, #0]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f022 0204 	bic.w	r2, r2, #4
 80029d2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029d8:	2208      	movs	r2, #8
 80029da:	409a      	lsls	r2, r3
 80029dc:	693b      	ldr	r3, [r7, #16]
 80029de:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029e4:	f043 0201 	orr.w	r2, r3, #1
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029f0:	2201      	movs	r2, #1
 80029f2:	409a      	lsls	r2, r3
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	4013      	ands	r3, r2
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d012      	beq.n	8002a22 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	695b      	ldr	r3, [r3, #20]
 8002a02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d00b      	beq.n	8002a22 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a0e:	2201      	movs	r2, #1
 8002a10:	409a      	lsls	r2, r3
 8002a12:	693b      	ldr	r3, [r7, #16]
 8002a14:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a1a:	f043 0202 	orr.w	r2, r3, #2
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a26:	2204      	movs	r2, #4
 8002a28:	409a      	lsls	r2, r3
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d012      	beq.n	8002a58 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f003 0302 	and.w	r3, r3, #2
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d00b      	beq.n	8002a58 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a44:	2204      	movs	r2, #4
 8002a46:	409a      	lsls	r2, r3
 8002a48:	693b      	ldr	r3, [r7, #16]
 8002a4a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a50:	f043 0204 	orr.w	r2, r3, #4
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a5c:	2210      	movs	r2, #16
 8002a5e:	409a      	lsls	r2, r3
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	4013      	ands	r3, r2
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d043      	beq.n	8002af0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f003 0308 	and.w	r3, r3, #8
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d03c      	beq.n	8002af0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a7a:	2210      	movs	r2, #16
 8002a7c:	409a      	lsls	r2, r3
 8002a7e:	693b      	ldr	r3, [r7, #16]
 8002a80:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d018      	beq.n	8002ac2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d108      	bne.n	8002ab0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d024      	beq.n	8002af0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aaa:	6878      	ldr	r0, [r7, #4]
 8002aac:	4798      	blx	r3
 8002aae:	e01f      	b.n	8002af0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d01b      	beq.n	8002af0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002abc:	6878      	ldr	r0, [r7, #4]
 8002abe:	4798      	blx	r3
 8002ac0:	e016      	b.n	8002af0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d107      	bne.n	8002ae0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	681a      	ldr	r2, [r3, #0]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f022 0208 	bic.w	r2, r2, #8
 8002ade:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d003      	beq.n	8002af0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aec:	6878      	ldr	r0, [r7, #4]
 8002aee:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002af4:	2220      	movs	r2, #32
 8002af6:	409a      	lsls	r2, r3
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	4013      	ands	r3, r2
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	f000 808f 	beq.w	8002c20 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f003 0310 	and.w	r3, r3, #16
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	f000 8087 	beq.w	8002c20 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b16:	2220      	movs	r2, #32
 8002b18:	409a      	lsls	r2, r3
 8002b1a:	693b      	ldr	r3, [r7, #16]
 8002b1c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002b24:	b2db      	uxtb	r3, r3
 8002b26:	2b05      	cmp	r3, #5
 8002b28:	d136      	bne.n	8002b98 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	681a      	ldr	r2, [r3, #0]
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f022 0216 	bic.w	r2, r2, #22
 8002b38:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	695a      	ldr	r2, [r3, #20]
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002b48:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d103      	bne.n	8002b5a <HAL_DMA_IRQHandler+0x1da>
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d007      	beq.n	8002b6a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	681a      	ldr	r2, [r3, #0]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f022 0208 	bic.w	r2, r2, #8
 8002b68:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b6e:	223f      	movs	r2, #63	; 0x3f
 8002b70:	409a      	lsls	r2, r3
 8002b72:	693b      	ldr	r3, [r7, #16]
 8002b74:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2201      	movs	r2, #1
 8002b7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2200      	movs	r2, #0
 8002b82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d07e      	beq.n	8002c8c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b92:	6878      	ldr	r0, [r7, #4]
 8002b94:	4798      	blx	r3
        }
        return;
 8002b96:	e079      	b.n	8002c8c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d01d      	beq.n	8002be2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d10d      	bne.n	8002bd0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d031      	beq.n	8002c20 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bc0:	6878      	ldr	r0, [r7, #4]
 8002bc2:	4798      	blx	r3
 8002bc4:	e02c      	b.n	8002c20 <HAL_DMA_IRQHandler+0x2a0>
 8002bc6:	bf00      	nop
 8002bc8:	2000000c 	.word	0x2000000c
 8002bcc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d023      	beq.n	8002c20 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bdc:	6878      	ldr	r0, [r7, #4]
 8002bde:	4798      	blx	r3
 8002be0:	e01e      	b.n	8002c20 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d10f      	bne.n	8002c10 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	681a      	ldr	r2, [r3, #0]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f022 0210 	bic.w	r2, r2, #16
 8002bfe:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2201      	movs	r2, #1
 8002c04:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d003      	beq.n	8002c20 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c1c:	6878      	ldr	r0, [r7, #4]
 8002c1e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d032      	beq.n	8002c8e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c2c:	f003 0301 	and.w	r3, r3, #1
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d022      	beq.n	8002c7a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2205      	movs	r2, #5
 8002c38:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	681a      	ldr	r2, [r3, #0]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f022 0201 	bic.w	r2, r2, #1
 8002c4a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002c4c:	68bb      	ldr	r3, [r7, #8]
 8002c4e:	3301      	adds	r3, #1
 8002c50:	60bb      	str	r3, [r7, #8]
 8002c52:	697a      	ldr	r2, [r7, #20]
 8002c54:	429a      	cmp	r2, r3
 8002c56:	d307      	bcc.n	8002c68 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f003 0301 	and.w	r3, r3, #1
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d1f2      	bne.n	8002c4c <HAL_DMA_IRQHandler+0x2cc>
 8002c66:	e000      	b.n	8002c6a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002c68:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2201      	movs	r2, #1
 8002c6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2200      	movs	r2, #0
 8002c76:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d005      	beq.n	8002c8e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c86:	6878      	ldr	r0, [r7, #4]
 8002c88:	4798      	blx	r3
 8002c8a:	e000      	b.n	8002c8e <HAL_DMA_IRQHandler+0x30e>
        return;
 8002c8c:	bf00      	nop
    }
  }
}
 8002c8e:	3718      	adds	r7, #24
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bd80      	pop	{r7, pc}

08002c94 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c94:	b480      	push	{r7}
 8002c96:	b085      	sub	sp, #20
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	60f8      	str	r0, [r7, #12]
 8002c9c:	60b9      	str	r1, [r7, #8]
 8002c9e:	607a      	str	r2, [r7, #4]
 8002ca0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	681a      	ldr	r2, [r3, #0]
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002cb0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	683a      	ldr	r2, [r7, #0]
 8002cb8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	689b      	ldr	r3, [r3, #8]
 8002cbe:	2b40      	cmp	r3, #64	; 0x40
 8002cc0:	d108      	bne.n	8002cd4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	687a      	ldr	r2, [r7, #4]
 8002cc8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	68ba      	ldr	r2, [r7, #8]
 8002cd0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002cd2:	e007      	b.n	8002ce4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	68ba      	ldr	r2, [r7, #8]
 8002cda:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	687a      	ldr	r2, [r7, #4]
 8002ce2:	60da      	str	r2, [r3, #12]
}
 8002ce4:	bf00      	nop
 8002ce6:	3714      	adds	r7, #20
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cee:	4770      	bx	lr

08002cf0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	b085      	sub	sp, #20
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	b2db      	uxtb	r3, r3
 8002cfe:	3b10      	subs	r3, #16
 8002d00:	4a14      	ldr	r2, [pc, #80]	; (8002d54 <DMA_CalcBaseAndBitshift+0x64>)
 8002d02:	fba2 2303 	umull	r2, r3, r2, r3
 8002d06:	091b      	lsrs	r3, r3, #4
 8002d08:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002d0a:	4a13      	ldr	r2, [pc, #76]	; (8002d58 <DMA_CalcBaseAndBitshift+0x68>)
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	4413      	add	r3, r2
 8002d10:	781b      	ldrb	r3, [r3, #0]
 8002d12:	461a      	mov	r2, r3
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	2b03      	cmp	r3, #3
 8002d1c:	d909      	bls.n	8002d32 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002d26:	f023 0303 	bic.w	r3, r3, #3
 8002d2a:	1d1a      	adds	r2, r3, #4
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	659a      	str	r2, [r3, #88]	; 0x58
 8002d30:	e007      	b.n	8002d42 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002d3a:	f023 0303 	bic.w	r3, r3, #3
 8002d3e:	687a      	ldr	r2, [r7, #4]
 8002d40:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002d46:	4618      	mov	r0, r3
 8002d48:	3714      	adds	r7, #20
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d50:	4770      	bx	lr
 8002d52:	bf00      	nop
 8002d54:	aaaaaaab 	.word	0xaaaaaaab
 8002d58:	08007e60 	.word	0x08007e60

08002d5c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b085      	sub	sp, #20
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d64:	2300      	movs	r3, #0
 8002d66:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d6c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	699b      	ldr	r3, [r3, #24]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d11f      	bne.n	8002db6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002d76:	68bb      	ldr	r3, [r7, #8]
 8002d78:	2b03      	cmp	r3, #3
 8002d7a:	d856      	bhi.n	8002e2a <DMA_CheckFifoParam+0xce>
 8002d7c:	a201      	add	r2, pc, #4	; (adr r2, 8002d84 <DMA_CheckFifoParam+0x28>)
 8002d7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d82:	bf00      	nop
 8002d84:	08002d95 	.word	0x08002d95
 8002d88:	08002da7 	.word	0x08002da7
 8002d8c:	08002d95 	.word	0x08002d95
 8002d90:	08002e2b 	.word	0x08002e2b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d98:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d046      	beq.n	8002e2e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002da0:	2301      	movs	r3, #1
 8002da2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002da4:	e043      	b.n	8002e2e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002daa:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002dae:	d140      	bne.n	8002e32 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002db0:	2301      	movs	r3, #1
 8002db2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002db4:	e03d      	b.n	8002e32 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	699b      	ldr	r3, [r3, #24]
 8002dba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002dbe:	d121      	bne.n	8002e04 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	2b03      	cmp	r3, #3
 8002dc4:	d837      	bhi.n	8002e36 <DMA_CheckFifoParam+0xda>
 8002dc6:	a201      	add	r2, pc, #4	; (adr r2, 8002dcc <DMA_CheckFifoParam+0x70>)
 8002dc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dcc:	08002ddd 	.word	0x08002ddd
 8002dd0:	08002de3 	.word	0x08002de3
 8002dd4:	08002ddd 	.word	0x08002ddd
 8002dd8:	08002df5 	.word	0x08002df5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002ddc:	2301      	movs	r3, #1
 8002dde:	73fb      	strb	r3, [r7, #15]
      break;
 8002de0:	e030      	b.n	8002e44 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002de6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d025      	beq.n	8002e3a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002dee:	2301      	movs	r3, #1
 8002df0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002df2:	e022      	b.n	8002e3a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002df8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002dfc:	d11f      	bne.n	8002e3e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002dfe:	2301      	movs	r3, #1
 8002e00:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002e02:	e01c      	b.n	8002e3e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002e04:	68bb      	ldr	r3, [r7, #8]
 8002e06:	2b02      	cmp	r3, #2
 8002e08:	d903      	bls.n	8002e12 <DMA_CheckFifoParam+0xb6>
 8002e0a:	68bb      	ldr	r3, [r7, #8]
 8002e0c:	2b03      	cmp	r3, #3
 8002e0e:	d003      	beq.n	8002e18 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002e10:	e018      	b.n	8002e44 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002e12:	2301      	movs	r3, #1
 8002e14:	73fb      	strb	r3, [r7, #15]
      break;
 8002e16:	e015      	b.n	8002e44 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e1c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d00e      	beq.n	8002e42 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002e24:	2301      	movs	r3, #1
 8002e26:	73fb      	strb	r3, [r7, #15]
      break;
 8002e28:	e00b      	b.n	8002e42 <DMA_CheckFifoParam+0xe6>
      break;
 8002e2a:	bf00      	nop
 8002e2c:	e00a      	b.n	8002e44 <DMA_CheckFifoParam+0xe8>
      break;
 8002e2e:	bf00      	nop
 8002e30:	e008      	b.n	8002e44 <DMA_CheckFifoParam+0xe8>
      break;
 8002e32:	bf00      	nop
 8002e34:	e006      	b.n	8002e44 <DMA_CheckFifoParam+0xe8>
      break;
 8002e36:	bf00      	nop
 8002e38:	e004      	b.n	8002e44 <DMA_CheckFifoParam+0xe8>
      break;
 8002e3a:	bf00      	nop
 8002e3c:	e002      	b.n	8002e44 <DMA_CheckFifoParam+0xe8>
      break;   
 8002e3e:	bf00      	nop
 8002e40:	e000      	b.n	8002e44 <DMA_CheckFifoParam+0xe8>
      break;
 8002e42:	bf00      	nop
    }
  } 
  
  return status; 
 8002e44:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e46:	4618      	mov	r0, r3
 8002e48:	3714      	adds	r7, #20
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e50:	4770      	bx	lr
 8002e52:	bf00      	nop

08002e54 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e54:	b480      	push	{r7}
 8002e56:	b089      	sub	sp, #36	; 0x24
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
 8002e5c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002e5e:	2300      	movs	r3, #0
 8002e60:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002e62:	2300      	movs	r3, #0
 8002e64:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002e66:	2300      	movs	r3, #0
 8002e68:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	61fb      	str	r3, [r7, #28]
 8002e6e:	e16b      	b.n	8003148 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002e70:	2201      	movs	r2, #1
 8002e72:	69fb      	ldr	r3, [r7, #28]
 8002e74:	fa02 f303 	lsl.w	r3, r2, r3
 8002e78:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	697a      	ldr	r2, [r7, #20]
 8002e80:	4013      	ands	r3, r2
 8002e82:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002e84:	693a      	ldr	r2, [r7, #16]
 8002e86:	697b      	ldr	r3, [r7, #20]
 8002e88:	429a      	cmp	r2, r3
 8002e8a:	f040 815a 	bne.w	8003142 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	f003 0303 	and.w	r3, r3, #3
 8002e96:	2b01      	cmp	r3, #1
 8002e98:	d005      	beq.n	8002ea6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ea2:	2b02      	cmp	r3, #2
 8002ea4:	d130      	bne.n	8002f08 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	689b      	ldr	r3, [r3, #8]
 8002eaa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002eac:	69fb      	ldr	r3, [r7, #28]
 8002eae:	005b      	lsls	r3, r3, #1
 8002eb0:	2203      	movs	r2, #3
 8002eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb6:	43db      	mvns	r3, r3
 8002eb8:	69ba      	ldr	r2, [r7, #24]
 8002eba:	4013      	ands	r3, r2
 8002ebc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002ebe:	683b      	ldr	r3, [r7, #0]
 8002ec0:	68da      	ldr	r2, [r3, #12]
 8002ec2:	69fb      	ldr	r3, [r7, #28]
 8002ec4:	005b      	lsls	r3, r3, #1
 8002ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eca:	69ba      	ldr	r2, [r7, #24]
 8002ecc:	4313      	orrs	r3, r2
 8002ece:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	69ba      	ldr	r2, [r7, #24]
 8002ed4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002edc:	2201      	movs	r2, #1
 8002ede:	69fb      	ldr	r3, [r7, #28]
 8002ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee4:	43db      	mvns	r3, r3
 8002ee6:	69ba      	ldr	r2, [r7, #24]
 8002ee8:	4013      	ands	r3, r2
 8002eea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	091b      	lsrs	r3, r3, #4
 8002ef2:	f003 0201 	and.w	r2, r3, #1
 8002ef6:	69fb      	ldr	r3, [r7, #28]
 8002ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8002efc:	69ba      	ldr	r2, [r7, #24]
 8002efe:	4313      	orrs	r3, r2
 8002f00:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	69ba      	ldr	r2, [r7, #24]
 8002f06:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	f003 0303 	and.w	r3, r3, #3
 8002f10:	2b03      	cmp	r3, #3
 8002f12:	d017      	beq.n	8002f44 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	68db      	ldr	r3, [r3, #12]
 8002f18:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002f1a:	69fb      	ldr	r3, [r7, #28]
 8002f1c:	005b      	lsls	r3, r3, #1
 8002f1e:	2203      	movs	r2, #3
 8002f20:	fa02 f303 	lsl.w	r3, r2, r3
 8002f24:	43db      	mvns	r3, r3
 8002f26:	69ba      	ldr	r2, [r7, #24]
 8002f28:	4013      	ands	r3, r2
 8002f2a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	689a      	ldr	r2, [r3, #8]
 8002f30:	69fb      	ldr	r3, [r7, #28]
 8002f32:	005b      	lsls	r3, r3, #1
 8002f34:	fa02 f303 	lsl.w	r3, r2, r3
 8002f38:	69ba      	ldr	r2, [r7, #24]
 8002f3a:	4313      	orrs	r3, r2
 8002f3c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	69ba      	ldr	r2, [r7, #24]
 8002f42:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	f003 0303 	and.w	r3, r3, #3
 8002f4c:	2b02      	cmp	r3, #2
 8002f4e:	d123      	bne.n	8002f98 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002f50:	69fb      	ldr	r3, [r7, #28]
 8002f52:	08da      	lsrs	r2, r3, #3
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	3208      	adds	r2, #8
 8002f58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002f5e:	69fb      	ldr	r3, [r7, #28]
 8002f60:	f003 0307 	and.w	r3, r3, #7
 8002f64:	009b      	lsls	r3, r3, #2
 8002f66:	220f      	movs	r2, #15
 8002f68:	fa02 f303 	lsl.w	r3, r2, r3
 8002f6c:	43db      	mvns	r3, r3
 8002f6e:	69ba      	ldr	r2, [r7, #24]
 8002f70:	4013      	ands	r3, r2
 8002f72:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	691a      	ldr	r2, [r3, #16]
 8002f78:	69fb      	ldr	r3, [r7, #28]
 8002f7a:	f003 0307 	and.w	r3, r3, #7
 8002f7e:	009b      	lsls	r3, r3, #2
 8002f80:	fa02 f303 	lsl.w	r3, r2, r3
 8002f84:	69ba      	ldr	r2, [r7, #24]
 8002f86:	4313      	orrs	r3, r2
 8002f88:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002f8a:	69fb      	ldr	r3, [r7, #28]
 8002f8c:	08da      	lsrs	r2, r3, #3
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	3208      	adds	r2, #8
 8002f92:	69b9      	ldr	r1, [r7, #24]
 8002f94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002f9e:	69fb      	ldr	r3, [r7, #28]
 8002fa0:	005b      	lsls	r3, r3, #1
 8002fa2:	2203      	movs	r2, #3
 8002fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa8:	43db      	mvns	r3, r3
 8002faa:	69ba      	ldr	r2, [r7, #24]
 8002fac:	4013      	ands	r3, r2
 8002fae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	f003 0203 	and.w	r2, r3, #3
 8002fb8:	69fb      	ldr	r3, [r7, #28]
 8002fba:	005b      	lsls	r3, r3, #1
 8002fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc0:	69ba      	ldr	r2, [r7, #24]
 8002fc2:	4313      	orrs	r3, r2
 8002fc4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	69ba      	ldr	r2, [r7, #24]
 8002fca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	685b      	ldr	r3, [r3, #4]
 8002fd0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	f000 80b4 	beq.w	8003142 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002fda:	2300      	movs	r3, #0
 8002fdc:	60fb      	str	r3, [r7, #12]
 8002fde:	4b60      	ldr	r3, [pc, #384]	; (8003160 <HAL_GPIO_Init+0x30c>)
 8002fe0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fe2:	4a5f      	ldr	r2, [pc, #380]	; (8003160 <HAL_GPIO_Init+0x30c>)
 8002fe4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002fe8:	6453      	str	r3, [r2, #68]	; 0x44
 8002fea:	4b5d      	ldr	r3, [pc, #372]	; (8003160 <HAL_GPIO_Init+0x30c>)
 8002fec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ff2:	60fb      	str	r3, [r7, #12]
 8002ff4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002ff6:	4a5b      	ldr	r2, [pc, #364]	; (8003164 <HAL_GPIO_Init+0x310>)
 8002ff8:	69fb      	ldr	r3, [r7, #28]
 8002ffa:	089b      	lsrs	r3, r3, #2
 8002ffc:	3302      	adds	r3, #2
 8002ffe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003002:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003004:	69fb      	ldr	r3, [r7, #28]
 8003006:	f003 0303 	and.w	r3, r3, #3
 800300a:	009b      	lsls	r3, r3, #2
 800300c:	220f      	movs	r2, #15
 800300e:	fa02 f303 	lsl.w	r3, r2, r3
 8003012:	43db      	mvns	r3, r3
 8003014:	69ba      	ldr	r2, [r7, #24]
 8003016:	4013      	ands	r3, r2
 8003018:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	4a52      	ldr	r2, [pc, #328]	; (8003168 <HAL_GPIO_Init+0x314>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d02b      	beq.n	800307a <HAL_GPIO_Init+0x226>
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	4a51      	ldr	r2, [pc, #324]	; (800316c <HAL_GPIO_Init+0x318>)
 8003026:	4293      	cmp	r3, r2
 8003028:	d025      	beq.n	8003076 <HAL_GPIO_Init+0x222>
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	4a50      	ldr	r2, [pc, #320]	; (8003170 <HAL_GPIO_Init+0x31c>)
 800302e:	4293      	cmp	r3, r2
 8003030:	d01f      	beq.n	8003072 <HAL_GPIO_Init+0x21e>
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	4a4f      	ldr	r2, [pc, #316]	; (8003174 <HAL_GPIO_Init+0x320>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d019      	beq.n	800306e <HAL_GPIO_Init+0x21a>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	4a4e      	ldr	r2, [pc, #312]	; (8003178 <HAL_GPIO_Init+0x324>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d013      	beq.n	800306a <HAL_GPIO_Init+0x216>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	4a4d      	ldr	r2, [pc, #308]	; (800317c <HAL_GPIO_Init+0x328>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d00d      	beq.n	8003066 <HAL_GPIO_Init+0x212>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	4a4c      	ldr	r2, [pc, #304]	; (8003180 <HAL_GPIO_Init+0x32c>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d007      	beq.n	8003062 <HAL_GPIO_Init+0x20e>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	4a4b      	ldr	r2, [pc, #300]	; (8003184 <HAL_GPIO_Init+0x330>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d101      	bne.n	800305e <HAL_GPIO_Init+0x20a>
 800305a:	2307      	movs	r3, #7
 800305c:	e00e      	b.n	800307c <HAL_GPIO_Init+0x228>
 800305e:	2308      	movs	r3, #8
 8003060:	e00c      	b.n	800307c <HAL_GPIO_Init+0x228>
 8003062:	2306      	movs	r3, #6
 8003064:	e00a      	b.n	800307c <HAL_GPIO_Init+0x228>
 8003066:	2305      	movs	r3, #5
 8003068:	e008      	b.n	800307c <HAL_GPIO_Init+0x228>
 800306a:	2304      	movs	r3, #4
 800306c:	e006      	b.n	800307c <HAL_GPIO_Init+0x228>
 800306e:	2303      	movs	r3, #3
 8003070:	e004      	b.n	800307c <HAL_GPIO_Init+0x228>
 8003072:	2302      	movs	r3, #2
 8003074:	e002      	b.n	800307c <HAL_GPIO_Init+0x228>
 8003076:	2301      	movs	r3, #1
 8003078:	e000      	b.n	800307c <HAL_GPIO_Init+0x228>
 800307a:	2300      	movs	r3, #0
 800307c:	69fa      	ldr	r2, [r7, #28]
 800307e:	f002 0203 	and.w	r2, r2, #3
 8003082:	0092      	lsls	r2, r2, #2
 8003084:	4093      	lsls	r3, r2
 8003086:	69ba      	ldr	r2, [r7, #24]
 8003088:	4313      	orrs	r3, r2
 800308a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800308c:	4935      	ldr	r1, [pc, #212]	; (8003164 <HAL_GPIO_Init+0x310>)
 800308e:	69fb      	ldr	r3, [r7, #28]
 8003090:	089b      	lsrs	r3, r3, #2
 8003092:	3302      	adds	r3, #2
 8003094:	69ba      	ldr	r2, [r7, #24]
 8003096:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800309a:	4b3b      	ldr	r3, [pc, #236]	; (8003188 <HAL_GPIO_Init+0x334>)
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030a0:	693b      	ldr	r3, [r7, #16]
 80030a2:	43db      	mvns	r3, r3
 80030a4:	69ba      	ldr	r2, [r7, #24]
 80030a6:	4013      	ands	r3, r2
 80030a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d003      	beq.n	80030be <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80030b6:	69ba      	ldr	r2, [r7, #24]
 80030b8:	693b      	ldr	r3, [r7, #16]
 80030ba:	4313      	orrs	r3, r2
 80030bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80030be:	4a32      	ldr	r2, [pc, #200]	; (8003188 <HAL_GPIO_Init+0x334>)
 80030c0:	69bb      	ldr	r3, [r7, #24]
 80030c2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80030c4:	4b30      	ldr	r3, [pc, #192]	; (8003188 <HAL_GPIO_Init+0x334>)
 80030c6:	68db      	ldr	r3, [r3, #12]
 80030c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030ca:	693b      	ldr	r3, [r7, #16]
 80030cc:	43db      	mvns	r3, r3
 80030ce:	69ba      	ldr	r2, [r7, #24]
 80030d0:	4013      	ands	r3, r2
 80030d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d003      	beq.n	80030e8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80030e0:	69ba      	ldr	r2, [r7, #24]
 80030e2:	693b      	ldr	r3, [r7, #16]
 80030e4:	4313      	orrs	r3, r2
 80030e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80030e8:	4a27      	ldr	r2, [pc, #156]	; (8003188 <HAL_GPIO_Init+0x334>)
 80030ea:	69bb      	ldr	r3, [r7, #24]
 80030ec:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80030ee:	4b26      	ldr	r3, [pc, #152]	; (8003188 <HAL_GPIO_Init+0x334>)
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030f4:	693b      	ldr	r3, [r7, #16]
 80030f6:	43db      	mvns	r3, r3
 80030f8:	69ba      	ldr	r2, [r7, #24]
 80030fa:	4013      	ands	r3, r2
 80030fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	685b      	ldr	r3, [r3, #4]
 8003102:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003106:	2b00      	cmp	r3, #0
 8003108:	d003      	beq.n	8003112 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800310a:	69ba      	ldr	r2, [r7, #24]
 800310c:	693b      	ldr	r3, [r7, #16]
 800310e:	4313      	orrs	r3, r2
 8003110:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003112:	4a1d      	ldr	r2, [pc, #116]	; (8003188 <HAL_GPIO_Init+0x334>)
 8003114:	69bb      	ldr	r3, [r7, #24]
 8003116:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003118:	4b1b      	ldr	r3, [pc, #108]	; (8003188 <HAL_GPIO_Init+0x334>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800311e:	693b      	ldr	r3, [r7, #16]
 8003120:	43db      	mvns	r3, r3
 8003122:	69ba      	ldr	r2, [r7, #24]
 8003124:	4013      	ands	r3, r2
 8003126:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003130:	2b00      	cmp	r3, #0
 8003132:	d003      	beq.n	800313c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003134:	69ba      	ldr	r2, [r7, #24]
 8003136:	693b      	ldr	r3, [r7, #16]
 8003138:	4313      	orrs	r3, r2
 800313a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800313c:	4a12      	ldr	r2, [pc, #72]	; (8003188 <HAL_GPIO_Init+0x334>)
 800313e:	69bb      	ldr	r3, [r7, #24]
 8003140:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003142:	69fb      	ldr	r3, [r7, #28]
 8003144:	3301      	adds	r3, #1
 8003146:	61fb      	str	r3, [r7, #28]
 8003148:	69fb      	ldr	r3, [r7, #28]
 800314a:	2b0f      	cmp	r3, #15
 800314c:	f67f ae90 	bls.w	8002e70 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003150:	bf00      	nop
 8003152:	bf00      	nop
 8003154:	3724      	adds	r7, #36	; 0x24
 8003156:	46bd      	mov	sp, r7
 8003158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315c:	4770      	bx	lr
 800315e:	bf00      	nop
 8003160:	40023800 	.word	0x40023800
 8003164:	40013800 	.word	0x40013800
 8003168:	40020000 	.word	0x40020000
 800316c:	40020400 	.word	0x40020400
 8003170:	40020800 	.word	0x40020800
 8003174:	40020c00 	.word	0x40020c00
 8003178:	40021000 	.word	0x40021000
 800317c:	40021400 	.word	0x40021400
 8003180:	40021800 	.word	0x40021800
 8003184:	40021c00 	.word	0x40021c00
 8003188:	40013c00 	.word	0x40013c00

0800318c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800318c:	b480      	push	{r7}
 800318e:	b085      	sub	sp, #20
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
 8003194:	460b      	mov	r3, r1
 8003196:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	691a      	ldr	r2, [r3, #16]
 800319c:	887b      	ldrh	r3, [r7, #2]
 800319e:	4013      	ands	r3, r2
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d002      	beq.n	80031aa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80031a4:	2301      	movs	r3, #1
 80031a6:	73fb      	strb	r3, [r7, #15]
 80031a8:	e001      	b.n	80031ae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80031aa:	2300      	movs	r3, #0
 80031ac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80031ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80031b0:	4618      	mov	r0, r3
 80031b2:	3714      	adds	r7, #20
 80031b4:	46bd      	mov	sp, r7
 80031b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ba:	4770      	bx	lr

080031bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80031bc:	b480      	push	{r7}
 80031be:	b083      	sub	sp, #12
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
 80031c4:	460b      	mov	r3, r1
 80031c6:	807b      	strh	r3, [r7, #2]
 80031c8:	4613      	mov	r3, r2
 80031ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80031cc:	787b      	ldrb	r3, [r7, #1]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d003      	beq.n	80031da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80031d2:	887a      	ldrh	r2, [r7, #2]
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80031d8:	e003      	b.n	80031e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80031da:	887b      	ldrh	r3, [r7, #2]
 80031dc:	041a      	lsls	r2, r3, #16
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	619a      	str	r2, [r3, #24]
}
 80031e2:	bf00      	nop
 80031e4:	370c      	adds	r7, #12
 80031e6:	46bd      	mov	sp, r7
 80031e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ec:	4770      	bx	lr

080031ee <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80031ee:	b480      	push	{r7}
 80031f0:	b085      	sub	sp, #20
 80031f2:	af00      	add	r7, sp, #0
 80031f4:	6078      	str	r0, [r7, #4]
 80031f6:	460b      	mov	r3, r1
 80031f8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	695b      	ldr	r3, [r3, #20]
 80031fe:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003200:	887a      	ldrh	r2, [r7, #2]
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	4013      	ands	r3, r2
 8003206:	041a      	lsls	r2, r3, #16
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	43d9      	mvns	r1, r3
 800320c:	887b      	ldrh	r3, [r7, #2]
 800320e:	400b      	ands	r3, r1
 8003210:	431a      	orrs	r2, r3
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	619a      	str	r2, [r3, #24]
}
 8003216:	bf00      	nop
 8003218:	3714      	adds	r7, #20
 800321a:	46bd      	mov	sp, r7
 800321c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003220:	4770      	bx	lr
	...

08003224 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b082      	sub	sp, #8
 8003228:	af00      	add	r7, sp, #0
 800322a:	4603      	mov	r3, r0
 800322c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800322e:	4b08      	ldr	r3, [pc, #32]	; (8003250 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003230:	695a      	ldr	r2, [r3, #20]
 8003232:	88fb      	ldrh	r3, [r7, #6]
 8003234:	4013      	ands	r3, r2
 8003236:	2b00      	cmp	r3, #0
 8003238:	d006      	beq.n	8003248 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800323a:	4a05      	ldr	r2, [pc, #20]	; (8003250 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800323c:	88fb      	ldrh	r3, [r7, #6]
 800323e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003240:	88fb      	ldrh	r3, [r7, #6]
 8003242:	4618      	mov	r0, r3
 8003244:	f7fd fe46 	bl	8000ed4 <HAL_GPIO_EXTI_Callback>
  }
}
 8003248:	bf00      	nop
 800324a:	3708      	adds	r7, #8
 800324c:	46bd      	mov	sp, r7
 800324e:	bd80      	pop	{r7, pc}
 8003250:	40013c00 	.word	0x40013c00

08003254 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b086      	sub	sp, #24
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d101      	bne.n	8003266 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003262:	2301      	movs	r3, #1
 8003264:	e267      	b.n	8003736 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f003 0301 	and.w	r3, r3, #1
 800326e:	2b00      	cmp	r3, #0
 8003270:	d075      	beq.n	800335e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003272:	4b88      	ldr	r3, [pc, #544]	; (8003494 <HAL_RCC_OscConfig+0x240>)
 8003274:	689b      	ldr	r3, [r3, #8]
 8003276:	f003 030c 	and.w	r3, r3, #12
 800327a:	2b04      	cmp	r3, #4
 800327c:	d00c      	beq.n	8003298 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800327e:	4b85      	ldr	r3, [pc, #532]	; (8003494 <HAL_RCC_OscConfig+0x240>)
 8003280:	689b      	ldr	r3, [r3, #8]
 8003282:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003286:	2b08      	cmp	r3, #8
 8003288:	d112      	bne.n	80032b0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800328a:	4b82      	ldr	r3, [pc, #520]	; (8003494 <HAL_RCC_OscConfig+0x240>)
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003292:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003296:	d10b      	bne.n	80032b0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003298:	4b7e      	ldr	r3, [pc, #504]	; (8003494 <HAL_RCC_OscConfig+0x240>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d05b      	beq.n	800335c <HAL_RCC_OscConfig+0x108>
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d157      	bne.n	800335c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80032ac:	2301      	movs	r3, #1
 80032ae:	e242      	b.n	8003736 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032b8:	d106      	bne.n	80032c8 <HAL_RCC_OscConfig+0x74>
 80032ba:	4b76      	ldr	r3, [pc, #472]	; (8003494 <HAL_RCC_OscConfig+0x240>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4a75      	ldr	r2, [pc, #468]	; (8003494 <HAL_RCC_OscConfig+0x240>)
 80032c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032c4:	6013      	str	r3, [r2, #0]
 80032c6:	e01d      	b.n	8003304 <HAL_RCC_OscConfig+0xb0>
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80032d0:	d10c      	bne.n	80032ec <HAL_RCC_OscConfig+0x98>
 80032d2:	4b70      	ldr	r3, [pc, #448]	; (8003494 <HAL_RCC_OscConfig+0x240>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	4a6f      	ldr	r2, [pc, #444]	; (8003494 <HAL_RCC_OscConfig+0x240>)
 80032d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80032dc:	6013      	str	r3, [r2, #0]
 80032de:	4b6d      	ldr	r3, [pc, #436]	; (8003494 <HAL_RCC_OscConfig+0x240>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	4a6c      	ldr	r2, [pc, #432]	; (8003494 <HAL_RCC_OscConfig+0x240>)
 80032e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032e8:	6013      	str	r3, [r2, #0]
 80032ea:	e00b      	b.n	8003304 <HAL_RCC_OscConfig+0xb0>
 80032ec:	4b69      	ldr	r3, [pc, #420]	; (8003494 <HAL_RCC_OscConfig+0x240>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4a68      	ldr	r2, [pc, #416]	; (8003494 <HAL_RCC_OscConfig+0x240>)
 80032f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032f6:	6013      	str	r3, [r2, #0]
 80032f8:	4b66      	ldr	r3, [pc, #408]	; (8003494 <HAL_RCC_OscConfig+0x240>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a65      	ldr	r2, [pc, #404]	; (8003494 <HAL_RCC_OscConfig+0x240>)
 80032fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003302:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d013      	beq.n	8003334 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800330c:	f7fe fe2e 	bl	8001f6c <HAL_GetTick>
 8003310:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003312:	e008      	b.n	8003326 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003314:	f7fe fe2a 	bl	8001f6c <HAL_GetTick>
 8003318:	4602      	mov	r2, r0
 800331a:	693b      	ldr	r3, [r7, #16]
 800331c:	1ad3      	subs	r3, r2, r3
 800331e:	2b64      	cmp	r3, #100	; 0x64
 8003320:	d901      	bls.n	8003326 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003322:	2303      	movs	r3, #3
 8003324:	e207      	b.n	8003736 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003326:	4b5b      	ldr	r3, [pc, #364]	; (8003494 <HAL_RCC_OscConfig+0x240>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800332e:	2b00      	cmp	r3, #0
 8003330:	d0f0      	beq.n	8003314 <HAL_RCC_OscConfig+0xc0>
 8003332:	e014      	b.n	800335e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003334:	f7fe fe1a 	bl	8001f6c <HAL_GetTick>
 8003338:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800333a:	e008      	b.n	800334e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800333c:	f7fe fe16 	bl	8001f6c <HAL_GetTick>
 8003340:	4602      	mov	r2, r0
 8003342:	693b      	ldr	r3, [r7, #16]
 8003344:	1ad3      	subs	r3, r2, r3
 8003346:	2b64      	cmp	r3, #100	; 0x64
 8003348:	d901      	bls.n	800334e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800334a:	2303      	movs	r3, #3
 800334c:	e1f3      	b.n	8003736 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800334e:	4b51      	ldr	r3, [pc, #324]	; (8003494 <HAL_RCC_OscConfig+0x240>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003356:	2b00      	cmp	r3, #0
 8003358:	d1f0      	bne.n	800333c <HAL_RCC_OscConfig+0xe8>
 800335a:	e000      	b.n	800335e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800335c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f003 0302 	and.w	r3, r3, #2
 8003366:	2b00      	cmp	r3, #0
 8003368:	d063      	beq.n	8003432 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800336a:	4b4a      	ldr	r3, [pc, #296]	; (8003494 <HAL_RCC_OscConfig+0x240>)
 800336c:	689b      	ldr	r3, [r3, #8]
 800336e:	f003 030c 	and.w	r3, r3, #12
 8003372:	2b00      	cmp	r3, #0
 8003374:	d00b      	beq.n	800338e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003376:	4b47      	ldr	r3, [pc, #284]	; (8003494 <HAL_RCC_OscConfig+0x240>)
 8003378:	689b      	ldr	r3, [r3, #8]
 800337a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800337e:	2b08      	cmp	r3, #8
 8003380:	d11c      	bne.n	80033bc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003382:	4b44      	ldr	r3, [pc, #272]	; (8003494 <HAL_RCC_OscConfig+0x240>)
 8003384:	685b      	ldr	r3, [r3, #4]
 8003386:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800338a:	2b00      	cmp	r3, #0
 800338c:	d116      	bne.n	80033bc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800338e:	4b41      	ldr	r3, [pc, #260]	; (8003494 <HAL_RCC_OscConfig+0x240>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f003 0302 	and.w	r3, r3, #2
 8003396:	2b00      	cmp	r3, #0
 8003398:	d005      	beq.n	80033a6 <HAL_RCC_OscConfig+0x152>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	68db      	ldr	r3, [r3, #12]
 800339e:	2b01      	cmp	r3, #1
 80033a0:	d001      	beq.n	80033a6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	e1c7      	b.n	8003736 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033a6:	4b3b      	ldr	r3, [pc, #236]	; (8003494 <HAL_RCC_OscConfig+0x240>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	691b      	ldr	r3, [r3, #16]
 80033b2:	00db      	lsls	r3, r3, #3
 80033b4:	4937      	ldr	r1, [pc, #220]	; (8003494 <HAL_RCC_OscConfig+0x240>)
 80033b6:	4313      	orrs	r3, r2
 80033b8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80033ba:	e03a      	b.n	8003432 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	68db      	ldr	r3, [r3, #12]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d020      	beq.n	8003406 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80033c4:	4b34      	ldr	r3, [pc, #208]	; (8003498 <HAL_RCC_OscConfig+0x244>)
 80033c6:	2201      	movs	r2, #1
 80033c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033ca:	f7fe fdcf 	bl	8001f6c <HAL_GetTick>
 80033ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033d0:	e008      	b.n	80033e4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80033d2:	f7fe fdcb 	bl	8001f6c <HAL_GetTick>
 80033d6:	4602      	mov	r2, r0
 80033d8:	693b      	ldr	r3, [r7, #16]
 80033da:	1ad3      	subs	r3, r2, r3
 80033dc:	2b02      	cmp	r3, #2
 80033de:	d901      	bls.n	80033e4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80033e0:	2303      	movs	r3, #3
 80033e2:	e1a8      	b.n	8003736 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033e4:	4b2b      	ldr	r3, [pc, #172]	; (8003494 <HAL_RCC_OscConfig+0x240>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f003 0302 	and.w	r3, r3, #2
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d0f0      	beq.n	80033d2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033f0:	4b28      	ldr	r3, [pc, #160]	; (8003494 <HAL_RCC_OscConfig+0x240>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	691b      	ldr	r3, [r3, #16]
 80033fc:	00db      	lsls	r3, r3, #3
 80033fe:	4925      	ldr	r1, [pc, #148]	; (8003494 <HAL_RCC_OscConfig+0x240>)
 8003400:	4313      	orrs	r3, r2
 8003402:	600b      	str	r3, [r1, #0]
 8003404:	e015      	b.n	8003432 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003406:	4b24      	ldr	r3, [pc, #144]	; (8003498 <HAL_RCC_OscConfig+0x244>)
 8003408:	2200      	movs	r2, #0
 800340a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800340c:	f7fe fdae 	bl	8001f6c <HAL_GetTick>
 8003410:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003412:	e008      	b.n	8003426 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003414:	f7fe fdaa 	bl	8001f6c <HAL_GetTick>
 8003418:	4602      	mov	r2, r0
 800341a:	693b      	ldr	r3, [r7, #16]
 800341c:	1ad3      	subs	r3, r2, r3
 800341e:	2b02      	cmp	r3, #2
 8003420:	d901      	bls.n	8003426 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003422:	2303      	movs	r3, #3
 8003424:	e187      	b.n	8003736 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003426:	4b1b      	ldr	r3, [pc, #108]	; (8003494 <HAL_RCC_OscConfig+0x240>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f003 0302 	and.w	r3, r3, #2
 800342e:	2b00      	cmp	r3, #0
 8003430:	d1f0      	bne.n	8003414 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f003 0308 	and.w	r3, r3, #8
 800343a:	2b00      	cmp	r3, #0
 800343c:	d036      	beq.n	80034ac <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	695b      	ldr	r3, [r3, #20]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d016      	beq.n	8003474 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003446:	4b15      	ldr	r3, [pc, #84]	; (800349c <HAL_RCC_OscConfig+0x248>)
 8003448:	2201      	movs	r2, #1
 800344a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800344c:	f7fe fd8e 	bl	8001f6c <HAL_GetTick>
 8003450:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003452:	e008      	b.n	8003466 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003454:	f7fe fd8a 	bl	8001f6c <HAL_GetTick>
 8003458:	4602      	mov	r2, r0
 800345a:	693b      	ldr	r3, [r7, #16]
 800345c:	1ad3      	subs	r3, r2, r3
 800345e:	2b02      	cmp	r3, #2
 8003460:	d901      	bls.n	8003466 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003462:	2303      	movs	r3, #3
 8003464:	e167      	b.n	8003736 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003466:	4b0b      	ldr	r3, [pc, #44]	; (8003494 <HAL_RCC_OscConfig+0x240>)
 8003468:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800346a:	f003 0302 	and.w	r3, r3, #2
 800346e:	2b00      	cmp	r3, #0
 8003470:	d0f0      	beq.n	8003454 <HAL_RCC_OscConfig+0x200>
 8003472:	e01b      	b.n	80034ac <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003474:	4b09      	ldr	r3, [pc, #36]	; (800349c <HAL_RCC_OscConfig+0x248>)
 8003476:	2200      	movs	r2, #0
 8003478:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800347a:	f7fe fd77 	bl	8001f6c <HAL_GetTick>
 800347e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003480:	e00e      	b.n	80034a0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003482:	f7fe fd73 	bl	8001f6c <HAL_GetTick>
 8003486:	4602      	mov	r2, r0
 8003488:	693b      	ldr	r3, [r7, #16]
 800348a:	1ad3      	subs	r3, r2, r3
 800348c:	2b02      	cmp	r3, #2
 800348e:	d907      	bls.n	80034a0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003490:	2303      	movs	r3, #3
 8003492:	e150      	b.n	8003736 <HAL_RCC_OscConfig+0x4e2>
 8003494:	40023800 	.word	0x40023800
 8003498:	42470000 	.word	0x42470000
 800349c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80034a0:	4b88      	ldr	r3, [pc, #544]	; (80036c4 <HAL_RCC_OscConfig+0x470>)
 80034a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80034a4:	f003 0302 	and.w	r3, r3, #2
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d1ea      	bne.n	8003482 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f003 0304 	and.w	r3, r3, #4
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	f000 8097 	beq.w	80035e8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80034ba:	2300      	movs	r3, #0
 80034bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80034be:	4b81      	ldr	r3, [pc, #516]	; (80036c4 <HAL_RCC_OscConfig+0x470>)
 80034c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d10f      	bne.n	80034ea <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034ca:	2300      	movs	r3, #0
 80034cc:	60bb      	str	r3, [r7, #8]
 80034ce:	4b7d      	ldr	r3, [pc, #500]	; (80036c4 <HAL_RCC_OscConfig+0x470>)
 80034d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d2:	4a7c      	ldr	r2, [pc, #496]	; (80036c4 <HAL_RCC_OscConfig+0x470>)
 80034d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034d8:	6413      	str	r3, [r2, #64]	; 0x40
 80034da:	4b7a      	ldr	r3, [pc, #488]	; (80036c4 <HAL_RCC_OscConfig+0x470>)
 80034dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034e2:	60bb      	str	r3, [r7, #8]
 80034e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034e6:	2301      	movs	r3, #1
 80034e8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034ea:	4b77      	ldr	r3, [pc, #476]	; (80036c8 <HAL_RCC_OscConfig+0x474>)
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d118      	bne.n	8003528 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80034f6:	4b74      	ldr	r3, [pc, #464]	; (80036c8 <HAL_RCC_OscConfig+0x474>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4a73      	ldr	r2, [pc, #460]	; (80036c8 <HAL_RCC_OscConfig+0x474>)
 80034fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003500:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003502:	f7fe fd33 	bl	8001f6c <HAL_GetTick>
 8003506:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003508:	e008      	b.n	800351c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800350a:	f7fe fd2f 	bl	8001f6c <HAL_GetTick>
 800350e:	4602      	mov	r2, r0
 8003510:	693b      	ldr	r3, [r7, #16]
 8003512:	1ad3      	subs	r3, r2, r3
 8003514:	2b02      	cmp	r3, #2
 8003516:	d901      	bls.n	800351c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003518:	2303      	movs	r3, #3
 800351a:	e10c      	b.n	8003736 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800351c:	4b6a      	ldr	r3, [pc, #424]	; (80036c8 <HAL_RCC_OscConfig+0x474>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003524:	2b00      	cmp	r3, #0
 8003526:	d0f0      	beq.n	800350a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	689b      	ldr	r3, [r3, #8]
 800352c:	2b01      	cmp	r3, #1
 800352e:	d106      	bne.n	800353e <HAL_RCC_OscConfig+0x2ea>
 8003530:	4b64      	ldr	r3, [pc, #400]	; (80036c4 <HAL_RCC_OscConfig+0x470>)
 8003532:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003534:	4a63      	ldr	r2, [pc, #396]	; (80036c4 <HAL_RCC_OscConfig+0x470>)
 8003536:	f043 0301 	orr.w	r3, r3, #1
 800353a:	6713      	str	r3, [r2, #112]	; 0x70
 800353c:	e01c      	b.n	8003578 <HAL_RCC_OscConfig+0x324>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	689b      	ldr	r3, [r3, #8]
 8003542:	2b05      	cmp	r3, #5
 8003544:	d10c      	bne.n	8003560 <HAL_RCC_OscConfig+0x30c>
 8003546:	4b5f      	ldr	r3, [pc, #380]	; (80036c4 <HAL_RCC_OscConfig+0x470>)
 8003548:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800354a:	4a5e      	ldr	r2, [pc, #376]	; (80036c4 <HAL_RCC_OscConfig+0x470>)
 800354c:	f043 0304 	orr.w	r3, r3, #4
 8003550:	6713      	str	r3, [r2, #112]	; 0x70
 8003552:	4b5c      	ldr	r3, [pc, #368]	; (80036c4 <HAL_RCC_OscConfig+0x470>)
 8003554:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003556:	4a5b      	ldr	r2, [pc, #364]	; (80036c4 <HAL_RCC_OscConfig+0x470>)
 8003558:	f043 0301 	orr.w	r3, r3, #1
 800355c:	6713      	str	r3, [r2, #112]	; 0x70
 800355e:	e00b      	b.n	8003578 <HAL_RCC_OscConfig+0x324>
 8003560:	4b58      	ldr	r3, [pc, #352]	; (80036c4 <HAL_RCC_OscConfig+0x470>)
 8003562:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003564:	4a57      	ldr	r2, [pc, #348]	; (80036c4 <HAL_RCC_OscConfig+0x470>)
 8003566:	f023 0301 	bic.w	r3, r3, #1
 800356a:	6713      	str	r3, [r2, #112]	; 0x70
 800356c:	4b55      	ldr	r3, [pc, #340]	; (80036c4 <HAL_RCC_OscConfig+0x470>)
 800356e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003570:	4a54      	ldr	r2, [pc, #336]	; (80036c4 <HAL_RCC_OscConfig+0x470>)
 8003572:	f023 0304 	bic.w	r3, r3, #4
 8003576:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	689b      	ldr	r3, [r3, #8]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d015      	beq.n	80035ac <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003580:	f7fe fcf4 	bl	8001f6c <HAL_GetTick>
 8003584:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003586:	e00a      	b.n	800359e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003588:	f7fe fcf0 	bl	8001f6c <HAL_GetTick>
 800358c:	4602      	mov	r2, r0
 800358e:	693b      	ldr	r3, [r7, #16]
 8003590:	1ad3      	subs	r3, r2, r3
 8003592:	f241 3288 	movw	r2, #5000	; 0x1388
 8003596:	4293      	cmp	r3, r2
 8003598:	d901      	bls.n	800359e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800359a:	2303      	movs	r3, #3
 800359c:	e0cb      	b.n	8003736 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800359e:	4b49      	ldr	r3, [pc, #292]	; (80036c4 <HAL_RCC_OscConfig+0x470>)
 80035a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035a2:	f003 0302 	and.w	r3, r3, #2
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d0ee      	beq.n	8003588 <HAL_RCC_OscConfig+0x334>
 80035aa:	e014      	b.n	80035d6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035ac:	f7fe fcde 	bl	8001f6c <HAL_GetTick>
 80035b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035b2:	e00a      	b.n	80035ca <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80035b4:	f7fe fcda 	bl	8001f6c <HAL_GetTick>
 80035b8:	4602      	mov	r2, r0
 80035ba:	693b      	ldr	r3, [r7, #16]
 80035bc:	1ad3      	subs	r3, r2, r3
 80035be:	f241 3288 	movw	r2, #5000	; 0x1388
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d901      	bls.n	80035ca <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80035c6:	2303      	movs	r3, #3
 80035c8:	e0b5      	b.n	8003736 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035ca:	4b3e      	ldr	r3, [pc, #248]	; (80036c4 <HAL_RCC_OscConfig+0x470>)
 80035cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035ce:	f003 0302 	and.w	r3, r3, #2
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d1ee      	bne.n	80035b4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80035d6:	7dfb      	ldrb	r3, [r7, #23]
 80035d8:	2b01      	cmp	r3, #1
 80035da:	d105      	bne.n	80035e8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035dc:	4b39      	ldr	r3, [pc, #228]	; (80036c4 <HAL_RCC_OscConfig+0x470>)
 80035de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035e0:	4a38      	ldr	r2, [pc, #224]	; (80036c4 <HAL_RCC_OscConfig+0x470>)
 80035e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80035e6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	699b      	ldr	r3, [r3, #24]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	f000 80a1 	beq.w	8003734 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80035f2:	4b34      	ldr	r3, [pc, #208]	; (80036c4 <HAL_RCC_OscConfig+0x470>)
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	f003 030c 	and.w	r3, r3, #12
 80035fa:	2b08      	cmp	r3, #8
 80035fc:	d05c      	beq.n	80036b8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	699b      	ldr	r3, [r3, #24]
 8003602:	2b02      	cmp	r3, #2
 8003604:	d141      	bne.n	800368a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003606:	4b31      	ldr	r3, [pc, #196]	; (80036cc <HAL_RCC_OscConfig+0x478>)
 8003608:	2200      	movs	r2, #0
 800360a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800360c:	f7fe fcae 	bl	8001f6c <HAL_GetTick>
 8003610:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003612:	e008      	b.n	8003626 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003614:	f7fe fcaa 	bl	8001f6c <HAL_GetTick>
 8003618:	4602      	mov	r2, r0
 800361a:	693b      	ldr	r3, [r7, #16]
 800361c:	1ad3      	subs	r3, r2, r3
 800361e:	2b02      	cmp	r3, #2
 8003620:	d901      	bls.n	8003626 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003622:	2303      	movs	r3, #3
 8003624:	e087      	b.n	8003736 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003626:	4b27      	ldr	r3, [pc, #156]	; (80036c4 <HAL_RCC_OscConfig+0x470>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800362e:	2b00      	cmp	r3, #0
 8003630:	d1f0      	bne.n	8003614 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	69da      	ldr	r2, [r3, #28]
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6a1b      	ldr	r3, [r3, #32]
 800363a:	431a      	orrs	r2, r3
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003640:	019b      	lsls	r3, r3, #6
 8003642:	431a      	orrs	r2, r3
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003648:	085b      	lsrs	r3, r3, #1
 800364a:	3b01      	subs	r3, #1
 800364c:	041b      	lsls	r3, r3, #16
 800364e:	431a      	orrs	r2, r3
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003654:	061b      	lsls	r3, r3, #24
 8003656:	491b      	ldr	r1, [pc, #108]	; (80036c4 <HAL_RCC_OscConfig+0x470>)
 8003658:	4313      	orrs	r3, r2
 800365a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800365c:	4b1b      	ldr	r3, [pc, #108]	; (80036cc <HAL_RCC_OscConfig+0x478>)
 800365e:	2201      	movs	r2, #1
 8003660:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003662:	f7fe fc83 	bl	8001f6c <HAL_GetTick>
 8003666:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003668:	e008      	b.n	800367c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800366a:	f7fe fc7f 	bl	8001f6c <HAL_GetTick>
 800366e:	4602      	mov	r2, r0
 8003670:	693b      	ldr	r3, [r7, #16]
 8003672:	1ad3      	subs	r3, r2, r3
 8003674:	2b02      	cmp	r3, #2
 8003676:	d901      	bls.n	800367c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003678:	2303      	movs	r3, #3
 800367a:	e05c      	b.n	8003736 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800367c:	4b11      	ldr	r3, [pc, #68]	; (80036c4 <HAL_RCC_OscConfig+0x470>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003684:	2b00      	cmp	r3, #0
 8003686:	d0f0      	beq.n	800366a <HAL_RCC_OscConfig+0x416>
 8003688:	e054      	b.n	8003734 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800368a:	4b10      	ldr	r3, [pc, #64]	; (80036cc <HAL_RCC_OscConfig+0x478>)
 800368c:	2200      	movs	r2, #0
 800368e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003690:	f7fe fc6c 	bl	8001f6c <HAL_GetTick>
 8003694:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003696:	e008      	b.n	80036aa <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003698:	f7fe fc68 	bl	8001f6c <HAL_GetTick>
 800369c:	4602      	mov	r2, r0
 800369e:	693b      	ldr	r3, [r7, #16]
 80036a0:	1ad3      	subs	r3, r2, r3
 80036a2:	2b02      	cmp	r3, #2
 80036a4:	d901      	bls.n	80036aa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80036a6:	2303      	movs	r3, #3
 80036a8:	e045      	b.n	8003736 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036aa:	4b06      	ldr	r3, [pc, #24]	; (80036c4 <HAL_RCC_OscConfig+0x470>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d1f0      	bne.n	8003698 <HAL_RCC_OscConfig+0x444>
 80036b6:	e03d      	b.n	8003734 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	699b      	ldr	r3, [r3, #24]
 80036bc:	2b01      	cmp	r3, #1
 80036be:	d107      	bne.n	80036d0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80036c0:	2301      	movs	r3, #1
 80036c2:	e038      	b.n	8003736 <HAL_RCC_OscConfig+0x4e2>
 80036c4:	40023800 	.word	0x40023800
 80036c8:	40007000 	.word	0x40007000
 80036cc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80036d0:	4b1b      	ldr	r3, [pc, #108]	; (8003740 <HAL_RCC_OscConfig+0x4ec>)
 80036d2:	685b      	ldr	r3, [r3, #4]
 80036d4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	699b      	ldr	r3, [r3, #24]
 80036da:	2b01      	cmp	r3, #1
 80036dc:	d028      	beq.n	8003730 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80036e8:	429a      	cmp	r2, r3
 80036ea:	d121      	bne.n	8003730 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036f6:	429a      	cmp	r2, r3
 80036f8:	d11a      	bne.n	8003730 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80036fa:	68fa      	ldr	r2, [r7, #12]
 80036fc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003700:	4013      	ands	r3, r2
 8003702:	687a      	ldr	r2, [r7, #4]
 8003704:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003706:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003708:	4293      	cmp	r3, r2
 800370a:	d111      	bne.n	8003730 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003716:	085b      	lsrs	r3, r3, #1
 8003718:	3b01      	subs	r3, #1
 800371a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800371c:	429a      	cmp	r2, r3
 800371e:	d107      	bne.n	8003730 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800372a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800372c:	429a      	cmp	r2, r3
 800372e:	d001      	beq.n	8003734 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003730:	2301      	movs	r3, #1
 8003732:	e000      	b.n	8003736 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003734:	2300      	movs	r3, #0
}
 8003736:	4618      	mov	r0, r3
 8003738:	3718      	adds	r7, #24
 800373a:	46bd      	mov	sp, r7
 800373c:	bd80      	pop	{r7, pc}
 800373e:	bf00      	nop
 8003740:	40023800 	.word	0x40023800

08003744 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b084      	sub	sp, #16
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
 800374c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2b00      	cmp	r3, #0
 8003752:	d101      	bne.n	8003758 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003754:	2301      	movs	r3, #1
 8003756:	e0cc      	b.n	80038f2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003758:	4b68      	ldr	r3, [pc, #416]	; (80038fc <HAL_RCC_ClockConfig+0x1b8>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f003 0307 	and.w	r3, r3, #7
 8003760:	683a      	ldr	r2, [r7, #0]
 8003762:	429a      	cmp	r2, r3
 8003764:	d90c      	bls.n	8003780 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003766:	4b65      	ldr	r3, [pc, #404]	; (80038fc <HAL_RCC_ClockConfig+0x1b8>)
 8003768:	683a      	ldr	r2, [r7, #0]
 800376a:	b2d2      	uxtb	r2, r2
 800376c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800376e:	4b63      	ldr	r3, [pc, #396]	; (80038fc <HAL_RCC_ClockConfig+0x1b8>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f003 0307 	and.w	r3, r3, #7
 8003776:	683a      	ldr	r2, [r7, #0]
 8003778:	429a      	cmp	r2, r3
 800377a:	d001      	beq.n	8003780 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800377c:	2301      	movs	r3, #1
 800377e:	e0b8      	b.n	80038f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f003 0302 	and.w	r3, r3, #2
 8003788:	2b00      	cmp	r3, #0
 800378a:	d020      	beq.n	80037ce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f003 0304 	and.w	r3, r3, #4
 8003794:	2b00      	cmp	r3, #0
 8003796:	d005      	beq.n	80037a4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003798:	4b59      	ldr	r3, [pc, #356]	; (8003900 <HAL_RCC_ClockConfig+0x1bc>)
 800379a:	689b      	ldr	r3, [r3, #8]
 800379c:	4a58      	ldr	r2, [pc, #352]	; (8003900 <HAL_RCC_ClockConfig+0x1bc>)
 800379e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80037a2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f003 0308 	and.w	r3, r3, #8
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d005      	beq.n	80037bc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80037b0:	4b53      	ldr	r3, [pc, #332]	; (8003900 <HAL_RCC_ClockConfig+0x1bc>)
 80037b2:	689b      	ldr	r3, [r3, #8]
 80037b4:	4a52      	ldr	r2, [pc, #328]	; (8003900 <HAL_RCC_ClockConfig+0x1bc>)
 80037b6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80037ba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80037bc:	4b50      	ldr	r3, [pc, #320]	; (8003900 <HAL_RCC_ClockConfig+0x1bc>)
 80037be:	689b      	ldr	r3, [r3, #8]
 80037c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	689b      	ldr	r3, [r3, #8]
 80037c8:	494d      	ldr	r1, [pc, #308]	; (8003900 <HAL_RCC_ClockConfig+0x1bc>)
 80037ca:	4313      	orrs	r3, r2
 80037cc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f003 0301 	and.w	r3, r3, #1
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d044      	beq.n	8003864 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	685b      	ldr	r3, [r3, #4]
 80037de:	2b01      	cmp	r3, #1
 80037e0:	d107      	bne.n	80037f2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037e2:	4b47      	ldr	r3, [pc, #284]	; (8003900 <HAL_RCC_ClockConfig+0x1bc>)
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d119      	bne.n	8003822 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037ee:	2301      	movs	r3, #1
 80037f0:	e07f      	b.n	80038f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	2b02      	cmp	r3, #2
 80037f8:	d003      	beq.n	8003802 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80037fe:	2b03      	cmp	r3, #3
 8003800:	d107      	bne.n	8003812 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003802:	4b3f      	ldr	r3, [pc, #252]	; (8003900 <HAL_RCC_ClockConfig+0x1bc>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800380a:	2b00      	cmp	r3, #0
 800380c:	d109      	bne.n	8003822 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800380e:	2301      	movs	r3, #1
 8003810:	e06f      	b.n	80038f2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003812:	4b3b      	ldr	r3, [pc, #236]	; (8003900 <HAL_RCC_ClockConfig+0x1bc>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f003 0302 	and.w	r3, r3, #2
 800381a:	2b00      	cmp	r3, #0
 800381c:	d101      	bne.n	8003822 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800381e:	2301      	movs	r3, #1
 8003820:	e067      	b.n	80038f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003822:	4b37      	ldr	r3, [pc, #220]	; (8003900 <HAL_RCC_ClockConfig+0x1bc>)
 8003824:	689b      	ldr	r3, [r3, #8]
 8003826:	f023 0203 	bic.w	r2, r3, #3
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	685b      	ldr	r3, [r3, #4]
 800382e:	4934      	ldr	r1, [pc, #208]	; (8003900 <HAL_RCC_ClockConfig+0x1bc>)
 8003830:	4313      	orrs	r3, r2
 8003832:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003834:	f7fe fb9a 	bl	8001f6c <HAL_GetTick>
 8003838:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800383a:	e00a      	b.n	8003852 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800383c:	f7fe fb96 	bl	8001f6c <HAL_GetTick>
 8003840:	4602      	mov	r2, r0
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	1ad3      	subs	r3, r2, r3
 8003846:	f241 3288 	movw	r2, #5000	; 0x1388
 800384a:	4293      	cmp	r3, r2
 800384c:	d901      	bls.n	8003852 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800384e:	2303      	movs	r3, #3
 8003850:	e04f      	b.n	80038f2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003852:	4b2b      	ldr	r3, [pc, #172]	; (8003900 <HAL_RCC_ClockConfig+0x1bc>)
 8003854:	689b      	ldr	r3, [r3, #8]
 8003856:	f003 020c 	and.w	r2, r3, #12
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	685b      	ldr	r3, [r3, #4]
 800385e:	009b      	lsls	r3, r3, #2
 8003860:	429a      	cmp	r2, r3
 8003862:	d1eb      	bne.n	800383c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003864:	4b25      	ldr	r3, [pc, #148]	; (80038fc <HAL_RCC_ClockConfig+0x1b8>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f003 0307 	and.w	r3, r3, #7
 800386c:	683a      	ldr	r2, [r7, #0]
 800386e:	429a      	cmp	r2, r3
 8003870:	d20c      	bcs.n	800388c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003872:	4b22      	ldr	r3, [pc, #136]	; (80038fc <HAL_RCC_ClockConfig+0x1b8>)
 8003874:	683a      	ldr	r2, [r7, #0]
 8003876:	b2d2      	uxtb	r2, r2
 8003878:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800387a:	4b20      	ldr	r3, [pc, #128]	; (80038fc <HAL_RCC_ClockConfig+0x1b8>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f003 0307 	and.w	r3, r3, #7
 8003882:	683a      	ldr	r2, [r7, #0]
 8003884:	429a      	cmp	r2, r3
 8003886:	d001      	beq.n	800388c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003888:	2301      	movs	r3, #1
 800388a:	e032      	b.n	80038f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f003 0304 	and.w	r3, r3, #4
 8003894:	2b00      	cmp	r3, #0
 8003896:	d008      	beq.n	80038aa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003898:	4b19      	ldr	r3, [pc, #100]	; (8003900 <HAL_RCC_ClockConfig+0x1bc>)
 800389a:	689b      	ldr	r3, [r3, #8]
 800389c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	68db      	ldr	r3, [r3, #12]
 80038a4:	4916      	ldr	r1, [pc, #88]	; (8003900 <HAL_RCC_ClockConfig+0x1bc>)
 80038a6:	4313      	orrs	r3, r2
 80038a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f003 0308 	and.w	r3, r3, #8
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d009      	beq.n	80038ca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80038b6:	4b12      	ldr	r3, [pc, #72]	; (8003900 <HAL_RCC_ClockConfig+0x1bc>)
 80038b8:	689b      	ldr	r3, [r3, #8]
 80038ba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	691b      	ldr	r3, [r3, #16]
 80038c2:	00db      	lsls	r3, r3, #3
 80038c4:	490e      	ldr	r1, [pc, #56]	; (8003900 <HAL_RCC_ClockConfig+0x1bc>)
 80038c6:	4313      	orrs	r3, r2
 80038c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80038ca:	f000 f821 	bl	8003910 <HAL_RCC_GetSysClockFreq>
 80038ce:	4602      	mov	r2, r0
 80038d0:	4b0b      	ldr	r3, [pc, #44]	; (8003900 <HAL_RCC_ClockConfig+0x1bc>)
 80038d2:	689b      	ldr	r3, [r3, #8]
 80038d4:	091b      	lsrs	r3, r3, #4
 80038d6:	f003 030f 	and.w	r3, r3, #15
 80038da:	490a      	ldr	r1, [pc, #40]	; (8003904 <HAL_RCC_ClockConfig+0x1c0>)
 80038dc:	5ccb      	ldrb	r3, [r1, r3]
 80038de:	fa22 f303 	lsr.w	r3, r2, r3
 80038e2:	4a09      	ldr	r2, [pc, #36]	; (8003908 <HAL_RCC_ClockConfig+0x1c4>)
 80038e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80038e6:	4b09      	ldr	r3, [pc, #36]	; (800390c <HAL_RCC_ClockConfig+0x1c8>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	4618      	mov	r0, r3
 80038ec:	f7fe fafa 	bl	8001ee4 <HAL_InitTick>

  return HAL_OK;
 80038f0:	2300      	movs	r3, #0
}
 80038f2:	4618      	mov	r0, r3
 80038f4:	3710      	adds	r7, #16
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bd80      	pop	{r7, pc}
 80038fa:	bf00      	nop
 80038fc:	40023c00 	.word	0x40023c00
 8003900:	40023800 	.word	0x40023800
 8003904:	08007e48 	.word	0x08007e48
 8003908:	2000000c 	.word	0x2000000c
 800390c:	20000010 	.word	0x20000010

08003910 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003910:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003914:	b090      	sub	sp, #64	; 0x40
 8003916:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003918:	2300      	movs	r3, #0
 800391a:	637b      	str	r3, [r7, #52]	; 0x34
 800391c:	2300      	movs	r3, #0
 800391e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003920:	2300      	movs	r3, #0
 8003922:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8003924:	2300      	movs	r3, #0
 8003926:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003928:	4b59      	ldr	r3, [pc, #356]	; (8003a90 <HAL_RCC_GetSysClockFreq+0x180>)
 800392a:	689b      	ldr	r3, [r3, #8]
 800392c:	f003 030c 	and.w	r3, r3, #12
 8003930:	2b08      	cmp	r3, #8
 8003932:	d00d      	beq.n	8003950 <HAL_RCC_GetSysClockFreq+0x40>
 8003934:	2b08      	cmp	r3, #8
 8003936:	f200 80a1 	bhi.w	8003a7c <HAL_RCC_GetSysClockFreq+0x16c>
 800393a:	2b00      	cmp	r3, #0
 800393c:	d002      	beq.n	8003944 <HAL_RCC_GetSysClockFreq+0x34>
 800393e:	2b04      	cmp	r3, #4
 8003940:	d003      	beq.n	800394a <HAL_RCC_GetSysClockFreq+0x3a>
 8003942:	e09b      	b.n	8003a7c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003944:	4b53      	ldr	r3, [pc, #332]	; (8003a94 <HAL_RCC_GetSysClockFreq+0x184>)
 8003946:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8003948:	e09b      	b.n	8003a82 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800394a:	4b53      	ldr	r3, [pc, #332]	; (8003a98 <HAL_RCC_GetSysClockFreq+0x188>)
 800394c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800394e:	e098      	b.n	8003a82 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003950:	4b4f      	ldr	r3, [pc, #316]	; (8003a90 <HAL_RCC_GetSysClockFreq+0x180>)
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003958:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800395a:	4b4d      	ldr	r3, [pc, #308]	; (8003a90 <HAL_RCC_GetSysClockFreq+0x180>)
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003962:	2b00      	cmp	r3, #0
 8003964:	d028      	beq.n	80039b8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003966:	4b4a      	ldr	r3, [pc, #296]	; (8003a90 <HAL_RCC_GetSysClockFreq+0x180>)
 8003968:	685b      	ldr	r3, [r3, #4]
 800396a:	099b      	lsrs	r3, r3, #6
 800396c:	2200      	movs	r2, #0
 800396e:	623b      	str	r3, [r7, #32]
 8003970:	627a      	str	r2, [r7, #36]	; 0x24
 8003972:	6a3b      	ldr	r3, [r7, #32]
 8003974:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003978:	2100      	movs	r1, #0
 800397a:	4b47      	ldr	r3, [pc, #284]	; (8003a98 <HAL_RCC_GetSysClockFreq+0x188>)
 800397c:	fb03 f201 	mul.w	r2, r3, r1
 8003980:	2300      	movs	r3, #0
 8003982:	fb00 f303 	mul.w	r3, r0, r3
 8003986:	4413      	add	r3, r2
 8003988:	4a43      	ldr	r2, [pc, #268]	; (8003a98 <HAL_RCC_GetSysClockFreq+0x188>)
 800398a:	fba0 1202 	umull	r1, r2, r0, r2
 800398e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003990:	460a      	mov	r2, r1
 8003992:	62ba      	str	r2, [r7, #40]	; 0x28
 8003994:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003996:	4413      	add	r3, r2
 8003998:	62fb      	str	r3, [r7, #44]	; 0x2c
 800399a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800399c:	2200      	movs	r2, #0
 800399e:	61bb      	str	r3, [r7, #24]
 80039a0:	61fa      	str	r2, [r7, #28]
 80039a2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80039a6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80039aa:	f7fd f8ff 	bl	8000bac <__aeabi_uldivmod>
 80039ae:	4602      	mov	r2, r0
 80039b0:	460b      	mov	r3, r1
 80039b2:	4613      	mov	r3, r2
 80039b4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80039b6:	e053      	b.n	8003a60 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80039b8:	4b35      	ldr	r3, [pc, #212]	; (8003a90 <HAL_RCC_GetSysClockFreq+0x180>)
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	099b      	lsrs	r3, r3, #6
 80039be:	2200      	movs	r2, #0
 80039c0:	613b      	str	r3, [r7, #16]
 80039c2:	617a      	str	r2, [r7, #20]
 80039c4:	693b      	ldr	r3, [r7, #16]
 80039c6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80039ca:	f04f 0b00 	mov.w	fp, #0
 80039ce:	4652      	mov	r2, sl
 80039d0:	465b      	mov	r3, fp
 80039d2:	f04f 0000 	mov.w	r0, #0
 80039d6:	f04f 0100 	mov.w	r1, #0
 80039da:	0159      	lsls	r1, r3, #5
 80039dc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80039e0:	0150      	lsls	r0, r2, #5
 80039e2:	4602      	mov	r2, r0
 80039e4:	460b      	mov	r3, r1
 80039e6:	ebb2 080a 	subs.w	r8, r2, sl
 80039ea:	eb63 090b 	sbc.w	r9, r3, fp
 80039ee:	f04f 0200 	mov.w	r2, #0
 80039f2:	f04f 0300 	mov.w	r3, #0
 80039f6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80039fa:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80039fe:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003a02:	ebb2 0408 	subs.w	r4, r2, r8
 8003a06:	eb63 0509 	sbc.w	r5, r3, r9
 8003a0a:	f04f 0200 	mov.w	r2, #0
 8003a0e:	f04f 0300 	mov.w	r3, #0
 8003a12:	00eb      	lsls	r3, r5, #3
 8003a14:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003a18:	00e2      	lsls	r2, r4, #3
 8003a1a:	4614      	mov	r4, r2
 8003a1c:	461d      	mov	r5, r3
 8003a1e:	eb14 030a 	adds.w	r3, r4, sl
 8003a22:	603b      	str	r3, [r7, #0]
 8003a24:	eb45 030b 	adc.w	r3, r5, fp
 8003a28:	607b      	str	r3, [r7, #4]
 8003a2a:	f04f 0200 	mov.w	r2, #0
 8003a2e:	f04f 0300 	mov.w	r3, #0
 8003a32:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003a36:	4629      	mov	r1, r5
 8003a38:	028b      	lsls	r3, r1, #10
 8003a3a:	4621      	mov	r1, r4
 8003a3c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003a40:	4621      	mov	r1, r4
 8003a42:	028a      	lsls	r2, r1, #10
 8003a44:	4610      	mov	r0, r2
 8003a46:	4619      	mov	r1, r3
 8003a48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	60bb      	str	r3, [r7, #8]
 8003a4e:	60fa      	str	r2, [r7, #12]
 8003a50:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003a54:	f7fd f8aa 	bl	8000bac <__aeabi_uldivmod>
 8003a58:	4602      	mov	r2, r0
 8003a5a:	460b      	mov	r3, r1
 8003a5c:	4613      	mov	r3, r2
 8003a5e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003a60:	4b0b      	ldr	r3, [pc, #44]	; (8003a90 <HAL_RCC_GetSysClockFreq+0x180>)
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	0c1b      	lsrs	r3, r3, #16
 8003a66:	f003 0303 	and.w	r3, r3, #3
 8003a6a:	3301      	adds	r3, #1
 8003a6c:	005b      	lsls	r3, r3, #1
 8003a6e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8003a70:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003a72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a74:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a78:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003a7a:	e002      	b.n	8003a82 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003a7c:	4b05      	ldr	r3, [pc, #20]	; (8003a94 <HAL_RCC_GetSysClockFreq+0x184>)
 8003a7e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003a80:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8003a84:	4618      	mov	r0, r3
 8003a86:	3740      	adds	r7, #64	; 0x40
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a8e:	bf00      	nop
 8003a90:	40023800 	.word	0x40023800
 8003a94:	00f42400 	.word	0x00f42400
 8003a98:	017d7840 	.word	0x017d7840

08003a9c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a9c:	b480      	push	{r7}
 8003a9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003aa0:	4b03      	ldr	r3, [pc, #12]	; (8003ab0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
}
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aac:	4770      	bx	lr
 8003aae:	bf00      	nop
 8003ab0:	2000000c 	.word	0x2000000c

08003ab4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003ab8:	f7ff fff0 	bl	8003a9c <HAL_RCC_GetHCLKFreq>
 8003abc:	4602      	mov	r2, r0
 8003abe:	4b05      	ldr	r3, [pc, #20]	; (8003ad4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003ac0:	689b      	ldr	r3, [r3, #8]
 8003ac2:	0a9b      	lsrs	r3, r3, #10
 8003ac4:	f003 0307 	and.w	r3, r3, #7
 8003ac8:	4903      	ldr	r1, [pc, #12]	; (8003ad8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003aca:	5ccb      	ldrb	r3, [r1, r3]
 8003acc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	bd80      	pop	{r7, pc}
 8003ad4:	40023800 	.word	0x40023800
 8003ad8:	08007e58 	.word	0x08007e58

08003adc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003ae0:	f7ff ffdc 	bl	8003a9c <HAL_RCC_GetHCLKFreq>
 8003ae4:	4602      	mov	r2, r0
 8003ae6:	4b05      	ldr	r3, [pc, #20]	; (8003afc <HAL_RCC_GetPCLK2Freq+0x20>)
 8003ae8:	689b      	ldr	r3, [r3, #8]
 8003aea:	0b5b      	lsrs	r3, r3, #13
 8003aec:	f003 0307 	and.w	r3, r3, #7
 8003af0:	4903      	ldr	r1, [pc, #12]	; (8003b00 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003af2:	5ccb      	ldrb	r3, [r1, r3]
 8003af4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003af8:	4618      	mov	r0, r3
 8003afa:	bd80      	pop	{r7, pc}
 8003afc:	40023800 	.word	0x40023800
 8003b00:	08007e58 	.word	0x08007e58

08003b04 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b082      	sub	sp, #8
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d101      	bne.n	8003b16 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003b12:	2301      	movs	r3, #1
 8003b14:	e041      	b.n	8003b9a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b1c:	b2db      	uxtb	r3, r3
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d106      	bne.n	8003b30 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2200      	movs	r2, #0
 8003b26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003b2a:	6878      	ldr	r0, [r7, #4]
 8003b2c:	f7fd fd92 	bl	8001654 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2202      	movs	r2, #2
 8003b34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681a      	ldr	r2, [r3, #0]
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	3304      	adds	r3, #4
 8003b40:	4619      	mov	r1, r3
 8003b42:	4610      	mov	r0, r2
 8003b44:	f000 fd42 	bl	80045cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2201      	movs	r2, #1
 8003b4c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2201      	movs	r2, #1
 8003b54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2201      	movs	r2, #1
 8003b5c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2201      	movs	r2, #1
 8003b64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2201      	movs	r2, #1
 8003b6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2201      	movs	r2, #1
 8003b74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2201      	movs	r2, #1
 8003b84:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2201      	movs	r2, #1
 8003b8c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2201      	movs	r2, #1
 8003b94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003b98:	2300      	movs	r3, #0
}
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	3708      	adds	r7, #8
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bd80      	pop	{r7, pc}
	...

08003ba4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	b085      	sub	sp, #20
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003bb2:	b2db      	uxtb	r3, r3
 8003bb4:	2b01      	cmp	r3, #1
 8003bb6:	d001      	beq.n	8003bbc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003bb8:	2301      	movs	r3, #1
 8003bba:	e046      	b.n	8003c4a <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2202      	movs	r2, #2
 8003bc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4a23      	ldr	r2, [pc, #140]	; (8003c58 <HAL_TIM_Base_Start+0xb4>)
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d022      	beq.n	8003c14 <HAL_TIM_Base_Start+0x70>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003bd6:	d01d      	beq.n	8003c14 <HAL_TIM_Base_Start+0x70>
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4a1f      	ldr	r2, [pc, #124]	; (8003c5c <HAL_TIM_Base_Start+0xb8>)
 8003bde:	4293      	cmp	r3, r2
 8003be0:	d018      	beq.n	8003c14 <HAL_TIM_Base_Start+0x70>
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	4a1e      	ldr	r2, [pc, #120]	; (8003c60 <HAL_TIM_Base_Start+0xbc>)
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d013      	beq.n	8003c14 <HAL_TIM_Base_Start+0x70>
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4a1c      	ldr	r2, [pc, #112]	; (8003c64 <HAL_TIM_Base_Start+0xc0>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d00e      	beq.n	8003c14 <HAL_TIM_Base_Start+0x70>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4a1b      	ldr	r2, [pc, #108]	; (8003c68 <HAL_TIM_Base_Start+0xc4>)
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d009      	beq.n	8003c14 <HAL_TIM_Base_Start+0x70>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	4a19      	ldr	r2, [pc, #100]	; (8003c6c <HAL_TIM_Base_Start+0xc8>)
 8003c06:	4293      	cmp	r3, r2
 8003c08:	d004      	beq.n	8003c14 <HAL_TIM_Base_Start+0x70>
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	4a18      	ldr	r2, [pc, #96]	; (8003c70 <HAL_TIM_Base_Start+0xcc>)
 8003c10:	4293      	cmp	r3, r2
 8003c12:	d111      	bne.n	8003c38 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	689b      	ldr	r3, [r3, #8]
 8003c1a:	f003 0307 	and.w	r3, r3, #7
 8003c1e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	2b06      	cmp	r3, #6
 8003c24:	d010      	beq.n	8003c48 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	681a      	ldr	r2, [r3, #0]
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f042 0201 	orr.w	r2, r2, #1
 8003c34:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c36:	e007      	b.n	8003c48 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	681a      	ldr	r2, [r3, #0]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f042 0201 	orr.w	r2, r2, #1
 8003c46:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003c48:	2300      	movs	r3, #0
}
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	3714      	adds	r7, #20
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c54:	4770      	bx	lr
 8003c56:	bf00      	nop
 8003c58:	40010000 	.word	0x40010000
 8003c5c:	40000400 	.word	0x40000400
 8003c60:	40000800 	.word	0x40000800
 8003c64:	40000c00 	.word	0x40000c00
 8003c68:	40010400 	.word	0x40010400
 8003c6c:	40014000 	.word	0x40014000
 8003c70:	40001800 	.word	0x40001800

08003c74 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8003c74:	b480      	push	{r7}
 8003c76:	b083      	sub	sp, #12
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	6a1a      	ldr	r2, [r3, #32]
 8003c82:	f241 1311 	movw	r3, #4369	; 0x1111
 8003c86:	4013      	ands	r3, r2
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d10f      	bne.n	8003cac <HAL_TIM_Base_Stop+0x38>
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	6a1a      	ldr	r2, [r3, #32]
 8003c92:	f240 4344 	movw	r3, #1092	; 0x444
 8003c96:	4013      	ands	r3, r2
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d107      	bne.n	8003cac <HAL_TIM_Base_Stop+0x38>
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	681a      	ldr	r2, [r3, #0]
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f022 0201 	bic.w	r2, r2, #1
 8003caa:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2201      	movs	r2, #1
 8003cb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8003cb4:	2300      	movs	r3, #0
}
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	370c      	adds	r7, #12
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc0:	4770      	bx	lr
	...

08003cc4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003cc4:	b480      	push	{r7}
 8003cc6:	b085      	sub	sp, #20
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cd2:	b2db      	uxtb	r3, r3
 8003cd4:	2b01      	cmp	r3, #1
 8003cd6:	d001      	beq.n	8003cdc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003cd8:	2301      	movs	r3, #1
 8003cda:	e04e      	b.n	8003d7a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2202      	movs	r2, #2
 8003ce0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	68da      	ldr	r2, [r3, #12]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f042 0201 	orr.w	r2, r2, #1
 8003cf2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	4a23      	ldr	r2, [pc, #140]	; (8003d88 <HAL_TIM_Base_Start_IT+0xc4>)
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	d022      	beq.n	8003d44 <HAL_TIM_Base_Start_IT+0x80>
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d06:	d01d      	beq.n	8003d44 <HAL_TIM_Base_Start_IT+0x80>
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4a1f      	ldr	r2, [pc, #124]	; (8003d8c <HAL_TIM_Base_Start_IT+0xc8>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d018      	beq.n	8003d44 <HAL_TIM_Base_Start_IT+0x80>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	4a1e      	ldr	r2, [pc, #120]	; (8003d90 <HAL_TIM_Base_Start_IT+0xcc>)
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	d013      	beq.n	8003d44 <HAL_TIM_Base_Start_IT+0x80>
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	4a1c      	ldr	r2, [pc, #112]	; (8003d94 <HAL_TIM_Base_Start_IT+0xd0>)
 8003d22:	4293      	cmp	r3, r2
 8003d24:	d00e      	beq.n	8003d44 <HAL_TIM_Base_Start_IT+0x80>
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	4a1b      	ldr	r2, [pc, #108]	; (8003d98 <HAL_TIM_Base_Start_IT+0xd4>)
 8003d2c:	4293      	cmp	r3, r2
 8003d2e:	d009      	beq.n	8003d44 <HAL_TIM_Base_Start_IT+0x80>
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	4a19      	ldr	r2, [pc, #100]	; (8003d9c <HAL_TIM_Base_Start_IT+0xd8>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d004      	beq.n	8003d44 <HAL_TIM_Base_Start_IT+0x80>
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	4a18      	ldr	r2, [pc, #96]	; (8003da0 <HAL_TIM_Base_Start_IT+0xdc>)
 8003d40:	4293      	cmp	r3, r2
 8003d42:	d111      	bne.n	8003d68 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	689b      	ldr	r3, [r3, #8]
 8003d4a:	f003 0307 	and.w	r3, r3, #7
 8003d4e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	2b06      	cmp	r3, #6
 8003d54:	d010      	beq.n	8003d78 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	681a      	ldr	r2, [r3, #0]
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f042 0201 	orr.w	r2, r2, #1
 8003d64:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d66:	e007      	b.n	8003d78 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	681a      	ldr	r2, [r3, #0]
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f042 0201 	orr.w	r2, r2, #1
 8003d76:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003d78:	2300      	movs	r3, #0
}
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	3714      	adds	r7, #20
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d84:	4770      	bx	lr
 8003d86:	bf00      	nop
 8003d88:	40010000 	.word	0x40010000
 8003d8c:	40000400 	.word	0x40000400
 8003d90:	40000800 	.word	0x40000800
 8003d94:	40000c00 	.word	0x40000c00
 8003d98:	40010400 	.word	0x40010400
 8003d9c:	40014000 	.word	0x40014000
 8003da0:	40001800 	.word	0x40001800

08003da4 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8003da4:	b480      	push	{r7}
 8003da6:	b083      	sub	sp, #12
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	68da      	ldr	r2, [r3, #12]
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f022 0201 	bic.w	r2, r2, #1
 8003dba:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	6a1a      	ldr	r2, [r3, #32]
 8003dc2:	f241 1311 	movw	r3, #4369	; 0x1111
 8003dc6:	4013      	ands	r3, r2
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d10f      	bne.n	8003dec <HAL_TIM_Base_Stop_IT+0x48>
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	6a1a      	ldr	r2, [r3, #32]
 8003dd2:	f240 4344 	movw	r3, #1092	; 0x444
 8003dd6:	4013      	ands	r3, r2
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d107      	bne.n	8003dec <HAL_TIM_Base_Stop_IT+0x48>
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	681a      	ldr	r2, [r3, #0]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f022 0201 	bic.w	r2, r2, #1
 8003dea:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2201      	movs	r2, #1
 8003df0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8003df4:	2300      	movs	r3, #0
}
 8003df6:	4618      	mov	r0, r3
 8003df8:	370c      	adds	r7, #12
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e00:	4770      	bx	lr

08003e02 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003e02:	b580      	push	{r7, lr}
 8003e04:	b082      	sub	sp, #8
 8003e06:	af00      	add	r7, sp, #0
 8003e08:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d101      	bne.n	8003e14 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003e10:	2301      	movs	r3, #1
 8003e12:	e041      	b.n	8003e98 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e1a:	b2db      	uxtb	r3, r3
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d106      	bne.n	8003e2e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2200      	movs	r2, #0
 8003e24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003e28:	6878      	ldr	r0, [r7, #4]
 8003e2a:	f000 f839 	bl	8003ea0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2202      	movs	r2, #2
 8003e32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681a      	ldr	r2, [r3, #0]
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	3304      	adds	r3, #4
 8003e3e:	4619      	mov	r1, r3
 8003e40:	4610      	mov	r0, r2
 8003e42:	f000 fbc3 	bl	80045cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	2201      	movs	r2, #1
 8003e4a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2201      	movs	r2, #1
 8003e52:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2201      	movs	r2, #1
 8003e5a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	2201      	movs	r2, #1
 8003e62:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2201      	movs	r2, #1
 8003e6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2201      	movs	r2, #1
 8003e72:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2201      	movs	r2, #1
 8003e7a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2201      	movs	r2, #1
 8003e82:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2201      	movs	r2, #1
 8003e8a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	2201      	movs	r2, #1
 8003e92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003e96:	2300      	movs	r3, #0
}
 8003e98:	4618      	mov	r0, r3
 8003e9a:	3708      	adds	r7, #8
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	bd80      	pop	{r7, pc}

08003ea0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	b083      	sub	sp, #12
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003ea8:	bf00      	nop
 8003eaa:	370c      	adds	r7, #12
 8003eac:	46bd      	mov	sp, r7
 8003eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb2:	4770      	bx	lr

08003eb4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b084      	sub	sp, #16
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
 8003ebc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d109      	bne.n	8003ed8 <HAL_TIM_PWM_Start+0x24>
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003eca:	b2db      	uxtb	r3, r3
 8003ecc:	2b01      	cmp	r3, #1
 8003ece:	bf14      	ite	ne
 8003ed0:	2301      	movne	r3, #1
 8003ed2:	2300      	moveq	r3, #0
 8003ed4:	b2db      	uxtb	r3, r3
 8003ed6:	e022      	b.n	8003f1e <HAL_TIM_PWM_Start+0x6a>
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	2b04      	cmp	r3, #4
 8003edc:	d109      	bne.n	8003ef2 <HAL_TIM_PWM_Start+0x3e>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003ee4:	b2db      	uxtb	r3, r3
 8003ee6:	2b01      	cmp	r3, #1
 8003ee8:	bf14      	ite	ne
 8003eea:	2301      	movne	r3, #1
 8003eec:	2300      	moveq	r3, #0
 8003eee:	b2db      	uxtb	r3, r3
 8003ef0:	e015      	b.n	8003f1e <HAL_TIM_PWM_Start+0x6a>
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	2b08      	cmp	r3, #8
 8003ef6:	d109      	bne.n	8003f0c <HAL_TIM_PWM_Start+0x58>
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003efe:	b2db      	uxtb	r3, r3
 8003f00:	2b01      	cmp	r3, #1
 8003f02:	bf14      	ite	ne
 8003f04:	2301      	movne	r3, #1
 8003f06:	2300      	moveq	r3, #0
 8003f08:	b2db      	uxtb	r3, r3
 8003f0a:	e008      	b.n	8003f1e <HAL_TIM_PWM_Start+0x6a>
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003f12:	b2db      	uxtb	r3, r3
 8003f14:	2b01      	cmp	r3, #1
 8003f16:	bf14      	ite	ne
 8003f18:	2301      	movne	r3, #1
 8003f1a:	2300      	moveq	r3, #0
 8003f1c:	b2db      	uxtb	r3, r3
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d001      	beq.n	8003f26 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003f22:	2301      	movs	r3, #1
 8003f24:	e07c      	b.n	8004020 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d104      	bne.n	8003f36 <HAL_TIM_PWM_Start+0x82>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2202      	movs	r2, #2
 8003f30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003f34:	e013      	b.n	8003f5e <HAL_TIM_PWM_Start+0xaa>
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	2b04      	cmp	r3, #4
 8003f3a:	d104      	bne.n	8003f46 <HAL_TIM_PWM_Start+0x92>
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2202      	movs	r2, #2
 8003f40:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003f44:	e00b      	b.n	8003f5e <HAL_TIM_PWM_Start+0xaa>
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	2b08      	cmp	r3, #8
 8003f4a:	d104      	bne.n	8003f56 <HAL_TIM_PWM_Start+0xa2>
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2202      	movs	r2, #2
 8003f50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003f54:	e003      	b.n	8003f5e <HAL_TIM_PWM_Start+0xaa>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2202      	movs	r2, #2
 8003f5a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	2201      	movs	r2, #1
 8003f64:	6839      	ldr	r1, [r7, #0]
 8003f66:	4618      	mov	r0, r3
 8003f68:	f000 fe1a 	bl	8004ba0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	4a2d      	ldr	r2, [pc, #180]	; (8004028 <HAL_TIM_PWM_Start+0x174>)
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d004      	beq.n	8003f80 <HAL_TIM_PWM_Start+0xcc>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	4a2c      	ldr	r2, [pc, #176]	; (800402c <HAL_TIM_PWM_Start+0x178>)
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d101      	bne.n	8003f84 <HAL_TIM_PWM_Start+0xd0>
 8003f80:	2301      	movs	r3, #1
 8003f82:	e000      	b.n	8003f86 <HAL_TIM_PWM_Start+0xd2>
 8003f84:	2300      	movs	r3, #0
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d007      	beq.n	8003f9a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003f98:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4a22      	ldr	r2, [pc, #136]	; (8004028 <HAL_TIM_PWM_Start+0x174>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d022      	beq.n	8003fea <HAL_TIM_PWM_Start+0x136>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fac:	d01d      	beq.n	8003fea <HAL_TIM_PWM_Start+0x136>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4a1f      	ldr	r2, [pc, #124]	; (8004030 <HAL_TIM_PWM_Start+0x17c>)
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	d018      	beq.n	8003fea <HAL_TIM_PWM_Start+0x136>
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4a1d      	ldr	r2, [pc, #116]	; (8004034 <HAL_TIM_PWM_Start+0x180>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d013      	beq.n	8003fea <HAL_TIM_PWM_Start+0x136>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4a1c      	ldr	r2, [pc, #112]	; (8004038 <HAL_TIM_PWM_Start+0x184>)
 8003fc8:	4293      	cmp	r3, r2
 8003fca:	d00e      	beq.n	8003fea <HAL_TIM_PWM_Start+0x136>
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a16      	ldr	r2, [pc, #88]	; (800402c <HAL_TIM_PWM_Start+0x178>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d009      	beq.n	8003fea <HAL_TIM_PWM_Start+0x136>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4a18      	ldr	r2, [pc, #96]	; (800403c <HAL_TIM_PWM_Start+0x188>)
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d004      	beq.n	8003fea <HAL_TIM_PWM_Start+0x136>
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a16      	ldr	r2, [pc, #88]	; (8004040 <HAL_TIM_PWM_Start+0x18c>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d111      	bne.n	800400e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	689b      	ldr	r3, [r3, #8]
 8003ff0:	f003 0307 	and.w	r3, r3, #7
 8003ff4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	2b06      	cmp	r3, #6
 8003ffa:	d010      	beq.n	800401e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	681a      	ldr	r2, [r3, #0]
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f042 0201 	orr.w	r2, r2, #1
 800400a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800400c:	e007      	b.n	800401e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	681a      	ldr	r2, [r3, #0]
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f042 0201 	orr.w	r2, r2, #1
 800401c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800401e:	2300      	movs	r3, #0
}
 8004020:	4618      	mov	r0, r3
 8004022:	3710      	adds	r7, #16
 8004024:	46bd      	mov	sp, r7
 8004026:	bd80      	pop	{r7, pc}
 8004028:	40010000 	.word	0x40010000
 800402c:	40010400 	.word	0x40010400
 8004030:	40000400 	.word	0x40000400
 8004034:	40000800 	.word	0x40000800
 8004038:	40000c00 	.word	0x40000c00
 800403c:	40014000 	.word	0x40014000
 8004040:	40001800 	.word	0x40001800

08004044 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b082      	sub	sp, #8
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	691b      	ldr	r3, [r3, #16]
 8004052:	f003 0302 	and.w	r3, r3, #2
 8004056:	2b02      	cmp	r3, #2
 8004058:	d122      	bne.n	80040a0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	68db      	ldr	r3, [r3, #12]
 8004060:	f003 0302 	and.w	r3, r3, #2
 8004064:	2b02      	cmp	r3, #2
 8004066:	d11b      	bne.n	80040a0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f06f 0202 	mvn.w	r2, #2
 8004070:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2201      	movs	r2, #1
 8004076:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	699b      	ldr	r3, [r3, #24]
 800407e:	f003 0303 	and.w	r3, r3, #3
 8004082:	2b00      	cmp	r3, #0
 8004084:	d003      	beq.n	800408e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004086:	6878      	ldr	r0, [r7, #4]
 8004088:	f000 fa81 	bl	800458e <HAL_TIM_IC_CaptureCallback>
 800408c:	e005      	b.n	800409a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800408e:	6878      	ldr	r0, [r7, #4]
 8004090:	f000 fa73 	bl	800457a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004094:	6878      	ldr	r0, [r7, #4]
 8004096:	f000 fa84 	bl	80045a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2200      	movs	r2, #0
 800409e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	691b      	ldr	r3, [r3, #16]
 80040a6:	f003 0304 	and.w	r3, r3, #4
 80040aa:	2b04      	cmp	r3, #4
 80040ac:	d122      	bne.n	80040f4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	68db      	ldr	r3, [r3, #12]
 80040b4:	f003 0304 	and.w	r3, r3, #4
 80040b8:	2b04      	cmp	r3, #4
 80040ba:	d11b      	bne.n	80040f4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f06f 0204 	mvn.w	r2, #4
 80040c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2202      	movs	r2, #2
 80040ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	699b      	ldr	r3, [r3, #24]
 80040d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d003      	beq.n	80040e2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040da:	6878      	ldr	r0, [r7, #4]
 80040dc:	f000 fa57 	bl	800458e <HAL_TIM_IC_CaptureCallback>
 80040e0:	e005      	b.n	80040ee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040e2:	6878      	ldr	r0, [r7, #4]
 80040e4:	f000 fa49 	bl	800457a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040e8:	6878      	ldr	r0, [r7, #4]
 80040ea:	f000 fa5a 	bl	80045a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2200      	movs	r2, #0
 80040f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	691b      	ldr	r3, [r3, #16]
 80040fa:	f003 0308 	and.w	r3, r3, #8
 80040fe:	2b08      	cmp	r3, #8
 8004100:	d122      	bne.n	8004148 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	68db      	ldr	r3, [r3, #12]
 8004108:	f003 0308 	and.w	r3, r3, #8
 800410c:	2b08      	cmp	r3, #8
 800410e:	d11b      	bne.n	8004148 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f06f 0208 	mvn.w	r2, #8
 8004118:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2204      	movs	r2, #4
 800411e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	69db      	ldr	r3, [r3, #28]
 8004126:	f003 0303 	and.w	r3, r3, #3
 800412a:	2b00      	cmp	r3, #0
 800412c:	d003      	beq.n	8004136 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800412e:	6878      	ldr	r0, [r7, #4]
 8004130:	f000 fa2d 	bl	800458e <HAL_TIM_IC_CaptureCallback>
 8004134:	e005      	b.n	8004142 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004136:	6878      	ldr	r0, [r7, #4]
 8004138:	f000 fa1f 	bl	800457a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800413c:	6878      	ldr	r0, [r7, #4]
 800413e:	f000 fa30 	bl	80045a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2200      	movs	r2, #0
 8004146:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	691b      	ldr	r3, [r3, #16]
 800414e:	f003 0310 	and.w	r3, r3, #16
 8004152:	2b10      	cmp	r3, #16
 8004154:	d122      	bne.n	800419c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	68db      	ldr	r3, [r3, #12]
 800415c:	f003 0310 	and.w	r3, r3, #16
 8004160:	2b10      	cmp	r3, #16
 8004162:	d11b      	bne.n	800419c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f06f 0210 	mvn.w	r2, #16
 800416c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	2208      	movs	r2, #8
 8004172:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	69db      	ldr	r3, [r3, #28]
 800417a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800417e:	2b00      	cmp	r3, #0
 8004180:	d003      	beq.n	800418a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004182:	6878      	ldr	r0, [r7, #4]
 8004184:	f000 fa03 	bl	800458e <HAL_TIM_IC_CaptureCallback>
 8004188:	e005      	b.n	8004196 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800418a:	6878      	ldr	r0, [r7, #4]
 800418c:	f000 f9f5 	bl	800457a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004190:	6878      	ldr	r0, [r7, #4]
 8004192:	f000 fa06 	bl	80045a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2200      	movs	r2, #0
 800419a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	691b      	ldr	r3, [r3, #16]
 80041a2:	f003 0301 	and.w	r3, r3, #1
 80041a6:	2b01      	cmp	r3, #1
 80041a8:	d10e      	bne.n	80041c8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	68db      	ldr	r3, [r3, #12]
 80041b0:	f003 0301 	and.w	r3, r3, #1
 80041b4:	2b01      	cmp	r3, #1
 80041b6:	d107      	bne.n	80041c8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f06f 0201 	mvn.w	r2, #1
 80041c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80041c2:	6878      	ldr	r0, [r7, #4]
 80041c4:	f000 f9cf 	bl	8004566 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	691b      	ldr	r3, [r3, #16]
 80041ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041d2:	2b80      	cmp	r3, #128	; 0x80
 80041d4:	d10e      	bne.n	80041f4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	68db      	ldr	r3, [r3, #12]
 80041dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041e0:	2b80      	cmp	r3, #128	; 0x80
 80041e2:	d107      	bne.n	80041f4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80041ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80041ee:	6878      	ldr	r0, [r7, #4]
 80041f0:	f000 fd82 	bl	8004cf8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	691b      	ldr	r3, [r3, #16]
 80041fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041fe:	2b40      	cmp	r3, #64	; 0x40
 8004200:	d10e      	bne.n	8004220 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	68db      	ldr	r3, [r3, #12]
 8004208:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800420c:	2b40      	cmp	r3, #64	; 0x40
 800420e:	d107      	bne.n	8004220 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004218:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800421a:	6878      	ldr	r0, [r7, #4]
 800421c:	f000 f9cb 	bl	80045b6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	691b      	ldr	r3, [r3, #16]
 8004226:	f003 0320 	and.w	r3, r3, #32
 800422a:	2b20      	cmp	r3, #32
 800422c:	d10e      	bne.n	800424c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	68db      	ldr	r3, [r3, #12]
 8004234:	f003 0320 	and.w	r3, r3, #32
 8004238:	2b20      	cmp	r3, #32
 800423a:	d107      	bne.n	800424c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f06f 0220 	mvn.w	r2, #32
 8004244:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004246:	6878      	ldr	r0, [r7, #4]
 8004248:	f000 fd4c 	bl	8004ce4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800424c:	bf00      	nop
 800424e:	3708      	adds	r7, #8
 8004250:	46bd      	mov	sp, r7
 8004252:	bd80      	pop	{r7, pc}

08004254 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b086      	sub	sp, #24
 8004258:	af00      	add	r7, sp, #0
 800425a:	60f8      	str	r0, [r7, #12]
 800425c:	60b9      	str	r1, [r7, #8]
 800425e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004260:	2300      	movs	r3, #0
 8004262:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800426a:	2b01      	cmp	r3, #1
 800426c:	d101      	bne.n	8004272 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800426e:	2302      	movs	r3, #2
 8004270:	e0ae      	b.n	80043d0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	2201      	movs	r2, #1
 8004276:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2b0c      	cmp	r3, #12
 800427e:	f200 809f 	bhi.w	80043c0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004282:	a201      	add	r2, pc, #4	; (adr r2, 8004288 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004284:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004288:	080042bd 	.word	0x080042bd
 800428c:	080043c1 	.word	0x080043c1
 8004290:	080043c1 	.word	0x080043c1
 8004294:	080043c1 	.word	0x080043c1
 8004298:	080042fd 	.word	0x080042fd
 800429c:	080043c1 	.word	0x080043c1
 80042a0:	080043c1 	.word	0x080043c1
 80042a4:	080043c1 	.word	0x080043c1
 80042a8:	0800433f 	.word	0x0800433f
 80042ac:	080043c1 	.word	0x080043c1
 80042b0:	080043c1 	.word	0x080043c1
 80042b4:	080043c1 	.word	0x080043c1
 80042b8:	0800437f 	.word	0x0800437f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	68b9      	ldr	r1, [r7, #8]
 80042c2:	4618      	mov	r0, r3
 80042c4:	f000 fa22 	bl	800470c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	699a      	ldr	r2, [r3, #24]
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f042 0208 	orr.w	r2, r2, #8
 80042d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	699a      	ldr	r2, [r3, #24]
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f022 0204 	bic.w	r2, r2, #4
 80042e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	6999      	ldr	r1, [r3, #24]
 80042ee:	68bb      	ldr	r3, [r7, #8]
 80042f0:	691a      	ldr	r2, [r3, #16]
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	430a      	orrs	r2, r1
 80042f8:	619a      	str	r2, [r3, #24]
      break;
 80042fa:	e064      	b.n	80043c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	68b9      	ldr	r1, [r7, #8]
 8004302:	4618      	mov	r0, r3
 8004304:	f000 fa72 	bl	80047ec <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	699a      	ldr	r2, [r3, #24]
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004316:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	699a      	ldr	r2, [r3, #24]
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004326:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	6999      	ldr	r1, [r3, #24]
 800432e:	68bb      	ldr	r3, [r7, #8]
 8004330:	691b      	ldr	r3, [r3, #16]
 8004332:	021a      	lsls	r2, r3, #8
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	430a      	orrs	r2, r1
 800433a:	619a      	str	r2, [r3, #24]
      break;
 800433c:	e043      	b.n	80043c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	68b9      	ldr	r1, [r7, #8]
 8004344:	4618      	mov	r0, r3
 8004346:	f000 fac7 	bl	80048d8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	69da      	ldr	r2, [r3, #28]
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f042 0208 	orr.w	r2, r2, #8
 8004358:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	69da      	ldr	r2, [r3, #28]
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f022 0204 	bic.w	r2, r2, #4
 8004368:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	69d9      	ldr	r1, [r3, #28]
 8004370:	68bb      	ldr	r3, [r7, #8]
 8004372:	691a      	ldr	r2, [r3, #16]
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	430a      	orrs	r2, r1
 800437a:	61da      	str	r2, [r3, #28]
      break;
 800437c:	e023      	b.n	80043c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	68b9      	ldr	r1, [r7, #8]
 8004384:	4618      	mov	r0, r3
 8004386:	f000 fb1b 	bl	80049c0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	69da      	ldr	r2, [r3, #28]
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004398:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	69da      	ldr	r2, [r3, #28]
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80043a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	69d9      	ldr	r1, [r3, #28]
 80043b0:	68bb      	ldr	r3, [r7, #8]
 80043b2:	691b      	ldr	r3, [r3, #16]
 80043b4:	021a      	lsls	r2, r3, #8
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	430a      	orrs	r2, r1
 80043bc:	61da      	str	r2, [r3, #28]
      break;
 80043be:	e002      	b.n	80043c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80043c0:	2301      	movs	r3, #1
 80043c2:	75fb      	strb	r3, [r7, #23]
      break;
 80043c4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	2200      	movs	r2, #0
 80043ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80043ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80043d0:	4618      	mov	r0, r3
 80043d2:	3718      	adds	r7, #24
 80043d4:	46bd      	mov	sp, r7
 80043d6:	bd80      	pop	{r7, pc}

080043d8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b084      	sub	sp, #16
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
 80043e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80043e2:	2300      	movs	r3, #0
 80043e4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80043ec:	2b01      	cmp	r3, #1
 80043ee:	d101      	bne.n	80043f4 <HAL_TIM_ConfigClockSource+0x1c>
 80043f0:	2302      	movs	r3, #2
 80043f2:	e0b4      	b.n	800455e <HAL_TIM_ConfigClockSource+0x186>
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2201      	movs	r2, #1
 80043f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2202      	movs	r2, #2
 8004400:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	689b      	ldr	r3, [r3, #8]
 800440a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800440c:	68bb      	ldr	r3, [r7, #8]
 800440e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004412:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004414:	68bb      	ldr	r3, [r7, #8]
 8004416:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800441a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	68ba      	ldr	r2, [r7, #8]
 8004422:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800442c:	d03e      	beq.n	80044ac <HAL_TIM_ConfigClockSource+0xd4>
 800442e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004432:	f200 8087 	bhi.w	8004544 <HAL_TIM_ConfigClockSource+0x16c>
 8004436:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800443a:	f000 8086 	beq.w	800454a <HAL_TIM_ConfigClockSource+0x172>
 800443e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004442:	d87f      	bhi.n	8004544 <HAL_TIM_ConfigClockSource+0x16c>
 8004444:	2b70      	cmp	r3, #112	; 0x70
 8004446:	d01a      	beq.n	800447e <HAL_TIM_ConfigClockSource+0xa6>
 8004448:	2b70      	cmp	r3, #112	; 0x70
 800444a:	d87b      	bhi.n	8004544 <HAL_TIM_ConfigClockSource+0x16c>
 800444c:	2b60      	cmp	r3, #96	; 0x60
 800444e:	d050      	beq.n	80044f2 <HAL_TIM_ConfigClockSource+0x11a>
 8004450:	2b60      	cmp	r3, #96	; 0x60
 8004452:	d877      	bhi.n	8004544 <HAL_TIM_ConfigClockSource+0x16c>
 8004454:	2b50      	cmp	r3, #80	; 0x50
 8004456:	d03c      	beq.n	80044d2 <HAL_TIM_ConfigClockSource+0xfa>
 8004458:	2b50      	cmp	r3, #80	; 0x50
 800445a:	d873      	bhi.n	8004544 <HAL_TIM_ConfigClockSource+0x16c>
 800445c:	2b40      	cmp	r3, #64	; 0x40
 800445e:	d058      	beq.n	8004512 <HAL_TIM_ConfigClockSource+0x13a>
 8004460:	2b40      	cmp	r3, #64	; 0x40
 8004462:	d86f      	bhi.n	8004544 <HAL_TIM_ConfigClockSource+0x16c>
 8004464:	2b30      	cmp	r3, #48	; 0x30
 8004466:	d064      	beq.n	8004532 <HAL_TIM_ConfigClockSource+0x15a>
 8004468:	2b30      	cmp	r3, #48	; 0x30
 800446a:	d86b      	bhi.n	8004544 <HAL_TIM_ConfigClockSource+0x16c>
 800446c:	2b20      	cmp	r3, #32
 800446e:	d060      	beq.n	8004532 <HAL_TIM_ConfigClockSource+0x15a>
 8004470:	2b20      	cmp	r3, #32
 8004472:	d867      	bhi.n	8004544 <HAL_TIM_ConfigClockSource+0x16c>
 8004474:	2b00      	cmp	r3, #0
 8004476:	d05c      	beq.n	8004532 <HAL_TIM_ConfigClockSource+0x15a>
 8004478:	2b10      	cmp	r3, #16
 800447a:	d05a      	beq.n	8004532 <HAL_TIM_ConfigClockSource+0x15a>
 800447c:	e062      	b.n	8004544 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6818      	ldr	r0, [r3, #0]
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	6899      	ldr	r1, [r3, #8]
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	685a      	ldr	r2, [r3, #4]
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	68db      	ldr	r3, [r3, #12]
 800448e:	f000 fb67 	bl	8004b60 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	689b      	ldr	r3, [r3, #8]
 8004498:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800449a:	68bb      	ldr	r3, [r7, #8]
 800449c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80044a0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	68ba      	ldr	r2, [r7, #8]
 80044a8:	609a      	str	r2, [r3, #8]
      break;
 80044aa:	e04f      	b.n	800454c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6818      	ldr	r0, [r3, #0]
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	6899      	ldr	r1, [r3, #8]
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	685a      	ldr	r2, [r3, #4]
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	68db      	ldr	r3, [r3, #12]
 80044bc:	f000 fb50 	bl	8004b60 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	689a      	ldr	r2, [r3, #8]
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80044ce:	609a      	str	r2, [r3, #8]
      break;
 80044d0:	e03c      	b.n	800454c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6818      	ldr	r0, [r3, #0]
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	6859      	ldr	r1, [r3, #4]
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	68db      	ldr	r3, [r3, #12]
 80044de:	461a      	mov	r2, r3
 80044e0:	f000 fac4 	bl	8004a6c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	2150      	movs	r1, #80	; 0x50
 80044ea:	4618      	mov	r0, r3
 80044ec:	f000 fb1d 	bl	8004b2a <TIM_ITRx_SetConfig>
      break;
 80044f0:	e02c      	b.n	800454c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6818      	ldr	r0, [r3, #0]
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	6859      	ldr	r1, [r3, #4]
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	68db      	ldr	r3, [r3, #12]
 80044fe:	461a      	mov	r2, r3
 8004500:	f000 fae3 	bl	8004aca <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	2160      	movs	r1, #96	; 0x60
 800450a:	4618      	mov	r0, r3
 800450c:	f000 fb0d 	bl	8004b2a <TIM_ITRx_SetConfig>
      break;
 8004510:	e01c      	b.n	800454c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6818      	ldr	r0, [r3, #0]
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	6859      	ldr	r1, [r3, #4]
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	68db      	ldr	r3, [r3, #12]
 800451e:	461a      	mov	r2, r3
 8004520:	f000 faa4 	bl	8004a6c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	2140      	movs	r1, #64	; 0x40
 800452a:	4618      	mov	r0, r3
 800452c:	f000 fafd 	bl	8004b2a <TIM_ITRx_SetConfig>
      break;
 8004530:	e00c      	b.n	800454c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681a      	ldr	r2, [r3, #0]
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	4619      	mov	r1, r3
 800453c:	4610      	mov	r0, r2
 800453e:	f000 faf4 	bl	8004b2a <TIM_ITRx_SetConfig>
      break;
 8004542:	e003      	b.n	800454c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004544:	2301      	movs	r3, #1
 8004546:	73fb      	strb	r3, [r7, #15]
      break;
 8004548:	e000      	b.n	800454c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800454a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2201      	movs	r2, #1
 8004550:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2200      	movs	r2, #0
 8004558:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800455c:	7bfb      	ldrb	r3, [r7, #15]
}
 800455e:	4618      	mov	r0, r3
 8004560:	3710      	adds	r7, #16
 8004562:	46bd      	mov	sp, r7
 8004564:	bd80      	pop	{r7, pc}

08004566 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004566:	b480      	push	{r7}
 8004568:	b083      	sub	sp, #12
 800456a:	af00      	add	r7, sp, #0
 800456c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800456e:	bf00      	nop
 8004570:	370c      	adds	r7, #12
 8004572:	46bd      	mov	sp, r7
 8004574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004578:	4770      	bx	lr

0800457a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800457a:	b480      	push	{r7}
 800457c:	b083      	sub	sp, #12
 800457e:	af00      	add	r7, sp, #0
 8004580:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004582:	bf00      	nop
 8004584:	370c      	adds	r7, #12
 8004586:	46bd      	mov	sp, r7
 8004588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458c:	4770      	bx	lr

0800458e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800458e:	b480      	push	{r7}
 8004590:	b083      	sub	sp, #12
 8004592:	af00      	add	r7, sp, #0
 8004594:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004596:	bf00      	nop
 8004598:	370c      	adds	r7, #12
 800459a:	46bd      	mov	sp, r7
 800459c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a0:	4770      	bx	lr

080045a2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80045a2:	b480      	push	{r7}
 80045a4:	b083      	sub	sp, #12
 80045a6:	af00      	add	r7, sp, #0
 80045a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80045aa:	bf00      	nop
 80045ac:	370c      	adds	r7, #12
 80045ae:	46bd      	mov	sp, r7
 80045b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b4:	4770      	bx	lr

080045b6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80045b6:	b480      	push	{r7}
 80045b8:	b083      	sub	sp, #12
 80045ba:	af00      	add	r7, sp, #0
 80045bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80045be:	bf00      	nop
 80045c0:	370c      	adds	r7, #12
 80045c2:	46bd      	mov	sp, r7
 80045c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c8:	4770      	bx	lr
	...

080045cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80045cc:	b480      	push	{r7}
 80045ce:	b085      	sub	sp, #20
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]
 80045d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	4a40      	ldr	r2, [pc, #256]	; (80046e0 <TIM_Base_SetConfig+0x114>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d013      	beq.n	800460c <TIM_Base_SetConfig+0x40>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045ea:	d00f      	beq.n	800460c <TIM_Base_SetConfig+0x40>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	4a3d      	ldr	r2, [pc, #244]	; (80046e4 <TIM_Base_SetConfig+0x118>)
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d00b      	beq.n	800460c <TIM_Base_SetConfig+0x40>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	4a3c      	ldr	r2, [pc, #240]	; (80046e8 <TIM_Base_SetConfig+0x11c>)
 80045f8:	4293      	cmp	r3, r2
 80045fa:	d007      	beq.n	800460c <TIM_Base_SetConfig+0x40>
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	4a3b      	ldr	r2, [pc, #236]	; (80046ec <TIM_Base_SetConfig+0x120>)
 8004600:	4293      	cmp	r3, r2
 8004602:	d003      	beq.n	800460c <TIM_Base_SetConfig+0x40>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	4a3a      	ldr	r2, [pc, #232]	; (80046f0 <TIM_Base_SetConfig+0x124>)
 8004608:	4293      	cmp	r3, r2
 800460a:	d108      	bne.n	800461e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004612:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	685b      	ldr	r3, [r3, #4]
 8004618:	68fa      	ldr	r2, [r7, #12]
 800461a:	4313      	orrs	r3, r2
 800461c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	4a2f      	ldr	r2, [pc, #188]	; (80046e0 <TIM_Base_SetConfig+0x114>)
 8004622:	4293      	cmp	r3, r2
 8004624:	d02b      	beq.n	800467e <TIM_Base_SetConfig+0xb2>
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800462c:	d027      	beq.n	800467e <TIM_Base_SetConfig+0xb2>
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	4a2c      	ldr	r2, [pc, #176]	; (80046e4 <TIM_Base_SetConfig+0x118>)
 8004632:	4293      	cmp	r3, r2
 8004634:	d023      	beq.n	800467e <TIM_Base_SetConfig+0xb2>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	4a2b      	ldr	r2, [pc, #172]	; (80046e8 <TIM_Base_SetConfig+0x11c>)
 800463a:	4293      	cmp	r3, r2
 800463c:	d01f      	beq.n	800467e <TIM_Base_SetConfig+0xb2>
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	4a2a      	ldr	r2, [pc, #168]	; (80046ec <TIM_Base_SetConfig+0x120>)
 8004642:	4293      	cmp	r3, r2
 8004644:	d01b      	beq.n	800467e <TIM_Base_SetConfig+0xb2>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	4a29      	ldr	r2, [pc, #164]	; (80046f0 <TIM_Base_SetConfig+0x124>)
 800464a:	4293      	cmp	r3, r2
 800464c:	d017      	beq.n	800467e <TIM_Base_SetConfig+0xb2>
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	4a28      	ldr	r2, [pc, #160]	; (80046f4 <TIM_Base_SetConfig+0x128>)
 8004652:	4293      	cmp	r3, r2
 8004654:	d013      	beq.n	800467e <TIM_Base_SetConfig+0xb2>
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	4a27      	ldr	r2, [pc, #156]	; (80046f8 <TIM_Base_SetConfig+0x12c>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d00f      	beq.n	800467e <TIM_Base_SetConfig+0xb2>
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	4a26      	ldr	r2, [pc, #152]	; (80046fc <TIM_Base_SetConfig+0x130>)
 8004662:	4293      	cmp	r3, r2
 8004664:	d00b      	beq.n	800467e <TIM_Base_SetConfig+0xb2>
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	4a25      	ldr	r2, [pc, #148]	; (8004700 <TIM_Base_SetConfig+0x134>)
 800466a:	4293      	cmp	r3, r2
 800466c:	d007      	beq.n	800467e <TIM_Base_SetConfig+0xb2>
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	4a24      	ldr	r2, [pc, #144]	; (8004704 <TIM_Base_SetConfig+0x138>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d003      	beq.n	800467e <TIM_Base_SetConfig+0xb2>
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	4a23      	ldr	r2, [pc, #140]	; (8004708 <TIM_Base_SetConfig+0x13c>)
 800467a:	4293      	cmp	r3, r2
 800467c:	d108      	bne.n	8004690 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004684:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	68db      	ldr	r3, [r3, #12]
 800468a:	68fa      	ldr	r2, [r7, #12]
 800468c:	4313      	orrs	r3, r2
 800468e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004696:	683b      	ldr	r3, [r7, #0]
 8004698:	695b      	ldr	r3, [r3, #20]
 800469a:	4313      	orrs	r3, r2
 800469c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	68fa      	ldr	r2, [r7, #12]
 80046a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	689a      	ldr	r2, [r3, #8]
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	681a      	ldr	r2, [r3, #0]
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	4a0a      	ldr	r2, [pc, #40]	; (80046e0 <TIM_Base_SetConfig+0x114>)
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d003      	beq.n	80046c4 <TIM_Base_SetConfig+0xf8>
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	4a0c      	ldr	r2, [pc, #48]	; (80046f0 <TIM_Base_SetConfig+0x124>)
 80046c0:	4293      	cmp	r3, r2
 80046c2:	d103      	bne.n	80046cc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	691a      	ldr	r2, [r3, #16]
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2201      	movs	r2, #1
 80046d0:	615a      	str	r2, [r3, #20]
}
 80046d2:	bf00      	nop
 80046d4:	3714      	adds	r7, #20
 80046d6:	46bd      	mov	sp, r7
 80046d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046dc:	4770      	bx	lr
 80046de:	bf00      	nop
 80046e0:	40010000 	.word	0x40010000
 80046e4:	40000400 	.word	0x40000400
 80046e8:	40000800 	.word	0x40000800
 80046ec:	40000c00 	.word	0x40000c00
 80046f0:	40010400 	.word	0x40010400
 80046f4:	40014000 	.word	0x40014000
 80046f8:	40014400 	.word	0x40014400
 80046fc:	40014800 	.word	0x40014800
 8004700:	40001800 	.word	0x40001800
 8004704:	40001c00 	.word	0x40001c00
 8004708:	40002000 	.word	0x40002000

0800470c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800470c:	b480      	push	{r7}
 800470e:	b087      	sub	sp, #28
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
 8004714:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6a1b      	ldr	r3, [r3, #32]
 800471a:	f023 0201 	bic.w	r2, r3, #1
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6a1b      	ldr	r3, [r3, #32]
 8004726:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	685b      	ldr	r3, [r3, #4]
 800472c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	699b      	ldr	r3, [r3, #24]
 8004732:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800473a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	f023 0303 	bic.w	r3, r3, #3
 8004742:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	68fa      	ldr	r2, [r7, #12]
 800474a:	4313      	orrs	r3, r2
 800474c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800474e:	697b      	ldr	r3, [r7, #20]
 8004750:	f023 0302 	bic.w	r3, r3, #2
 8004754:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	689b      	ldr	r3, [r3, #8]
 800475a:	697a      	ldr	r2, [r7, #20]
 800475c:	4313      	orrs	r3, r2
 800475e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	4a20      	ldr	r2, [pc, #128]	; (80047e4 <TIM_OC1_SetConfig+0xd8>)
 8004764:	4293      	cmp	r3, r2
 8004766:	d003      	beq.n	8004770 <TIM_OC1_SetConfig+0x64>
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	4a1f      	ldr	r2, [pc, #124]	; (80047e8 <TIM_OC1_SetConfig+0xdc>)
 800476c:	4293      	cmp	r3, r2
 800476e:	d10c      	bne.n	800478a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004770:	697b      	ldr	r3, [r7, #20]
 8004772:	f023 0308 	bic.w	r3, r3, #8
 8004776:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	68db      	ldr	r3, [r3, #12]
 800477c:	697a      	ldr	r2, [r7, #20]
 800477e:	4313      	orrs	r3, r2
 8004780:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004782:	697b      	ldr	r3, [r7, #20]
 8004784:	f023 0304 	bic.w	r3, r3, #4
 8004788:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	4a15      	ldr	r2, [pc, #84]	; (80047e4 <TIM_OC1_SetConfig+0xd8>)
 800478e:	4293      	cmp	r3, r2
 8004790:	d003      	beq.n	800479a <TIM_OC1_SetConfig+0x8e>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	4a14      	ldr	r2, [pc, #80]	; (80047e8 <TIM_OC1_SetConfig+0xdc>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d111      	bne.n	80047be <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800479a:	693b      	ldr	r3, [r7, #16]
 800479c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80047a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80047a2:	693b      	ldr	r3, [r7, #16]
 80047a4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80047a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	695b      	ldr	r3, [r3, #20]
 80047ae:	693a      	ldr	r2, [r7, #16]
 80047b0:	4313      	orrs	r3, r2
 80047b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	699b      	ldr	r3, [r3, #24]
 80047b8:	693a      	ldr	r2, [r7, #16]
 80047ba:	4313      	orrs	r3, r2
 80047bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	693a      	ldr	r2, [r7, #16]
 80047c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	68fa      	ldr	r2, [r7, #12]
 80047c8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	685a      	ldr	r2, [r3, #4]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	697a      	ldr	r2, [r7, #20]
 80047d6:	621a      	str	r2, [r3, #32]
}
 80047d8:	bf00      	nop
 80047da:	371c      	adds	r7, #28
 80047dc:	46bd      	mov	sp, r7
 80047de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e2:	4770      	bx	lr
 80047e4:	40010000 	.word	0x40010000
 80047e8:	40010400 	.word	0x40010400

080047ec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80047ec:	b480      	push	{r7}
 80047ee:	b087      	sub	sp, #28
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
 80047f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6a1b      	ldr	r3, [r3, #32]
 80047fa:	f023 0210 	bic.w	r2, r3, #16
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6a1b      	ldr	r3, [r3, #32]
 8004806:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	685b      	ldr	r3, [r3, #4]
 800480c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	699b      	ldr	r3, [r3, #24]
 8004812:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800481a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004822:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	021b      	lsls	r3, r3, #8
 800482a:	68fa      	ldr	r2, [r7, #12]
 800482c:	4313      	orrs	r3, r2
 800482e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004830:	697b      	ldr	r3, [r7, #20]
 8004832:	f023 0320 	bic.w	r3, r3, #32
 8004836:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	689b      	ldr	r3, [r3, #8]
 800483c:	011b      	lsls	r3, r3, #4
 800483e:	697a      	ldr	r2, [r7, #20]
 8004840:	4313      	orrs	r3, r2
 8004842:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	4a22      	ldr	r2, [pc, #136]	; (80048d0 <TIM_OC2_SetConfig+0xe4>)
 8004848:	4293      	cmp	r3, r2
 800484a:	d003      	beq.n	8004854 <TIM_OC2_SetConfig+0x68>
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	4a21      	ldr	r2, [pc, #132]	; (80048d4 <TIM_OC2_SetConfig+0xe8>)
 8004850:	4293      	cmp	r3, r2
 8004852:	d10d      	bne.n	8004870 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004854:	697b      	ldr	r3, [r7, #20]
 8004856:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800485a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	68db      	ldr	r3, [r3, #12]
 8004860:	011b      	lsls	r3, r3, #4
 8004862:	697a      	ldr	r2, [r7, #20]
 8004864:	4313      	orrs	r3, r2
 8004866:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004868:	697b      	ldr	r3, [r7, #20]
 800486a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800486e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	4a17      	ldr	r2, [pc, #92]	; (80048d0 <TIM_OC2_SetConfig+0xe4>)
 8004874:	4293      	cmp	r3, r2
 8004876:	d003      	beq.n	8004880 <TIM_OC2_SetConfig+0x94>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	4a16      	ldr	r2, [pc, #88]	; (80048d4 <TIM_OC2_SetConfig+0xe8>)
 800487c:	4293      	cmp	r3, r2
 800487e:	d113      	bne.n	80048a8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004880:	693b      	ldr	r3, [r7, #16]
 8004882:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004886:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004888:	693b      	ldr	r3, [r7, #16]
 800488a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800488e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	695b      	ldr	r3, [r3, #20]
 8004894:	009b      	lsls	r3, r3, #2
 8004896:	693a      	ldr	r2, [r7, #16]
 8004898:	4313      	orrs	r3, r2
 800489a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	699b      	ldr	r3, [r3, #24]
 80048a0:	009b      	lsls	r3, r3, #2
 80048a2:	693a      	ldr	r2, [r7, #16]
 80048a4:	4313      	orrs	r3, r2
 80048a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	693a      	ldr	r2, [r7, #16]
 80048ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	68fa      	ldr	r2, [r7, #12]
 80048b2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	685a      	ldr	r2, [r3, #4]
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	697a      	ldr	r2, [r7, #20]
 80048c0:	621a      	str	r2, [r3, #32]
}
 80048c2:	bf00      	nop
 80048c4:	371c      	adds	r7, #28
 80048c6:	46bd      	mov	sp, r7
 80048c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048cc:	4770      	bx	lr
 80048ce:	bf00      	nop
 80048d0:	40010000 	.word	0x40010000
 80048d4:	40010400 	.word	0x40010400

080048d8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80048d8:	b480      	push	{r7}
 80048da:	b087      	sub	sp, #28
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
 80048e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6a1b      	ldr	r3, [r3, #32]
 80048e6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6a1b      	ldr	r3, [r3, #32]
 80048f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	685b      	ldr	r3, [r3, #4]
 80048f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	69db      	ldr	r3, [r3, #28]
 80048fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004906:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	f023 0303 	bic.w	r3, r3, #3
 800490e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	68fa      	ldr	r2, [r7, #12]
 8004916:	4313      	orrs	r3, r2
 8004918:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800491a:	697b      	ldr	r3, [r7, #20]
 800491c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004920:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	689b      	ldr	r3, [r3, #8]
 8004926:	021b      	lsls	r3, r3, #8
 8004928:	697a      	ldr	r2, [r7, #20]
 800492a:	4313      	orrs	r3, r2
 800492c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	4a21      	ldr	r2, [pc, #132]	; (80049b8 <TIM_OC3_SetConfig+0xe0>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d003      	beq.n	800493e <TIM_OC3_SetConfig+0x66>
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	4a20      	ldr	r2, [pc, #128]	; (80049bc <TIM_OC3_SetConfig+0xe4>)
 800493a:	4293      	cmp	r3, r2
 800493c:	d10d      	bne.n	800495a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800493e:	697b      	ldr	r3, [r7, #20]
 8004940:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004944:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	68db      	ldr	r3, [r3, #12]
 800494a:	021b      	lsls	r3, r3, #8
 800494c:	697a      	ldr	r2, [r7, #20]
 800494e:	4313      	orrs	r3, r2
 8004950:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004952:	697b      	ldr	r3, [r7, #20]
 8004954:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004958:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	4a16      	ldr	r2, [pc, #88]	; (80049b8 <TIM_OC3_SetConfig+0xe0>)
 800495e:	4293      	cmp	r3, r2
 8004960:	d003      	beq.n	800496a <TIM_OC3_SetConfig+0x92>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	4a15      	ldr	r2, [pc, #84]	; (80049bc <TIM_OC3_SetConfig+0xe4>)
 8004966:	4293      	cmp	r3, r2
 8004968:	d113      	bne.n	8004992 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800496a:	693b      	ldr	r3, [r7, #16]
 800496c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004970:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004972:	693b      	ldr	r3, [r7, #16]
 8004974:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004978:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	695b      	ldr	r3, [r3, #20]
 800497e:	011b      	lsls	r3, r3, #4
 8004980:	693a      	ldr	r2, [r7, #16]
 8004982:	4313      	orrs	r3, r2
 8004984:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	699b      	ldr	r3, [r3, #24]
 800498a:	011b      	lsls	r3, r3, #4
 800498c:	693a      	ldr	r2, [r7, #16]
 800498e:	4313      	orrs	r3, r2
 8004990:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	693a      	ldr	r2, [r7, #16]
 8004996:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	68fa      	ldr	r2, [r7, #12]
 800499c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	685a      	ldr	r2, [r3, #4]
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	697a      	ldr	r2, [r7, #20]
 80049aa:	621a      	str	r2, [r3, #32]
}
 80049ac:	bf00      	nop
 80049ae:	371c      	adds	r7, #28
 80049b0:	46bd      	mov	sp, r7
 80049b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b6:	4770      	bx	lr
 80049b8:	40010000 	.word	0x40010000
 80049bc:	40010400 	.word	0x40010400

080049c0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80049c0:	b480      	push	{r7}
 80049c2:	b087      	sub	sp, #28
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
 80049c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6a1b      	ldr	r3, [r3, #32]
 80049ce:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6a1b      	ldr	r3, [r3, #32]
 80049da:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	69db      	ldr	r3, [r3, #28]
 80049e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80049ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80049f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	021b      	lsls	r3, r3, #8
 80049fe:	68fa      	ldr	r2, [r7, #12]
 8004a00:	4313      	orrs	r3, r2
 8004a02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004a04:	693b      	ldr	r3, [r7, #16]
 8004a06:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004a0a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	689b      	ldr	r3, [r3, #8]
 8004a10:	031b      	lsls	r3, r3, #12
 8004a12:	693a      	ldr	r2, [r7, #16]
 8004a14:	4313      	orrs	r3, r2
 8004a16:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	4a12      	ldr	r2, [pc, #72]	; (8004a64 <TIM_OC4_SetConfig+0xa4>)
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	d003      	beq.n	8004a28 <TIM_OC4_SetConfig+0x68>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	4a11      	ldr	r2, [pc, #68]	; (8004a68 <TIM_OC4_SetConfig+0xa8>)
 8004a24:	4293      	cmp	r3, r2
 8004a26:	d109      	bne.n	8004a3c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004a28:	697b      	ldr	r3, [r7, #20]
 8004a2a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004a2e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	695b      	ldr	r3, [r3, #20]
 8004a34:	019b      	lsls	r3, r3, #6
 8004a36:	697a      	ldr	r2, [r7, #20]
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	697a      	ldr	r2, [r7, #20]
 8004a40:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	68fa      	ldr	r2, [r7, #12]
 8004a46:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	685a      	ldr	r2, [r3, #4]
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	693a      	ldr	r2, [r7, #16]
 8004a54:	621a      	str	r2, [r3, #32]
}
 8004a56:	bf00      	nop
 8004a58:	371c      	adds	r7, #28
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a60:	4770      	bx	lr
 8004a62:	bf00      	nop
 8004a64:	40010000 	.word	0x40010000
 8004a68:	40010400 	.word	0x40010400

08004a6c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a6c:	b480      	push	{r7}
 8004a6e:	b087      	sub	sp, #28
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	60f8      	str	r0, [r7, #12]
 8004a74:	60b9      	str	r1, [r7, #8]
 8004a76:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	6a1b      	ldr	r3, [r3, #32]
 8004a7c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	6a1b      	ldr	r3, [r3, #32]
 8004a82:	f023 0201 	bic.w	r2, r3, #1
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	699b      	ldr	r3, [r3, #24]
 8004a8e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a90:	693b      	ldr	r3, [r7, #16]
 8004a92:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004a96:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	011b      	lsls	r3, r3, #4
 8004a9c:	693a      	ldr	r2, [r7, #16]
 8004a9e:	4313      	orrs	r3, r2
 8004aa0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004aa2:	697b      	ldr	r3, [r7, #20]
 8004aa4:	f023 030a 	bic.w	r3, r3, #10
 8004aa8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004aaa:	697a      	ldr	r2, [r7, #20]
 8004aac:	68bb      	ldr	r3, [r7, #8]
 8004aae:	4313      	orrs	r3, r2
 8004ab0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	693a      	ldr	r2, [r7, #16]
 8004ab6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	697a      	ldr	r2, [r7, #20]
 8004abc:	621a      	str	r2, [r3, #32]
}
 8004abe:	bf00      	nop
 8004ac0:	371c      	adds	r7, #28
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac8:	4770      	bx	lr

08004aca <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004aca:	b480      	push	{r7}
 8004acc:	b087      	sub	sp, #28
 8004ace:	af00      	add	r7, sp, #0
 8004ad0:	60f8      	str	r0, [r7, #12]
 8004ad2:	60b9      	str	r1, [r7, #8]
 8004ad4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	6a1b      	ldr	r3, [r3, #32]
 8004ada:	f023 0210 	bic.w	r2, r3, #16
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	699b      	ldr	r3, [r3, #24]
 8004ae6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	6a1b      	ldr	r3, [r3, #32]
 8004aec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004aee:	697b      	ldr	r3, [r7, #20]
 8004af0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004af4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	031b      	lsls	r3, r3, #12
 8004afa:	697a      	ldr	r2, [r7, #20]
 8004afc:	4313      	orrs	r3, r2
 8004afe:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b00:	693b      	ldr	r3, [r7, #16]
 8004b02:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004b06:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b08:	68bb      	ldr	r3, [r7, #8]
 8004b0a:	011b      	lsls	r3, r3, #4
 8004b0c:	693a      	ldr	r2, [r7, #16]
 8004b0e:	4313      	orrs	r3, r2
 8004b10:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	697a      	ldr	r2, [r7, #20]
 8004b16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	693a      	ldr	r2, [r7, #16]
 8004b1c:	621a      	str	r2, [r3, #32]
}
 8004b1e:	bf00      	nop
 8004b20:	371c      	adds	r7, #28
 8004b22:	46bd      	mov	sp, r7
 8004b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b28:	4770      	bx	lr

08004b2a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004b2a:	b480      	push	{r7}
 8004b2c:	b085      	sub	sp, #20
 8004b2e:	af00      	add	r7, sp, #0
 8004b30:	6078      	str	r0, [r7, #4]
 8004b32:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	689b      	ldr	r3, [r3, #8]
 8004b38:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b40:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004b42:	683a      	ldr	r2, [r7, #0]
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	4313      	orrs	r3, r2
 8004b48:	f043 0307 	orr.w	r3, r3, #7
 8004b4c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	68fa      	ldr	r2, [r7, #12]
 8004b52:	609a      	str	r2, [r3, #8]
}
 8004b54:	bf00      	nop
 8004b56:	3714      	adds	r7, #20
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5e:	4770      	bx	lr

08004b60 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b60:	b480      	push	{r7}
 8004b62:	b087      	sub	sp, #28
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	60f8      	str	r0, [r7, #12]
 8004b68:	60b9      	str	r1, [r7, #8]
 8004b6a:	607a      	str	r2, [r7, #4]
 8004b6c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	689b      	ldr	r3, [r3, #8]
 8004b72:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b74:	697b      	ldr	r3, [r7, #20]
 8004b76:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004b7a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	021a      	lsls	r2, r3, #8
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	431a      	orrs	r2, r3
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	4313      	orrs	r3, r2
 8004b88:	697a      	ldr	r2, [r7, #20]
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	697a      	ldr	r2, [r7, #20]
 8004b92:	609a      	str	r2, [r3, #8]
}
 8004b94:	bf00      	nop
 8004b96:	371c      	adds	r7, #28
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9e:	4770      	bx	lr

08004ba0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004ba0:	b480      	push	{r7}
 8004ba2:	b087      	sub	sp, #28
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	60f8      	str	r0, [r7, #12]
 8004ba8:	60b9      	str	r1, [r7, #8]
 8004baa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004bac:	68bb      	ldr	r3, [r7, #8]
 8004bae:	f003 031f 	and.w	r3, r3, #31
 8004bb2:	2201      	movs	r2, #1
 8004bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8004bb8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	6a1a      	ldr	r2, [r3, #32]
 8004bbe:	697b      	ldr	r3, [r7, #20]
 8004bc0:	43db      	mvns	r3, r3
 8004bc2:	401a      	ands	r2, r3
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	6a1a      	ldr	r2, [r3, #32]
 8004bcc:	68bb      	ldr	r3, [r7, #8]
 8004bce:	f003 031f 	and.w	r3, r3, #31
 8004bd2:	6879      	ldr	r1, [r7, #4]
 8004bd4:	fa01 f303 	lsl.w	r3, r1, r3
 8004bd8:	431a      	orrs	r2, r3
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	621a      	str	r2, [r3, #32]
}
 8004bde:	bf00      	nop
 8004be0:	371c      	adds	r7, #28
 8004be2:	46bd      	mov	sp, r7
 8004be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be8:	4770      	bx	lr
	...

08004bec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004bec:	b480      	push	{r7}
 8004bee:	b085      	sub	sp, #20
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
 8004bf4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004bfc:	2b01      	cmp	r3, #1
 8004bfe:	d101      	bne.n	8004c04 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004c00:	2302      	movs	r3, #2
 8004c02:	e05a      	b.n	8004cba <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2201      	movs	r2, #1
 8004c08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2202      	movs	r2, #2
 8004c10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	685b      	ldr	r3, [r3, #4]
 8004c1a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	689b      	ldr	r3, [r3, #8]
 8004c22:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c2a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	68fa      	ldr	r2, [r7, #12]
 8004c32:	4313      	orrs	r3, r2
 8004c34:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	68fa      	ldr	r2, [r7, #12]
 8004c3c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	4a21      	ldr	r2, [pc, #132]	; (8004cc8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004c44:	4293      	cmp	r3, r2
 8004c46:	d022      	beq.n	8004c8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c50:	d01d      	beq.n	8004c8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	4a1d      	ldr	r2, [pc, #116]	; (8004ccc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004c58:	4293      	cmp	r3, r2
 8004c5a:	d018      	beq.n	8004c8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	4a1b      	ldr	r2, [pc, #108]	; (8004cd0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d013      	beq.n	8004c8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	4a1a      	ldr	r2, [pc, #104]	; (8004cd4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d00e      	beq.n	8004c8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4a18      	ldr	r2, [pc, #96]	; (8004cd8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d009      	beq.n	8004c8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	4a17      	ldr	r2, [pc, #92]	; (8004cdc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004c80:	4293      	cmp	r3, r2
 8004c82:	d004      	beq.n	8004c8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	4a15      	ldr	r2, [pc, #84]	; (8004ce0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	d10c      	bne.n	8004ca8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c8e:	68bb      	ldr	r3, [r7, #8]
 8004c90:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004c94:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	685b      	ldr	r3, [r3, #4]
 8004c9a:	68ba      	ldr	r2, [r7, #8]
 8004c9c:	4313      	orrs	r3, r2
 8004c9e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	68ba      	ldr	r2, [r7, #8]
 8004ca6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2201      	movs	r2, #1
 8004cac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004cb8:	2300      	movs	r3, #0
}
 8004cba:	4618      	mov	r0, r3
 8004cbc:	3714      	adds	r7, #20
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc4:	4770      	bx	lr
 8004cc6:	bf00      	nop
 8004cc8:	40010000 	.word	0x40010000
 8004ccc:	40000400 	.word	0x40000400
 8004cd0:	40000800 	.word	0x40000800
 8004cd4:	40000c00 	.word	0x40000c00
 8004cd8:	40010400 	.word	0x40010400
 8004cdc:	40014000 	.word	0x40014000
 8004ce0:	40001800 	.word	0x40001800

08004ce4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004ce4:	b480      	push	{r7}
 8004ce6:	b083      	sub	sp, #12
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004cec:	bf00      	nop
 8004cee:	370c      	adds	r7, #12
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf6:	4770      	bx	lr

08004cf8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004cf8:	b480      	push	{r7}
 8004cfa:	b083      	sub	sp, #12
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004d00:	bf00      	nop
 8004d02:	370c      	adds	r7, #12
 8004d04:	46bd      	mov	sp, r7
 8004d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0a:	4770      	bx	lr

08004d0c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b082      	sub	sp, #8
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d101      	bne.n	8004d1e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	e03f      	b.n	8004d9e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d24:	b2db      	uxtb	r3, r3
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d106      	bne.n	8004d38 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d32:	6878      	ldr	r0, [r7, #4]
 8004d34:	f7fc fd2a 	bl	800178c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2224      	movs	r2, #36	; 0x24
 8004d3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	68da      	ldr	r2, [r3, #12]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004d4e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004d50:	6878      	ldr	r0, [r7, #4]
 8004d52:	f000 fcdf 	bl	8005714 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	691a      	ldr	r2, [r3, #16]
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004d64:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	695a      	ldr	r2, [r3, #20]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004d74:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	68da      	ldr	r2, [r3, #12]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004d84:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2200      	movs	r2, #0
 8004d8a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2220      	movs	r2, #32
 8004d90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2220      	movs	r2, #32
 8004d98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004d9c:	2300      	movs	r3, #0
}
 8004d9e:	4618      	mov	r0, r3
 8004da0:	3708      	adds	r7, #8
 8004da2:	46bd      	mov	sp, r7
 8004da4:	bd80      	pop	{r7, pc}

08004da6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004da6:	b580      	push	{r7, lr}
 8004da8:	b084      	sub	sp, #16
 8004daa:	af00      	add	r7, sp, #0
 8004dac:	60f8      	str	r0, [r7, #12]
 8004dae:	60b9      	str	r1, [r7, #8]
 8004db0:	4613      	mov	r3, r2
 8004db2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004dba:	b2db      	uxtb	r3, r3
 8004dbc:	2b20      	cmp	r3, #32
 8004dbe:	d11d      	bne.n	8004dfc <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004dc0:	68bb      	ldr	r3, [r7, #8]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d002      	beq.n	8004dcc <HAL_UART_Receive_IT+0x26>
 8004dc6:	88fb      	ldrh	r3, [r7, #6]
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d101      	bne.n	8004dd0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004dcc:	2301      	movs	r3, #1
 8004dce:	e016      	b.n	8004dfe <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004dd6:	2b01      	cmp	r3, #1
 8004dd8:	d101      	bne.n	8004dde <HAL_UART_Receive_IT+0x38>
 8004dda:	2302      	movs	r3, #2
 8004ddc:	e00f      	b.n	8004dfe <HAL_UART_Receive_IT+0x58>
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	2201      	movs	r2, #1
 8004de2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	2200      	movs	r2, #0
 8004dea:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004dec:	88fb      	ldrh	r3, [r7, #6]
 8004dee:	461a      	mov	r2, r3
 8004df0:	68b9      	ldr	r1, [r7, #8]
 8004df2:	68f8      	ldr	r0, [r7, #12]
 8004df4:	f000 fab6 	bl	8005364 <UART_Start_Receive_IT>
 8004df8:	4603      	mov	r3, r0
 8004dfa:	e000      	b.n	8004dfe <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004dfc:	2302      	movs	r3, #2
  }
}
 8004dfe:	4618      	mov	r0, r3
 8004e00:	3710      	adds	r7, #16
 8004e02:	46bd      	mov	sp, r7
 8004e04:	bd80      	pop	{r7, pc}
	...

08004e08 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b0ba      	sub	sp, #232	; 0xe8
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	68db      	ldr	r3, [r3, #12]
 8004e20:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	695b      	ldr	r3, [r3, #20]
 8004e2a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8004e2e:	2300      	movs	r3, #0
 8004e30:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004e34:	2300      	movs	r3, #0
 8004e36:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004e3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e3e:	f003 030f 	and.w	r3, r3, #15
 8004e42:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8004e46:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d10f      	bne.n	8004e6e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004e4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e52:	f003 0320 	and.w	r3, r3, #32
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d009      	beq.n	8004e6e <HAL_UART_IRQHandler+0x66>
 8004e5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004e5e:	f003 0320 	and.w	r3, r3, #32
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d003      	beq.n	8004e6e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004e66:	6878      	ldr	r0, [r7, #4]
 8004e68:	f000 fb99 	bl	800559e <UART_Receive_IT>
      return;
 8004e6c:	e256      	b.n	800531c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004e6e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	f000 80de 	beq.w	8005034 <HAL_UART_IRQHandler+0x22c>
 8004e78:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004e7c:	f003 0301 	and.w	r3, r3, #1
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d106      	bne.n	8004e92 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004e84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004e88:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	f000 80d1 	beq.w	8005034 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004e92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e96:	f003 0301 	and.w	r3, r3, #1
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d00b      	beq.n	8004eb6 <HAL_UART_IRQHandler+0xae>
 8004e9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004ea2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d005      	beq.n	8004eb6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eae:	f043 0201 	orr.w	r2, r3, #1
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004eb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004eba:	f003 0304 	and.w	r3, r3, #4
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d00b      	beq.n	8004eda <HAL_UART_IRQHandler+0xd2>
 8004ec2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004ec6:	f003 0301 	and.w	r3, r3, #1
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d005      	beq.n	8004eda <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ed2:	f043 0202 	orr.w	r2, r3, #2
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004eda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ede:	f003 0302 	and.w	r3, r3, #2
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d00b      	beq.n	8004efe <HAL_UART_IRQHandler+0xf6>
 8004ee6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004eea:	f003 0301 	and.w	r3, r3, #1
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d005      	beq.n	8004efe <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ef6:	f043 0204 	orr.w	r2, r3, #4
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004efe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f02:	f003 0308 	and.w	r3, r3, #8
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d011      	beq.n	8004f2e <HAL_UART_IRQHandler+0x126>
 8004f0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004f0e:	f003 0320 	and.w	r3, r3, #32
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d105      	bne.n	8004f22 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004f16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004f1a:	f003 0301 	and.w	r3, r3, #1
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d005      	beq.n	8004f2e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f26:	f043 0208 	orr.w	r2, r3, #8
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	f000 81ed 	beq.w	8005312 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004f38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f3c:	f003 0320 	and.w	r3, r3, #32
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d008      	beq.n	8004f56 <HAL_UART_IRQHandler+0x14e>
 8004f44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004f48:	f003 0320 	and.w	r3, r3, #32
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d002      	beq.n	8004f56 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004f50:	6878      	ldr	r0, [r7, #4]
 8004f52:	f000 fb24 	bl	800559e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	695b      	ldr	r3, [r3, #20]
 8004f5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f60:	2b40      	cmp	r3, #64	; 0x40
 8004f62:	bf0c      	ite	eq
 8004f64:	2301      	moveq	r3, #1
 8004f66:	2300      	movne	r3, #0
 8004f68:	b2db      	uxtb	r3, r3
 8004f6a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f72:	f003 0308 	and.w	r3, r3, #8
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d103      	bne.n	8004f82 <HAL_UART_IRQHandler+0x17a>
 8004f7a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d04f      	beq.n	8005022 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004f82:	6878      	ldr	r0, [r7, #4]
 8004f84:	f000 fa2c 	bl	80053e0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	695b      	ldr	r3, [r3, #20]
 8004f8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f92:	2b40      	cmp	r3, #64	; 0x40
 8004f94:	d141      	bne.n	800501a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	3314      	adds	r3, #20
 8004f9c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fa0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004fa4:	e853 3f00 	ldrex	r3, [r3]
 8004fa8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004fac:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004fb0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004fb4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	3314      	adds	r3, #20
 8004fbe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004fc2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004fc6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fca:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004fce:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004fd2:	e841 2300 	strex	r3, r2, [r1]
 8004fd6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004fda:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d1d9      	bne.n	8004f96 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d013      	beq.n	8005012 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fee:	4a7d      	ldr	r2, [pc, #500]	; (80051e4 <HAL_UART_IRQHandler+0x3dc>)
 8004ff0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	f7fd fca0 	bl	800293c <HAL_DMA_Abort_IT>
 8004ffc:	4603      	mov	r3, r0
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d016      	beq.n	8005030 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005006:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005008:	687a      	ldr	r2, [r7, #4]
 800500a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800500c:	4610      	mov	r0, r2
 800500e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005010:	e00e      	b.n	8005030 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005012:	6878      	ldr	r0, [r7, #4]
 8005014:	f000 f990 	bl	8005338 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005018:	e00a      	b.n	8005030 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800501a:	6878      	ldr	r0, [r7, #4]
 800501c:	f000 f98c 	bl	8005338 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005020:	e006      	b.n	8005030 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005022:	6878      	ldr	r0, [r7, #4]
 8005024:	f000 f988 	bl	8005338 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2200      	movs	r2, #0
 800502c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800502e:	e170      	b.n	8005312 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005030:	bf00      	nop
    return;
 8005032:	e16e      	b.n	8005312 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005038:	2b01      	cmp	r3, #1
 800503a:	f040 814a 	bne.w	80052d2 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800503e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005042:	f003 0310 	and.w	r3, r3, #16
 8005046:	2b00      	cmp	r3, #0
 8005048:	f000 8143 	beq.w	80052d2 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800504c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005050:	f003 0310 	and.w	r3, r3, #16
 8005054:	2b00      	cmp	r3, #0
 8005056:	f000 813c 	beq.w	80052d2 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800505a:	2300      	movs	r3, #0
 800505c:	60bb      	str	r3, [r7, #8]
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	60bb      	str	r3, [r7, #8]
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	685b      	ldr	r3, [r3, #4]
 800506c:	60bb      	str	r3, [r7, #8]
 800506e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	695b      	ldr	r3, [r3, #20]
 8005076:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800507a:	2b40      	cmp	r3, #64	; 0x40
 800507c:	f040 80b4 	bne.w	80051e8 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	685b      	ldr	r3, [r3, #4]
 8005088:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800508c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005090:	2b00      	cmp	r3, #0
 8005092:	f000 8140 	beq.w	8005316 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800509a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800509e:	429a      	cmp	r2, r3
 80050a0:	f080 8139 	bcs.w	8005316 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80050aa:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050b0:	69db      	ldr	r3, [r3, #28]
 80050b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80050b6:	f000 8088 	beq.w	80051ca <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	330c      	adds	r3, #12
 80050c0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050c4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80050c8:	e853 3f00 	ldrex	r3, [r3]
 80050cc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80050d0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80050d4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80050d8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	330c      	adds	r3, #12
 80050e2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80050e6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80050ea:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050ee:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80050f2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80050f6:	e841 2300 	strex	r3, r2, [r1]
 80050fa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80050fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005102:	2b00      	cmp	r3, #0
 8005104:	d1d9      	bne.n	80050ba <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	3314      	adds	r3, #20
 800510c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800510e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005110:	e853 3f00 	ldrex	r3, [r3]
 8005114:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005116:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005118:	f023 0301 	bic.w	r3, r3, #1
 800511c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	3314      	adds	r3, #20
 8005126:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800512a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800512e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005130:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005132:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005136:	e841 2300 	strex	r3, r2, [r1]
 800513a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800513c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800513e:	2b00      	cmp	r3, #0
 8005140:	d1e1      	bne.n	8005106 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	3314      	adds	r3, #20
 8005148:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800514a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800514c:	e853 3f00 	ldrex	r3, [r3]
 8005150:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005152:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005154:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005158:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	3314      	adds	r3, #20
 8005162:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005166:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005168:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800516a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800516c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800516e:	e841 2300 	strex	r3, r2, [r1]
 8005172:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005174:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005176:	2b00      	cmp	r3, #0
 8005178:	d1e3      	bne.n	8005142 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2220      	movs	r2, #32
 800517e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	2200      	movs	r2, #0
 8005186:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	330c      	adds	r3, #12
 800518e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005190:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005192:	e853 3f00 	ldrex	r3, [r3]
 8005196:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005198:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800519a:	f023 0310 	bic.w	r3, r3, #16
 800519e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	330c      	adds	r3, #12
 80051a8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80051ac:	65ba      	str	r2, [r7, #88]	; 0x58
 80051ae:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051b0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80051b2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80051b4:	e841 2300 	strex	r3, r2, [r1]
 80051b8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80051ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d1e3      	bne.n	8005188 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051c4:	4618      	mov	r0, r3
 80051c6:	f7fd fb49 	bl	800285c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80051d2:	b29b      	uxth	r3, r3
 80051d4:	1ad3      	subs	r3, r2, r3
 80051d6:	b29b      	uxth	r3, r3
 80051d8:	4619      	mov	r1, r3
 80051da:	6878      	ldr	r0, [r7, #4]
 80051dc:	f000 f8b6 	bl	800534c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80051e0:	e099      	b.n	8005316 <HAL_UART_IRQHandler+0x50e>
 80051e2:	bf00      	nop
 80051e4:	080054a7 	.word	0x080054a7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80051f0:	b29b      	uxth	r3, r3
 80051f2:	1ad3      	subs	r3, r2, r3
 80051f4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80051fc:	b29b      	uxth	r3, r3
 80051fe:	2b00      	cmp	r3, #0
 8005200:	f000 808b 	beq.w	800531a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005204:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005208:	2b00      	cmp	r3, #0
 800520a:	f000 8086 	beq.w	800531a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	330c      	adds	r3, #12
 8005214:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005216:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005218:	e853 3f00 	ldrex	r3, [r3]
 800521c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800521e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005220:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005224:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	330c      	adds	r3, #12
 800522e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005232:	647a      	str	r2, [r7, #68]	; 0x44
 8005234:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005236:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005238:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800523a:	e841 2300 	strex	r3, r2, [r1]
 800523e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005240:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005242:	2b00      	cmp	r3, #0
 8005244:	d1e3      	bne.n	800520e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	3314      	adds	r3, #20
 800524c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800524e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005250:	e853 3f00 	ldrex	r3, [r3]
 8005254:	623b      	str	r3, [r7, #32]
   return(result);
 8005256:	6a3b      	ldr	r3, [r7, #32]
 8005258:	f023 0301 	bic.w	r3, r3, #1
 800525c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	3314      	adds	r3, #20
 8005266:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800526a:	633a      	str	r2, [r7, #48]	; 0x30
 800526c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800526e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005270:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005272:	e841 2300 	strex	r3, r2, [r1]
 8005276:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005278:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800527a:	2b00      	cmp	r3, #0
 800527c:	d1e3      	bne.n	8005246 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2220      	movs	r2, #32
 8005282:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2200      	movs	r2, #0
 800528a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	330c      	adds	r3, #12
 8005292:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005294:	693b      	ldr	r3, [r7, #16]
 8005296:	e853 3f00 	ldrex	r3, [r3]
 800529a:	60fb      	str	r3, [r7, #12]
   return(result);
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	f023 0310 	bic.w	r3, r3, #16
 80052a2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	330c      	adds	r3, #12
 80052ac:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80052b0:	61fa      	str	r2, [r7, #28]
 80052b2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052b4:	69b9      	ldr	r1, [r7, #24]
 80052b6:	69fa      	ldr	r2, [r7, #28]
 80052b8:	e841 2300 	strex	r3, r2, [r1]
 80052bc:	617b      	str	r3, [r7, #20]
   return(result);
 80052be:	697b      	ldr	r3, [r7, #20]
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d1e3      	bne.n	800528c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80052c4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80052c8:	4619      	mov	r1, r3
 80052ca:	6878      	ldr	r0, [r7, #4]
 80052cc:	f000 f83e 	bl	800534c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80052d0:	e023      	b.n	800531a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80052d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80052d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d009      	beq.n	80052f2 <HAL_UART_IRQHandler+0x4ea>
 80052de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80052e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d003      	beq.n	80052f2 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80052ea:	6878      	ldr	r0, [r7, #4]
 80052ec:	f000 f8ef 	bl	80054ce <UART_Transmit_IT>
    return;
 80052f0:	e014      	b.n	800531c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80052f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80052f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d00e      	beq.n	800531c <HAL_UART_IRQHandler+0x514>
 80052fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005302:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005306:	2b00      	cmp	r3, #0
 8005308:	d008      	beq.n	800531c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800530a:	6878      	ldr	r0, [r7, #4]
 800530c:	f000 f92f 	bl	800556e <UART_EndTransmit_IT>
    return;
 8005310:	e004      	b.n	800531c <HAL_UART_IRQHandler+0x514>
    return;
 8005312:	bf00      	nop
 8005314:	e002      	b.n	800531c <HAL_UART_IRQHandler+0x514>
      return;
 8005316:	bf00      	nop
 8005318:	e000      	b.n	800531c <HAL_UART_IRQHandler+0x514>
      return;
 800531a:	bf00      	nop
  }
}
 800531c:	37e8      	adds	r7, #232	; 0xe8
 800531e:	46bd      	mov	sp, r7
 8005320:	bd80      	pop	{r7, pc}
 8005322:	bf00      	nop

08005324 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005324:	b480      	push	{r7}
 8005326:	b083      	sub	sp, #12
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800532c:	bf00      	nop
 800532e:	370c      	adds	r7, #12
 8005330:	46bd      	mov	sp, r7
 8005332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005336:	4770      	bx	lr

08005338 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005338:	b480      	push	{r7}
 800533a:	b083      	sub	sp, #12
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005340:	bf00      	nop
 8005342:	370c      	adds	r7, #12
 8005344:	46bd      	mov	sp, r7
 8005346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534a:	4770      	bx	lr

0800534c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800534c:	b480      	push	{r7}
 800534e:	b083      	sub	sp, #12
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
 8005354:	460b      	mov	r3, r1
 8005356:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005358:	bf00      	nop
 800535a:	370c      	adds	r7, #12
 800535c:	46bd      	mov	sp, r7
 800535e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005362:	4770      	bx	lr

08005364 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005364:	b480      	push	{r7}
 8005366:	b085      	sub	sp, #20
 8005368:	af00      	add	r7, sp, #0
 800536a:	60f8      	str	r0, [r7, #12]
 800536c:	60b9      	str	r1, [r7, #8]
 800536e:	4613      	mov	r3, r2
 8005370:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	68ba      	ldr	r2, [r7, #8]
 8005376:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	88fa      	ldrh	r2, [r7, #6]
 800537c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	88fa      	ldrh	r2, [r7, #6]
 8005382:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	2200      	movs	r2, #0
 8005388:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	2222      	movs	r2, #34	; 0x22
 800538e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	2200      	movs	r2, #0
 8005396:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	691b      	ldr	r3, [r3, #16]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d007      	beq.n	80053b2 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	68da      	ldr	r2, [r3, #12]
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80053b0:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	695a      	ldr	r2, [r3, #20]
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f042 0201 	orr.w	r2, r2, #1
 80053c0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	68da      	ldr	r2, [r3, #12]
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f042 0220 	orr.w	r2, r2, #32
 80053d0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80053d2:	2300      	movs	r3, #0
}
 80053d4:	4618      	mov	r0, r3
 80053d6:	3714      	adds	r7, #20
 80053d8:	46bd      	mov	sp, r7
 80053da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053de:	4770      	bx	lr

080053e0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80053e0:	b480      	push	{r7}
 80053e2:	b095      	sub	sp, #84	; 0x54
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	330c      	adds	r3, #12
 80053ee:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80053f2:	e853 3f00 	ldrex	r3, [r3]
 80053f6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80053f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053fa:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80053fe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	330c      	adds	r3, #12
 8005406:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005408:	643a      	str	r2, [r7, #64]	; 0x40
 800540a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800540c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800540e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005410:	e841 2300 	strex	r3, r2, [r1]
 8005414:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005416:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005418:	2b00      	cmp	r3, #0
 800541a:	d1e5      	bne.n	80053e8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	3314      	adds	r3, #20
 8005422:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005424:	6a3b      	ldr	r3, [r7, #32]
 8005426:	e853 3f00 	ldrex	r3, [r3]
 800542a:	61fb      	str	r3, [r7, #28]
   return(result);
 800542c:	69fb      	ldr	r3, [r7, #28]
 800542e:	f023 0301 	bic.w	r3, r3, #1
 8005432:	64bb      	str	r3, [r7, #72]	; 0x48
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	3314      	adds	r3, #20
 800543a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800543c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800543e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005440:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005442:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005444:	e841 2300 	strex	r3, r2, [r1]
 8005448:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800544a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800544c:	2b00      	cmp	r3, #0
 800544e:	d1e5      	bne.n	800541c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005454:	2b01      	cmp	r3, #1
 8005456:	d119      	bne.n	800548c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	330c      	adds	r3, #12
 800545e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	e853 3f00 	ldrex	r3, [r3]
 8005466:	60bb      	str	r3, [r7, #8]
   return(result);
 8005468:	68bb      	ldr	r3, [r7, #8]
 800546a:	f023 0310 	bic.w	r3, r3, #16
 800546e:	647b      	str	r3, [r7, #68]	; 0x44
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	330c      	adds	r3, #12
 8005476:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005478:	61ba      	str	r2, [r7, #24]
 800547a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800547c:	6979      	ldr	r1, [r7, #20]
 800547e:	69ba      	ldr	r2, [r7, #24]
 8005480:	e841 2300 	strex	r3, r2, [r1]
 8005484:	613b      	str	r3, [r7, #16]
   return(result);
 8005486:	693b      	ldr	r3, [r7, #16]
 8005488:	2b00      	cmp	r3, #0
 800548a:	d1e5      	bne.n	8005458 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2220      	movs	r2, #32
 8005490:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2200      	movs	r2, #0
 8005498:	631a      	str	r2, [r3, #48]	; 0x30
}
 800549a:	bf00      	nop
 800549c:	3754      	adds	r7, #84	; 0x54
 800549e:	46bd      	mov	sp, r7
 80054a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a4:	4770      	bx	lr

080054a6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80054a6:	b580      	push	{r7, lr}
 80054a8:	b084      	sub	sp, #16
 80054aa:	af00      	add	r7, sp, #0
 80054ac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054b2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	2200      	movs	r2, #0
 80054b8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	2200      	movs	r2, #0
 80054be:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80054c0:	68f8      	ldr	r0, [r7, #12]
 80054c2:	f7ff ff39 	bl	8005338 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80054c6:	bf00      	nop
 80054c8:	3710      	adds	r7, #16
 80054ca:	46bd      	mov	sp, r7
 80054cc:	bd80      	pop	{r7, pc}

080054ce <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80054ce:	b480      	push	{r7}
 80054d0:	b085      	sub	sp, #20
 80054d2:	af00      	add	r7, sp, #0
 80054d4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054dc:	b2db      	uxtb	r3, r3
 80054de:	2b21      	cmp	r3, #33	; 0x21
 80054e0:	d13e      	bne.n	8005560 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	689b      	ldr	r3, [r3, #8]
 80054e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054ea:	d114      	bne.n	8005516 <UART_Transmit_IT+0x48>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	691b      	ldr	r3, [r3, #16]
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d110      	bne.n	8005516 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6a1b      	ldr	r3, [r3, #32]
 80054f8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	881b      	ldrh	r3, [r3, #0]
 80054fe:	461a      	mov	r2, r3
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005508:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6a1b      	ldr	r3, [r3, #32]
 800550e:	1c9a      	adds	r2, r3, #2
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	621a      	str	r2, [r3, #32]
 8005514:	e008      	b.n	8005528 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6a1b      	ldr	r3, [r3, #32]
 800551a:	1c59      	adds	r1, r3, #1
 800551c:	687a      	ldr	r2, [r7, #4]
 800551e:	6211      	str	r1, [r2, #32]
 8005520:	781a      	ldrb	r2, [r3, #0]
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800552c:	b29b      	uxth	r3, r3
 800552e:	3b01      	subs	r3, #1
 8005530:	b29b      	uxth	r3, r3
 8005532:	687a      	ldr	r2, [r7, #4]
 8005534:	4619      	mov	r1, r3
 8005536:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005538:	2b00      	cmp	r3, #0
 800553a:	d10f      	bne.n	800555c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	68da      	ldr	r2, [r3, #12]
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800554a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	68da      	ldr	r2, [r3, #12]
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800555a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800555c:	2300      	movs	r3, #0
 800555e:	e000      	b.n	8005562 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005560:	2302      	movs	r3, #2
  }
}
 8005562:	4618      	mov	r0, r3
 8005564:	3714      	adds	r7, #20
 8005566:	46bd      	mov	sp, r7
 8005568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556c:	4770      	bx	lr

0800556e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800556e:	b580      	push	{r7, lr}
 8005570:	b082      	sub	sp, #8
 8005572:	af00      	add	r7, sp, #0
 8005574:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	68da      	ldr	r2, [r3, #12]
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005584:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2220      	movs	r2, #32
 800558a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800558e:	6878      	ldr	r0, [r7, #4]
 8005590:	f7ff fec8 	bl	8005324 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005594:	2300      	movs	r3, #0
}
 8005596:	4618      	mov	r0, r3
 8005598:	3708      	adds	r7, #8
 800559a:	46bd      	mov	sp, r7
 800559c:	bd80      	pop	{r7, pc}

0800559e <UART_Receive_IT>:
  * @retval HAL status
  */
//int buffer_counter = 0;

static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800559e:	b580      	push	{r7, lr}
 80055a0:	b08c      	sub	sp, #48	; 0x30
 80055a2:	af00      	add	r7, sp, #0
 80055a4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80055ac:	b2db      	uxtb	r3, r3
 80055ae:	2b22      	cmp	r3, #34	; 0x22
 80055b0:	f040 80ab 	bne.w	800570a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	689b      	ldr	r3, [r3, #8]
 80055b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80055bc:	d117      	bne.n	80055ee <UART_Receive_IT+0x50>
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	691b      	ldr	r3, [r3, #16]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d113      	bne.n	80055ee <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80055c6:	2300      	movs	r3, #0
 80055c8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055ce:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	685b      	ldr	r3, [r3, #4]
 80055d6:	b29b      	uxth	r3, r3
 80055d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80055dc:	b29a      	uxth	r2, r3
 80055de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055e0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055e6:	1c9a      	adds	r2, r3, #2
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	629a      	str	r2, [r3, #40]	; 0x28
 80055ec:	e026      	b.n	800563c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055f2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80055f4:	2300      	movs	r3, #0
 80055f6:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	689b      	ldr	r3, [r3, #8]
 80055fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005600:	d007      	beq.n	8005612 <UART_Receive_IT+0x74>
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	689b      	ldr	r3, [r3, #8]
 8005606:	2b00      	cmp	r3, #0
 8005608:	d10a      	bne.n	8005620 <UART_Receive_IT+0x82>
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	691b      	ldr	r3, [r3, #16]
 800560e:	2b00      	cmp	r3, #0
 8005610:	d106      	bne.n	8005620 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	685b      	ldr	r3, [r3, #4]
 8005618:	b2da      	uxtb	r2, r3
 800561a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800561c:	701a      	strb	r2, [r3, #0]
 800561e:	e008      	b.n	8005632 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	685b      	ldr	r3, [r3, #4]
 8005626:	b2db      	uxtb	r3, r3
 8005628:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800562c:	b2da      	uxtb	r2, r3
 800562e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005630:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005636:	1c5a      	adds	r2, r3, #1
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	629a      	str	r2, [r3, #40]	; 0x28
//    	  huart->pRxBuffPtr -= buffer_counter;
//    	  buffer_counter = 0;
//      }
    }

    if (--huart->RxXferCount == 0U)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005640:	b29b      	uxth	r3, r3
 8005642:	3b01      	subs	r3, #1
 8005644:	b29b      	uxth	r3, r3
 8005646:	687a      	ldr	r2, [r7, #4]
 8005648:	4619      	mov	r1, r3
 800564a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800564c:	2b00      	cmp	r3, #0
 800564e:	d15a      	bne.n	8005706 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	68da      	ldr	r2, [r3, #12]
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f022 0220 	bic.w	r2, r2, #32
 800565e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	68da      	ldr	r2, [r3, #12]
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800566e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	695a      	ldr	r2, [r3, #20]
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f022 0201 	bic.w	r2, r2, #1
 800567e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2220      	movs	r2, #32
 8005684:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800568c:	2b01      	cmp	r3, #1
 800568e:	d135      	bne.n	80056fc <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2200      	movs	r2, #0
 8005694:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	330c      	adds	r3, #12
 800569c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800569e:	697b      	ldr	r3, [r7, #20]
 80056a0:	e853 3f00 	ldrex	r3, [r3]
 80056a4:	613b      	str	r3, [r7, #16]
   return(result);
 80056a6:	693b      	ldr	r3, [r7, #16]
 80056a8:	f023 0310 	bic.w	r3, r3, #16
 80056ac:	627b      	str	r3, [r7, #36]	; 0x24
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	330c      	adds	r3, #12
 80056b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056b6:	623a      	str	r2, [r7, #32]
 80056b8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056ba:	69f9      	ldr	r1, [r7, #28]
 80056bc:	6a3a      	ldr	r2, [r7, #32]
 80056be:	e841 2300 	strex	r3, r2, [r1]
 80056c2:	61bb      	str	r3, [r7, #24]
   return(result);
 80056c4:	69bb      	ldr	r3, [r7, #24]
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d1e5      	bne.n	8005696 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f003 0310 	and.w	r3, r3, #16
 80056d4:	2b10      	cmp	r3, #16
 80056d6:	d10a      	bne.n	80056ee <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80056d8:	2300      	movs	r3, #0
 80056da:	60fb      	str	r3, [r7, #12]
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	60fb      	str	r3, [r7, #12]
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	685b      	ldr	r3, [r3, #4]
 80056ea:	60fb      	str	r3, [r7, #12]
 80056ec:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80056f2:	4619      	mov	r1, r3
 80056f4:	6878      	ldr	r0, [r7, #4]
 80056f6:	f7ff fe29 	bl	800534c <HAL_UARTEx_RxEventCallback>
 80056fa:	e002      	b.n	8005702 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80056fc:	6878      	ldr	r0, [r7, #4]
 80056fe:	f7fb fbd7 	bl	8000eb0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005702:	2300      	movs	r3, #0
 8005704:	e002      	b.n	800570c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8005706:	2300      	movs	r3, #0
 8005708:	e000      	b.n	800570c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800570a:	2302      	movs	r3, #2
  }
}
 800570c:	4618      	mov	r0, r3
 800570e:	3730      	adds	r7, #48	; 0x30
 8005710:	46bd      	mov	sp, r7
 8005712:	bd80      	pop	{r7, pc}

08005714 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005714:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005718:	b0c0      	sub	sp, #256	; 0x100
 800571a:	af00      	add	r7, sp, #0
 800571c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005720:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	691b      	ldr	r3, [r3, #16]
 8005728:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800572c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005730:	68d9      	ldr	r1, [r3, #12]
 8005732:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005736:	681a      	ldr	r2, [r3, #0]
 8005738:	ea40 0301 	orr.w	r3, r0, r1
 800573c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800573e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005742:	689a      	ldr	r2, [r3, #8]
 8005744:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005748:	691b      	ldr	r3, [r3, #16]
 800574a:	431a      	orrs	r2, r3
 800574c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005750:	695b      	ldr	r3, [r3, #20]
 8005752:	431a      	orrs	r2, r3
 8005754:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005758:	69db      	ldr	r3, [r3, #28]
 800575a:	4313      	orrs	r3, r2
 800575c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005760:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	68db      	ldr	r3, [r3, #12]
 8005768:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800576c:	f021 010c 	bic.w	r1, r1, #12
 8005770:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005774:	681a      	ldr	r2, [r3, #0]
 8005776:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800577a:	430b      	orrs	r3, r1
 800577c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800577e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	695b      	ldr	r3, [r3, #20]
 8005786:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800578a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800578e:	6999      	ldr	r1, [r3, #24]
 8005790:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005794:	681a      	ldr	r2, [r3, #0]
 8005796:	ea40 0301 	orr.w	r3, r0, r1
 800579a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800579c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057a0:	681a      	ldr	r2, [r3, #0]
 80057a2:	4b8f      	ldr	r3, [pc, #572]	; (80059e0 <UART_SetConfig+0x2cc>)
 80057a4:	429a      	cmp	r2, r3
 80057a6:	d005      	beq.n	80057b4 <UART_SetConfig+0xa0>
 80057a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057ac:	681a      	ldr	r2, [r3, #0]
 80057ae:	4b8d      	ldr	r3, [pc, #564]	; (80059e4 <UART_SetConfig+0x2d0>)
 80057b0:	429a      	cmp	r2, r3
 80057b2:	d104      	bne.n	80057be <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80057b4:	f7fe f992 	bl	8003adc <HAL_RCC_GetPCLK2Freq>
 80057b8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80057bc:	e003      	b.n	80057c6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80057be:	f7fe f979 	bl	8003ab4 <HAL_RCC_GetPCLK1Freq>
 80057c2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80057c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057ca:	69db      	ldr	r3, [r3, #28]
 80057cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80057d0:	f040 810c 	bne.w	80059ec <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80057d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80057d8:	2200      	movs	r2, #0
 80057da:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80057de:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80057e2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80057e6:	4622      	mov	r2, r4
 80057e8:	462b      	mov	r3, r5
 80057ea:	1891      	adds	r1, r2, r2
 80057ec:	65b9      	str	r1, [r7, #88]	; 0x58
 80057ee:	415b      	adcs	r3, r3
 80057f0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80057f2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80057f6:	4621      	mov	r1, r4
 80057f8:	eb12 0801 	adds.w	r8, r2, r1
 80057fc:	4629      	mov	r1, r5
 80057fe:	eb43 0901 	adc.w	r9, r3, r1
 8005802:	f04f 0200 	mov.w	r2, #0
 8005806:	f04f 0300 	mov.w	r3, #0
 800580a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800580e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005812:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005816:	4690      	mov	r8, r2
 8005818:	4699      	mov	r9, r3
 800581a:	4623      	mov	r3, r4
 800581c:	eb18 0303 	adds.w	r3, r8, r3
 8005820:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005824:	462b      	mov	r3, r5
 8005826:	eb49 0303 	adc.w	r3, r9, r3
 800582a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800582e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005832:	685b      	ldr	r3, [r3, #4]
 8005834:	2200      	movs	r2, #0
 8005836:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800583a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800583e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005842:	460b      	mov	r3, r1
 8005844:	18db      	adds	r3, r3, r3
 8005846:	653b      	str	r3, [r7, #80]	; 0x50
 8005848:	4613      	mov	r3, r2
 800584a:	eb42 0303 	adc.w	r3, r2, r3
 800584e:	657b      	str	r3, [r7, #84]	; 0x54
 8005850:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005854:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005858:	f7fb f9a8 	bl	8000bac <__aeabi_uldivmod>
 800585c:	4602      	mov	r2, r0
 800585e:	460b      	mov	r3, r1
 8005860:	4b61      	ldr	r3, [pc, #388]	; (80059e8 <UART_SetConfig+0x2d4>)
 8005862:	fba3 2302 	umull	r2, r3, r3, r2
 8005866:	095b      	lsrs	r3, r3, #5
 8005868:	011c      	lsls	r4, r3, #4
 800586a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800586e:	2200      	movs	r2, #0
 8005870:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005874:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005878:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800587c:	4642      	mov	r2, r8
 800587e:	464b      	mov	r3, r9
 8005880:	1891      	adds	r1, r2, r2
 8005882:	64b9      	str	r1, [r7, #72]	; 0x48
 8005884:	415b      	adcs	r3, r3
 8005886:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005888:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800588c:	4641      	mov	r1, r8
 800588e:	eb12 0a01 	adds.w	sl, r2, r1
 8005892:	4649      	mov	r1, r9
 8005894:	eb43 0b01 	adc.w	fp, r3, r1
 8005898:	f04f 0200 	mov.w	r2, #0
 800589c:	f04f 0300 	mov.w	r3, #0
 80058a0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80058a4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80058a8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80058ac:	4692      	mov	sl, r2
 80058ae:	469b      	mov	fp, r3
 80058b0:	4643      	mov	r3, r8
 80058b2:	eb1a 0303 	adds.w	r3, sl, r3
 80058b6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80058ba:	464b      	mov	r3, r9
 80058bc:	eb4b 0303 	adc.w	r3, fp, r3
 80058c0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80058c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058c8:	685b      	ldr	r3, [r3, #4]
 80058ca:	2200      	movs	r2, #0
 80058cc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80058d0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80058d4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80058d8:	460b      	mov	r3, r1
 80058da:	18db      	adds	r3, r3, r3
 80058dc:	643b      	str	r3, [r7, #64]	; 0x40
 80058de:	4613      	mov	r3, r2
 80058e0:	eb42 0303 	adc.w	r3, r2, r3
 80058e4:	647b      	str	r3, [r7, #68]	; 0x44
 80058e6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80058ea:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80058ee:	f7fb f95d 	bl	8000bac <__aeabi_uldivmod>
 80058f2:	4602      	mov	r2, r0
 80058f4:	460b      	mov	r3, r1
 80058f6:	4611      	mov	r1, r2
 80058f8:	4b3b      	ldr	r3, [pc, #236]	; (80059e8 <UART_SetConfig+0x2d4>)
 80058fa:	fba3 2301 	umull	r2, r3, r3, r1
 80058fe:	095b      	lsrs	r3, r3, #5
 8005900:	2264      	movs	r2, #100	; 0x64
 8005902:	fb02 f303 	mul.w	r3, r2, r3
 8005906:	1acb      	subs	r3, r1, r3
 8005908:	00db      	lsls	r3, r3, #3
 800590a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800590e:	4b36      	ldr	r3, [pc, #216]	; (80059e8 <UART_SetConfig+0x2d4>)
 8005910:	fba3 2302 	umull	r2, r3, r3, r2
 8005914:	095b      	lsrs	r3, r3, #5
 8005916:	005b      	lsls	r3, r3, #1
 8005918:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800591c:	441c      	add	r4, r3
 800591e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005922:	2200      	movs	r2, #0
 8005924:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005928:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800592c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005930:	4642      	mov	r2, r8
 8005932:	464b      	mov	r3, r9
 8005934:	1891      	adds	r1, r2, r2
 8005936:	63b9      	str	r1, [r7, #56]	; 0x38
 8005938:	415b      	adcs	r3, r3
 800593a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800593c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005940:	4641      	mov	r1, r8
 8005942:	1851      	adds	r1, r2, r1
 8005944:	6339      	str	r1, [r7, #48]	; 0x30
 8005946:	4649      	mov	r1, r9
 8005948:	414b      	adcs	r3, r1
 800594a:	637b      	str	r3, [r7, #52]	; 0x34
 800594c:	f04f 0200 	mov.w	r2, #0
 8005950:	f04f 0300 	mov.w	r3, #0
 8005954:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005958:	4659      	mov	r1, fp
 800595a:	00cb      	lsls	r3, r1, #3
 800595c:	4651      	mov	r1, sl
 800595e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005962:	4651      	mov	r1, sl
 8005964:	00ca      	lsls	r2, r1, #3
 8005966:	4610      	mov	r0, r2
 8005968:	4619      	mov	r1, r3
 800596a:	4603      	mov	r3, r0
 800596c:	4642      	mov	r2, r8
 800596e:	189b      	adds	r3, r3, r2
 8005970:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005974:	464b      	mov	r3, r9
 8005976:	460a      	mov	r2, r1
 8005978:	eb42 0303 	adc.w	r3, r2, r3
 800597c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005980:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005984:	685b      	ldr	r3, [r3, #4]
 8005986:	2200      	movs	r2, #0
 8005988:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800598c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005990:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005994:	460b      	mov	r3, r1
 8005996:	18db      	adds	r3, r3, r3
 8005998:	62bb      	str	r3, [r7, #40]	; 0x28
 800599a:	4613      	mov	r3, r2
 800599c:	eb42 0303 	adc.w	r3, r2, r3
 80059a0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80059a2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80059a6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80059aa:	f7fb f8ff 	bl	8000bac <__aeabi_uldivmod>
 80059ae:	4602      	mov	r2, r0
 80059b0:	460b      	mov	r3, r1
 80059b2:	4b0d      	ldr	r3, [pc, #52]	; (80059e8 <UART_SetConfig+0x2d4>)
 80059b4:	fba3 1302 	umull	r1, r3, r3, r2
 80059b8:	095b      	lsrs	r3, r3, #5
 80059ba:	2164      	movs	r1, #100	; 0x64
 80059bc:	fb01 f303 	mul.w	r3, r1, r3
 80059c0:	1ad3      	subs	r3, r2, r3
 80059c2:	00db      	lsls	r3, r3, #3
 80059c4:	3332      	adds	r3, #50	; 0x32
 80059c6:	4a08      	ldr	r2, [pc, #32]	; (80059e8 <UART_SetConfig+0x2d4>)
 80059c8:	fba2 2303 	umull	r2, r3, r2, r3
 80059cc:	095b      	lsrs	r3, r3, #5
 80059ce:	f003 0207 	and.w	r2, r3, #7
 80059d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	4422      	add	r2, r4
 80059da:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80059dc:	e105      	b.n	8005bea <UART_SetConfig+0x4d6>
 80059de:	bf00      	nop
 80059e0:	40011000 	.word	0x40011000
 80059e4:	40011400 	.word	0x40011400
 80059e8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80059ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80059f0:	2200      	movs	r2, #0
 80059f2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80059f6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80059fa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80059fe:	4642      	mov	r2, r8
 8005a00:	464b      	mov	r3, r9
 8005a02:	1891      	adds	r1, r2, r2
 8005a04:	6239      	str	r1, [r7, #32]
 8005a06:	415b      	adcs	r3, r3
 8005a08:	627b      	str	r3, [r7, #36]	; 0x24
 8005a0a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005a0e:	4641      	mov	r1, r8
 8005a10:	1854      	adds	r4, r2, r1
 8005a12:	4649      	mov	r1, r9
 8005a14:	eb43 0501 	adc.w	r5, r3, r1
 8005a18:	f04f 0200 	mov.w	r2, #0
 8005a1c:	f04f 0300 	mov.w	r3, #0
 8005a20:	00eb      	lsls	r3, r5, #3
 8005a22:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005a26:	00e2      	lsls	r2, r4, #3
 8005a28:	4614      	mov	r4, r2
 8005a2a:	461d      	mov	r5, r3
 8005a2c:	4643      	mov	r3, r8
 8005a2e:	18e3      	adds	r3, r4, r3
 8005a30:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005a34:	464b      	mov	r3, r9
 8005a36:	eb45 0303 	adc.w	r3, r5, r3
 8005a3a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005a3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a42:	685b      	ldr	r3, [r3, #4]
 8005a44:	2200      	movs	r2, #0
 8005a46:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005a4a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005a4e:	f04f 0200 	mov.w	r2, #0
 8005a52:	f04f 0300 	mov.w	r3, #0
 8005a56:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005a5a:	4629      	mov	r1, r5
 8005a5c:	008b      	lsls	r3, r1, #2
 8005a5e:	4621      	mov	r1, r4
 8005a60:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005a64:	4621      	mov	r1, r4
 8005a66:	008a      	lsls	r2, r1, #2
 8005a68:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005a6c:	f7fb f89e 	bl	8000bac <__aeabi_uldivmod>
 8005a70:	4602      	mov	r2, r0
 8005a72:	460b      	mov	r3, r1
 8005a74:	4b60      	ldr	r3, [pc, #384]	; (8005bf8 <UART_SetConfig+0x4e4>)
 8005a76:	fba3 2302 	umull	r2, r3, r3, r2
 8005a7a:	095b      	lsrs	r3, r3, #5
 8005a7c:	011c      	lsls	r4, r3, #4
 8005a7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005a82:	2200      	movs	r2, #0
 8005a84:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005a88:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005a8c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005a90:	4642      	mov	r2, r8
 8005a92:	464b      	mov	r3, r9
 8005a94:	1891      	adds	r1, r2, r2
 8005a96:	61b9      	str	r1, [r7, #24]
 8005a98:	415b      	adcs	r3, r3
 8005a9a:	61fb      	str	r3, [r7, #28]
 8005a9c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005aa0:	4641      	mov	r1, r8
 8005aa2:	1851      	adds	r1, r2, r1
 8005aa4:	6139      	str	r1, [r7, #16]
 8005aa6:	4649      	mov	r1, r9
 8005aa8:	414b      	adcs	r3, r1
 8005aaa:	617b      	str	r3, [r7, #20]
 8005aac:	f04f 0200 	mov.w	r2, #0
 8005ab0:	f04f 0300 	mov.w	r3, #0
 8005ab4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005ab8:	4659      	mov	r1, fp
 8005aba:	00cb      	lsls	r3, r1, #3
 8005abc:	4651      	mov	r1, sl
 8005abe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005ac2:	4651      	mov	r1, sl
 8005ac4:	00ca      	lsls	r2, r1, #3
 8005ac6:	4610      	mov	r0, r2
 8005ac8:	4619      	mov	r1, r3
 8005aca:	4603      	mov	r3, r0
 8005acc:	4642      	mov	r2, r8
 8005ace:	189b      	adds	r3, r3, r2
 8005ad0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005ad4:	464b      	mov	r3, r9
 8005ad6:	460a      	mov	r2, r1
 8005ad8:	eb42 0303 	adc.w	r3, r2, r3
 8005adc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005ae0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ae4:	685b      	ldr	r3, [r3, #4]
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	67bb      	str	r3, [r7, #120]	; 0x78
 8005aea:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005aec:	f04f 0200 	mov.w	r2, #0
 8005af0:	f04f 0300 	mov.w	r3, #0
 8005af4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005af8:	4649      	mov	r1, r9
 8005afa:	008b      	lsls	r3, r1, #2
 8005afc:	4641      	mov	r1, r8
 8005afe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005b02:	4641      	mov	r1, r8
 8005b04:	008a      	lsls	r2, r1, #2
 8005b06:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005b0a:	f7fb f84f 	bl	8000bac <__aeabi_uldivmod>
 8005b0e:	4602      	mov	r2, r0
 8005b10:	460b      	mov	r3, r1
 8005b12:	4b39      	ldr	r3, [pc, #228]	; (8005bf8 <UART_SetConfig+0x4e4>)
 8005b14:	fba3 1302 	umull	r1, r3, r3, r2
 8005b18:	095b      	lsrs	r3, r3, #5
 8005b1a:	2164      	movs	r1, #100	; 0x64
 8005b1c:	fb01 f303 	mul.w	r3, r1, r3
 8005b20:	1ad3      	subs	r3, r2, r3
 8005b22:	011b      	lsls	r3, r3, #4
 8005b24:	3332      	adds	r3, #50	; 0x32
 8005b26:	4a34      	ldr	r2, [pc, #208]	; (8005bf8 <UART_SetConfig+0x4e4>)
 8005b28:	fba2 2303 	umull	r2, r3, r2, r3
 8005b2c:	095b      	lsrs	r3, r3, #5
 8005b2e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005b32:	441c      	add	r4, r3
 8005b34:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005b38:	2200      	movs	r2, #0
 8005b3a:	673b      	str	r3, [r7, #112]	; 0x70
 8005b3c:	677a      	str	r2, [r7, #116]	; 0x74
 8005b3e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005b42:	4642      	mov	r2, r8
 8005b44:	464b      	mov	r3, r9
 8005b46:	1891      	adds	r1, r2, r2
 8005b48:	60b9      	str	r1, [r7, #8]
 8005b4a:	415b      	adcs	r3, r3
 8005b4c:	60fb      	str	r3, [r7, #12]
 8005b4e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005b52:	4641      	mov	r1, r8
 8005b54:	1851      	adds	r1, r2, r1
 8005b56:	6039      	str	r1, [r7, #0]
 8005b58:	4649      	mov	r1, r9
 8005b5a:	414b      	adcs	r3, r1
 8005b5c:	607b      	str	r3, [r7, #4]
 8005b5e:	f04f 0200 	mov.w	r2, #0
 8005b62:	f04f 0300 	mov.w	r3, #0
 8005b66:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005b6a:	4659      	mov	r1, fp
 8005b6c:	00cb      	lsls	r3, r1, #3
 8005b6e:	4651      	mov	r1, sl
 8005b70:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005b74:	4651      	mov	r1, sl
 8005b76:	00ca      	lsls	r2, r1, #3
 8005b78:	4610      	mov	r0, r2
 8005b7a:	4619      	mov	r1, r3
 8005b7c:	4603      	mov	r3, r0
 8005b7e:	4642      	mov	r2, r8
 8005b80:	189b      	adds	r3, r3, r2
 8005b82:	66bb      	str	r3, [r7, #104]	; 0x68
 8005b84:	464b      	mov	r3, r9
 8005b86:	460a      	mov	r2, r1
 8005b88:	eb42 0303 	adc.w	r3, r2, r3
 8005b8c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005b8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b92:	685b      	ldr	r3, [r3, #4]
 8005b94:	2200      	movs	r2, #0
 8005b96:	663b      	str	r3, [r7, #96]	; 0x60
 8005b98:	667a      	str	r2, [r7, #100]	; 0x64
 8005b9a:	f04f 0200 	mov.w	r2, #0
 8005b9e:	f04f 0300 	mov.w	r3, #0
 8005ba2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005ba6:	4649      	mov	r1, r9
 8005ba8:	008b      	lsls	r3, r1, #2
 8005baa:	4641      	mov	r1, r8
 8005bac:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005bb0:	4641      	mov	r1, r8
 8005bb2:	008a      	lsls	r2, r1, #2
 8005bb4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005bb8:	f7fa fff8 	bl	8000bac <__aeabi_uldivmod>
 8005bbc:	4602      	mov	r2, r0
 8005bbe:	460b      	mov	r3, r1
 8005bc0:	4b0d      	ldr	r3, [pc, #52]	; (8005bf8 <UART_SetConfig+0x4e4>)
 8005bc2:	fba3 1302 	umull	r1, r3, r3, r2
 8005bc6:	095b      	lsrs	r3, r3, #5
 8005bc8:	2164      	movs	r1, #100	; 0x64
 8005bca:	fb01 f303 	mul.w	r3, r1, r3
 8005bce:	1ad3      	subs	r3, r2, r3
 8005bd0:	011b      	lsls	r3, r3, #4
 8005bd2:	3332      	adds	r3, #50	; 0x32
 8005bd4:	4a08      	ldr	r2, [pc, #32]	; (8005bf8 <UART_SetConfig+0x4e4>)
 8005bd6:	fba2 2303 	umull	r2, r3, r2, r3
 8005bda:	095b      	lsrs	r3, r3, #5
 8005bdc:	f003 020f 	and.w	r2, r3, #15
 8005be0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	4422      	add	r2, r4
 8005be8:	609a      	str	r2, [r3, #8]
}
 8005bea:	bf00      	nop
 8005bec:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005bf6:	bf00      	nop
 8005bf8:	51eb851f 	.word	0x51eb851f

08005bfc <__errno>:
 8005bfc:	4b01      	ldr	r3, [pc, #4]	; (8005c04 <__errno+0x8>)
 8005bfe:	6818      	ldr	r0, [r3, #0]
 8005c00:	4770      	bx	lr
 8005c02:	bf00      	nop
 8005c04:	20000018 	.word	0x20000018

08005c08 <__libc_init_array>:
 8005c08:	b570      	push	{r4, r5, r6, lr}
 8005c0a:	4d0d      	ldr	r5, [pc, #52]	; (8005c40 <__libc_init_array+0x38>)
 8005c0c:	4c0d      	ldr	r4, [pc, #52]	; (8005c44 <__libc_init_array+0x3c>)
 8005c0e:	1b64      	subs	r4, r4, r5
 8005c10:	10a4      	asrs	r4, r4, #2
 8005c12:	2600      	movs	r6, #0
 8005c14:	42a6      	cmp	r6, r4
 8005c16:	d109      	bne.n	8005c2c <__libc_init_array+0x24>
 8005c18:	4d0b      	ldr	r5, [pc, #44]	; (8005c48 <__libc_init_array+0x40>)
 8005c1a:	4c0c      	ldr	r4, [pc, #48]	; (8005c4c <__libc_init_array+0x44>)
 8005c1c:	f002 f906 	bl	8007e2c <_init>
 8005c20:	1b64      	subs	r4, r4, r5
 8005c22:	10a4      	asrs	r4, r4, #2
 8005c24:	2600      	movs	r6, #0
 8005c26:	42a6      	cmp	r6, r4
 8005c28:	d105      	bne.n	8005c36 <__libc_init_array+0x2e>
 8005c2a:	bd70      	pop	{r4, r5, r6, pc}
 8005c2c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c30:	4798      	blx	r3
 8005c32:	3601      	adds	r6, #1
 8005c34:	e7ee      	b.n	8005c14 <__libc_init_array+0xc>
 8005c36:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c3a:	4798      	blx	r3
 8005c3c:	3601      	adds	r6, #1
 8005c3e:	e7f2      	b.n	8005c26 <__libc_init_array+0x1e>
 8005c40:	08008190 	.word	0x08008190
 8005c44:	08008190 	.word	0x08008190
 8005c48:	08008190 	.word	0x08008190
 8005c4c:	08008194 	.word	0x08008194

08005c50 <memset>:
 8005c50:	4402      	add	r2, r0
 8005c52:	4603      	mov	r3, r0
 8005c54:	4293      	cmp	r3, r2
 8005c56:	d100      	bne.n	8005c5a <memset+0xa>
 8005c58:	4770      	bx	lr
 8005c5a:	f803 1b01 	strb.w	r1, [r3], #1
 8005c5e:	e7f9      	b.n	8005c54 <memset+0x4>

08005c60 <srand>:
 8005c60:	b538      	push	{r3, r4, r5, lr}
 8005c62:	4b10      	ldr	r3, [pc, #64]	; (8005ca4 <srand+0x44>)
 8005c64:	681d      	ldr	r5, [r3, #0]
 8005c66:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8005c68:	4604      	mov	r4, r0
 8005c6a:	b9b3      	cbnz	r3, 8005c9a <srand+0x3a>
 8005c6c:	2018      	movs	r0, #24
 8005c6e:	f000 f8bf 	bl	8005df0 <malloc>
 8005c72:	4602      	mov	r2, r0
 8005c74:	63a8      	str	r0, [r5, #56]	; 0x38
 8005c76:	b920      	cbnz	r0, 8005c82 <srand+0x22>
 8005c78:	4b0b      	ldr	r3, [pc, #44]	; (8005ca8 <srand+0x48>)
 8005c7a:	480c      	ldr	r0, [pc, #48]	; (8005cac <srand+0x4c>)
 8005c7c:	2142      	movs	r1, #66	; 0x42
 8005c7e:	f000 f875 	bl	8005d6c <__assert_func>
 8005c82:	490b      	ldr	r1, [pc, #44]	; (8005cb0 <srand+0x50>)
 8005c84:	4b0b      	ldr	r3, [pc, #44]	; (8005cb4 <srand+0x54>)
 8005c86:	e9c0 1300 	strd	r1, r3, [r0]
 8005c8a:	4b0b      	ldr	r3, [pc, #44]	; (8005cb8 <srand+0x58>)
 8005c8c:	6083      	str	r3, [r0, #8]
 8005c8e:	230b      	movs	r3, #11
 8005c90:	8183      	strh	r3, [r0, #12]
 8005c92:	2100      	movs	r1, #0
 8005c94:	2001      	movs	r0, #1
 8005c96:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8005c9a:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	611c      	str	r4, [r3, #16]
 8005ca0:	615a      	str	r2, [r3, #20]
 8005ca2:	bd38      	pop	{r3, r4, r5, pc}
 8005ca4:	20000018 	.word	0x20000018
 8005ca8:	08007e6c 	.word	0x08007e6c
 8005cac:	08007e83 	.word	0x08007e83
 8005cb0:	abcd330e 	.word	0xabcd330e
 8005cb4:	e66d1234 	.word	0xe66d1234
 8005cb8:	0005deec 	.word	0x0005deec

08005cbc <rand>:
 8005cbc:	4b16      	ldr	r3, [pc, #88]	; (8005d18 <rand+0x5c>)
 8005cbe:	b510      	push	{r4, lr}
 8005cc0:	681c      	ldr	r4, [r3, #0]
 8005cc2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005cc4:	b9b3      	cbnz	r3, 8005cf4 <rand+0x38>
 8005cc6:	2018      	movs	r0, #24
 8005cc8:	f000 f892 	bl	8005df0 <malloc>
 8005ccc:	63a0      	str	r0, [r4, #56]	; 0x38
 8005cce:	b928      	cbnz	r0, 8005cdc <rand+0x20>
 8005cd0:	4602      	mov	r2, r0
 8005cd2:	4b12      	ldr	r3, [pc, #72]	; (8005d1c <rand+0x60>)
 8005cd4:	4812      	ldr	r0, [pc, #72]	; (8005d20 <rand+0x64>)
 8005cd6:	214e      	movs	r1, #78	; 0x4e
 8005cd8:	f000 f848 	bl	8005d6c <__assert_func>
 8005cdc:	4a11      	ldr	r2, [pc, #68]	; (8005d24 <rand+0x68>)
 8005cde:	4b12      	ldr	r3, [pc, #72]	; (8005d28 <rand+0x6c>)
 8005ce0:	e9c0 2300 	strd	r2, r3, [r0]
 8005ce4:	4b11      	ldr	r3, [pc, #68]	; (8005d2c <rand+0x70>)
 8005ce6:	6083      	str	r3, [r0, #8]
 8005ce8:	230b      	movs	r3, #11
 8005cea:	8183      	strh	r3, [r0, #12]
 8005cec:	2201      	movs	r2, #1
 8005cee:	2300      	movs	r3, #0
 8005cf0:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8005cf4:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 8005cf6:	4a0e      	ldr	r2, [pc, #56]	; (8005d30 <rand+0x74>)
 8005cf8:	6920      	ldr	r0, [r4, #16]
 8005cfa:	6963      	ldr	r3, [r4, #20]
 8005cfc:	490d      	ldr	r1, [pc, #52]	; (8005d34 <rand+0x78>)
 8005cfe:	4342      	muls	r2, r0
 8005d00:	fb01 2203 	mla	r2, r1, r3, r2
 8005d04:	fba0 0101 	umull	r0, r1, r0, r1
 8005d08:	1c43      	adds	r3, r0, #1
 8005d0a:	eb42 0001 	adc.w	r0, r2, r1
 8005d0e:	e9c4 3004 	strd	r3, r0, [r4, #16]
 8005d12:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005d16:	bd10      	pop	{r4, pc}
 8005d18:	20000018 	.word	0x20000018
 8005d1c:	08007e6c 	.word	0x08007e6c
 8005d20:	08007e83 	.word	0x08007e83
 8005d24:	abcd330e 	.word	0xabcd330e
 8005d28:	e66d1234 	.word	0xe66d1234
 8005d2c:	0005deec 	.word	0x0005deec
 8005d30:	5851f42d 	.word	0x5851f42d
 8005d34:	4c957f2d 	.word	0x4c957f2d

08005d38 <time>:
 8005d38:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005d3a:	4b0b      	ldr	r3, [pc, #44]	; (8005d68 <time+0x30>)
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	4669      	mov	r1, sp
 8005d40:	4604      	mov	r4, r0
 8005d42:	6818      	ldr	r0, [r3, #0]
 8005d44:	f000 f842 	bl	8005dcc <_gettimeofday_r>
 8005d48:	2800      	cmp	r0, #0
 8005d4a:	bfbe      	ittt	lt
 8005d4c:	f04f 32ff 	movlt.w	r2, #4294967295
 8005d50:	f04f 33ff 	movlt.w	r3, #4294967295
 8005d54:	e9cd 2300 	strdlt	r2, r3, [sp]
 8005d58:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005d5c:	b10c      	cbz	r4, 8005d62 <time+0x2a>
 8005d5e:	e9c4 0100 	strd	r0, r1, [r4]
 8005d62:	b004      	add	sp, #16
 8005d64:	bd10      	pop	{r4, pc}
 8005d66:	bf00      	nop
 8005d68:	20000018 	.word	0x20000018

08005d6c <__assert_func>:
 8005d6c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005d6e:	4614      	mov	r4, r2
 8005d70:	461a      	mov	r2, r3
 8005d72:	4b09      	ldr	r3, [pc, #36]	; (8005d98 <__assert_func+0x2c>)
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	4605      	mov	r5, r0
 8005d78:	68d8      	ldr	r0, [r3, #12]
 8005d7a:	b14c      	cbz	r4, 8005d90 <__assert_func+0x24>
 8005d7c:	4b07      	ldr	r3, [pc, #28]	; (8005d9c <__assert_func+0x30>)
 8005d7e:	9100      	str	r1, [sp, #0]
 8005d80:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005d84:	4906      	ldr	r1, [pc, #24]	; (8005da0 <__assert_func+0x34>)
 8005d86:	462b      	mov	r3, r5
 8005d88:	f000 f80e 	bl	8005da8 <fiprintf>
 8005d8c:	f000 fcd6 	bl	800673c <abort>
 8005d90:	4b04      	ldr	r3, [pc, #16]	; (8005da4 <__assert_func+0x38>)
 8005d92:	461c      	mov	r4, r3
 8005d94:	e7f3      	b.n	8005d7e <__assert_func+0x12>
 8005d96:	bf00      	nop
 8005d98:	20000018 	.word	0x20000018
 8005d9c:	08007ede 	.word	0x08007ede
 8005da0:	08007eeb 	.word	0x08007eeb
 8005da4:	08007f19 	.word	0x08007f19

08005da8 <fiprintf>:
 8005da8:	b40e      	push	{r1, r2, r3}
 8005daa:	b503      	push	{r0, r1, lr}
 8005dac:	4601      	mov	r1, r0
 8005dae:	ab03      	add	r3, sp, #12
 8005db0:	4805      	ldr	r0, [pc, #20]	; (8005dc8 <fiprintf+0x20>)
 8005db2:	f853 2b04 	ldr.w	r2, [r3], #4
 8005db6:	6800      	ldr	r0, [r0, #0]
 8005db8:	9301      	str	r3, [sp, #4]
 8005dba:	f000 f92b 	bl	8006014 <_vfiprintf_r>
 8005dbe:	b002      	add	sp, #8
 8005dc0:	f85d eb04 	ldr.w	lr, [sp], #4
 8005dc4:	b003      	add	sp, #12
 8005dc6:	4770      	bx	lr
 8005dc8:	20000018 	.word	0x20000018

08005dcc <_gettimeofday_r>:
 8005dcc:	b538      	push	{r3, r4, r5, lr}
 8005dce:	4d07      	ldr	r5, [pc, #28]	; (8005dec <_gettimeofday_r+0x20>)
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	4604      	mov	r4, r0
 8005dd4:	4608      	mov	r0, r1
 8005dd6:	4611      	mov	r1, r2
 8005dd8:	602b      	str	r3, [r5, #0]
 8005dda:	f002 f81f 	bl	8007e1c <_gettimeofday>
 8005dde:	1c43      	adds	r3, r0, #1
 8005de0:	d102      	bne.n	8005de8 <_gettimeofday_r+0x1c>
 8005de2:	682b      	ldr	r3, [r5, #0]
 8005de4:	b103      	cbz	r3, 8005de8 <_gettimeofday_r+0x1c>
 8005de6:	6023      	str	r3, [r4, #0]
 8005de8:	bd38      	pop	{r3, r4, r5, pc}
 8005dea:	bf00      	nop
 8005dec:	20000840 	.word	0x20000840

08005df0 <malloc>:
 8005df0:	4b02      	ldr	r3, [pc, #8]	; (8005dfc <malloc+0xc>)
 8005df2:	4601      	mov	r1, r0
 8005df4:	6818      	ldr	r0, [r3, #0]
 8005df6:	f000 b86f 	b.w	8005ed8 <_malloc_r>
 8005dfa:	bf00      	nop
 8005dfc:	20000018 	.word	0x20000018

08005e00 <_free_r>:
 8005e00:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005e02:	2900      	cmp	r1, #0
 8005e04:	d044      	beq.n	8005e90 <_free_r+0x90>
 8005e06:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005e0a:	9001      	str	r0, [sp, #4]
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	f1a1 0404 	sub.w	r4, r1, #4
 8005e12:	bfb8      	it	lt
 8005e14:	18e4      	addlt	r4, r4, r3
 8005e16:	f000 feb9 	bl	8006b8c <__malloc_lock>
 8005e1a:	4a1e      	ldr	r2, [pc, #120]	; (8005e94 <_free_r+0x94>)
 8005e1c:	9801      	ldr	r0, [sp, #4]
 8005e1e:	6813      	ldr	r3, [r2, #0]
 8005e20:	b933      	cbnz	r3, 8005e30 <_free_r+0x30>
 8005e22:	6063      	str	r3, [r4, #4]
 8005e24:	6014      	str	r4, [r2, #0]
 8005e26:	b003      	add	sp, #12
 8005e28:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005e2c:	f000 beb4 	b.w	8006b98 <__malloc_unlock>
 8005e30:	42a3      	cmp	r3, r4
 8005e32:	d908      	bls.n	8005e46 <_free_r+0x46>
 8005e34:	6825      	ldr	r5, [r4, #0]
 8005e36:	1961      	adds	r1, r4, r5
 8005e38:	428b      	cmp	r3, r1
 8005e3a:	bf01      	itttt	eq
 8005e3c:	6819      	ldreq	r1, [r3, #0]
 8005e3e:	685b      	ldreq	r3, [r3, #4]
 8005e40:	1949      	addeq	r1, r1, r5
 8005e42:	6021      	streq	r1, [r4, #0]
 8005e44:	e7ed      	b.n	8005e22 <_free_r+0x22>
 8005e46:	461a      	mov	r2, r3
 8005e48:	685b      	ldr	r3, [r3, #4]
 8005e4a:	b10b      	cbz	r3, 8005e50 <_free_r+0x50>
 8005e4c:	42a3      	cmp	r3, r4
 8005e4e:	d9fa      	bls.n	8005e46 <_free_r+0x46>
 8005e50:	6811      	ldr	r1, [r2, #0]
 8005e52:	1855      	adds	r5, r2, r1
 8005e54:	42a5      	cmp	r5, r4
 8005e56:	d10b      	bne.n	8005e70 <_free_r+0x70>
 8005e58:	6824      	ldr	r4, [r4, #0]
 8005e5a:	4421      	add	r1, r4
 8005e5c:	1854      	adds	r4, r2, r1
 8005e5e:	42a3      	cmp	r3, r4
 8005e60:	6011      	str	r1, [r2, #0]
 8005e62:	d1e0      	bne.n	8005e26 <_free_r+0x26>
 8005e64:	681c      	ldr	r4, [r3, #0]
 8005e66:	685b      	ldr	r3, [r3, #4]
 8005e68:	6053      	str	r3, [r2, #4]
 8005e6a:	4421      	add	r1, r4
 8005e6c:	6011      	str	r1, [r2, #0]
 8005e6e:	e7da      	b.n	8005e26 <_free_r+0x26>
 8005e70:	d902      	bls.n	8005e78 <_free_r+0x78>
 8005e72:	230c      	movs	r3, #12
 8005e74:	6003      	str	r3, [r0, #0]
 8005e76:	e7d6      	b.n	8005e26 <_free_r+0x26>
 8005e78:	6825      	ldr	r5, [r4, #0]
 8005e7a:	1961      	adds	r1, r4, r5
 8005e7c:	428b      	cmp	r3, r1
 8005e7e:	bf04      	itt	eq
 8005e80:	6819      	ldreq	r1, [r3, #0]
 8005e82:	685b      	ldreq	r3, [r3, #4]
 8005e84:	6063      	str	r3, [r4, #4]
 8005e86:	bf04      	itt	eq
 8005e88:	1949      	addeq	r1, r1, r5
 8005e8a:	6021      	streq	r1, [r4, #0]
 8005e8c:	6054      	str	r4, [r2, #4]
 8005e8e:	e7ca      	b.n	8005e26 <_free_r+0x26>
 8005e90:	b003      	add	sp, #12
 8005e92:	bd30      	pop	{r4, r5, pc}
 8005e94:	20000838 	.word	0x20000838

08005e98 <sbrk_aligned>:
 8005e98:	b570      	push	{r4, r5, r6, lr}
 8005e9a:	4e0e      	ldr	r6, [pc, #56]	; (8005ed4 <sbrk_aligned+0x3c>)
 8005e9c:	460c      	mov	r4, r1
 8005e9e:	6831      	ldr	r1, [r6, #0]
 8005ea0:	4605      	mov	r5, r0
 8005ea2:	b911      	cbnz	r1, 8005eaa <sbrk_aligned+0x12>
 8005ea4:	f000 fb7a 	bl	800659c <_sbrk_r>
 8005ea8:	6030      	str	r0, [r6, #0]
 8005eaa:	4621      	mov	r1, r4
 8005eac:	4628      	mov	r0, r5
 8005eae:	f000 fb75 	bl	800659c <_sbrk_r>
 8005eb2:	1c43      	adds	r3, r0, #1
 8005eb4:	d00a      	beq.n	8005ecc <sbrk_aligned+0x34>
 8005eb6:	1cc4      	adds	r4, r0, #3
 8005eb8:	f024 0403 	bic.w	r4, r4, #3
 8005ebc:	42a0      	cmp	r0, r4
 8005ebe:	d007      	beq.n	8005ed0 <sbrk_aligned+0x38>
 8005ec0:	1a21      	subs	r1, r4, r0
 8005ec2:	4628      	mov	r0, r5
 8005ec4:	f000 fb6a 	bl	800659c <_sbrk_r>
 8005ec8:	3001      	adds	r0, #1
 8005eca:	d101      	bne.n	8005ed0 <sbrk_aligned+0x38>
 8005ecc:	f04f 34ff 	mov.w	r4, #4294967295
 8005ed0:	4620      	mov	r0, r4
 8005ed2:	bd70      	pop	{r4, r5, r6, pc}
 8005ed4:	2000083c 	.word	0x2000083c

08005ed8 <_malloc_r>:
 8005ed8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005edc:	1ccd      	adds	r5, r1, #3
 8005ede:	f025 0503 	bic.w	r5, r5, #3
 8005ee2:	3508      	adds	r5, #8
 8005ee4:	2d0c      	cmp	r5, #12
 8005ee6:	bf38      	it	cc
 8005ee8:	250c      	movcc	r5, #12
 8005eea:	2d00      	cmp	r5, #0
 8005eec:	4607      	mov	r7, r0
 8005eee:	db01      	blt.n	8005ef4 <_malloc_r+0x1c>
 8005ef0:	42a9      	cmp	r1, r5
 8005ef2:	d905      	bls.n	8005f00 <_malloc_r+0x28>
 8005ef4:	230c      	movs	r3, #12
 8005ef6:	603b      	str	r3, [r7, #0]
 8005ef8:	2600      	movs	r6, #0
 8005efa:	4630      	mov	r0, r6
 8005efc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f00:	4e2e      	ldr	r6, [pc, #184]	; (8005fbc <_malloc_r+0xe4>)
 8005f02:	f000 fe43 	bl	8006b8c <__malloc_lock>
 8005f06:	6833      	ldr	r3, [r6, #0]
 8005f08:	461c      	mov	r4, r3
 8005f0a:	bb34      	cbnz	r4, 8005f5a <_malloc_r+0x82>
 8005f0c:	4629      	mov	r1, r5
 8005f0e:	4638      	mov	r0, r7
 8005f10:	f7ff ffc2 	bl	8005e98 <sbrk_aligned>
 8005f14:	1c43      	adds	r3, r0, #1
 8005f16:	4604      	mov	r4, r0
 8005f18:	d14d      	bne.n	8005fb6 <_malloc_r+0xde>
 8005f1a:	6834      	ldr	r4, [r6, #0]
 8005f1c:	4626      	mov	r6, r4
 8005f1e:	2e00      	cmp	r6, #0
 8005f20:	d140      	bne.n	8005fa4 <_malloc_r+0xcc>
 8005f22:	6823      	ldr	r3, [r4, #0]
 8005f24:	4631      	mov	r1, r6
 8005f26:	4638      	mov	r0, r7
 8005f28:	eb04 0803 	add.w	r8, r4, r3
 8005f2c:	f000 fb36 	bl	800659c <_sbrk_r>
 8005f30:	4580      	cmp	r8, r0
 8005f32:	d13a      	bne.n	8005faa <_malloc_r+0xd2>
 8005f34:	6821      	ldr	r1, [r4, #0]
 8005f36:	3503      	adds	r5, #3
 8005f38:	1a6d      	subs	r5, r5, r1
 8005f3a:	f025 0503 	bic.w	r5, r5, #3
 8005f3e:	3508      	adds	r5, #8
 8005f40:	2d0c      	cmp	r5, #12
 8005f42:	bf38      	it	cc
 8005f44:	250c      	movcc	r5, #12
 8005f46:	4629      	mov	r1, r5
 8005f48:	4638      	mov	r0, r7
 8005f4a:	f7ff ffa5 	bl	8005e98 <sbrk_aligned>
 8005f4e:	3001      	adds	r0, #1
 8005f50:	d02b      	beq.n	8005faa <_malloc_r+0xd2>
 8005f52:	6823      	ldr	r3, [r4, #0]
 8005f54:	442b      	add	r3, r5
 8005f56:	6023      	str	r3, [r4, #0]
 8005f58:	e00e      	b.n	8005f78 <_malloc_r+0xa0>
 8005f5a:	6822      	ldr	r2, [r4, #0]
 8005f5c:	1b52      	subs	r2, r2, r5
 8005f5e:	d41e      	bmi.n	8005f9e <_malloc_r+0xc6>
 8005f60:	2a0b      	cmp	r2, #11
 8005f62:	d916      	bls.n	8005f92 <_malloc_r+0xba>
 8005f64:	1961      	adds	r1, r4, r5
 8005f66:	42a3      	cmp	r3, r4
 8005f68:	6025      	str	r5, [r4, #0]
 8005f6a:	bf18      	it	ne
 8005f6c:	6059      	strne	r1, [r3, #4]
 8005f6e:	6863      	ldr	r3, [r4, #4]
 8005f70:	bf08      	it	eq
 8005f72:	6031      	streq	r1, [r6, #0]
 8005f74:	5162      	str	r2, [r4, r5]
 8005f76:	604b      	str	r3, [r1, #4]
 8005f78:	4638      	mov	r0, r7
 8005f7a:	f104 060b 	add.w	r6, r4, #11
 8005f7e:	f000 fe0b 	bl	8006b98 <__malloc_unlock>
 8005f82:	f026 0607 	bic.w	r6, r6, #7
 8005f86:	1d23      	adds	r3, r4, #4
 8005f88:	1af2      	subs	r2, r6, r3
 8005f8a:	d0b6      	beq.n	8005efa <_malloc_r+0x22>
 8005f8c:	1b9b      	subs	r3, r3, r6
 8005f8e:	50a3      	str	r3, [r4, r2]
 8005f90:	e7b3      	b.n	8005efa <_malloc_r+0x22>
 8005f92:	6862      	ldr	r2, [r4, #4]
 8005f94:	42a3      	cmp	r3, r4
 8005f96:	bf0c      	ite	eq
 8005f98:	6032      	streq	r2, [r6, #0]
 8005f9a:	605a      	strne	r2, [r3, #4]
 8005f9c:	e7ec      	b.n	8005f78 <_malloc_r+0xa0>
 8005f9e:	4623      	mov	r3, r4
 8005fa0:	6864      	ldr	r4, [r4, #4]
 8005fa2:	e7b2      	b.n	8005f0a <_malloc_r+0x32>
 8005fa4:	4634      	mov	r4, r6
 8005fa6:	6876      	ldr	r6, [r6, #4]
 8005fa8:	e7b9      	b.n	8005f1e <_malloc_r+0x46>
 8005faa:	230c      	movs	r3, #12
 8005fac:	603b      	str	r3, [r7, #0]
 8005fae:	4638      	mov	r0, r7
 8005fb0:	f000 fdf2 	bl	8006b98 <__malloc_unlock>
 8005fb4:	e7a1      	b.n	8005efa <_malloc_r+0x22>
 8005fb6:	6025      	str	r5, [r4, #0]
 8005fb8:	e7de      	b.n	8005f78 <_malloc_r+0xa0>
 8005fba:	bf00      	nop
 8005fbc:	20000838 	.word	0x20000838

08005fc0 <__sfputc_r>:
 8005fc0:	6893      	ldr	r3, [r2, #8]
 8005fc2:	3b01      	subs	r3, #1
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	b410      	push	{r4}
 8005fc8:	6093      	str	r3, [r2, #8]
 8005fca:	da08      	bge.n	8005fde <__sfputc_r+0x1e>
 8005fcc:	6994      	ldr	r4, [r2, #24]
 8005fce:	42a3      	cmp	r3, r4
 8005fd0:	db01      	blt.n	8005fd6 <__sfputc_r+0x16>
 8005fd2:	290a      	cmp	r1, #10
 8005fd4:	d103      	bne.n	8005fde <__sfputc_r+0x1e>
 8005fd6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005fda:	f000 baef 	b.w	80065bc <__swbuf_r>
 8005fde:	6813      	ldr	r3, [r2, #0]
 8005fe0:	1c58      	adds	r0, r3, #1
 8005fe2:	6010      	str	r0, [r2, #0]
 8005fe4:	7019      	strb	r1, [r3, #0]
 8005fe6:	4608      	mov	r0, r1
 8005fe8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005fec:	4770      	bx	lr

08005fee <__sfputs_r>:
 8005fee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ff0:	4606      	mov	r6, r0
 8005ff2:	460f      	mov	r7, r1
 8005ff4:	4614      	mov	r4, r2
 8005ff6:	18d5      	adds	r5, r2, r3
 8005ff8:	42ac      	cmp	r4, r5
 8005ffa:	d101      	bne.n	8006000 <__sfputs_r+0x12>
 8005ffc:	2000      	movs	r0, #0
 8005ffe:	e007      	b.n	8006010 <__sfputs_r+0x22>
 8006000:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006004:	463a      	mov	r2, r7
 8006006:	4630      	mov	r0, r6
 8006008:	f7ff ffda 	bl	8005fc0 <__sfputc_r>
 800600c:	1c43      	adds	r3, r0, #1
 800600e:	d1f3      	bne.n	8005ff8 <__sfputs_r+0xa>
 8006010:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006014 <_vfiprintf_r>:
 8006014:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006018:	460d      	mov	r5, r1
 800601a:	b09d      	sub	sp, #116	; 0x74
 800601c:	4614      	mov	r4, r2
 800601e:	4698      	mov	r8, r3
 8006020:	4606      	mov	r6, r0
 8006022:	b118      	cbz	r0, 800602c <_vfiprintf_r+0x18>
 8006024:	6983      	ldr	r3, [r0, #24]
 8006026:	b90b      	cbnz	r3, 800602c <_vfiprintf_r+0x18>
 8006028:	f000 fcaa 	bl	8006980 <__sinit>
 800602c:	4b89      	ldr	r3, [pc, #548]	; (8006254 <_vfiprintf_r+0x240>)
 800602e:	429d      	cmp	r5, r3
 8006030:	d11b      	bne.n	800606a <_vfiprintf_r+0x56>
 8006032:	6875      	ldr	r5, [r6, #4]
 8006034:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006036:	07d9      	lsls	r1, r3, #31
 8006038:	d405      	bmi.n	8006046 <_vfiprintf_r+0x32>
 800603a:	89ab      	ldrh	r3, [r5, #12]
 800603c:	059a      	lsls	r2, r3, #22
 800603e:	d402      	bmi.n	8006046 <_vfiprintf_r+0x32>
 8006040:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006042:	f000 fd3b 	bl	8006abc <__retarget_lock_acquire_recursive>
 8006046:	89ab      	ldrh	r3, [r5, #12]
 8006048:	071b      	lsls	r3, r3, #28
 800604a:	d501      	bpl.n	8006050 <_vfiprintf_r+0x3c>
 800604c:	692b      	ldr	r3, [r5, #16]
 800604e:	b9eb      	cbnz	r3, 800608c <_vfiprintf_r+0x78>
 8006050:	4629      	mov	r1, r5
 8006052:	4630      	mov	r0, r6
 8006054:	f000 fb04 	bl	8006660 <__swsetup_r>
 8006058:	b1c0      	cbz	r0, 800608c <_vfiprintf_r+0x78>
 800605a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800605c:	07dc      	lsls	r4, r3, #31
 800605e:	d50e      	bpl.n	800607e <_vfiprintf_r+0x6a>
 8006060:	f04f 30ff 	mov.w	r0, #4294967295
 8006064:	b01d      	add	sp, #116	; 0x74
 8006066:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800606a:	4b7b      	ldr	r3, [pc, #492]	; (8006258 <_vfiprintf_r+0x244>)
 800606c:	429d      	cmp	r5, r3
 800606e:	d101      	bne.n	8006074 <_vfiprintf_r+0x60>
 8006070:	68b5      	ldr	r5, [r6, #8]
 8006072:	e7df      	b.n	8006034 <_vfiprintf_r+0x20>
 8006074:	4b79      	ldr	r3, [pc, #484]	; (800625c <_vfiprintf_r+0x248>)
 8006076:	429d      	cmp	r5, r3
 8006078:	bf08      	it	eq
 800607a:	68f5      	ldreq	r5, [r6, #12]
 800607c:	e7da      	b.n	8006034 <_vfiprintf_r+0x20>
 800607e:	89ab      	ldrh	r3, [r5, #12]
 8006080:	0598      	lsls	r0, r3, #22
 8006082:	d4ed      	bmi.n	8006060 <_vfiprintf_r+0x4c>
 8006084:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006086:	f000 fd1a 	bl	8006abe <__retarget_lock_release_recursive>
 800608a:	e7e9      	b.n	8006060 <_vfiprintf_r+0x4c>
 800608c:	2300      	movs	r3, #0
 800608e:	9309      	str	r3, [sp, #36]	; 0x24
 8006090:	2320      	movs	r3, #32
 8006092:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006096:	f8cd 800c 	str.w	r8, [sp, #12]
 800609a:	2330      	movs	r3, #48	; 0x30
 800609c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006260 <_vfiprintf_r+0x24c>
 80060a0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80060a4:	f04f 0901 	mov.w	r9, #1
 80060a8:	4623      	mov	r3, r4
 80060aa:	469a      	mov	sl, r3
 80060ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 80060b0:	b10a      	cbz	r2, 80060b6 <_vfiprintf_r+0xa2>
 80060b2:	2a25      	cmp	r2, #37	; 0x25
 80060b4:	d1f9      	bne.n	80060aa <_vfiprintf_r+0x96>
 80060b6:	ebba 0b04 	subs.w	fp, sl, r4
 80060ba:	d00b      	beq.n	80060d4 <_vfiprintf_r+0xc0>
 80060bc:	465b      	mov	r3, fp
 80060be:	4622      	mov	r2, r4
 80060c0:	4629      	mov	r1, r5
 80060c2:	4630      	mov	r0, r6
 80060c4:	f7ff ff93 	bl	8005fee <__sfputs_r>
 80060c8:	3001      	adds	r0, #1
 80060ca:	f000 80aa 	beq.w	8006222 <_vfiprintf_r+0x20e>
 80060ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80060d0:	445a      	add	r2, fp
 80060d2:	9209      	str	r2, [sp, #36]	; 0x24
 80060d4:	f89a 3000 	ldrb.w	r3, [sl]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	f000 80a2 	beq.w	8006222 <_vfiprintf_r+0x20e>
 80060de:	2300      	movs	r3, #0
 80060e0:	f04f 32ff 	mov.w	r2, #4294967295
 80060e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80060e8:	f10a 0a01 	add.w	sl, sl, #1
 80060ec:	9304      	str	r3, [sp, #16]
 80060ee:	9307      	str	r3, [sp, #28]
 80060f0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80060f4:	931a      	str	r3, [sp, #104]	; 0x68
 80060f6:	4654      	mov	r4, sl
 80060f8:	2205      	movs	r2, #5
 80060fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80060fe:	4858      	ldr	r0, [pc, #352]	; (8006260 <_vfiprintf_r+0x24c>)
 8006100:	f7fa f866 	bl	80001d0 <memchr>
 8006104:	9a04      	ldr	r2, [sp, #16]
 8006106:	b9d8      	cbnz	r0, 8006140 <_vfiprintf_r+0x12c>
 8006108:	06d1      	lsls	r1, r2, #27
 800610a:	bf44      	itt	mi
 800610c:	2320      	movmi	r3, #32
 800610e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006112:	0713      	lsls	r3, r2, #28
 8006114:	bf44      	itt	mi
 8006116:	232b      	movmi	r3, #43	; 0x2b
 8006118:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800611c:	f89a 3000 	ldrb.w	r3, [sl]
 8006120:	2b2a      	cmp	r3, #42	; 0x2a
 8006122:	d015      	beq.n	8006150 <_vfiprintf_r+0x13c>
 8006124:	9a07      	ldr	r2, [sp, #28]
 8006126:	4654      	mov	r4, sl
 8006128:	2000      	movs	r0, #0
 800612a:	f04f 0c0a 	mov.w	ip, #10
 800612e:	4621      	mov	r1, r4
 8006130:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006134:	3b30      	subs	r3, #48	; 0x30
 8006136:	2b09      	cmp	r3, #9
 8006138:	d94e      	bls.n	80061d8 <_vfiprintf_r+0x1c4>
 800613a:	b1b0      	cbz	r0, 800616a <_vfiprintf_r+0x156>
 800613c:	9207      	str	r2, [sp, #28]
 800613e:	e014      	b.n	800616a <_vfiprintf_r+0x156>
 8006140:	eba0 0308 	sub.w	r3, r0, r8
 8006144:	fa09 f303 	lsl.w	r3, r9, r3
 8006148:	4313      	orrs	r3, r2
 800614a:	9304      	str	r3, [sp, #16]
 800614c:	46a2      	mov	sl, r4
 800614e:	e7d2      	b.n	80060f6 <_vfiprintf_r+0xe2>
 8006150:	9b03      	ldr	r3, [sp, #12]
 8006152:	1d19      	adds	r1, r3, #4
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	9103      	str	r1, [sp, #12]
 8006158:	2b00      	cmp	r3, #0
 800615a:	bfbb      	ittet	lt
 800615c:	425b      	neglt	r3, r3
 800615e:	f042 0202 	orrlt.w	r2, r2, #2
 8006162:	9307      	strge	r3, [sp, #28]
 8006164:	9307      	strlt	r3, [sp, #28]
 8006166:	bfb8      	it	lt
 8006168:	9204      	strlt	r2, [sp, #16]
 800616a:	7823      	ldrb	r3, [r4, #0]
 800616c:	2b2e      	cmp	r3, #46	; 0x2e
 800616e:	d10c      	bne.n	800618a <_vfiprintf_r+0x176>
 8006170:	7863      	ldrb	r3, [r4, #1]
 8006172:	2b2a      	cmp	r3, #42	; 0x2a
 8006174:	d135      	bne.n	80061e2 <_vfiprintf_r+0x1ce>
 8006176:	9b03      	ldr	r3, [sp, #12]
 8006178:	1d1a      	adds	r2, r3, #4
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	9203      	str	r2, [sp, #12]
 800617e:	2b00      	cmp	r3, #0
 8006180:	bfb8      	it	lt
 8006182:	f04f 33ff 	movlt.w	r3, #4294967295
 8006186:	3402      	adds	r4, #2
 8006188:	9305      	str	r3, [sp, #20]
 800618a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006270 <_vfiprintf_r+0x25c>
 800618e:	7821      	ldrb	r1, [r4, #0]
 8006190:	2203      	movs	r2, #3
 8006192:	4650      	mov	r0, sl
 8006194:	f7fa f81c 	bl	80001d0 <memchr>
 8006198:	b140      	cbz	r0, 80061ac <_vfiprintf_r+0x198>
 800619a:	2340      	movs	r3, #64	; 0x40
 800619c:	eba0 000a 	sub.w	r0, r0, sl
 80061a0:	fa03 f000 	lsl.w	r0, r3, r0
 80061a4:	9b04      	ldr	r3, [sp, #16]
 80061a6:	4303      	orrs	r3, r0
 80061a8:	3401      	adds	r4, #1
 80061aa:	9304      	str	r3, [sp, #16]
 80061ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80061b0:	482c      	ldr	r0, [pc, #176]	; (8006264 <_vfiprintf_r+0x250>)
 80061b2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80061b6:	2206      	movs	r2, #6
 80061b8:	f7fa f80a 	bl	80001d0 <memchr>
 80061bc:	2800      	cmp	r0, #0
 80061be:	d03f      	beq.n	8006240 <_vfiprintf_r+0x22c>
 80061c0:	4b29      	ldr	r3, [pc, #164]	; (8006268 <_vfiprintf_r+0x254>)
 80061c2:	bb1b      	cbnz	r3, 800620c <_vfiprintf_r+0x1f8>
 80061c4:	9b03      	ldr	r3, [sp, #12]
 80061c6:	3307      	adds	r3, #7
 80061c8:	f023 0307 	bic.w	r3, r3, #7
 80061cc:	3308      	adds	r3, #8
 80061ce:	9303      	str	r3, [sp, #12]
 80061d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80061d2:	443b      	add	r3, r7
 80061d4:	9309      	str	r3, [sp, #36]	; 0x24
 80061d6:	e767      	b.n	80060a8 <_vfiprintf_r+0x94>
 80061d8:	fb0c 3202 	mla	r2, ip, r2, r3
 80061dc:	460c      	mov	r4, r1
 80061de:	2001      	movs	r0, #1
 80061e0:	e7a5      	b.n	800612e <_vfiprintf_r+0x11a>
 80061e2:	2300      	movs	r3, #0
 80061e4:	3401      	adds	r4, #1
 80061e6:	9305      	str	r3, [sp, #20]
 80061e8:	4619      	mov	r1, r3
 80061ea:	f04f 0c0a 	mov.w	ip, #10
 80061ee:	4620      	mov	r0, r4
 80061f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80061f4:	3a30      	subs	r2, #48	; 0x30
 80061f6:	2a09      	cmp	r2, #9
 80061f8:	d903      	bls.n	8006202 <_vfiprintf_r+0x1ee>
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d0c5      	beq.n	800618a <_vfiprintf_r+0x176>
 80061fe:	9105      	str	r1, [sp, #20]
 8006200:	e7c3      	b.n	800618a <_vfiprintf_r+0x176>
 8006202:	fb0c 2101 	mla	r1, ip, r1, r2
 8006206:	4604      	mov	r4, r0
 8006208:	2301      	movs	r3, #1
 800620a:	e7f0      	b.n	80061ee <_vfiprintf_r+0x1da>
 800620c:	ab03      	add	r3, sp, #12
 800620e:	9300      	str	r3, [sp, #0]
 8006210:	462a      	mov	r2, r5
 8006212:	4b16      	ldr	r3, [pc, #88]	; (800626c <_vfiprintf_r+0x258>)
 8006214:	a904      	add	r1, sp, #16
 8006216:	4630      	mov	r0, r6
 8006218:	f3af 8000 	nop.w
 800621c:	4607      	mov	r7, r0
 800621e:	1c78      	adds	r0, r7, #1
 8006220:	d1d6      	bne.n	80061d0 <_vfiprintf_r+0x1bc>
 8006222:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006224:	07d9      	lsls	r1, r3, #31
 8006226:	d405      	bmi.n	8006234 <_vfiprintf_r+0x220>
 8006228:	89ab      	ldrh	r3, [r5, #12]
 800622a:	059a      	lsls	r2, r3, #22
 800622c:	d402      	bmi.n	8006234 <_vfiprintf_r+0x220>
 800622e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006230:	f000 fc45 	bl	8006abe <__retarget_lock_release_recursive>
 8006234:	89ab      	ldrh	r3, [r5, #12]
 8006236:	065b      	lsls	r3, r3, #25
 8006238:	f53f af12 	bmi.w	8006060 <_vfiprintf_r+0x4c>
 800623c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800623e:	e711      	b.n	8006064 <_vfiprintf_r+0x50>
 8006240:	ab03      	add	r3, sp, #12
 8006242:	9300      	str	r3, [sp, #0]
 8006244:	462a      	mov	r2, r5
 8006246:	4b09      	ldr	r3, [pc, #36]	; (800626c <_vfiprintf_r+0x258>)
 8006248:	a904      	add	r1, sp, #16
 800624a:	4630      	mov	r0, r6
 800624c:	f000 f880 	bl	8006350 <_printf_i>
 8006250:	e7e4      	b.n	800621c <_vfiprintf_r+0x208>
 8006252:	bf00      	nop
 8006254:	08007f70 	.word	0x08007f70
 8006258:	08007f90 	.word	0x08007f90
 800625c:	08007f50 	.word	0x08007f50
 8006260:	08007f1a 	.word	0x08007f1a
 8006264:	08007f24 	.word	0x08007f24
 8006268:	00000000 	.word	0x00000000
 800626c:	08005fef 	.word	0x08005fef
 8006270:	08007f20 	.word	0x08007f20

08006274 <_printf_common>:
 8006274:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006278:	4616      	mov	r6, r2
 800627a:	4699      	mov	r9, r3
 800627c:	688a      	ldr	r2, [r1, #8]
 800627e:	690b      	ldr	r3, [r1, #16]
 8006280:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006284:	4293      	cmp	r3, r2
 8006286:	bfb8      	it	lt
 8006288:	4613      	movlt	r3, r2
 800628a:	6033      	str	r3, [r6, #0]
 800628c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006290:	4607      	mov	r7, r0
 8006292:	460c      	mov	r4, r1
 8006294:	b10a      	cbz	r2, 800629a <_printf_common+0x26>
 8006296:	3301      	adds	r3, #1
 8006298:	6033      	str	r3, [r6, #0]
 800629a:	6823      	ldr	r3, [r4, #0]
 800629c:	0699      	lsls	r1, r3, #26
 800629e:	bf42      	ittt	mi
 80062a0:	6833      	ldrmi	r3, [r6, #0]
 80062a2:	3302      	addmi	r3, #2
 80062a4:	6033      	strmi	r3, [r6, #0]
 80062a6:	6825      	ldr	r5, [r4, #0]
 80062a8:	f015 0506 	ands.w	r5, r5, #6
 80062ac:	d106      	bne.n	80062bc <_printf_common+0x48>
 80062ae:	f104 0a19 	add.w	sl, r4, #25
 80062b2:	68e3      	ldr	r3, [r4, #12]
 80062b4:	6832      	ldr	r2, [r6, #0]
 80062b6:	1a9b      	subs	r3, r3, r2
 80062b8:	42ab      	cmp	r3, r5
 80062ba:	dc26      	bgt.n	800630a <_printf_common+0x96>
 80062bc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80062c0:	1e13      	subs	r3, r2, #0
 80062c2:	6822      	ldr	r2, [r4, #0]
 80062c4:	bf18      	it	ne
 80062c6:	2301      	movne	r3, #1
 80062c8:	0692      	lsls	r2, r2, #26
 80062ca:	d42b      	bmi.n	8006324 <_printf_common+0xb0>
 80062cc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80062d0:	4649      	mov	r1, r9
 80062d2:	4638      	mov	r0, r7
 80062d4:	47c0      	blx	r8
 80062d6:	3001      	adds	r0, #1
 80062d8:	d01e      	beq.n	8006318 <_printf_common+0xa4>
 80062da:	6823      	ldr	r3, [r4, #0]
 80062dc:	68e5      	ldr	r5, [r4, #12]
 80062de:	6832      	ldr	r2, [r6, #0]
 80062e0:	f003 0306 	and.w	r3, r3, #6
 80062e4:	2b04      	cmp	r3, #4
 80062e6:	bf08      	it	eq
 80062e8:	1aad      	subeq	r5, r5, r2
 80062ea:	68a3      	ldr	r3, [r4, #8]
 80062ec:	6922      	ldr	r2, [r4, #16]
 80062ee:	bf0c      	ite	eq
 80062f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80062f4:	2500      	movne	r5, #0
 80062f6:	4293      	cmp	r3, r2
 80062f8:	bfc4      	itt	gt
 80062fa:	1a9b      	subgt	r3, r3, r2
 80062fc:	18ed      	addgt	r5, r5, r3
 80062fe:	2600      	movs	r6, #0
 8006300:	341a      	adds	r4, #26
 8006302:	42b5      	cmp	r5, r6
 8006304:	d11a      	bne.n	800633c <_printf_common+0xc8>
 8006306:	2000      	movs	r0, #0
 8006308:	e008      	b.n	800631c <_printf_common+0xa8>
 800630a:	2301      	movs	r3, #1
 800630c:	4652      	mov	r2, sl
 800630e:	4649      	mov	r1, r9
 8006310:	4638      	mov	r0, r7
 8006312:	47c0      	blx	r8
 8006314:	3001      	adds	r0, #1
 8006316:	d103      	bne.n	8006320 <_printf_common+0xac>
 8006318:	f04f 30ff 	mov.w	r0, #4294967295
 800631c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006320:	3501      	adds	r5, #1
 8006322:	e7c6      	b.n	80062b2 <_printf_common+0x3e>
 8006324:	18e1      	adds	r1, r4, r3
 8006326:	1c5a      	adds	r2, r3, #1
 8006328:	2030      	movs	r0, #48	; 0x30
 800632a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800632e:	4422      	add	r2, r4
 8006330:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006334:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006338:	3302      	adds	r3, #2
 800633a:	e7c7      	b.n	80062cc <_printf_common+0x58>
 800633c:	2301      	movs	r3, #1
 800633e:	4622      	mov	r2, r4
 8006340:	4649      	mov	r1, r9
 8006342:	4638      	mov	r0, r7
 8006344:	47c0      	blx	r8
 8006346:	3001      	adds	r0, #1
 8006348:	d0e6      	beq.n	8006318 <_printf_common+0xa4>
 800634a:	3601      	adds	r6, #1
 800634c:	e7d9      	b.n	8006302 <_printf_common+0x8e>
	...

08006350 <_printf_i>:
 8006350:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006354:	7e0f      	ldrb	r7, [r1, #24]
 8006356:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006358:	2f78      	cmp	r7, #120	; 0x78
 800635a:	4691      	mov	r9, r2
 800635c:	4680      	mov	r8, r0
 800635e:	460c      	mov	r4, r1
 8006360:	469a      	mov	sl, r3
 8006362:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006366:	d807      	bhi.n	8006378 <_printf_i+0x28>
 8006368:	2f62      	cmp	r7, #98	; 0x62
 800636a:	d80a      	bhi.n	8006382 <_printf_i+0x32>
 800636c:	2f00      	cmp	r7, #0
 800636e:	f000 80d8 	beq.w	8006522 <_printf_i+0x1d2>
 8006372:	2f58      	cmp	r7, #88	; 0x58
 8006374:	f000 80a3 	beq.w	80064be <_printf_i+0x16e>
 8006378:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800637c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006380:	e03a      	b.n	80063f8 <_printf_i+0xa8>
 8006382:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006386:	2b15      	cmp	r3, #21
 8006388:	d8f6      	bhi.n	8006378 <_printf_i+0x28>
 800638a:	a101      	add	r1, pc, #4	; (adr r1, 8006390 <_printf_i+0x40>)
 800638c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006390:	080063e9 	.word	0x080063e9
 8006394:	080063fd 	.word	0x080063fd
 8006398:	08006379 	.word	0x08006379
 800639c:	08006379 	.word	0x08006379
 80063a0:	08006379 	.word	0x08006379
 80063a4:	08006379 	.word	0x08006379
 80063a8:	080063fd 	.word	0x080063fd
 80063ac:	08006379 	.word	0x08006379
 80063b0:	08006379 	.word	0x08006379
 80063b4:	08006379 	.word	0x08006379
 80063b8:	08006379 	.word	0x08006379
 80063bc:	08006509 	.word	0x08006509
 80063c0:	0800642d 	.word	0x0800642d
 80063c4:	080064eb 	.word	0x080064eb
 80063c8:	08006379 	.word	0x08006379
 80063cc:	08006379 	.word	0x08006379
 80063d0:	0800652b 	.word	0x0800652b
 80063d4:	08006379 	.word	0x08006379
 80063d8:	0800642d 	.word	0x0800642d
 80063dc:	08006379 	.word	0x08006379
 80063e0:	08006379 	.word	0x08006379
 80063e4:	080064f3 	.word	0x080064f3
 80063e8:	682b      	ldr	r3, [r5, #0]
 80063ea:	1d1a      	adds	r2, r3, #4
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	602a      	str	r2, [r5, #0]
 80063f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80063f4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80063f8:	2301      	movs	r3, #1
 80063fa:	e0a3      	b.n	8006544 <_printf_i+0x1f4>
 80063fc:	6820      	ldr	r0, [r4, #0]
 80063fe:	6829      	ldr	r1, [r5, #0]
 8006400:	0606      	lsls	r6, r0, #24
 8006402:	f101 0304 	add.w	r3, r1, #4
 8006406:	d50a      	bpl.n	800641e <_printf_i+0xce>
 8006408:	680e      	ldr	r6, [r1, #0]
 800640a:	602b      	str	r3, [r5, #0]
 800640c:	2e00      	cmp	r6, #0
 800640e:	da03      	bge.n	8006418 <_printf_i+0xc8>
 8006410:	232d      	movs	r3, #45	; 0x2d
 8006412:	4276      	negs	r6, r6
 8006414:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006418:	485e      	ldr	r0, [pc, #376]	; (8006594 <_printf_i+0x244>)
 800641a:	230a      	movs	r3, #10
 800641c:	e019      	b.n	8006452 <_printf_i+0x102>
 800641e:	680e      	ldr	r6, [r1, #0]
 8006420:	602b      	str	r3, [r5, #0]
 8006422:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006426:	bf18      	it	ne
 8006428:	b236      	sxthne	r6, r6
 800642a:	e7ef      	b.n	800640c <_printf_i+0xbc>
 800642c:	682b      	ldr	r3, [r5, #0]
 800642e:	6820      	ldr	r0, [r4, #0]
 8006430:	1d19      	adds	r1, r3, #4
 8006432:	6029      	str	r1, [r5, #0]
 8006434:	0601      	lsls	r1, r0, #24
 8006436:	d501      	bpl.n	800643c <_printf_i+0xec>
 8006438:	681e      	ldr	r6, [r3, #0]
 800643a:	e002      	b.n	8006442 <_printf_i+0xf2>
 800643c:	0646      	lsls	r6, r0, #25
 800643e:	d5fb      	bpl.n	8006438 <_printf_i+0xe8>
 8006440:	881e      	ldrh	r6, [r3, #0]
 8006442:	4854      	ldr	r0, [pc, #336]	; (8006594 <_printf_i+0x244>)
 8006444:	2f6f      	cmp	r7, #111	; 0x6f
 8006446:	bf0c      	ite	eq
 8006448:	2308      	moveq	r3, #8
 800644a:	230a      	movne	r3, #10
 800644c:	2100      	movs	r1, #0
 800644e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006452:	6865      	ldr	r5, [r4, #4]
 8006454:	60a5      	str	r5, [r4, #8]
 8006456:	2d00      	cmp	r5, #0
 8006458:	bfa2      	ittt	ge
 800645a:	6821      	ldrge	r1, [r4, #0]
 800645c:	f021 0104 	bicge.w	r1, r1, #4
 8006460:	6021      	strge	r1, [r4, #0]
 8006462:	b90e      	cbnz	r6, 8006468 <_printf_i+0x118>
 8006464:	2d00      	cmp	r5, #0
 8006466:	d04d      	beq.n	8006504 <_printf_i+0x1b4>
 8006468:	4615      	mov	r5, r2
 800646a:	fbb6 f1f3 	udiv	r1, r6, r3
 800646e:	fb03 6711 	mls	r7, r3, r1, r6
 8006472:	5dc7      	ldrb	r7, [r0, r7]
 8006474:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006478:	4637      	mov	r7, r6
 800647a:	42bb      	cmp	r3, r7
 800647c:	460e      	mov	r6, r1
 800647e:	d9f4      	bls.n	800646a <_printf_i+0x11a>
 8006480:	2b08      	cmp	r3, #8
 8006482:	d10b      	bne.n	800649c <_printf_i+0x14c>
 8006484:	6823      	ldr	r3, [r4, #0]
 8006486:	07de      	lsls	r6, r3, #31
 8006488:	d508      	bpl.n	800649c <_printf_i+0x14c>
 800648a:	6923      	ldr	r3, [r4, #16]
 800648c:	6861      	ldr	r1, [r4, #4]
 800648e:	4299      	cmp	r1, r3
 8006490:	bfde      	ittt	le
 8006492:	2330      	movle	r3, #48	; 0x30
 8006494:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006498:	f105 35ff 	addle.w	r5, r5, #4294967295
 800649c:	1b52      	subs	r2, r2, r5
 800649e:	6122      	str	r2, [r4, #16]
 80064a0:	f8cd a000 	str.w	sl, [sp]
 80064a4:	464b      	mov	r3, r9
 80064a6:	aa03      	add	r2, sp, #12
 80064a8:	4621      	mov	r1, r4
 80064aa:	4640      	mov	r0, r8
 80064ac:	f7ff fee2 	bl	8006274 <_printf_common>
 80064b0:	3001      	adds	r0, #1
 80064b2:	d14c      	bne.n	800654e <_printf_i+0x1fe>
 80064b4:	f04f 30ff 	mov.w	r0, #4294967295
 80064b8:	b004      	add	sp, #16
 80064ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064be:	4835      	ldr	r0, [pc, #212]	; (8006594 <_printf_i+0x244>)
 80064c0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80064c4:	6829      	ldr	r1, [r5, #0]
 80064c6:	6823      	ldr	r3, [r4, #0]
 80064c8:	f851 6b04 	ldr.w	r6, [r1], #4
 80064cc:	6029      	str	r1, [r5, #0]
 80064ce:	061d      	lsls	r5, r3, #24
 80064d0:	d514      	bpl.n	80064fc <_printf_i+0x1ac>
 80064d2:	07df      	lsls	r7, r3, #31
 80064d4:	bf44      	itt	mi
 80064d6:	f043 0320 	orrmi.w	r3, r3, #32
 80064da:	6023      	strmi	r3, [r4, #0]
 80064dc:	b91e      	cbnz	r6, 80064e6 <_printf_i+0x196>
 80064de:	6823      	ldr	r3, [r4, #0]
 80064e0:	f023 0320 	bic.w	r3, r3, #32
 80064e4:	6023      	str	r3, [r4, #0]
 80064e6:	2310      	movs	r3, #16
 80064e8:	e7b0      	b.n	800644c <_printf_i+0xfc>
 80064ea:	6823      	ldr	r3, [r4, #0]
 80064ec:	f043 0320 	orr.w	r3, r3, #32
 80064f0:	6023      	str	r3, [r4, #0]
 80064f2:	2378      	movs	r3, #120	; 0x78
 80064f4:	4828      	ldr	r0, [pc, #160]	; (8006598 <_printf_i+0x248>)
 80064f6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80064fa:	e7e3      	b.n	80064c4 <_printf_i+0x174>
 80064fc:	0659      	lsls	r1, r3, #25
 80064fe:	bf48      	it	mi
 8006500:	b2b6      	uxthmi	r6, r6
 8006502:	e7e6      	b.n	80064d2 <_printf_i+0x182>
 8006504:	4615      	mov	r5, r2
 8006506:	e7bb      	b.n	8006480 <_printf_i+0x130>
 8006508:	682b      	ldr	r3, [r5, #0]
 800650a:	6826      	ldr	r6, [r4, #0]
 800650c:	6961      	ldr	r1, [r4, #20]
 800650e:	1d18      	adds	r0, r3, #4
 8006510:	6028      	str	r0, [r5, #0]
 8006512:	0635      	lsls	r5, r6, #24
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	d501      	bpl.n	800651c <_printf_i+0x1cc>
 8006518:	6019      	str	r1, [r3, #0]
 800651a:	e002      	b.n	8006522 <_printf_i+0x1d2>
 800651c:	0670      	lsls	r0, r6, #25
 800651e:	d5fb      	bpl.n	8006518 <_printf_i+0x1c8>
 8006520:	8019      	strh	r1, [r3, #0]
 8006522:	2300      	movs	r3, #0
 8006524:	6123      	str	r3, [r4, #16]
 8006526:	4615      	mov	r5, r2
 8006528:	e7ba      	b.n	80064a0 <_printf_i+0x150>
 800652a:	682b      	ldr	r3, [r5, #0]
 800652c:	1d1a      	adds	r2, r3, #4
 800652e:	602a      	str	r2, [r5, #0]
 8006530:	681d      	ldr	r5, [r3, #0]
 8006532:	6862      	ldr	r2, [r4, #4]
 8006534:	2100      	movs	r1, #0
 8006536:	4628      	mov	r0, r5
 8006538:	f7f9 fe4a 	bl	80001d0 <memchr>
 800653c:	b108      	cbz	r0, 8006542 <_printf_i+0x1f2>
 800653e:	1b40      	subs	r0, r0, r5
 8006540:	6060      	str	r0, [r4, #4]
 8006542:	6863      	ldr	r3, [r4, #4]
 8006544:	6123      	str	r3, [r4, #16]
 8006546:	2300      	movs	r3, #0
 8006548:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800654c:	e7a8      	b.n	80064a0 <_printf_i+0x150>
 800654e:	6923      	ldr	r3, [r4, #16]
 8006550:	462a      	mov	r2, r5
 8006552:	4649      	mov	r1, r9
 8006554:	4640      	mov	r0, r8
 8006556:	47d0      	blx	sl
 8006558:	3001      	adds	r0, #1
 800655a:	d0ab      	beq.n	80064b4 <_printf_i+0x164>
 800655c:	6823      	ldr	r3, [r4, #0]
 800655e:	079b      	lsls	r3, r3, #30
 8006560:	d413      	bmi.n	800658a <_printf_i+0x23a>
 8006562:	68e0      	ldr	r0, [r4, #12]
 8006564:	9b03      	ldr	r3, [sp, #12]
 8006566:	4298      	cmp	r0, r3
 8006568:	bfb8      	it	lt
 800656a:	4618      	movlt	r0, r3
 800656c:	e7a4      	b.n	80064b8 <_printf_i+0x168>
 800656e:	2301      	movs	r3, #1
 8006570:	4632      	mov	r2, r6
 8006572:	4649      	mov	r1, r9
 8006574:	4640      	mov	r0, r8
 8006576:	47d0      	blx	sl
 8006578:	3001      	adds	r0, #1
 800657a:	d09b      	beq.n	80064b4 <_printf_i+0x164>
 800657c:	3501      	adds	r5, #1
 800657e:	68e3      	ldr	r3, [r4, #12]
 8006580:	9903      	ldr	r1, [sp, #12]
 8006582:	1a5b      	subs	r3, r3, r1
 8006584:	42ab      	cmp	r3, r5
 8006586:	dcf2      	bgt.n	800656e <_printf_i+0x21e>
 8006588:	e7eb      	b.n	8006562 <_printf_i+0x212>
 800658a:	2500      	movs	r5, #0
 800658c:	f104 0619 	add.w	r6, r4, #25
 8006590:	e7f5      	b.n	800657e <_printf_i+0x22e>
 8006592:	bf00      	nop
 8006594:	08007f2b 	.word	0x08007f2b
 8006598:	08007f3c 	.word	0x08007f3c

0800659c <_sbrk_r>:
 800659c:	b538      	push	{r3, r4, r5, lr}
 800659e:	4d06      	ldr	r5, [pc, #24]	; (80065b8 <_sbrk_r+0x1c>)
 80065a0:	2300      	movs	r3, #0
 80065a2:	4604      	mov	r4, r0
 80065a4:	4608      	mov	r0, r1
 80065a6:	602b      	str	r3, [r5, #0]
 80065a8:	f7fb faa0 	bl	8001aec <_sbrk>
 80065ac:	1c43      	adds	r3, r0, #1
 80065ae:	d102      	bne.n	80065b6 <_sbrk_r+0x1a>
 80065b0:	682b      	ldr	r3, [r5, #0]
 80065b2:	b103      	cbz	r3, 80065b6 <_sbrk_r+0x1a>
 80065b4:	6023      	str	r3, [r4, #0]
 80065b6:	bd38      	pop	{r3, r4, r5, pc}
 80065b8:	20000840 	.word	0x20000840

080065bc <__swbuf_r>:
 80065bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065be:	460e      	mov	r6, r1
 80065c0:	4614      	mov	r4, r2
 80065c2:	4605      	mov	r5, r0
 80065c4:	b118      	cbz	r0, 80065ce <__swbuf_r+0x12>
 80065c6:	6983      	ldr	r3, [r0, #24]
 80065c8:	b90b      	cbnz	r3, 80065ce <__swbuf_r+0x12>
 80065ca:	f000 f9d9 	bl	8006980 <__sinit>
 80065ce:	4b21      	ldr	r3, [pc, #132]	; (8006654 <__swbuf_r+0x98>)
 80065d0:	429c      	cmp	r4, r3
 80065d2:	d12b      	bne.n	800662c <__swbuf_r+0x70>
 80065d4:	686c      	ldr	r4, [r5, #4]
 80065d6:	69a3      	ldr	r3, [r4, #24]
 80065d8:	60a3      	str	r3, [r4, #8]
 80065da:	89a3      	ldrh	r3, [r4, #12]
 80065dc:	071a      	lsls	r2, r3, #28
 80065de:	d52f      	bpl.n	8006640 <__swbuf_r+0x84>
 80065e0:	6923      	ldr	r3, [r4, #16]
 80065e2:	b36b      	cbz	r3, 8006640 <__swbuf_r+0x84>
 80065e4:	6923      	ldr	r3, [r4, #16]
 80065e6:	6820      	ldr	r0, [r4, #0]
 80065e8:	1ac0      	subs	r0, r0, r3
 80065ea:	6963      	ldr	r3, [r4, #20]
 80065ec:	b2f6      	uxtb	r6, r6
 80065ee:	4283      	cmp	r3, r0
 80065f0:	4637      	mov	r7, r6
 80065f2:	dc04      	bgt.n	80065fe <__swbuf_r+0x42>
 80065f4:	4621      	mov	r1, r4
 80065f6:	4628      	mov	r0, r5
 80065f8:	f000 f92e 	bl	8006858 <_fflush_r>
 80065fc:	bb30      	cbnz	r0, 800664c <__swbuf_r+0x90>
 80065fe:	68a3      	ldr	r3, [r4, #8]
 8006600:	3b01      	subs	r3, #1
 8006602:	60a3      	str	r3, [r4, #8]
 8006604:	6823      	ldr	r3, [r4, #0]
 8006606:	1c5a      	adds	r2, r3, #1
 8006608:	6022      	str	r2, [r4, #0]
 800660a:	701e      	strb	r6, [r3, #0]
 800660c:	6963      	ldr	r3, [r4, #20]
 800660e:	3001      	adds	r0, #1
 8006610:	4283      	cmp	r3, r0
 8006612:	d004      	beq.n	800661e <__swbuf_r+0x62>
 8006614:	89a3      	ldrh	r3, [r4, #12]
 8006616:	07db      	lsls	r3, r3, #31
 8006618:	d506      	bpl.n	8006628 <__swbuf_r+0x6c>
 800661a:	2e0a      	cmp	r6, #10
 800661c:	d104      	bne.n	8006628 <__swbuf_r+0x6c>
 800661e:	4621      	mov	r1, r4
 8006620:	4628      	mov	r0, r5
 8006622:	f000 f919 	bl	8006858 <_fflush_r>
 8006626:	b988      	cbnz	r0, 800664c <__swbuf_r+0x90>
 8006628:	4638      	mov	r0, r7
 800662a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800662c:	4b0a      	ldr	r3, [pc, #40]	; (8006658 <__swbuf_r+0x9c>)
 800662e:	429c      	cmp	r4, r3
 8006630:	d101      	bne.n	8006636 <__swbuf_r+0x7a>
 8006632:	68ac      	ldr	r4, [r5, #8]
 8006634:	e7cf      	b.n	80065d6 <__swbuf_r+0x1a>
 8006636:	4b09      	ldr	r3, [pc, #36]	; (800665c <__swbuf_r+0xa0>)
 8006638:	429c      	cmp	r4, r3
 800663a:	bf08      	it	eq
 800663c:	68ec      	ldreq	r4, [r5, #12]
 800663e:	e7ca      	b.n	80065d6 <__swbuf_r+0x1a>
 8006640:	4621      	mov	r1, r4
 8006642:	4628      	mov	r0, r5
 8006644:	f000 f80c 	bl	8006660 <__swsetup_r>
 8006648:	2800      	cmp	r0, #0
 800664a:	d0cb      	beq.n	80065e4 <__swbuf_r+0x28>
 800664c:	f04f 37ff 	mov.w	r7, #4294967295
 8006650:	e7ea      	b.n	8006628 <__swbuf_r+0x6c>
 8006652:	bf00      	nop
 8006654:	08007f70 	.word	0x08007f70
 8006658:	08007f90 	.word	0x08007f90
 800665c:	08007f50 	.word	0x08007f50

08006660 <__swsetup_r>:
 8006660:	4b32      	ldr	r3, [pc, #200]	; (800672c <__swsetup_r+0xcc>)
 8006662:	b570      	push	{r4, r5, r6, lr}
 8006664:	681d      	ldr	r5, [r3, #0]
 8006666:	4606      	mov	r6, r0
 8006668:	460c      	mov	r4, r1
 800666a:	b125      	cbz	r5, 8006676 <__swsetup_r+0x16>
 800666c:	69ab      	ldr	r3, [r5, #24]
 800666e:	b913      	cbnz	r3, 8006676 <__swsetup_r+0x16>
 8006670:	4628      	mov	r0, r5
 8006672:	f000 f985 	bl	8006980 <__sinit>
 8006676:	4b2e      	ldr	r3, [pc, #184]	; (8006730 <__swsetup_r+0xd0>)
 8006678:	429c      	cmp	r4, r3
 800667a:	d10f      	bne.n	800669c <__swsetup_r+0x3c>
 800667c:	686c      	ldr	r4, [r5, #4]
 800667e:	89a3      	ldrh	r3, [r4, #12]
 8006680:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006684:	0719      	lsls	r1, r3, #28
 8006686:	d42c      	bmi.n	80066e2 <__swsetup_r+0x82>
 8006688:	06dd      	lsls	r5, r3, #27
 800668a:	d411      	bmi.n	80066b0 <__swsetup_r+0x50>
 800668c:	2309      	movs	r3, #9
 800668e:	6033      	str	r3, [r6, #0]
 8006690:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006694:	81a3      	strh	r3, [r4, #12]
 8006696:	f04f 30ff 	mov.w	r0, #4294967295
 800669a:	e03e      	b.n	800671a <__swsetup_r+0xba>
 800669c:	4b25      	ldr	r3, [pc, #148]	; (8006734 <__swsetup_r+0xd4>)
 800669e:	429c      	cmp	r4, r3
 80066a0:	d101      	bne.n	80066a6 <__swsetup_r+0x46>
 80066a2:	68ac      	ldr	r4, [r5, #8]
 80066a4:	e7eb      	b.n	800667e <__swsetup_r+0x1e>
 80066a6:	4b24      	ldr	r3, [pc, #144]	; (8006738 <__swsetup_r+0xd8>)
 80066a8:	429c      	cmp	r4, r3
 80066aa:	bf08      	it	eq
 80066ac:	68ec      	ldreq	r4, [r5, #12]
 80066ae:	e7e6      	b.n	800667e <__swsetup_r+0x1e>
 80066b0:	0758      	lsls	r0, r3, #29
 80066b2:	d512      	bpl.n	80066da <__swsetup_r+0x7a>
 80066b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80066b6:	b141      	cbz	r1, 80066ca <__swsetup_r+0x6a>
 80066b8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80066bc:	4299      	cmp	r1, r3
 80066be:	d002      	beq.n	80066c6 <__swsetup_r+0x66>
 80066c0:	4630      	mov	r0, r6
 80066c2:	f7ff fb9d 	bl	8005e00 <_free_r>
 80066c6:	2300      	movs	r3, #0
 80066c8:	6363      	str	r3, [r4, #52]	; 0x34
 80066ca:	89a3      	ldrh	r3, [r4, #12]
 80066cc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80066d0:	81a3      	strh	r3, [r4, #12]
 80066d2:	2300      	movs	r3, #0
 80066d4:	6063      	str	r3, [r4, #4]
 80066d6:	6923      	ldr	r3, [r4, #16]
 80066d8:	6023      	str	r3, [r4, #0]
 80066da:	89a3      	ldrh	r3, [r4, #12]
 80066dc:	f043 0308 	orr.w	r3, r3, #8
 80066e0:	81a3      	strh	r3, [r4, #12]
 80066e2:	6923      	ldr	r3, [r4, #16]
 80066e4:	b94b      	cbnz	r3, 80066fa <__swsetup_r+0x9a>
 80066e6:	89a3      	ldrh	r3, [r4, #12]
 80066e8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80066ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80066f0:	d003      	beq.n	80066fa <__swsetup_r+0x9a>
 80066f2:	4621      	mov	r1, r4
 80066f4:	4630      	mov	r0, r6
 80066f6:	f000 fa09 	bl	8006b0c <__smakebuf_r>
 80066fa:	89a0      	ldrh	r0, [r4, #12]
 80066fc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006700:	f010 0301 	ands.w	r3, r0, #1
 8006704:	d00a      	beq.n	800671c <__swsetup_r+0xbc>
 8006706:	2300      	movs	r3, #0
 8006708:	60a3      	str	r3, [r4, #8]
 800670a:	6963      	ldr	r3, [r4, #20]
 800670c:	425b      	negs	r3, r3
 800670e:	61a3      	str	r3, [r4, #24]
 8006710:	6923      	ldr	r3, [r4, #16]
 8006712:	b943      	cbnz	r3, 8006726 <__swsetup_r+0xc6>
 8006714:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006718:	d1ba      	bne.n	8006690 <__swsetup_r+0x30>
 800671a:	bd70      	pop	{r4, r5, r6, pc}
 800671c:	0781      	lsls	r1, r0, #30
 800671e:	bf58      	it	pl
 8006720:	6963      	ldrpl	r3, [r4, #20]
 8006722:	60a3      	str	r3, [r4, #8]
 8006724:	e7f4      	b.n	8006710 <__swsetup_r+0xb0>
 8006726:	2000      	movs	r0, #0
 8006728:	e7f7      	b.n	800671a <__swsetup_r+0xba>
 800672a:	bf00      	nop
 800672c:	20000018 	.word	0x20000018
 8006730:	08007f70 	.word	0x08007f70
 8006734:	08007f90 	.word	0x08007f90
 8006738:	08007f50 	.word	0x08007f50

0800673c <abort>:
 800673c:	b508      	push	{r3, lr}
 800673e:	2006      	movs	r0, #6
 8006740:	f000 fa58 	bl	8006bf4 <raise>
 8006744:	2001      	movs	r0, #1
 8006746:	f7fb f959 	bl	80019fc <_exit>
	...

0800674c <__sflush_r>:
 800674c:	898a      	ldrh	r2, [r1, #12]
 800674e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006752:	4605      	mov	r5, r0
 8006754:	0710      	lsls	r0, r2, #28
 8006756:	460c      	mov	r4, r1
 8006758:	d458      	bmi.n	800680c <__sflush_r+0xc0>
 800675a:	684b      	ldr	r3, [r1, #4]
 800675c:	2b00      	cmp	r3, #0
 800675e:	dc05      	bgt.n	800676c <__sflush_r+0x20>
 8006760:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006762:	2b00      	cmp	r3, #0
 8006764:	dc02      	bgt.n	800676c <__sflush_r+0x20>
 8006766:	2000      	movs	r0, #0
 8006768:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800676c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800676e:	2e00      	cmp	r6, #0
 8006770:	d0f9      	beq.n	8006766 <__sflush_r+0x1a>
 8006772:	2300      	movs	r3, #0
 8006774:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006778:	682f      	ldr	r7, [r5, #0]
 800677a:	602b      	str	r3, [r5, #0]
 800677c:	d032      	beq.n	80067e4 <__sflush_r+0x98>
 800677e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006780:	89a3      	ldrh	r3, [r4, #12]
 8006782:	075a      	lsls	r2, r3, #29
 8006784:	d505      	bpl.n	8006792 <__sflush_r+0x46>
 8006786:	6863      	ldr	r3, [r4, #4]
 8006788:	1ac0      	subs	r0, r0, r3
 800678a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800678c:	b10b      	cbz	r3, 8006792 <__sflush_r+0x46>
 800678e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006790:	1ac0      	subs	r0, r0, r3
 8006792:	2300      	movs	r3, #0
 8006794:	4602      	mov	r2, r0
 8006796:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006798:	6a21      	ldr	r1, [r4, #32]
 800679a:	4628      	mov	r0, r5
 800679c:	47b0      	blx	r6
 800679e:	1c43      	adds	r3, r0, #1
 80067a0:	89a3      	ldrh	r3, [r4, #12]
 80067a2:	d106      	bne.n	80067b2 <__sflush_r+0x66>
 80067a4:	6829      	ldr	r1, [r5, #0]
 80067a6:	291d      	cmp	r1, #29
 80067a8:	d82c      	bhi.n	8006804 <__sflush_r+0xb8>
 80067aa:	4a2a      	ldr	r2, [pc, #168]	; (8006854 <__sflush_r+0x108>)
 80067ac:	40ca      	lsrs	r2, r1
 80067ae:	07d6      	lsls	r6, r2, #31
 80067b0:	d528      	bpl.n	8006804 <__sflush_r+0xb8>
 80067b2:	2200      	movs	r2, #0
 80067b4:	6062      	str	r2, [r4, #4]
 80067b6:	04d9      	lsls	r1, r3, #19
 80067b8:	6922      	ldr	r2, [r4, #16]
 80067ba:	6022      	str	r2, [r4, #0]
 80067bc:	d504      	bpl.n	80067c8 <__sflush_r+0x7c>
 80067be:	1c42      	adds	r2, r0, #1
 80067c0:	d101      	bne.n	80067c6 <__sflush_r+0x7a>
 80067c2:	682b      	ldr	r3, [r5, #0]
 80067c4:	b903      	cbnz	r3, 80067c8 <__sflush_r+0x7c>
 80067c6:	6560      	str	r0, [r4, #84]	; 0x54
 80067c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80067ca:	602f      	str	r7, [r5, #0]
 80067cc:	2900      	cmp	r1, #0
 80067ce:	d0ca      	beq.n	8006766 <__sflush_r+0x1a>
 80067d0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80067d4:	4299      	cmp	r1, r3
 80067d6:	d002      	beq.n	80067de <__sflush_r+0x92>
 80067d8:	4628      	mov	r0, r5
 80067da:	f7ff fb11 	bl	8005e00 <_free_r>
 80067de:	2000      	movs	r0, #0
 80067e0:	6360      	str	r0, [r4, #52]	; 0x34
 80067e2:	e7c1      	b.n	8006768 <__sflush_r+0x1c>
 80067e4:	6a21      	ldr	r1, [r4, #32]
 80067e6:	2301      	movs	r3, #1
 80067e8:	4628      	mov	r0, r5
 80067ea:	47b0      	blx	r6
 80067ec:	1c41      	adds	r1, r0, #1
 80067ee:	d1c7      	bne.n	8006780 <__sflush_r+0x34>
 80067f0:	682b      	ldr	r3, [r5, #0]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d0c4      	beq.n	8006780 <__sflush_r+0x34>
 80067f6:	2b1d      	cmp	r3, #29
 80067f8:	d001      	beq.n	80067fe <__sflush_r+0xb2>
 80067fa:	2b16      	cmp	r3, #22
 80067fc:	d101      	bne.n	8006802 <__sflush_r+0xb6>
 80067fe:	602f      	str	r7, [r5, #0]
 8006800:	e7b1      	b.n	8006766 <__sflush_r+0x1a>
 8006802:	89a3      	ldrh	r3, [r4, #12]
 8006804:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006808:	81a3      	strh	r3, [r4, #12]
 800680a:	e7ad      	b.n	8006768 <__sflush_r+0x1c>
 800680c:	690f      	ldr	r7, [r1, #16]
 800680e:	2f00      	cmp	r7, #0
 8006810:	d0a9      	beq.n	8006766 <__sflush_r+0x1a>
 8006812:	0793      	lsls	r3, r2, #30
 8006814:	680e      	ldr	r6, [r1, #0]
 8006816:	bf08      	it	eq
 8006818:	694b      	ldreq	r3, [r1, #20]
 800681a:	600f      	str	r7, [r1, #0]
 800681c:	bf18      	it	ne
 800681e:	2300      	movne	r3, #0
 8006820:	eba6 0807 	sub.w	r8, r6, r7
 8006824:	608b      	str	r3, [r1, #8]
 8006826:	f1b8 0f00 	cmp.w	r8, #0
 800682a:	dd9c      	ble.n	8006766 <__sflush_r+0x1a>
 800682c:	6a21      	ldr	r1, [r4, #32]
 800682e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006830:	4643      	mov	r3, r8
 8006832:	463a      	mov	r2, r7
 8006834:	4628      	mov	r0, r5
 8006836:	47b0      	blx	r6
 8006838:	2800      	cmp	r0, #0
 800683a:	dc06      	bgt.n	800684a <__sflush_r+0xfe>
 800683c:	89a3      	ldrh	r3, [r4, #12]
 800683e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006842:	81a3      	strh	r3, [r4, #12]
 8006844:	f04f 30ff 	mov.w	r0, #4294967295
 8006848:	e78e      	b.n	8006768 <__sflush_r+0x1c>
 800684a:	4407      	add	r7, r0
 800684c:	eba8 0800 	sub.w	r8, r8, r0
 8006850:	e7e9      	b.n	8006826 <__sflush_r+0xda>
 8006852:	bf00      	nop
 8006854:	20400001 	.word	0x20400001

08006858 <_fflush_r>:
 8006858:	b538      	push	{r3, r4, r5, lr}
 800685a:	690b      	ldr	r3, [r1, #16]
 800685c:	4605      	mov	r5, r0
 800685e:	460c      	mov	r4, r1
 8006860:	b913      	cbnz	r3, 8006868 <_fflush_r+0x10>
 8006862:	2500      	movs	r5, #0
 8006864:	4628      	mov	r0, r5
 8006866:	bd38      	pop	{r3, r4, r5, pc}
 8006868:	b118      	cbz	r0, 8006872 <_fflush_r+0x1a>
 800686a:	6983      	ldr	r3, [r0, #24]
 800686c:	b90b      	cbnz	r3, 8006872 <_fflush_r+0x1a>
 800686e:	f000 f887 	bl	8006980 <__sinit>
 8006872:	4b14      	ldr	r3, [pc, #80]	; (80068c4 <_fflush_r+0x6c>)
 8006874:	429c      	cmp	r4, r3
 8006876:	d11b      	bne.n	80068b0 <_fflush_r+0x58>
 8006878:	686c      	ldr	r4, [r5, #4]
 800687a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800687e:	2b00      	cmp	r3, #0
 8006880:	d0ef      	beq.n	8006862 <_fflush_r+0xa>
 8006882:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006884:	07d0      	lsls	r0, r2, #31
 8006886:	d404      	bmi.n	8006892 <_fflush_r+0x3a>
 8006888:	0599      	lsls	r1, r3, #22
 800688a:	d402      	bmi.n	8006892 <_fflush_r+0x3a>
 800688c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800688e:	f000 f915 	bl	8006abc <__retarget_lock_acquire_recursive>
 8006892:	4628      	mov	r0, r5
 8006894:	4621      	mov	r1, r4
 8006896:	f7ff ff59 	bl	800674c <__sflush_r>
 800689a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800689c:	07da      	lsls	r2, r3, #31
 800689e:	4605      	mov	r5, r0
 80068a0:	d4e0      	bmi.n	8006864 <_fflush_r+0xc>
 80068a2:	89a3      	ldrh	r3, [r4, #12]
 80068a4:	059b      	lsls	r3, r3, #22
 80068a6:	d4dd      	bmi.n	8006864 <_fflush_r+0xc>
 80068a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80068aa:	f000 f908 	bl	8006abe <__retarget_lock_release_recursive>
 80068ae:	e7d9      	b.n	8006864 <_fflush_r+0xc>
 80068b0:	4b05      	ldr	r3, [pc, #20]	; (80068c8 <_fflush_r+0x70>)
 80068b2:	429c      	cmp	r4, r3
 80068b4:	d101      	bne.n	80068ba <_fflush_r+0x62>
 80068b6:	68ac      	ldr	r4, [r5, #8]
 80068b8:	e7df      	b.n	800687a <_fflush_r+0x22>
 80068ba:	4b04      	ldr	r3, [pc, #16]	; (80068cc <_fflush_r+0x74>)
 80068bc:	429c      	cmp	r4, r3
 80068be:	bf08      	it	eq
 80068c0:	68ec      	ldreq	r4, [r5, #12]
 80068c2:	e7da      	b.n	800687a <_fflush_r+0x22>
 80068c4:	08007f70 	.word	0x08007f70
 80068c8:	08007f90 	.word	0x08007f90
 80068cc:	08007f50 	.word	0x08007f50

080068d0 <std>:
 80068d0:	2300      	movs	r3, #0
 80068d2:	b510      	push	{r4, lr}
 80068d4:	4604      	mov	r4, r0
 80068d6:	e9c0 3300 	strd	r3, r3, [r0]
 80068da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80068de:	6083      	str	r3, [r0, #8]
 80068e0:	8181      	strh	r1, [r0, #12]
 80068e2:	6643      	str	r3, [r0, #100]	; 0x64
 80068e4:	81c2      	strh	r2, [r0, #14]
 80068e6:	6183      	str	r3, [r0, #24]
 80068e8:	4619      	mov	r1, r3
 80068ea:	2208      	movs	r2, #8
 80068ec:	305c      	adds	r0, #92	; 0x5c
 80068ee:	f7ff f9af 	bl	8005c50 <memset>
 80068f2:	4b05      	ldr	r3, [pc, #20]	; (8006908 <std+0x38>)
 80068f4:	6263      	str	r3, [r4, #36]	; 0x24
 80068f6:	4b05      	ldr	r3, [pc, #20]	; (800690c <std+0x3c>)
 80068f8:	62a3      	str	r3, [r4, #40]	; 0x28
 80068fa:	4b05      	ldr	r3, [pc, #20]	; (8006910 <std+0x40>)
 80068fc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80068fe:	4b05      	ldr	r3, [pc, #20]	; (8006914 <std+0x44>)
 8006900:	6224      	str	r4, [r4, #32]
 8006902:	6323      	str	r3, [r4, #48]	; 0x30
 8006904:	bd10      	pop	{r4, pc}
 8006906:	bf00      	nop
 8006908:	08006c2d 	.word	0x08006c2d
 800690c:	08006c4f 	.word	0x08006c4f
 8006910:	08006c87 	.word	0x08006c87
 8006914:	08006cab 	.word	0x08006cab

08006918 <_cleanup_r>:
 8006918:	4901      	ldr	r1, [pc, #4]	; (8006920 <_cleanup_r+0x8>)
 800691a:	f000 b8af 	b.w	8006a7c <_fwalk_reent>
 800691e:	bf00      	nop
 8006920:	08006859 	.word	0x08006859

08006924 <__sfmoreglue>:
 8006924:	b570      	push	{r4, r5, r6, lr}
 8006926:	2268      	movs	r2, #104	; 0x68
 8006928:	1e4d      	subs	r5, r1, #1
 800692a:	4355      	muls	r5, r2
 800692c:	460e      	mov	r6, r1
 800692e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006932:	f7ff fad1 	bl	8005ed8 <_malloc_r>
 8006936:	4604      	mov	r4, r0
 8006938:	b140      	cbz	r0, 800694c <__sfmoreglue+0x28>
 800693a:	2100      	movs	r1, #0
 800693c:	e9c0 1600 	strd	r1, r6, [r0]
 8006940:	300c      	adds	r0, #12
 8006942:	60a0      	str	r0, [r4, #8]
 8006944:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006948:	f7ff f982 	bl	8005c50 <memset>
 800694c:	4620      	mov	r0, r4
 800694e:	bd70      	pop	{r4, r5, r6, pc}

08006950 <__sfp_lock_acquire>:
 8006950:	4801      	ldr	r0, [pc, #4]	; (8006958 <__sfp_lock_acquire+0x8>)
 8006952:	f000 b8b3 	b.w	8006abc <__retarget_lock_acquire_recursive>
 8006956:	bf00      	nop
 8006958:	20000845 	.word	0x20000845

0800695c <__sfp_lock_release>:
 800695c:	4801      	ldr	r0, [pc, #4]	; (8006964 <__sfp_lock_release+0x8>)
 800695e:	f000 b8ae 	b.w	8006abe <__retarget_lock_release_recursive>
 8006962:	bf00      	nop
 8006964:	20000845 	.word	0x20000845

08006968 <__sinit_lock_acquire>:
 8006968:	4801      	ldr	r0, [pc, #4]	; (8006970 <__sinit_lock_acquire+0x8>)
 800696a:	f000 b8a7 	b.w	8006abc <__retarget_lock_acquire_recursive>
 800696e:	bf00      	nop
 8006970:	20000846 	.word	0x20000846

08006974 <__sinit_lock_release>:
 8006974:	4801      	ldr	r0, [pc, #4]	; (800697c <__sinit_lock_release+0x8>)
 8006976:	f000 b8a2 	b.w	8006abe <__retarget_lock_release_recursive>
 800697a:	bf00      	nop
 800697c:	20000846 	.word	0x20000846

08006980 <__sinit>:
 8006980:	b510      	push	{r4, lr}
 8006982:	4604      	mov	r4, r0
 8006984:	f7ff fff0 	bl	8006968 <__sinit_lock_acquire>
 8006988:	69a3      	ldr	r3, [r4, #24]
 800698a:	b11b      	cbz	r3, 8006994 <__sinit+0x14>
 800698c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006990:	f7ff bff0 	b.w	8006974 <__sinit_lock_release>
 8006994:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006998:	6523      	str	r3, [r4, #80]	; 0x50
 800699a:	4b13      	ldr	r3, [pc, #76]	; (80069e8 <__sinit+0x68>)
 800699c:	4a13      	ldr	r2, [pc, #76]	; (80069ec <__sinit+0x6c>)
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	62a2      	str	r2, [r4, #40]	; 0x28
 80069a2:	42a3      	cmp	r3, r4
 80069a4:	bf04      	itt	eq
 80069a6:	2301      	moveq	r3, #1
 80069a8:	61a3      	streq	r3, [r4, #24]
 80069aa:	4620      	mov	r0, r4
 80069ac:	f000 f820 	bl	80069f0 <__sfp>
 80069b0:	6060      	str	r0, [r4, #4]
 80069b2:	4620      	mov	r0, r4
 80069b4:	f000 f81c 	bl	80069f0 <__sfp>
 80069b8:	60a0      	str	r0, [r4, #8]
 80069ba:	4620      	mov	r0, r4
 80069bc:	f000 f818 	bl	80069f0 <__sfp>
 80069c0:	2200      	movs	r2, #0
 80069c2:	60e0      	str	r0, [r4, #12]
 80069c4:	2104      	movs	r1, #4
 80069c6:	6860      	ldr	r0, [r4, #4]
 80069c8:	f7ff ff82 	bl	80068d0 <std>
 80069cc:	68a0      	ldr	r0, [r4, #8]
 80069ce:	2201      	movs	r2, #1
 80069d0:	2109      	movs	r1, #9
 80069d2:	f7ff ff7d 	bl	80068d0 <std>
 80069d6:	68e0      	ldr	r0, [r4, #12]
 80069d8:	2202      	movs	r2, #2
 80069da:	2112      	movs	r1, #18
 80069dc:	f7ff ff78 	bl	80068d0 <std>
 80069e0:	2301      	movs	r3, #1
 80069e2:	61a3      	str	r3, [r4, #24]
 80069e4:	e7d2      	b.n	800698c <__sinit+0xc>
 80069e6:	bf00      	nop
 80069e8:	08007e68 	.word	0x08007e68
 80069ec:	08006919 	.word	0x08006919

080069f0 <__sfp>:
 80069f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069f2:	4607      	mov	r7, r0
 80069f4:	f7ff ffac 	bl	8006950 <__sfp_lock_acquire>
 80069f8:	4b1e      	ldr	r3, [pc, #120]	; (8006a74 <__sfp+0x84>)
 80069fa:	681e      	ldr	r6, [r3, #0]
 80069fc:	69b3      	ldr	r3, [r6, #24]
 80069fe:	b913      	cbnz	r3, 8006a06 <__sfp+0x16>
 8006a00:	4630      	mov	r0, r6
 8006a02:	f7ff ffbd 	bl	8006980 <__sinit>
 8006a06:	3648      	adds	r6, #72	; 0x48
 8006a08:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006a0c:	3b01      	subs	r3, #1
 8006a0e:	d503      	bpl.n	8006a18 <__sfp+0x28>
 8006a10:	6833      	ldr	r3, [r6, #0]
 8006a12:	b30b      	cbz	r3, 8006a58 <__sfp+0x68>
 8006a14:	6836      	ldr	r6, [r6, #0]
 8006a16:	e7f7      	b.n	8006a08 <__sfp+0x18>
 8006a18:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006a1c:	b9d5      	cbnz	r5, 8006a54 <__sfp+0x64>
 8006a1e:	4b16      	ldr	r3, [pc, #88]	; (8006a78 <__sfp+0x88>)
 8006a20:	60e3      	str	r3, [r4, #12]
 8006a22:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006a26:	6665      	str	r5, [r4, #100]	; 0x64
 8006a28:	f000 f847 	bl	8006aba <__retarget_lock_init_recursive>
 8006a2c:	f7ff ff96 	bl	800695c <__sfp_lock_release>
 8006a30:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006a34:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006a38:	6025      	str	r5, [r4, #0]
 8006a3a:	61a5      	str	r5, [r4, #24]
 8006a3c:	2208      	movs	r2, #8
 8006a3e:	4629      	mov	r1, r5
 8006a40:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006a44:	f7ff f904 	bl	8005c50 <memset>
 8006a48:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006a4c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006a50:	4620      	mov	r0, r4
 8006a52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006a54:	3468      	adds	r4, #104	; 0x68
 8006a56:	e7d9      	b.n	8006a0c <__sfp+0x1c>
 8006a58:	2104      	movs	r1, #4
 8006a5a:	4638      	mov	r0, r7
 8006a5c:	f7ff ff62 	bl	8006924 <__sfmoreglue>
 8006a60:	4604      	mov	r4, r0
 8006a62:	6030      	str	r0, [r6, #0]
 8006a64:	2800      	cmp	r0, #0
 8006a66:	d1d5      	bne.n	8006a14 <__sfp+0x24>
 8006a68:	f7ff ff78 	bl	800695c <__sfp_lock_release>
 8006a6c:	230c      	movs	r3, #12
 8006a6e:	603b      	str	r3, [r7, #0]
 8006a70:	e7ee      	b.n	8006a50 <__sfp+0x60>
 8006a72:	bf00      	nop
 8006a74:	08007e68 	.word	0x08007e68
 8006a78:	ffff0001 	.word	0xffff0001

08006a7c <_fwalk_reent>:
 8006a7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a80:	4606      	mov	r6, r0
 8006a82:	4688      	mov	r8, r1
 8006a84:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006a88:	2700      	movs	r7, #0
 8006a8a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006a8e:	f1b9 0901 	subs.w	r9, r9, #1
 8006a92:	d505      	bpl.n	8006aa0 <_fwalk_reent+0x24>
 8006a94:	6824      	ldr	r4, [r4, #0]
 8006a96:	2c00      	cmp	r4, #0
 8006a98:	d1f7      	bne.n	8006a8a <_fwalk_reent+0xe>
 8006a9a:	4638      	mov	r0, r7
 8006a9c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006aa0:	89ab      	ldrh	r3, [r5, #12]
 8006aa2:	2b01      	cmp	r3, #1
 8006aa4:	d907      	bls.n	8006ab6 <_fwalk_reent+0x3a>
 8006aa6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006aaa:	3301      	adds	r3, #1
 8006aac:	d003      	beq.n	8006ab6 <_fwalk_reent+0x3a>
 8006aae:	4629      	mov	r1, r5
 8006ab0:	4630      	mov	r0, r6
 8006ab2:	47c0      	blx	r8
 8006ab4:	4307      	orrs	r7, r0
 8006ab6:	3568      	adds	r5, #104	; 0x68
 8006ab8:	e7e9      	b.n	8006a8e <_fwalk_reent+0x12>

08006aba <__retarget_lock_init_recursive>:
 8006aba:	4770      	bx	lr

08006abc <__retarget_lock_acquire_recursive>:
 8006abc:	4770      	bx	lr

08006abe <__retarget_lock_release_recursive>:
 8006abe:	4770      	bx	lr

08006ac0 <__swhatbuf_r>:
 8006ac0:	b570      	push	{r4, r5, r6, lr}
 8006ac2:	460e      	mov	r6, r1
 8006ac4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ac8:	2900      	cmp	r1, #0
 8006aca:	b096      	sub	sp, #88	; 0x58
 8006acc:	4614      	mov	r4, r2
 8006ace:	461d      	mov	r5, r3
 8006ad0:	da08      	bge.n	8006ae4 <__swhatbuf_r+0x24>
 8006ad2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	602a      	str	r2, [r5, #0]
 8006ada:	061a      	lsls	r2, r3, #24
 8006adc:	d410      	bmi.n	8006b00 <__swhatbuf_r+0x40>
 8006ade:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006ae2:	e00e      	b.n	8006b02 <__swhatbuf_r+0x42>
 8006ae4:	466a      	mov	r2, sp
 8006ae6:	f000 f907 	bl	8006cf8 <_fstat_r>
 8006aea:	2800      	cmp	r0, #0
 8006aec:	dbf1      	blt.n	8006ad2 <__swhatbuf_r+0x12>
 8006aee:	9a01      	ldr	r2, [sp, #4]
 8006af0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006af4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006af8:	425a      	negs	r2, r3
 8006afa:	415a      	adcs	r2, r3
 8006afc:	602a      	str	r2, [r5, #0]
 8006afe:	e7ee      	b.n	8006ade <__swhatbuf_r+0x1e>
 8006b00:	2340      	movs	r3, #64	; 0x40
 8006b02:	2000      	movs	r0, #0
 8006b04:	6023      	str	r3, [r4, #0]
 8006b06:	b016      	add	sp, #88	; 0x58
 8006b08:	bd70      	pop	{r4, r5, r6, pc}
	...

08006b0c <__smakebuf_r>:
 8006b0c:	898b      	ldrh	r3, [r1, #12]
 8006b0e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006b10:	079d      	lsls	r5, r3, #30
 8006b12:	4606      	mov	r6, r0
 8006b14:	460c      	mov	r4, r1
 8006b16:	d507      	bpl.n	8006b28 <__smakebuf_r+0x1c>
 8006b18:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006b1c:	6023      	str	r3, [r4, #0]
 8006b1e:	6123      	str	r3, [r4, #16]
 8006b20:	2301      	movs	r3, #1
 8006b22:	6163      	str	r3, [r4, #20]
 8006b24:	b002      	add	sp, #8
 8006b26:	bd70      	pop	{r4, r5, r6, pc}
 8006b28:	ab01      	add	r3, sp, #4
 8006b2a:	466a      	mov	r2, sp
 8006b2c:	f7ff ffc8 	bl	8006ac0 <__swhatbuf_r>
 8006b30:	9900      	ldr	r1, [sp, #0]
 8006b32:	4605      	mov	r5, r0
 8006b34:	4630      	mov	r0, r6
 8006b36:	f7ff f9cf 	bl	8005ed8 <_malloc_r>
 8006b3a:	b948      	cbnz	r0, 8006b50 <__smakebuf_r+0x44>
 8006b3c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b40:	059a      	lsls	r2, r3, #22
 8006b42:	d4ef      	bmi.n	8006b24 <__smakebuf_r+0x18>
 8006b44:	f023 0303 	bic.w	r3, r3, #3
 8006b48:	f043 0302 	orr.w	r3, r3, #2
 8006b4c:	81a3      	strh	r3, [r4, #12]
 8006b4e:	e7e3      	b.n	8006b18 <__smakebuf_r+0xc>
 8006b50:	4b0d      	ldr	r3, [pc, #52]	; (8006b88 <__smakebuf_r+0x7c>)
 8006b52:	62b3      	str	r3, [r6, #40]	; 0x28
 8006b54:	89a3      	ldrh	r3, [r4, #12]
 8006b56:	6020      	str	r0, [r4, #0]
 8006b58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b5c:	81a3      	strh	r3, [r4, #12]
 8006b5e:	9b00      	ldr	r3, [sp, #0]
 8006b60:	6163      	str	r3, [r4, #20]
 8006b62:	9b01      	ldr	r3, [sp, #4]
 8006b64:	6120      	str	r0, [r4, #16]
 8006b66:	b15b      	cbz	r3, 8006b80 <__smakebuf_r+0x74>
 8006b68:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006b6c:	4630      	mov	r0, r6
 8006b6e:	f000 f8d5 	bl	8006d1c <_isatty_r>
 8006b72:	b128      	cbz	r0, 8006b80 <__smakebuf_r+0x74>
 8006b74:	89a3      	ldrh	r3, [r4, #12]
 8006b76:	f023 0303 	bic.w	r3, r3, #3
 8006b7a:	f043 0301 	orr.w	r3, r3, #1
 8006b7e:	81a3      	strh	r3, [r4, #12]
 8006b80:	89a0      	ldrh	r0, [r4, #12]
 8006b82:	4305      	orrs	r5, r0
 8006b84:	81a5      	strh	r5, [r4, #12]
 8006b86:	e7cd      	b.n	8006b24 <__smakebuf_r+0x18>
 8006b88:	08006919 	.word	0x08006919

08006b8c <__malloc_lock>:
 8006b8c:	4801      	ldr	r0, [pc, #4]	; (8006b94 <__malloc_lock+0x8>)
 8006b8e:	f7ff bf95 	b.w	8006abc <__retarget_lock_acquire_recursive>
 8006b92:	bf00      	nop
 8006b94:	20000844 	.word	0x20000844

08006b98 <__malloc_unlock>:
 8006b98:	4801      	ldr	r0, [pc, #4]	; (8006ba0 <__malloc_unlock+0x8>)
 8006b9a:	f7ff bf90 	b.w	8006abe <__retarget_lock_release_recursive>
 8006b9e:	bf00      	nop
 8006ba0:	20000844 	.word	0x20000844

08006ba4 <_raise_r>:
 8006ba4:	291f      	cmp	r1, #31
 8006ba6:	b538      	push	{r3, r4, r5, lr}
 8006ba8:	4604      	mov	r4, r0
 8006baa:	460d      	mov	r5, r1
 8006bac:	d904      	bls.n	8006bb8 <_raise_r+0x14>
 8006bae:	2316      	movs	r3, #22
 8006bb0:	6003      	str	r3, [r0, #0]
 8006bb2:	f04f 30ff 	mov.w	r0, #4294967295
 8006bb6:	bd38      	pop	{r3, r4, r5, pc}
 8006bb8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006bba:	b112      	cbz	r2, 8006bc2 <_raise_r+0x1e>
 8006bbc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006bc0:	b94b      	cbnz	r3, 8006bd6 <_raise_r+0x32>
 8006bc2:	4620      	mov	r0, r4
 8006bc4:	f000 f830 	bl	8006c28 <_getpid_r>
 8006bc8:	462a      	mov	r2, r5
 8006bca:	4601      	mov	r1, r0
 8006bcc:	4620      	mov	r0, r4
 8006bce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006bd2:	f000 b817 	b.w	8006c04 <_kill_r>
 8006bd6:	2b01      	cmp	r3, #1
 8006bd8:	d00a      	beq.n	8006bf0 <_raise_r+0x4c>
 8006bda:	1c59      	adds	r1, r3, #1
 8006bdc:	d103      	bne.n	8006be6 <_raise_r+0x42>
 8006bde:	2316      	movs	r3, #22
 8006be0:	6003      	str	r3, [r0, #0]
 8006be2:	2001      	movs	r0, #1
 8006be4:	e7e7      	b.n	8006bb6 <_raise_r+0x12>
 8006be6:	2400      	movs	r4, #0
 8006be8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006bec:	4628      	mov	r0, r5
 8006bee:	4798      	blx	r3
 8006bf0:	2000      	movs	r0, #0
 8006bf2:	e7e0      	b.n	8006bb6 <_raise_r+0x12>

08006bf4 <raise>:
 8006bf4:	4b02      	ldr	r3, [pc, #8]	; (8006c00 <raise+0xc>)
 8006bf6:	4601      	mov	r1, r0
 8006bf8:	6818      	ldr	r0, [r3, #0]
 8006bfa:	f7ff bfd3 	b.w	8006ba4 <_raise_r>
 8006bfe:	bf00      	nop
 8006c00:	20000018 	.word	0x20000018

08006c04 <_kill_r>:
 8006c04:	b538      	push	{r3, r4, r5, lr}
 8006c06:	4d07      	ldr	r5, [pc, #28]	; (8006c24 <_kill_r+0x20>)
 8006c08:	2300      	movs	r3, #0
 8006c0a:	4604      	mov	r4, r0
 8006c0c:	4608      	mov	r0, r1
 8006c0e:	4611      	mov	r1, r2
 8006c10:	602b      	str	r3, [r5, #0]
 8006c12:	f7fa fee3 	bl	80019dc <_kill>
 8006c16:	1c43      	adds	r3, r0, #1
 8006c18:	d102      	bne.n	8006c20 <_kill_r+0x1c>
 8006c1a:	682b      	ldr	r3, [r5, #0]
 8006c1c:	b103      	cbz	r3, 8006c20 <_kill_r+0x1c>
 8006c1e:	6023      	str	r3, [r4, #0]
 8006c20:	bd38      	pop	{r3, r4, r5, pc}
 8006c22:	bf00      	nop
 8006c24:	20000840 	.word	0x20000840

08006c28 <_getpid_r>:
 8006c28:	f7fa bed0 	b.w	80019cc <_getpid>

08006c2c <__sread>:
 8006c2c:	b510      	push	{r4, lr}
 8006c2e:	460c      	mov	r4, r1
 8006c30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c34:	f000 f894 	bl	8006d60 <_read_r>
 8006c38:	2800      	cmp	r0, #0
 8006c3a:	bfab      	itete	ge
 8006c3c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006c3e:	89a3      	ldrhlt	r3, [r4, #12]
 8006c40:	181b      	addge	r3, r3, r0
 8006c42:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006c46:	bfac      	ite	ge
 8006c48:	6563      	strge	r3, [r4, #84]	; 0x54
 8006c4a:	81a3      	strhlt	r3, [r4, #12]
 8006c4c:	bd10      	pop	{r4, pc}

08006c4e <__swrite>:
 8006c4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c52:	461f      	mov	r7, r3
 8006c54:	898b      	ldrh	r3, [r1, #12]
 8006c56:	05db      	lsls	r3, r3, #23
 8006c58:	4605      	mov	r5, r0
 8006c5a:	460c      	mov	r4, r1
 8006c5c:	4616      	mov	r6, r2
 8006c5e:	d505      	bpl.n	8006c6c <__swrite+0x1e>
 8006c60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c64:	2302      	movs	r3, #2
 8006c66:	2200      	movs	r2, #0
 8006c68:	f000 f868 	bl	8006d3c <_lseek_r>
 8006c6c:	89a3      	ldrh	r3, [r4, #12]
 8006c6e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006c72:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006c76:	81a3      	strh	r3, [r4, #12]
 8006c78:	4632      	mov	r2, r6
 8006c7a:	463b      	mov	r3, r7
 8006c7c:	4628      	mov	r0, r5
 8006c7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006c82:	f000 b817 	b.w	8006cb4 <_write_r>

08006c86 <__sseek>:
 8006c86:	b510      	push	{r4, lr}
 8006c88:	460c      	mov	r4, r1
 8006c8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c8e:	f000 f855 	bl	8006d3c <_lseek_r>
 8006c92:	1c43      	adds	r3, r0, #1
 8006c94:	89a3      	ldrh	r3, [r4, #12]
 8006c96:	bf15      	itete	ne
 8006c98:	6560      	strne	r0, [r4, #84]	; 0x54
 8006c9a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006c9e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006ca2:	81a3      	strheq	r3, [r4, #12]
 8006ca4:	bf18      	it	ne
 8006ca6:	81a3      	strhne	r3, [r4, #12]
 8006ca8:	bd10      	pop	{r4, pc}

08006caa <__sclose>:
 8006caa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006cae:	f000 b813 	b.w	8006cd8 <_close_r>
	...

08006cb4 <_write_r>:
 8006cb4:	b538      	push	{r3, r4, r5, lr}
 8006cb6:	4d07      	ldr	r5, [pc, #28]	; (8006cd4 <_write_r+0x20>)
 8006cb8:	4604      	mov	r4, r0
 8006cba:	4608      	mov	r0, r1
 8006cbc:	4611      	mov	r1, r2
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	602a      	str	r2, [r5, #0]
 8006cc2:	461a      	mov	r2, r3
 8006cc4:	f7fa fec1 	bl	8001a4a <_write>
 8006cc8:	1c43      	adds	r3, r0, #1
 8006cca:	d102      	bne.n	8006cd2 <_write_r+0x1e>
 8006ccc:	682b      	ldr	r3, [r5, #0]
 8006cce:	b103      	cbz	r3, 8006cd2 <_write_r+0x1e>
 8006cd0:	6023      	str	r3, [r4, #0]
 8006cd2:	bd38      	pop	{r3, r4, r5, pc}
 8006cd4:	20000840 	.word	0x20000840

08006cd8 <_close_r>:
 8006cd8:	b538      	push	{r3, r4, r5, lr}
 8006cda:	4d06      	ldr	r5, [pc, #24]	; (8006cf4 <_close_r+0x1c>)
 8006cdc:	2300      	movs	r3, #0
 8006cde:	4604      	mov	r4, r0
 8006ce0:	4608      	mov	r0, r1
 8006ce2:	602b      	str	r3, [r5, #0]
 8006ce4:	f7fa fecd 	bl	8001a82 <_close>
 8006ce8:	1c43      	adds	r3, r0, #1
 8006cea:	d102      	bne.n	8006cf2 <_close_r+0x1a>
 8006cec:	682b      	ldr	r3, [r5, #0]
 8006cee:	b103      	cbz	r3, 8006cf2 <_close_r+0x1a>
 8006cf0:	6023      	str	r3, [r4, #0]
 8006cf2:	bd38      	pop	{r3, r4, r5, pc}
 8006cf4:	20000840 	.word	0x20000840

08006cf8 <_fstat_r>:
 8006cf8:	b538      	push	{r3, r4, r5, lr}
 8006cfa:	4d07      	ldr	r5, [pc, #28]	; (8006d18 <_fstat_r+0x20>)
 8006cfc:	2300      	movs	r3, #0
 8006cfe:	4604      	mov	r4, r0
 8006d00:	4608      	mov	r0, r1
 8006d02:	4611      	mov	r1, r2
 8006d04:	602b      	str	r3, [r5, #0]
 8006d06:	f7fa fec8 	bl	8001a9a <_fstat>
 8006d0a:	1c43      	adds	r3, r0, #1
 8006d0c:	d102      	bne.n	8006d14 <_fstat_r+0x1c>
 8006d0e:	682b      	ldr	r3, [r5, #0]
 8006d10:	b103      	cbz	r3, 8006d14 <_fstat_r+0x1c>
 8006d12:	6023      	str	r3, [r4, #0]
 8006d14:	bd38      	pop	{r3, r4, r5, pc}
 8006d16:	bf00      	nop
 8006d18:	20000840 	.word	0x20000840

08006d1c <_isatty_r>:
 8006d1c:	b538      	push	{r3, r4, r5, lr}
 8006d1e:	4d06      	ldr	r5, [pc, #24]	; (8006d38 <_isatty_r+0x1c>)
 8006d20:	2300      	movs	r3, #0
 8006d22:	4604      	mov	r4, r0
 8006d24:	4608      	mov	r0, r1
 8006d26:	602b      	str	r3, [r5, #0]
 8006d28:	f7fa fec7 	bl	8001aba <_isatty>
 8006d2c:	1c43      	adds	r3, r0, #1
 8006d2e:	d102      	bne.n	8006d36 <_isatty_r+0x1a>
 8006d30:	682b      	ldr	r3, [r5, #0]
 8006d32:	b103      	cbz	r3, 8006d36 <_isatty_r+0x1a>
 8006d34:	6023      	str	r3, [r4, #0]
 8006d36:	bd38      	pop	{r3, r4, r5, pc}
 8006d38:	20000840 	.word	0x20000840

08006d3c <_lseek_r>:
 8006d3c:	b538      	push	{r3, r4, r5, lr}
 8006d3e:	4d07      	ldr	r5, [pc, #28]	; (8006d5c <_lseek_r+0x20>)
 8006d40:	4604      	mov	r4, r0
 8006d42:	4608      	mov	r0, r1
 8006d44:	4611      	mov	r1, r2
 8006d46:	2200      	movs	r2, #0
 8006d48:	602a      	str	r2, [r5, #0]
 8006d4a:	461a      	mov	r2, r3
 8006d4c:	f7fa fec0 	bl	8001ad0 <_lseek>
 8006d50:	1c43      	adds	r3, r0, #1
 8006d52:	d102      	bne.n	8006d5a <_lseek_r+0x1e>
 8006d54:	682b      	ldr	r3, [r5, #0]
 8006d56:	b103      	cbz	r3, 8006d5a <_lseek_r+0x1e>
 8006d58:	6023      	str	r3, [r4, #0]
 8006d5a:	bd38      	pop	{r3, r4, r5, pc}
 8006d5c:	20000840 	.word	0x20000840

08006d60 <_read_r>:
 8006d60:	b538      	push	{r3, r4, r5, lr}
 8006d62:	4d07      	ldr	r5, [pc, #28]	; (8006d80 <_read_r+0x20>)
 8006d64:	4604      	mov	r4, r0
 8006d66:	4608      	mov	r0, r1
 8006d68:	4611      	mov	r1, r2
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	602a      	str	r2, [r5, #0]
 8006d6e:	461a      	mov	r2, r3
 8006d70:	f7fa fe4e 	bl	8001a10 <_read>
 8006d74:	1c43      	adds	r3, r0, #1
 8006d76:	d102      	bne.n	8006d7e <_read_r+0x1e>
 8006d78:	682b      	ldr	r3, [r5, #0]
 8006d7a:	b103      	cbz	r3, 8006d7e <_read_r+0x1e>
 8006d7c:	6023      	str	r3, [r4, #0]
 8006d7e:	bd38      	pop	{r3, r4, r5, pc}
 8006d80:	20000840 	.word	0x20000840
 8006d84:	00000000 	.word	0x00000000

08006d88 <sin>:
 8006d88:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006d8a:	ec53 2b10 	vmov	r2, r3, d0
 8006d8e:	4828      	ldr	r0, [pc, #160]	; (8006e30 <sin+0xa8>)
 8006d90:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8006d94:	4281      	cmp	r1, r0
 8006d96:	dc07      	bgt.n	8006da8 <sin+0x20>
 8006d98:	ed9f 1b23 	vldr	d1, [pc, #140]	; 8006e28 <sin+0xa0>
 8006d9c:	2000      	movs	r0, #0
 8006d9e:	b005      	add	sp, #20
 8006da0:	f85d eb04 	ldr.w	lr, [sp], #4
 8006da4:	f000 be6c 	b.w	8007a80 <__kernel_sin>
 8006da8:	4822      	ldr	r0, [pc, #136]	; (8006e34 <sin+0xac>)
 8006daa:	4281      	cmp	r1, r0
 8006dac:	dd09      	ble.n	8006dc2 <sin+0x3a>
 8006dae:	ee10 0a10 	vmov	r0, s0
 8006db2:	4619      	mov	r1, r3
 8006db4:	f7f9 fa60 	bl	8000278 <__aeabi_dsub>
 8006db8:	ec41 0b10 	vmov	d0, r0, r1
 8006dbc:	b005      	add	sp, #20
 8006dbe:	f85d fb04 	ldr.w	pc, [sp], #4
 8006dc2:	4668      	mov	r0, sp
 8006dc4:	f000 f838 	bl	8006e38 <__ieee754_rem_pio2>
 8006dc8:	f000 0003 	and.w	r0, r0, #3
 8006dcc:	2801      	cmp	r0, #1
 8006dce:	d00c      	beq.n	8006dea <sin+0x62>
 8006dd0:	2802      	cmp	r0, #2
 8006dd2:	d011      	beq.n	8006df8 <sin+0x70>
 8006dd4:	b9f0      	cbnz	r0, 8006e14 <sin+0x8c>
 8006dd6:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006dda:	ed9d 0b00 	vldr	d0, [sp]
 8006dde:	2001      	movs	r0, #1
 8006de0:	f000 fe4e 	bl	8007a80 <__kernel_sin>
 8006de4:	ec51 0b10 	vmov	r0, r1, d0
 8006de8:	e7e6      	b.n	8006db8 <sin+0x30>
 8006dea:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006dee:	ed9d 0b00 	vldr	d0, [sp]
 8006df2:	f000 fa2d 	bl	8007250 <__kernel_cos>
 8006df6:	e7f5      	b.n	8006de4 <sin+0x5c>
 8006df8:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006dfc:	ed9d 0b00 	vldr	d0, [sp]
 8006e00:	2001      	movs	r0, #1
 8006e02:	f000 fe3d 	bl	8007a80 <__kernel_sin>
 8006e06:	ec53 2b10 	vmov	r2, r3, d0
 8006e0a:	ee10 0a10 	vmov	r0, s0
 8006e0e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8006e12:	e7d1      	b.n	8006db8 <sin+0x30>
 8006e14:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006e18:	ed9d 0b00 	vldr	d0, [sp]
 8006e1c:	f000 fa18 	bl	8007250 <__kernel_cos>
 8006e20:	e7f1      	b.n	8006e06 <sin+0x7e>
 8006e22:	bf00      	nop
 8006e24:	f3af 8000 	nop.w
	...
 8006e30:	3fe921fb 	.word	0x3fe921fb
 8006e34:	7fefffff 	.word	0x7fefffff

08006e38 <__ieee754_rem_pio2>:
 8006e38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e3c:	ed2d 8b02 	vpush	{d8}
 8006e40:	ec55 4b10 	vmov	r4, r5, d0
 8006e44:	4bca      	ldr	r3, [pc, #808]	; (8007170 <__ieee754_rem_pio2+0x338>)
 8006e46:	b08b      	sub	sp, #44	; 0x2c
 8006e48:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8006e4c:	4598      	cmp	r8, r3
 8006e4e:	4682      	mov	sl, r0
 8006e50:	9502      	str	r5, [sp, #8]
 8006e52:	dc08      	bgt.n	8006e66 <__ieee754_rem_pio2+0x2e>
 8006e54:	2200      	movs	r2, #0
 8006e56:	2300      	movs	r3, #0
 8006e58:	ed80 0b00 	vstr	d0, [r0]
 8006e5c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8006e60:	f04f 0b00 	mov.w	fp, #0
 8006e64:	e028      	b.n	8006eb8 <__ieee754_rem_pio2+0x80>
 8006e66:	4bc3      	ldr	r3, [pc, #780]	; (8007174 <__ieee754_rem_pio2+0x33c>)
 8006e68:	4598      	cmp	r8, r3
 8006e6a:	dc78      	bgt.n	8006f5e <__ieee754_rem_pio2+0x126>
 8006e6c:	9b02      	ldr	r3, [sp, #8]
 8006e6e:	4ec2      	ldr	r6, [pc, #776]	; (8007178 <__ieee754_rem_pio2+0x340>)
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	ee10 0a10 	vmov	r0, s0
 8006e76:	a3b0      	add	r3, pc, #704	; (adr r3, 8007138 <__ieee754_rem_pio2+0x300>)
 8006e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e7c:	4629      	mov	r1, r5
 8006e7e:	dd39      	ble.n	8006ef4 <__ieee754_rem_pio2+0xbc>
 8006e80:	f7f9 f9fa 	bl	8000278 <__aeabi_dsub>
 8006e84:	45b0      	cmp	r8, r6
 8006e86:	4604      	mov	r4, r0
 8006e88:	460d      	mov	r5, r1
 8006e8a:	d01b      	beq.n	8006ec4 <__ieee754_rem_pio2+0x8c>
 8006e8c:	a3ac      	add	r3, pc, #688	; (adr r3, 8007140 <__ieee754_rem_pio2+0x308>)
 8006e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e92:	f7f9 f9f1 	bl	8000278 <__aeabi_dsub>
 8006e96:	4602      	mov	r2, r0
 8006e98:	460b      	mov	r3, r1
 8006e9a:	e9ca 2300 	strd	r2, r3, [sl]
 8006e9e:	4620      	mov	r0, r4
 8006ea0:	4629      	mov	r1, r5
 8006ea2:	f7f9 f9e9 	bl	8000278 <__aeabi_dsub>
 8006ea6:	a3a6      	add	r3, pc, #664	; (adr r3, 8007140 <__ieee754_rem_pio2+0x308>)
 8006ea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006eac:	f7f9 f9e4 	bl	8000278 <__aeabi_dsub>
 8006eb0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8006eb4:	f04f 0b01 	mov.w	fp, #1
 8006eb8:	4658      	mov	r0, fp
 8006eba:	b00b      	add	sp, #44	; 0x2c
 8006ebc:	ecbd 8b02 	vpop	{d8}
 8006ec0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ec4:	a3a0      	add	r3, pc, #640	; (adr r3, 8007148 <__ieee754_rem_pio2+0x310>)
 8006ec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006eca:	f7f9 f9d5 	bl	8000278 <__aeabi_dsub>
 8006ece:	a3a0      	add	r3, pc, #640	; (adr r3, 8007150 <__ieee754_rem_pio2+0x318>)
 8006ed0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ed4:	4604      	mov	r4, r0
 8006ed6:	460d      	mov	r5, r1
 8006ed8:	f7f9 f9ce 	bl	8000278 <__aeabi_dsub>
 8006edc:	4602      	mov	r2, r0
 8006ede:	460b      	mov	r3, r1
 8006ee0:	e9ca 2300 	strd	r2, r3, [sl]
 8006ee4:	4620      	mov	r0, r4
 8006ee6:	4629      	mov	r1, r5
 8006ee8:	f7f9 f9c6 	bl	8000278 <__aeabi_dsub>
 8006eec:	a398      	add	r3, pc, #608	; (adr r3, 8007150 <__ieee754_rem_pio2+0x318>)
 8006eee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ef2:	e7db      	b.n	8006eac <__ieee754_rem_pio2+0x74>
 8006ef4:	f7f9 f9c2 	bl	800027c <__adddf3>
 8006ef8:	45b0      	cmp	r8, r6
 8006efa:	4604      	mov	r4, r0
 8006efc:	460d      	mov	r5, r1
 8006efe:	d016      	beq.n	8006f2e <__ieee754_rem_pio2+0xf6>
 8006f00:	a38f      	add	r3, pc, #572	; (adr r3, 8007140 <__ieee754_rem_pio2+0x308>)
 8006f02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f06:	f7f9 f9b9 	bl	800027c <__adddf3>
 8006f0a:	4602      	mov	r2, r0
 8006f0c:	460b      	mov	r3, r1
 8006f0e:	e9ca 2300 	strd	r2, r3, [sl]
 8006f12:	4620      	mov	r0, r4
 8006f14:	4629      	mov	r1, r5
 8006f16:	f7f9 f9af 	bl	8000278 <__aeabi_dsub>
 8006f1a:	a389      	add	r3, pc, #548	; (adr r3, 8007140 <__ieee754_rem_pio2+0x308>)
 8006f1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f20:	f7f9 f9ac 	bl	800027c <__adddf3>
 8006f24:	f04f 3bff 	mov.w	fp, #4294967295
 8006f28:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8006f2c:	e7c4      	b.n	8006eb8 <__ieee754_rem_pio2+0x80>
 8006f2e:	a386      	add	r3, pc, #536	; (adr r3, 8007148 <__ieee754_rem_pio2+0x310>)
 8006f30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f34:	f7f9 f9a2 	bl	800027c <__adddf3>
 8006f38:	a385      	add	r3, pc, #532	; (adr r3, 8007150 <__ieee754_rem_pio2+0x318>)
 8006f3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f3e:	4604      	mov	r4, r0
 8006f40:	460d      	mov	r5, r1
 8006f42:	f7f9 f99b 	bl	800027c <__adddf3>
 8006f46:	4602      	mov	r2, r0
 8006f48:	460b      	mov	r3, r1
 8006f4a:	e9ca 2300 	strd	r2, r3, [sl]
 8006f4e:	4620      	mov	r0, r4
 8006f50:	4629      	mov	r1, r5
 8006f52:	f7f9 f991 	bl	8000278 <__aeabi_dsub>
 8006f56:	a37e      	add	r3, pc, #504	; (adr r3, 8007150 <__ieee754_rem_pio2+0x318>)
 8006f58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f5c:	e7e0      	b.n	8006f20 <__ieee754_rem_pio2+0xe8>
 8006f5e:	4b87      	ldr	r3, [pc, #540]	; (800717c <__ieee754_rem_pio2+0x344>)
 8006f60:	4598      	cmp	r8, r3
 8006f62:	f300 80d9 	bgt.w	8007118 <__ieee754_rem_pio2+0x2e0>
 8006f66:	f000 fe49 	bl	8007bfc <fabs>
 8006f6a:	ec55 4b10 	vmov	r4, r5, d0
 8006f6e:	ee10 0a10 	vmov	r0, s0
 8006f72:	a379      	add	r3, pc, #484	; (adr r3, 8007158 <__ieee754_rem_pio2+0x320>)
 8006f74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f78:	4629      	mov	r1, r5
 8006f7a:	f7f9 fb35 	bl	80005e8 <__aeabi_dmul>
 8006f7e:	4b80      	ldr	r3, [pc, #512]	; (8007180 <__ieee754_rem_pio2+0x348>)
 8006f80:	2200      	movs	r2, #0
 8006f82:	f7f9 f97b 	bl	800027c <__adddf3>
 8006f86:	f7f9 fdc9 	bl	8000b1c <__aeabi_d2iz>
 8006f8a:	4683      	mov	fp, r0
 8006f8c:	f7f9 fac2 	bl	8000514 <__aeabi_i2d>
 8006f90:	4602      	mov	r2, r0
 8006f92:	460b      	mov	r3, r1
 8006f94:	ec43 2b18 	vmov	d8, r2, r3
 8006f98:	a367      	add	r3, pc, #412	; (adr r3, 8007138 <__ieee754_rem_pio2+0x300>)
 8006f9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f9e:	f7f9 fb23 	bl	80005e8 <__aeabi_dmul>
 8006fa2:	4602      	mov	r2, r0
 8006fa4:	460b      	mov	r3, r1
 8006fa6:	4620      	mov	r0, r4
 8006fa8:	4629      	mov	r1, r5
 8006faa:	f7f9 f965 	bl	8000278 <__aeabi_dsub>
 8006fae:	a364      	add	r3, pc, #400	; (adr r3, 8007140 <__ieee754_rem_pio2+0x308>)
 8006fb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fb4:	4606      	mov	r6, r0
 8006fb6:	460f      	mov	r7, r1
 8006fb8:	ec51 0b18 	vmov	r0, r1, d8
 8006fbc:	f7f9 fb14 	bl	80005e8 <__aeabi_dmul>
 8006fc0:	f1bb 0f1f 	cmp.w	fp, #31
 8006fc4:	4604      	mov	r4, r0
 8006fc6:	460d      	mov	r5, r1
 8006fc8:	dc0d      	bgt.n	8006fe6 <__ieee754_rem_pio2+0x1ae>
 8006fca:	4b6e      	ldr	r3, [pc, #440]	; (8007184 <__ieee754_rem_pio2+0x34c>)
 8006fcc:	f10b 32ff 	add.w	r2, fp, #4294967295
 8006fd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006fd4:	4543      	cmp	r3, r8
 8006fd6:	d006      	beq.n	8006fe6 <__ieee754_rem_pio2+0x1ae>
 8006fd8:	4622      	mov	r2, r4
 8006fda:	462b      	mov	r3, r5
 8006fdc:	4630      	mov	r0, r6
 8006fde:	4639      	mov	r1, r7
 8006fe0:	f7f9 f94a 	bl	8000278 <__aeabi_dsub>
 8006fe4:	e00f      	b.n	8007006 <__ieee754_rem_pio2+0x1ce>
 8006fe6:	462b      	mov	r3, r5
 8006fe8:	4622      	mov	r2, r4
 8006fea:	4630      	mov	r0, r6
 8006fec:	4639      	mov	r1, r7
 8006fee:	f7f9 f943 	bl	8000278 <__aeabi_dsub>
 8006ff2:	ea4f 5328 	mov.w	r3, r8, asr #20
 8006ff6:	9303      	str	r3, [sp, #12]
 8006ff8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8006ffc:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 8007000:	f1b8 0f10 	cmp.w	r8, #16
 8007004:	dc02      	bgt.n	800700c <__ieee754_rem_pio2+0x1d4>
 8007006:	e9ca 0100 	strd	r0, r1, [sl]
 800700a:	e039      	b.n	8007080 <__ieee754_rem_pio2+0x248>
 800700c:	a34e      	add	r3, pc, #312	; (adr r3, 8007148 <__ieee754_rem_pio2+0x310>)
 800700e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007012:	ec51 0b18 	vmov	r0, r1, d8
 8007016:	f7f9 fae7 	bl	80005e8 <__aeabi_dmul>
 800701a:	4604      	mov	r4, r0
 800701c:	460d      	mov	r5, r1
 800701e:	4602      	mov	r2, r0
 8007020:	460b      	mov	r3, r1
 8007022:	4630      	mov	r0, r6
 8007024:	4639      	mov	r1, r7
 8007026:	f7f9 f927 	bl	8000278 <__aeabi_dsub>
 800702a:	4602      	mov	r2, r0
 800702c:	460b      	mov	r3, r1
 800702e:	4680      	mov	r8, r0
 8007030:	4689      	mov	r9, r1
 8007032:	4630      	mov	r0, r6
 8007034:	4639      	mov	r1, r7
 8007036:	f7f9 f91f 	bl	8000278 <__aeabi_dsub>
 800703a:	4622      	mov	r2, r4
 800703c:	462b      	mov	r3, r5
 800703e:	f7f9 f91b 	bl	8000278 <__aeabi_dsub>
 8007042:	a343      	add	r3, pc, #268	; (adr r3, 8007150 <__ieee754_rem_pio2+0x318>)
 8007044:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007048:	4604      	mov	r4, r0
 800704a:	460d      	mov	r5, r1
 800704c:	ec51 0b18 	vmov	r0, r1, d8
 8007050:	f7f9 faca 	bl	80005e8 <__aeabi_dmul>
 8007054:	4622      	mov	r2, r4
 8007056:	462b      	mov	r3, r5
 8007058:	f7f9 f90e 	bl	8000278 <__aeabi_dsub>
 800705c:	4602      	mov	r2, r0
 800705e:	460b      	mov	r3, r1
 8007060:	4604      	mov	r4, r0
 8007062:	460d      	mov	r5, r1
 8007064:	4640      	mov	r0, r8
 8007066:	4649      	mov	r1, r9
 8007068:	f7f9 f906 	bl	8000278 <__aeabi_dsub>
 800706c:	9a03      	ldr	r2, [sp, #12]
 800706e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8007072:	1ad3      	subs	r3, r2, r3
 8007074:	2b31      	cmp	r3, #49	; 0x31
 8007076:	dc24      	bgt.n	80070c2 <__ieee754_rem_pio2+0x28a>
 8007078:	e9ca 0100 	strd	r0, r1, [sl]
 800707c:	4646      	mov	r6, r8
 800707e:	464f      	mov	r7, r9
 8007080:	e9da 8900 	ldrd	r8, r9, [sl]
 8007084:	4630      	mov	r0, r6
 8007086:	4642      	mov	r2, r8
 8007088:	464b      	mov	r3, r9
 800708a:	4639      	mov	r1, r7
 800708c:	f7f9 f8f4 	bl	8000278 <__aeabi_dsub>
 8007090:	462b      	mov	r3, r5
 8007092:	4622      	mov	r2, r4
 8007094:	f7f9 f8f0 	bl	8000278 <__aeabi_dsub>
 8007098:	9b02      	ldr	r3, [sp, #8]
 800709a:	2b00      	cmp	r3, #0
 800709c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80070a0:	f6bf af0a 	bge.w	8006eb8 <__ieee754_rem_pio2+0x80>
 80070a4:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80070a8:	f8ca 3004 	str.w	r3, [sl, #4]
 80070ac:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80070b0:	f8ca 8000 	str.w	r8, [sl]
 80070b4:	f8ca 0008 	str.w	r0, [sl, #8]
 80070b8:	f8ca 300c 	str.w	r3, [sl, #12]
 80070bc:	f1cb 0b00 	rsb	fp, fp, #0
 80070c0:	e6fa      	b.n	8006eb8 <__ieee754_rem_pio2+0x80>
 80070c2:	a327      	add	r3, pc, #156	; (adr r3, 8007160 <__ieee754_rem_pio2+0x328>)
 80070c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070c8:	ec51 0b18 	vmov	r0, r1, d8
 80070cc:	f7f9 fa8c 	bl	80005e8 <__aeabi_dmul>
 80070d0:	4604      	mov	r4, r0
 80070d2:	460d      	mov	r5, r1
 80070d4:	4602      	mov	r2, r0
 80070d6:	460b      	mov	r3, r1
 80070d8:	4640      	mov	r0, r8
 80070da:	4649      	mov	r1, r9
 80070dc:	f7f9 f8cc 	bl	8000278 <__aeabi_dsub>
 80070e0:	4602      	mov	r2, r0
 80070e2:	460b      	mov	r3, r1
 80070e4:	4606      	mov	r6, r0
 80070e6:	460f      	mov	r7, r1
 80070e8:	4640      	mov	r0, r8
 80070ea:	4649      	mov	r1, r9
 80070ec:	f7f9 f8c4 	bl	8000278 <__aeabi_dsub>
 80070f0:	4622      	mov	r2, r4
 80070f2:	462b      	mov	r3, r5
 80070f4:	f7f9 f8c0 	bl	8000278 <__aeabi_dsub>
 80070f8:	a31b      	add	r3, pc, #108	; (adr r3, 8007168 <__ieee754_rem_pio2+0x330>)
 80070fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070fe:	4604      	mov	r4, r0
 8007100:	460d      	mov	r5, r1
 8007102:	ec51 0b18 	vmov	r0, r1, d8
 8007106:	f7f9 fa6f 	bl	80005e8 <__aeabi_dmul>
 800710a:	4622      	mov	r2, r4
 800710c:	462b      	mov	r3, r5
 800710e:	f7f9 f8b3 	bl	8000278 <__aeabi_dsub>
 8007112:	4604      	mov	r4, r0
 8007114:	460d      	mov	r5, r1
 8007116:	e75f      	b.n	8006fd8 <__ieee754_rem_pio2+0x1a0>
 8007118:	4b1b      	ldr	r3, [pc, #108]	; (8007188 <__ieee754_rem_pio2+0x350>)
 800711a:	4598      	cmp	r8, r3
 800711c:	dd36      	ble.n	800718c <__ieee754_rem_pio2+0x354>
 800711e:	ee10 2a10 	vmov	r2, s0
 8007122:	462b      	mov	r3, r5
 8007124:	4620      	mov	r0, r4
 8007126:	4629      	mov	r1, r5
 8007128:	f7f9 f8a6 	bl	8000278 <__aeabi_dsub>
 800712c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8007130:	e9ca 0100 	strd	r0, r1, [sl]
 8007134:	e694      	b.n	8006e60 <__ieee754_rem_pio2+0x28>
 8007136:	bf00      	nop
 8007138:	54400000 	.word	0x54400000
 800713c:	3ff921fb 	.word	0x3ff921fb
 8007140:	1a626331 	.word	0x1a626331
 8007144:	3dd0b461 	.word	0x3dd0b461
 8007148:	1a600000 	.word	0x1a600000
 800714c:	3dd0b461 	.word	0x3dd0b461
 8007150:	2e037073 	.word	0x2e037073
 8007154:	3ba3198a 	.word	0x3ba3198a
 8007158:	6dc9c883 	.word	0x6dc9c883
 800715c:	3fe45f30 	.word	0x3fe45f30
 8007160:	2e000000 	.word	0x2e000000
 8007164:	3ba3198a 	.word	0x3ba3198a
 8007168:	252049c1 	.word	0x252049c1
 800716c:	397b839a 	.word	0x397b839a
 8007170:	3fe921fb 	.word	0x3fe921fb
 8007174:	4002d97b 	.word	0x4002d97b
 8007178:	3ff921fb 	.word	0x3ff921fb
 800717c:	413921fb 	.word	0x413921fb
 8007180:	3fe00000 	.word	0x3fe00000
 8007184:	08007fb0 	.word	0x08007fb0
 8007188:	7fefffff 	.word	0x7fefffff
 800718c:	ea4f 5428 	mov.w	r4, r8, asr #20
 8007190:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 8007194:	ee10 0a10 	vmov	r0, s0
 8007198:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800719c:	ee10 6a10 	vmov	r6, s0
 80071a0:	460f      	mov	r7, r1
 80071a2:	f7f9 fcbb 	bl	8000b1c <__aeabi_d2iz>
 80071a6:	f7f9 f9b5 	bl	8000514 <__aeabi_i2d>
 80071aa:	4602      	mov	r2, r0
 80071ac:	460b      	mov	r3, r1
 80071ae:	4630      	mov	r0, r6
 80071b0:	4639      	mov	r1, r7
 80071b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80071b6:	f7f9 f85f 	bl	8000278 <__aeabi_dsub>
 80071ba:	4b23      	ldr	r3, [pc, #140]	; (8007248 <__ieee754_rem_pio2+0x410>)
 80071bc:	2200      	movs	r2, #0
 80071be:	f7f9 fa13 	bl	80005e8 <__aeabi_dmul>
 80071c2:	460f      	mov	r7, r1
 80071c4:	4606      	mov	r6, r0
 80071c6:	f7f9 fca9 	bl	8000b1c <__aeabi_d2iz>
 80071ca:	f7f9 f9a3 	bl	8000514 <__aeabi_i2d>
 80071ce:	4602      	mov	r2, r0
 80071d0:	460b      	mov	r3, r1
 80071d2:	4630      	mov	r0, r6
 80071d4:	4639      	mov	r1, r7
 80071d6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80071da:	f7f9 f84d 	bl	8000278 <__aeabi_dsub>
 80071de:	4b1a      	ldr	r3, [pc, #104]	; (8007248 <__ieee754_rem_pio2+0x410>)
 80071e0:	2200      	movs	r2, #0
 80071e2:	f7f9 fa01 	bl	80005e8 <__aeabi_dmul>
 80071e6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80071ea:	ad04      	add	r5, sp, #16
 80071ec:	f04f 0803 	mov.w	r8, #3
 80071f0:	46a9      	mov	r9, r5
 80071f2:	2600      	movs	r6, #0
 80071f4:	2700      	movs	r7, #0
 80071f6:	4632      	mov	r2, r6
 80071f8:	463b      	mov	r3, r7
 80071fa:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 80071fe:	46c3      	mov	fp, r8
 8007200:	3d08      	subs	r5, #8
 8007202:	f108 38ff 	add.w	r8, r8, #4294967295
 8007206:	f7f9 fc57 	bl	8000ab8 <__aeabi_dcmpeq>
 800720a:	2800      	cmp	r0, #0
 800720c:	d1f3      	bne.n	80071f6 <__ieee754_rem_pio2+0x3be>
 800720e:	4b0f      	ldr	r3, [pc, #60]	; (800724c <__ieee754_rem_pio2+0x414>)
 8007210:	9301      	str	r3, [sp, #4]
 8007212:	2302      	movs	r3, #2
 8007214:	9300      	str	r3, [sp, #0]
 8007216:	4622      	mov	r2, r4
 8007218:	465b      	mov	r3, fp
 800721a:	4651      	mov	r1, sl
 800721c:	4648      	mov	r0, r9
 800721e:	f000 f8df 	bl	80073e0 <__kernel_rem_pio2>
 8007222:	9b02      	ldr	r3, [sp, #8]
 8007224:	2b00      	cmp	r3, #0
 8007226:	4683      	mov	fp, r0
 8007228:	f6bf ae46 	bge.w	8006eb8 <__ieee754_rem_pio2+0x80>
 800722c:	e9da 2100 	ldrd	r2, r1, [sl]
 8007230:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007234:	e9ca 2300 	strd	r2, r3, [sl]
 8007238:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800723c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007240:	e9ca 2302 	strd	r2, r3, [sl, #8]
 8007244:	e73a      	b.n	80070bc <__ieee754_rem_pio2+0x284>
 8007246:	bf00      	nop
 8007248:	41700000 	.word	0x41700000
 800724c:	08008030 	.word	0x08008030

08007250 <__kernel_cos>:
 8007250:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007254:	ec57 6b10 	vmov	r6, r7, d0
 8007258:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800725c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8007260:	ed8d 1b00 	vstr	d1, [sp]
 8007264:	da07      	bge.n	8007276 <__kernel_cos+0x26>
 8007266:	ee10 0a10 	vmov	r0, s0
 800726a:	4639      	mov	r1, r7
 800726c:	f7f9 fc56 	bl	8000b1c <__aeabi_d2iz>
 8007270:	2800      	cmp	r0, #0
 8007272:	f000 8088 	beq.w	8007386 <__kernel_cos+0x136>
 8007276:	4632      	mov	r2, r6
 8007278:	463b      	mov	r3, r7
 800727a:	4630      	mov	r0, r6
 800727c:	4639      	mov	r1, r7
 800727e:	f7f9 f9b3 	bl	80005e8 <__aeabi_dmul>
 8007282:	4b51      	ldr	r3, [pc, #324]	; (80073c8 <__kernel_cos+0x178>)
 8007284:	2200      	movs	r2, #0
 8007286:	4604      	mov	r4, r0
 8007288:	460d      	mov	r5, r1
 800728a:	f7f9 f9ad 	bl	80005e8 <__aeabi_dmul>
 800728e:	a340      	add	r3, pc, #256	; (adr r3, 8007390 <__kernel_cos+0x140>)
 8007290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007294:	4682      	mov	sl, r0
 8007296:	468b      	mov	fp, r1
 8007298:	4620      	mov	r0, r4
 800729a:	4629      	mov	r1, r5
 800729c:	f7f9 f9a4 	bl	80005e8 <__aeabi_dmul>
 80072a0:	a33d      	add	r3, pc, #244	; (adr r3, 8007398 <__kernel_cos+0x148>)
 80072a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072a6:	f7f8 ffe9 	bl	800027c <__adddf3>
 80072aa:	4622      	mov	r2, r4
 80072ac:	462b      	mov	r3, r5
 80072ae:	f7f9 f99b 	bl	80005e8 <__aeabi_dmul>
 80072b2:	a33b      	add	r3, pc, #236	; (adr r3, 80073a0 <__kernel_cos+0x150>)
 80072b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072b8:	f7f8 ffde 	bl	8000278 <__aeabi_dsub>
 80072bc:	4622      	mov	r2, r4
 80072be:	462b      	mov	r3, r5
 80072c0:	f7f9 f992 	bl	80005e8 <__aeabi_dmul>
 80072c4:	a338      	add	r3, pc, #224	; (adr r3, 80073a8 <__kernel_cos+0x158>)
 80072c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072ca:	f7f8 ffd7 	bl	800027c <__adddf3>
 80072ce:	4622      	mov	r2, r4
 80072d0:	462b      	mov	r3, r5
 80072d2:	f7f9 f989 	bl	80005e8 <__aeabi_dmul>
 80072d6:	a336      	add	r3, pc, #216	; (adr r3, 80073b0 <__kernel_cos+0x160>)
 80072d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072dc:	f7f8 ffcc 	bl	8000278 <__aeabi_dsub>
 80072e0:	4622      	mov	r2, r4
 80072e2:	462b      	mov	r3, r5
 80072e4:	f7f9 f980 	bl	80005e8 <__aeabi_dmul>
 80072e8:	a333      	add	r3, pc, #204	; (adr r3, 80073b8 <__kernel_cos+0x168>)
 80072ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072ee:	f7f8 ffc5 	bl	800027c <__adddf3>
 80072f2:	4622      	mov	r2, r4
 80072f4:	462b      	mov	r3, r5
 80072f6:	f7f9 f977 	bl	80005e8 <__aeabi_dmul>
 80072fa:	4622      	mov	r2, r4
 80072fc:	462b      	mov	r3, r5
 80072fe:	f7f9 f973 	bl	80005e8 <__aeabi_dmul>
 8007302:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007306:	4604      	mov	r4, r0
 8007308:	460d      	mov	r5, r1
 800730a:	4630      	mov	r0, r6
 800730c:	4639      	mov	r1, r7
 800730e:	f7f9 f96b 	bl	80005e8 <__aeabi_dmul>
 8007312:	460b      	mov	r3, r1
 8007314:	4602      	mov	r2, r0
 8007316:	4629      	mov	r1, r5
 8007318:	4620      	mov	r0, r4
 800731a:	f7f8 ffad 	bl	8000278 <__aeabi_dsub>
 800731e:	4b2b      	ldr	r3, [pc, #172]	; (80073cc <__kernel_cos+0x17c>)
 8007320:	4598      	cmp	r8, r3
 8007322:	4606      	mov	r6, r0
 8007324:	460f      	mov	r7, r1
 8007326:	dc10      	bgt.n	800734a <__kernel_cos+0xfa>
 8007328:	4602      	mov	r2, r0
 800732a:	460b      	mov	r3, r1
 800732c:	4650      	mov	r0, sl
 800732e:	4659      	mov	r1, fp
 8007330:	f7f8 ffa2 	bl	8000278 <__aeabi_dsub>
 8007334:	460b      	mov	r3, r1
 8007336:	4926      	ldr	r1, [pc, #152]	; (80073d0 <__kernel_cos+0x180>)
 8007338:	4602      	mov	r2, r0
 800733a:	2000      	movs	r0, #0
 800733c:	f7f8 ff9c 	bl	8000278 <__aeabi_dsub>
 8007340:	ec41 0b10 	vmov	d0, r0, r1
 8007344:	b003      	add	sp, #12
 8007346:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800734a:	4b22      	ldr	r3, [pc, #136]	; (80073d4 <__kernel_cos+0x184>)
 800734c:	4920      	ldr	r1, [pc, #128]	; (80073d0 <__kernel_cos+0x180>)
 800734e:	4598      	cmp	r8, r3
 8007350:	bfcc      	ite	gt
 8007352:	4d21      	ldrgt	r5, [pc, #132]	; (80073d8 <__kernel_cos+0x188>)
 8007354:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8007358:	2400      	movs	r4, #0
 800735a:	4622      	mov	r2, r4
 800735c:	462b      	mov	r3, r5
 800735e:	2000      	movs	r0, #0
 8007360:	f7f8 ff8a 	bl	8000278 <__aeabi_dsub>
 8007364:	4622      	mov	r2, r4
 8007366:	4680      	mov	r8, r0
 8007368:	4689      	mov	r9, r1
 800736a:	462b      	mov	r3, r5
 800736c:	4650      	mov	r0, sl
 800736e:	4659      	mov	r1, fp
 8007370:	f7f8 ff82 	bl	8000278 <__aeabi_dsub>
 8007374:	4632      	mov	r2, r6
 8007376:	463b      	mov	r3, r7
 8007378:	f7f8 ff7e 	bl	8000278 <__aeabi_dsub>
 800737c:	4602      	mov	r2, r0
 800737e:	460b      	mov	r3, r1
 8007380:	4640      	mov	r0, r8
 8007382:	4649      	mov	r1, r9
 8007384:	e7da      	b.n	800733c <__kernel_cos+0xec>
 8007386:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 80073c0 <__kernel_cos+0x170>
 800738a:	e7db      	b.n	8007344 <__kernel_cos+0xf4>
 800738c:	f3af 8000 	nop.w
 8007390:	be8838d4 	.word	0xbe8838d4
 8007394:	bda8fae9 	.word	0xbda8fae9
 8007398:	bdb4b1c4 	.word	0xbdb4b1c4
 800739c:	3e21ee9e 	.word	0x3e21ee9e
 80073a0:	809c52ad 	.word	0x809c52ad
 80073a4:	3e927e4f 	.word	0x3e927e4f
 80073a8:	19cb1590 	.word	0x19cb1590
 80073ac:	3efa01a0 	.word	0x3efa01a0
 80073b0:	16c15177 	.word	0x16c15177
 80073b4:	3f56c16c 	.word	0x3f56c16c
 80073b8:	5555554c 	.word	0x5555554c
 80073bc:	3fa55555 	.word	0x3fa55555
 80073c0:	00000000 	.word	0x00000000
 80073c4:	3ff00000 	.word	0x3ff00000
 80073c8:	3fe00000 	.word	0x3fe00000
 80073cc:	3fd33332 	.word	0x3fd33332
 80073d0:	3ff00000 	.word	0x3ff00000
 80073d4:	3fe90000 	.word	0x3fe90000
 80073d8:	3fd20000 	.word	0x3fd20000
 80073dc:	00000000 	.word	0x00000000

080073e0 <__kernel_rem_pio2>:
 80073e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073e4:	ed2d 8b02 	vpush	{d8}
 80073e8:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 80073ec:	f112 0f14 	cmn.w	r2, #20
 80073f0:	9308      	str	r3, [sp, #32]
 80073f2:	9101      	str	r1, [sp, #4]
 80073f4:	4bc4      	ldr	r3, [pc, #784]	; (8007708 <__kernel_rem_pio2+0x328>)
 80073f6:	99a6      	ldr	r1, [sp, #664]	; 0x298
 80073f8:	900b      	str	r0, [sp, #44]	; 0x2c
 80073fa:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80073fe:	9302      	str	r3, [sp, #8]
 8007400:	9b08      	ldr	r3, [sp, #32]
 8007402:	f103 33ff 	add.w	r3, r3, #4294967295
 8007406:	bfa8      	it	ge
 8007408:	1ed4      	subge	r4, r2, #3
 800740a:	9306      	str	r3, [sp, #24]
 800740c:	bfb2      	itee	lt
 800740e:	2400      	movlt	r4, #0
 8007410:	2318      	movge	r3, #24
 8007412:	fb94 f4f3 	sdivge	r4, r4, r3
 8007416:	f06f 0317 	mvn.w	r3, #23
 800741a:	fb04 3303 	mla	r3, r4, r3, r3
 800741e:	eb03 0a02 	add.w	sl, r3, r2
 8007422:	9b02      	ldr	r3, [sp, #8]
 8007424:	9a06      	ldr	r2, [sp, #24]
 8007426:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 80076f8 <__kernel_rem_pio2+0x318>
 800742a:	eb03 0802 	add.w	r8, r3, r2
 800742e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8007430:	1aa7      	subs	r7, r4, r2
 8007432:	ae22      	add	r6, sp, #136	; 0x88
 8007434:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8007438:	2500      	movs	r5, #0
 800743a:	4545      	cmp	r5, r8
 800743c:	dd13      	ble.n	8007466 <__kernel_rem_pio2+0x86>
 800743e:	9b08      	ldr	r3, [sp, #32]
 8007440:	ed9f 8bad 	vldr	d8, [pc, #692]	; 80076f8 <__kernel_rem_pio2+0x318>
 8007444:	aa22      	add	r2, sp, #136	; 0x88
 8007446:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800744a:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800744e:	f04f 0800 	mov.w	r8, #0
 8007452:	9b02      	ldr	r3, [sp, #8]
 8007454:	4598      	cmp	r8, r3
 8007456:	dc2f      	bgt.n	80074b8 <__kernel_rem_pio2+0xd8>
 8007458:	ed8d 8b04 	vstr	d8, [sp, #16]
 800745c:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8007460:	462f      	mov	r7, r5
 8007462:	2600      	movs	r6, #0
 8007464:	e01b      	b.n	800749e <__kernel_rem_pio2+0xbe>
 8007466:	42ef      	cmn	r7, r5
 8007468:	d407      	bmi.n	800747a <__kernel_rem_pio2+0x9a>
 800746a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800746e:	f7f9 f851 	bl	8000514 <__aeabi_i2d>
 8007472:	e8e6 0102 	strd	r0, r1, [r6], #8
 8007476:	3501      	adds	r5, #1
 8007478:	e7df      	b.n	800743a <__kernel_rem_pio2+0x5a>
 800747a:	ec51 0b18 	vmov	r0, r1, d8
 800747e:	e7f8      	b.n	8007472 <__kernel_rem_pio2+0x92>
 8007480:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007484:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8007488:	f7f9 f8ae 	bl	80005e8 <__aeabi_dmul>
 800748c:	4602      	mov	r2, r0
 800748e:	460b      	mov	r3, r1
 8007490:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007494:	f7f8 fef2 	bl	800027c <__adddf3>
 8007498:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800749c:	3601      	adds	r6, #1
 800749e:	9b06      	ldr	r3, [sp, #24]
 80074a0:	429e      	cmp	r6, r3
 80074a2:	f1a7 0708 	sub.w	r7, r7, #8
 80074a6:	ddeb      	ble.n	8007480 <__kernel_rem_pio2+0xa0>
 80074a8:	ed9d 7b04 	vldr	d7, [sp, #16]
 80074ac:	f108 0801 	add.w	r8, r8, #1
 80074b0:	ecab 7b02 	vstmia	fp!, {d7}
 80074b4:	3508      	adds	r5, #8
 80074b6:	e7cc      	b.n	8007452 <__kernel_rem_pio2+0x72>
 80074b8:	9b02      	ldr	r3, [sp, #8]
 80074ba:	aa0e      	add	r2, sp, #56	; 0x38
 80074bc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80074c0:	930d      	str	r3, [sp, #52]	; 0x34
 80074c2:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 80074c4:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80074c8:	9c02      	ldr	r4, [sp, #8]
 80074ca:	930c      	str	r3, [sp, #48]	; 0x30
 80074cc:	00e3      	lsls	r3, r4, #3
 80074ce:	930a      	str	r3, [sp, #40]	; 0x28
 80074d0:	ab9a      	add	r3, sp, #616	; 0x268
 80074d2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80074d6:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 80074da:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 80074de:	ab72      	add	r3, sp, #456	; 0x1c8
 80074e0:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 80074e4:	46c3      	mov	fp, r8
 80074e6:	46a1      	mov	r9, r4
 80074e8:	f1b9 0f00 	cmp.w	r9, #0
 80074ec:	f1a5 0508 	sub.w	r5, r5, #8
 80074f0:	dc77      	bgt.n	80075e2 <__kernel_rem_pio2+0x202>
 80074f2:	ec47 6b10 	vmov	d0, r6, r7
 80074f6:	4650      	mov	r0, sl
 80074f8:	f000 fc0a 	bl	8007d10 <scalbn>
 80074fc:	ec57 6b10 	vmov	r6, r7, d0
 8007500:	2200      	movs	r2, #0
 8007502:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8007506:	ee10 0a10 	vmov	r0, s0
 800750a:	4639      	mov	r1, r7
 800750c:	f7f9 f86c 	bl	80005e8 <__aeabi_dmul>
 8007510:	ec41 0b10 	vmov	d0, r0, r1
 8007514:	f000 fb7c 	bl	8007c10 <floor>
 8007518:	4b7c      	ldr	r3, [pc, #496]	; (800770c <__kernel_rem_pio2+0x32c>)
 800751a:	ec51 0b10 	vmov	r0, r1, d0
 800751e:	2200      	movs	r2, #0
 8007520:	f7f9 f862 	bl	80005e8 <__aeabi_dmul>
 8007524:	4602      	mov	r2, r0
 8007526:	460b      	mov	r3, r1
 8007528:	4630      	mov	r0, r6
 800752a:	4639      	mov	r1, r7
 800752c:	f7f8 fea4 	bl	8000278 <__aeabi_dsub>
 8007530:	460f      	mov	r7, r1
 8007532:	4606      	mov	r6, r0
 8007534:	f7f9 faf2 	bl	8000b1c <__aeabi_d2iz>
 8007538:	9004      	str	r0, [sp, #16]
 800753a:	f7f8 ffeb 	bl	8000514 <__aeabi_i2d>
 800753e:	4602      	mov	r2, r0
 8007540:	460b      	mov	r3, r1
 8007542:	4630      	mov	r0, r6
 8007544:	4639      	mov	r1, r7
 8007546:	f7f8 fe97 	bl	8000278 <__aeabi_dsub>
 800754a:	f1ba 0f00 	cmp.w	sl, #0
 800754e:	4606      	mov	r6, r0
 8007550:	460f      	mov	r7, r1
 8007552:	dd6d      	ble.n	8007630 <__kernel_rem_pio2+0x250>
 8007554:	1e62      	subs	r2, r4, #1
 8007556:	ab0e      	add	r3, sp, #56	; 0x38
 8007558:	9d04      	ldr	r5, [sp, #16]
 800755a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800755e:	f1ca 0118 	rsb	r1, sl, #24
 8007562:	fa40 f301 	asr.w	r3, r0, r1
 8007566:	441d      	add	r5, r3
 8007568:	408b      	lsls	r3, r1
 800756a:	1ac0      	subs	r0, r0, r3
 800756c:	ab0e      	add	r3, sp, #56	; 0x38
 800756e:	9504      	str	r5, [sp, #16]
 8007570:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8007574:	f1ca 0317 	rsb	r3, sl, #23
 8007578:	fa40 fb03 	asr.w	fp, r0, r3
 800757c:	f1bb 0f00 	cmp.w	fp, #0
 8007580:	dd65      	ble.n	800764e <__kernel_rem_pio2+0x26e>
 8007582:	9b04      	ldr	r3, [sp, #16]
 8007584:	2200      	movs	r2, #0
 8007586:	3301      	adds	r3, #1
 8007588:	9304      	str	r3, [sp, #16]
 800758a:	4615      	mov	r5, r2
 800758c:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8007590:	4294      	cmp	r4, r2
 8007592:	f300 809c 	bgt.w	80076ce <__kernel_rem_pio2+0x2ee>
 8007596:	f1ba 0f00 	cmp.w	sl, #0
 800759a:	dd07      	ble.n	80075ac <__kernel_rem_pio2+0x1cc>
 800759c:	f1ba 0f01 	cmp.w	sl, #1
 80075a0:	f000 80c0 	beq.w	8007724 <__kernel_rem_pio2+0x344>
 80075a4:	f1ba 0f02 	cmp.w	sl, #2
 80075a8:	f000 80c6 	beq.w	8007738 <__kernel_rem_pio2+0x358>
 80075ac:	f1bb 0f02 	cmp.w	fp, #2
 80075b0:	d14d      	bne.n	800764e <__kernel_rem_pio2+0x26e>
 80075b2:	4632      	mov	r2, r6
 80075b4:	463b      	mov	r3, r7
 80075b6:	4956      	ldr	r1, [pc, #344]	; (8007710 <__kernel_rem_pio2+0x330>)
 80075b8:	2000      	movs	r0, #0
 80075ba:	f7f8 fe5d 	bl	8000278 <__aeabi_dsub>
 80075be:	4606      	mov	r6, r0
 80075c0:	460f      	mov	r7, r1
 80075c2:	2d00      	cmp	r5, #0
 80075c4:	d043      	beq.n	800764e <__kernel_rem_pio2+0x26e>
 80075c6:	4650      	mov	r0, sl
 80075c8:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 8007700 <__kernel_rem_pio2+0x320>
 80075cc:	f000 fba0 	bl	8007d10 <scalbn>
 80075d0:	4630      	mov	r0, r6
 80075d2:	4639      	mov	r1, r7
 80075d4:	ec53 2b10 	vmov	r2, r3, d0
 80075d8:	f7f8 fe4e 	bl	8000278 <__aeabi_dsub>
 80075dc:	4606      	mov	r6, r0
 80075de:	460f      	mov	r7, r1
 80075e0:	e035      	b.n	800764e <__kernel_rem_pio2+0x26e>
 80075e2:	4b4c      	ldr	r3, [pc, #304]	; (8007714 <__kernel_rem_pio2+0x334>)
 80075e4:	2200      	movs	r2, #0
 80075e6:	4630      	mov	r0, r6
 80075e8:	4639      	mov	r1, r7
 80075ea:	f7f8 fffd 	bl	80005e8 <__aeabi_dmul>
 80075ee:	f7f9 fa95 	bl	8000b1c <__aeabi_d2iz>
 80075f2:	f7f8 ff8f 	bl	8000514 <__aeabi_i2d>
 80075f6:	4602      	mov	r2, r0
 80075f8:	460b      	mov	r3, r1
 80075fa:	ec43 2b18 	vmov	d8, r2, r3
 80075fe:	4b46      	ldr	r3, [pc, #280]	; (8007718 <__kernel_rem_pio2+0x338>)
 8007600:	2200      	movs	r2, #0
 8007602:	f7f8 fff1 	bl	80005e8 <__aeabi_dmul>
 8007606:	4602      	mov	r2, r0
 8007608:	460b      	mov	r3, r1
 800760a:	4630      	mov	r0, r6
 800760c:	4639      	mov	r1, r7
 800760e:	f7f8 fe33 	bl	8000278 <__aeabi_dsub>
 8007612:	f7f9 fa83 	bl	8000b1c <__aeabi_d2iz>
 8007616:	e9d5 2300 	ldrd	r2, r3, [r5]
 800761a:	f84b 0b04 	str.w	r0, [fp], #4
 800761e:	ec51 0b18 	vmov	r0, r1, d8
 8007622:	f7f8 fe2b 	bl	800027c <__adddf3>
 8007626:	f109 39ff 	add.w	r9, r9, #4294967295
 800762a:	4606      	mov	r6, r0
 800762c:	460f      	mov	r7, r1
 800762e:	e75b      	b.n	80074e8 <__kernel_rem_pio2+0x108>
 8007630:	d106      	bne.n	8007640 <__kernel_rem_pio2+0x260>
 8007632:	1e63      	subs	r3, r4, #1
 8007634:	aa0e      	add	r2, sp, #56	; 0x38
 8007636:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800763a:	ea4f 5be0 	mov.w	fp, r0, asr #23
 800763e:	e79d      	b.n	800757c <__kernel_rem_pio2+0x19c>
 8007640:	4b36      	ldr	r3, [pc, #216]	; (800771c <__kernel_rem_pio2+0x33c>)
 8007642:	2200      	movs	r2, #0
 8007644:	f7f9 fa56 	bl	8000af4 <__aeabi_dcmpge>
 8007648:	2800      	cmp	r0, #0
 800764a:	d13d      	bne.n	80076c8 <__kernel_rem_pio2+0x2e8>
 800764c:	4683      	mov	fp, r0
 800764e:	2200      	movs	r2, #0
 8007650:	2300      	movs	r3, #0
 8007652:	4630      	mov	r0, r6
 8007654:	4639      	mov	r1, r7
 8007656:	f7f9 fa2f 	bl	8000ab8 <__aeabi_dcmpeq>
 800765a:	2800      	cmp	r0, #0
 800765c:	f000 80c0 	beq.w	80077e0 <__kernel_rem_pio2+0x400>
 8007660:	1e65      	subs	r5, r4, #1
 8007662:	462b      	mov	r3, r5
 8007664:	2200      	movs	r2, #0
 8007666:	9902      	ldr	r1, [sp, #8]
 8007668:	428b      	cmp	r3, r1
 800766a:	da6c      	bge.n	8007746 <__kernel_rem_pio2+0x366>
 800766c:	2a00      	cmp	r2, #0
 800766e:	f000 8089 	beq.w	8007784 <__kernel_rem_pio2+0x3a4>
 8007672:	ab0e      	add	r3, sp, #56	; 0x38
 8007674:	f1aa 0a18 	sub.w	sl, sl, #24
 8007678:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800767c:	2b00      	cmp	r3, #0
 800767e:	f000 80ad 	beq.w	80077dc <__kernel_rem_pio2+0x3fc>
 8007682:	4650      	mov	r0, sl
 8007684:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8007700 <__kernel_rem_pio2+0x320>
 8007688:	f000 fb42 	bl	8007d10 <scalbn>
 800768c:	ab9a      	add	r3, sp, #616	; 0x268
 800768e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8007692:	ec57 6b10 	vmov	r6, r7, d0
 8007696:	00ec      	lsls	r4, r5, #3
 8007698:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 800769c:	46aa      	mov	sl, r5
 800769e:	f1ba 0f00 	cmp.w	sl, #0
 80076a2:	f280 80d6 	bge.w	8007852 <__kernel_rem_pio2+0x472>
 80076a6:	ed9f 8b14 	vldr	d8, [pc, #80]	; 80076f8 <__kernel_rem_pio2+0x318>
 80076aa:	462e      	mov	r6, r5
 80076ac:	2e00      	cmp	r6, #0
 80076ae:	f2c0 8104 	blt.w	80078ba <__kernel_rem_pio2+0x4da>
 80076b2:	ab72      	add	r3, sp, #456	; 0x1c8
 80076b4:	ed8d 8b06 	vstr	d8, [sp, #24]
 80076b8:	f8df a064 	ldr.w	sl, [pc, #100]	; 8007720 <__kernel_rem_pio2+0x340>
 80076bc:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 80076c0:	f04f 0800 	mov.w	r8, #0
 80076c4:	1baf      	subs	r7, r5, r6
 80076c6:	e0ea      	b.n	800789e <__kernel_rem_pio2+0x4be>
 80076c8:	f04f 0b02 	mov.w	fp, #2
 80076cc:	e759      	b.n	8007582 <__kernel_rem_pio2+0x1a2>
 80076ce:	f8d8 3000 	ldr.w	r3, [r8]
 80076d2:	b955      	cbnz	r5, 80076ea <__kernel_rem_pio2+0x30a>
 80076d4:	b123      	cbz	r3, 80076e0 <__kernel_rem_pio2+0x300>
 80076d6:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 80076da:	f8c8 3000 	str.w	r3, [r8]
 80076de:	2301      	movs	r3, #1
 80076e0:	3201      	adds	r2, #1
 80076e2:	f108 0804 	add.w	r8, r8, #4
 80076e6:	461d      	mov	r5, r3
 80076e8:	e752      	b.n	8007590 <__kernel_rem_pio2+0x1b0>
 80076ea:	1acb      	subs	r3, r1, r3
 80076ec:	f8c8 3000 	str.w	r3, [r8]
 80076f0:	462b      	mov	r3, r5
 80076f2:	e7f5      	b.n	80076e0 <__kernel_rem_pio2+0x300>
 80076f4:	f3af 8000 	nop.w
	...
 8007704:	3ff00000 	.word	0x3ff00000
 8007708:	08008178 	.word	0x08008178
 800770c:	40200000 	.word	0x40200000
 8007710:	3ff00000 	.word	0x3ff00000
 8007714:	3e700000 	.word	0x3e700000
 8007718:	41700000 	.word	0x41700000
 800771c:	3fe00000 	.word	0x3fe00000
 8007720:	08008138 	.word	0x08008138
 8007724:	1e62      	subs	r2, r4, #1
 8007726:	ab0e      	add	r3, sp, #56	; 0x38
 8007728:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800772c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8007730:	a90e      	add	r1, sp, #56	; 0x38
 8007732:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8007736:	e739      	b.n	80075ac <__kernel_rem_pio2+0x1cc>
 8007738:	1e62      	subs	r2, r4, #1
 800773a:	ab0e      	add	r3, sp, #56	; 0x38
 800773c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007740:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8007744:	e7f4      	b.n	8007730 <__kernel_rem_pio2+0x350>
 8007746:	a90e      	add	r1, sp, #56	; 0x38
 8007748:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800774c:	3b01      	subs	r3, #1
 800774e:	430a      	orrs	r2, r1
 8007750:	e789      	b.n	8007666 <__kernel_rem_pio2+0x286>
 8007752:	3301      	adds	r3, #1
 8007754:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8007758:	2900      	cmp	r1, #0
 800775a:	d0fa      	beq.n	8007752 <__kernel_rem_pio2+0x372>
 800775c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800775e:	f502 721a 	add.w	r2, r2, #616	; 0x268
 8007762:	446a      	add	r2, sp
 8007764:	3a98      	subs	r2, #152	; 0x98
 8007766:	920a      	str	r2, [sp, #40]	; 0x28
 8007768:	9a08      	ldr	r2, [sp, #32]
 800776a:	18e3      	adds	r3, r4, r3
 800776c:	18a5      	adds	r5, r4, r2
 800776e:	aa22      	add	r2, sp, #136	; 0x88
 8007770:	f104 0801 	add.w	r8, r4, #1
 8007774:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 8007778:	9304      	str	r3, [sp, #16]
 800777a:	9b04      	ldr	r3, [sp, #16]
 800777c:	4543      	cmp	r3, r8
 800777e:	da04      	bge.n	800778a <__kernel_rem_pio2+0x3aa>
 8007780:	461c      	mov	r4, r3
 8007782:	e6a3      	b.n	80074cc <__kernel_rem_pio2+0xec>
 8007784:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007786:	2301      	movs	r3, #1
 8007788:	e7e4      	b.n	8007754 <__kernel_rem_pio2+0x374>
 800778a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800778c:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8007790:	f7f8 fec0 	bl	8000514 <__aeabi_i2d>
 8007794:	e8e5 0102 	strd	r0, r1, [r5], #8
 8007798:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800779a:	46ab      	mov	fp, r5
 800779c:	461c      	mov	r4, r3
 800779e:	f04f 0900 	mov.w	r9, #0
 80077a2:	2600      	movs	r6, #0
 80077a4:	2700      	movs	r7, #0
 80077a6:	9b06      	ldr	r3, [sp, #24]
 80077a8:	4599      	cmp	r9, r3
 80077aa:	dd06      	ble.n	80077ba <__kernel_rem_pio2+0x3da>
 80077ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077ae:	e8e3 6702 	strd	r6, r7, [r3], #8
 80077b2:	f108 0801 	add.w	r8, r8, #1
 80077b6:	930a      	str	r3, [sp, #40]	; 0x28
 80077b8:	e7df      	b.n	800777a <__kernel_rem_pio2+0x39a>
 80077ba:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 80077be:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 80077c2:	f7f8 ff11 	bl	80005e8 <__aeabi_dmul>
 80077c6:	4602      	mov	r2, r0
 80077c8:	460b      	mov	r3, r1
 80077ca:	4630      	mov	r0, r6
 80077cc:	4639      	mov	r1, r7
 80077ce:	f7f8 fd55 	bl	800027c <__adddf3>
 80077d2:	f109 0901 	add.w	r9, r9, #1
 80077d6:	4606      	mov	r6, r0
 80077d8:	460f      	mov	r7, r1
 80077da:	e7e4      	b.n	80077a6 <__kernel_rem_pio2+0x3c6>
 80077dc:	3d01      	subs	r5, #1
 80077de:	e748      	b.n	8007672 <__kernel_rem_pio2+0x292>
 80077e0:	ec47 6b10 	vmov	d0, r6, r7
 80077e4:	f1ca 0000 	rsb	r0, sl, #0
 80077e8:	f000 fa92 	bl	8007d10 <scalbn>
 80077ec:	ec57 6b10 	vmov	r6, r7, d0
 80077f0:	4ba0      	ldr	r3, [pc, #640]	; (8007a74 <__kernel_rem_pio2+0x694>)
 80077f2:	ee10 0a10 	vmov	r0, s0
 80077f6:	2200      	movs	r2, #0
 80077f8:	4639      	mov	r1, r7
 80077fa:	f7f9 f97b 	bl	8000af4 <__aeabi_dcmpge>
 80077fe:	b1f8      	cbz	r0, 8007840 <__kernel_rem_pio2+0x460>
 8007800:	4b9d      	ldr	r3, [pc, #628]	; (8007a78 <__kernel_rem_pio2+0x698>)
 8007802:	2200      	movs	r2, #0
 8007804:	4630      	mov	r0, r6
 8007806:	4639      	mov	r1, r7
 8007808:	f7f8 feee 	bl	80005e8 <__aeabi_dmul>
 800780c:	f7f9 f986 	bl	8000b1c <__aeabi_d2iz>
 8007810:	4680      	mov	r8, r0
 8007812:	f7f8 fe7f 	bl	8000514 <__aeabi_i2d>
 8007816:	4b97      	ldr	r3, [pc, #604]	; (8007a74 <__kernel_rem_pio2+0x694>)
 8007818:	2200      	movs	r2, #0
 800781a:	f7f8 fee5 	bl	80005e8 <__aeabi_dmul>
 800781e:	460b      	mov	r3, r1
 8007820:	4602      	mov	r2, r0
 8007822:	4639      	mov	r1, r7
 8007824:	4630      	mov	r0, r6
 8007826:	f7f8 fd27 	bl	8000278 <__aeabi_dsub>
 800782a:	f7f9 f977 	bl	8000b1c <__aeabi_d2iz>
 800782e:	1c65      	adds	r5, r4, #1
 8007830:	ab0e      	add	r3, sp, #56	; 0x38
 8007832:	f10a 0a18 	add.w	sl, sl, #24
 8007836:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800783a:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800783e:	e720      	b.n	8007682 <__kernel_rem_pio2+0x2a2>
 8007840:	4630      	mov	r0, r6
 8007842:	4639      	mov	r1, r7
 8007844:	f7f9 f96a 	bl	8000b1c <__aeabi_d2iz>
 8007848:	ab0e      	add	r3, sp, #56	; 0x38
 800784a:	4625      	mov	r5, r4
 800784c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8007850:	e717      	b.n	8007682 <__kernel_rem_pio2+0x2a2>
 8007852:	ab0e      	add	r3, sp, #56	; 0x38
 8007854:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8007858:	f7f8 fe5c 	bl	8000514 <__aeabi_i2d>
 800785c:	4632      	mov	r2, r6
 800785e:	463b      	mov	r3, r7
 8007860:	f7f8 fec2 	bl	80005e8 <__aeabi_dmul>
 8007864:	4b84      	ldr	r3, [pc, #528]	; (8007a78 <__kernel_rem_pio2+0x698>)
 8007866:	e968 0102 	strd	r0, r1, [r8, #-8]!
 800786a:	2200      	movs	r2, #0
 800786c:	4630      	mov	r0, r6
 800786e:	4639      	mov	r1, r7
 8007870:	f7f8 feba 	bl	80005e8 <__aeabi_dmul>
 8007874:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007878:	4606      	mov	r6, r0
 800787a:	460f      	mov	r7, r1
 800787c:	e70f      	b.n	800769e <__kernel_rem_pio2+0x2be>
 800787e:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8007882:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 8007886:	f7f8 feaf 	bl	80005e8 <__aeabi_dmul>
 800788a:	4602      	mov	r2, r0
 800788c:	460b      	mov	r3, r1
 800788e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007892:	f7f8 fcf3 	bl	800027c <__adddf3>
 8007896:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800789a:	f108 0801 	add.w	r8, r8, #1
 800789e:	9b02      	ldr	r3, [sp, #8]
 80078a0:	4598      	cmp	r8, r3
 80078a2:	dc01      	bgt.n	80078a8 <__kernel_rem_pio2+0x4c8>
 80078a4:	45b8      	cmp	r8, r7
 80078a6:	ddea      	ble.n	800787e <__kernel_rem_pio2+0x49e>
 80078a8:	ed9d 7b06 	vldr	d7, [sp, #24]
 80078ac:	ab4a      	add	r3, sp, #296	; 0x128
 80078ae:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 80078b2:	ed87 7b00 	vstr	d7, [r7]
 80078b6:	3e01      	subs	r6, #1
 80078b8:	e6f8      	b.n	80076ac <__kernel_rem_pio2+0x2cc>
 80078ba:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 80078bc:	2b02      	cmp	r3, #2
 80078be:	dc0b      	bgt.n	80078d8 <__kernel_rem_pio2+0x4f8>
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	dc35      	bgt.n	8007930 <__kernel_rem_pio2+0x550>
 80078c4:	d059      	beq.n	800797a <__kernel_rem_pio2+0x59a>
 80078c6:	9b04      	ldr	r3, [sp, #16]
 80078c8:	f003 0007 	and.w	r0, r3, #7
 80078cc:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 80078d0:	ecbd 8b02 	vpop	{d8}
 80078d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078d8:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 80078da:	2b03      	cmp	r3, #3
 80078dc:	d1f3      	bne.n	80078c6 <__kernel_rem_pio2+0x4e6>
 80078de:	ab4a      	add	r3, sp, #296	; 0x128
 80078e0:	4423      	add	r3, r4
 80078e2:	9306      	str	r3, [sp, #24]
 80078e4:	461c      	mov	r4, r3
 80078e6:	469a      	mov	sl, r3
 80078e8:	9502      	str	r5, [sp, #8]
 80078ea:	9b02      	ldr	r3, [sp, #8]
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	f1aa 0a08 	sub.w	sl, sl, #8
 80078f2:	dc6b      	bgt.n	80079cc <__kernel_rem_pio2+0x5ec>
 80078f4:	46aa      	mov	sl, r5
 80078f6:	f1ba 0f01 	cmp.w	sl, #1
 80078fa:	f1a4 0408 	sub.w	r4, r4, #8
 80078fe:	f300 8085 	bgt.w	8007a0c <__kernel_rem_pio2+0x62c>
 8007902:	9c06      	ldr	r4, [sp, #24]
 8007904:	2000      	movs	r0, #0
 8007906:	3408      	adds	r4, #8
 8007908:	2100      	movs	r1, #0
 800790a:	2d01      	cmp	r5, #1
 800790c:	f300 809d 	bgt.w	8007a4a <__kernel_rem_pio2+0x66a>
 8007910:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 8007914:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 8007918:	f1bb 0f00 	cmp.w	fp, #0
 800791c:	f040 809b 	bne.w	8007a56 <__kernel_rem_pio2+0x676>
 8007920:	9b01      	ldr	r3, [sp, #4]
 8007922:	e9c3 5600 	strd	r5, r6, [r3]
 8007926:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800792a:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800792e:	e7ca      	b.n	80078c6 <__kernel_rem_pio2+0x4e6>
 8007930:	3408      	adds	r4, #8
 8007932:	ab4a      	add	r3, sp, #296	; 0x128
 8007934:	441c      	add	r4, r3
 8007936:	462e      	mov	r6, r5
 8007938:	2000      	movs	r0, #0
 800793a:	2100      	movs	r1, #0
 800793c:	2e00      	cmp	r6, #0
 800793e:	da36      	bge.n	80079ae <__kernel_rem_pio2+0x5ce>
 8007940:	f1bb 0f00 	cmp.w	fp, #0
 8007944:	d039      	beq.n	80079ba <__kernel_rem_pio2+0x5da>
 8007946:	4602      	mov	r2, r0
 8007948:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800794c:	9c01      	ldr	r4, [sp, #4]
 800794e:	e9c4 2300 	strd	r2, r3, [r4]
 8007952:	4602      	mov	r2, r0
 8007954:	460b      	mov	r3, r1
 8007956:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800795a:	f7f8 fc8d 	bl	8000278 <__aeabi_dsub>
 800795e:	ae4c      	add	r6, sp, #304	; 0x130
 8007960:	2401      	movs	r4, #1
 8007962:	42a5      	cmp	r5, r4
 8007964:	da2c      	bge.n	80079c0 <__kernel_rem_pio2+0x5e0>
 8007966:	f1bb 0f00 	cmp.w	fp, #0
 800796a:	d002      	beq.n	8007972 <__kernel_rem_pio2+0x592>
 800796c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007970:	4619      	mov	r1, r3
 8007972:	9b01      	ldr	r3, [sp, #4]
 8007974:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8007978:	e7a5      	b.n	80078c6 <__kernel_rem_pio2+0x4e6>
 800797a:	f504 731a 	add.w	r3, r4, #616	; 0x268
 800797e:	eb0d 0403 	add.w	r4, sp, r3
 8007982:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8007986:	2000      	movs	r0, #0
 8007988:	2100      	movs	r1, #0
 800798a:	2d00      	cmp	r5, #0
 800798c:	da09      	bge.n	80079a2 <__kernel_rem_pio2+0x5c2>
 800798e:	f1bb 0f00 	cmp.w	fp, #0
 8007992:	d002      	beq.n	800799a <__kernel_rem_pio2+0x5ba>
 8007994:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007998:	4619      	mov	r1, r3
 800799a:	9b01      	ldr	r3, [sp, #4]
 800799c:	e9c3 0100 	strd	r0, r1, [r3]
 80079a0:	e791      	b.n	80078c6 <__kernel_rem_pio2+0x4e6>
 80079a2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80079a6:	f7f8 fc69 	bl	800027c <__adddf3>
 80079aa:	3d01      	subs	r5, #1
 80079ac:	e7ed      	b.n	800798a <__kernel_rem_pio2+0x5aa>
 80079ae:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80079b2:	f7f8 fc63 	bl	800027c <__adddf3>
 80079b6:	3e01      	subs	r6, #1
 80079b8:	e7c0      	b.n	800793c <__kernel_rem_pio2+0x55c>
 80079ba:	4602      	mov	r2, r0
 80079bc:	460b      	mov	r3, r1
 80079be:	e7c5      	b.n	800794c <__kernel_rem_pio2+0x56c>
 80079c0:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 80079c4:	f7f8 fc5a 	bl	800027c <__adddf3>
 80079c8:	3401      	adds	r4, #1
 80079ca:	e7ca      	b.n	8007962 <__kernel_rem_pio2+0x582>
 80079cc:	e9da 8900 	ldrd	r8, r9, [sl]
 80079d0:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 80079d4:	9b02      	ldr	r3, [sp, #8]
 80079d6:	3b01      	subs	r3, #1
 80079d8:	9302      	str	r3, [sp, #8]
 80079da:	4632      	mov	r2, r6
 80079dc:	463b      	mov	r3, r7
 80079de:	4640      	mov	r0, r8
 80079e0:	4649      	mov	r1, r9
 80079e2:	f7f8 fc4b 	bl	800027c <__adddf3>
 80079e6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80079ea:	4602      	mov	r2, r0
 80079ec:	460b      	mov	r3, r1
 80079ee:	4640      	mov	r0, r8
 80079f0:	4649      	mov	r1, r9
 80079f2:	f7f8 fc41 	bl	8000278 <__aeabi_dsub>
 80079f6:	4632      	mov	r2, r6
 80079f8:	463b      	mov	r3, r7
 80079fa:	f7f8 fc3f 	bl	800027c <__adddf3>
 80079fe:	ed9d 7b08 	vldr	d7, [sp, #32]
 8007a02:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8007a06:	ed8a 7b00 	vstr	d7, [sl]
 8007a0a:	e76e      	b.n	80078ea <__kernel_rem_pio2+0x50a>
 8007a0c:	e9d4 8900 	ldrd	r8, r9, [r4]
 8007a10:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 8007a14:	4640      	mov	r0, r8
 8007a16:	4632      	mov	r2, r6
 8007a18:	463b      	mov	r3, r7
 8007a1a:	4649      	mov	r1, r9
 8007a1c:	f7f8 fc2e 	bl	800027c <__adddf3>
 8007a20:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007a24:	4602      	mov	r2, r0
 8007a26:	460b      	mov	r3, r1
 8007a28:	4640      	mov	r0, r8
 8007a2a:	4649      	mov	r1, r9
 8007a2c:	f7f8 fc24 	bl	8000278 <__aeabi_dsub>
 8007a30:	4632      	mov	r2, r6
 8007a32:	463b      	mov	r3, r7
 8007a34:	f7f8 fc22 	bl	800027c <__adddf3>
 8007a38:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007a3c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8007a40:	ed84 7b00 	vstr	d7, [r4]
 8007a44:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007a48:	e755      	b.n	80078f6 <__kernel_rem_pio2+0x516>
 8007a4a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8007a4e:	f7f8 fc15 	bl	800027c <__adddf3>
 8007a52:	3d01      	subs	r5, #1
 8007a54:	e759      	b.n	800790a <__kernel_rem_pio2+0x52a>
 8007a56:	9b01      	ldr	r3, [sp, #4]
 8007a58:	9a01      	ldr	r2, [sp, #4]
 8007a5a:	601d      	str	r5, [r3, #0]
 8007a5c:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 8007a60:	605c      	str	r4, [r3, #4]
 8007a62:	609f      	str	r7, [r3, #8]
 8007a64:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 8007a68:	60d3      	str	r3, [r2, #12]
 8007a6a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007a6e:	6110      	str	r0, [r2, #16]
 8007a70:	6153      	str	r3, [r2, #20]
 8007a72:	e728      	b.n	80078c6 <__kernel_rem_pio2+0x4e6>
 8007a74:	41700000 	.word	0x41700000
 8007a78:	3e700000 	.word	0x3e700000
 8007a7c:	00000000 	.word	0x00000000

08007a80 <__kernel_sin>:
 8007a80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a84:	ed2d 8b04 	vpush	{d8-d9}
 8007a88:	eeb0 8a41 	vmov.f32	s16, s2
 8007a8c:	eef0 8a61 	vmov.f32	s17, s3
 8007a90:	ec55 4b10 	vmov	r4, r5, d0
 8007a94:	b083      	sub	sp, #12
 8007a96:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8007a9a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8007a9e:	9001      	str	r0, [sp, #4]
 8007aa0:	da06      	bge.n	8007ab0 <__kernel_sin+0x30>
 8007aa2:	ee10 0a10 	vmov	r0, s0
 8007aa6:	4629      	mov	r1, r5
 8007aa8:	f7f9 f838 	bl	8000b1c <__aeabi_d2iz>
 8007aac:	2800      	cmp	r0, #0
 8007aae:	d051      	beq.n	8007b54 <__kernel_sin+0xd4>
 8007ab0:	4622      	mov	r2, r4
 8007ab2:	462b      	mov	r3, r5
 8007ab4:	4620      	mov	r0, r4
 8007ab6:	4629      	mov	r1, r5
 8007ab8:	f7f8 fd96 	bl	80005e8 <__aeabi_dmul>
 8007abc:	4682      	mov	sl, r0
 8007abe:	468b      	mov	fp, r1
 8007ac0:	4602      	mov	r2, r0
 8007ac2:	460b      	mov	r3, r1
 8007ac4:	4620      	mov	r0, r4
 8007ac6:	4629      	mov	r1, r5
 8007ac8:	f7f8 fd8e 	bl	80005e8 <__aeabi_dmul>
 8007acc:	a341      	add	r3, pc, #260	; (adr r3, 8007bd4 <__kernel_sin+0x154>)
 8007ace:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ad2:	4680      	mov	r8, r0
 8007ad4:	4689      	mov	r9, r1
 8007ad6:	4650      	mov	r0, sl
 8007ad8:	4659      	mov	r1, fp
 8007ada:	f7f8 fd85 	bl	80005e8 <__aeabi_dmul>
 8007ade:	a33f      	add	r3, pc, #252	; (adr r3, 8007bdc <__kernel_sin+0x15c>)
 8007ae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ae4:	f7f8 fbc8 	bl	8000278 <__aeabi_dsub>
 8007ae8:	4652      	mov	r2, sl
 8007aea:	465b      	mov	r3, fp
 8007aec:	f7f8 fd7c 	bl	80005e8 <__aeabi_dmul>
 8007af0:	a33c      	add	r3, pc, #240	; (adr r3, 8007be4 <__kernel_sin+0x164>)
 8007af2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007af6:	f7f8 fbc1 	bl	800027c <__adddf3>
 8007afa:	4652      	mov	r2, sl
 8007afc:	465b      	mov	r3, fp
 8007afe:	f7f8 fd73 	bl	80005e8 <__aeabi_dmul>
 8007b02:	a33a      	add	r3, pc, #232	; (adr r3, 8007bec <__kernel_sin+0x16c>)
 8007b04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b08:	f7f8 fbb6 	bl	8000278 <__aeabi_dsub>
 8007b0c:	4652      	mov	r2, sl
 8007b0e:	465b      	mov	r3, fp
 8007b10:	f7f8 fd6a 	bl	80005e8 <__aeabi_dmul>
 8007b14:	a337      	add	r3, pc, #220	; (adr r3, 8007bf4 <__kernel_sin+0x174>)
 8007b16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b1a:	f7f8 fbaf 	bl	800027c <__adddf3>
 8007b1e:	9b01      	ldr	r3, [sp, #4]
 8007b20:	4606      	mov	r6, r0
 8007b22:	460f      	mov	r7, r1
 8007b24:	b9eb      	cbnz	r3, 8007b62 <__kernel_sin+0xe2>
 8007b26:	4602      	mov	r2, r0
 8007b28:	460b      	mov	r3, r1
 8007b2a:	4650      	mov	r0, sl
 8007b2c:	4659      	mov	r1, fp
 8007b2e:	f7f8 fd5b 	bl	80005e8 <__aeabi_dmul>
 8007b32:	a325      	add	r3, pc, #148	; (adr r3, 8007bc8 <__kernel_sin+0x148>)
 8007b34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b38:	f7f8 fb9e 	bl	8000278 <__aeabi_dsub>
 8007b3c:	4642      	mov	r2, r8
 8007b3e:	464b      	mov	r3, r9
 8007b40:	f7f8 fd52 	bl	80005e8 <__aeabi_dmul>
 8007b44:	4602      	mov	r2, r0
 8007b46:	460b      	mov	r3, r1
 8007b48:	4620      	mov	r0, r4
 8007b4a:	4629      	mov	r1, r5
 8007b4c:	f7f8 fb96 	bl	800027c <__adddf3>
 8007b50:	4604      	mov	r4, r0
 8007b52:	460d      	mov	r5, r1
 8007b54:	ec45 4b10 	vmov	d0, r4, r5
 8007b58:	b003      	add	sp, #12
 8007b5a:	ecbd 8b04 	vpop	{d8-d9}
 8007b5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b62:	4b1b      	ldr	r3, [pc, #108]	; (8007bd0 <__kernel_sin+0x150>)
 8007b64:	ec51 0b18 	vmov	r0, r1, d8
 8007b68:	2200      	movs	r2, #0
 8007b6a:	f7f8 fd3d 	bl	80005e8 <__aeabi_dmul>
 8007b6e:	4632      	mov	r2, r6
 8007b70:	ec41 0b19 	vmov	d9, r0, r1
 8007b74:	463b      	mov	r3, r7
 8007b76:	4640      	mov	r0, r8
 8007b78:	4649      	mov	r1, r9
 8007b7a:	f7f8 fd35 	bl	80005e8 <__aeabi_dmul>
 8007b7e:	4602      	mov	r2, r0
 8007b80:	460b      	mov	r3, r1
 8007b82:	ec51 0b19 	vmov	r0, r1, d9
 8007b86:	f7f8 fb77 	bl	8000278 <__aeabi_dsub>
 8007b8a:	4652      	mov	r2, sl
 8007b8c:	465b      	mov	r3, fp
 8007b8e:	f7f8 fd2b 	bl	80005e8 <__aeabi_dmul>
 8007b92:	ec53 2b18 	vmov	r2, r3, d8
 8007b96:	f7f8 fb6f 	bl	8000278 <__aeabi_dsub>
 8007b9a:	a30b      	add	r3, pc, #44	; (adr r3, 8007bc8 <__kernel_sin+0x148>)
 8007b9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ba0:	4606      	mov	r6, r0
 8007ba2:	460f      	mov	r7, r1
 8007ba4:	4640      	mov	r0, r8
 8007ba6:	4649      	mov	r1, r9
 8007ba8:	f7f8 fd1e 	bl	80005e8 <__aeabi_dmul>
 8007bac:	4602      	mov	r2, r0
 8007bae:	460b      	mov	r3, r1
 8007bb0:	4630      	mov	r0, r6
 8007bb2:	4639      	mov	r1, r7
 8007bb4:	f7f8 fb62 	bl	800027c <__adddf3>
 8007bb8:	4602      	mov	r2, r0
 8007bba:	460b      	mov	r3, r1
 8007bbc:	4620      	mov	r0, r4
 8007bbe:	4629      	mov	r1, r5
 8007bc0:	f7f8 fb5a 	bl	8000278 <__aeabi_dsub>
 8007bc4:	e7c4      	b.n	8007b50 <__kernel_sin+0xd0>
 8007bc6:	bf00      	nop
 8007bc8:	55555549 	.word	0x55555549
 8007bcc:	3fc55555 	.word	0x3fc55555
 8007bd0:	3fe00000 	.word	0x3fe00000
 8007bd4:	5acfd57c 	.word	0x5acfd57c
 8007bd8:	3de5d93a 	.word	0x3de5d93a
 8007bdc:	8a2b9ceb 	.word	0x8a2b9ceb
 8007be0:	3e5ae5e6 	.word	0x3e5ae5e6
 8007be4:	57b1fe7d 	.word	0x57b1fe7d
 8007be8:	3ec71de3 	.word	0x3ec71de3
 8007bec:	19c161d5 	.word	0x19c161d5
 8007bf0:	3f2a01a0 	.word	0x3f2a01a0
 8007bf4:	1110f8a6 	.word	0x1110f8a6
 8007bf8:	3f811111 	.word	0x3f811111

08007bfc <fabs>:
 8007bfc:	ec51 0b10 	vmov	r0, r1, d0
 8007c00:	ee10 2a10 	vmov	r2, s0
 8007c04:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8007c08:	ec43 2b10 	vmov	d0, r2, r3
 8007c0c:	4770      	bx	lr
	...

08007c10 <floor>:
 8007c10:	ec51 0b10 	vmov	r0, r1, d0
 8007c14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c18:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8007c1c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8007c20:	2e13      	cmp	r6, #19
 8007c22:	ee10 5a10 	vmov	r5, s0
 8007c26:	ee10 8a10 	vmov	r8, s0
 8007c2a:	460c      	mov	r4, r1
 8007c2c:	dc32      	bgt.n	8007c94 <floor+0x84>
 8007c2e:	2e00      	cmp	r6, #0
 8007c30:	da14      	bge.n	8007c5c <floor+0x4c>
 8007c32:	a333      	add	r3, pc, #204	; (adr r3, 8007d00 <floor+0xf0>)
 8007c34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c38:	f7f8 fb20 	bl	800027c <__adddf3>
 8007c3c:	2200      	movs	r2, #0
 8007c3e:	2300      	movs	r3, #0
 8007c40:	f7f8 ff62 	bl	8000b08 <__aeabi_dcmpgt>
 8007c44:	b138      	cbz	r0, 8007c56 <floor+0x46>
 8007c46:	2c00      	cmp	r4, #0
 8007c48:	da57      	bge.n	8007cfa <floor+0xea>
 8007c4a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8007c4e:	431d      	orrs	r5, r3
 8007c50:	d001      	beq.n	8007c56 <floor+0x46>
 8007c52:	4c2d      	ldr	r4, [pc, #180]	; (8007d08 <floor+0xf8>)
 8007c54:	2500      	movs	r5, #0
 8007c56:	4621      	mov	r1, r4
 8007c58:	4628      	mov	r0, r5
 8007c5a:	e025      	b.n	8007ca8 <floor+0x98>
 8007c5c:	4f2b      	ldr	r7, [pc, #172]	; (8007d0c <floor+0xfc>)
 8007c5e:	4137      	asrs	r7, r6
 8007c60:	ea01 0307 	and.w	r3, r1, r7
 8007c64:	4303      	orrs	r3, r0
 8007c66:	d01f      	beq.n	8007ca8 <floor+0x98>
 8007c68:	a325      	add	r3, pc, #148	; (adr r3, 8007d00 <floor+0xf0>)
 8007c6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c6e:	f7f8 fb05 	bl	800027c <__adddf3>
 8007c72:	2200      	movs	r2, #0
 8007c74:	2300      	movs	r3, #0
 8007c76:	f7f8 ff47 	bl	8000b08 <__aeabi_dcmpgt>
 8007c7a:	2800      	cmp	r0, #0
 8007c7c:	d0eb      	beq.n	8007c56 <floor+0x46>
 8007c7e:	2c00      	cmp	r4, #0
 8007c80:	bfbe      	ittt	lt
 8007c82:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8007c86:	fa43 f606 	asrlt.w	r6, r3, r6
 8007c8a:	19a4      	addlt	r4, r4, r6
 8007c8c:	ea24 0407 	bic.w	r4, r4, r7
 8007c90:	2500      	movs	r5, #0
 8007c92:	e7e0      	b.n	8007c56 <floor+0x46>
 8007c94:	2e33      	cmp	r6, #51	; 0x33
 8007c96:	dd0b      	ble.n	8007cb0 <floor+0xa0>
 8007c98:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8007c9c:	d104      	bne.n	8007ca8 <floor+0x98>
 8007c9e:	ee10 2a10 	vmov	r2, s0
 8007ca2:	460b      	mov	r3, r1
 8007ca4:	f7f8 faea 	bl	800027c <__adddf3>
 8007ca8:	ec41 0b10 	vmov	d0, r0, r1
 8007cac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007cb0:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8007cb4:	f04f 33ff 	mov.w	r3, #4294967295
 8007cb8:	fa23 f707 	lsr.w	r7, r3, r7
 8007cbc:	4207      	tst	r7, r0
 8007cbe:	d0f3      	beq.n	8007ca8 <floor+0x98>
 8007cc0:	a30f      	add	r3, pc, #60	; (adr r3, 8007d00 <floor+0xf0>)
 8007cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cc6:	f7f8 fad9 	bl	800027c <__adddf3>
 8007cca:	2200      	movs	r2, #0
 8007ccc:	2300      	movs	r3, #0
 8007cce:	f7f8 ff1b 	bl	8000b08 <__aeabi_dcmpgt>
 8007cd2:	2800      	cmp	r0, #0
 8007cd4:	d0bf      	beq.n	8007c56 <floor+0x46>
 8007cd6:	2c00      	cmp	r4, #0
 8007cd8:	da02      	bge.n	8007ce0 <floor+0xd0>
 8007cda:	2e14      	cmp	r6, #20
 8007cdc:	d103      	bne.n	8007ce6 <floor+0xd6>
 8007cde:	3401      	adds	r4, #1
 8007ce0:	ea25 0507 	bic.w	r5, r5, r7
 8007ce4:	e7b7      	b.n	8007c56 <floor+0x46>
 8007ce6:	2301      	movs	r3, #1
 8007ce8:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8007cec:	fa03 f606 	lsl.w	r6, r3, r6
 8007cf0:	4435      	add	r5, r6
 8007cf2:	4545      	cmp	r5, r8
 8007cf4:	bf38      	it	cc
 8007cf6:	18e4      	addcc	r4, r4, r3
 8007cf8:	e7f2      	b.n	8007ce0 <floor+0xd0>
 8007cfa:	2500      	movs	r5, #0
 8007cfc:	462c      	mov	r4, r5
 8007cfe:	e7aa      	b.n	8007c56 <floor+0x46>
 8007d00:	8800759c 	.word	0x8800759c
 8007d04:	7e37e43c 	.word	0x7e37e43c
 8007d08:	bff00000 	.word	0xbff00000
 8007d0c:	000fffff 	.word	0x000fffff

08007d10 <scalbn>:
 8007d10:	b570      	push	{r4, r5, r6, lr}
 8007d12:	ec55 4b10 	vmov	r4, r5, d0
 8007d16:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8007d1a:	4606      	mov	r6, r0
 8007d1c:	462b      	mov	r3, r5
 8007d1e:	b99a      	cbnz	r2, 8007d48 <scalbn+0x38>
 8007d20:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8007d24:	4323      	orrs	r3, r4
 8007d26:	d036      	beq.n	8007d96 <scalbn+0x86>
 8007d28:	4b39      	ldr	r3, [pc, #228]	; (8007e10 <scalbn+0x100>)
 8007d2a:	4629      	mov	r1, r5
 8007d2c:	ee10 0a10 	vmov	r0, s0
 8007d30:	2200      	movs	r2, #0
 8007d32:	f7f8 fc59 	bl	80005e8 <__aeabi_dmul>
 8007d36:	4b37      	ldr	r3, [pc, #220]	; (8007e14 <scalbn+0x104>)
 8007d38:	429e      	cmp	r6, r3
 8007d3a:	4604      	mov	r4, r0
 8007d3c:	460d      	mov	r5, r1
 8007d3e:	da10      	bge.n	8007d62 <scalbn+0x52>
 8007d40:	a32b      	add	r3, pc, #172	; (adr r3, 8007df0 <scalbn+0xe0>)
 8007d42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d46:	e03a      	b.n	8007dbe <scalbn+0xae>
 8007d48:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8007d4c:	428a      	cmp	r2, r1
 8007d4e:	d10c      	bne.n	8007d6a <scalbn+0x5a>
 8007d50:	ee10 2a10 	vmov	r2, s0
 8007d54:	4620      	mov	r0, r4
 8007d56:	4629      	mov	r1, r5
 8007d58:	f7f8 fa90 	bl	800027c <__adddf3>
 8007d5c:	4604      	mov	r4, r0
 8007d5e:	460d      	mov	r5, r1
 8007d60:	e019      	b.n	8007d96 <scalbn+0x86>
 8007d62:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8007d66:	460b      	mov	r3, r1
 8007d68:	3a36      	subs	r2, #54	; 0x36
 8007d6a:	4432      	add	r2, r6
 8007d6c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8007d70:	428a      	cmp	r2, r1
 8007d72:	dd08      	ble.n	8007d86 <scalbn+0x76>
 8007d74:	2d00      	cmp	r5, #0
 8007d76:	a120      	add	r1, pc, #128	; (adr r1, 8007df8 <scalbn+0xe8>)
 8007d78:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007d7c:	da1c      	bge.n	8007db8 <scalbn+0xa8>
 8007d7e:	a120      	add	r1, pc, #128	; (adr r1, 8007e00 <scalbn+0xf0>)
 8007d80:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007d84:	e018      	b.n	8007db8 <scalbn+0xa8>
 8007d86:	2a00      	cmp	r2, #0
 8007d88:	dd08      	ble.n	8007d9c <scalbn+0x8c>
 8007d8a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007d8e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007d92:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8007d96:	ec45 4b10 	vmov	d0, r4, r5
 8007d9a:	bd70      	pop	{r4, r5, r6, pc}
 8007d9c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8007da0:	da19      	bge.n	8007dd6 <scalbn+0xc6>
 8007da2:	f24c 3350 	movw	r3, #50000	; 0xc350
 8007da6:	429e      	cmp	r6, r3
 8007da8:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8007dac:	dd0a      	ble.n	8007dc4 <scalbn+0xb4>
 8007dae:	a112      	add	r1, pc, #72	; (adr r1, 8007df8 <scalbn+0xe8>)
 8007db0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d1e2      	bne.n	8007d7e <scalbn+0x6e>
 8007db8:	a30f      	add	r3, pc, #60	; (adr r3, 8007df8 <scalbn+0xe8>)
 8007dba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dbe:	f7f8 fc13 	bl	80005e8 <__aeabi_dmul>
 8007dc2:	e7cb      	b.n	8007d5c <scalbn+0x4c>
 8007dc4:	a10a      	add	r1, pc, #40	; (adr r1, 8007df0 <scalbn+0xe0>)
 8007dc6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d0b8      	beq.n	8007d40 <scalbn+0x30>
 8007dce:	a10e      	add	r1, pc, #56	; (adr r1, 8007e08 <scalbn+0xf8>)
 8007dd0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007dd4:	e7b4      	b.n	8007d40 <scalbn+0x30>
 8007dd6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007dda:	3236      	adds	r2, #54	; 0x36
 8007ddc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007de0:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8007de4:	4620      	mov	r0, r4
 8007de6:	4b0c      	ldr	r3, [pc, #48]	; (8007e18 <scalbn+0x108>)
 8007de8:	2200      	movs	r2, #0
 8007dea:	e7e8      	b.n	8007dbe <scalbn+0xae>
 8007dec:	f3af 8000 	nop.w
 8007df0:	c2f8f359 	.word	0xc2f8f359
 8007df4:	01a56e1f 	.word	0x01a56e1f
 8007df8:	8800759c 	.word	0x8800759c
 8007dfc:	7e37e43c 	.word	0x7e37e43c
 8007e00:	8800759c 	.word	0x8800759c
 8007e04:	fe37e43c 	.word	0xfe37e43c
 8007e08:	c2f8f359 	.word	0xc2f8f359
 8007e0c:	81a56e1f 	.word	0x81a56e1f
 8007e10:	43500000 	.word	0x43500000
 8007e14:	ffff3cb0 	.word	0xffff3cb0
 8007e18:	3c900000 	.word	0x3c900000

08007e1c <_gettimeofday>:
 8007e1c:	4b02      	ldr	r3, [pc, #8]	; (8007e28 <_gettimeofday+0xc>)
 8007e1e:	2258      	movs	r2, #88	; 0x58
 8007e20:	601a      	str	r2, [r3, #0]
 8007e22:	f04f 30ff 	mov.w	r0, #4294967295
 8007e26:	4770      	bx	lr
 8007e28:	20000840 	.word	0x20000840

08007e2c <_init>:
 8007e2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e2e:	bf00      	nop
 8007e30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e32:	bc08      	pop	{r3}
 8007e34:	469e      	mov	lr, r3
 8007e36:	4770      	bx	lr

08007e38 <_fini>:
 8007e38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e3a:	bf00      	nop
 8007e3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e3e:	bc08      	pop	{r3}
 8007e40:	469e      	mov	lr, r3
 8007e42:	4770      	bx	lr
