Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Oct 19 15:56:21 2020
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'processor_clk_wiz_0_0'

1. Summary
----------

SUCCESS in the upgrade of processor_clk_wiz_0_0 (xilinx.com:ip:clk_wiz:6.0) from (Rev. 4) to (Rev. 5)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Oct 19 15:56:21 2020
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'processor_axi_interconnect_0_0'

1. Summary
----------

SUCCESS in the upgrade of processor_axi_interconnect_0_0 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 21) to (Rev. 22)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Oct 19 15:56:21 2020
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'processor_axi_gpio_5_0'

1. Summary
----------

SUCCESS in the upgrade of processor_axi_gpio_5_0 (xilinx.com:ip:axi_gpio:2.0) from (Rev. 22) to (Rev. 23)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Oct 19 15:56:21 2020
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'processor_axi_gpio_4_0'

1. Summary
----------

SUCCESS in the upgrade of processor_axi_gpio_4_0 (xilinx.com:ip:axi_gpio:2.0) from (Rev. 22) to (Rev. 23)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Oct 19 15:56:21 2020
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'processor_axi_gpio_3_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of processor_axi_gpio_3_0 (xilinx.com:ip:axi_gpio:2.0) from (Rev. 22) to (Rev. 23)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_GPIO2_WIDTH' from '32' to '1' has been ignored for IP 'processor_axi_gpio_3_0'

An attempt to modify the value of disabled parameter 'C_ALL_OUTPUTS_2' from '0' to '1' has been ignored for IP 'processor_axi_gpio_3_0'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:axi_gpio:2.0 -user_name processor_axi_gpio_3_0
set_property -dict "\
  CONFIG.C_ALL_INPUTS {1} \
  CONFIG.C_ALL_INPUTS_2 {0} \
  CONFIG.C_ALL_OUTPUTS {0} \
  CONFIG.C_ALL_OUTPUTS_2 {1} \
  CONFIG.C_DOUT_DEFAULT {0x00000000} \
  CONFIG.C_DOUT_DEFAULT_2 {0x00000000} \
  CONFIG.C_GPIO2_WIDTH {1} \
  CONFIG.C_GPIO_WIDTH {16} \
  CONFIG.C_INTERRUPT_PRESENT {0} \
  CONFIG.C_IS_DUAL {0} \
  CONFIG.C_TRI_DEFAULT {0xFFFFFFFF} \
  CONFIG.C_TRI_DEFAULT_2 {0xFFFFFFFF} \
  CONFIG.Component_Name {processor_axi_gpio_3_0} \
  CONFIG.GPIO.BOARD.ASSOCIATED_PARAM {GPIO_BOARD_INTERFACE} \
  CONFIG.GPIO2_BOARD_INTERFACE {Custom} \
  CONFIG.GPIO_BOARD_INTERFACE {Custom} \
  CONFIG.S_AXI.ADDR_WIDTH {9} \
  CONFIG.S_AXI.ARUSER_WIDTH {0} \
  CONFIG.S_AXI.AWUSER_WIDTH {0} \
  CONFIG.S_AXI.BUSER_WIDTH {0} \
  CONFIG.S_AXI.CLK_DOMAIN {processor_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S_AXI.DATA_WIDTH {32} \
  CONFIG.S_AXI.FREQ_HZ {100000000} \
  CONFIG.S_AXI.HAS_BRESP {1} \
  CONFIG.S_AXI.HAS_BURST {0} \
  CONFIG.S_AXI.HAS_CACHE {0} \
  CONFIG.S_AXI.HAS_LOCK {0} \
  CONFIG.S_AXI.HAS_PROT {0} \
  CONFIG.S_AXI.HAS_QOS {0} \
  CONFIG.S_AXI.HAS_REGION {0} \
  CONFIG.S_AXI.HAS_RRESP {1} \
  CONFIG.S_AXI.HAS_WSTRB {1} \
  CONFIG.S_AXI.ID_WIDTH {0} \
  CONFIG.S_AXI.INSERT_VIP {0} \
  CONFIG.S_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S_AXI.NUM_READ_OUTSTANDING {2} \
  CONFIG.S_AXI.NUM_READ_THREADS {1} \
  CONFIG.S_AXI.NUM_WRITE_OUTSTANDING {2} \
  CONFIG.S_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S_AXI.PHASE {0.000} \
  CONFIG.S_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI.RUSER_WIDTH {0} \
  CONFIG.S_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI.WUSER_WIDTH {0} \
  CONFIG.S_AXI_ACLK.ASSOCIATED_BUSIF {S_AXI} \
  CONFIG.S_AXI_ACLK.ASSOCIATED_RESET {s_axi_aresetn} \
  CONFIG.S_AXI_ACLK.CLK_DOMAIN {processor_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S_AXI_ACLK.FREQ_HZ {100000000} \
  CONFIG.S_AXI_ACLK.INSERT_VIP {0} \
  CONFIG.S_AXI_ACLK.PHASE {0.000} \
  CONFIG.S_AXI_ARESETN.INSERT_VIP {0} \
  CONFIG.S_AXI_ARESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.USE_BOARD_FLOW {false} " [get_ips processor_axi_gpio_3_0]







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Oct 19 15:56:21 2020
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'processor_axi_gpio_2_0'

1. Summary
----------

SUCCESS in the upgrade of processor_axi_gpio_2_0 (xilinx.com:ip:axi_gpio:2.0) from (Rev. 22) to (Rev. 23)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Oct 19 15:56:21 2020
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'processor_axi_gpio_1_0'

1. Summary
----------

SUCCESS in the upgrade of processor_axi_gpio_1_0 (xilinx.com:ip:axi_gpio:2.0) from (Rev. 22) to (Rev. 23)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Oct 19 15:56:21 2020
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'processor_axi_gpio_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of processor_axi_gpio_0_1 (xilinx.com:ip:axi_gpio:2.0) from (Rev. 22) to (Rev. 23)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_GPIO2_WIDTH' from '32' to '1' has been ignored for IP 'processor_axi_gpio_0_1'

An attempt to modify the value of disabled parameter 'C_ALL_OUTPUTS_2' from '0' to '1' has been ignored for IP 'processor_axi_gpio_0_1'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:axi_gpio:2.0 -user_name processor_axi_gpio_0_1
set_property -dict "\
  CONFIG.C_ALL_INPUTS {0} \
  CONFIG.C_ALL_INPUTS_2 {0} \
  CONFIG.C_ALL_OUTPUTS {1} \
  CONFIG.C_ALL_OUTPUTS_2 {1} \
  CONFIG.C_DOUT_DEFAULT {0x00000000} \
  CONFIG.C_DOUT_DEFAULT_2 {0x00000000} \
  CONFIG.C_GPIO2_WIDTH {1} \
  CONFIG.C_GPIO_WIDTH {16} \
  CONFIG.C_INTERRUPT_PRESENT {0} \
  CONFIG.C_IS_DUAL {0} \
  CONFIG.C_TRI_DEFAULT {0xFFFFFFFF} \
  CONFIG.C_TRI_DEFAULT_2 {0xFFFFFFFF} \
  CONFIG.Component_Name {processor_axi_gpio_0_1} \
  CONFIG.GPIO.BOARD.ASSOCIATED_PARAM {GPIO_BOARD_INTERFACE} \
  CONFIG.GPIO2_BOARD_INTERFACE {Custom} \
  CONFIG.GPIO_BOARD_INTERFACE {Custom} \
  CONFIG.S_AXI.ADDR_WIDTH {9} \
  CONFIG.S_AXI.ARUSER_WIDTH {0} \
  CONFIG.S_AXI.AWUSER_WIDTH {0} \
  CONFIG.S_AXI.BUSER_WIDTH {0} \
  CONFIG.S_AXI.CLK_DOMAIN {processor_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S_AXI.DATA_WIDTH {32} \
  CONFIG.S_AXI.FREQ_HZ {100000000} \
  CONFIG.S_AXI.HAS_BRESP {1} \
  CONFIG.S_AXI.HAS_BURST {0} \
  CONFIG.S_AXI.HAS_CACHE {0} \
  CONFIG.S_AXI.HAS_LOCK {0} \
  CONFIG.S_AXI.HAS_PROT {0} \
  CONFIG.S_AXI.HAS_QOS {0} \
  CONFIG.S_AXI.HAS_REGION {0} \
  CONFIG.S_AXI.HAS_RRESP {1} \
  CONFIG.S_AXI.HAS_WSTRB {1} \
  CONFIG.S_AXI.ID_WIDTH {0} \
  CONFIG.S_AXI.INSERT_VIP {0} \
  CONFIG.S_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S_AXI.NUM_READ_OUTSTANDING {2} \
  CONFIG.S_AXI.NUM_READ_THREADS {1} \
  CONFIG.S_AXI.NUM_WRITE_OUTSTANDING {2} \
  CONFIG.S_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S_AXI.PHASE {0.000} \
  CONFIG.S_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI.RUSER_WIDTH {0} \
  CONFIG.S_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI.WUSER_WIDTH {0} \
  CONFIG.S_AXI_ACLK.ASSOCIATED_BUSIF {S_AXI} \
  CONFIG.S_AXI_ACLK.ASSOCIATED_RESET {s_axi_aresetn} \
  CONFIG.S_AXI_ACLK.CLK_DOMAIN {processor_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S_AXI_ACLK.FREQ_HZ {100000000} \
  CONFIG.S_AXI_ACLK.INSERT_VIP {0} \
  CONFIG.S_AXI_ACLK.PHASE {0.000} \
  CONFIG.S_AXI_ARESETN.INSERT_VIP {0} \
  CONFIG.S_AXI_ARESETN.POLARITY {ACTIVE_LOW} \
  CONFIG.USE_BOARD_FLOW {false} " [get_ips processor_axi_gpio_0_1]







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Oct 19 15:56:21 2020
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'processor_axi_gpio_0_0'

1. Summary
----------

SUCCESS in the upgrade of processor_axi_gpio_0_0 (xilinx.com:ip:axi_gpio:2.0) from (Rev. 22) to (Rev. 23)

