# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_2.srcs/sources_1/imports/3_Decodeur_Machine_Etats/FSM.vhd"
vhdl xil_defaultlib  "../../../project_2.srcs/sources_1/imports/3_Decodeur_Machine_Etats/Selector.vhd"
vhdl xil_defaultlib  "../../../../Partie_2_Cas_Etudes/2_Compteur_Impulsions/impulse_count_.vhd"
vhdl xil_defaultlib  "../../../project_2.srcs/sources_1/imports/3_Decodeur_Machine_Etats/Top.vhd"
vhdl xil_defaultlib  "../../../project_2.srcs/sim_1/imports/3_Decodeur_Machine_Etats/TB_Top.vhd"

# Do not sort compile order
nosort
