$date
	Thu Nov 20 03:19:48 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module universal_tb $end
$var wire 32 ! instr_rdata1 [31:0] $end
$var wire 32 " instr_rdata [31:0] $end
$var wire 32 # instr_addr1 [31:0] $end
$var wire 32 $ instr_addr [31:0] $end
$var wire 1 % dbg_stall $end
$var wire 32 & dbg_result_e [31:0] $end
$var wire 32 ' dbg_pc_f [31:0] $end
$var wire 32 ( dbg_instr_f [31:0] $end
$var wire 32 ) dbg_instr_e1 [31:0] $end
$var wire 32 * dbg_instr_e [31:0] $end
$var wire 32 + dbg_instr_d [31:0] $end
$var wire 1 , dbg_fwd_rs2 $end
$var wire 1 - dbg_fwd_rs1 $end
$var wire 32 . dbg_busy_vec [31:0] $end
$var wire 1 / dbg_bubble_ex $end
$var wire 1 0 dbg_branch_taken $end
$var wire 4 1 data_we [3:0] $end
$var wire 32 2 data_wdata [31:0] $end
$var wire 1 3 data_re $end
$var wire 32 4 data_rdata [31:0] $end
$var wire 32 5 data_addr [31:0] $end
$var reg 1 6 clk $end
$var reg 1 7 rst $end
$var integer 32 8 cycle_count [31:0] $end
$var reg 1 9 debug $end
$var integer 32 : max_cycles [31:0] $end
$var integer 32 ; trace_fd [31:0] $end
$scope module dut $end
$var wire 1 < branch_taken_e $end
$var wire 1 6 clk $end
$var wire 32 = data_addr [31:0] $end
$var wire 32 > data_wdata [31:0] $end
$var wire 1 0 dbg_branch_taken $end
$var wire 1 / dbg_bubble_ex $end
$var wire 32 ? dbg_busy_vec [31:0] $end
$var wire 1 - dbg_fwd_rs1 $end
$var wire 1 , dbg_fwd_rs2 $end
$var wire 32 @ dbg_instr_d [31:0] $end
$var wire 32 A dbg_instr_e [31:0] $end
$var wire 32 B dbg_instr_e1 [31:0] $end
$var wire 32 C dbg_instr_f [31:0] $end
$var wire 32 D dbg_pc_f [31:0] $end
$var wire 32 E dbg_result_e [31:0] $end
$var wire 1 % dbg_stall $end
$var wire 32 F instr0_f [31:0] $end
$var wire 32 G instr1_f [31:0] $end
$var wire 32 H instr_addr [31:0] $end
$var wire 1 I is_load_ex $end
$var wire 1 J issue_slot0 $end
$var wire 1 K issue_slot1 $end
$var wire 1 7 rst $end
$var wire 1 L use_rs2_d $end
$var wire 1 M use_rs2_1_d $end
$var wire 1 N use_rs1_d $end
$var wire 1 O use_rs1_1_d $end
$var wire 1 P stall_if_id $end
$var wire 1 Q slot1_valid $end
$var wire 1 R slot0_valid $end
$var wire 32 S rs2_val_d_fwd [31:0] $end
$var wire 32 T rs2_val_d [31:0] $end
$var wire 32 U rs2_val1_d_fwd [31:0] $end
$var wire 32 V rs2_val1_d [31:0] $end
$var wire 5 W rs2_d [4:0] $end
$var wire 5 X rs2_1_d [4:0] $end
$var wire 32 Y rs1_val_d_fwd [31:0] $end
$var wire 32 Z rs1_val_d [31:0] $end
$var wire 32 [ rs1_val1_d_fwd [31:0] $end
$var wire 32 \ rs1_val1_d [31:0] $end
$var wire 5 ] rs1_d [4:0] $end
$var wire 5 ^ rs1_1_d [4:0] $end
$var wire 5 _ rd_d [4:0] $end
$var wire 5 ` rd1_d [4:0] $end
$var wire 1 a prod_is_load_rs2 $end
$var wire 1 b prod_is_load_rs1 $end
$var wire 32 c pc_plus8_f [31:0] $end
$var wire 32 d pc_plus4_f [31:0] $end
$var wire 32 e pc_next [31:0] $end
$var wire 32 f load_pending_vec [31:0] $end
$var wire 1 g issue_slot1_raw $end
$var wire 1 h issue_slot0_raw $end
$var wire 32 i instr_rdata1 [31:0] $end
$var wire 32 j instr_rdata [31:0] $end
$var wire 32 k instr_addr1 [31:0] $end
$var wire 32 l imm_d [31:0] $end
$var wire 32 m imm1_d [31:0] $end
$var wire 1 n hazard_rs2 $end
$var wire 1 o hazard_rs1 $end
$var wire 1 p fwd_rs2_en $end
$var wire 1 q fwd_rs1_en $end
$var wire 4 r data_we [3:0] $end
$var wire 1 3 data_re $end
$var wire 32 s data_rdata [31:0] $end
$var wire 27 t ctrl_d [26:0] $end
$var wire 27 u ctrl1_d [26:0] $end
$var wire 32 v busy_vec [31:0] $end
$var wire 32 w addr_e0 [31:0] $end
$var parameter 32 x NOP $end
$var reg 32 y alu_result_e0 [31:0] $end
$var reg 32 z alu_result_e1 [31:0] $end
$var reg 4 { be_e [3:0] $end
$var reg 1 | branch_cond_e $end
$var reg 32 } branch_target_e [31:0] $end
$var reg 1 ~ bubble_ex $end
$var reg 27 !" de1_ctrl [26:0] $end
$var reg 32 "" de1_imm [31:0] $end
$var reg 32 #" de1_instr [31:0] $end
$var reg 32 $" de1_pc [31:0] $end
$var reg 5 %" de1_rd [4:0] $end
$var reg 5 &" de1_rs1 [4:0] $end
$var reg 32 '" de1_rs1_val [31:0] $end
$var reg 5 (" de1_rs2 [4:0] $end
$var reg 32 )" de1_rs2_val [31:0] $end
$var reg 27 *" de_ctrl [26:0] $end
$var reg 32 +" de_imm [31:0] $end
$var reg 32 ," de_instr [31:0] $end
$var reg 32 -" de_pc [31:0] $end
$var reg 5 ." de_rd [4:0] $end
$var reg 5 /" de_rs1 [4:0] $end
$var reg 32 0" de_rs1_val [31:0] $end
$var reg 5 1" de_rs2 [4:0] $end
$var reg 32 2" de_rs2_val [31:0] $end
$var reg 32 3" fd_instr [31:0] $end
$var reg 32 4" fd_instr1 [31:0] $end
$var reg 32 5" fd_pc [31:0] $end
$var reg 32 6" load_data_e0 [31:0] $end
$var reg 32 7" op1_e0 [31:0] $end
$var reg 32 8" op1_e1 [31:0] $end
$var reg 32 9" op2_e0 [31:0] $end
$var reg 32 :" op2_e1 [31:0] $end
$var reg 32 ;" pc_f [31:0] $end
$var reg 32 <" wb_data_e0 [31:0] $end
$var reg 32 =" wb_data_e1 [31:0] $end
$var reg 32 >" wdata_e [31:0] $end
$scope module u_decoder $end
$var wire 32 ?" instr [31:0] $end
$var wire 5 @" rs2 [4:0] $end
$var wire 5 A" rs1 [4:0] $end
$var wire 5 B" rd [4:0] $end
$var wire 7 C" opcode [6:0] $end
$var wire 7 D" funct7 [6:0] $end
$var wire 3 E" funct3 [2:0] $end
$var reg 27 F" ctrl [26:0] $end
$var reg 1 N use_rs1 $end
$var reg 1 L use_rs2 $end
$upscope $end
$scope module u_decoder1 $end
$var wire 32 G" instr [31:0] $end
$var wire 5 H" rs2 [4:0] $end
$var wire 5 I" rs1 [4:0] $end
$var wire 5 J" rd [4:0] $end
$var wire 7 K" opcode [6:0] $end
$var wire 7 L" funct7 [6:0] $end
$var wire 3 M" funct3 [2:0] $end
$var reg 27 N" ctrl [26:0] $end
$var reg 1 O use_rs1 $end
$var reg 1 M use_rs2 $end
$upscope $end
$scope module u_forward_unit $end
$var wire 32 O" ex0_result [31:0] $end
$var wire 32 P" ex1_result [31:0] $end
$var wire 1 I is_load_ex0 $end
$var wire 1 Q" is_load_ex1 $end
$var wire 5 R" rd_ex0 [4:0] $end
$var wire 5 S" rd_ex1 [4:0] $end
$var wire 1 T" reg_write_ex0 $end
$var wire 1 U" reg_write_ex1 $end
$var wire 5 V" rs1_0_id [4:0] $end
$var wire 5 W" rs1_1_id [4:0] $end
$var wire 5 X" rs2_0_id [4:0] $end
$var wire 5 Y" rs2_1_id [4:0] $end
$var wire 32 Z" rs2_1_reg [31:0] $end
$var wire 32 [" rs2_0_reg [31:0] $end
$var wire 32 \" rs1_1_reg [31:0] $end
$var wire 32 ]" rs1_0_reg [31:0] $end
$var reg 32 ^" fwd_rs1_0 [31:0] $end
$var reg 1 q fwd_rs1_0_en $end
$var reg 32 _" fwd_rs1_1 [31:0] $end
$var reg 32 `" fwd_rs2_0 [31:0] $end
$var reg 1 p fwd_rs2_0_en $end
$var reg 32 a" fwd_rs2_1 [31:0] $end
$upscope $end
$scope module u_imm_gen $end
$var wire 3 b" imm_sel [2:0] $end
$var wire 32 c" instr [31:0] $end
$var reg 32 d" imm [31:0] $end
$upscope $end
$scope module u_imm_gen1 $end
$var wire 3 e" imm_sel [2:0] $end
$var wire 32 f" instr [31:0] $end
$var reg 32 g" imm [31:0] $end
$upscope $end
$scope module u_issue_unit $end
$var wire 27 h" ctrl0 [26:0] $end
$var wire 27 i" ctrl1 [26:0] $end
$var wire 5 j" rd_0 [4:0] $end
$var wire 5 k" rd_1 [4:0] $end
$var wire 5 l" rs1_0 [4:0] $end
$var wire 5 m" rs1_1 [4:0] $end
$var wire 5 n" rs2_0 [4:0] $end
$var wire 5 o" rs2_1 [4:0] $end
$var wire 1 N use_rs1_0 $end
$var wire 1 O use_rs1_1 $end
$var wire 1 L use_rs2_0 $end
$var wire 1 M use_rs2_1 $end
$var wire 32 p" load_pending_vec [31:0] $end
$var wire 32 q" busy_vec [31:0] $end
$var reg 1 r" branch0 $end
$var reg 1 s" branch1 $end
$var reg 1 t" branch1_conflict $end
$var reg 1 u" hazard1 $end
$var reg 1 h issue_slot0 $end
$var reg 1 g issue_slot1 $end
$var reg 1 v" load0 $end
$var reg 1 w" load_use0 $end
$var reg 1 x" load_use_same_cycle $end
$var reg 1 y" mem0 $end
$var reg 1 z" mem1 $end
$var reg 1 {" mem_conflict $end
$var reg 1 |" raw10 $end
$var reg 1 }" rs1_0_valid $end
$var reg 1 ~" rs1_1_valid $end
$var reg 1 !# rs2_0_valid $end
$var reg 1 "# rs2_1_valid $end
$var reg 1 ## sb_load_use1 $end
$var reg 1 $# sb_raw1 $end
$var reg 1 %# sb_waw1 $end
$var reg 1 P stall_if $end
$var reg 1 &# war10 $end
$var reg 1 '# waw10 $end
$var reg 1 (# write0 $end
$var reg 1 )# write1 $end
$scope function is_busy $end
$upscope $end
$scope function is_load_pending $end
$upscope $end
$upscope $end
$scope module u_reg_status_table $end
$var wire 1 6 clk $end
$var wire 1 I is_load0_ex $end
$var wire 1 *# is_load1_ex $end
$var wire 5 +# rd0_ex [4:0] $end
$var wire 1 ,# rd0_write_en_ex $end
$var wire 5 -# rd1_ex [4:0] $end
$var wire 1 .# rd1_write_en_ex $end
$var wire 5 /# rs1_id [4:0] $end
$var wire 5 0# rs2_id [4:0] $end
$var wire 1 7 rst $end
$var wire 1 N use_rs1_id $end
$var wire 1 L use_rs2_id $end
$var reg 32 1# busy_vec [31:0] $end
$var reg 1 o hazard_rs1 $end
$var reg 1 n hazard_rs2 $end
$var reg 32 2# load_pending_vec [31:0] $end
$var reg 1 b producer_is_load_rs1 $end
$var reg 1 a producer_is_load_rs2 $end
$scope begin $ivl_for_loop0 $end
$var integer 32 3# i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 4# j [31:0] $end
$upscope $end
$upscope $end
$scope module u_regfile $end
$var wire 1 6 clk $end
$var wire 5 5# raddr0_1 [4:0] $end
$var wire 5 6# raddr0_2 [4:0] $end
$var wire 5 7# raddr1_1 [4:0] $end
$var wire 5 8# raddr1_2 [4:0] $end
$var wire 1 7 rst $end
$var wire 5 9# waddr0 [4:0] $end
$var wire 5 :# waddr1 [4:0] $end
$var wire 32 ;# wdata0 [31:0] $end
$var wire 32 <# wdata1 [31:0] $end
$var wire 1 =# we0 $end
$var wire 1 ># we1 $end
$var wire 32 ?# rdata1_2 [31:0] $end
$var wire 32 @# rdata1_1 [31:0] $end
$var wire 32 A# rdata0_2 [31:0] $end
$var wire 32 B# rdata0_1 [31:0] $end
$var integer 32 C# i [31:0] $end
$upscope $end
$scope begin $unm_blk_50 $end
$var reg 8 D# b [7:0] $end
$upscope $end
$scope begin $unm_blk_51 $end
$var reg 8 E# b [7:0] $end
$upscope $end
$scope begin $unm_blk_52 $end
$var reg 16 F# h [15:0] $end
$upscope $end
$scope begin $unm_blk_53 $end
$var reg 16 G# h [15:0] $end
$upscope $end
$upscope $end
$scope module mem $end
$var wire 1 6 clk $end
$var wire 32 H# data_addr [31:0] $end
$var wire 1 3 data_re $end
$var wire 32 I# data_wdata [31:0] $end
$var wire 4 J# data_we [3:0] $end
$var wire 32 K# instr_addr [31:0] $end
$var wire 32 L# instr_addr1 [31:0] $end
$var wire 32 M# instr_rdata [31:0] $end
$var wire 32 N# instr_rdata1 [31:0] $end
$var parameter 32 O# MEM_WORDS $end
$var reg 32 P# data_rdata [31:0] $end
$var integer 32 Q# i [31:0] $end
$scope task load_hex $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000000000 O#
b10011 x
$end
#0
$dumpvars
b100000000000 Q#
b0 P#
bx N#
bx M#
bx L#
bx K#
b0 J#
bx I#
bx H#
bx G#
bx F#
bx E#
bx D#
bx C#
bx B#
bx A#
bx @#
bx ?#
x>#
x=#
bx <#
bx ;#
bx :#
bx 9#
bx 8#
bx 7#
bx 6#
bx 5#
b100000 4#
b100000 3#
b0 2#
b0 1#
bx 0#
bx /#
x.#
bx -#
x,#
bx +#
0*#
0)#
0(#
0'#
0&#
0%#
0$#
0##
0"#
0!#
x~"
x}"
0|"
0{"
0z"
0y"
0x"
0w"
0v"
0u"
0t"
0s"
0r"
b0 q"
b0 p"
bx o"
bx n"
bx m"
bx l"
bx k"
bx j"
b100000000000000000000 i"
b100000000000000000000 h"
bx g"
bx f"
b0 e"
bx d"
bx c"
b0 b"
bx a"
bx `"
bx _"
bx ^"
bx ]"
bx \"
bx ["
bx Z"
bx Y"
bx X"
bx W"
bx V"
xU"
xT"
bx S"
bx R"
0Q"
bx P"
bx O"
b100000000000000000000 N"
bx M"
bx L"
bx K"
bx J"
bx I"
bx H"
bx G"
b100000000000000000000 F"
bx E"
bx D"
bx C"
bx B"
bx A"
bx @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
b0 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
bx -"
bx ,"
bx +"
bx *"
bx )"
bx ("
bx '"
bx &"
bx %"
bx $"
bx #"
bx ""
bx !"
x~
bx }
x|
b0 {
bx z
bx y
bx w
b0 v
b100000000000000000000 u
b100000000000000000000 t
b0 s
b0 r
0q
0p
xo
0n
bx m
bx l
bx k
bx j
bx i
1h
1g
b0 f
bx e
bx d
bx c
xb
0a
bx `
bx _
bx ^
bx ]
bx \
bx [
bx Z
bx Y
bx X
bx W
bx V
bx U
bx T
bx S
xR
xQ
0P
1O
1N
0M
0L
xK
1J
xI
bx H
bx G
bx F
bx E
bx D
bx C
bx B
bx A
bx @
b0 ?
bx >
bx =
x<
b10000000000000000000000000000011 ;
b110010 :
09
b0 8
17
06
bx 5
b0 4
x3
bx 2
b0 1
x0
x/
b0 .
0-
0,
bx +
bx *
bx )
bx (
bx '
bx &
0%
bx $
bx #
bx "
bx !
$end
#5000
0>#
b0 U
b0 a"
b0 [
b0 _"
b0 S
b0 `"
b0 Y
b0 ^"
00
0<
b100000000000000100000 u
b100000000000000100000 N"
b100000000000000100000 i"
b0 \
b0 \"
b0 @#
b0 V
b0 Z"
b0 ?#
b100000000000000100000 t
b100000000000000100000 F"
b100000000000000100000 h"
b0 Z
b0 ]"
b0 B#
b0 T
b0 ["
b0 A#
0~"
0}"
1g
0b
0o
0I
b100 e
0K
b10011 K"
b0 M"
b0 L"
b0 ^
b0 I"
b0 W"
b0 m"
b0 7#
b0 X
b0 H"
b0 Y"
b0 o"
b0 8#
b0 `
b0 J"
b0 k"
b0 m
b0 g"
b10011 C"
b0 E"
b0 D"
b0 ]
b0 A"
b0 V"
b0 l"
b0 /#
b0 5#
b0 W
b0 @"
b0 X"
b0 n"
b0 0#
b0 6#
b0 _
b0 B"
b0 j"
b0 l
b0 d"
b11000000000000010010011 G
b11000000000000010010011 !
b11000000000000010010011 i
b11000000000000010010011 N#
b10100000000000010010011 (
b10100000000000010010011 C
b10100000000000010010011 F
b10100000000000010010011 "
b10100000000000010010011 j
b10100000000000010010011 M#
b0 :"
0.#
0U"
b0 8"
b100000 4#
b100000 3#
b0 D#
b0 2
b0 >
b0 I#
b0 >"
b0 9"
0=#
0,#
0T"
03
b0 }
b0 7"
0Q
b10011 4"
b10011 G"
b10011 f"
0R
b10011 +
b10011 @
b10011 3"
b10011 ?"
b10011 c"
b0 5"
b100 #
b100 k
b100 L#
b100 d
b1000 c
b0 '
b0 D
b0 $
b0 H
b0 K#
b0 ;"
b0 ""
b0 )"
b0 '"
b0 %"
b0 S"
b0 -#
b0 :#
b0 ("
b0 &"
b0 !"
b10011 )
b10011 B
b10011 #"
b0 $"
b0 5
b0 =
b0 H#
b0 w
b0 +"
b0 2"
b0 0"
b0 ."
b0 R"
b0 +#
b0 9#
b0 1"
b0 /"
b0 *"
b10011 *
b10011 A
b10011 ,"
b0 -"
b100000 C#
16
#10000
06
#15000
b100000 C#
16
#20000
06
#25000
b100000 C#
16
#30000
06
#35000
b100000 C#
16
#40000
06
#45000
1u"
1'#
1)#
1(#
0g
b1000 e
b100000 4#
b100000 3#
0K
b110 X
b110 H"
b110 Y"
b110 o"
b110 8#
b1 `
b1 J"
b1 k"
b110 m
b110 g"
b101 W
b101 @"
b101 X"
b101 n"
b101 0#
b101 6#
b1 _
b1 B"
b1 j"
b101 l
b101 d"
b100000000000001110011 G
b100000000000001110011 !
b100000000000001110011 i
b100000000000001110011 N#
b11000000000000010010011 (
b11000000000000010010011 C
b11000000000000010010011 F
b11000000000000010010011 "
b11000000000000010010011 j
b11000000000000010010011 M#
1=#
1,#
1T"
1Q
b11000000000000010010011 4"
b11000000000000010010011 G"
b11000000000000010010011 f"
1R
b10100000000000010010011 +
b10100000000000010010011 @
b10100000000000010010011 3"
b10100000000000010010011 ?"
b10100000000000010010011 c"
b1000 #
b1000 k
b1000 L#
b1000 d
b1100 c
b100 '
b100 D
b100 $
b100 H
b100 K#
b100 ;"
b100000000000000100000 *"
07
16
#50000
06
#55000
1K
0O
b100000000000000000001 u
b100000000000000000001 N"
b100000000000000000001 i"
1g
0u"
0'#
0)#
b10000 e
b101 9"
bx U
bx a"
b10 .
b10 ?
b10 v
b10 q"
b10 1#
b100000 4#
b100000 3#
b101 }
b1110011 K"
b1 X
b1 H"
b1 Y"
b1 o"
b1 8#
b0 `
b0 J"
b0 k"
b1 m
b1 g"
b110 W
b110 @"
b110 X"
b110 n"
b110 0#
b110 6#
b110 l
b110 d"
b0 G
b0 !
b0 i
b0 N#
b100000000000001110011 (
b100000000000001110011 C
b100000000000001110011 F
b100000000000001110011 "
b100000000000001110011 j
b100000000000001110011 M#
b101 5
b101 =
b101 H#
b101 w
b101 +"
b1 ."
b1 R"
b1 +#
b1 9#
b101 1"
b10100000000000010010011 *
b10100000000000010010011 A
b10100000000000010010011 ,"
b100000000000001110011 4"
b100000000000001110011 G"
b100000000000001110011 f"
b11000000000000010010011 +
b11000000000000010010011 @
b11000000000000010010011 3"
b11000000000000010010011 ?"
b11000000000000010010011 c"
b100 5"
b1100 #
b1100 k
b1100 L#
b1100 d
b10000 c
b1000 '
b1000 D
b1000 $
b1000 H
b1000 K#
b1000 ;"
b1 8
16
#60000
06
#65000
1O
b100000000000000000000 u
b100000000000000000000 N"
b100000000000000000000 i"
0N
b100000000000000000001 t
b100000000000000000001 F"
b100000000000000000001 h"
bx T
bx ["
bx A#
1,
1p
bx S
bx `"
b0 U
b0 a"
b100000 4#
b100000 3#
0(#
1g
b11000 e
b0 K"
b0 X
b0 H"
b0 Y"
b0 o"
b0 8#
b0 m
b0 g"
b1110011 C"
b1 W
b1 @"
b1 X"
b1 n"
b1 0#
b1 6#
b0 _
b0 B"
b0 j"
b1 l
b1 d"
b0 (
b0 C
b0 F
b0 "
b0 j
b0 M#
b1 :"
b110 9"
b1010 }
b0 4"
b0 G"
b0 f"
b100000000000001110011 +
b100000000000001110011 @
b100000000000001110011 3"
b100000000000001110011 ?"
b100000000000001110011 c"
b1000 5"
b10100 #
b10100 k
b10100 L#
b10100 d
b11000 c
b10000 '
b10000 D
b10000 $
b10000 H
b10000 K#
b10000 ;"
b1 ""
bx )"
b1 ("
b100000000000000000001 !"
b100000000000001110011 )
b100000000000001110011 B
b100000000000001110011 #"
b1000 $"
b110 5
b110 =
b110 H#
b110 w
b110 +"
b110 1"
b11000000000000010010011 *
b11000000000000010010011 A
b11000000000000010010011 ,"
b100 -"
b10 8
16
#70000
06
#75000
b0 S
b0 `"
1N
b100000000000000000000 t
b100000000000000000000 F"
b100000000000000000000 h"
b0 T
b0 ["
b0 A#
1g
b100000 e
b0 :"
0,
0p
b0 .
b0 ?
b0 v
b0 q"
b0 1#
b100000 4#
b100000 3#
bx 2
bx >
bx I#
bx >"
b1 9"
0=#
0,#
0T"
b1001 }
b0 C"
b0 W
b0 @"
b0 X"
b0 n"
b0 0#
b0 6#
b0 l
b0 d"
b0 ""
b0 )"
b0 ("
b100000000000000000000 !"
b0 )
b0 B
b0 #"
b1100 $"
b1 5
b1 =
b1 H#
b1 w
b1 +"
bx 2"
b0 ."
b0 R"
b0 +#
b0 9#
b1 1"
b100000000000000000001 *"
b100000000000001110011 *
b100000000000001110011 A
b100000000000001110011 ,"
b1000 -"
b0 +
b0 @
b0 3"
b0 ?"
b0 c"
b10000 5"
b11100 #
b11100 k
b11100 L#
b11100 d
b100000 c
b11000 '
b11000 D
b11000 $
b11000 H
b11000 K#
b11000 ;"
b11 8
16
