// Seed: 1115534039
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
endmodule : SymbolIdentifier
module module_1 ();
  wire id_1;
  wire id_2;
  bit  id_3;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_1
  );
  final id_3 <= 1;
endmodule
module module_2;
  always @(negedge id_1 or negedge -1) if (1) id_2 = -1;
  parameter id_3 = 1;
  wire id_4, id_5, id_6;
  assign module_3.id_2 = 0;
endmodule
module module_3 #(
    parameter id_2 = 32'd99
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire _id_2;
  output wire id_1;
  always force id_4[id_2[-1]] = id_3;
  module_2 modCall_1 ();
  always $display(-1, 1);
endmodule
