module pos_edge_detector (
    input wire clk,
    input wire signal_in,
    output reg edge_detected
);

    reg signal_in_delayed;

    always @(posedge clk) begin
        signal_in_delayed <= signal_in;  // Store the previous state of the signal
        edge_detected <= (signal_in && !signal_in_delayed);  // Detect rising edge
    end

endmodule
