// Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
// Date        : Tue Jan 13 17:57:55 2015
// Host        : USER-SS5ICG809G running 64-bit Service Pack 1  (build 7601)
// Command     : write_verilog -force -mode funcsim
//               f:/onets_7030_4x_ref_ofshw/onets_7030_4x_ref_ofshw.srcs/sources_1/ip/axis_intercon_421/axis_intercon_421_funcsim.v
// Design      : axis_intercon_421
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z030sbg485-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* X_CORE_INFO = "axis_interconnect_v1_1_axis_interconnect_16x16_top,Vivado 2013.4" *) (* CHECK_LICENSE_TYPE = "axis_intercon_421,axis_interconnect_v1_1_axis_interconnect_16x16_top,{}" *) (* CORE_GENERATION_INFO = "axis_intercon_421,axis_interconnect_v1_1_axis_interconnect_16x16_top,{x_ipProduct=Vivado 2013.4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=axis_interconnect,x_ipVersion=1.1,x_ipCoreRevision=2,x_ipLanguage=VERILOG,C_FAMILY=zynq,C_NUM_MI_SLOTS=1,C_NUM_SI_SLOTS=4,C_SWITCH_MI_REG_CONFIG=0,C_SWITCH_SI_REG_CONFIG=1,C_SWITCH_MODE=1,C_SWITCH_MAX_XFERS_PER_ARB=1,C_SWITCH_NUM_CYCLES_TIMEOUT=0,C_SWITCH_TDATA_WIDTH=32,C_SWITCH_TID_WIDTH=2,C_SWITCH_TDEST_WIDTH=1,C_SWITCH_TUSER_WIDTH=4,C_SWITCH_SIGNAL_SET=0x003B,C_SWITCH_ACLK_RATIO=12,C_SWITCH_USE_ACLKEN=0,C_SYNCHRONIZER_STAGE=2,C_M00_AXIS_CONNECTIVITY=0x000F,C_M01_AXIS_CONNECTIVITY=0x0000,C_M02_AXIS_CONNECTIVITY=0x0000,C_M03_AXIS_CONNECTIVITY=0x0000,C_M04_AXIS_CONNECTIVITY=0x0000,C_M05_AXIS_CONNECTIVITY=0x0000,C_M06_AXIS_CONNECTIVITY=0x0000,C_M07_AXIS_CONNECTIVITY=0x0000,C_M08_AXIS_CONNECTIVITY=0x0000,C_M09_AXIS_CONNECTIVITY=0x0000,C_M10_AXIS_CONNECTIVITY=0x0000,C_M11_AXIS_CONNECTIVITY=0x0000,C_M12_AXIS_CONNECTIVITY=0x0000,C_M13_AXIS_CONNECTIVITY=0x0000,C_M14_AXIS_CONNECTIVITY=0x0000,C_M15_AXIS_CONNECTIVITY=0x0000,C_M00_AXIS_BASETDEST=0x0,C_M01_AXIS_BASETDEST=0x00000001,C_M02_AXIS_BASETDEST=0x00000002,C_M03_AXIS_BASETDEST=0x00000003,C_M04_AXIS_BASETDEST=0x00000004,C_M05_AXIS_BASETDEST=0x00000005,C_M06_AXIS_BASETDEST=0x00000006,C_M07_AXIS_BASETDEST=0x00000007,C_M08_AXIS_BASETDEST=0x00000008,C_M09_AXIS_BASETDEST=0x00000009,C_M10_AXIS_BASETDEST=0x0000000A,C_M11_AXIS_BASETDEST=0x0000000B,C_M12_AXIS_BASETDEST=0x0000000C,C_M13_AXIS_BASETDEST=0x0000000D,C_M14_AXIS_BASETDEST=0x0000000E,C_M15_AXIS_BASETDEST=0x0000000F,C_M00_AXIS_HIGHTDEST=0x0,C_M01_AXIS_HIGHTDEST=0x00000001,C_M02_AXIS_HIGHTDEST=0x00000002,C_M03_AXIS_HIGHTDEST=0x00000003,C_M04_AXIS_HIGHTDEST=0x00000004,C_M05_AXIS_HIGHTDEST=0x00000005,C_M06_AXIS_HIGHTDEST=0x00000006,C_M07_AXIS_HIGHTDEST=0x00000007,C_M08_AXIS_HIGHTDEST=0x00000008,C_M09_AXIS_HIGHTDEST=0x00000009,C_M10_AXIS_HIGHTDEST=0x0000000A,C_M11_AXIS_HIGHTDEST=0x0000000B,C_M12_AXIS_HIGHTDEST=0x0000000C,C_M13_AXIS_HIGHTDEST=0x0000000D,C_M14_AXIS_HIGHTDEST=0x0000000E,C_M15_AXIS_HIGHTDEST=0x0000000F,C_S00_AXIS_TDATA_WIDTH=32,C_S01_AXIS_TDATA_WIDTH=32,C_S02_AXIS_TDATA_WIDTH=32,C_S03_AXIS_TDATA_WIDTH=32,C_S04_AXIS_TDATA_WIDTH=8,C_S05_AXIS_TDATA_WIDTH=8,C_S06_AXIS_TDATA_WIDTH=8,C_S07_AXIS_TDATA_WIDTH=8,C_S08_AXIS_TDATA_WIDTH=8,C_S09_AXIS_TDATA_WIDTH=8,C_S10_AXIS_TDATA_WIDTH=8,C_S11_AXIS_TDATA_WIDTH=8,C_S12_AXIS_TDATA_WIDTH=8,C_S13_AXIS_TDATA_WIDTH=8,C_S14_AXIS_TDATA_WIDTH=8,C_S15_AXIS_TDATA_WIDTH=8,C_S00_AXIS_TUSER_WIDTH=4,C_S01_AXIS_TUSER_WIDTH=4,C_S02_AXIS_TUSER_WIDTH=4,C_S03_AXIS_TUSER_WIDTH=4,C_S04_AXIS_TUSER_WIDTH=1,C_S05_AXIS_TUSER_WIDTH=1,C_S06_AXIS_TUSER_WIDTH=1,C_S07_AXIS_TUSER_WIDTH=1,C_S08_AXIS_TUSER_WIDTH=1,C_S09_AXIS_TUSER_WIDTH=1,C_S10_AXIS_TUSER_WIDTH=1,C_S11_AXIS_TUSER_WIDTH=1,C_S12_AXIS_TUSER_WIDTH=1,C_S13_AXIS_TUSER_WIDTH=1,C_S14_AXIS_TUSER_WIDTH=1,C_S15_AXIS_TUSER_WIDTH=1,C_S00_AXIS_IS_ACLK_ASYNC=0,C_S01_AXIS_IS_ACLK_ASYNC=0,C_S02_AXIS_IS_ACLK_ASYNC=0,C_S03_AXIS_IS_ACLK_ASYNC=0,C_S04_AXIS_IS_ACLK_ASYNC=0,C_S05_AXIS_IS_ACLK_ASYNC=0,C_S06_AXIS_IS_ACLK_ASYNC=0,C_S07_AXIS_IS_ACLK_ASYNC=0,C_S08_AXIS_IS_ACLK_ASYNC=0,C_S09_AXIS_IS_ACLK_ASYNC=0,C_S10_AXIS_IS_ACLK_ASYNC=0,C_S11_AXIS_IS_ACLK_ASYNC=0,C_S12_AXIS_IS_ACLK_ASYNC=0,C_S13_AXIS_IS_ACLK_ASYNC=0,C_S14_AXIS_IS_ACLK_ASYNC=0,C_S15_AXIS_IS_ACLK_ASYNC=0,C_S00_AXIS_ACLK_RATIO=12,C_S01_AXIS_ACLK_RATIO=12,C_S02_AXIS_ACLK_RATIO=12,C_S03_AXIS_ACLK_RATIO=12,C_S04_AXIS_ACLK_RATIO=12,C_S05_AXIS_ACLK_RATIO=12,C_S06_AXIS_ACLK_RATIO=12,C_S07_AXIS_ACLK_RATIO=12,C_S08_AXIS_ACLK_RATIO=12,C_S09_AXIS_ACLK_RATIO=12,C_S10_AXIS_ACLK_RATIO=12,C_S11_AXIS_ACLK_RATIO=12,C_S12_AXIS_ACLK_RATIO=12,C_S13_AXIS_ACLK_RATIO=12,C_S14_AXIS_ACLK_RATIO=12,C_S15_AXIS_ACLK_RATIO=12,C_S00_AXIS_REG_CONFIG=0,C_S01_AXIS_REG_CONFIG=0,C_S02_AXIS_REG_CONFIG=0,C_S03_AXIS_REG_CONFIG=0,C_S04_AXIS_REG_CONFIG=0,C_S05_AXIS_REG_CONFIG=0,C_S06_AXIS_REG_CONFIG=0,C_S07_AXIS_REG_CONFIG=0,C_S08_AXIS_REG_CONFIG=0,C_S09_AXIS_REG_CONFIG=0,C_S10_AXIS_REG_CONFIG=0,C_S11_AXIS_REG_CONFIG=0,C_S12_AXIS_REG_CONFIG=0,C_S13_AXIS_REG_CONFIG=0,C_S14_AXIS_REG_CONFIG=0,C_S15_AXIS_REG_CONFIG=0,C_S00_AXIS_FIFO_DEPTH=512,C_S01_AXIS_FIFO_DEPTH=512,C_S02_AXIS_FIFO_DEPTH=512,C_S03_AXIS_FIFO_DEPTH=512,C_S04_AXIS_FIFO_DEPTH=32,C_S05_AXIS_FIFO_DEPTH=32,C_S06_AXIS_FIFO_DEPTH=32,C_S07_AXIS_FIFO_DEPTH=32,C_S08_AXIS_FIFO_DEPTH=32,C_S09_AXIS_FIFO_DEPTH=32,C_S10_AXIS_FIFO_DEPTH=32,C_S11_AXIS_FIFO_DEPTH=32,C_S12_AXIS_FIFO_DEPTH=32,C_S13_AXIS_FIFO_DEPTH=32,C_S14_AXIS_FIFO_DEPTH=32,C_S15_AXIS_FIFO_DEPTH=32,C_S00_AXIS_FIFO_MODE=2,C_S01_AXIS_FIFO_MODE=2,C_S02_AXIS_FIFO_MODE=2,C_S03_AXIS_FIFO_MODE=2,C_S04_AXIS_FIFO_MODE=0,C_S05_AXIS_FIFO_MODE=0,C_S06_AXIS_FIFO_MODE=0,C_S07_AXIS_FIFO_MODE=0,C_S08_AXIS_FIFO_MODE=0,C_S09_AXIS_FIFO_MODE=0,C_S10_AXIS_FIFO_MODE=0,C_S11_AXIS_FIFO_MODE=0,C_S12_AXIS_FIFO_MODE=0,C_S13_AXIS_FIFO_MODE=0,C_S14_AXIS_FIFO_MODE=0,C_S15_AXIS_FIFO_MODE=0,C_M00_AXIS_TDATA_WIDTH=32,C_M01_AXIS_TDATA_WIDTH=8,C_M02_AXIS_TDATA_WIDTH=8,C_M03_AXIS_TDATA_WIDTH=8,C_M04_AXIS_TDATA_WIDTH=8,C_M05_AXIS_TDATA_WIDTH=8,C_M06_AXIS_TDATA_WIDTH=8,C_M07_AXIS_TDATA_WIDTH=8,C_M08_AXIS_TDATA_WIDTH=8,C_M09_AXIS_TDATA_WIDTH=8,C_M10_AXIS_TDATA_WIDTH=8,C_M11_AXIS_TDATA_WIDTH=8,C_M12_AXIS_TDATA_WIDTH=8,C_M13_AXIS_TDATA_WIDTH=8,C_M14_AXIS_TDATA_WIDTH=8,C_M15_AXIS_TDATA_WIDTH=8,C_M00_AXIS_TUSER_WIDTH=4,C_M01_AXIS_TUSER_WIDTH=1,C_M02_AXIS_TUSER_WIDTH=1,C_M03_AXIS_TUSER_WIDTH=1,C_M04_AXIS_TUSER_WIDTH=1,C_M05_AXIS_TUSER_WIDTH=1,C_M06_AXIS_TUSER_WIDTH=1,C_M07_AXIS_TUSER_WIDTH=1,C_M08_AXIS_TUSER_WIDTH=1,C_M09_AXIS_TUSER_WIDTH=1,C_M10_AXIS_TUSER_WIDTH=1,C_M11_AXIS_TUSER_WIDTH=1,C_M12_AXIS_TUSER_WIDTH=1,C_M13_AXIS_TUSER_WIDTH=1,C_M14_AXIS_TUSER_WIDTH=1,C_M15_AXIS_TUSER_WIDTH=1,C_M00_AXIS_ACLK_RATIO=12,C_M01_AXIS_ACLK_RATIO=12,C_M02_AXIS_ACLK_RATIO=12,C_M03_AXIS_ACLK_RATIO=12,C_M04_AXIS_ACLK_RATIO=12,C_M05_AXIS_ACLK_RATIO=12,C_M06_AXIS_ACLK_RATIO=12,C_M07_AXIS_ACLK_RATIO=12,C_M08_AXIS_ACLK_RATIO=12,C_M09_AXIS_ACLK_RATIO=12,C_M10_AXIS_ACLK_RATIO=12,C_M11_AXIS_ACLK_RATIO=12,C_M12_AXIS_ACLK_RATIO=12,C_M13_AXIS_ACLK_RATIO=12,C_M14_AXIS_ACLK_RATIO=12,C_M15_AXIS_ACLK_RATIO=12,C_M00_AXIS_REG_CONFIG=0,C_M01_AXIS_REG_CONFIG=0,C_M02_AXIS_REG_CONFIG=0,C_M03_AXIS_REG_CONFIG=0,C_M04_AXIS_REG_CONFIG=0,C_M05_AXIS_REG_CONFIG=0,C_M06_AXIS_REG_CONFIG=0,C_M07_AXIS_REG_CONFIG=0,C_M08_AXIS_REG_CONFIG=0,C_M09_AXIS_REG_CONFIG=0,C_M10_AXIS_REG_CONFIG=0,C_M11_AXIS_REG_CONFIG=0,C_M12_AXIS_REG_CONFIG=0,C_M13_AXIS_REG_CONFIG=0,C_M14_AXIS_REG_CONFIG=0,C_M15_AXIS_REG_CONFIG=0,C_M00_AXIS_IS_ACLK_ASYNC=0,C_M01_AXIS_IS_ACLK_ASYNC=0,C_M02_AXIS_IS_ACLK_ASYNC=0,C_M03_AXIS_IS_ACLK_ASYNC=0,C_M04_AXIS_IS_ACLK_ASYNC=0,C_M05_AXIS_IS_ACLK_ASYNC=0,C_M06_AXIS_IS_ACLK_ASYNC=0,C_M07_AXIS_IS_ACLK_ASYNC=0,C_M08_AXIS_IS_ACLK_ASYNC=0,C_M09_AXIS_IS_ACLK_ASYNC=0,C_M10_AXIS_IS_ACLK_ASYNC=0,C_M11_AXIS_IS_ACLK_ASYNC=0,C_M12_AXIS_IS_ACLK_ASYNC=0,C_M13_AXIS_IS_ACLK_ASYNC=0,C_M14_AXIS_IS_ACLK_ASYNC=0,C_M15_AXIS_IS_ACLK_ASYNC=0,C_M00_AXIS_FIFO_DEPTH=512,C_M01_AXIS_FIFO_DEPTH=32,C_M02_AXIS_FIFO_DEPTH=32,C_M03_AXIS_FIFO_DEPTH=32,C_M04_AXIS_FIFO_DEPTH=32,C_M05_AXIS_FIFO_DEPTH=32,C_M06_AXIS_FIFO_DEPTH=32,C_M07_AXIS_FIFO_DEPTH=32,C_M08_AXIS_FIFO_DEPTH=32,C_M09_AXIS_FIFO_DEPTH=32,C_M10_AXIS_FIFO_DEPTH=32,C_M11_AXIS_FIFO_DEPTH=32,C_M12_AXIS_FIFO_DEPTH=32,C_M13_AXIS_FIFO_DEPTH=32,C_M14_AXIS_FIFO_DEPTH=32,C_M15_AXIS_FIFO_DEPTH=32,C_M00_AXIS_FIFO_MODE=2,C_M01_AXIS_FIFO_MODE=0,C_M02_AXIS_FIFO_MODE=0,C_M03_AXIS_FIFO_MODE=0,C_M04_AXIS_FIFO_MODE=0,C_M05_AXIS_FIFO_MODE=0,C_M06_AXIS_FIFO_MODE=0,C_M07_AXIS_FIFO_MODE=0,C_M08_AXIS_FIFO_MODE=0,C_M09_AXIS_FIFO_MODE=0,C_M10_AXIS_FIFO_MODE=0,C_M11_AXIS_FIFO_MODE=0,C_M12_AXIS_FIFO_MODE=0,C_M13_AXIS_FIFO_MODE=0,C_M14_AXIS_FIFO_MODE=0,C_M15_AXIS_FIFO_MODE=0}" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) 
(* NotValidForBitStream *)
module axis_intercon_421
   (ACLK,
    ARESETN,
    S00_AXIS_ACLK,
    S01_AXIS_ACLK,
    S02_AXIS_ACLK,
    S03_AXIS_ACLK,
    S00_AXIS_ARESETN,
    S01_AXIS_ARESETN,
    S02_AXIS_ARESETN,
    S03_AXIS_ARESETN,
    S00_AXIS_TVALID,
    S01_AXIS_TVALID,
    S02_AXIS_TVALID,
    S03_AXIS_TVALID,
    S00_AXIS_TREADY,
    S01_AXIS_TREADY,
    S02_AXIS_TREADY,
    S03_AXIS_TREADY,
    S00_AXIS_TDATA,
    S01_AXIS_TDATA,
    S02_AXIS_TDATA,
    S03_AXIS_TDATA,
    S00_AXIS_TKEEP,
    S01_AXIS_TKEEP,
    S02_AXIS_TKEEP,
    S03_AXIS_TKEEP,
    S00_AXIS_TLAST,
    S01_AXIS_TLAST,
    S02_AXIS_TLAST,
    S03_AXIS_TLAST,
    S00_AXIS_TID,
    S01_AXIS_TID,
    S02_AXIS_TID,
    S03_AXIS_TID,
    M00_AXIS_ACLK,
    M00_AXIS_ARESETN,
    M00_AXIS_TVALID,
    M00_AXIS_TREADY,
    M00_AXIS_TDATA,
    M00_AXIS_TKEEP,
    M00_AXIS_TLAST,
    M00_AXIS_TID,
    S00_ARB_REQ_SUPPRESS,
    S01_ARB_REQ_SUPPRESS,
    S02_ARB_REQ_SUPPRESS,
    S03_ARB_REQ_SUPPRESS,
    S00_FIFO_DATA_COUNT,
    S01_FIFO_DATA_COUNT,
    S02_FIFO_DATA_COUNT,
    S03_FIFO_DATA_COUNT,
    M00_FIFO_DATA_COUNT);
  input ACLK;
  input ARESETN;
  input S00_AXIS_ACLK;
  input S01_AXIS_ACLK;
  input S02_AXIS_ACLK;
  input S03_AXIS_ACLK;
  input S00_AXIS_ARESETN;
  input S01_AXIS_ARESETN;
  input S02_AXIS_ARESETN;
  input S03_AXIS_ARESETN;
  input S00_AXIS_TVALID;
  input S01_AXIS_TVALID;
  input S02_AXIS_TVALID;
  input S03_AXIS_TVALID;
  output S00_AXIS_TREADY;
  output S01_AXIS_TREADY;
  output S02_AXIS_TREADY;
  output S03_AXIS_TREADY;
  input [31:0]S00_AXIS_TDATA;
  input [31:0]S01_AXIS_TDATA;
  input [31:0]S02_AXIS_TDATA;
  input [31:0]S03_AXIS_TDATA;
  input [3:0]S00_AXIS_TKEEP;
  input [3:0]S01_AXIS_TKEEP;
  input [3:0]S02_AXIS_TKEEP;
  input [3:0]S03_AXIS_TKEEP;
  input S00_AXIS_TLAST;
  input S01_AXIS_TLAST;
  input S02_AXIS_TLAST;
  input S03_AXIS_TLAST;
  input [1:0]S00_AXIS_TID;
  input [1:0]S01_AXIS_TID;
  input [1:0]S02_AXIS_TID;
  input [1:0]S03_AXIS_TID;
  input M00_AXIS_ACLK;
  input M00_AXIS_ARESETN;
  output M00_AXIS_TVALID;
  input M00_AXIS_TREADY;
  output [31:0]M00_AXIS_TDATA;
  output [3:0]M00_AXIS_TKEEP;
  output M00_AXIS_TLAST;
  output [1:0]M00_AXIS_TID;
  input S00_ARB_REQ_SUPPRESS;
  input S01_ARB_REQ_SUPPRESS;
  input S02_ARB_REQ_SUPPRESS;
  input S03_ARB_REQ_SUPPRESS;
  output [31:0]S00_FIFO_DATA_COUNT;
  output [31:0]S01_FIFO_DATA_COUNT;
  output [31:0]S02_FIFO_DATA_COUNT;
  output [31:0]S03_FIFO_DATA_COUNT;
  output [31:0]M00_FIFO_DATA_COUNT;

  wire \<const0> ;
  wire \<const1> ;
  wire ACLK;
  wire ARESETN;
  wire M00_AXIS_ACLK;
  wire M00_AXIS_ARESETN;
  wire [31:0]M00_AXIS_TDATA;
  wire [1:0]M00_AXIS_TID;
  wire [3:0]M00_AXIS_TKEEP;
  wire M00_AXIS_TLAST;
  wire M00_AXIS_TREADY;
  wire M00_AXIS_TVALID;
  wire [31:0]M00_FIFO_DATA_COUNT;
  wire S00_ARB_REQ_SUPPRESS;
  wire S00_AXIS_ACLK;
  wire S00_AXIS_ARESETN;
  wire [31:0]S00_AXIS_TDATA;
  wire [1:0]S00_AXIS_TID;
  wire [3:0]S00_AXIS_TKEEP;
  wire S00_AXIS_TLAST;
  wire S00_AXIS_TREADY;
  wire S00_AXIS_TVALID;
  wire [31:0]S00_FIFO_DATA_COUNT;
  wire S01_ARB_REQ_SUPPRESS;
  wire S01_AXIS_ACLK;
  wire S01_AXIS_ARESETN;
  wire [31:0]S01_AXIS_TDATA;
  wire [1:0]S01_AXIS_TID;
  wire [3:0]S01_AXIS_TKEEP;
  wire S01_AXIS_TLAST;
  wire S01_AXIS_TREADY;
  wire S01_AXIS_TVALID;
  wire [31:0]S01_FIFO_DATA_COUNT;
  wire S02_ARB_REQ_SUPPRESS;
  wire S02_AXIS_ACLK;
  wire S02_AXIS_ARESETN;
  wire [31:0]S02_AXIS_TDATA;
  wire [1:0]S02_AXIS_TID;
  wire [3:0]S02_AXIS_TKEEP;
  wire S02_AXIS_TLAST;
  wire S02_AXIS_TREADY;
  wire S02_AXIS_TVALID;
  wire [31:0]S02_FIFO_DATA_COUNT;
  wire S03_ARB_REQ_SUPPRESS;
  wire S03_AXIS_ACLK;
  wire S03_AXIS_ARESETN;
  wire [31:0]S03_AXIS_TDATA;
  wire [1:0]S03_AXIS_TID;
  wire [3:0]S03_AXIS_TKEEP;
  wire S03_AXIS_TLAST;
  wire S03_AXIS_TREADY;
  wire S03_AXIS_TVALID;
  wire [31:0]S03_FIFO_DATA_COUNT;
  wire NLW_inst_M00_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_M00_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_M01_AXIS_TLAST_UNCONNECTED;
  wire NLW_inst_M01_AXIS_TVALID_UNCONNECTED;
  wire NLW_inst_M01_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_M01_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_M02_AXIS_TLAST_UNCONNECTED;
  wire NLW_inst_M02_AXIS_TVALID_UNCONNECTED;
  wire NLW_inst_M02_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_M02_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_M03_AXIS_TLAST_UNCONNECTED;
  wire NLW_inst_M03_AXIS_TVALID_UNCONNECTED;
  wire NLW_inst_M03_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_M03_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_M04_AXIS_TLAST_UNCONNECTED;
  wire NLW_inst_M04_AXIS_TVALID_UNCONNECTED;
  wire NLW_inst_M04_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_M04_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_M05_AXIS_TLAST_UNCONNECTED;
  wire NLW_inst_M05_AXIS_TVALID_UNCONNECTED;
  wire NLW_inst_M05_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_M05_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_M06_AXIS_TLAST_UNCONNECTED;
  wire NLW_inst_M06_AXIS_TVALID_UNCONNECTED;
  wire NLW_inst_M06_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_M06_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_M07_AXIS_TLAST_UNCONNECTED;
  wire NLW_inst_M07_AXIS_TVALID_UNCONNECTED;
  wire NLW_inst_M07_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_M07_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_M08_AXIS_TLAST_UNCONNECTED;
  wire NLW_inst_M08_AXIS_TVALID_UNCONNECTED;
  wire NLW_inst_M08_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_M08_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_M09_AXIS_TLAST_UNCONNECTED;
  wire NLW_inst_M09_AXIS_TVALID_UNCONNECTED;
  wire NLW_inst_M09_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_M09_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_M10_AXIS_TLAST_UNCONNECTED;
  wire NLW_inst_M10_AXIS_TVALID_UNCONNECTED;
  wire NLW_inst_M10_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_M10_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_M11_AXIS_TLAST_UNCONNECTED;
  wire NLW_inst_M11_AXIS_TVALID_UNCONNECTED;
  wire NLW_inst_M11_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_M11_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_M12_AXIS_TLAST_UNCONNECTED;
  wire NLW_inst_M12_AXIS_TVALID_UNCONNECTED;
  wire NLW_inst_M12_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_M12_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_M13_AXIS_TLAST_UNCONNECTED;
  wire NLW_inst_M13_AXIS_TVALID_UNCONNECTED;
  wire NLW_inst_M13_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_M13_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_M14_AXIS_TLAST_UNCONNECTED;
  wire NLW_inst_M14_AXIS_TVALID_UNCONNECTED;
  wire NLW_inst_M14_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_M14_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_M15_AXIS_TLAST_UNCONNECTED;
  wire NLW_inst_M15_AXIS_TVALID_UNCONNECTED;
  wire NLW_inst_M15_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_M15_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_S00_DECODE_ERR_UNCONNECTED;
  wire NLW_inst_S00_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_S00_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_S01_DECODE_ERR_UNCONNECTED;
  wire NLW_inst_S01_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_S01_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_S02_DECODE_ERR_UNCONNECTED;
  wire NLW_inst_S02_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_S02_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_S03_DECODE_ERR_UNCONNECTED;
  wire NLW_inst_S03_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_S03_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_S04_AXIS_TREADY_UNCONNECTED;
  wire NLW_inst_S04_DECODE_ERR_UNCONNECTED;
  wire NLW_inst_S04_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_S04_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_S05_AXIS_TREADY_UNCONNECTED;
  wire NLW_inst_S05_DECODE_ERR_UNCONNECTED;
  wire NLW_inst_S05_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_S05_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_S06_AXIS_TREADY_UNCONNECTED;
  wire NLW_inst_S06_DECODE_ERR_UNCONNECTED;
  wire NLW_inst_S06_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_S06_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_S07_AXIS_TREADY_UNCONNECTED;
  wire NLW_inst_S07_DECODE_ERR_UNCONNECTED;
  wire NLW_inst_S07_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_S07_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_S08_AXIS_TREADY_UNCONNECTED;
  wire NLW_inst_S08_DECODE_ERR_UNCONNECTED;
  wire NLW_inst_S08_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_S08_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_S09_AXIS_TREADY_UNCONNECTED;
  wire NLW_inst_S09_DECODE_ERR_UNCONNECTED;
  wire NLW_inst_S09_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_S09_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_S10_AXIS_TREADY_UNCONNECTED;
  wire NLW_inst_S10_DECODE_ERR_UNCONNECTED;
  wire NLW_inst_S10_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_S10_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_S11_AXIS_TREADY_UNCONNECTED;
  wire NLW_inst_S11_DECODE_ERR_UNCONNECTED;
  wire NLW_inst_S11_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_S11_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_S12_AXIS_TREADY_UNCONNECTED;
  wire NLW_inst_S12_DECODE_ERR_UNCONNECTED;
  wire NLW_inst_S12_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_S12_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_S13_AXIS_TREADY_UNCONNECTED;
  wire NLW_inst_S13_DECODE_ERR_UNCONNECTED;
  wire NLW_inst_S13_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_S13_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_S14_AXIS_TREADY_UNCONNECTED;
  wire NLW_inst_S14_DECODE_ERR_UNCONNECTED;
  wire NLW_inst_S14_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_S14_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire NLW_inst_S15_AXIS_TREADY_UNCONNECTED;
  wire NLW_inst_S15_DECODE_ERR_UNCONNECTED;
  wire NLW_inst_S15_PACKER_ERR_UNCONNECTED;
  wire NLW_inst_S15_SPARSE_TKEEP_REMOVED_UNCONNECTED;
  wire [0:0]NLW_inst_M00_AXIS_TDEST_UNCONNECTED;
  wire [3:0]NLW_inst_M00_AXIS_TSTRB_UNCONNECTED;
  wire [3:0]NLW_inst_M00_AXIS_TUSER_UNCONNECTED;
  wire [7:0]NLW_inst_M01_AXIS_TDATA_UNCONNECTED;
  wire [0:0]NLW_inst_M01_AXIS_TDEST_UNCONNECTED;
  wire [1:0]NLW_inst_M01_AXIS_TID_UNCONNECTED;
  wire [0:0]NLW_inst_M01_AXIS_TKEEP_UNCONNECTED;
  wire [0:0]NLW_inst_M01_AXIS_TSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_M01_AXIS_TUSER_UNCONNECTED;
  wire [31:0]NLW_inst_M01_FIFO_DATA_COUNT_UNCONNECTED;
  wire [7:0]NLW_inst_M02_AXIS_TDATA_UNCONNECTED;
  wire [0:0]NLW_inst_M02_AXIS_TDEST_UNCONNECTED;
  wire [1:0]NLW_inst_M02_AXIS_TID_UNCONNECTED;
  wire [0:0]NLW_inst_M02_AXIS_TKEEP_UNCONNECTED;
  wire [0:0]NLW_inst_M02_AXIS_TSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_M02_AXIS_TUSER_UNCONNECTED;
  wire [31:0]NLW_inst_M02_FIFO_DATA_COUNT_UNCONNECTED;
  wire [7:0]NLW_inst_M03_AXIS_TDATA_UNCONNECTED;
  wire [0:0]NLW_inst_M03_AXIS_TDEST_UNCONNECTED;
  wire [1:0]NLW_inst_M03_AXIS_TID_UNCONNECTED;
  wire [0:0]NLW_inst_M03_AXIS_TKEEP_UNCONNECTED;
  wire [0:0]NLW_inst_M03_AXIS_TSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_M03_AXIS_TUSER_UNCONNECTED;
  wire [31:0]NLW_inst_M03_FIFO_DATA_COUNT_UNCONNECTED;
  wire [7:0]NLW_inst_M04_AXIS_TDATA_UNCONNECTED;
  wire [0:0]NLW_inst_M04_AXIS_TDEST_UNCONNECTED;
  wire [1:0]NLW_inst_M04_AXIS_TID_UNCONNECTED;
  wire [0:0]NLW_inst_M04_AXIS_TKEEP_UNCONNECTED;
  wire [0:0]NLW_inst_M04_AXIS_TSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_M04_AXIS_TUSER_UNCONNECTED;
  wire [31:0]NLW_inst_M04_FIFO_DATA_COUNT_UNCONNECTED;
  wire [7:0]NLW_inst_M05_AXIS_TDATA_UNCONNECTED;
  wire [0:0]NLW_inst_M05_AXIS_TDEST_UNCONNECTED;
  wire [1:0]NLW_inst_M05_AXIS_TID_UNCONNECTED;
  wire [0:0]NLW_inst_M05_AXIS_TKEEP_UNCONNECTED;
  wire [0:0]NLW_inst_M05_AXIS_TSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_M05_AXIS_TUSER_UNCONNECTED;
  wire [31:0]NLW_inst_M05_FIFO_DATA_COUNT_UNCONNECTED;
  wire [7:0]NLW_inst_M06_AXIS_TDATA_UNCONNECTED;
  wire [0:0]NLW_inst_M06_AXIS_TDEST_UNCONNECTED;
  wire [1:0]NLW_inst_M06_AXIS_TID_UNCONNECTED;
  wire [0:0]NLW_inst_M06_AXIS_TKEEP_UNCONNECTED;
  wire [0:0]NLW_inst_M06_AXIS_TSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_M06_AXIS_TUSER_UNCONNECTED;
  wire [31:0]NLW_inst_M06_FIFO_DATA_COUNT_UNCONNECTED;
  wire [7:0]NLW_inst_M07_AXIS_TDATA_UNCONNECTED;
  wire [0:0]NLW_inst_M07_AXIS_TDEST_UNCONNECTED;
  wire [1:0]NLW_inst_M07_AXIS_TID_UNCONNECTED;
  wire [0:0]NLW_inst_M07_AXIS_TKEEP_UNCONNECTED;
  wire [0:0]NLW_inst_M07_AXIS_TSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_M07_AXIS_TUSER_UNCONNECTED;
  wire [31:0]NLW_inst_M07_FIFO_DATA_COUNT_UNCONNECTED;
  wire [7:0]NLW_inst_M08_AXIS_TDATA_UNCONNECTED;
  wire [0:0]NLW_inst_M08_AXIS_TDEST_UNCONNECTED;
  wire [1:0]NLW_inst_M08_AXIS_TID_UNCONNECTED;
  wire [0:0]NLW_inst_M08_AXIS_TKEEP_UNCONNECTED;
  wire [0:0]NLW_inst_M08_AXIS_TSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_M08_AXIS_TUSER_UNCONNECTED;
  wire [31:0]NLW_inst_M08_FIFO_DATA_COUNT_UNCONNECTED;
  wire [7:0]NLW_inst_M09_AXIS_TDATA_UNCONNECTED;
  wire [0:0]NLW_inst_M09_AXIS_TDEST_UNCONNECTED;
  wire [1:0]NLW_inst_M09_AXIS_TID_UNCONNECTED;
  wire [0:0]NLW_inst_M09_AXIS_TKEEP_UNCONNECTED;
  wire [0:0]NLW_inst_M09_AXIS_TSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_M09_AXIS_TUSER_UNCONNECTED;
  wire [31:0]NLW_inst_M09_FIFO_DATA_COUNT_UNCONNECTED;
  wire [7:0]NLW_inst_M10_AXIS_TDATA_UNCONNECTED;
  wire [0:0]NLW_inst_M10_AXIS_TDEST_UNCONNECTED;
  wire [1:0]NLW_inst_M10_AXIS_TID_UNCONNECTED;
  wire [0:0]NLW_inst_M10_AXIS_TKEEP_UNCONNECTED;
  wire [0:0]NLW_inst_M10_AXIS_TSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_M10_AXIS_TUSER_UNCONNECTED;
  wire [31:0]NLW_inst_M10_FIFO_DATA_COUNT_UNCONNECTED;
  wire [7:0]NLW_inst_M11_AXIS_TDATA_UNCONNECTED;
  wire [0:0]NLW_inst_M11_AXIS_TDEST_UNCONNECTED;
  wire [1:0]NLW_inst_M11_AXIS_TID_UNCONNECTED;
  wire [0:0]NLW_inst_M11_AXIS_TKEEP_UNCONNECTED;
  wire [0:0]NLW_inst_M11_AXIS_TSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_M11_AXIS_TUSER_UNCONNECTED;
  wire [31:0]NLW_inst_M11_FIFO_DATA_COUNT_UNCONNECTED;
  wire [7:0]NLW_inst_M12_AXIS_TDATA_UNCONNECTED;
  wire [0:0]NLW_inst_M12_AXIS_TDEST_UNCONNECTED;
  wire [1:0]NLW_inst_M12_AXIS_TID_UNCONNECTED;
  wire [0:0]NLW_inst_M12_AXIS_TKEEP_UNCONNECTED;
  wire [0:0]NLW_inst_M12_AXIS_TSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_M12_AXIS_TUSER_UNCONNECTED;
  wire [31:0]NLW_inst_M12_FIFO_DATA_COUNT_UNCONNECTED;
  wire [7:0]NLW_inst_M13_AXIS_TDATA_UNCONNECTED;
  wire [0:0]NLW_inst_M13_AXIS_TDEST_UNCONNECTED;
  wire [1:0]NLW_inst_M13_AXIS_TID_UNCONNECTED;
  wire [0:0]NLW_inst_M13_AXIS_TKEEP_UNCONNECTED;
  wire [0:0]NLW_inst_M13_AXIS_TSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_M13_AXIS_TUSER_UNCONNECTED;
  wire [31:0]NLW_inst_M13_FIFO_DATA_COUNT_UNCONNECTED;
  wire [7:0]NLW_inst_M14_AXIS_TDATA_UNCONNECTED;
  wire [0:0]NLW_inst_M14_AXIS_TDEST_UNCONNECTED;
  wire [1:0]NLW_inst_M14_AXIS_TID_UNCONNECTED;
  wire [0:0]NLW_inst_M14_AXIS_TKEEP_UNCONNECTED;
  wire [0:0]NLW_inst_M14_AXIS_TSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_M14_AXIS_TUSER_UNCONNECTED;
  wire [31:0]NLW_inst_M14_FIFO_DATA_COUNT_UNCONNECTED;
  wire [7:0]NLW_inst_M15_AXIS_TDATA_UNCONNECTED;
  wire [0:0]NLW_inst_M15_AXIS_TDEST_UNCONNECTED;
  wire [1:0]NLW_inst_M15_AXIS_TID_UNCONNECTED;
  wire [0:0]NLW_inst_M15_AXIS_TKEEP_UNCONNECTED;
  wire [0:0]NLW_inst_M15_AXIS_TSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_M15_AXIS_TUSER_UNCONNECTED;
  wire [31:0]NLW_inst_M15_FIFO_DATA_COUNT_UNCONNECTED;
  wire [31:0]NLW_inst_S04_FIFO_DATA_COUNT_UNCONNECTED;
  wire [31:0]NLW_inst_S05_FIFO_DATA_COUNT_UNCONNECTED;
  wire [31:0]NLW_inst_S06_FIFO_DATA_COUNT_UNCONNECTED;
  wire [31:0]NLW_inst_S07_FIFO_DATA_COUNT_UNCONNECTED;
  wire [31:0]NLW_inst_S08_FIFO_DATA_COUNT_UNCONNECTED;
  wire [31:0]NLW_inst_S09_FIFO_DATA_COUNT_UNCONNECTED;
  wire [31:0]NLW_inst_S10_FIFO_DATA_COUNT_UNCONNECTED;
  wire [31:0]NLW_inst_S11_FIFO_DATA_COUNT_UNCONNECTED;
  wire [31:0]NLW_inst_S12_FIFO_DATA_COUNT_UNCONNECTED;
  wire [31:0]NLW_inst_S13_FIFO_DATA_COUNT_UNCONNECTED;
  wire [31:0]NLW_inst_S14_FIFO_DATA_COUNT_UNCONNECTED;
  wire [31:0]NLW_inst_S15_FIFO_DATA_COUNT_UNCONNECTED;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* C_AXIS_TDATA_MAX_WIDTH = "32" *) 
   (* C_AXIS_TUSER_MAX_WIDTH = "4" *) 
   (* C_FAMILY = "zynq" *) 
   (* C_M00_AXIS_ACLK_RATIO = "12" *) 
   (* C_M00_AXIS_BASETDEST = "0" *) 
   (* C_M00_AXIS_CONNECTIVITY = "16'b0000000000001111" *) 
   (* C_M00_AXIS_FIFO_DEPTH = "512" *) 
   (* C_M00_AXIS_FIFO_MODE = "2" *) 
   (* C_M00_AXIS_HIGHTDEST = "0" *) 
   (* C_M00_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_M00_AXIS_REG_CONFIG = "0" *) 
   (* C_M00_AXIS_TDATA_WIDTH = "32" *) 
   (* C_M00_AXIS_TUSER_WIDTH = "4" *) 
   (* C_M01_AXIS_ACLK_RATIO = "12" *) 
   (* C_M01_AXIS_BASETDEST = "1" *) 
   (* C_M01_AXIS_CONNECTIVITY = "16'b0000000000000000" *) 
   (* C_M01_AXIS_FIFO_DEPTH = "32" *) 
   (* C_M01_AXIS_FIFO_MODE = "0" *) 
   (* C_M01_AXIS_HIGHTDEST = "1" *) 
   (* C_M01_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_M01_AXIS_REG_CONFIG = "0" *) 
   (* C_M01_AXIS_TDATA_WIDTH = "8" *) 
   (* C_M01_AXIS_TUSER_WIDTH = "1" *) 
   (* C_M02_AXIS_ACLK_RATIO = "12" *) 
   (* C_M02_AXIS_BASETDEST = "2" *) 
   (* C_M02_AXIS_CONNECTIVITY = "16'b0000000000000000" *) 
   (* C_M02_AXIS_FIFO_DEPTH = "32" *) 
   (* C_M02_AXIS_FIFO_MODE = "0" *) 
   (* C_M02_AXIS_HIGHTDEST = "2" *) 
   (* C_M02_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_M02_AXIS_REG_CONFIG = "0" *) 
   (* C_M02_AXIS_TDATA_WIDTH = "8" *) 
   (* C_M02_AXIS_TUSER_WIDTH = "1" *) 
   (* C_M03_AXIS_ACLK_RATIO = "12" *) 
   (* C_M03_AXIS_BASETDEST = "3" *) 
   (* C_M03_AXIS_CONNECTIVITY = "16'b0000000000000000" *) 
   (* C_M03_AXIS_FIFO_DEPTH = "32" *) 
   (* C_M03_AXIS_FIFO_MODE = "0" *) 
   (* C_M03_AXIS_HIGHTDEST = "3" *) 
   (* C_M03_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_M03_AXIS_REG_CONFIG = "0" *) 
   (* C_M03_AXIS_TDATA_WIDTH = "8" *) 
   (* C_M03_AXIS_TUSER_WIDTH = "1" *) 
   (* C_M04_AXIS_ACLK_RATIO = "12" *) 
   (* C_M04_AXIS_BASETDEST = "4" *) 
   (* C_M04_AXIS_CONNECTIVITY = "16'b0000000000000000" *) 
   (* C_M04_AXIS_FIFO_DEPTH = "32" *) 
   (* C_M04_AXIS_FIFO_MODE = "0" *) 
   (* C_M04_AXIS_HIGHTDEST = "4" *) 
   (* C_M04_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_M04_AXIS_REG_CONFIG = "0" *) 
   (* C_M04_AXIS_TDATA_WIDTH = "8" *) 
   (* C_M04_AXIS_TUSER_WIDTH = "1" *) 
   (* C_M05_AXIS_ACLK_RATIO = "12" *) 
   (* C_M05_AXIS_BASETDEST = "5" *) 
   (* C_M05_AXIS_CONNECTIVITY = "16'b0000000000000000" *) 
   (* C_M05_AXIS_FIFO_DEPTH = "32" *) 
   (* C_M05_AXIS_FIFO_MODE = "0" *) 
   (* C_M05_AXIS_HIGHTDEST = "5" *) 
   (* C_M05_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_M05_AXIS_REG_CONFIG = "0" *) 
   (* C_M05_AXIS_TDATA_WIDTH = "8" *) 
   (* C_M05_AXIS_TUSER_WIDTH = "1" *) 
   (* C_M06_AXIS_ACLK_RATIO = "12" *) 
   (* C_M06_AXIS_BASETDEST = "6" *) 
   (* C_M06_AXIS_CONNECTIVITY = "16'b0000000000000000" *) 
   (* C_M06_AXIS_FIFO_DEPTH = "32" *) 
   (* C_M06_AXIS_FIFO_MODE = "0" *) 
   (* C_M06_AXIS_HIGHTDEST = "6" *) 
   (* C_M06_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_M06_AXIS_REG_CONFIG = "0" *) 
   (* C_M06_AXIS_TDATA_WIDTH = "8" *) 
   (* C_M06_AXIS_TUSER_WIDTH = "1" *) 
   (* C_M07_AXIS_ACLK_RATIO = "12" *) 
   (* C_M07_AXIS_BASETDEST = "7" *) 
   (* C_M07_AXIS_CONNECTIVITY = "16'b0000000000000000" *) 
   (* C_M07_AXIS_FIFO_DEPTH = "32" *) 
   (* C_M07_AXIS_FIFO_MODE = "0" *) 
   (* C_M07_AXIS_HIGHTDEST = "7" *) 
   (* C_M07_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_M07_AXIS_REG_CONFIG = "0" *) 
   (* C_M07_AXIS_TDATA_WIDTH = "8" *) 
   (* C_M07_AXIS_TUSER_WIDTH = "1" *) 
   (* C_M08_AXIS_ACLK_RATIO = "12" *) 
   (* C_M08_AXIS_BASETDEST = "8" *) 
   (* C_M08_AXIS_CONNECTIVITY = "16'b0000000000000000" *) 
   (* C_M08_AXIS_FIFO_DEPTH = "32" *) 
   (* C_M08_AXIS_FIFO_MODE = "0" *) 
   (* C_M08_AXIS_HIGHTDEST = "8" *) 
   (* C_M08_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_M08_AXIS_REG_CONFIG = "0" *) 
   (* C_M08_AXIS_TDATA_WIDTH = "8" *) 
   (* C_M08_AXIS_TUSER_WIDTH = "1" *) 
   (* C_M09_AXIS_ACLK_RATIO = "12" *) 
   (* C_M09_AXIS_BASETDEST = "9" *) 
   (* C_M09_AXIS_CONNECTIVITY = "16'b0000000000000000" *) 
   (* C_M09_AXIS_FIFO_DEPTH = "32" *) 
   (* C_M09_AXIS_FIFO_MODE = "0" *) 
   (* C_M09_AXIS_HIGHTDEST = "9" *) 
   (* C_M09_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_M09_AXIS_REG_CONFIG = "0" *) 
   (* C_M09_AXIS_TDATA_WIDTH = "8" *) 
   (* C_M09_AXIS_TUSER_WIDTH = "1" *) 
   (* C_M10_AXIS_ACLK_RATIO = "12" *) 
   (* C_M10_AXIS_BASETDEST = "10" *) 
   (* C_M10_AXIS_CONNECTIVITY = "16'b0000000000000000" *) 
   (* C_M10_AXIS_FIFO_DEPTH = "32" *) 
   (* C_M10_AXIS_FIFO_MODE = "0" *) 
   (* C_M10_AXIS_HIGHTDEST = "10" *) 
   (* C_M10_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_M10_AXIS_REG_CONFIG = "0" *) 
   (* C_M10_AXIS_TDATA_WIDTH = "8" *) 
   (* C_M10_AXIS_TUSER_WIDTH = "1" *) 
   (* C_M11_AXIS_ACLK_RATIO = "12" *) 
   (* C_M11_AXIS_BASETDEST = "11" *) 
   (* C_M11_AXIS_CONNECTIVITY = "16'b0000000000000000" *) 
   (* C_M11_AXIS_FIFO_DEPTH = "32" *) 
   (* C_M11_AXIS_FIFO_MODE = "0" *) 
   (* C_M11_AXIS_HIGHTDEST = "11" *) 
   (* C_M11_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_M11_AXIS_REG_CONFIG = "0" *) 
   (* C_M11_AXIS_TDATA_WIDTH = "8" *) 
   (* C_M11_AXIS_TUSER_WIDTH = "1" *) 
   (* C_M12_AXIS_ACLK_RATIO = "12" *) 
   (* C_M12_AXIS_BASETDEST = "12" *) 
   (* C_M12_AXIS_CONNECTIVITY = "16'b0000000000000000" *) 
   (* C_M12_AXIS_FIFO_DEPTH = "32" *) 
   (* C_M12_AXIS_FIFO_MODE = "0" *) 
   (* C_M12_AXIS_HIGHTDEST = "12" *) 
   (* C_M12_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_M12_AXIS_REG_CONFIG = "0" *) 
   (* C_M12_AXIS_TDATA_WIDTH = "8" *) 
   (* C_M12_AXIS_TUSER_WIDTH = "1" *) 
   (* C_M13_AXIS_ACLK_RATIO = "12" *) 
   (* C_M13_AXIS_BASETDEST = "13" *) 
   (* C_M13_AXIS_CONNECTIVITY = "16'b0000000000000000" *) 
   (* C_M13_AXIS_FIFO_DEPTH = "32" *) 
   (* C_M13_AXIS_FIFO_MODE = "0" *) 
   (* C_M13_AXIS_HIGHTDEST = "13" *) 
   (* C_M13_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_M13_AXIS_REG_CONFIG = "0" *) 
   (* C_M13_AXIS_TDATA_WIDTH = "8" *) 
   (* C_M13_AXIS_TUSER_WIDTH = "1" *) 
   (* C_M14_AXIS_ACLK_RATIO = "12" *) 
   (* C_M14_AXIS_BASETDEST = "14" *) 
   (* C_M14_AXIS_CONNECTIVITY = "16'b0000000000000000" *) 
   (* C_M14_AXIS_FIFO_DEPTH = "32" *) 
   (* C_M14_AXIS_FIFO_MODE = "0" *) 
   (* C_M14_AXIS_HIGHTDEST = "14" *) 
   (* C_M14_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_M14_AXIS_REG_CONFIG = "0" *) 
   (* C_M14_AXIS_TDATA_WIDTH = "8" *) 
   (* C_M14_AXIS_TUSER_WIDTH = "1" *) 
   (* C_M15_AXIS_ACLK_RATIO = "12" *) 
   (* C_M15_AXIS_BASETDEST = "15" *) 
   (* C_M15_AXIS_CONNECTIVITY = "16'b0000000000000000" *) 
   (* C_M15_AXIS_FIFO_DEPTH = "32" *) 
   (* C_M15_AXIS_FIFO_MODE = "0" *) 
   (* C_M15_AXIS_HIGHTDEST = "15" *) 
   (* C_M15_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_M15_AXIS_REG_CONFIG = "0" *) 
   (* C_M15_AXIS_TDATA_WIDTH = "8" *) 
   (* C_M15_AXIS_TUSER_WIDTH = "1" *) 
   (* C_NUM_MI_SLOTS = "1" *) 
   (* C_NUM_SI_SLOTS = "4" *) 
   (* C_S00_AXIS_ACLK_RATIO = "12" *) 
   (* C_S00_AXIS_FIFO_DEPTH = "512" *) 
   (* C_S00_AXIS_FIFO_MODE = "2" *) 
   (* C_S00_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_S00_AXIS_REG_CONFIG = "0" *) 
   (* C_S00_AXIS_TDATA_WIDTH = "32" *) 
   (* C_S00_AXIS_TUSER_WIDTH = "4" *) 
   (* C_S01_AXIS_ACLK_RATIO = "12" *) 
   (* C_S01_AXIS_FIFO_DEPTH = "512" *) 
   (* C_S01_AXIS_FIFO_MODE = "2" *) 
   (* C_S01_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_S01_AXIS_REG_CONFIG = "0" *) 
   (* C_S01_AXIS_TDATA_WIDTH = "32" *) 
   (* C_S01_AXIS_TUSER_WIDTH = "4" *) 
   (* C_S02_AXIS_ACLK_RATIO = "12" *) 
   (* C_S02_AXIS_FIFO_DEPTH = "512" *) 
   (* C_S02_AXIS_FIFO_MODE = "2" *) 
   (* C_S02_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_S02_AXIS_REG_CONFIG = "0" *) 
   (* C_S02_AXIS_TDATA_WIDTH = "32" *) 
   (* C_S02_AXIS_TUSER_WIDTH = "4" *) 
   (* C_S03_AXIS_ACLK_RATIO = "12" *) 
   (* C_S03_AXIS_FIFO_DEPTH = "512" *) 
   (* C_S03_AXIS_FIFO_MODE = "2" *) 
   (* C_S03_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_S03_AXIS_REG_CONFIG = "0" *) 
   (* C_S03_AXIS_TDATA_WIDTH = "32" *) 
   (* C_S03_AXIS_TUSER_WIDTH = "4" *) 
   (* C_S04_AXIS_ACLK_RATIO = "12" *) 
   (* C_S04_AXIS_FIFO_DEPTH = "32" *) 
   (* C_S04_AXIS_FIFO_MODE = "0" *) 
   (* C_S04_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_S04_AXIS_REG_CONFIG = "0" *) 
   (* C_S04_AXIS_TDATA_WIDTH = "8" *) 
   (* C_S04_AXIS_TUSER_WIDTH = "1" *) 
   (* C_S05_AXIS_ACLK_RATIO = "12" *) 
   (* C_S05_AXIS_FIFO_DEPTH = "32" *) 
   (* C_S05_AXIS_FIFO_MODE = "0" *) 
   (* C_S05_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_S05_AXIS_REG_CONFIG = "0" *) 
   (* C_S05_AXIS_TDATA_WIDTH = "8" *) 
   (* C_S05_AXIS_TUSER_WIDTH = "1" *) 
   (* C_S06_AXIS_ACLK_RATIO = "12" *) 
   (* C_S06_AXIS_FIFO_DEPTH = "32" *) 
   (* C_S06_AXIS_FIFO_MODE = "0" *) 
   (* C_S06_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_S06_AXIS_REG_CONFIG = "0" *) 
   (* C_S06_AXIS_TDATA_WIDTH = "8" *) 
   (* C_S06_AXIS_TUSER_WIDTH = "1" *) 
   (* C_S07_AXIS_ACLK_RATIO = "12" *) 
   (* C_S07_AXIS_FIFO_DEPTH = "32" *) 
   (* C_S07_AXIS_FIFO_MODE = "0" *) 
   (* C_S07_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_S07_AXIS_REG_CONFIG = "0" *) 
   (* C_S07_AXIS_TDATA_WIDTH = "8" *) 
   (* C_S07_AXIS_TUSER_WIDTH = "1" *) 
   (* C_S08_AXIS_ACLK_RATIO = "12" *) 
   (* C_S08_AXIS_FIFO_DEPTH = "32" *) 
   (* C_S08_AXIS_FIFO_MODE = "0" *) 
   (* C_S08_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_S08_AXIS_REG_CONFIG = "0" *) 
   (* C_S08_AXIS_TDATA_WIDTH = "8" *) 
   (* C_S08_AXIS_TUSER_WIDTH = "1" *) 
   (* C_S09_AXIS_ACLK_RATIO = "12" *) 
   (* C_S09_AXIS_FIFO_DEPTH = "32" *) 
   (* C_S09_AXIS_FIFO_MODE = "0" *) 
   (* C_S09_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_S09_AXIS_REG_CONFIG = "0" *) 
   (* C_S09_AXIS_TDATA_WIDTH = "8" *) 
   (* C_S09_AXIS_TUSER_WIDTH = "1" *) 
   (* C_S10_AXIS_ACLK_RATIO = "12" *) 
   (* C_S10_AXIS_FIFO_DEPTH = "32" *) 
   (* C_S10_AXIS_FIFO_MODE = "0" *) 
   (* C_S10_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_S10_AXIS_REG_CONFIG = "0" *) 
   (* C_S10_AXIS_TDATA_WIDTH = "8" *) 
   (* C_S10_AXIS_TUSER_WIDTH = "1" *) 
   (* C_S11_AXIS_ACLK_RATIO = "12" *) 
   (* C_S11_AXIS_FIFO_DEPTH = "32" *) 
   (* C_S11_AXIS_FIFO_MODE = "0" *) 
   (* C_S11_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_S11_AXIS_REG_CONFIG = "0" *) 
   (* C_S11_AXIS_TDATA_WIDTH = "8" *) 
   (* C_S11_AXIS_TUSER_WIDTH = "1" *) 
   (* C_S12_AXIS_ACLK_RATIO = "12" *) 
   (* C_S12_AXIS_FIFO_DEPTH = "32" *) 
   (* C_S12_AXIS_FIFO_MODE = "0" *) 
   (* C_S12_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_S12_AXIS_REG_CONFIG = "0" *) 
   (* C_S12_AXIS_TDATA_WIDTH = "8" *) 
   (* C_S12_AXIS_TUSER_WIDTH = "1" *) 
   (* C_S13_AXIS_ACLK_RATIO = "12" *) 
   (* C_S13_AXIS_FIFO_DEPTH = "32" *) 
   (* C_S13_AXIS_FIFO_MODE = "0" *) 
   (* C_S13_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_S13_AXIS_REG_CONFIG = "0" *) 
   (* C_S13_AXIS_TDATA_WIDTH = "8" *) 
   (* C_S13_AXIS_TUSER_WIDTH = "1" *) 
   (* C_S14_AXIS_ACLK_RATIO = "12" *) 
   (* C_S14_AXIS_FIFO_DEPTH = "32" *) 
   (* C_S14_AXIS_FIFO_MODE = "0" *) 
   (* C_S14_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_S14_AXIS_REG_CONFIG = "0" *) 
   (* C_S14_AXIS_TDATA_WIDTH = "8" *) 
   (* C_S14_AXIS_TUSER_WIDTH = "1" *) 
   (* C_S15_AXIS_ACLK_RATIO = "12" *) 
   (* C_S15_AXIS_FIFO_DEPTH = "32" *) 
   (* C_S15_AXIS_FIFO_MODE = "0" *) 
   (* C_S15_AXIS_IS_ACLK_ASYNC = "0" *) 
   (* C_S15_AXIS_REG_CONFIG = "0" *) 
   (* C_S15_AXIS_TDATA_WIDTH = "8" *) 
   (* C_S15_AXIS_TUSER_WIDTH = "1" *) 
   (* C_SWITCH_ACLK_RATIO = "12" *) 
   (* C_SWITCH_MAX_XFERS_PER_ARB = "1" *) 
   (* C_SWITCH_MI_REG_CONFIG = "0" *) 
   (* C_SWITCH_MODE = "1" *) 
   (* C_SWITCH_NUM_CYCLES_TIMEOUT = "0" *) 
   (* C_SWITCH_SIGNAL_SET = "59" *) 
   (* C_SWITCH_SI_REG_CONFIG = "1" *) 
   (* C_SWITCH_TDATA_WIDTH = "32" *) 
   (* C_SWITCH_TDEST_WIDTH = "1" *) 
   (* C_SWITCH_TID_WIDTH = "2" *) 
   (* C_SWITCH_TUSER_WIDTH = "4" *) 
   (* C_SWITCH_USE_ACLKEN = "0" *) 
   (* C_SYNCHRONIZER_STAGE = "2" *) 
   (* DONT_TOUCH *) 
   (* P_M_AXIS_ACLK_RATIO_ARRAY = "512'b00000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100" *) 
   (* P_M_AXIS_BASETDEST_ARRAY = "16'b1010101010101010" *) 
   (* P_M_AXIS_CONNECTIVITY_ARRAY = "64'b0000000000000000000000000000000000000000000000000000000000001111" *) 
   (* P_M_AXIS_FIFO_DEPTH_ARRAY = "512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000001000000000" *) 
   (* P_M_AXIS_FIFO_MODE_ARRAY = "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010" *) 
   (* P_M_AXIS_HIGHTDEST_ARRAY = "16'b1010101010101010" *) 
   (* P_M_AXIS_IS_ACLK_ASYNC_ARRAY = "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
   (* P_M_AXIS_REG_CONFIG_ARRAY = "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
   (* P_M_AXIS_TDATA_WIDTH_ARRAY = "512'b00000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100000" *) 
   (* P_M_AXIS_TUSER_WIDTH_ARRAY = "512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100" *) 
   (* P_S_AXIS_ACLK_RATIO_ARRAY = "512'b00000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100" *) 
   (* P_S_AXIS_FIFO_DEPTH_ARRAY = "512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000" *) 
   (* P_S_AXIS_FIFO_MODE_ARRAY = "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010" *) 
   (* P_S_AXIS_IS_ACLK_ASYNC_ARRAY = "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
   (* P_S_AXIS_REG_CONFIG_ARRAY = "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
   (* P_S_AXIS_TDATA_WIDTH_ARRAY = "512'b00000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000" *) 
   (* P_S_AXIS_TUSER_WIDTH_ARRAY = "512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100" *) 
   (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S00_AXIS TREADY" *) 
   axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top inst
       (.ACLK(ACLK),
        .ACLKEN(\<const1> ),
        .ARESETN(ARESETN),
        .M00_AXIS_ACLK(M00_AXIS_ACLK),
        .M00_AXIS_ACLKEN(\<const1> ),
        .M00_AXIS_ARESETN(M00_AXIS_ARESETN),
        .M00_AXIS_TDATA(M00_AXIS_TDATA),
        .M00_AXIS_TDEST(NLW_inst_M00_AXIS_TDEST_UNCONNECTED[0]),
        .M00_AXIS_TID(M00_AXIS_TID),
        .M00_AXIS_TKEEP(M00_AXIS_TKEEP),
        .M00_AXIS_TLAST(M00_AXIS_TLAST),
        .M00_AXIS_TREADY(M00_AXIS_TREADY),
        .M00_AXIS_TSTRB(NLW_inst_M00_AXIS_TSTRB_UNCONNECTED[3:0]),
        .M00_AXIS_TUSER(NLW_inst_M00_AXIS_TUSER_UNCONNECTED[3:0]),
        .M00_AXIS_TVALID(M00_AXIS_TVALID),
        .M00_FIFO_DATA_COUNT(M00_FIFO_DATA_COUNT),
        .M00_PACKER_ERR(NLW_inst_M00_PACKER_ERR_UNCONNECTED),
        .M00_SPARSE_TKEEP_REMOVED(NLW_inst_M00_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .M01_AXIS_ACLK(\<const0> ),
        .M01_AXIS_ACLKEN(\<const1> ),
        .M01_AXIS_ARESETN(\<const0> ),
        .M01_AXIS_TDATA(NLW_inst_M01_AXIS_TDATA_UNCONNECTED[7:0]),
        .M01_AXIS_TDEST(NLW_inst_M01_AXIS_TDEST_UNCONNECTED[0]),
        .M01_AXIS_TID(NLW_inst_M01_AXIS_TID_UNCONNECTED[1:0]),
        .M01_AXIS_TKEEP(NLW_inst_M01_AXIS_TKEEP_UNCONNECTED[0]),
        .M01_AXIS_TLAST(NLW_inst_M01_AXIS_TLAST_UNCONNECTED),
        .M01_AXIS_TREADY(\<const0> ),
        .M01_AXIS_TSTRB(NLW_inst_M01_AXIS_TSTRB_UNCONNECTED[0]),
        .M01_AXIS_TUSER(NLW_inst_M01_AXIS_TUSER_UNCONNECTED[0]),
        .M01_AXIS_TVALID(NLW_inst_M01_AXIS_TVALID_UNCONNECTED),
        .M01_FIFO_DATA_COUNT(NLW_inst_M01_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .M01_PACKER_ERR(NLW_inst_M01_PACKER_ERR_UNCONNECTED),
        .M01_SPARSE_TKEEP_REMOVED(NLW_inst_M01_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .M02_AXIS_ACLK(\<const0> ),
        .M02_AXIS_ACLKEN(\<const1> ),
        .M02_AXIS_ARESETN(\<const0> ),
        .M02_AXIS_TDATA(NLW_inst_M02_AXIS_TDATA_UNCONNECTED[7:0]),
        .M02_AXIS_TDEST(NLW_inst_M02_AXIS_TDEST_UNCONNECTED[0]),
        .M02_AXIS_TID(NLW_inst_M02_AXIS_TID_UNCONNECTED[1:0]),
        .M02_AXIS_TKEEP(NLW_inst_M02_AXIS_TKEEP_UNCONNECTED[0]),
        .M02_AXIS_TLAST(NLW_inst_M02_AXIS_TLAST_UNCONNECTED),
        .M02_AXIS_TREADY(\<const0> ),
        .M02_AXIS_TSTRB(NLW_inst_M02_AXIS_TSTRB_UNCONNECTED[0]),
        .M02_AXIS_TUSER(NLW_inst_M02_AXIS_TUSER_UNCONNECTED[0]),
        .M02_AXIS_TVALID(NLW_inst_M02_AXIS_TVALID_UNCONNECTED),
        .M02_FIFO_DATA_COUNT(NLW_inst_M02_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .M02_PACKER_ERR(NLW_inst_M02_PACKER_ERR_UNCONNECTED),
        .M02_SPARSE_TKEEP_REMOVED(NLW_inst_M02_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .M03_AXIS_ACLK(\<const0> ),
        .M03_AXIS_ACLKEN(\<const1> ),
        .M03_AXIS_ARESETN(\<const0> ),
        .M03_AXIS_TDATA(NLW_inst_M03_AXIS_TDATA_UNCONNECTED[7:0]),
        .M03_AXIS_TDEST(NLW_inst_M03_AXIS_TDEST_UNCONNECTED[0]),
        .M03_AXIS_TID(NLW_inst_M03_AXIS_TID_UNCONNECTED[1:0]),
        .M03_AXIS_TKEEP(NLW_inst_M03_AXIS_TKEEP_UNCONNECTED[0]),
        .M03_AXIS_TLAST(NLW_inst_M03_AXIS_TLAST_UNCONNECTED),
        .M03_AXIS_TREADY(\<const0> ),
        .M03_AXIS_TSTRB(NLW_inst_M03_AXIS_TSTRB_UNCONNECTED[0]),
        .M03_AXIS_TUSER(NLW_inst_M03_AXIS_TUSER_UNCONNECTED[0]),
        .M03_AXIS_TVALID(NLW_inst_M03_AXIS_TVALID_UNCONNECTED),
        .M03_FIFO_DATA_COUNT(NLW_inst_M03_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .M03_PACKER_ERR(NLW_inst_M03_PACKER_ERR_UNCONNECTED),
        .M03_SPARSE_TKEEP_REMOVED(NLW_inst_M03_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .M04_AXIS_ACLK(\<const0> ),
        .M04_AXIS_ACLKEN(\<const1> ),
        .M04_AXIS_ARESETN(\<const0> ),
        .M04_AXIS_TDATA(NLW_inst_M04_AXIS_TDATA_UNCONNECTED[7:0]),
        .M04_AXIS_TDEST(NLW_inst_M04_AXIS_TDEST_UNCONNECTED[0]),
        .M04_AXIS_TID(NLW_inst_M04_AXIS_TID_UNCONNECTED[1:0]),
        .M04_AXIS_TKEEP(NLW_inst_M04_AXIS_TKEEP_UNCONNECTED[0]),
        .M04_AXIS_TLAST(NLW_inst_M04_AXIS_TLAST_UNCONNECTED),
        .M04_AXIS_TREADY(\<const0> ),
        .M04_AXIS_TSTRB(NLW_inst_M04_AXIS_TSTRB_UNCONNECTED[0]),
        .M04_AXIS_TUSER(NLW_inst_M04_AXIS_TUSER_UNCONNECTED[0]),
        .M04_AXIS_TVALID(NLW_inst_M04_AXIS_TVALID_UNCONNECTED),
        .M04_FIFO_DATA_COUNT(NLW_inst_M04_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .M04_PACKER_ERR(NLW_inst_M04_PACKER_ERR_UNCONNECTED),
        .M04_SPARSE_TKEEP_REMOVED(NLW_inst_M04_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .M05_AXIS_ACLK(\<const0> ),
        .M05_AXIS_ACLKEN(\<const1> ),
        .M05_AXIS_ARESETN(\<const0> ),
        .M05_AXIS_TDATA(NLW_inst_M05_AXIS_TDATA_UNCONNECTED[7:0]),
        .M05_AXIS_TDEST(NLW_inst_M05_AXIS_TDEST_UNCONNECTED[0]),
        .M05_AXIS_TID(NLW_inst_M05_AXIS_TID_UNCONNECTED[1:0]),
        .M05_AXIS_TKEEP(NLW_inst_M05_AXIS_TKEEP_UNCONNECTED[0]),
        .M05_AXIS_TLAST(NLW_inst_M05_AXIS_TLAST_UNCONNECTED),
        .M05_AXIS_TREADY(\<const0> ),
        .M05_AXIS_TSTRB(NLW_inst_M05_AXIS_TSTRB_UNCONNECTED[0]),
        .M05_AXIS_TUSER(NLW_inst_M05_AXIS_TUSER_UNCONNECTED[0]),
        .M05_AXIS_TVALID(NLW_inst_M05_AXIS_TVALID_UNCONNECTED),
        .M05_FIFO_DATA_COUNT(NLW_inst_M05_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .M05_PACKER_ERR(NLW_inst_M05_PACKER_ERR_UNCONNECTED),
        .M05_SPARSE_TKEEP_REMOVED(NLW_inst_M05_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .M06_AXIS_ACLK(\<const0> ),
        .M06_AXIS_ACLKEN(\<const1> ),
        .M06_AXIS_ARESETN(\<const0> ),
        .M06_AXIS_TDATA(NLW_inst_M06_AXIS_TDATA_UNCONNECTED[7:0]),
        .M06_AXIS_TDEST(NLW_inst_M06_AXIS_TDEST_UNCONNECTED[0]),
        .M06_AXIS_TID(NLW_inst_M06_AXIS_TID_UNCONNECTED[1:0]),
        .M06_AXIS_TKEEP(NLW_inst_M06_AXIS_TKEEP_UNCONNECTED[0]),
        .M06_AXIS_TLAST(NLW_inst_M06_AXIS_TLAST_UNCONNECTED),
        .M06_AXIS_TREADY(\<const0> ),
        .M06_AXIS_TSTRB(NLW_inst_M06_AXIS_TSTRB_UNCONNECTED[0]),
        .M06_AXIS_TUSER(NLW_inst_M06_AXIS_TUSER_UNCONNECTED[0]),
        .M06_AXIS_TVALID(NLW_inst_M06_AXIS_TVALID_UNCONNECTED),
        .M06_FIFO_DATA_COUNT(NLW_inst_M06_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .M06_PACKER_ERR(NLW_inst_M06_PACKER_ERR_UNCONNECTED),
        .M06_SPARSE_TKEEP_REMOVED(NLW_inst_M06_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .M07_AXIS_ACLK(\<const0> ),
        .M07_AXIS_ACLKEN(\<const1> ),
        .M07_AXIS_ARESETN(\<const0> ),
        .M07_AXIS_TDATA(NLW_inst_M07_AXIS_TDATA_UNCONNECTED[7:0]),
        .M07_AXIS_TDEST(NLW_inst_M07_AXIS_TDEST_UNCONNECTED[0]),
        .M07_AXIS_TID(NLW_inst_M07_AXIS_TID_UNCONNECTED[1:0]),
        .M07_AXIS_TKEEP(NLW_inst_M07_AXIS_TKEEP_UNCONNECTED[0]),
        .M07_AXIS_TLAST(NLW_inst_M07_AXIS_TLAST_UNCONNECTED),
        .M07_AXIS_TREADY(\<const0> ),
        .M07_AXIS_TSTRB(NLW_inst_M07_AXIS_TSTRB_UNCONNECTED[0]),
        .M07_AXIS_TUSER(NLW_inst_M07_AXIS_TUSER_UNCONNECTED[0]),
        .M07_AXIS_TVALID(NLW_inst_M07_AXIS_TVALID_UNCONNECTED),
        .M07_FIFO_DATA_COUNT(NLW_inst_M07_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .M07_PACKER_ERR(NLW_inst_M07_PACKER_ERR_UNCONNECTED),
        .M07_SPARSE_TKEEP_REMOVED(NLW_inst_M07_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .M08_AXIS_ACLK(\<const0> ),
        .M08_AXIS_ACLKEN(\<const1> ),
        .M08_AXIS_ARESETN(\<const0> ),
        .M08_AXIS_TDATA(NLW_inst_M08_AXIS_TDATA_UNCONNECTED[7:0]),
        .M08_AXIS_TDEST(NLW_inst_M08_AXIS_TDEST_UNCONNECTED[0]),
        .M08_AXIS_TID(NLW_inst_M08_AXIS_TID_UNCONNECTED[1:0]),
        .M08_AXIS_TKEEP(NLW_inst_M08_AXIS_TKEEP_UNCONNECTED[0]),
        .M08_AXIS_TLAST(NLW_inst_M08_AXIS_TLAST_UNCONNECTED),
        .M08_AXIS_TREADY(\<const0> ),
        .M08_AXIS_TSTRB(NLW_inst_M08_AXIS_TSTRB_UNCONNECTED[0]),
        .M08_AXIS_TUSER(NLW_inst_M08_AXIS_TUSER_UNCONNECTED[0]),
        .M08_AXIS_TVALID(NLW_inst_M08_AXIS_TVALID_UNCONNECTED),
        .M08_FIFO_DATA_COUNT(NLW_inst_M08_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .M08_PACKER_ERR(NLW_inst_M08_PACKER_ERR_UNCONNECTED),
        .M08_SPARSE_TKEEP_REMOVED(NLW_inst_M08_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .M09_AXIS_ACLK(\<const0> ),
        .M09_AXIS_ACLKEN(\<const1> ),
        .M09_AXIS_ARESETN(\<const0> ),
        .M09_AXIS_TDATA(NLW_inst_M09_AXIS_TDATA_UNCONNECTED[7:0]),
        .M09_AXIS_TDEST(NLW_inst_M09_AXIS_TDEST_UNCONNECTED[0]),
        .M09_AXIS_TID(NLW_inst_M09_AXIS_TID_UNCONNECTED[1:0]),
        .M09_AXIS_TKEEP(NLW_inst_M09_AXIS_TKEEP_UNCONNECTED[0]),
        .M09_AXIS_TLAST(NLW_inst_M09_AXIS_TLAST_UNCONNECTED),
        .M09_AXIS_TREADY(\<const0> ),
        .M09_AXIS_TSTRB(NLW_inst_M09_AXIS_TSTRB_UNCONNECTED[0]),
        .M09_AXIS_TUSER(NLW_inst_M09_AXIS_TUSER_UNCONNECTED[0]),
        .M09_AXIS_TVALID(NLW_inst_M09_AXIS_TVALID_UNCONNECTED),
        .M09_FIFO_DATA_COUNT(NLW_inst_M09_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .M09_PACKER_ERR(NLW_inst_M09_PACKER_ERR_UNCONNECTED),
        .M09_SPARSE_TKEEP_REMOVED(NLW_inst_M09_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .M10_AXIS_ACLK(\<const0> ),
        .M10_AXIS_ACLKEN(\<const1> ),
        .M10_AXIS_ARESETN(\<const0> ),
        .M10_AXIS_TDATA(NLW_inst_M10_AXIS_TDATA_UNCONNECTED[7:0]),
        .M10_AXIS_TDEST(NLW_inst_M10_AXIS_TDEST_UNCONNECTED[0]),
        .M10_AXIS_TID(NLW_inst_M10_AXIS_TID_UNCONNECTED[1:0]),
        .M10_AXIS_TKEEP(NLW_inst_M10_AXIS_TKEEP_UNCONNECTED[0]),
        .M10_AXIS_TLAST(NLW_inst_M10_AXIS_TLAST_UNCONNECTED),
        .M10_AXIS_TREADY(\<const0> ),
        .M10_AXIS_TSTRB(NLW_inst_M10_AXIS_TSTRB_UNCONNECTED[0]),
        .M10_AXIS_TUSER(NLW_inst_M10_AXIS_TUSER_UNCONNECTED[0]),
        .M10_AXIS_TVALID(NLW_inst_M10_AXIS_TVALID_UNCONNECTED),
        .M10_FIFO_DATA_COUNT(NLW_inst_M10_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .M10_PACKER_ERR(NLW_inst_M10_PACKER_ERR_UNCONNECTED),
        .M10_SPARSE_TKEEP_REMOVED(NLW_inst_M10_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .M11_AXIS_ACLK(\<const0> ),
        .M11_AXIS_ACLKEN(\<const1> ),
        .M11_AXIS_ARESETN(\<const0> ),
        .M11_AXIS_TDATA(NLW_inst_M11_AXIS_TDATA_UNCONNECTED[7:0]),
        .M11_AXIS_TDEST(NLW_inst_M11_AXIS_TDEST_UNCONNECTED[0]),
        .M11_AXIS_TID(NLW_inst_M11_AXIS_TID_UNCONNECTED[1:0]),
        .M11_AXIS_TKEEP(NLW_inst_M11_AXIS_TKEEP_UNCONNECTED[0]),
        .M11_AXIS_TLAST(NLW_inst_M11_AXIS_TLAST_UNCONNECTED),
        .M11_AXIS_TREADY(\<const0> ),
        .M11_AXIS_TSTRB(NLW_inst_M11_AXIS_TSTRB_UNCONNECTED[0]),
        .M11_AXIS_TUSER(NLW_inst_M11_AXIS_TUSER_UNCONNECTED[0]),
        .M11_AXIS_TVALID(NLW_inst_M11_AXIS_TVALID_UNCONNECTED),
        .M11_FIFO_DATA_COUNT(NLW_inst_M11_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .M11_PACKER_ERR(NLW_inst_M11_PACKER_ERR_UNCONNECTED),
        .M11_SPARSE_TKEEP_REMOVED(NLW_inst_M11_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .M12_AXIS_ACLK(\<const0> ),
        .M12_AXIS_ACLKEN(\<const1> ),
        .M12_AXIS_ARESETN(\<const0> ),
        .M12_AXIS_TDATA(NLW_inst_M12_AXIS_TDATA_UNCONNECTED[7:0]),
        .M12_AXIS_TDEST(NLW_inst_M12_AXIS_TDEST_UNCONNECTED[0]),
        .M12_AXIS_TID(NLW_inst_M12_AXIS_TID_UNCONNECTED[1:0]),
        .M12_AXIS_TKEEP(NLW_inst_M12_AXIS_TKEEP_UNCONNECTED[0]),
        .M12_AXIS_TLAST(NLW_inst_M12_AXIS_TLAST_UNCONNECTED),
        .M12_AXIS_TREADY(\<const0> ),
        .M12_AXIS_TSTRB(NLW_inst_M12_AXIS_TSTRB_UNCONNECTED[0]),
        .M12_AXIS_TUSER(NLW_inst_M12_AXIS_TUSER_UNCONNECTED[0]),
        .M12_AXIS_TVALID(NLW_inst_M12_AXIS_TVALID_UNCONNECTED),
        .M12_FIFO_DATA_COUNT(NLW_inst_M12_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .M12_PACKER_ERR(NLW_inst_M12_PACKER_ERR_UNCONNECTED),
        .M12_SPARSE_TKEEP_REMOVED(NLW_inst_M12_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .M13_AXIS_ACLK(\<const0> ),
        .M13_AXIS_ACLKEN(\<const1> ),
        .M13_AXIS_ARESETN(\<const0> ),
        .M13_AXIS_TDATA(NLW_inst_M13_AXIS_TDATA_UNCONNECTED[7:0]),
        .M13_AXIS_TDEST(NLW_inst_M13_AXIS_TDEST_UNCONNECTED[0]),
        .M13_AXIS_TID(NLW_inst_M13_AXIS_TID_UNCONNECTED[1:0]),
        .M13_AXIS_TKEEP(NLW_inst_M13_AXIS_TKEEP_UNCONNECTED[0]),
        .M13_AXIS_TLAST(NLW_inst_M13_AXIS_TLAST_UNCONNECTED),
        .M13_AXIS_TREADY(\<const0> ),
        .M13_AXIS_TSTRB(NLW_inst_M13_AXIS_TSTRB_UNCONNECTED[0]),
        .M13_AXIS_TUSER(NLW_inst_M13_AXIS_TUSER_UNCONNECTED[0]),
        .M13_AXIS_TVALID(NLW_inst_M13_AXIS_TVALID_UNCONNECTED),
        .M13_FIFO_DATA_COUNT(NLW_inst_M13_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .M13_PACKER_ERR(NLW_inst_M13_PACKER_ERR_UNCONNECTED),
        .M13_SPARSE_TKEEP_REMOVED(NLW_inst_M13_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .M14_AXIS_ACLK(\<const0> ),
        .M14_AXIS_ACLKEN(\<const1> ),
        .M14_AXIS_ARESETN(\<const0> ),
        .M14_AXIS_TDATA(NLW_inst_M14_AXIS_TDATA_UNCONNECTED[7:0]),
        .M14_AXIS_TDEST(NLW_inst_M14_AXIS_TDEST_UNCONNECTED[0]),
        .M14_AXIS_TID(NLW_inst_M14_AXIS_TID_UNCONNECTED[1:0]),
        .M14_AXIS_TKEEP(NLW_inst_M14_AXIS_TKEEP_UNCONNECTED[0]),
        .M14_AXIS_TLAST(NLW_inst_M14_AXIS_TLAST_UNCONNECTED),
        .M14_AXIS_TREADY(\<const0> ),
        .M14_AXIS_TSTRB(NLW_inst_M14_AXIS_TSTRB_UNCONNECTED[0]),
        .M14_AXIS_TUSER(NLW_inst_M14_AXIS_TUSER_UNCONNECTED[0]),
        .M14_AXIS_TVALID(NLW_inst_M14_AXIS_TVALID_UNCONNECTED),
        .M14_FIFO_DATA_COUNT(NLW_inst_M14_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .M14_PACKER_ERR(NLW_inst_M14_PACKER_ERR_UNCONNECTED),
        .M14_SPARSE_TKEEP_REMOVED(NLW_inst_M14_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .M15_AXIS_ACLK(\<const0> ),
        .M15_AXIS_ACLKEN(\<const1> ),
        .M15_AXIS_ARESETN(\<const0> ),
        .M15_AXIS_TDATA(NLW_inst_M15_AXIS_TDATA_UNCONNECTED[7:0]),
        .M15_AXIS_TDEST(NLW_inst_M15_AXIS_TDEST_UNCONNECTED[0]),
        .M15_AXIS_TID(NLW_inst_M15_AXIS_TID_UNCONNECTED[1:0]),
        .M15_AXIS_TKEEP(NLW_inst_M15_AXIS_TKEEP_UNCONNECTED[0]),
        .M15_AXIS_TLAST(NLW_inst_M15_AXIS_TLAST_UNCONNECTED),
        .M15_AXIS_TREADY(\<const0> ),
        .M15_AXIS_TSTRB(NLW_inst_M15_AXIS_TSTRB_UNCONNECTED[0]),
        .M15_AXIS_TUSER(NLW_inst_M15_AXIS_TUSER_UNCONNECTED[0]),
        .M15_AXIS_TVALID(NLW_inst_M15_AXIS_TVALID_UNCONNECTED),
        .M15_FIFO_DATA_COUNT(NLW_inst_M15_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .M15_PACKER_ERR(NLW_inst_M15_PACKER_ERR_UNCONNECTED),
        .M15_SPARSE_TKEEP_REMOVED(NLW_inst_M15_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .S00_ARB_REQ_SUPPRESS(S00_ARB_REQ_SUPPRESS),
        .S00_AXIS_ACLK(S00_AXIS_ACLK),
        .S00_AXIS_ACLKEN(\<const1> ),
        .S00_AXIS_ARESETN(S00_AXIS_ARESETN),
        .S00_AXIS_TDATA(S00_AXIS_TDATA),
        .S00_AXIS_TDEST(\<const0> ),
        .S00_AXIS_TID(S00_AXIS_TID),
        .S00_AXIS_TKEEP(S00_AXIS_TKEEP),
        .S00_AXIS_TLAST(S00_AXIS_TLAST),
        .S00_AXIS_TREADY(S00_AXIS_TREADY),
        .S00_AXIS_TSTRB({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S00_AXIS_TUSER({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S00_AXIS_TVALID(S00_AXIS_TVALID),
        .S00_DECODE_ERR(NLW_inst_S00_DECODE_ERR_UNCONNECTED),
        .S00_FIFO_DATA_COUNT(S00_FIFO_DATA_COUNT),
        .S00_PACKER_ERR(NLW_inst_S00_PACKER_ERR_UNCONNECTED),
        .S00_SPARSE_TKEEP_REMOVED(NLW_inst_S00_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .S01_ARB_REQ_SUPPRESS(S01_ARB_REQ_SUPPRESS),
        .S01_AXIS_ACLK(S01_AXIS_ACLK),
        .S01_AXIS_ACLKEN(\<const1> ),
        .S01_AXIS_ARESETN(S01_AXIS_ARESETN),
        .S01_AXIS_TDATA(S01_AXIS_TDATA),
        .S01_AXIS_TDEST(\<const0> ),
        .S01_AXIS_TID(S01_AXIS_TID),
        .S01_AXIS_TKEEP(S01_AXIS_TKEEP),
        .S01_AXIS_TLAST(S01_AXIS_TLAST),
        .S01_AXIS_TREADY(S01_AXIS_TREADY),
        .S01_AXIS_TSTRB({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S01_AXIS_TUSER({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S01_AXIS_TVALID(S01_AXIS_TVALID),
        .S01_DECODE_ERR(NLW_inst_S01_DECODE_ERR_UNCONNECTED),
        .S01_FIFO_DATA_COUNT(S01_FIFO_DATA_COUNT),
        .S01_PACKER_ERR(NLW_inst_S01_PACKER_ERR_UNCONNECTED),
        .S01_SPARSE_TKEEP_REMOVED(NLW_inst_S01_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .S02_ARB_REQ_SUPPRESS(S02_ARB_REQ_SUPPRESS),
        .S02_AXIS_ACLK(S02_AXIS_ACLK),
        .S02_AXIS_ACLKEN(\<const1> ),
        .S02_AXIS_ARESETN(S02_AXIS_ARESETN),
        .S02_AXIS_TDATA(S02_AXIS_TDATA),
        .S02_AXIS_TDEST(\<const0> ),
        .S02_AXIS_TID(S02_AXIS_TID),
        .S02_AXIS_TKEEP(S02_AXIS_TKEEP),
        .S02_AXIS_TLAST(S02_AXIS_TLAST),
        .S02_AXIS_TREADY(S02_AXIS_TREADY),
        .S02_AXIS_TSTRB({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S02_AXIS_TUSER({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S02_AXIS_TVALID(S02_AXIS_TVALID),
        .S02_DECODE_ERR(NLW_inst_S02_DECODE_ERR_UNCONNECTED),
        .S02_FIFO_DATA_COUNT(S02_FIFO_DATA_COUNT),
        .S02_PACKER_ERR(NLW_inst_S02_PACKER_ERR_UNCONNECTED),
        .S02_SPARSE_TKEEP_REMOVED(NLW_inst_S02_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .S03_ARB_REQ_SUPPRESS(S03_ARB_REQ_SUPPRESS),
        .S03_AXIS_ACLK(S03_AXIS_ACLK),
        .S03_AXIS_ACLKEN(\<const1> ),
        .S03_AXIS_ARESETN(S03_AXIS_ARESETN),
        .S03_AXIS_TDATA(S03_AXIS_TDATA),
        .S03_AXIS_TDEST(\<const0> ),
        .S03_AXIS_TID(S03_AXIS_TID),
        .S03_AXIS_TKEEP(S03_AXIS_TKEEP),
        .S03_AXIS_TLAST(S03_AXIS_TLAST),
        .S03_AXIS_TREADY(S03_AXIS_TREADY),
        .S03_AXIS_TSTRB({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S03_AXIS_TUSER({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S03_AXIS_TVALID(S03_AXIS_TVALID),
        .S03_DECODE_ERR(NLW_inst_S03_DECODE_ERR_UNCONNECTED),
        .S03_FIFO_DATA_COUNT(S03_FIFO_DATA_COUNT),
        .S03_PACKER_ERR(NLW_inst_S03_PACKER_ERR_UNCONNECTED),
        .S03_SPARSE_TKEEP_REMOVED(NLW_inst_S03_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .S04_ARB_REQ_SUPPRESS(\<const0> ),
        .S04_AXIS_ACLK(\<const0> ),
        .S04_AXIS_ACLKEN(\<const1> ),
        .S04_AXIS_ARESETN(\<const0> ),
        .S04_AXIS_TDATA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S04_AXIS_TDEST(\<const0> ),
        .S04_AXIS_TID({\<const0> ,\<const0> }),
        .S04_AXIS_TKEEP(\<const0> ),
        .S04_AXIS_TLAST(\<const0> ),
        .S04_AXIS_TREADY(NLW_inst_S04_AXIS_TREADY_UNCONNECTED),
        .S04_AXIS_TSTRB(\<const0> ),
        .S04_AXIS_TUSER(\<const0> ),
        .S04_AXIS_TVALID(\<const0> ),
        .S04_DECODE_ERR(NLW_inst_S04_DECODE_ERR_UNCONNECTED),
        .S04_FIFO_DATA_COUNT(NLW_inst_S04_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .S04_PACKER_ERR(NLW_inst_S04_PACKER_ERR_UNCONNECTED),
        .S04_SPARSE_TKEEP_REMOVED(NLW_inst_S04_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .S05_ARB_REQ_SUPPRESS(\<const0> ),
        .S05_AXIS_ACLK(\<const0> ),
        .S05_AXIS_ACLKEN(\<const1> ),
        .S05_AXIS_ARESETN(\<const0> ),
        .S05_AXIS_TDATA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S05_AXIS_TDEST(\<const0> ),
        .S05_AXIS_TID({\<const0> ,\<const0> }),
        .S05_AXIS_TKEEP(\<const0> ),
        .S05_AXIS_TLAST(\<const0> ),
        .S05_AXIS_TREADY(NLW_inst_S05_AXIS_TREADY_UNCONNECTED),
        .S05_AXIS_TSTRB(\<const0> ),
        .S05_AXIS_TUSER(\<const0> ),
        .S05_AXIS_TVALID(\<const0> ),
        .S05_DECODE_ERR(NLW_inst_S05_DECODE_ERR_UNCONNECTED),
        .S05_FIFO_DATA_COUNT(NLW_inst_S05_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .S05_PACKER_ERR(NLW_inst_S05_PACKER_ERR_UNCONNECTED),
        .S05_SPARSE_TKEEP_REMOVED(NLW_inst_S05_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .S06_ARB_REQ_SUPPRESS(\<const0> ),
        .S06_AXIS_ACLK(\<const0> ),
        .S06_AXIS_ACLKEN(\<const1> ),
        .S06_AXIS_ARESETN(\<const0> ),
        .S06_AXIS_TDATA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S06_AXIS_TDEST(\<const0> ),
        .S06_AXIS_TID({\<const0> ,\<const0> }),
        .S06_AXIS_TKEEP(\<const0> ),
        .S06_AXIS_TLAST(\<const0> ),
        .S06_AXIS_TREADY(NLW_inst_S06_AXIS_TREADY_UNCONNECTED),
        .S06_AXIS_TSTRB(\<const0> ),
        .S06_AXIS_TUSER(\<const0> ),
        .S06_AXIS_TVALID(\<const0> ),
        .S06_DECODE_ERR(NLW_inst_S06_DECODE_ERR_UNCONNECTED),
        .S06_FIFO_DATA_COUNT(NLW_inst_S06_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .S06_PACKER_ERR(NLW_inst_S06_PACKER_ERR_UNCONNECTED),
        .S06_SPARSE_TKEEP_REMOVED(NLW_inst_S06_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .S07_ARB_REQ_SUPPRESS(\<const0> ),
        .S07_AXIS_ACLK(\<const0> ),
        .S07_AXIS_ACLKEN(\<const1> ),
        .S07_AXIS_ARESETN(\<const0> ),
        .S07_AXIS_TDATA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S07_AXIS_TDEST(\<const0> ),
        .S07_AXIS_TID({\<const0> ,\<const0> }),
        .S07_AXIS_TKEEP(\<const0> ),
        .S07_AXIS_TLAST(\<const0> ),
        .S07_AXIS_TREADY(NLW_inst_S07_AXIS_TREADY_UNCONNECTED),
        .S07_AXIS_TSTRB(\<const0> ),
        .S07_AXIS_TUSER(\<const0> ),
        .S07_AXIS_TVALID(\<const0> ),
        .S07_DECODE_ERR(NLW_inst_S07_DECODE_ERR_UNCONNECTED),
        .S07_FIFO_DATA_COUNT(NLW_inst_S07_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .S07_PACKER_ERR(NLW_inst_S07_PACKER_ERR_UNCONNECTED),
        .S07_SPARSE_TKEEP_REMOVED(NLW_inst_S07_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .S08_ARB_REQ_SUPPRESS(\<const0> ),
        .S08_AXIS_ACLK(\<const0> ),
        .S08_AXIS_ACLKEN(\<const1> ),
        .S08_AXIS_ARESETN(\<const0> ),
        .S08_AXIS_TDATA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S08_AXIS_TDEST(\<const0> ),
        .S08_AXIS_TID({\<const0> ,\<const0> }),
        .S08_AXIS_TKEEP(\<const0> ),
        .S08_AXIS_TLAST(\<const0> ),
        .S08_AXIS_TREADY(NLW_inst_S08_AXIS_TREADY_UNCONNECTED),
        .S08_AXIS_TSTRB(\<const0> ),
        .S08_AXIS_TUSER(\<const0> ),
        .S08_AXIS_TVALID(\<const0> ),
        .S08_DECODE_ERR(NLW_inst_S08_DECODE_ERR_UNCONNECTED),
        .S08_FIFO_DATA_COUNT(NLW_inst_S08_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .S08_PACKER_ERR(NLW_inst_S08_PACKER_ERR_UNCONNECTED),
        .S08_SPARSE_TKEEP_REMOVED(NLW_inst_S08_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .S09_ARB_REQ_SUPPRESS(\<const0> ),
        .S09_AXIS_ACLK(\<const0> ),
        .S09_AXIS_ACLKEN(\<const1> ),
        .S09_AXIS_ARESETN(\<const0> ),
        .S09_AXIS_TDATA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S09_AXIS_TDEST(\<const0> ),
        .S09_AXIS_TID({\<const0> ,\<const0> }),
        .S09_AXIS_TKEEP(\<const0> ),
        .S09_AXIS_TLAST(\<const0> ),
        .S09_AXIS_TREADY(NLW_inst_S09_AXIS_TREADY_UNCONNECTED),
        .S09_AXIS_TSTRB(\<const0> ),
        .S09_AXIS_TUSER(\<const0> ),
        .S09_AXIS_TVALID(\<const0> ),
        .S09_DECODE_ERR(NLW_inst_S09_DECODE_ERR_UNCONNECTED),
        .S09_FIFO_DATA_COUNT(NLW_inst_S09_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .S09_PACKER_ERR(NLW_inst_S09_PACKER_ERR_UNCONNECTED),
        .S09_SPARSE_TKEEP_REMOVED(NLW_inst_S09_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .S10_ARB_REQ_SUPPRESS(\<const0> ),
        .S10_AXIS_ACLK(\<const0> ),
        .S10_AXIS_ACLKEN(\<const1> ),
        .S10_AXIS_ARESETN(\<const0> ),
        .S10_AXIS_TDATA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S10_AXIS_TDEST(\<const0> ),
        .S10_AXIS_TID({\<const0> ,\<const0> }),
        .S10_AXIS_TKEEP(\<const0> ),
        .S10_AXIS_TLAST(\<const0> ),
        .S10_AXIS_TREADY(NLW_inst_S10_AXIS_TREADY_UNCONNECTED),
        .S10_AXIS_TSTRB(\<const0> ),
        .S10_AXIS_TUSER(\<const0> ),
        .S10_AXIS_TVALID(\<const0> ),
        .S10_DECODE_ERR(NLW_inst_S10_DECODE_ERR_UNCONNECTED),
        .S10_FIFO_DATA_COUNT(NLW_inst_S10_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .S10_PACKER_ERR(NLW_inst_S10_PACKER_ERR_UNCONNECTED),
        .S10_SPARSE_TKEEP_REMOVED(NLW_inst_S10_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .S11_ARB_REQ_SUPPRESS(\<const0> ),
        .S11_AXIS_ACLK(\<const0> ),
        .S11_AXIS_ACLKEN(\<const1> ),
        .S11_AXIS_ARESETN(\<const0> ),
        .S11_AXIS_TDATA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S11_AXIS_TDEST(\<const0> ),
        .S11_AXIS_TID({\<const0> ,\<const0> }),
        .S11_AXIS_TKEEP(\<const0> ),
        .S11_AXIS_TLAST(\<const0> ),
        .S11_AXIS_TREADY(NLW_inst_S11_AXIS_TREADY_UNCONNECTED),
        .S11_AXIS_TSTRB(\<const0> ),
        .S11_AXIS_TUSER(\<const0> ),
        .S11_AXIS_TVALID(\<const0> ),
        .S11_DECODE_ERR(NLW_inst_S11_DECODE_ERR_UNCONNECTED),
        .S11_FIFO_DATA_COUNT(NLW_inst_S11_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .S11_PACKER_ERR(NLW_inst_S11_PACKER_ERR_UNCONNECTED),
        .S11_SPARSE_TKEEP_REMOVED(NLW_inst_S11_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .S12_ARB_REQ_SUPPRESS(\<const0> ),
        .S12_AXIS_ACLK(\<const0> ),
        .S12_AXIS_ACLKEN(\<const1> ),
        .S12_AXIS_ARESETN(\<const0> ),
        .S12_AXIS_TDATA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S12_AXIS_TDEST(\<const0> ),
        .S12_AXIS_TID({\<const0> ,\<const0> }),
        .S12_AXIS_TKEEP(\<const0> ),
        .S12_AXIS_TLAST(\<const0> ),
        .S12_AXIS_TREADY(NLW_inst_S12_AXIS_TREADY_UNCONNECTED),
        .S12_AXIS_TSTRB(\<const0> ),
        .S12_AXIS_TUSER(\<const0> ),
        .S12_AXIS_TVALID(\<const0> ),
        .S12_DECODE_ERR(NLW_inst_S12_DECODE_ERR_UNCONNECTED),
        .S12_FIFO_DATA_COUNT(NLW_inst_S12_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .S12_PACKER_ERR(NLW_inst_S12_PACKER_ERR_UNCONNECTED),
        .S12_SPARSE_TKEEP_REMOVED(NLW_inst_S12_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .S13_ARB_REQ_SUPPRESS(\<const0> ),
        .S13_AXIS_ACLK(\<const0> ),
        .S13_AXIS_ACLKEN(\<const1> ),
        .S13_AXIS_ARESETN(\<const0> ),
        .S13_AXIS_TDATA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S13_AXIS_TDEST(\<const0> ),
        .S13_AXIS_TID({\<const0> ,\<const0> }),
        .S13_AXIS_TKEEP(\<const0> ),
        .S13_AXIS_TLAST(\<const0> ),
        .S13_AXIS_TREADY(NLW_inst_S13_AXIS_TREADY_UNCONNECTED),
        .S13_AXIS_TSTRB(\<const0> ),
        .S13_AXIS_TUSER(\<const0> ),
        .S13_AXIS_TVALID(\<const0> ),
        .S13_DECODE_ERR(NLW_inst_S13_DECODE_ERR_UNCONNECTED),
        .S13_FIFO_DATA_COUNT(NLW_inst_S13_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .S13_PACKER_ERR(NLW_inst_S13_PACKER_ERR_UNCONNECTED),
        .S13_SPARSE_TKEEP_REMOVED(NLW_inst_S13_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .S14_ARB_REQ_SUPPRESS(\<const0> ),
        .S14_AXIS_ACLK(\<const0> ),
        .S14_AXIS_ACLKEN(\<const1> ),
        .S14_AXIS_ARESETN(\<const0> ),
        .S14_AXIS_TDATA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S14_AXIS_TDEST(\<const0> ),
        .S14_AXIS_TID({\<const0> ,\<const0> }),
        .S14_AXIS_TKEEP(\<const0> ),
        .S14_AXIS_TLAST(\<const0> ),
        .S14_AXIS_TREADY(NLW_inst_S14_AXIS_TREADY_UNCONNECTED),
        .S14_AXIS_TSTRB(\<const0> ),
        .S14_AXIS_TUSER(\<const0> ),
        .S14_AXIS_TVALID(\<const0> ),
        .S14_DECODE_ERR(NLW_inst_S14_DECODE_ERR_UNCONNECTED),
        .S14_FIFO_DATA_COUNT(NLW_inst_S14_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .S14_PACKER_ERR(NLW_inst_S14_PACKER_ERR_UNCONNECTED),
        .S14_SPARSE_TKEEP_REMOVED(NLW_inst_S14_SPARSE_TKEEP_REMOVED_UNCONNECTED),
        .S15_ARB_REQ_SUPPRESS(\<const0> ),
        .S15_AXIS_ACLK(\<const0> ),
        .S15_AXIS_ACLKEN(\<const1> ),
        .S15_AXIS_ARESETN(\<const0> ),
        .S15_AXIS_TDATA({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S15_AXIS_TDEST(\<const0> ),
        .S15_AXIS_TID({\<const0> ,\<const0> }),
        .S15_AXIS_TKEEP(\<const0> ),
        .S15_AXIS_TLAST(\<const0> ),
        .S15_AXIS_TREADY(NLW_inst_S15_AXIS_TREADY_UNCONNECTED),
        .S15_AXIS_TSTRB(\<const0> ),
        .S15_AXIS_TUSER(\<const0> ),
        .S15_AXIS_TVALID(\<const0> ),
        .S15_DECODE_ERR(NLW_inst_S15_DECODE_ERR_UNCONNECTED),
        .S15_FIFO_DATA_COUNT(NLW_inst_S15_FIFO_DATA_COUNT_UNCONNECTED[31:0]),
        .S15_PACKER_ERR(NLW_inst_S15_PACKER_ERR_UNCONNECTED),
        .S15_SPARSE_TKEEP_REMOVED(NLW_inst_S15_SPARSE_TKEEP_REMOVED_UNCONNECTED));
endmodule

module axis_intercon_421axis_interconnect_v1_1_arb_rr
   (O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    DI,
    SR,
    busy_ns,
    busy_ns_0,
    busy_ns_1,
    busy_ns_2,
    E,
    DIADI,
    DIBDI,
    D,
    areset_r,
    ACLK,
    Q,
    I1,
    p_2_out,
    I2,
    I3,
    I4,
    I5,
    axis_empty_3,
    M00_AXIS_TREADY,
    I6,
    I7,
    I8,
    I9,
    axis_empty_2,
    axis_empty_0,
    axis_empty_1,
    axis_empty,
    I10,
    I11,
    I12,
    I13);
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output [1:0]DI;
  output [0:0]SR;
  output busy_ns;
  output busy_ns_0;
  output busy_ns_1;
  output busy_ns_2;
  output [0:0]E;
  output [19:0]DIADI;
  output [18:0]DIBDI;
  output [3:0]D;
  input areset_r;
  input ACLK;
  input [3:0]Q;
  input I1;
  input p_2_out;
  input I2;
  input I3;
  input I4;
  input I5;
  input axis_empty_3;
  input M00_AXIS_TREADY;
  input I6;
  input I7;
  input I8;
  input I9;
  input axis_empty_2;
  input axis_empty_0;
  input axis_empty_1;
  input axis_empty;
  input [38:0]I10;
  input [38:0]I11;
  input [38:0]I12;
  input [38:0]I13;

  wire \<const1> ;
  wire ACLK;
  wire [3:0]D;
  wire [1:0]DI;
  wire [19:0]DIADI;
  wire [18:0]DIBDI;
  wire [0:0]E;
  wire I1;
  wire [38:0]I10;
  wire [38:0]I11;
  wire [38:0]I12;
  wire [38:0]I13;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire M00_AXIS_TREADY;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire [3:0]Q;
  wire [0:0]SR;
  wire arb_busy_ns;
  wire arb_busy_r;
  wire [2:0]arb_req_rot;
  wire [1:0]arb_sel_i;
  wire arb_sel_r0;
  wire areset_r;
  wire axis_empty;
  wire axis_empty_0;
  wire axis_empty_1;
  wire axis_empty_2;
  wire axis_empty_3;
  wire [1:1]barrel_cntr_ns;
  wire busy_ns;
  wire busy_ns_0;
  wire busy_ns_1;
  wire busy_ns_2;
  wire \n_0_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_42 ;
  wire \n_0_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_43 ;
  wire n_0_arb_busy_r_i_6;
  wire \n_0_arb_gnt_r[0]_i_1 ;
  wire \n_0_arb_gnt_r[1]_i_1 ;
  wire \n_0_arb_gnt_r[2]_i_1 ;
  wire \n_0_arb_gnt_r[3]_i_1 ;
  wire \n_0_arb_gnt_r[3]_i_4 ;
  wire \n_0_arb_gnt_r[3]_i_5 ;
  wire \n_0_arb_sel_r[0]_i_1 ;
  wire \n_0_arb_sel_r[1]_i_1 ;
  wire \n_0_barrel_cntr[0]_i_1 ;
  wire \n_0_barrel_cntr[1]_i_1 ;
  wire \n_0_barrel_cntr_reg[0] ;
  wire \n_0_barrel_cntr_reg[1] ;
  wire p_2_out;
  wire [7:0]port_priority_ns;

LUT6 #(
    .INIT(64'hFACFFAC00ACF0AC0)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_10 
       (.I0(I10[12]),
        .I1(I11[12]),
        .I2(arb_sel_i[1]),
        .I3(arb_sel_i[0]),
        .I4(I12[12]),
        .I5(I13[12]),
        .O(DIADI[12]));
LUT6 #(
    .INIT(64'hFACFFAC00ACF0AC0)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_11 
       (.I0(I10[11]),
        .I1(I11[11]),
        .I2(arb_sel_i[1]),
        .I3(arb_sel_i[0]),
        .I4(I12[11]),
        .I5(I13[11]),
        .O(DIADI[11]));
LUT6 #(
    .INIT(64'hFACFFAC00ACF0AC0)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_12 
       (.I0(I10[10]),
        .I1(I11[10]),
        .I2(arb_sel_i[1]),
        .I3(arb_sel_i[0]),
        .I4(I12[10]),
        .I5(I13[10]),
        .O(DIADI[10]));
LUT6 #(
    .INIT(64'hFACFFAC00ACF0AC0)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_13 
       (.I0(I10[9]),
        .I1(I11[9]),
        .I2(arb_sel_i[1]),
        .I3(arb_sel_i[0]),
        .I4(I12[9]),
        .I5(I13[9]),
        .O(DIADI[9]));
LUT6 #(
    .INIT(64'hFACFFAC00ACF0AC0)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_14 
       (.I0(I10[8]),
        .I1(I11[8]),
        .I2(arb_sel_i[1]),
        .I3(arb_sel_i[0]),
        .I4(I12[8]),
        .I5(I13[8]),
        .O(DIADI[8]));
LUT6 #(
    .INIT(64'hFACFFAC00ACF0AC0)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_15 
       (.I0(I10[7]),
        .I1(I11[7]),
        .I2(arb_sel_i[1]),
        .I3(arb_sel_i[0]),
        .I4(I12[7]),
        .I5(I13[7]),
        .O(DIADI[7]));
LUT6 #(
    .INIT(64'hFACFFAC00ACF0AC0)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_16 
       (.I0(I10[6]),
        .I1(I11[6]),
        .I2(arb_sel_i[1]),
        .I3(arb_sel_i[0]),
        .I4(I12[6]),
        .I5(I13[6]),
        .O(DIADI[6]));
LUT6 #(
    .INIT(64'hFACFFAC00ACF0AC0)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_17 
       (.I0(I10[5]),
        .I1(I11[5]),
        .I2(arb_sel_i[1]),
        .I3(arb_sel_i[0]),
        .I4(I12[5]),
        .I5(I13[5]),
        .O(DIADI[5]));
LUT6 #(
    .INIT(64'hFACFFAC00ACF0AC0)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_18 
       (.I0(I10[4]),
        .I1(I11[4]),
        .I2(arb_sel_i[1]),
        .I3(arb_sel_i[0]),
        .I4(I12[4]),
        .I5(I13[4]),
        .O(DIADI[4]));
LUT6 #(
    .INIT(64'hFACFFAC00ACF0AC0)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_19 
       (.I0(I10[3]),
        .I1(I11[3]),
        .I2(arb_sel_i[1]),
        .I3(arb_sel_i[0]),
        .I4(I12[3]),
        .I5(I13[3]),
        .O(DIADI[3]));
LUT6 #(
    .INIT(64'h0000000055540000)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_2 
       (.I0(I1),
        .I1(\n_0_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_42 ),
        .I2(Q[3]),
        .I3(O1),
        .I4(\n_0_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_43 ),
        .I5(p_2_out),
        .O(O5));
LUT6 #(
    .INIT(64'hFACFFAC00ACF0AC0)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_20 
       (.I0(I10[2]),
        .I1(I11[2]),
        .I2(arb_sel_i[1]),
        .I3(arb_sel_i[0]),
        .I4(I12[2]),
        .I5(I13[2]),
        .O(DIADI[2]));
LUT6 #(
    .INIT(64'hFACFFAC00ACF0AC0)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_21 
       (.I0(I10[1]),
        .I1(I11[1]),
        .I2(arb_sel_i[1]),
        .I3(arb_sel_i[0]),
        .I4(I12[1]),
        .I5(I13[1]),
        .O(DIADI[1]));
LUT6 #(
    .INIT(64'hFACFFAC00ACF0AC0)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_22 
       (.I0(I10[0]),
        .I1(I11[0]),
        .I2(arb_sel_i[1]),
        .I3(arb_sel_i[0]),
        .I4(I12[0]),
        .I5(I13[0]),
        .O(DIADI[0]));
LUT6 #(
    .INIT(64'hFACFFAC00ACF0AC0)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_23 
       (.I0(I10[38]),
        .I1(I11[38]),
        .I2(arb_sel_i[1]),
        .I3(arb_sel_i[0]),
        .I4(I12[38]),
        .I5(I13[38]),
        .O(DIBDI[18]));
LUT6 #(
    .INIT(64'hFACFFAC00ACF0AC0)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_24 
       (.I0(I10[37]),
        .I1(I11[37]),
        .I2(arb_sel_i[1]),
        .I3(arb_sel_i[0]),
        .I4(I12[37]),
        .I5(I13[37]),
        .O(DIBDI[17]));
LUT6 #(
    .INIT(64'hFACFFAC00ACF0AC0)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_25 
       (.I0(I10[36]),
        .I1(I11[36]),
        .I2(arb_sel_i[1]),
        .I3(arb_sel_i[0]),
        .I4(I12[36]),
        .I5(I13[36]),
        .O(DIBDI[16]));
LUT6 #(
    .INIT(64'hFACFFAC00ACF0AC0)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_26 
       (.I0(I10[35]),
        .I1(I11[35]),
        .I2(arb_sel_i[1]),
        .I3(arb_sel_i[0]),
        .I4(I12[35]),
        .I5(I13[35]),
        .O(DIBDI[15]));
LUT6 #(
    .INIT(64'hFACFFAC00ACF0AC0)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_27 
       (.I0(I10[34]),
        .I1(I11[34]),
        .I2(arb_sel_i[1]),
        .I3(arb_sel_i[0]),
        .I4(I12[34]),
        .I5(I13[34]),
        .O(DIBDI[14]));
LUT6 #(
    .INIT(64'hFACFFAC00ACF0AC0)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_28 
       (.I0(I10[33]),
        .I1(I11[33]),
        .I2(arb_sel_i[1]),
        .I3(arb_sel_i[0]),
        .I4(I12[33]),
        .I5(I13[33]),
        .O(DIBDI[13]));
LUT6 #(
    .INIT(64'hFACFFAC00ACF0AC0)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_29 
       (.I0(I10[32]),
        .I1(I11[32]),
        .I2(arb_sel_i[1]),
        .I3(arb_sel_i[0]),
        .I4(I12[32]),
        .I5(I13[32]),
        .O(DIBDI[12]));
LUT6 #(
    .INIT(64'hFACFFAC00ACF0AC0)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_3 
       (.I0(I10[19]),
        .I1(I11[19]),
        .I2(arb_sel_i[1]),
        .I3(arb_sel_i[0]),
        .I4(I12[19]),
        .I5(I13[19]),
        .O(DIADI[19]));
LUT6 #(
    .INIT(64'hFACFFAC00ACF0AC0)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_30 
       (.I0(I10[31]),
        .I1(I11[31]),
        .I2(arb_sel_i[1]),
        .I3(arb_sel_i[0]),
        .I4(I12[31]),
        .I5(I13[31]),
        .O(DIBDI[11]));
LUT6 #(
    .INIT(64'hFACFFAC00ACF0AC0)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_31 
       (.I0(I10[30]),
        .I1(I11[30]),
        .I2(arb_sel_i[1]),
        .I3(arb_sel_i[0]),
        .I4(I12[30]),
        .I5(I13[30]),
        .O(DIBDI[10]));
LUT6 #(
    .INIT(64'hFACFFAC00ACF0AC0)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_32 
       (.I0(I10[29]),
        .I1(I11[29]),
        .I2(arb_sel_i[1]),
        .I3(arb_sel_i[0]),
        .I4(I12[29]),
        .I5(I13[29]),
        .O(DIBDI[9]));
LUT6 #(
    .INIT(64'hFACFFAC00ACF0AC0)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_33 
       (.I0(I10[28]),
        .I1(I11[28]),
        .I2(arb_sel_i[1]),
        .I3(arb_sel_i[0]),
        .I4(I12[28]),
        .I5(I13[28]),
        .O(DIBDI[8]));
LUT6 #(
    .INIT(64'hFACFFAC00ACF0AC0)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_34 
       (.I0(I10[27]),
        .I1(I11[27]),
        .I2(arb_sel_i[1]),
        .I3(arb_sel_i[0]),
        .I4(I12[27]),
        .I5(I13[27]),
        .O(DIBDI[7]));
LUT6 #(
    .INIT(64'hFACFFAC00ACF0AC0)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_35 
       (.I0(I10[26]),
        .I1(I11[26]),
        .I2(arb_sel_i[1]),
        .I3(arb_sel_i[0]),
        .I4(I12[26]),
        .I5(I13[26]),
        .O(DIBDI[6]));
LUT6 #(
    .INIT(64'hFACFFAC00ACF0AC0)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_36 
       (.I0(I10[25]),
        .I1(I11[25]),
        .I2(arb_sel_i[1]),
        .I3(arb_sel_i[0]),
        .I4(I12[25]),
        .I5(I13[25]),
        .O(DIBDI[5]));
LUT6 #(
    .INIT(64'hFACFFAC00ACF0AC0)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_37 
       (.I0(I10[24]),
        .I1(I11[24]),
        .I2(arb_sel_i[1]),
        .I3(arb_sel_i[0]),
        .I4(I12[24]),
        .I5(I13[24]),
        .O(DIBDI[4]));
LUT6 #(
    .INIT(64'hFACFFAC00ACF0AC0)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_38 
       (.I0(I10[23]),
        .I1(I11[23]),
        .I2(arb_sel_i[1]),
        .I3(arb_sel_i[0]),
        .I4(I12[23]),
        .I5(I13[23]),
        .O(DIBDI[3]));
LUT6 #(
    .INIT(64'hFACFFAC00ACF0AC0)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_39 
       (.I0(I10[22]),
        .I1(I11[22]),
        .I2(arb_sel_i[1]),
        .I3(arb_sel_i[0]),
        .I4(I12[22]),
        .I5(I13[22]),
        .O(DIBDI[2]));
LUT6 #(
    .INIT(64'hFACFFAC00ACF0AC0)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_4 
       (.I0(I10[18]),
        .I1(I11[18]),
        .I2(arb_sel_i[1]),
        .I3(arb_sel_i[0]),
        .I4(I12[18]),
        .I5(I13[18]),
        .O(DIADI[18]));
LUT6 #(
    .INIT(64'hFACFFAC00ACF0AC0)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_40 
       (.I0(I10[21]),
        .I1(I11[21]),
        .I2(arb_sel_i[1]),
        .I3(arb_sel_i[0]),
        .I4(I12[21]),
        .I5(I13[21]),
        .O(DIBDI[1]));
LUT6 #(
    .INIT(64'hFACFFAC00ACF0AC0)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_41 
       (.I0(I10[20]),
        .I1(I11[20]),
        .I2(arb_sel_i[1]),
        .I3(arb_sel_i[0]),
        .I4(I12[20]),
        .I5(I13[20]),
        .O(DIBDI[0]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_42 
       (.I0(O2),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(O3),
        .I4(Q[1]),
        .I5(O4),
        .O(\n_0_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_42 ));
LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_43 
       (.I0(axis_empty_2),
        .I1(axis_empty_0),
        .I2(arb_sel_i[0]),
        .I3(axis_empty_1),
        .I4(arb_sel_i[1]),
        .I5(axis_empty),
        .O(\n_0_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_43 ));
LUT6 #(
    .INIT(64'hFACFFAC00ACF0AC0)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_5 
       (.I0(I10[17]),
        .I1(I11[17]),
        .I2(arb_sel_i[1]),
        .I3(arb_sel_i[0]),
        .I4(I12[17]),
        .I5(I13[17]),
        .O(DIADI[17]));
LUT6 #(
    .INIT(64'hFACFFAC00ACF0AC0)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_6 
       (.I0(I10[16]),
        .I1(I11[16]),
        .I2(arb_sel_i[1]),
        .I3(arb_sel_i[0]),
        .I4(I12[16]),
        .I5(I13[16]),
        .O(DIADI[16]));
LUT6 #(
    .INIT(64'hFACFFAC00ACF0AC0)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_7 
       (.I0(I10[15]),
        .I1(I11[15]),
        .I2(arb_sel_i[1]),
        .I3(arb_sel_i[0]),
        .I4(I12[15]),
        .I5(I13[15]),
        .O(DIADI[15]));
LUT6 #(
    .INIT(64'hFACFFAC00ACF0AC0)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_8 
       (.I0(I10[14]),
        .I1(I11[14]),
        .I2(arb_sel_i[1]),
        .I3(arb_sel_i[0]),
        .I4(I12[14]),
        .I5(I13[14]),
        .O(DIADI[14]));
LUT6 #(
    .INIT(64'hFACFFAC00ACF0AC0)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_9 
       (.I0(I10[13]),
        .I1(I11[13]),
        .I2(arb_sel_i[1]),
        .I3(arb_sel_i[0]),
        .I4(I12[13]),
        .I5(I13[13]),
        .O(DIADI[13]));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'hFFFEFFFFFFFEFFFE)) 
     arb_busy_r_i_1
       (.I0(I2),
        .I1(I3),
        .I2(I4),
        .I3(I5),
        .I4(n_0_arb_busy_r_i_6),
        .I5(arb_busy_r),
        .O(arb_busy_ns));
(* SOFT_HLUTNM = "soft_lutpair76" *) 
   LUT5 #(
    .INIT(32'h0000AAA8)) 
     arb_busy_r_i_6
       (.I0(\n_0_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_43 ),
        .I1(O1),
        .I2(Q[3]),
        .I3(\n_0_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_42 ),
        .I4(I1),
        .O(n_0_arb_busy_r_i_6));
FDRE arb_busy_r_reg
       (.C(ACLK),
        .CE(\<const1> ),
        .D(arb_busy_ns),
        .Q(arb_busy_r),
        .R(areset_r));
LUT6 #(
    .INIT(64'h00002020000A202A)) 
     \arb_gnt_r[0]_i_1 
       (.I0(arb_sel_r0),
        .I1(port_priority_ns[6]),
        .I2(arb_req_rot[0]),
        .I3(\n_0_arb_gnt_r[3]_i_4 ),
        .I4(port_priority_ns[7]),
        .I5(\n_0_arb_gnt_r[3]_i_5 ),
        .O(\n_0_arb_gnt_r[0]_i_1 ));
LUT6 #(
    .INIT(64'h202A000A20200000)) 
     \arb_gnt_r[1]_i_1 
       (.I0(arb_sel_r0),
        .I1(port_priority_ns[7]),
        .I2(arb_req_rot[0]),
        .I3(\n_0_arb_gnt_r[3]_i_5 ),
        .I4(port_priority_ns[6]),
        .I5(\n_0_arb_gnt_r[3]_i_4 ),
        .O(\n_0_arb_gnt_r[1]_i_1 ));
LUT6 #(
    .INIT(64'h202A000A20200000)) 
     \arb_gnt_r[2]_i_1 
       (.I0(arb_sel_r0),
        .I1(port_priority_ns[6]),
        .I2(arb_req_rot[0]),
        .I3(\n_0_arb_gnt_r[3]_i_4 ),
        .I4(port_priority_ns[7]),
        .I5(\n_0_arb_gnt_r[3]_i_5 ),
        .O(\n_0_arb_gnt_r[2]_i_1 ));
LUT6 #(
    .INIT(64'h8A800A0080800000)) 
     \arb_gnt_r[3]_i_1 
       (.I0(arb_sel_r0),
        .I1(port_priority_ns[6]),
        .I2(arb_req_rot[0]),
        .I3(\n_0_arb_gnt_r[3]_i_4 ),
        .I4(port_priority_ns[7]),
        .I5(\n_0_arb_gnt_r[3]_i_5 ),
        .O(\n_0_arb_gnt_r[3]_i_1 ));
LUT6 #(
    .INIT(64'hFFFEFFFE0000FFFE)) 
     \arb_gnt_r[3]_i_2 
       (.I0(I2),
        .I1(I3),
        .I2(I4),
        .I3(I5),
        .I4(arb_busy_r),
        .I5(n_0_arb_busy_r_i_6),
        .O(arb_sel_r0));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \arb_gnt_r[3]_i_3 
       (.I0(I3),
        .I1(I2),
        .I2(\n_0_barrel_cntr_reg[0] ),
        .I3(I5),
        .I4(\n_0_barrel_cntr_reg[1] ),
        .I5(I4),
        .O(arb_req_rot[0]));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \arb_gnt_r[3]_i_4 
       (.I0(port_priority_ns[0]),
        .I1(arb_req_rot[1]),
        .I2(port_priority_ns[2]),
        .I3(arb_req_rot[2]),
        .I4(port_priority_ns[4]),
        .O(\n_0_arb_gnt_r[3]_i_4 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \arb_gnt_r[3]_i_5 
       (.I0(port_priority_ns[1]),
        .I1(arb_req_rot[1]),
        .I2(port_priority_ns[3]),
        .I3(arb_req_rot[2]),
        .I4(port_priority_ns[5]),
        .O(\n_0_arb_gnt_r[3]_i_5 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \arb_gnt_r[3]_i_6 
       (.I0(I4),
        .I1(I5),
        .I2(\n_0_barrel_cntr_reg[0] ),
        .I3(I3),
        .I4(\n_0_barrel_cntr_reg[1] ),
        .I5(I2),
        .O(arb_req_rot[1]));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \arb_gnt_r[3]_i_7 
       (.I0(I2),
        .I1(I3),
        .I2(\n_0_barrel_cntr_reg[0] ),
        .I3(I4),
        .I4(\n_0_barrel_cntr_reg[1] ),
        .I5(I5),
        .O(arb_req_rot[2]));
FDRE \arb_gnt_r_reg[0] 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(\n_0_arb_gnt_r[0]_i_1 ),
        .Q(O3),
        .R(areset_r));
FDRE \arb_gnt_r_reg[1] 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(\n_0_arb_gnt_r[1]_i_1 ),
        .Q(O4),
        .R(areset_r));
FDRE \arb_gnt_r_reg[2] 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(\n_0_arb_gnt_r[2]_i_1 ),
        .Q(O2),
        .R(areset_r));
FDRE \arb_gnt_r_reg[3] 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(\n_0_arb_gnt_r[3]_i_1 ),
        .Q(O1),
        .R(areset_r));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     \arb_sel_r[0]_i_1 
       (.I0(port_priority_ns[6]),
        .I1(arb_req_rot[0]),
        .I2(\n_0_arb_gnt_r[3]_i_4 ),
        .I3(arb_sel_r0),
        .I4(arb_sel_i[0]),
        .O(\n_0_arb_sel_r[0]_i_1 ));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     \arb_sel_r[1]_i_1 
       (.I0(port_priority_ns[7]),
        .I1(arb_req_rot[0]),
        .I2(\n_0_arb_gnt_r[3]_i_5 ),
        .I3(arb_sel_r0),
        .I4(arb_sel_i[1]),
        .O(\n_0_arb_sel_r[1]_i_1 ));
FDRE \arb_sel_r_reg[0] 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(\n_0_arb_sel_r[0]_i_1 ),
        .Q(arb_sel_i[0]),
        .R(areset_r));
FDRE \arb_sel_r_reg[1] 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(\n_0_arb_sel_r[1]_i_1 ),
        .Q(arb_sel_i[1]),
        .R(areset_r));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair80" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \barrel_cntr[0]_i_1 
       (.I0(\n_0_barrel_cntr_reg[0] ),
        .O(\n_0_barrel_cntr[0]_i_1 ));
LUT5 #(
    .INIT(32'hFFFEFFFF)) 
     \barrel_cntr[1]_i_1 
       (.I0(O1),
        .I1(O2),
        .I2(O3),
        .I3(O4),
        .I4(arb_busy_r),
        .O(\n_0_barrel_cntr[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair80" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \barrel_cntr[1]_i_2 
       (.I0(\n_0_barrel_cntr_reg[1] ),
        .I1(\n_0_barrel_cntr_reg[0] ),
        .O(barrel_cntr_ns));
FDRE \barrel_cntr_reg[0] 
       (.C(ACLK),
        .CE(\n_0_barrel_cntr[1]_i_1 ),
        .D(\n_0_barrel_cntr[0]_i_1 ),
        .Q(\n_0_barrel_cntr_reg[0] ),
        .R(areset_r));
FDRE \barrel_cntr_reg[1] 
       (.C(ACLK),
        .CE(\n_0_barrel_cntr[1]_i_1 ),
        .D(barrel_cntr_ns),
        .Q(\n_0_barrel_cntr_reg[1] ),
        .R(areset_r));
(* SOFT_HLUTNM = "soft_lutpair78" *) 
   LUT3 #(
    .INIT(8'h54)) 
     \busy_r[0]_i_1 
       (.I0(n_0_arb_busy_r_i_6),
        .I1(I6),
        .I2(O1),
        .O(busy_ns));
(* SOFT_HLUTNM = "soft_lutpair77" *) 
   LUT3 #(
    .INIT(8'h54)) 
     \busy_r[0]_i_1__0 
       (.I0(n_0_arb_busy_r_i_6),
        .I1(I7),
        .I2(O2),
        .O(busy_ns_0));
(* SOFT_HLUTNM = "soft_lutpair78" *) 
   LUT3 #(
    .INIT(8'h54)) 
     \busy_r[0]_i_1__1 
       (.I0(n_0_arb_busy_r_i_6),
        .I1(I8),
        .I2(O4),
        .O(busy_ns_1));
(* SOFT_HLUTNM = "soft_lutpair79" *) 
   LUT3 #(
    .INIT(8'h54)) 
     \busy_r[0]_i_1__2 
       (.I0(n_0_arb_busy_r_i_6),
        .I1(I9),
        .I2(O3),
        .O(busy_ns_2));
(* SOFT_HLUTNM = "soft_lutpair79" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \busy_r[0]_i_1__3 
       (.I0(O3),
        .I1(Q[0]),
        .O(D[0]));
LUT2 #(
    .INIT(4'hE)) 
     \busy_r[1]_i_1 
       (.I0(O4),
        .I1(Q[1]),
        .O(D[1]));
LUT2 #(
    .INIT(4'hE)) 
     \busy_r[2]_i_1 
       (.I0(O2),
        .I1(Q[2]),
        .O(D[2]));
(* SOFT_HLUTNM = "soft_lutpair77" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \busy_r[3]_i_1 
       (.I0(areset_r),
        .I1(n_0_arb_busy_r_i_6),
        .O(SR));
LUT2 #(
    .INIT(4'hE)) 
     \busy_r[3]_i_2 
       (.I0(O1),
        .I1(Q[3]),
        .O(D[3]));
LUT3 #(
    .INIT(8'h8A)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_2__3 
       (.I0(O6),
        .I1(axis_empty_3),
        .I2(M00_AXIS_TREADY),
        .O(DI[1]));
LUT3 #(
    .INIT(8'h75)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_3__3 
       (.I0(O6),
        .I1(axis_empty_3),
        .I2(M00_AXIS_TREADY),
        .O(DI[0]));
LUT3 #(
    .INIT(8'hA6)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_1 
       (.I0(O6),
        .I1(M00_AXIS_TREADY),
        .I2(axis_empty_3),
        .O(E));
(* SOFT_HLUTNM = "soft_lutpair76" *) 
   LUT5 #(
    .INIT(32'h0000AAA8)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_4 
       (.I0(\n_0_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_43 ),
        .I1(O1),
        .I2(Q[3]),
        .I3(\n_0_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_42 ),
        .I4(I1),
        .O(O6));
FDRE \port_priority_r_reg[0] 
       (.C(ACLK),
        .CE(\n_0_barrel_cntr[1]_i_1 ),
        .D(port_priority_ns[0]),
        .Q(port_priority_ns[6]),
        .R(areset_r));
FDRE \port_priority_r_reg[1] 
       (.C(ACLK),
        .CE(\n_0_barrel_cntr[1]_i_1 ),
        .D(port_priority_ns[1]),
        .Q(port_priority_ns[7]),
        .R(areset_r));
FDSE \port_priority_r_reg[2] 
       (.C(ACLK),
        .CE(\n_0_barrel_cntr[1]_i_1 ),
        .D(port_priority_ns[2]),
        .Q(port_priority_ns[0]),
        .S(areset_r));
FDRE \port_priority_r_reg[3] 
       (.C(ACLK),
        .CE(\n_0_barrel_cntr[1]_i_1 ),
        .D(port_priority_ns[3]),
        .Q(port_priority_ns[1]),
        .R(areset_r));
FDRE \port_priority_r_reg[4] 
       (.C(ACLK),
        .CE(\n_0_barrel_cntr[1]_i_1 ),
        .D(port_priority_ns[4]),
        .Q(port_priority_ns[2]),
        .R(areset_r));
FDSE \port_priority_r_reg[5] 
       (.C(ACLK),
        .CE(\n_0_barrel_cntr[1]_i_1 ),
        .D(port_priority_ns[5]),
        .Q(port_priority_ns[3]),
        .S(areset_r));
FDSE \port_priority_r_reg[6] 
       (.C(ACLK),
        .CE(\n_0_barrel_cntr[1]_i_1 ),
        .D(port_priority_ns[6]),
        .Q(port_priority_ns[4]),
        .S(areset_r));
FDSE \port_priority_r_reg[7] 
       (.C(ACLK),
        .CE(\n_0_barrel_cntr[1]_i_1 ),
        .D(port_priority_ns[7]),
        .Q(port_priority_ns[5]),
        .S(areset_r));
endmodule

module axis_intercon_421axis_interconnect_v1_1_axis_data_fifo
   (p_2_out,
    O1,
    O2,
    M00_FIFO_DATA_COUNT,
    M00_AXIS_TVALID,
    Q,
    M00_AXIS_ACLK,
    I1,
    mi_tdata,
    DIADI,
    M00_AXIS_ARESETN,
    M00_AXIS_TREADY,
    I2,
    DI,
    E);
  output p_2_out;
  output O1;
  output O2;
  output [9:0]M00_FIFO_DATA_COUNT;
  output M00_AXIS_TVALID;
  output [38:0]Q;
  input M00_AXIS_ACLK;
  input I1;
  input [31:0]mi_tdata;
  input [6:0]DIADI;
  input M00_AXIS_ARESETN;
  input M00_AXIS_TREADY;
  input I2;
  input [1:0]DI;
  input [0:0]E;

  wire [1:0]DI;
  wire [6:0]DIADI;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire M00_AXIS_ACLK;
(* RTL_KEEP = "true" *)   wire M00_AXIS_ARESETN;
  wire M00_AXIS_TREADY;
  wire M00_AXIS_TVALID;
  wire [9:0]M00_FIFO_DATA_COUNT;
  wire O1;
  wire O2;
  wire [38:0]Q;
  wire [31:0]mi_tdata;
  wire p_2_out;

axis_intercon_421fifo_generator_v10_0 \gen_fifo_generator.fifo_generator_inst 
       (.DI(DI),
        .DIADI(DIADI),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(M00_AXIS_ARESETN),
        .M00_AXIS_ACLK(M00_AXIS_ACLK),
        .M00_AXIS_TREADY(M00_AXIS_TREADY),
        .M00_AXIS_TVALID(M00_AXIS_TVALID),
        .M00_FIFO_DATA_COUNT(M00_FIFO_DATA_COUNT),
        .O1(O1),
        .O2(O2),
        .Q(Q),
        .mi_tdata(mi_tdata),
        .p_2_out(p_2_out));
endmodule

(* ORIG_REF_NAME = "axis_interconnect_v1_1_axis_data_fifo" *) 
module axis_intercon_421axis_interconnect_v1_1_axis_data_fifo_103
   (O1,
    O2,
    S_FIFO_DATA_COUNT,
    S03_AXIS_TREADY,
    Q,
    ACLK,
    S_AXIS_TDATA,
    DIADI,
    ARESETN,
    I1,
    S03_AXIS_TVALID,
    DI);
  output O1;
  output O2;
  output [9:0]S_FIFO_DATA_COUNT;
  output S03_AXIS_TREADY;
  output [38:0]Q;
  input ACLK;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input ARESETN;
  input I1;
  input S03_AXIS_TVALID;
  input [0:0]DI;

  wire ACLK;
(* RTL_KEEP = "true" *)   wire ARESETN;
  wire [0:0]DI;
  wire [6:0]DIADI;
  wire I1;
  wire O1;
  wire O2;
  wire [38:0]Q;
  wire S03_AXIS_TREADY;
  wire S03_AXIS_TVALID;
  wire [31:0]S_AXIS_TDATA;
  wire [9:0]S_FIFO_DATA_COUNT;

axis_intercon_421fifo_generator_v10_0_104 \gen_fifo_generator.fifo_generator_inst 
       (.ACLK(ACLK),
        .DI(DI),
        .DIADI(DIADI),
        .I1(I1),
        .I2(ARESETN),
        .O1(O1),
        .O2(O2),
        .Q(Q),
        .S03_AXIS_TREADY(S03_AXIS_TREADY),
        .S03_AXIS_TVALID(S03_AXIS_TVALID),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .S_FIFO_DATA_COUNT(S_FIFO_DATA_COUNT));
endmodule

(* ORIG_REF_NAME = "axis_interconnect_v1_1_axis_data_fifo" *) 
module axis_intercon_421axis_interconnect_v1_1_axis_data_fifo_13
   (O1,
    O2,
    S_FIFO_DATA_COUNT,
    S00_AXIS_TREADY,
    Q,
    ACLK,
    S_AXIS_TDATA,
    DIADI,
    ARESETN,
    I1,
    S00_AXIS_TVALID,
    DI);
  output O1;
  output O2;
  output [9:0]S_FIFO_DATA_COUNT;
  output S00_AXIS_TREADY;
  output [38:0]Q;
  input ACLK;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input ARESETN;
  input I1;
  input S00_AXIS_TVALID;
  input [0:0]DI;

  wire ACLK;
(* RTL_KEEP = "true" *)   wire ARESETN;
  wire [0:0]DI;
  wire [6:0]DIADI;
  wire I1;
  wire O1;
  wire O2;
  wire [38:0]Q;
  wire S00_AXIS_TREADY;
  wire S00_AXIS_TVALID;
  wire [31:0]S_AXIS_TDATA;
  wire [9:0]S_FIFO_DATA_COUNT;

axis_intercon_421fifo_generator_v10_0_14 \gen_fifo_generator.fifo_generator_inst 
       (.ACLK(ACLK),
        .DI(DI),
        .DIADI(DIADI),
        .I1(I1),
        .I2(ARESETN),
        .O1(O1),
        .O2(O2),
        .Q(Q),
        .S00_AXIS_TREADY(S00_AXIS_TREADY),
        .S00_AXIS_TVALID(S00_AXIS_TVALID),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .S_FIFO_DATA_COUNT(S_FIFO_DATA_COUNT));
endmodule

(* ORIG_REF_NAME = "axis_interconnect_v1_1_axis_data_fifo" *) 
module axis_intercon_421axis_interconnect_v1_1_axis_data_fifo_43
   (O1,
    O2,
    S_FIFO_DATA_COUNT,
    S01_AXIS_TREADY,
    Q,
    ACLK,
    S_AXIS_TDATA,
    DIADI,
    ARESETN,
    I1,
    S01_AXIS_TVALID,
    DI);
  output O1;
  output O2;
  output [9:0]S_FIFO_DATA_COUNT;
  output S01_AXIS_TREADY;
  output [38:0]Q;
  input ACLK;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input ARESETN;
  input I1;
  input S01_AXIS_TVALID;
  input [0:0]DI;

  wire ACLK;
(* RTL_KEEP = "true" *)   wire ARESETN;
  wire [0:0]DI;
  wire [6:0]DIADI;
  wire I1;
  wire O1;
  wire O2;
  wire [38:0]Q;
  wire S01_AXIS_TREADY;
  wire S01_AXIS_TVALID;
  wire [31:0]S_AXIS_TDATA;
  wire [9:0]S_FIFO_DATA_COUNT;

axis_intercon_421fifo_generator_v10_0_44 \gen_fifo_generator.fifo_generator_inst 
       (.ACLK(ACLK),
        .DI(DI),
        .DIADI(DIADI),
        .I1(I1),
        .I2(ARESETN),
        .O1(O1),
        .O2(O2),
        .Q(Q),
        .S01_AXIS_TREADY(S01_AXIS_TREADY),
        .S01_AXIS_TVALID(S01_AXIS_TVALID),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .S_FIFO_DATA_COUNT(S_FIFO_DATA_COUNT));
endmodule

(* ORIG_REF_NAME = "axis_interconnect_v1_1_axis_data_fifo" *) 
module axis_intercon_421axis_interconnect_v1_1_axis_data_fifo_73
   (O1,
    O2,
    S_FIFO_DATA_COUNT,
    S02_AXIS_TREADY,
    Q,
    ACLK,
    S_AXIS_TDATA,
    DIADI,
    ARESETN,
    I1,
    S02_AXIS_TVALID,
    DI);
  output O1;
  output O2;
  output [9:0]S_FIFO_DATA_COUNT;
  output S02_AXIS_TREADY;
  output [38:0]Q;
  input ACLK;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input ARESETN;
  input I1;
  input S02_AXIS_TVALID;
  input [0:0]DI;

  wire ACLK;
(* RTL_KEEP = "true" *)   wire ARESETN;
  wire [0:0]DI;
  wire [6:0]DIADI;
  wire I1;
  wire O1;
  wire O2;
  wire [38:0]Q;
  wire S02_AXIS_TREADY;
  wire S02_AXIS_TVALID;
  wire [31:0]S_AXIS_TDATA;
  wire [9:0]S_FIFO_DATA_COUNT;

axis_intercon_421fifo_generator_v10_0_74 \gen_fifo_generator.fifo_generator_inst 
       (.ACLK(ACLK),
        .DI(DI),
        .DIADI(DIADI),
        .I1(I1),
        .I2(ARESETN),
        .O1(O1),
        .O2(O2),
        .Q(Q),
        .S02_AXIS_TREADY(S02_AXIS_TREADY),
        .S02_AXIS_TVALID(S02_AXIS_TVALID),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .S_FIFO_DATA_COUNT(S_FIFO_DATA_COUNT));
endmodule

module axis_intercon_421axis_interconnect_v1_1_axis_interconnect
   (S_FIFO_DATA_COUNT,
    S_DECODE_ERR,
    M00_FIFO_DATA_COUNT,
    Q,
    S00_AXIS_TREADY,
    S03_AXIS_TREADY,
    S02_AXIS_TREADY,
    S01_AXIS_TREADY,
    M00_AXIS_TVALID,
    S00_AXIS_TVALID,
    S01_AXIS_TVALID,
    S02_AXIS_TVALID,
    S03_AXIS_TVALID,
    M00_AXIS_TREADY,
    S00_ARB_REQ_SUPPRESS,
    S02_ARB_REQ_SUPPRESS,
    S01_ARB_REQ_SUPPRESS,
    S03_ARB_REQ_SUPPRESS,
    ACLK,
    S_AXIS_TDATA,
    S_AXIS_TKEEP,
    S_AXIS_TID,
    S00_AXIS_TLAST,
    ARESETN,
    S01_AXIS_TLAST,
    S02_AXIS_TLAST,
    S03_AXIS_TLAST,
    M00_AXIS_ACLK,
    M00_AXIS_ARESETN);
  output [39:0]S_FIFO_DATA_COUNT;
  output [3:0]S_DECODE_ERR;
  output [9:0]M00_FIFO_DATA_COUNT;
  output [38:0]Q;
  output S00_AXIS_TREADY;
  output S03_AXIS_TREADY;
  output S02_AXIS_TREADY;
  output S01_AXIS_TREADY;
  output M00_AXIS_TVALID;
  input S00_AXIS_TVALID;
  input S01_AXIS_TVALID;
  input S02_AXIS_TVALID;
  input S03_AXIS_TVALID;
  input M00_AXIS_TREADY;
  input S00_ARB_REQ_SUPPRESS;
  input S02_ARB_REQ_SUPPRESS;
  input S01_ARB_REQ_SUPPRESS;
  input S03_ARB_REQ_SUPPRESS;
  input ACLK;
  input [127:0]S_AXIS_TDATA;
  input [15:0]S_AXIS_TKEEP;
  input [7:0]S_AXIS_TID;
  input S00_AXIS_TLAST;
  input ARESETN;
  input S01_AXIS_TLAST;
  input S02_AXIS_TLAST;
  input S03_AXIS_TLAST;
  input M00_AXIS_ACLK;
  input M00_AXIS_ARESETN;

  wire ACLK;
  wire ARESETN;
  wire M00_AXIS_ACLK;
  wire M00_AXIS_ARESETN;
  wire M00_AXIS_TREADY;
  wire M00_AXIS_TVALID;
  wire [9:0]M00_FIFO_DATA_COUNT;
  wire [38:0]Q;
  wire S00_ARB_REQ_SUPPRESS;
  wire S00_AXIS_TLAST;
  wire S00_AXIS_TREADY;
  wire S00_AXIS_TVALID;
  wire S01_ARB_REQ_SUPPRESS;
  wire S01_AXIS_TLAST;
  wire S01_AXIS_TREADY;
  wire S01_AXIS_TVALID;
  wire S02_ARB_REQ_SUPPRESS;
  wire S02_AXIS_TLAST;
  wire S02_AXIS_TREADY;
  wire S02_AXIS_TVALID;
  wire S03_ARB_REQ_SUPPRESS;
  wire S03_AXIS_TLAST;
  wire S03_AXIS_TREADY;
  wire S03_AXIS_TVALID;
  wire [127:0]S_AXIS_TDATA;
  wire [7:0]S_AXIS_TID;
  wire [15:0]S_AXIS_TKEEP;
  wire [3:0]S_DECODE_ERR;
  wire [39:0]S_FIFO_DATA_COUNT;
  wire \gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/axis_empty ;
  wire \gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/axis_empty_0 ;
  wire \gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/axis_empty_1 ;
  wire \gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/axis_empty_2 ;
  wire \gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/axis_empty ;
  wire \gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/p_2_out ;
  wire [31:0]mi_tdata;
  wire [1:0]mi_tid;
  wire [3:0]mi_tkeep;
  wire mi_tlast;
  wire \n_0_inst_si_datapath[1].dynamic_datapath_si ;
  wire \n_0_inst_si_datapath[2].dynamic_datapath_si ;
  wire \n_0_inst_si_datapath[3].dynamic_datapath_si ;
  wire \n_10_gen_switch.axis_switch_0 ;
  wire \n_11_gen_switch.axis_switch_0 ;
  wire \n_12_gen_switch.axis_switch_0 ;
  wire \n_13_gen_switch.axis_switch_0 ;
  wire \n_14_gen_switch.axis_switch_0 ;
  wire \n_15_gen_switch.axis_switch_0 ;
  wire \n_16_gen_switch.axis_switch_0 ;
  wire \n_2_inst_mi_datapath[0].dynamic_datapath_mi ;
  wire \n_4_gen_switch.axis_switch_0 ;
  wire \n_5_gen_switch.axis_switch_0 ;
  wire \n_6_gen_switch.axis_switch_0 ;
  wire \n_7_gen_switch.axis_switch_0 ;
  wire \n_8_gen_switch.axis_switch_0 ;
  wire \n_9_gen_switch.axis_switch_0 ;
  wire [1:0]p_17_out;
  wire p_18_out;
  wire [3:0]p_19_out;
  wire [31:0]p_21_out;
  wire [1:0]p_29_out;
  wire p_30_out;
  wire [3:0]p_31_out;
  wire [31:0]p_33_out;
  wire [1:0]p_41_out;
  wire p_42_out;
  wire [3:0]p_43_out;
  wire [31:0]p_45_out;
  wire [1:0]p_5_out;
  wire p_6_out;
  wire [3:0]p_7_out;
  wire [31:0]p_9_out;
  wire ram_full_i;

axis_intercon_421axis_interconnect_v1_1_axis_switch \gen_switch.axis_switch_0 
       (.ACLK(ACLK),
        .ARESETN(ARESETN),
        .DI({\n_10_gen_switch.axis_switch_0 ,\n_11_gen_switch.axis_switch_0 }),
        .DIADI({mi_tdata[12:0],mi_tkeep,mi_tid,mi_tlast}),
        .DIBDI(mi_tdata[31:13]),
        .E(\n_12_gen_switch.axis_switch_0 ),
        .I1(\n_2_inst_mi_datapath[0].dynamic_datapath_mi ),
        .I2(\n_0_inst_si_datapath[1].dynamic_datapath_si ),
        .I3(\n_0_inst_si_datapath[2].dynamic_datapath_si ),
        .I4(\n_0_inst_si_datapath[3].dynamic_datapath_si ),
        .I5({p_21_out,p_19_out,p_17_out,p_18_out}),
        .I6({p_45_out,p_43_out,p_41_out,p_42_out}),
        .I7({p_9_out,p_7_out,p_5_out,p_6_out}),
        .M00_AXIS_TREADY(M00_AXIS_TREADY),
        .O1(\n_4_gen_switch.axis_switch_0 ),
        .O10(\n_16_gen_switch.axis_switch_0 ),
        .O2(\n_5_gen_switch.axis_switch_0 ),
        .O3(\n_6_gen_switch.axis_switch_0 ),
        .O4(\n_7_gen_switch.axis_switch_0 ),
        .O5(\n_8_gen_switch.axis_switch_0 ),
        .O6(\n_9_gen_switch.axis_switch_0 ),
        .O7(\n_13_gen_switch.axis_switch_0 ),
        .O8(\n_14_gen_switch.axis_switch_0 ),
        .O9(\n_15_gen_switch.axis_switch_0 ),
        .Q({p_33_out,p_31_out,p_29_out,p_30_out}),
        .S00_ARB_REQ_SUPPRESS(S00_ARB_REQ_SUPPRESS),
        .S00_AXIS_TVALID(S00_AXIS_TVALID),
        .S01_ARB_REQ_SUPPRESS(S01_ARB_REQ_SUPPRESS),
        .S01_AXIS_TVALID(S01_AXIS_TVALID),
        .S02_ARB_REQ_SUPPRESS(S02_ARB_REQ_SUPPRESS),
        .S02_AXIS_TVALID(S02_AXIS_TVALID),
        .S03_ARB_REQ_SUPPRESS(S03_ARB_REQ_SUPPRESS),
        .S03_AXIS_TVALID(S03_AXIS_TVALID),
        .S_DECODE_ERR(S_DECODE_ERR),
        .axis_empty(\gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/axis_empty_2 ),
        .axis_empty_0(\gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/axis_empty_1 ),
        .axis_empty_1(\gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/axis_empty_0 ),
        .axis_empty_2(\gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/axis_empty ),
        .axis_empty_3(\gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/axis_empty ),
        .p_2_out(\gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/p_2_out ),
        .ram_full_i(ram_full_i));
axis_intercon_421axis_interconnect_v1_1_dynamic_datapath__parameterized6 \inst_mi_datapath[0].dynamic_datapath_mi 
       (.DI({\n_10_gen_switch.axis_switch_0 ,\n_11_gen_switch.axis_switch_0 }),
        .DIADI({mi_tkeep,mi_tid,mi_tlast}),
        .E(\n_12_gen_switch.axis_switch_0 ),
        .I1(\n_4_gen_switch.axis_switch_0 ),
        .I2(\n_5_gen_switch.axis_switch_0 ),
        .M00_AXIS_ACLK(M00_AXIS_ACLK),
        .M00_AXIS_ARESETN(M00_AXIS_ARESETN),
        .M00_AXIS_TREADY(M00_AXIS_TREADY),
        .M00_AXIS_TVALID(M00_AXIS_TVALID),
        .M00_FIFO_DATA_COUNT(M00_FIFO_DATA_COUNT),
        .O1(\n_2_inst_mi_datapath[0].dynamic_datapath_mi ),
        .Q(Q),
        .axis_empty(\gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/axis_empty ),
        .mi_tdata(mi_tdata),
        .p_2_out(\gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gpkt_fifo.pkt_wr/p_2_out ));
axis_intercon_421axis_interconnect_v1_1_dynamic_datapath_2 \inst_si_datapath[0].dynamic_datapath_si 
       (.ACLK(ACLK),
        .ARESETN(ARESETN),
        .DI(\n_13_gen_switch.axis_switch_0 ),
        .DIADI({S_AXIS_TKEEP[3:0],S_AXIS_TID[1:0],S00_AXIS_TLAST}),
        .I1(\n_6_gen_switch.axis_switch_0 ),
        .Q({p_45_out,p_43_out,p_41_out,p_42_out}),
        .S00_AXIS_TREADY(S00_AXIS_TREADY),
        .S00_AXIS_TVALID(S00_AXIS_TVALID),
        .S_AXIS_TDATA(S_AXIS_TDATA[31:0]),
        .S_FIFO_DATA_COUNT(S_FIFO_DATA_COUNT[9:0]),
        .axis_empty(\gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/axis_empty_2 ),
        .ram_full_i(ram_full_i));
axis_intercon_421axis_interconnect_v1_1_dynamic_datapath_1 \inst_si_datapath[1].dynamic_datapath_si 
       (.ACLK(ACLK),
        .ARESETN(ARESETN),
        .DI(\n_14_gen_switch.axis_switch_0 ),
        .DIADI({S_AXIS_TKEEP[7:4],S_AXIS_TID[3:2],S01_AXIS_TLAST}),
        .I1(\n_7_gen_switch.axis_switch_0 ),
        .O1(\n_0_inst_si_datapath[1].dynamic_datapath_si ),
        .Q({p_33_out,p_31_out,p_29_out,p_30_out}),
        .S01_AXIS_TREADY(S01_AXIS_TREADY),
        .S01_AXIS_TVALID(S01_AXIS_TVALID),
        .S_AXIS_TDATA(S_AXIS_TDATA[63:32]),
        .S_FIFO_DATA_COUNT(S_FIFO_DATA_COUNT[19:10]),
        .axis_empty(\gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/axis_empty_1 ));
axis_intercon_421axis_interconnect_v1_1_dynamic_datapath_0 \inst_si_datapath[2].dynamic_datapath_si 
       (.ACLK(ACLK),
        .ARESETN(ARESETN),
        .DI(\n_15_gen_switch.axis_switch_0 ),
        .DIADI({S_AXIS_TKEEP[11:8],S_AXIS_TID[5:4],S02_AXIS_TLAST}),
        .I1(\n_8_gen_switch.axis_switch_0 ),
        .O1(\n_0_inst_si_datapath[2].dynamic_datapath_si ),
        .Q({p_21_out,p_19_out,p_17_out,p_18_out}),
        .S02_AXIS_TREADY(S02_AXIS_TREADY),
        .S02_AXIS_TVALID(S02_AXIS_TVALID),
        .S_AXIS_TDATA(S_AXIS_TDATA[95:64]),
        .S_FIFO_DATA_COUNT(S_FIFO_DATA_COUNT[29:20]),
        .axis_empty(\gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/axis_empty_0 ));
axis_intercon_421axis_interconnect_v1_1_dynamic_datapath \inst_si_datapath[3].dynamic_datapath_si 
       (.ACLK(ACLK),
        .ARESETN(ARESETN),
        .DI(\n_16_gen_switch.axis_switch_0 ),
        .DIADI({S_AXIS_TKEEP[15:12],S_AXIS_TID[7:6],S03_AXIS_TLAST}),
        .I1(\n_9_gen_switch.axis_switch_0 ),
        .O1(\n_0_inst_si_datapath[3].dynamic_datapath_si ),
        .Q({p_9_out,p_7_out,p_5_out,p_6_out}),
        .S03_AXIS_TREADY(S03_AXIS_TREADY),
        .S03_AXIS_TVALID(S03_AXIS_TVALID),
        .S_AXIS_TDATA(S_AXIS_TDATA[127:96]),
        .S_FIFO_DATA_COUNT(S_FIFO_DATA_COUNT[39:30]),
        .axis_empty(\gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/axis_empty ));
endmodule

(* C_FAMILY = "zynq" *) (* C_NUM_MI_SLOTS = "1" *) (* C_NUM_SI_SLOTS = "4" *) 
(* C_SWITCH_MI_REG_CONFIG = "0" *) (* C_SWITCH_SI_REG_CONFIG = "1" *) (* C_SWITCH_MODE = "1" *) 
(* C_SWITCH_MAX_XFERS_PER_ARB = "1" *) (* C_SWITCH_NUM_CYCLES_TIMEOUT = "0" *) (* C_SWITCH_TDATA_WIDTH = "32" *) 
(* C_SWITCH_TID_WIDTH = "2" *) (* C_SWITCH_TDEST_WIDTH = "1" *) (* C_SWITCH_TUSER_WIDTH = "4" *) 
(* C_SWITCH_SIGNAL_SET = "59" *) (* C_SWITCH_ACLK_RATIO = "12" *) (* C_SWITCH_USE_ACLKEN = "0" *) 
(* C_SYNCHRONIZER_STAGE = "2" *) (* C_M00_AXIS_CONNECTIVITY = "16'b0000000000001111" *) (* C_M01_AXIS_CONNECTIVITY = "16'b0000000000000000" *) 
(* C_M02_AXIS_CONNECTIVITY = "16'b0000000000000000" *) (* C_M03_AXIS_CONNECTIVITY = "16'b0000000000000000" *) (* C_M04_AXIS_CONNECTIVITY = "16'b0000000000000000" *) 
(* C_M05_AXIS_CONNECTIVITY = "16'b0000000000000000" *) (* C_M06_AXIS_CONNECTIVITY = "16'b0000000000000000" *) (* C_M07_AXIS_CONNECTIVITY = "16'b0000000000000000" *) 
(* C_M08_AXIS_CONNECTIVITY = "16'b0000000000000000" *) (* C_M09_AXIS_CONNECTIVITY = "16'b0000000000000000" *) (* C_M10_AXIS_CONNECTIVITY = "16'b0000000000000000" *) 
(* C_M11_AXIS_CONNECTIVITY = "16'b0000000000000000" *) (* C_M12_AXIS_CONNECTIVITY = "16'b0000000000000000" *) (* C_M13_AXIS_CONNECTIVITY = "16'b0000000000000000" *) 
(* C_M14_AXIS_CONNECTIVITY = "16'b0000000000000000" *) (* C_M15_AXIS_CONNECTIVITY = "16'b0000000000000000" *) (* C_M00_AXIS_BASETDEST = "0" *) 
(* C_M01_AXIS_BASETDEST = "1" *) (* C_M02_AXIS_BASETDEST = "2" *) (* C_M03_AXIS_BASETDEST = "3" *) 
(* C_M04_AXIS_BASETDEST = "4" *) (* C_M05_AXIS_BASETDEST = "5" *) (* C_M06_AXIS_BASETDEST = "6" *) 
(* C_M07_AXIS_BASETDEST = "7" *) (* C_M08_AXIS_BASETDEST = "8" *) (* C_M09_AXIS_BASETDEST = "9" *) 
(* C_M10_AXIS_BASETDEST = "10" *) (* C_M11_AXIS_BASETDEST = "11" *) (* C_M12_AXIS_BASETDEST = "12" *) 
(* C_M13_AXIS_BASETDEST = "13" *) (* C_M14_AXIS_BASETDEST = "14" *) (* C_M15_AXIS_BASETDEST = "15" *) 
(* C_M00_AXIS_HIGHTDEST = "0" *) (* C_M01_AXIS_HIGHTDEST = "1" *) (* C_M02_AXIS_HIGHTDEST = "2" *) 
(* C_M03_AXIS_HIGHTDEST = "3" *) (* C_M04_AXIS_HIGHTDEST = "4" *) (* C_M05_AXIS_HIGHTDEST = "5" *) 
(* C_M06_AXIS_HIGHTDEST = "6" *) (* C_M07_AXIS_HIGHTDEST = "7" *) (* C_M08_AXIS_HIGHTDEST = "8" *) 
(* C_M09_AXIS_HIGHTDEST = "9" *) (* C_M10_AXIS_HIGHTDEST = "10" *) (* C_M11_AXIS_HIGHTDEST = "11" *) 
(* C_M12_AXIS_HIGHTDEST = "12" *) (* C_M13_AXIS_HIGHTDEST = "13" *) (* C_M14_AXIS_HIGHTDEST = "14" *) 
(* C_M15_AXIS_HIGHTDEST = "15" *) (* C_S00_AXIS_TDATA_WIDTH = "32" *) (* C_S01_AXIS_TDATA_WIDTH = "32" *) 
(* C_S02_AXIS_TDATA_WIDTH = "32" *) (* C_S03_AXIS_TDATA_WIDTH = "32" *) (* C_S04_AXIS_TDATA_WIDTH = "8" *) 
(* C_S05_AXIS_TDATA_WIDTH = "8" *) (* C_S06_AXIS_TDATA_WIDTH = "8" *) (* C_S07_AXIS_TDATA_WIDTH = "8" *) 
(* C_S08_AXIS_TDATA_WIDTH = "8" *) (* C_S09_AXIS_TDATA_WIDTH = "8" *) (* C_S10_AXIS_TDATA_WIDTH = "8" *) 
(* C_S11_AXIS_TDATA_WIDTH = "8" *) (* C_S12_AXIS_TDATA_WIDTH = "8" *) (* C_S13_AXIS_TDATA_WIDTH = "8" *) 
(* C_S14_AXIS_TDATA_WIDTH = "8" *) (* C_S15_AXIS_TDATA_WIDTH = "8" *) (* C_S00_AXIS_TUSER_WIDTH = "4" *) 
(* C_S01_AXIS_TUSER_WIDTH = "4" *) (* C_S02_AXIS_TUSER_WIDTH = "4" *) (* C_S03_AXIS_TUSER_WIDTH = "4" *) 
(* C_S04_AXIS_TUSER_WIDTH = "1" *) (* C_S05_AXIS_TUSER_WIDTH = "1" *) (* C_S06_AXIS_TUSER_WIDTH = "1" *) 
(* C_S07_AXIS_TUSER_WIDTH = "1" *) (* C_S08_AXIS_TUSER_WIDTH = "1" *) (* C_S09_AXIS_TUSER_WIDTH = "1" *) 
(* C_S10_AXIS_TUSER_WIDTH = "1" *) (* C_S11_AXIS_TUSER_WIDTH = "1" *) (* C_S12_AXIS_TUSER_WIDTH = "1" *) 
(* C_S13_AXIS_TUSER_WIDTH = "1" *) (* C_S14_AXIS_TUSER_WIDTH = "1" *) (* C_S15_AXIS_TUSER_WIDTH = "1" *) 
(* C_S00_AXIS_IS_ACLK_ASYNC = "0" *) (* C_S01_AXIS_IS_ACLK_ASYNC = "0" *) (* C_S02_AXIS_IS_ACLK_ASYNC = "0" *) 
(* C_S03_AXIS_IS_ACLK_ASYNC = "0" *) (* C_S04_AXIS_IS_ACLK_ASYNC = "0" *) (* C_S05_AXIS_IS_ACLK_ASYNC = "0" *) 
(* C_S06_AXIS_IS_ACLK_ASYNC = "0" *) (* C_S07_AXIS_IS_ACLK_ASYNC = "0" *) (* C_S08_AXIS_IS_ACLK_ASYNC = "0" *) 
(* C_S09_AXIS_IS_ACLK_ASYNC = "0" *) (* C_S10_AXIS_IS_ACLK_ASYNC = "0" *) (* C_S11_AXIS_IS_ACLK_ASYNC = "0" *) 
(* C_S12_AXIS_IS_ACLK_ASYNC = "0" *) (* C_S13_AXIS_IS_ACLK_ASYNC = "0" *) (* C_S14_AXIS_IS_ACLK_ASYNC = "0" *) 
(* C_S15_AXIS_IS_ACLK_ASYNC = "0" *) (* C_S00_AXIS_ACLK_RATIO = "12" *) (* C_S01_AXIS_ACLK_RATIO = "12" *) 
(* C_S02_AXIS_ACLK_RATIO = "12" *) (* C_S03_AXIS_ACLK_RATIO = "12" *) (* C_S04_AXIS_ACLK_RATIO = "12" *) 
(* C_S05_AXIS_ACLK_RATIO = "12" *) (* C_S06_AXIS_ACLK_RATIO = "12" *) (* C_S07_AXIS_ACLK_RATIO = "12" *) 
(* C_S08_AXIS_ACLK_RATIO = "12" *) (* C_S09_AXIS_ACLK_RATIO = "12" *) (* C_S10_AXIS_ACLK_RATIO = "12" *) 
(* C_S11_AXIS_ACLK_RATIO = "12" *) (* C_S12_AXIS_ACLK_RATIO = "12" *) (* C_S13_AXIS_ACLK_RATIO = "12" *) 
(* C_S14_AXIS_ACLK_RATIO = "12" *) (* C_S15_AXIS_ACLK_RATIO = "12" *) (* C_S00_AXIS_REG_CONFIG = "0" *) 
(* C_S01_AXIS_REG_CONFIG = "0" *) (* C_S02_AXIS_REG_CONFIG = "0" *) (* C_S03_AXIS_REG_CONFIG = "0" *) 
(* C_S04_AXIS_REG_CONFIG = "0" *) (* C_S05_AXIS_REG_CONFIG = "0" *) (* C_S06_AXIS_REG_CONFIG = "0" *) 
(* C_S07_AXIS_REG_CONFIG = "0" *) (* C_S08_AXIS_REG_CONFIG = "0" *) (* C_S09_AXIS_REG_CONFIG = "0" *) 
(* C_S10_AXIS_REG_CONFIG = "0" *) (* C_S11_AXIS_REG_CONFIG = "0" *) (* C_S12_AXIS_REG_CONFIG = "0" *) 
(* C_S13_AXIS_REG_CONFIG = "0" *) (* C_S14_AXIS_REG_CONFIG = "0" *) (* C_S15_AXIS_REG_CONFIG = "0" *) 
(* C_S00_AXIS_FIFO_DEPTH = "512" *) (* C_S01_AXIS_FIFO_DEPTH = "512" *) (* C_S02_AXIS_FIFO_DEPTH = "512" *) 
(* C_S03_AXIS_FIFO_DEPTH = "512" *) (* C_S04_AXIS_FIFO_DEPTH = "32" *) (* C_S05_AXIS_FIFO_DEPTH = "32" *) 
(* C_S06_AXIS_FIFO_DEPTH = "32" *) (* C_S07_AXIS_FIFO_DEPTH = "32" *) (* C_S08_AXIS_FIFO_DEPTH = "32" *) 
(* C_S09_AXIS_FIFO_DEPTH = "32" *) (* C_S10_AXIS_FIFO_DEPTH = "32" *) (* C_S11_AXIS_FIFO_DEPTH = "32" *) 
(* C_S12_AXIS_FIFO_DEPTH = "32" *) (* C_S13_AXIS_FIFO_DEPTH = "32" *) (* C_S14_AXIS_FIFO_DEPTH = "32" *) 
(* C_S15_AXIS_FIFO_DEPTH = "32" *) (* C_S00_AXIS_FIFO_MODE = "2" *) (* C_S01_AXIS_FIFO_MODE = "2" *) 
(* C_S02_AXIS_FIFO_MODE = "2" *) (* C_S03_AXIS_FIFO_MODE = "2" *) (* C_S04_AXIS_FIFO_MODE = "0" *) 
(* C_S05_AXIS_FIFO_MODE = "0" *) (* C_S06_AXIS_FIFO_MODE = "0" *) (* C_S07_AXIS_FIFO_MODE = "0" *) 
(* C_S08_AXIS_FIFO_MODE = "0" *) (* C_S09_AXIS_FIFO_MODE = "0" *) (* C_S10_AXIS_FIFO_MODE = "0" *) 
(* C_S11_AXIS_FIFO_MODE = "0" *) (* C_S12_AXIS_FIFO_MODE = "0" *) (* C_S13_AXIS_FIFO_MODE = "0" *) 
(* C_S14_AXIS_FIFO_MODE = "0" *) (* C_S15_AXIS_FIFO_MODE = "0" *) (* C_M00_AXIS_TDATA_WIDTH = "32" *) 
(* C_M01_AXIS_TDATA_WIDTH = "8" *) (* C_M02_AXIS_TDATA_WIDTH = "8" *) (* C_M03_AXIS_TDATA_WIDTH = "8" *) 
(* C_M04_AXIS_TDATA_WIDTH = "8" *) (* C_M05_AXIS_TDATA_WIDTH = "8" *) (* C_M06_AXIS_TDATA_WIDTH = "8" *) 
(* C_M07_AXIS_TDATA_WIDTH = "8" *) (* C_M08_AXIS_TDATA_WIDTH = "8" *) (* C_M09_AXIS_TDATA_WIDTH = "8" *) 
(* C_M10_AXIS_TDATA_WIDTH = "8" *) (* C_M11_AXIS_TDATA_WIDTH = "8" *) (* C_M12_AXIS_TDATA_WIDTH = "8" *) 
(* C_M13_AXIS_TDATA_WIDTH = "8" *) (* C_M14_AXIS_TDATA_WIDTH = "8" *) (* C_M15_AXIS_TDATA_WIDTH = "8" *) 
(* C_M00_AXIS_TUSER_WIDTH = "4" *) (* C_M01_AXIS_TUSER_WIDTH = "1" *) (* C_M02_AXIS_TUSER_WIDTH = "1" *) 
(* C_M03_AXIS_TUSER_WIDTH = "1" *) (* C_M04_AXIS_TUSER_WIDTH = "1" *) (* C_M05_AXIS_TUSER_WIDTH = "1" *) 
(* C_M06_AXIS_TUSER_WIDTH = "1" *) (* C_M07_AXIS_TUSER_WIDTH = "1" *) (* C_M08_AXIS_TUSER_WIDTH = "1" *) 
(* C_M09_AXIS_TUSER_WIDTH = "1" *) (* C_M10_AXIS_TUSER_WIDTH = "1" *) (* C_M11_AXIS_TUSER_WIDTH = "1" *) 
(* C_M12_AXIS_TUSER_WIDTH = "1" *) (* C_M13_AXIS_TUSER_WIDTH = "1" *) (* C_M14_AXIS_TUSER_WIDTH = "1" *) 
(* C_M15_AXIS_TUSER_WIDTH = "1" *) (* C_M00_AXIS_ACLK_RATIO = "12" *) (* C_M01_AXIS_ACLK_RATIO = "12" *) 
(* C_M02_AXIS_ACLK_RATIO = "12" *) (* C_M03_AXIS_ACLK_RATIO = "12" *) (* C_M04_AXIS_ACLK_RATIO = "12" *) 
(* C_M05_AXIS_ACLK_RATIO = "12" *) (* C_M06_AXIS_ACLK_RATIO = "12" *) (* C_M07_AXIS_ACLK_RATIO = "12" *) 
(* C_M08_AXIS_ACLK_RATIO = "12" *) (* C_M09_AXIS_ACLK_RATIO = "12" *) (* C_M10_AXIS_ACLK_RATIO = "12" *) 
(* C_M11_AXIS_ACLK_RATIO = "12" *) (* C_M12_AXIS_ACLK_RATIO = "12" *) (* C_M13_AXIS_ACLK_RATIO = "12" *) 
(* C_M14_AXIS_ACLK_RATIO = "12" *) (* C_M15_AXIS_ACLK_RATIO = "12" *) (* C_M00_AXIS_REG_CONFIG = "0" *) 
(* C_M01_AXIS_REG_CONFIG = "0" *) (* C_M02_AXIS_REG_CONFIG = "0" *) (* C_M03_AXIS_REG_CONFIG = "0" *) 
(* C_M04_AXIS_REG_CONFIG = "0" *) (* C_M05_AXIS_REG_CONFIG = "0" *) (* C_M06_AXIS_REG_CONFIG = "0" *) 
(* C_M07_AXIS_REG_CONFIG = "0" *) (* C_M08_AXIS_REG_CONFIG = "0" *) (* C_M09_AXIS_REG_CONFIG = "0" *) 
(* C_M10_AXIS_REG_CONFIG = "0" *) (* C_M11_AXIS_REG_CONFIG = "0" *) (* C_M12_AXIS_REG_CONFIG = "0" *) 
(* C_M13_AXIS_REG_CONFIG = "0" *) (* C_M14_AXIS_REG_CONFIG = "0" *) (* C_M15_AXIS_REG_CONFIG = "0" *) 
(* C_M00_AXIS_IS_ACLK_ASYNC = "0" *) (* C_M01_AXIS_IS_ACLK_ASYNC = "0" *) (* C_M02_AXIS_IS_ACLK_ASYNC = "0" *) 
(* C_M03_AXIS_IS_ACLK_ASYNC = "0" *) (* C_M04_AXIS_IS_ACLK_ASYNC = "0" *) (* C_M05_AXIS_IS_ACLK_ASYNC = "0" *) 
(* C_M06_AXIS_IS_ACLK_ASYNC = "0" *) (* C_M07_AXIS_IS_ACLK_ASYNC = "0" *) (* C_M08_AXIS_IS_ACLK_ASYNC = "0" *) 
(* C_M09_AXIS_IS_ACLK_ASYNC = "0" *) (* C_M10_AXIS_IS_ACLK_ASYNC = "0" *) (* C_M11_AXIS_IS_ACLK_ASYNC = "0" *) 
(* C_M12_AXIS_IS_ACLK_ASYNC = "0" *) (* C_M13_AXIS_IS_ACLK_ASYNC = "0" *) (* C_M14_AXIS_IS_ACLK_ASYNC = "0" *) 
(* C_M15_AXIS_IS_ACLK_ASYNC = "0" *) (* C_M00_AXIS_FIFO_DEPTH = "512" *) (* C_M01_AXIS_FIFO_DEPTH = "32" *) 
(* C_M02_AXIS_FIFO_DEPTH = "32" *) (* C_M03_AXIS_FIFO_DEPTH = "32" *) (* C_M04_AXIS_FIFO_DEPTH = "32" *) 
(* C_M05_AXIS_FIFO_DEPTH = "32" *) (* C_M06_AXIS_FIFO_DEPTH = "32" *) (* C_M07_AXIS_FIFO_DEPTH = "32" *) 
(* C_M08_AXIS_FIFO_DEPTH = "32" *) (* C_M09_AXIS_FIFO_DEPTH = "32" *) (* C_M10_AXIS_FIFO_DEPTH = "32" *) 
(* C_M11_AXIS_FIFO_DEPTH = "32" *) (* C_M12_AXIS_FIFO_DEPTH = "32" *) (* C_M13_AXIS_FIFO_DEPTH = "32" *) 
(* C_M14_AXIS_FIFO_DEPTH = "32" *) (* C_M15_AXIS_FIFO_DEPTH = "32" *) (* C_M00_AXIS_FIFO_MODE = "2" *) 
(* C_M01_AXIS_FIFO_MODE = "0" *) (* C_M02_AXIS_FIFO_MODE = "0" *) (* C_M03_AXIS_FIFO_MODE = "0" *) 
(* C_M04_AXIS_FIFO_MODE = "0" *) (* C_M05_AXIS_FIFO_MODE = "0" *) (* C_M06_AXIS_FIFO_MODE = "0" *) 
(* C_M07_AXIS_FIFO_MODE = "0" *) (* C_M08_AXIS_FIFO_MODE = "0" *) (* C_M09_AXIS_FIFO_MODE = "0" *) 
(* C_M10_AXIS_FIFO_MODE = "0" *) (* C_M11_AXIS_FIFO_MODE = "0" *) (* C_M12_AXIS_FIFO_MODE = "0" *) 
(* C_M13_AXIS_FIFO_MODE = "0" *) (* C_M14_AXIS_FIFO_MODE = "0" *) (* C_M15_AXIS_FIFO_MODE = "0" *) 
(* C_AXIS_TDATA_MAX_WIDTH = "32" *) (* C_AXIS_TUSER_MAX_WIDTH = "4" *) (* P_M_AXIS_CONNECTIVITY_ARRAY = "64'b0000000000000000000000000000000000000000000000000000000000001111" *) 
(* P_M_AXIS_BASETDEST_ARRAY = "16'b1010101010101010" *) (* P_M_AXIS_HIGHTDEST_ARRAY = "16'b1010101010101010" *) (* P_S_AXIS_TDATA_WIDTH_ARRAY = "512'b00000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000" *) 
(* P_S_AXIS_TUSER_WIDTH_ARRAY = "512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100" *) (* P_S_AXIS_IS_ACLK_ASYNC_ARRAY = "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* P_S_AXIS_ACLK_RATIO_ARRAY = "512'b00000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100" *) 
(* P_S_AXIS_REG_CONFIG_ARRAY = "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* P_S_AXIS_FIFO_DEPTH_ARRAY = "512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000" *) (* P_S_AXIS_FIFO_MODE_ARRAY = "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010" *) 
(* P_M_AXIS_TDATA_WIDTH_ARRAY = "512'b00000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100000" *) (* P_M_AXIS_TUSER_WIDTH_ARRAY = "512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100" *) (* P_M_AXIS_ACLK_RATIO_ARRAY = "512'b00000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100" *) 
(* P_M_AXIS_REG_CONFIG_ARRAY = "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* P_M_AXIS_IS_ACLK_ASYNC_ARRAY = "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* P_M_AXIS_FIFO_DEPTH_ARRAY = "512'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000001000000000" *) 
(* P_M_AXIS_FIFO_MODE_ARRAY = "512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010" *) 
module axis_intercon_421axis_interconnect_v1_1_axis_interconnect_16x16_top
   (ACLK,
    ARESETN,
    ACLKEN,
    S00_AXIS_ACLK,
    S01_AXIS_ACLK,
    S02_AXIS_ACLK,
    S03_AXIS_ACLK,
    S04_AXIS_ACLK,
    S05_AXIS_ACLK,
    S06_AXIS_ACLK,
    S07_AXIS_ACLK,
    S08_AXIS_ACLK,
    S09_AXIS_ACLK,
    S10_AXIS_ACLK,
    S11_AXIS_ACLK,
    S12_AXIS_ACLK,
    S13_AXIS_ACLK,
    S14_AXIS_ACLK,
    S15_AXIS_ACLK,
    S00_AXIS_ARESETN,
    S01_AXIS_ARESETN,
    S02_AXIS_ARESETN,
    S03_AXIS_ARESETN,
    S04_AXIS_ARESETN,
    S05_AXIS_ARESETN,
    S06_AXIS_ARESETN,
    S07_AXIS_ARESETN,
    S08_AXIS_ARESETN,
    S09_AXIS_ARESETN,
    S10_AXIS_ARESETN,
    S11_AXIS_ARESETN,
    S12_AXIS_ARESETN,
    S13_AXIS_ARESETN,
    S14_AXIS_ARESETN,
    S15_AXIS_ARESETN,
    S00_AXIS_ACLKEN,
    S01_AXIS_ACLKEN,
    S02_AXIS_ACLKEN,
    S03_AXIS_ACLKEN,
    S04_AXIS_ACLKEN,
    S05_AXIS_ACLKEN,
    S06_AXIS_ACLKEN,
    S07_AXIS_ACLKEN,
    S08_AXIS_ACLKEN,
    S09_AXIS_ACLKEN,
    S10_AXIS_ACLKEN,
    S11_AXIS_ACLKEN,
    S12_AXIS_ACLKEN,
    S13_AXIS_ACLKEN,
    S14_AXIS_ACLKEN,
    S15_AXIS_ACLKEN,
    S00_AXIS_TVALID,
    S01_AXIS_TVALID,
    S02_AXIS_TVALID,
    S03_AXIS_TVALID,
    S04_AXIS_TVALID,
    S05_AXIS_TVALID,
    S06_AXIS_TVALID,
    S07_AXIS_TVALID,
    S08_AXIS_TVALID,
    S09_AXIS_TVALID,
    S10_AXIS_TVALID,
    S11_AXIS_TVALID,
    S12_AXIS_TVALID,
    S13_AXIS_TVALID,
    S14_AXIS_TVALID,
    S15_AXIS_TVALID,
    S00_AXIS_TREADY,
    S01_AXIS_TREADY,
    S02_AXIS_TREADY,
    S03_AXIS_TREADY,
    S04_AXIS_TREADY,
    S05_AXIS_TREADY,
    S06_AXIS_TREADY,
    S07_AXIS_TREADY,
    S08_AXIS_TREADY,
    S09_AXIS_TREADY,
    S10_AXIS_TREADY,
    S11_AXIS_TREADY,
    S12_AXIS_TREADY,
    S13_AXIS_TREADY,
    S14_AXIS_TREADY,
    S15_AXIS_TREADY,
    S00_AXIS_TDATA,
    S01_AXIS_TDATA,
    S02_AXIS_TDATA,
    S03_AXIS_TDATA,
    S04_AXIS_TDATA,
    S05_AXIS_TDATA,
    S06_AXIS_TDATA,
    S07_AXIS_TDATA,
    S08_AXIS_TDATA,
    S09_AXIS_TDATA,
    S10_AXIS_TDATA,
    S11_AXIS_TDATA,
    S12_AXIS_TDATA,
    S13_AXIS_TDATA,
    S14_AXIS_TDATA,
    S15_AXIS_TDATA,
    S00_AXIS_TSTRB,
    S01_AXIS_TSTRB,
    S02_AXIS_TSTRB,
    S03_AXIS_TSTRB,
    S04_AXIS_TSTRB,
    S05_AXIS_TSTRB,
    S06_AXIS_TSTRB,
    S07_AXIS_TSTRB,
    S08_AXIS_TSTRB,
    S09_AXIS_TSTRB,
    S10_AXIS_TSTRB,
    S11_AXIS_TSTRB,
    S12_AXIS_TSTRB,
    S13_AXIS_TSTRB,
    S14_AXIS_TSTRB,
    S15_AXIS_TSTRB,
    S00_AXIS_TKEEP,
    S01_AXIS_TKEEP,
    S02_AXIS_TKEEP,
    S03_AXIS_TKEEP,
    S04_AXIS_TKEEP,
    S05_AXIS_TKEEP,
    S06_AXIS_TKEEP,
    S07_AXIS_TKEEP,
    S08_AXIS_TKEEP,
    S09_AXIS_TKEEP,
    S10_AXIS_TKEEP,
    S11_AXIS_TKEEP,
    S12_AXIS_TKEEP,
    S13_AXIS_TKEEP,
    S14_AXIS_TKEEP,
    S15_AXIS_TKEEP,
    S00_AXIS_TLAST,
    S01_AXIS_TLAST,
    S02_AXIS_TLAST,
    S03_AXIS_TLAST,
    S04_AXIS_TLAST,
    S05_AXIS_TLAST,
    S06_AXIS_TLAST,
    S07_AXIS_TLAST,
    S08_AXIS_TLAST,
    S09_AXIS_TLAST,
    S10_AXIS_TLAST,
    S11_AXIS_TLAST,
    S12_AXIS_TLAST,
    S13_AXIS_TLAST,
    S14_AXIS_TLAST,
    S15_AXIS_TLAST,
    S00_AXIS_TID,
    S01_AXIS_TID,
    S02_AXIS_TID,
    S03_AXIS_TID,
    S04_AXIS_TID,
    S05_AXIS_TID,
    S06_AXIS_TID,
    S07_AXIS_TID,
    S08_AXIS_TID,
    S09_AXIS_TID,
    S10_AXIS_TID,
    S11_AXIS_TID,
    S12_AXIS_TID,
    S13_AXIS_TID,
    S14_AXIS_TID,
    S15_AXIS_TID,
    S00_AXIS_TDEST,
    S01_AXIS_TDEST,
    S02_AXIS_TDEST,
    S03_AXIS_TDEST,
    S04_AXIS_TDEST,
    S05_AXIS_TDEST,
    S06_AXIS_TDEST,
    S07_AXIS_TDEST,
    S08_AXIS_TDEST,
    S09_AXIS_TDEST,
    S10_AXIS_TDEST,
    S11_AXIS_TDEST,
    S12_AXIS_TDEST,
    S13_AXIS_TDEST,
    S14_AXIS_TDEST,
    S15_AXIS_TDEST,
    S00_AXIS_TUSER,
    S01_AXIS_TUSER,
    S02_AXIS_TUSER,
    S03_AXIS_TUSER,
    S04_AXIS_TUSER,
    S05_AXIS_TUSER,
    S06_AXIS_TUSER,
    S07_AXIS_TUSER,
    S08_AXIS_TUSER,
    S09_AXIS_TUSER,
    S10_AXIS_TUSER,
    S11_AXIS_TUSER,
    S12_AXIS_TUSER,
    S13_AXIS_TUSER,
    S14_AXIS_TUSER,
    S15_AXIS_TUSER,
    M00_AXIS_ACLK,
    M01_AXIS_ACLK,
    M02_AXIS_ACLK,
    M03_AXIS_ACLK,
    M04_AXIS_ACLK,
    M05_AXIS_ACLK,
    M06_AXIS_ACLK,
    M07_AXIS_ACLK,
    M08_AXIS_ACLK,
    M09_AXIS_ACLK,
    M10_AXIS_ACLK,
    M11_AXIS_ACLK,
    M12_AXIS_ACLK,
    M13_AXIS_ACLK,
    M14_AXIS_ACLK,
    M15_AXIS_ACLK,
    M00_AXIS_ARESETN,
    M01_AXIS_ARESETN,
    M02_AXIS_ARESETN,
    M03_AXIS_ARESETN,
    M04_AXIS_ARESETN,
    M05_AXIS_ARESETN,
    M06_AXIS_ARESETN,
    M07_AXIS_ARESETN,
    M08_AXIS_ARESETN,
    M09_AXIS_ARESETN,
    M10_AXIS_ARESETN,
    M11_AXIS_ARESETN,
    M12_AXIS_ARESETN,
    M13_AXIS_ARESETN,
    M14_AXIS_ARESETN,
    M15_AXIS_ARESETN,
    M00_AXIS_ACLKEN,
    M01_AXIS_ACLKEN,
    M02_AXIS_ACLKEN,
    M03_AXIS_ACLKEN,
    M04_AXIS_ACLKEN,
    M05_AXIS_ACLKEN,
    M06_AXIS_ACLKEN,
    M07_AXIS_ACLKEN,
    M08_AXIS_ACLKEN,
    M09_AXIS_ACLKEN,
    M10_AXIS_ACLKEN,
    M11_AXIS_ACLKEN,
    M12_AXIS_ACLKEN,
    M13_AXIS_ACLKEN,
    M14_AXIS_ACLKEN,
    M15_AXIS_ACLKEN,
    M00_AXIS_TVALID,
    M01_AXIS_TVALID,
    M02_AXIS_TVALID,
    M03_AXIS_TVALID,
    M04_AXIS_TVALID,
    M05_AXIS_TVALID,
    M06_AXIS_TVALID,
    M07_AXIS_TVALID,
    M08_AXIS_TVALID,
    M09_AXIS_TVALID,
    M10_AXIS_TVALID,
    M11_AXIS_TVALID,
    M12_AXIS_TVALID,
    M13_AXIS_TVALID,
    M14_AXIS_TVALID,
    M15_AXIS_TVALID,
    M00_AXIS_TREADY,
    M01_AXIS_TREADY,
    M02_AXIS_TREADY,
    M03_AXIS_TREADY,
    M04_AXIS_TREADY,
    M05_AXIS_TREADY,
    M06_AXIS_TREADY,
    M07_AXIS_TREADY,
    M08_AXIS_TREADY,
    M09_AXIS_TREADY,
    M10_AXIS_TREADY,
    M11_AXIS_TREADY,
    M12_AXIS_TREADY,
    M13_AXIS_TREADY,
    M14_AXIS_TREADY,
    M15_AXIS_TREADY,
    M00_AXIS_TDATA,
    M01_AXIS_TDATA,
    M02_AXIS_TDATA,
    M03_AXIS_TDATA,
    M04_AXIS_TDATA,
    M05_AXIS_TDATA,
    M06_AXIS_TDATA,
    M07_AXIS_TDATA,
    M08_AXIS_TDATA,
    M09_AXIS_TDATA,
    M10_AXIS_TDATA,
    M11_AXIS_TDATA,
    M12_AXIS_TDATA,
    M13_AXIS_TDATA,
    M14_AXIS_TDATA,
    M15_AXIS_TDATA,
    M00_AXIS_TSTRB,
    M01_AXIS_TSTRB,
    M02_AXIS_TSTRB,
    M03_AXIS_TSTRB,
    M04_AXIS_TSTRB,
    M05_AXIS_TSTRB,
    M06_AXIS_TSTRB,
    M07_AXIS_TSTRB,
    M08_AXIS_TSTRB,
    M09_AXIS_TSTRB,
    M10_AXIS_TSTRB,
    M11_AXIS_TSTRB,
    M12_AXIS_TSTRB,
    M13_AXIS_TSTRB,
    M14_AXIS_TSTRB,
    M15_AXIS_TSTRB,
    M00_AXIS_TKEEP,
    M01_AXIS_TKEEP,
    M02_AXIS_TKEEP,
    M03_AXIS_TKEEP,
    M04_AXIS_TKEEP,
    M05_AXIS_TKEEP,
    M06_AXIS_TKEEP,
    M07_AXIS_TKEEP,
    M08_AXIS_TKEEP,
    M09_AXIS_TKEEP,
    M10_AXIS_TKEEP,
    M11_AXIS_TKEEP,
    M12_AXIS_TKEEP,
    M13_AXIS_TKEEP,
    M14_AXIS_TKEEP,
    M15_AXIS_TKEEP,
    M00_AXIS_TLAST,
    M01_AXIS_TLAST,
    M02_AXIS_TLAST,
    M03_AXIS_TLAST,
    M04_AXIS_TLAST,
    M05_AXIS_TLAST,
    M06_AXIS_TLAST,
    M07_AXIS_TLAST,
    M08_AXIS_TLAST,
    M09_AXIS_TLAST,
    M10_AXIS_TLAST,
    M11_AXIS_TLAST,
    M12_AXIS_TLAST,
    M13_AXIS_TLAST,
    M14_AXIS_TLAST,
    M15_AXIS_TLAST,
    M00_AXIS_TID,
    M01_AXIS_TID,
    M02_AXIS_TID,
    M03_AXIS_TID,
    M04_AXIS_TID,
    M05_AXIS_TID,
    M06_AXIS_TID,
    M07_AXIS_TID,
    M08_AXIS_TID,
    M09_AXIS_TID,
    M10_AXIS_TID,
    M11_AXIS_TID,
    M12_AXIS_TID,
    M13_AXIS_TID,
    M14_AXIS_TID,
    M15_AXIS_TID,
    M00_AXIS_TDEST,
    M01_AXIS_TDEST,
    M02_AXIS_TDEST,
    M03_AXIS_TDEST,
    M04_AXIS_TDEST,
    M05_AXIS_TDEST,
    M06_AXIS_TDEST,
    M07_AXIS_TDEST,
    M08_AXIS_TDEST,
    M09_AXIS_TDEST,
    M10_AXIS_TDEST,
    M11_AXIS_TDEST,
    M12_AXIS_TDEST,
    M13_AXIS_TDEST,
    M14_AXIS_TDEST,
    M15_AXIS_TDEST,
    M00_AXIS_TUSER,
    M01_AXIS_TUSER,
    M02_AXIS_TUSER,
    M03_AXIS_TUSER,
    M04_AXIS_TUSER,
    M05_AXIS_TUSER,
    M06_AXIS_TUSER,
    M07_AXIS_TUSER,
    M08_AXIS_TUSER,
    M09_AXIS_TUSER,
    M10_AXIS_TUSER,
    M11_AXIS_TUSER,
    M12_AXIS_TUSER,
    M13_AXIS_TUSER,
    M14_AXIS_TUSER,
    M15_AXIS_TUSER,
    S00_ARB_REQ_SUPPRESS,
    S01_ARB_REQ_SUPPRESS,
    S02_ARB_REQ_SUPPRESS,
    S03_ARB_REQ_SUPPRESS,
    S04_ARB_REQ_SUPPRESS,
    S05_ARB_REQ_SUPPRESS,
    S06_ARB_REQ_SUPPRESS,
    S07_ARB_REQ_SUPPRESS,
    S08_ARB_REQ_SUPPRESS,
    S09_ARB_REQ_SUPPRESS,
    S10_ARB_REQ_SUPPRESS,
    S11_ARB_REQ_SUPPRESS,
    S12_ARB_REQ_SUPPRESS,
    S13_ARB_REQ_SUPPRESS,
    S14_ARB_REQ_SUPPRESS,
    S15_ARB_REQ_SUPPRESS,
    S00_DECODE_ERR,
    S01_DECODE_ERR,
    S02_DECODE_ERR,
    S03_DECODE_ERR,
    S04_DECODE_ERR,
    S05_DECODE_ERR,
    S06_DECODE_ERR,
    S07_DECODE_ERR,
    S08_DECODE_ERR,
    S09_DECODE_ERR,
    S10_DECODE_ERR,
    S11_DECODE_ERR,
    S12_DECODE_ERR,
    S13_DECODE_ERR,
    S14_DECODE_ERR,
    S15_DECODE_ERR,
    S00_SPARSE_TKEEP_REMOVED,
    S01_SPARSE_TKEEP_REMOVED,
    S02_SPARSE_TKEEP_REMOVED,
    S03_SPARSE_TKEEP_REMOVED,
    S04_SPARSE_TKEEP_REMOVED,
    S05_SPARSE_TKEEP_REMOVED,
    S06_SPARSE_TKEEP_REMOVED,
    S07_SPARSE_TKEEP_REMOVED,
    S08_SPARSE_TKEEP_REMOVED,
    S09_SPARSE_TKEEP_REMOVED,
    S10_SPARSE_TKEEP_REMOVED,
    S11_SPARSE_TKEEP_REMOVED,
    S12_SPARSE_TKEEP_REMOVED,
    S13_SPARSE_TKEEP_REMOVED,
    S14_SPARSE_TKEEP_REMOVED,
    S15_SPARSE_TKEEP_REMOVED,
    S00_PACKER_ERR,
    S01_PACKER_ERR,
    S02_PACKER_ERR,
    S03_PACKER_ERR,
    S04_PACKER_ERR,
    S05_PACKER_ERR,
    S06_PACKER_ERR,
    S07_PACKER_ERR,
    S08_PACKER_ERR,
    S09_PACKER_ERR,
    S10_PACKER_ERR,
    S11_PACKER_ERR,
    S12_PACKER_ERR,
    S13_PACKER_ERR,
    S14_PACKER_ERR,
    S15_PACKER_ERR,
    S00_FIFO_DATA_COUNT,
    S01_FIFO_DATA_COUNT,
    S02_FIFO_DATA_COUNT,
    S03_FIFO_DATA_COUNT,
    S04_FIFO_DATA_COUNT,
    S05_FIFO_DATA_COUNT,
    S06_FIFO_DATA_COUNT,
    S07_FIFO_DATA_COUNT,
    S08_FIFO_DATA_COUNT,
    S09_FIFO_DATA_COUNT,
    S10_FIFO_DATA_COUNT,
    S11_FIFO_DATA_COUNT,
    S12_FIFO_DATA_COUNT,
    S13_FIFO_DATA_COUNT,
    S14_FIFO_DATA_COUNT,
    S15_FIFO_DATA_COUNT,
    M00_SPARSE_TKEEP_REMOVED,
    M01_SPARSE_TKEEP_REMOVED,
    M02_SPARSE_TKEEP_REMOVED,
    M03_SPARSE_TKEEP_REMOVED,
    M04_SPARSE_TKEEP_REMOVED,
    M05_SPARSE_TKEEP_REMOVED,
    M06_SPARSE_TKEEP_REMOVED,
    M07_SPARSE_TKEEP_REMOVED,
    M08_SPARSE_TKEEP_REMOVED,
    M09_SPARSE_TKEEP_REMOVED,
    M10_SPARSE_TKEEP_REMOVED,
    M11_SPARSE_TKEEP_REMOVED,
    M12_SPARSE_TKEEP_REMOVED,
    M13_SPARSE_TKEEP_REMOVED,
    M14_SPARSE_TKEEP_REMOVED,
    M15_SPARSE_TKEEP_REMOVED,
    M00_PACKER_ERR,
    M01_PACKER_ERR,
    M02_PACKER_ERR,
    M03_PACKER_ERR,
    M04_PACKER_ERR,
    M05_PACKER_ERR,
    M06_PACKER_ERR,
    M07_PACKER_ERR,
    M08_PACKER_ERR,
    M09_PACKER_ERR,
    M10_PACKER_ERR,
    M11_PACKER_ERR,
    M12_PACKER_ERR,
    M13_PACKER_ERR,
    M14_PACKER_ERR,
    M15_PACKER_ERR,
    M00_FIFO_DATA_COUNT,
    M01_FIFO_DATA_COUNT,
    M02_FIFO_DATA_COUNT,
    M03_FIFO_DATA_COUNT,
    M04_FIFO_DATA_COUNT,
    M05_FIFO_DATA_COUNT,
    M06_FIFO_DATA_COUNT,
    M07_FIFO_DATA_COUNT,
    M08_FIFO_DATA_COUNT,
    M09_FIFO_DATA_COUNT,
    M10_FIFO_DATA_COUNT,
    M11_FIFO_DATA_COUNT,
    M12_FIFO_DATA_COUNT,
    M13_FIFO_DATA_COUNT,
    M14_FIFO_DATA_COUNT,
    M15_FIFO_DATA_COUNT);
  input ACLK;
  input ARESETN;
  input ACLKEN;
  input S00_AXIS_ACLK;
  input S01_AXIS_ACLK;
  input S02_AXIS_ACLK;
  input S03_AXIS_ACLK;
  input S04_AXIS_ACLK;
  input S05_AXIS_ACLK;
  input S06_AXIS_ACLK;
  input S07_AXIS_ACLK;
  input S08_AXIS_ACLK;
  input S09_AXIS_ACLK;
  input S10_AXIS_ACLK;
  input S11_AXIS_ACLK;
  input S12_AXIS_ACLK;
  input S13_AXIS_ACLK;
  input S14_AXIS_ACLK;
  input S15_AXIS_ACLK;
  input S00_AXIS_ARESETN;
  input S01_AXIS_ARESETN;
  input S02_AXIS_ARESETN;
  input S03_AXIS_ARESETN;
  input S04_AXIS_ARESETN;
  input S05_AXIS_ARESETN;
  input S06_AXIS_ARESETN;
  input S07_AXIS_ARESETN;
  input S08_AXIS_ARESETN;
  input S09_AXIS_ARESETN;
  input S10_AXIS_ARESETN;
  input S11_AXIS_ARESETN;
  input S12_AXIS_ARESETN;
  input S13_AXIS_ARESETN;
  input S14_AXIS_ARESETN;
  input S15_AXIS_ARESETN;
  input S00_AXIS_ACLKEN;
  input S01_AXIS_ACLKEN;
  input S02_AXIS_ACLKEN;
  input S03_AXIS_ACLKEN;
  input S04_AXIS_ACLKEN;
  input S05_AXIS_ACLKEN;
  input S06_AXIS_ACLKEN;
  input S07_AXIS_ACLKEN;
  input S08_AXIS_ACLKEN;
  input S09_AXIS_ACLKEN;
  input S10_AXIS_ACLKEN;
  input S11_AXIS_ACLKEN;
  input S12_AXIS_ACLKEN;
  input S13_AXIS_ACLKEN;
  input S14_AXIS_ACLKEN;
  input S15_AXIS_ACLKEN;
  input S00_AXIS_TVALID;
  input S01_AXIS_TVALID;
  input S02_AXIS_TVALID;
  input S03_AXIS_TVALID;
  input S04_AXIS_TVALID;
  input S05_AXIS_TVALID;
  input S06_AXIS_TVALID;
  input S07_AXIS_TVALID;
  input S08_AXIS_TVALID;
  input S09_AXIS_TVALID;
  input S10_AXIS_TVALID;
  input S11_AXIS_TVALID;
  input S12_AXIS_TVALID;
  input S13_AXIS_TVALID;
  input S14_AXIS_TVALID;
  input S15_AXIS_TVALID;
  output S00_AXIS_TREADY;
  output S01_AXIS_TREADY;
  output S02_AXIS_TREADY;
  output S03_AXIS_TREADY;
  output S04_AXIS_TREADY;
  output S05_AXIS_TREADY;
  output S06_AXIS_TREADY;
  output S07_AXIS_TREADY;
  output S08_AXIS_TREADY;
  output S09_AXIS_TREADY;
  output S10_AXIS_TREADY;
  output S11_AXIS_TREADY;
  output S12_AXIS_TREADY;
  output S13_AXIS_TREADY;
  output S14_AXIS_TREADY;
  output S15_AXIS_TREADY;
  input [31:0]S00_AXIS_TDATA;
  input [31:0]S01_AXIS_TDATA;
  input [31:0]S02_AXIS_TDATA;
  input [31:0]S03_AXIS_TDATA;
  input [7:0]S04_AXIS_TDATA;
  input [7:0]S05_AXIS_TDATA;
  input [7:0]S06_AXIS_TDATA;
  input [7:0]S07_AXIS_TDATA;
  input [7:0]S08_AXIS_TDATA;
  input [7:0]S09_AXIS_TDATA;
  input [7:0]S10_AXIS_TDATA;
  input [7:0]S11_AXIS_TDATA;
  input [7:0]S12_AXIS_TDATA;
  input [7:0]S13_AXIS_TDATA;
  input [7:0]S14_AXIS_TDATA;
  input [7:0]S15_AXIS_TDATA;
  input [3:0]S00_AXIS_TSTRB;
  input [3:0]S01_AXIS_TSTRB;
  input [3:0]S02_AXIS_TSTRB;
  input [3:0]S03_AXIS_TSTRB;
  input [0:0]S04_AXIS_TSTRB;
  input [0:0]S05_AXIS_TSTRB;
  input [0:0]S06_AXIS_TSTRB;
  input [0:0]S07_AXIS_TSTRB;
  input [0:0]S08_AXIS_TSTRB;
  input [0:0]S09_AXIS_TSTRB;
  input [0:0]S10_AXIS_TSTRB;
  input [0:0]S11_AXIS_TSTRB;
  input [0:0]S12_AXIS_TSTRB;
  input [0:0]S13_AXIS_TSTRB;
  input [0:0]S14_AXIS_TSTRB;
  input [0:0]S15_AXIS_TSTRB;
  input [3:0]S00_AXIS_TKEEP;
  input [3:0]S01_AXIS_TKEEP;
  input [3:0]S02_AXIS_TKEEP;
  input [3:0]S03_AXIS_TKEEP;
  input [0:0]S04_AXIS_TKEEP;
  input [0:0]S05_AXIS_TKEEP;
  input [0:0]S06_AXIS_TKEEP;
  input [0:0]S07_AXIS_TKEEP;
  input [0:0]S08_AXIS_TKEEP;
  input [0:0]S09_AXIS_TKEEP;
  input [0:0]S10_AXIS_TKEEP;
  input [0:0]S11_AXIS_TKEEP;
  input [0:0]S12_AXIS_TKEEP;
  input [0:0]S13_AXIS_TKEEP;
  input [0:0]S14_AXIS_TKEEP;
  input [0:0]S15_AXIS_TKEEP;
  input S00_AXIS_TLAST;
  input S01_AXIS_TLAST;
  input S02_AXIS_TLAST;
  input S03_AXIS_TLAST;
  input S04_AXIS_TLAST;
  input S05_AXIS_TLAST;
  input S06_AXIS_TLAST;
  input S07_AXIS_TLAST;
  input S08_AXIS_TLAST;
  input S09_AXIS_TLAST;
  input S10_AXIS_TLAST;
  input S11_AXIS_TLAST;
  input S12_AXIS_TLAST;
  input S13_AXIS_TLAST;
  input S14_AXIS_TLAST;
  input S15_AXIS_TLAST;
  input [1:0]S00_AXIS_TID;
  input [1:0]S01_AXIS_TID;
  input [1:0]S02_AXIS_TID;
  input [1:0]S03_AXIS_TID;
  input [1:0]S04_AXIS_TID;
  input [1:0]S05_AXIS_TID;
  input [1:0]S06_AXIS_TID;
  input [1:0]S07_AXIS_TID;
  input [1:0]S08_AXIS_TID;
  input [1:0]S09_AXIS_TID;
  input [1:0]S10_AXIS_TID;
  input [1:0]S11_AXIS_TID;
  input [1:0]S12_AXIS_TID;
  input [1:0]S13_AXIS_TID;
  input [1:0]S14_AXIS_TID;
  input [1:0]S15_AXIS_TID;
  input [0:0]S00_AXIS_TDEST;
  input [0:0]S01_AXIS_TDEST;
  input [0:0]S02_AXIS_TDEST;
  input [0:0]S03_AXIS_TDEST;
  input [0:0]S04_AXIS_TDEST;
  input [0:0]S05_AXIS_TDEST;
  input [0:0]S06_AXIS_TDEST;
  input [0:0]S07_AXIS_TDEST;
  input [0:0]S08_AXIS_TDEST;
  input [0:0]S09_AXIS_TDEST;
  input [0:0]S10_AXIS_TDEST;
  input [0:0]S11_AXIS_TDEST;
  input [0:0]S12_AXIS_TDEST;
  input [0:0]S13_AXIS_TDEST;
  input [0:0]S14_AXIS_TDEST;
  input [0:0]S15_AXIS_TDEST;
  input [3:0]S00_AXIS_TUSER;
  input [3:0]S01_AXIS_TUSER;
  input [3:0]S02_AXIS_TUSER;
  input [3:0]S03_AXIS_TUSER;
  input [0:0]S04_AXIS_TUSER;
  input [0:0]S05_AXIS_TUSER;
  input [0:0]S06_AXIS_TUSER;
  input [0:0]S07_AXIS_TUSER;
  input [0:0]S08_AXIS_TUSER;
  input [0:0]S09_AXIS_TUSER;
  input [0:0]S10_AXIS_TUSER;
  input [0:0]S11_AXIS_TUSER;
  input [0:0]S12_AXIS_TUSER;
  input [0:0]S13_AXIS_TUSER;
  input [0:0]S14_AXIS_TUSER;
  input [0:0]S15_AXIS_TUSER;
  input M00_AXIS_ACLK;
  input M01_AXIS_ACLK;
  input M02_AXIS_ACLK;
  input M03_AXIS_ACLK;
  input M04_AXIS_ACLK;
  input M05_AXIS_ACLK;
  input M06_AXIS_ACLK;
  input M07_AXIS_ACLK;
  input M08_AXIS_ACLK;
  input M09_AXIS_ACLK;
  input M10_AXIS_ACLK;
  input M11_AXIS_ACLK;
  input M12_AXIS_ACLK;
  input M13_AXIS_ACLK;
  input M14_AXIS_ACLK;
  input M15_AXIS_ACLK;
  input M00_AXIS_ARESETN;
  input M01_AXIS_ARESETN;
  input M02_AXIS_ARESETN;
  input M03_AXIS_ARESETN;
  input M04_AXIS_ARESETN;
  input M05_AXIS_ARESETN;
  input M06_AXIS_ARESETN;
  input M07_AXIS_ARESETN;
  input M08_AXIS_ARESETN;
  input M09_AXIS_ARESETN;
  input M10_AXIS_ARESETN;
  input M11_AXIS_ARESETN;
  input M12_AXIS_ARESETN;
  input M13_AXIS_ARESETN;
  input M14_AXIS_ARESETN;
  input M15_AXIS_ARESETN;
  input M00_AXIS_ACLKEN;
  input M01_AXIS_ACLKEN;
  input M02_AXIS_ACLKEN;
  input M03_AXIS_ACLKEN;
  input M04_AXIS_ACLKEN;
  input M05_AXIS_ACLKEN;
  input M06_AXIS_ACLKEN;
  input M07_AXIS_ACLKEN;
  input M08_AXIS_ACLKEN;
  input M09_AXIS_ACLKEN;
  input M10_AXIS_ACLKEN;
  input M11_AXIS_ACLKEN;
  input M12_AXIS_ACLKEN;
  input M13_AXIS_ACLKEN;
  input M14_AXIS_ACLKEN;
  input M15_AXIS_ACLKEN;
  output M00_AXIS_TVALID;
  output M01_AXIS_TVALID;
  output M02_AXIS_TVALID;
  output M03_AXIS_TVALID;
  output M04_AXIS_TVALID;
  output M05_AXIS_TVALID;
  output M06_AXIS_TVALID;
  output M07_AXIS_TVALID;
  output M08_AXIS_TVALID;
  output M09_AXIS_TVALID;
  output M10_AXIS_TVALID;
  output M11_AXIS_TVALID;
  output M12_AXIS_TVALID;
  output M13_AXIS_TVALID;
  output M14_AXIS_TVALID;
  output M15_AXIS_TVALID;
  input M00_AXIS_TREADY;
  input M01_AXIS_TREADY;
  input M02_AXIS_TREADY;
  input M03_AXIS_TREADY;
  input M04_AXIS_TREADY;
  input M05_AXIS_TREADY;
  input M06_AXIS_TREADY;
  input M07_AXIS_TREADY;
  input M08_AXIS_TREADY;
  input M09_AXIS_TREADY;
  input M10_AXIS_TREADY;
  input M11_AXIS_TREADY;
  input M12_AXIS_TREADY;
  input M13_AXIS_TREADY;
  input M14_AXIS_TREADY;
  input M15_AXIS_TREADY;
  output [31:0]M00_AXIS_TDATA;
  output [7:0]M01_AXIS_TDATA;
  output [7:0]M02_AXIS_TDATA;
  output [7:0]M03_AXIS_TDATA;
  output [7:0]M04_AXIS_TDATA;
  output [7:0]M05_AXIS_TDATA;
  output [7:0]M06_AXIS_TDATA;
  output [7:0]M07_AXIS_TDATA;
  output [7:0]M08_AXIS_TDATA;
  output [7:0]M09_AXIS_TDATA;
  output [7:0]M10_AXIS_TDATA;
  output [7:0]M11_AXIS_TDATA;
  output [7:0]M12_AXIS_TDATA;
  output [7:0]M13_AXIS_TDATA;
  output [7:0]M14_AXIS_TDATA;
  output [7:0]M15_AXIS_TDATA;
  output [3:0]M00_AXIS_TSTRB;
  output [0:0]M01_AXIS_TSTRB;
  output [0:0]M02_AXIS_TSTRB;
  output [0:0]M03_AXIS_TSTRB;
  output [0:0]M04_AXIS_TSTRB;
  output [0:0]M05_AXIS_TSTRB;
  output [0:0]M06_AXIS_TSTRB;
  output [0:0]M07_AXIS_TSTRB;
  output [0:0]M08_AXIS_TSTRB;
  output [0:0]M09_AXIS_TSTRB;
  output [0:0]M10_AXIS_TSTRB;
  output [0:0]M11_AXIS_TSTRB;
  output [0:0]M12_AXIS_TSTRB;
  output [0:0]M13_AXIS_TSTRB;
  output [0:0]M14_AXIS_TSTRB;
  output [0:0]M15_AXIS_TSTRB;
  output [3:0]M00_AXIS_TKEEP;
  output [0:0]M01_AXIS_TKEEP;
  output [0:0]M02_AXIS_TKEEP;
  output [0:0]M03_AXIS_TKEEP;
  output [0:0]M04_AXIS_TKEEP;
  output [0:0]M05_AXIS_TKEEP;
  output [0:0]M06_AXIS_TKEEP;
  output [0:0]M07_AXIS_TKEEP;
  output [0:0]M08_AXIS_TKEEP;
  output [0:0]M09_AXIS_TKEEP;
  output [0:0]M10_AXIS_TKEEP;
  output [0:0]M11_AXIS_TKEEP;
  output [0:0]M12_AXIS_TKEEP;
  output [0:0]M13_AXIS_TKEEP;
  output [0:0]M14_AXIS_TKEEP;
  output [0:0]M15_AXIS_TKEEP;
  output M00_AXIS_TLAST;
  output M01_AXIS_TLAST;
  output M02_AXIS_TLAST;
  output M03_AXIS_TLAST;
  output M04_AXIS_TLAST;
  output M05_AXIS_TLAST;
  output M06_AXIS_TLAST;
  output M07_AXIS_TLAST;
  output M08_AXIS_TLAST;
  output M09_AXIS_TLAST;
  output M10_AXIS_TLAST;
  output M11_AXIS_TLAST;
  output M12_AXIS_TLAST;
  output M13_AXIS_TLAST;
  output M14_AXIS_TLAST;
  output M15_AXIS_TLAST;
  output [1:0]M00_AXIS_TID;
  output [1:0]M01_AXIS_TID;
  output [1:0]M02_AXIS_TID;
  output [1:0]M03_AXIS_TID;
  output [1:0]M04_AXIS_TID;
  output [1:0]M05_AXIS_TID;
  output [1:0]M06_AXIS_TID;
  output [1:0]M07_AXIS_TID;
  output [1:0]M08_AXIS_TID;
  output [1:0]M09_AXIS_TID;
  output [1:0]M10_AXIS_TID;
  output [1:0]M11_AXIS_TID;
  output [1:0]M12_AXIS_TID;
  output [1:0]M13_AXIS_TID;
  output [1:0]M14_AXIS_TID;
  output [1:0]M15_AXIS_TID;
  output [0:0]M00_AXIS_TDEST;
  output [0:0]M01_AXIS_TDEST;
  output [0:0]M02_AXIS_TDEST;
  output [0:0]M03_AXIS_TDEST;
  output [0:0]M04_AXIS_TDEST;
  output [0:0]M05_AXIS_TDEST;
  output [0:0]M06_AXIS_TDEST;
  output [0:0]M07_AXIS_TDEST;
  output [0:0]M08_AXIS_TDEST;
  output [0:0]M09_AXIS_TDEST;
  output [0:0]M10_AXIS_TDEST;
  output [0:0]M11_AXIS_TDEST;
  output [0:0]M12_AXIS_TDEST;
  output [0:0]M13_AXIS_TDEST;
  output [0:0]M14_AXIS_TDEST;
  output [0:0]M15_AXIS_TDEST;
  output [3:0]M00_AXIS_TUSER;
  output [0:0]M01_AXIS_TUSER;
  output [0:0]M02_AXIS_TUSER;
  output [0:0]M03_AXIS_TUSER;
  output [0:0]M04_AXIS_TUSER;
  output [0:0]M05_AXIS_TUSER;
  output [0:0]M06_AXIS_TUSER;
  output [0:0]M07_AXIS_TUSER;
  output [0:0]M08_AXIS_TUSER;
  output [0:0]M09_AXIS_TUSER;
  output [0:0]M10_AXIS_TUSER;
  output [0:0]M11_AXIS_TUSER;
  output [0:0]M12_AXIS_TUSER;
  output [0:0]M13_AXIS_TUSER;
  output [0:0]M14_AXIS_TUSER;
  output [0:0]M15_AXIS_TUSER;
  input S00_ARB_REQ_SUPPRESS;
  input S01_ARB_REQ_SUPPRESS;
  input S02_ARB_REQ_SUPPRESS;
  input S03_ARB_REQ_SUPPRESS;
  input S04_ARB_REQ_SUPPRESS;
  input S05_ARB_REQ_SUPPRESS;
  input S06_ARB_REQ_SUPPRESS;
  input S07_ARB_REQ_SUPPRESS;
  input S08_ARB_REQ_SUPPRESS;
  input S09_ARB_REQ_SUPPRESS;
  input S10_ARB_REQ_SUPPRESS;
  input S11_ARB_REQ_SUPPRESS;
  input S12_ARB_REQ_SUPPRESS;
  input S13_ARB_REQ_SUPPRESS;
  input S14_ARB_REQ_SUPPRESS;
  input S15_ARB_REQ_SUPPRESS;
  output S00_DECODE_ERR;
  output S01_DECODE_ERR;
  output S02_DECODE_ERR;
  output S03_DECODE_ERR;
  output S04_DECODE_ERR;
  output S05_DECODE_ERR;
  output S06_DECODE_ERR;
  output S07_DECODE_ERR;
  output S08_DECODE_ERR;
  output S09_DECODE_ERR;
  output S10_DECODE_ERR;
  output S11_DECODE_ERR;
  output S12_DECODE_ERR;
  output S13_DECODE_ERR;
  output S14_DECODE_ERR;
  output S15_DECODE_ERR;
  output S00_SPARSE_TKEEP_REMOVED;
  output S01_SPARSE_TKEEP_REMOVED;
  output S02_SPARSE_TKEEP_REMOVED;
  output S03_SPARSE_TKEEP_REMOVED;
  output S04_SPARSE_TKEEP_REMOVED;
  output S05_SPARSE_TKEEP_REMOVED;
  output S06_SPARSE_TKEEP_REMOVED;
  output S07_SPARSE_TKEEP_REMOVED;
  output S08_SPARSE_TKEEP_REMOVED;
  output S09_SPARSE_TKEEP_REMOVED;
  output S10_SPARSE_TKEEP_REMOVED;
  output S11_SPARSE_TKEEP_REMOVED;
  output S12_SPARSE_TKEEP_REMOVED;
  output S13_SPARSE_TKEEP_REMOVED;
  output S14_SPARSE_TKEEP_REMOVED;
  output S15_SPARSE_TKEEP_REMOVED;
  output S00_PACKER_ERR;
  output S01_PACKER_ERR;
  output S02_PACKER_ERR;
  output S03_PACKER_ERR;
  output S04_PACKER_ERR;
  output S05_PACKER_ERR;
  output S06_PACKER_ERR;
  output S07_PACKER_ERR;
  output S08_PACKER_ERR;
  output S09_PACKER_ERR;
  output S10_PACKER_ERR;
  output S11_PACKER_ERR;
  output S12_PACKER_ERR;
  output S13_PACKER_ERR;
  output S14_PACKER_ERR;
  output S15_PACKER_ERR;
  output [31:0]S00_FIFO_DATA_COUNT;
  output [31:0]S01_FIFO_DATA_COUNT;
  output [31:0]S02_FIFO_DATA_COUNT;
  output [31:0]S03_FIFO_DATA_COUNT;
  output [31:0]S04_FIFO_DATA_COUNT;
  output [31:0]S05_FIFO_DATA_COUNT;
  output [31:0]S06_FIFO_DATA_COUNT;
  output [31:0]S07_FIFO_DATA_COUNT;
  output [31:0]S08_FIFO_DATA_COUNT;
  output [31:0]S09_FIFO_DATA_COUNT;
  output [31:0]S10_FIFO_DATA_COUNT;
  output [31:0]S11_FIFO_DATA_COUNT;
  output [31:0]S12_FIFO_DATA_COUNT;
  output [31:0]S13_FIFO_DATA_COUNT;
  output [31:0]S14_FIFO_DATA_COUNT;
  output [31:0]S15_FIFO_DATA_COUNT;
  output M00_SPARSE_TKEEP_REMOVED;
  output M01_SPARSE_TKEEP_REMOVED;
  output M02_SPARSE_TKEEP_REMOVED;
  output M03_SPARSE_TKEEP_REMOVED;
  output M04_SPARSE_TKEEP_REMOVED;
  output M05_SPARSE_TKEEP_REMOVED;
  output M06_SPARSE_TKEEP_REMOVED;
  output M07_SPARSE_TKEEP_REMOVED;
  output M08_SPARSE_TKEEP_REMOVED;
  output M09_SPARSE_TKEEP_REMOVED;
  output M10_SPARSE_TKEEP_REMOVED;
  output M11_SPARSE_TKEEP_REMOVED;
  output M12_SPARSE_TKEEP_REMOVED;
  output M13_SPARSE_TKEEP_REMOVED;
  output M14_SPARSE_TKEEP_REMOVED;
  output M15_SPARSE_TKEEP_REMOVED;
  output M00_PACKER_ERR;
  output M01_PACKER_ERR;
  output M02_PACKER_ERR;
  output M03_PACKER_ERR;
  output M04_PACKER_ERR;
  output M05_PACKER_ERR;
  output M06_PACKER_ERR;
  output M07_PACKER_ERR;
  output M08_PACKER_ERR;
  output M09_PACKER_ERR;
  output M10_PACKER_ERR;
  output M11_PACKER_ERR;
  output M12_PACKER_ERR;
  output M13_PACKER_ERR;
  output M14_PACKER_ERR;
  output M15_PACKER_ERR;
  output [31:0]M00_FIFO_DATA_COUNT;
  output [31:0]M01_FIFO_DATA_COUNT;
  output [31:0]M02_FIFO_DATA_COUNT;
  output [31:0]M03_FIFO_DATA_COUNT;
  output [31:0]M04_FIFO_DATA_COUNT;
  output [31:0]M05_FIFO_DATA_COUNT;
  output [31:0]M06_FIFO_DATA_COUNT;
  output [31:0]M07_FIFO_DATA_COUNT;
  output [31:0]M08_FIFO_DATA_COUNT;
  output [31:0]M09_FIFO_DATA_COUNT;
  output [31:0]M10_FIFO_DATA_COUNT;
  output [31:0]M11_FIFO_DATA_COUNT;
  output [31:0]M12_FIFO_DATA_COUNT;
  output [31:0]M13_FIFO_DATA_COUNT;
  output [31:0]M14_FIFO_DATA_COUNT;
  output [31:0]M15_FIFO_DATA_COUNT;

  wire \<const0> ;
  wire ACLK;
  wire ACLKEN;
  wire ARESETN;
  wire M00_AXIS_ACLK;
  wire M00_AXIS_ACLKEN;
  wire M00_AXIS_ARESETN;
  wire [31:0]M00_AXIS_TDATA;
  wire [1:0]M00_AXIS_TID;
  wire [3:0]M00_AXIS_TKEEP;
  wire M00_AXIS_TLAST;
  wire M00_AXIS_TREADY;
  wire M00_AXIS_TVALID;
  wire [9:0]\^M00_FIFO_DATA_COUNT ;
  wire S00_ARB_REQ_SUPPRESS;
  wire S00_AXIS_ACLK;
  wire S00_AXIS_ACLKEN;
  wire S00_AXIS_ARESETN;
  wire [31:0]S00_AXIS_TDATA;
  wire [0:0]S00_AXIS_TDEST;
  wire [1:0]S00_AXIS_TID;
  wire [3:0]S00_AXIS_TKEEP;
  wire S00_AXIS_TLAST;
  wire S00_AXIS_TREADY;
  wire [3:0]S00_AXIS_TSTRB;
  wire [3:0]S00_AXIS_TUSER;
  wire S00_AXIS_TVALID;
  wire S00_DECODE_ERR;
  wire [9:0]\^S00_FIFO_DATA_COUNT ;
  wire S01_ARB_REQ_SUPPRESS;
  wire S01_AXIS_ACLK;
  wire S01_AXIS_ACLKEN;
  wire S01_AXIS_ARESETN;
  wire [31:0]S01_AXIS_TDATA;
  wire [0:0]S01_AXIS_TDEST;
  wire [1:0]S01_AXIS_TID;
  wire [3:0]S01_AXIS_TKEEP;
  wire S01_AXIS_TLAST;
  wire S01_AXIS_TREADY;
  wire [3:0]S01_AXIS_TSTRB;
  wire [3:0]S01_AXIS_TUSER;
  wire S01_AXIS_TVALID;
  wire S01_DECODE_ERR;
  wire [9:0]\^S01_FIFO_DATA_COUNT ;
  wire S02_ARB_REQ_SUPPRESS;
  wire S02_AXIS_ACLK;
  wire S02_AXIS_ACLKEN;
  wire S02_AXIS_ARESETN;
  wire [31:0]S02_AXIS_TDATA;
  wire [0:0]S02_AXIS_TDEST;
  wire [1:0]S02_AXIS_TID;
  wire [3:0]S02_AXIS_TKEEP;
  wire S02_AXIS_TLAST;
  wire S02_AXIS_TREADY;
  wire [3:0]S02_AXIS_TSTRB;
  wire [3:0]S02_AXIS_TUSER;
  wire S02_AXIS_TVALID;
  wire S02_DECODE_ERR;
  wire [9:0]\^S02_FIFO_DATA_COUNT ;
  wire S03_ARB_REQ_SUPPRESS;
  wire S03_AXIS_ACLK;
  wire S03_AXIS_ACLKEN;
  wire S03_AXIS_ARESETN;
  wire [31:0]S03_AXIS_TDATA;
  wire [0:0]S03_AXIS_TDEST;
  wire [1:0]S03_AXIS_TID;
  wire [3:0]S03_AXIS_TKEEP;
  wire S03_AXIS_TLAST;
  wire S03_AXIS_TREADY;
  wire [3:0]S03_AXIS_TSTRB;
  wire [3:0]S03_AXIS_TUSER;
  wire S03_AXIS_TVALID;
  wire S03_DECODE_ERR;
  wire [9:0]\^S03_FIFO_DATA_COUNT ;

  assign M00_AXIS_TDEST[0] = \<const0> ;
  assign M00_AXIS_TSTRB[3] = \<const0> ;
  assign M00_AXIS_TSTRB[2] = \<const0> ;
  assign M00_AXIS_TSTRB[1] = \<const0> ;
  assign M00_AXIS_TSTRB[0] = \<const0> ;
  assign M00_AXIS_TUSER[3] = \<const0> ;
  assign M00_AXIS_TUSER[2] = \<const0> ;
  assign M00_AXIS_TUSER[1] = \<const0> ;
  assign M00_AXIS_TUSER[0] = \<const0> ;
  assign M00_FIFO_DATA_COUNT[31] = \<const0> ;
  assign M00_FIFO_DATA_COUNT[30] = \<const0> ;
  assign M00_FIFO_DATA_COUNT[29] = \<const0> ;
  assign M00_FIFO_DATA_COUNT[28] = \<const0> ;
  assign M00_FIFO_DATA_COUNT[27] = \<const0> ;
  assign M00_FIFO_DATA_COUNT[26] = \<const0> ;
  assign M00_FIFO_DATA_COUNT[25] = \<const0> ;
  assign M00_FIFO_DATA_COUNT[24] = \<const0> ;
  assign M00_FIFO_DATA_COUNT[23] = \<const0> ;
  assign M00_FIFO_DATA_COUNT[22] = \<const0> ;
  assign M00_FIFO_DATA_COUNT[21] = \<const0> ;
  assign M00_FIFO_DATA_COUNT[20] = \<const0> ;
  assign M00_FIFO_DATA_COUNT[19] = \<const0> ;
  assign M00_FIFO_DATA_COUNT[18] = \<const0> ;
  assign M00_FIFO_DATA_COUNT[17] = \<const0> ;
  assign M00_FIFO_DATA_COUNT[16] = \<const0> ;
  assign M00_FIFO_DATA_COUNT[15] = \<const0> ;
  assign M00_FIFO_DATA_COUNT[14] = \<const0> ;
  assign M00_FIFO_DATA_COUNT[13] = \<const0> ;
  assign M00_FIFO_DATA_COUNT[12] = \<const0> ;
  assign M00_FIFO_DATA_COUNT[11] = \<const0> ;
  assign M00_FIFO_DATA_COUNT[10] = \<const0> ;
  assign M00_FIFO_DATA_COUNT[9:0] = \^M00_FIFO_DATA_COUNT [9:0];
  assign M00_PACKER_ERR = \<const0> ;
  assign M00_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign M01_AXIS_TDATA[7] = \<const0> ;
  assign M01_AXIS_TDATA[6] = \<const0> ;
  assign M01_AXIS_TDATA[5] = \<const0> ;
  assign M01_AXIS_TDATA[4] = \<const0> ;
  assign M01_AXIS_TDATA[3] = \<const0> ;
  assign M01_AXIS_TDATA[2] = \<const0> ;
  assign M01_AXIS_TDATA[1] = \<const0> ;
  assign M01_AXIS_TDATA[0] = \<const0> ;
  assign M01_AXIS_TDEST[0] = \<const0> ;
  assign M01_AXIS_TID[1] = \<const0> ;
  assign M01_AXIS_TID[0] = \<const0> ;
  assign M01_AXIS_TKEEP[0] = \<const0> ;
  assign M01_AXIS_TLAST = \<const0> ;
  assign M01_AXIS_TSTRB[0] = \<const0> ;
  assign M01_AXIS_TUSER[0] = \<const0> ;
  assign M01_AXIS_TVALID = \<const0> ;
  assign M01_FIFO_DATA_COUNT[31] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[30] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[29] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[28] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[27] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[26] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[25] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[24] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[23] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[22] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[21] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[20] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[19] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[18] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[17] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[16] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[15] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[14] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[13] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[12] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[11] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[10] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[9] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[8] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[7] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[6] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[5] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[4] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[3] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[2] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[1] = \<const0> ;
  assign M01_FIFO_DATA_COUNT[0] = \<const0> ;
  assign M01_PACKER_ERR = \<const0> ;
  assign M01_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign M02_AXIS_TDATA[7] = \<const0> ;
  assign M02_AXIS_TDATA[6] = \<const0> ;
  assign M02_AXIS_TDATA[5] = \<const0> ;
  assign M02_AXIS_TDATA[4] = \<const0> ;
  assign M02_AXIS_TDATA[3] = \<const0> ;
  assign M02_AXIS_TDATA[2] = \<const0> ;
  assign M02_AXIS_TDATA[1] = \<const0> ;
  assign M02_AXIS_TDATA[0] = \<const0> ;
  assign M02_AXIS_TDEST[0] = \<const0> ;
  assign M02_AXIS_TID[1] = \<const0> ;
  assign M02_AXIS_TID[0] = \<const0> ;
  assign M02_AXIS_TKEEP[0] = \<const0> ;
  assign M02_AXIS_TLAST = \<const0> ;
  assign M02_AXIS_TSTRB[0] = \<const0> ;
  assign M02_AXIS_TUSER[0] = \<const0> ;
  assign M02_AXIS_TVALID = \<const0> ;
  assign M02_FIFO_DATA_COUNT[31] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[30] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[29] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[28] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[27] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[26] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[25] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[24] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[23] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[22] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[21] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[20] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[19] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[18] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[17] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[16] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[15] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[14] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[13] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[12] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[11] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[10] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[9] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[8] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[7] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[6] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[5] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[4] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[3] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[2] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[1] = \<const0> ;
  assign M02_FIFO_DATA_COUNT[0] = \<const0> ;
  assign M02_PACKER_ERR = \<const0> ;
  assign M02_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign M03_AXIS_TDATA[7] = \<const0> ;
  assign M03_AXIS_TDATA[6] = \<const0> ;
  assign M03_AXIS_TDATA[5] = \<const0> ;
  assign M03_AXIS_TDATA[4] = \<const0> ;
  assign M03_AXIS_TDATA[3] = \<const0> ;
  assign M03_AXIS_TDATA[2] = \<const0> ;
  assign M03_AXIS_TDATA[1] = \<const0> ;
  assign M03_AXIS_TDATA[0] = \<const0> ;
  assign M03_AXIS_TDEST[0] = \<const0> ;
  assign M03_AXIS_TID[1] = \<const0> ;
  assign M03_AXIS_TID[0] = \<const0> ;
  assign M03_AXIS_TKEEP[0] = \<const0> ;
  assign M03_AXIS_TLAST = \<const0> ;
  assign M03_AXIS_TSTRB[0] = \<const0> ;
  assign M03_AXIS_TUSER[0] = \<const0> ;
  assign M03_AXIS_TVALID = \<const0> ;
  assign M03_FIFO_DATA_COUNT[31] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[30] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[29] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[28] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[27] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[26] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[25] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[24] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[23] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[22] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[21] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[20] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[19] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[18] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[17] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[16] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[15] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[14] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[13] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[12] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[11] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[10] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[9] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[8] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[7] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[6] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[5] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[4] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[3] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[2] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[1] = \<const0> ;
  assign M03_FIFO_DATA_COUNT[0] = \<const0> ;
  assign M03_PACKER_ERR = \<const0> ;
  assign M03_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign M04_AXIS_TDATA[7] = \<const0> ;
  assign M04_AXIS_TDATA[6] = \<const0> ;
  assign M04_AXIS_TDATA[5] = \<const0> ;
  assign M04_AXIS_TDATA[4] = \<const0> ;
  assign M04_AXIS_TDATA[3] = \<const0> ;
  assign M04_AXIS_TDATA[2] = \<const0> ;
  assign M04_AXIS_TDATA[1] = \<const0> ;
  assign M04_AXIS_TDATA[0] = \<const0> ;
  assign M04_AXIS_TDEST[0] = \<const0> ;
  assign M04_AXIS_TID[1] = \<const0> ;
  assign M04_AXIS_TID[0] = \<const0> ;
  assign M04_AXIS_TKEEP[0] = \<const0> ;
  assign M04_AXIS_TLAST = \<const0> ;
  assign M04_AXIS_TSTRB[0] = \<const0> ;
  assign M04_AXIS_TUSER[0] = \<const0> ;
  assign M04_AXIS_TVALID = \<const0> ;
  assign M04_FIFO_DATA_COUNT[31] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[30] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[29] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[28] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[27] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[26] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[25] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[24] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[23] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[22] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[21] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[20] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[19] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[18] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[17] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[16] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[15] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[14] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[13] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[12] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[11] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[10] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[9] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[8] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[7] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[6] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[5] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[4] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[3] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[2] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[1] = \<const0> ;
  assign M04_FIFO_DATA_COUNT[0] = \<const0> ;
  assign M04_PACKER_ERR = \<const0> ;
  assign M04_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign M05_AXIS_TDATA[7] = \<const0> ;
  assign M05_AXIS_TDATA[6] = \<const0> ;
  assign M05_AXIS_TDATA[5] = \<const0> ;
  assign M05_AXIS_TDATA[4] = \<const0> ;
  assign M05_AXIS_TDATA[3] = \<const0> ;
  assign M05_AXIS_TDATA[2] = \<const0> ;
  assign M05_AXIS_TDATA[1] = \<const0> ;
  assign M05_AXIS_TDATA[0] = \<const0> ;
  assign M05_AXIS_TDEST[0] = \<const0> ;
  assign M05_AXIS_TID[1] = \<const0> ;
  assign M05_AXIS_TID[0] = \<const0> ;
  assign M05_AXIS_TKEEP[0] = \<const0> ;
  assign M05_AXIS_TLAST = \<const0> ;
  assign M05_AXIS_TSTRB[0] = \<const0> ;
  assign M05_AXIS_TUSER[0] = \<const0> ;
  assign M05_AXIS_TVALID = \<const0> ;
  assign M05_FIFO_DATA_COUNT[31] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[30] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[29] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[28] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[27] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[26] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[25] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[24] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[23] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[22] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[21] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[20] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[19] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[18] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[17] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[16] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[15] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[14] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[13] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[12] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[11] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[10] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[9] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[8] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[7] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[6] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[5] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[4] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[3] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[2] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[1] = \<const0> ;
  assign M05_FIFO_DATA_COUNT[0] = \<const0> ;
  assign M05_PACKER_ERR = \<const0> ;
  assign M05_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign M06_AXIS_TDATA[7] = \<const0> ;
  assign M06_AXIS_TDATA[6] = \<const0> ;
  assign M06_AXIS_TDATA[5] = \<const0> ;
  assign M06_AXIS_TDATA[4] = \<const0> ;
  assign M06_AXIS_TDATA[3] = \<const0> ;
  assign M06_AXIS_TDATA[2] = \<const0> ;
  assign M06_AXIS_TDATA[1] = \<const0> ;
  assign M06_AXIS_TDATA[0] = \<const0> ;
  assign M06_AXIS_TDEST[0] = \<const0> ;
  assign M06_AXIS_TID[1] = \<const0> ;
  assign M06_AXIS_TID[0] = \<const0> ;
  assign M06_AXIS_TKEEP[0] = \<const0> ;
  assign M06_AXIS_TLAST = \<const0> ;
  assign M06_AXIS_TSTRB[0] = \<const0> ;
  assign M06_AXIS_TUSER[0] = \<const0> ;
  assign M06_AXIS_TVALID = \<const0> ;
  assign M06_FIFO_DATA_COUNT[31] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[30] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[29] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[28] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[27] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[26] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[25] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[24] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[23] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[22] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[21] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[20] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[19] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[18] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[17] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[16] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[15] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[14] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[13] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[12] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[11] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[10] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[9] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[8] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[7] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[6] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[5] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[4] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[3] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[2] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[1] = \<const0> ;
  assign M06_FIFO_DATA_COUNT[0] = \<const0> ;
  assign M06_PACKER_ERR = \<const0> ;
  assign M06_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign M07_AXIS_TDATA[7] = \<const0> ;
  assign M07_AXIS_TDATA[6] = \<const0> ;
  assign M07_AXIS_TDATA[5] = \<const0> ;
  assign M07_AXIS_TDATA[4] = \<const0> ;
  assign M07_AXIS_TDATA[3] = \<const0> ;
  assign M07_AXIS_TDATA[2] = \<const0> ;
  assign M07_AXIS_TDATA[1] = \<const0> ;
  assign M07_AXIS_TDATA[0] = \<const0> ;
  assign M07_AXIS_TDEST[0] = \<const0> ;
  assign M07_AXIS_TID[1] = \<const0> ;
  assign M07_AXIS_TID[0] = \<const0> ;
  assign M07_AXIS_TKEEP[0] = \<const0> ;
  assign M07_AXIS_TLAST = \<const0> ;
  assign M07_AXIS_TSTRB[0] = \<const0> ;
  assign M07_AXIS_TUSER[0] = \<const0> ;
  assign M07_AXIS_TVALID = \<const0> ;
  assign M07_FIFO_DATA_COUNT[31] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[30] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[29] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[28] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[27] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[26] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[25] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[24] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[23] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[22] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[21] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[20] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[19] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[18] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[17] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[16] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[15] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[14] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[13] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[12] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[11] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[10] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[9] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[8] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[7] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[6] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[5] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[4] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[3] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[2] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[1] = \<const0> ;
  assign M07_FIFO_DATA_COUNT[0] = \<const0> ;
  assign M07_PACKER_ERR = \<const0> ;
  assign M07_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign M08_AXIS_TDATA[7] = \<const0> ;
  assign M08_AXIS_TDATA[6] = \<const0> ;
  assign M08_AXIS_TDATA[5] = \<const0> ;
  assign M08_AXIS_TDATA[4] = \<const0> ;
  assign M08_AXIS_TDATA[3] = \<const0> ;
  assign M08_AXIS_TDATA[2] = \<const0> ;
  assign M08_AXIS_TDATA[1] = \<const0> ;
  assign M08_AXIS_TDATA[0] = \<const0> ;
  assign M08_AXIS_TDEST[0] = \<const0> ;
  assign M08_AXIS_TID[1] = \<const0> ;
  assign M08_AXIS_TID[0] = \<const0> ;
  assign M08_AXIS_TKEEP[0] = \<const0> ;
  assign M08_AXIS_TLAST = \<const0> ;
  assign M08_AXIS_TSTRB[0] = \<const0> ;
  assign M08_AXIS_TUSER[0] = \<const0> ;
  assign M08_AXIS_TVALID = \<const0> ;
  assign M08_FIFO_DATA_COUNT[31] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[30] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[29] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[28] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[27] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[26] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[25] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[24] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[23] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[22] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[21] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[20] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[19] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[18] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[17] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[16] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[15] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[14] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[13] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[12] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[11] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[10] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[9] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[8] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[7] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[6] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[5] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[4] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[3] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[2] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[1] = \<const0> ;
  assign M08_FIFO_DATA_COUNT[0] = \<const0> ;
  assign M08_PACKER_ERR = \<const0> ;
  assign M08_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign M09_AXIS_TDATA[7] = \<const0> ;
  assign M09_AXIS_TDATA[6] = \<const0> ;
  assign M09_AXIS_TDATA[5] = \<const0> ;
  assign M09_AXIS_TDATA[4] = \<const0> ;
  assign M09_AXIS_TDATA[3] = \<const0> ;
  assign M09_AXIS_TDATA[2] = \<const0> ;
  assign M09_AXIS_TDATA[1] = \<const0> ;
  assign M09_AXIS_TDATA[0] = \<const0> ;
  assign M09_AXIS_TDEST[0] = \<const0> ;
  assign M09_AXIS_TID[1] = \<const0> ;
  assign M09_AXIS_TID[0] = \<const0> ;
  assign M09_AXIS_TKEEP[0] = \<const0> ;
  assign M09_AXIS_TLAST = \<const0> ;
  assign M09_AXIS_TSTRB[0] = \<const0> ;
  assign M09_AXIS_TUSER[0] = \<const0> ;
  assign M09_AXIS_TVALID = \<const0> ;
  assign M09_FIFO_DATA_COUNT[31] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[30] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[29] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[28] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[27] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[26] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[25] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[24] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[23] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[22] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[21] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[20] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[19] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[18] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[17] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[16] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[15] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[14] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[13] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[12] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[11] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[10] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[9] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[8] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[7] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[6] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[5] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[4] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[3] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[2] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[1] = \<const0> ;
  assign M09_FIFO_DATA_COUNT[0] = \<const0> ;
  assign M09_PACKER_ERR = \<const0> ;
  assign M09_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign M10_AXIS_TDATA[7] = \<const0> ;
  assign M10_AXIS_TDATA[6] = \<const0> ;
  assign M10_AXIS_TDATA[5] = \<const0> ;
  assign M10_AXIS_TDATA[4] = \<const0> ;
  assign M10_AXIS_TDATA[3] = \<const0> ;
  assign M10_AXIS_TDATA[2] = \<const0> ;
  assign M10_AXIS_TDATA[1] = \<const0> ;
  assign M10_AXIS_TDATA[0] = \<const0> ;
  assign M10_AXIS_TDEST[0] = \<const0> ;
  assign M10_AXIS_TID[1] = \<const0> ;
  assign M10_AXIS_TID[0] = \<const0> ;
  assign M10_AXIS_TKEEP[0] = \<const0> ;
  assign M10_AXIS_TLAST = \<const0> ;
  assign M10_AXIS_TSTRB[0] = \<const0> ;
  assign M10_AXIS_TUSER[0] = \<const0> ;
  assign M10_AXIS_TVALID = \<const0> ;
  assign M10_FIFO_DATA_COUNT[31] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[30] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[29] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[28] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[27] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[26] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[25] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[24] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[23] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[22] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[21] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[20] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[19] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[18] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[17] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[16] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[15] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[14] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[13] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[12] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[11] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[10] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[9] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[8] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[7] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[6] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[5] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[4] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[3] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[2] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[1] = \<const0> ;
  assign M10_FIFO_DATA_COUNT[0] = \<const0> ;
  assign M10_PACKER_ERR = \<const0> ;
  assign M10_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign M11_AXIS_TDATA[7] = \<const0> ;
  assign M11_AXIS_TDATA[6] = \<const0> ;
  assign M11_AXIS_TDATA[5] = \<const0> ;
  assign M11_AXIS_TDATA[4] = \<const0> ;
  assign M11_AXIS_TDATA[3] = \<const0> ;
  assign M11_AXIS_TDATA[2] = \<const0> ;
  assign M11_AXIS_TDATA[1] = \<const0> ;
  assign M11_AXIS_TDATA[0] = \<const0> ;
  assign M11_AXIS_TDEST[0] = \<const0> ;
  assign M11_AXIS_TID[1] = \<const0> ;
  assign M11_AXIS_TID[0] = \<const0> ;
  assign M11_AXIS_TKEEP[0] = \<const0> ;
  assign M11_AXIS_TLAST = \<const0> ;
  assign M11_AXIS_TSTRB[0] = \<const0> ;
  assign M11_AXIS_TUSER[0] = \<const0> ;
  assign M11_AXIS_TVALID = \<const0> ;
  assign M11_FIFO_DATA_COUNT[31] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[30] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[29] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[28] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[27] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[26] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[25] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[24] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[23] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[22] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[21] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[20] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[19] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[18] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[17] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[16] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[15] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[14] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[13] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[12] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[11] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[10] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[9] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[8] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[7] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[6] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[5] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[4] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[3] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[2] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[1] = \<const0> ;
  assign M11_FIFO_DATA_COUNT[0] = \<const0> ;
  assign M11_PACKER_ERR = \<const0> ;
  assign M11_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign M12_AXIS_TDATA[7] = \<const0> ;
  assign M12_AXIS_TDATA[6] = \<const0> ;
  assign M12_AXIS_TDATA[5] = \<const0> ;
  assign M12_AXIS_TDATA[4] = \<const0> ;
  assign M12_AXIS_TDATA[3] = \<const0> ;
  assign M12_AXIS_TDATA[2] = \<const0> ;
  assign M12_AXIS_TDATA[1] = \<const0> ;
  assign M12_AXIS_TDATA[0] = \<const0> ;
  assign M12_AXIS_TDEST[0] = \<const0> ;
  assign M12_AXIS_TID[1] = \<const0> ;
  assign M12_AXIS_TID[0] = \<const0> ;
  assign M12_AXIS_TKEEP[0] = \<const0> ;
  assign M12_AXIS_TLAST = \<const0> ;
  assign M12_AXIS_TSTRB[0] = \<const0> ;
  assign M12_AXIS_TUSER[0] = \<const0> ;
  assign M12_AXIS_TVALID = \<const0> ;
  assign M12_FIFO_DATA_COUNT[31] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[30] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[29] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[28] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[27] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[26] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[25] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[24] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[23] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[22] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[21] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[20] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[19] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[18] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[17] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[16] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[15] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[14] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[13] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[12] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[11] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[10] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[9] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[8] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[7] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[6] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[5] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[4] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[3] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[2] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[1] = \<const0> ;
  assign M12_FIFO_DATA_COUNT[0] = \<const0> ;
  assign M12_PACKER_ERR = \<const0> ;
  assign M12_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign M13_AXIS_TDATA[7] = \<const0> ;
  assign M13_AXIS_TDATA[6] = \<const0> ;
  assign M13_AXIS_TDATA[5] = \<const0> ;
  assign M13_AXIS_TDATA[4] = \<const0> ;
  assign M13_AXIS_TDATA[3] = \<const0> ;
  assign M13_AXIS_TDATA[2] = \<const0> ;
  assign M13_AXIS_TDATA[1] = \<const0> ;
  assign M13_AXIS_TDATA[0] = \<const0> ;
  assign M13_AXIS_TDEST[0] = \<const0> ;
  assign M13_AXIS_TID[1] = \<const0> ;
  assign M13_AXIS_TID[0] = \<const0> ;
  assign M13_AXIS_TKEEP[0] = \<const0> ;
  assign M13_AXIS_TLAST = \<const0> ;
  assign M13_AXIS_TSTRB[0] = \<const0> ;
  assign M13_AXIS_TUSER[0] = \<const0> ;
  assign M13_AXIS_TVALID = \<const0> ;
  assign M13_FIFO_DATA_COUNT[31] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[30] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[29] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[28] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[27] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[26] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[25] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[24] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[23] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[22] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[21] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[20] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[19] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[18] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[17] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[16] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[15] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[14] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[13] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[12] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[11] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[10] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[9] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[8] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[7] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[6] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[5] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[4] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[3] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[2] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[1] = \<const0> ;
  assign M13_FIFO_DATA_COUNT[0] = \<const0> ;
  assign M13_PACKER_ERR = \<const0> ;
  assign M13_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign M14_AXIS_TDATA[7] = \<const0> ;
  assign M14_AXIS_TDATA[6] = \<const0> ;
  assign M14_AXIS_TDATA[5] = \<const0> ;
  assign M14_AXIS_TDATA[4] = \<const0> ;
  assign M14_AXIS_TDATA[3] = \<const0> ;
  assign M14_AXIS_TDATA[2] = \<const0> ;
  assign M14_AXIS_TDATA[1] = \<const0> ;
  assign M14_AXIS_TDATA[0] = \<const0> ;
  assign M14_AXIS_TDEST[0] = \<const0> ;
  assign M14_AXIS_TID[1] = \<const0> ;
  assign M14_AXIS_TID[0] = \<const0> ;
  assign M14_AXIS_TKEEP[0] = \<const0> ;
  assign M14_AXIS_TLAST = \<const0> ;
  assign M14_AXIS_TSTRB[0] = \<const0> ;
  assign M14_AXIS_TUSER[0] = \<const0> ;
  assign M14_AXIS_TVALID = \<const0> ;
  assign M14_FIFO_DATA_COUNT[31] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[30] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[29] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[28] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[27] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[26] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[25] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[24] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[23] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[22] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[21] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[20] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[19] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[18] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[17] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[16] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[15] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[14] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[13] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[12] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[11] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[10] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[9] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[8] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[7] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[6] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[5] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[4] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[3] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[2] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[1] = \<const0> ;
  assign M14_FIFO_DATA_COUNT[0] = \<const0> ;
  assign M14_PACKER_ERR = \<const0> ;
  assign M14_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign M15_AXIS_TDATA[7] = \<const0> ;
  assign M15_AXIS_TDATA[6] = \<const0> ;
  assign M15_AXIS_TDATA[5] = \<const0> ;
  assign M15_AXIS_TDATA[4] = \<const0> ;
  assign M15_AXIS_TDATA[3] = \<const0> ;
  assign M15_AXIS_TDATA[2] = \<const0> ;
  assign M15_AXIS_TDATA[1] = \<const0> ;
  assign M15_AXIS_TDATA[0] = \<const0> ;
  assign M15_AXIS_TDEST[0] = \<const0> ;
  assign M15_AXIS_TID[1] = \<const0> ;
  assign M15_AXIS_TID[0] = \<const0> ;
  assign M15_AXIS_TKEEP[0] = \<const0> ;
  assign M15_AXIS_TLAST = \<const0> ;
  assign M15_AXIS_TSTRB[0] = \<const0> ;
  assign M15_AXIS_TUSER[0] = \<const0> ;
  assign M15_AXIS_TVALID = \<const0> ;
  assign M15_FIFO_DATA_COUNT[31] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[30] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[29] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[28] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[27] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[26] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[25] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[24] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[23] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[22] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[21] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[20] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[19] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[18] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[17] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[16] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[15] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[14] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[13] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[12] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[11] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[10] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[9] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[8] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[7] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[6] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[5] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[4] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[3] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[2] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[1] = \<const0> ;
  assign M15_FIFO_DATA_COUNT[0] = \<const0> ;
  assign M15_PACKER_ERR = \<const0> ;
  assign M15_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign S00_FIFO_DATA_COUNT[31] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[30] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[29] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[28] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[27] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[26] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[25] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[24] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[23] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[22] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[21] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[20] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[19] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[18] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[17] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[16] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[15] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[14] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[13] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[12] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[11] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[10] = \<const0> ;
  assign S00_FIFO_DATA_COUNT[9:0] = \^S00_FIFO_DATA_COUNT [9:0];
  assign S00_PACKER_ERR = \<const0> ;
  assign S00_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign S01_FIFO_DATA_COUNT[31] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[30] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[29] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[28] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[27] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[26] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[25] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[24] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[23] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[22] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[21] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[20] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[19] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[18] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[17] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[16] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[15] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[14] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[13] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[12] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[11] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[10] = \<const0> ;
  assign S01_FIFO_DATA_COUNT[9:0] = \^S01_FIFO_DATA_COUNT [9:0];
  assign S01_PACKER_ERR = \<const0> ;
  assign S01_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign S02_FIFO_DATA_COUNT[31] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[30] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[29] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[28] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[27] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[26] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[25] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[24] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[23] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[22] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[21] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[20] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[19] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[18] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[17] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[16] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[15] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[14] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[13] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[12] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[11] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[10] = \<const0> ;
  assign S02_FIFO_DATA_COUNT[9:0] = \^S02_FIFO_DATA_COUNT [9:0];
  assign S02_PACKER_ERR = \<const0> ;
  assign S02_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign S03_FIFO_DATA_COUNT[31] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[30] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[29] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[28] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[27] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[26] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[25] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[24] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[23] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[22] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[21] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[20] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[19] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[18] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[17] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[16] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[15] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[14] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[13] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[12] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[11] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[10] = \<const0> ;
  assign S03_FIFO_DATA_COUNT[9:0] = \^S03_FIFO_DATA_COUNT [9:0];
  assign S03_PACKER_ERR = \<const0> ;
  assign S03_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign S04_AXIS_TREADY = \<const0> ;
  assign S04_DECODE_ERR = \<const0> ;
  assign S04_FIFO_DATA_COUNT[31] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[30] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[29] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[28] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[27] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[26] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[25] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[24] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[23] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[22] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[21] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[20] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[19] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[18] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[17] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[16] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[15] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[14] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[13] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[12] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[11] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[10] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[9] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[8] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[7] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[6] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[5] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[4] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[3] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[2] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[1] = \<const0> ;
  assign S04_FIFO_DATA_COUNT[0] = \<const0> ;
  assign S04_PACKER_ERR = \<const0> ;
  assign S04_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign S05_AXIS_TREADY = \<const0> ;
  assign S05_DECODE_ERR = \<const0> ;
  assign S05_FIFO_DATA_COUNT[31] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[30] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[29] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[28] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[27] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[26] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[25] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[24] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[23] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[22] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[21] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[20] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[19] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[18] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[17] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[16] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[15] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[14] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[13] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[12] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[11] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[10] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[9] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[8] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[7] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[6] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[5] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[4] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[3] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[2] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[1] = \<const0> ;
  assign S05_FIFO_DATA_COUNT[0] = \<const0> ;
  assign S05_PACKER_ERR = \<const0> ;
  assign S05_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign S06_AXIS_TREADY = \<const0> ;
  assign S06_DECODE_ERR = \<const0> ;
  assign S06_FIFO_DATA_COUNT[31] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[30] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[29] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[28] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[27] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[26] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[25] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[24] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[23] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[22] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[21] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[20] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[19] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[18] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[17] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[16] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[15] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[14] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[13] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[12] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[11] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[10] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[9] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[8] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[7] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[6] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[5] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[4] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[3] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[2] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[1] = \<const0> ;
  assign S06_FIFO_DATA_COUNT[0] = \<const0> ;
  assign S06_PACKER_ERR = \<const0> ;
  assign S06_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign S07_AXIS_TREADY = \<const0> ;
  assign S07_DECODE_ERR = \<const0> ;
  assign S07_FIFO_DATA_COUNT[31] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[30] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[29] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[28] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[27] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[26] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[25] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[24] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[23] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[22] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[21] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[20] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[19] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[18] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[17] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[16] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[15] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[14] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[13] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[12] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[11] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[10] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[9] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[8] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[7] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[6] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[5] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[4] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[3] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[2] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[1] = \<const0> ;
  assign S07_FIFO_DATA_COUNT[0] = \<const0> ;
  assign S07_PACKER_ERR = \<const0> ;
  assign S07_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign S08_AXIS_TREADY = \<const0> ;
  assign S08_DECODE_ERR = \<const0> ;
  assign S08_FIFO_DATA_COUNT[31] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[30] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[29] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[28] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[27] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[26] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[25] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[24] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[23] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[22] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[21] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[20] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[19] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[18] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[17] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[16] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[15] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[14] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[13] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[12] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[11] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[10] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[9] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[8] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[7] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[6] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[5] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[4] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[3] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[2] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[1] = \<const0> ;
  assign S08_FIFO_DATA_COUNT[0] = \<const0> ;
  assign S08_PACKER_ERR = \<const0> ;
  assign S08_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign S09_AXIS_TREADY = \<const0> ;
  assign S09_DECODE_ERR = \<const0> ;
  assign S09_FIFO_DATA_COUNT[31] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[30] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[29] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[28] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[27] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[26] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[25] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[24] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[23] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[22] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[21] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[20] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[19] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[18] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[17] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[16] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[15] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[14] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[13] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[12] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[11] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[10] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[9] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[8] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[7] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[6] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[5] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[4] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[3] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[2] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[1] = \<const0> ;
  assign S09_FIFO_DATA_COUNT[0] = \<const0> ;
  assign S09_PACKER_ERR = \<const0> ;
  assign S09_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign S10_AXIS_TREADY = \<const0> ;
  assign S10_DECODE_ERR = \<const0> ;
  assign S10_FIFO_DATA_COUNT[31] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[30] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[29] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[28] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[27] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[26] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[25] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[24] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[23] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[22] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[21] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[20] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[19] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[18] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[17] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[16] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[15] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[14] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[13] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[12] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[11] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[10] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[9] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[8] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[7] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[6] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[5] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[4] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[3] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[2] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[1] = \<const0> ;
  assign S10_FIFO_DATA_COUNT[0] = \<const0> ;
  assign S10_PACKER_ERR = \<const0> ;
  assign S10_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign S11_AXIS_TREADY = \<const0> ;
  assign S11_DECODE_ERR = \<const0> ;
  assign S11_FIFO_DATA_COUNT[31] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[30] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[29] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[28] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[27] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[26] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[25] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[24] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[23] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[22] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[21] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[20] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[19] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[18] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[17] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[16] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[15] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[14] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[13] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[12] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[11] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[10] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[9] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[8] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[7] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[6] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[5] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[4] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[3] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[2] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[1] = \<const0> ;
  assign S11_FIFO_DATA_COUNT[0] = \<const0> ;
  assign S11_PACKER_ERR = \<const0> ;
  assign S11_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign S12_AXIS_TREADY = \<const0> ;
  assign S12_DECODE_ERR = \<const0> ;
  assign S12_FIFO_DATA_COUNT[31] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[30] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[29] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[28] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[27] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[26] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[25] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[24] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[23] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[22] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[21] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[20] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[19] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[18] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[17] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[16] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[15] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[14] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[13] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[12] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[11] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[10] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[9] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[8] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[7] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[6] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[5] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[4] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[3] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[2] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[1] = \<const0> ;
  assign S12_FIFO_DATA_COUNT[0] = \<const0> ;
  assign S12_PACKER_ERR = \<const0> ;
  assign S12_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign S13_AXIS_TREADY = \<const0> ;
  assign S13_DECODE_ERR = \<const0> ;
  assign S13_FIFO_DATA_COUNT[31] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[30] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[29] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[28] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[27] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[26] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[25] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[24] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[23] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[22] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[21] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[20] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[19] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[18] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[17] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[16] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[15] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[14] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[13] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[12] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[11] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[10] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[9] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[8] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[7] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[6] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[5] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[4] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[3] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[2] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[1] = \<const0> ;
  assign S13_FIFO_DATA_COUNT[0] = \<const0> ;
  assign S13_PACKER_ERR = \<const0> ;
  assign S13_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign S14_AXIS_TREADY = \<const0> ;
  assign S14_DECODE_ERR = \<const0> ;
  assign S14_FIFO_DATA_COUNT[31] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[30] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[29] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[28] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[27] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[26] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[25] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[24] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[23] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[22] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[21] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[20] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[19] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[18] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[17] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[16] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[15] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[14] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[13] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[12] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[11] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[10] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[9] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[8] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[7] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[6] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[5] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[4] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[3] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[2] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[1] = \<const0> ;
  assign S14_FIFO_DATA_COUNT[0] = \<const0> ;
  assign S14_PACKER_ERR = \<const0> ;
  assign S14_SPARSE_TKEEP_REMOVED = \<const0> ;
  assign S15_AXIS_TREADY = \<const0> ;
  assign S15_DECODE_ERR = \<const0> ;
  assign S15_FIFO_DATA_COUNT[31] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[30] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[29] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[28] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[27] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[26] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[25] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[24] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[23] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[22] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[21] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[20] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[19] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[18] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[17] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[16] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[15] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[14] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[13] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[12] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[11] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[10] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[9] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[8] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[7] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[6] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[5] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[4] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[3] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[2] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[1] = \<const0> ;
  assign S15_FIFO_DATA_COUNT[0] = \<const0> ;
  assign S15_PACKER_ERR = \<const0> ;
  assign S15_SPARSE_TKEEP_REMOVED = \<const0> ;
GND GND
       (.G(\<const0> ));
axis_intercon_421axis_interconnect_v1_1_axis_interconnect axis_interconnect_0
       (.ACLK(ACLK),
        .ARESETN(ARESETN),
        .M00_AXIS_ACLK(M00_AXIS_ACLK),
        .M00_AXIS_ARESETN(M00_AXIS_ARESETN),
        .M00_AXIS_TREADY(M00_AXIS_TREADY),
        .M00_AXIS_TVALID(M00_AXIS_TVALID),
        .M00_FIFO_DATA_COUNT(\^M00_FIFO_DATA_COUNT ),
        .Q({M00_AXIS_TDATA,M00_AXIS_TKEEP,M00_AXIS_TID,M00_AXIS_TLAST}),
        .S00_ARB_REQ_SUPPRESS(S00_ARB_REQ_SUPPRESS),
        .S00_AXIS_TLAST(S00_AXIS_TLAST),
        .S00_AXIS_TREADY(S00_AXIS_TREADY),
        .S00_AXIS_TVALID(S00_AXIS_TVALID),
        .S01_ARB_REQ_SUPPRESS(S01_ARB_REQ_SUPPRESS),
        .S01_AXIS_TLAST(S01_AXIS_TLAST),
        .S01_AXIS_TREADY(S01_AXIS_TREADY),
        .S01_AXIS_TVALID(S01_AXIS_TVALID),
        .S02_ARB_REQ_SUPPRESS(S02_ARB_REQ_SUPPRESS),
        .S02_AXIS_TLAST(S02_AXIS_TLAST),
        .S02_AXIS_TREADY(S02_AXIS_TREADY),
        .S02_AXIS_TVALID(S02_AXIS_TVALID),
        .S03_ARB_REQ_SUPPRESS(S03_ARB_REQ_SUPPRESS),
        .S03_AXIS_TLAST(S03_AXIS_TLAST),
        .S03_AXIS_TREADY(S03_AXIS_TREADY),
        .S03_AXIS_TVALID(S03_AXIS_TVALID),
        .S_AXIS_TDATA({S03_AXIS_TDATA,S02_AXIS_TDATA,S01_AXIS_TDATA,S00_AXIS_TDATA}),
        .S_AXIS_TID({S03_AXIS_TID,S02_AXIS_TID,S01_AXIS_TID,S00_AXIS_TID}),
        .S_AXIS_TKEEP({S03_AXIS_TKEEP,S02_AXIS_TKEEP,S01_AXIS_TKEEP,S00_AXIS_TKEEP}),
        .S_DECODE_ERR({S03_DECODE_ERR,S02_DECODE_ERR,S01_DECODE_ERR,S00_DECODE_ERR}),
        .S_FIFO_DATA_COUNT({\^S03_FIFO_DATA_COUNT ,\^S02_FIFO_DATA_COUNT ,\^S01_FIFO_DATA_COUNT ,\^S00_FIFO_DATA_COUNT }));
endmodule

module axis_intercon_421axis_interconnect_v1_1_axis_switch
   (S_DECODE_ERR,
    O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    DI,
    E,
    O7,
    O8,
    O9,
    O10,
    DIADI,
    DIBDI,
    ACLK,
    I1,
    p_2_out,
    axis_empty,
    axis_empty_0,
    axis_empty_1,
    axis_empty_2,
    S00_ARB_REQ_SUPPRESS,
    S02_ARB_REQ_SUPPRESS,
    S01_ARB_REQ_SUPPRESS,
    S03_ARB_REQ_SUPPRESS,
    axis_empty_3,
    M00_AXIS_TREADY,
    S00_AXIS_TVALID,
    ram_full_i,
    S01_AXIS_TVALID,
    I2,
    S02_AXIS_TVALID,
    I3,
    S03_AXIS_TVALID,
    I4,
    Q,
    I5,
    I6,
    I7,
    ARESETN);
  output [3:0]S_DECODE_ERR;
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output [1:0]DI;
  output [0:0]E;
  output [0:0]O7;
  output [0:0]O8;
  output [0:0]O9;
  output [0:0]O10;
  output [19:0]DIADI;
  output [18:0]DIBDI;
  input ACLK;
  input I1;
  input p_2_out;
  input axis_empty;
  input axis_empty_0;
  input axis_empty_1;
  input axis_empty_2;
  input S00_ARB_REQ_SUPPRESS;
  input S02_ARB_REQ_SUPPRESS;
  input S01_ARB_REQ_SUPPRESS;
  input S03_ARB_REQ_SUPPRESS;
  input axis_empty_3;
  input M00_AXIS_TREADY;
  input S00_AXIS_TVALID;
  input ram_full_i;
  input S01_AXIS_TVALID;
  input I2;
  input S02_AXIS_TVALID;
  input I3;
  input S03_AXIS_TVALID;
  input I4;
  input [38:0]Q;
  input [38:0]I5;
  input [38:0]I6;
  input [38:0]I7;
  input ARESETN;

  wire \<const0> ;
  wire \<const1> ;
  wire ACLK;
  wire ARESETN;
  wire [1:0]DI;
  wire [19:0]DIADI;
  wire [18:0]DIBDI;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire [38:0]I5;
  wire [38:0]I6;
  wire [38:0]I7;
  wire M00_AXIS_TREADY;
  wire O1;
  wire [0:0]O10;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire [0:0]O7;
  wire [0:0]O8;
  wire [0:0]O9;
  wire [38:0]Q;
  wire S00_ARB_REQ_SUPPRESS;
  wire S00_AXIS_TVALID;
  wire S01_ARB_REQ_SUPPRESS;
  wire S01_AXIS_TVALID;
  wire S02_ARB_REQ_SUPPRESS;
  wire S02_AXIS_TVALID;
  wire S03_ARB_REQ_SUPPRESS;
  wire S03_AXIS_TVALID;
  wire [3:0]S_DECODE_ERR;
  wire areset_r;
  wire axis_empty;
  wire axis_empty_0;
  wire axis_empty_1;
  wire axis_empty_2;
  wire axis_empty_3;
  wire busy_ns;
  wire busy_ns_0;
  wire busy_ns_1;
  wire busy_ns_2;
  wire [3:0]busy_r;
  wire n_0_areset_r_i_1;
  wire \n_0_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter ;
  wire \n_1_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter ;
  wire \n_1_gen_decoder[0].axisc_decoder_0 ;
  wire \n_1_gen_decoder[1].axisc_decoder_0 ;
  wire \n_1_gen_decoder[2].axisc_decoder_0 ;
  wire \n_1_gen_decoder[3].axisc_decoder_0 ;
  wire \n_2_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter ;
  wire \n_3_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter ;
  wire \n_3_gen_decoder[0].axisc_decoder_0 ;
  wire \n_3_gen_decoder[1].axisc_decoder_0 ;
  wire \n_3_gen_decoder[2].axisc_decoder_0 ;
  wire \n_3_gen_decoder[3].axisc_decoder_0 ;
  wire \n_53_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter ;
  wire \n_54_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter ;
  wire \n_55_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter ;
  wire \n_56_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter ;
  wire \n_8_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter ;
  wire p_2_out;
  wire ram_full_i;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT1 #(
    .INIT(2'h1)) 
     areset_r_i_1
       (.I0(ARESETN),
        .O(n_0_areset_r_i_1));
FDRE areset_r_reg
       (.C(ACLK),
        .CE(\<const1> ),
        .D(n_0_areset_r_i_1),
        .Q(areset_r),
        .R(\<const0> ));
axis_intercon_421axis_interconnect_v1_1_axis_switch_arbiter \gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter 
       (.ACLK(ACLK),
        .D({\n_53_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter ,\n_54_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter ,\n_55_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter ,\n_56_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter }),
        .DI(DI),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .E(E),
        .I1(I1),
        .I10(Q),
        .I11(I5),
        .I12(I6),
        .I13(I7),
        .I2(\n_3_gen_decoder[1].axisc_decoder_0 ),
        .I3(\n_3_gen_decoder[3].axisc_decoder_0 ),
        .I4(\n_3_gen_decoder[0].axisc_decoder_0 ),
        .I5(\n_3_gen_decoder[2].axisc_decoder_0 ),
        .I6(\n_1_gen_decoder[3].axisc_decoder_0 ),
        .I7(\n_1_gen_decoder[2].axisc_decoder_0 ),
        .I8(\n_1_gen_decoder[1].axisc_decoder_0 ),
        .I9(\n_1_gen_decoder[0].axisc_decoder_0 ),
        .M00_AXIS_TREADY(M00_AXIS_TREADY),
        .O1(\n_0_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter ),
        .O2(\n_1_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter ),
        .O3(\n_2_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter ),
        .O4(\n_3_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter ),
        .O5(O1),
        .O6(O2),
        .Q(busy_r),
        .SR(\n_8_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter ),
        .areset_r(areset_r),
        .axis_empty(axis_empty),
        .axis_empty_0(axis_empty_0),
        .axis_empty_1(axis_empty_1),
        .axis_empty_2(axis_empty_2),
        .axis_empty_3(axis_empty_3),
        .busy_ns(busy_ns_2),
        .busy_ns_0(busy_ns_1),
        .busy_ns_1(busy_ns_0),
        .busy_ns_2(busy_ns),
        .p_2_out(p_2_out));
axis_intercon_421axis_interconnect_v1_1_axisc_decoder_11 \gen_decoder[0].axisc_decoder_0 
       (.ACLK(ACLK),
        .I1(\n_2_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter ),
        .I2(I1),
        .O1(\n_1_gen_decoder[0].axisc_decoder_0 ),
        .O2(\n_3_gen_decoder[0].axisc_decoder_0 ),
        .O3(O3),
        .O7(O7),
        .Q(busy_r[0]),
        .S00_ARB_REQ_SUPPRESS(S00_ARB_REQ_SUPPRESS),
        .S00_AXIS_TVALID(S00_AXIS_TVALID),
        .S_DECODE_ERR(S_DECODE_ERR[0]),
        .areset_r(areset_r),
        .axis_empty(axis_empty),
        .busy_ns(busy_ns),
        .ram_full_i(ram_full_i));
axis_intercon_421axis_interconnect_v1_1_axisc_decoder \gen_decoder[1].axisc_decoder_0 
       (.ACLK(ACLK),
        .I1(\n_3_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter ),
        .I2(I1),
        .I3(I2),
        .O1(\n_1_gen_decoder[1].axisc_decoder_0 ),
        .O2(\n_3_gen_decoder[1].axisc_decoder_0 ),
        .O4(O4),
        .O8(O8),
        .Q(busy_r[1]),
        .S01_ARB_REQ_SUPPRESS(S01_ARB_REQ_SUPPRESS),
        .S01_AXIS_TVALID(S01_AXIS_TVALID),
        .S_DECODE_ERR(S_DECODE_ERR[1]),
        .areset_r(areset_r),
        .axis_empty_0(axis_empty_0),
        .busy_ns(busy_ns_0));
axis_intercon_421axis_interconnect_v1_1_axisc_decoder_12 \gen_decoder[2].axisc_decoder_0 
       (.ACLK(ACLK),
        .I1(\n_1_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter ),
        .I2(I1),
        .I3(I3),
        .O1(\n_1_gen_decoder[2].axisc_decoder_0 ),
        .O2(\n_3_gen_decoder[2].axisc_decoder_0 ),
        .O5(O5),
        .O9(O9),
        .Q(busy_r[2]),
        .S02_ARB_REQ_SUPPRESS(S02_ARB_REQ_SUPPRESS),
        .S02_AXIS_TVALID(S02_AXIS_TVALID),
        .S_DECODE_ERR(S_DECODE_ERR[2]),
        .areset_r(areset_r),
        .axis_empty_1(axis_empty_1),
        .busy_ns(busy_ns_1));
axis_intercon_421axis_interconnect_v1_1_axisc_decoder_10 \gen_decoder[3].axisc_decoder_0 
       (.ACLK(ACLK),
        .I1(\n_0_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter ),
        .I2(I1),
        .I4(I4),
        .O1(\n_1_gen_decoder[3].axisc_decoder_0 ),
        .O10(O10),
        .O2(\n_3_gen_decoder[3].axisc_decoder_0 ),
        .O6(O6),
        .Q(busy_r[3]),
        .S03_ARB_REQ_SUPPRESS(S03_ARB_REQ_SUPPRESS),
        .S03_AXIS_TVALID(S03_AXIS_TVALID),
        .S_DECODE_ERR(S_DECODE_ERR[3]),
        .areset_r(areset_r),
        .axis_empty_2(axis_empty_2),
        .busy_ns(busy_ns_2));
axis_intercon_421axis_interconnect_v1_1_axisc_transfer_mux \gen_transfer_mux[0].axisc_transfer_mux_0 
       (.ACLK(ACLK),
        .D({\n_53_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter ,\n_54_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter ,\n_55_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter ,\n_56_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter }),
        .Q(busy_r),
        .SR(\n_8_gen_arbiter.gen_int_arbiter.axis_interconnect_v1_1_axis_switch_arbiter ));
endmodule

module axis_intercon_421axis_interconnect_v1_1_axis_switch_arbiter
   (O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    DI,
    SR,
    busy_ns,
    busy_ns_0,
    busy_ns_1,
    busy_ns_2,
    E,
    DIADI,
    DIBDI,
    D,
    areset_r,
    ACLK,
    Q,
    I1,
    p_2_out,
    I2,
    I3,
    I4,
    I5,
    axis_empty_3,
    M00_AXIS_TREADY,
    I6,
    I7,
    I8,
    I9,
    axis_empty_2,
    axis_empty_0,
    axis_empty_1,
    axis_empty,
    I10,
    I11,
    I12,
    I13);
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output [1:0]DI;
  output [0:0]SR;
  output busy_ns;
  output busy_ns_0;
  output busy_ns_1;
  output busy_ns_2;
  output [0:0]E;
  output [19:0]DIADI;
  output [18:0]DIBDI;
  output [3:0]D;
  input areset_r;
  input ACLK;
  input [3:0]Q;
  input I1;
  input p_2_out;
  input I2;
  input I3;
  input I4;
  input I5;
  input axis_empty_3;
  input M00_AXIS_TREADY;
  input I6;
  input I7;
  input I8;
  input I9;
  input axis_empty_2;
  input axis_empty_0;
  input axis_empty_1;
  input axis_empty;
  input [38:0]I10;
  input [38:0]I11;
  input [38:0]I12;
  input [38:0]I13;

  wire ACLK;
  wire [3:0]D;
  wire [1:0]DI;
  wire [19:0]DIADI;
  wire [18:0]DIBDI;
  wire [0:0]E;
  wire I1;
  wire [38:0]I10;
  wire [38:0]I11;
  wire [38:0]I12;
  wire [38:0]I13;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire M00_AXIS_TREADY;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire [3:0]Q;
  wire [0:0]SR;
  wire areset_r;
  wire axis_empty;
  wire axis_empty_0;
  wire axis_empty_1;
  wire axis_empty_2;
  wire axis_empty_3;
  wire busy_ns;
  wire busy_ns_0;
  wire busy_ns_1;
  wire busy_ns_2;
  wire p_2_out;

axis_intercon_421axis_interconnect_v1_1_arb_rr \gen_mi_arb[0].gen_rr.arb_rr_0 
       (.ACLK(ACLK),
        .D(D),
        .DI(DI),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .E(E),
        .I1(I1),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .M00_AXIS_TREADY(M00_AXIS_TREADY),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .Q(Q),
        .SR(SR),
        .areset_r(areset_r),
        .axis_empty(axis_empty),
        .axis_empty_0(axis_empty_0),
        .axis_empty_1(axis_empty_1),
        .axis_empty_2(axis_empty_2),
        .axis_empty_3(axis_empty_3),
        .busy_ns(busy_ns),
        .busy_ns_0(busy_ns_0),
        .busy_ns_1(busy_ns_1),
        .busy_ns_2(busy_ns_2),
        .p_2_out(p_2_out));
endmodule

module axis_intercon_421axis_interconnect_v1_1_axisc_arb_responder
   (Q,
    SR,
    D,
    ACLK);
  output [3:0]Q;
  input [0:0]SR;
  input [3:0]D;
  input ACLK;

  wire \<const1> ;
  wire ACLK;
  wire [3:0]D;
  wire [3:0]Q;
  wire [0:0]SR;

VCC VCC
       (.P(\<const1> ));
FDRE \busy_r_reg[0] 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
FDRE \busy_r_reg[1] 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
FDRE \busy_r_reg[2] 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(D[2]),
        .Q(Q[2]),
        .R(SR));
FDRE \busy_r_reg[3] 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(D[3]),
        .Q(Q[3]),
        .R(SR));
endmodule

module axis_intercon_421axis_interconnect_v1_1_axisc_decoder
   (S_DECODE_ERR,
    O1,
    O4,
    O2,
    O8,
    areset_r,
    ACLK,
    busy_ns,
    I1,
    Q,
    I2,
    axis_empty_0,
    S01_ARB_REQ_SUPPRESS,
    S01_AXIS_TVALID,
    I3);
  output [0:0]S_DECODE_ERR;
  output O1;
  output O4;
  output O2;
  output [0:0]O8;
  input areset_r;
  input ACLK;
  input busy_ns;
  input I1;
  input [0:0]Q;
  input I2;
  input axis_empty_0;
  input S01_ARB_REQ_SUPPRESS;
  input S01_AXIS_TVALID;
  input I3;

  wire \<const0> ;
  wire \<const1> ;
  wire ACLK;
  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire O2;
  wire O4;
  wire [0:0]O8;
  wire [0:0]Q;
  wire S01_ARB_REQ_SUPPRESS;
  wire S01_AXIS_TVALID;
  wire [0:0]S_DECODE_ERR;
  wire areset_r;
  wire axis_empty_0;
  wire busy_ns;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT4 #(
    .INIT(16'h0001)) 
     arb_busy_r_i_2
       (.I0(S01_ARB_REQ_SUPPRESS),
        .I1(O1),
        .I2(axis_empty_0),
        .I3(I1),
        .O(O2));
FDRE \busy_r_reg[0] 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(busy_ns),
        .Q(O1),
        .R(areset_r));
FDRE decode_err_r_reg
       (.C(ACLK),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(S_DECODE_ERR),
        .R(areset_r));
LUT3 #(
    .INIT(8'hFB)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_3__0 
       (.I0(O4),
        .I1(S01_AXIS_TVALID),
        .I2(I3),
        .O(O8));
LUT5 #(
    .INIT(32'h0000AAFE)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_4__1 
       (.I0(S_DECODE_ERR),
        .I1(I1),
        .I2(Q),
        .I3(I2),
        .I4(axis_empty_0),
        .O(O4));
endmodule

(* ORIG_REF_NAME = "axis_interconnect_v1_1_axisc_decoder" *) 
module axis_intercon_421axis_interconnect_v1_1_axisc_decoder_10
   (S_DECODE_ERR,
    O1,
    O6,
    O2,
    O10,
    areset_r,
    ACLK,
    busy_ns,
    I1,
    Q,
    I2,
    axis_empty_2,
    S03_ARB_REQ_SUPPRESS,
    S03_AXIS_TVALID,
    I4);
  output [0:0]S_DECODE_ERR;
  output O1;
  output O6;
  output O2;
  output [0:0]O10;
  input areset_r;
  input ACLK;
  input busy_ns;
  input I1;
  input [0:0]Q;
  input I2;
  input axis_empty_2;
  input S03_ARB_REQ_SUPPRESS;
  input S03_AXIS_TVALID;
  input I4;

  wire \<const0> ;
  wire \<const1> ;
  wire ACLK;
  wire I1;
  wire I2;
  wire I4;
  wire O1;
  wire [0:0]O10;
  wire O2;
  wire O6;
  wire [0:0]Q;
  wire S03_ARB_REQ_SUPPRESS;
  wire S03_AXIS_TVALID;
  wire [0:0]S_DECODE_ERR;
  wire areset_r;
  wire axis_empty_2;
  wire busy_ns;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT4 #(
    .INIT(16'h0001)) 
     arb_busy_r_i_3
       (.I0(S03_ARB_REQ_SUPPRESS),
        .I1(O1),
        .I2(axis_empty_2),
        .I3(I1),
        .O(O2));
FDRE \busy_r_reg[0] 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(busy_ns),
        .Q(O1),
        .R(areset_r));
FDRE decode_err_r_reg
       (.C(ACLK),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(S_DECODE_ERR),
        .R(areset_r));
LUT3 #(
    .INIT(8'hFB)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_3__2 
       (.I0(O6),
        .I1(S03_AXIS_TVALID),
        .I2(I4),
        .O(O10));
LUT5 #(
    .INIT(32'h0000AAFE)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_4__3 
       (.I0(S_DECODE_ERR),
        .I1(I1),
        .I2(Q),
        .I3(I2),
        .I4(axis_empty_2),
        .O(O6));
endmodule

(* ORIG_REF_NAME = "axis_interconnect_v1_1_axisc_decoder" *) 
module axis_intercon_421axis_interconnect_v1_1_axisc_decoder_11
   (S_DECODE_ERR,
    O1,
    O3,
    O2,
    O7,
    areset_r,
    ACLK,
    busy_ns,
    I1,
    Q,
    I2,
    axis_empty,
    S00_ARB_REQ_SUPPRESS,
    S00_AXIS_TVALID,
    ram_full_i);
  output [0:0]S_DECODE_ERR;
  output O1;
  output O3;
  output O2;
  output [0:0]O7;
  input areset_r;
  input ACLK;
  input busy_ns;
  input I1;
  input [0:0]Q;
  input I2;
  input axis_empty;
  input S00_ARB_REQ_SUPPRESS;
  input S00_AXIS_TVALID;
  input ram_full_i;

  wire \<const0> ;
  wire \<const1> ;
  wire ACLK;
  wire I1;
  wire I2;
  wire O1;
  wire O2;
  wire O3;
  wire [0:0]O7;
  wire [0:0]Q;
  wire S00_ARB_REQ_SUPPRESS;
  wire S00_AXIS_TVALID;
  wire [0:0]S_DECODE_ERR;
  wire areset_r;
  wire axis_empty;
  wire busy_ns;
  wire ram_full_i;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT4 #(
    .INIT(16'h0001)) 
     arb_busy_r_i_4
       (.I0(S00_ARB_REQ_SUPPRESS),
        .I1(O1),
        .I2(axis_empty),
        .I3(I1),
        .O(O2));
FDRE \busy_r_reg[0] 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(busy_ns),
        .Q(O1),
        .R(areset_r));
FDRE decode_err_r_reg
       (.C(ACLK),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(S_DECODE_ERR),
        .R(areset_r));
LUT3 #(
    .INIT(8'hFB)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_3 
       (.I0(O3),
        .I1(S00_AXIS_TVALID),
        .I2(ram_full_i),
        .O(O7));
LUT5 #(
    .INIT(32'h0000AAFE)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_4__0 
       (.I0(S_DECODE_ERR),
        .I1(I1),
        .I2(Q),
        .I3(I2),
        .I4(axis_empty),
        .O(O3));
endmodule

(* ORIG_REF_NAME = "axis_interconnect_v1_1_axisc_decoder" *) 
module axis_intercon_421axis_interconnect_v1_1_axisc_decoder_12
   (S_DECODE_ERR,
    O1,
    O5,
    O2,
    O9,
    areset_r,
    ACLK,
    busy_ns,
    I1,
    Q,
    I2,
    axis_empty_1,
    S02_ARB_REQ_SUPPRESS,
    S02_AXIS_TVALID,
    I3);
  output [0:0]S_DECODE_ERR;
  output O1;
  output O5;
  output O2;
  output [0:0]O9;
  input areset_r;
  input ACLK;
  input busy_ns;
  input I1;
  input [0:0]Q;
  input I2;
  input axis_empty_1;
  input S02_ARB_REQ_SUPPRESS;
  input S02_AXIS_TVALID;
  input I3;

  wire \<const0> ;
  wire \<const1> ;
  wire ACLK;
  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire O2;
  wire O5;
  wire [0:0]O9;
  wire [0:0]Q;
  wire S02_ARB_REQ_SUPPRESS;
  wire S02_AXIS_TVALID;
  wire [0:0]S_DECODE_ERR;
  wire areset_r;
  wire axis_empty_1;
  wire busy_ns;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT4 #(
    .INIT(16'h0001)) 
     arb_busy_r_i_5
       (.I0(S02_ARB_REQ_SUPPRESS),
        .I1(O1),
        .I2(axis_empty_1),
        .I3(I1),
        .O(O2));
FDRE \busy_r_reg[0] 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(busy_ns),
        .Q(O1),
        .R(areset_r));
FDRE decode_err_r_reg
       (.C(ACLK),
        .CE(\<const1> ),
        .D(\<const0> ),
        .Q(S_DECODE_ERR),
        .R(areset_r));
LUT3 #(
    .INIT(8'hFB)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_3__1 
       (.I0(O5),
        .I1(S02_AXIS_TVALID),
        .I2(I3),
        .O(O9));
LUT5 #(
    .INIT(32'h0000AAFE)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_4__2 
       (.I0(S_DECODE_ERR),
        .I1(I1),
        .I2(Q),
        .I3(I2),
        .I4(axis_empty_1),
        .O(O5));
endmodule

module axis_intercon_421axis_interconnect_v1_1_axisc_transfer_mux
   (Q,
    SR,
    D,
    ACLK);
  output [3:0]Q;
  input [0:0]SR;
  input [3:0]D;
  input ACLK;

  wire ACLK;
  wire [3:0]D;
  wire [3:0]Q;
  wire [0:0]SR;

axis_intercon_421axis_interconnect_v1_1_axisc_arb_responder axisc_arb_responder
       (.ACLK(ACLK),
        .D(D),
        .Q(Q),
        .SR(SR));
endmodule

module axis_intercon_421axis_interconnect_v1_1_dynamic_datapath
   (O1,
    axis_empty,
    S_FIFO_DATA_COUNT,
    S03_AXIS_TREADY,
    Q,
    ACLK,
    S_AXIS_TDATA,
    DIADI,
    ARESETN,
    I1,
    S03_AXIS_TVALID,
    DI);
  output O1;
  output axis_empty;
  output [9:0]S_FIFO_DATA_COUNT;
  output S03_AXIS_TREADY;
  output [38:0]Q;
  input ACLK;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input ARESETN;
  input I1;
  input S03_AXIS_TVALID;
  input [0:0]DI;

  wire ACLK;
  wire ARESETN;
  wire [0:0]DI;
  wire [6:0]DIADI;
  wire I1;
  wire O1;
  wire [38:0]Q;
  wire S03_AXIS_TREADY;
  wire S03_AXIS_TVALID;
  wire [31:0]S_AXIS_TDATA;
  wire [9:0]S_FIFO_DATA_COUNT;
  wire axis_empty;

axis_intercon_421axis_interconnect_v1_1_axis_data_fifo_103 \gen_data_fifo.axis_data_fifo_0 
       (.ACLK(ACLK),
        .ARESETN(ARESETN),
        .DI(DI),
        .DIADI(DIADI),
        .I1(I1),
        .O1(O1),
        .O2(axis_empty),
        .Q(Q),
        .S03_AXIS_TREADY(S03_AXIS_TREADY),
        .S03_AXIS_TVALID(S03_AXIS_TVALID),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .S_FIFO_DATA_COUNT(S_FIFO_DATA_COUNT));
endmodule

(* ORIG_REF_NAME = "axis_interconnect_v1_1_dynamic_datapath" *) 
module axis_intercon_421axis_interconnect_v1_1_dynamic_datapath_0
   (O1,
    axis_empty,
    S_FIFO_DATA_COUNT,
    S02_AXIS_TREADY,
    Q,
    ACLK,
    S_AXIS_TDATA,
    DIADI,
    ARESETN,
    I1,
    S02_AXIS_TVALID,
    DI);
  output O1;
  output axis_empty;
  output [9:0]S_FIFO_DATA_COUNT;
  output S02_AXIS_TREADY;
  output [38:0]Q;
  input ACLK;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input ARESETN;
  input I1;
  input S02_AXIS_TVALID;
  input [0:0]DI;

  wire ACLK;
  wire ARESETN;
  wire [0:0]DI;
  wire [6:0]DIADI;
  wire I1;
  wire O1;
  wire [38:0]Q;
  wire S02_AXIS_TREADY;
  wire S02_AXIS_TVALID;
  wire [31:0]S_AXIS_TDATA;
  wire [9:0]S_FIFO_DATA_COUNT;
  wire axis_empty;

axis_intercon_421axis_interconnect_v1_1_axis_data_fifo_73 \gen_data_fifo.axis_data_fifo_0 
       (.ACLK(ACLK),
        .ARESETN(ARESETN),
        .DI(DI),
        .DIADI(DIADI),
        .I1(I1),
        .O1(O1),
        .O2(axis_empty),
        .Q(Q),
        .S02_AXIS_TREADY(S02_AXIS_TREADY),
        .S02_AXIS_TVALID(S02_AXIS_TVALID),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .S_FIFO_DATA_COUNT(S_FIFO_DATA_COUNT));
endmodule

(* ORIG_REF_NAME = "axis_interconnect_v1_1_dynamic_datapath" *) 
module axis_intercon_421axis_interconnect_v1_1_dynamic_datapath_1
   (O1,
    axis_empty,
    S_FIFO_DATA_COUNT,
    S01_AXIS_TREADY,
    Q,
    ACLK,
    S_AXIS_TDATA,
    DIADI,
    ARESETN,
    I1,
    S01_AXIS_TVALID,
    DI);
  output O1;
  output axis_empty;
  output [9:0]S_FIFO_DATA_COUNT;
  output S01_AXIS_TREADY;
  output [38:0]Q;
  input ACLK;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input ARESETN;
  input I1;
  input S01_AXIS_TVALID;
  input [0:0]DI;

  wire ACLK;
  wire ARESETN;
  wire [0:0]DI;
  wire [6:0]DIADI;
  wire I1;
  wire O1;
  wire [38:0]Q;
  wire S01_AXIS_TREADY;
  wire S01_AXIS_TVALID;
  wire [31:0]S_AXIS_TDATA;
  wire [9:0]S_FIFO_DATA_COUNT;
  wire axis_empty;

axis_intercon_421axis_interconnect_v1_1_axis_data_fifo_43 \gen_data_fifo.axis_data_fifo_0 
       (.ACLK(ACLK),
        .ARESETN(ARESETN),
        .DI(DI),
        .DIADI(DIADI),
        .I1(I1),
        .O1(O1),
        .O2(axis_empty),
        .Q(Q),
        .S01_AXIS_TREADY(S01_AXIS_TREADY),
        .S01_AXIS_TVALID(S01_AXIS_TVALID),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .S_FIFO_DATA_COUNT(S_FIFO_DATA_COUNT));
endmodule

(* ORIG_REF_NAME = "axis_interconnect_v1_1_dynamic_datapath" *) 
module axis_intercon_421axis_interconnect_v1_1_dynamic_datapath_2
   (axis_empty,
    ram_full_i,
    S_FIFO_DATA_COUNT,
    S00_AXIS_TREADY,
    Q,
    ACLK,
    S_AXIS_TDATA,
    DIADI,
    ARESETN,
    I1,
    S00_AXIS_TVALID,
    DI);
  output axis_empty;
  output ram_full_i;
  output [9:0]S_FIFO_DATA_COUNT;
  output S00_AXIS_TREADY;
  output [38:0]Q;
  input ACLK;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input ARESETN;
  input I1;
  input S00_AXIS_TVALID;
  input [0:0]DI;

  wire ACLK;
  wire ARESETN;
  wire [0:0]DI;
  wire [6:0]DIADI;
  wire I1;
  wire [38:0]Q;
  wire S00_AXIS_TREADY;
  wire S00_AXIS_TVALID;
  wire [31:0]S_AXIS_TDATA;
  wire [9:0]S_FIFO_DATA_COUNT;
  wire axis_empty;
  wire ram_full_i;

axis_intercon_421axis_interconnect_v1_1_axis_data_fifo_13 \gen_data_fifo.axis_data_fifo_0 
       (.ACLK(ACLK),
        .ARESETN(ARESETN),
        .DI(DI),
        .DIADI(DIADI),
        .I1(I1),
        .O1(axis_empty),
        .O2(ram_full_i),
        .Q(Q),
        .S00_AXIS_TREADY(S00_AXIS_TREADY),
        .S00_AXIS_TVALID(S00_AXIS_TVALID),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .S_FIFO_DATA_COUNT(S_FIFO_DATA_COUNT));
endmodule

(* ORIG_REF_NAME = "axis_interconnect_v1_1_dynamic_datapath" *) 
module axis_intercon_421axis_interconnect_v1_1_dynamic_datapath__parameterized10
   (p_2_out,
    O1,
    O2,
    M00_FIFO_DATA_COUNT,
    M00_AXIS_TVALID,
    Q,
    M00_AXIS_ACLK,
    I1,
    mi_tdata,
    DIADI,
    M00_AXIS_ARESETN,
    M00_AXIS_TREADY,
    I2,
    DI,
    E);
  output p_2_out;
  output O1;
  output O2;
  output [9:0]M00_FIFO_DATA_COUNT;
  output M00_AXIS_TVALID;
  output [38:0]Q;
  input M00_AXIS_ACLK;
  input I1;
  input [31:0]mi_tdata;
  input [6:0]DIADI;
  input M00_AXIS_ARESETN;
  input M00_AXIS_TREADY;
  input I2;
  input [1:0]DI;
  input [0:0]E;

  wire [1:0]DI;
  wire [6:0]DIADI;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire M00_AXIS_ACLK;
  wire M00_AXIS_ARESETN;
  wire M00_AXIS_TREADY;
  wire M00_AXIS_TVALID;
  wire [9:0]M00_FIFO_DATA_COUNT;
  wire O1;
  wire O2;
  wire [38:0]Q;
  wire [31:0]mi_tdata;
  wire p_2_out;

axis_intercon_421axis_interconnect_v1_1_dynamic_datapath__parameterized11 \gen_nested.dynamic_datapath_0 
       (.DI(DI),
        .DIADI(DIADI),
        .E(E),
        .I1(I1),
        .I2(I2),
        .M00_AXIS_ACLK(M00_AXIS_ACLK),
        .M00_AXIS_ARESETN(M00_AXIS_ARESETN),
        .M00_AXIS_TREADY(M00_AXIS_TREADY),
        .M00_AXIS_TVALID(M00_AXIS_TVALID),
        .M00_FIFO_DATA_COUNT(M00_FIFO_DATA_COUNT),
        .O1(O1),
        .O2(O2),
        .Q(Q),
        .mi_tdata(mi_tdata),
        .p_2_out(p_2_out));
endmodule

(* ORIG_REF_NAME = "axis_interconnect_v1_1_dynamic_datapath" *) 
module axis_intercon_421axis_interconnect_v1_1_dynamic_datapath__parameterized11
   (p_2_out,
    O1,
    O2,
    M00_FIFO_DATA_COUNT,
    M00_AXIS_TVALID,
    Q,
    M00_AXIS_ACLK,
    I1,
    mi_tdata,
    DIADI,
    M00_AXIS_ARESETN,
    M00_AXIS_TREADY,
    I2,
    DI,
    E);
  output p_2_out;
  output O1;
  output O2;
  output [9:0]M00_FIFO_DATA_COUNT;
  output M00_AXIS_TVALID;
  output [38:0]Q;
  input M00_AXIS_ACLK;
  input I1;
  input [31:0]mi_tdata;
  input [6:0]DIADI;
  input M00_AXIS_ARESETN;
  input M00_AXIS_TREADY;
  input I2;
  input [1:0]DI;
  input [0:0]E;

  wire [1:0]DI;
  wire [6:0]DIADI;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire M00_AXIS_ACLK;
  wire M00_AXIS_ARESETN;
  wire M00_AXIS_TREADY;
  wire M00_AXIS_TVALID;
  wire [9:0]M00_FIFO_DATA_COUNT;
  wire O1;
  wire O2;
  wire [38:0]Q;
  wire [31:0]mi_tdata;
  wire p_2_out;

axis_intercon_421axis_interconnect_v1_1_dynamic_datapath__parameterized12 \gen_nested.dynamic_datapath_0 
       (.DI(DI),
        .DIADI(DIADI),
        .E(E),
        .I1(I1),
        .I2(I2),
        .M00_AXIS_ACLK(M00_AXIS_ACLK),
        .M00_AXIS_ARESETN(M00_AXIS_ARESETN),
        .M00_AXIS_TREADY(M00_AXIS_TREADY),
        .M00_AXIS_TVALID(M00_AXIS_TVALID),
        .M00_FIFO_DATA_COUNT(M00_FIFO_DATA_COUNT),
        .O1(O1),
        .O2(O2),
        .Q(Q),
        .mi_tdata(mi_tdata),
        .p_2_out(p_2_out));
endmodule

(* ORIG_REF_NAME = "axis_interconnect_v1_1_dynamic_datapath" *) 
module axis_intercon_421axis_interconnect_v1_1_dynamic_datapath__parameterized12
   (p_2_out,
    O1,
    O2,
    M00_FIFO_DATA_COUNT,
    M00_AXIS_TVALID,
    Q,
    M00_AXIS_ACLK,
    I1,
    mi_tdata,
    DIADI,
    M00_AXIS_ARESETN,
    M00_AXIS_TREADY,
    I2,
    DI,
    E);
  output p_2_out;
  output O1;
  output O2;
  output [9:0]M00_FIFO_DATA_COUNT;
  output M00_AXIS_TVALID;
  output [38:0]Q;
  input M00_AXIS_ACLK;
  input I1;
  input [31:0]mi_tdata;
  input [6:0]DIADI;
  input M00_AXIS_ARESETN;
  input M00_AXIS_TREADY;
  input I2;
  input [1:0]DI;
  input [0:0]E;

  wire [1:0]DI;
  wire [6:0]DIADI;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire M00_AXIS_ACLK;
  wire M00_AXIS_ARESETN;
  wire M00_AXIS_TREADY;
  wire M00_AXIS_TVALID;
  wire [9:0]M00_FIFO_DATA_COUNT;
  wire O1;
  wire O2;
  wire [38:0]Q;
  wire [31:0]mi_tdata;
  wire p_2_out;

axis_intercon_421axis_interconnect_v1_1_axis_data_fifo \gen_data_fifo.axis_data_fifo_0 
       (.DI(DI),
        .DIADI(DIADI),
        .E(E),
        .I1(I1),
        .I2(I2),
        .M00_AXIS_ACLK(M00_AXIS_ACLK),
        .M00_AXIS_ARESETN(M00_AXIS_ARESETN),
        .M00_AXIS_TREADY(M00_AXIS_TREADY),
        .M00_AXIS_TVALID(M00_AXIS_TVALID),
        .M00_FIFO_DATA_COUNT(M00_FIFO_DATA_COUNT),
        .O1(O1),
        .O2(O2),
        .Q(Q),
        .mi_tdata(mi_tdata),
        .p_2_out(p_2_out));
endmodule

(* ORIG_REF_NAME = "axis_interconnect_v1_1_dynamic_datapath" *) 
module axis_intercon_421axis_interconnect_v1_1_dynamic_datapath__parameterized6
   (p_2_out,
    axis_empty,
    O1,
    M00_FIFO_DATA_COUNT,
    M00_AXIS_TVALID,
    Q,
    M00_AXIS_ACLK,
    I1,
    mi_tdata,
    DIADI,
    M00_AXIS_ARESETN,
    M00_AXIS_TREADY,
    I2,
    DI,
    E);
  output p_2_out;
  output axis_empty;
  output O1;
  output [9:0]M00_FIFO_DATA_COUNT;
  output M00_AXIS_TVALID;
  output [38:0]Q;
  input M00_AXIS_ACLK;
  input I1;
  input [31:0]mi_tdata;
  input [6:0]DIADI;
  input M00_AXIS_ARESETN;
  input M00_AXIS_TREADY;
  input I2;
  input [1:0]DI;
  input [0:0]E;

  wire [1:0]DI;
  wire [6:0]DIADI;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire M00_AXIS_ACLK;
  wire M00_AXIS_ARESETN;
  wire M00_AXIS_TREADY;
  wire M00_AXIS_TVALID;
  wire [9:0]M00_FIFO_DATA_COUNT;
  wire O1;
  wire [38:0]Q;
  wire axis_empty;
  wire [31:0]mi_tdata;
  wire p_2_out;

axis_intercon_421axis_interconnect_v1_1_dynamic_datapath__parameterized7 \gen_nested.dynamic_datapath_0 
       (.DI(DI),
        .DIADI(DIADI),
        .E(E),
        .I1(I1),
        .I2(I2),
        .M00_AXIS_ACLK(M00_AXIS_ACLK),
        .M00_AXIS_ARESETN(M00_AXIS_ARESETN),
        .M00_AXIS_TREADY(M00_AXIS_TREADY),
        .M00_AXIS_TVALID(M00_AXIS_TVALID),
        .M00_FIFO_DATA_COUNT(M00_FIFO_DATA_COUNT),
        .O1(axis_empty),
        .O2(O1),
        .Q(Q),
        .mi_tdata(mi_tdata),
        .p_2_out(p_2_out));
endmodule

(* ORIG_REF_NAME = "axis_interconnect_v1_1_dynamic_datapath" *) 
module axis_intercon_421axis_interconnect_v1_1_dynamic_datapath__parameterized7
   (p_2_out,
    O1,
    O2,
    M00_FIFO_DATA_COUNT,
    M00_AXIS_TVALID,
    Q,
    M00_AXIS_ACLK,
    I1,
    mi_tdata,
    DIADI,
    M00_AXIS_ARESETN,
    M00_AXIS_TREADY,
    I2,
    DI,
    E);
  output p_2_out;
  output O1;
  output O2;
  output [9:0]M00_FIFO_DATA_COUNT;
  output M00_AXIS_TVALID;
  output [38:0]Q;
  input M00_AXIS_ACLK;
  input I1;
  input [31:0]mi_tdata;
  input [6:0]DIADI;
  input M00_AXIS_ARESETN;
  input M00_AXIS_TREADY;
  input I2;
  input [1:0]DI;
  input [0:0]E;

  wire [1:0]DI;
  wire [6:0]DIADI;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire M00_AXIS_ACLK;
  wire M00_AXIS_ARESETN;
  wire M00_AXIS_TREADY;
  wire M00_AXIS_TVALID;
  wire [9:0]M00_FIFO_DATA_COUNT;
  wire O1;
  wire O2;
  wire [38:0]Q;
  wire [31:0]mi_tdata;
  wire p_2_out;

axis_intercon_421axis_interconnect_v1_1_dynamic_datapath__parameterized8 \gen_nested.dynamic_datapath_0 
       (.DI(DI),
        .DIADI(DIADI),
        .E(E),
        .I1(I1),
        .I2(I2),
        .M00_AXIS_ACLK(M00_AXIS_ACLK),
        .M00_AXIS_ARESETN(M00_AXIS_ARESETN),
        .M00_AXIS_TREADY(M00_AXIS_TREADY),
        .M00_AXIS_TVALID(M00_AXIS_TVALID),
        .M00_FIFO_DATA_COUNT(M00_FIFO_DATA_COUNT),
        .O1(O1),
        .O2(O2),
        .Q(Q),
        .mi_tdata(mi_tdata),
        .p_2_out(p_2_out));
endmodule

(* ORIG_REF_NAME = "axis_interconnect_v1_1_dynamic_datapath" *) 
module axis_intercon_421axis_interconnect_v1_1_dynamic_datapath__parameterized8
   (p_2_out,
    O1,
    O2,
    M00_FIFO_DATA_COUNT,
    M00_AXIS_TVALID,
    Q,
    M00_AXIS_ACLK,
    I1,
    mi_tdata,
    DIADI,
    M00_AXIS_ARESETN,
    M00_AXIS_TREADY,
    I2,
    DI,
    E);
  output p_2_out;
  output O1;
  output O2;
  output [9:0]M00_FIFO_DATA_COUNT;
  output M00_AXIS_TVALID;
  output [38:0]Q;
  input M00_AXIS_ACLK;
  input I1;
  input [31:0]mi_tdata;
  input [6:0]DIADI;
  input M00_AXIS_ARESETN;
  input M00_AXIS_TREADY;
  input I2;
  input [1:0]DI;
  input [0:0]E;

  wire [1:0]DI;
  wire [6:0]DIADI;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire M00_AXIS_ACLK;
  wire M00_AXIS_ARESETN;
  wire M00_AXIS_TREADY;
  wire M00_AXIS_TVALID;
  wire [9:0]M00_FIFO_DATA_COUNT;
  wire O1;
  wire O2;
  wire [38:0]Q;
  wire [31:0]mi_tdata;
  wire p_2_out;

axis_intercon_421axis_interconnect_v1_1_dynamic_datapath__parameterized9 \gen_nested.dynamic_datapath_0 
       (.DI(DI),
        .DIADI(DIADI),
        .E(E),
        .I1(I1),
        .I2(I2),
        .M00_AXIS_ACLK(M00_AXIS_ACLK),
        .M00_AXIS_ARESETN(M00_AXIS_ARESETN),
        .M00_AXIS_TREADY(M00_AXIS_TREADY),
        .M00_AXIS_TVALID(M00_AXIS_TVALID),
        .M00_FIFO_DATA_COUNT(M00_FIFO_DATA_COUNT),
        .O1(O1),
        .O2(O2),
        .Q(Q),
        .mi_tdata(mi_tdata),
        .p_2_out(p_2_out));
endmodule

(* ORIG_REF_NAME = "axis_interconnect_v1_1_dynamic_datapath" *) 
module axis_intercon_421axis_interconnect_v1_1_dynamic_datapath__parameterized9
   (p_2_out,
    O1,
    O2,
    M00_FIFO_DATA_COUNT,
    M00_AXIS_TVALID,
    Q,
    M00_AXIS_ACLK,
    I1,
    mi_tdata,
    DIADI,
    M00_AXIS_ARESETN,
    M00_AXIS_TREADY,
    I2,
    DI,
    E);
  output p_2_out;
  output O1;
  output O2;
  output [9:0]M00_FIFO_DATA_COUNT;
  output M00_AXIS_TVALID;
  output [38:0]Q;
  input M00_AXIS_ACLK;
  input I1;
  input [31:0]mi_tdata;
  input [6:0]DIADI;
  input M00_AXIS_ARESETN;
  input M00_AXIS_TREADY;
  input I2;
  input [1:0]DI;
  input [0:0]E;

  wire [1:0]DI;
  wire [6:0]DIADI;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire M00_AXIS_ACLK;
  wire M00_AXIS_ARESETN;
  wire M00_AXIS_TREADY;
  wire M00_AXIS_TVALID;
  wire [9:0]M00_FIFO_DATA_COUNT;
  wire O1;
  wire O2;
  wire [38:0]Q;
  wire [31:0]mi_tdata;
  wire p_2_out;

axis_intercon_421axis_interconnect_v1_1_dynamic_datapath__parameterized10 \gen_nested.dynamic_datapath_0 
       (.DI(DI),
        .DIADI(DIADI),
        .E(E),
        .I1(I1),
        .I2(I2),
        .M00_AXIS_ACLK(M00_AXIS_ACLK),
        .M00_AXIS_ARESETN(M00_AXIS_ARESETN),
        .M00_AXIS_TREADY(M00_AXIS_TREADY),
        .M00_AXIS_TVALID(M00_AXIS_TVALID),
        .M00_FIFO_DATA_COUNT(M00_FIFO_DATA_COUNT),
        .O1(O1),
        .O2(O2),
        .Q(Q),
        .mi_tdata(mi_tdata),
        .p_2_out(p_2_out));
endmodule

module axis_intercon_421blk_mem_gen_generic_cstr
   (D,
    stage1_eop_i,
    O1,
    I1,
    M00_AXIS_ACLK,
    I2,
    O3,
    O2,
    mi_tdata,
    DIADI,
    tmp_ram_rd_en_reg,
    stage1_eop_reg,
    p_6_out,
    eop_at_stage2);
  output [38:0]D;
  output stage1_eop_i;
  output O1;
  input I1;
  input M00_AXIS_ACLK;
  input I2;
  input [8:0]O3;
  input [8:0]O2;
  input [31:0]mi_tdata;
  input [6:0]DIADI;
  input tmp_ram_rd_en_reg;
  input stage1_eop_reg;
  input p_6_out;
  input eop_at_stage2;

  wire [38:0]D;
  wire [6:0]DIADI;
  wire I1;
  wire I2;
  wire M00_AXIS_ACLK;
  wire O1;
  wire [8:0]O2;
  wire [8:0]O3;
  wire eop_at_stage2;
  wire [31:0]mi_tdata;
  wire p_6_out;
  wire stage1_eop_i;
  wire stage1_eop_reg;
  wire tmp_ram_rd_en_reg;

axis_intercon_421blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.D(D),
        .DIADI(DIADI),
        .I1(I1),
        .I2(I2),
        .M00_AXIS_ACLK(M00_AXIS_ACLK),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .eop_at_stage2(eop_at_stage2),
        .mi_tdata(mi_tdata),
        .p_6_out(p_6_out),
        .stage1_eop_i(stage1_eop_i),
        .stage1_eop_reg(stage1_eop_reg),
        .tmp_ram_rd_en_reg(tmp_ram_rd_en_reg));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module axis_intercon_421blk_mem_gen_generic_cstr_115
   (D,
    O1,
    stage1_eop_i,
    O2,
    I1,
    ACLK,
    WEBWE,
    O5,
    O3,
    S_AXIS_TDATA,
    DIADI,
    I2,
    I3,
    p_13_out,
    I4,
    I5,
    p_6_out,
    eop_at_stage2);
  output [38:0]D;
  output O1;
  output stage1_eop_i;
  output O2;
  input I1;
  input ACLK;
  input [0:0]WEBWE;
  input [8:0]O5;
  input [8:0]O3;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input I2;
  input I3;
  input p_13_out;
  input I4;
  input I5;
  input p_6_out;
  input eop_at_stage2;

  wire ACLK;
  wire [38:0]D;
  wire [6:0]DIADI;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire [8:0]O3;
  wire [8:0]O5;
  wire [31:0]S_AXIS_TDATA;
  wire [0:0]WEBWE;
  wire eop_at_stage2;
  wire p_13_out;
  wire p_6_out;
  wire stage1_eop_i;

axis_intercon_421blk_mem_gen_prim_width_116 \ramloop[0].ram.r 
       (.ACLK(ACLK),
        .D(D),
        .DIADI(DIADI),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O5(O5),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .WEBWE(WEBWE),
        .eop_at_stage2(eop_at_stage2),
        .p_13_out(p_13_out),
        .p_6_out(p_6_out),
        .stage1_eop_i(stage1_eop_i));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module axis_intercon_421blk_mem_gen_generic_cstr_25
   (D,
    O1,
    stage1_eop_i,
    O2,
    I1,
    ACLK,
    WEBWE,
    O5,
    O3,
    S_AXIS_TDATA,
    DIADI,
    I2,
    I3,
    p_13_out,
    I4,
    I5,
    p_6_out,
    eop_at_stage2);
  output [38:0]D;
  output O1;
  output stage1_eop_i;
  output O2;
  input I1;
  input ACLK;
  input [0:0]WEBWE;
  input [8:0]O5;
  input [8:0]O3;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input I2;
  input I3;
  input p_13_out;
  input I4;
  input I5;
  input p_6_out;
  input eop_at_stage2;

  wire ACLK;
  wire [38:0]D;
  wire [6:0]DIADI;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire [8:0]O3;
  wire [8:0]O5;
  wire [31:0]S_AXIS_TDATA;
  wire [0:0]WEBWE;
  wire eop_at_stage2;
  wire p_13_out;
  wire p_6_out;
  wire stage1_eop_i;

axis_intercon_421blk_mem_gen_prim_width_26 \ramloop[0].ram.r 
       (.ACLK(ACLK),
        .D(D),
        .DIADI(DIADI),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O5(O5),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .WEBWE(WEBWE),
        .eop_at_stage2(eop_at_stage2),
        .p_13_out(p_13_out),
        .p_6_out(p_6_out),
        .stage1_eop_i(stage1_eop_i));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module axis_intercon_421blk_mem_gen_generic_cstr_55
   (D,
    O1,
    stage1_eop_i,
    O2,
    I1,
    ACLK,
    WEBWE,
    O5,
    O3,
    S_AXIS_TDATA,
    DIADI,
    I2,
    I3,
    p_13_out,
    I4,
    I5,
    p_6_out,
    eop_at_stage2);
  output [38:0]D;
  output O1;
  output stage1_eop_i;
  output O2;
  input I1;
  input ACLK;
  input [0:0]WEBWE;
  input [8:0]O5;
  input [8:0]O3;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input I2;
  input I3;
  input p_13_out;
  input I4;
  input I5;
  input p_6_out;
  input eop_at_stage2;

  wire ACLK;
  wire [38:0]D;
  wire [6:0]DIADI;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire [8:0]O3;
  wire [8:0]O5;
  wire [31:0]S_AXIS_TDATA;
  wire [0:0]WEBWE;
  wire eop_at_stage2;
  wire p_13_out;
  wire p_6_out;
  wire stage1_eop_i;

axis_intercon_421blk_mem_gen_prim_width_56 \ramloop[0].ram.r 
       (.ACLK(ACLK),
        .D(D),
        .DIADI(DIADI),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O5(O5),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .WEBWE(WEBWE),
        .eop_at_stage2(eop_at_stage2),
        .p_13_out(p_13_out),
        .p_6_out(p_6_out),
        .stage1_eop_i(stage1_eop_i));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module axis_intercon_421blk_mem_gen_generic_cstr_85
   (D,
    O1,
    stage1_eop_i,
    O2,
    I1,
    ACLK,
    WEBWE,
    O5,
    O3,
    S_AXIS_TDATA,
    DIADI,
    I2,
    I3,
    p_13_out,
    I4,
    I5,
    p_6_out,
    eop_at_stage2);
  output [38:0]D;
  output O1;
  output stage1_eop_i;
  output O2;
  input I1;
  input ACLK;
  input [0:0]WEBWE;
  input [8:0]O5;
  input [8:0]O3;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input I2;
  input I3;
  input p_13_out;
  input I4;
  input I5;
  input p_6_out;
  input eop_at_stage2;

  wire ACLK;
  wire [38:0]D;
  wire [6:0]DIADI;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire [8:0]O3;
  wire [8:0]O5;
  wire [31:0]S_AXIS_TDATA;
  wire [0:0]WEBWE;
  wire eop_at_stage2;
  wire p_13_out;
  wire p_6_out;
  wire stage1_eop_i;

axis_intercon_421blk_mem_gen_prim_width_86 \ramloop[0].ram.r 
       (.ACLK(ACLK),
        .D(D),
        .DIADI(DIADI),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O5(O5),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .WEBWE(WEBWE),
        .eop_at_stage2(eop_at_stage2),
        .p_13_out(p_13_out),
        .p_6_out(p_6_out),
        .stage1_eop_i(stage1_eop_i));
endmodule

module axis_intercon_421blk_mem_gen_prim_width
   (D,
    stage1_eop_i,
    O1,
    I1,
    M00_AXIS_ACLK,
    I2,
    O3,
    O2,
    mi_tdata,
    DIADI,
    tmp_ram_rd_en_reg,
    stage1_eop_reg,
    p_6_out,
    eop_at_stage2);
  output [38:0]D;
  output stage1_eop_i;
  output O1;
  input I1;
  input M00_AXIS_ACLK;
  input I2;
  input [8:0]O3;
  input [8:0]O2;
  input [31:0]mi_tdata;
  input [6:0]DIADI;
  input tmp_ram_rd_en_reg;
  input stage1_eop_reg;
  input p_6_out;
  input eop_at_stage2;

  wire [38:0]D;
  wire [6:0]DIADI;
  wire I1;
  wire I2;
  wire M00_AXIS_ACLK;
  wire O1;
  wire [8:0]O2;
  wire [8:0]O3;
  wire eop_at_stage2;
  wire [31:0]mi_tdata;
  wire p_6_out;
  wire stage1_eop_i;
  wire stage1_eop_reg;
  wire tmp_ram_rd_en_reg;

axis_intercon_421blk_mem_gen_prim_wrapper_v6 \v6_noinit.ram 
       (.D(D),
        .DIADI(DIADI),
        .I1(I1),
        .I2(I2),
        .M00_AXIS_ACLK(M00_AXIS_ACLK),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .eop_at_stage2(eop_at_stage2),
        .mi_tdata(mi_tdata),
        .p_6_out(p_6_out),
        .stage1_eop_i(stage1_eop_i),
        .stage1_eop_reg(stage1_eop_reg),
        .tmp_ram_rd_en_reg(tmp_ram_rd_en_reg));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axis_intercon_421blk_mem_gen_prim_width_116
   (D,
    O1,
    stage1_eop_i,
    O2,
    I1,
    ACLK,
    WEBWE,
    O5,
    O3,
    S_AXIS_TDATA,
    DIADI,
    I2,
    I3,
    p_13_out,
    I4,
    I5,
    p_6_out,
    eop_at_stage2);
  output [38:0]D;
  output O1;
  output stage1_eop_i;
  output O2;
  input I1;
  input ACLK;
  input [0:0]WEBWE;
  input [8:0]O5;
  input [8:0]O3;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input I2;
  input I3;
  input p_13_out;
  input I4;
  input I5;
  input p_6_out;
  input eop_at_stage2;

  wire ACLK;
  wire [38:0]D;
  wire [6:0]DIADI;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire [8:0]O3;
  wire [8:0]O5;
  wire [31:0]S_AXIS_TDATA;
  wire [0:0]WEBWE;
  wire eop_at_stage2;
  wire p_13_out;
  wire p_6_out;
  wire stage1_eop_i;

axis_intercon_421blk_mem_gen_prim_wrapper_v6_117 \v6_noinit.ram 
       (.ACLK(ACLK),
        .D(D),
        .DIADI(DIADI),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O5(O5),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .WEBWE(WEBWE),
        .eop_at_stage2(eop_at_stage2),
        .p_13_out(p_13_out),
        .p_6_out(p_6_out),
        .stage1_eop_i(stage1_eop_i));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axis_intercon_421blk_mem_gen_prim_width_26
   (D,
    O1,
    stage1_eop_i,
    O2,
    I1,
    ACLK,
    WEBWE,
    O5,
    O3,
    S_AXIS_TDATA,
    DIADI,
    I2,
    I3,
    p_13_out,
    I4,
    I5,
    p_6_out,
    eop_at_stage2);
  output [38:0]D;
  output O1;
  output stage1_eop_i;
  output O2;
  input I1;
  input ACLK;
  input [0:0]WEBWE;
  input [8:0]O5;
  input [8:0]O3;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input I2;
  input I3;
  input p_13_out;
  input I4;
  input I5;
  input p_6_out;
  input eop_at_stage2;

  wire ACLK;
  wire [38:0]D;
  wire [6:0]DIADI;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire [8:0]O3;
  wire [8:0]O5;
  wire [31:0]S_AXIS_TDATA;
  wire [0:0]WEBWE;
  wire eop_at_stage2;
  wire p_13_out;
  wire p_6_out;
  wire stage1_eop_i;

axis_intercon_421blk_mem_gen_prim_wrapper_v6_27 \v6_noinit.ram 
       (.ACLK(ACLK),
        .D(D),
        .DIADI(DIADI),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O5(O5),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .WEBWE(WEBWE),
        .eop_at_stage2(eop_at_stage2),
        .p_13_out(p_13_out),
        .p_6_out(p_6_out),
        .stage1_eop_i(stage1_eop_i));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axis_intercon_421blk_mem_gen_prim_width_56
   (D,
    O1,
    stage1_eop_i,
    O2,
    I1,
    ACLK,
    WEBWE,
    O5,
    O3,
    S_AXIS_TDATA,
    DIADI,
    I2,
    I3,
    p_13_out,
    I4,
    I5,
    p_6_out,
    eop_at_stage2);
  output [38:0]D;
  output O1;
  output stage1_eop_i;
  output O2;
  input I1;
  input ACLK;
  input [0:0]WEBWE;
  input [8:0]O5;
  input [8:0]O3;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input I2;
  input I3;
  input p_13_out;
  input I4;
  input I5;
  input p_6_out;
  input eop_at_stage2;

  wire ACLK;
  wire [38:0]D;
  wire [6:0]DIADI;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire [8:0]O3;
  wire [8:0]O5;
  wire [31:0]S_AXIS_TDATA;
  wire [0:0]WEBWE;
  wire eop_at_stage2;
  wire p_13_out;
  wire p_6_out;
  wire stage1_eop_i;

axis_intercon_421blk_mem_gen_prim_wrapper_v6_57 \v6_noinit.ram 
       (.ACLK(ACLK),
        .D(D),
        .DIADI(DIADI),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O5(O5),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .WEBWE(WEBWE),
        .eop_at_stage2(eop_at_stage2),
        .p_13_out(p_13_out),
        .p_6_out(p_6_out),
        .stage1_eop_i(stage1_eop_i));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module axis_intercon_421blk_mem_gen_prim_width_86
   (D,
    O1,
    stage1_eop_i,
    O2,
    I1,
    ACLK,
    WEBWE,
    O5,
    O3,
    S_AXIS_TDATA,
    DIADI,
    I2,
    I3,
    p_13_out,
    I4,
    I5,
    p_6_out,
    eop_at_stage2);
  output [38:0]D;
  output O1;
  output stage1_eop_i;
  output O2;
  input I1;
  input ACLK;
  input [0:0]WEBWE;
  input [8:0]O5;
  input [8:0]O3;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input I2;
  input I3;
  input p_13_out;
  input I4;
  input I5;
  input p_6_out;
  input eop_at_stage2;

  wire ACLK;
  wire [38:0]D;
  wire [6:0]DIADI;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire [8:0]O3;
  wire [8:0]O5;
  wire [31:0]S_AXIS_TDATA;
  wire [0:0]WEBWE;
  wire eop_at_stage2;
  wire p_13_out;
  wire p_6_out;
  wire stage1_eop_i;

axis_intercon_421blk_mem_gen_prim_wrapper_v6_87 \v6_noinit.ram 
       (.ACLK(ACLK),
        .D(D),
        .DIADI(DIADI),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O5(O5),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .WEBWE(WEBWE),
        .eop_at_stage2(eop_at_stage2),
        .p_13_out(p_13_out),
        .p_6_out(p_6_out),
        .stage1_eop_i(stage1_eop_i));
endmodule

module axis_intercon_421blk_mem_gen_prim_wrapper_v6
   (D,
    stage1_eop_i,
    O1,
    I1,
    M00_AXIS_ACLK,
    I2,
    O3,
    O2,
    mi_tdata,
    DIADI,
    tmp_ram_rd_en_reg,
    stage1_eop_reg,
    p_6_out,
    eop_at_stage2);
  output [38:0]D;
  output stage1_eop_i;
  output O1;
  input I1;
  input M00_AXIS_ACLK;
  input I2;
  input [8:0]O3;
  input [8:0]O2;
  input [31:0]mi_tdata;
  input [6:0]DIADI;
  input tmp_ram_rd_en_reg;
  input stage1_eop_reg;
  input p_6_out;
  input eop_at_stage2;

  wire \<const0> ;
  wire \<const1> ;
  wire [38:0]D;
  wire [6:0]DIADI;
  wire I1;
  wire I2;
  wire M00_AXIS_ACLK;
  wire O1;
  wire [8:0]O2;
  wire [8:0]O3;
  wire eop_at_stage2;
  wire [31:0]mi_tdata;
  wire \n_12_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_13_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_14_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_20_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_21_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_22_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_28_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_29_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_30_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_36_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_37_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_38_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_39_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_44_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_45_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_46_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_4_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_52_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_53_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_54_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_5_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_60_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_61_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_62_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_68_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_69_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_6_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_70_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_71_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_72_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_73_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_74_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_75_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire p_6_out;
  wire stage1_eop_i;
  wire stage1_eop_reg;
  wire tmp_ram_rd_en_reg;
  wire \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram 
       (.ADDRARDADDR({\<const1> ,O3,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .ADDRBWRADDR({\<const1> ,O2,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const0> ),
        .CASCADEINB(\<const0> ),
        .CASCADEOUTA(\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(M00_AXIS_ACLK),
        .CLKBWRCLK(M00_AXIS_ACLK),
        .DBITERR(\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,mi_tdata[12:8],\<const0> ,\<const0> ,\<const0> ,mi_tdata[7:3],\<const0> ,\<const0> ,\<const0> ,mi_tdata[2:0],DIADI[6:5],\<const0> ,\<const0> ,\<const0> ,DIADI[4:0]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,mi_tdata[31:28],\<const0> ,\<const0> ,\<const0> ,mi_tdata[27:23],\<const0> ,\<const0> ,\<const0> ,mi_tdata[22:18],\<const0> ,\<const0> ,\<const0> ,mi_tdata[17:13]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO({\n_4_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_5_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_6_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[19:15],\n_12_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_13_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_14_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[14:10],\n_20_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_21_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_22_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[9:5],\n_28_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_29_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_30_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[4:0]}),
        .DOBDO({\n_36_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_37_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_38_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_39_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[38:35],\n_44_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_45_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_46_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[34:30],\n_52_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_53_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_54_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[29:25],\n_60_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_61_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_62_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[24:20]}),
        .DOPADOP({\n_68_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_69_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_70_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_71_NO_BMM_INFO.SDP.WIDE_PRIM36.ram }),
        .DOPBDOP({\n_72_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_73_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_74_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_75_NO_BMM_INFO.SDP.WIDE_PRIM36.ram }),
        .ECCPARITY(\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I1),
        .ENBWREN(I2),
        .INJECTDBITERR(\<const0> ),
        .INJECTSBITERR(\<const0> ),
        .RDADDRECC(\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .SBITERR(\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .WEBWE({I2,I2,I2,I2,I2,I2,I2,I2}));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair98" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \goreg_bm.gstage1_eop.stage1_eop_reg_i_1__3 
       (.I0(D[0]),
        .I1(tmp_ram_rd_en_reg),
        .I2(stage1_eop_reg),
        .O(stage1_eop_i));
(* SOFT_HLUTNM = "soft_lutpair98" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \pkt_gr1.eop_at_stage2_i_1__3 
       (.I0(D[0]),
        .I1(tmp_ram_rd_en_reg),
        .I2(stage1_eop_reg),
        .I3(p_6_out),
        .I4(eop_at_stage2),
        .O(O1));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_v6" *) 
module axis_intercon_421blk_mem_gen_prim_wrapper_v6_117
   (D,
    O1,
    stage1_eop_i,
    O2,
    I1,
    ACLK,
    WEBWE,
    O5,
    O3,
    S_AXIS_TDATA,
    DIADI,
    I2,
    I3,
    p_13_out,
    I4,
    I5,
    p_6_out,
    eop_at_stage2);
  output [38:0]D;
  output O1;
  output stage1_eop_i;
  output O2;
  input I1;
  input ACLK;
  input [0:0]WEBWE;
  input [8:0]O5;
  input [8:0]O3;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input I2;
  input I3;
  input p_13_out;
  input I4;
  input I5;
  input p_6_out;
  input eop_at_stage2;

  wire \<const0> ;
  wire \<const1> ;
  wire ACLK;
  wire [38:0]D;
  wire [6:0]DIADI;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire [8:0]O3;
  wire [8:0]O5;
  wire [31:0]S_AXIS_TDATA;
  wire [0:0]WEBWE;
  wire eop_at_stage2;
  wire \n_12_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_13_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_14_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_20_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_21_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_22_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_28_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_29_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_30_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_36_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_37_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_38_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_39_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_44_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_45_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_46_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_4_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_52_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_53_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_54_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_5_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_60_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_61_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_62_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_68_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_69_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_6_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_70_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_71_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_72_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_73_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_74_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_75_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire p_13_out;
  wire p_6_out;
  wire stage1_eop_i;
  wire \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram 
       (.ADDRARDADDR({\<const1> ,O5,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .ADDRBWRADDR({\<const1> ,O3,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const0> ),
        .CASCADEINB(\<const0> ),
        .CASCADEOUTA(\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ACLK),
        .CLKBWRCLK(ACLK),
        .DBITERR(\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,S_AXIS_TDATA[12:8],\<const0> ,\<const0> ,\<const0> ,S_AXIS_TDATA[7:3],\<const0> ,\<const0> ,\<const0> ,S_AXIS_TDATA[2:0],DIADI[6:5],\<const0> ,\<const0> ,\<const0> ,DIADI[4:0]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,S_AXIS_TDATA[31:28],\<const0> ,\<const0> ,\<const0> ,S_AXIS_TDATA[27:23],\<const0> ,\<const0> ,\<const0> ,S_AXIS_TDATA[22:18],\<const0> ,\<const0> ,\<const0> ,S_AXIS_TDATA[17:13]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO({\n_4_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_5_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_6_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[19:15],\n_12_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_13_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_14_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[14:10],\n_20_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_21_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_22_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[9:5],\n_28_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_29_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_30_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[4:0]}),
        .DOBDO({\n_36_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_37_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_38_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_39_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[38:35],\n_44_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_45_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_46_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[34:30],\n_52_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_53_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_54_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[29:25],\n_60_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_61_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_62_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[24:20]}),
        .DOPADOP({\n_68_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_69_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_70_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_71_NO_BMM_INFO.SDP.WIDE_PRIM36.ram }),
        .DOPBDOP({\n_72_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_73_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_74_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_75_NO_BMM_INFO.SDP.WIDE_PRIM36.ram }),
        .ECCPARITY(\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I1),
        .ENBWREN(WEBWE),
        .INJECTDBITERR(\<const0> ),
        .INJECTSBITERR(\<const0> ),
        .RDADDRECC(\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .SBITERR(\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE}));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair18" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \goreg_bm.gstage1_eop.stage1_eop_reg_i_1__2 
       (.I0(D[0]),
        .I1(I2),
        .I2(I3),
        .O(stage1_eop_i));
LUT6 #(
    .INIT(64'h00FF00FF000000B8)) 
     \grss.ram_pkt_empty_d1_i_1__3 
       (.I0(D[0]),
        .I1(I2),
        .I2(I3),
        .I3(p_13_out),
        .I4(I4),
        .I5(I5),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair18" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \pkt_gr1.eop_at_stage2_i_1__2 
       (.I0(D[0]),
        .I1(I2),
        .I2(I3),
        .I3(p_6_out),
        .I4(eop_at_stage2),
        .O(O2));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_v6" *) 
module axis_intercon_421blk_mem_gen_prim_wrapper_v6_27
   (D,
    O1,
    stage1_eop_i,
    O2,
    I1,
    ACLK,
    WEBWE,
    O5,
    O3,
    S_AXIS_TDATA,
    DIADI,
    I2,
    I3,
    p_13_out,
    I4,
    I5,
    p_6_out,
    eop_at_stage2);
  output [38:0]D;
  output O1;
  output stage1_eop_i;
  output O2;
  input I1;
  input ACLK;
  input [0:0]WEBWE;
  input [8:0]O5;
  input [8:0]O3;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input I2;
  input I3;
  input p_13_out;
  input I4;
  input I5;
  input p_6_out;
  input eop_at_stage2;

  wire \<const0> ;
  wire \<const1> ;
  wire ACLK;
  wire [38:0]D;
  wire [6:0]DIADI;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire [8:0]O3;
  wire [8:0]O5;
  wire [31:0]S_AXIS_TDATA;
  wire [0:0]WEBWE;
  wire eop_at_stage2;
  wire \n_12_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_13_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_14_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_20_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_21_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_22_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_28_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_29_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_30_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_36_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_37_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_38_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_39_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_44_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_45_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_46_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_4_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_52_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_53_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_54_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_5_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_60_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_61_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_62_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_68_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_69_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_6_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_70_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_71_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_72_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_73_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_74_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_75_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire p_13_out;
  wire p_6_out;
  wire stage1_eop_i;
  wire \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram 
       (.ADDRARDADDR({\<const1> ,O5,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .ADDRBWRADDR({\<const1> ,O3,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const0> ),
        .CASCADEINB(\<const0> ),
        .CASCADEOUTA(\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ACLK),
        .CLKBWRCLK(ACLK),
        .DBITERR(\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,S_AXIS_TDATA[12:8],\<const0> ,\<const0> ,\<const0> ,S_AXIS_TDATA[7:3],\<const0> ,\<const0> ,\<const0> ,S_AXIS_TDATA[2:0],DIADI[6:5],\<const0> ,\<const0> ,\<const0> ,DIADI[4:0]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,S_AXIS_TDATA[31:28],\<const0> ,\<const0> ,\<const0> ,S_AXIS_TDATA[27:23],\<const0> ,\<const0> ,\<const0> ,S_AXIS_TDATA[22:18],\<const0> ,\<const0> ,\<const0> ,S_AXIS_TDATA[17:13]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO({\n_4_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_5_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_6_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[19:15],\n_12_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_13_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_14_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[14:10],\n_20_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_21_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_22_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[9:5],\n_28_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_29_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_30_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[4:0]}),
        .DOBDO({\n_36_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_37_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_38_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_39_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[38:35],\n_44_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_45_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_46_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[34:30],\n_52_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_53_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_54_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[29:25],\n_60_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_61_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_62_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[24:20]}),
        .DOPADOP({\n_68_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_69_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_70_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_71_NO_BMM_INFO.SDP.WIDE_PRIM36.ram }),
        .DOPBDOP({\n_72_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_73_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_74_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_75_NO_BMM_INFO.SDP.WIDE_PRIM36.ram }),
        .ECCPARITY(\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I1),
        .ENBWREN(WEBWE),
        .INJECTDBITERR(\<const0> ),
        .INJECTSBITERR(\<const0> ),
        .RDADDRECC(\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .SBITERR(\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE}));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair75" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \goreg_bm.gstage1_eop.stage1_eop_reg_i_1 
       (.I0(D[0]),
        .I1(I2),
        .I2(I3),
        .O(stage1_eop_i));
LUT6 #(
    .INIT(64'h00FF00FF000000B8)) 
     \grss.ram_pkt_empty_d1_i_1__0 
       (.I0(D[0]),
        .I1(I2),
        .I2(I3),
        .I3(p_13_out),
        .I4(I4),
        .I5(I5),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair75" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \pkt_gr1.eop_at_stage2_i_1 
       (.I0(D[0]),
        .I1(I2),
        .I2(I3),
        .I3(p_6_out),
        .I4(eop_at_stage2),
        .O(O2));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_v6" *) 
module axis_intercon_421blk_mem_gen_prim_wrapper_v6_57
   (D,
    O1,
    stage1_eop_i,
    O2,
    I1,
    ACLK,
    WEBWE,
    O5,
    O3,
    S_AXIS_TDATA,
    DIADI,
    I2,
    I3,
    p_13_out,
    I4,
    I5,
    p_6_out,
    eop_at_stage2);
  output [38:0]D;
  output O1;
  output stage1_eop_i;
  output O2;
  input I1;
  input ACLK;
  input [0:0]WEBWE;
  input [8:0]O5;
  input [8:0]O3;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input I2;
  input I3;
  input p_13_out;
  input I4;
  input I5;
  input p_6_out;
  input eop_at_stage2;

  wire \<const0> ;
  wire \<const1> ;
  wire ACLK;
  wire [38:0]D;
  wire [6:0]DIADI;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire [8:0]O3;
  wire [8:0]O5;
  wire [31:0]S_AXIS_TDATA;
  wire [0:0]WEBWE;
  wire eop_at_stage2;
  wire \n_12_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_13_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_14_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_20_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_21_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_22_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_28_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_29_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_30_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_36_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_37_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_38_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_39_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_44_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_45_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_46_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_4_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_52_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_53_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_54_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_5_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_60_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_61_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_62_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_68_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_69_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_6_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_70_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_71_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_72_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_73_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_74_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_75_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire p_13_out;
  wire p_6_out;
  wire stage1_eop_i;
  wire \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram 
       (.ADDRARDADDR({\<const1> ,O5,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .ADDRBWRADDR({\<const1> ,O3,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const0> ),
        .CASCADEINB(\<const0> ),
        .CASCADEOUTA(\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ACLK),
        .CLKBWRCLK(ACLK),
        .DBITERR(\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,S_AXIS_TDATA[12:8],\<const0> ,\<const0> ,\<const0> ,S_AXIS_TDATA[7:3],\<const0> ,\<const0> ,\<const0> ,S_AXIS_TDATA[2:0],DIADI[6:5],\<const0> ,\<const0> ,\<const0> ,DIADI[4:0]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,S_AXIS_TDATA[31:28],\<const0> ,\<const0> ,\<const0> ,S_AXIS_TDATA[27:23],\<const0> ,\<const0> ,\<const0> ,S_AXIS_TDATA[22:18],\<const0> ,\<const0> ,\<const0> ,S_AXIS_TDATA[17:13]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO({\n_4_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_5_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_6_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[19:15],\n_12_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_13_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_14_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[14:10],\n_20_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_21_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_22_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[9:5],\n_28_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_29_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_30_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[4:0]}),
        .DOBDO({\n_36_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_37_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_38_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_39_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[38:35],\n_44_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_45_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_46_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[34:30],\n_52_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_53_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_54_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[29:25],\n_60_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_61_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_62_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[24:20]}),
        .DOPADOP({\n_68_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_69_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_70_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_71_NO_BMM_INFO.SDP.WIDE_PRIM36.ram }),
        .DOPBDOP({\n_72_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_73_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_74_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_75_NO_BMM_INFO.SDP.WIDE_PRIM36.ram }),
        .ECCPARITY(\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I1),
        .ENBWREN(WEBWE),
        .INJECTDBITERR(\<const0> ),
        .INJECTSBITERR(\<const0> ),
        .RDADDRECC(\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .SBITERR(\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE}));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair56" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \goreg_bm.gstage1_eop.stage1_eop_reg_i_1__0 
       (.I0(D[0]),
        .I1(I2),
        .I2(I3),
        .O(stage1_eop_i));
LUT6 #(
    .INIT(64'h00FF00FF000000B8)) 
     \grss.ram_pkt_empty_d1_i_1__1 
       (.I0(D[0]),
        .I1(I2),
        .I2(I3),
        .I3(p_13_out),
        .I4(I4),
        .I5(I5),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair56" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \pkt_gr1.eop_at_stage2_i_1__0 
       (.I0(D[0]),
        .I1(I2),
        .I2(I3),
        .I3(p_6_out),
        .I4(eop_at_stage2),
        .O(O2));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_v6" *) 
module axis_intercon_421blk_mem_gen_prim_wrapper_v6_87
   (D,
    O1,
    stage1_eop_i,
    O2,
    I1,
    ACLK,
    WEBWE,
    O5,
    O3,
    S_AXIS_TDATA,
    DIADI,
    I2,
    I3,
    p_13_out,
    I4,
    I5,
    p_6_out,
    eop_at_stage2);
  output [38:0]D;
  output O1;
  output stage1_eop_i;
  output O2;
  input I1;
  input ACLK;
  input [0:0]WEBWE;
  input [8:0]O5;
  input [8:0]O3;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input I2;
  input I3;
  input p_13_out;
  input I4;
  input I5;
  input p_6_out;
  input eop_at_stage2;

  wire \<const0> ;
  wire \<const1> ;
  wire ACLK;
  wire [38:0]D;
  wire [6:0]DIADI;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire [8:0]O3;
  wire [8:0]O5;
  wire [31:0]S_AXIS_TDATA;
  wire [0:0]WEBWE;
  wire eop_at_stage2;
  wire \n_12_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_13_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_14_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_20_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_21_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_22_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_28_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_29_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_30_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_36_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_37_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_38_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_39_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_44_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_45_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_46_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_4_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_52_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_53_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_54_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_5_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_60_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_61_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_62_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_68_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_69_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_6_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_70_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_71_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_72_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_73_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_74_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire \n_75_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ;
  wire p_13_out;
  wire p_6_out;
  wire stage1_eop_i;
  wire \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
(* box_type = "PRIMITIVE" *) 
   RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram 
       (.ADDRARDADDR({\<const1> ,O5,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .ADDRBWRADDR({\<const1> ,O3,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const0> ),
        .CASCADEINB(\<const0> ),
        .CASCADEOUTA(\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ACLK),
        .CLKBWRCLK(ACLK),
        .DBITERR(\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,S_AXIS_TDATA[12:8],\<const0> ,\<const0> ,\<const0> ,S_AXIS_TDATA[7:3],\<const0> ,\<const0> ,\<const0> ,S_AXIS_TDATA[2:0],DIADI[6:5],\<const0> ,\<const0> ,\<const0> ,DIADI[4:0]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,S_AXIS_TDATA[31:28],\<const0> ,\<const0> ,\<const0> ,S_AXIS_TDATA[27:23],\<const0> ,\<const0> ,\<const0> ,S_AXIS_TDATA[22:18],\<const0> ,\<const0> ,\<const0> ,S_AXIS_TDATA[17:13]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO({\n_4_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_5_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_6_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[19:15],\n_12_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_13_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_14_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[14:10],\n_20_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_21_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_22_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[9:5],\n_28_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_29_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_30_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[4:0]}),
        .DOBDO({\n_36_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_37_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_38_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_39_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[38:35],\n_44_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_45_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_46_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[34:30],\n_52_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_53_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_54_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[29:25],\n_60_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_61_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_62_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,D[24:20]}),
        .DOPADOP({\n_68_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_69_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_70_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_71_NO_BMM_INFO.SDP.WIDE_PRIM36.ram }),
        .DOPBDOP({\n_72_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_73_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_74_NO_BMM_INFO.SDP.WIDE_PRIM36.ram ,\n_75_NO_BMM_INFO.SDP.WIDE_PRIM36.ram }),
        .ECCPARITY(\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(I1),
        .ENBWREN(WEBWE),
        .INJECTDBITERR(\<const0> ),
        .INJECTSBITERR(\<const0> ),
        .RDADDRECC(\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .SBITERR(\NLW_NO_BMM_INFO.SDP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE}));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair37" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \goreg_bm.gstage1_eop.stage1_eop_reg_i_1__1 
       (.I0(D[0]),
        .I1(I2),
        .I2(I3),
        .O(stage1_eop_i));
LUT6 #(
    .INIT(64'h00FF00FF000000B8)) 
     \grss.ram_pkt_empty_d1_i_1__2 
       (.I0(D[0]),
        .I1(I2),
        .I2(I3),
        .I3(p_13_out),
        .I4(I4),
        .I5(I5),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair37" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \pkt_gr1.eop_at_stage2_i_1__1 
       (.I0(D[0]),
        .I1(I2),
        .I2(I3),
        .I3(p_6_out),
        .I4(eop_at_stage2),
        .O(O2));
endmodule

module axis_intercon_421blk_mem_gen_top
   (D,
    stage1_eop_i,
    O1,
    I1,
    M00_AXIS_ACLK,
    I2,
    O3,
    O2,
    mi_tdata,
    DIADI,
    tmp_ram_rd_en_reg,
    stage1_eop_reg,
    p_6_out,
    eop_at_stage2);
  output [38:0]D;
  output stage1_eop_i;
  output O1;
  input I1;
  input M00_AXIS_ACLK;
  input I2;
  input [8:0]O3;
  input [8:0]O2;
  input [31:0]mi_tdata;
  input [6:0]DIADI;
  input tmp_ram_rd_en_reg;
  input stage1_eop_reg;
  input p_6_out;
  input eop_at_stage2;

  wire [38:0]D;
  wire [6:0]DIADI;
  wire I1;
  wire I2;
  wire M00_AXIS_ACLK;
  wire O1;
  wire [8:0]O2;
  wire [8:0]O3;
  wire eop_at_stage2;
  wire [31:0]mi_tdata;
  wire p_6_out;
  wire stage1_eop_i;
  wire stage1_eop_reg;
  wire tmp_ram_rd_en_reg;

axis_intercon_421blk_mem_gen_generic_cstr \valid.cstr 
       (.D(D),
        .DIADI(DIADI),
        .I1(I1),
        .I2(I2),
        .M00_AXIS_ACLK(M00_AXIS_ACLK),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .eop_at_stage2(eop_at_stage2),
        .mi_tdata(mi_tdata),
        .p_6_out(p_6_out),
        .stage1_eop_i(stage1_eop_i),
        .stage1_eop_reg(stage1_eop_reg),
        .tmp_ram_rd_en_reg(tmp_ram_rd_en_reg));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module axis_intercon_421blk_mem_gen_top_114
   (D,
    O1,
    stage1_eop_i,
    O2,
    I1,
    ACLK,
    WEBWE,
    O5,
    O3,
    S_AXIS_TDATA,
    DIADI,
    I2,
    I3,
    p_13_out,
    I4,
    I5,
    p_6_out,
    eop_at_stage2);
  output [38:0]D;
  output O1;
  output stage1_eop_i;
  output O2;
  input I1;
  input ACLK;
  input [0:0]WEBWE;
  input [8:0]O5;
  input [8:0]O3;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input I2;
  input I3;
  input p_13_out;
  input I4;
  input I5;
  input p_6_out;
  input eop_at_stage2;

  wire ACLK;
  wire [38:0]D;
  wire [6:0]DIADI;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire [8:0]O3;
  wire [8:0]O5;
  wire [31:0]S_AXIS_TDATA;
  wire [0:0]WEBWE;
  wire eop_at_stage2;
  wire p_13_out;
  wire p_6_out;
  wire stage1_eop_i;

axis_intercon_421blk_mem_gen_generic_cstr_115 \valid.cstr 
       (.ACLK(ACLK),
        .D(D),
        .DIADI(DIADI),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O5(O5),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .WEBWE(WEBWE),
        .eop_at_stage2(eop_at_stage2),
        .p_13_out(p_13_out),
        .p_6_out(p_6_out),
        .stage1_eop_i(stage1_eop_i));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module axis_intercon_421blk_mem_gen_top_24
   (D,
    O1,
    stage1_eop_i,
    O2,
    I1,
    ACLK,
    WEBWE,
    O5,
    O3,
    S_AXIS_TDATA,
    DIADI,
    I2,
    I3,
    p_13_out,
    I4,
    I5,
    p_6_out,
    eop_at_stage2);
  output [38:0]D;
  output O1;
  output stage1_eop_i;
  output O2;
  input I1;
  input ACLK;
  input [0:0]WEBWE;
  input [8:0]O5;
  input [8:0]O3;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input I2;
  input I3;
  input p_13_out;
  input I4;
  input I5;
  input p_6_out;
  input eop_at_stage2;

  wire ACLK;
  wire [38:0]D;
  wire [6:0]DIADI;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire [8:0]O3;
  wire [8:0]O5;
  wire [31:0]S_AXIS_TDATA;
  wire [0:0]WEBWE;
  wire eop_at_stage2;
  wire p_13_out;
  wire p_6_out;
  wire stage1_eop_i;

axis_intercon_421blk_mem_gen_generic_cstr_25 \valid.cstr 
       (.ACLK(ACLK),
        .D(D),
        .DIADI(DIADI),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O5(O5),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .WEBWE(WEBWE),
        .eop_at_stage2(eop_at_stage2),
        .p_13_out(p_13_out),
        .p_6_out(p_6_out),
        .stage1_eop_i(stage1_eop_i));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module axis_intercon_421blk_mem_gen_top_54
   (D,
    O1,
    stage1_eop_i,
    O2,
    I1,
    ACLK,
    WEBWE,
    O5,
    O3,
    S_AXIS_TDATA,
    DIADI,
    I2,
    I3,
    p_13_out,
    I4,
    I5,
    p_6_out,
    eop_at_stage2);
  output [38:0]D;
  output O1;
  output stage1_eop_i;
  output O2;
  input I1;
  input ACLK;
  input [0:0]WEBWE;
  input [8:0]O5;
  input [8:0]O3;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input I2;
  input I3;
  input p_13_out;
  input I4;
  input I5;
  input p_6_out;
  input eop_at_stage2;

  wire ACLK;
  wire [38:0]D;
  wire [6:0]DIADI;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire [8:0]O3;
  wire [8:0]O5;
  wire [31:0]S_AXIS_TDATA;
  wire [0:0]WEBWE;
  wire eop_at_stage2;
  wire p_13_out;
  wire p_6_out;
  wire stage1_eop_i;

axis_intercon_421blk_mem_gen_generic_cstr_55 \valid.cstr 
       (.ACLK(ACLK),
        .D(D),
        .DIADI(DIADI),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O5(O5),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .WEBWE(WEBWE),
        .eop_at_stage2(eop_at_stage2),
        .p_13_out(p_13_out),
        .p_6_out(p_6_out),
        .stage1_eop_i(stage1_eop_i));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module axis_intercon_421blk_mem_gen_top_84
   (D,
    O1,
    stage1_eop_i,
    O2,
    I1,
    ACLK,
    WEBWE,
    O5,
    O3,
    S_AXIS_TDATA,
    DIADI,
    I2,
    I3,
    p_13_out,
    I4,
    I5,
    p_6_out,
    eop_at_stage2);
  output [38:0]D;
  output O1;
  output stage1_eop_i;
  output O2;
  input I1;
  input ACLK;
  input [0:0]WEBWE;
  input [8:0]O5;
  input [8:0]O3;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input I2;
  input I3;
  input p_13_out;
  input I4;
  input I5;
  input p_6_out;
  input eop_at_stage2;

  wire ACLK;
  wire [38:0]D;
  wire [6:0]DIADI;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire [8:0]O3;
  wire [8:0]O5;
  wire [31:0]S_AXIS_TDATA;
  wire [0:0]WEBWE;
  wire eop_at_stage2;
  wire p_13_out;
  wire p_6_out;
  wire stage1_eop_i;

axis_intercon_421blk_mem_gen_generic_cstr_85 \valid.cstr 
       (.ACLK(ACLK),
        .D(D),
        .DIADI(DIADI),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O5(O5),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .WEBWE(WEBWE),
        .eop_at_stage2(eop_at_stage2),
        .p_13_out(p_13_out),
        .p_6_out(p_6_out),
        .stage1_eop_i(stage1_eop_i));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_0" *) 
module axis_intercon_421blk_mem_gen_v8_0__parameterized0
   (D,
    stage1_eop_i,
    O1,
    I1,
    M00_AXIS_ACLK,
    I2,
    O3,
    O2,
    mi_tdata,
    DIADI,
    tmp_ram_rd_en_reg,
    stage1_eop_reg,
    p_6_out,
    eop_at_stage2);
  output [38:0]D;
  output stage1_eop_i;
  output O1;
  input I1;
  input M00_AXIS_ACLK;
  input I2;
  input [8:0]O3;
  input [8:0]O2;
  input [31:0]mi_tdata;
  input [6:0]DIADI;
  input tmp_ram_rd_en_reg;
  input stage1_eop_reg;
  input p_6_out;
  input eop_at_stage2;

  wire [38:0]D;
  wire [6:0]DIADI;
  wire I1;
  wire I2;
  wire M00_AXIS_ACLK;
  wire O1;
  wire [8:0]O2;
  wire [8:0]O3;
  wire eop_at_stage2;
  wire [31:0]mi_tdata;
  wire p_6_out;
  wire stage1_eop_i;
  wire stage1_eop_reg;
  wire tmp_ram_rd_en_reg;

axis_intercon_421blk_mem_gen_v8_0_synth inst_blk_mem_gen
       (.D(D),
        .DIADI(DIADI),
        .I1(I1),
        .I2(I2),
        .M00_AXIS_ACLK(M00_AXIS_ACLK),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .eop_at_stage2(eop_at_stage2),
        .mi_tdata(mi_tdata),
        .p_6_out(p_6_out),
        .stage1_eop_i(stage1_eop_i),
        .stage1_eop_reg(stage1_eop_reg),
        .tmp_ram_rd_en_reg(tmp_ram_rd_en_reg));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_0" *) 
module axis_intercon_421blk_mem_gen_v8_0__parameterized0_112
   (D,
    O1,
    stage1_eop_i,
    O2,
    I1,
    ACLK,
    WEBWE,
    O5,
    O3,
    S_AXIS_TDATA,
    DIADI,
    I2,
    I3,
    p_13_out,
    I4,
    I5,
    p_6_out,
    eop_at_stage2);
  output [38:0]D;
  output O1;
  output stage1_eop_i;
  output O2;
  input I1;
  input ACLK;
  input [0:0]WEBWE;
  input [8:0]O5;
  input [8:0]O3;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input I2;
  input I3;
  input p_13_out;
  input I4;
  input I5;
  input p_6_out;
  input eop_at_stage2;

  wire ACLK;
  wire [38:0]D;
  wire [6:0]DIADI;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire [8:0]O3;
  wire [8:0]O5;
  wire [31:0]S_AXIS_TDATA;
  wire [0:0]WEBWE;
  wire eop_at_stage2;
  wire p_13_out;
  wire p_6_out;
  wire stage1_eop_i;

axis_intercon_421blk_mem_gen_v8_0_synth_113 inst_blk_mem_gen
       (.ACLK(ACLK),
        .D(D),
        .DIADI(DIADI),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O5(O5),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .WEBWE(WEBWE),
        .eop_at_stage2(eop_at_stage2),
        .p_13_out(p_13_out),
        .p_6_out(p_6_out),
        .stage1_eop_i(stage1_eop_i));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_0" *) 
module axis_intercon_421blk_mem_gen_v8_0__parameterized0_22
   (D,
    O1,
    stage1_eop_i,
    O2,
    I1,
    ACLK,
    WEBWE,
    O5,
    O3,
    S_AXIS_TDATA,
    DIADI,
    I2,
    I3,
    p_13_out,
    I4,
    I5,
    p_6_out,
    eop_at_stage2);
  output [38:0]D;
  output O1;
  output stage1_eop_i;
  output O2;
  input I1;
  input ACLK;
  input [0:0]WEBWE;
  input [8:0]O5;
  input [8:0]O3;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input I2;
  input I3;
  input p_13_out;
  input I4;
  input I5;
  input p_6_out;
  input eop_at_stage2;

  wire ACLK;
  wire [38:0]D;
  wire [6:0]DIADI;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire [8:0]O3;
  wire [8:0]O5;
  wire [31:0]S_AXIS_TDATA;
  wire [0:0]WEBWE;
  wire eop_at_stage2;
  wire p_13_out;
  wire p_6_out;
  wire stage1_eop_i;

axis_intercon_421blk_mem_gen_v8_0_synth_23 inst_blk_mem_gen
       (.ACLK(ACLK),
        .D(D),
        .DIADI(DIADI),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O5(O5),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .WEBWE(WEBWE),
        .eop_at_stage2(eop_at_stage2),
        .p_13_out(p_13_out),
        .p_6_out(p_6_out),
        .stage1_eop_i(stage1_eop_i));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_0" *) 
module axis_intercon_421blk_mem_gen_v8_0__parameterized0_52
   (D,
    O1,
    stage1_eop_i,
    O2,
    I1,
    ACLK,
    WEBWE,
    O5,
    O3,
    S_AXIS_TDATA,
    DIADI,
    I2,
    I3,
    p_13_out,
    I4,
    I5,
    p_6_out,
    eop_at_stage2);
  output [38:0]D;
  output O1;
  output stage1_eop_i;
  output O2;
  input I1;
  input ACLK;
  input [0:0]WEBWE;
  input [8:0]O5;
  input [8:0]O3;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input I2;
  input I3;
  input p_13_out;
  input I4;
  input I5;
  input p_6_out;
  input eop_at_stage2;

  wire ACLK;
  wire [38:0]D;
  wire [6:0]DIADI;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire [8:0]O3;
  wire [8:0]O5;
  wire [31:0]S_AXIS_TDATA;
  wire [0:0]WEBWE;
  wire eop_at_stage2;
  wire p_13_out;
  wire p_6_out;
  wire stage1_eop_i;

axis_intercon_421blk_mem_gen_v8_0_synth_53 inst_blk_mem_gen
       (.ACLK(ACLK),
        .D(D),
        .DIADI(DIADI),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O5(O5),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .WEBWE(WEBWE),
        .eop_at_stage2(eop_at_stage2),
        .p_13_out(p_13_out),
        .p_6_out(p_6_out),
        .stage1_eop_i(stage1_eop_i));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_0" *) 
module axis_intercon_421blk_mem_gen_v8_0__parameterized0_82
   (D,
    O1,
    stage1_eop_i,
    O2,
    I1,
    ACLK,
    WEBWE,
    O5,
    O3,
    S_AXIS_TDATA,
    DIADI,
    I2,
    I3,
    p_13_out,
    I4,
    I5,
    p_6_out,
    eop_at_stage2);
  output [38:0]D;
  output O1;
  output stage1_eop_i;
  output O2;
  input I1;
  input ACLK;
  input [0:0]WEBWE;
  input [8:0]O5;
  input [8:0]O3;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input I2;
  input I3;
  input p_13_out;
  input I4;
  input I5;
  input p_6_out;
  input eop_at_stage2;

  wire ACLK;
  wire [38:0]D;
  wire [6:0]DIADI;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire [8:0]O3;
  wire [8:0]O5;
  wire [31:0]S_AXIS_TDATA;
  wire [0:0]WEBWE;
  wire eop_at_stage2;
  wire p_13_out;
  wire p_6_out;
  wire stage1_eop_i;

axis_intercon_421blk_mem_gen_v8_0_synth_83 inst_blk_mem_gen
       (.ACLK(ACLK),
        .D(D),
        .DIADI(DIADI),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O5(O5),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .WEBWE(WEBWE),
        .eop_at_stage2(eop_at_stage2),
        .p_13_out(p_13_out),
        .p_6_out(p_6_out),
        .stage1_eop_i(stage1_eop_i));
endmodule

module axis_intercon_421blk_mem_gen_v8_0_synth
   (D,
    stage1_eop_i,
    O1,
    I1,
    M00_AXIS_ACLK,
    I2,
    O3,
    O2,
    mi_tdata,
    DIADI,
    tmp_ram_rd_en_reg,
    stage1_eop_reg,
    p_6_out,
    eop_at_stage2);
  output [38:0]D;
  output stage1_eop_i;
  output O1;
  input I1;
  input M00_AXIS_ACLK;
  input I2;
  input [8:0]O3;
  input [8:0]O2;
  input [31:0]mi_tdata;
  input [6:0]DIADI;
  input tmp_ram_rd_en_reg;
  input stage1_eop_reg;
  input p_6_out;
  input eop_at_stage2;

  wire [38:0]D;
  wire [6:0]DIADI;
  wire I1;
  wire I2;
  wire M00_AXIS_ACLK;
  wire O1;
  wire [8:0]O2;
  wire [8:0]O3;
  wire eop_at_stage2;
  wire [31:0]mi_tdata;
  wire p_6_out;
  wire stage1_eop_i;
  wire stage1_eop_reg;
  wire tmp_ram_rd_en_reg;

axis_intercon_421blk_mem_gen_top \gnativebmg.native_blk_mem_gen 
       (.D(D),
        .DIADI(DIADI),
        .I1(I1),
        .I2(I2),
        .M00_AXIS_ACLK(M00_AXIS_ACLK),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .eop_at_stage2(eop_at_stage2),
        .mi_tdata(mi_tdata),
        .p_6_out(p_6_out),
        .stage1_eop_i(stage1_eop_i),
        .stage1_eop_reg(stage1_eop_reg),
        .tmp_ram_rd_en_reg(tmp_ram_rd_en_reg));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_0_synth" *) 
module axis_intercon_421blk_mem_gen_v8_0_synth_113
   (D,
    O1,
    stage1_eop_i,
    O2,
    I1,
    ACLK,
    WEBWE,
    O5,
    O3,
    S_AXIS_TDATA,
    DIADI,
    I2,
    I3,
    p_13_out,
    I4,
    I5,
    p_6_out,
    eop_at_stage2);
  output [38:0]D;
  output O1;
  output stage1_eop_i;
  output O2;
  input I1;
  input ACLK;
  input [0:0]WEBWE;
  input [8:0]O5;
  input [8:0]O3;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input I2;
  input I3;
  input p_13_out;
  input I4;
  input I5;
  input p_6_out;
  input eop_at_stage2;

  wire ACLK;
  wire [38:0]D;
  wire [6:0]DIADI;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire [8:0]O3;
  wire [8:0]O5;
  wire [31:0]S_AXIS_TDATA;
  wire [0:0]WEBWE;
  wire eop_at_stage2;
  wire p_13_out;
  wire p_6_out;
  wire stage1_eop_i;

axis_intercon_421blk_mem_gen_top_114 \gnativebmg.native_blk_mem_gen 
       (.ACLK(ACLK),
        .D(D),
        .DIADI(DIADI),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O5(O5),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .WEBWE(WEBWE),
        .eop_at_stage2(eop_at_stage2),
        .p_13_out(p_13_out),
        .p_6_out(p_6_out),
        .stage1_eop_i(stage1_eop_i));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_0_synth" *) 
module axis_intercon_421blk_mem_gen_v8_0_synth_23
   (D,
    O1,
    stage1_eop_i,
    O2,
    I1,
    ACLK,
    WEBWE,
    O5,
    O3,
    S_AXIS_TDATA,
    DIADI,
    I2,
    I3,
    p_13_out,
    I4,
    I5,
    p_6_out,
    eop_at_stage2);
  output [38:0]D;
  output O1;
  output stage1_eop_i;
  output O2;
  input I1;
  input ACLK;
  input [0:0]WEBWE;
  input [8:0]O5;
  input [8:0]O3;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input I2;
  input I3;
  input p_13_out;
  input I4;
  input I5;
  input p_6_out;
  input eop_at_stage2;

  wire ACLK;
  wire [38:0]D;
  wire [6:0]DIADI;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire [8:0]O3;
  wire [8:0]O5;
  wire [31:0]S_AXIS_TDATA;
  wire [0:0]WEBWE;
  wire eop_at_stage2;
  wire p_13_out;
  wire p_6_out;
  wire stage1_eop_i;

axis_intercon_421blk_mem_gen_top_24 \gnativebmg.native_blk_mem_gen 
       (.ACLK(ACLK),
        .D(D),
        .DIADI(DIADI),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O5(O5),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .WEBWE(WEBWE),
        .eop_at_stage2(eop_at_stage2),
        .p_13_out(p_13_out),
        .p_6_out(p_6_out),
        .stage1_eop_i(stage1_eop_i));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_0_synth" *) 
module axis_intercon_421blk_mem_gen_v8_0_synth_53
   (D,
    O1,
    stage1_eop_i,
    O2,
    I1,
    ACLK,
    WEBWE,
    O5,
    O3,
    S_AXIS_TDATA,
    DIADI,
    I2,
    I3,
    p_13_out,
    I4,
    I5,
    p_6_out,
    eop_at_stage2);
  output [38:0]D;
  output O1;
  output stage1_eop_i;
  output O2;
  input I1;
  input ACLK;
  input [0:0]WEBWE;
  input [8:0]O5;
  input [8:0]O3;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input I2;
  input I3;
  input p_13_out;
  input I4;
  input I5;
  input p_6_out;
  input eop_at_stage2;

  wire ACLK;
  wire [38:0]D;
  wire [6:0]DIADI;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire [8:0]O3;
  wire [8:0]O5;
  wire [31:0]S_AXIS_TDATA;
  wire [0:0]WEBWE;
  wire eop_at_stage2;
  wire p_13_out;
  wire p_6_out;
  wire stage1_eop_i;

axis_intercon_421blk_mem_gen_top_54 \gnativebmg.native_blk_mem_gen 
       (.ACLK(ACLK),
        .D(D),
        .DIADI(DIADI),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O5(O5),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .WEBWE(WEBWE),
        .eop_at_stage2(eop_at_stage2),
        .p_13_out(p_13_out),
        .p_6_out(p_6_out),
        .stage1_eop_i(stage1_eop_i));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_0_synth" *) 
module axis_intercon_421blk_mem_gen_v8_0_synth_83
   (D,
    O1,
    stage1_eop_i,
    O2,
    I1,
    ACLK,
    WEBWE,
    O5,
    O3,
    S_AXIS_TDATA,
    DIADI,
    I2,
    I3,
    p_13_out,
    I4,
    I5,
    p_6_out,
    eop_at_stage2);
  output [38:0]D;
  output O1;
  output stage1_eop_i;
  output O2;
  input I1;
  input ACLK;
  input [0:0]WEBWE;
  input [8:0]O5;
  input [8:0]O3;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input I2;
  input I3;
  input p_13_out;
  input I4;
  input I5;
  input p_6_out;
  input eop_at_stage2;

  wire ACLK;
  wire [38:0]D;
  wire [6:0]DIADI;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire [8:0]O3;
  wire [8:0]O5;
  wire [31:0]S_AXIS_TDATA;
  wire [0:0]WEBWE;
  wire eop_at_stage2;
  wire p_13_out;
  wire p_6_out;
  wire stage1_eop_i;

axis_intercon_421blk_mem_gen_top_84 \gnativebmg.native_blk_mem_gen 
       (.ACLK(ACLK),
        .D(D),
        .DIADI(DIADI),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O5(O5),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .WEBWE(WEBWE),
        .eop_at_stage2(eop_at_stage2),
        .p_13_out(p_13_out),
        .p_6_out(p_6_out),
        .stage1_eop_i(stage1_eop_i));
endmodule

module axis_intercon_421compare
   (comp0,
    v1_reg,
    I1);
  output comp0;
  input [3:0]v1_reg;
  input I1;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire comp0;
  wire lopt;
  wire lopt_1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire [3:0]v1_reg;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(lopt),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg));
GND \gmux.gm[0].gm1.m1_CARRY4_GND 
       (.G(lopt));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(lopt_1),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],\<const0> }),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],I1}));
GND \gmux.gm[4].gms.ms_CARRY4_GND 
       (.G(lopt_1));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axis_intercon_421compare_101
   (comp0,
    v1_reg,
    I1);
  output comp0;
  input [3:0]v1_reg;
  input I1;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire comp0;
  wire lopt;
  wire lopt_1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire [3:0]v1_reg;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(lopt),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg));
GND \gmux.gm[0].gm1.m1_CARRY4_GND 
       (.G(lopt));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(lopt_1),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],\<const0> }),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],I1}));
GND \gmux.gm[4].gms.ms_CARRY4_GND 
       (.G(lopt_1));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axis_intercon_421compare_102
   (comp1,
    I3,
    v1_reg_0);
  output comp1;
  input [3:0]I3;
  input [0:0]v1_reg_0;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]I3;
  wire comp1;
  wire lopt;
  wire lopt_1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire [0:0]v1_reg_0;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(lopt),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(I3));
GND \gmux.gm[0].gm1.m1_CARRY4_GND 
       (.G(lopt));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(lopt_1),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],\<const0> }),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],v1_reg_0}));
GND \gmux.gm[4].gms.ms_CARRY4_GND 
       (.G(lopt_1));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axis_intercon_421compare_121
   (comp0,
    v1_reg,
    I1);
  output comp0;
  input [3:0]v1_reg;
  input I1;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire comp0;
  wire lopt;
  wire lopt_1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire [3:0]v1_reg;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(lopt),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg));
GND \gmux.gm[0].gm1.m1_CARRY4_GND 
       (.G(lopt));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(lopt_1),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],\<const0> }),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],I1}));
GND \gmux.gm[4].gms.ms_CARRY4_GND 
       (.G(lopt_1));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axis_intercon_421compare_122
   (comp1,
    v1_reg_0,
    I2);
  output comp1;
  input [3:0]v1_reg_0;
  input I2;

  wire \<const0> ;
  wire \<const1> ;
  wire I2;
  wire comp1;
  wire lopt;
  wire lopt_1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire [3:0]v1_reg_0;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(lopt),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_0));
GND \gmux.gm[0].gm1.m1_CARRY4_GND 
       (.G(lopt));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(lopt_1),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],\<const0> }),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],I2}));
GND \gmux.gm[4].gms.ms_CARRY4_GND 
       (.G(lopt_1));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axis_intercon_421compare_123
   (p_0_in,
    v1_reg_1,
    I3);
  output p_0_in;
  input [3:0]v1_reg_1;
  input I3;

  wire \<const0> ;
  wire \<const1> ;
  wire I3;
  wire lopt;
  wire lopt_1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire p_0_in;
  wire [3:0]v1_reg_1;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(lopt),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_1));
GND \gmux.gm[0].gm1.m1_CARRY4_GND 
       (.G(lopt));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],p_0_in}),
        .CYINIT(lopt_1),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],\<const0> }),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],I3}));
GND \gmux.gm[4].gms.ms_CARRY4_GND 
       (.G(lopt_1));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axis_intercon_421compare_124
   (p_1_in,
    I1,
    v1_reg);
  output p_1_in;
  input [3:0]I1;
  input [0:0]v1_reg;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]I1;
  wire lopt;
  wire lopt_1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire p_1_in;
  wire [0:0]v1_reg;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(lopt),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(I1));
GND \gmux.gm[0].gm1.m1_CARRY4_GND 
       (.G(lopt));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],p_1_in}),
        .CYINIT(lopt_1),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],\<const0> }),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],v1_reg}));
GND \gmux.gm[4].gms.ms_CARRY4_GND 
       (.G(lopt_1));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axis_intercon_421compare_128
   (p_0_in_0,
    I2,
    v1_reg);
  output p_0_in_0;
  input [3:0]I2;
  input [0:0]v1_reg;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]I2;
  wire lopt;
  wire lopt_1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire p_0_in_0;
  wire [0:0]v1_reg;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(lopt),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(I2));
GND \gmux.gm[0].gm1.m1_CARRY4_GND 
       (.G(lopt));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],p_0_in_0}),
        .CYINIT(lopt_1),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],\<const0> }),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],v1_reg}));
GND \gmux.gm[4].gms.ms_CARRY4_GND 
       (.G(lopt_1));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axis_intercon_421compare_131
   (comp0,
    v1_reg,
    I1);
  output comp0;
  input [3:0]v1_reg;
  input I1;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire comp0;
  wire lopt;
  wire lopt_1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire [3:0]v1_reg;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(lopt),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg));
GND \gmux.gm[0].gm1.m1_CARRY4_GND 
       (.G(lopt));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(lopt_1),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],\<const0> }),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],I1}));
GND \gmux.gm[4].gms.ms_CARRY4_GND 
       (.G(lopt_1));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axis_intercon_421compare_132
   (comp1,
    I3,
    v1_reg_0);
  output comp1;
  input [3:0]I3;
  input [0:0]v1_reg_0;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]I3;
  wire comp1;
  wire lopt;
  wire lopt_1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire [0:0]v1_reg_0;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(lopt),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(I3));
GND \gmux.gm[0].gm1.m1_CARRY4_GND 
       (.G(lopt));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(lopt_1),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],\<const0> }),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],v1_reg_0}));
GND \gmux.gm[4].gms.ms_CARRY4_GND 
       (.G(lopt_1));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axis_intercon_421compare_3
   (comp1,
    v1_reg_0,
    I2);
  output comp1;
  input [3:0]v1_reg_0;
  input I2;

  wire \<const0> ;
  wire \<const1> ;
  wire I2;
  wire comp1;
  wire lopt;
  wire lopt_1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire [3:0]v1_reg_0;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(lopt),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_0));
GND \gmux.gm[0].gm1.m1_CARRY4_GND 
       (.G(lopt));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(lopt_1),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],\<const0> }),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],I2}));
GND \gmux.gm[4].gms.ms_CARRY4_GND 
       (.G(lopt_1));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axis_intercon_421compare_31
   (comp0,
    v1_reg,
    I1);
  output comp0;
  input [3:0]v1_reg;
  input I1;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire comp0;
  wire lopt;
  wire lopt_1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire [3:0]v1_reg;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(lopt),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg));
GND \gmux.gm[0].gm1.m1_CARRY4_GND 
       (.G(lopt));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(lopt_1),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],\<const0> }),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],I1}));
GND \gmux.gm[4].gms.ms_CARRY4_GND 
       (.G(lopt_1));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axis_intercon_421compare_32
   (comp1,
    v1_reg_0,
    I2);
  output comp1;
  input [3:0]v1_reg_0;
  input I2;

  wire \<const0> ;
  wire \<const1> ;
  wire I2;
  wire comp1;
  wire lopt;
  wire lopt_1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire [3:0]v1_reg_0;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(lopt),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_0));
GND \gmux.gm[0].gm1.m1_CARRY4_GND 
       (.G(lopt));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(lopt_1),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],\<const0> }),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],I2}));
GND \gmux.gm[4].gms.ms_CARRY4_GND 
       (.G(lopt_1));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axis_intercon_421compare_33
   (p_0_in,
    v1_reg_1,
    I3);
  output p_0_in;
  input [3:0]v1_reg_1;
  input I3;

  wire \<const0> ;
  wire \<const1> ;
  wire I3;
  wire lopt;
  wire lopt_1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire p_0_in;
  wire [3:0]v1_reg_1;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(lopt),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_1));
GND \gmux.gm[0].gm1.m1_CARRY4_GND 
       (.G(lopt));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],p_0_in}),
        .CYINIT(lopt_1),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],\<const0> }),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],I3}));
GND \gmux.gm[4].gms.ms_CARRY4_GND 
       (.G(lopt_1));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axis_intercon_421compare_34
   (p_1_in,
    I1,
    v1_reg);
  output p_1_in;
  input [3:0]I1;
  input [0:0]v1_reg;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]I1;
  wire lopt;
  wire lopt_1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire p_1_in;
  wire [0:0]v1_reg;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(lopt),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(I1));
GND \gmux.gm[0].gm1.m1_CARRY4_GND 
       (.G(lopt));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],p_1_in}),
        .CYINIT(lopt_1),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],\<const0> }),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],v1_reg}));
GND \gmux.gm[4].gms.ms_CARRY4_GND 
       (.G(lopt_1));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axis_intercon_421compare_38
   (p_0_in_0,
    I2,
    v1_reg);
  output p_0_in_0;
  input [3:0]I2;
  input [0:0]v1_reg;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]I2;
  wire lopt;
  wire lopt_1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire p_0_in_0;
  wire [0:0]v1_reg;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(lopt),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(I2));
GND \gmux.gm[0].gm1.m1_CARRY4_GND 
       (.G(lopt));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],p_0_in_0}),
        .CYINIT(lopt_1),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],\<const0> }),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],v1_reg}));
GND \gmux.gm[4].gms.ms_CARRY4_GND 
       (.G(lopt_1));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axis_intercon_421compare_4
   (p_0_in,
    v1_reg_1,
    I3);
  output p_0_in;
  input [3:0]v1_reg_1;
  input I3;

  wire \<const0> ;
  wire \<const1> ;
  wire I3;
  wire lopt;
  wire lopt_1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire p_0_in;
  wire [3:0]v1_reg_1;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(lopt),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_1));
GND \gmux.gm[0].gm1.m1_CARRY4_GND 
       (.G(lopt));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],p_0_in}),
        .CYINIT(lopt_1),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],\<const0> }),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],I3}));
GND \gmux.gm[4].gms.ms_CARRY4_GND 
       (.G(lopt_1));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axis_intercon_421compare_41
   (comp0,
    v1_reg,
    I1);
  output comp0;
  input [3:0]v1_reg;
  input I1;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire comp0;
  wire lopt;
  wire lopt_1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire [3:0]v1_reg;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(lopt),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg));
GND \gmux.gm[0].gm1.m1_CARRY4_GND 
       (.G(lopt));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(lopt_1),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],\<const0> }),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],I1}));
GND \gmux.gm[4].gms.ms_CARRY4_GND 
       (.G(lopt_1));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axis_intercon_421compare_42
   (comp1,
    I3,
    v1_reg_0);
  output comp1;
  input [3:0]I3;
  input [0:0]v1_reg_0;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]I3;
  wire comp1;
  wire lopt;
  wire lopt_1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire [0:0]v1_reg_0;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(lopt),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(I3));
GND \gmux.gm[0].gm1.m1_CARRY4_GND 
       (.G(lopt));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(lopt_1),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],\<const0> }),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],v1_reg_0}));
GND \gmux.gm[4].gms.ms_CARRY4_GND 
       (.G(lopt_1));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axis_intercon_421compare_5
   (p_1_in,
    I1,
    v1_reg);
  output p_1_in;
  input [3:0]I1;
  input [0:0]v1_reg;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]I1;
  wire lopt;
  wire lopt_1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire p_1_in;
  wire [0:0]v1_reg;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(lopt),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(I1));
GND \gmux.gm[0].gm1.m1_CARRY4_GND 
       (.G(lopt));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],p_1_in}),
        .CYINIT(lopt_1),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],\<const0> }),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],v1_reg}));
GND \gmux.gm[4].gms.ms_CARRY4_GND 
       (.G(lopt_1));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axis_intercon_421compare_6
   (p_0_in_0,
    I2,
    v1_reg);
  output p_0_in_0;
  input [3:0]I2;
  input [0:0]v1_reg;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]I2;
  wire lopt;
  wire lopt_1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire p_0_in_0;
  wire [0:0]v1_reg;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(lopt),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(I2));
GND \gmux.gm[0].gm1.m1_CARRY4_GND 
       (.G(lopt));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],p_0_in_0}),
        .CYINIT(lopt_1),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],\<const0> }),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],v1_reg}));
GND \gmux.gm[4].gms.ms_CARRY4_GND 
       (.G(lopt_1));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axis_intercon_421compare_61
   (comp0,
    v1_reg,
    I1);
  output comp0;
  input [3:0]v1_reg;
  input I1;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire comp0;
  wire lopt;
  wire lopt_1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire [3:0]v1_reg;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(lopt),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg));
GND \gmux.gm[0].gm1.m1_CARRY4_GND 
       (.G(lopt));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(lopt_1),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],\<const0> }),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],I1}));
GND \gmux.gm[4].gms.ms_CARRY4_GND 
       (.G(lopt_1));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axis_intercon_421compare_62
   (comp1,
    v1_reg_0,
    I2);
  output comp1;
  input [3:0]v1_reg_0;
  input I2;

  wire \<const0> ;
  wire \<const1> ;
  wire I2;
  wire comp1;
  wire lopt;
  wire lopt_1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire [3:0]v1_reg_0;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(lopt),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_0));
GND \gmux.gm[0].gm1.m1_CARRY4_GND 
       (.G(lopt));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(lopt_1),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],\<const0> }),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],I2}));
GND \gmux.gm[4].gms.ms_CARRY4_GND 
       (.G(lopt_1));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axis_intercon_421compare_63
   (p_0_in,
    v1_reg_1,
    I3);
  output p_0_in;
  input [3:0]v1_reg_1;
  input I3;

  wire \<const0> ;
  wire \<const1> ;
  wire I3;
  wire lopt;
  wire lopt_1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire p_0_in;
  wire [3:0]v1_reg_1;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(lopt),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_1));
GND \gmux.gm[0].gm1.m1_CARRY4_GND 
       (.G(lopt));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],p_0_in}),
        .CYINIT(lopt_1),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],\<const0> }),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],I3}));
GND \gmux.gm[4].gms.ms_CARRY4_GND 
       (.G(lopt_1));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axis_intercon_421compare_64
   (p_1_in,
    I1,
    v1_reg);
  output p_1_in;
  input [3:0]I1;
  input [0:0]v1_reg;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]I1;
  wire lopt;
  wire lopt_1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire p_1_in;
  wire [0:0]v1_reg;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(lopt),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(I1));
GND \gmux.gm[0].gm1.m1_CARRY4_GND 
       (.G(lopt));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],p_1_in}),
        .CYINIT(lopt_1),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],\<const0> }),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],v1_reg}));
GND \gmux.gm[4].gms.ms_CARRY4_GND 
       (.G(lopt_1));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axis_intercon_421compare_68
   (p_0_in_0,
    I2,
    v1_reg);
  output p_0_in_0;
  input [3:0]I2;
  input [0:0]v1_reg;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]I2;
  wire lopt;
  wire lopt_1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire p_0_in_0;
  wire [0:0]v1_reg;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(lopt),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(I2));
GND \gmux.gm[0].gm1.m1_CARRY4_GND 
       (.G(lopt));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],p_0_in_0}),
        .CYINIT(lopt_1),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],\<const0> }),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],v1_reg}));
GND \gmux.gm[4].gms.ms_CARRY4_GND 
       (.G(lopt_1));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axis_intercon_421compare_71
   (comp0,
    v1_reg,
    I1);
  output comp0;
  input [3:0]v1_reg;
  input I1;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire comp0;
  wire lopt;
  wire lopt_1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire [3:0]v1_reg;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(lopt),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg));
GND \gmux.gm[0].gm1.m1_CARRY4_GND 
       (.G(lopt));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(lopt_1),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],\<const0> }),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],I1}));
GND \gmux.gm[4].gms.ms_CARRY4_GND 
       (.G(lopt_1));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axis_intercon_421compare_72
   (comp1,
    I3,
    v1_reg_0);
  output comp1;
  input [3:0]I3;
  input [0:0]v1_reg_0;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]I3;
  wire comp1;
  wire lopt;
  wire lopt_1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire [0:0]v1_reg_0;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(lopt),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(I3));
GND \gmux.gm[0].gm1.m1_CARRY4_GND 
       (.G(lopt));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(lopt_1),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],\<const0> }),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],v1_reg_0}));
GND \gmux.gm[4].gms.ms_CARRY4_GND 
       (.G(lopt_1));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axis_intercon_421compare_8
   (comp0,
    v1_reg,
    I1);
  output comp0;
  input [3:0]v1_reg;
  input I1;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire comp0;
  wire lopt;
  wire lopt_1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire [3:0]v1_reg;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(lopt),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg));
GND \gmux.gm[0].gm1.m1_CARRY4_GND 
       (.G(lopt));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(lopt_1),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],\<const0> }),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],I1}));
GND \gmux.gm[4].gms.ms_CARRY4_GND 
       (.G(lopt_1));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axis_intercon_421compare_9
   (comp1,
    I3,
    v1_reg_0);
  output comp1;
  input [3:0]I3;
  input [0:0]v1_reg_0;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]I3;
  wire comp1;
  wire lopt;
  wire lopt_1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire [0:0]v1_reg_0;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(lopt),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(I3));
GND \gmux.gm[0].gm1.m1_CARRY4_GND 
       (.G(lopt));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(lopt_1),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],\<const0> }),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],v1_reg_0}));
GND \gmux.gm[4].gms.ms_CARRY4_GND 
       (.G(lopt_1));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axis_intercon_421compare_91
   (comp0,
    v1_reg,
    I1);
  output comp0;
  input [3:0]v1_reg;
  input I1;

  wire \<const0> ;
  wire \<const1> ;
  wire I1;
  wire comp0;
  wire lopt;
  wire lopt_1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire [3:0]v1_reg;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(lopt),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg));
GND \gmux.gm[0].gm1.m1_CARRY4_GND 
       (.G(lopt));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(lopt_1),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],\<const0> }),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],I1}));
GND \gmux.gm[4].gms.ms_CARRY4_GND 
       (.G(lopt_1));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axis_intercon_421compare_92
   (comp1,
    v1_reg_0,
    I2);
  output comp1;
  input [3:0]v1_reg_0;
  input I2;

  wire \<const0> ;
  wire \<const1> ;
  wire I2;
  wire comp1;
  wire lopt;
  wire lopt_1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire [3:0]v1_reg_0;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(lopt),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_0));
GND \gmux.gm[0].gm1.m1_CARRY4_GND 
       (.G(lopt));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(lopt_1),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],\<const0> }),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],I2}));
GND \gmux.gm[4].gms.ms_CARRY4_GND 
       (.G(lopt_1));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axis_intercon_421compare_93
   (p_0_in,
    v1_reg_1,
    I3);
  output p_0_in;
  input [3:0]v1_reg_1;
  input I3;

  wire \<const0> ;
  wire \<const1> ;
  wire I3;
  wire lopt;
  wire lopt_1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire p_0_in;
  wire [3:0]v1_reg_1;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(lopt),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_1));
GND \gmux.gm[0].gm1.m1_CARRY4_GND 
       (.G(lopt));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],p_0_in}),
        .CYINIT(lopt_1),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],\<const0> }),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],I3}));
GND \gmux.gm[4].gms.ms_CARRY4_GND 
       (.G(lopt_1));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axis_intercon_421compare_94
   (p_1_in,
    I1,
    v1_reg);
  output p_1_in;
  input [3:0]I1;
  input [0:0]v1_reg;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]I1;
  wire lopt;
  wire lopt_1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire p_1_in;
  wire [0:0]v1_reg;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(lopt),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(I1));
GND \gmux.gm[0].gm1.m1_CARRY4_GND 
       (.G(lopt));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],p_1_in}),
        .CYINIT(lopt_1),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],\<const0> }),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],v1_reg}));
GND \gmux.gm[4].gms.ms_CARRY4_GND 
       (.G(lopt_1));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module axis_intercon_421compare_98
   (p_0_in_0,
    I2,
    v1_reg);
  output p_0_in_0;
  input [3:0]I2;
  input [0:0]v1_reg;

  wire \<const0> ;
  wire \<const1> ;
  wire [3:0]I2;
  wire lopt;
  wire lopt_1;
  wire \n_0_gmux.gm[3].gms.ms ;
  wire p_0_in_0;
  wire [0:0]v1_reg;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(lopt),
        .CO({\n_0_gmux.gm[3].gms.ms ,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(I2));
GND \gmux.gm[0].gm1.m1_CARRY4_GND 
       (.G(lopt));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* box_type = "PRIMITIVE" *) 
   CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(\n_0_gmux.gm[3].gms.ms ),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],p_0_in_0}),
        .CYINIT(lopt_1),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],\<const0> }),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],v1_reg}));
GND \gmux.gm[4].gms.ms_CARRY4_GND 
       (.G(lopt_1));
endmodule

module axis_intercon_421fifo_generator_ramfifo
   (O1,
    p_2_out,
    O2,
    O3,
    D,
    M00_AXIS_TVALID,
    O4,
    M00_AXIS_ACLK,
    I1,
    mi_tdata,
    DIADI,
    M00_AXIS_TREADY,
    I2,
    Q,
    DI,
    S,
    I3,
    I4,
    I5);
  output O1;
  output p_2_out;
  output O2;
  output O3;
  output [9:0]D;
  output M00_AXIS_TVALID;
  output [38:0]O4;
  input M00_AXIS_ACLK;
  input I1;
  input [31:0]mi_tdata;
  input [6:0]DIADI;
  input M00_AXIS_TREADY;
  input I2;
  input [7:0]Q;
  input [1:0]DI;
  input [1:0]S;
  input [3:0]I3;
  input [1:0]I4;
  input I5;

  wire \<const0> ;
  wire \<const1> ;
  wire [9:0]D;
  wire [1:0]DI;
  wire [6:0]DIADI;
  wire I1;
  wire I2;
  wire [3:0]I3;
  wire [1:0]I4;
  wire I5;
  wire M00_AXIS_ACLK;
  wire M00_AXIS_TREADY;
  wire M00_AXIS_TVALID;
  wire O1;
  wire O2;
  wire O3;
  wire [38:0]O4;
  wire [7:0]Q;
  wire [1:0]S;
  wire [3:0]\c1/v1_reg ;
  wire [3:0]\c2/v1_reg ;
  wire [0:0]doutb;
  wire eop_at_stage2;
  wire [3:0]\grss.rd_pntr_sts/c1/v1_reg ;
  wire [3:0]\grss.rd_pntr_sts/c2/v1_reg ;
  wire \gwss.wsts/comp0 ;
  wire \gwss.wsts/comp1 ;
  wire \gwss.wsts/p_0_in ;
  wire \gwss.wsts/p_2_out ;
  wire \gwss.wsts/ram_full_comb ;
  wire [31:0]mi_tdata;
  wire \n_10_gpkt_fifo.pkt_mem ;
  wire \n_11_gpkt_fifo.pkt_mem ;
  wire \n_12_gpkt_fifo.pkt_mem ;
  wire \n_13_gpkt_fifo.pkt_mem ;
  wire \n_13_gpkt_fifo.pkt_rd ;
  wire \n_14_gpkt_fifo.pkt_mem ;
  wire \n_14_gpkt_fifo.pkt_rd ;
  wire \n_15_gpkt_fifo.pkt_mem ;
  wire \n_15_gpkt_fifo.pkt_rd ;
  wire \n_16_gpkt_fifo.pkt_mem ;
  wire \n_17_gpkt_fifo.pkt_mem ;
  wire \n_18_gpkt_fifo.pkt_mem ;
  wire \n_19_gpkt_fifo.pkt_mem ;
  wire \n_20_gpkt_fifo.pkt_mem ;
  wire \n_21_gpkt_fifo.pkt_mem ;
  wire \n_22_gpkt_fifo.pkt_mem ;
  wire \n_23_gpkt_fifo.pkt_mem ;
  wire \n_24_gpkt_fifo.pkt_mem ;
  wire \n_25_gpkt_fifo.pkt_mem ;
  wire \n_26_gpkt_fifo.pkt_mem ;
  wire \n_27_gpkt_fifo.pkt_mem ;
  wire \n_28_gpkt_fifo.pkt_mem ;
  wire \n_29_gpkt_fifo.pkt_mem ;
  wire \n_2_gpkt_fifo.pkt_rd ;
  wire n_2_rstblk;
  wire \n_30_gpkt_fifo.pkt_mem ;
  wire \n_30_gpkt_fifo.pkt_rd ;
  wire \n_31_gpkt_fifo.pkt_mem ;
  wire \n_32_gpkt_fifo.pkt_mem ;
  wire \n_33_gpkt_fifo.pkt_mem ;
  wire \n_34_gpkt_fifo.pkt_mem ;
  wire \n_35_gpkt_fifo.pkt_mem ;
  wire \n_36_gpkt_fifo.pkt_mem ;
  wire \n_37_gpkt_fifo.pkt_mem ;
  wire \n_38_gpkt_fifo.pkt_mem ;
  wire \n_39_gpkt_fifo.pkt_mem ;
  wire \n_3_gpkt_fifo.pkt_rd ;
  wire n_3_rstblk;
  wire \n_40_gpkt_fifo.pkt_mem ;
  wire \n_41_gpkt_fifo.pkt_mem ;
  wire \n_42_gpkt_fifo.pkt_mem ;
  wire \n_43_gpkt_fifo.pkt_mem ;
  wire \n_4_gpkt_fifo.pkt_mem ;
  wire n_4_rstblk;
  wire \n_56_gpkt_fifo.pkt_rd ;
  wire \n_5_gpkt_fifo.pkt_mem ;
  wire n_5_rstblk;
  wire \n_6_gpkt_fifo.pkt_mem ;
  wire \n_6_gpkt_fifo.pkt_wr ;
  wire \n_7_gpkt_fifo.pkt_mem ;
  wire \n_8_gpkt_fifo.pkt_mem ;
  wire \n_9_gpkt_fifo.pkt_mem ;
  wire [7:0]p_0_out;
  wire p_12_out;
  wire p_2_out;
  wire p_6_out;
  wire partial_packet;
  wire [7:0]rd_pkt_count_i;
  wire [8:0]rd_pntr_pkt;
  wire [7:0]rd_pntr_plus1;
  wire rst_full_gen_i;
  wire stage1_eop_i;
  wire stage1_eop_reg;
  wire tmp_ram_rd_en_reg;
  wire wr_eop;
  wire [8:8]wr_pkt_count_i;
  wire [8:0]wr_pntr_pkt;
  wire [8:8]wr_pntr_plus1;
  wire [8:8]wr_pntr_plus2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[0] 
       (.C(M00_AXIS_ACLK),
        .CE(\n_30_gpkt_fifo.pkt_rd ),
        .D(\n_43_gpkt_fifo.pkt_mem ),
        .Q(O4[0]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[10] 
       (.C(M00_AXIS_ACLK),
        .CE(\n_30_gpkt_fifo.pkt_rd ),
        .D(\n_33_gpkt_fifo.pkt_mem ),
        .Q(O4[10]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[11] 
       (.C(M00_AXIS_ACLK),
        .CE(\n_30_gpkt_fifo.pkt_rd ),
        .D(\n_32_gpkt_fifo.pkt_mem ),
        .Q(O4[11]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[12] 
       (.C(M00_AXIS_ACLK),
        .CE(\n_30_gpkt_fifo.pkt_rd ),
        .D(\n_31_gpkt_fifo.pkt_mem ),
        .Q(O4[12]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[13] 
       (.C(M00_AXIS_ACLK),
        .CE(\n_30_gpkt_fifo.pkt_rd ),
        .D(\n_30_gpkt_fifo.pkt_mem ),
        .Q(O4[13]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[14] 
       (.C(M00_AXIS_ACLK),
        .CE(\n_30_gpkt_fifo.pkt_rd ),
        .D(\n_29_gpkt_fifo.pkt_mem ),
        .Q(O4[14]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[15] 
       (.C(M00_AXIS_ACLK),
        .CE(\n_30_gpkt_fifo.pkt_rd ),
        .D(\n_28_gpkt_fifo.pkt_mem ),
        .Q(O4[15]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[16] 
       (.C(M00_AXIS_ACLK),
        .CE(\n_30_gpkt_fifo.pkt_rd ),
        .D(\n_27_gpkt_fifo.pkt_mem ),
        .Q(O4[16]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[17] 
       (.C(M00_AXIS_ACLK),
        .CE(\n_30_gpkt_fifo.pkt_rd ),
        .D(\n_26_gpkt_fifo.pkt_mem ),
        .Q(O4[17]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[18] 
       (.C(M00_AXIS_ACLK),
        .CE(\n_30_gpkt_fifo.pkt_rd ),
        .D(\n_25_gpkt_fifo.pkt_mem ),
        .Q(O4[18]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[19] 
       (.C(M00_AXIS_ACLK),
        .CE(\n_30_gpkt_fifo.pkt_rd ),
        .D(\n_24_gpkt_fifo.pkt_mem ),
        .Q(O4[19]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[1] 
       (.C(M00_AXIS_ACLK),
        .CE(\n_30_gpkt_fifo.pkt_rd ),
        .D(\n_42_gpkt_fifo.pkt_mem ),
        .Q(O4[1]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[20] 
       (.C(M00_AXIS_ACLK),
        .CE(\n_30_gpkt_fifo.pkt_rd ),
        .D(\n_23_gpkt_fifo.pkt_mem ),
        .Q(O4[20]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[21] 
       (.C(M00_AXIS_ACLK),
        .CE(\n_30_gpkt_fifo.pkt_rd ),
        .D(\n_22_gpkt_fifo.pkt_mem ),
        .Q(O4[21]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[22] 
       (.C(M00_AXIS_ACLK),
        .CE(\n_30_gpkt_fifo.pkt_rd ),
        .D(\n_21_gpkt_fifo.pkt_mem ),
        .Q(O4[22]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[23] 
       (.C(M00_AXIS_ACLK),
        .CE(\n_30_gpkt_fifo.pkt_rd ),
        .D(\n_20_gpkt_fifo.pkt_mem ),
        .Q(O4[23]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[24] 
       (.C(M00_AXIS_ACLK),
        .CE(\n_30_gpkt_fifo.pkt_rd ),
        .D(\n_19_gpkt_fifo.pkt_mem ),
        .Q(O4[24]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[25] 
       (.C(M00_AXIS_ACLK),
        .CE(\n_30_gpkt_fifo.pkt_rd ),
        .D(\n_18_gpkt_fifo.pkt_mem ),
        .Q(O4[25]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[26] 
       (.C(M00_AXIS_ACLK),
        .CE(\n_30_gpkt_fifo.pkt_rd ),
        .D(\n_17_gpkt_fifo.pkt_mem ),
        .Q(O4[26]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[27] 
       (.C(M00_AXIS_ACLK),
        .CE(\n_30_gpkt_fifo.pkt_rd ),
        .D(\n_16_gpkt_fifo.pkt_mem ),
        .Q(O4[27]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[28] 
       (.C(M00_AXIS_ACLK),
        .CE(\n_30_gpkt_fifo.pkt_rd ),
        .D(\n_15_gpkt_fifo.pkt_mem ),
        .Q(O4[28]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[29] 
       (.C(M00_AXIS_ACLK),
        .CE(\n_30_gpkt_fifo.pkt_rd ),
        .D(\n_14_gpkt_fifo.pkt_mem ),
        .Q(O4[29]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[2] 
       (.C(M00_AXIS_ACLK),
        .CE(\n_30_gpkt_fifo.pkt_rd ),
        .D(\n_41_gpkt_fifo.pkt_mem ),
        .Q(O4[2]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[30] 
       (.C(M00_AXIS_ACLK),
        .CE(\n_30_gpkt_fifo.pkt_rd ),
        .D(\n_13_gpkt_fifo.pkt_mem ),
        .Q(O4[30]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[31] 
       (.C(M00_AXIS_ACLK),
        .CE(\n_30_gpkt_fifo.pkt_rd ),
        .D(\n_12_gpkt_fifo.pkt_mem ),
        .Q(O4[31]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[32] 
       (.C(M00_AXIS_ACLK),
        .CE(\n_30_gpkt_fifo.pkt_rd ),
        .D(\n_11_gpkt_fifo.pkt_mem ),
        .Q(O4[32]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[33] 
       (.C(M00_AXIS_ACLK),
        .CE(\n_30_gpkt_fifo.pkt_rd ),
        .D(\n_10_gpkt_fifo.pkt_mem ),
        .Q(O4[33]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[34] 
       (.C(M00_AXIS_ACLK),
        .CE(\n_30_gpkt_fifo.pkt_rd ),
        .D(\n_9_gpkt_fifo.pkt_mem ),
        .Q(O4[34]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[35] 
       (.C(M00_AXIS_ACLK),
        .CE(\n_30_gpkt_fifo.pkt_rd ),
        .D(\n_8_gpkt_fifo.pkt_mem ),
        .Q(O4[35]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[36] 
       (.C(M00_AXIS_ACLK),
        .CE(\n_30_gpkt_fifo.pkt_rd ),
        .D(\n_7_gpkt_fifo.pkt_mem ),
        .Q(O4[36]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[37] 
       (.C(M00_AXIS_ACLK),
        .CE(\n_30_gpkt_fifo.pkt_rd ),
        .D(\n_6_gpkt_fifo.pkt_mem ),
        .Q(O4[37]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[38] 
       (.C(M00_AXIS_ACLK),
        .CE(\n_30_gpkt_fifo.pkt_rd ),
        .D(\n_5_gpkt_fifo.pkt_mem ),
        .Q(O4[38]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[3] 
       (.C(M00_AXIS_ACLK),
        .CE(\n_30_gpkt_fifo.pkt_rd ),
        .D(\n_40_gpkt_fifo.pkt_mem ),
        .Q(O4[3]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[4] 
       (.C(M00_AXIS_ACLK),
        .CE(\n_30_gpkt_fifo.pkt_rd ),
        .D(\n_39_gpkt_fifo.pkt_mem ),
        .Q(O4[4]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[5] 
       (.C(M00_AXIS_ACLK),
        .CE(\n_30_gpkt_fifo.pkt_rd ),
        .D(\n_38_gpkt_fifo.pkt_mem ),
        .Q(O4[5]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[6] 
       (.C(M00_AXIS_ACLK),
        .CE(\n_30_gpkt_fifo.pkt_rd ),
        .D(\n_37_gpkt_fifo.pkt_mem ),
        .Q(O4[6]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[7] 
       (.C(M00_AXIS_ACLK),
        .CE(\n_30_gpkt_fifo.pkt_rd ),
        .D(\n_36_gpkt_fifo.pkt_mem ),
        .Q(O4[7]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[8] 
       (.C(M00_AXIS_ACLK),
        .CE(\n_30_gpkt_fifo.pkt_rd ),
        .D(\n_35_gpkt_fifo.pkt_mem ),
        .Q(O4[8]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[9] 
       (.C(M00_AXIS_ACLK),
        .CE(\n_30_gpkt_fifo.pkt_rd ),
        .D(\n_34_gpkt_fifo.pkt_mem ),
        .Q(O4[9]),
        .R(\<const0> ));
FDCE #(
    .INIT(1'b0)) 
     \gpkt_fifo.gdummy_wr_eop.partial_packet_reg 
       (.C(M00_AXIS_ACLK),
        .CE(\<const1> ),
        .CLR(O1),
        .D(\n_56_gpkt_fifo.pkt_rd ),
        .Q(partial_packet));
axis_intercon_421memory \gpkt_fifo.pkt_mem 
       (.DIADI(DIADI),
        .DOADO(doutb),
        .E(\n_3_gpkt_fifo.pkt_rd ),
        .I1(\n_2_gpkt_fifo.pkt_rd ),
        .I2(I1),
        .M00_AXIS_ACLK(M00_AXIS_ACLK),
        .O1(\n_4_gpkt_fifo.pkt_mem ),
        .O2(wr_pntr_pkt),
        .O3(rd_pntr_pkt),
        .O4({\n_5_gpkt_fifo.pkt_mem ,\n_6_gpkt_fifo.pkt_mem ,\n_7_gpkt_fifo.pkt_mem ,\n_8_gpkt_fifo.pkt_mem ,\n_9_gpkt_fifo.pkt_mem ,\n_10_gpkt_fifo.pkt_mem ,\n_11_gpkt_fifo.pkt_mem ,\n_12_gpkt_fifo.pkt_mem ,\n_13_gpkt_fifo.pkt_mem ,\n_14_gpkt_fifo.pkt_mem ,\n_15_gpkt_fifo.pkt_mem ,\n_16_gpkt_fifo.pkt_mem ,\n_17_gpkt_fifo.pkt_mem ,\n_18_gpkt_fifo.pkt_mem ,\n_19_gpkt_fifo.pkt_mem ,\n_20_gpkt_fifo.pkt_mem ,\n_21_gpkt_fifo.pkt_mem ,\n_22_gpkt_fifo.pkt_mem ,\n_23_gpkt_fifo.pkt_mem ,\n_24_gpkt_fifo.pkt_mem ,\n_25_gpkt_fifo.pkt_mem ,\n_26_gpkt_fifo.pkt_mem ,\n_27_gpkt_fifo.pkt_mem ,\n_28_gpkt_fifo.pkt_mem ,\n_29_gpkt_fifo.pkt_mem ,\n_30_gpkt_fifo.pkt_mem ,\n_31_gpkt_fifo.pkt_mem ,\n_32_gpkt_fifo.pkt_mem ,\n_33_gpkt_fifo.pkt_mem ,\n_34_gpkt_fifo.pkt_mem ,\n_35_gpkt_fifo.pkt_mem ,\n_36_gpkt_fifo.pkt_mem ,\n_37_gpkt_fifo.pkt_mem ,\n_38_gpkt_fifo.pkt_mem ,\n_39_gpkt_fifo.pkt_mem ,\n_40_gpkt_fifo.pkt_mem ,\n_41_gpkt_fifo.pkt_mem ,\n_42_gpkt_fifo.pkt_mem ,\n_43_gpkt_fifo.pkt_mem }),
        .Q(n_5_rstblk),
        .eop_at_stage2(eop_at_stage2),
        .mi_tdata(mi_tdata),
        .p_6_out(p_6_out),
        .stage1_eop_i(stage1_eop_i),
        .stage1_eop_reg(stage1_eop_reg),
        .tmp_ram_rd_en_reg(tmp_ram_rd_en_reg));
axis_intercon_421rd_logic_pkt_fifo \gpkt_fifo.pkt_rd 
       (.D(D),
        .DI(DI),
        .DIADI(DIADI[0]),
        .DOADO(doutb),
        .E(\n_3_gpkt_fifo.pkt_rd ),
        .I1(\c1/v1_reg ),
        .I10(I3),
        .I11(I4),
        .I12(I1),
        .I13(wr_pkt_count_i),
        .I14(\n_6_gpkt_fifo.pkt_wr ),
        .I2(\c2/v1_reg ),
        .I3(\grss.rd_pntr_sts/c2/v1_reg ),
        .I4(\n_4_gpkt_fifo.pkt_mem ),
        .I5(wr_pntr_pkt[8]),
        .I6(wr_pntr_plus2),
        .I7(wr_pntr_plus1),
        .I8(I2),
        .I9(Q),
        .M00_AXIS_ACLK(M00_AXIS_ACLK),
        .M00_AXIS_TREADY(M00_AXIS_TREADY),
        .M00_AXIS_TVALID(M00_AXIS_TVALID),
        .O1(O2),
        .O10(p_0_out),
        .O11(rd_pkt_count_i),
        .O12(\n_56_gpkt_fifo.pkt_rd ),
        .O2(\n_2_gpkt_fifo.pkt_rd ),
        .O3(rd_pntr_pkt),
        .O4(\n_13_gpkt_fifo.pkt_rd ),
        .O5(\n_14_gpkt_fifo.pkt_rd ),
        .O6(\n_15_gpkt_fifo.pkt_rd ),
        .O7(wr_eop),
        .O8(\n_30_gpkt_fifo.pkt_rd ),
        .O9(rd_pntr_plus1),
        .Q({n_4_rstblk,n_5_rstblk}),
        .S(S),
        .comp0(\gwss.wsts/comp0 ),
        .comp1(\gwss.wsts/comp1 ),
        .eop_at_stage2(eop_at_stage2),
        .p_0_in(\gwss.wsts/p_0_in ),
        .p_12_out(p_12_out),
        .p_2_out(p_2_out),
        .p_2_out_0(\gwss.wsts/p_2_out ),
        .p_6_out(p_6_out),
        .partial_packet(partial_packet),
        .ram_full_comb(\gwss.wsts/ram_full_comb ),
        .rst_full_gen_i(rst_full_gen_i),
        .stage1_eop_i(stage1_eop_i),
        .stage1_eop_reg(stage1_eop_reg),
        .tmp_ram_rd_en_reg(tmp_ram_rd_en_reg),
        .v1_reg(\grss.rd_pntr_sts/c1/v1_reg ));
axis_intercon_421wr_logic_pkt_fifo \gpkt_fifo.pkt_wr 
       (.AR(n_2_rstblk),
        .DIADI(DIADI[0]),
        .E(wr_eop),
        .I1(\n_15_gpkt_fifo.pkt_rd ),
        .I2(\n_14_gpkt_fifo.pkt_rd ),
        .I3(\n_13_gpkt_fifo.pkt_rd ),
        .I4(n_3_rstblk),
        .I5(I1),
        .I6(rd_pntr_pkt[7:0]),
        .M00_AXIS_ACLK(M00_AXIS_ACLK),
        .O1(\n_6_gpkt_fifo.pkt_wr ),
        .O10(p_0_out),
        .O11(rd_pkt_count_i),
        .O2(wr_pntr_pkt),
        .O3(O3),
        .O4(wr_pntr_plus1),
        .O5(\c1/v1_reg ),
        .O6(wr_pkt_count_i),
        .O7(\c2/v1_reg ),
        .O8(\grss.rd_pntr_sts/c2/v1_reg ),
        .O9(rd_pntr_plus1),
        .Q(wr_pntr_plus2),
        .comp0(\gwss.wsts/comp0 ),
        .comp1(\gwss.wsts/comp1 ),
        .p_0_in(\gwss.wsts/p_0_in ),
        .p_12_out(p_12_out),
        .p_2_out(p_2_out),
        .p_2_out_0(\gwss.wsts/p_2_out ),
        .partial_packet(partial_packet),
        .ram_full_comb(\gwss.wsts/ram_full_comb ),
        .v1_reg(\grss.rd_pntr_sts/c1/v1_reg ));
axis_intercon_421reset_blk_ramfifo rstblk
       (.AR(n_2_rstblk),
        .I5(I5),
        .M00_AXIS_ACLK(M00_AXIS_ACLK),
        .O1(O1),
        .O2(n_3_rstblk),
        .Q({n_4_rstblk,n_5_rstblk}),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module axis_intercon_421fifo_generator_ramfifo_107
   (O1,
    O2,
    O3,
    D,
    S03_AXIS_TREADY,
    E,
    Q,
    ACLK,
    S_AXIS_TDATA,
    DIADI,
    I1,
    S03_AXIS_TVALID,
    S_FIFO_DATA_COUNT,
    DI,
    S,
    I2,
    I3,
    I4);
  output O1;
  output O2;
  output O3;
  output [9:0]D;
  output S03_AXIS_TREADY;
  output [0:0]E;
  output [38:0]Q;
  input ACLK;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input I1;
  input S03_AXIS_TVALID;
  input [7:0]S_FIFO_DATA_COUNT;
  input [0:0]DI;
  input [1:0]S;
  input [3:0]I2;
  input [1:0]I3;
  input I4;

  wire \<const0> ;
  wire \<const1> ;
  wire ACLK;
  wire [9:0]D;
  wire [0:0]DI;
  wire [6:0]DIADI;
  wire [0:0]E;
  wire I1;
  wire [3:0]I2;
  wire [1:0]I3;
  wire I4;
  wire O1;
  wire O2;
  wire O3;
  wire [38:0]Q;
  wire [1:0]S;
  wire S03_AXIS_TREADY;
  wire S03_AXIS_TVALID;
  wire [31:0]S_AXIS_TDATA;
  wire [7:0]S_FIFO_DATA_COUNT;
  wire [3:0]\c1/v1_reg ;
  wire [3:0]\c2/v1_reg ;
  wire [0:0]doutb;
  wire eop_at_stage2;
  wire [3:0]\grss.rd_pntr_sts/c1/v1_reg ;
  wire [3:0]\grss.rd_pntr_sts/c2/v1_reg ;
  wire \gwss.wsts/comp0 ;
  wire \gwss.wsts/comp1 ;
  wire \gwss.wsts/p_0_in ;
  wire \gwss.wsts/p_2_out ;
  wire \gwss.wsts/ram_full_comb ;
  wire \n_10_gpkt_fifo.pkt_mem ;
  wire \n_11_gpkt_fifo.pkt_mem ;
  wire \n_12_gpkt_fifo.pkt_mem ;
  wire \n_13_gpkt_fifo.pkt_mem ;
  wire \n_14_gpkt_fifo.pkt_mem ;
  wire \n_15_gpkt_fifo.pkt_mem ;
  wire \n_15_gpkt_fifo.pkt_rd ;
  wire \n_16_gpkt_fifo.pkt_mem ;
  wire \n_16_gpkt_fifo.pkt_rd ;
  wire \n_17_gpkt_fifo.pkt_mem ;
  wire \n_17_gpkt_fifo.pkt_rd ;
  wire \n_18_gpkt_fifo.pkt_mem ;
  wire \n_19_gpkt_fifo.pkt_mem ;
  wire \n_20_gpkt_fifo.pkt_mem ;
  wire \n_21_gpkt_fifo.pkt_mem ;
  wire \n_22_gpkt_fifo.pkt_mem ;
  wire \n_22_gpkt_fifo.pkt_rd ;
  wire \n_23_gpkt_fifo.pkt_mem ;
  wire \n_24_gpkt_fifo.pkt_mem ;
  wire \n_25_gpkt_fifo.pkt_mem ;
  wire \n_26_gpkt_fifo.pkt_mem ;
  wire \n_27_gpkt_fifo.pkt_mem ;
  wire \n_28_gpkt_fifo.pkt_mem ;
  wire \n_29_gpkt_fifo.pkt_mem ;
  wire \n_2_gpkt_fifo.pkt_rd ;
  wire n_2_rstblk;
  wire \n_30_gpkt_fifo.pkt_mem ;
  wire \n_31_gpkt_fifo.pkt_mem ;
  wire \n_32_gpkt_fifo.pkt_mem ;
  wire \n_33_gpkt_fifo.pkt_mem ;
  wire \n_34_gpkt_fifo.pkt_mem ;
  wire \n_35_gpkt_fifo.pkt_mem ;
  wire \n_36_gpkt_fifo.pkt_mem ;
  wire \n_37_gpkt_fifo.pkt_mem ;
  wire \n_38_gpkt_fifo.pkt_mem ;
  wire \n_39_gpkt_fifo.pkt_mem ;
  wire \n_3_gpkt_fifo.pkt_mem ;
  wire \n_3_gpkt_fifo.pkt_rd ;
  wire n_3_rstblk;
  wire \n_40_gpkt_fifo.pkt_mem ;
  wire \n_41_gpkt_fifo.pkt_mem ;
  wire \n_42_gpkt_fifo.pkt_mem ;
  wire \n_43_gpkt_fifo.pkt_mem ;
  wire \n_48_gpkt_fifo.pkt_wr ;
  wire \n_4_gpkt_fifo.pkt_mem ;
  wire \n_4_gpkt_fifo.pkt_rd ;
  wire n_4_rstblk;
  wire \n_5_gpkt_fifo.pkt_mem ;
  wire \n_5_gpkt_fifo.pkt_rd ;
  wire n_5_rstblk;
  wire \n_6_gpkt_fifo.pkt_mem ;
  wire \n_6_gpkt_fifo.pkt_wr ;
  wire \n_7_gpkt_fifo.pkt_mem ;
  wire \n_8_gpkt_fifo.pkt_mem ;
  wire \n_9_gpkt_fifo.pkt_mem ;
  wire [7:0]p_0_out;
  wire p_12_out;
  wire p_13_out;
  wire p_2_out;
  wire p_6_out;
  wire partial_packet;
  wire [7:0]rd_pkt_count_i;
  wire [8:0]rd_pntr_pkt;
  wire [7:0]rd_pntr_plus1;
  wire rst_full_gen_i;
  wire stage1_eop_reg;
  wire tmp_ram_rd_en_reg;
  wire wr_eop;
  wire [8:8]wr_pkt_count_i;
  wire [8:0]wr_pntr_pkt;
  wire [8:8]wr_pntr_plus1;
  wire [8:8]wr_pntr_plus2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[0] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_43_gpkt_fifo.pkt_mem ),
        .Q(Q[0]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[10] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_33_gpkt_fifo.pkt_mem ),
        .Q(Q[10]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[11] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_32_gpkt_fifo.pkt_mem ),
        .Q(Q[11]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[12] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_31_gpkt_fifo.pkt_mem ),
        .Q(Q[12]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[13] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_30_gpkt_fifo.pkt_mem ),
        .Q(Q[13]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[14] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_29_gpkt_fifo.pkt_mem ),
        .Q(Q[14]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[15] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_28_gpkt_fifo.pkt_mem ),
        .Q(Q[15]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[16] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_27_gpkt_fifo.pkt_mem ),
        .Q(Q[16]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[17] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_26_gpkt_fifo.pkt_mem ),
        .Q(Q[17]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[18] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_25_gpkt_fifo.pkt_mem ),
        .Q(Q[18]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[19] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_24_gpkt_fifo.pkt_mem ),
        .Q(Q[19]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[1] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_42_gpkt_fifo.pkt_mem ),
        .Q(Q[1]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[20] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_23_gpkt_fifo.pkt_mem ),
        .Q(Q[20]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[21] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_22_gpkt_fifo.pkt_mem ),
        .Q(Q[21]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[22] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_21_gpkt_fifo.pkt_mem ),
        .Q(Q[22]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[23] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_20_gpkt_fifo.pkt_mem ),
        .Q(Q[23]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[24] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_19_gpkt_fifo.pkt_mem ),
        .Q(Q[24]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[25] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_18_gpkt_fifo.pkt_mem ),
        .Q(Q[25]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[26] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_17_gpkt_fifo.pkt_mem ),
        .Q(Q[26]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[27] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_16_gpkt_fifo.pkt_mem ),
        .Q(Q[27]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[28] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_15_gpkt_fifo.pkt_mem ),
        .Q(Q[28]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[29] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_14_gpkt_fifo.pkt_mem ),
        .Q(Q[29]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[2] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_41_gpkt_fifo.pkt_mem ),
        .Q(Q[2]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[30] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_13_gpkt_fifo.pkt_mem ),
        .Q(Q[30]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[31] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_12_gpkt_fifo.pkt_mem ),
        .Q(Q[31]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[32] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_11_gpkt_fifo.pkt_mem ),
        .Q(Q[32]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[33] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_10_gpkt_fifo.pkt_mem ),
        .Q(Q[33]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[34] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_9_gpkt_fifo.pkt_mem ),
        .Q(Q[34]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[35] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_8_gpkt_fifo.pkt_mem ),
        .Q(Q[35]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[36] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_7_gpkt_fifo.pkt_mem ),
        .Q(Q[36]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[37] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_6_gpkt_fifo.pkt_mem ),
        .Q(Q[37]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[38] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_5_gpkt_fifo.pkt_mem ),
        .Q(Q[38]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[3] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_40_gpkt_fifo.pkt_mem ),
        .Q(Q[3]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[4] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_39_gpkt_fifo.pkt_mem ),
        .Q(Q[4]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[5] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_38_gpkt_fifo.pkt_mem ),
        .Q(Q[5]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[6] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_37_gpkt_fifo.pkt_mem ),
        .Q(Q[6]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[7] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_36_gpkt_fifo.pkt_mem ),
        .Q(Q[7]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[8] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_35_gpkt_fifo.pkt_mem ),
        .Q(Q[8]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[9] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_34_gpkt_fifo.pkt_mem ),
        .Q(Q[9]),
        .R(\<const0> ));
FDCE #(
    .INIT(1'b0)) 
     \gpkt_fifo.gdummy_wr_eop.partial_packet_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .CLR(O3),
        .D(\n_48_gpkt_fifo.pkt_wr ),
        .Q(partial_packet));
axis_intercon_421memory_110 \gpkt_fifo.pkt_mem 
       (.ACLK(ACLK),
        .DIADI(DIADI),
        .DOADO(doutb),
        .E(\n_5_gpkt_fifo.pkt_rd ),
        .I1(\n_4_gpkt_fifo.pkt_rd ),
        .I2(\n_3_gpkt_fifo.pkt_rd ),
        .I3(\n_2_gpkt_fifo.pkt_rd ),
        .O1(\n_3_gpkt_fifo.pkt_mem ),
        .O2(\n_4_gpkt_fifo.pkt_mem ),
        .O3(wr_pntr_pkt),
        .O4({\n_5_gpkt_fifo.pkt_mem ,\n_6_gpkt_fifo.pkt_mem ,\n_7_gpkt_fifo.pkt_mem ,\n_8_gpkt_fifo.pkt_mem ,\n_9_gpkt_fifo.pkt_mem ,\n_10_gpkt_fifo.pkt_mem ,\n_11_gpkt_fifo.pkt_mem ,\n_12_gpkt_fifo.pkt_mem ,\n_13_gpkt_fifo.pkt_mem ,\n_14_gpkt_fifo.pkt_mem ,\n_15_gpkt_fifo.pkt_mem ,\n_16_gpkt_fifo.pkt_mem ,\n_17_gpkt_fifo.pkt_mem ,\n_18_gpkt_fifo.pkt_mem ,\n_19_gpkt_fifo.pkt_mem ,\n_20_gpkt_fifo.pkt_mem ,\n_21_gpkt_fifo.pkt_mem ,\n_22_gpkt_fifo.pkt_mem ,\n_23_gpkt_fifo.pkt_mem ,\n_24_gpkt_fifo.pkt_mem ,\n_25_gpkt_fifo.pkt_mem ,\n_26_gpkt_fifo.pkt_mem ,\n_27_gpkt_fifo.pkt_mem ,\n_28_gpkt_fifo.pkt_mem ,\n_29_gpkt_fifo.pkt_mem ,\n_30_gpkt_fifo.pkt_mem ,\n_31_gpkt_fifo.pkt_mem ,\n_32_gpkt_fifo.pkt_mem ,\n_33_gpkt_fifo.pkt_mem ,\n_34_gpkt_fifo.pkt_mem ,\n_35_gpkt_fifo.pkt_mem ,\n_36_gpkt_fifo.pkt_mem ,\n_37_gpkt_fifo.pkt_mem ,\n_38_gpkt_fifo.pkt_mem ,\n_39_gpkt_fifo.pkt_mem ,\n_40_gpkt_fifo.pkt_mem ,\n_41_gpkt_fifo.pkt_mem ,\n_42_gpkt_fifo.pkt_mem ,\n_43_gpkt_fifo.pkt_mem }),
        .O5(rd_pntr_pkt),
        .Q(n_5_rstblk),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .WEBWE(\n_6_gpkt_fifo.pkt_wr ),
        .eop_at_stage2(eop_at_stage2),
        .p_13_out(p_13_out),
        .p_6_out(p_6_out),
        .stage1_eop_reg(stage1_eop_reg),
        .tmp_ram_rd_en_reg(tmp_ram_rd_en_reg));
axis_intercon_421rd_logic_pkt_fifo_108 \gpkt_fifo.pkt_rd 
       (.ACLK(ACLK),
        .DIADI(DIADI[0]),
        .DOADO(doutb),
        .E(\n_5_gpkt_fifo.pkt_rd ),
        .I1(\c1/v1_reg ),
        .I10(\n_6_gpkt_fifo.pkt_wr ),
        .I11(wr_pkt_count_i),
        .I2(\c2/v1_reg ),
        .I3(\grss.rd_pntr_sts/c2/v1_reg ),
        .I4(\n_4_gpkt_fifo.pkt_mem ),
        .I5(\n_3_gpkt_fifo.pkt_mem ),
        .I6(I1),
        .I7(wr_pntr_pkt[8]),
        .I8(wr_pntr_plus2),
        .I9(wr_pntr_plus1),
        .O1(O2),
        .O10(rd_pntr_plus1),
        .O11(p_0_out),
        .O12(rd_pkt_count_i),
        .O2(\n_2_gpkt_fifo.pkt_rd ),
        .O3(\n_3_gpkt_fifo.pkt_rd ),
        .O4(\n_4_gpkt_fifo.pkt_rd ),
        .O5(rd_pntr_pkt),
        .O6(\n_15_gpkt_fifo.pkt_rd ),
        .O7(\n_16_gpkt_fifo.pkt_rd ),
        .O8(\n_17_gpkt_fifo.pkt_rd ),
        .O9(\n_22_gpkt_fifo.pkt_rd ),
        .Q({n_4_rstblk,n_5_rstblk}),
        .comp0(\gwss.wsts/comp0 ),
        .comp1(\gwss.wsts/comp1 ),
        .eop_at_stage2(eop_at_stage2),
        .p_0_in(\gwss.wsts/p_0_in ),
        .p_12_out(p_12_out),
        .p_13_out(p_13_out),
        .p_2_out(\gwss.wsts/p_2_out ),
        .p_2_out_0(p_2_out),
        .p_6_out(p_6_out),
        .partial_packet(partial_packet),
        .ram_full_comb(\gwss.wsts/ram_full_comb ),
        .rst_full_gen_i(rst_full_gen_i),
        .stage1_eop_reg(stage1_eop_reg),
        .tmp_ram_rd_en_reg(tmp_ram_rd_en_reg),
        .v1_reg(\grss.rd_pntr_sts/c1/v1_reg ),
        .wr_eop(wr_eop));
axis_intercon_421wr_logic_pkt_fifo_109 \gpkt_fifo.pkt_wr 
       (.ACLK(ACLK),
        .AR(n_2_rstblk),
        .D(D),
        .DI(DI),
        .DIADI(DIADI[0]),
        .E(E),
        .I1(\n_17_gpkt_fifo.pkt_rd ),
        .I2(\n_16_gpkt_fifo.pkt_rd ),
        .I3(\n_15_gpkt_fifo.pkt_rd ),
        .I4(n_3_rstblk),
        .I5(I1),
        .I6(I2),
        .I7(I3),
        .I8(O2),
        .O1(O1),
        .O10(rd_pntr_plus1),
        .O11(p_0_out),
        .O12(rd_pkt_count_i),
        .O13(\n_48_gpkt_fifo.pkt_wr ),
        .O2(\n_6_gpkt_fifo.pkt_wr ),
        .O3(wr_pntr_pkt),
        .O4(wr_pntr_plus1),
        .O5(rd_pntr_pkt[7:0]),
        .O6(\c1/v1_reg ),
        .O7(wr_pkt_count_i),
        .O8(\c2/v1_reg ),
        .O9(\grss.rd_pntr_sts/c2/v1_reg ),
        .Q(wr_pntr_plus2),
        .S(S),
        .S03_AXIS_TREADY(S03_AXIS_TREADY),
        .S03_AXIS_TVALID(S03_AXIS_TVALID),
        .S_FIFO_DATA_COUNT(S_FIFO_DATA_COUNT),
        .comp0(\gwss.wsts/comp0 ),
        .comp1(\gwss.wsts/comp1 ),
        .p_0_in(\gwss.wsts/p_0_in ),
        .p_12_out(p_12_out),
        .p_2_out(p_2_out),
        .p_2_out_0(\gwss.wsts/p_2_out ),
        .partial_packet(partial_packet),
        .ram_full_comb(\gwss.wsts/ram_full_comb ),
        .v1_reg(\grss.rd_pntr_sts/c1/v1_reg ),
        .wr_eop(wr_eop));
axis_intercon_421reset_blk_ramfifo_111 rstblk
       (.ACLK(ACLK),
        .AR(n_2_rstblk),
        .I4(I4),
        .O1(O3),
        .O2(n_3_rstblk),
        .Q({n_4_rstblk,n_5_rstblk}),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module axis_intercon_421fifo_generator_ramfifo_17
   (O1,
    O2,
    O3,
    D,
    S00_AXIS_TREADY,
    E,
    Q,
    ACLK,
    S_AXIS_TDATA,
    DIADI,
    I1,
    S00_AXIS_TVALID,
    S_FIFO_DATA_COUNT,
    DI,
    S,
    I2,
    I3,
    I4);
  output O1;
  output O2;
  output O3;
  output [9:0]D;
  output S00_AXIS_TREADY;
  output [0:0]E;
  output [38:0]Q;
  input ACLK;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input I1;
  input S00_AXIS_TVALID;
  input [7:0]S_FIFO_DATA_COUNT;
  input [0:0]DI;
  input [1:0]S;
  input [3:0]I2;
  input [1:0]I3;
  input I4;

  wire \<const0> ;
  wire \<const1> ;
  wire ACLK;
  wire [9:0]D;
  wire [0:0]DI;
  wire [6:0]DIADI;
  wire [0:0]E;
  wire I1;
  wire [3:0]I2;
  wire [1:0]I3;
  wire I4;
  wire O1;
  wire O2;
  wire O3;
  wire [38:0]Q;
  wire RD_RST;
  wire RST;
  wire [1:0]S;
  wire S00_AXIS_TREADY;
  wire S00_AXIS_TVALID;
  wire [31:0]S_AXIS_TDATA;
  wire [7:0]S_FIFO_DATA_COUNT;
  wire [3:0]\c1/v1_reg ;
  wire [3:0]\c2/v1_reg ;
  wire [0:0]doutb;
  wire eop_at_stage2;
  wire [3:0]\grss.rd_pntr_sts/c1/v1_reg ;
  wire [3:0]\grss.rd_pntr_sts/c2/v1_reg ;
  wire \gwss.wsts/comp0 ;
  wire \gwss.wsts/comp1 ;
  wire \gwss.wsts/p_0_in ;
  wire \gwss.wsts/p_2_out ;
  wire \gwss.wsts/ram_full_comb ;
  wire \n_10_gpkt_fifo.pkt_mem ;
  wire \n_11_gpkt_fifo.pkt_mem ;
  wire \n_12_gpkt_fifo.pkt_mem ;
  wire \n_13_gpkt_fifo.pkt_mem ;
  wire \n_14_gpkt_fifo.pkt_mem ;
  wire \n_15_gpkt_fifo.pkt_mem ;
  wire \n_15_gpkt_fifo.pkt_rd ;
  wire \n_16_gpkt_fifo.pkt_mem ;
  wire \n_16_gpkt_fifo.pkt_rd ;
  wire \n_17_gpkt_fifo.pkt_mem ;
  wire \n_17_gpkt_fifo.pkt_rd ;
  wire \n_18_gpkt_fifo.pkt_mem ;
  wire \n_19_gpkt_fifo.pkt_mem ;
  wire \n_20_gpkt_fifo.pkt_mem ;
  wire \n_21_gpkt_fifo.pkt_mem ;
  wire \n_22_gpkt_fifo.pkt_mem ;
  wire \n_22_gpkt_fifo.pkt_rd ;
  wire \n_23_gpkt_fifo.pkt_mem ;
  wire \n_24_gpkt_fifo.pkt_mem ;
  wire \n_25_gpkt_fifo.pkt_mem ;
  wire \n_26_gpkt_fifo.pkt_mem ;
  wire \n_27_gpkt_fifo.pkt_mem ;
  wire \n_28_gpkt_fifo.pkt_mem ;
  wire \n_29_gpkt_fifo.pkt_mem ;
  wire \n_2_gpkt_fifo.pkt_rd ;
  wire \n_30_gpkt_fifo.pkt_mem ;
  wire \n_31_gpkt_fifo.pkt_mem ;
  wire \n_32_gpkt_fifo.pkt_mem ;
  wire \n_33_gpkt_fifo.pkt_mem ;
  wire \n_34_gpkt_fifo.pkt_mem ;
  wire \n_35_gpkt_fifo.pkt_mem ;
  wire \n_36_gpkt_fifo.pkt_mem ;
  wire \n_37_gpkt_fifo.pkt_mem ;
  wire \n_38_gpkt_fifo.pkt_mem ;
  wire \n_39_gpkt_fifo.pkt_mem ;
  wire \n_3_gpkt_fifo.pkt_mem ;
  wire \n_3_gpkt_fifo.pkt_rd ;
  wire \n_40_gpkt_fifo.pkt_mem ;
  wire \n_41_gpkt_fifo.pkt_mem ;
  wire \n_42_gpkt_fifo.pkt_mem ;
  wire \n_43_gpkt_fifo.pkt_mem ;
  wire \n_48_gpkt_fifo.pkt_wr ;
  wire \n_4_gpkt_fifo.pkt_mem ;
  wire \n_4_gpkt_fifo.pkt_rd ;
  wire \n_5_gpkt_fifo.pkt_mem ;
  wire \n_5_gpkt_fifo.pkt_rd ;
  wire n_5_rstblk;
  wire \n_6_gpkt_fifo.pkt_mem ;
  wire \n_6_gpkt_fifo.pkt_wr ;
  wire \n_7_gpkt_fifo.pkt_mem ;
  wire \n_8_gpkt_fifo.pkt_mem ;
  wire \n_9_gpkt_fifo.pkt_mem ;
  wire [7:0]p_0_out;
  wire p_12_out;
  wire p_13_out;
  wire p_2_out;
  wire p_6_out;
  wire partial_packet;
  wire [7:0]rd_pkt_count_i;
  wire [8:0]rd_pntr_pkt;
  wire [7:0]rd_pntr_plus1;
  wire rst_d2;
  wire rst_full_gen_i;
  wire stage1_eop_reg;
  wire tmp_ram_rd_en_reg;
  wire wr_eop;
  wire [8:8]wr_pkt_count_i;
  wire [8:0]wr_pntr_pkt;
  wire [8:8]wr_pntr_plus1;
  wire [8:8]wr_pntr_plus2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[0] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_43_gpkt_fifo.pkt_mem ),
        .Q(Q[0]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[10] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_33_gpkt_fifo.pkt_mem ),
        .Q(Q[10]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[11] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_32_gpkt_fifo.pkt_mem ),
        .Q(Q[11]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[12] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_31_gpkt_fifo.pkt_mem ),
        .Q(Q[12]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[13] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_30_gpkt_fifo.pkt_mem ),
        .Q(Q[13]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[14] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_29_gpkt_fifo.pkt_mem ),
        .Q(Q[14]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[15] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_28_gpkt_fifo.pkt_mem ),
        .Q(Q[15]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[16] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_27_gpkt_fifo.pkt_mem ),
        .Q(Q[16]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[17] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_26_gpkt_fifo.pkt_mem ),
        .Q(Q[17]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[18] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_25_gpkt_fifo.pkt_mem ),
        .Q(Q[18]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[19] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_24_gpkt_fifo.pkt_mem ),
        .Q(Q[19]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[1] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_42_gpkt_fifo.pkt_mem ),
        .Q(Q[1]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[20] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_23_gpkt_fifo.pkt_mem ),
        .Q(Q[20]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[21] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_22_gpkt_fifo.pkt_mem ),
        .Q(Q[21]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[22] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_21_gpkt_fifo.pkt_mem ),
        .Q(Q[22]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[23] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_20_gpkt_fifo.pkt_mem ),
        .Q(Q[23]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[24] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_19_gpkt_fifo.pkt_mem ),
        .Q(Q[24]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[25] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_18_gpkt_fifo.pkt_mem ),
        .Q(Q[25]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[26] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_17_gpkt_fifo.pkt_mem ),
        .Q(Q[26]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[27] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_16_gpkt_fifo.pkt_mem ),
        .Q(Q[27]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[28] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_15_gpkt_fifo.pkt_mem ),
        .Q(Q[28]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[29] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_14_gpkt_fifo.pkt_mem ),
        .Q(Q[29]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[2] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_41_gpkt_fifo.pkt_mem ),
        .Q(Q[2]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[30] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_13_gpkt_fifo.pkt_mem ),
        .Q(Q[30]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[31] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_12_gpkt_fifo.pkt_mem ),
        .Q(Q[31]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[32] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_11_gpkt_fifo.pkt_mem ),
        .Q(Q[32]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[33] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_10_gpkt_fifo.pkt_mem ),
        .Q(Q[33]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[34] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_9_gpkt_fifo.pkt_mem ),
        .Q(Q[34]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[35] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_8_gpkt_fifo.pkt_mem ),
        .Q(Q[35]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[36] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_7_gpkt_fifo.pkt_mem ),
        .Q(Q[36]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[37] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_6_gpkt_fifo.pkt_mem ),
        .Q(Q[37]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[38] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_5_gpkt_fifo.pkt_mem ),
        .Q(Q[38]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[3] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_40_gpkt_fifo.pkt_mem ),
        .Q(Q[3]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[4] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_39_gpkt_fifo.pkt_mem ),
        .Q(Q[4]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[5] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_38_gpkt_fifo.pkt_mem ),
        .Q(Q[5]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[6] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_37_gpkt_fifo.pkt_mem ),
        .Q(Q[6]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[7] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_36_gpkt_fifo.pkt_mem ),
        .Q(Q[7]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[8] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_35_gpkt_fifo.pkt_mem ),
        .Q(Q[8]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[9] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_34_gpkt_fifo.pkt_mem ),
        .Q(Q[9]),
        .R(\<const0> ));
FDCE #(
    .INIT(1'b0)) 
     \gpkt_fifo.gdummy_wr_eop.partial_packet_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .CLR(O1),
        .D(\n_48_gpkt_fifo.pkt_wr ),
        .Q(partial_packet));
axis_intercon_421memory_20 \gpkt_fifo.pkt_mem 
       (.ACLK(ACLK),
        .DIADI(DIADI),
        .DOADO(doutb),
        .E(\n_5_gpkt_fifo.pkt_rd ),
        .I1(\n_4_gpkt_fifo.pkt_rd ),
        .I2(\n_3_gpkt_fifo.pkt_rd ),
        .I3(\n_2_gpkt_fifo.pkt_rd ),
        .O1(\n_3_gpkt_fifo.pkt_mem ),
        .O2(\n_4_gpkt_fifo.pkt_mem ),
        .O3(wr_pntr_pkt),
        .O4({\n_5_gpkt_fifo.pkt_mem ,\n_6_gpkt_fifo.pkt_mem ,\n_7_gpkt_fifo.pkt_mem ,\n_8_gpkt_fifo.pkt_mem ,\n_9_gpkt_fifo.pkt_mem ,\n_10_gpkt_fifo.pkt_mem ,\n_11_gpkt_fifo.pkt_mem ,\n_12_gpkt_fifo.pkt_mem ,\n_13_gpkt_fifo.pkt_mem ,\n_14_gpkt_fifo.pkt_mem ,\n_15_gpkt_fifo.pkt_mem ,\n_16_gpkt_fifo.pkt_mem ,\n_17_gpkt_fifo.pkt_mem ,\n_18_gpkt_fifo.pkt_mem ,\n_19_gpkt_fifo.pkt_mem ,\n_20_gpkt_fifo.pkt_mem ,\n_21_gpkt_fifo.pkt_mem ,\n_22_gpkt_fifo.pkt_mem ,\n_23_gpkt_fifo.pkt_mem ,\n_24_gpkt_fifo.pkt_mem ,\n_25_gpkt_fifo.pkt_mem ,\n_26_gpkt_fifo.pkt_mem ,\n_27_gpkt_fifo.pkt_mem ,\n_28_gpkt_fifo.pkt_mem ,\n_29_gpkt_fifo.pkt_mem ,\n_30_gpkt_fifo.pkt_mem ,\n_31_gpkt_fifo.pkt_mem ,\n_32_gpkt_fifo.pkt_mem ,\n_33_gpkt_fifo.pkt_mem ,\n_34_gpkt_fifo.pkt_mem ,\n_35_gpkt_fifo.pkt_mem ,\n_36_gpkt_fifo.pkt_mem ,\n_37_gpkt_fifo.pkt_mem ,\n_38_gpkt_fifo.pkt_mem ,\n_39_gpkt_fifo.pkt_mem ,\n_40_gpkt_fifo.pkt_mem ,\n_41_gpkt_fifo.pkt_mem ,\n_42_gpkt_fifo.pkt_mem ,\n_43_gpkt_fifo.pkt_mem }),
        .O5(rd_pntr_pkt),
        .Q(n_5_rstblk),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .WEBWE(\n_6_gpkt_fifo.pkt_wr ),
        .eop_at_stage2(eop_at_stage2),
        .p_13_out(p_13_out),
        .p_6_out(p_6_out),
        .stage1_eop_reg(stage1_eop_reg),
        .tmp_ram_rd_en_reg(tmp_ram_rd_en_reg));
axis_intercon_421rd_logic_pkt_fifo_18 \gpkt_fifo.pkt_rd 
       (.ACLK(ACLK),
        .DIADI(DIADI[0]),
        .DOADO(doutb),
        .E(\n_5_gpkt_fifo.pkt_rd ),
        .I1(\c1/v1_reg ),
        .I10(\n_6_gpkt_fifo.pkt_wr ),
        .I11(wr_pkt_count_i),
        .I2(\c2/v1_reg ),
        .I3(\grss.rd_pntr_sts/c2/v1_reg ),
        .I4(\n_4_gpkt_fifo.pkt_mem ),
        .I5(\n_3_gpkt_fifo.pkt_mem ),
        .I6(I1),
        .I7(wr_pntr_pkt[8]),
        .I8(wr_pntr_plus2),
        .I9(wr_pntr_plus1),
        .O1(O2),
        .O10(rd_pntr_plus1),
        .O11(p_0_out),
        .O12(rd_pkt_count_i),
        .O2(\n_2_gpkt_fifo.pkt_rd ),
        .O3(\n_3_gpkt_fifo.pkt_rd ),
        .O4(\n_4_gpkt_fifo.pkt_rd ),
        .O5(rd_pntr_pkt),
        .O6(\n_15_gpkt_fifo.pkt_rd ),
        .O7(\n_16_gpkt_fifo.pkt_rd ),
        .O8(\n_17_gpkt_fifo.pkt_rd ),
        .O9(\n_22_gpkt_fifo.pkt_rd ),
        .Q({RD_RST,n_5_rstblk}),
        .comp0(\gwss.wsts/comp0 ),
        .comp1(\gwss.wsts/comp1 ),
        .eop_at_stage2(eop_at_stage2),
        .p_0_in(\gwss.wsts/p_0_in ),
        .p_12_out(p_12_out),
        .p_13_out(p_13_out),
        .p_2_out(\gwss.wsts/p_2_out ),
        .p_2_out_0(p_2_out),
        .p_6_out(p_6_out),
        .partial_packet(partial_packet),
        .ram_full_comb(\gwss.wsts/ram_full_comb ),
        .rst_full_gen_i(rst_full_gen_i),
        .stage1_eop_reg(stage1_eop_reg),
        .tmp_ram_rd_en_reg(tmp_ram_rd_en_reg),
        .v1_reg(\grss.rd_pntr_sts/c1/v1_reg ),
        .wr_eop(wr_eop));
axis_intercon_421wr_logic_pkt_fifo_19 \gpkt_fifo.pkt_wr 
       (.ACLK(ACLK),
        .AR(RST),
        .D(D),
        .DI(DI),
        .DIADI(DIADI[0]),
        .E(E),
        .I1(\n_17_gpkt_fifo.pkt_rd ),
        .I2(\n_16_gpkt_fifo.pkt_rd ),
        .I3(\n_15_gpkt_fifo.pkt_rd ),
        .I4(I1),
        .I5(I2),
        .I6(I3),
        .I7(O2),
        .O1(O3),
        .O10(rd_pntr_plus1),
        .O11(p_0_out),
        .O12(rd_pkt_count_i),
        .O13(\n_48_gpkt_fifo.pkt_wr ),
        .O2(\n_6_gpkt_fifo.pkt_wr ),
        .O3(wr_pntr_pkt),
        .O4(wr_pntr_plus1),
        .O5(rd_pntr_pkt[7:0]),
        .O6(\c1/v1_reg ),
        .O7(wr_pkt_count_i),
        .O8(\c2/v1_reg ),
        .O9(\grss.rd_pntr_sts/c2/v1_reg ),
        .Q(wr_pntr_plus2),
        .S(S),
        .S00_AXIS_TREADY(S00_AXIS_TREADY),
        .S00_AXIS_TVALID(S00_AXIS_TVALID),
        .S_FIFO_DATA_COUNT(S_FIFO_DATA_COUNT),
        .comp0(\gwss.wsts/comp0 ),
        .comp1(\gwss.wsts/comp1 ),
        .p_0_in(\gwss.wsts/p_0_in ),
        .p_12_out(p_12_out),
        .p_2_out(p_2_out),
        .p_2_out_0(\gwss.wsts/p_2_out ),
        .partial_packet(partial_packet),
        .ram_full_comb(\gwss.wsts/ram_full_comb ),
        .rst_d2(rst_d2),
        .v1_reg(\grss.rd_pntr_sts/c1/v1_reg ),
        .wr_eop(wr_eop));
axis_intercon_421reset_blk_ramfifo_21 rstblk
       (.ACLK(ACLK),
        .AR(RST),
        .I4(I4),
        .O1(O1),
        .Q({RD_RST,n_5_rstblk}),
        .rst_d2(rst_d2),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module axis_intercon_421fifo_generator_ramfifo_47
   (O1,
    O2,
    O3,
    D,
    S01_AXIS_TREADY,
    E,
    Q,
    ACLK,
    S_AXIS_TDATA,
    DIADI,
    I1,
    S01_AXIS_TVALID,
    S_FIFO_DATA_COUNT,
    DI,
    S,
    I2,
    I3,
    I4);
  output O1;
  output O2;
  output O3;
  output [9:0]D;
  output S01_AXIS_TREADY;
  output [0:0]E;
  output [38:0]Q;
  input ACLK;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input I1;
  input S01_AXIS_TVALID;
  input [7:0]S_FIFO_DATA_COUNT;
  input [0:0]DI;
  input [1:0]S;
  input [3:0]I2;
  input [1:0]I3;
  input I4;

  wire \<const0> ;
  wire \<const1> ;
  wire ACLK;
  wire [9:0]D;
  wire [0:0]DI;
  wire [6:0]DIADI;
  wire [0:0]E;
  wire I1;
  wire [3:0]I2;
  wire [1:0]I3;
  wire I4;
  wire O1;
  wire O2;
  wire O3;
  wire [38:0]Q;
  wire [1:0]S;
  wire S01_AXIS_TREADY;
  wire S01_AXIS_TVALID;
  wire [31:0]S_AXIS_TDATA;
  wire [7:0]S_FIFO_DATA_COUNT;
  wire [3:0]\c1/v1_reg ;
  wire [3:0]\c2/v1_reg ;
  wire [0:0]doutb;
  wire eop_at_stage2;
  wire [3:0]\grss.rd_pntr_sts/c1/v1_reg ;
  wire [3:0]\grss.rd_pntr_sts/c2/v1_reg ;
  wire \gwss.wsts/comp0 ;
  wire \gwss.wsts/comp1 ;
  wire \gwss.wsts/p_0_in ;
  wire \gwss.wsts/p_2_out ;
  wire \gwss.wsts/ram_full_comb ;
  wire \n_10_gpkt_fifo.pkt_mem ;
  wire \n_11_gpkt_fifo.pkt_mem ;
  wire \n_12_gpkt_fifo.pkt_mem ;
  wire \n_13_gpkt_fifo.pkt_mem ;
  wire \n_14_gpkt_fifo.pkt_mem ;
  wire \n_15_gpkt_fifo.pkt_mem ;
  wire \n_15_gpkt_fifo.pkt_rd ;
  wire \n_16_gpkt_fifo.pkt_mem ;
  wire \n_16_gpkt_fifo.pkt_rd ;
  wire \n_17_gpkt_fifo.pkt_mem ;
  wire \n_17_gpkt_fifo.pkt_rd ;
  wire \n_18_gpkt_fifo.pkt_mem ;
  wire \n_19_gpkt_fifo.pkt_mem ;
  wire \n_20_gpkt_fifo.pkt_mem ;
  wire \n_21_gpkt_fifo.pkt_mem ;
  wire \n_22_gpkt_fifo.pkt_mem ;
  wire \n_22_gpkt_fifo.pkt_rd ;
  wire \n_23_gpkt_fifo.pkt_mem ;
  wire \n_24_gpkt_fifo.pkt_mem ;
  wire \n_25_gpkt_fifo.pkt_mem ;
  wire \n_26_gpkt_fifo.pkt_mem ;
  wire \n_27_gpkt_fifo.pkt_mem ;
  wire \n_28_gpkt_fifo.pkt_mem ;
  wire \n_29_gpkt_fifo.pkt_mem ;
  wire \n_2_gpkt_fifo.pkt_rd ;
  wire n_2_rstblk;
  wire \n_30_gpkt_fifo.pkt_mem ;
  wire \n_31_gpkt_fifo.pkt_mem ;
  wire \n_32_gpkt_fifo.pkt_mem ;
  wire \n_33_gpkt_fifo.pkt_mem ;
  wire \n_34_gpkt_fifo.pkt_mem ;
  wire \n_35_gpkt_fifo.pkt_mem ;
  wire \n_36_gpkt_fifo.pkt_mem ;
  wire \n_37_gpkt_fifo.pkt_mem ;
  wire \n_38_gpkt_fifo.pkt_mem ;
  wire \n_39_gpkt_fifo.pkt_mem ;
  wire \n_3_gpkt_fifo.pkt_mem ;
  wire \n_3_gpkt_fifo.pkt_rd ;
  wire n_3_rstblk;
  wire \n_40_gpkt_fifo.pkt_mem ;
  wire \n_41_gpkt_fifo.pkt_mem ;
  wire \n_42_gpkt_fifo.pkt_mem ;
  wire \n_43_gpkt_fifo.pkt_mem ;
  wire \n_48_gpkt_fifo.pkt_wr ;
  wire \n_4_gpkt_fifo.pkt_mem ;
  wire \n_4_gpkt_fifo.pkt_rd ;
  wire n_4_rstblk;
  wire \n_5_gpkt_fifo.pkt_mem ;
  wire \n_5_gpkt_fifo.pkt_rd ;
  wire n_5_rstblk;
  wire \n_6_gpkt_fifo.pkt_mem ;
  wire \n_6_gpkt_fifo.pkt_wr ;
  wire \n_7_gpkt_fifo.pkt_mem ;
  wire \n_8_gpkt_fifo.pkt_mem ;
  wire \n_9_gpkt_fifo.pkt_mem ;
  wire [7:0]p_0_out;
  wire p_12_out;
  wire p_13_out;
  wire p_2_out;
  wire p_6_out;
  wire partial_packet;
  wire [7:0]rd_pkt_count_i;
  wire [8:0]rd_pntr_pkt;
  wire [7:0]rd_pntr_plus1;
  wire rst_full_gen_i;
  wire stage1_eop_reg;
  wire tmp_ram_rd_en_reg;
  wire wr_eop;
  wire [8:8]wr_pkt_count_i;
  wire [8:0]wr_pntr_pkt;
  wire [8:8]wr_pntr_plus1;
  wire [8:8]wr_pntr_plus2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[0] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_43_gpkt_fifo.pkt_mem ),
        .Q(Q[0]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[10] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_33_gpkt_fifo.pkt_mem ),
        .Q(Q[10]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[11] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_32_gpkt_fifo.pkt_mem ),
        .Q(Q[11]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[12] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_31_gpkt_fifo.pkt_mem ),
        .Q(Q[12]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[13] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_30_gpkt_fifo.pkt_mem ),
        .Q(Q[13]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[14] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_29_gpkt_fifo.pkt_mem ),
        .Q(Q[14]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[15] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_28_gpkt_fifo.pkt_mem ),
        .Q(Q[15]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[16] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_27_gpkt_fifo.pkt_mem ),
        .Q(Q[16]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[17] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_26_gpkt_fifo.pkt_mem ),
        .Q(Q[17]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[18] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_25_gpkt_fifo.pkt_mem ),
        .Q(Q[18]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[19] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_24_gpkt_fifo.pkt_mem ),
        .Q(Q[19]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[1] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_42_gpkt_fifo.pkt_mem ),
        .Q(Q[1]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[20] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_23_gpkt_fifo.pkt_mem ),
        .Q(Q[20]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[21] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_22_gpkt_fifo.pkt_mem ),
        .Q(Q[21]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[22] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_21_gpkt_fifo.pkt_mem ),
        .Q(Q[22]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[23] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_20_gpkt_fifo.pkt_mem ),
        .Q(Q[23]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[24] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_19_gpkt_fifo.pkt_mem ),
        .Q(Q[24]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[25] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_18_gpkt_fifo.pkt_mem ),
        .Q(Q[25]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[26] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_17_gpkt_fifo.pkt_mem ),
        .Q(Q[26]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[27] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_16_gpkt_fifo.pkt_mem ),
        .Q(Q[27]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[28] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_15_gpkt_fifo.pkt_mem ),
        .Q(Q[28]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[29] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_14_gpkt_fifo.pkt_mem ),
        .Q(Q[29]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[2] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_41_gpkt_fifo.pkt_mem ),
        .Q(Q[2]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[30] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_13_gpkt_fifo.pkt_mem ),
        .Q(Q[30]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[31] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_12_gpkt_fifo.pkt_mem ),
        .Q(Q[31]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[32] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_11_gpkt_fifo.pkt_mem ),
        .Q(Q[32]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[33] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_10_gpkt_fifo.pkt_mem ),
        .Q(Q[33]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[34] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_9_gpkt_fifo.pkt_mem ),
        .Q(Q[34]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[35] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_8_gpkt_fifo.pkt_mem ),
        .Q(Q[35]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[36] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_7_gpkt_fifo.pkt_mem ),
        .Q(Q[36]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[37] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_6_gpkt_fifo.pkt_mem ),
        .Q(Q[37]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[38] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_5_gpkt_fifo.pkt_mem ),
        .Q(Q[38]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[3] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_40_gpkt_fifo.pkt_mem ),
        .Q(Q[3]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[4] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_39_gpkt_fifo.pkt_mem ),
        .Q(Q[4]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[5] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_38_gpkt_fifo.pkt_mem ),
        .Q(Q[5]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[6] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_37_gpkt_fifo.pkt_mem ),
        .Q(Q[6]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[7] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_36_gpkt_fifo.pkt_mem ),
        .Q(Q[7]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[8] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_35_gpkt_fifo.pkt_mem ),
        .Q(Q[8]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[9] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_34_gpkt_fifo.pkt_mem ),
        .Q(Q[9]),
        .R(\<const0> ));
FDCE #(
    .INIT(1'b0)) 
     \gpkt_fifo.gdummy_wr_eop.partial_packet_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .CLR(O3),
        .D(\n_48_gpkt_fifo.pkt_wr ),
        .Q(partial_packet));
axis_intercon_421memory_50 \gpkt_fifo.pkt_mem 
       (.ACLK(ACLK),
        .DIADI(DIADI),
        .DOADO(doutb),
        .E(\n_5_gpkt_fifo.pkt_rd ),
        .I1(\n_4_gpkt_fifo.pkt_rd ),
        .I2(\n_3_gpkt_fifo.pkt_rd ),
        .I3(\n_2_gpkt_fifo.pkt_rd ),
        .O1(\n_3_gpkt_fifo.pkt_mem ),
        .O2(\n_4_gpkt_fifo.pkt_mem ),
        .O3(wr_pntr_pkt),
        .O4({\n_5_gpkt_fifo.pkt_mem ,\n_6_gpkt_fifo.pkt_mem ,\n_7_gpkt_fifo.pkt_mem ,\n_8_gpkt_fifo.pkt_mem ,\n_9_gpkt_fifo.pkt_mem ,\n_10_gpkt_fifo.pkt_mem ,\n_11_gpkt_fifo.pkt_mem ,\n_12_gpkt_fifo.pkt_mem ,\n_13_gpkt_fifo.pkt_mem ,\n_14_gpkt_fifo.pkt_mem ,\n_15_gpkt_fifo.pkt_mem ,\n_16_gpkt_fifo.pkt_mem ,\n_17_gpkt_fifo.pkt_mem ,\n_18_gpkt_fifo.pkt_mem ,\n_19_gpkt_fifo.pkt_mem ,\n_20_gpkt_fifo.pkt_mem ,\n_21_gpkt_fifo.pkt_mem ,\n_22_gpkt_fifo.pkt_mem ,\n_23_gpkt_fifo.pkt_mem ,\n_24_gpkt_fifo.pkt_mem ,\n_25_gpkt_fifo.pkt_mem ,\n_26_gpkt_fifo.pkt_mem ,\n_27_gpkt_fifo.pkt_mem ,\n_28_gpkt_fifo.pkt_mem ,\n_29_gpkt_fifo.pkt_mem ,\n_30_gpkt_fifo.pkt_mem ,\n_31_gpkt_fifo.pkt_mem ,\n_32_gpkt_fifo.pkt_mem ,\n_33_gpkt_fifo.pkt_mem ,\n_34_gpkt_fifo.pkt_mem ,\n_35_gpkt_fifo.pkt_mem ,\n_36_gpkt_fifo.pkt_mem ,\n_37_gpkt_fifo.pkt_mem ,\n_38_gpkt_fifo.pkt_mem ,\n_39_gpkt_fifo.pkt_mem ,\n_40_gpkt_fifo.pkt_mem ,\n_41_gpkt_fifo.pkt_mem ,\n_42_gpkt_fifo.pkt_mem ,\n_43_gpkt_fifo.pkt_mem }),
        .O5(rd_pntr_pkt),
        .Q(n_5_rstblk),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .WEBWE(\n_6_gpkt_fifo.pkt_wr ),
        .eop_at_stage2(eop_at_stage2),
        .p_13_out(p_13_out),
        .p_6_out(p_6_out),
        .stage1_eop_reg(stage1_eop_reg),
        .tmp_ram_rd_en_reg(tmp_ram_rd_en_reg));
axis_intercon_421rd_logic_pkt_fifo_48 \gpkt_fifo.pkt_rd 
       (.ACLK(ACLK),
        .DIADI(DIADI[0]),
        .DOADO(doutb),
        .E(\n_5_gpkt_fifo.pkt_rd ),
        .I1(\c1/v1_reg ),
        .I10(\n_6_gpkt_fifo.pkt_wr ),
        .I11(wr_pkt_count_i),
        .I2(\c2/v1_reg ),
        .I3(\grss.rd_pntr_sts/c2/v1_reg ),
        .I4(\n_4_gpkt_fifo.pkt_mem ),
        .I5(\n_3_gpkt_fifo.pkt_mem ),
        .I6(I1),
        .I7(wr_pntr_pkt[8]),
        .I8(wr_pntr_plus2),
        .I9(wr_pntr_plus1),
        .O1(O2),
        .O10(rd_pntr_plus1),
        .O11(p_0_out),
        .O12(rd_pkt_count_i),
        .O2(\n_2_gpkt_fifo.pkt_rd ),
        .O3(\n_3_gpkt_fifo.pkt_rd ),
        .O4(\n_4_gpkt_fifo.pkt_rd ),
        .O5(rd_pntr_pkt),
        .O6(\n_15_gpkt_fifo.pkt_rd ),
        .O7(\n_16_gpkt_fifo.pkt_rd ),
        .O8(\n_17_gpkt_fifo.pkt_rd ),
        .O9(\n_22_gpkt_fifo.pkt_rd ),
        .Q({n_4_rstblk,n_5_rstblk}),
        .comp0(\gwss.wsts/comp0 ),
        .comp1(\gwss.wsts/comp1 ),
        .eop_at_stage2(eop_at_stage2),
        .p_0_in(\gwss.wsts/p_0_in ),
        .p_12_out(p_12_out),
        .p_13_out(p_13_out),
        .p_2_out(\gwss.wsts/p_2_out ),
        .p_2_out_0(p_2_out),
        .p_6_out(p_6_out),
        .partial_packet(partial_packet),
        .ram_full_comb(\gwss.wsts/ram_full_comb ),
        .rst_full_gen_i(rst_full_gen_i),
        .stage1_eop_reg(stage1_eop_reg),
        .tmp_ram_rd_en_reg(tmp_ram_rd_en_reg),
        .v1_reg(\grss.rd_pntr_sts/c1/v1_reg ),
        .wr_eop(wr_eop));
axis_intercon_421wr_logic_pkt_fifo_49 \gpkt_fifo.pkt_wr 
       (.ACLK(ACLK),
        .AR(n_2_rstblk),
        .D(D),
        .DI(DI),
        .DIADI(DIADI[0]),
        .E(E),
        .I1(\n_17_gpkt_fifo.pkt_rd ),
        .I2(\n_16_gpkt_fifo.pkt_rd ),
        .I3(\n_15_gpkt_fifo.pkt_rd ),
        .I4(n_3_rstblk),
        .I5(I1),
        .I6(I2),
        .I7(I3),
        .I8(O2),
        .O1(O1),
        .O10(rd_pntr_plus1),
        .O11(p_0_out),
        .O12(rd_pkt_count_i),
        .O13(\n_48_gpkt_fifo.pkt_wr ),
        .O2(\n_6_gpkt_fifo.pkt_wr ),
        .O3(wr_pntr_pkt),
        .O4(wr_pntr_plus1),
        .O5(rd_pntr_pkt[7:0]),
        .O6(\c1/v1_reg ),
        .O7(wr_pkt_count_i),
        .O8(\c2/v1_reg ),
        .O9(\grss.rd_pntr_sts/c2/v1_reg ),
        .Q(wr_pntr_plus2),
        .S(S),
        .S01_AXIS_TREADY(S01_AXIS_TREADY),
        .S01_AXIS_TVALID(S01_AXIS_TVALID),
        .S_FIFO_DATA_COUNT(S_FIFO_DATA_COUNT),
        .comp0(\gwss.wsts/comp0 ),
        .comp1(\gwss.wsts/comp1 ),
        .p_0_in(\gwss.wsts/p_0_in ),
        .p_12_out(p_12_out),
        .p_2_out(p_2_out),
        .p_2_out_0(\gwss.wsts/p_2_out ),
        .partial_packet(partial_packet),
        .ram_full_comb(\gwss.wsts/ram_full_comb ),
        .v1_reg(\grss.rd_pntr_sts/c1/v1_reg ),
        .wr_eop(wr_eop));
axis_intercon_421reset_blk_ramfifo_51 rstblk
       (.ACLK(ACLK),
        .AR(n_2_rstblk),
        .I4(I4),
        .O1(O3),
        .O2(n_3_rstblk),
        .Q({n_4_rstblk,n_5_rstblk}),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module axis_intercon_421fifo_generator_ramfifo_77
   (O1,
    O2,
    O3,
    D,
    S02_AXIS_TREADY,
    E,
    Q,
    ACLK,
    S_AXIS_TDATA,
    DIADI,
    I1,
    S02_AXIS_TVALID,
    S_FIFO_DATA_COUNT,
    DI,
    S,
    I2,
    I3,
    I4);
  output O1;
  output O2;
  output O3;
  output [9:0]D;
  output S02_AXIS_TREADY;
  output [0:0]E;
  output [38:0]Q;
  input ACLK;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input I1;
  input S02_AXIS_TVALID;
  input [7:0]S_FIFO_DATA_COUNT;
  input [0:0]DI;
  input [1:0]S;
  input [3:0]I2;
  input [1:0]I3;
  input I4;

  wire \<const0> ;
  wire \<const1> ;
  wire ACLK;
  wire [9:0]D;
  wire [0:0]DI;
  wire [6:0]DIADI;
  wire [0:0]E;
  wire I1;
  wire [3:0]I2;
  wire [1:0]I3;
  wire I4;
  wire O1;
  wire O2;
  wire O3;
  wire [38:0]Q;
  wire [1:0]S;
  wire S02_AXIS_TREADY;
  wire S02_AXIS_TVALID;
  wire [31:0]S_AXIS_TDATA;
  wire [7:0]S_FIFO_DATA_COUNT;
  wire [3:0]\c1/v1_reg ;
  wire [3:0]\c2/v1_reg ;
  wire [0:0]doutb;
  wire eop_at_stage2;
  wire [3:0]\grss.rd_pntr_sts/c1/v1_reg ;
  wire [3:0]\grss.rd_pntr_sts/c2/v1_reg ;
  wire \gwss.wsts/comp0 ;
  wire \gwss.wsts/comp1 ;
  wire \gwss.wsts/p_0_in ;
  wire \gwss.wsts/p_2_out ;
  wire \gwss.wsts/ram_full_comb ;
  wire \n_10_gpkt_fifo.pkt_mem ;
  wire \n_11_gpkt_fifo.pkt_mem ;
  wire \n_12_gpkt_fifo.pkt_mem ;
  wire \n_13_gpkt_fifo.pkt_mem ;
  wire \n_14_gpkt_fifo.pkt_mem ;
  wire \n_15_gpkt_fifo.pkt_mem ;
  wire \n_15_gpkt_fifo.pkt_rd ;
  wire \n_16_gpkt_fifo.pkt_mem ;
  wire \n_16_gpkt_fifo.pkt_rd ;
  wire \n_17_gpkt_fifo.pkt_mem ;
  wire \n_17_gpkt_fifo.pkt_rd ;
  wire \n_18_gpkt_fifo.pkt_mem ;
  wire \n_19_gpkt_fifo.pkt_mem ;
  wire \n_20_gpkt_fifo.pkt_mem ;
  wire \n_21_gpkt_fifo.pkt_mem ;
  wire \n_22_gpkt_fifo.pkt_mem ;
  wire \n_22_gpkt_fifo.pkt_rd ;
  wire \n_23_gpkt_fifo.pkt_mem ;
  wire \n_24_gpkt_fifo.pkt_mem ;
  wire \n_25_gpkt_fifo.pkt_mem ;
  wire \n_26_gpkt_fifo.pkt_mem ;
  wire \n_27_gpkt_fifo.pkt_mem ;
  wire \n_28_gpkt_fifo.pkt_mem ;
  wire \n_29_gpkt_fifo.pkt_mem ;
  wire \n_2_gpkt_fifo.pkt_rd ;
  wire n_2_rstblk;
  wire \n_30_gpkt_fifo.pkt_mem ;
  wire \n_31_gpkt_fifo.pkt_mem ;
  wire \n_32_gpkt_fifo.pkt_mem ;
  wire \n_33_gpkt_fifo.pkt_mem ;
  wire \n_34_gpkt_fifo.pkt_mem ;
  wire \n_35_gpkt_fifo.pkt_mem ;
  wire \n_36_gpkt_fifo.pkt_mem ;
  wire \n_37_gpkt_fifo.pkt_mem ;
  wire \n_38_gpkt_fifo.pkt_mem ;
  wire \n_39_gpkt_fifo.pkt_mem ;
  wire \n_3_gpkt_fifo.pkt_mem ;
  wire \n_3_gpkt_fifo.pkt_rd ;
  wire n_3_rstblk;
  wire \n_40_gpkt_fifo.pkt_mem ;
  wire \n_41_gpkt_fifo.pkt_mem ;
  wire \n_42_gpkt_fifo.pkt_mem ;
  wire \n_43_gpkt_fifo.pkt_mem ;
  wire \n_48_gpkt_fifo.pkt_wr ;
  wire \n_4_gpkt_fifo.pkt_mem ;
  wire \n_4_gpkt_fifo.pkt_rd ;
  wire n_4_rstblk;
  wire \n_5_gpkt_fifo.pkt_mem ;
  wire \n_5_gpkt_fifo.pkt_rd ;
  wire n_5_rstblk;
  wire \n_6_gpkt_fifo.pkt_mem ;
  wire \n_6_gpkt_fifo.pkt_wr ;
  wire \n_7_gpkt_fifo.pkt_mem ;
  wire \n_8_gpkt_fifo.pkt_mem ;
  wire \n_9_gpkt_fifo.pkt_mem ;
  wire [7:0]p_0_out;
  wire p_12_out;
  wire p_13_out;
  wire p_2_out;
  wire p_6_out;
  wire partial_packet;
  wire [7:0]rd_pkt_count_i;
  wire [8:0]rd_pntr_pkt;
  wire [7:0]rd_pntr_plus1;
  wire rst_full_gen_i;
  wire stage1_eop_reg;
  wire tmp_ram_rd_en_reg;
  wire wr_eop;
  wire [8:8]wr_pkt_count_i;
  wire [8:0]wr_pntr_pkt;
  wire [8:8]wr_pntr_plus1;
  wire [8:8]wr_pntr_plus2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[0] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_43_gpkt_fifo.pkt_mem ),
        .Q(Q[0]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[10] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_33_gpkt_fifo.pkt_mem ),
        .Q(Q[10]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[11] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_32_gpkt_fifo.pkt_mem ),
        .Q(Q[11]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[12] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_31_gpkt_fifo.pkt_mem ),
        .Q(Q[12]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[13] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_30_gpkt_fifo.pkt_mem ),
        .Q(Q[13]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[14] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_29_gpkt_fifo.pkt_mem ),
        .Q(Q[14]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[15] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_28_gpkt_fifo.pkt_mem ),
        .Q(Q[15]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[16] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_27_gpkt_fifo.pkt_mem ),
        .Q(Q[16]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[17] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_26_gpkt_fifo.pkt_mem ),
        .Q(Q[17]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[18] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_25_gpkt_fifo.pkt_mem ),
        .Q(Q[18]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[19] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_24_gpkt_fifo.pkt_mem ),
        .Q(Q[19]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[1] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_42_gpkt_fifo.pkt_mem ),
        .Q(Q[1]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[20] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_23_gpkt_fifo.pkt_mem ),
        .Q(Q[20]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[21] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_22_gpkt_fifo.pkt_mem ),
        .Q(Q[21]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[22] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_21_gpkt_fifo.pkt_mem ),
        .Q(Q[22]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[23] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_20_gpkt_fifo.pkt_mem ),
        .Q(Q[23]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[24] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_19_gpkt_fifo.pkt_mem ),
        .Q(Q[24]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[25] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_18_gpkt_fifo.pkt_mem ),
        .Q(Q[25]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[26] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_17_gpkt_fifo.pkt_mem ),
        .Q(Q[26]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[27] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_16_gpkt_fifo.pkt_mem ),
        .Q(Q[27]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[28] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_15_gpkt_fifo.pkt_mem ),
        .Q(Q[28]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[29] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_14_gpkt_fifo.pkt_mem ),
        .Q(Q[29]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[2] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_41_gpkt_fifo.pkt_mem ),
        .Q(Q[2]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[30] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_13_gpkt_fifo.pkt_mem ),
        .Q(Q[30]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[31] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_12_gpkt_fifo.pkt_mem ),
        .Q(Q[31]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[32] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_11_gpkt_fifo.pkt_mem ),
        .Q(Q[32]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[33] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_10_gpkt_fifo.pkt_mem ),
        .Q(Q[33]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[34] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_9_gpkt_fifo.pkt_mem ),
        .Q(Q[34]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[35] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_8_gpkt_fifo.pkt_mem ),
        .Q(Q[35]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[36] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_7_gpkt_fifo.pkt_mem ),
        .Q(Q[36]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[37] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_6_gpkt_fifo.pkt_mem ),
        .Q(Q[37]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[38] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_5_gpkt_fifo.pkt_mem ),
        .Q(Q[38]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[3] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_40_gpkt_fifo.pkt_mem ),
        .Q(Q[3]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[4] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_39_gpkt_fifo.pkt_mem ),
        .Q(Q[4]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[5] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_38_gpkt_fifo.pkt_mem ),
        .Q(Q[5]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[6] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_37_gpkt_fifo.pkt_mem ),
        .Q(Q[6]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[7] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_36_gpkt_fifo.pkt_mem ),
        .Q(Q[7]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[8] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_35_gpkt_fifo.pkt_mem ),
        .Q(Q[8]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \gpkt_fifo.dout_i_reg[9] 
       (.C(ACLK),
        .CE(\n_22_gpkt_fifo.pkt_rd ),
        .D(\n_34_gpkt_fifo.pkt_mem ),
        .Q(Q[9]),
        .R(\<const0> ));
FDCE #(
    .INIT(1'b0)) 
     \gpkt_fifo.gdummy_wr_eop.partial_packet_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .CLR(O3),
        .D(\n_48_gpkt_fifo.pkt_wr ),
        .Q(partial_packet));
axis_intercon_421memory_80 \gpkt_fifo.pkt_mem 
       (.ACLK(ACLK),
        .DIADI(DIADI),
        .DOADO(doutb),
        .E(\n_5_gpkt_fifo.pkt_rd ),
        .I1(\n_4_gpkt_fifo.pkt_rd ),
        .I2(\n_3_gpkt_fifo.pkt_rd ),
        .I3(\n_2_gpkt_fifo.pkt_rd ),
        .O1(\n_3_gpkt_fifo.pkt_mem ),
        .O2(\n_4_gpkt_fifo.pkt_mem ),
        .O3(wr_pntr_pkt),
        .O4({\n_5_gpkt_fifo.pkt_mem ,\n_6_gpkt_fifo.pkt_mem ,\n_7_gpkt_fifo.pkt_mem ,\n_8_gpkt_fifo.pkt_mem ,\n_9_gpkt_fifo.pkt_mem ,\n_10_gpkt_fifo.pkt_mem ,\n_11_gpkt_fifo.pkt_mem ,\n_12_gpkt_fifo.pkt_mem ,\n_13_gpkt_fifo.pkt_mem ,\n_14_gpkt_fifo.pkt_mem ,\n_15_gpkt_fifo.pkt_mem ,\n_16_gpkt_fifo.pkt_mem ,\n_17_gpkt_fifo.pkt_mem ,\n_18_gpkt_fifo.pkt_mem ,\n_19_gpkt_fifo.pkt_mem ,\n_20_gpkt_fifo.pkt_mem ,\n_21_gpkt_fifo.pkt_mem ,\n_22_gpkt_fifo.pkt_mem ,\n_23_gpkt_fifo.pkt_mem ,\n_24_gpkt_fifo.pkt_mem ,\n_25_gpkt_fifo.pkt_mem ,\n_26_gpkt_fifo.pkt_mem ,\n_27_gpkt_fifo.pkt_mem ,\n_28_gpkt_fifo.pkt_mem ,\n_29_gpkt_fifo.pkt_mem ,\n_30_gpkt_fifo.pkt_mem ,\n_31_gpkt_fifo.pkt_mem ,\n_32_gpkt_fifo.pkt_mem ,\n_33_gpkt_fifo.pkt_mem ,\n_34_gpkt_fifo.pkt_mem ,\n_35_gpkt_fifo.pkt_mem ,\n_36_gpkt_fifo.pkt_mem ,\n_37_gpkt_fifo.pkt_mem ,\n_38_gpkt_fifo.pkt_mem ,\n_39_gpkt_fifo.pkt_mem ,\n_40_gpkt_fifo.pkt_mem ,\n_41_gpkt_fifo.pkt_mem ,\n_42_gpkt_fifo.pkt_mem ,\n_43_gpkt_fifo.pkt_mem }),
        .O5(rd_pntr_pkt),
        .Q(n_5_rstblk),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .WEBWE(\n_6_gpkt_fifo.pkt_wr ),
        .eop_at_stage2(eop_at_stage2),
        .p_13_out(p_13_out),
        .p_6_out(p_6_out),
        .stage1_eop_reg(stage1_eop_reg),
        .tmp_ram_rd_en_reg(tmp_ram_rd_en_reg));
axis_intercon_421rd_logic_pkt_fifo_78 \gpkt_fifo.pkt_rd 
       (.ACLK(ACLK),
        .DIADI(DIADI[0]),
        .DOADO(doutb),
        .E(\n_5_gpkt_fifo.pkt_rd ),
        .I1(\c1/v1_reg ),
        .I10(\n_6_gpkt_fifo.pkt_wr ),
        .I11(wr_pkt_count_i),
        .I2(\c2/v1_reg ),
        .I3(\grss.rd_pntr_sts/c2/v1_reg ),
        .I4(\n_4_gpkt_fifo.pkt_mem ),
        .I5(\n_3_gpkt_fifo.pkt_mem ),
        .I6(I1),
        .I7(wr_pntr_pkt[8]),
        .I8(wr_pntr_plus2),
        .I9(wr_pntr_plus1),
        .O1(O2),
        .O10(rd_pntr_plus1),
        .O11(p_0_out),
        .O12(rd_pkt_count_i),
        .O2(\n_2_gpkt_fifo.pkt_rd ),
        .O3(\n_3_gpkt_fifo.pkt_rd ),
        .O4(\n_4_gpkt_fifo.pkt_rd ),
        .O5(rd_pntr_pkt),
        .O6(\n_15_gpkt_fifo.pkt_rd ),
        .O7(\n_16_gpkt_fifo.pkt_rd ),
        .O8(\n_17_gpkt_fifo.pkt_rd ),
        .O9(\n_22_gpkt_fifo.pkt_rd ),
        .Q({n_4_rstblk,n_5_rstblk}),
        .comp0(\gwss.wsts/comp0 ),
        .comp1(\gwss.wsts/comp1 ),
        .eop_at_stage2(eop_at_stage2),
        .p_0_in(\gwss.wsts/p_0_in ),
        .p_12_out(p_12_out),
        .p_13_out(p_13_out),
        .p_2_out(\gwss.wsts/p_2_out ),
        .p_2_out_0(p_2_out),
        .p_6_out(p_6_out),
        .partial_packet(partial_packet),
        .ram_full_comb(\gwss.wsts/ram_full_comb ),
        .rst_full_gen_i(rst_full_gen_i),
        .stage1_eop_reg(stage1_eop_reg),
        .tmp_ram_rd_en_reg(tmp_ram_rd_en_reg),
        .v1_reg(\grss.rd_pntr_sts/c1/v1_reg ),
        .wr_eop(wr_eop));
axis_intercon_421wr_logic_pkt_fifo_79 \gpkt_fifo.pkt_wr 
       (.ACLK(ACLK),
        .AR(n_2_rstblk),
        .D(D),
        .DI(DI),
        .DIADI(DIADI[0]),
        .E(E),
        .I1(\n_17_gpkt_fifo.pkt_rd ),
        .I2(\n_16_gpkt_fifo.pkt_rd ),
        .I3(\n_15_gpkt_fifo.pkt_rd ),
        .I4(n_3_rstblk),
        .I5(I1),
        .I6(I2),
        .I7(I3),
        .I8(O2),
        .O1(O1),
        .O10(rd_pntr_plus1),
        .O11(p_0_out),
        .O12(rd_pkt_count_i),
        .O13(\n_48_gpkt_fifo.pkt_wr ),
        .O2(\n_6_gpkt_fifo.pkt_wr ),
        .O3(wr_pntr_pkt),
        .O4(wr_pntr_plus1),
        .O5(rd_pntr_pkt[7:0]),
        .O6(\c1/v1_reg ),
        .O7(wr_pkt_count_i),
        .O8(\c2/v1_reg ),
        .O9(\grss.rd_pntr_sts/c2/v1_reg ),
        .Q(wr_pntr_plus2),
        .S(S),
        .S02_AXIS_TREADY(S02_AXIS_TREADY),
        .S02_AXIS_TVALID(S02_AXIS_TVALID),
        .S_FIFO_DATA_COUNT(S_FIFO_DATA_COUNT),
        .comp0(\gwss.wsts/comp0 ),
        .comp1(\gwss.wsts/comp1 ),
        .p_0_in(\gwss.wsts/p_0_in ),
        .p_12_out(p_12_out),
        .p_2_out(p_2_out),
        .p_2_out_0(\gwss.wsts/p_2_out ),
        .partial_packet(partial_packet),
        .ram_full_comb(\gwss.wsts/ram_full_comb ),
        .v1_reg(\grss.rd_pntr_sts/c1/v1_reg ),
        .wr_eop(wr_eop));
axis_intercon_421reset_blk_ramfifo_81 rstblk
       (.ACLK(ACLK),
        .AR(n_2_rstblk),
        .I4(I4),
        .O1(O3),
        .O2(n_3_rstblk),
        .Q({n_4_rstblk,n_5_rstblk}),
        .rst_full_gen_i(rst_full_gen_i));
endmodule

module axis_intercon_421fifo_generator_top
   (O1,
    p_2_out,
    O2,
    O3,
    D,
    M00_AXIS_TVALID,
    O4,
    M00_AXIS_ACLK,
    I1,
    mi_tdata,
    DIADI,
    M00_AXIS_TREADY,
    I2,
    Q,
    DI,
    S,
    I3,
    I4,
    I5);
  output O1;
  output p_2_out;
  output O2;
  output O3;
  output [9:0]D;
  output M00_AXIS_TVALID;
  output [38:0]O4;
  input M00_AXIS_ACLK;
  input I1;
  input [31:0]mi_tdata;
  input [6:0]DIADI;
  input M00_AXIS_TREADY;
  input I2;
  input [7:0]Q;
  input [1:0]DI;
  input [1:0]S;
  input [3:0]I3;
  input [1:0]I4;
  input I5;

  wire [9:0]D;
  wire [1:0]DI;
  wire [6:0]DIADI;
  wire I1;
  wire I2;
  wire [3:0]I3;
  wire [1:0]I4;
  wire I5;
  wire M00_AXIS_ACLK;
  wire M00_AXIS_TREADY;
  wire M00_AXIS_TVALID;
  wire O1;
  wire O2;
  wire O3;
  wire [38:0]O4;
  wire [7:0]Q;
  wire [1:0]S;
  wire [31:0]mi_tdata;
  wire p_2_out;

axis_intercon_421fifo_generator_ramfifo \grf.rf 
       (.D(D),
        .DI(DI),
        .DIADI(DIADI),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .M00_AXIS_ACLK(M00_AXIS_ACLK),
        .M00_AXIS_TREADY(M00_AXIS_TREADY),
        .M00_AXIS_TVALID(M00_AXIS_TVALID),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O4(O4),
        .Q(Q),
        .S(S),
        .mi_tdata(mi_tdata),
        .p_2_out(p_2_out));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module axis_intercon_421fifo_generator_top_106
   (O1,
    O2,
    AR,
    D,
    S03_AXIS_TREADY,
    E,
    Q,
    ACLK,
    S_AXIS_TDATA,
    DIADI,
    I1,
    S03_AXIS_TVALID,
    S_FIFO_DATA_COUNT,
    DI,
    S,
    I2,
    I3,
    I4);
  output O1;
  output O2;
  output [0:0]AR;
  output [9:0]D;
  output S03_AXIS_TREADY;
  output [0:0]E;
  output [38:0]Q;
  input ACLK;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input I1;
  input S03_AXIS_TVALID;
  input [7:0]S_FIFO_DATA_COUNT;
  input [0:0]DI;
  input [1:0]S;
  input [3:0]I2;
  input [1:0]I3;
  input I4;

  wire ACLK;
  wire [0:0]AR;
  wire [9:0]D;
  wire [0:0]DI;
  wire [6:0]DIADI;
  wire [0:0]E;
  wire I1;
  wire [3:0]I2;
  wire [1:0]I3;
  wire I4;
  wire O1;
  wire O2;
  wire [38:0]Q;
  wire [1:0]S;
  wire S03_AXIS_TREADY;
  wire S03_AXIS_TVALID;
  wire [31:0]S_AXIS_TDATA;
  wire [7:0]S_FIFO_DATA_COUNT;

axis_intercon_421fifo_generator_ramfifo_107 \grf.rf 
       (.ACLK(ACLK),
        .D(D),
        .DI(DI),
        .DIADI(DIADI),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .O1(O1),
        .O2(O2),
        .O3(AR),
        .Q(Q),
        .S(S),
        .S03_AXIS_TREADY(S03_AXIS_TREADY),
        .S03_AXIS_TVALID(S03_AXIS_TVALID),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .S_FIFO_DATA_COUNT(S_FIFO_DATA_COUNT));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module axis_intercon_421fifo_generator_top_16
   (O1,
    O2,
    O3,
    D,
    S00_AXIS_TREADY,
    E,
    Q,
    ACLK,
    S_AXIS_TDATA,
    DIADI,
    I1,
    S00_AXIS_TVALID,
    S_FIFO_DATA_COUNT,
    DI,
    S,
    I2,
    I3,
    I4);
  output O1;
  output O2;
  output O3;
  output [9:0]D;
  output S00_AXIS_TREADY;
  output [0:0]E;
  output [38:0]Q;
  input ACLK;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input I1;
  input S00_AXIS_TVALID;
  input [7:0]S_FIFO_DATA_COUNT;
  input [0:0]DI;
  input [1:0]S;
  input [3:0]I2;
  input [1:0]I3;
  input I4;

  wire ACLK;
  wire [9:0]D;
  wire [0:0]DI;
  wire [6:0]DIADI;
  wire [0:0]E;
  wire I1;
  wire [3:0]I2;
  wire [1:0]I3;
  wire I4;
  wire O1;
  wire O2;
  wire O3;
  wire [38:0]Q;
  wire [1:0]S;
  wire S00_AXIS_TREADY;
  wire S00_AXIS_TVALID;
  wire [31:0]S_AXIS_TDATA;
  wire [7:0]S_FIFO_DATA_COUNT;

axis_intercon_421fifo_generator_ramfifo_17 \grf.rf 
       (.ACLK(ACLK),
        .D(D),
        .DI(DI),
        .DIADI(DIADI),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .Q(Q),
        .S(S),
        .S00_AXIS_TREADY(S00_AXIS_TREADY),
        .S00_AXIS_TVALID(S00_AXIS_TVALID),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .S_FIFO_DATA_COUNT(S_FIFO_DATA_COUNT));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module axis_intercon_421fifo_generator_top_46
   (O1,
    O2,
    O3,
    D,
    S01_AXIS_TREADY,
    E,
    Q,
    ACLK,
    S_AXIS_TDATA,
    DIADI,
    I1,
    S01_AXIS_TVALID,
    S_FIFO_DATA_COUNT,
    DI,
    S,
    I2,
    I3,
    I4);
  output O1;
  output O2;
  output O3;
  output [9:0]D;
  output S01_AXIS_TREADY;
  output [0:0]E;
  output [38:0]Q;
  input ACLK;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input I1;
  input S01_AXIS_TVALID;
  input [7:0]S_FIFO_DATA_COUNT;
  input [0:0]DI;
  input [1:0]S;
  input [3:0]I2;
  input [1:0]I3;
  input I4;

  wire ACLK;
  wire [9:0]D;
  wire [0:0]DI;
  wire [6:0]DIADI;
  wire [0:0]E;
  wire I1;
  wire [3:0]I2;
  wire [1:0]I3;
  wire I4;
  wire O1;
  wire O2;
  wire O3;
  wire [38:0]Q;
  wire [1:0]S;
  wire S01_AXIS_TREADY;
  wire S01_AXIS_TVALID;
  wire [31:0]S_AXIS_TDATA;
  wire [7:0]S_FIFO_DATA_COUNT;

axis_intercon_421fifo_generator_ramfifo_47 \grf.rf 
       (.ACLK(ACLK),
        .D(D),
        .DI(DI),
        .DIADI(DIADI),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .Q(Q),
        .S(S),
        .S01_AXIS_TREADY(S01_AXIS_TREADY),
        .S01_AXIS_TVALID(S01_AXIS_TVALID),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .S_FIFO_DATA_COUNT(S_FIFO_DATA_COUNT));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module axis_intercon_421fifo_generator_top_76
   (O1,
    O2,
    O3,
    D,
    S02_AXIS_TREADY,
    E,
    Q,
    ACLK,
    S_AXIS_TDATA,
    DIADI,
    I1,
    S02_AXIS_TVALID,
    S_FIFO_DATA_COUNT,
    DI,
    S,
    I2,
    I3,
    I4);
  output O1;
  output O2;
  output O3;
  output [9:0]D;
  output S02_AXIS_TREADY;
  output [0:0]E;
  output [38:0]Q;
  input ACLK;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input I1;
  input S02_AXIS_TVALID;
  input [7:0]S_FIFO_DATA_COUNT;
  input [0:0]DI;
  input [1:0]S;
  input [3:0]I2;
  input [1:0]I3;
  input I4;

  wire ACLK;
  wire [9:0]D;
  wire [0:0]DI;
  wire [6:0]DIADI;
  wire [0:0]E;
  wire I1;
  wire [3:0]I2;
  wire [1:0]I3;
  wire I4;
  wire O1;
  wire O2;
  wire O3;
  wire [38:0]Q;
  wire [1:0]S;
  wire S02_AXIS_TREADY;
  wire S02_AXIS_TVALID;
  wire [31:0]S_AXIS_TDATA;
  wire [7:0]S_FIFO_DATA_COUNT;

axis_intercon_421fifo_generator_ramfifo_77 \grf.rf 
       (.ACLK(ACLK),
        .D(D),
        .DI(DI),
        .DIADI(DIADI),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .Q(Q),
        .S(S),
        .S02_AXIS_TREADY(S02_AXIS_TREADY),
        .S02_AXIS_TVALID(S02_AXIS_TVALID),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .S_FIFO_DATA_COUNT(S_FIFO_DATA_COUNT));
endmodule

module axis_intercon_421fifo_generator_v10_0
   (p_2_out,
    O1,
    O2,
    M00_FIFO_DATA_COUNT,
    M00_AXIS_TVALID,
    Q,
    M00_AXIS_ACLK,
    I1,
    mi_tdata,
    DIADI,
    M00_AXIS_TREADY,
    I2,
    DI,
    I3,
    E);
  output p_2_out;
  output O1;
  output O2;
  output [9:0]M00_FIFO_DATA_COUNT;
  output M00_AXIS_TVALID;
  output [38:0]Q;
  input M00_AXIS_ACLK;
  input I1;
  input [31:0]mi_tdata;
  input [6:0]DIADI;
  input M00_AXIS_TREADY;
  input I2;
  input [1:0]DI;
  input I3;
  input [0:0]E;

  wire [1:0]DI;
  wire [6:0]DIADI;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire M00_AXIS_ACLK;
  wire M00_AXIS_TREADY;
  wire M00_AXIS_TVALID;
  wire [9:0]M00_FIFO_DATA_COUNT;
  wire O1;
  wire O2;
  wire [38:0]Q;
  wire [31:0]mi_tdata;
  wire p_2_out;

axis_intercon_421fifo_generator_v10_0_synth inst_fifo_gen
       (.DI(DI),
        .DIADI(DIADI),
        .E(E),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .M00_AXIS_ACLK(M00_AXIS_ACLK),
        .M00_AXIS_TREADY(M00_AXIS_TREADY),
        .M00_AXIS_TVALID(M00_AXIS_TVALID),
        .M00_FIFO_DATA_COUNT(M00_FIFO_DATA_COUNT),
        .O1(O1),
        .O2(O2),
        .Q(Q),
        .mi_tdata(mi_tdata),
        .p_2_out(p_2_out));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v10_0" *) 
module axis_intercon_421fifo_generator_v10_0_104
   (O1,
    O2,
    S_FIFO_DATA_COUNT,
    S03_AXIS_TREADY,
    Q,
    ACLK,
    S_AXIS_TDATA,
    DIADI,
    I1,
    S03_AXIS_TVALID,
    DI,
    I2);
  output O1;
  output O2;
  output [9:0]S_FIFO_DATA_COUNT;
  output S03_AXIS_TREADY;
  output [38:0]Q;
  input ACLK;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input I1;
  input S03_AXIS_TVALID;
  input [0:0]DI;
  input I2;

  wire ACLK;
  wire [0:0]DI;
  wire [6:0]DIADI;
  wire I1;
  wire I2;
  wire O1;
  wire O2;
  wire [38:0]Q;
  wire S03_AXIS_TREADY;
  wire S03_AXIS_TVALID;
  wire [31:0]S_AXIS_TDATA;
  wire [9:0]S_FIFO_DATA_COUNT;

axis_intercon_421fifo_generator_v10_0_synth_105 inst_fifo_gen
       (.ACLK(ACLK),
        .DI(DI),
        .DIADI(DIADI),
        .I1(I1),
        .I2(I2),
        .O1(O1),
        .O2(O2),
        .Q(Q),
        .S03_AXIS_TREADY(S03_AXIS_TREADY),
        .S03_AXIS_TVALID(S03_AXIS_TVALID),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .S_FIFO_DATA_COUNT(S_FIFO_DATA_COUNT));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v10_0" *) 
module axis_intercon_421fifo_generator_v10_0_14
   (O1,
    O2,
    S_FIFO_DATA_COUNT,
    S00_AXIS_TREADY,
    Q,
    ACLK,
    S_AXIS_TDATA,
    DIADI,
    I1,
    S00_AXIS_TVALID,
    DI,
    I2);
  output O1;
  output O2;
  output [9:0]S_FIFO_DATA_COUNT;
  output S00_AXIS_TREADY;
  output [38:0]Q;
  input ACLK;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input I1;
  input S00_AXIS_TVALID;
  input [0:0]DI;
  input I2;

  wire ACLK;
  wire [0:0]DI;
  wire [6:0]DIADI;
  wire I1;
  wire I2;
  wire O1;
  wire O2;
  wire [38:0]Q;
  wire S00_AXIS_TREADY;
  wire S00_AXIS_TVALID;
  wire [31:0]S_AXIS_TDATA;
  wire [9:0]S_FIFO_DATA_COUNT;

axis_intercon_421fifo_generator_v10_0_synth_15 inst_fifo_gen
       (.ACLK(ACLK),
        .DI(DI),
        .DIADI(DIADI),
        .I1(I1),
        .I2(I2),
        .O1(O1),
        .O2(O2),
        .Q(Q),
        .S00_AXIS_TREADY(S00_AXIS_TREADY),
        .S00_AXIS_TVALID(S00_AXIS_TVALID),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .S_FIFO_DATA_COUNT(S_FIFO_DATA_COUNT));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v10_0" *) 
module axis_intercon_421fifo_generator_v10_0_44
   (O1,
    O2,
    S_FIFO_DATA_COUNT,
    S01_AXIS_TREADY,
    Q,
    ACLK,
    S_AXIS_TDATA,
    DIADI,
    I1,
    S01_AXIS_TVALID,
    DI,
    I2);
  output O1;
  output O2;
  output [9:0]S_FIFO_DATA_COUNT;
  output S01_AXIS_TREADY;
  output [38:0]Q;
  input ACLK;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input I1;
  input S01_AXIS_TVALID;
  input [0:0]DI;
  input I2;

  wire ACLK;
  wire [0:0]DI;
  wire [6:0]DIADI;
  wire I1;
  wire I2;
  wire O1;
  wire O2;
  wire [38:0]Q;
  wire S01_AXIS_TREADY;
  wire S01_AXIS_TVALID;
  wire [31:0]S_AXIS_TDATA;
  wire [9:0]S_FIFO_DATA_COUNT;

axis_intercon_421fifo_generator_v10_0_synth_45 inst_fifo_gen
       (.ACLK(ACLK),
        .DI(DI),
        .DIADI(DIADI),
        .I1(I1),
        .I2(I2),
        .O1(O1),
        .O2(O2),
        .Q(Q),
        .S01_AXIS_TREADY(S01_AXIS_TREADY),
        .S01_AXIS_TVALID(S01_AXIS_TVALID),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .S_FIFO_DATA_COUNT(S_FIFO_DATA_COUNT));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v10_0" *) 
module axis_intercon_421fifo_generator_v10_0_74
   (O1,
    O2,
    S_FIFO_DATA_COUNT,
    S02_AXIS_TREADY,
    Q,
    ACLK,
    S_AXIS_TDATA,
    DIADI,
    I1,
    S02_AXIS_TVALID,
    DI,
    I2);
  output O1;
  output O2;
  output [9:0]S_FIFO_DATA_COUNT;
  output S02_AXIS_TREADY;
  output [38:0]Q;
  input ACLK;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input I1;
  input S02_AXIS_TVALID;
  input [0:0]DI;
  input I2;

  wire ACLK;
  wire [0:0]DI;
  wire [6:0]DIADI;
  wire I1;
  wire I2;
  wire O1;
  wire O2;
  wire [38:0]Q;
  wire S02_AXIS_TREADY;
  wire S02_AXIS_TVALID;
  wire [31:0]S_AXIS_TDATA;
  wire [9:0]S_FIFO_DATA_COUNT;

axis_intercon_421fifo_generator_v10_0_synth_75 inst_fifo_gen
       (.ACLK(ACLK),
        .DI(DI),
        .DIADI(DIADI),
        .I1(I1),
        .I2(I2),
        .O1(O1),
        .O2(O2),
        .Q(Q),
        .S02_AXIS_TREADY(S02_AXIS_TREADY),
        .S02_AXIS_TVALID(S02_AXIS_TVALID),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .S_FIFO_DATA_COUNT(S_FIFO_DATA_COUNT));
endmodule

module axis_intercon_421fifo_generator_v10_0_synth
   (p_2_out,
    O1,
    O2,
    M00_FIFO_DATA_COUNT,
    M00_AXIS_TVALID,
    Q,
    M00_AXIS_ACLK,
    I1,
    mi_tdata,
    DIADI,
    M00_AXIS_TREADY,
    I2,
    DI,
    I3,
    E);
  output p_2_out;
  output O1;
  output O2;
  output [9:0]M00_FIFO_DATA_COUNT;
  output M00_AXIS_TVALID;
  output [38:0]Q;
  input M00_AXIS_ACLK;
  input I1;
  input [31:0]mi_tdata;
  input [6:0]DIADI;
  input M00_AXIS_TREADY;
  input I2;
  input [1:0]DI;
  input I3;
  input [0:0]E;

  wire [1:0]DI;
  wire [6:0]DIADI;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire M00_AXIS_ACLK;
  wire M00_AXIS_TREADY;
  wire M00_AXIS_TVALID;
  wire [9:0]M00_FIFO_DATA_COUNT;
  wire O1;
  wire O2;
  wire [38:0]Q;
  wire [31:0]mi_tdata;
  wire \n_0_gaxis_fifo.gaxisf.axisf ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_4__3 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_7__3 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_2__3 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_3__3 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_4__3 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_5__3 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_5__3 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_6__3 ;
  wire \n_10_gaxis_fifo.gaxisf.axisf ;
  wire \n_11_gaxis_fifo.gaxisf.axisf ;
  wire \n_12_gaxis_fifo.gaxisf.axisf ;
  wire \n_13_gaxis_fifo.gaxisf.axisf ;
  wire \n_4_gaxis_fifo.gaxisf.axisf ;
  wire \n_5_gaxis_fifo.gaxisf.axisf ;
  wire \n_6_gaxis_fifo.gaxisf.axisf ;
  wire \n_7_gaxis_fifo.gaxisf.axisf ;
  wire \n_8_gaxis_fifo.gaxisf.axisf ;
  wire \n_9_gaxis_fifo.gaxisf.axisf ;
  wire p_2_out;

axis_intercon_421fifo_generator_top \gaxis_fifo.gaxisf.axisf 
       (.D({\n_4_gaxis_fifo.gaxisf.axisf ,\n_5_gaxis_fifo.gaxisf.axisf ,\n_6_gaxis_fifo.gaxisf.axisf ,\n_7_gaxis_fifo.gaxisf.axisf ,\n_8_gaxis_fifo.gaxisf.axisf ,\n_9_gaxis_fifo.gaxisf.axisf ,\n_10_gaxis_fifo.gaxisf.axisf ,\n_11_gaxis_fifo.gaxisf.axisf ,\n_12_gaxis_fifo.gaxisf.axisf ,\n_13_gaxis_fifo.gaxisf.axisf }),
        .DI(DI),
        .DIADI(DIADI),
        .I1(I1),
        .I2(I2),
        .I3({\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_2__3 ,\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_3__3 ,\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_4__3 ,\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_5__3 }),
        .I4({\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_5__3 ,\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_6__3 }),
        .I5(I3),
        .M00_AXIS_ACLK(M00_AXIS_ACLK),
        .M00_AXIS_TREADY(M00_AXIS_TREADY),
        .M00_AXIS_TVALID(M00_AXIS_TVALID),
        .O1(\n_0_gaxis_fifo.gaxisf.axisf ),
        .O2(O1),
        .O3(O2),
        .O4(Q),
        .Q(M00_FIFO_DATA_COUNT[7:0]),
        .S({\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_4__3 ,\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_7__3 }),
        .mi_tdata(mi_tdata),
        .p_2_out(p_2_out));
LUT2 #(
    .INIT(4'h9)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_4__3 
       (.I0(M00_FIFO_DATA_COUNT[2]),
        .I1(M00_FIFO_DATA_COUNT[3]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_4__3 ));
LUT1 #(
    .INIT(2'h1)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_7__3 
       (.I0(M00_FIFO_DATA_COUNT[0]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_7__3 ));
LUT2 #(
    .INIT(4'h9)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_2__3 
       (.I0(M00_FIFO_DATA_COUNT[6]),
        .I1(M00_FIFO_DATA_COUNT[7]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_2__3 ));
LUT2 #(
    .INIT(4'h9)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_3__3 
       (.I0(M00_FIFO_DATA_COUNT[5]),
        .I1(M00_FIFO_DATA_COUNT[6]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_3__3 ));
LUT2 #(
    .INIT(4'h9)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_4__3 
       (.I0(M00_FIFO_DATA_COUNT[4]),
        .I1(M00_FIFO_DATA_COUNT[5]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_4__3 ));
LUT2 #(
    .INIT(4'h9)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_5__3 
       (.I0(M00_FIFO_DATA_COUNT[3]),
        .I1(M00_FIFO_DATA_COUNT[4]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_5__3 ));
LUT2 #(
    .INIT(4'h9)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_5__3 
       (.I0(M00_FIFO_DATA_COUNT[8]),
        .I1(M00_FIFO_DATA_COUNT[9]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_5__3 ));
LUT2 #(
    .INIT(4'h9)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_6__3 
       (.I0(M00_FIFO_DATA_COUNT[7]),
        .I1(M00_FIFO_DATA_COUNT[8]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_6__3 ));
(* counter = "9" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[0] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(\n_13_gaxis_fifo.gaxisf.axisf ),
        .Q(M00_FIFO_DATA_COUNT[0]));
(* counter = "9" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[1] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(\n_12_gaxis_fifo.gaxisf.axisf ),
        .Q(M00_FIFO_DATA_COUNT[1]));
(* counter = "9" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[2] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(\n_11_gaxis_fifo.gaxisf.axisf ),
        .Q(M00_FIFO_DATA_COUNT[2]));
(* counter = "9" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(\n_10_gaxis_fifo.gaxisf.axisf ),
        .Q(M00_FIFO_DATA_COUNT[3]));
(* counter = "9" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[4] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(\n_9_gaxis_fifo.gaxisf.axisf ),
        .Q(M00_FIFO_DATA_COUNT[4]));
(* counter = "9" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[5] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(\n_8_gaxis_fifo.gaxisf.axisf ),
        .Q(M00_FIFO_DATA_COUNT[5]));
(* counter = "9" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[6] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(\n_7_gaxis_fifo.gaxisf.axisf ),
        .Q(M00_FIFO_DATA_COUNT[6]));
(* counter = "9" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(\n_6_gaxis_fifo.gaxisf.axisf ),
        .Q(M00_FIFO_DATA_COUNT[7]));
(* counter = "9" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[8] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(\n_5_gaxis_fifo.gaxisf.axisf ),
        .Q(M00_FIFO_DATA_COUNT[8]));
(* counter = "9" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(\n_4_gaxis_fifo.gaxisf.axisf ),
        .Q(M00_FIFO_DATA_COUNT[9]));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v10_0_synth" *) 
module axis_intercon_421fifo_generator_v10_0_synth_105
   (O1,
    O2,
    S_FIFO_DATA_COUNT,
    S03_AXIS_TREADY,
    Q,
    ACLK,
    S_AXIS_TDATA,
    DIADI,
    I1,
    S03_AXIS_TVALID,
    DI,
    I2);
  output O1;
  output O2;
  output [9:0]S_FIFO_DATA_COUNT;
  output S03_AXIS_TREADY;
  output [38:0]Q;
  input ACLK;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input I1;
  input S03_AXIS_TVALID;
  input [0:0]DI;
  input I2;

  wire ACLK;
  wire [0:0]DI;
  wire [6:0]DIADI;
  wire I1;
  wire I2;
  wire O1;
  wire O2;
  wire [38:0]Q;
  wire S03_AXIS_TREADY;
  wire S03_AXIS_TVALID;
  wire [31:0]S_AXIS_TDATA;
  wire [9:0]S_FIFO_DATA_COUNT;
  wire clear;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_4__2 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_7__2 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_2__2 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_3__2 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_4__2 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_5__2 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_5__2 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_6__2 ;
  wire \n_10_gaxis_fifo.gaxisf.axisf ;
  wire \n_11_gaxis_fifo.gaxisf.axisf ;
  wire \n_12_gaxis_fifo.gaxisf.axisf ;
  wire \n_14_gaxis_fifo.gaxisf.axisf ;
  wire \n_3_gaxis_fifo.gaxisf.axisf ;
  wire \n_4_gaxis_fifo.gaxisf.axisf ;
  wire \n_5_gaxis_fifo.gaxisf.axisf ;
  wire \n_6_gaxis_fifo.gaxisf.axisf ;
  wire \n_7_gaxis_fifo.gaxisf.axisf ;
  wire \n_8_gaxis_fifo.gaxisf.axisf ;
  wire \n_9_gaxis_fifo.gaxisf.axisf ;

axis_intercon_421fifo_generator_top_106 \gaxis_fifo.gaxisf.axisf 
       (.ACLK(ACLK),
        .AR(clear),
        .D({\n_3_gaxis_fifo.gaxisf.axisf ,\n_4_gaxis_fifo.gaxisf.axisf ,\n_5_gaxis_fifo.gaxisf.axisf ,\n_6_gaxis_fifo.gaxisf.axisf ,\n_7_gaxis_fifo.gaxisf.axisf ,\n_8_gaxis_fifo.gaxisf.axisf ,\n_9_gaxis_fifo.gaxisf.axisf ,\n_10_gaxis_fifo.gaxisf.axisf ,\n_11_gaxis_fifo.gaxisf.axisf ,\n_12_gaxis_fifo.gaxisf.axisf }),
        .DI(DI),
        .DIADI(DIADI),
        .E(\n_14_gaxis_fifo.gaxisf.axisf ),
        .I1(I1),
        .I2({\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_2__2 ,\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_3__2 ,\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_4__2 ,\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_5__2 }),
        .I3({\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_5__2 ,\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_6__2 }),
        .I4(I2),
        .O1(O1),
        .O2(O2),
        .Q(Q),
        .S({\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_4__2 ,\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_7__2 }),
        .S03_AXIS_TREADY(S03_AXIS_TREADY),
        .S03_AXIS_TVALID(S03_AXIS_TVALID),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .S_FIFO_DATA_COUNT(S_FIFO_DATA_COUNT[7:0]));
LUT2 #(
    .INIT(4'h9)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_4__2 
       (.I0(S_FIFO_DATA_COUNT[2]),
        .I1(S_FIFO_DATA_COUNT[3]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_4__2 ));
LUT1 #(
    .INIT(2'h1)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_7__2 
       (.I0(S_FIFO_DATA_COUNT[0]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_7__2 ));
LUT2 #(
    .INIT(4'h9)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_2__2 
       (.I0(S_FIFO_DATA_COUNT[6]),
        .I1(S_FIFO_DATA_COUNT[7]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_2__2 ));
LUT2 #(
    .INIT(4'h9)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_3__2 
       (.I0(S_FIFO_DATA_COUNT[5]),
        .I1(S_FIFO_DATA_COUNT[6]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_3__2 ));
LUT2 #(
    .INIT(4'h9)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_4__2 
       (.I0(S_FIFO_DATA_COUNT[4]),
        .I1(S_FIFO_DATA_COUNT[5]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_4__2 ));
LUT2 #(
    .INIT(4'h9)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_5__2 
       (.I0(S_FIFO_DATA_COUNT[3]),
        .I1(S_FIFO_DATA_COUNT[4]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_5__2 ));
LUT2 #(
    .INIT(4'h9)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_5__2 
       (.I0(S_FIFO_DATA_COUNT[8]),
        .I1(S_FIFO_DATA_COUNT[9]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_5__2 ));
LUT2 #(
    .INIT(4'h9)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_6__2 
       (.I0(S_FIFO_DATA_COUNT[7]),
        .I1(S_FIFO_DATA_COUNT[8]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_6__2 ));
(* counter = "8" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[0] 
       (.C(ACLK),
        .CE(\n_14_gaxis_fifo.gaxisf.axisf ),
        .CLR(clear),
        .D(\n_12_gaxis_fifo.gaxisf.axisf ),
        .Q(S_FIFO_DATA_COUNT[0]));
(* counter = "8" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[1] 
       (.C(ACLK),
        .CE(\n_14_gaxis_fifo.gaxisf.axisf ),
        .CLR(clear),
        .D(\n_11_gaxis_fifo.gaxisf.axisf ),
        .Q(S_FIFO_DATA_COUNT[1]));
(* counter = "8" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[2] 
       (.C(ACLK),
        .CE(\n_14_gaxis_fifo.gaxisf.axisf ),
        .CLR(clear),
        .D(\n_10_gaxis_fifo.gaxisf.axisf ),
        .Q(S_FIFO_DATA_COUNT[2]));
(* counter = "8" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3] 
       (.C(ACLK),
        .CE(\n_14_gaxis_fifo.gaxisf.axisf ),
        .CLR(clear),
        .D(\n_9_gaxis_fifo.gaxisf.axisf ),
        .Q(S_FIFO_DATA_COUNT[3]));
(* counter = "8" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[4] 
       (.C(ACLK),
        .CE(\n_14_gaxis_fifo.gaxisf.axisf ),
        .CLR(clear),
        .D(\n_8_gaxis_fifo.gaxisf.axisf ),
        .Q(S_FIFO_DATA_COUNT[4]));
(* counter = "8" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[5] 
       (.C(ACLK),
        .CE(\n_14_gaxis_fifo.gaxisf.axisf ),
        .CLR(clear),
        .D(\n_7_gaxis_fifo.gaxisf.axisf ),
        .Q(S_FIFO_DATA_COUNT[5]));
(* counter = "8" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[6] 
       (.C(ACLK),
        .CE(\n_14_gaxis_fifo.gaxisf.axisf ),
        .CLR(clear),
        .D(\n_6_gaxis_fifo.gaxisf.axisf ),
        .Q(S_FIFO_DATA_COUNT[6]));
(* counter = "8" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7] 
       (.C(ACLK),
        .CE(\n_14_gaxis_fifo.gaxisf.axisf ),
        .CLR(clear),
        .D(\n_5_gaxis_fifo.gaxisf.axisf ),
        .Q(S_FIFO_DATA_COUNT[7]));
(* counter = "8" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[8] 
       (.C(ACLK),
        .CE(\n_14_gaxis_fifo.gaxisf.axisf ),
        .CLR(clear),
        .D(\n_4_gaxis_fifo.gaxisf.axisf ),
        .Q(S_FIFO_DATA_COUNT[8]));
(* counter = "8" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9] 
       (.C(ACLK),
        .CE(\n_14_gaxis_fifo.gaxisf.axisf ),
        .CLR(clear),
        .D(\n_3_gaxis_fifo.gaxisf.axisf ),
        .Q(S_FIFO_DATA_COUNT[9]));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v10_0_synth" *) 
module axis_intercon_421fifo_generator_v10_0_synth_15
   (O1,
    O2,
    S_FIFO_DATA_COUNT,
    S00_AXIS_TREADY,
    Q,
    ACLK,
    S_AXIS_TDATA,
    DIADI,
    I1,
    S00_AXIS_TVALID,
    DI,
    I2);
  output O1;
  output O2;
  output [9:0]S_FIFO_DATA_COUNT;
  output S00_AXIS_TREADY;
  output [38:0]Q;
  input ACLK;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input I1;
  input S00_AXIS_TVALID;
  input [0:0]DI;
  input I2;

  wire ACLK;
  wire [0:0]DI;
  wire [6:0]DIADI;
  wire I1;
  wire I2;
  wire O1;
  wire O2;
  wire [38:0]Q;
  wire S00_AXIS_TREADY;
  wire S00_AXIS_TVALID;
  wire [31:0]S_AXIS_TDATA;
  wire [9:0]S_FIFO_DATA_COUNT;
  wire \n_0_gaxis_fifo.gaxisf.axisf ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_4 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_7 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_2 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_3 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_4 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_5 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_5 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_6 ;
  wire \n_10_gaxis_fifo.gaxisf.axisf ;
  wire \n_11_gaxis_fifo.gaxisf.axisf ;
  wire \n_12_gaxis_fifo.gaxisf.axisf ;
  wire \n_14_gaxis_fifo.gaxisf.axisf ;
  wire \n_3_gaxis_fifo.gaxisf.axisf ;
  wire \n_4_gaxis_fifo.gaxisf.axisf ;
  wire \n_5_gaxis_fifo.gaxisf.axisf ;
  wire \n_6_gaxis_fifo.gaxisf.axisf ;
  wire \n_7_gaxis_fifo.gaxisf.axisf ;
  wire \n_8_gaxis_fifo.gaxisf.axisf ;
  wire \n_9_gaxis_fifo.gaxisf.axisf ;

axis_intercon_421fifo_generator_top_16 \gaxis_fifo.gaxisf.axisf 
       (.ACLK(ACLK),
        .D({\n_3_gaxis_fifo.gaxisf.axisf ,\n_4_gaxis_fifo.gaxisf.axisf ,\n_5_gaxis_fifo.gaxisf.axisf ,\n_6_gaxis_fifo.gaxisf.axisf ,\n_7_gaxis_fifo.gaxisf.axisf ,\n_8_gaxis_fifo.gaxisf.axisf ,\n_9_gaxis_fifo.gaxisf.axisf ,\n_10_gaxis_fifo.gaxisf.axisf ,\n_11_gaxis_fifo.gaxisf.axisf ,\n_12_gaxis_fifo.gaxisf.axisf }),
        .DI(DI),
        .DIADI(DIADI),
        .E(\n_14_gaxis_fifo.gaxisf.axisf ),
        .I1(I1),
        .I2({\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_2 ,\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_3 ,\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_4 ,\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_5 }),
        .I3({\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_5 ,\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_6 }),
        .I4(I2),
        .O1(\n_0_gaxis_fifo.gaxisf.axisf ),
        .O2(O1),
        .O3(O2),
        .Q(Q),
        .S({\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_4 ,\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_7 }),
        .S00_AXIS_TREADY(S00_AXIS_TREADY),
        .S00_AXIS_TVALID(S00_AXIS_TVALID),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .S_FIFO_DATA_COUNT(S_FIFO_DATA_COUNT[7:0]));
LUT2 #(
    .INIT(4'h9)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_4 
       (.I0(S_FIFO_DATA_COUNT[2]),
        .I1(S_FIFO_DATA_COUNT[3]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_7 
       (.I0(S_FIFO_DATA_COUNT[0]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_7 ));
LUT2 #(
    .INIT(4'h9)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_2 
       (.I0(S_FIFO_DATA_COUNT[6]),
        .I1(S_FIFO_DATA_COUNT[7]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_2 ));
LUT2 #(
    .INIT(4'h9)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_3 
       (.I0(S_FIFO_DATA_COUNT[5]),
        .I1(S_FIFO_DATA_COUNT[6]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_3 ));
LUT2 #(
    .INIT(4'h9)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_4 
       (.I0(S_FIFO_DATA_COUNT[4]),
        .I1(S_FIFO_DATA_COUNT[5]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_4 ));
LUT2 #(
    .INIT(4'h9)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_5 
       (.I0(S_FIFO_DATA_COUNT[3]),
        .I1(S_FIFO_DATA_COUNT[4]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_5 ));
LUT2 #(
    .INIT(4'h9)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_5 
       (.I0(S_FIFO_DATA_COUNT[8]),
        .I1(S_FIFO_DATA_COUNT[9]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_5 ));
LUT2 #(
    .INIT(4'h9)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_6 
       (.I0(S_FIFO_DATA_COUNT[7]),
        .I1(S_FIFO_DATA_COUNT[8]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_6 ));
(* counter = "5" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[0] 
       (.C(ACLK),
        .CE(\n_14_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(\n_12_gaxis_fifo.gaxisf.axisf ),
        .Q(S_FIFO_DATA_COUNT[0]));
(* counter = "5" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[1] 
       (.C(ACLK),
        .CE(\n_14_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(\n_11_gaxis_fifo.gaxisf.axisf ),
        .Q(S_FIFO_DATA_COUNT[1]));
(* counter = "5" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[2] 
       (.C(ACLK),
        .CE(\n_14_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(\n_10_gaxis_fifo.gaxisf.axisf ),
        .Q(S_FIFO_DATA_COUNT[2]));
(* counter = "5" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3] 
       (.C(ACLK),
        .CE(\n_14_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(\n_9_gaxis_fifo.gaxisf.axisf ),
        .Q(S_FIFO_DATA_COUNT[3]));
(* counter = "5" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[4] 
       (.C(ACLK),
        .CE(\n_14_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(\n_8_gaxis_fifo.gaxisf.axisf ),
        .Q(S_FIFO_DATA_COUNT[4]));
(* counter = "5" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[5] 
       (.C(ACLK),
        .CE(\n_14_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(\n_7_gaxis_fifo.gaxisf.axisf ),
        .Q(S_FIFO_DATA_COUNT[5]));
(* counter = "5" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[6] 
       (.C(ACLK),
        .CE(\n_14_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(\n_6_gaxis_fifo.gaxisf.axisf ),
        .Q(S_FIFO_DATA_COUNT[6]));
(* counter = "5" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7] 
       (.C(ACLK),
        .CE(\n_14_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(\n_5_gaxis_fifo.gaxisf.axisf ),
        .Q(S_FIFO_DATA_COUNT[7]));
(* counter = "5" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[8] 
       (.C(ACLK),
        .CE(\n_14_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(\n_4_gaxis_fifo.gaxisf.axisf ),
        .Q(S_FIFO_DATA_COUNT[8]));
(* counter = "5" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9] 
       (.C(ACLK),
        .CE(\n_14_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_0_gaxis_fifo.gaxisf.axisf ),
        .D(\n_3_gaxis_fifo.gaxisf.axisf ),
        .Q(S_FIFO_DATA_COUNT[9]));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v10_0_synth" *) 
module axis_intercon_421fifo_generator_v10_0_synth_45
   (O1,
    O2,
    S_FIFO_DATA_COUNT,
    S01_AXIS_TREADY,
    Q,
    ACLK,
    S_AXIS_TDATA,
    DIADI,
    I1,
    S01_AXIS_TVALID,
    DI,
    I2);
  output O1;
  output O2;
  output [9:0]S_FIFO_DATA_COUNT;
  output S01_AXIS_TREADY;
  output [38:0]Q;
  input ACLK;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input I1;
  input S01_AXIS_TVALID;
  input [0:0]DI;
  input I2;

  wire ACLK;
  wire [0:0]DI;
  wire [6:0]DIADI;
  wire I1;
  wire I2;
  wire O1;
  wire O2;
  wire [38:0]Q;
  wire S01_AXIS_TREADY;
  wire S01_AXIS_TVALID;
  wire [31:0]S_AXIS_TDATA;
  wire [9:0]S_FIFO_DATA_COUNT;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_4__0 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_7__0 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_2__0 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_3__0 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_4__0 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_5__0 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_5__0 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_6__0 ;
  wire \n_10_gaxis_fifo.gaxisf.axisf ;
  wire \n_11_gaxis_fifo.gaxisf.axisf ;
  wire \n_12_gaxis_fifo.gaxisf.axisf ;
  wire \n_14_gaxis_fifo.gaxisf.axisf ;
  wire \n_2_gaxis_fifo.gaxisf.axisf ;
  wire \n_3_gaxis_fifo.gaxisf.axisf ;
  wire \n_4_gaxis_fifo.gaxisf.axisf ;
  wire \n_5_gaxis_fifo.gaxisf.axisf ;
  wire \n_6_gaxis_fifo.gaxisf.axisf ;
  wire \n_7_gaxis_fifo.gaxisf.axisf ;
  wire \n_8_gaxis_fifo.gaxisf.axisf ;
  wire \n_9_gaxis_fifo.gaxisf.axisf ;

axis_intercon_421fifo_generator_top_46 \gaxis_fifo.gaxisf.axisf 
       (.ACLK(ACLK),
        .D({\n_3_gaxis_fifo.gaxisf.axisf ,\n_4_gaxis_fifo.gaxisf.axisf ,\n_5_gaxis_fifo.gaxisf.axisf ,\n_6_gaxis_fifo.gaxisf.axisf ,\n_7_gaxis_fifo.gaxisf.axisf ,\n_8_gaxis_fifo.gaxisf.axisf ,\n_9_gaxis_fifo.gaxisf.axisf ,\n_10_gaxis_fifo.gaxisf.axisf ,\n_11_gaxis_fifo.gaxisf.axisf ,\n_12_gaxis_fifo.gaxisf.axisf }),
        .DI(DI),
        .DIADI(DIADI),
        .E(\n_14_gaxis_fifo.gaxisf.axisf ),
        .I1(I1),
        .I2({\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_2__0 ,\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_3__0 ,\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_4__0 ,\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_5__0 }),
        .I3({\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_5__0 ,\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_6__0 }),
        .I4(I2),
        .O1(O1),
        .O2(O2),
        .O3(\n_2_gaxis_fifo.gaxisf.axisf ),
        .Q(Q),
        .S({\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_4__0 ,\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_7__0 }),
        .S01_AXIS_TREADY(S01_AXIS_TREADY),
        .S01_AXIS_TVALID(S01_AXIS_TVALID),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .S_FIFO_DATA_COUNT(S_FIFO_DATA_COUNT[7:0]));
LUT2 #(
    .INIT(4'h9)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_4__0 
       (.I0(S_FIFO_DATA_COUNT[2]),
        .I1(S_FIFO_DATA_COUNT[3]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_4__0 ));
LUT1 #(
    .INIT(2'h1)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_7__0 
       (.I0(S_FIFO_DATA_COUNT[0]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_7__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_2__0 
       (.I0(S_FIFO_DATA_COUNT[6]),
        .I1(S_FIFO_DATA_COUNT[7]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_2__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_3__0 
       (.I0(S_FIFO_DATA_COUNT[5]),
        .I1(S_FIFO_DATA_COUNT[6]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_3__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_4__0 
       (.I0(S_FIFO_DATA_COUNT[4]),
        .I1(S_FIFO_DATA_COUNT[5]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_4__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_5__0 
       (.I0(S_FIFO_DATA_COUNT[3]),
        .I1(S_FIFO_DATA_COUNT[4]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_5__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_5__0 
       (.I0(S_FIFO_DATA_COUNT[8]),
        .I1(S_FIFO_DATA_COUNT[9]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_5__0 ));
LUT2 #(
    .INIT(4'h9)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_6__0 
       (.I0(S_FIFO_DATA_COUNT[7]),
        .I1(S_FIFO_DATA_COUNT[8]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_6__0 ));
(* counter = "6" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[0] 
       (.C(ACLK),
        .CE(\n_14_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_2_gaxis_fifo.gaxisf.axisf ),
        .D(\n_12_gaxis_fifo.gaxisf.axisf ),
        .Q(S_FIFO_DATA_COUNT[0]));
(* counter = "6" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[1] 
       (.C(ACLK),
        .CE(\n_14_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_2_gaxis_fifo.gaxisf.axisf ),
        .D(\n_11_gaxis_fifo.gaxisf.axisf ),
        .Q(S_FIFO_DATA_COUNT[1]));
(* counter = "6" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[2] 
       (.C(ACLK),
        .CE(\n_14_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_2_gaxis_fifo.gaxisf.axisf ),
        .D(\n_10_gaxis_fifo.gaxisf.axisf ),
        .Q(S_FIFO_DATA_COUNT[2]));
(* counter = "6" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3] 
       (.C(ACLK),
        .CE(\n_14_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_2_gaxis_fifo.gaxisf.axisf ),
        .D(\n_9_gaxis_fifo.gaxisf.axisf ),
        .Q(S_FIFO_DATA_COUNT[3]));
(* counter = "6" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[4] 
       (.C(ACLK),
        .CE(\n_14_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_2_gaxis_fifo.gaxisf.axisf ),
        .D(\n_8_gaxis_fifo.gaxisf.axisf ),
        .Q(S_FIFO_DATA_COUNT[4]));
(* counter = "6" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[5] 
       (.C(ACLK),
        .CE(\n_14_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_2_gaxis_fifo.gaxisf.axisf ),
        .D(\n_7_gaxis_fifo.gaxisf.axisf ),
        .Q(S_FIFO_DATA_COUNT[5]));
(* counter = "6" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[6] 
       (.C(ACLK),
        .CE(\n_14_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_2_gaxis_fifo.gaxisf.axisf ),
        .D(\n_6_gaxis_fifo.gaxisf.axisf ),
        .Q(S_FIFO_DATA_COUNT[6]));
(* counter = "6" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7] 
       (.C(ACLK),
        .CE(\n_14_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_2_gaxis_fifo.gaxisf.axisf ),
        .D(\n_5_gaxis_fifo.gaxisf.axisf ),
        .Q(S_FIFO_DATA_COUNT[7]));
(* counter = "6" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[8] 
       (.C(ACLK),
        .CE(\n_14_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_2_gaxis_fifo.gaxisf.axisf ),
        .D(\n_4_gaxis_fifo.gaxisf.axisf ),
        .Q(S_FIFO_DATA_COUNT[8]));
(* counter = "6" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9] 
       (.C(ACLK),
        .CE(\n_14_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_2_gaxis_fifo.gaxisf.axisf ),
        .D(\n_3_gaxis_fifo.gaxisf.axisf ),
        .Q(S_FIFO_DATA_COUNT[9]));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v10_0_synth" *) 
module axis_intercon_421fifo_generator_v10_0_synth_75
   (O1,
    O2,
    S_FIFO_DATA_COUNT,
    S02_AXIS_TREADY,
    Q,
    ACLK,
    S_AXIS_TDATA,
    DIADI,
    I1,
    S02_AXIS_TVALID,
    DI,
    I2);
  output O1;
  output O2;
  output [9:0]S_FIFO_DATA_COUNT;
  output S02_AXIS_TREADY;
  output [38:0]Q;
  input ACLK;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input I1;
  input S02_AXIS_TVALID;
  input [0:0]DI;
  input I2;

  wire ACLK;
  wire [0:0]DI;
  wire [6:0]DIADI;
  wire I1;
  wire I2;
  wire O1;
  wire O2;
  wire [38:0]Q;
  wire S02_AXIS_TREADY;
  wire S02_AXIS_TVALID;
  wire [31:0]S_AXIS_TDATA;
  wire [9:0]S_FIFO_DATA_COUNT;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_4__1 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_7__1 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_2__1 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_3__1 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_4__1 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_5__1 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_5__1 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_6__1 ;
  wire \n_10_gaxis_fifo.gaxisf.axisf ;
  wire \n_11_gaxis_fifo.gaxisf.axisf ;
  wire \n_12_gaxis_fifo.gaxisf.axisf ;
  wire \n_14_gaxis_fifo.gaxisf.axisf ;
  wire \n_2_gaxis_fifo.gaxisf.axisf ;
  wire \n_3_gaxis_fifo.gaxisf.axisf ;
  wire \n_4_gaxis_fifo.gaxisf.axisf ;
  wire \n_5_gaxis_fifo.gaxisf.axisf ;
  wire \n_6_gaxis_fifo.gaxisf.axisf ;
  wire \n_7_gaxis_fifo.gaxisf.axisf ;
  wire \n_8_gaxis_fifo.gaxisf.axisf ;
  wire \n_9_gaxis_fifo.gaxisf.axisf ;

axis_intercon_421fifo_generator_top_76 \gaxis_fifo.gaxisf.axisf 
       (.ACLK(ACLK),
        .D({\n_3_gaxis_fifo.gaxisf.axisf ,\n_4_gaxis_fifo.gaxisf.axisf ,\n_5_gaxis_fifo.gaxisf.axisf ,\n_6_gaxis_fifo.gaxisf.axisf ,\n_7_gaxis_fifo.gaxisf.axisf ,\n_8_gaxis_fifo.gaxisf.axisf ,\n_9_gaxis_fifo.gaxisf.axisf ,\n_10_gaxis_fifo.gaxisf.axisf ,\n_11_gaxis_fifo.gaxisf.axisf ,\n_12_gaxis_fifo.gaxisf.axisf }),
        .DI(DI),
        .DIADI(DIADI),
        .E(\n_14_gaxis_fifo.gaxisf.axisf ),
        .I1(I1),
        .I2({\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_2__1 ,\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_3__1 ,\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_4__1 ,\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_5__1 }),
        .I3({\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_5__1 ,\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_6__1 }),
        .I4(I2),
        .O1(O1),
        .O2(O2),
        .O3(\n_2_gaxis_fifo.gaxisf.axisf ),
        .Q(Q),
        .S({\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_4__1 ,\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_7__1 }),
        .S02_AXIS_TREADY(S02_AXIS_TREADY),
        .S02_AXIS_TVALID(S02_AXIS_TVALID),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .S_FIFO_DATA_COUNT(S_FIFO_DATA_COUNT[7:0]));
LUT2 #(
    .INIT(4'h9)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_4__1 
       (.I0(S_FIFO_DATA_COUNT[2]),
        .I1(S_FIFO_DATA_COUNT[3]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_4__1 ));
LUT1 #(
    .INIT(2'h1)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_7__1 
       (.I0(S_FIFO_DATA_COUNT[0]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_7__1 ));
LUT2 #(
    .INIT(4'h9)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_2__1 
       (.I0(S_FIFO_DATA_COUNT[6]),
        .I1(S_FIFO_DATA_COUNT[7]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_2__1 ));
LUT2 #(
    .INIT(4'h9)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_3__1 
       (.I0(S_FIFO_DATA_COUNT[5]),
        .I1(S_FIFO_DATA_COUNT[6]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_3__1 ));
LUT2 #(
    .INIT(4'h9)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_4__1 
       (.I0(S_FIFO_DATA_COUNT[4]),
        .I1(S_FIFO_DATA_COUNT[5]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_4__1 ));
LUT2 #(
    .INIT(4'h9)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_5__1 
       (.I0(S_FIFO_DATA_COUNT[3]),
        .I1(S_FIFO_DATA_COUNT[4]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[7]_i_5__1 ));
LUT2 #(
    .INIT(4'h9)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_5__1 
       (.I0(S_FIFO_DATA_COUNT[8]),
        .I1(S_FIFO_DATA_COUNT[9]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_5__1 ));
LUT2 #(
    .INIT(4'h9)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_6__1 
       (.I0(S_FIFO_DATA_COUNT[7]),
        .I1(S_FIFO_DATA_COUNT[8]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_6__1 ));
(* counter = "7" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[0] 
       (.C(ACLK),
        .CE(\n_14_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_2_gaxis_fifo.gaxisf.axisf ),
        .D(\n_12_gaxis_fifo.gaxisf.axisf ),
        .Q(S_FIFO_DATA_COUNT[0]));
(* counter = "7" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[1] 
       (.C(ACLK),
        .CE(\n_14_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_2_gaxis_fifo.gaxisf.axisf ),
        .D(\n_11_gaxis_fifo.gaxisf.axisf ),
        .Q(S_FIFO_DATA_COUNT[1]));
(* counter = "7" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[2] 
       (.C(ACLK),
        .CE(\n_14_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_2_gaxis_fifo.gaxisf.axisf ),
        .D(\n_10_gaxis_fifo.gaxisf.axisf ),
        .Q(S_FIFO_DATA_COUNT[2]));
(* counter = "7" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3] 
       (.C(ACLK),
        .CE(\n_14_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_2_gaxis_fifo.gaxisf.axisf ),
        .D(\n_9_gaxis_fifo.gaxisf.axisf ),
        .Q(S_FIFO_DATA_COUNT[3]));
(* counter = "7" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[4] 
       (.C(ACLK),
        .CE(\n_14_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_2_gaxis_fifo.gaxisf.axisf ),
        .D(\n_8_gaxis_fifo.gaxisf.axisf ),
        .Q(S_FIFO_DATA_COUNT[4]));
(* counter = "7" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[5] 
       (.C(ACLK),
        .CE(\n_14_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_2_gaxis_fifo.gaxisf.axisf ),
        .D(\n_7_gaxis_fifo.gaxisf.axisf ),
        .Q(S_FIFO_DATA_COUNT[5]));
(* counter = "7" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[6] 
       (.C(ACLK),
        .CE(\n_14_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_2_gaxis_fifo.gaxisf.axisf ),
        .D(\n_6_gaxis_fifo.gaxisf.axisf ),
        .Q(S_FIFO_DATA_COUNT[6]));
(* counter = "7" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7] 
       (.C(ACLK),
        .CE(\n_14_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_2_gaxis_fifo.gaxisf.axisf ),
        .D(\n_5_gaxis_fifo.gaxisf.axisf ),
        .Q(S_FIFO_DATA_COUNT[7]));
(* counter = "7" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[8] 
       (.C(ACLK),
        .CE(\n_14_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_2_gaxis_fifo.gaxisf.axisf ),
        .D(\n_4_gaxis_fifo.gaxisf.axisf ),
        .Q(S_FIFO_DATA_COUNT[8]));
(* counter = "7" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9] 
       (.C(ACLK),
        .CE(\n_14_gaxis_fifo.gaxisf.axisf ),
        .CLR(\n_2_gaxis_fifo.gaxisf.axisf ),
        .D(\n_3_gaxis_fifo.gaxisf.axisf ),
        .Q(S_FIFO_DATA_COUNT[9]));
endmodule

module axis_intercon_421memory
   (DOADO,
    tmp_ram_rd_en_reg,
    stage1_eop_reg,
    stage1_eop_i,
    O1,
    O4,
    I1,
    M00_AXIS_ACLK,
    I2,
    O3,
    O2,
    mi_tdata,
    DIADI,
    Q,
    p_6_out,
    eop_at_stage2,
    E);
  output [0:0]DOADO;
  output tmp_ram_rd_en_reg;
  output stage1_eop_reg;
  output stage1_eop_i;
  output O1;
  output [38:0]O4;
  input I1;
  input M00_AXIS_ACLK;
  input I2;
  input [8:0]O3;
  input [8:0]O2;
  input [31:0]mi_tdata;
  input [6:0]DIADI;
  input [0:0]Q;
  input p_6_out;
  input eop_at_stage2;
  input [0:0]E;

  wire \<const0> ;
  wire \<const1> ;
  wire [6:0]DIADI;
  wire [0:0]DOADO;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire M00_AXIS_ACLK;
  wire O1;
  wire [8:0]O2;
  wire [8:0]O3;
  wire [38:0]O4;
  wire [0:0]Q;
  wire [38:1]doutb;
  wire eop_at_stage2;
  wire [31:0]mi_tdata;
  wire p_6_out;
  wire stage1_eop_i;
  wire stage1_eop_reg;
  wire tmp_ram_rd_en_reg;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
axis_intercon_421blk_mem_gen_v8_0__parameterized0 \gbm.gbmg.gbmga.ngecc.bmg 
       (.D({doutb,DOADO}),
        .DIADI(DIADI),
        .I1(I1),
        .I2(I2),
        .M00_AXIS_ACLK(M00_AXIS_ACLK),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .eop_at_stage2(eop_at_stage2),
        .mi_tdata(mi_tdata),
        .p_6_out(p_6_out),
        .stage1_eop_i(stage1_eop_i),
        .stage1_eop_reg(stage1_eop_reg),
        .tmp_ram_rd_en_reg(tmp_ram_rd_en_reg));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[0] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .D(DOADO),
        .Q(O4[0]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[10] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .D(doutb[10]),
        .Q(O4[10]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[11] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .D(doutb[11]),
        .Q(O4[11]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[12] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .D(doutb[12]),
        .Q(O4[12]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[13] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .D(doutb[13]),
        .Q(O4[13]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[14] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .D(doutb[14]),
        .Q(O4[14]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[15] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .D(doutb[15]),
        .Q(O4[15]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[16] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .D(doutb[16]),
        .Q(O4[16]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[17] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .D(doutb[17]),
        .Q(O4[17]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[18] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .D(doutb[18]),
        .Q(O4[18]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[19] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .D(doutb[19]),
        .Q(O4[19]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[1] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .D(doutb[1]),
        .Q(O4[1]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[20] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .D(doutb[20]),
        .Q(O4[20]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[21] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .D(doutb[21]),
        .Q(O4[21]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[22] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .D(doutb[22]),
        .Q(O4[22]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[23] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .D(doutb[23]),
        .Q(O4[23]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[24] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .D(doutb[24]),
        .Q(O4[24]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[25] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .D(doutb[25]),
        .Q(O4[25]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[26] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .D(doutb[26]),
        .Q(O4[26]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[27] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .D(doutb[27]),
        .Q(O4[27]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[28] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .D(doutb[28]),
        .Q(O4[28]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[29] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .D(doutb[29]),
        .Q(O4[29]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[2] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .D(doutb[2]),
        .Q(O4[2]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[30] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .D(doutb[30]),
        .Q(O4[30]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[31] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .D(doutb[31]),
        .Q(O4[31]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[32] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .D(doutb[32]),
        .Q(O4[32]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[33] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .D(doutb[33]),
        .Q(O4[33]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[34] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .D(doutb[34]),
        .Q(O4[34]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[35] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .D(doutb[35]),
        .Q(O4[35]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[36] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .D(doutb[36]),
        .Q(O4[36]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[37] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .D(doutb[37]),
        .Q(O4[37]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[38] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .D(doutb[38]),
        .Q(O4[38]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[3] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .D(doutb[3]),
        .Q(O4[3]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[4] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .D(doutb[4]),
        .Q(O4[4]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[5] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .D(doutb[5]),
        .Q(O4[5]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[6] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .D(doutb[6]),
        .Q(O4[6]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[7] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .D(doutb[7]),
        .Q(O4[7]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[8] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .D(doutb[8]),
        .Q(O4[8]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[9] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .D(doutb[9]),
        .Q(O4[9]),
        .R(\<const0> ));
FDCE #(
    .INIT(1'b0)) 
     \goreg_bm.gstage1_eop.stage1_eop_reg_reg 
       (.C(M00_AXIS_ACLK),
        .CE(\<const1> ),
        .CLR(Q),
        .D(stage1_eop_i),
        .Q(stage1_eop_reg));
FDCE #(
    .INIT(1'b0)) 
     \goreg_bm.gstage1_eop.tmp_ram_rd_en_reg_reg 
       (.C(M00_AXIS_ACLK),
        .CE(\<const1> ),
        .CLR(Q),
        .D(I1),
        .Q(tmp_ram_rd_en_reg));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module axis_intercon_421memory_110
   (DOADO,
    tmp_ram_rd_en_reg,
    stage1_eop_reg,
    O1,
    O2,
    O4,
    I1,
    ACLK,
    WEBWE,
    O5,
    O3,
    S_AXIS_TDATA,
    DIADI,
    Q,
    p_13_out,
    I2,
    I3,
    p_6_out,
    eop_at_stage2,
    E);
  output [0:0]DOADO;
  output tmp_ram_rd_en_reg;
  output stage1_eop_reg;
  output O1;
  output O2;
  output [38:0]O4;
  input I1;
  input ACLK;
  input [0:0]WEBWE;
  input [8:0]O5;
  input [8:0]O3;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input [0:0]Q;
  input p_13_out;
  input I2;
  input I3;
  input p_6_out;
  input eop_at_stage2;
  input [0:0]E;

  wire \<const0> ;
  wire \<const1> ;
  wire ACLK;
  wire [6:0]DIADI;
  wire [0:0]DOADO;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire O2;
  wire [8:0]O3;
  wire [38:0]O4;
  wire [8:0]O5;
  wire [0:0]Q;
  wire [31:0]S_AXIS_TDATA;
  wire [0:0]WEBWE;
  wire [38:1]doutb;
  wire eop_at_stage2;
  wire p_13_out;
  wire p_6_out;
  wire stage1_eop_i;
  wire stage1_eop_reg;
  wire tmp_ram_rd_en_reg;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
axis_intercon_421blk_mem_gen_v8_0__parameterized0_112 \gbm.gbmg.gbmga.ngecc.bmg 
       (.ACLK(ACLK),
        .D({doutb,DOADO}),
        .DIADI(DIADI),
        .I1(I1),
        .I2(tmp_ram_rd_en_reg),
        .I3(stage1_eop_reg),
        .I4(I2),
        .I5(I3),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O5(O5),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .WEBWE(WEBWE),
        .eop_at_stage2(eop_at_stage2),
        .p_13_out(p_13_out),
        .p_6_out(p_6_out),
        .stage1_eop_i(stage1_eop_i));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[0] 
       (.C(ACLK),
        .CE(E),
        .D(DOADO),
        .Q(O4[0]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[10] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[10]),
        .Q(O4[10]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[11] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[11]),
        .Q(O4[11]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[12] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[12]),
        .Q(O4[12]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[13] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[13]),
        .Q(O4[13]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[14] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[14]),
        .Q(O4[14]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[15] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[15]),
        .Q(O4[15]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[16] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[16]),
        .Q(O4[16]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[17] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[17]),
        .Q(O4[17]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[18] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[18]),
        .Q(O4[18]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[19] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[19]),
        .Q(O4[19]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[1] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[1]),
        .Q(O4[1]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[20] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[20]),
        .Q(O4[20]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[21] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[21]),
        .Q(O4[21]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[22] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[22]),
        .Q(O4[22]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[23] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[23]),
        .Q(O4[23]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[24] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[24]),
        .Q(O4[24]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[25] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[25]),
        .Q(O4[25]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[26] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[26]),
        .Q(O4[26]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[27] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[27]),
        .Q(O4[27]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[28] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[28]),
        .Q(O4[28]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[29] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[29]),
        .Q(O4[29]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[2] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[2]),
        .Q(O4[2]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[30] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[30]),
        .Q(O4[30]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[31] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[31]),
        .Q(O4[31]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[32] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[32]),
        .Q(O4[32]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[33] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[33]),
        .Q(O4[33]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[34] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[34]),
        .Q(O4[34]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[35] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[35]),
        .Q(O4[35]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[36] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[36]),
        .Q(O4[36]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[37] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[37]),
        .Q(O4[37]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[38] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[38]),
        .Q(O4[38]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[3] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[3]),
        .Q(O4[3]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[4] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[4]),
        .Q(O4[4]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[5] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[5]),
        .Q(O4[5]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[6] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[6]),
        .Q(O4[6]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[7] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[7]),
        .Q(O4[7]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[8] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[8]),
        .Q(O4[8]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[9] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[9]),
        .Q(O4[9]),
        .R(\<const0> ));
FDCE #(
    .INIT(1'b0)) 
     \goreg_bm.gstage1_eop.stage1_eop_reg_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .CLR(Q),
        .D(stage1_eop_i),
        .Q(stage1_eop_reg));
FDCE #(
    .INIT(1'b0)) 
     \goreg_bm.gstage1_eop.tmp_ram_rd_en_reg_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .CLR(Q),
        .D(I1),
        .Q(tmp_ram_rd_en_reg));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module axis_intercon_421memory_20
   (DOADO,
    tmp_ram_rd_en_reg,
    stage1_eop_reg,
    O1,
    O2,
    O4,
    I1,
    ACLK,
    WEBWE,
    O5,
    O3,
    S_AXIS_TDATA,
    DIADI,
    Q,
    p_13_out,
    I2,
    I3,
    p_6_out,
    eop_at_stage2,
    E);
  output [0:0]DOADO;
  output tmp_ram_rd_en_reg;
  output stage1_eop_reg;
  output O1;
  output O2;
  output [38:0]O4;
  input I1;
  input ACLK;
  input [0:0]WEBWE;
  input [8:0]O5;
  input [8:0]O3;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input [0:0]Q;
  input p_13_out;
  input I2;
  input I3;
  input p_6_out;
  input eop_at_stage2;
  input [0:0]E;

  wire \<const0> ;
  wire \<const1> ;
  wire ACLK;
  wire [6:0]DIADI;
  wire [0:0]DOADO;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire O2;
  wire [8:0]O3;
  wire [38:0]O4;
  wire [8:0]O5;
  wire [0:0]Q;
  wire [31:0]S_AXIS_TDATA;
  wire [0:0]WEBWE;
  wire [38:1]doutb;
  wire eop_at_stage2;
  wire p_13_out;
  wire p_6_out;
  wire stage1_eop_i;
  wire stage1_eop_reg;
  wire tmp_ram_rd_en_reg;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
axis_intercon_421blk_mem_gen_v8_0__parameterized0_22 \gbm.gbmg.gbmga.ngecc.bmg 
       (.ACLK(ACLK),
        .D({doutb,DOADO}),
        .DIADI(DIADI),
        .I1(I1),
        .I2(tmp_ram_rd_en_reg),
        .I3(stage1_eop_reg),
        .I4(I2),
        .I5(I3),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O5(O5),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .WEBWE(WEBWE),
        .eop_at_stage2(eop_at_stage2),
        .p_13_out(p_13_out),
        .p_6_out(p_6_out),
        .stage1_eop_i(stage1_eop_i));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[0] 
       (.C(ACLK),
        .CE(E),
        .D(DOADO),
        .Q(O4[0]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[10] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[10]),
        .Q(O4[10]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[11] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[11]),
        .Q(O4[11]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[12] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[12]),
        .Q(O4[12]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[13] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[13]),
        .Q(O4[13]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[14] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[14]),
        .Q(O4[14]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[15] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[15]),
        .Q(O4[15]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[16] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[16]),
        .Q(O4[16]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[17] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[17]),
        .Q(O4[17]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[18] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[18]),
        .Q(O4[18]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[19] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[19]),
        .Q(O4[19]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[1] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[1]),
        .Q(O4[1]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[20] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[20]),
        .Q(O4[20]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[21] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[21]),
        .Q(O4[21]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[22] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[22]),
        .Q(O4[22]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[23] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[23]),
        .Q(O4[23]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[24] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[24]),
        .Q(O4[24]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[25] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[25]),
        .Q(O4[25]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[26] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[26]),
        .Q(O4[26]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[27] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[27]),
        .Q(O4[27]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[28] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[28]),
        .Q(O4[28]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[29] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[29]),
        .Q(O4[29]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[2] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[2]),
        .Q(O4[2]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[30] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[30]),
        .Q(O4[30]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[31] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[31]),
        .Q(O4[31]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[32] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[32]),
        .Q(O4[32]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[33] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[33]),
        .Q(O4[33]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[34] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[34]),
        .Q(O4[34]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[35] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[35]),
        .Q(O4[35]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[36] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[36]),
        .Q(O4[36]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[37] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[37]),
        .Q(O4[37]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[38] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[38]),
        .Q(O4[38]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[3] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[3]),
        .Q(O4[3]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[4] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[4]),
        .Q(O4[4]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[5] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[5]),
        .Q(O4[5]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[6] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[6]),
        .Q(O4[6]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[7] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[7]),
        .Q(O4[7]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[8] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[8]),
        .Q(O4[8]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[9] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[9]),
        .Q(O4[9]),
        .R(\<const0> ));
FDCE #(
    .INIT(1'b0)) 
     \goreg_bm.gstage1_eop.stage1_eop_reg_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .CLR(Q),
        .D(stage1_eop_i),
        .Q(stage1_eop_reg));
FDCE #(
    .INIT(1'b0)) 
     \goreg_bm.gstage1_eop.tmp_ram_rd_en_reg_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .CLR(Q),
        .D(I1),
        .Q(tmp_ram_rd_en_reg));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module axis_intercon_421memory_50
   (DOADO,
    tmp_ram_rd_en_reg,
    stage1_eop_reg,
    O1,
    O2,
    O4,
    I1,
    ACLK,
    WEBWE,
    O5,
    O3,
    S_AXIS_TDATA,
    DIADI,
    Q,
    p_13_out,
    I2,
    I3,
    p_6_out,
    eop_at_stage2,
    E);
  output [0:0]DOADO;
  output tmp_ram_rd_en_reg;
  output stage1_eop_reg;
  output O1;
  output O2;
  output [38:0]O4;
  input I1;
  input ACLK;
  input [0:0]WEBWE;
  input [8:0]O5;
  input [8:0]O3;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input [0:0]Q;
  input p_13_out;
  input I2;
  input I3;
  input p_6_out;
  input eop_at_stage2;
  input [0:0]E;

  wire \<const0> ;
  wire \<const1> ;
  wire ACLK;
  wire [6:0]DIADI;
  wire [0:0]DOADO;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire O2;
  wire [8:0]O3;
  wire [38:0]O4;
  wire [8:0]O5;
  wire [0:0]Q;
  wire [31:0]S_AXIS_TDATA;
  wire [0:0]WEBWE;
  wire [38:1]doutb;
  wire eop_at_stage2;
  wire p_13_out;
  wire p_6_out;
  wire stage1_eop_i;
  wire stage1_eop_reg;
  wire tmp_ram_rd_en_reg;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
axis_intercon_421blk_mem_gen_v8_0__parameterized0_52 \gbm.gbmg.gbmga.ngecc.bmg 
       (.ACLK(ACLK),
        .D({doutb,DOADO}),
        .DIADI(DIADI),
        .I1(I1),
        .I2(tmp_ram_rd_en_reg),
        .I3(stage1_eop_reg),
        .I4(I2),
        .I5(I3),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O5(O5),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .WEBWE(WEBWE),
        .eop_at_stage2(eop_at_stage2),
        .p_13_out(p_13_out),
        .p_6_out(p_6_out),
        .stage1_eop_i(stage1_eop_i));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[0] 
       (.C(ACLK),
        .CE(E),
        .D(DOADO),
        .Q(O4[0]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[10] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[10]),
        .Q(O4[10]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[11] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[11]),
        .Q(O4[11]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[12] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[12]),
        .Q(O4[12]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[13] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[13]),
        .Q(O4[13]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[14] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[14]),
        .Q(O4[14]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[15] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[15]),
        .Q(O4[15]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[16] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[16]),
        .Q(O4[16]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[17] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[17]),
        .Q(O4[17]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[18] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[18]),
        .Q(O4[18]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[19] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[19]),
        .Q(O4[19]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[1] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[1]),
        .Q(O4[1]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[20] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[20]),
        .Q(O4[20]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[21] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[21]),
        .Q(O4[21]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[22] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[22]),
        .Q(O4[22]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[23] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[23]),
        .Q(O4[23]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[24] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[24]),
        .Q(O4[24]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[25] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[25]),
        .Q(O4[25]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[26] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[26]),
        .Q(O4[26]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[27] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[27]),
        .Q(O4[27]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[28] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[28]),
        .Q(O4[28]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[29] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[29]),
        .Q(O4[29]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[2] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[2]),
        .Q(O4[2]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[30] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[30]),
        .Q(O4[30]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[31] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[31]),
        .Q(O4[31]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[32] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[32]),
        .Q(O4[32]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[33] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[33]),
        .Q(O4[33]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[34] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[34]),
        .Q(O4[34]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[35] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[35]),
        .Q(O4[35]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[36] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[36]),
        .Q(O4[36]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[37] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[37]),
        .Q(O4[37]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[38] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[38]),
        .Q(O4[38]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[3] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[3]),
        .Q(O4[3]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[4] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[4]),
        .Q(O4[4]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[5] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[5]),
        .Q(O4[5]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[6] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[6]),
        .Q(O4[6]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[7] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[7]),
        .Q(O4[7]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[8] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[8]),
        .Q(O4[8]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[9] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[9]),
        .Q(O4[9]),
        .R(\<const0> ));
FDCE #(
    .INIT(1'b0)) 
     \goreg_bm.gstage1_eop.stage1_eop_reg_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .CLR(Q),
        .D(stage1_eop_i),
        .Q(stage1_eop_reg));
FDCE #(
    .INIT(1'b0)) 
     \goreg_bm.gstage1_eop.tmp_ram_rd_en_reg_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .CLR(Q),
        .D(I1),
        .Q(tmp_ram_rd_en_reg));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module axis_intercon_421memory_80
   (DOADO,
    tmp_ram_rd_en_reg,
    stage1_eop_reg,
    O1,
    O2,
    O4,
    I1,
    ACLK,
    WEBWE,
    O5,
    O3,
    S_AXIS_TDATA,
    DIADI,
    Q,
    p_13_out,
    I2,
    I3,
    p_6_out,
    eop_at_stage2,
    E);
  output [0:0]DOADO;
  output tmp_ram_rd_en_reg;
  output stage1_eop_reg;
  output O1;
  output O2;
  output [38:0]O4;
  input I1;
  input ACLK;
  input [0:0]WEBWE;
  input [8:0]O5;
  input [8:0]O3;
  input [31:0]S_AXIS_TDATA;
  input [6:0]DIADI;
  input [0:0]Q;
  input p_13_out;
  input I2;
  input I3;
  input p_6_out;
  input eop_at_stage2;
  input [0:0]E;

  wire \<const0> ;
  wire \<const1> ;
  wire ACLK;
  wire [6:0]DIADI;
  wire [0:0]DOADO;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire O2;
  wire [8:0]O3;
  wire [38:0]O4;
  wire [8:0]O5;
  wire [0:0]Q;
  wire [31:0]S_AXIS_TDATA;
  wire [0:0]WEBWE;
  wire [38:1]doutb;
  wire eop_at_stage2;
  wire p_13_out;
  wire p_6_out;
  wire stage1_eop_i;
  wire stage1_eop_reg;
  wire tmp_ram_rd_en_reg;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
axis_intercon_421blk_mem_gen_v8_0__parameterized0_82 \gbm.gbmg.gbmga.ngecc.bmg 
       (.ACLK(ACLK),
        .D({doutb,DOADO}),
        .DIADI(DIADI),
        .I1(I1),
        .I2(tmp_ram_rd_en_reg),
        .I3(stage1_eop_reg),
        .I4(I2),
        .I5(I3),
        .O1(O1),
        .O2(O2),
        .O3(O3),
        .O5(O5),
        .S_AXIS_TDATA(S_AXIS_TDATA),
        .WEBWE(WEBWE),
        .eop_at_stage2(eop_at_stage2),
        .p_13_out(p_13_out),
        .p_6_out(p_6_out),
        .stage1_eop_i(stage1_eop_i));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[0] 
       (.C(ACLK),
        .CE(E),
        .D(DOADO),
        .Q(O4[0]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[10] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[10]),
        .Q(O4[10]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[11] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[11]),
        .Q(O4[11]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[12] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[12]),
        .Q(O4[12]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[13] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[13]),
        .Q(O4[13]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[14] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[14]),
        .Q(O4[14]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[15] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[15]),
        .Q(O4[15]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[16] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[16]),
        .Q(O4[16]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[17] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[17]),
        .Q(O4[17]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[18] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[18]),
        .Q(O4[18]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[19] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[19]),
        .Q(O4[19]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[1] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[1]),
        .Q(O4[1]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[20] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[20]),
        .Q(O4[20]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[21] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[21]),
        .Q(O4[21]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[22] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[22]),
        .Q(O4[22]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[23] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[23]),
        .Q(O4[23]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[24] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[24]),
        .Q(O4[24]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[25] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[25]),
        .Q(O4[25]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[26] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[26]),
        .Q(O4[26]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[27] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[27]),
        .Q(O4[27]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[28] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[28]),
        .Q(O4[28]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[29] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[29]),
        .Q(O4[29]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[2] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[2]),
        .Q(O4[2]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[30] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[30]),
        .Q(O4[30]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[31] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[31]),
        .Q(O4[31]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[32] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[32]),
        .Q(O4[32]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[33] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[33]),
        .Q(O4[33]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[34] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[34]),
        .Q(O4[34]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[35] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[35]),
        .Q(O4[35]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[36] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[36]),
        .Q(O4[36]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[37] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[37]),
        .Q(O4[37]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[38] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[38]),
        .Q(O4[38]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[3] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[3]),
        .Q(O4[3]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[4] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[4]),
        .Q(O4[4]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[5] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[5]),
        .Q(O4[5]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[6] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[6]),
        .Q(O4[6]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[7] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[7]),
        .Q(O4[7]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[8] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[8]),
        .Q(O4[8]),
        .R(\<const0> ));
FDRE #(
    .INIT(1'b0)) 
     \goreg_bm.dout_i_reg[9] 
       (.C(ACLK),
        .CE(E),
        .D(doutb[9]),
        .Q(O4[9]),
        .R(\<const0> ));
FDCE #(
    .INIT(1'b0)) 
     \goreg_bm.gstage1_eop.stage1_eop_reg_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .CLR(Q),
        .D(stage1_eop_i),
        .Q(stage1_eop_reg));
FDCE #(
    .INIT(1'b0)) 
     \goreg_bm.gstage1_eop.tmp_ram_rd_en_reg_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .CLR(Q),
        .D(I1),
        .Q(tmp_ram_rd_en_reg));
endmodule

module axis_intercon_421rd_bin_cntr
   (O1,
    Q,
    O4,
    O5,
    O6,
    ram_full_comb,
    p_2_out_0,
    O2,
    O3,
    v1_reg,
    I5,
    I6,
    I7,
    comp1,
    I12,
    p_2_out,
    p_5_out,
    comp0,
    rst_full_gen_i,
    p_0_in,
    p_12_out,
    comp0_0,
    p_8_out,
    comp1_1,
    M00_AXIS_ACLK,
    I1);
  output O1;
  output [8:0]Q;
  output O4;
  output O5;
  output O6;
  output ram_full_comb;
  output p_2_out_0;
  output O2;
  output [7:0]O3;
  output [0:0]v1_reg;
  input [0:0]I5;
  input [0:0]I6;
  input [0:0]I7;
  input comp1;
  input I12;
  input p_2_out;
  input p_5_out;
  input comp0;
  input rst_full_gen_i;
  input p_0_in;
  input p_12_out;
  input comp0_0;
  input p_8_out;
  input comp1_1;
  input M00_AXIS_ACLK;
  input [0:0]I1;

  wire [0:0]I1;
  wire I12;
  wire [0:0]I5;
  wire [0:0]I6;
  wire [0:0]I7;
  wire M00_AXIS_ACLK;
  wire O1;
  wire O2;
  wire [7:0]O3;
  wire O4;
  wire O5;
  wire O6;
  wire [8:0]Q;
  wire comp0;
  wire comp0_0;
  wire comp1;
  wire comp1_1;
  wire \n_0_gc0.count[8]_i_2__7 ;
  wire p_0_in;
  wire p_12_out;
  wire p_2_out;
  wire p_2_out_0;
  wire p_5_out;
  wire p_8_out;
  wire [8:0]plusOp__12;
  wire ram_full_comb;
  wire [8:8]rd_pntr_plus1;
  wire rst_full_gen_i;
  wire [0:0]v1_reg;

LUT6 #(
    .INIT(64'h00AA0000CCEE0CCC)) 
     \gaf.gaf0.ram_afull_i_i_1 
       (.I0(p_0_in),
        .I1(p_12_out),
        .I2(comp1),
        .I3(p_5_out),
        .I4(I12),
        .I5(rst_full_gen_i),
        .O(p_2_out_0));
LUT1 #(
    .INIT(2'h1)) 
     \gc0.count[0]_i_1__7 
       (.I0(O3[0]),
        .O(plusOp__12[0]));
(* SOFT_HLUTNM = "soft_lutpair88" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gc0.count[1]_i_1__7 
       (.I0(O3[0]),
        .I1(O3[1]),
        .O(plusOp__12[1]));
(* SOFT_HLUTNM = "soft_lutpair88" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gc0.count[2]_i_1__7 
       (.I0(O3[0]),
        .I1(O3[1]),
        .I2(O3[2]),
        .O(plusOp__12[2]));
(* SOFT_HLUTNM = "soft_lutpair86" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gc0.count[3]_i_1__7 
       (.I0(O3[1]),
        .I1(O3[0]),
        .I2(O3[2]),
        .I3(O3[3]),
        .O(plusOp__12[3]));
(* SOFT_HLUTNM = "soft_lutpair86" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \gc0.count[4]_i_1__7 
       (.I0(O3[2]),
        .I1(O3[0]),
        .I2(O3[1]),
        .I3(O3[3]),
        .I4(O3[4]),
        .O(plusOp__12[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \gc0.count[5]_i_1__7 
       (.I0(O3[3]),
        .I1(O3[1]),
        .I2(O3[0]),
        .I3(O3[2]),
        .I4(O3[4]),
        .I5(O3[5]),
        .O(plusOp__12[5]));
LUT2 #(
    .INIT(4'h6)) 
     \gc0.count[6]_i_1__7 
       (.I0(\n_0_gc0.count[8]_i_2__7 ),
        .I1(O3[6]),
        .O(plusOp__12[6]));
(* SOFT_HLUTNM = "soft_lutpair87" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gc0.count[7]_i_1__7 
       (.I0(\n_0_gc0.count[8]_i_2__7 ),
        .I1(O3[6]),
        .I2(O3[7]),
        .O(plusOp__12[7]));
(* SOFT_HLUTNM = "soft_lutpair87" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gc0.count[8]_i_1__7 
       (.I0(O3[6]),
        .I1(\n_0_gc0.count[8]_i_2__7 ),
        .I2(O3[7]),
        .I3(rd_pntr_plus1),
        .O(plusOp__12[8]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gc0.count[8]_i_2__7 
       (.I0(O3[5]),
        .I1(O3[3]),
        .I2(O3[1]),
        .I3(O3[0]),
        .I4(O3[2]),
        .I5(O3[4]),
        .O(\n_0_gc0.count[8]_i_2__7 ));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[0] 
       (.C(M00_AXIS_ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(O3[0]),
        .Q(Q[0]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[1] 
       (.C(M00_AXIS_ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(O3[1]),
        .Q(Q[1]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[2] 
       (.C(M00_AXIS_ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(O3[2]),
        .Q(Q[2]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[3] 
       (.C(M00_AXIS_ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(O3[3]),
        .Q(Q[3]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[4] 
       (.C(M00_AXIS_ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(O3[4]),
        .Q(Q[4]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[5] 
       (.C(M00_AXIS_ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(O3[5]),
        .Q(Q[5]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[6] 
       (.C(M00_AXIS_ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(O3[6]),
        .Q(Q[6]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[7] 
       (.C(M00_AXIS_ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(O3[7]),
        .Q(Q[7]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[8] 
       (.C(M00_AXIS_ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(rd_pntr_plus1),
        .Q(Q[8]));
(* counter = "23" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gc0.count_reg[0] 
       (.C(M00_AXIS_ACLK),
        .CE(p_5_out),
        .D(plusOp__12[0]),
        .PRE(I1),
        .Q(O3[0]));
(* counter = "23" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[1] 
       (.C(M00_AXIS_ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(plusOp__12[1]),
        .Q(O3[1]));
(* counter = "23" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[2] 
       (.C(M00_AXIS_ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(plusOp__12[2]),
        .Q(O3[2]));
(* counter = "23" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[3] 
       (.C(M00_AXIS_ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(plusOp__12[3]),
        .Q(O3[3]));
(* counter = "23" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[4] 
       (.C(M00_AXIS_ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(plusOp__12[4]),
        .Q(O3[4]));
(* counter = "23" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[5] 
       (.C(M00_AXIS_ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(plusOp__12[5]),
        .Q(O3[5]));
(* counter = "23" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[6] 
       (.C(M00_AXIS_ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(plusOp__12[6]),
        .Q(O3[6]));
(* counter = "23" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[7] 
       (.C(M00_AXIS_ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(plusOp__12[7]),
        .Q(O3[7]));
(* counter = "23" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[8] 
       (.C(M00_AXIS_ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(plusOp__12[8]),
        .Q(rd_pntr_plus1));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1__13 
       (.I0(rd_pntr_plus1),
        .I1(I5),
        .O(v1_reg));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1__30 
       (.I0(Q[8]),
        .I1(I5),
        .O(O1));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1__31 
       (.I0(Q[8]),
        .I1(I6),
        .O(O4));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1__32 
       (.I0(Q[8]),
        .I1(I7),
        .O(O5));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1__33 
       (.I0(Q[8]),
        .I1(I5),
        .O(O6));
LUT5 #(
    .INIT(32'h4444FCCC)) 
     ram_empty_fb_i_i_1
       (.I0(comp0_0),
        .I1(p_8_out),
        .I2(p_5_out),
        .I3(comp1_1),
        .I4(I12),
        .O(O2));
LUT6 #(
    .INIT(64'h0088008800F8F0F8)) 
     ram_full_fb_i_i_1
       (.I0(comp1),
        .I1(I12),
        .I2(p_2_out),
        .I3(p_5_out),
        .I4(comp0),
        .I5(rst_full_gen_i),
        .O(ram_full_comb));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axis_intercon_421rd_bin_cntr_100
   (p_13_out,
    Q,
    v1_reg,
    v1_reg_0,
    O2,
    O12,
    p_1_in,
    O1,
    p_12_out,
    I10,
    DIADI,
    partial_packet,
    I11,
    I1,
    I2,
    I3,
    E,
    ACLK,
    I4);
  output p_13_out;
  output [7:0]Q;
  output [0:0]v1_reg;
  output [0:0]v1_reg_0;
  output O2;
  output [7:0]O12;
  input p_1_in;
  input O1;
  input p_12_out;
  input I10;
  input [0:0]DIADI;
  input partial_packet;
  input [0:0]I11;
  input I1;
  input I2;
  input I3;
  input [0:0]E;
  input ACLK;
  input [0:0]I4;

  wire ACLK;
  wire [0:0]DIADI;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire [0:0]I11;
  wire I2;
  wire I3;
  wire [0:0]I4;
  wire O1;
  wire [7:0]O12;
  wire O2;
  wire [7:0]Q;
  wire \n_0_gc0.count[8]_i_2__4 ;
  wire [8:8]p_0_out;
  wire p_12_out;
  wire p_13_out;
  wire p_1_in;
  wire partial_packet;
  wire [8:0]plusOp__7;
  wire [8:8]rd_pkt_count_i;
  wire [0:0]v1_reg;
  wire [0:0]v1_reg_0;

LUT1 #(
    .INIT(2'h1)) 
     \gc0.count[0]_i_1__4 
       (.I0(Q[0]),
        .O(plusOp__7[0]));
(* SOFT_HLUTNM = "soft_lutpair28" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gc0.count[1]_i_1__4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__7[1]));
(* SOFT_HLUTNM = "soft_lutpair28" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gc0.count[2]_i_1__4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp__7[2]));
(* SOFT_HLUTNM = "soft_lutpair26" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gc0.count[3]_i_1__4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(plusOp__7[3]));
(* SOFT_HLUTNM = "soft_lutpair26" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \gc0.count[4]_i_1__4 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(plusOp__7[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \gc0.count[5]_i_1__4 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(plusOp__7[5]));
LUT2 #(
    .INIT(4'h6)) 
     \gc0.count[6]_i_1__4 
       (.I0(\n_0_gc0.count[8]_i_2__4 ),
        .I1(Q[6]),
        .O(plusOp__7[6]));
(* SOFT_HLUTNM = "soft_lutpair27" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gc0.count[7]_i_1__4 
       (.I0(\n_0_gc0.count[8]_i_2__4 ),
        .I1(Q[6]),
        .I2(Q[7]),
        .O(plusOp__7[7]));
(* SOFT_HLUTNM = "soft_lutpair27" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gc0.count[8]_i_1__4 
       (.I0(Q[6]),
        .I1(\n_0_gc0.count[8]_i_2__4 ),
        .I2(Q[7]),
        .I3(p_0_out),
        .O(plusOp__7[8]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gc0.count[8]_i_2__4 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\n_0_gc0.count[8]_i_2__4 ));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[0] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(Q[0]),
        .Q(O12[0]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[1] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(Q[1]),
        .Q(O12[1]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[2] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(Q[2]),
        .Q(O12[2]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[3] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(Q[3]),
        .Q(O12[3]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[4] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(Q[4]),
        .Q(O12[4]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[5] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(Q[5]),
        .Q(O12[5]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[6] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(Q[6]),
        .Q(O12[6]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[7] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(Q[7]),
        .Q(O12[7]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[8] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(p_0_out),
        .Q(rd_pkt_count_i));
(* counter = "18" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gc0.count_reg[0] 
       (.C(ACLK),
        .CE(E),
        .D(plusOp__7[0]),
        .PRE(I4),
        .Q(Q[0]));
(* counter = "18" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[1] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(plusOp__7[1]),
        .Q(Q[1]));
(* counter = "18" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[2] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(plusOp__7[2]),
        .Q(Q[2]));
(* counter = "18" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[3] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(plusOp__7[3]),
        .Q(Q[3]));
(* counter = "18" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[4] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(plusOp__7[4]),
        .Q(Q[4]));
(* counter = "18" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[5] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(plusOp__7[5]),
        .Q(Q[5]));
(* counter = "18" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[6] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(plusOp__7[6]),
        .Q(Q[6]));
(* counter = "18" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[7] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(plusOp__7[7]),
        .Q(Q[7]));
(* counter = "18" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[8] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(plusOp__7[8]),
        .Q(p_0_out));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1__5 
       (.I0(rd_pkt_count_i),
        .I1(I11),
        .O(v1_reg));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1__6 
       (.I0(p_0_out),
        .I1(I11),
        .O(v1_reg_0));
LUT6 #(
    .INIT(64'h00000000AA008000)) 
     \grss.ram_pkt_empty_d1_i_2__2 
       (.I0(p_1_in),
        .I1(O1),
        .I2(p_12_out),
        .I3(I10),
        .I4(DIADI),
        .I5(partial_packet),
        .O(p_13_out));
LUT4 #(
    .INIT(16'h5540)) 
     \grss.ram_pkt_empty_i_1__1 
       (.I0(p_13_out),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .O(O2));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axis_intercon_421rd_bin_cntr_129
   (O1,
    Q,
    O6,
    O7,
    O8,
    ram_full_comb,
    p_2_out,
    O2,
    O3,
    v1_reg,
    I7,
    I8,
    I9,
    comp1,
    I10,
    p_2_out_0,
    p_5_out,
    comp0,
    rst_full_gen_i,
    p_0_in,
    p_12_out,
    comp0_0,
    p_8_out,
    comp1_1,
    ACLK,
    I1);
  output O1;
  output [8:0]Q;
  output O6;
  output O7;
  output O8;
  output ram_full_comb;
  output p_2_out;
  output O2;
  output [7:0]O3;
  output [0:0]v1_reg;
  input [0:0]I7;
  input [0:0]I8;
  input [0:0]I9;
  input comp1;
  input I10;
  input p_2_out_0;
  input p_5_out;
  input comp0;
  input rst_full_gen_i;
  input p_0_in;
  input p_12_out;
  input comp0_0;
  input p_8_out;
  input comp1_1;
  input ACLK;
  input [0:0]I1;

  wire ACLK;
  wire [0:0]I1;
  wire I10;
  wire [0:0]I7;
  wire [0:0]I8;
  wire [0:0]I9;
  wire O1;
  wire O2;
  wire [7:0]O3;
  wire O6;
  wire O7;
  wire O8;
  wire [8:0]Q;
  wire comp0;
  wire comp0_0;
  wire comp1;
  wire comp1_1;
  wire \n_0_gc0.count[8]_i_2__5 ;
  wire p_0_in;
  wire p_12_out;
  wire p_2_out;
  wire p_2_out_0;
  wire p_5_out;
  wire p_8_out;
  wire [8:0]plusOp__9;
  wire ram_full_comb;
  wire [8:8]rd_pntr_plus1;
  wire rst_full_gen_i;
  wire [0:0]v1_reg;

LUT6 #(
    .INIT(64'h00AA0000CCEE0CCC)) 
     \gaf.gaf0.ram_afull_i_i_1__3 
       (.I0(p_0_in),
        .I1(p_12_out),
        .I2(comp1),
        .I3(p_5_out),
        .I4(I10),
        .I5(rst_full_gen_i),
        .O(p_2_out));
LUT1 #(
    .INIT(2'h1)) 
     \gc0.count[0]_i_1__5 
       (.I0(O3[0]),
        .O(plusOp__9[0]));
(* SOFT_HLUTNM = "soft_lutpair6" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gc0.count[1]_i_1__5 
       (.I0(O3[0]),
        .I1(O3[1]),
        .O(plusOp__9[1]));
(* SOFT_HLUTNM = "soft_lutpair6" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gc0.count[2]_i_1__5 
       (.I0(O3[0]),
        .I1(O3[1]),
        .I2(O3[2]),
        .O(plusOp__9[2]));
(* SOFT_HLUTNM = "soft_lutpair4" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gc0.count[3]_i_1__5 
       (.I0(O3[1]),
        .I1(O3[0]),
        .I2(O3[2]),
        .I3(O3[3]),
        .O(plusOp__9[3]));
(* SOFT_HLUTNM = "soft_lutpair4" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \gc0.count[4]_i_1__5 
       (.I0(O3[2]),
        .I1(O3[0]),
        .I2(O3[1]),
        .I3(O3[3]),
        .I4(O3[4]),
        .O(plusOp__9[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \gc0.count[5]_i_1__5 
       (.I0(O3[3]),
        .I1(O3[1]),
        .I2(O3[0]),
        .I3(O3[2]),
        .I4(O3[4]),
        .I5(O3[5]),
        .O(plusOp__9[5]));
LUT2 #(
    .INIT(4'h6)) 
     \gc0.count[6]_i_1__5 
       (.I0(\n_0_gc0.count[8]_i_2__5 ),
        .I1(O3[6]),
        .O(plusOp__9[6]));
(* SOFT_HLUTNM = "soft_lutpair5" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gc0.count[7]_i_1__5 
       (.I0(\n_0_gc0.count[8]_i_2__5 ),
        .I1(O3[6]),
        .I2(O3[7]),
        .O(plusOp__9[7]));
(* SOFT_HLUTNM = "soft_lutpair5" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gc0.count[8]_i_1__5 
       (.I0(O3[6]),
        .I1(\n_0_gc0.count[8]_i_2__5 ),
        .I2(O3[7]),
        .I3(rd_pntr_plus1),
        .O(plusOp__9[8]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gc0.count[8]_i_2__5 
       (.I0(O3[5]),
        .I1(O3[3]),
        .I2(O3[1]),
        .I3(O3[0]),
        .I4(O3[2]),
        .I5(O3[4]),
        .O(\n_0_gc0.count[8]_i_2__5 ));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[0] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(O3[0]),
        .Q(Q[0]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[1] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(O3[1]),
        .Q(Q[1]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[2] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(O3[2]),
        .Q(Q[2]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[3] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(O3[3]),
        .Q(Q[3]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[4] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(O3[4]),
        .Q(Q[4]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[5] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(O3[5]),
        .Q(Q[5]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[6] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(O3[6]),
        .Q(Q[6]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[7] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(O3[7]),
        .Q(Q[7]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[8] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(rd_pntr_plus1),
        .Q(Q[8]));
(* counter = "20" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gc0.count_reg[0] 
       (.C(ACLK),
        .CE(p_5_out),
        .D(plusOp__9[0]),
        .PRE(I1),
        .Q(O3[0]));
(* counter = "20" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[1] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(plusOp__9[1]),
        .Q(O3[1]));
(* counter = "20" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[2] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(plusOp__9[2]),
        .Q(O3[2]));
(* counter = "20" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[3] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(plusOp__9[3]),
        .Q(O3[3]));
(* counter = "20" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[4] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(plusOp__9[4]),
        .Q(O3[4]));
(* counter = "20" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[5] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(plusOp__9[5]),
        .Q(O3[5]));
(* counter = "20" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[6] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(plusOp__9[6]),
        .Q(O3[6]));
(* counter = "20" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[7] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(plusOp__9[7]),
        .Q(O3[7]));
(* counter = "20" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[8] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(plusOp__9[8]),
        .Q(rd_pntr_plus1));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1__10 
       (.I0(rd_pntr_plus1),
        .I1(I7),
        .O(v1_reg));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1__26 
       (.I0(Q[8]),
        .I1(I7),
        .O(O1));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1__27 
       (.I0(Q[8]),
        .I1(I8),
        .O(O6));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1__28 
       (.I0(Q[8]),
        .I1(I9),
        .O(O7));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1__29 
       (.I0(Q[8]),
        .I1(I7),
        .O(O8));
LUT5 #(
    .INIT(32'h4444FCCC)) 
     ram_empty_fb_i_i_1__3
       (.I0(comp0_0),
        .I1(p_8_out),
        .I2(p_5_out),
        .I3(comp1_1),
        .I4(I10),
        .O(O2));
LUT6 #(
    .INIT(64'h0088008800F8F0F8)) 
     ram_full_i_i_1__1
       (.I0(comp1),
        .I1(I10),
        .I2(p_2_out_0),
        .I3(p_5_out),
        .I4(comp0),
        .I5(rst_full_gen_i),
        .O(ram_full_comb));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axis_intercon_421rd_bin_cntr_130
   (p_13_out,
    Q,
    v1_reg,
    v1_reg_0,
    O2,
    O12,
    p_1_in,
    O1,
    p_12_out,
    I10,
    DIADI,
    partial_packet,
    I11,
    I1,
    I2,
    I3,
    E,
    ACLK,
    I4);
  output p_13_out;
  output [7:0]Q;
  output [0:0]v1_reg;
  output [0:0]v1_reg_0;
  output O2;
  output [7:0]O12;
  input p_1_in;
  input O1;
  input p_12_out;
  input I10;
  input [0:0]DIADI;
  input partial_packet;
  input [0:0]I11;
  input I1;
  input I2;
  input I3;
  input [0:0]E;
  input ACLK;
  input [0:0]I4;

  wire ACLK;
  wire [0:0]DIADI;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire [0:0]I11;
  wire I2;
  wire I3;
  wire [0:0]I4;
  wire O1;
  wire [7:0]O12;
  wire O2;
  wire [7:0]Q;
  wire \n_0_gc0.count[8]_i_2__6 ;
  wire [8:8]p_0_out;
  wire p_12_out;
  wire p_13_out;
  wire p_1_in;
  wire partial_packet;
  wire [8:0]plusOp__10;
  wire [8:8]rd_pkt_count_i;
  wire [0:0]v1_reg;
  wire [0:0]v1_reg_0;

LUT1 #(
    .INIT(2'h1)) 
     \gc0.count[0]_i_1__6 
       (.I0(Q[0]),
        .O(plusOp__10[0]));
(* SOFT_HLUTNM = "soft_lutpair9" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gc0.count[1]_i_1__6 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__10[1]));
(* SOFT_HLUTNM = "soft_lutpair9" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gc0.count[2]_i_1__6 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp__10[2]));
(* SOFT_HLUTNM = "soft_lutpair7" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gc0.count[3]_i_1__6 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(plusOp__10[3]));
(* SOFT_HLUTNM = "soft_lutpair7" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \gc0.count[4]_i_1__6 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(plusOp__10[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \gc0.count[5]_i_1__6 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(plusOp__10[5]));
LUT2 #(
    .INIT(4'h6)) 
     \gc0.count[6]_i_1__6 
       (.I0(\n_0_gc0.count[8]_i_2__6 ),
        .I1(Q[6]),
        .O(plusOp__10[6]));
(* SOFT_HLUTNM = "soft_lutpair8" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gc0.count[7]_i_1__6 
       (.I0(\n_0_gc0.count[8]_i_2__6 ),
        .I1(Q[6]),
        .I2(Q[7]),
        .O(plusOp__10[7]));
(* SOFT_HLUTNM = "soft_lutpair8" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gc0.count[8]_i_1__6 
       (.I0(Q[6]),
        .I1(\n_0_gc0.count[8]_i_2__6 ),
        .I2(Q[7]),
        .I3(p_0_out),
        .O(plusOp__10[8]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gc0.count[8]_i_2__6 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\n_0_gc0.count[8]_i_2__6 ));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[0] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(Q[0]),
        .Q(O12[0]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[1] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(Q[1]),
        .Q(O12[1]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[2] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(Q[2]),
        .Q(O12[2]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[3] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(Q[3]),
        .Q(O12[3]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[4] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(Q[4]),
        .Q(O12[4]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[5] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(Q[5]),
        .Q(O12[5]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[6] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(Q[6]),
        .Q(O12[6]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[7] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(Q[7]),
        .Q(O12[7]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[8] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(p_0_out),
        .Q(rd_pkt_count_i));
(* counter = "21" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gc0.count_reg[0] 
       (.C(ACLK),
        .CE(E),
        .D(plusOp__10[0]),
        .PRE(I4),
        .Q(Q[0]));
(* counter = "21" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[1] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(plusOp__10[1]),
        .Q(Q[1]));
(* counter = "21" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[2] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(plusOp__10[2]),
        .Q(Q[2]));
(* counter = "21" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[3] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(plusOp__10[3]),
        .Q(Q[3]));
(* counter = "21" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[4] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(plusOp__10[4]),
        .Q(Q[4]));
(* counter = "21" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[5] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(plusOp__10[5]),
        .Q(Q[5]));
(* counter = "21" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[6] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(plusOp__10[6]),
        .Q(Q[6]));
(* counter = "21" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[7] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(plusOp__10[7]),
        .Q(Q[7]));
(* counter = "21" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[8] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(plusOp__10[8]),
        .Q(p_0_out));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1__8 
       (.I0(rd_pkt_count_i),
        .I1(I11),
        .O(v1_reg));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1__9 
       (.I0(p_0_out),
        .I1(I11),
        .O(v1_reg_0));
LUT6 #(
    .INIT(64'h00000000AA008000)) 
     \grss.ram_pkt_empty_d1_i_2__3 
       (.I0(p_1_in),
        .I1(O1),
        .I2(p_12_out),
        .I3(I10),
        .I4(DIADI),
        .I5(partial_packet),
        .O(p_13_out));
LUT4 #(
    .INIT(16'h5540)) 
     \grss.ram_pkt_empty_i_1__2 
       (.I0(p_13_out),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .O(O2));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axis_intercon_421rd_bin_cntr_39
   (O1,
    Q,
    O6,
    O7,
    O8,
    ram_full_comb,
    p_2_out,
    O2,
    O3,
    v1_reg,
    I7,
    I8,
    I9,
    comp1,
    I10,
    p_2_out_0,
    p_5_out,
    comp0,
    rst_full_gen_i,
    p_0_in,
    p_12_out,
    comp0_0,
    p_8_out,
    comp1_1,
    ACLK,
    I1);
  output O1;
  output [8:0]Q;
  output O6;
  output O7;
  output O8;
  output ram_full_comb;
  output p_2_out;
  output O2;
  output [7:0]O3;
  output [0:0]v1_reg;
  input [0:0]I7;
  input [0:0]I8;
  input [0:0]I9;
  input comp1;
  input I10;
  input p_2_out_0;
  input p_5_out;
  input comp0;
  input rst_full_gen_i;
  input p_0_in;
  input p_12_out;
  input comp0_0;
  input p_8_out;
  input comp1_1;
  input ACLK;
  input [0:0]I1;

  wire ACLK;
  wire [0:0]I1;
  wire I10;
  wire [0:0]I7;
  wire [0:0]I8;
  wire [0:0]I9;
  wire O1;
  wire O2;
  wire [7:0]O3;
  wire O6;
  wire O7;
  wire O8;
  wire [8:0]Q;
  wire comp0;
  wire comp0_0;
  wire comp1;
  wire comp1_1;
  wire \n_0_gc0.count[8]_i_2 ;
  wire p_0_in;
  wire p_12_out;
  wire p_2_out;
  wire p_2_out_0;
  wire p_5_out;
  wire p_8_out;
  wire [8:0]plusOp__0;
  wire ram_full_comb;
  wire [8:8]rd_pntr_plus1;
  wire rst_full_gen_i;
  wire [0:0]v1_reg;

LUT6 #(
    .INIT(64'h00AA0000CCEE0CCC)) 
     \gaf.gaf0.ram_afull_i_i_1__0 
       (.I0(p_0_in),
        .I1(p_12_out),
        .I2(comp1),
        .I3(p_5_out),
        .I4(I10),
        .I5(rst_full_gen_i),
        .O(p_2_out));
LUT1 #(
    .INIT(2'h1)) 
     \gc0.count[0]_i_1 
       (.I0(O3[0]),
        .O(plusOp__0[0]));
(* SOFT_HLUTNM = "soft_lutpair63" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gc0.count[1]_i_1 
       (.I0(O3[0]),
        .I1(O3[1]),
        .O(plusOp__0[1]));
(* SOFT_HLUTNM = "soft_lutpair63" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gc0.count[2]_i_1 
       (.I0(O3[0]),
        .I1(O3[1]),
        .I2(O3[2]),
        .O(plusOp__0[2]));
(* SOFT_HLUTNM = "soft_lutpair61" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gc0.count[3]_i_1 
       (.I0(O3[1]),
        .I1(O3[0]),
        .I2(O3[2]),
        .I3(O3[3]),
        .O(plusOp__0[3]));
(* SOFT_HLUTNM = "soft_lutpair61" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \gc0.count[4]_i_1 
       (.I0(O3[2]),
        .I1(O3[0]),
        .I2(O3[1]),
        .I3(O3[3]),
        .I4(O3[4]),
        .O(plusOp__0[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \gc0.count[5]_i_1 
       (.I0(O3[3]),
        .I1(O3[1]),
        .I2(O3[0]),
        .I3(O3[2]),
        .I4(O3[4]),
        .I5(O3[5]),
        .O(plusOp__0[5]));
LUT2 #(
    .INIT(4'h6)) 
     \gc0.count[6]_i_1 
       (.I0(\n_0_gc0.count[8]_i_2 ),
        .I1(O3[6]),
        .O(plusOp__0[6]));
(* SOFT_HLUTNM = "soft_lutpair62" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gc0.count[7]_i_1 
       (.I0(\n_0_gc0.count[8]_i_2 ),
        .I1(O3[6]),
        .I2(O3[7]),
        .O(plusOp__0[7]));
(* SOFT_HLUTNM = "soft_lutpair62" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gc0.count[8]_i_1 
       (.I0(O3[6]),
        .I1(\n_0_gc0.count[8]_i_2 ),
        .I2(O3[7]),
        .I3(rd_pntr_plus1),
        .O(plusOp__0[8]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gc0.count[8]_i_2 
       (.I0(O3[5]),
        .I1(O3[3]),
        .I2(O3[1]),
        .I3(O3[0]),
        .I4(O3[2]),
        .I5(O3[4]),
        .O(\n_0_gc0.count[8]_i_2 ));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[0] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(O3[0]),
        .Q(Q[0]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[1] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(O3[1]),
        .Q(Q[1]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[2] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(O3[2]),
        .Q(Q[2]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[3] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(O3[3]),
        .Q(Q[3]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[4] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(O3[4]),
        .Q(Q[4]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[5] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(O3[5]),
        .Q(Q[5]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[6] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(O3[6]),
        .Q(Q[6]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[7] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(O3[7]),
        .Q(Q[7]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[8] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(rd_pntr_plus1),
        .Q(Q[8]));
(* counter = "11" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gc0.count_reg[0] 
       (.C(ACLK),
        .CE(p_5_out),
        .D(plusOp__0[0]),
        .PRE(I1),
        .Q(O3[0]));
(* counter = "11" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[1] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(plusOp__0[1]),
        .Q(O3[1]));
(* counter = "11" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[2] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(plusOp__0[2]),
        .Q(O3[2]));
(* counter = "11" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[3] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(plusOp__0[3]),
        .Q(O3[3]));
(* counter = "11" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[4] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(plusOp__0[4]),
        .Q(O3[4]));
(* counter = "11" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[5] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(plusOp__0[5]),
        .Q(O3[5]));
(* counter = "11" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[6] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(plusOp__0[6]),
        .Q(O3[6]));
(* counter = "11" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[7] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(plusOp__0[7]),
        .Q(O3[7]));
(* counter = "11" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[8] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(plusOp__0[8]),
        .Q(rd_pntr_plus1));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1__1 
       (.I0(rd_pntr_plus1),
        .I1(I7),
        .O(v1_reg));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1__14 
       (.I0(Q[8]),
        .I1(I7),
        .O(O1));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1__15 
       (.I0(Q[8]),
        .I1(I8),
        .O(O6));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1__16 
       (.I0(Q[8]),
        .I1(I9),
        .O(O7));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1__17 
       (.I0(Q[8]),
        .I1(I7),
        .O(O8));
LUT5 #(
    .INIT(32'h4444FCCC)) 
     ram_empty_fb_i_i_1__0
       (.I0(comp0_0),
        .I1(p_8_out),
        .I2(p_5_out),
        .I3(comp1_1),
        .I4(I10),
        .O(O2));
LUT6 #(
    .INIT(64'h0088008800F8F0F8)) 
     ram_full_fb_i_i_1__0
       (.I0(comp1),
        .I1(I10),
        .I2(p_2_out_0),
        .I3(p_5_out),
        .I4(comp0),
        .I5(rst_full_gen_i),
        .O(ram_full_comb));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axis_intercon_421rd_bin_cntr_40
   (p_13_out,
    Q,
    v1_reg,
    v1_reg_0,
    O2,
    O12,
    p_1_in,
    O1,
    p_12_out,
    I10,
    DIADI,
    partial_packet,
    I11,
    I1,
    I2,
    I3,
    E,
    ACLK,
    I4);
  output p_13_out;
  output [7:0]Q;
  output [0:0]v1_reg;
  output [0:0]v1_reg_0;
  output O2;
  output [7:0]O12;
  input p_1_in;
  input O1;
  input p_12_out;
  input I10;
  input [0:0]DIADI;
  input partial_packet;
  input [0:0]I11;
  input I1;
  input I2;
  input I3;
  input [0:0]E;
  input ACLK;
  input [0:0]I4;

  wire ACLK;
  wire [0:0]DIADI;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire [0:0]I11;
  wire I2;
  wire I3;
  wire [0:0]I4;
  wire O1;
  wire [7:0]O12;
  wire O2;
  wire [7:0]Q;
  wire \n_0_gc0.count[8]_i_2__0 ;
  wire [8:8]p_0_out;
  wire p_12_out;
  wire p_13_out;
  wire p_1_in;
  wire partial_packet;
  wire [8:0]plusOp__1;
  wire [8:8]rd_pkt_count_i;
  wire [0:0]v1_reg;
  wire [0:0]v1_reg_0;

LUT1 #(
    .INIT(2'h1)) 
     \gc0.count[0]_i_1__0 
       (.I0(Q[0]),
        .O(plusOp__1[0]));
(* SOFT_HLUTNM = "soft_lutpair66" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gc0.count[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__1[1]));
(* SOFT_HLUTNM = "soft_lutpair66" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gc0.count[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp__1[2]));
(* SOFT_HLUTNM = "soft_lutpair64" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gc0.count[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(plusOp__1[3]));
(* SOFT_HLUTNM = "soft_lutpair64" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \gc0.count[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(plusOp__1[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \gc0.count[5]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(plusOp__1[5]));
LUT2 #(
    .INIT(4'h6)) 
     \gc0.count[6]_i_1__0 
       (.I0(\n_0_gc0.count[8]_i_2__0 ),
        .I1(Q[6]),
        .O(plusOp__1[6]));
(* SOFT_HLUTNM = "soft_lutpair65" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gc0.count[7]_i_1__0 
       (.I0(\n_0_gc0.count[8]_i_2__0 ),
        .I1(Q[6]),
        .I2(Q[7]),
        .O(plusOp__1[7]));
(* SOFT_HLUTNM = "soft_lutpair65" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gc0.count[8]_i_1__0 
       (.I0(Q[6]),
        .I1(\n_0_gc0.count[8]_i_2__0 ),
        .I2(Q[7]),
        .I3(p_0_out),
        .O(plusOp__1[8]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gc0.count[8]_i_2__0 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\n_0_gc0.count[8]_i_2__0 ));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[0] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(Q[0]),
        .Q(O12[0]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[1] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(Q[1]),
        .Q(O12[1]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[2] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(Q[2]),
        .Q(O12[2]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[3] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(Q[3]),
        .Q(O12[3]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[4] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(Q[4]),
        .Q(O12[4]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[5] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(Q[5]),
        .Q(O12[5]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[6] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(Q[6]),
        .Q(O12[6]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[7] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(Q[7]),
        .Q(O12[7]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[8] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(p_0_out),
        .Q(rd_pkt_count_i));
(* counter = "12" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gc0.count_reg[0] 
       (.C(ACLK),
        .CE(E),
        .D(plusOp__1[0]),
        .PRE(I4),
        .Q(Q[0]));
(* counter = "12" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[1] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(plusOp__1[1]),
        .Q(Q[1]));
(* counter = "12" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[2] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(plusOp__1[2]),
        .Q(Q[2]));
(* counter = "12" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[3] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(plusOp__1[3]),
        .Q(Q[3]));
(* counter = "12" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[4] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(plusOp__1[4]),
        .Q(Q[4]));
(* counter = "12" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[5] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(plusOp__1[5]),
        .Q(Q[5]));
(* counter = "12" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[6] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(plusOp__1[6]),
        .Q(Q[6]));
(* counter = "12" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[7] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(plusOp__1[7]),
        .Q(Q[7]));
(* counter = "12" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[8] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(plusOp__1[8]),
        .Q(p_0_out));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1 
       (.I0(rd_pkt_count_i),
        .I1(I11),
        .O(v1_reg));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1__0 
       (.I0(p_0_out),
        .I1(I11),
        .O(v1_reg_0));
LUT6 #(
    .INIT(64'h00000000AA008000)) 
     \grss.ram_pkt_empty_d1_i_2__0 
       (.I0(p_1_in),
        .I1(O1),
        .I2(p_12_out),
        .I3(I10),
        .I4(DIADI),
        .I5(partial_packet),
        .O(p_13_out));
LUT4 #(
    .INIT(16'h5540)) 
     \grss.ram_pkt_empty_i_1 
       (.I0(p_13_out),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .O(O2));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axis_intercon_421rd_bin_cntr_69
   (O1,
    Q,
    O6,
    O7,
    O8,
    ram_full_comb,
    p_2_out,
    O2,
    O3,
    v1_reg,
    I7,
    I8,
    I9,
    comp1,
    I10,
    p_2_out_0,
    p_5_out,
    comp0,
    rst_full_gen_i,
    p_0_in,
    p_12_out,
    comp0_0,
    p_8_out,
    comp1_1,
    ACLK,
    I1);
  output O1;
  output [8:0]Q;
  output O6;
  output O7;
  output O8;
  output ram_full_comb;
  output p_2_out;
  output O2;
  output [7:0]O3;
  output [0:0]v1_reg;
  input [0:0]I7;
  input [0:0]I8;
  input [0:0]I9;
  input comp1;
  input I10;
  input p_2_out_0;
  input p_5_out;
  input comp0;
  input rst_full_gen_i;
  input p_0_in;
  input p_12_out;
  input comp0_0;
  input p_8_out;
  input comp1_1;
  input ACLK;
  input [0:0]I1;

  wire ACLK;
  wire [0:0]I1;
  wire I10;
  wire [0:0]I7;
  wire [0:0]I8;
  wire [0:0]I9;
  wire O1;
  wire O2;
  wire [7:0]O3;
  wire O6;
  wire O7;
  wire O8;
  wire [8:0]Q;
  wire comp0;
  wire comp0_0;
  wire comp1;
  wire comp1_1;
  wire \n_0_gc0.count[8]_i_2__1 ;
  wire p_0_in;
  wire p_12_out;
  wire p_2_out;
  wire p_2_out_0;
  wire p_5_out;
  wire p_8_out;
  wire [8:0]plusOp__3;
  wire ram_full_comb;
  wire [8:8]rd_pntr_plus1;
  wire rst_full_gen_i;
  wire [0:0]v1_reg;

LUT6 #(
    .INIT(64'h00AA0000CCEE0CCC)) 
     \gaf.gaf0.ram_afull_i_i_1__1 
       (.I0(p_0_in),
        .I1(p_12_out),
        .I2(comp1),
        .I3(p_5_out),
        .I4(I10),
        .I5(rst_full_gen_i),
        .O(p_2_out));
LUT1 #(
    .INIT(2'h1)) 
     \gc0.count[0]_i_1__1 
       (.I0(O3[0]),
        .O(plusOp__3[0]));
(* SOFT_HLUTNM = "soft_lutpair44" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gc0.count[1]_i_1__1 
       (.I0(O3[0]),
        .I1(O3[1]),
        .O(plusOp__3[1]));
(* SOFT_HLUTNM = "soft_lutpair44" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gc0.count[2]_i_1__1 
       (.I0(O3[0]),
        .I1(O3[1]),
        .I2(O3[2]),
        .O(plusOp__3[2]));
(* SOFT_HLUTNM = "soft_lutpair42" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gc0.count[3]_i_1__1 
       (.I0(O3[1]),
        .I1(O3[0]),
        .I2(O3[2]),
        .I3(O3[3]),
        .O(plusOp__3[3]));
(* SOFT_HLUTNM = "soft_lutpair42" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \gc0.count[4]_i_1__1 
       (.I0(O3[2]),
        .I1(O3[0]),
        .I2(O3[1]),
        .I3(O3[3]),
        .I4(O3[4]),
        .O(plusOp__3[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \gc0.count[5]_i_1__1 
       (.I0(O3[3]),
        .I1(O3[1]),
        .I2(O3[0]),
        .I3(O3[2]),
        .I4(O3[4]),
        .I5(O3[5]),
        .O(plusOp__3[5]));
LUT2 #(
    .INIT(4'h6)) 
     \gc0.count[6]_i_1__1 
       (.I0(\n_0_gc0.count[8]_i_2__1 ),
        .I1(O3[6]),
        .O(plusOp__3[6]));
(* SOFT_HLUTNM = "soft_lutpair43" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gc0.count[7]_i_1__1 
       (.I0(\n_0_gc0.count[8]_i_2__1 ),
        .I1(O3[6]),
        .I2(O3[7]),
        .O(plusOp__3[7]));
(* SOFT_HLUTNM = "soft_lutpair43" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gc0.count[8]_i_1__1 
       (.I0(O3[6]),
        .I1(\n_0_gc0.count[8]_i_2__1 ),
        .I2(O3[7]),
        .I3(rd_pntr_plus1),
        .O(plusOp__3[8]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gc0.count[8]_i_2__1 
       (.I0(O3[5]),
        .I1(O3[3]),
        .I2(O3[1]),
        .I3(O3[0]),
        .I4(O3[2]),
        .I5(O3[4]),
        .O(\n_0_gc0.count[8]_i_2__1 ));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[0] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(O3[0]),
        .Q(Q[0]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[1] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(O3[1]),
        .Q(Q[1]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[2] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(O3[2]),
        .Q(Q[2]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[3] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(O3[3]),
        .Q(Q[3]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[4] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(O3[4]),
        .Q(Q[4]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[5] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(O3[5]),
        .Q(Q[5]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[6] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(O3[6]),
        .Q(Q[6]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[7] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(O3[7]),
        .Q(Q[7]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[8] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(rd_pntr_plus1),
        .Q(Q[8]));
(* counter = "14" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gc0.count_reg[0] 
       (.C(ACLK),
        .CE(p_5_out),
        .D(plusOp__3[0]),
        .PRE(I1),
        .Q(O3[0]));
(* counter = "14" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[1] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(plusOp__3[1]),
        .Q(O3[1]));
(* counter = "14" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[2] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(plusOp__3[2]),
        .Q(O3[2]));
(* counter = "14" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[3] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(plusOp__3[3]),
        .Q(O3[3]));
(* counter = "14" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[4] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(plusOp__3[4]),
        .Q(O3[4]));
(* counter = "14" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[5] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(plusOp__3[5]),
        .Q(O3[5]));
(* counter = "14" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[6] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(plusOp__3[6]),
        .Q(O3[6]));
(* counter = "14" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[7] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(plusOp__3[7]),
        .Q(O3[7]));
(* counter = "14" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[8] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(plusOp__3[8]),
        .Q(rd_pntr_plus1));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1__18 
       (.I0(Q[8]),
        .I1(I7),
        .O(O1));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1__19 
       (.I0(Q[8]),
        .I1(I8),
        .O(O6));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1__20 
       (.I0(Q[8]),
        .I1(I9),
        .O(O7));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1__21 
       (.I0(Q[8]),
        .I1(I7),
        .O(O8));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1__4 
       (.I0(rd_pntr_plus1),
        .I1(I7),
        .O(v1_reg));
LUT5 #(
    .INIT(32'h4444FCCC)) 
     ram_empty_fb_i_i_1__1
       (.I0(comp0_0),
        .I1(p_8_out),
        .I2(p_5_out),
        .I3(comp1_1),
        .I4(I10),
        .O(O2));
LUT6 #(
    .INIT(64'h0088008800F8F0F8)) 
     ram_full_i_i_1
       (.I0(comp1),
        .I1(I10),
        .I2(p_2_out_0),
        .I3(p_5_out),
        .I4(comp0),
        .I5(rst_full_gen_i),
        .O(ram_full_comb));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axis_intercon_421rd_bin_cntr_7
   (Q,
    v1_reg,
    v1_reg_0,
    O2,
    O3,
    O11,
    p_1_in,
    O1,
    p_12_out,
    I12,
    DIADI,
    partial_packet,
    I13,
    I1,
    I2,
    I3,
    I4,
    I14,
    stage1_eop_i,
    E,
    M00_AXIS_ACLK,
    I5);
  output [7:0]Q;
  output [0:0]v1_reg;
  output [0:0]v1_reg_0;
  output O2;
  output O3;
  output [7:0]O11;
  input p_1_in;
  input O1;
  input p_12_out;
  input I12;
  input [0:0]DIADI;
  input partial_packet;
  input [0:0]I13;
  input I1;
  input I2;
  input I3;
  input I4;
  input I14;
  input stage1_eop_i;
  input [0:0]E;
  input M00_AXIS_ACLK;
  input [0:0]I5;

  wire [0:0]DIADI;
  wire [0:0]E;
  wire I1;
  wire I12;
  wire [0:0]I13;
  wire I14;
  wire I2;
  wire I3;
  wire I4;
  wire [0:0]I5;
  wire M00_AXIS_ACLK;
  wire O1;
  wire [7:0]O11;
  wire O2;
  wire O3;
  wire [7:0]Q;
  wire \n_0_gc0.count[8]_i_2__8 ;
  wire [8:8]p_0_out;
  wire p_12_out;
  wire p_13_out;
  wire p_1_in;
  wire partial_packet;
  wire [8:0]plusOp__13;
  wire [8:8]rd_pkt_count_i;
  wire stage1_eop_i;
  wire [0:0]v1_reg;
  wire [0:0]v1_reg_0;

LUT1 #(
    .INIT(2'h1)) 
     \gc0.count[0]_i_1__8 
       (.I0(Q[0]),
        .O(plusOp__13[0]));
(* SOFT_HLUTNM = "soft_lutpair91" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gc0.count[1]_i_1__8 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__13[1]));
(* SOFT_HLUTNM = "soft_lutpair91" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gc0.count[2]_i_1__8 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp__13[2]));
(* SOFT_HLUTNM = "soft_lutpair89" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gc0.count[3]_i_1__8 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(plusOp__13[3]));
(* SOFT_HLUTNM = "soft_lutpair89" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \gc0.count[4]_i_1__8 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(plusOp__13[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \gc0.count[5]_i_1__8 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(plusOp__13[5]));
LUT2 #(
    .INIT(4'h6)) 
     \gc0.count[6]_i_1__8 
       (.I0(\n_0_gc0.count[8]_i_2__8 ),
        .I1(Q[6]),
        .O(plusOp__13[6]));
(* SOFT_HLUTNM = "soft_lutpair90" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gc0.count[7]_i_1__8 
       (.I0(\n_0_gc0.count[8]_i_2__8 ),
        .I1(Q[6]),
        .I2(Q[7]),
        .O(plusOp__13[7]));
(* SOFT_HLUTNM = "soft_lutpair90" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gc0.count[8]_i_1__8 
       (.I0(Q[6]),
        .I1(\n_0_gc0.count[8]_i_2__8 ),
        .I2(Q[7]),
        .I3(p_0_out),
        .O(plusOp__13[8]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gc0.count[8]_i_2__8 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\n_0_gc0.count[8]_i_2__8 ));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[0] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .CLR(I5),
        .D(Q[0]),
        .Q(O11[0]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[1] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .CLR(I5),
        .D(Q[1]),
        .Q(O11[1]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[2] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .CLR(I5),
        .D(Q[2]),
        .Q(O11[2]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[3] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .CLR(I5),
        .D(Q[3]),
        .Q(O11[3]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[4] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .CLR(I5),
        .D(Q[4]),
        .Q(O11[4]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[5] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .CLR(I5),
        .D(Q[5]),
        .Q(O11[5]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[6] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .CLR(I5),
        .D(Q[6]),
        .Q(O11[6]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[7] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .CLR(I5),
        .D(Q[7]),
        .Q(O11[7]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[8] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .CLR(I5),
        .D(p_0_out),
        .Q(rd_pkt_count_i));
(* counter = "24" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gc0.count_reg[0] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .D(plusOp__13[0]),
        .PRE(I5),
        .Q(Q[0]));
(* counter = "24" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[1] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .CLR(I5),
        .D(plusOp__13[1]),
        .Q(Q[1]));
(* counter = "24" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[2] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .CLR(I5),
        .D(plusOp__13[2]),
        .Q(Q[2]));
(* counter = "24" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[3] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .CLR(I5),
        .D(plusOp__13[3]),
        .Q(Q[3]));
(* counter = "24" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[4] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .CLR(I5),
        .D(plusOp__13[4]),
        .Q(Q[4]));
(* counter = "24" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[5] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .CLR(I5),
        .D(plusOp__13[5]),
        .Q(Q[5]));
(* counter = "24" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[6] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .CLR(I5),
        .D(plusOp__13[6]),
        .Q(Q[6]));
(* counter = "24" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[7] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .CLR(I5),
        .D(plusOp__13[7]),
        .Q(Q[7]));
(* counter = "24" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[8] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .CLR(I5),
        .D(plusOp__13[8]),
        .Q(p_0_out));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1__11 
       (.I0(rd_pkt_count_i),
        .I1(I13),
        .O(v1_reg));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1__12 
       (.I0(p_0_out),
        .I1(I13),
        .O(v1_reg_0));
LUT5 #(
    .INIT(32'h55045500)) 
     \grss.ram_pkt_empty_d1_i_1 
       (.I0(p_13_out),
        .I1(I4),
        .I2(I14),
        .I3(I2),
        .I4(stage1_eop_i),
        .O(O3));
LUT6 #(
    .INIT(64'h00000000AA008000)) 
     \grss.ram_pkt_empty_d1_i_2 
       (.I0(p_1_in),
        .I1(O1),
        .I2(p_12_out),
        .I3(I12),
        .I4(DIADI),
        .I5(partial_packet),
        .O(p_13_out));
LUT4 #(
    .INIT(16'h5540)) 
     \grss.ram_pkt_empty_i_1__3 
       (.I0(p_13_out),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .O(O2));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axis_intercon_421rd_bin_cntr_70
   (p_13_out,
    Q,
    v1_reg,
    v1_reg_0,
    O2,
    O12,
    p_1_in,
    O1,
    p_12_out,
    I10,
    DIADI,
    partial_packet,
    I11,
    I1,
    I2,
    I3,
    E,
    ACLK,
    I4);
  output p_13_out;
  output [7:0]Q;
  output [0:0]v1_reg;
  output [0:0]v1_reg_0;
  output O2;
  output [7:0]O12;
  input p_1_in;
  input O1;
  input p_12_out;
  input I10;
  input [0:0]DIADI;
  input partial_packet;
  input [0:0]I11;
  input I1;
  input I2;
  input I3;
  input [0:0]E;
  input ACLK;
  input [0:0]I4;

  wire ACLK;
  wire [0:0]DIADI;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire [0:0]I11;
  wire I2;
  wire I3;
  wire [0:0]I4;
  wire O1;
  wire [7:0]O12;
  wire O2;
  wire [7:0]Q;
  wire \n_0_gc0.count[8]_i_2__2 ;
  wire [8:8]p_0_out;
  wire p_12_out;
  wire p_13_out;
  wire p_1_in;
  wire partial_packet;
  wire [8:0]plusOp__4;
  wire [8:8]rd_pkt_count_i;
  wire [0:0]v1_reg;
  wire [0:0]v1_reg_0;

LUT1 #(
    .INIT(2'h1)) 
     \gc0.count[0]_i_1__2 
       (.I0(Q[0]),
        .O(plusOp__4[0]));
(* SOFT_HLUTNM = "soft_lutpair47" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gc0.count[1]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__4[1]));
(* SOFT_HLUTNM = "soft_lutpair47" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gc0.count[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp__4[2]));
(* SOFT_HLUTNM = "soft_lutpair45" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gc0.count[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(plusOp__4[3]));
(* SOFT_HLUTNM = "soft_lutpair45" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \gc0.count[4]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(plusOp__4[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \gc0.count[5]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(plusOp__4[5]));
LUT2 #(
    .INIT(4'h6)) 
     \gc0.count[6]_i_1__2 
       (.I0(\n_0_gc0.count[8]_i_2__2 ),
        .I1(Q[6]),
        .O(plusOp__4[6]));
(* SOFT_HLUTNM = "soft_lutpair46" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gc0.count[7]_i_1__2 
       (.I0(\n_0_gc0.count[8]_i_2__2 ),
        .I1(Q[6]),
        .I2(Q[7]),
        .O(plusOp__4[7]));
(* SOFT_HLUTNM = "soft_lutpair46" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gc0.count[8]_i_1__2 
       (.I0(Q[6]),
        .I1(\n_0_gc0.count[8]_i_2__2 ),
        .I2(Q[7]),
        .I3(p_0_out),
        .O(plusOp__4[8]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gc0.count[8]_i_2__2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\n_0_gc0.count[8]_i_2__2 ));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[0] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(Q[0]),
        .Q(O12[0]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[1] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(Q[1]),
        .Q(O12[1]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[2] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(Q[2]),
        .Q(O12[2]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[3] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(Q[3]),
        .Q(O12[3]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[4] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(Q[4]),
        .Q(O12[4]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[5] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(Q[5]),
        .Q(O12[5]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[6] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(Q[6]),
        .Q(O12[6]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[7] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(Q[7]),
        .Q(O12[7]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[8] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(p_0_out),
        .Q(rd_pkt_count_i));
(* counter = "15" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gc0.count_reg[0] 
       (.C(ACLK),
        .CE(E),
        .D(plusOp__4[0]),
        .PRE(I4),
        .Q(Q[0]));
(* counter = "15" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[1] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(plusOp__4[1]),
        .Q(Q[1]));
(* counter = "15" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[2] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(plusOp__4[2]),
        .Q(Q[2]));
(* counter = "15" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[3] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(plusOp__4[3]),
        .Q(Q[3]));
(* counter = "15" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[4] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(plusOp__4[4]),
        .Q(Q[4]));
(* counter = "15" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[5] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(plusOp__4[5]),
        .Q(Q[5]));
(* counter = "15" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[6] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(plusOp__4[6]),
        .Q(Q[6]));
(* counter = "15" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[7] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(plusOp__4[7]),
        .Q(Q[7]));
(* counter = "15" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[8] 
       (.C(ACLK),
        .CE(E),
        .CLR(I4),
        .D(plusOp__4[8]),
        .Q(p_0_out));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1__2 
       (.I0(rd_pkt_count_i),
        .I1(I11),
        .O(v1_reg));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1__3 
       (.I0(p_0_out),
        .I1(I11),
        .O(v1_reg_0));
LUT6 #(
    .INIT(64'h00000000AA008000)) 
     \grss.ram_pkt_empty_d1_i_2__1 
       (.I0(p_1_in),
        .I1(O1),
        .I2(p_12_out),
        .I3(I10),
        .I4(DIADI),
        .I5(partial_packet),
        .O(p_13_out));
LUT4 #(
    .INIT(16'h5540)) 
     \grss.ram_pkt_empty_i_1__0 
       (.I0(p_13_out),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .O(O2));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module axis_intercon_421rd_bin_cntr_99
   (O1,
    Q,
    O6,
    O7,
    O8,
    ram_full_comb,
    p_2_out,
    O2,
    O3,
    v1_reg,
    I7,
    I8,
    I9,
    comp1,
    I10,
    p_2_out_0,
    p_5_out,
    comp0,
    rst_full_gen_i,
    p_0_in,
    p_12_out,
    comp0_0,
    p_8_out,
    comp1_1,
    ACLK,
    I1);
  output O1;
  output [8:0]Q;
  output O6;
  output O7;
  output O8;
  output ram_full_comb;
  output p_2_out;
  output O2;
  output [7:0]O3;
  output [0:0]v1_reg;
  input [0:0]I7;
  input [0:0]I8;
  input [0:0]I9;
  input comp1;
  input I10;
  input p_2_out_0;
  input p_5_out;
  input comp0;
  input rst_full_gen_i;
  input p_0_in;
  input p_12_out;
  input comp0_0;
  input p_8_out;
  input comp1_1;
  input ACLK;
  input [0:0]I1;

  wire ACLK;
  wire [0:0]I1;
  wire I10;
  wire [0:0]I7;
  wire [0:0]I8;
  wire [0:0]I9;
  wire O1;
  wire O2;
  wire [7:0]O3;
  wire O6;
  wire O7;
  wire O8;
  wire [8:0]Q;
  wire comp0;
  wire comp0_0;
  wire comp1;
  wire comp1_1;
  wire \n_0_gc0.count[8]_i_2__3 ;
  wire p_0_in;
  wire p_12_out;
  wire p_2_out;
  wire p_2_out_0;
  wire p_5_out;
  wire p_8_out;
  wire [8:0]plusOp__6;
  wire ram_full_comb;
  wire [8:8]rd_pntr_plus1;
  wire rst_full_gen_i;
  wire [0:0]v1_reg;

LUT6 #(
    .INIT(64'h00AA0000CCEE0CCC)) 
     \gaf.gaf0.ram_afull_i_i_1__2 
       (.I0(p_0_in),
        .I1(p_12_out),
        .I2(comp1),
        .I3(p_5_out),
        .I4(I10),
        .I5(rst_full_gen_i),
        .O(p_2_out));
LUT1 #(
    .INIT(2'h1)) 
     \gc0.count[0]_i_1__3 
       (.I0(O3[0]),
        .O(plusOp__6[0]));
(* SOFT_HLUTNM = "soft_lutpair25" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gc0.count[1]_i_1__3 
       (.I0(O3[0]),
        .I1(O3[1]),
        .O(plusOp__6[1]));
(* SOFT_HLUTNM = "soft_lutpair25" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gc0.count[2]_i_1__3 
       (.I0(O3[0]),
        .I1(O3[1]),
        .I2(O3[2]),
        .O(plusOp__6[2]));
(* SOFT_HLUTNM = "soft_lutpair23" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gc0.count[3]_i_1__3 
       (.I0(O3[1]),
        .I1(O3[0]),
        .I2(O3[2]),
        .I3(O3[3]),
        .O(plusOp__6[3]));
(* SOFT_HLUTNM = "soft_lutpair23" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \gc0.count[4]_i_1__3 
       (.I0(O3[2]),
        .I1(O3[0]),
        .I2(O3[1]),
        .I3(O3[3]),
        .I4(O3[4]),
        .O(plusOp__6[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \gc0.count[5]_i_1__3 
       (.I0(O3[3]),
        .I1(O3[1]),
        .I2(O3[0]),
        .I3(O3[2]),
        .I4(O3[4]),
        .I5(O3[5]),
        .O(plusOp__6[5]));
LUT2 #(
    .INIT(4'h6)) 
     \gc0.count[6]_i_1__3 
       (.I0(\n_0_gc0.count[8]_i_2__3 ),
        .I1(O3[6]),
        .O(plusOp__6[6]));
(* SOFT_HLUTNM = "soft_lutpair24" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gc0.count[7]_i_1__3 
       (.I0(\n_0_gc0.count[8]_i_2__3 ),
        .I1(O3[6]),
        .I2(O3[7]),
        .O(plusOp__6[7]));
(* SOFT_HLUTNM = "soft_lutpair24" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gc0.count[8]_i_1__3 
       (.I0(O3[6]),
        .I1(\n_0_gc0.count[8]_i_2__3 ),
        .I2(O3[7]),
        .I3(rd_pntr_plus1),
        .O(plusOp__6[8]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gc0.count[8]_i_2__3 
       (.I0(O3[5]),
        .I1(O3[3]),
        .I2(O3[1]),
        .I3(O3[0]),
        .I4(O3[2]),
        .I5(O3[4]),
        .O(\n_0_gc0.count[8]_i_2__3 ));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[0] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(O3[0]),
        .Q(Q[0]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[1] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(O3[1]),
        .Q(Q[1]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[2] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(O3[2]),
        .Q(Q[2]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[3] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(O3[3]),
        .Q(Q[3]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[4] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(O3[4]),
        .Q(Q[4]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[5] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(O3[5]),
        .Q(Q[5]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[6] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(O3[6]),
        .Q(Q[6]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[7] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(O3[7]),
        .Q(Q[7]));
FDCE #(
    .INIT(1'b0)) 
     \gc0.count_d1_reg[8] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(rd_pntr_plus1),
        .Q(Q[8]));
(* counter = "17" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gc0.count_reg[0] 
       (.C(ACLK),
        .CE(p_5_out),
        .D(plusOp__6[0]),
        .PRE(I1),
        .Q(O3[0]));
(* counter = "17" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[1] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(plusOp__6[1]),
        .Q(O3[1]));
(* counter = "17" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[2] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(plusOp__6[2]),
        .Q(O3[2]));
(* counter = "17" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[3] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(plusOp__6[3]),
        .Q(O3[3]));
(* counter = "17" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[4] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(plusOp__6[4]),
        .Q(O3[4]));
(* counter = "17" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[5] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(plusOp__6[5]),
        .Q(O3[5]));
(* counter = "17" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[6] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(plusOp__6[6]),
        .Q(O3[6]));
(* counter = "17" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[7] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(plusOp__6[7]),
        .Q(O3[7]));
(* counter = "17" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gc0.count_reg[8] 
       (.C(ACLK),
        .CE(p_5_out),
        .CLR(I1),
        .D(plusOp__6[8]),
        .Q(rd_pntr_plus1));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1__22 
       (.I0(Q[8]),
        .I1(I7),
        .O(O1));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1__23 
       (.I0(Q[8]),
        .I1(I8),
        .O(O6));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1__24 
       (.I0(Q[8]),
        .I1(I9),
        .O(O7));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1__25 
       (.I0(Q[8]),
        .I1(I7),
        .O(O8));
LUT2 #(
    .INIT(4'h9)) 
     \gmux.gm[4].gms.ms_i_1__7 
       (.I0(rd_pntr_plus1),
        .I1(I7),
        .O(v1_reg));
LUT5 #(
    .INIT(32'h4444FCCC)) 
     ram_empty_fb_i_i_1__2
       (.I0(comp0_0),
        .I1(p_8_out),
        .I2(p_5_out),
        .I3(comp1_1),
        .I4(I10),
        .O(O2));
LUT6 #(
    .INIT(64'h0088008800F8F0F8)) 
     ram_full_i_i_1__0
       (.I0(comp1),
        .I1(I10),
        .I2(p_2_out_0),
        .I3(p_5_out),
        .I4(comp0),
        .I5(rst_full_gen_i),
        .O(ram_full_comb));
endmodule

module axis_intercon_421rd_fwft
   (O2,
    p_5_out,
    O1,
    O3,
    E,
    pkt_ready_to_read,
    O4,
    p_6_out,
    M00_AXIS_ACLK,
    Q,
    p_8_out,
    p_0_in_0,
    I1,
    M00_AXIS_TREADY,
    I2,
    stage1_eop_reg,
    tmp_ram_rd_en_reg,
    DOADO,
    I3,
    eop_at_stage2);
  output O2;
  output p_5_out;
  output O1;
  output O3;
  output [0:0]E;
  output pkt_ready_to_read;
  output [0:0]O4;
  output p_6_out;
  input M00_AXIS_ACLK;
  input [1:0]Q;
  input p_8_out;
  input p_0_in_0;
  input I1;
  input M00_AXIS_TREADY;
  input I2;
  input stage1_eop_reg;
  input tmp_ram_rd_en_reg;
  input [0:0]DOADO;
  input I3;
  input eop_at_stage2;

  wire \<const1> ;
  wire [0:0]DOADO;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire M00_AXIS_ACLK;
  wire M00_AXIS_TREADY;
  wire O1;
  wire O2;
  wire O3;
  wire [0:0]O4;
  wire [1:0]Q;
  wire [0:0]curr_fwft_state;
  wire empty_fwft_fb;
  wire empty_fwft_i0;
  wire eop_at_stage2;
  wire [1:0]next_fwft_state;
  wire p_0_in_0;
  wire p_3_out;
  wire p_5_out;
  wire p_6_out;
  wire p_6_out_1;
  wire p_8_out;
  wire pkt_ready_to_read;
  wire stage1_eop_reg;
  wire stage1_valid;
  wire tmp_ram_rd_en_reg;

LUT2 #(
    .INIT(4'h2)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_1__3 
       (.I0(p_5_out),
        .I1(p_8_out),
        .O(O2));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair84" *) 
   LUT4 #(
    .INIT(16'hBA22)) 
     empty_fwft_fb_i_1__4
       (.I0(empty_fwft_fb),
        .I1(stage1_valid),
        .I2(O3),
        .I3(curr_fwft_state),
        .O(empty_fwft_i0));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     empty_fwft_fb_reg
       (.C(M00_AXIS_ACLK),
        .CE(\<const1> ),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_fb));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     empty_fwft_i_reg
       (.C(M00_AXIS_ACLK),
        .CE(\<const1> ),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(p_6_out_1));
LUT6 #(
    .INIT(64'hB0B0B0000000B000)) 
     \gc0.count_d1[8]_i_1__7 
       (.I0(O3),
        .I1(curr_fwft_state),
        .I2(stage1_valid),
        .I3(stage1_eop_reg),
        .I4(tmp_ram_rd_en_reg),
        .I5(DOADO),
        .O(O4));
(* SOFT_HLUTNM = "soft_lutpair85" *) 
   LUT4 #(
    .INIT(16'h00BF)) 
     \gc0.count_d1[8]_i_1__8 
       (.I0(O3),
        .I1(curr_fwft_state),
        .I2(stage1_valid),
        .I3(p_8_out),
        .O(p_5_out));
(* SOFT_HLUTNM = "soft_lutpair83" *) 
   LUT4 #(
    .INIT(16'h00B0)) 
     \goreg_bm.dout_i[38]_i_1__3 
       (.I0(O3),
        .I1(curr_fwft_state),
        .I2(stage1_valid),
        .I3(Q[0]),
        .O(E));
LUT5 #(
    .INIT(32'hFFFFABBB)) 
     \gprege2.empty_d1_i_1__3 
       (.I0(I3),
        .I1(eop_at_stage2),
        .I2(p_3_out),
        .I3(stage1_valid),
        .I4(p_6_out_1),
        .O(pkt_ready_to_read));
LUT3 #(
    .INIT(8'hBA)) 
     \gpregsm1.curr_fwft_state[0]_i_1__3 
       (.I0(stage1_valid),
        .I1(O3),
        .I2(curr_fwft_state),
        .O(next_fwft_state[0]));
(* SOFT_HLUTNM = "soft_lutpair84" *) 
   LUT4 #(
    .INIT(16'h40FF)) 
     \gpregsm1.curr_fwft_state[1]_i_1__3 
       (.I0(O3),
        .I1(curr_fwft_state),
        .I2(stage1_valid),
        .I3(p_8_out),
        .O(next_fwft_state[1]));
LUT5 #(
    .INIT(32'h00001151)) 
     \gpregsm1.curr_fwft_state[1]_i_2__3 
       (.I0(pkt_ready_to_read),
        .I1(I1),
        .I2(M00_AXIS_TREADY),
        .I3(I2),
        .I4(p_6_out_1),
        .O(O3));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gpregsm1.curr_fwft_state_reg[0] 
       (.C(M00_AXIS_ACLK),
        .CE(\<const1> ),
        .CLR(Q[1]),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gpregsm1.curr_fwft_state_reg[1] 
       (.C(M00_AXIS_ACLK),
        .CE(\<const1> ),
        .CLR(Q[1]),
        .D(next_fwft_state[1]),
        .Q(stage1_valid));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gpregsm1.user_valid_reg 
       (.C(M00_AXIS_ACLK),
        .CE(\<const1> ),
        .CLR(Q[1]),
        .D(next_fwft_state[0]),
        .Q(p_3_out));
(* SOFT_HLUTNM = "soft_lutpair83" *) 
   LUT4 #(
    .INIT(16'hB000)) 
     \grss.ram_pkt_empty_d1_i_3__3 
       (.I0(O3),
        .I1(curr_fwft_state),
        .I2(stage1_valid),
        .I3(p_0_in_0),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair85" *) 
   LUT3 #(
    .INIT(8'hA2)) 
     \pkt_gr1.eop_at_stage2_i_2__3 
       (.I0(stage1_valid),
        .I1(curr_fwft_state),
        .I2(O3),
        .O(p_6_out));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module axis_intercon_421rd_fwft_125
   (O3,
    O1,
    O4,
    p_5_out,
    pkt_ready_to_read,
    E,
    O2,
    p_6_out,
    ACLK,
    Q,
    wr_eop,
    p_12_out,
    p_0_in_0,
    p_8_out,
    I1,
    I6,
    I2,
    stage1_eop_reg,
    tmp_ram_rd_en_reg,
    DOADO,
    I3,
    I4,
    eop_at_stage2);
  output O3;
  output O1;
  output O4;
  output p_5_out;
  output pkt_ready_to_read;
  output [0:0]E;
  output [0:0]O2;
  output p_6_out;
  input ACLK;
  input [1:0]Q;
  input wr_eop;
  input p_12_out;
  input p_0_in_0;
  input p_8_out;
  input I1;
  input I6;
  input I2;
  input stage1_eop_reg;
  input tmp_ram_rd_en_reg;
  input [0:0]DOADO;
  input I3;
  input I4;
  input eop_at_stage2;

  wire \<const1> ;
  wire ACLK;
  wire [0:0]DOADO;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I6;
  wire O1;
  wire [0:0]O2;
  wire O3;
  wire O4;
  wire [1:0]Q;
  wire [0:0]curr_fwft_state;
  wire empty_fwft_fb;
  wire empty_fwft_i0;
  wire eop_at_stage2;
  wire \n_0_gc0.count_d1[8]_i_2__2 ;
  wire [1:0]next_fwft_state;
  wire p_0_in_0;
  wire p_12_out;
  wire p_3_out;
  wire p_5_out;
  wire p_6_out;
  wire p_6_out_1;
  wire p_8_out;
  wire pkt_ready_to_read;
  wire stage1_eop_reg;
  wire stage1_valid;
  wire tmp_ram_rd_en_reg;
  wire wr_eop;

LUT2 #(
    .INIT(4'h2)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_1__2 
       (.I0(p_5_out),
        .I1(p_8_out),
        .O(O4));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair1" *) 
   LUT4 #(
    .INIT(16'hBA22)) 
     empty_fwft_fb_i_1__3
       (.I0(empty_fwft_fb),
        .I1(stage1_valid),
        .I2(O1),
        .I3(curr_fwft_state),
        .O(empty_fwft_i0));
LUT5 #(
    .INIT(32'h00001151)) 
     empty_fwft_fb_i_2__2
       (.I0(pkt_ready_to_read),
        .I1(I1),
        .I2(I6),
        .I3(I2),
        .I4(p_6_out_1),
        .O(O1));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     empty_fwft_fb_reg
       (.C(ACLK),
        .CE(\<const1> ),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_fb));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     empty_fwft_i_reg
       (.C(ACLK),
        .CE(\<const1> ),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(p_6_out_1));
LUT6 #(
    .INIT(64'hB0B0B0000000B000)) 
     \gc0.count_d1[8]_i_1__5 
       (.I0(O1),
        .I1(curr_fwft_state),
        .I2(stage1_valid),
        .I3(stage1_eop_reg),
        .I4(tmp_ram_rd_en_reg),
        .I5(DOADO),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair2" *) 
   LUT4 #(
    .INIT(16'h80BF)) 
     \gc0.count_d1[8]_i_1__6 
       (.I0(\n_0_gc0.count_d1[8]_i_2__2 ),
        .I1(curr_fwft_state),
        .I2(stage1_valid),
        .I3(p_8_out),
        .O(p_5_out));
LUT6 #(
    .INIT(64'h0000000000001151)) 
     \gc0.count_d1[8]_i_2__2 
       (.I0(pkt_ready_to_read),
        .I1(I1),
        .I2(I6),
        .I3(I2),
        .I4(p_8_out),
        .I5(p_6_out_1),
        .O(\n_0_gc0.count_d1[8]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair1" *) 
   LUT4 #(
    .INIT(16'h00B0)) 
     \goreg_bm.dout_i[38]_i_1__2 
       (.I0(O1),
        .I1(curr_fwft_state),
        .I2(stage1_valid),
        .I3(Q[0]),
        .O(E));
LUT5 #(
    .INIT(32'hFFFFABBB)) 
     \gprege2.empty_d1_i_1__2 
       (.I0(I4),
        .I1(eop_at_stage2),
        .I2(p_3_out),
        .I3(stage1_valid),
        .I4(p_6_out_1),
        .O(pkt_ready_to_read));
(* SOFT_HLUTNM = "soft_lutpair0" *) 
   LUT4 #(
    .INIT(16'hEFAA)) 
     \gpregsm1.curr_fwft_state[0]_i_1__2 
       (.I0(stage1_valid),
        .I1(p_6_out_1),
        .I2(I3),
        .I3(curr_fwft_state),
        .O(next_fwft_state[0]));
(* SOFT_HLUTNM = "soft_lutpair0" *) 
   LUT5 #(
    .INIT(32'hB000FFFF)) 
     \gpregsm1.curr_fwft_state[1]_i_1__2 
       (.I0(p_6_out_1),
        .I1(I3),
        .I2(curr_fwft_state),
        .I3(stage1_valid),
        .I4(p_8_out),
        .O(next_fwft_state[1]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gpregsm1.curr_fwft_state_reg[0] 
       (.C(ACLK),
        .CE(\<const1> ),
        .CLR(Q[1]),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gpregsm1.curr_fwft_state_reg[1] 
       (.C(ACLK),
        .CE(\<const1> ),
        .CLR(Q[1]),
        .D(next_fwft_state[1]),
        .Q(stage1_valid));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gpregsm1.user_valid_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .CLR(Q[1]),
        .D(next_fwft_state[0]),
        .Q(p_3_out));
LUT6 #(
    .INIT(64'hEFFFEFFFFFFFEFFF)) 
     \grss.ram_pkt_empty_d1_i_3__2 
       (.I0(wr_eop),
        .I1(p_12_out),
        .I2(p_0_in_0),
        .I3(stage1_valid),
        .I4(curr_fwft_state),
        .I5(O1),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair2" *) 
   LUT3 #(
    .INIT(8'hA2)) 
     \pkt_gr1.eop_at_stage2_i_2__2 
       (.I0(stage1_valid),
        .I1(curr_fwft_state),
        .I2(O1),
        .O(p_6_out));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module axis_intercon_421rd_fwft_36
   (O3,
    O1,
    O4,
    p_5_out,
    pkt_ready_to_read,
    E,
    O2,
    p_6_out,
    ACLK,
    Q,
    wr_eop,
    p_12_out,
    p_0_in_0,
    p_8_out,
    I1,
    I6,
    I2,
    stage1_eop_reg,
    tmp_ram_rd_en_reg,
    DOADO,
    I3,
    I4,
    eop_at_stage2);
  output O3;
  output O1;
  output O4;
  output p_5_out;
  output pkt_ready_to_read;
  output [0:0]E;
  output [0:0]O2;
  output p_6_out;
  input ACLK;
  input [1:0]Q;
  input wr_eop;
  input p_12_out;
  input p_0_in_0;
  input p_8_out;
  input I1;
  input I6;
  input I2;
  input stage1_eop_reg;
  input tmp_ram_rd_en_reg;
  input [0:0]DOADO;
  input I3;
  input I4;
  input eop_at_stage2;

  wire \<const1> ;
  wire ACLK;
  wire [0:0]DOADO;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I6;
  wire O1;
  wire [0:0]O2;
  wire O3;
  wire O4;
  wire [1:0]Q;
  wire [0:0]curr_fwft_state;
  wire empty_fwft_fb;
  wire empty_fwft_i0;
  wire eop_at_stage2;
  wire \n_0_gc0.count_d1[8]_i_2 ;
  wire [1:0]next_fwft_state;
  wire p_0_in_0;
  wire p_12_out;
  wire p_3_out;
  wire p_5_out;
  wire p_6_out;
  wire p_6_out_1;
  wire p_8_out;
  wire pkt_ready_to_read;
  wire stage1_eop_reg;
  wire stage1_valid;
  wire tmp_ram_rd_en_reg;
  wire wr_eop;

LUT2 #(
    .INIT(4'h2)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_1 
       (.I0(p_5_out),
        .I1(p_8_out),
        .O(O4));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair59" *) 
   LUT4 #(
    .INIT(16'hBA22)) 
     empty_fwft_fb_i_1
       (.I0(empty_fwft_fb),
        .I1(stage1_valid),
        .I2(O1),
        .I3(curr_fwft_state),
        .O(empty_fwft_i0));
LUT5 #(
    .INIT(32'h00001151)) 
     empty_fwft_fb_i_2
       (.I0(pkt_ready_to_read),
        .I1(I1),
        .I2(I6),
        .I3(I2),
        .I4(p_6_out_1),
        .O(O1));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     empty_fwft_fb_reg
       (.C(ACLK),
        .CE(\<const1> ),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_fb));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     empty_fwft_i_reg
       (.C(ACLK),
        .CE(\<const1> ),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(p_6_out_1));
LUT6 #(
    .INIT(64'hB0B0B0000000B000)) 
     \gc0.count_d1[8]_i_1 
       (.I0(O1),
        .I1(curr_fwft_state),
        .I2(stage1_valid),
        .I3(stage1_eop_reg),
        .I4(tmp_ram_rd_en_reg),
        .I5(DOADO),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair60" *) 
   LUT4 #(
    .INIT(16'h80BF)) 
     \gc0.count_d1[8]_i_1__0 
       (.I0(\n_0_gc0.count_d1[8]_i_2 ),
        .I1(curr_fwft_state),
        .I2(stage1_valid),
        .I3(p_8_out),
        .O(p_5_out));
LUT6 #(
    .INIT(64'h0000000000001151)) 
     \gc0.count_d1[8]_i_2 
       (.I0(pkt_ready_to_read),
        .I1(I1),
        .I2(I6),
        .I3(I2),
        .I4(p_8_out),
        .I5(p_6_out_1),
        .O(\n_0_gc0.count_d1[8]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair59" *) 
   LUT4 #(
    .INIT(16'h00B0)) 
     \goreg_bm.dout_i[38]_i_1 
       (.I0(O1),
        .I1(curr_fwft_state),
        .I2(stage1_valid),
        .I3(Q[0]),
        .O(E));
LUT5 #(
    .INIT(32'hFFFFABBB)) 
     \gprege2.empty_d1_i_1 
       (.I0(I4),
        .I1(eop_at_stage2),
        .I2(p_3_out),
        .I3(stage1_valid),
        .I4(p_6_out_1),
        .O(pkt_ready_to_read));
(* SOFT_HLUTNM = "soft_lutpair58" *) 
   LUT4 #(
    .INIT(16'hEFAA)) 
     \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(stage1_valid),
        .I1(p_6_out_1),
        .I2(I3),
        .I3(curr_fwft_state),
        .O(next_fwft_state[0]));
(* SOFT_HLUTNM = "soft_lutpair58" *) 
   LUT5 #(
    .INIT(32'hB000FFFF)) 
     \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(p_6_out_1),
        .I1(I3),
        .I2(curr_fwft_state),
        .I3(stage1_valid),
        .I4(p_8_out),
        .O(next_fwft_state[1]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gpregsm1.curr_fwft_state_reg[0] 
       (.C(ACLK),
        .CE(\<const1> ),
        .CLR(Q[1]),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gpregsm1.curr_fwft_state_reg[1] 
       (.C(ACLK),
        .CE(\<const1> ),
        .CLR(Q[1]),
        .D(next_fwft_state[1]),
        .Q(stage1_valid));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gpregsm1.user_valid_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .CLR(Q[1]),
        .D(next_fwft_state[0]),
        .Q(p_3_out));
LUT6 #(
    .INIT(64'hEFFFEFFFFFFFEFFF)) 
     \grss.ram_pkt_empty_d1_i_3 
       (.I0(wr_eop),
        .I1(p_12_out),
        .I2(p_0_in_0),
        .I3(stage1_valid),
        .I4(curr_fwft_state),
        .I5(O1),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair60" *) 
   LUT3 #(
    .INIT(8'hA2)) 
     \pkt_gr1.eop_at_stage2_i_2 
       (.I0(stage1_valid),
        .I1(curr_fwft_state),
        .I2(O1),
        .O(p_6_out));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module axis_intercon_421rd_fwft_65
   (O3,
    O1,
    O4,
    p_5_out,
    pkt_ready_to_read,
    E,
    O2,
    p_6_out,
    ACLK,
    Q,
    wr_eop,
    p_12_out,
    p_0_in_0,
    p_8_out,
    I1,
    I6,
    I2,
    stage1_eop_reg,
    tmp_ram_rd_en_reg,
    DOADO,
    I3,
    I4,
    eop_at_stage2);
  output O3;
  output O1;
  output O4;
  output p_5_out;
  output pkt_ready_to_read;
  output [0:0]E;
  output [0:0]O2;
  output p_6_out;
  input ACLK;
  input [1:0]Q;
  input wr_eop;
  input p_12_out;
  input p_0_in_0;
  input p_8_out;
  input I1;
  input I6;
  input I2;
  input stage1_eop_reg;
  input tmp_ram_rd_en_reg;
  input [0:0]DOADO;
  input I3;
  input I4;
  input eop_at_stage2;

  wire \<const1> ;
  wire ACLK;
  wire [0:0]DOADO;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I6;
  wire O1;
  wire [0:0]O2;
  wire O3;
  wire O4;
  wire [1:0]Q;
  wire [0:0]curr_fwft_state;
  wire empty_fwft_fb;
  wire empty_fwft_i0;
  wire eop_at_stage2;
  wire \n_0_gc0.count_d1[8]_i_2__0 ;
  wire [1:0]next_fwft_state;
  wire p_0_in_0;
  wire p_12_out;
  wire p_3_out;
  wire p_5_out;
  wire p_6_out;
  wire p_6_out_1;
  wire p_8_out;
  wire pkt_ready_to_read;
  wire stage1_eop_reg;
  wire stage1_valid;
  wire tmp_ram_rd_en_reg;
  wire wr_eop;

LUT2 #(
    .INIT(4'h2)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_1__0 
       (.I0(p_5_out),
        .I1(p_8_out),
        .O(O4));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair39" *) 
   LUT4 #(
    .INIT(16'hBA22)) 
     empty_fwft_fb_i_1__1
       (.I0(empty_fwft_fb),
        .I1(stage1_valid),
        .I2(O1),
        .I3(curr_fwft_state),
        .O(empty_fwft_i0));
LUT5 #(
    .INIT(32'h00001151)) 
     empty_fwft_fb_i_2__0
       (.I0(pkt_ready_to_read),
        .I1(I1),
        .I2(I6),
        .I3(I2),
        .I4(p_6_out_1),
        .O(O1));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     empty_fwft_fb_reg
       (.C(ACLK),
        .CE(\<const1> ),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_fb));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     empty_fwft_i_reg
       (.C(ACLK),
        .CE(\<const1> ),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(p_6_out_1));
LUT6 #(
    .INIT(64'hB0B0B0000000B000)) 
     \gc0.count_d1[8]_i_1__1 
       (.I0(O1),
        .I1(curr_fwft_state),
        .I2(stage1_valid),
        .I3(stage1_eop_reg),
        .I4(tmp_ram_rd_en_reg),
        .I5(DOADO),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair40" *) 
   LUT4 #(
    .INIT(16'h80BF)) 
     \gc0.count_d1[8]_i_1__2 
       (.I0(\n_0_gc0.count_d1[8]_i_2__0 ),
        .I1(curr_fwft_state),
        .I2(stage1_valid),
        .I3(p_8_out),
        .O(p_5_out));
LUT6 #(
    .INIT(64'h0000000000001151)) 
     \gc0.count_d1[8]_i_2__0 
       (.I0(pkt_ready_to_read),
        .I1(I1),
        .I2(I6),
        .I3(I2),
        .I4(p_8_out),
        .I5(p_6_out_1),
        .O(\n_0_gc0.count_d1[8]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair39" *) 
   LUT4 #(
    .INIT(16'h00B0)) 
     \goreg_bm.dout_i[38]_i_1__0 
       (.I0(O1),
        .I1(curr_fwft_state),
        .I2(stage1_valid),
        .I3(Q[0]),
        .O(E));
LUT5 #(
    .INIT(32'hFFFFABBB)) 
     \gprege2.empty_d1_i_1__0 
       (.I0(I4),
        .I1(eop_at_stage2),
        .I2(p_3_out),
        .I3(stage1_valid),
        .I4(p_6_out_1),
        .O(pkt_ready_to_read));
(* SOFT_HLUTNM = "soft_lutpair38" *) 
   LUT4 #(
    .INIT(16'hEFAA)) 
     \gpregsm1.curr_fwft_state[0]_i_1__0 
       (.I0(stage1_valid),
        .I1(p_6_out_1),
        .I2(I3),
        .I3(curr_fwft_state),
        .O(next_fwft_state[0]));
(* SOFT_HLUTNM = "soft_lutpair38" *) 
   LUT5 #(
    .INIT(32'hB000FFFF)) 
     \gpregsm1.curr_fwft_state[1]_i_1__0 
       (.I0(p_6_out_1),
        .I1(I3),
        .I2(curr_fwft_state),
        .I3(stage1_valid),
        .I4(p_8_out),
        .O(next_fwft_state[1]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gpregsm1.curr_fwft_state_reg[0] 
       (.C(ACLK),
        .CE(\<const1> ),
        .CLR(Q[1]),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gpregsm1.curr_fwft_state_reg[1] 
       (.C(ACLK),
        .CE(\<const1> ),
        .CLR(Q[1]),
        .D(next_fwft_state[1]),
        .Q(stage1_valid));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gpregsm1.user_valid_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .CLR(Q[1]),
        .D(next_fwft_state[0]),
        .Q(p_3_out));
LUT6 #(
    .INIT(64'hEFFFEFFFFFFFEFFF)) 
     \grss.ram_pkt_empty_d1_i_3__0 
       (.I0(wr_eop),
        .I1(p_12_out),
        .I2(p_0_in_0),
        .I3(stage1_valid),
        .I4(curr_fwft_state),
        .I5(O1),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair40" *) 
   LUT3 #(
    .INIT(8'hA2)) 
     \pkt_gr1.eop_at_stage2_i_2__0 
       (.I0(stage1_valid),
        .I1(curr_fwft_state),
        .I2(O1),
        .O(p_6_out));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module axis_intercon_421rd_fwft_95
   (O3,
    O1,
    O4,
    p_5_out,
    pkt_ready_to_read,
    E,
    O2,
    p_6_out,
    ACLK,
    Q,
    wr_eop,
    p_12_out,
    p_0_in_0,
    p_8_out,
    I1,
    I6,
    I2,
    stage1_eop_reg,
    tmp_ram_rd_en_reg,
    DOADO,
    I3,
    I4,
    eop_at_stage2);
  output O3;
  output O1;
  output O4;
  output p_5_out;
  output pkt_ready_to_read;
  output [0:0]E;
  output [0:0]O2;
  output p_6_out;
  input ACLK;
  input [1:0]Q;
  input wr_eop;
  input p_12_out;
  input p_0_in_0;
  input p_8_out;
  input I1;
  input I6;
  input I2;
  input stage1_eop_reg;
  input tmp_ram_rd_en_reg;
  input [0:0]DOADO;
  input I3;
  input I4;
  input eop_at_stage2;

  wire \<const1> ;
  wire ACLK;
  wire [0:0]DOADO;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I6;
  wire O1;
  wire [0:0]O2;
  wire O3;
  wire O4;
  wire [1:0]Q;
  wire [0:0]curr_fwft_state;
  wire empty_fwft_fb;
  wire empty_fwft_i0;
  wire eop_at_stage2;
  wire \n_0_gc0.count_d1[8]_i_2__1 ;
  wire [1:0]next_fwft_state;
  wire p_0_in_0;
  wire p_12_out;
  wire p_3_out;
  wire p_5_out;
  wire p_6_out;
  wire p_6_out_1;
  wire p_8_out;
  wire pkt_ready_to_read;
  wire stage1_eop_reg;
  wire stage1_valid;
  wire tmp_ram_rd_en_reg;
  wire wr_eop;

LUT2 #(
    .INIT(4'h2)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_1__1 
       (.I0(p_5_out),
        .I1(p_8_out),
        .O(O4));
VCC VCC
       (.P(\<const1> ));
(* SOFT_HLUTNM = "soft_lutpair20" *) 
   LUT4 #(
    .INIT(16'hBA22)) 
     empty_fwft_fb_i_1__2
       (.I0(empty_fwft_fb),
        .I1(stage1_valid),
        .I2(O1),
        .I3(curr_fwft_state),
        .O(empty_fwft_i0));
LUT5 #(
    .INIT(32'h00001151)) 
     empty_fwft_fb_i_2__1
       (.I0(pkt_ready_to_read),
        .I1(I1),
        .I2(I6),
        .I3(I2),
        .I4(p_6_out_1),
        .O(O1));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     empty_fwft_fb_reg
       (.C(ACLK),
        .CE(\<const1> ),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_fb));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     empty_fwft_i_reg
       (.C(ACLK),
        .CE(\<const1> ),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(p_6_out_1));
LUT6 #(
    .INIT(64'hB0B0B0000000B000)) 
     \gc0.count_d1[8]_i_1__3 
       (.I0(O1),
        .I1(curr_fwft_state),
        .I2(stage1_valid),
        .I3(stage1_eop_reg),
        .I4(tmp_ram_rd_en_reg),
        .I5(DOADO),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair21" *) 
   LUT4 #(
    .INIT(16'h80BF)) 
     \gc0.count_d1[8]_i_1__4 
       (.I0(\n_0_gc0.count_d1[8]_i_2__1 ),
        .I1(curr_fwft_state),
        .I2(stage1_valid),
        .I3(p_8_out),
        .O(p_5_out));
LUT6 #(
    .INIT(64'h0000000000001151)) 
     \gc0.count_d1[8]_i_2__1 
       (.I0(pkt_ready_to_read),
        .I1(I1),
        .I2(I6),
        .I3(I2),
        .I4(p_8_out),
        .I5(p_6_out_1),
        .O(\n_0_gc0.count_d1[8]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair20" *) 
   LUT4 #(
    .INIT(16'h00B0)) 
     \goreg_bm.dout_i[38]_i_1__1 
       (.I0(O1),
        .I1(curr_fwft_state),
        .I2(stage1_valid),
        .I3(Q[0]),
        .O(E));
LUT5 #(
    .INIT(32'hFFFFABBB)) 
     \gprege2.empty_d1_i_1__1 
       (.I0(I4),
        .I1(eop_at_stage2),
        .I2(p_3_out),
        .I3(stage1_valid),
        .I4(p_6_out_1),
        .O(pkt_ready_to_read));
(* SOFT_HLUTNM = "soft_lutpair19" *) 
   LUT4 #(
    .INIT(16'hEFAA)) 
     \gpregsm1.curr_fwft_state[0]_i_1__1 
       (.I0(stage1_valid),
        .I1(p_6_out_1),
        .I2(I3),
        .I3(curr_fwft_state),
        .O(next_fwft_state[0]));
(* SOFT_HLUTNM = "soft_lutpair19" *) 
   LUT5 #(
    .INIT(32'hB000FFFF)) 
     \gpregsm1.curr_fwft_state[1]_i_1__1 
       (.I0(p_6_out_1),
        .I1(I3),
        .I2(curr_fwft_state),
        .I3(stage1_valid),
        .I4(p_8_out),
        .O(next_fwft_state[1]));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gpregsm1.curr_fwft_state_reg[0] 
       (.C(ACLK),
        .CE(\<const1> ),
        .CLR(Q[1]),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gpregsm1.curr_fwft_state_reg[1] 
       (.C(ACLK),
        .CE(\<const1> ),
        .CLR(Q[1]),
        .D(next_fwft_state[1]),
        .Q(stage1_valid));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gpregsm1.user_valid_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .CLR(Q[1]),
        .D(next_fwft_state[0]),
        .Q(p_3_out));
LUT6 #(
    .INIT(64'hEFFFEFFFFFFFEFFF)) 
     \grss.ram_pkt_empty_d1_i_3__1 
       (.I0(wr_eop),
        .I1(p_12_out),
        .I2(p_0_in_0),
        .I3(stage1_valid),
        .I4(curr_fwft_state),
        .I5(O1),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair21" *) 
   LUT3 #(
    .INIT(8'hA2)) 
     \pkt_gr1.eop_at_stage2_i_2__1 
       (.I0(stage1_valid),
        .I1(curr_fwft_state),
        .I2(O1),
        .O(p_6_out));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module axis_intercon_421rd_fwft__parameterized0
   (O1,
    O2,
    D,
    O7,
    O8,
    M00_AXIS_TVALID,
    O12,
    M00_AXIS_ACLK,
    Q,
    pkt_ready_to_read,
    M00_AXIS_TREADY,
    I8,
    I9,
    DI,
    S,
    I10,
    I11,
    p_12_out,
    I12,
    DIADI,
    partial_packet);
  output O1;
  output O2;
  output [9:0]D;
  output [0:0]O7;
  output [0:0]O8;
  output M00_AXIS_TVALID;
  output O12;
  input M00_AXIS_ACLK;
  input [0:0]Q;
  input pkt_ready_to_read;
  input M00_AXIS_TREADY;
  input I8;
  input [7:0]I9;
  input [1:0]DI;
  input [1:0]S;
  input [3:0]I10;
  input [1:0]I11;
  input p_12_out;
  input I12;
  input [0:0]DIADI;
  input partial_packet;

  wire \<const0> ;
  wire \<const1> ;
  wire [9:0]D;
  wire [1:0]DI;
  wire [0:0]DIADI;
  wire [3:0]I10;
  wire [1:0]I11;
  wire I12;
  wire I8;
  wire [7:0]I9;
  wire M00_AXIS_ACLK;
  wire M00_AXIS_TREADY;
  wire M00_AXIS_TVALID;
  wire O1;
  wire O12;
  wire O2;
  wire [0:0]O7;
  wire [0:0]O8;
  wire [0:0]Q;
  wire [1:0]S;
  wire empty_d1;
  wire empty_fwft_fb;
  wire empty_fwft_i0;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_5__3 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_6__3 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__3 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__3 ;
  wire \n_0_gpregsm2.curr_fwft_state[1]_i_1__3 ;
  wire \n_1_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__3 ;
  wire \n_1_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__3 ;
  wire \n_2_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__3 ;
  wire \n_2_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__3 ;
  wire \n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__3 ;
  wire \n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__3 ;
  wire \n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__3 ;
  wire p_12_out;
  wire partial_packet;
  wire pkt_ready_to_read;
  wire [3:1]\NLW_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__3_CO_UNCONNECTED ;
  wire [3:2]\NLW_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__3_O_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     M00_AXIS_TVALID_INST_0
       (.I0(O2),
        .O(M00_AXIS_TVALID));
VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h4F404F4000000F00)) 
     empty_fwft_fb_i_1__5
       (.I0(O2),
        .I1(M00_AXIS_TREADY),
        .I2(O1),
        .I3(empty_fwft_fb),
        .I4(empty_d1),
        .I5(pkt_ready_to_read),
        .O(empty_fwft_i0));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     empty_fwft_fb_reg
       (.C(M00_AXIS_ACLK),
        .CE(\<const1> ),
        .D(empty_fwft_i0),
        .PRE(Q),
        .Q(empty_fwft_fb));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     empty_fwft_i_reg
       (.C(M00_AXIS_ACLK),
        .CE(\<const1> ),
        .D(empty_fwft_i0),
        .PRE(Q),
        .Q(O2));
LUT4 #(
    .INIT(16'h8A75)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_5__3 
       (.I0(I8),
        .I1(O2),
        .I2(M00_AXIS_TREADY),
        .I3(I9[2]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_5__3 ));
LUT4 #(
    .INIT(16'h8A75)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_6__3 
       (.I0(I8),
        .I1(O2),
        .I2(M00_AXIS_TREADY),
        .I3(I9[1]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_6__3 ));
CARRY4 \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__3 
       (.CI(\<const0> ),
        .CO({\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__3 ,\n_1_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__3 ,\n_2_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__3 ,\n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__3 }),
        .CYINIT(\<const0> ),
        .DI({I9[2],DI,I9[0]}),
        .O(D[3:0]),
        .S({S[1],\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_5__3 ,\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_6__3 ,S[0]}));
CARRY4 \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__3 
       (.CI(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__3 ),
        .CO({\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__3 ,\n_1_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__3 ,\n_2_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__3 ,\n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__3 }),
        .CYINIT(\<const0> ),
        .DI(I9[6:3]),
        .O(D[7:4]),
        .S(I10));
CARRY4 \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__3 
       (.CI(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__3 ),
        .CO({\NLW_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__3_CO_UNCONNECTED [3:1],\n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__3 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,I9[7]}),
        .O({\NLW_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__3_O_UNCONNECTED [3:2],D[9:8]}),
        .S({\<const0> ,\<const0> ,I11}));
(* SOFT_HLUTNM = "soft_lutpair81" *) 
   LUT5 #(
    .INIT(32'h0000F080)) 
     \gcc0.gc0.count_d1[8]_i_1 
       (.I0(O2),
        .I1(p_12_out),
        .I2(I12),
        .I3(DIADI),
        .I4(partial_packet),
        .O(O7));
(* SOFT_HLUTNM = "soft_lutpair82" *) 
   LUT5 #(
    .INIT(32'h00004F40)) 
     \gpkt_fifo.dout_i[38]_i_1__3 
       (.I0(O2),
        .I1(M00_AXIS_TREADY),
        .I2(O1),
        .I3(empty_d1),
        .I4(pkt_ready_to_read),
        .O(O8));
(* SOFT_HLUTNM = "soft_lutpair81" *) 
   LUT5 #(
    .INIT(32'h0F08FF00)) 
     \gpkt_fifo.gdummy_wr_eop.partial_packet_i_1__3 
       (.I0(O2),
        .I1(p_12_out),
        .I2(DIADI),
        .I3(partial_packet),
        .I4(I12),
        .O(O12));
FDPE #(
    .INIT(1'b1)) 
     \gprege2.empty_d1_reg 
       (.C(M00_AXIS_ACLK),
        .CE(\<const1> ),
        .D(pkt_ready_to_read),
        .PRE(Q),
        .Q(empty_d1));
(* SOFT_HLUTNM = "soft_lutpair82" *) 
   LUT4 #(
    .INIT(16'hDD5D)) 
     \gpregsm2.curr_fwft_state[1]_i_1__3 
       (.I0(pkt_ready_to_read),
        .I1(O1),
        .I2(M00_AXIS_TREADY),
        .I3(O2),
        .O(\n_0_gpregsm2.curr_fwft_state[1]_i_1__3 ));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gpregsm2.curr_fwft_state_reg[1] 
       (.C(M00_AXIS_ACLK),
        .CE(\<const1> ),
        .CLR(Q),
        .D(\n_0_gpregsm2.curr_fwft_state[1]_i_1__3 ),
        .Q(O1));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module axis_intercon_421rd_fwft__parameterized0_126
   (O1,
    O2,
    O3,
    O9,
    ACLK,
    Q,
    pkt_ready_to_read,
    I6);
  output O1;
  output O2;
  output O3;
  output [0:0]O9;
  input ACLK;
  input [0:0]Q;
  input pkt_ready_to_read;
  input I6;

  wire \<const1> ;
  wire ACLK;
  wire I6;
  wire O1;
  wire O2;
  wire O3;
  wire [0:0]O9;
  wire [0:0]Q;
  wire empty_d1;
  wire empty_fwft_fb;
  wire empty_fwft_i0;
  wire \n_0_gpregsm2.curr_fwft_state[1]_i_1__2 ;
  wire pkt_ready_to_read;

VCC VCC
       (.P(\<const1> ));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     empty_fwft_fb_reg
       (.C(ACLK),
        .CE(\<const1> ),
        .D(empty_fwft_i0),
        .PRE(Q),
        .Q(empty_fwft_fb));
LUT6 #(
    .INIT(64'h4F404F4000000F00)) 
     empty_fwft_i_i_1__1
       (.I0(O1),
        .I1(I6),
        .I2(O2),
        .I3(empty_fwft_fb),
        .I4(empty_d1),
        .I5(pkt_ready_to_read),
        .O(empty_fwft_i0));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     empty_fwft_i_reg
       (.C(ACLK),
        .CE(\<const1> ),
        .D(empty_fwft_i0),
        .PRE(Q),
        .Q(O1));
(* SOFT_HLUTNM = "soft_lutpair3" *) 
   LUT5 #(
    .INIT(32'h00004F40)) 
     \gpkt_fifo.dout_i[38]_i_1__2 
       (.I0(O1),
        .I1(I6),
        .I2(O2),
        .I3(empty_d1),
        .I4(pkt_ready_to_read),
        .O(O9));
FDPE #(
    .INIT(1'b1)) 
     \gprege2.empty_d1_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(pkt_ready_to_read),
        .PRE(Q),
        .Q(empty_d1));
LUT4 #(
    .INIT(16'h004F)) 
     \gpregsm1.curr_fwft_state[1]_i_2__2 
       (.I0(O1),
        .I1(I6),
        .I2(O2),
        .I3(pkt_ready_to_read),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair3" *) 
   LUT4 #(
    .INIT(16'hDD5D)) 
     \gpregsm2.curr_fwft_state[1]_i_1__2 
       (.I0(pkt_ready_to_read),
        .I1(O2),
        .I2(I6),
        .I3(O1),
        .O(\n_0_gpregsm2.curr_fwft_state[1]_i_1__2 ));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gpregsm2.curr_fwft_state_reg[1] 
       (.C(ACLK),
        .CE(\<const1> ),
        .CLR(Q),
        .D(\n_0_gpregsm2.curr_fwft_state[1]_i_1__2 ),
        .Q(O2));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module axis_intercon_421rd_fwft__parameterized0_35
   (O1,
    O2,
    O3,
    O9,
    ACLK,
    Q,
    pkt_ready_to_read,
    I6);
  output O1;
  output O2;
  output O3;
  output [0:0]O9;
  input ACLK;
  input [0:0]Q;
  input pkt_ready_to_read;
  input I6;

  wire \<const1> ;
  wire ACLK;
  wire I6;
  wire O1;
  wire O2;
  wire O3;
  wire [0:0]O9;
  wire [0:0]Q;
  wire empty_d1;
  wire empty_fwft_fb;
  wire empty_fwft_i0;
  wire \n_0_gpregsm2.curr_fwft_state[1]_i_1 ;
  wire pkt_ready_to_read;

VCC VCC
       (.P(\<const1> ));
LUT6 #(
    .INIT(64'h4F404F4000000F00)) 
     empty_fwft_fb_i_1__0
       (.I0(O2),
        .I1(I6),
        .I2(O1),
        .I3(empty_fwft_fb),
        .I4(empty_d1),
        .I5(pkt_ready_to_read),
        .O(empty_fwft_i0));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     empty_fwft_fb_reg
       (.C(ACLK),
        .CE(\<const1> ),
        .D(empty_fwft_i0),
        .PRE(Q),
        .Q(empty_fwft_fb));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     empty_fwft_i_reg
       (.C(ACLK),
        .CE(\<const1> ),
        .D(empty_fwft_i0),
        .PRE(Q),
        .Q(O2));
(* SOFT_HLUTNM = "soft_lutpair57" *) 
   LUT5 #(
    .INIT(32'h00004F40)) 
     \gpkt_fifo.dout_i[38]_i_1 
       (.I0(O2),
        .I1(I6),
        .I2(O1),
        .I3(empty_d1),
        .I4(pkt_ready_to_read),
        .O(O9));
FDPE #(
    .INIT(1'b1)) 
     \gprege2.empty_d1_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(pkt_ready_to_read),
        .PRE(Q),
        .Q(empty_d1));
LUT4 #(
    .INIT(16'h004F)) 
     \gpregsm1.curr_fwft_state[1]_i_2 
       (.I0(O2),
        .I1(I6),
        .I2(O1),
        .I3(pkt_ready_to_read),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair57" *) 
   LUT4 #(
    .INIT(16'hDD5D)) 
     \gpregsm2.curr_fwft_state[1]_i_1 
       (.I0(pkt_ready_to_read),
        .I1(O1),
        .I2(I6),
        .I3(O2),
        .O(\n_0_gpregsm2.curr_fwft_state[1]_i_1 ));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gpregsm2.curr_fwft_state_reg[1] 
       (.C(ACLK),
        .CE(\<const1> ),
        .CLR(Q),
        .D(\n_0_gpregsm2.curr_fwft_state[1]_i_1 ),
        .Q(O1));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module axis_intercon_421rd_fwft__parameterized0_66
   (O1,
    O2,
    O3,
    O9,
    ACLK,
    Q,
    pkt_ready_to_read,
    I6);
  output O1;
  output O2;
  output O3;
  output [0:0]O9;
  input ACLK;
  input [0:0]Q;
  input pkt_ready_to_read;
  input I6;

  wire \<const1> ;
  wire ACLK;
  wire I6;
  wire O1;
  wire O2;
  wire O3;
  wire [0:0]O9;
  wire [0:0]Q;
  wire empty_d1;
  wire empty_fwft_fb;
  wire empty_fwft_i0;
  wire \n_0_gpregsm2.curr_fwft_state[1]_i_1__0 ;
  wire pkt_ready_to_read;

VCC VCC
       (.P(\<const1> ));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     empty_fwft_fb_reg
       (.C(ACLK),
        .CE(\<const1> ),
        .D(empty_fwft_i0),
        .PRE(Q),
        .Q(empty_fwft_fb));
LUT6 #(
    .INIT(64'h4F404F4000000F00)) 
     empty_fwft_i_i_1
       (.I0(O1),
        .I1(I6),
        .I2(O2),
        .I3(empty_fwft_fb),
        .I4(empty_d1),
        .I5(pkt_ready_to_read),
        .O(empty_fwft_i0));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     empty_fwft_i_reg
       (.C(ACLK),
        .CE(\<const1> ),
        .D(empty_fwft_i0),
        .PRE(Q),
        .Q(O1));
(* SOFT_HLUTNM = "soft_lutpair41" *) 
   LUT5 #(
    .INIT(32'h00004F40)) 
     \gpkt_fifo.dout_i[38]_i_1__0 
       (.I0(O1),
        .I1(I6),
        .I2(O2),
        .I3(empty_d1),
        .I4(pkt_ready_to_read),
        .O(O9));
FDPE #(
    .INIT(1'b1)) 
     \gprege2.empty_d1_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(pkt_ready_to_read),
        .PRE(Q),
        .Q(empty_d1));
LUT4 #(
    .INIT(16'h004F)) 
     \gpregsm1.curr_fwft_state[1]_i_2__0 
       (.I0(O1),
        .I1(I6),
        .I2(O2),
        .I3(pkt_ready_to_read),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair41" *) 
   LUT4 #(
    .INIT(16'hDD5D)) 
     \gpregsm2.curr_fwft_state[1]_i_1__0 
       (.I0(pkt_ready_to_read),
        .I1(O2),
        .I2(I6),
        .I3(O1),
        .O(\n_0_gpregsm2.curr_fwft_state[1]_i_1__0 ));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gpregsm2.curr_fwft_state_reg[1] 
       (.C(ACLK),
        .CE(\<const1> ),
        .CLR(Q),
        .D(\n_0_gpregsm2.curr_fwft_state[1]_i_1__0 ),
        .Q(O2));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module axis_intercon_421rd_fwft__parameterized0_96
   (O1,
    O2,
    O3,
    O9,
    ACLK,
    Q,
    pkt_ready_to_read,
    I6);
  output O1;
  output O2;
  output O3;
  output [0:0]O9;
  input ACLK;
  input [0:0]Q;
  input pkt_ready_to_read;
  input I6;

  wire \<const1> ;
  wire ACLK;
  wire I6;
  wire O1;
  wire O2;
  wire O3;
  wire [0:0]O9;
  wire [0:0]Q;
  wire empty_d1;
  wire empty_fwft_fb;
  wire empty_fwft_i0;
  wire \n_0_gpregsm2.curr_fwft_state[1]_i_1__1 ;
  wire pkt_ready_to_read;

VCC VCC
       (.P(\<const1> ));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     empty_fwft_fb_reg
       (.C(ACLK),
        .CE(\<const1> ),
        .D(empty_fwft_i0),
        .PRE(Q),
        .Q(empty_fwft_fb));
LUT6 #(
    .INIT(64'h4F404F4000000F00)) 
     empty_fwft_i_i_1__0
       (.I0(O1),
        .I1(I6),
        .I2(O2),
        .I3(empty_fwft_fb),
        .I4(empty_d1),
        .I5(pkt_ready_to_read),
        .O(empty_fwft_i0));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     empty_fwft_i_reg
       (.C(ACLK),
        .CE(\<const1> ),
        .D(empty_fwft_i0),
        .PRE(Q),
        .Q(O1));
(* SOFT_HLUTNM = "soft_lutpair22" *) 
   LUT5 #(
    .INIT(32'h00004F40)) 
     \gpkt_fifo.dout_i[38]_i_1__1 
       (.I0(O1),
        .I1(I6),
        .I2(O2),
        .I3(empty_d1),
        .I4(pkt_ready_to_read),
        .O(O9));
FDPE #(
    .INIT(1'b1)) 
     \gprege2.empty_d1_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(pkt_ready_to_read),
        .PRE(Q),
        .Q(empty_d1));
LUT4 #(
    .INIT(16'h004F)) 
     \gpregsm1.curr_fwft_state[1]_i_2__1 
       (.I0(O1),
        .I1(I6),
        .I2(O2),
        .I3(pkt_ready_to_read),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair22" *) 
   LUT4 #(
    .INIT(16'hDD5D)) 
     \gpregsm2.curr_fwft_state[1]_i_1__1 
       (.I0(pkt_ready_to_read),
        .I1(O2),
        .I2(I6),
        .I3(O1),
        .O(\n_0_gpregsm2.curr_fwft_state[1]_i_1__1 ));
(* equivalent_register_removal = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gpregsm2.curr_fwft_state_reg[1] 
       (.C(ACLK),
        .CE(\<const1> ),
        .CLR(Q),
        .D(\n_0_gpregsm2.curr_fwft_state[1]_i_1__1 ),
        .Q(O2));
endmodule

module axis_intercon_421rd_logic_pkt_fifo
   (O1,
    eop_at_stage2,
    O2,
    E,
    O3,
    O4,
    O5,
    O6,
    D,
    ram_full_comb,
    p_2_out_0,
    O7,
    p_6_out,
    O8,
    M00_AXIS_TVALID,
    O9,
    O10,
    O11,
    O12,
    I1,
    I2,
    v1_reg,
    I3,
    M00_AXIS_ACLK,
    Q,
    I4,
    M00_AXIS_TREADY,
    I5,
    I6,
    I7,
    I8,
    I9,
    DI,
    S,
    I10,
    I11,
    comp1,
    I12,
    p_2_out,
    comp0,
    rst_full_gen_i,
    p_0_in,
    p_12_out,
    DIADI,
    partial_packet,
    stage1_eop_reg,
    tmp_ram_rd_en_reg,
    DOADO,
    I13,
    I14,
    stage1_eop_i);
  output O1;
  output eop_at_stage2;
  output O2;
  output [0:0]E;
  output [8:0]O3;
  output O4;
  output O5;
  output O6;
  output [9:0]D;
  output ram_full_comb;
  output p_2_out_0;
  output [0:0]O7;
  output p_6_out;
  output [0:0]O8;
  output M00_AXIS_TVALID;
  output [7:0]O9;
  output [7:0]O10;
  output [7:0]O11;
  output O12;
  input [3:0]I1;
  input [3:0]I2;
  input [3:0]v1_reg;
  input [3:0]I3;
  input M00_AXIS_ACLK;
  input [1:0]Q;
  input I4;
  input M00_AXIS_TREADY;
  input [0:0]I5;
  input [0:0]I6;
  input [0:0]I7;
  input I8;
  input [7:0]I9;
  input [1:0]DI;
  input [1:0]S;
  input [3:0]I10;
  input [1:0]I11;
  input comp1;
  input I12;
  input p_2_out;
  input comp0;
  input rst_full_gen_i;
  input p_0_in;
  input p_12_out;
  input [0:0]DIADI;
  input partial_packet;
  input stage1_eop_reg;
  input tmp_ram_rd_en_reg;
  input [0:0]DOADO;
  input [0:0]I13;
  input I14;
  input stage1_eop_i;

  wire \<const1> ;
  wire [9:0]D;
  wire [1:0]DI;
  wire [0:0]DIADI;
  wire [0:0]DOADO;
  wire [0:0]E;
  wire [3:0]I1;
  wire [3:0]I10;
  wire [1:0]I11;
  wire I12;
  wire [0:0]I13;
  wire I14;
  wire [3:0]I2;
  wire [3:0]I3;
  wire I4;
  wire [0:0]I5;
  wire [0:0]I6;
  wire [0:0]I7;
  wire I8;
  wire [7:0]I9;
  wire M00_AXIS_ACLK;
  wire M00_AXIS_TREADY;
  wire M00_AXIS_TVALID;
  wire O1;
  wire [7:0]O10;
  wire [7:0]O11;
  wire O12;
  wire O2;
  wire [8:0]O3;
  wire O4;
  wire O5;
  wire O6;
  wire [0:0]O7;
  wire [0:0]O8;
  wire [7:0]O9;
  wire [1:0]Q;
  wire [1:0]S;
  wire comp0;
  wire comp0_1;
  wire comp1;
  wire comp1_0;
  wire eop_at_stage2;
  wire \n_0_grss.ram_pkt_empty_d1_reg ;
  wire \n_0_grss.ram_pkt_empty_reg ;
  wire \n_0_pkt_gr1.pkt_fwft ;
  wire n_0_rd_pkt_pntr;
  wire \n_10_grss_pkt_cnt.rd_pkt_cnt ;
  wire \n_11_grss_pkt_cnt.rd_pkt_cnt ;
  wire n_15_rd_pkt_pntr;
  wire \n_2_pkt_gr1.rfwft ;
  wire \n_3_pkt_gr1.rfwft ;
  wire p_0_in;
  wire p_0_in_0;
  wire p_12_out;
  wire p_1_in;
  wire p_2_out;
  wire p_2_out_0;
  wire p_5_out;
  wire p_6_out;
  wire p_8_out;
  wire partial_packet;
  wire pkt_ready_to_read;
  wire ram_full_comb;
  wire ram_rd_en_compare14_out;
  wire rst_full_gen_i;
  wire stage1_eop_i;
  wire stage1_eop_reg;
  wire tmp_ram_rd_en_reg;
  wire [3:0]v1_reg;
  wire [4:4]v1_reg_2;
  wire [4:4]v1_reg_3;
  wire [4:4]v1_reg_4;

VCC VCC
       (.P(\<const1> ));
axis_intercon_421compare_5 c1
       (.I1(I1),
        .p_1_in(p_1_in),
        .v1_reg(v1_reg_4));
axis_intercon_421compare_6 c2
       (.I2(I2),
        .p_0_in_0(p_0_in_0),
        .v1_reg(v1_reg_3));
FDPE #(
    .INIT(1'b0)) 
     \grss.ram_pkt_empty_d1_reg 
       (.C(M00_AXIS_ACLK),
        .CE(\<const1> ),
        .D(\n_11_grss_pkt_cnt.rd_pkt_cnt ),
        .PRE(Q[1]),
        .Q(\n_0_grss.ram_pkt_empty_d1_reg ));
FDPE #(
    .INIT(1'b0)) 
     \grss.ram_pkt_empty_reg 
       (.C(M00_AXIS_ACLK),
        .CE(\<const1> ),
        .D(\n_10_grss_pkt_cnt.rd_pkt_cnt ),
        .PRE(Q[1]),
        .Q(\n_0_grss.ram_pkt_empty_reg ));
axis_intercon_421rd_status_flags_ss \grss.rd_pntr_sts 
       (.I1(n_0_rd_pkt_pntr),
        .I2(n_15_rd_pkt_pntr),
        .I3(I3),
        .M00_AXIS_ACLK(M00_AXIS_ACLK),
        .Q(Q[1]),
        .comp0(comp0_1),
        .comp1(comp1_0),
        .p_8_out(p_8_out),
        .v1_reg(v1_reg),
        .v1_reg_0(v1_reg_2));
axis_intercon_421rd_bin_cntr_7 \grss_pkt_cnt.rd_pkt_cnt 
       (.DIADI(DIADI),
        .E(ram_rd_en_compare14_out),
        .I1(\n_3_pkt_gr1.rfwft ),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I2(\n_0_grss.ram_pkt_empty_d1_reg ),
        .I3(\n_0_grss.ram_pkt_empty_reg ),
        .I4(\n_2_pkt_gr1.rfwft ),
        .I5(Q[1]),
        .M00_AXIS_ACLK(M00_AXIS_ACLK),
        .O1(O1),
        .O11(O11),
        .O2(\n_10_grss_pkt_cnt.rd_pkt_cnt ),
        .O3(\n_11_grss_pkt_cnt.rd_pkt_cnt ),
        .Q(O10),
        .p_12_out(p_12_out),
        .p_1_in(p_1_in),
        .partial_packet(partial_packet),
        .stage1_eop_i(stage1_eop_i),
        .v1_reg(v1_reg_4),
        .v1_reg_0(v1_reg_3));
FDCE #(
    .INIT(1'b0)) 
     \pkt_gr1.eop_at_stage2_reg 
       (.C(M00_AXIS_ACLK),
        .CE(\<const1> ),
        .CLR(Q[1]),
        .D(I4),
        .Q(eop_at_stage2));
axis_intercon_421rd_fwft__parameterized0 \pkt_gr1.pkt_fwft 
       (.D(D),
        .DI(DI),
        .DIADI(DIADI),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I8(I8),
        .I9(I9),
        .M00_AXIS_ACLK(M00_AXIS_ACLK),
        .M00_AXIS_TREADY(M00_AXIS_TREADY),
        .M00_AXIS_TVALID(M00_AXIS_TVALID),
        .O1(\n_0_pkt_gr1.pkt_fwft ),
        .O12(O12),
        .O2(O1),
        .O7(O7),
        .O8(O8),
        .Q(Q[1]),
        .S(S),
        .p_12_out(p_12_out),
        .partial_packet(partial_packet),
        .pkt_ready_to_read(pkt_ready_to_read));
axis_intercon_421rd_fwft \pkt_gr1.rfwft 
       (.DOADO(DOADO),
        .E(E),
        .I1(\n_0_pkt_gr1.pkt_fwft ),
        .I2(O1),
        .I3(\n_0_grss.ram_pkt_empty_reg ),
        .M00_AXIS_ACLK(M00_AXIS_ACLK),
        .M00_AXIS_TREADY(M00_AXIS_TREADY),
        .O1(\n_2_pkt_gr1.rfwft ),
        .O2(O2),
        .O3(\n_3_pkt_gr1.rfwft ),
        .O4(ram_rd_en_compare14_out),
        .Q(Q),
        .eop_at_stage2(eop_at_stage2),
        .p_0_in_0(p_0_in_0),
        .p_5_out(p_5_out),
        .p_6_out(p_6_out),
        .p_8_out(p_8_out),
        .pkt_ready_to_read(pkt_ready_to_read),
        .stage1_eop_reg(stage1_eop_reg),
        .tmp_ram_rd_en_reg(tmp_ram_rd_en_reg));
axis_intercon_421rd_bin_cntr rd_pkt_pntr
       (.I1(Q[1]),
        .I12(I12),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .M00_AXIS_ACLK(M00_AXIS_ACLK),
        .O1(n_0_rd_pkt_pntr),
        .O2(n_15_rd_pkt_pntr),
        .O3(O9),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .Q(O3),
        .comp0(comp0),
        .comp0_0(comp0_1),
        .comp1(comp1),
        .comp1_1(comp1_0),
        .p_0_in(p_0_in),
        .p_12_out(p_12_out),
        .p_2_out(p_2_out),
        .p_2_out_0(p_2_out_0),
        .p_5_out(p_5_out),
        .p_8_out(p_8_out),
        .ram_full_comb(ram_full_comb),
        .rst_full_gen_i(rst_full_gen_i),
        .v1_reg(v1_reg_2));
endmodule

(* ORIG_REF_NAME = "rd_logic_pkt_fifo" *) 
module axis_intercon_421rd_logic_pkt_fifo_108
   (O1,
    eop_at_stage2,
    O2,
    O3,
    O4,
    E,
    O5,
    O6,
    O7,
    O8,
    p_13_out,
    ram_full_comb,
    p_2_out,
    p_6_out,
    O9,
    O10,
    O11,
    O12,
    I1,
    I2,
    v1_reg,
    I3,
    ACLK,
    Q,
    I4,
    I5,
    wr_eop,
    p_12_out,
    I6,
    I7,
    I8,
    I9,
    stage1_eop_reg,
    tmp_ram_rd_en_reg,
    DOADO,
    I10,
    DIADI,
    partial_packet,
    comp1,
    p_2_out_0,
    comp0,
    rst_full_gen_i,
    p_0_in,
    I11);
  output O1;
  output eop_at_stage2;
  output O2;
  output O3;
  output O4;
  output [0:0]E;
  output [8:0]O5;
  output O6;
  output O7;
  output O8;
  output p_13_out;
  output ram_full_comb;
  output p_2_out;
  output p_6_out;
  output [0:0]O9;
  output [7:0]O10;
  output [7:0]O11;
  output [7:0]O12;
  input [3:0]I1;
  input [3:0]I2;
  input [3:0]v1_reg;
  input [3:0]I3;
  input ACLK;
  input [1:0]Q;
  input I4;
  input I5;
  input wr_eop;
  input p_12_out;
  input I6;
  input [0:0]I7;
  input [0:0]I8;
  input [0:0]I9;
  input stage1_eop_reg;
  input tmp_ram_rd_en_reg;
  input [0:0]DOADO;
  input I10;
  input [0:0]DIADI;
  input partial_packet;
  input comp1;
  input p_2_out_0;
  input comp0;
  input rst_full_gen_i;
  input p_0_in;
  input [0:0]I11;

  wire \<const1> ;
  wire ACLK;
  wire [0:0]DIADI;
  wire [0:0]DOADO;
  wire [0:0]E;
  wire [3:0]I1;
  wire I10;
  wire [0:0]I11;
  wire [3:0]I2;
  wire [3:0]I3;
  wire I4;
  wire I5;
  wire I6;
  wire [0:0]I7;
  wire [0:0]I8;
  wire [0:0]I9;
  wire O1;
  wire [7:0]O10;
  wire [7:0]O11;
  wire [7:0]O12;
  wire O2;
  wire O3;
  wire O4;
  wire [8:0]O5;
  wire O6;
  wire O7;
  wire O8;
  wire [0:0]O9;
  wire [1:0]Q;
  wire comp0;
  wire comp0_1;
  wire comp1;
  wire comp1_0;
  wire eop_at_stage2;
  wire \n_0_grss.ram_pkt_empty_reg ;
  wire n_0_rd_pkt_pntr;
  wire \n_11_grss_pkt_cnt.rd_pkt_cnt ;
  wire n_15_rd_pkt_pntr;
  wire \n_1_pkt_gr1.pkt_fwft ;
  wire \n_1_pkt_gr1.rfwft ;
  wire \n_2_pkt_gr1.pkt_fwft ;
  wire p_0_in;
  wire p_0_in_0;
  wire p_12_out;
  wire p_13_out;
  wire p_1_in;
  wire p_2_out;
  wire p_2_out_0;
  wire p_5_out;
  wire p_6_out;
  wire p_8_out;
  wire partial_packet;
  wire pkt_ready_to_read;
  wire ram_full_comb;
  wire ram_rd_en_compare14_out;
  wire rst_full_gen_i;
  wire stage1_eop_reg;
  wire tmp_ram_rd_en_reg;
  wire [3:0]v1_reg;
  wire [4:4]v1_reg_2;
  wire [4:4]v1_reg_3;
  wire [4:4]v1_reg_4;
  wire wr_eop;

VCC VCC
       (.P(\<const1> ));
axis_intercon_421compare_124 c1
       (.I1(I1),
        .p_1_in(p_1_in),
        .v1_reg(v1_reg_4));
axis_intercon_421compare_128 c2
       (.I2(I2),
        .p_0_in_0(p_0_in_0),
        .v1_reg(v1_reg_3));
FDPE #(
    .INIT(1'b0)) 
     \grss.ram_pkt_empty_d1_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(I5),
        .PRE(Q[1]),
        .Q(O2));
FDPE #(
    .INIT(1'b0)) 
     \grss.ram_pkt_empty_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(\n_11_grss_pkt_cnt.rd_pkt_cnt ),
        .PRE(Q[1]),
        .Q(\n_0_grss.ram_pkt_empty_reg ));
axis_intercon_421rd_status_flags_ss_127 \grss.rd_pntr_sts 
       (.ACLK(ACLK),
        .I1(n_0_rd_pkt_pntr),
        .I2(n_15_rd_pkt_pntr),
        .I3(I3),
        .Q(Q[1]),
        .comp0(comp0_1),
        .comp1(comp1_0),
        .p_8_out(p_8_out),
        .v1_reg(v1_reg),
        .v1_reg_0(v1_reg_2));
axis_intercon_421rd_bin_cntr_130 \grss_pkt_cnt.rd_pkt_cnt 
       (.ACLK(ACLK),
        .DIADI(DIADI),
        .E(ram_rd_en_compare14_out),
        .I1(\n_1_pkt_gr1.rfwft ),
        .I10(I10),
        .I11(I11),
        .I2(O2),
        .I3(\n_0_grss.ram_pkt_empty_reg ),
        .I4(Q[1]),
        .O1(O1),
        .O12(O12),
        .O2(\n_11_grss_pkt_cnt.rd_pkt_cnt ),
        .Q(O11),
        .p_12_out(p_12_out),
        .p_13_out(p_13_out),
        .p_1_in(p_1_in),
        .partial_packet(partial_packet),
        .v1_reg(v1_reg_4),
        .v1_reg_0(v1_reg_3));
FDCE #(
    .INIT(1'b0)) 
     \pkt_gr1.eop_at_stage2_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .CLR(Q[1]),
        .D(I4),
        .Q(eop_at_stage2));
axis_intercon_421rd_fwft__parameterized0_126 \pkt_gr1.pkt_fwft 
       (.ACLK(ACLK),
        .I6(I6),
        .O1(O1),
        .O2(\n_1_pkt_gr1.pkt_fwft ),
        .O3(\n_2_pkt_gr1.pkt_fwft ),
        .O9(O9),
        .Q(Q[1]),
        .pkt_ready_to_read(pkt_ready_to_read));
axis_intercon_421rd_fwft_125 \pkt_gr1.rfwft 
       (.ACLK(ACLK),
        .DOADO(DOADO),
        .E(E),
        .I1(\n_1_pkt_gr1.pkt_fwft ),
        .I2(O1),
        .I3(\n_2_pkt_gr1.pkt_fwft ),
        .I4(\n_0_grss.ram_pkt_empty_reg ),
        .I6(I6),
        .O1(\n_1_pkt_gr1.rfwft ),
        .O2(ram_rd_en_compare14_out),
        .O3(O3),
        .O4(O4),
        .Q(Q),
        .eop_at_stage2(eop_at_stage2),
        .p_0_in_0(p_0_in_0),
        .p_12_out(p_12_out),
        .p_5_out(p_5_out),
        .p_6_out(p_6_out),
        .p_8_out(p_8_out),
        .pkt_ready_to_read(pkt_ready_to_read),
        .stage1_eop_reg(stage1_eop_reg),
        .tmp_ram_rd_en_reg(tmp_ram_rd_en_reg),
        .wr_eop(wr_eop));
axis_intercon_421rd_bin_cntr_129 rd_pkt_pntr
       (.ACLK(ACLK),
        .I1(Q[1]),
        .I10(I10),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(n_0_rd_pkt_pntr),
        .O2(n_15_rd_pkt_pntr),
        .O3(O10),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .Q(O5),
        .comp0(comp0),
        .comp0_0(comp0_1),
        .comp1(comp1),
        .comp1_1(comp1_0),
        .p_0_in(p_0_in),
        .p_12_out(p_12_out),
        .p_2_out(p_2_out),
        .p_2_out_0(p_2_out_0),
        .p_5_out(p_5_out),
        .p_8_out(p_8_out),
        .ram_full_comb(ram_full_comb),
        .rst_full_gen_i(rst_full_gen_i),
        .v1_reg(v1_reg_2));
endmodule

(* ORIG_REF_NAME = "rd_logic_pkt_fifo" *) 
module axis_intercon_421rd_logic_pkt_fifo_18
   (O1,
    eop_at_stage2,
    O2,
    O3,
    O4,
    E,
    O5,
    O6,
    O7,
    O8,
    p_13_out,
    ram_full_comb,
    p_2_out,
    p_6_out,
    O9,
    O10,
    O11,
    O12,
    I1,
    I2,
    v1_reg,
    I3,
    ACLK,
    Q,
    I4,
    I5,
    wr_eop,
    p_12_out,
    I6,
    I7,
    I8,
    I9,
    stage1_eop_reg,
    tmp_ram_rd_en_reg,
    DOADO,
    I10,
    DIADI,
    partial_packet,
    comp1,
    p_2_out_0,
    comp0,
    rst_full_gen_i,
    p_0_in,
    I11);
  output O1;
  output eop_at_stage2;
  output O2;
  output O3;
  output O4;
  output [0:0]E;
  output [8:0]O5;
  output O6;
  output O7;
  output O8;
  output p_13_out;
  output ram_full_comb;
  output p_2_out;
  output p_6_out;
  output [0:0]O9;
  output [7:0]O10;
  output [7:0]O11;
  output [7:0]O12;
  input [3:0]I1;
  input [3:0]I2;
  input [3:0]v1_reg;
  input [3:0]I3;
  input ACLK;
  input [1:0]Q;
  input I4;
  input I5;
  input wr_eop;
  input p_12_out;
  input I6;
  input [0:0]I7;
  input [0:0]I8;
  input [0:0]I9;
  input stage1_eop_reg;
  input tmp_ram_rd_en_reg;
  input [0:0]DOADO;
  input I10;
  input [0:0]DIADI;
  input partial_packet;
  input comp1;
  input p_2_out_0;
  input comp0;
  input rst_full_gen_i;
  input p_0_in;
  input [0:0]I11;

  wire \<const1> ;
  wire ACLK;
  wire [0:0]DIADI;
  wire [0:0]DOADO;
  wire [0:0]E;
  wire [3:0]I1;
  wire I10;
  wire [0:0]I11;
  wire [3:0]I2;
  wire [3:0]I3;
  wire I4;
  wire I5;
  wire I6;
  wire [0:0]I7;
  wire [0:0]I8;
  wire [0:0]I9;
  wire O1;
  wire [7:0]O10;
  wire [7:0]O11;
  wire [7:0]O12;
  wire O2;
  wire O3;
  wire O4;
  wire [8:0]O5;
  wire O6;
  wire O7;
  wire O8;
  wire [0:0]O9;
  wire [1:0]Q;
  wire comp0;
  wire comp0_1;
  wire comp1;
  wire comp1_0;
  wire eop_at_stage2;
  wire \n_0_grss.ram_pkt_empty_reg ;
  wire \n_0_pkt_gr1.pkt_fwft ;
  wire n_0_rd_pkt_pntr;
  wire \n_11_grss_pkt_cnt.rd_pkt_cnt ;
  wire n_15_rd_pkt_pntr;
  wire \n_1_pkt_gr1.rfwft ;
  wire \n_2_pkt_gr1.pkt_fwft ;
  wire p_0_in;
  wire p_0_in_0;
  wire p_12_out;
  wire p_13_out;
  wire p_1_in;
  wire p_2_out;
  wire p_2_out_0;
  wire p_5_out;
  wire p_6_out;
  wire p_8_out;
  wire partial_packet;
  wire pkt_ready_to_read;
  wire ram_full_comb;
  wire ram_rd_en_compare14_out;
  wire rst_full_gen_i;
  wire stage1_eop_reg;
  wire tmp_ram_rd_en_reg;
  wire [3:0]v1_reg;
  wire [4:4]v1_reg_2;
  wire [4:4]v1_reg_3;
  wire [4:4]v1_reg_4;
  wire wr_eop;

VCC VCC
       (.P(\<const1> ));
axis_intercon_421compare_34 c1
       (.I1(I1),
        .p_1_in(p_1_in),
        .v1_reg(v1_reg_4));
axis_intercon_421compare_38 c2
       (.I2(I2),
        .p_0_in_0(p_0_in_0),
        .v1_reg(v1_reg_3));
FDPE #(
    .INIT(1'b0)) 
     \grss.ram_pkt_empty_d1_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(I5),
        .PRE(Q[1]),
        .Q(O2));
FDPE #(
    .INIT(1'b0)) 
     \grss.ram_pkt_empty_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(\n_11_grss_pkt_cnt.rd_pkt_cnt ),
        .PRE(Q[1]),
        .Q(\n_0_grss.ram_pkt_empty_reg ));
axis_intercon_421rd_status_flags_ss_37 \grss.rd_pntr_sts 
       (.ACLK(ACLK),
        .I1(n_0_rd_pkt_pntr),
        .I2(n_15_rd_pkt_pntr),
        .I3(I3),
        .Q(Q[1]),
        .comp0(comp0_1),
        .comp1(comp1_0),
        .p_8_out(p_8_out),
        .v1_reg(v1_reg),
        .v1_reg_0(v1_reg_2));
axis_intercon_421rd_bin_cntr_40 \grss_pkt_cnt.rd_pkt_cnt 
       (.ACLK(ACLK),
        .DIADI(DIADI),
        .E(ram_rd_en_compare14_out),
        .I1(\n_1_pkt_gr1.rfwft ),
        .I10(I10),
        .I11(I11),
        .I2(O2),
        .I3(\n_0_grss.ram_pkt_empty_reg ),
        .I4(Q[1]),
        .O1(O1),
        .O12(O12),
        .O2(\n_11_grss_pkt_cnt.rd_pkt_cnt ),
        .Q(O11),
        .p_12_out(p_12_out),
        .p_13_out(p_13_out),
        .p_1_in(p_1_in),
        .partial_packet(partial_packet),
        .v1_reg(v1_reg_4),
        .v1_reg_0(v1_reg_3));
FDCE #(
    .INIT(1'b0)) 
     \pkt_gr1.eop_at_stage2_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .CLR(Q[1]),
        .D(I4),
        .Q(eop_at_stage2));
axis_intercon_421rd_fwft__parameterized0_35 \pkt_gr1.pkt_fwft 
       (.ACLK(ACLK),
        .I6(I6),
        .O1(\n_0_pkt_gr1.pkt_fwft ),
        .O2(O1),
        .O3(\n_2_pkt_gr1.pkt_fwft ),
        .O9(O9),
        .Q(Q[1]),
        .pkt_ready_to_read(pkt_ready_to_read));
axis_intercon_421rd_fwft_36 \pkt_gr1.rfwft 
       (.ACLK(ACLK),
        .DOADO(DOADO),
        .E(E),
        .I1(\n_0_pkt_gr1.pkt_fwft ),
        .I2(O1),
        .I3(\n_2_pkt_gr1.pkt_fwft ),
        .I4(\n_0_grss.ram_pkt_empty_reg ),
        .I6(I6),
        .O1(\n_1_pkt_gr1.rfwft ),
        .O2(ram_rd_en_compare14_out),
        .O3(O3),
        .O4(O4),
        .Q(Q),
        .eop_at_stage2(eop_at_stage2),
        .p_0_in_0(p_0_in_0),
        .p_12_out(p_12_out),
        .p_5_out(p_5_out),
        .p_6_out(p_6_out),
        .p_8_out(p_8_out),
        .pkt_ready_to_read(pkt_ready_to_read),
        .stage1_eop_reg(stage1_eop_reg),
        .tmp_ram_rd_en_reg(tmp_ram_rd_en_reg),
        .wr_eop(wr_eop));
axis_intercon_421rd_bin_cntr_39 rd_pkt_pntr
       (.ACLK(ACLK),
        .I1(Q[1]),
        .I10(I10),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(n_0_rd_pkt_pntr),
        .O2(n_15_rd_pkt_pntr),
        .O3(O10),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .Q(O5),
        .comp0(comp0),
        .comp0_0(comp0_1),
        .comp1(comp1),
        .comp1_1(comp1_0),
        .p_0_in(p_0_in),
        .p_12_out(p_12_out),
        .p_2_out(p_2_out),
        .p_2_out_0(p_2_out_0),
        .p_5_out(p_5_out),
        .p_8_out(p_8_out),
        .ram_full_comb(ram_full_comb),
        .rst_full_gen_i(rst_full_gen_i),
        .v1_reg(v1_reg_2));
endmodule

(* ORIG_REF_NAME = "rd_logic_pkt_fifo" *) 
module axis_intercon_421rd_logic_pkt_fifo_48
   (O1,
    eop_at_stage2,
    O2,
    O3,
    O4,
    E,
    O5,
    O6,
    O7,
    O8,
    p_13_out,
    ram_full_comb,
    p_2_out,
    p_6_out,
    O9,
    O10,
    O11,
    O12,
    I1,
    I2,
    v1_reg,
    I3,
    ACLK,
    Q,
    I4,
    I5,
    wr_eop,
    p_12_out,
    I6,
    I7,
    I8,
    I9,
    stage1_eop_reg,
    tmp_ram_rd_en_reg,
    DOADO,
    I10,
    DIADI,
    partial_packet,
    comp1,
    p_2_out_0,
    comp0,
    rst_full_gen_i,
    p_0_in,
    I11);
  output O1;
  output eop_at_stage2;
  output O2;
  output O3;
  output O4;
  output [0:0]E;
  output [8:0]O5;
  output O6;
  output O7;
  output O8;
  output p_13_out;
  output ram_full_comb;
  output p_2_out;
  output p_6_out;
  output [0:0]O9;
  output [7:0]O10;
  output [7:0]O11;
  output [7:0]O12;
  input [3:0]I1;
  input [3:0]I2;
  input [3:0]v1_reg;
  input [3:0]I3;
  input ACLK;
  input [1:0]Q;
  input I4;
  input I5;
  input wr_eop;
  input p_12_out;
  input I6;
  input [0:0]I7;
  input [0:0]I8;
  input [0:0]I9;
  input stage1_eop_reg;
  input tmp_ram_rd_en_reg;
  input [0:0]DOADO;
  input I10;
  input [0:0]DIADI;
  input partial_packet;
  input comp1;
  input p_2_out_0;
  input comp0;
  input rst_full_gen_i;
  input p_0_in;
  input [0:0]I11;

  wire \<const1> ;
  wire ACLK;
  wire [0:0]DIADI;
  wire [0:0]DOADO;
  wire [0:0]E;
  wire [3:0]I1;
  wire I10;
  wire [0:0]I11;
  wire [3:0]I2;
  wire [3:0]I3;
  wire I4;
  wire I5;
  wire I6;
  wire [0:0]I7;
  wire [0:0]I8;
  wire [0:0]I9;
  wire O1;
  wire [7:0]O10;
  wire [7:0]O11;
  wire [7:0]O12;
  wire O2;
  wire O3;
  wire O4;
  wire [8:0]O5;
  wire O6;
  wire O7;
  wire O8;
  wire [0:0]O9;
  wire [1:0]Q;
  wire comp0;
  wire comp0_1;
  wire comp1;
  wire comp1_0;
  wire eop_at_stage2;
  wire \n_0_grss.ram_pkt_empty_reg ;
  wire n_0_rd_pkt_pntr;
  wire \n_11_grss_pkt_cnt.rd_pkt_cnt ;
  wire n_15_rd_pkt_pntr;
  wire \n_1_pkt_gr1.pkt_fwft ;
  wire \n_1_pkt_gr1.rfwft ;
  wire \n_2_pkt_gr1.pkt_fwft ;
  wire p_0_in;
  wire p_0_in_0;
  wire p_12_out;
  wire p_13_out;
  wire p_1_in;
  wire p_2_out;
  wire p_2_out_0;
  wire p_5_out;
  wire p_6_out;
  wire p_8_out;
  wire partial_packet;
  wire pkt_ready_to_read;
  wire ram_full_comb;
  wire ram_rd_en_compare14_out;
  wire rst_full_gen_i;
  wire stage1_eop_reg;
  wire tmp_ram_rd_en_reg;
  wire [3:0]v1_reg;
  wire [4:4]v1_reg_2;
  wire [4:4]v1_reg_3;
  wire [4:4]v1_reg_4;
  wire wr_eop;

VCC VCC
       (.P(\<const1> ));
axis_intercon_421compare_64 c1
       (.I1(I1),
        .p_1_in(p_1_in),
        .v1_reg(v1_reg_4));
axis_intercon_421compare_68 c2
       (.I2(I2),
        .p_0_in_0(p_0_in_0),
        .v1_reg(v1_reg_3));
FDPE #(
    .INIT(1'b0)) 
     \grss.ram_pkt_empty_d1_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(I5),
        .PRE(Q[1]),
        .Q(O2));
FDPE #(
    .INIT(1'b0)) 
     \grss.ram_pkt_empty_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(\n_11_grss_pkt_cnt.rd_pkt_cnt ),
        .PRE(Q[1]),
        .Q(\n_0_grss.ram_pkt_empty_reg ));
axis_intercon_421rd_status_flags_ss_67 \grss.rd_pntr_sts 
       (.ACLK(ACLK),
        .I1(n_0_rd_pkt_pntr),
        .I2(n_15_rd_pkt_pntr),
        .I3(I3),
        .Q(Q[1]),
        .comp0(comp0_1),
        .comp1(comp1_0),
        .p_8_out(p_8_out),
        .v1_reg(v1_reg),
        .v1_reg_0(v1_reg_2));
axis_intercon_421rd_bin_cntr_70 \grss_pkt_cnt.rd_pkt_cnt 
       (.ACLK(ACLK),
        .DIADI(DIADI),
        .E(ram_rd_en_compare14_out),
        .I1(\n_1_pkt_gr1.rfwft ),
        .I10(I10),
        .I11(I11),
        .I2(O2),
        .I3(\n_0_grss.ram_pkt_empty_reg ),
        .I4(Q[1]),
        .O1(O1),
        .O12(O12),
        .O2(\n_11_grss_pkt_cnt.rd_pkt_cnt ),
        .Q(O11),
        .p_12_out(p_12_out),
        .p_13_out(p_13_out),
        .p_1_in(p_1_in),
        .partial_packet(partial_packet),
        .v1_reg(v1_reg_4),
        .v1_reg_0(v1_reg_3));
FDCE #(
    .INIT(1'b0)) 
     \pkt_gr1.eop_at_stage2_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .CLR(Q[1]),
        .D(I4),
        .Q(eop_at_stage2));
axis_intercon_421rd_fwft__parameterized0_66 \pkt_gr1.pkt_fwft 
       (.ACLK(ACLK),
        .I6(I6),
        .O1(O1),
        .O2(\n_1_pkt_gr1.pkt_fwft ),
        .O3(\n_2_pkt_gr1.pkt_fwft ),
        .O9(O9),
        .Q(Q[1]),
        .pkt_ready_to_read(pkt_ready_to_read));
axis_intercon_421rd_fwft_65 \pkt_gr1.rfwft 
       (.ACLK(ACLK),
        .DOADO(DOADO),
        .E(E),
        .I1(\n_1_pkt_gr1.pkt_fwft ),
        .I2(O1),
        .I3(\n_2_pkt_gr1.pkt_fwft ),
        .I4(\n_0_grss.ram_pkt_empty_reg ),
        .I6(I6),
        .O1(\n_1_pkt_gr1.rfwft ),
        .O2(ram_rd_en_compare14_out),
        .O3(O3),
        .O4(O4),
        .Q(Q),
        .eop_at_stage2(eop_at_stage2),
        .p_0_in_0(p_0_in_0),
        .p_12_out(p_12_out),
        .p_5_out(p_5_out),
        .p_6_out(p_6_out),
        .p_8_out(p_8_out),
        .pkt_ready_to_read(pkt_ready_to_read),
        .stage1_eop_reg(stage1_eop_reg),
        .tmp_ram_rd_en_reg(tmp_ram_rd_en_reg),
        .wr_eop(wr_eop));
axis_intercon_421rd_bin_cntr_69 rd_pkt_pntr
       (.ACLK(ACLK),
        .I1(Q[1]),
        .I10(I10),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(n_0_rd_pkt_pntr),
        .O2(n_15_rd_pkt_pntr),
        .O3(O10),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .Q(O5),
        .comp0(comp0),
        .comp0_0(comp0_1),
        .comp1(comp1),
        .comp1_1(comp1_0),
        .p_0_in(p_0_in),
        .p_12_out(p_12_out),
        .p_2_out(p_2_out),
        .p_2_out_0(p_2_out_0),
        .p_5_out(p_5_out),
        .p_8_out(p_8_out),
        .ram_full_comb(ram_full_comb),
        .rst_full_gen_i(rst_full_gen_i),
        .v1_reg(v1_reg_2));
endmodule

(* ORIG_REF_NAME = "rd_logic_pkt_fifo" *) 
module axis_intercon_421rd_logic_pkt_fifo_78
   (O1,
    eop_at_stage2,
    O2,
    O3,
    O4,
    E,
    O5,
    O6,
    O7,
    O8,
    p_13_out,
    ram_full_comb,
    p_2_out,
    p_6_out,
    O9,
    O10,
    O11,
    O12,
    I1,
    I2,
    v1_reg,
    I3,
    ACLK,
    Q,
    I4,
    I5,
    wr_eop,
    p_12_out,
    I6,
    I7,
    I8,
    I9,
    stage1_eop_reg,
    tmp_ram_rd_en_reg,
    DOADO,
    I10,
    DIADI,
    partial_packet,
    comp1,
    p_2_out_0,
    comp0,
    rst_full_gen_i,
    p_0_in,
    I11);
  output O1;
  output eop_at_stage2;
  output O2;
  output O3;
  output O4;
  output [0:0]E;
  output [8:0]O5;
  output O6;
  output O7;
  output O8;
  output p_13_out;
  output ram_full_comb;
  output p_2_out;
  output p_6_out;
  output [0:0]O9;
  output [7:0]O10;
  output [7:0]O11;
  output [7:0]O12;
  input [3:0]I1;
  input [3:0]I2;
  input [3:0]v1_reg;
  input [3:0]I3;
  input ACLK;
  input [1:0]Q;
  input I4;
  input I5;
  input wr_eop;
  input p_12_out;
  input I6;
  input [0:0]I7;
  input [0:0]I8;
  input [0:0]I9;
  input stage1_eop_reg;
  input tmp_ram_rd_en_reg;
  input [0:0]DOADO;
  input I10;
  input [0:0]DIADI;
  input partial_packet;
  input comp1;
  input p_2_out_0;
  input comp0;
  input rst_full_gen_i;
  input p_0_in;
  input [0:0]I11;

  wire \<const1> ;
  wire ACLK;
  wire [0:0]DIADI;
  wire [0:0]DOADO;
  wire [0:0]E;
  wire [3:0]I1;
  wire I10;
  wire [0:0]I11;
  wire [3:0]I2;
  wire [3:0]I3;
  wire I4;
  wire I5;
  wire I6;
  wire [0:0]I7;
  wire [0:0]I8;
  wire [0:0]I9;
  wire O1;
  wire [7:0]O10;
  wire [7:0]O11;
  wire [7:0]O12;
  wire O2;
  wire O3;
  wire O4;
  wire [8:0]O5;
  wire O6;
  wire O7;
  wire O8;
  wire [0:0]O9;
  wire [1:0]Q;
  wire comp0;
  wire comp0_1;
  wire comp1;
  wire comp1_0;
  wire eop_at_stage2;
  wire \n_0_grss.ram_pkt_empty_reg ;
  wire n_0_rd_pkt_pntr;
  wire \n_11_grss_pkt_cnt.rd_pkt_cnt ;
  wire n_15_rd_pkt_pntr;
  wire \n_1_pkt_gr1.pkt_fwft ;
  wire \n_1_pkt_gr1.rfwft ;
  wire \n_2_pkt_gr1.pkt_fwft ;
  wire p_0_in;
  wire p_0_in_0;
  wire p_12_out;
  wire p_13_out;
  wire p_1_in;
  wire p_2_out;
  wire p_2_out_0;
  wire p_5_out;
  wire p_6_out;
  wire p_8_out;
  wire partial_packet;
  wire pkt_ready_to_read;
  wire ram_full_comb;
  wire ram_rd_en_compare14_out;
  wire rst_full_gen_i;
  wire stage1_eop_reg;
  wire tmp_ram_rd_en_reg;
  wire [3:0]v1_reg;
  wire [4:4]v1_reg_2;
  wire [4:4]v1_reg_3;
  wire [4:4]v1_reg_4;
  wire wr_eop;

VCC VCC
       (.P(\<const1> ));
axis_intercon_421compare_94 c1
       (.I1(I1),
        .p_1_in(p_1_in),
        .v1_reg(v1_reg_4));
axis_intercon_421compare_98 c2
       (.I2(I2),
        .p_0_in_0(p_0_in_0),
        .v1_reg(v1_reg_3));
FDPE #(
    .INIT(1'b0)) 
     \grss.ram_pkt_empty_d1_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(I5),
        .PRE(Q[1]),
        .Q(O2));
FDPE #(
    .INIT(1'b0)) 
     \grss.ram_pkt_empty_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(\n_11_grss_pkt_cnt.rd_pkt_cnt ),
        .PRE(Q[1]),
        .Q(\n_0_grss.ram_pkt_empty_reg ));
axis_intercon_421rd_status_flags_ss_97 \grss.rd_pntr_sts 
       (.ACLK(ACLK),
        .I1(n_0_rd_pkt_pntr),
        .I2(n_15_rd_pkt_pntr),
        .I3(I3),
        .Q(Q[1]),
        .comp0(comp0_1),
        .comp1(comp1_0),
        .p_8_out(p_8_out),
        .v1_reg(v1_reg),
        .v1_reg_0(v1_reg_2));
axis_intercon_421rd_bin_cntr_100 \grss_pkt_cnt.rd_pkt_cnt 
       (.ACLK(ACLK),
        .DIADI(DIADI),
        .E(ram_rd_en_compare14_out),
        .I1(\n_1_pkt_gr1.rfwft ),
        .I10(I10),
        .I11(I11),
        .I2(O2),
        .I3(\n_0_grss.ram_pkt_empty_reg ),
        .I4(Q[1]),
        .O1(O1),
        .O12(O12),
        .O2(\n_11_grss_pkt_cnt.rd_pkt_cnt ),
        .Q(O11),
        .p_12_out(p_12_out),
        .p_13_out(p_13_out),
        .p_1_in(p_1_in),
        .partial_packet(partial_packet),
        .v1_reg(v1_reg_4),
        .v1_reg_0(v1_reg_3));
FDCE #(
    .INIT(1'b0)) 
     \pkt_gr1.eop_at_stage2_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .CLR(Q[1]),
        .D(I4),
        .Q(eop_at_stage2));
axis_intercon_421rd_fwft__parameterized0_96 \pkt_gr1.pkt_fwft 
       (.ACLK(ACLK),
        .I6(I6),
        .O1(O1),
        .O2(\n_1_pkt_gr1.pkt_fwft ),
        .O3(\n_2_pkt_gr1.pkt_fwft ),
        .O9(O9),
        .Q(Q[1]),
        .pkt_ready_to_read(pkt_ready_to_read));
axis_intercon_421rd_fwft_95 \pkt_gr1.rfwft 
       (.ACLK(ACLK),
        .DOADO(DOADO),
        .E(E),
        .I1(\n_1_pkt_gr1.pkt_fwft ),
        .I2(O1),
        .I3(\n_2_pkt_gr1.pkt_fwft ),
        .I4(\n_0_grss.ram_pkt_empty_reg ),
        .I6(I6),
        .O1(\n_1_pkt_gr1.rfwft ),
        .O2(ram_rd_en_compare14_out),
        .O3(O3),
        .O4(O4),
        .Q(Q),
        .eop_at_stage2(eop_at_stage2),
        .p_0_in_0(p_0_in_0),
        .p_12_out(p_12_out),
        .p_5_out(p_5_out),
        .p_6_out(p_6_out),
        .p_8_out(p_8_out),
        .pkt_ready_to_read(pkt_ready_to_read),
        .stage1_eop_reg(stage1_eop_reg),
        .tmp_ram_rd_en_reg(tmp_ram_rd_en_reg),
        .wr_eop(wr_eop));
axis_intercon_421rd_bin_cntr_99 rd_pkt_pntr
       (.ACLK(ACLK),
        .I1(Q[1]),
        .I10(I10),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(n_0_rd_pkt_pntr),
        .O2(n_15_rd_pkt_pntr),
        .O3(O10),
        .O6(O6),
        .O7(O7),
        .O8(O8),
        .Q(O5),
        .comp0(comp0),
        .comp0_0(comp0_1),
        .comp1(comp1),
        .comp1_1(comp1_0),
        .p_0_in(p_0_in),
        .p_12_out(p_12_out),
        .p_2_out(p_2_out),
        .p_2_out_0(p_2_out_0),
        .p_5_out(p_5_out),
        .p_8_out(p_8_out),
        .ram_full_comb(ram_full_comb),
        .rst_full_gen_i(rst_full_gen_i),
        .v1_reg(v1_reg_2));
endmodule

module axis_intercon_421rd_status_flags_ss
   (comp0,
    comp1,
    p_8_out,
    v1_reg,
    I1,
    I3,
    v1_reg_0,
    I2,
    M00_AXIS_ACLK,
    Q);
  output comp0;
  output comp1;
  output p_8_out;
  input [3:0]v1_reg;
  input I1;
  input [3:0]I3;
  input [0:0]v1_reg_0;
  input I2;
  input M00_AXIS_ACLK;
  input [0:0]Q;

  wire \<const1> ;
  wire I1;
  wire I2;
  wire [3:0]I3;
  wire M00_AXIS_ACLK;
  wire [0:0]Q;
  wire comp0;
  wire comp1;
  wire p_8_out;
  wire [3:0]v1_reg;
  wire [0:0]v1_reg_0;

VCC VCC
       (.P(\<const1> ));
axis_intercon_421compare_8 c1
       (.I1(I1),
        .comp0(comp0),
        .v1_reg(v1_reg));
axis_intercon_421compare_9 c2
       (.I3(I3),
        .comp1(comp1),
        .v1_reg_0(v1_reg_0));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     ram_empty_fb_i_reg
       (.C(M00_AXIS_ACLK),
        .CE(\<const1> ),
        .D(I2),
        .PRE(Q),
        .Q(p_8_out));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module axis_intercon_421rd_status_flags_ss_127
   (comp0,
    comp1,
    p_8_out,
    v1_reg,
    I1,
    I3,
    v1_reg_0,
    I2,
    ACLK,
    Q);
  output comp0;
  output comp1;
  output p_8_out;
  input [3:0]v1_reg;
  input I1;
  input [3:0]I3;
  input [0:0]v1_reg_0;
  input I2;
  input ACLK;
  input [0:0]Q;

  wire \<const1> ;
  wire ACLK;
  wire I1;
  wire I2;
  wire [3:0]I3;
  wire [0:0]Q;
  wire comp0;
  wire comp1;
  wire p_8_out;
  wire [3:0]v1_reg;
  wire [0:0]v1_reg_0;

VCC VCC
       (.P(\<const1> ));
axis_intercon_421compare_131 c1
       (.I1(I1),
        .comp0(comp0),
        .v1_reg(v1_reg));
axis_intercon_421compare_132 c2
       (.I3(I3),
        .comp1(comp1),
        .v1_reg_0(v1_reg_0));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     ram_empty_fb_i_reg
       (.C(ACLK),
        .CE(\<const1> ),
        .D(I2),
        .PRE(Q),
        .Q(p_8_out));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module axis_intercon_421rd_status_flags_ss_37
   (comp0,
    comp1,
    p_8_out,
    v1_reg,
    I1,
    I3,
    v1_reg_0,
    I2,
    ACLK,
    Q);
  output comp0;
  output comp1;
  output p_8_out;
  input [3:0]v1_reg;
  input I1;
  input [3:0]I3;
  input [0:0]v1_reg_0;
  input I2;
  input ACLK;
  input [0:0]Q;

  wire \<const1> ;
  wire ACLK;
  wire I1;
  wire I2;
  wire [3:0]I3;
  wire [0:0]Q;
  wire comp0;
  wire comp1;
  wire p_8_out;
  wire [3:0]v1_reg;
  wire [0:0]v1_reg_0;

VCC VCC
       (.P(\<const1> ));
axis_intercon_421compare_41 c1
       (.I1(I1),
        .comp0(comp0),
        .v1_reg(v1_reg));
axis_intercon_421compare_42 c2
       (.I3(I3),
        .comp1(comp1),
        .v1_reg_0(v1_reg_0));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     ram_empty_fb_i_reg
       (.C(ACLK),
        .CE(\<const1> ),
        .D(I2),
        .PRE(Q),
        .Q(p_8_out));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module axis_intercon_421rd_status_flags_ss_67
   (comp0,
    comp1,
    p_8_out,
    v1_reg,
    I1,
    I3,
    v1_reg_0,
    I2,
    ACLK,
    Q);
  output comp0;
  output comp1;
  output p_8_out;
  input [3:0]v1_reg;
  input I1;
  input [3:0]I3;
  input [0:0]v1_reg_0;
  input I2;
  input ACLK;
  input [0:0]Q;

  wire \<const1> ;
  wire ACLK;
  wire I1;
  wire I2;
  wire [3:0]I3;
  wire [0:0]Q;
  wire comp0;
  wire comp1;
  wire p_8_out;
  wire [3:0]v1_reg;
  wire [0:0]v1_reg_0;

VCC VCC
       (.P(\<const1> ));
axis_intercon_421compare_71 c1
       (.I1(I1),
        .comp0(comp0),
        .v1_reg(v1_reg));
axis_intercon_421compare_72 c2
       (.I3(I3),
        .comp1(comp1),
        .v1_reg_0(v1_reg_0));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     ram_empty_fb_i_reg
       (.C(ACLK),
        .CE(\<const1> ),
        .D(I2),
        .PRE(Q),
        .Q(p_8_out));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module axis_intercon_421rd_status_flags_ss_97
   (comp0,
    comp1,
    p_8_out,
    v1_reg,
    I1,
    I3,
    v1_reg_0,
    I2,
    ACLK,
    Q);
  output comp0;
  output comp1;
  output p_8_out;
  input [3:0]v1_reg;
  input I1;
  input [3:0]I3;
  input [0:0]v1_reg_0;
  input I2;
  input ACLK;
  input [0:0]Q;

  wire \<const1> ;
  wire ACLK;
  wire I1;
  wire I2;
  wire [3:0]I3;
  wire [0:0]Q;
  wire comp0;
  wire comp1;
  wire p_8_out;
  wire [3:0]v1_reg;
  wire [0:0]v1_reg_0;

VCC VCC
       (.P(\<const1> ));
axis_intercon_421compare_101 c1
       (.I1(I1),
        .comp0(comp0),
        .v1_reg(v1_reg));
axis_intercon_421compare_102 c2
       (.I3(I3),
        .comp1(comp1),
        .v1_reg_0(v1_reg_0));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     ram_empty_fb_i_reg
       (.C(ACLK),
        .CE(\<const1> ),
        .D(I2),
        .PRE(Q),
        .Q(p_8_out));
endmodule

module axis_intercon_421reset_blk_ramfifo
   (rst_full_gen_i,
    O1,
    AR,
    O2,
    Q,
    M00_AXIS_ACLK,
    I5);
  output rst_full_gen_i;
  output O1;
  output [0:0]AR;
  output O2;
  output [1:0]Q;
  input M00_AXIS_ACLK;
  input I5;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]AR;
  wire I5;
  wire M00_AXIS_ACLK;
  wire O1;
  wire O2;
  wire [1:0]Q;
  wire \n_0_grstd1.grst_full.grst_f.rst_d1_reg ;
  wire \n_0_grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \n_0_ngwrdrst.grst.rd_rst_asreg_d1_reg ;
  wire \n_0_ngwrdrst.grst.rd_rst_asreg_i_1__3 ;
  wire \n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1__3 ;
  wire \n_0_ngwrdrst.grst.wr_rst_asreg_d1_reg ;
  wire \n_0_ngwrdrst.grst.wr_rst_asreg_i_1__3 ;
  wire \n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1__3 ;
  wire rd_rst_asreg;
  wire rd_rst_asreg_d2;
  wire rst_full_gen_i;
  wire wr_rst_asreg;
  wire wr_rst_asreg_d2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT1 #(
    .INIT(2'h1)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_3__3 
       (.I0(I5),
        .O(O1));
FDCE #(
    .INIT(1'b0)) 
     \grstd1.grst_full.grst_f.RST_FULL_GEN_reg 
       (.C(M00_AXIS_ACLK),
        .CE(\<const1> ),
        .CLR(O1),
        .D(\n_0_grstd1.grst_full.grst_f.rst_d3_reg ),
        .Q(rst_full_gen_i));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDPE #(
    .INIT(1'b1)) 
     \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(M00_AXIS_ACLK),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(O1),
        .Q(\n_0_grstd1.grst_full.grst_f.rst_d1_reg ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDPE #(
    .INIT(1'b1)) 
     \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(M00_AXIS_ACLK),
        .CE(\<const1> ),
        .D(\n_0_grstd1.grst_full.grst_f.rst_d1_reg ),
        .PRE(O1),
        .Q(O2));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDPE #(
    .INIT(1'b1)) 
     \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(M00_AXIS_ACLK),
        .CE(\<const1> ),
        .D(O2),
        .PRE(O1),
        .Q(\n_0_grstd1.grst_full.grst_f.rst_d3_reg ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.rd_rst_asreg_d1_reg 
       (.C(M00_AXIS_ACLK),
        .CE(\<const1> ),
        .D(rd_rst_asreg),
        .Q(\n_0_ngwrdrst.grst.rd_rst_asreg_d1_reg ),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.rd_rst_asreg_d2_reg 
       (.C(M00_AXIS_ACLK),
        .CE(\<const1> ),
        .D(\n_0_ngwrdrst.grst.rd_rst_asreg_d1_reg ),
        .Q(rd_rst_asreg_d2),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.rd_rst_asreg_i_1__3 
       (.I0(rd_rst_asreg),
        .I1(\n_0_ngwrdrst.grst.rd_rst_asreg_d1_reg ),
        .O(\n_0_ngwrdrst.grst.rd_rst_asreg_i_1__3 ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDPE \ngwrdrst.grst.rd_rst_asreg_reg 
       (.C(M00_AXIS_ACLK),
        .CE(\<const1> ),
        .D(\n_0_ngwrdrst.grst.rd_rst_asreg_i_1__3 ),
        .PRE(O1),
        .Q(rd_rst_asreg));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.rd_rst_reg[2]_i_1__3 
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d2),
        .O(\n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1__3 ));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.rd_rst_reg_reg[0] 
       (.C(M00_AXIS_ACLK),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(\n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1__3 ),
        .Q(Q[0]));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.rd_rst_reg_reg[2] 
       (.C(M00_AXIS_ACLK),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(\n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1__3 ),
        .Q(Q[1]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.wr_rst_asreg_d1_reg 
       (.C(M00_AXIS_ACLK),
        .CE(\<const1> ),
        .D(wr_rst_asreg),
        .Q(\n_0_ngwrdrst.grst.wr_rst_asreg_d1_reg ),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.wr_rst_asreg_d2_reg 
       (.C(M00_AXIS_ACLK),
        .CE(\<const1> ),
        .D(\n_0_ngwrdrst.grst.wr_rst_asreg_d1_reg ),
        .Q(wr_rst_asreg_d2),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.wr_rst_asreg_i_1__3 
       (.I0(wr_rst_asreg),
        .I1(\n_0_ngwrdrst.grst.wr_rst_asreg_d1_reg ),
        .O(\n_0_ngwrdrst.grst.wr_rst_asreg_i_1__3 ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDPE \ngwrdrst.grst.wr_rst_asreg_reg 
       (.C(M00_AXIS_ACLK),
        .CE(\<const1> ),
        .D(\n_0_ngwrdrst.grst.wr_rst_asreg_i_1__3 ),
        .PRE(O1),
        .Q(wr_rst_asreg));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.wr_rst_reg[1]_i_1__3 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1__3 ));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.wr_rst_reg_reg[1] 
       (.C(M00_AXIS_ACLK),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(\n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1__3 ),
        .Q(AR));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axis_intercon_421reset_blk_ramfifo_111
   (rst_full_gen_i,
    O1,
    AR,
    O2,
    Q,
    ACLK,
    I4);
  output rst_full_gen_i;
  output O1;
  output [0:0]AR;
  output O2;
  output [1:0]Q;
  input ACLK;
  input I4;

  wire \<const0> ;
  wire \<const1> ;
  wire ACLK;
  wire [0:0]AR;
  wire I4;
  wire O1;
  wire O2;
  wire [1:0]Q;
  wire \n_0_grstd1.grst_full.grst_f.rst_d1_reg ;
  wire \n_0_grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \n_0_ngwrdrst.grst.rd_rst_asreg_d1_reg ;
  wire \n_0_ngwrdrst.grst.rd_rst_asreg_i_1__2 ;
  wire \n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1__2 ;
  wire \n_0_ngwrdrst.grst.wr_rst_asreg_d1_reg ;
  wire \n_0_ngwrdrst.grst.wr_rst_asreg_i_1__2 ;
  wire \n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1__2 ;
  wire rd_rst_asreg;
  wire rd_rst_asreg_d2;
  wire rst_full_gen_i;
  wire wr_rst_asreg;
  wire wr_rst_asreg_d2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT1 #(
    .INIT(2'h1)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_3__2 
       (.I0(I4),
        .O(O1));
FDCE #(
    .INIT(1'b0)) 
     \grstd1.grst_full.grst_f.RST_FULL_GEN_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .CLR(O1),
        .D(\n_0_grstd1.grst_full.grst_f.rst_d3_reg ),
        .Q(rst_full_gen_i));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDPE #(
    .INIT(1'b1)) 
     \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(O1),
        .Q(\n_0_grstd1.grst_full.grst_f.rst_d1_reg ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDPE #(
    .INIT(1'b1)) 
     \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(\n_0_grstd1.grst_full.grst_f.rst_d1_reg ),
        .PRE(O1),
        .Q(O2));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDPE #(
    .INIT(1'b1)) 
     \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(O2),
        .PRE(O1),
        .Q(\n_0_grstd1.grst_full.grst_f.rst_d3_reg ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.rd_rst_asreg_d1_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(rd_rst_asreg),
        .Q(\n_0_ngwrdrst.grst.rd_rst_asreg_d1_reg ),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.rd_rst_asreg_d2_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(\n_0_ngwrdrst.grst.rd_rst_asreg_d1_reg ),
        .Q(rd_rst_asreg_d2),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.rd_rst_asreg_i_1__2 
       (.I0(rd_rst_asreg),
        .I1(\n_0_ngwrdrst.grst.rd_rst_asreg_d1_reg ),
        .O(\n_0_ngwrdrst.grst.rd_rst_asreg_i_1__2 ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDPE \ngwrdrst.grst.rd_rst_asreg_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(\n_0_ngwrdrst.grst.rd_rst_asreg_i_1__2 ),
        .PRE(O1),
        .Q(rd_rst_asreg));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.rd_rst_reg[2]_i_1__2 
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d2),
        .O(\n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1__2 ));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.rd_rst_reg_reg[0] 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(\n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1__2 ),
        .Q(Q[0]));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.rd_rst_reg_reg[2] 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(\n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1__2 ),
        .Q(Q[1]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.wr_rst_asreg_d1_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(wr_rst_asreg),
        .Q(\n_0_ngwrdrst.grst.wr_rst_asreg_d1_reg ),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.wr_rst_asreg_d2_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(\n_0_ngwrdrst.grst.wr_rst_asreg_d1_reg ),
        .Q(wr_rst_asreg_d2),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.wr_rst_asreg_i_1__2 
       (.I0(wr_rst_asreg),
        .I1(\n_0_ngwrdrst.grst.wr_rst_asreg_d1_reg ),
        .O(\n_0_ngwrdrst.grst.wr_rst_asreg_i_1__2 ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDPE \ngwrdrst.grst.wr_rst_asreg_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(\n_0_ngwrdrst.grst.wr_rst_asreg_i_1__2 ),
        .PRE(O1),
        .Q(wr_rst_asreg));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.wr_rst_reg[1]_i_1__2 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1__2 ));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.wr_rst_reg_reg[1] 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(\n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1__2 ),
        .Q(AR));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axis_intercon_421reset_blk_ramfifo_21
   (rst_full_gen_i,
    O1,
    AR,
    rst_d2,
    Q,
    ACLK,
    I4);
  output rst_full_gen_i;
  output O1;
  output [0:0]AR;
  output rst_d2;
  output [1:0]Q;
  input ACLK;
  input I4;

  wire \<const0> ;
  wire \<const1> ;
  wire ACLK;
  wire [0:0]AR;
  wire I4;
  wire O1;
  wire [1:0]Q;
  wire \n_0_ngwrdrst.grst.rd_rst_asreg_i_1 ;
  wire \n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1 ;
  wire \n_0_ngwrdrst.grst.wr_rst_asreg_i_1 ;
  wire \n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1 ;
  wire rd_rst_asreg;
  wire rd_rst_asreg_d1;
  wire rd_rst_asreg_d2;
  wire rst_d1;
  wire rst_d2;
  wire rst_d3;
  wire rst_full_gen_i;
  wire wr_rst_asreg;
  wire wr_rst_asreg_d1;
  wire wr_rst_asreg_d2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT1 #(
    .INIT(2'h1)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_3 
       (.I0(I4),
        .O(O1));
FDCE #(
    .INIT(1'b0)) 
     \grstd1.grst_full.grst_f.RST_FULL_GEN_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .CLR(O1),
        .D(rst_d3),
        .Q(rst_full_gen_i));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDPE #(
    .INIT(1'b1)) 
     \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(O1),
        .Q(rst_d1));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDPE #(
    .INIT(1'b1)) 
     \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(rst_d1),
        .PRE(O1),
        .Q(rst_d2));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDPE #(
    .INIT(1'b1)) 
     \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(rst_d2),
        .PRE(O1),
        .Q(rst_d3));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.rd_rst_asreg_d1_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(rd_rst_asreg),
        .Q(rd_rst_asreg_d1),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.rd_rst_asreg_d2_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(rd_rst_asreg_d1),
        .Q(rd_rst_asreg_d2),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.rd_rst_asreg_i_1 
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d1),
        .O(\n_0_ngwrdrst.grst.rd_rst_asreg_i_1 ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDPE \ngwrdrst.grst.rd_rst_asreg_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(\n_0_ngwrdrst.grst.rd_rst_asreg_i_1 ),
        .PRE(O1),
        .Q(rd_rst_asreg));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.rd_rst_reg[2]_i_1 
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d2),
        .O(\n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1 ));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.rd_rst_reg_reg[0] 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(\n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1 ),
        .Q(Q[0]));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.rd_rst_reg_reg[2] 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(\n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1 ),
        .Q(Q[1]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.wr_rst_asreg_d1_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(wr_rst_asreg),
        .Q(wr_rst_asreg_d1),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.wr_rst_asreg_d2_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(wr_rst_asreg_d1),
        .Q(wr_rst_asreg_d2),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.wr_rst_asreg_i_1 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d1),
        .O(\n_0_ngwrdrst.grst.wr_rst_asreg_i_1 ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDPE \ngwrdrst.grst.wr_rst_asreg_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(\n_0_ngwrdrst.grst.wr_rst_asreg_i_1 ),
        .PRE(O1),
        .Q(wr_rst_asreg));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.wr_rst_reg[1]_i_1 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1 ));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.wr_rst_reg_reg[1] 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(\n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1 ),
        .Q(AR));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axis_intercon_421reset_blk_ramfifo_51
   (rst_full_gen_i,
    O1,
    AR,
    O2,
    Q,
    ACLK,
    I4);
  output rst_full_gen_i;
  output O1;
  output [0:0]AR;
  output O2;
  output [1:0]Q;
  input ACLK;
  input I4;

  wire \<const0> ;
  wire \<const1> ;
  wire ACLK;
  wire [0:0]AR;
  wire I4;
  wire O1;
  wire O2;
  wire [1:0]Q;
  wire \n_0_grstd1.grst_full.grst_f.rst_d1_reg ;
  wire \n_0_grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \n_0_ngwrdrst.grst.rd_rst_asreg_d1_reg ;
  wire \n_0_ngwrdrst.grst.rd_rst_asreg_i_1__0 ;
  wire \n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1__0 ;
  wire \n_0_ngwrdrst.grst.wr_rst_asreg_d1_reg ;
  wire \n_0_ngwrdrst.grst.wr_rst_asreg_i_1__0 ;
  wire \n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1__0 ;
  wire rd_rst_asreg;
  wire rd_rst_asreg_d2;
  wire rst_full_gen_i;
  wire wr_rst_asreg;
  wire wr_rst_asreg_d2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT1 #(
    .INIT(2'h1)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_3__0 
       (.I0(I4),
        .O(O1));
FDCE #(
    .INIT(1'b0)) 
     \grstd1.grst_full.grst_f.RST_FULL_GEN_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .CLR(O1),
        .D(\n_0_grstd1.grst_full.grst_f.rst_d3_reg ),
        .Q(rst_full_gen_i));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDPE #(
    .INIT(1'b1)) 
     \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(O1),
        .Q(\n_0_grstd1.grst_full.grst_f.rst_d1_reg ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDPE #(
    .INIT(1'b1)) 
     \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(\n_0_grstd1.grst_full.grst_f.rst_d1_reg ),
        .PRE(O1),
        .Q(O2));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDPE #(
    .INIT(1'b1)) 
     \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(O2),
        .PRE(O1),
        .Q(\n_0_grstd1.grst_full.grst_f.rst_d3_reg ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.rd_rst_asreg_d1_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(rd_rst_asreg),
        .Q(\n_0_ngwrdrst.grst.rd_rst_asreg_d1_reg ),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.rd_rst_asreg_d2_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(\n_0_ngwrdrst.grst.rd_rst_asreg_d1_reg ),
        .Q(rd_rst_asreg_d2),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.rd_rst_asreg_i_1__0 
       (.I0(rd_rst_asreg),
        .I1(\n_0_ngwrdrst.grst.rd_rst_asreg_d1_reg ),
        .O(\n_0_ngwrdrst.grst.rd_rst_asreg_i_1__0 ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDPE \ngwrdrst.grst.rd_rst_asreg_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(\n_0_ngwrdrst.grst.rd_rst_asreg_i_1__0 ),
        .PRE(O1),
        .Q(rd_rst_asreg));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.rd_rst_reg[2]_i_1__0 
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d2),
        .O(\n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1__0 ));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.rd_rst_reg_reg[0] 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(\n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1__0 ),
        .Q(Q[0]));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.rd_rst_reg_reg[2] 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(\n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1__0 ),
        .Q(Q[1]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.wr_rst_asreg_d1_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(wr_rst_asreg),
        .Q(\n_0_ngwrdrst.grst.wr_rst_asreg_d1_reg ),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.wr_rst_asreg_d2_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(\n_0_ngwrdrst.grst.wr_rst_asreg_d1_reg ),
        .Q(wr_rst_asreg_d2),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.wr_rst_asreg_i_1__0 
       (.I0(wr_rst_asreg),
        .I1(\n_0_ngwrdrst.grst.wr_rst_asreg_d1_reg ),
        .O(\n_0_ngwrdrst.grst.wr_rst_asreg_i_1__0 ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDPE \ngwrdrst.grst.wr_rst_asreg_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(\n_0_ngwrdrst.grst.wr_rst_asreg_i_1__0 ),
        .PRE(O1),
        .Q(wr_rst_asreg));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.wr_rst_reg[1]_i_1__0 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1__0 ));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.wr_rst_reg_reg[1] 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(\n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1__0 ),
        .Q(AR));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module axis_intercon_421reset_blk_ramfifo_81
   (rst_full_gen_i,
    O1,
    AR,
    O2,
    Q,
    ACLK,
    I4);
  output rst_full_gen_i;
  output O1;
  output [0:0]AR;
  output O2;
  output [1:0]Q;
  input ACLK;
  input I4;

  wire \<const0> ;
  wire \<const1> ;
  wire ACLK;
  wire [0:0]AR;
  wire I4;
  wire O1;
  wire O2;
  wire [1:0]Q;
  wire \n_0_grstd1.grst_full.grst_f.rst_d1_reg ;
  wire \n_0_grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \n_0_ngwrdrst.grst.rd_rst_asreg_d1_reg ;
  wire \n_0_ngwrdrst.grst.rd_rst_asreg_i_1__1 ;
  wire \n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1__1 ;
  wire \n_0_ngwrdrst.grst.wr_rst_asreg_d1_reg ;
  wire \n_0_ngwrdrst.grst.wr_rst_asreg_i_1__1 ;
  wire \n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1__1 ;
  wire rd_rst_asreg;
  wire rd_rst_asreg_d2;
  wire rst_full_gen_i;
  wire wr_rst_asreg;
  wire wr_rst_asreg_d2;

GND GND
       (.G(\<const0> ));
VCC VCC
       (.P(\<const1> ));
LUT1 #(
    .INIT(2'h1)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_3__1 
       (.I0(I4),
        .O(O1));
FDCE #(
    .INIT(1'b0)) 
     \grstd1.grst_full.grst_f.RST_FULL_GEN_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .CLR(O1),
        .D(\n_0_grstd1.grst_full.grst_f.rst_d3_reg ),
        .Q(rst_full_gen_i));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDPE #(
    .INIT(1'b1)) 
     \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(O1),
        .Q(\n_0_grstd1.grst_full.grst_f.rst_d1_reg ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDPE #(
    .INIT(1'b1)) 
     \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(\n_0_grstd1.grst_full.grst_f.rst_d1_reg ),
        .PRE(O1),
        .Q(O2));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDPE #(
    .INIT(1'b1)) 
     \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(O2),
        .PRE(O1),
        .Q(\n_0_grstd1.grst_full.grst_f.rst_d3_reg ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.rd_rst_asreg_d1_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(rd_rst_asreg),
        .Q(\n_0_ngwrdrst.grst.rd_rst_asreg_d1_reg ),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.rd_rst_asreg_d2_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(\n_0_ngwrdrst.grst.rd_rst_asreg_d1_reg ),
        .Q(rd_rst_asreg_d2),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.rd_rst_asreg_i_1__1 
       (.I0(rd_rst_asreg),
        .I1(\n_0_ngwrdrst.grst.rd_rst_asreg_d1_reg ),
        .O(\n_0_ngwrdrst.grst.rd_rst_asreg_i_1__1 ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDPE \ngwrdrst.grst.rd_rst_asreg_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(\n_0_ngwrdrst.grst.rd_rst_asreg_i_1__1 ),
        .PRE(O1),
        .Q(rd_rst_asreg));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.rd_rst_reg[2]_i_1__1 
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d2),
        .O(\n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1__1 ));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.rd_rst_reg_reg[0] 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(\n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1__1 ),
        .Q(Q[0]));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.rd_rst_reg_reg[2] 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(\n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1__1 ),
        .Q(Q[1]));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.wr_rst_asreg_d1_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(wr_rst_asreg),
        .Q(\n_0_ngwrdrst.grst.wr_rst_asreg_d1_reg ),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDRE #(
    .INIT(1'b0)) 
     \ngwrdrst.grst.wr_rst_asreg_d2_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(\n_0_ngwrdrst.grst.wr_rst_asreg_d1_reg ),
        .Q(wr_rst_asreg_d2),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.wr_rst_asreg_i_1__1 
       (.I0(wr_rst_asreg),
        .I1(\n_0_ngwrdrst.grst.wr_rst_asreg_d1_reg ),
        .O(\n_0_ngwrdrst.grst.wr_rst_asreg_i_1__1 ));
(* ASYNC_REG *) 
   (* msgon = "true" *) 
   FDPE \ngwrdrst.grst.wr_rst_asreg_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(\n_0_ngwrdrst.grst.wr_rst_asreg_i_1__1 ),
        .PRE(O1),
        .Q(wr_rst_asreg));
LUT2 #(
    .INIT(4'h2)) 
     \ngwrdrst.grst.wr_rst_reg[1]_i_1__1 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1__1 ));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \ngwrdrst.grst.wr_rst_reg_reg[1] 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(\<const0> ),
        .PRE(\n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1__1 ),
        .Q(AR));
endmodule

module axis_intercon_421wr_bin_cntr
   (O5,
    O7,
    O6,
    O11,
    O10,
    E,
    M00_AXIS_ACLK,
    AR);
  output [3:0]O5;
  output [3:0]O7;
  output [0:0]O6;
  input [7:0]O11;
  input [7:0]O10;
  input [0:0]E;
  input M00_AXIS_ACLK;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire M00_AXIS_ACLK;
  wire [7:0]O10;
  wire [7:0]O11;
  wire [3:0]O5;
  wire [0:0]O6;
  wire [3:0]O7;
  wire [8:0]\gcc0.gc0.count_reg__0 ;
  wire \n_0_gcc0.gc0.count[8]_i_2__3 ;
  wire [8:0]plusOp__18;
  wire [7:0]wr_pkt_count_i;

LUT1 #(
    .INIT(2'h1)) 
     \gcc0.gc0.count[0]_i_1__3 
       (.I0(\gcc0.gc0.count_reg__0 [0]),
        .O(plusOp__18[0]));
(* SOFT_HLUTNM = "soft_lutpair94" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gcc0.gc0.count[1]_i_1__3 
       (.I0(\gcc0.gc0.count_reg__0 [0]),
        .I1(\gcc0.gc0.count_reg__0 [1]),
        .O(plusOp__18[1]));
(* SOFT_HLUTNM = "soft_lutpair94" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gcc0.gc0.count[2]_i_1__3 
       (.I0(\gcc0.gc0.count_reg__0 [0]),
        .I1(\gcc0.gc0.count_reg__0 [1]),
        .I2(\gcc0.gc0.count_reg__0 [2]),
        .O(plusOp__18[2]));
(* SOFT_HLUTNM = "soft_lutpair92" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gcc0.gc0.count[3]_i_1__3 
       (.I0(\gcc0.gc0.count_reg__0 [1]),
        .I1(\gcc0.gc0.count_reg__0 [0]),
        .I2(\gcc0.gc0.count_reg__0 [2]),
        .I3(\gcc0.gc0.count_reg__0 [3]),
        .O(plusOp__18[3]));
(* SOFT_HLUTNM = "soft_lutpair92" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \gcc0.gc0.count[4]_i_1__3 
       (.I0(\gcc0.gc0.count_reg__0 [2]),
        .I1(\gcc0.gc0.count_reg__0 [0]),
        .I2(\gcc0.gc0.count_reg__0 [1]),
        .I3(\gcc0.gc0.count_reg__0 [3]),
        .I4(\gcc0.gc0.count_reg__0 [4]),
        .O(plusOp__18[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \gcc0.gc0.count[5]_i_1__3 
       (.I0(\gcc0.gc0.count_reg__0 [3]),
        .I1(\gcc0.gc0.count_reg__0 [1]),
        .I2(\gcc0.gc0.count_reg__0 [0]),
        .I3(\gcc0.gc0.count_reg__0 [2]),
        .I4(\gcc0.gc0.count_reg__0 [4]),
        .I5(\gcc0.gc0.count_reg__0 [5]),
        .O(plusOp__18[5]));
LUT2 #(
    .INIT(4'h6)) 
     \gcc0.gc0.count[6]_i_1__3 
       (.I0(\n_0_gcc0.gc0.count[8]_i_2__3 ),
        .I1(\gcc0.gc0.count_reg__0 [6]),
        .O(plusOp__18[6]));
(* SOFT_HLUTNM = "soft_lutpair93" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gcc0.gc0.count[7]_i_1__3 
       (.I0(\n_0_gcc0.gc0.count[8]_i_2__3 ),
        .I1(\gcc0.gc0.count_reg__0 [6]),
        .I2(\gcc0.gc0.count_reg__0 [7]),
        .O(plusOp__18[7]));
(* SOFT_HLUTNM = "soft_lutpair93" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gcc0.gc0.count[8]_i_1__3 
       (.I0(\gcc0.gc0.count_reg__0 [6]),
        .I1(\n_0_gcc0.gc0.count[8]_i_2__3 ),
        .I2(\gcc0.gc0.count_reg__0 [7]),
        .I3(\gcc0.gc0.count_reg__0 [8]),
        .O(plusOp__18[8]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gcc0.gc0.count[8]_i_2__3 
       (.I0(\gcc0.gc0.count_reg__0 [5]),
        .I1(\gcc0.gc0.count_reg__0 [3]),
        .I2(\gcc0.gc0.count_reg__0 [1]),
        .I3(\gcc0.gc0.count_reg__0 [0]),
        .I4(\gcc0.gc0.count_reg__0 [2]),
        .I5(\gcc0.gc0.count_reg__0 [4]),
        .O(\n_0_gcc0.gc0.count[8]_i_2__3 ));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[0] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc0.count_reg__0 [0]),
        .Q(wr_pkt_count_i[0]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[1] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc0.count_reg__0 [1]),
        .Q(wr_pkt_count_i[1]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[2] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc0.count_reg__0 [2]),
        .Q(wr_pkt_count_i[2]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[3] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc0.count_reg__0 [3]),
        .Q(wr_pkt_count_i[3]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[4] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc0.count_reg__0 [4]),
        .Q(wr_pkt_count_i[4]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[5] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc0.count_reg__0 [5]),
        .Q(wr_pkt_count_i[5]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[6] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc0.count_reg__0 [6]),
        .Q(wr_pkt_count_i[6]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[7] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc0.count_reg__0 [7]),
        .Q(wr_pkt_count_i[7]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[8] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc0.count_reg__0 [8]),
        .Q(O6));
(* counter = "29" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gcc0.gc0.count_reg[0] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .D(plusOp__18[0]),
        .PRE(AR),
        .Q(\gcc0.gc0.count_reg__0 [0]));
(* counter = "29" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[1] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__18[1]),
        .Q(\gcc0.gc0.count_reg__0 [1]));
(* counter = "29" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[2] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__18[2]),
        .Q(\gcc0.gc0.count_reg__0 [2]));
(* counter = "29" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[3] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__18[3]),
        .Q(\gcc0.gc0.count_reg__0 [3]));
(* counter = "29" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[4] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__18[4]),
        .Q(\gcc0.gc0.count_reg__0 [4]));
(* counter = "29" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[5] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__18[5]),
        .Q(\gcc0.gc0.count_reg__0 [5]));
(* counter = "29" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[6] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__18[6]),
        .Q(\gcc0.gc0.count_reg__0 [6]));
(* counter = "29" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[7] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__18[7]),
        .Q(\gcc0.gc0.count_reg__0 [7]));
(* counter = "29" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[8] 
       (.C(M00_AXIS_ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__18[8]),
        .Q(\gcc0.gc0.count_reg__0 [8]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__30 
       (.I0(wr_pkt_count_i[0]),
        .I1(O11[0]),
        .I2(wr_pkt_count_i[1]),
        .I3(O11[1]),
        .O(O5[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__31 
       (.I0(wr_pkt_count_i[0]),
        .I1(O10[0]),
        .I2(wr_pkt_count_i[1]),
        .I3(O10[1]),
        .O(O7[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__30 
       (.I0(wr_pkt_count_i[2]),
        .I1(O11[2]),
        .I2(wr_pkt_count_i[3]),
        .I3(O11[3]),
        .O(O5[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__31 
       (.I0(wr_pkt_count_i[2]),
        .I1(O10[2]),
        .I2(wr_pkt_count_i[3]),
        .I3(O10[3]),
        .O(O7[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__30 
       (.I0(wr_pkt_count_i[4]),
        .I1(O11[4]),
        .I2(wr_pkt_count_i[5]),
        .I3(O11[5]),
        .O(O5[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__31 
       (.I0(wr_pkt_count_i[4]),
        .I1(O10[4]),
        .I2(wr_pkt_count_i[5]),
        .I3(O10[5]),
        .O(O7[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__30 
       (.I0(wr_pkt_count_i[6]),
        .I1(O11[6]),
        .I2(wr_pkt_count_i[7]),
        .I3(O11[7]),
        .O(O5[3]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__31 
       (.I0(wr_pkt_count_i[6]),
        .I1(O10[6]),
        .I2(wr_pkt_count_i[7]),
        .I3(O10[7]),
        .O(O7[3]));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axis_intercon_421wr_bin_cntr_118
   (O6,
    O8,
    O7,
    O12,
    O11,
    E,
    ACLK,
    AR);
  output [3:0]O6;
  output [3:0]O8;
  output [0:0]O7;
  input [7:0]O12;
  input [7:0]O11;
  input [0:0]E;
  input ACLK;
  input [0:0]AR;

  wire ACLK;
  wire [0:0]AR;
  wire [0:0]E;
  wire [7:0]O11;
  wire [7:0]O12;
  wire [3:0]O6;
  wire [0:0]O7;
  wire [3:0]O8;
  wire [8:0]\gcc0.gc0.count_reg__0 ;
  wire \n_0_gcc0.gc0.count[8]_i_2__2 ;
  wire [8:0]plusOp__17;
  wire [7:0]wr_pkt_count_i;

LUT1 #(
    .INIT(2'h1)) 
     \gcc0.gc0.count[0]_i_1__2 
       (.I0(\gcc0.gc0.count_reg__0 [0]),
        .O(plusOp__17[0]));
(* SOFT_HLUTNM = "soft_lutpair12" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gcc0.gc0.count[1]_i_1__2 
       (.I0(\gcc0.gc0.count_reg__0 [0]),
        .I1(\gcc0.gc0.count_reg__0 [1]),
        .O(plusOp__17[1]));
(* SOFT_HLUTNM = "soft_lutpair12" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gcc0.gc0.count[2]_i_1__2 
       (.I0(\gcc0.gc0.count_reg__0 [0]),
        .I1(\gcc0.gc0.count_reg__0 [1]),
        .I2(\gcc0.gc0.count_reg__0 [2]),
        .O(plusOp__17[2]));
(* SOFT_HLUTNM = "soft_lutpair10" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gcc0.gc0.count[3]_i_1__2 
       (.I0(\gcc0.gc0.count_reg__0 [1]),
        .I1(\gcc0.gc0.count_reg__0 [0]),
        .I2(\gcc0.gc0.count_reg__0 [2]),
        .I3(\gcc0.gc0.count_reg__0 [3]),
        .O(plusOp__17[3]));
(* SOFT_HLUTNM = "soft_lutpair10" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \gcc0.gc0.count[4]_i_1__2 
       (.I0(\gcc0.gc0.count_reg__0 [2]),
        .I1(\gcc0.gc0.count_reg__0 [0]),
        .I2(\gcc0.gc0.count_reg__0 [1]),
        .I3(\gcc0.gc0.count_reg__0 [3]),
        .I4(\gcc0.gc0.count_reg__0 [4]),
        .O(plusOp__17[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \gcc0.gc0.count[5]_i_1__2 
       (.I0(\gcc0.gc0.count_reg__0 [3]),
        .I1(\gcc0.gc0.count_reg__0 [1]),
        .I2(\gcc0.gc0.count_reg__0 [0]),
        .I3(\gcc0.gc0.count_reg__0 [2]),
        .I4(\gcc0.gc0.count_reg__0 [4]),
        .I5(\gcc0.gc0.count_reg__0 [5]),
        .O(plusOp__17[5]));
LUT2 #(
    .INIT(4'h6)) 
     \gcc0.gc0.count[6]_i_1__2 
       (.I0(\n_0_gcc0.gc0.count[8]_i_2__2 ),
        .I1(\gcc0.gc0.count_reg__0 [6]),
        .O(plusOp__17[6]));
(* SOFT_HLUTNM = "soft_lutpair11" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gcc0.gc0.count[7]_i_1__2 
       (.I0(\n_0_gcc0.gc0.count[8]_i_2__2 ),
        .I1(\gcc0.gc0.count_reg__0 [6]),
        .I2(\gcc0.gc0.count_reg__0 [7]),
        .O(plusOp__17[7]));
(* SOFT_HLUTNM = "soft_lutpair11" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gcc0.gc0.count[8]_i_1__2 
       (.I0(\gcc0.gc0.count_reg__0 [6]),
        .I1(\n_0_gcc0.gc0.count[8]_i_2__2 ),
        .I2(\gcc0.gc0.count_reg__0 [7]),
        .I3(\gcc0.gc0.count_reg__0 [8]),
        .O(plusOp__17[8]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gcc0.gc0.count[8]_i_2__2 
       (.I0(\gcc0.gc0.count_reg__0 [5]),
        .I1(\gcc0.gc0.count_reg__0 [3]),
        .I2(\gcc0.gc0.count_reg__0 [1]),
        .I3(\gcc0.gc0.count_reg__0 [0]),
        .I4(\gcc0.gc0.count_reg__0 [2]),
        .I5(\gcc0.gc0.count_reg__0 [4]),
        .O(\n_0_gcc0.gc0.count[8]_i_2__2 ));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[0] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc0.count_reg__0 [0]),
        .Q(wr_pkt_count_i[0]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[1] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc0.count_reg__0 [1]),
        .Q(wr_pkt_count_i[1]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[2] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc0.count_reg__0 [2]),
        .Q(wr_pkt_count_i[2]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[3] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc0.count_reg__0 [3]),
        .Q(wr_pkt_count_i[3]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[4] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc0.count_reg__0 [4]),
        .Q(wr_pkt_count_i[4]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[5] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc0.count_reg__0 [5]),
        .Q(wr_pkt_count_i[5]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[6] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc0.count_reg__0 [6]),
        .Q(wr_pkt_count_i[6]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[7] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc0.count_reg__0 [7]),
        .Q(wr_pkt_count_i[7]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[8] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc0.count_reg__0 [8]),
        .Q(O7));
(* counter = "28" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gcc0.gc0.count_reg[0] 
       (.C(ACLK),
        .CE(E),
        .D(plusOp__17[0]),
        .PRE(AR),
        .Q(\gcc0.gc0.count_reg__0 [0]));
(* counter = "28" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[1] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__17[1]),
        .Q(\gcc0.gc0.count_reg__0 [1]));
(* counter = "28" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[2] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__17[2]),
        .Q(\gcc0.gc0.count_reg__0 [2]));
(* counter = "28" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[3] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__17[3]),
        .Q(\gcc0.gc0.count_reg__0 [3]));
(* counter = "28" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[4] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__17[4]),
        .Q(\gcc0.gc0.count_reg__0 [4]));
(* counter = "28" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[5] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__17[5]),
        .Q(\gcc0.gc0.count_reg__0 [5]));
(* counter = "28" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[6] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__17[6]),
        .Q(\gcc0.gc0.count_reg__0 [6]));
(* counter = "28" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[7] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__17[7]),
        .Q(\gcc0.gc0.count_reg__0 [7]));
(* counter = "28" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[8] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__17[8]),
        .Q(\gcc0.gc0.count_reg__0 [8]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__23 
       (.I0(wr_pkt_count_i[0]),
        .I1(O12[0]),
        .I2(wr_pkt_count_i[1]),
        .I3(O12[1]),
        .O(O6[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__24 
       (.I0(wr_pkt_count_i[0]),
        .I1(O11[0]),
        .I2(wr_pkt_count_i[1]),
        .I3(O11[1]),
        .O(O8[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__23 
       (.I0(wr_pkt_count_i[2]),
        .I1(O12[2]),
        .I2(wr_pkt_count_i[3]),
        .I3(O12[3]),
        .O(O6[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__24 
       (.I0(wr_pkt_count_i[2]),
        .I1(O11[2]),
        .I2(wr_pkt_count_i[3]),
        .I3(O11[3]),
        .O(O8[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__23 
       (.I0(wr_pkt_count_i[4]),
        .I1(O12[4]),
        .I2(wr_pkt_count_i[5]),
        .I3(O12[5]),
        .O(O6[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__24 
       (.I0(wr_pkt_count_i[4]),
        .I1(O11[4]),
        .I2(wr_pkt_count_i[5]),
        .I3(O11[5]),
        .O(O8[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__23 
       (.I0(wr_pkt_count_i[6]),
        .I1(O12[6]),
        .I2(wr_pkt_count_i[7]),
        .I3(O12[7]),
        .O(O6[3]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__24 
       (.I0(wr_pkt_count_i[6]),
        .I1(O11[6]),
        .I2(wr_pkt_count_i[7]),
        .I3(O11[7]),
        .O(O8[3]));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axis_intercon_421wr_bin_cntr_28
   (O6,
    O8,
    O7,
    O12,
    O11,
    E,
    ACLK,
    AR);
  output [3:0]O6;
  output [3:0]O8;
  output [0:0]O7;
  input [7:0]O12;
  input [7:0]O11;
  input [0:0]E;
  input ACLK;
  input [0:0]AR;

  wire ACLK;
  wire [0:0]AR;
  wire [0:0]E;
  wire [7:0]O11;
  wire [7:0]O12;
  wire [3:0]O6;
  wire [0:0]O7;
  wire [3:0]O8;
  wire [8:0]\gcc0.gc0.count_reg__0 ;
  wire \n_0_gcc0.gc0.count[8]_i_2 ;
  wire [8:0]plusOp__14;
  wire [7:0]wr_pkt_count_i;

LUT1 #(
    .INIT(2'h1)) 
     \gcc0.gc0.count[0]_i_1 
       (.I0(\gcc0.gc0.count_reg__0 [0]),
        .O(plusOp__14[0]));
(* SOFT_HLUTNM = "soft_lutpair69" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gcc0.gc0.count[1]_i_1 
       (.I0(\gcc0.gc0.count_reg__0 [0]),
        .I1(\gcc0.gc0.count_reg__0 [1]),
        .O(plusOp__14[1]));
(* SOFT_HLUTNM = "soft_lutpair69" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gcc0.gc0.count[2]_i_1 
       (.I0(\gcc0.gc0.count_reg__0 [0]),
        .I1(\gcc0.gc0.count_reg__0 [1]),
        .I2(\gcc0.gc0.count_reg__0 [2]),
        .O(plusOp__14[2]));
(* SOFT_HLUTNM = "soft_lutpair67" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gcc0.gc0.count[3]_i_1 
       (.I0(\gcc0.gc0.count_reg__0 [1]),
        .I1(\gcc0.gc0.count_reg__0 [0]),
        .I2(\gcc0.gc0.count_reg__0 [2]),
        .I3(\gcc0.gc0.count_reg__0 [3]),
        .O(plusOp__14[3]));
(* SOFT_HLUTNM = "soft_lutpair67" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \gcc0.gc0.count[4]_i_1 
       (.I0(\gcc0.gc0.count_reg__0 [2]),
        .I1(\gcc0.gc0.count_reg__0 [0]),
        .I2(\gcc0.gc0.count_reg__0 [1]),
        .I3(\gcc0.gc0.count_reg__0 [3]),
        .I4(\gcc0.gc0.count_reg__0 [4]),
        .O(plusOp__14[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \gcc0.gc0.count[5]_i_1 
       (.I0(\gcc0.gc0.count_reg__0 [3]),
        .I1(\gcc0.gc0.count_reg__0 [1]),
        .I2(\gcc0.gc0.count_reg__0 [0]),
        .I3(\gcc0.gc0.count_reg__0 [2]),
        .I4(\gcc0.gc0.count_reg__0 [4]),
        .I5(\gcc0.gc0.count_reg__0 [5]),
        .O(plusOp__14[5]));
LUT2 #(
    .INIT(4'h6)) 
     \gcc0.gc0.count[6]_i_1 
       (.I0(\n_0_gcc0.gc0.count[8]_i_2 ),
        .I1(\gcc0.gc0.count_reg__0 [6]),
        .O(plusOp__14[6]));
(* SOFT_HLUTNM = "soft_lutpair68" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gcc0.gc0.count[7]_i_1 
       (.I0(\n_0_gcc0.gc0.count[8]_i_2 ),
        .I1(\gcc0.gc0.count_reg__0 [6]),
        .I2(\gcc0.gc0.count_reg__0 [7]),
        .O(plusOp__14[7]));
(* SOFT_HLUTNM = "soft_lutpair68" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gcc0.gc0.count[8]_i_1 
       (.I0(\gcc0.gc0.count_reg__0 [6]),
        .I1(\n_0_gcc0.gc0.count[8]_i_2 ),
        .I2(\gcc0.gc0.count_reg__0 [7]),
        .I3(\gcc0.gc0.count_reg__0 [8]),
        .O(plusOp__14[8]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gcc0.gc0.count[8]_i_2 
       (.I0(\gcc0.gc0.count_reg__0 [5]),
        .I1(\gcc0.gc0.count_reg__0 [3]),
        .I2(\gcc0.gc0.count_reg__0 [1]),
        .I3(\gcc0.gc0.count_reg__0 [0]),
        .I4(\gcc0.gc0.count_reg__0 [2]),
        .I5(\gcc0.gc0.count_reg__0 [4]),
        .O(\n_0_gcc0.gc0.count[8]_i_2 ));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[0] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc0.count_reg__0 [0]),
        .Q(wr_pkt_count_i[0]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[1] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc0.count_reg__0 [1]),
        .Q(wr_pkt_count_i[1]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[2] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc0.count_reg__0 [2]),
        .Q(wr_pkt_count_i[2]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[3] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc0.count_reg__0 [3]),
        .Q(wr_pkt_count_i[3]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[4] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc0.count_reg__0 [4]),
        .Q(wr_pkt_count_i[4]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[5] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc0.count_reg__0 [5]),
        .Q(wr_pkt_count_i[5]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[6] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc0.count_reg__0 [6]),
        .Q(wr_pkt_count_i[6]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[7] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc0.count_reg__0 [7]),
        .Q(wr_pkt_count_i[7]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[8] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc0.count_reg__0 [8]),
        .Q(O7));
(* counter = "25" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gcc0.gc0.count_reg[0] 
       (.C(ACLK),
        .CE(E),
        .D(plusOp__14[0]),
        .PRE(AR),
        .Q(\gcc0.gc0.count_reg__0 [0]));
(* counter = "25" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[1] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__14[1]),
        .Q(\gcc0.gc0.count_reg__0 [1]));
(* counter = "25" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[2] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__14[2]),
        .Q(\gcc0.gc0.count_reg__0 [2]));
(* counter = "25" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[3] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__14[3]),
        .Q(\gcc0.gc0.count_reg__0 [3]));
(* counter = "25" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[4] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__14[4]),
        .Q(\gcc0.gc0.count_reg__0 [4]));
(* counter = "25" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[5] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__14[5]),
        .Q(\gcc0.gc0.count_reg__0 [5]));
(* counter = "25" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[6] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__14[6]),
        .Q(\gcc0.gc0.count_reg__0 [6]));
(* counter = "25" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[7] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__14[7]),
        .Q(\gcc0.gc0.count_reg__0 [7]));
(* counter = "25" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[8] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__14[8]),
        .Q(\gcc0.gc0.count_reg__0 [8]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__2 
       (.I0(wr_pkt_count_i[0]),
        .I1(O12[0]),
        .I2(wr_pkt_count_i[1]),
        .I3(O12[1]),
        .O(O6[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__3 
       (.I0(wr_pkt_count_i[0]),
        .I1(O11[0]),
        .I2(wr_pkt_count_i[1]),
        .I3(O11[1]),
        .O(O8[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__2 
       (.I0(wr_pkt_count_i[2]),
        .I1(O12[2]),
        .I2(wr_pkt_count_i[3]),
        .I3(O12[3]),
        .O(O6[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__3 
       (.I0(wr_pkt_count_i[2]),
        .I1(O11[2]),
        .I2(wr_pkt_count_i[3]),
        .I3(O11[3]),
        .O(O8[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__2 
       (.I0(wr_pkt_count_i[4]),
        .I1(O12[4]),
        .I2(wr_pkt_count_i[5]),
        .I3(O12[5]),
        .O(O6[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__3 
       (.I0(wr_pkt_count_i[4]),
        .I1(O11[4]),
        .I2(wr_pkt_count_i[5]),
        .I3(O11[5]),
        .O(O8[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__2 
       (.I0(wr_pkt_count_i[6]),
        .I1(O12[6]),
        .I2(wr_pkt_count_i[7]),
        .I3(O12[7]),
        .O(O6[3]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__3 
       (.I0(wr_pkt_count_i[6]),
        .I1(O11[6]),
        .I2(wr_pkt_count_i[7]),
        .I3(O11[7]),
        .O(O8[3]));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axis_intercon_421wr_bin_cntr_58
   (O6,
    O8,
    O7,
    O12,
    O11,
    E,
    ACLK,
    AR);
  output [3:0]O6;
  output [3:0]O8;
  output [0:0]O7;
  input [7:0]O12;
  input [7:0]O11;
  input [0:0]E;
  input ACLK;
  input [0:0]AR;

  wire ACLK;
  wire [0:0]AR;
  wire [0:0]E;
  wire [7:0]O11;
  wire [7:0]O12;
  wire [3:0]O6;
  wire [0:0]O7;
  wire [3:0]O8;
  wire [8:0]\gcc0.gc0.count_reg__0 ;
  wire \n_0_gcc0.gc0.count[8]_i_2__0 ;
  wire [8:0]plusOp__15;
  wire [7:0]wr_pkt_count_i;

LUT1 #(
    .INIT(2'h1)) 
     \gcc0.gc0.count[0]_i_1__0 
       (.I0(\gcc0.gc0.count_reg__0 [0]),
        .O(plusOp__15[0]));
(* SOFT_HLUTNM = "soft_lutpair50" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gcc0.gc0.count[1]_i_1__0 
       (.I0(\gcc0.gc0.count_reg__0 [0]),
        .I1(\gcc0.gc0.count_reg__0 [1]),
        .O(plusOp__15[1]));
(* SOFT_HLUTNM = "soft_lutpair50" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gcc0.gc0.count[2]_i_1__0 
       (.I0(\gcc0.gc0.count_reg__0 [0]),
        .I1(\gcc0.gc0.count_reg__0 [1]),
        .I2(\gcc0.gc0.count_reg__0 [2]),
        .O(plusOp__15[2]));
(* SOFT_HLUTNM = "soft_lutpair48" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gcc0.gc0.count[3]_i_1__0 
       (.I0(\gcc0.gc0.count_reg__0 [1]),
        .I1(\gcc0.gc0.count_reg__0 [0]),
        .I2(\gcc0.gc0.count_reg__0 [2]),
        .I3(\gcc0.gc0.count_reg__0 [3]),
        .O(plusOp__15[3]));
(* SOFT_HLUTNM = "soft_lutpair48" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \gcc0.gc0.count[4]_i_1__0 
       (.I0(\gcc0.gc0.count_reg__0 [2]),
        .I1(\gcc0.gc0.count_reg__0 [0]),
        .I2(\gcc0.gc0.count_reg__0 [1]),
        .I3(\gcc0.gc0.count_reg__0 [3]),
        .I4(\gcc0.gc0.count_reg__0 [4]),
        .O(plusOp__15[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \gcc0.gc0.count[5]_i_1__0 
       (.I0(\gcc0.gc0.count_reg__0 [3]),
        .I1(\gcc0.gc0.count_reg__0 [1]),
        .I2(\gcc0.gc0.count_reg__0 [0]),
        .I3(\gcc0.gc0.count_reg__0 [2]),
        .I4(\gcc0.gc0.count_reg__0 [4]),
        .I5(\gcc0.gc0.count_reg__0 [5]),
        .O(plusOp__15[5]));
LUT2 #(
    .INIT(4'h6)) 
     \gcc0.gc0.count[6]_i_1__0 
       (.I0(\n_0_gcc0.gc0.count[8]_i_2__0 ),
        .I1(\gcc0.gc0.count_reg__0 [6]),
        .O(plusOp__15[6]));
(* SOFT_HLUTNM = "soft_lutpair49" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gcc0.gc0.count[7]_i_1__0 
       (.I0(\n_0_gcc0.gc0.count[8]_i_2__0 ),
        .I1(\gcc0.gc0.count_reg__0 [6]),
        .I2(\gcc0.gc0.count_reg__0 [7]),
        .O(plusOp__15[7]));
(* SOFT_HLUTNM = "soft_lutpair49" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gcc0.gc0.count[8]_i_1__0 
       (.I0(\gcc0.gc0.count_reg__0 [6]),
        .I1(\n_0_gcc0.gc0.count[8]_i_2__0 ),
        .I2(\gcc0.gc0.count_reg__0 [7]),
        .I3(\gcc0.gc0.count_reg__0 [8]),
        .O(plusOp__15[8]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gcc0.gc0.count[8]_i_2__0 
       (.I0(\gcc0.gc0.count_reg__0 [5]),
        .I1(\gcc0.gc0.count_reg__0 [3]),
        .I2(\gcc0.gc0.count_reg__0 [1]),
        .I3(\gcc0.gc0.count_reg__0 [0]),
        .I4(\gcc0.gc0.count_reg__0 [2]),
        .I5(\gcc0.gc0.count_reg__0 [4]),
        .O(\n_0_gcc0.gc0.count[8]_i_2__0 ));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[0] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc0.count_reg__0 [0]),
        .Q(wr_pkt_count_i[0]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[1] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc0.count_reg__0 [1]),
        .Q(wr_pkt_count_i[1]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[2] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc0.count_reg__0 [2]),
        .Q(wr_pkt_count_i[2]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[3] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc0.count_reg__0 [3]),
        .Q(wr_pkt_count_i[3]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[4] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc0.count_reg__0 [4]),
        .Q(wr_pkt_count_i[4]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[5] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc0.count_reg__0 [5]),
        .Q(wr_pkt_count_i[5]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[6] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc0.count_reg__0 [6]),
        .Q(wr_pkt_count_i[6]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[7] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc0.count_reg__0 [7]),
        .Q(wr_pkt_count_i[7]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[8] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc0.count_reg__0 [8]),
        .Q(O7));
(* counter = "26" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gcc0.gc0.count_reg[0] 
       (.C(ACLK),
        .CE(E),
        .D(plusOp__15[0]),
        .PRE(AR),
        .Q(\gcc0.gc0.count_reg__0 [0]));
(* counter = "26" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[1] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__15[1]),
        .Q(\gcc0.gc0.count_reg__0 [1]));
(* counter = "26" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[2] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__15[2]),
        .Q(\gcc0.gc0.count_reg__0 [2]));
(* counter = "26" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[3] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__15[3]),
        .Q(\gcc0.gc0.count_reg__0 [3]));
(* counter = "26" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[4] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__15[4]),
        .Q(\gcc0.gc0.count_reg__0 [4]));
(* counter = "26" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[5] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__15[5]),
        .Q(\gcc0.gc0.count_reg__0 [5]));
(* counter = "26" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[6] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__15[6]),
        .Q(\gcc0.gc0.count_reg__0 [6]));
(* counter = "26" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[7] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__15[7]),
        .Q(\gcc0.gc0.count_reg__0 [7]));
(* counter = "26" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[8] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__15[8]),
        .Q(\gcc0.gc0.count_reg__0 [8]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__10 
       (.I0(wr_pkt_count_i[0]),
        .I1(O11[0]),
        .I2(wr_pkt_count_i[1]),
        .I3(O11[1]),
        .O(O8[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__9 
       (.I0(wr_pkt_count_i[0]),
        .I1(O12[0]),
        .I2(wr_pkt_count_i[1]),
        .I3(O12[1]),
        .O(O6[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__10 
       (.I0(wr_pkt_count_i[2]),
        .I1(O11[2]),
        .I2(wr_pkt_count_i[3]),
        .I3(O11[3]),
        .O(O8[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__9 
       (.I0(wr_pkt_count_i[2]),
        .I1(O12[2]),
        .I2(wr_pkt_count_i[3]),
        .I3(O12[3]),
        .O(O6[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__10 
       (.I0(wr_pkt_count_i[4]),
        .I1(O11[4]),
        .I2(wr_pkt_count_i[5]),
        .I3(O11[5]),
        .O(O8[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__9 
       (.I0(wr_pkt_count_i[4]),
        .I1(O12[4]),
        .I2(wr_pkt_count_i[5]),
        .I3(O12[5]),
        .O(O6[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__10 
       (.I0(wr_pkt_count_i[6]),
        .I1(O11[6]),
        .I2(wr_pkt_count_i[7]),
        .I3(O11[7]),
        .O(O8[3]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__9 
       (.I0(wr_pkt_count_i[6]),
        .I1(O12[6]),
        .I2(wr_pkt_count_i[7]),
        .I3(O12[7]),
        .O(O6[3]));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axis_intercon_421wr_bin_cntr_88
   (O6,
    O8,
    O7,
    O12,
    O11,
    E,
    ACLK,
    AR);
  output [3:0]O6;
  output [3:0]O8;
  output [0:0]O7;
  input [7:0]O12;
  input [7:0]O11;
  input [0:0]E;
  input ACLK;
  input [0:0]AR;

  wire ACLK;
  wire [0:0]AR;
  wire [0:0]E;
  wire [7:0]O11;
  wire [7:0]O12;
  wire [3:0]O6;
  wire [0:0]O7;
  wire [3:0]O8;
  wire [8:0]\gcc0.gc0.count_reg__0 ;
  wire \n_0_gcc0.gc0.count[8]_i_2__1 ;
  wire [8:0]plusOp__16;
  wire [7:0]wr_pkt_count_i;

LUT1 #(
    .INIT(2'h1)) 
     \gcc0.gc0.count[0]_i_1__1 
       (.I0(\gcc0.gc0.count_reg__0 [0]),
        .O(plusOp__16[0]));
(* SOFT_HLUTNM = "soft_lutpair31" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gcc0.gc0.count[1]_i_1__1 
       (.I0(\gcc0.gc0.count_reg__0 [0]),
        .I1(\gcc0.gc0.count_reg__0 [1]),
        .O(plusOp__16[1]));
(* SOFT_HLUTNM = "soft_lutpair31" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gcc0.gc0.count[2]_i_1__1 
       (.I0(\gcc0.gc0.count_reg__0 [0]),
        .I1(\gcc0.gc0.count_reg__0 [1]),
        .I2(\gcc0.gc0.count_reg__0 [2]),
        .O(plusOp__16[2]));
(* SOFT_HLUTNM = "soft_lutpair29" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gcc0.gc0.count[3]_i_1__1 
       (.I0(\gcc0.gc0.count_reg__0 [1]),
        .I1(\gcc0.gc0.count_reg__0 [0]),
        .I2(\gcc0.gc0.count_reg__0 [2]),
        .I3(\gcc0.gc0.count_reg__0 [3]),
        .O(plusOp__16[3]));
(* SOFT_HLUTNM = "soft_lutpair29" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \gcc0.gc0.count[4]_i_1__1 
       (.I0(\gcc0.gc0.count_reg__0 [2]),
        .I1(\gcc0.gc0.count_reg__0 [0]),
        .I2(\gcc0.gc0.count_reg__0 [1]),
        .I3(\gcc0.gc0.count_reg__0 [3]),
        .I4(\gcc0.gc0.count_reg__0 [4]),
        .O(plusOp__16[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \gcc0.gc0.count[5]_i_1__1 
       (.I0(\gcc0.gc0.count_reg__0 [3]),
        .I1(\gcc0.gc0.count_reg__0 [1]),
        .I2(\gcc0.gc0.count_reg__0 [0]),
        .I3(\gcc0.gc0.count_reg__0 [2]),
        .I4(\gcc0.gc0.count_reg__0 [4]),
        .I5(\gcc0.gc0.count_reg__0 [5]),
        .O(plusOp__16[5]));
LUT2 #(
    .INIT(4'h6)) 
     \gcc0.gc0.count[6]_i_1__1 
       (.I0(\n_0_gcc0.gc0.count[8]_i_2__1 ),
        .I1(\gcc0.gc0.count_reg__0 [6]),
        .O(plusOp__16[6]));
(* SOFT_HLUTNM = "soft_lutpair30" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gcc0.gc0.count[7]_i_1__1 
       (.I0(\n_0_gcc0.gc0.count[8]_i_2__1 ),
        .I1(\gcc0.gc0.count_reg__0 [6]),
        .I2(\gcc0.gc0.count_reg__0 [7]),
        .O(plusOp__16[7]));
(* SOFT_HLUTNM = "soft_lutpair30" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gcc0.gc0.count[8]_i_1__1 
       (.I0(\gcc0.gc0.count_reg__0 [6]),
        .I1(\n_0_gcc0.gc0.count[8]_i_2__1 ),
        .I2(\gcc0.gc0.count_reg__0 [7]),
        .I3(\gcc0.gc0.count_reg__0 [8]),
        .O(plusOp__16[8]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gcc0.gc0.count[8]_i_2__1 
       (.I0(\gcc0.gc0.count_reg__0 [5]),
        .I1(\gcc0.gc0.count_reg__0 [3]),
        .I2(\gcc0.gc0.count_reg__0 [1]),
        .I3(\gcc0.gc0.count_reg__0 [0]),
        .I4(\gcc0.gc0.count_reg__0 [2]),
        .I5(\gcc0.gc0.count_reg__0 [4]),
        .O(\n_0_gcc0.gc0.count[8]_i_2__1 ));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[0] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc0.count_reg__0 [0]),
        .Q(wr_pkt_count_i[0]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[1] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc0.count_reg__0 [1]),
        .Q(wr_pkt_count_i[1]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[2] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc0.count_reg__0 [2]),
        .Q(wr_pkt_count_i[2]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[3] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc0.count_reg__0 [3]),
        .Q(wr_pkt_count_i[3]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[4] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc0.count_reg__0 [4]),
        .Q(wr_pkt_count_i[4]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[5] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc0.count_reg__0 [5]),
        .Q(wr_pkt_count_i[5]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[6] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc0.count_reg__0 [6]),
        .Q(wr_pkt_count_i[6]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[7] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc0.count_reg__0 [7]),
        .Q(wr_pkt_count_i[7]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_d1_reg[8] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(\gcc0.gc0.count_reg__0 [8]),
        .Q(O7));
(* counter = "27" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gcc0.gc0.count_reg[0] 
       (.C(ACLK),
        .CE(E),
        .D(plusOp__16[0]),
        .PRE(AR),
        .Q(\gcc0.gc0.count_reg__0 [0]));
(* counter = "27" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[1] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__16[1]),
        .Q(\gcc0.gc0.count_reg__0 [1]));
(* counter = "27" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[2] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__16[2]),
        .Q(\gcc0.gc0.count_reg__0 [2]));
(* counter = "27" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[3] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__16[3]),
        .Q(\gcc0.gc0.count_reg__0 [3]));
(* counter = "27" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[4] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__16[4]),
        .Q(\gcc0.gc0.count_reg__0 [4]));
(* counter = "27" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[5] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__16[5]),
        .Q(\gcc0.gc0.count_reg__0 [5]));
(* counter = "27" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[6] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__16[6]),
        .Q(\gcc0.gc0.count_reg__0 [6]));
(* counter = "27" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[7] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__16[7]),
        .Q(\gcc0.gc0.count_reg__0 [7]));
(* counter = "27" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc0.count_reg[8] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__16[8]),
        .Q(\gcc0.gc0.count_reg__0 [8]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__16 
       (.I0(wr_pkt_count_i[0]),
        .I1(O12[0]),
        .I2(wr_pkt_count_i[1]),
        .I3(O12[1]),
        .O(O6[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__17 
       (.I0(wr_pkt_count_i[0]),
        .I1(O11[0]),
        .I2(wr_pkt_count_i[1]),
        .I3(O11[1]),
        .O(O8[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__16 
       (.I0(wr_pkt_count_i[2]),
        .I1(O12[2]),
        .I2(wr_pkt_count_i[3]),
        .I3(O12[3]),
        .O(O6[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__17 
       (.I0(wr_pkt_count_i[2]),
        .I1(O11[2]),
        .I2(wr_pkt_count_i[3]),
        .I3(O11[3]),
        .O(O8[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__16 
       (.I0(wr_pkt_count_i[4]),
        .I1(O12[4]),
        .I2(wr_pkt_count_i[5]),
        .I3(O12[5]),
        .O(O6[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__17 
       (.I0(wr_pkt_count_i[4]),
        .I1(O11[4]),
        .I2(wr_pkt_count_i[5]),
        .I3(O11[5]),
        .O(O8[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__16 
       (.I0(wr_pkt_count_i[6]),
        .I1(O12[6]),
        .I2(wr_pkt_count_i[7]),
        .I3(O12[7]),
        .O(O6[3]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__17 
       (.I0(wr_pkt_count_i[6]),
        .I1(O11[6]),
        .I2(wr_pkt_count_i[7]),
        .I3(O11[7]),
        .O(O8[3]));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axis_intercon_421wr_bin_cntr__parameterized0
   (Q,
    v1_reg_0,
    O1,
    v1_reg_1,
    v1_reg_2,
    v1_reg,
    O8,
    O4,
    I6,
    O9,
    I5,
    M00_AXIS_ACLK,
    AR);
  output [0:0]Q;
  output [3:0]v1_reg_0;
  output [8:0]O1;
  output [3:0]v1_reg_1;
  output [3:0]v1_reg_2;
  output [3:0]v1_reg;
  output [3:0]O8;
  output [0:0]O4;
  input [7:0]I6;
  input [7:0]O9;
  input I5;
  input M00_AXIS_ACLK;
  input [0:0]AR;

  wire [0:0]AR;
  wire I5;
  wire [7:0]I6;
  wire M00_AXIS_ACLK;
  wire [8:0]O1;
  wire [0:0]O4;
  wire [3:0]O8;
  wire [7:0]O9;
  wire [0:0]Q;
  wire \n_0_gcc0.gc1.count[8]_i_2__3 ;
  wire [8:0]plusOp__11;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire [3:0]v1_reg_1;
  wire [3:0]v1_reg_2;
  wire [7:0]wr_pntr_plus1;
  wire [7:0]wr_pntr_plus2;

(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair97" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gcc0.gc1.count[0]_i_1__3 
       (.I0(wr_pntr_plus2[0]),
        .O(plusOp__11[0]));
LUT2 #(
    .INIT(4'h6)) 
     \gcc0.gc1.count[1]_i_1__3 
       (.I0(wr_pntr_plus2[0]),
        .I1(wr_pntr_plus2[1]),
        .O(plusOp__11[1]));
(* SOFT_HLUTNM = "soft_lutpair97" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gcc0.gc1.count[2]_i_1__3 
       (.I0(wr_pntr_plus2[0]),
        .I1(wr_pntr_plus2[1]),
        .I2(wr_pntr_plus2[2]),
        .O(plusOp__11[2]));
(* SOFT_HLUTNM = "soft_lutpair95" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gcc0.gc1.count[3]_i_1__3 
       (.I0(wr_pntr_plus2[1]),
        .I1(wr_pntr_plus2[0]),
        .I2(wr_pntr_plus2[2]),
        .I3(wr_pntr_plus2[3]),
        .O(plusOp__11[3]));
(* SOFT_HLUTNM = "soft_lutpair95" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \gcc0.gc1.count[4]_i_1__3 
       (.I0(wr_pntr_plus2[2]),
        .I1(wr_pntr_plus2[0]),
        .I2(wr_pntr_plus2[1]),
        .I3(wr_pntr_plus2[3]),
        .I4(wr_pntr_plus2[4]),
        .O(plusOp__11[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \gcc0.gc1.count[5]_i_1__3 
       (.I0(wr_pntr_plus2[3]),
        .I1(wr_pntr_plus2[1]),
        .I2(wr_pntr_plus2[0]),
        .I3(wr_pntr_plus2[2]),
        .I4(wr_pntr_plus2[4]),
        .I5(wr_pntr_plus2[5]),
        .O(plusOp__11[5]));
LUT2 #(
    .INIT(4'h6)) 
     \gcc0.gc1.count[6]_i_1__3 
       (.I0(\n_0_gcc0.gc1.count[8]_i_2__3 ),
        .I1(wr_pntr_plus2[6]),
        .O(plusOp__11[6]));
(* SOFT_HLUTNM = "soft_lutpair96" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gcc0.gc1.count[7]_i_1__3 
       (.I0(\n_0_gcc0.gc1.count[8]_i_2__3 ),
        .I1(wr_pntr_plus2[6]),
        .I2(wr_pntr_plus2[7]),
        .O(plusOp__11[7]));
(* SOFT_HLUTNM = "soft_lutpair96" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gcc0.gc1.count[8]_i_1__3 
       (.I0(wr_pntr_plus2[6]),
        .I1(\n_0_gcc0.gc1.count[8]_i_2__3 ),
        .I2(wr_pntr_plus2[7]),
        .I3(Q),
        .O(plusOp__11[8]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gcc0.gc1.count[8]_i_2__3 
       (.I0(wr_pntr_plus2[5]),
        .I1(wr_pntr_plus2[3]),
        .I2(wr_pntr_plus2[1]),
        .I3(wr_pntr_plus2[0]),
        .I4(wr_pntr_plus2[2]),
        .I5(wr_pntr_plus2[4]),
        .O(\n_0_gcc0.gc1.count[8]_i_2__3 ));
FDPE #(
    .INIT(1'b1)) 
     \gcc0.gc1.count_d1_reg[0] 
       (.C(M00_AXIS_ACLK),
        .CE(I5),
        .D(wr_pntr_plus2[0]),
        .PRE(AR),
        .Q(wr_pntr_plus1[0]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d1_reg[1] 
       (.C(M00_AXIS_ACLK),
        .CE(I5),
        .CLR(AR),
        .D(wr_pntr_plus2[1]),
        .Q(wr_pntr_plus1[1]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d1_reg[2] 
       (.C(M00_AXIS_ACLK),
        .CE(I5),
        .CLR(AR),
        .D(wr_pntr_plus2[2]),
        .Q(wr_pntr_plus1[2]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d1_reg[3] 
       (.C(M00_AXIS_ACLK),
        .CE(I5),
        .CLR(AR),
        .D(wr_pntr_plus2[3]),
        .Q(wr_pntr_plus1[3]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d1_reg[4] 
       (.C(M00_AXIS_ACLK),
        .CE(I5),
        .CLR(AR),
        .D(wr_pntr_plus2[4]),
        .Q(wr_pntr_plus1[4]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d1_reg[5] 
       (.C(M00_AXIS_ACLK),
        .CE(I5),
        .CLR(AR),
        .D(wr_pntr_plus2[5]),
        .Q(wr_pntr_plus1[5]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d1_reg[6] 
       (.C(M00_AXIS_ACLK),
        .CE(I5),
        .CLR(AR),
        .D(wr_pntr_plus2[6]),
        .Q(wr_pntr_plus1[6]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d1_reg[7] 
       (.C(M00_AXIS_ACLK),
        .CE(I5),
        .CLR(AR),
        .D(wr_pntr_plus2[7]),
        .Q(wr_pntr_plus1[7]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d1_reg[8] 
       (.C(M00_AXIS_ACLK),
        .CE(I5),
        .CLR(AR),
        .D(Q),
        .Q(O4));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d2_reg[0] 
       (.C(M00_AXIS_ACLK),
        .CE(I5),
        .CLR(AR),
        .D(wr_pntr_plus1[0]),
        .Q(O1[0]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d2_reg[1] 
       (.C(M00_AXIS_ACLK),
        .CE(I5),
        .CLR(AR),
        .D(wr_pntr_plus1[1]),
        .Q(O1[1]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d2_reg[2] 
       (.C(M00_AXIS_ACLK),
        .CE(I5),
        .CLR(AR),
        .D(wr_pntr_plus1[2]),
        .Q(O1[2]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d2_reg[3] 
       (.C(M00_AXIS_ACLK),
        .CE(I5),
        .CLR(AR),
        .D(wr_pntr_plus1[3]),
        .Q(O1[3]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d2_reg[4] 
       (.C(M00_AXIS_ACLK),
        .CE(I5),
        .CLR(AR),
        .D(wr_pntr_plus1[4]),
        .Q(O1[4]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d2_reg[5] 
       (.C(M00_AXIS_ACLK),
        .CE(I5),
        .CLR(AR),
        .D(wr_pntr_plus1[5]),
        .Q(O1[5]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d2_reg[6] 
       (.C(M00_AXIS_ACLK),
        .CE(I5),
        .CLR(AR),
        .D(wr_pntr_plus1[6]),
        .Q(O1[6]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d2_reg[7] 
       (.C(M00_AXIS_ACLK),
        .CE(I5),
        .CLR(AR),
        .D(wr_pntr_plus1[7]),
        .Q(O1[7]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d2_reg[8] 
       (.C(M00_AXIS_ACLK),
        .CE(I5),
        .CLR(AR),
        .D(O4),
        .Q(O1[8]));
(* counter = "22" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_reg[0] 
       (.C(M00_AXIS_ACLK),
        .CE(I5),
        .CLR(AR),
        .D(plusOp__11[0]),
        .Q(wr_pntr_plus2[0]));
(* counter = "22" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gcc0.gc1.count_reg[1] 
       (.C(M00_AXIS_ACLK),
        .CE(I5),
        .D(plusOp__11[1]),
        .PRE(AR),
        .Q(wr_pntr_plus2[1]));
(* counter = "22" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_reg[2] 
       (.C(M00_AXIS_ACLK),
        .CE(I5),
        .CLR(AR),
        .D(plusOp__11[2]),
        .Q(wr_pntr_plus2[2]));
(* counter = "22" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_reg[3] 
       (.C(M00_AXIS_ACLK),
        .CE(I5),
        .CLR(AR),
        .D(plusOp__11[3]),
        .Q(wr_pntr_plus2[3]));
(* counter = "22" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_reg[4] 
       (.C(M00_AXIS_ACLK),
        .CE(I5),
        .CLR(AR),
        .D(plusOp__11[4]),
        .Q(wr_pntr_plus2[4]));
(* counter = "22" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_reg[5] 
       (.C(M00_AXIS_ACLK),
        .CE(I5),
        .CLR(AR),
        .D(plusOp__11[5]),
        .Q(wr_pntr_plus2[5]));
(* counter = "22" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_reg[6] 
       (.C(M00_AXIS_ACLK),
        .CE(I5),
        .CLR(AR),
        .D(plusOp__11[6]),
        .Q(wr_pntr_plus2[6]));
(* counter = "22" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_reg[7] 
       (.C(M00_AXIS_ACLK),
        .CE(I5),
        .CLR(AR),
        .D(plusOp__11[7]),
        .Q(wr_pntr_plus2[7]));
(* counter = "22" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_reg[8] 
       (.C(M00_AXIS_ACLK),
        .CE(I5),
        .CLR(AR),
        .D(plusOp__11[8]),
        .Q(Q));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__27 
       (.I0(O1[0]),
        .I1(I6[0]),
        .I2(O1[1]),
        .I3(I6[1]),
        .O(v1_reg_0[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__28 
       (.I0(wr_pntr_plus1[0]),
        .I1(I6[0]),
        .I2(wr_pntr_plus1[1]),
        .I3(I6[1]),
        .O(v1_reg_1[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__29 
       (.I0(wr_pntr_plus2[0]),
        .I1(I6[0]),
        .I2(wr_pntr_plus2[1]),
        .I3(I6[1]),
        .O(v1_reg_2[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__32 
       (.I0(O1[0]),
        .I1(I6[0]),
        .I2(O1[1]),
        .I3(I6[1]),
        .O(v1_reg[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__33 
       (.I0(O1[0]),
        .I1(O9[0]),
        .I2(O1[1]),
        .I3(O9[1]),
        .O(O8[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__27 
       (.I0(O1[2]),
        .I1(I6[2]),
        .I2(O1[3]),
        .I3(I6[3]),
        .O(v1_reg_0[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__28 
       (.I0(wr_pntr_plus1[2]),
        .I1(I6[2]),
        .I2(wr_pntr_plus1[3]),
        .I3(I6[3]),
        .O(v1_reg_1[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__29 
       (.I0(wr_pntr_plus2[2]),
        .I1(I6[2]),
        .I2(wr_pntr_plus2[3]),
        .I3(I6[3]),
        .O(v1_reg_2[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__32 
       (.I0(O1[2]),
        .I1(I6[2]),
        .I2(O1[3]),
        .I3(I6[3]),
        .O(v1_reg[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__33 
       (.I0(O1[2]),
        .I1(O9[2]),
        .I2(O1[3]),
        .I3(O9[3]),
        .O(O8[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__27 
       (.I0(O1[4]),
        .I1(I6[4]),
        .I2(O1[5]),
        .I3(I6[5]),
        .O(v1_reg_0[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__28 
       (.I0(wr_pntr_plus1[4]),
        .I1(I6[4]),
        .I2(wr_pntr_plus1[5]),
        .I3(I6[5]),
        .O(v1_reg_1[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__29 
       (.I0(wr_pntr_plus2[4]),
        .I1(I6[4]),
        .I2(wr_pntr_plus2[5]),
        .I3(I6[5]),
        .O(v1_reg_2[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__32 
       (.I0(O1[4]),
        .I1(I6[4]),
        .I2(O1[5]),
        .I3(I6[5]),
        .O(v1_reg[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__33 
       (.I0(O1[4]),
        .I1(O9[4]),
        .I2(O1[5]),
        .I3(O9[5]),
        .O(O8[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__27 
       (.I0(O1[6]),
        .I1(I6[6]),
        .I2(O1[7]),
        .I3(I6[7]),
        .O(v1_reg_0[3]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__28 
       (.I0(wr_pntr_plus1[6]),
        .I1(I6[6]),
        .I2(wr_pntr_plus1[7]),
        .I3(I6[7]),
        .O(v1_reg_1[3]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__29 
       (.I0(wr_pntr_plus2[6]),
        .I1(I6[6]),
        .I2(wr_pntr_plus2[7]),
        .I3(I6[7]),
        .O(v1_reg_2[3]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__32 
       (.I0(O1[6]),
        .I1(I6[6]),
        .I2(O1[7]),
        .I3(I6[7]),
        .O(v1_reg[3]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__33 
       (.I0(O1[6]),
        .I1(O9[6]),
        .I2(O1[7]),
        .I3(O9[7]),
        .O(O8[3]));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axis_intercon_421wr_bin_cntr__parameterized0_120
   (Q,
    v1_reg_0,
    O1,
    v1_reg_1,
    v1_reg_2,
    v1_reg,
    O9,
    O4,
    O5,
    O10,
    E,
    ACLK,
    AR);
  output [0:0]Q;
  output [3:0]v1_reg_0;
  output [8:0]O1;
  output [3:0]v1_reg_1;
  output [3:0]v1_reg_2;
  output [3:0]v1_reg;
  output [3:0]O9;
  output [0:0]O4;
  input [7:0]O5;
  input [7:0]O10;
  input [0:0]E;
  input ACLK;
  input [0:0]AR;

  wire ACLK;
  wire [0:0]AR;
  wire [0:0]E;
  wire [8:0]O1;
  wire [7:0]O10;
  wire [0:0]O4;
  wire [7:0]O5;
  wire [3:0]O9;
  wire [0:0]Q;
  wire \n_0_gcc0.gc1.count[8]_i_2__2 ;
  wire [8:0]plusOp__8;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire [3:0]v1_reg_1;
  wire [3:0]v1_reg_2;
  wire [7:0]wr_pntr_plus1;
  wire [7:0]wr_pntr_plus2;

(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair17" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gcc0.gc1.count[0]_i_1__2 
       (.I0(wr_pntr_plus2[0]),
        .O(plusOp__8[0]));
LUT2 #(
    .INIT(4'h6)) 
     \gcc0.gc1.count[1]_i_1__2 
       (.I0(wr_pntr_plus2[0]),
        .I1(wr_pntr_plus2[1]),
        .O(plusOp__8[1]));
(* SOFT_HLUTNM = "soft_lutpair17" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gcc0.gc1.count[2]_i_1__2 
       (.I0(wr_pntr_plus2[0]),
        .I1(wr_pntr_plus2[1]),
        .I2(wr_pntr_plus2[2]),
        .O(plusOp__8[2]));
(* SOFT_HLUTNM = "soft_lutpair15" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gcc0.gc1.count[3]_i_1__2 
       (.I0(wr_pntr_plus2[1]),
        .I1(wr_pntr_plus2[0]),
        .I2(wr_pntr_plus2[2]),
        .I3(wr_pntr_plus2[3]),
        .O(plusOp__8[3]));
(* SOFT_HLUTNM = "soft_lutpair15" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \gcc0.gc1.count[4]_i_1__2 
       (.I0(wr_pntr_plus2[2]),
        .I1(wr_pntr_plus2[0]),
        .I2(wr_pntr_plus2[1]),
        .I3(wr_pntr_plus2[3]),
        .I4(wr_pntr_plus2[4]),
        .O(plusOp__8[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \gcc0.gc1.count[5]_i_1__2 
       (.I0(wr_pntr_plus2[3]),
        .I1(wr_pntr_plus2[1]),
        .I2(wr_pntr_plus2[0]),
        .I3(wr_pntr_plus2[2]),
        .I4(wr_pntr_plus2[4]),
        .I5(wr_pntr_plus2[5]),
        .O(plusOp__8[5]));
LUT2 #(
    .INIT(4'h6)) 
     \gcc0.gc1.count[6]_i_1__2 
       (.I0(\n_0_gcc0.gc1.count[8]_i_2__2 ),
        .I1(wr_pntr_plus2[6]),
        .O(plusOp__8[6]));
(* SOFT_HLUTNM = "soft_lutpair16" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gcc0.gc1.count[7]_i_1__2 
       (.I0(\n_0_gcc0.gc1.count[8]_i_2__2 ),
        .I1(wr_pntr_plus2[6]),
        .I2(wr_pntr_plus2[7]),
        .O(plusOp__8[7]));
(* SOFT_HLUTNM = "soft_lutpair16" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gcc0.gc1.count[8]_i_1__2 
       (.I0(wr_pntr_plus2[6]),
        .I1(\n_0_gcc0.gc1.count[8]_i_2__2 ),
        .I2(wr_pntr_plus2[7]),
        .I3(Q),
        .O(plusOp__8[8]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gcc0.gc1.count[8]_i_2__2 
       (.I0(wr_pntr_plus2[5]),
        .I1(wr_pntr_plus2[3]),
        .I2(wr_pntr_plus2[1]),
        .I3(wr_pntr_plus2[0]),
        .I4(wr_pntr_plus2[2]),
        .I5(wr_pntr_plus2[4]),
        .O(\n_0_gcc0.gc1.count[8]_i_2__2 ));
FDPE #(
    .INIT(1'b1)) 
     \gcc0.gc1.count_d1_reg[0] 
       (.C(ACLK),
        .CE(E),
        .D(wr_pntr_plus2[0]),
        .PRE(AR),
        .Q(wr_pntr_plus1[0]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d1_reg[1] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[1]),
        .Q(wr_pntr_plus1[1]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d1_reg[2] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[2]),
        .Q(wr_pntr_plus1[2]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d1_reg[3] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[3]),
        .Q(wr_pntr_plus1[3]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d1_reg[4] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[4]),
        .Q(wr_pntr_plus1[4]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d1_reg[5] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[5]),
        .Q(wr_pntr_plus1[5]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d1_reg[6] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[6]),
        .Q(wr_pntr_plus1[6]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d1_reg[7] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[7]),
        .Q(wr_pntr_plus1[7]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d1_reg[8] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(Q),
        .Q(O4));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d2_reg[0] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus1[0]),
        .Q(O1[0]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d2_reg[1] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus1[1]),
        .Q(O1[1]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d2_reg[2] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus1[2]),
        .Q(O1[2]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d2_reg[3] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus1[3]),
        .Q(O1[3]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d2_reg[4] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus1[4]),
        .Q(O1[4]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d2_reg[5] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus1[5]),
        .Q(O1[5]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d2_reg[6] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus1[6]),
        .Q(O1[6]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d2_reg[7] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus1[7]),
        .Q(O1[7]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d2_reg[8] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(O4),
        .Q(O1[8]));
(* counter = "19" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_reg[0] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__8[0]),
        .Q(wr_pntr_plus2[0]));
(* counter = "19" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gcc0.gc1.count_reg[1] 
       (.C(ACLK),
        .CE(E),
        .D(plusOp__8[1]),
        .PRE(AR),
        .Q(wr_pntr_plus2[1]));
(* counter = "19" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_reg[2] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__8[2]),
        .Q(wr_pntr_plus2[2]));
(* counter = "19" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_reg[3] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__8[3]),
        .Q(wr_pntr_plus2[3]));
(* counter = "19" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_reg[4] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__8[4]),
        .Q(wr_pntr_plus2[4]));
(* counter = "19" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_reg[5] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__8[5]),
        .Q(wr_pntr_plus2[5]));
(* counter = "19" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_reg[6] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__8[6]),
        .Q(wr_pntr_plus2[6]));
(* counter = "19" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_reg[7] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__8[7]),
        .Q(wr_pntr_plus2[7]));
(* counter = "19" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_reg[8] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__8[8]),
        .Q(Q));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__20 
       (.I0(O1[0]),
        .I1(O5[0]),
        .I2(O1[1]),
        .I3(O5[1]),
        .O(v1_reg_0[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__21 
       (.I0(wr_pntr_plus1[0]),
        .I1(O5[0]),
        .I2(wr_pntr_plus1[1]),
        .I3(O5[1]),
        .O(v1_reg_1[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__22 
       (.I0(wr_pntr_plus2[0]),
        .I1(O5[0]),
        .I2(wr_pntr_plus2[1]),
        .I3(O5[1]),
        .O(v1_reg_2[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__25 
       (.I0(O1[0]),
        .I1(O5[0]),
        .I2(O1[1]),
        .I3(O5[1]),
        .O(v1_reg[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__26 
       (.I0(O1[0]),
        .I1(O10[0]),
        .I2(O1[1]),
        .I3(O10[1]),
        .O(O9[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__20 
       (.I0(O1[2]),
        .I1(O5[2]),
        .I2(O1[3]),
        .I3(O5[3]),
        .O(v1_reg_0[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__21 
       (.I0(wr_pntr_plus1[2]),
        .I1(O5[2]),
        .I2(wr_pntr_plus1[3]),
        .I3(O5[3]),
        .O(v1_reg_1[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__22 
       (.I0(wr_pntr_plus2[2]),
        .I1(O5[2]),
        .I2(wr_pntr_plus2[3]),
        .I3(O5[3]),
        .O(v1_reg_2[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__25 
       (.I0(O1[2]),
        .I1(O5[2]),
        .I2(O1[3]),
        .I3(O5[3]),
        .O(v1_reg[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__26 
       (.I0(O1[2]),
        .I1(O10[2]),
        .I2(O1[3]),
        .I3(O10[3]),
        .O(O9[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__20 
       (.I0(O1[4]),
        .I1(O5[4]),
        .I2(O1[5]),
        .I3(O5[5]),
        .O(v1_reg_0[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__21 
       (.I0(wr_pntr_plus1[4]),
        .I1(O5[4]),
        .I2(wr_pntr_plus1[5]),
        .I3(O5[5]),
        .O(v1_reg_1[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__22 
       (.I0(wr_pntr_plus2[4]),
        .I1(O5[4]),
        .I2(wr_pntr_plus2[5]),
        .I3(O5[5]),
        .O(v1_reg_2[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__25 
       (.I0(O1[4]),
        .I1(O5[4]),
        .I2(O1[5]),
        .I3(O5[5]),
        .O(v1_reg[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__26 
       (.I0(O1[4]),
        .I1(O10[4]),
        .I2(O1[5]),
        .I3(O10[5]),
        .O(O9[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__20 
       (.I0(O1[6]),
        .I1(O5[6]),
        .I2(O1[7]),
        .I3(O5[7]),
        .O(v1_reg_0[3]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__21 
       (.I0(wr_pntr_plus1[6]),
        .I1(O5[6]),
        .I2(wr_pntr_plus1[7]),
        .I3(O5[7]),
        .O(v1_reg_1[3]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__22 
       (.I0(wr_pntr_plus2[6]),
        .I1(O5[6]),
        .I2(wr_pntr_plus2[7]),
        .I3(O5[7]),
        .O(v1_reg_2[3]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__25 
       (.I0(O1[6]),
        .I1(O5[6]),
        .I2(O1[7]),
        .I3(O5[7]),
        .O(v1_reg[3]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__26 
       (.I0(O1[6]),
        .I1(O10[6]),
        .I2(O1[7]),
        .I3(O10[7]),
        .O(O9[3]));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axis_intercon_421wr_bin_cntr__parameterized0_30
   (Q,
    v1_reg_0,
    O1,
    v1_reg_1,
    v1_reg_2,
    v1_reg,
    O9,
    O4,
    O5,
    O10,
    E,
    ACLK,
    AR);
  output [0:0]Q;
  output [3:0]v1_reg_0;
  output [8:0]O1;
  output [3:0]v1_reg_1;
  output [3:0]v1_reg_2;
  output [3:0]v1_reg;
  output [3:0]O9;
  output [0:0]O4;
  input [7:0]O5;
  input [7:0]O10;
  input [0:0]E;
  input ACLK;
  input [0:0]AR;

  wire ACLK;
  wire [0:0]AR;
  wire [0:0]E;
  wire [8:0]O1;
  wire [7:0]O10;
  wire [0:0]O4;
  wire [7:0]O5;
  wire [3:0]O9;
  wire [0:0]Q;
  wire \n_0_gcc0.gc1.count[8]_i_2 ;
  wire [8:0]plusOp;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire [3:0]v1_reg_1;
  wire [3:0]v1_reg_2;
  wire [7:0]wr_pntr_plus1;
  wire [7:0]wr_pntr_plus2;

(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair74" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gcc0.gc1.count[0]_i_1 
       (.I0(wr_pntr_plus2[0]),
        .O(plusOp[0]));
LUT2 #(
    .INIT(4'h6)) 
     \gcc0.gc1.count[1]_i_1 
       (.I0(wr_pntr_plus2[0]),
        .I1(wr_pntr_plus2[1]),
        .O(plusOp[1]));
(* SOFT_HLUTNM = "soft_lutpair74" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gcc0.gc1.count[2]_i_1 
       (.I0(wr_pntr_plus2[0]),
        .I1(wr_pntr_plus2[1]),
        .I2(wr_pntr_plus2[2]),
        .O(plusOp[2]));
(* SOFT_HLUTNM = "soft_lutpair72" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gcc0.gc1.count[3]_i_1 
       (.I0(wr_pntr_plus2[1]),
        .I1(wr_pntr_plus2[0]),
        .I2(wr_pntr_plus2[2]),
        .I3(wr_pntr_plus2[3]),
        .O(plusOp[3]));
(* SOFT_HLUTNM = "soft_lutpair72" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \gcc0.gc1.count[4]_i_1 
       (.I0(wr_pntr_plus2[2]),
        .I1(wr_pntr_plus2[0]),
        .I2(wr_pntr_plus2[1]),
        .I3(wr_pntr_plus2[3]),
        .I4(wr_pntr_plus2[4]),
        .O(plusOp[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \gcc0.gc1.count[5]_i_1 
       (.I0(wr_pntr_plus2[3]),
        .I1(wr_pntr_plus2[1]),
        .I2(wr_pntr_plus2[0]),
        .I3(wr_pntr_plus2[2]),
        .I4(wr_pntr_plus2[4]),
        .I5(wr_pntr_plus2[5]),
        .O(plusOp[5]));
LUT2 #(
    .INIT(4'h6)) 
     \gcc0.gc1.count[6]_i_1 
       (.I0(\n_0_gcc0.gc1.count[8]_i_2 ),
        .I1(wr_pntr_plus2[6]),
        .O(plusOp[6]));
(* SOFT_HLUTNM = "soft_lutpair73" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gcc0.gc1.count[7]_i_1 
       (.I0(\n_0_gcc0.gc1.count[8]_i_2 ),
        .I1(wr_pntr_plus2[6]),
        .I2(wr_pntr_plus2[7]),
        .O(plusOp[7]));
(* SOFT_HLUTNM = "soft_lutpair73" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gcc0.gc1.count[8]_i_1 
       (.I0(wr_pntr_plus2[6]),
        .I1(\n_0_gcc0.gc1.count[8]_i_2 ),
        .I2(wr_pntr_plus2[7]),
        .I3(Q),
        .O(plusOp[8]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gcc0.gc1.count[8]_i_2 
       (.I0(wr_pntr_plus2[5]),
        .I1(wr_pntr_plus2[3]),
        .I2(wr_pntr_plus2[1]),
        .I3(wr_pntr_plus2[0]),
        .I4(wr_pntr_plus2[2]),
        .I5(wr_pntr_plus2[4]),
        .O(\n_0_gcc0.gc1.count[8]_i_2 ));
FDPE #(
    .INIT(1'b1)) 
     \gcc0.gc1.count_d1_reg[0] 
       (.C(ACLK),
        .CE(E),
        .D(wr_pntr_plus2[0]),
        .PRE(AR),
        .Q(wr_pntr_plus1[0]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d1_reg[1] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[1]),
        .Q(wr_pntr_plus1[1]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d1_reg[2] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[2]),
        .Q(wr_pntr_plus1[2]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d1_reg[3] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[3]),
        .Q(wr_pntr_plus1[3]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d1_reg[4] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[4]),
        .Q(wr_pntr_plus1[4]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d1_reg[5] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[5]),
        .Q(wr_pntr_plus1[5]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d1_reg[6] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[6]),
        .Q(wr_pntr_plus1[6]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d1_reg[7] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[7]),
        .Q(wr_pntr_plus1[7]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d1_reg[8] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(Q),
        .Q(O4));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d2_reg[0] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus1[0]),
        .Q(O1[0]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d2_reg[1] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus1[1]),
        .Q(O1[1]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d2_reg[2] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus1[2]),
        .Q(O1[2]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d2_reg[3] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus1[3]),
        .Q(O1[3]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d2_reg[4] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus1[4]),
        .Q(O1[4]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d2_reg[5] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus1[5]),
        .Q(O1[5]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d2_reg[6] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus1[6]),
        .Q(O1[6]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d2_reg[7] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus1[7]),
        .Q(O1[7]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d2_reg[8] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(O4),
        .Q(O1[8]));
(* counter = "10" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_reg[0] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp[0]),
        .Q(wr_pntr_plus2[0]));
(* counter = "10" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gcc0.gc1.count_reg[1] 
       (.C(ACLK),
        .CE(E),
        .D(plusOp[1]),
        .PRE(AR),
        .Q(wr_pntr_plus2[1]));
(* counter = "10" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_reg[2] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp[2]),
        .Q(wr_pntr_plus2[2]));
(* counter = "10" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_reg[3] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp[3]),
        .Q(wr_pntr_plus2[3]));
(* counter = "10" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_reg[4] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp[4]),
        .Q(wr_pntr_plus2[4]));
(* counter = "10" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_reg[5] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp[5]),
        .Q(wr_pntr_plus2[5]));
(* counter = "10" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_reg[6] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp[6]),
        .Q(wr_pntr_plus2[6]));
(* counter = "10" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_reg[7] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp[7]),
        .Q(wr_pntr_plus2[7]));
(* counter = "10" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_reg[8] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp[8]),
        .Q(Q));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1 
       (.I0(O1[0]),
        .I1(O5[0]),
        .I2(O1[1]),
        .I3(O5[1]),
        .O(v1_reg_0[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__0 
       (.I0(wr_pntr_plus1[0]),
        .I1(O5[0]),
        .I2(wr_pntr_plus1[1]),
        .I3(O5[1]),
        .O(v1_reg_1[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__1 
       (.I0(wr_pntr_plus2[0]),
        .I1(O5[0]),
        .I2(wr_pntr_plus2[1]),
        .I3(O5[1]),
        .O(v1_reg_2[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__4 
       (.I0(O1[0]),
        .I1(O5[0]),
        .I2(O1[1]),
        .I3(O5[1]),
        .O(v1_reg[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__5 
       (.I0(O1[0]),
        .I1(O10[0]),
        .I2(O1[1]),
        .I3(O10[1]),
        .O(O9[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1 
       (.I0(O1[2]),
        .I1(O5[2]),
        .I2(O1[3]),
        .I3(O5[3]),
        .O(v1_reg_0[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__0 
       (.I0(wr_pntr_plus1[2]),
        .I1(O5[2]),
        .I2(wr_pntr_plus1[3]),
        .I3(O5[3]),
        .O(v1_reg_1[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__1 
       (.I0(wr_pntr_plus2[2]),
        .I1(O5[2]),
        .I2(wr_pntr_plus2[3]),
        .I3(O5[3]),
        .O(v1_reg_2[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__4 
       (.I0(O1[2]),
        .I1(O5[2]),
        .I2(O1[3]),
        .I3(O5[3]),
        .O(v1_reg[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__5 
       (.I0(O1[2]),
        .I1(O10[2]),
        .I2(O1[3]),
        .I3(O10[3]),
        .O(O9[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1 
       (.I0(O1[4]),
        .I1(O5[4]),
        .I2(O1[5]),
        .I3(O5[5]),
        .O(v1_reg_0[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__0 
       (.I0(wr_pntr_plus1[4]),
        .I1(O5[4]),
        .I2(wr_pntr_plus1[5]),
        .I3(O5[5]),
        .O(v1_reg_1[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__1 
       (.I0(wr_pntr_plus2[4]),
        .I1(O5[4]),
        .I2(wr_pntr_plus2[5]),
        .I3(O5[5]),
        .O(v1_reg_2[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__4 
       (.I0(O1[4]),
        .I1(O5[4]),
        .I2(O1[5]),
        .I3(O5[5]),
        .O(v1_reg[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__5 
       (.I0(O1[4]),
        .I1(O10[4]),
        .I2(O1[5]),
        .I3(O10[5]),
        .O(O9[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1 
       (.I0(O1[6]),
        .I1(O5[6]),
        .I2(O1[7]),
        .I3(O5[7]),
        .O(v1_reg_0[3]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__0 
       (.I0(wr_pntr_plus1[6]),
        .I1(O5[6]),
        .I2(wr_pntr_plus1[7]),
        .I3(O5[7]),
        .O(v1_reg_1[3]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__1 
       (.I0(wr_pntr_plus2[6]),
        .I1(O5[6]),
        .I2(wr_pntr_plus2[7]),
        .I3(O5[7]),
        .O(v1_reg_2[3]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__4 
       (.I0(O1[6]),
        .I1(O5[6]),
        .I2(O1[7]),
        .I3(O5[7]),
        .O(v1_reg[3]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__5 
       (.I0(O1[6]),
        .I1(O10[6]),
        .I2(O1[7]),
        .I3(O10[7]),
        .O(O9[3]));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axis_intercon_421wr_bin_cntr__parameterized0_60
   (Q,
    v1_reg_0,
    O1,
    v1_reg_1,
    v1_reg_2,
    v1_reg,
    O9,
    O4,
    O5,
    O10,
    E,
    ACLK,
    AR);
  output [0:0]Q;
  output [3:0]v1_reg_0;
  output [8:0]O1;
  output [3:0]v1_reg_1;
  output [3:0]v1_reg_2;
  output [3:0]v1_reg;
  output [3:0]O9;
  output [0:0]O4;
  input [7:0]O5;
  input [7:0]O10;
  input [0:0]E;
  input ACLK;
  input [0:0]AR;

  wire ACLK;
  wire [0:0]AR;
  wire [0:0]E;
  wire [8:0]O1;
  wire [7:0]O10;
  wire [0:0]O4;
  wire [7:0]O5;
  wire [3:0]O9;
  wire [0:0]Q;
  wire \n_0_gcc0.gc1.count[8]_i_2__0 ;
  wire [8:0]plusOp__2;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire [3:0]v1_reg_1;
  wire [3:0]v1_reg_2;
  wire [7:0]wr_pntr_plus1;
  wire [7:0]wr_pntr_plus2;

(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair55" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gcc0.gc1.count[0]_i_1__0 
       (.I0(wr_pntr_plus2[0]),
        .O(plusOp__2[0]));
LUT2 #(
    .INIT(4'h6)) 
     \gcc0.gc1.count[1]_i_1__0 
       (.I0(wr_pntr_plus2[0]),
        .I1(wr_pntr_plus2[1]),
        .O(plusOp__2[1]));
(* SOFT_HLUTNM = "soft_lutpair55" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gcc0.gc1.count[2]_i_1__0 
       (.I0(wr_pntr_plus2[0]),
        .I1(wr_pntr_plus2[1]),
        .I2(wr_pntr_plus2[2]),
        .O(plusOp__2[2]));
(* SOFT_HLUTNM = "soft_lutpair53" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gcc0.gc1.count[3]_i_1__0 
       (.I0(wr_pntr_plus2[1]),
        .I1(wr_pntr_plus2[0]),
        .I2(wr_pntr_plus2[2]),
        .I3(wr_pntr_plus2[3]),
        .O(plusOp__2[3]));
(* SOFT_HLUTNM = "soft_lutpair53" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \gcc0.gc1.count[4]_i_1__0 
       (.I0(wr_pntr_plus2[2]),
        .I1(wr_pntr_plus2[0]),
        .I2(wr_pntr_plus2[1]),
        .I3(wr_pntr_plus2[3]),
        .I4(wr_pntr_plus2[4]),
        .O(plusOp__2[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \gcc0.gc1.count[5]_i_1__0 
       (.I0(wr_pntr_plus2[3]),
        .I1(wr_pntr_plus2[1]),
        .I2(wr_pntr_plus2[0]),
        .I3(wr_pntr_plus2[2]),
        .I4(wr_pntr_plus2[4]),
        .I5(wr_pntr_plus2[5]),
        .O(plusOp__2[5]));
LUT2 #(
    .INIT(4'h6)) 
     \gcc0.gc1.count[6]_i_1__0 
       (.I0(\n_0_gcc0.gc1.count[8]_i_2__0 ),
        .I1(wr_pntr_plus2[6]),
        .O(plusOp__2[6]));
(* SOFT_HLUTNM = "soft_lutpair54" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gcc0.gc1.count[7]_i_1__0 
       (.I0(\n_0_gcc0.gc1.count[8]_i_2__0 ),
        .I1(wr_pntr_plus2[6]),
        .I2(wr_pntr_plus2[7]),
        .O(plusOp__2[7]));
(* SOFT_HLUTNM = "soft_lutpair54" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gcc0.gc1.count[8]_i_1__0 
       (.I0(wr_pntr_plus2[6]),
        .I1(\n_0_gcc0.gc1.count[8]_i_2__0 ),
        .I2(wr_pntr_plus2[7]),
        .I3(Q),
        .O(plusOp__2[8]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gcc0.gc1.count[8]_i_2__0 
       (.I0(wr_pntr_plus2[5]),
        .I1(wr_pntr_plus2[3]),
        .I2(wr_pntr_plus2[1]),
        .I3(wr_pntr_plus2[0]),
        .I4(wr_pntr_plus2[2]),
        .I5(wr_pntr_plus2[4]),
        .O(\n_0_gcc0.gc1.count[8]_i_2__0 ));
FDPE #(
    .INIT(1'b1)) 
     \gcc0.gc1.count_d1_reg[0] 
       (.C(ACLK),
        .CE(E),
        .D(wr_pntr_plus2[0]),
        .PRE(AR),
        .Q(wr_pntr_plus1[0]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d1_reg[1] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[1]),
        .Q(wr_pntr_plus1[1]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d1_reg[2] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[2]),
        .Q(wr_pntr_plus1[2]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d1_reg[3] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[3]),
        .Q(wr_pntr_plus1[3]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d1_reg[4] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[4]),
        .Q(wr_pntr_plus1[4]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d1_reg[5] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[5]),
        .Q(wr_pntr_plus1[5]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d1_reg[6] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[6]),
        .Q(wr_pntr_plus1[6]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d1_reg[7] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[7]),
        .Q(wr_pntr_plus1[7]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d1_reg[8] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(Q),
        .Q(O4));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d2_reg[0] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus1[0]),
        .Q(O1[0]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d2_reg[1] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus1[1]),
        .Q(O1[1]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d2_reg[2] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus1[2]),
        .Q(O1[2]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d2_reg[3] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus1[3]),
        .Q(O1[3]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d2_reg[4] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus1[4]),
        .Q(O1[4]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d2_reg[5] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus1[5]),
        .Q(O1[5]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d2_reg[6] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus1[6]),
        .Q(O1[6]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d2_reg[7] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus1[7]),
        .Q(O1[7]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d2_reg[8] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(O4),
        .Q(O1[8]));
(* counter = "13" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_reg[0] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__2[0]),
        .Q(wr_pntr_plus2[0]));
(* counter = "13" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gcc0.gc1.count_reg[1] 
       (.C(ACLK),
        .CE(E),
        .D(plusOp__2[1]),
        .PRE(AR),
        .Q(wr_pntr_plus2[1]));
(* counter = "13" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_reg[2] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__2[2]),
        .Q(wr_pntr_plus2[2]));
(* counter = "13" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_reg[3] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__2[3]),
        .Q(wr_pntr_plus2[3]));
(* counter = "13" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_reg[4] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__2[4]),
        .Q(wr_pntr_plus2[4]));
(* counter = "13" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_reg[5] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__2[5]),
        .Q(wr_pntr_plus2[5]));
(* counter = "13" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_reg[6] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__2[6]),
        .Q(wr_pntr_plus2[6]));
(* counter = "13" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_reg[7] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__2[7]),
        .Q(wr_pntr_plus2[7]));
(* counter = "13" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_reg[8] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__2[8]),
        .Q(Q));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__11 
       (.I0(O1[0]),
        .I1(O5[0]),
        .I2(O1[1]),
        .I3(O5[1]),
        .O(v1_reg[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__12 
       (.I0(O1[0]),
        .I1(O10[0]),
        .I2(O1[1]),
        .I3(O10[1]),
        .O(O9[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__6 
       (.I0(O1[0]),
        .I1(O5[0]),
        .I2(O1[1]),
        .I3(O5[1]),
        .O(v1_reg_0[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__7 
       (.I0(wr_pntr_plus1[0]),
        .I1(O5[0]),
        .I2(wr_pntr_plus1[1]),
        .I3(O5[1]),
        .O(v1_reg_1[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__8 
       (.I0(wr_pntr_plus2[0]),
        .I1(O5[0]),
        .I2(wr_pntr_plus2[1]),
        .I3(O5[1]),
        .O(v1_reg_2[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__11 
       (.I0(O1[2]),
        .I1(O5[2]),
        .I2(O1[3]),
        .I3(O5[3]),
        .O(v1_reg[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__12 
       (.I0(O1[2]),
        .I1(O10[2]),
        .I2(O1[3]),
        .I3(O10[3]),
        .O(O9[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__6 
       (.I0(O1[2]),
        .I1(O5[2]),
        .I2(O1[3]),
        .I3(O5[3]),
        .O(v1_reg_0[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__7 
       (.I0(wr_pntr_plus1[2]),
        .I1(O5[2]),
        .I2(wr_pntr_plus1[3]),
        .I3(O5[3]),
        .O(v1_reg_1[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__8 
       (.I0(wr_pntr_plus2[2]),
        .I1(O5[2]),
        .I2(wr_pntr_plus2[3]),
        .I3(O5[3]),
        .O(v1_reg_2[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__11 
       (.I0(O1[4]),
        .I1(O5[4]),
        .I2(O1[5]),
        .I3(O5[5]),
        .O(v1_reg[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__12 
       (.I0(O1[4]),
        .I1(O10[4]),
        .I2(O1[5]),
        .I3(O10[5]),
        .O(O9[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__6 
       (.I0(O1[4]),
        .I1(O5[4]),
        .I2(O1[5]),
        .I3(O5[5]),
        .O(v1_reg_0[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__7 
       (.I0(wr_pntr_plus1[4]),
        .I1(O5[4]),
        .I2(wr_pntr_plus1[5]),
        .I3(O5[5]),
        .O(v1_reg_1[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__8 
       (.I0(wr_pntr_plus2[4]),
        .I1(O5[4]),
        .I2(wr_pntr_plus2[5]),
        .I3(O5[5]),
        .O(v1_reg_2[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__11 
       (.I0(O1[6]),
        .I1(O5[6]),
        .I2(O1[7]),
        .I3(O5[7]),
        .O(v1_reg[3]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__12 
       (.I0(O1[6]),
        .I1(O10[6]),
        .I2(O1[7]),
        .I3(O10[7]),
        .O(O9[3]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__6 
       (.I0(O1[6]),
        .I1(O5[6]),
        .I2(O1[7]),
        .I3(O5[7]),
        .O(v1_reg_0[3]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__7 
       (.I0(wr_pntr_plus1[6]),
        .I1(O5[6]),
        .I2(wr_pntr_plus1[7]),
        .I3(O5[7]),
        .O(v1_reg_1[3]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__8 
       (.I0(wr_pntr_plus2[6]),
        .I1(O5[6]),
        .I2(wr_pntr_plus2[7]),
        .I3(O5[7]),
        .O(v1_reg_2[3]));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module axis_intercon_421wr_bin_cntr__parameterized0_90
   (Q,
    v1_reg_0,
    O1,
    v1_reg_1,
    v1_reg_2,
    v1_reg,
    O9,
    O4,
    O5,
    O10,
    E,
    ACLK,
    AR);
  output [0:0]Q;
  output [3:0]v1_reg_0;
  output [8:0]O1;
  output [3:0]v1_reg_1;
  output [3:0]v1_reg_2;
  output [3:0]v1_reg;
  output [3:0]O9;
  output [0:0]O4;
  input [7:0]O5;
  input [7:0]O10;
  input [0:0]E;
  input ACLK;
  input [0:0]AR;

  wire ACLK;
  wire [0:0]AR;
  wire [0:0]E;
  wire [8:0]O1;
  wire [7:0]O10;
  wire [0:0]O4;
  wire [7:0]O5;
  wire [3:0]O9;
  wire [0:0]Q;
  wire \n_0_gcc0.gc1.count[8]_i_2__1 ;
  wire [8:0]plusOp__5;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire [3:0]v1_reg_1;
  wire [3:0]v1_reg_2;
  wire [7:0]wr_pntr_plus1;
  wire [7:0]wr_pntr_plus2;

(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair36" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gcc0.gc1.count[0]_i_1__1 
       (.I0(wr_pntr_plus2[0]),
        .O(plusOp__5[0]));
LUT2 #(
    .INIT(4'h6)) 
     \gcc0.gc1.count[1]_i_1__1 
       (.I0(wr_pntr_plus2[0]),
        .I1(wr_pntr_plus2[1]),
        .O(plusOp__5[1]));
(* SOFT_HLUTNM = "soft_lutpair36" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gcc0.gc1.count[2]_i_1__1 
       (.I0(wr_pntr_plus2[0]),
        .I1(wr_pntr_plus2[1]),
        .I2(wr_pntr_plus2[2]),
        .O(plusOp__5[2]));
(* SOFT_HLUTNM = "soft_lutpair34" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gcc0.gc1.count[3]_i_1__1 
       (.I0(wr_pntr_plus2[1]),
        .I1(wr_pntr_plus2[0]),
        .I2(wr_pntr_plus2[2]),
        .I3(wr_pntr_plus2[3]),
        .O(plusOp__5[3]));
(* SOFT_HLUTNM = "soft_lutpair34" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \gcc0.gc1.count[4]_i_1__1 
       (.I0(wr_pntr_plus2[2]),
        .I1(wr_pntr_plus2[0]),
        .I2(wr_pntr_plus2[1]),
        .I3(wr_pntr_plus2[3]),
        .I4(wr_pntr_plus2[4]),
        .O(plusOp__5[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \gcc0.gc1.count[5]_i_1__1 
       (.I0(wr_pntr_plus2[3]),
        .I1(wr_pntr_plus2[1]),
        .I2(wr_pntr_plus2[0]),
        .I3(wr_pntr_plus2[2]),
        .I4(wr_pntr_plus2[4]),
        .I5(wr_pntr_plus2[5]),
        .O(plusOp__5[5]));
LUT2 #(
    .INIT(4'h6)) 
     \gcc0.gc1.count[6]_i_1__1 
       (.I0(\n_0_gcc0.gc1.count[8]_i_2__1 ),
        .I1(wr_pntr_plus2[6]),
        .O(plusOp__5[6]));
(* SOFT_HLUTNM = "soft_lutpair35" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \gcc0.gc1.count[7]_i_1__1 
       (.I0(\n_0_gcc0.gc1.count[8]_i_2__1 ),
        .I1(wr_pntr_plus2[6]),
        .I2(wr_pntr_plus2[7]),
        .O(plusOp__5[7]));
(* SOFT_HLUTNM = "soft_lutpair35" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \gcc0.gc1.count[8]_i_1__1 
       (.I0(wr_pntr_plus2[6]),
        .I1(\n_0_gcc0.gc1.count[8]_i_2__1 ),
        .I2(wr_pntr_plus2[7]),
        .I3(Q),
        .O(plusOp__5[8]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gcc0.gc1.count[8]_i_2__1 
       (.I0(wr_pntr_plus2[5]),
        .I1(wr_pntr_plus2[3]),
        .I2(wr_pntr_plus2[1]),
        .I3(wr_pntr_plus2[0]),
        .I4(wr_pntr_plus2[2]),
        .I5(wr_pntr_plus2[4]),
        .O(\n_0_gcc0.gc1.count[8]_i_2__1 ));
FDPE #(
    .INIT(1'b1)) 
     \gcc0.gc1.count_d1_reg[0] 
       (.C(ACLK),
        .CE(E),
        .D(wr_pntr_plus2[0]),
        .PRE(AR),
        .Q(wr_pntr_plus1[0]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d1_reg[1] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[1]),
        .Q(wr_pntr_plus1[1]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d1_reg[2] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[2]),
        .Q(wr_pntr_plus1[2]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d1_reg[3] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[3]),
        .Q(wr_pntr_plus1[3]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d1_reg[4] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[4]),
        .Q(wr_pntr_plus1[4]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d1_reg[5] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[5]),
        .Q(wr_pntr_plus1[5]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d1_reg[6] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[6]),
        .Q(wr_pntr_plus1[6]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d1_reg[7] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[7]),
        .Q(wr_pntr_plus1[7]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d1_reg[8] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(Q),
        .Q(O4));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d2_reg[0] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus1[0]),
        .Q(O1[0]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d2_reg[1] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus1[1]),
        .Q(O1[1]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d2_reg[2] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus1[2]),
        .Q(O1[2]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d2_reg[3] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus1[3]),
        .Q(O1[3]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d2_reg[4] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus1[4]),
        .Q(O1[4]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d2_reg[5] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus1[5]),
        .Q(O1[5]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d2_reg[6] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus1[6]),
        .Q(O1[6]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d2_reg[7] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus1[7]),
        .Q(O1[7]));
FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_d2_reg[8] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(O4),
        .Q(O1[8]));
(* counter = "16" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_reg[0] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__5[0]),
        .Q(wr_pntr_plus2[0]));
(* counter = "16" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gcc0.gc1.count_reg[1] 
       (.C(ACLK),
        .CE(E),
        .D(plusOp__5[1]),
        .PRE(AR),
        .Q(wr_pntr_plus2[1]));
(* counter = "16" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_reg[2] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__5[2]),
        .Q(wr_pntr_plus2[2]));
(* counter = "16" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_reg[3] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__5[3]),
        .Q(wr_pntr_plus2[3]));
(* counter = "16" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_reg[4] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__5[4]),
        .Q(wr_pntr_plus2[4]));
(* counter = "16" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_reg[5] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__5[5]),
        .Q(wr_pntr_plus2[5]));
(* counter = "16" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_reg[6] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__5[6]),
        .Q(wr_pntr_plus2[6]));
(* counter = "16" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_reg[7] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__5[7]),
        .Q(wr_pntr_plus2[7]));
(* counter = "16" *) 
   FDCE #(
    .INIT(1'b0)) 
     \gcc0.gc1.count_reg[8] 
       (.C(ACLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__5[8]),
        .Q(Q));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__13 
       (.I0(O1[0]),
        .I1(O5[0]),
        .I2(O1[1]),
        .I3(O5[1]),
        .O(v1_reg_0[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__14 
       (.I0(wr_pntr_plus1[0]),
        .I1(O5[0]),
        .I2(wr_pntr_plus1[1]),
        .I3(O5[1]),
        .O(v1_reg_1[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__15 
       (.I0(wr_pntr_plus2[0]),
        .I1(O5[0]),
        .I2(wr_pntr_plus2[1]),
        .I3(O5[1]),
        .O(v1_reg_2[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__18 
       (.I0(O1[0]),
        .I1(O5[0]),
        .I2(O1[1]),
        .I3(O5[1]),
        .O(v1_reg[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[0].gm1.m1_i_1__19 
       (.I0(O1[0]),
        .I1(O10[0]),
        .I2(O1[1]),
        .I3(O10[1]),
        .O(O9[0]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__13 
       (.I0(O1[2]),
        .I1(O5[2]),
        .I2(O1[3]),
        .I3(O5[3]),
        .O(v1_reg_0[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__14 
       (.I0(wr_pntr_plus1[2]),
        .I1(O5[2]),
        .I2(wr_pntr_plus1[3]),
        .I3(O5[3]),
        .O(v1_reg_1[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__15 
       (.I0(wr_pntr_plus2[2]),
        .I1(O5[2]),
        .I2(wr_pntr_plus2[3]),
        .I3(O5[3]),
        .O(v1_reg_2[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__18 
       (.I0(O1[2]),
        .I1(O5[2]),
        .I2(O1[3]),
        .I3(O5[3]),
        .O(v1_reg[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[1].gms.ms_i_1__19 
       (.I0(O1[2]),
        .I1(O10[2]),
        .I2(O1[3]),
        .I3(O10[3]),
        .O(O9[1]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__13 
       (.I0(O1[4]),
        .I1(O5[4]),
        .I2(O1[5]),
        .I3(O5[5]),
        .O(v1_reg_0[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__14 
       (.I0(wr_pntr_plus1[4]),
        .I1(O5[4]),
        .I2(wr_pntr_plus1[5]),
        .I3(O5[5]),
        .O(v1_reg_1[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__15 
       (.I0(wr_pntr_plus2[4]),
        .I1(O5[4]),
        .I2(wr_pntr_plus2[5]),
        .I3(O5[5]),
        .O(v1_reg_2[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__18 
       (.I0(O1[4]),
        .I1(O5[4]),
        .I2(O1[5]),
        .I3(O5[5]),
        .O(v1_reg[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[2].gms.ms_i_1__19 
       (.I0(O1[4]),
        .I1(O10[4]),
        .I2(O1[5]),
        .I3(O10[5]),
        .O(O9[2]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__13 
       (.I0(O1[6]),
        .I1(O5[6]),
        .I2(O1[7]),
        .I3(O5[7]),
        .O(v1_reg_0[3]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__14 
       (.I0(wr_pntr_plus1[6]),
        .I1(O5[6]),
        .I2(wr_pntr_plus1[7]),
        .I3(O5[7]),
        .O(v1_reg_1[3]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__15 
       (.I0(wr_pntr_plus2[6]),
        .I1(O5[6]),
        .I2(wr_pntr_plus2[7]),
        .I3(O5[7]),
        .O(v1_reg_2[3]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__18 
       (.I0(O1[6]),
        .I1(O5[6]),
        .I2(O1[7]),
        .I3(O5[7]),
        .O(v1_reg[3]));
LUT4 #(
    .INIT(16'h9009)) 
     \gmux.gm[3].gms.ms_i_1__19 
       (.I0(O1[6]),
        .I1(O10[6]),
        .I2(O1[7]),
        .I3(O10[7]),
        .O(O9[3]));
endmodule

module axis_intercon_421wr_logic_pkt_fifo
   (comp0,
    comp1,
    p_0_in,
    p_2_out,
    p_12_out,
    O3,
    O1,
    Q,
    O2,
    O4,
    O5,
    O6,
    O7,
    v1_reg,
    O8,
    I1,
    I2,
    I3,
    ram_full_comb,
    M00_AXIS_ACLK,
    I4,
    p_2_out_0,
    I5,
    DIADI,
    partial_packet,
    I6,
    O11,
    O10,
    O9,
    E,
    AR);
  output comp0;
  output comp1;
  output p_0_in;
  output p_2_out;
  output p_12_out;
  output O3;
  output O1;
  output [0:0]Q;
  output [8:0]O2;
  output [0:0]O4;
  output [3:0]O5;
  output [0:0]O6;
  output [3:0]O7;
  output [3:0]v1_reg;
  output [3:0]O8;
  input I1;
  input I2;
  input I3;
  input ram_full_comb;
  input M00_AXIS_ACLK;
  input I4;
  input p_2_out_0;
  input I5;
  input [0:0]DIADI;
  input partial_packet;
  input [7:0]I6;
  input [7:0]O11;
  input [7:0]O10;
  input [7:0]O9;
  input [0:0]E;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]DIADI;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire [7:0]I6;
  wire M00_AXIS_ACLK;
  wire O1;
  wire [7:0]O10;
  wire [7:0]O11;
  wire [8:0]O2;
  wire O3;
  wire [0:0]O4;
  wire [3:0]O5;
  wire [0:0]O6;
  wire [3:0]O7;
  wire [3:0]O8;
  wire [7:0]O9;
  wire [0:0]Q;
  wire [3:0]\c0/v1_reg ;
  wire [3:0]\c1/v1_reg ;
  wire comp0;
  wire comp1;
  wire [3:0]\gaf.c2/v1_reg ;
  wire p_0_in;
  wire p_12_out;
  wire p_2_out;
  wire p_2_out_0;
  wire partial_packet;
  wire ram_full_comb;
  wire [3:0]v1_reg;

axis_intercon_421wr_status_flags_ss \gwss.wsts 
       (.DIADI(DIADI),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .M00_AXIS_ACLK(M00_AXIS_ACLK),
        .O1(O1),
        .O3(O3),
        .comp0(comp0),
        .comp1(comp1),
        .p_0_in(p_0_in),
        .p_12_out(p_12_out),
        .p_2_out(p_2_out),
        .p_2_out_0(p_2_out_0),
        .partial_packet(partial_packet),
        .ram_full_comb(ram_full_comb),
        .v1_reg(\c0/v1_reg ),
        .v1_reg_0(\c1/v1_reg ),
        .v1_reg_1(\gaf.c2/v1_reg ));
axis_intercon_421wr_bin_cntr wr_pkt_cnt
       (.AR(AR),
        .E(E),
        .M00_AXIS_ACLK(M00_AXIS_ACLK),
        .O10(O10),
        .O11(O11),
        .O5(O5),
        .O6(O6),
        .O7(O7));
axis_intercon_421wr_bin_cntr__parameterized0 wr_pkt_pntr
       (.AR(AR),
        .I5(I5),
        .I6(I6),
        .M00_AXIS_ACLK(M00_AXIS_ACLK),
        .O1(O2),
        .O4(O4),
        .O8(O8),
        .O9(O9),
        .Q(Q),
        .v1_reg(v1_reg),
        .v1_reg_0(\c0/v1_reg ),
        .v1_reg_1(\c1/v1_reg ),
        .v1_reg_2(\gaf.c2/v1_reg ));
endmodule

(* ORIG_REF_NAME = "wr_logic_pkt_fifo" *) 
module axis_intercon_421wr_logic_pkt_fifo_109
   (comp0,
    comp1,
    p_0_in,
    O1,
    p_2_out,
    p_12_out,
    O2,
    D,
    S03_AXIS_TREADY,
    wr_eop,
    E,
    Q,
    O3,
    O4,
    O6,
    O7,
    O8,
    v1_reg,
    O9,
    O13,
    I1,
    I2,
    I3,
    ram_full_comb,
    ACLK,
    I4,
    p_2_out_0,
    I5,
    S03_AXIS_TVALID,
    S_FIFO_DATA_COUNT,
    DI,
    S,
    I6,
    I7,
    I8,
    DIADI,
    partial_packet,
    O5,
    O12,
    O11,
    O10,
    AR);
  output comp0;
  output comp1;
  output p_0_in;
  output O1;
  output p_2_out;
  output p_12_out;
  output O2;
  output [9:0]D;
  output S03_AXIS_TREADY;
  output wr_eop;
  output [0:0]E;
  output [0:0]Q;
  output [8:0]O3;
  output [0:0]O4;
  output [3:0]O6;
  output [0:0]O7;
  output [3:0]O8;
  output [3:0]v1_reg;
  output [3:0]O9;
  output O13;
  input I1;
  input I2;
  input I3;
  input ram_full_comb;
  input ACLK;
  input I4;
  input p_2_out_0;
  input I5;
  input S03_AXIS_TVALID;
  input [7:0]S_FIFO_DATA_COUNT;
  input [0:0]DI;
  input [1:0]S;
  input [3:0]I6;
  input [1:0]I7;
  input I8;
  input [0:0]DIADI;
  input partial_packet;
  input [7:0]O5;
  input [7:0]O12;
  input [7:0]O11;
  input [7:0]O10;
  input [0:0]AR;

  wire ACLK;
  wire [0:0]AR;
  wire [9:0]D;
  wire [0:0]DI;
  wire [0:0]DIADI;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire [3:0]I6;
  wire [1:0]I7;
  wire I8;
  wire O1;
  wire [7:0]O10;
  wire [7:0]O11;
  wire [7:0]O12;
  wire O13;
  wire O2;
  wire [8:0]O3;
  wire [0:0]O4;
  wire [7:0]O5;
  wire [3:0]O6;
  wire [0:0]O7;
  wire [3:0]O8;
  wire [3:0]O9;
  wire [0:0]Q;
  wire [1:0]S;
  wire S03_AXIS_TREADY;
  wire S03_AXIS_TVALID;
  wire [7:0]S_FIFO_DATA_COUNT;
  wire [3:0]\c0/v1_reg ;
  wire [3:0]\c1/v1_reg ;
  wire comp0;
  wire comp1;
  wire [3:0]\gaf.c2/v1_reg ;
  wire p_0_in;
  wire p_12_out;
  wire p_2_out;
  wire p_2_out_0;
  wire partial_packet;
  wire ram_full_comb;
  wire [3:0]v1_reg;
  wire wr_eop;
  wire wr_eop_0;

axis_intercon_421wr_status_flags_ss_119 \gwss.wsts 
       (.ACLK(ACLK),
        .D(D),
        .DI(DI),
        .DIADI(DIADI),
        .E(O2),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .O1(O1),
        .O13(O13),
        .O2(p_12_out),
        .O3(wr_eop_0),
        .O4(E),
        .S(S),
        .S03_AXIS_TREADY(S03_AXIS_TREADY),
        .S03_AXIS_TVALID(S03_AXIS_TVALID),
        .S_FIFO_DATA_COUNT(S_FIFO_DATA_COUNT),
        .comp0(comp0),
        .comp1(comp1),
        .p_0_in(p_0_in),
        .p_2_out(p_2_out),
        .p_2_out_0(p_2_out_0),
        .partial_packet(partial_packet),
        .ram_full_comb(ram_full_comb),
        .v1_reg(\c0/v1_reg ),
        .v1_reg_0(\c1/v1_reg ),
        .v1_reg_1(\gaf.c2/v1_reg ),
        .wr_eop(wr_eop));
axis_intercon_421wr_bin_cntr_118 wr_pkt_cnt
       (.ACLK(ACLK),
        .AR(AR),
        .E(wr_eop_0),
        .O11(O11),
        .O12(O12),
        .O6(O6),
        .O7(O7),
        .O8(O8));
axis_intercon_421wr_bin_cntr__parameterized0_120 wr_pkt_pntr
       (.ACLK(ACLK),
        .AR(AR),
        .E(O2),
        .O1(O3),
        .O10(O10),
        .O4(O4),
        .O5(O5),
        .O9(O9),
        .Q(Q),
        .v1_reg(v1_reg),
        .v1_reg_0(\c0/v1_reg ),
        .v1_reg_1(\c1/v1_reg ),
        .v1_reg_2(\gaf.c2/v1_reg ));
endmodule

(* ORIG_REF_NAME = "wr_logic_pkt_fifo" *) 
module axis_intercon_421wr_logic_pkt_fifo_19
   (comp0,
    comp1,
    p_0_in,
    p_2_out,
    p_12_out,
    O1,
    O2,
    D,
    S00_AXIS_TREADY,
    wr_eop,
    E,
    Q,
    O3,
    O4,
    O6,
    O7,
    O8,
    v1_reg,
    O9,
    O13,
    I1,
    I2,
    I3,
    ram_full_comb,
    ACLK,
    rst_d2,
    p_2_out_0,
    I4,
    S00_AXIS_TVALID,
    S_FIFO_DATA_COUNT,
    DI,
    S,
    I5,
    I6,
    I7,
    DIADI,
    partial_packet,
    O5,
    O12,
    O11,
    O10,
    AR);
  output comp0;
  output comp1;
  output p_0_in;
  output p_2_out;
  output p_12_out;
  output O1;
  output O2;
  output [9:0]D;
  output S00_AXIS_TREADY;
  output wr_eop;
  output [0:0]E;
  output [0:0]Q;
  output [8:0]O3;
  output [0:0]O4;
  output [3:0]O6;
  output [0:0]O7;
  output [3:0]O8;
  output [3:0]v1_reg;
  output [3:0]O9;
  output O13;
  input I1;
  input I2;
  input I3;
  input ram_full_comb;
  input ACLK;
  input rst_d2;
  input p_2_out_0;
  input I4;
  input S00_AXIS_TVALID;
  input [7:0]S_FIFO_DATA_COUNT;
  input [0:0]DI;
  input [1:0]S;
  input [3:0]I5;
  input [1:0]I6;
  input I7;
  input [0:0]DIADI;
  input partial_packet;
  input [7:0]O5;
  input [7:0]O12;
  input [7:0]O11;
  input [7:0]O10;
  input [0:0]AR;

  wire ACLK;
  wire [0:0]AR;
  wire [9:0]D;
  wire [0:0]DI;
  wire [0:0]DIADI;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire [3:0]I5;
  wire [1:0]I6;
  wire I7;
  wire O1;
  wire [7:0]O10;
  wire [7:0]O11;
  wire [7:0]O12;
  wire O13;
  wire O2;
  wire [8:0]O3;
  wire [0:0]O4;
  wire [7:0]O5;
  wire [3:0]O6;
  wire [0:0]O7;
  wire [3:0]O8;
  wire [3:0]O9;
  wire [0:0]Q;
  wire [1:0]S;
  wire S00_AXIS_TREADY;
  wire S00_AXIS_TVALID;
  wire [7:0]S_FIFO_DATA_COUNT;
  wire [3:0]\c0/v1_reg ;
  wire [3:0]\c1/v1_reg ;
  wire comp0;
  wire comp1;
  wire [3:0]\gaf.c2/v1_reg ;
  wire p_0_in;
  wire p_12_out;
  wire p_2_out;
  wire p_2_out_0;
  wire partial_packet;
  wire ram_full_comb;
  wire rst_d2;
  wire [3:0]v1_reg;
  wire wr_eop;
  wire wr_eop_0;

axis_intercon_421wr_status_flags_ss_29 \gwss.wsts 
       (.ACLK(ACLK),
        .D(D),
        .DI(DI),
        .DIADI(DIADI),
        .E(O2),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .O1(p_12_out),
        .O13(O13),
        .O2(O1),
        .O3(wr_eop_0),
        .O4(E),
        .S(S),
        .S00_AXIS_TREADY(S00_AXIS_TREADY),
        .S00_AXIS_TVALID(S00_AXIS_TVALID),
        .S_FIFO_DATA_COUNT(S_FIFO_DATA_COUNT),
        .comp0(comp0),
        .comp1(comp1),
        .p_0_in(p_0_in),
        .p_2_out(p_2_out),
        .p_2_out_0(p_2_out_0),
        .partial_packet(partial_packet),
        .ram_full_comb(ram_full_comb),
        .rst_d2(rst_d2),
        .v1_reg(\c0/v1_reg ),
        .v1_reg_0(\c1/v1_reg ),
        .v1_reg_1(\gaf.c2/v1_reg ),
        .wr_eop(wr_eop));
axis_intercon_421wr_bin_cntr_28 wr_pkt_cnt
       (.ACLK(ACLK),
        .AR(AR),
        .E(wr_eop_0),
        .O11(O11),
        .O12(O12),
        .O6(O6),
        .O7(O7),
        .O8(O8));
axis_intercon_421wr_bin_cntr__parameterized0_30 wr_pkt_pntr
       (.ACLK(ACLK),
        .AR(AR),
        .E(O2),
        .O1(O3),
        .O10(O10),
        .O4(O4),
        .O5(O5),
        .O9(O9),
        .Q(Q),
        .v1_reg(v1_reg),
        .v1_reg_0(\c0/v1_reg ),
        .v1_reg_1(\c1/v1_reg ),
        .v1_reg_2(\gaf.c2/v1_reg ));
endmodule

(* ORIG_REF_NAME = "wr_logic_pkt_fifo" *) 
module axis_intercon_421wr_logic_pkt_fifo_49
   (comp0,
    comp1,
    p_0_in,
    O1,
    p_2_out,
    p_12_out,
    O2,
    D,
    S01_AXIS_TREADY,
    wr_eop,
    E,
    Q,
    O3,
    O4,
    O6,
    O7,
    O8,
    v1_reg,
    O9,
    O13,
    I1,
    I2,
    I3,
    ram_full_comb,
    ACLK,
    I4,
    p_2_out_0,
    I5,
    S01_AXIS_TVALID,
    S_FIFO_DATA_COUNT,
    DI,
    S,
    I6,
    I7,
    I8,
    DIADI,
    partial_packet,
    O5,
    O12,
    O11,
    O10,
    AR);
  output comp0;
  output comp1;
  output p_0_in;
  output O1;
  output p_2_out;
  output p_12_out;
  output O2;
  output [9:0]D;
  output S01_AXIS_TREADY;
  output wr_eop;
  output [0:0]E;
  output [0:0]Q;
  output [8:0]O3;
  output [0:0]O4;
  output [3:0]O6;
  output [0:0]O7;
  output [3:0]O8;
  output [3:0]v1_reg;
  output [3:0]O9;
  output O13;
  input I1;
  input I2;
  input I3;
  input ram_full_comb;
  input ACLK;
  input I4;
  input p_2_out_0;
  input I5;
  input S01_AXIS_TVALID;
  input [7:0]S_FIFO_DATA_COUNT;
  input [0:0]DI;
  input [1:0]S;
  input [3:0]I6;
  input [1:0]I7;
  input I8;
  input [0:0]DIADI;
  input partial_packet;
  input [7:0]O5;
  input [7:0]O12;
  input [7:0]O11;
  input [7:0]O10;
  input [0:0]AR;

  wire ACLK;
  wire [0:0]AR;
  wire [9:0]D;
  wire [0:0]DI;
  wire [0:0]DIADI;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire [3:0]I6;
  wire [1:0]I7;
  wire I8;
  wire O1;
  wire [7:0]O10;
  wire [7:0]O11;
  wire [7:0]O12;
  wire O13;
  wire O2;
  wire [8:0]O3;
  wire [0:0]O4;
  wire [7:0]O5;
  wire [3:0]O6;
  wire [0:0]O7;
  wire [3:0]O8;
  wire [3:0]O9;
  wire [0:0]Q;
  wire [1:0]S;
  wire S01_AXIS_TREADY;
  wire S01_AXIS_TVALID;
  wire [7:0]S_FIFO_DATA_COUNT;
  wire [3:0]\c0/v1_reg ;
  wire [3:0]\c1/v1_reg ;
  wire comp0;
  wire comp1;
  wire [3:0]\gaf.c2/v1_reg ;
  wire p_0_in;
  wire p_12_out;
  wire p_2_out;
  wire p_2_out_0;
  wire partial_packet;
  wire ram_full_comb;
  wire [3:0]v1_reg;
  wire wr_eop;
  wire wr_eop_0;

axis_intercon_421wr_status_flags_ss_59 \gwss.wsts 
       (.ACLK(ACLK),
        .D(D),
        .DI(DI),
        .DIADI(DIADI),
        .E(O2),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .O1(O1),
        .O13(O13),
        .O2(p_12_out),
        .O3(wr_eop_0),
        .O4(E),
        .S(S),
        .S01_AXIS_TREADY(S01_AXIS_TREADY),
        .S01_AXIS_TVALID(S01_AXIS_TVALID),
        .S_FIFO_DATA_COUNT(S_FIFO_DATA_COUNT),
        .comp0(comp0),
        .comp1(comp1),
        .p_0_in(p_0_in),
        .p_2_out(p_2_out),
        .p_2_out_0(p_2_out_0),
        .partial_packet(partial_packet),
        .ram_full_comb(ram_full_comb),
        .v1_reg(\c0/v1_reg ),
        .v1_reg_0(\c1/v1_reg ),
        .v1_reg_1(\gaf.c2/v1_reg ),
        .wr_eop(wr_eop));
axis_intercon_421wr_bin_cntr_58 wr_pkt_cnt
       (.ACLK(ACLK),
        .AR(AR),
        .E(wr_eop_0),
        .O11(O11),
        .O12(O12),
        .O6(O6),
        .O7(O7),
        .O8(O8));
axis_intercon_421wr_bin_cntr__parameterized0_60 wr_pkt_pntr
       (.ACLK(ACLK),
        .AR(AR),
        .E(O2),
        .O1(O3),
        .O10(O10),
        .O4(O4),
        .O5(O5),
        .O9(O9),
        .Q(Q),
        .v1_reg(v1_reg),
        .v1_reg_0(\c0/v1_reg ),
        .v1_reg_1(\c1/v1_reg ),
        .v1_reg_2(\gaf.c2/v1_reg ));
endmodule

(* ORIG_REF_NAME = "wr_logic_pkt_fifo" *) 
module axis_intercon_421wr_logic_pkt_fifo_79
   (comp0,
    comp1,
    p_0_in,
    O1,
    p_2_out,
    p_12_out,
    O2,
    D,
    S02_AXIS_TREADY,
    wr_eop,
    E,
    Q,
    O3,
    O4,
    O6,
    O7,
    O8,
    v1_reg,
    O9,
    O13,
    I1,
    I2,
    I3,
    ram_full_comb,
    ACLK,
    I4,
    p_2_out_0,
    I5,
    S02_AXIS_TVALID,
    S_FIFO_DATA_COUNT,
    DI,
    S,
    I6,
    I7,
    I8,
    DIADI,
    partial_packet,
    O5,
    O12,
    O11,
    O10,
    AR);
  output comp0;
  output comp1;
  output p_0_in;
  output O1;
  output p_2_out;
  output p_12_out;
  output O2;
  output [9:0]D;
  output S02_AXIS_TREADY;
  output wr_eop;
  output [0:0]E;
  output [0:0]Q;
  output [8:0]O3;
  output [0:0]O4;
  output [3:0]O6;
  output [0:0]O7;
  output [3:0]O8;
  output [3:0]v1_reg;
  output [3:0]O9;
  output O13;
  input I1;
  input I2;
  input I3;
  input ram_full_comb;
  input ACLK;
  input I4;
  input p_2_out_0;
  input I5;
  input S02_AXIS_TVALID;
  input [7:0]S_FIFO_DATA_COUNT;
  input [0:0]DI;
  input [1:0]S;
  input [3:0]I6;
  input [1:0]I7;
  input I8;
  input [0:0]DIADI;
  input partial_packet;
  input [7:0]O5;
  input [7:0]O12;
  input [7:0]O11;
  input [7:0]O10;
  input [0:0]AR;

  wire ACLK;
  wire [0:0]AR;
  wire [9:0]D;
  wire [0:0]DI;
  wire [0:0]DIADI;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire [3:0]I6;
  wire [1:0]I7;
  wire I8;
  wire O1;
  wire [7:0]O10;
  wire [7:0]O11;
  wire [7:0]O12;
  wire O13;
  wire O2;
  wire [8:0]O3;
  wire [0:0]O4;
  wire [7:0]O5;
  wire [3:0]O6;
  wire [0:0]O7;
  wire [3:0]O8;
  wire [3:0]O9;
  wire [0:0]Q;
  wire [1:0]S;
  wire S02_AXIS_TREADY;
  wire S02_AXIS_TVALID;
  wire [7:0]S_FIFO_DATA_COUNT;
  wire [3:0]\c0/v1_reg ;
  wire [3:0]\c1/v1_reg ;
  wire comp0;
  wire comp1;
  wire [3:0]\gaf.c2/v1_reg ;
  wire p_0_in;
  wire p_12_out;
  wire p_2_out;
  wire p_2_out_0;
  wire partial_packet;
  wire ram_full_comb;
  wire [3:0]v1_reg;
  wire wr_eop;
  wire wr_eop_0;

axis_intercon_421wr_status_flags_ss_89 \gwss.wsts 
       (.ACLK(ACLK),
        .D(D),
        .DI(DI),
        .DIADI(DIADI),
        .E(O2),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .O1(O1),
        .O13(O13),
        .O2(p_12_out),
        .O3(wr_eop_0),
        .O4(E),
        .S(S),
        .S02_AXIS_TREADY(S02_AXIS_TREADY),
        .S02_AXIS_TVALID(S02_AXIS_TVALID),
        .S_FIFO_DATA_COUNT(S_FIFO_DATA_COUNT),
        .comp0(comp0),
        .comp1(comp1),
        .p_0_in(p_0_in),
        .p_2_out(p_2_out),
        .p_2_out_0(p_2_out_0),
        .partial_packet(partial_packet),
        .ram_full_comb(ram_full_comb),
        .v1_reg(\c0/v1_reg ),
        .v1_reg_0(\c1/v1_reg ),
        .v1_reg_1(\gaf.c2/v1_reg ),
        .wr_eop(wr_eop));
axis_intercon_421wr_bin_cntr_88 wr_pkt_cnt
       (.ACLK(ACLK),
        .AR(AR),
        .E(wr_eop_0),
        .O11(O11),
        .O12(O12),
        .O6(O6),
        .O7(O7),
        .O8(O8));
axis_intercon_421wr_bin_cntr__parameterized0_90 wr_pkt_pntr
       (.ACLK(ACLK),
        .AR(AR),
        .E(O2),
        .O1(O3),
        .O10(O10),
        .O4(O4),
        .O5(O5),
        .O9(O9),
        .Q(Q),
        .v1_reg(v1_reg),
        .v1_reg_0(\c0/v1_reg ),
        .v1_reg_1(\c1/v1_reg ),
        .v1_reg_2(\gaf.c2/v1_reg ));
endmodule

module axis_intercon_421wr_status_flags_ss
   (comp0,
    comp1,
    p_0_in,
    p_2_out,
    p_12_out,
    O3,
    O1,
    v1_reg,
    I1,
    v1_reg_0,
    I2,
    v1_reg_1,
    I3,
    ram_full_comb,
    M00_AXIS_ACLK,
    I4,
    p_2_out_0,
    I5,
    DIADI,
    partial_packet);
  output comp0;
  output comp1;
  output p_0_in;
  output p_2_out;
  output p_12_out;
  output O3;
  output O1;
  input [3:0]v1_reg;
  input I1;
  input [3:0]v1_reg_0;
  input I2;
  input [3:0]v1_reg_1;
  input I3;
  input ram_full_comb;
  input M00_AXIS_ACLK;
  input I4;
  input p_2_out_0;
  input I5;
  input [0:0]DIADI;
  input partial_packet;

  wire \<const1> ;
  wire [0:0]DIADI;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire M00_AXIS_ACLK;
  wire O1;
  wire O3;
  wire comp0;
  wire comp1;
  wire p_0_in;
  wire p_12_out;
  wire p_2_out;
  wire p_2_out_0;
  wire partial_packet;
  wire ram_full_comb;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire [3:0]v1_reg_1;

VCC VCC
       (.P(\<const1> ));
axis_intercon_421compare c0
       (.I1(I1),
        .comp0(comp0),
        .v1_reg(v1_reg));
axis_intercon_421compare_3 c1
       (.I2(I2),
        .comp1(comp1),
        .v1_reg_0(v1_reg_0));
axis_intercon_421compare_4 \gaf.c2 
       (.I3(I3),
        .p_0_in(p_0_in),
        .v1_reg_1(v1_reg_1));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gaf.gaf0.ram_afull_i_reg 
       (.C(M00_AXIS_ACLK),
        .CE(\<const1> ),
        .D(p_2_out_0),
        .PRE(I4),
        .Q(p_12_out));
LUT4 #(
    .INIT(16'hAAEA)) 
     \grss.ram_pkt_empty_d1_i_4__3 
       (.I0(p_12_out),
        .I1(I5),
        .I2(DIADI),
        .I3(partial_packet),
        .O(O1));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     ram_full_fb_i_reg
       (.C(M00_AXIS_ACLK),
        .CE(\<const1> ),
        .D(ram_full_comb),
        .PRE(I4),
        .Q(p_2_out));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     ram_full_i_reg
       (.C(M00_AXIS_ACLK),
        .CE(\<const1> ),
        .D(ram_full_comb),
        .PRE(I4),
        .Q(O3));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module axis_intercon_421wr_status_flags_ss_119
   (comp0,
    comp1,
    p_0_in,
    O1,
    p_2_out,
    O2,
    E,
    D,
    S03_AXIS_TREADY,
    O3,
    wr_eop,
    O4,
    O13,
    v1_reg,
    I1,
    v1_reg_0,
    I2,
    v1_reg_1,
    I3,
    ram_full_comb,
    ACLK,
    I4,
    p_2_out_0,
    I5,
    S03_AXIS_TVALID,
    S_FIFO_DATA_COUNT,
    DI,
    S,
    I6,
    I7,
    I8,
    DIADI,
    partial_packet);
  output comp0;
  output comp1;
  output p_0_in;
  output O1;
  output p_2_out;
  output O2;
  output [0:0]E;
  output [9:0]D;
  output S03_AXIS_TREADY;
  output [0:0]O3;
  output wr_eop;
  output [0:0]O4;
  output O13;
  input [3:0]v1_reg;
  input I1;
  input [3:0]v1_reg_0;
  input I2;
  input [3:0]v1_reg_1;
  input I3;
  input ram_full_comb;
  input ACLK;
  input I4;
  input p_2_out_0;
  input I5;
  input S03_AXIS_TVALID;
  input [7:0]S_FIFO_DATA_COUNT;
  input [0:0]DI;
  input [1:0]S;
  input [3:0]I6;
  input [1:0]I7;
  input I8;
  input [0:0]DIADI;
  input partial_packet;

  wire \<const0> ;
  wire \<const1> ;
  wire ACLK;
  wire [9:0]D;
  wire [0:0]DI;
  wire [0:0]DIADI;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire [3:0]I6;
  wire [1:0]I7;
  wire I8;
  wire O1;
  wire O13;
  wire O2;
  wire [0:0]O3;
  wire [0:0]O4;
  wire [1:0]S;
  wire S03_AXIS_TREADY;
  wire S03_AXIS_TVALID;
  wire [7:0]S_FIFO_DATA_COUNT;
  wire comp0;
  wire comp1;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_2__2 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_5__2 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_6__2 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__2 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__2 ;
  wire \n_1_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__2 ;
  wire \n_1_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__2 ;
  wire \n_2_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__2 ;
  wire \n_2_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__2 ;
  wire \n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__2 ;
  wire \n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__2 ;
  wire \n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__2 ;
  wire p_0_in;
  wire p_2_out;
  wire p_2_out_0;
  wire partial_packet;
  wire ram_full_comb;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire [3:0]v1_reg_1;
  wire wr_eop;
  wire [3:1]\NLW_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__2_CO_UNCONNECTED ;
  wire [3:2]\NLW_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__2_O_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
LUT3 #(
    .INIT(8'h04)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_2__1 
       (.I0(O1),
        .I1(S03_AXIS_TVALID),
        .I2(p_2_out),
        .O(E));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair14" *) 
   LUT1 #(
    .INIT(2'h1)) 
     S03_AXIS_TREADY_INST_0
       (.I0(O1),
        .O(S03_AXIS_TREADY));
VCC VCC
       (.P(\<const1> ));
axis_intercon_421compare_121 c0
       (.I1(I1),
        .comp0(comp0),
        .v1_reg(v1_reg));
axis_intercon_421compare_122 c1
       (.I2(I2),
        .comp1(comp1),
        .v1_reg_0(v1_reg_0));
axis_intercon_421compare_123 \gaf.c2 
       (.I3(I3),
        .p_0_in(p_0_in),
        .v1_reg_1(v1_reg_1));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gaf.gaf0.ram_afull_i_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(p_2_out_0),
        .PRE(I4),
        .Q(O2));
LUT3 #(
    .INIT(8'h04)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_2__2 
       (.I0(O1),
        .I1(S03_AXIS_TVALID),
        .I2(I5),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_2__2 ));
LUT4 #(
    .INIT(16'h04FB)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_5__2 
       (.I0(O1),
        .I1(S03_AXIS_TVALID),
        .I2(I5),
        .I3(S_FIFO_DATA_COUNT[2]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_5__2 ));
LUT4 #(
    .INIT(16'h04FB)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_6__2 
       (.I0(I5),
        .I1(S03_AXIS_TVALID),
        .I2(O1),
        .I3(S_FIFO_DATA_COUNT[1]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_6__2 ));
(* SOFT_HLUTNM = "soft_lutpair14" *) 
   LUT3 #(
    .INIT(8'hD2)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_1__3 
       (.I0(S03_AXIS_TVALID),
        .I1(O1),
        .I2(I5),
        .O(O4));
CARRY4 \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__2 
       (.CI(\<const0> ),
        .CO({\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__2 ,\n_1_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__2 ,\n_2_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__2 ,\n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__2 }),
        .CYINIT(\<const0> ),
        .DI({S_FIFO_DATA_COUNT[2],\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_2__2 ,DI,S_FIFO_DATA_COUNT[0]}),
        .O(D[3:0]),
        .S({S[1],\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_5__2 ,\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_6__2 ,S[0]}));
CARRY4 \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__2 
       (.CI(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__2 ),
        .CO({\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__2 ,\n_1_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__2 ,\n_2_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__2 ,\n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__2 }),
        .CYINIT(\<const0> ),
        .DI(S_FIFO_DATA_COUNT[6:3]),
        .O(D[7:4]),
        .S(I6));
CARRY4 \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__2 
       (.CI(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__2 ),
        .CO({\NLW_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__2_CO_UNCONNECTED [3:1],\n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__2 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,S_FIFO_DATA_COUNT[7]}),
        .O({\NLW_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__2_O_UNCONNECTED [3:2],D[9:8]}),
        .S({\<const0> ,\<const0> ,I7}));
(* SOFT_HLUTNM = "soft_lutpair13" *) 
   LUT5 #(
    .INIT(32'h0000F080)) 
     \gcc0.gc0.count_d1[8]_i_1__3 
       (.I0(I8),
        .I1(O2),
        .I2(E),
        .I3(DIADI),
        .I4(partial_packet),
        .O(O3));
LUT5 #(
    .INIT(32'h0F08FF00)) 
     \gpkt_fifo.gdummy_wr_eop.partial_packet_i_1__2 
       (.I0(I8),
        .I1(O2),
        .I2(DIADI),
        .I3(partial_packet),
        .I4(E),
        .O(O13));
(* SOFT_HLUTNM = "soft_lutpair13" *) 
   LUT5 #(
    .INIT(32'h50404040)) 
     \grss.ram_pkt_empty_d1_i_4__2 
       (.I0(partial_packet),
        .I1(DIADI),
        .I2(E),
        .I3(O2),
        .I4(I8),
        .O(wr_eop));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     ram_full_fb_i_reg
       (.C(ACLK),
        .CE(\<const1> ),
        .D(ram_full_comb),
        .PRE(I4),
        .Q(p_2_out));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     ram_full_i_reg
       (.C(ACLK),
        .CE(\<const1> ),
        .D(ram_full_comb),
        .PRE(I4),
        .Q(O1));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module axis_intercon_421wr_status_flags_ss_29
   (comp0,
    comp1,
    p_0_in,
    p_2_out,
    O1,
    O2,
    E,
    D,
    S00_AXIS_TREADY,
    O3,
    wr_eop,
    O4,
    O13,
    v1_reg,
    I1,
    v1_reg_0,
    I2,
    v1_reg_1,
    I3,
    ram_full_comb,
    ACLK,
    rst_d2,
    p_2_out_0,
    I4,
    S00_AXIS_TVALID,
    S_FIFO_DATA_COUNT,
    DI,
    S,
    I5,
    I6,
    I7,
    DIADI,
    partial_packet);
  output comp0;
  output comp1;
  output p_0_in;
  output p_2_out;
  output O1;
  output O2;
  output [0:0]E;
  output [9:0]D;
  output S00_AXIS_TREADY;
  output [0:0]O3;
  output wr_eop;
  output [0:0]O4;
  output O13;
  input [3:0]v1_reg;
  input I1;
  input [3:0]v1_reg_0;
  input I2;
  input [3:0]v1_reg_1;
  input I3;
  input ram_full_comb;
  input ACLK;
  input rst_d2;
  input p_2_out_0;
  input I4;
  input S00_AXIS_TVALID;
  input [7:0]S_FIFO_DATA_COUNT;
  input [0:0]DI;
  input [1:0]S;
  input [3:0]I5;
  input [1:0]I6;
  input I7;
  input [0:0]DIADI;
  input partial_packet;

  wire \<const0> ;
  wire \<const1> ;
  wire ACLK;
  wire [9:0]D;
  wire [0:0]DI;
  wire [0:0]DIADI;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire [3:0]I5;
  wire [1:0]I6;
  wire I7;
  wire O1;
  wire O13;
  wire O2;
  wire [0:0]O3;
  wire [0:0]O4;
  wire [1:0]S;
  wire S00_AXIS_TREADY;
  wire S00_AXIS_TVALID;
  wire [7:0]S_FIFO_DATA_COUNT;
  wire comp0;
  wire comp1;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_2 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_5 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_6 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1 ;
  wire \n_1_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1 ;
  wire \n_1_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1 ;
  wire \n_2_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1 ;
  wire \n_2_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1 ;
  wire \n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1 ;
  wire \n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1 ;
  wire \n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2 ;
  wire p_0_in;
  wire p_2_out;
  wire p_2_out_0;
  wire partial_packet;
  wire ram_full_comb;
  wire rst_d2;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire [3:0]v1_reg_1;
  wire wr_eop;
  wire [3:1]\NLW_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2_O_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
LUT3 #(
    .INIT(8'h04)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_2__0 
       (.I0(O2),
        .I1(S00_AXIS_TVALID),
        .I2(p_2_out),
        .O(E));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair71" *) 
   LUT1 #(
    .INIT(2'h1)) 
     S00_AXIS_TREADY_INST_0
       (.I0(O2),
        .O(S00_AXIS_TREADY));
VCC VCC
       (.P(\<const1> ));
axis_intercon_421compare_31 c0
       (.I1(I1),
        .comp0(comp0),
        .v1_reg(v1_reg));
axis_intercon_421compare_32 c1
       (.I2(I2),
        .comp1(comp1),
        .v1_reg_0(v1_reg_0));
axis_intercon_421compare_33 \gaf.c2 
       (.I3(I3),
        .p_0_in(p_0_in),
        .v1_reg_1(v1_reg_1));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gaf.gaf0.ram_afull_i_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(p_2_out_0),
        .PRE(rst_d2),
        .Q(O1));
LUT3 #(
    .INIT(8'h04)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_2 
       (.I0(O2),
        .I1(S00_AXIS_TVALID),
        .I2(I4),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_2 ));
LUT4 #(
    .INIT(16'h04FB)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_5 
       (.I0(O2),
        .I1(S00_AXIS_TVALID),
        .I2(I4),
        .I3(S_FIFO_DATA_COUNT[2]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_5 ));
LUT4 #(
    .INIT(16'h04FB)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_6 
       (.I0(I4),
        .I1(S00_AXIS_TVALID),
        .I2(O2),
        .I3(S_FIFO_DATA_COUNT[1]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair71" *) 
   LUT3 #(
    .INIT(8'hD2)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_1__0 
       (.I0(S00_AXIS_TVALID),
        .I1(O2),
        .I2(I4),
        .O(O4));
CARRY4 \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1 
       (.CI(\<const0> ),
        .CO({\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1 ,\n_1_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1 ,\n_2_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1 ,\n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({S_FIFO_DATA_COUNT[2],\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_2 ,DI,S_FIFO_DATA_COUNT[0]}),
        .O(D[3:0]),
        .S({S[1],\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_5 ,\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_6 ,S[0]}));
CARRY4 \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1 
       (.CI(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1 ),
        .CO({\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1 ,\n_1_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1 ,\n_2_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1 ,\n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1 }),
        .CYINIT(\<const0> ),
        .DI(S_FIFO_DATA_COUNT[6:3]),
        .O(D[7:4]),
        .S(I5));
CARRY4 \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2 
       (.CI(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1 ),
        .CO({\NLW_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2_CO_UNCONNECTED [3:1],\n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,S_FIFO_DATA_COUNT[7]}),
        .O({\NLW_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2_O_UNCONNECTED [3:2],D[9:8]}),
        .S({\<const0> ,\<const0> ,I6}));
(* SOFT_HLUTNM = "soft_lutpair70" *) 
   LUT5 #(
    .INIT(32'h0000F080)) 
     \gcc0.gc0.count_d1[8]_i_1__0 
       (.I0(I7),
        .I1(O1),
        .I2(E),
        .I3(DIADI),
        .I4(partial_packet),
        .O(O3));
LUT5 #(
    .INIT(32'h0F08FF00)) 
     \gpkt_fifo.gdummy_wr_eop.partial_packet_i_1 
       (.I0(I7),
        .I1(O1),
        .I2(DIADI),
        .I3(partial_packet),
        .I4(E),
        .O(O13));
(* SOFT_HLUTNM = "soft_lutpair70" *) 
   LUT5 #(
    .INIT(32'h50404040)) 
     \grss.ram_pkt_empty_d1_i_4 
       (.I0(partial_packet),
        .I1(DIADI),
        .I2(E),
        .I3(O1),
        .I4(I7),
        .O(wr_eop));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     ram_full_fb_i_reg
       (.C(ACLK),
        .CE(\<const1> ),
        .D(ram_full_comb),
        .PRE(rst_d2),
        .Q(p_2_out));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     ram_full_i_reg
       (.C(ACLK),
        .CE(\<const1> ),
        .D(ram_full_comb),
        .PRE(rst_d2),
        .Q(O2));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module axis_intercon_421wr_status_flags_ss_59
   (comp0,
    comp1,
    p_0_in,
    O1,
    p_2_out,
    O2,
    E,
    D,
    S01_AXIS_TREADY,
    O3,
    wr_eop,
    O4,
    O13,
    v1_reg,
    I1,
    v1_reg_0,
    I2,
    v1_reg_1,
    I3,
    ram_full_comb,
    ACLK,
    I4,
    p_2_out_0,
    I5,
    S01_AXIS_TVALID,
    S_FIFO_DATA_COUNT,
    DI,
    S,
    I6,
    I7,
    I8,
    DIADI,
    partial_packet);
  output comp0;
  output comp1;
  output p_0_in;
  output O1;
  output p_2_out;
  output O2;
  output [0:0]E;
  output [9:0]D;
  output S01_AXIS_TREADY;
  output [0:0]O3;
  output wr_eop;
  output [0:0]O4;
  output O13;
  input [3:0]v1_reg;
  input I1;
  input [3:0]v1_reg_0;
  input I2;
  input [3:0]v1_reg_1;
  input I3;
  input ram_full_comb;
  input ACLK;
  input I4;
  input p_2_out_0;
  input I5;
  input S01_AXIS_TVALID;
  input [7:0]S_FIFO_DATA_COUNT;
  input [0:0]DI;
  input [1:0]S;
  input [3:0]I6;
  input [1:0]I7;
  input I8;
  input [0:0]DIADI;
  input partial_packet;

  wire \<const0> ;
  wire \<const1> ;
  wire ACLK;
  wire [9:0]D;
  wire [0:0]DI;
  wire [0:0]DIADI;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire [3:0]I6;
  wire [1:0]I7;
  wire I8;
  wire O1;
  wire O13;
  wire O2;
  wire [0:0]O3;
  wire [0:0]O4;
  wire [1:0]S;
  wire S01_AXIS_TREADY;
  wire S01_AXIS_TVALID;
  wire [7:0]S_FIFO_DATA_COUNT;
  wire comp0;
  wire comp1;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_2__0 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_5__0 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_6__0 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__0 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__0 ;
  wire \n_1_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__0 ;
  wire \n_1_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__0 ;
  wire \n_2_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__0 ;
  wire \n_2_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__0 ;
  wire \n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__0 ;
  wire \n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__0 ;
  wire \n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__0 ;
  wire p_0_in;
  wire p_2_out;
  wire p_2_out_0;
  wire partial_packet;
  wire ram_full_comb;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire [3:0]v1_reg_1;
  wire wr_eop;
  wire [3:1]\NLW_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__0_O_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
LUT3 #(
    .INIT(8'h04)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_2__3 
       (.I0(O1),
        .I1(S01_AXIS_TVALID),
        .I2(p_2_out),
        .O(E));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair52" *) 
   LUT1 #(
    .INIT(2'h1)) 
     S01_AXIS_TREADY_INST_0
       (.I0(O1),
        .O(S01_AXIS_TREADY));
VCC VCC
       (.P(\<const1> ));
axis_intercon_421compare_61 c0
       (.I1(I1),
        .comp0(comp0),
        .v1_reg(v1_reg));
axis_intercon_421compare_62 c1
       (.I2(I2),
        .comp1(comp1),
        .v1_reg_0(v1_reg_0));
axis_intercon_421compare_63 \gaf.c2 
       (.I3(I3),
        .p_0_in(p_0_in),
        .v1_reg_1(v1_reg_1));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gaf.gaf0.ram_afull_i_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(p_2_out_0),
        .PRE(I4),
        .Q(O2));
LUT3 #(
    .INIT(8'h04)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_2__0 
       (.I0(O1),
        .I1(S01_AXIS_TVALID),
        .I2(I5),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_2__0 ));
LUT4 #(
    .INIT(16'h04FB)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_5__0 
       (.I0(O1),
        .I1(S01_AXIS_TVALID),
        .I2(I5),
        .I3(S_FIFO_DATA_COUNT[2]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_5__0 ));
LUT4 #(
    .INIT(16'h04FB)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_6__0 
       (.I0(I5),
        .I1(S01_AXIS_TVALID),
        .I2(O1),
        .I3(S_FIFO_DATA_COUNT[1]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_6__0 ));
(* SOFT_HLUTNM = "soft_lutpair52" *) 
   LUT3 #(
    .INIT(8'hD2)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_1__1 
       (.I0(S01_AXIS_TVALID),
        .I1(O1),
        .I2(I5),
        .O(O4));
CARRY4 \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__0 
       (.CI(\<const0> ),
        .CO({\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__0 ,\n_1_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__0 ,\n_2_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__0 ,\n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__0 }),
        .CYINIT(\<const0> ),
        .DI({S_FIFO_DATA_COUNT[2],\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_2__0 ,DI,S_FIFO_DATA_COUNT[0]}),
        .O(D[3:0]),
        .S({S[1],\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_5__0 ,\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_6__0 ,S[0]}));
CARRY4 \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__0 
       (.CI(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__0 ),
        .CO({\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__0 ,\n_1_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__0 ,\n_2_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__0 ,\n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__0 }),
        .CYINIT(\<const0> ),
        .DI(S_FIFO_DATA_COUNT[6:3]),
        .O(D[7:4]),
        .S(I6));
CARRY4 \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__0 
       (.CI(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__0 ),
        .CO({\NLW_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__0_CO_UNCONNECTED [3:1],\n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__0 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,S_FIFO_DATA_COUNT[7]}),
        .O({\NLW_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__0_O_UNCONNECTED [3:2],D[9:8]}),
        .S({\<const0> ,\<const0> ,I7}));
(* SOFT_HLUTNM = "soft_lutpair51" *) 
   LUT5 #(
    .INIT(32'h0000F080)) 
     \gcc0.gc0.count_d1[8]_i_1__1 
       (.I0(I8),
        .I1(O2),
        .I2(E),
        .I3(DIADI),
        .I4(partial_packet),
        .O(O3));
LUT5 #(
    .INIT(32'h0F08FF00)) 
     \gpkt_fifo.gdummy_wr_eop.partial_packet_i_1__0 
       (.I0(I8),
        .I1(O2),
        .I2(DIADI),
        .I3(partial_packet),
        .I4(E),
        .O(O13));
(* SOFT_HLUTNM = "soft_lutpair51" *) 
   LUT5 #(
    .INIT(32'h50404040)) 
     \grss.ram_pkt_empty_d1_i_4__0 
       (.I0(partial_packet),
        .I1(DIADI),
        .I2(E),
        .I3(O2),
        .I4(I8),
        .O(wr_eop));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     ram_full_fb_i_reg
       (.C(ACLK),
        .CE(\<const1> ),
        .D(ram_full_comb),
        .PRE(I4),
        .Q(p_2_out));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     ram_full_i_reg
       (.C(ACLK),
        .CE(\<const1> ),
        .D(ram_full_comb),
        .PRE(I4),
        .Q(O1));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module axis_intercon_421wr_status_flags_ss_89
   (comp0,
    comp1,
    p_0_in,
    O1,
    p_2_out,
    O2,
    E,
    D,
    S02_AXIS_TREADY,
    O3,
    wr_eop,
    O4,
    O13,
    v1_reg,
    I1,
    v1_reg_0,
    I2,
    v1_reg_1,
    I3,
    ram_full_comb,
    ACLK,
    I4,
    p_2_out_0,
    I5,
    S02_AXIS_TVALID,
    S_FIFO_DATA_COUNT,
    DI,
    S,
    I6,
    I7,
    I8,
    DIADI,
    partial_packet);
  output comp0;
  output comp1;
  output p_0_in;
  output O1;
  output p_2_out;
  output O2;
  output [0:0]E;
  output [9:0]D;
  output S02_AXIS_TREADY;
  output [0:0]O3;
  output wr_eop;
  output [0:0]O4;
  output O13;
  input [3:0]v1_reg;
  input I1;
  input [3:0]v1_reg_0;
  input I2;
  input [3:0]v1_reg_1;
  input I3;
  input ram_full_comb;
  input ACLK;
  input I4;
  input p_2_out_0;
  input I5;
  input S02_AXIS_TVALID;
  input [7:0]S_FIFO_DATA_COUNT;
  input [0:0]DI;
  input [1:0]S;
  input [3:0]I6;
  input [1:0]I7;
  input I8;
  input [0:0]DIADI;
  input partial_packet;

  wire \<const0> ;
  wire \<const1> ;
  wire ACLK;
  wire [9:0]D;
  wire [0:0]DI;
  wire [0:0]DIADI;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire [3:0]I6;
  wire [1:0]I7;
  wire I8;
  wire O1;
  wire O13;
  wire O2;
  wire [0:0]O3;
  wire [0:0]O4;
  wire [1:0]S;
  wire S02_AXIS_TREADY;
  wire S02_AXIS_TVALID;
  wire [7:0]S_FIFO_DATA_COUNT;
  wire comp0;
  wire comp1;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_2__1 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_5__1 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_6__1 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__1 ;
  wire \n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__1 ;
  wire \n_1_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__1 ;
  wire \n_1_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__1 ;
  wire \n_2_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__1 ;
  wire \n_2_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__1 ;
  wire \n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__1 ;
  wire \n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__1 ;
  wire \n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__1 ;
  wire p_0_in;
  wire p_2_out;
  wire p_2_out_0;
  wire partial_packet;
  wire ram_full_comb;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;
  wire [3:0]v1_reg_1;
  wire wr_eop;
  wire [3:1]\NLW_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__1_O_UNCONNECTED ;

GND GND
       (.G(\<const0> ));
LUT3 #(
    .INIT(8'h04)) 
     \NO_BMM_INFO.SDP.WIDE_PRIM36.ram_i_2__2 
       (.I0(O1),
        .I1(S02_AXIS_TVALID),
        .I2(p_2_out),
        .O(E));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair33" *) 
   LUT1 #(
    .INIT(2'h1)) 
     S02_AXIS_TREADY_INST_0
       (.I0(O1),
        .O(S02_AXIS_TREADY));
VCC VCC
       (.P(\<const1> ));
axis_intercon_421compare_91 c0
       (.I1(I1),
        .comp0(comp0),
        .v1_reg(v1_reg));
axis_intercon_421compare_92 c1
       (.I2(I2),
        .comp1(comp1),
        .v1_reg_0(v1_reg_0));
axis_intercon_421compare_93 \gaf.c2 
       (.I3(I3),
        .p_0_in(p_0_in),
        .v1_reg_1(v1_reg_1));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \gaf.gaf0.ram_afull_i_reg 
       (.C(ACLK),
        .CE(\<const1> ),
        .D(p_2_out_0),
        .PRE(I4),
        .Q(O2));
LUT3 #(
    .INIT(8'h04)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_2__1 
       (.I0(O1),
        .I1(S02_AXIS_TVALID),
        .I2(I5),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_2__1 ));
LUT4 #(
    .INIT(16'h04FB)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_5__1 
       (.I0(O1),
        .I1(S02_AXIS_TVALID),
        .I2(I5),
        .I3(S_FIFO_DATA_COUNT[2]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_5__1 ));
LUT4 #(
    .INIT(16'h04FB)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_6__1 
       (.I0(I5),
        .I1(S02_AXIS_TVALID),
        .I2(O1),
        .I3(S_FIFO_DATA_COUNT[1]),
        .O(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_6__1 ));
(* SOFT_HLUTNM = "soft_lutpair33" *) 
   LUT3 #(
    .INIT(8'hD2)) 
     \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[9]_i_1__2 
       (.I0(S02_AXIS_TVALID),
        .I1(O1),
        .I2(I5),
        .O(O4));
CARRY4 \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__1 
       (.CI(\<const0> ),
        .CO({\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__1 ,\n_1_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__1 ,\n_2_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__1 ,\n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__1 }),
        .CYINIT(\<const0> ),
        .DI({S_FIFO_DATA_COUNT[2],\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_2__1 ,DI,S_FIFO_DATA_COUNT[0]}),
        .O(D[3:0]),
        .S({S[1],\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_5__1 ,\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo[3]_i_6__1 ,S[0]}));
CARRY4 \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__1 
       (.CI(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[3]_i_1__1 ),
        .CO({\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__1 ,\n_1_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__1 ,\n_2_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__1 ,\n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__1 }),
        .CYINIT(\<const0> ),
        .DI(S_FIFO_DATA_COUNT[6:3]),
        .O(D[7:4]),
        .S(I6));
CARRY4 \gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__1 
       (.CI(\n_0_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[7]_i_1__1 ),
        .CO({\NLW_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__1_CO_UNCONNECTED [3:1],\n_3_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,S_FIFO_DATA_COUNT[7]}),
        .O({\NLW_gaxis_fifo.gaxisf.gdc_pkt.axis_dc_pkt_fifo_reg[9]_i_2__1_O_UNCONNECTED [3:2],D[9:8]}),
        .S({\<const0> ,\<const0> ,I7}));
(* SOFT_HLUTNM = "soft_lutpair32" *) 
   LUT5 #(
    .INIT(32'h0000F080)) 
     \gcc0.gc0.count_d1[8]_i_1__2 
       (.I0(I8),
        .I1(O2),
        .I2(E),
        .I3(DIADI),
        .I4(partial_packet),
        .O(O3));
LUT5 #(
    .INIT(32'h0F08FF00)) 
     \gpkt_fifo.gdummy_wr_eop.partial_packet_i_1__1 
       (.I0(I8),
        .I1(O2),
        .I2(DIADI),
        .I3(partial_packet),
        .I4(E),
        .O(O13));
(* SOFT_HLUTNM = "soft_lutpair32" *) 
   LUT5 #(
    .INIT(32'h50404040)) 
     \grss.ram_pkt_empty_d1_i_4__1 
       (.I0(partial_packet),
        .I1(DIADI),
        .I2(E),
        .I3(O2),
        .I4(I8),
        .O(wr_eop));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     ram_full_fb_i_reg
       (.C(ACLK),
        .CE(\<const1> ),
        .D(ram_full_comb),
        .PRE(I4),
        .Q(p_2_out));
(* equivalent_register_removal = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     ram_full_i_reg
       (.C(ACLK),
        .CE(\<const1> ),
        .D(ram_full_comb),
        .PRE(I4),
        .Q(O1));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
