Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Apr 24 19:37:37 2020
| Host         : Tony-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab10_2_1_timing_summary_routed.rpt -pb lab10_2_1_timing_summary_routed.pb -rpx lab10_2_1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab10_2_1
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: PULSE/Q_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 39 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 46 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    192.288        0.000                      0                   94        0.172        0.000                      0                   94        3.000        0.000                       0                    52  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
clk                    {0.000 5.000}        10.000          100.000         
  clk_out1_clk_5Mhz    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_5Mhz    {0.000 25.000}       50.000          20.000          
sys_clk_pin            {0.000 5.000}        10.000          100.000         
  clk_out1_clk_5Mhz_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_5Mhz_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out1_clk_5Mhz        192.288        0.000                      0                   94        0.490        0.000                      0                   94       13.360        0.000                       0                    48  
  clkfbout_clk_5Mhz                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_5Mhz_1      192.316        0.000                      0                   94        0.490        0.000                      0                   94       13.360        0.000                       0                    48  
  clkfbout_clk_5Mhz_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_5Mhz_1  clk_out1_clk_5Mhz        192.288        0.000                      0                   94        0.172        0.000                      0                   94  
clk_out1_clk_5Mhz    clk_out1_clk_5Mhz_1      192.288        0.000                      0                   94        0.172        0.000                      0                   94  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_5Mhz
  To Clock:  clk_out1_clk_5Mhz

Setup :            0  Failing Endpoints,  Worst Slack      192.288ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.490ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             192.288ns  (required time - arrival time)
  Source:                 PULSE/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        7.429ns  (logic 2.575ns (34.664%)  route 4.854ns (65.336%))
  Logic Levels:           10  (CARRY4=7 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 198.521 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X1Y1           FDRE                                         r  PULSE/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[6]/Q
                         net (fo=2, routed)           1.270     0.854    PULSE/count_reg[6]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.511 r  PULSE/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.511    PULSE/count_reg[0]_i_13_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  PULSE/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.628    PULSE/count_reg[0]_i_14_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.745    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.862 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.862    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.979 r  PULSE/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.979    PULSE/count_reg[0]_i_10_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.096 r  PULSE/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.096    PULSE/count_reg[0]_i_11_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.419 f  PULSE/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     2.998    PULSE/count_reg[0]_i_12_n_6
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.306     3.304 f  PULSE/count[0]_i_7/O
                         net (fo=1, routed)           0.941     4.245    PULSE/count[0]_i_7_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.124     4.369 r  PULSE/count[0]_i_1/O
                         net (fo=33, routed)          2.063     6.432    PULSE/count[0]_i_1_n_0
    SLICE_X6Y7           LUT2 (Prop_lut2_I0_O)        0.124     6.556 r  PULSE/Q_i_1/O
                         net (fo=1, routed)           0.000     6.556    PULSE/Q_i_1_n_0
    SLICE_X6Y7           FDRE                                         r  PULSE/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.516   198.521    PULSE/clk_out1
    SLICE_X6Y7           FDRE                                         r  PULSE/Q_reg/C
                         clock pessimism              0.564   199.084    
                         clock uncertainty           -0.318   198.767    
    SLICE_X6Y7           FDRE (Setup_fdre_C_D)        0.077   198.844    PULSE/Q_reg
  -------------------------------------------------------------------
                         required time                        198.844    
                         arrival time                          -6.556    
  -------------------------------------------------------------------
                         slack                                192.288    

Slack (MET) :             192.665ns  (required time - arrival time)
  Source:                 PULSE/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 2.451ns (37.355%)  route 4.110ns (62.645%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 198.523 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X1Y1           FDRE                                         r  PULSE/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[6]/Q
                         net (fo=2, routed)           1.270     0.854    PULSE/count_reg[6]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.511 r  PULSE/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.511    PULSE/count_reg[0]_i_13_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  PULSE/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.628    PULSE/count_reg[0]_i_14_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.745    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.862 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.862    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.979 r  PULSE/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.979    PULSE/count_reg[0]_i_10_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.096 r  PULSE/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.096    PULSE/count_reg[0]_i_11_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.419 f  PULSE/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     2.998    PULSE/count_reg[0]_i_12_n_6
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.306     3.304 f  PULSE/count[0]_i_7/O
                         net (fo=1, routed)           0.941     4.245    PULSE/count[0]_i_7_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.124     4.369 r  PULSE/count[0]_i_1/O
                         net (fo=33, routed)          1.320     5.689    PULSE/count[0]_i_1_n_0
    SLICE_X1Y7           FDRE                                         r  PULSE/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.518   198.523    PULSE/clk_out1
    SLICE_X1Y7           FDRE                                         r  PULSE/count_reg[28]/C
                         clock pessimism              0.578   199.100    
                         clock uncertainty           -0.318   198.783    
    SLICE_X1Y7           FDRE (Setup_fdre_C_R)       -0.429   198.354    PULSE/count_reg[28]
  -------------------------------------------------------------------
                         required time                        198.354    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                192.665    

Slack (MET) :             192.665ns  (required time - arrival time)
  Source:                 PULSE/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 2.451ns (37.355%)  route 4.110ns (62.645%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 198.523 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X1Y1           FDRE                                         r  PULSE/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[6]/Q
                         net (fo=2, routed)           1.270     0.854    PULSE/count_reg[6]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.511 r  PULSE/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.511    PULSE/count_reg[0]_i_13_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  PULSE/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.628    PULSE/count_reg[0]_i_14_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.745    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.862 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.862    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.979 r  PULSE/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.979    PULSE/count_reg[0]_i_10_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.096 r  PULSE/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.096    PULSE/count_reg[0]_i_11_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.419 f  PULSE/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     2.998    PULSE/count_reg[0]_i_12_n_6
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.306     3.304 f  PULSE/count[0]_i_7/O
                         net (fo=1, routed)           0.941     4.245    PULSE/count[0]_i_7_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.124     4.369 r  PULSE/count[0]_i_1/O
                         net (fo=33, routed)          1.320     5.689    PULSE/count[0]_i_1_n_0
    SLICE_X1Y7           FDRE                                         r  PULSE/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.518   198.523    PULSE/clk_out1
    SLICE_X1Y7           FDRE                                         r  PULSE/count_reg[29]/C
                         clock pessimism              0.578   199.100    
                         clock uncertainty           -0.318   198.783    
    SLICE_X1Y7           FDRE (Setup_fdre_C_R)       -0.429   198.354    PULSE/count_reg[29]
  -------------------------------------------------------------------
                         required time                        198.354    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                192.665    

Slack (MET) :             192.665ns  (required time - arrival time)
  Source:                 PULSE/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 2.451ns (37.355%)  route 4.110ns (62.645%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 198.523 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X1Y1           FDRE                                         r  PULSE/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[6]/Q
                         net (fo=2, routed)           1.270     0.854    PULSE/count_reg[6]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.511 r  PULSE/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.511    PULSE/count_reg[0]_i_13_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  PULSE/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.628    PULSE/count_reg[0]_i_14_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.745    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.862 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.862    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.979 r  PULSE/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.979    PULSE/count_reg[0]_i_10_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.096 r  PULSE/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.096    PULSE/count_reg[0]_i_11_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.419 f  PULSE/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     2.998    PULSE/count_reg[0]_i_12_n_6
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.306     3.304 f  PULSE/count[0]_i_7/O
                         net (fo=1, routed)           0.941     4.245    PULSE/count[0]_i_7_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.124     4.369 r  PULSE/count[0]_i_1/O
                         net (fo=33, routed)          1.320     5.689    PULSE/count[0]_i_1_n_0
    SLICE_X1Y7           FDRE                                         r  PULSE/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.518   198.523    PULSE/clk_out1
    SLICE_X1Y7           FDRE                                         r  PULSE/count_reg[30]/C
                         clock pessimism              0.578   199.100    
                         clock uncertainty           -0.318   198.783    
    SLICE_X1Y7           FDRE (Setup_fdre_C_R)       -0.429   198.354    PULSE/count_reg[30]
  -------------------------------------------------------------------
                         required time                        198.354    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                192.665    

Slack (MET) :             192.665ns  (required time - arrival time)
  Source:                 PULSE/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 2.451ns (37.355%)  route 4.110ns (62.645%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 198.523 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X1Y1           FDRE                                         r  PULSE/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[6]/Q
                         net (fo=2, routed)           1.270     0.854    PULSE/count_reg[6]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.511 r  PULSE/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.511    PULSE/count_reg[0]_i_13_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  PULSE/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.628    PULSE/count_reg[0]_i_14_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.745    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.862 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.862    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.979 r  PULSE/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.979    PULSE/count_reg[0]_i_10_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.096 r  PULSE/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.096    PULSE/count_reg[0]_i_11_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.419 f  PULSE/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     2.998    PULSE/count_reg[0]_i_12_n_6
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.306     3.304 f  PULSE/count[0]_i_7/O
                         net (fo=1, routed)           0.941     4.245    PULSE/count[0]_i_7_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.124     4.369 r  PULSE/count[0]_i_1/O
                         net (fo=33, routed)          1.320     5.689    PULSE/count[0]_i_1_n_0
    SLICE_X1Y7           FDRE                                         r  PULSE/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.518   198.523    PULSE/clk_out1
    SLICE_X1Y7           FDRE                                         r  PULSE/count_reg[31]/C
                         clock pessimism              0.578   199.100    
                         clock uncertainty           -0.318   198.783    
    SLICE_X1Y7           FDRE (Setup_fdre_C_R)       -0.429   198.354    PULSE/count_reg[31]
  -------------------------------------------------------------------
                         required time                        198.354    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                192.665    

Slack (MET) :             192.814ns  (required time - arrival time)
  Source:                 PULSE/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 2.451ns (38.219%)  route 3.962ns (61.781%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 198.524 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X1Y1           FDRE                                         r  PULSE/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[6]/Q
                         net (fo=2, routed)           1.270     0.854    PULSE/count_reg[6]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.511 r  PULSE/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.511    PULSE/count_reg[0]_i_13_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  PULSE/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.628    PULSE/count_reg[0]_i_14_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.745    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.862 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.862    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.979 r  PULSE/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.979    PULSE/count_reg[0]_i_10_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.096 r  PULSE/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.096    PULSE/count_reg[0]_i_11_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.419 f  PULSE/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     2.998    PULSE/count_reg[0]_i_12_n_6
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.306     3.304 f  PULSE/count[0]_i_7/O
                         net (fo=1, routed)           0.941     4.245    PULSE/count[0]_i_7_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.124     4.369 r  PULSE/count[0]_i_1/O
                         net (fo=33, routed)          1.171     5.541    PULSE/count[0]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  PULSE/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.519   198.524    PULSE/clk_out1
    SLICE_X1Y6           FDRE                                         r  PULSE/count_reg[24]/C
                         clock pessimism              0.578   199.101    
                         clock uncertainty           -0.318   198.784    
    SLICE_X1Y6           FDRE (Setup_fdre_C_R)       -0.429   198.355    PULSE/count_reg[24]
  -------------------------------------------------------------------
                         required time                        198.355    
                         arrival time                          -5.541    
  -------------------------------------------------------------------
                         slack                                192.814    

Slack (MET) :             192.814ns  (required time - arrival time)
  Source:                 PULSE/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 2.451ns (38.219%)  route 3.962ns (61.781%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 198.524 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X1Y1           FDRE                                         r  PULSE/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[6]/Q
                         net (fo=2, routed)           1.270     0.854    PULSE/count_reg[6]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.511 r  PULSE/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.511    PULSE/count_reg[0]_i_13_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  PULSE/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.628    PULSE/count_reg[0]_i_14_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.745    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.862 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.862    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.979 r  PULSE/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.979    PULSE/count_reg[0]_i_10_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.096 r  PULSE/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.096    PULSE/count_reg[0]_i_11_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.419 f  PULSE/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     2.998    PULSE/count_reg[0]_i_12_n_6
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.306     3.304 f  PULSE/count[0]_i_7/O
                         net (fo=1, routed)           0.941     4.245    PULSE/count[0]_i_7_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.124     4.369 r  PULSE/count[0]_i_1/O
                         net (fo=33, routed)          1.171     5.541    PULSE/count[0]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  PULSE/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.519   198.524    PULSE/clk_out1
    SLICE_X1Y6           FDRE                                         r  PULSE/count_reg[25]/C
                         clock pessimism              0.578   199.101    
                         clock uncertainty           -0.318   198.784    
    SLICE_X1Y6           FDRE (Setup_fdre_C_R)       -0.429   198.355    PULSE/count_reg[25]
  -------------------------------------------------------------------
                         required time                        198.355    
                         arrival time                          -5.541    
  -------------------------------------------------------------------
                         slack                                192.814    

Slack (MET) :             192.814ns  (required time - arrival time)
  Source:                 PULSE/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 2.451ns (38.219%)  route 3.962ns (61.781%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 198.524 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X1Y1           FDRE                                         r  PULSE/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[6]/Q
                         net (fo=2, routed)           1.270     0.854    PULSE/count_reg[6]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.511 r  PULSE/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.511    PULSE/count_reg[0]_i_13_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  PULSE/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.628    PULSE/count_reg[0]_i_14_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.745    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.862 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.862    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.979 r  PULSE/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.979    PULSE/count_reg[0]_i_10_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.096 r  PULSE/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.096    PULSE/count_reg[0]_i_11_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.419 f  PULSE/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     2.998    PULSE/count_reg[0]_i_12_n_6
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.306     3.304 f  PULSE/count[0]_i_7/O
                         net (fo=1, routed)           0.941     4.245    PULSE/count[0]_i_7_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.124     4.369 r  PULSE/count[0]_i_1/O
                         net (fo=33, routed)          1.171     5.541    PULSE/count[0]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  PULSE/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.519   198.524    PULSE/clk_out1
    SLICE_X1Y6           FDRE                                         r  PULSE/count_reg[26]/C
                         clock pessimism              0.578   199.101    
                         clock uncertainty           -0.318   198.784    
    SLICE_X1Y6           FDRE (Setup_fdre_C_R)       -0.429   198.355    PULSE/count_reg[26]
  -------------------------------------------------------------------
                         required time                        198.355    
                         arrival time                          -5.541    
  -------------------------------------------------------------------
                         slack                                192.814    

Slack (MET) :             192.814ns  (required time - arrival time)
  Source:                 PULSE/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 2.451ns (38.219%)  route 3.962ns (61.781%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 198.524 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X1Y1           FDRE                                         r  PULSE/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[6]/Q
                         net (fo=2, routed)           1.270     0.854    PULSE/count_reg[6]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.511 r  PULSE/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.511    PULSE/count_reg[0]_i_13_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  PULSE/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.628    PULSE/count_reg[0]_i_14_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.745    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.862 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.862    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.979 r  PULSE/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.979    PULSE/count_reg[0]_i_10_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.096 r  PULSE/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.096    PULSE/count_reg[0]_i_11_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.419 f  PULSE/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     2.998    PULSE/count_reg[0]_i_12_n_6
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.306     3.304 f  PULSE/count[0]_i_7/O
                         net (fo=1, routed)           0.941     4.245    PULSE/count[0]_i_7_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.124     4.369 r  PULSE/count[0]_i_1/O
                         net (fo=33, routed)          1.171     5.541    PULSE/count[0]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  PULSE/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.519   198.524    PULSE/clk_out1
    SLICE_X1Y6           FDRE                                         r  PULSE/count_reg[27]/C
                         clock pessimism              0.578   199.101    
                         clock uncertainty           -0.318   198.784    
    SLICE_X1Y6           FDRE (Setup_fdre_C_R)       -0.429   198.355    PULSE/count_reg[27]
  -------------------------------------------------------------------
                         required time                        198.355    
                         arrival time                          -5.541    
  -------------------------------------------------------------------
                         slack                                192.814    

Slack (MET) :             192.963ns  (required time - arrival time)
  Source:                 PULSE/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.265ns  (logic 2.451ns (39.123%)  route 3.814ns (60.877%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 198.524 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X1Y1           FDRE                                         r  PULSE/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[6]/Q
                         net (fo=2, routed)           1.270     0.854    PULSE/count_reg[6]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.511 r  PULSE/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.511    PULSE/count_reg[0]_i_13_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  PULSE/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.628    PULSE/count_reg[0]_i_14_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.745    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.862 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.862    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.979 r  PULSE/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.979    PULSE/count_reg[0]_i_10_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.096 r  PULSE/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.096    PULSE/count_reg[0]_i_11_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.419 f  PULSE/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     2.998    PULSE/count_reg[0]_i_12_n_6
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.306     3.304 f  PULSE/count[0]_i_7/O
                         net (fo=1, routed)           0.941     4.245    PULSE/count[0]_i_7_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.124     4.369 r  PULSE/count[0]_i_1/O
                         net (fo=33, routed)          1.023     5.392    PULSE/count[0]_i_1_n_0
    SLICE_X1Y5           FDRE                                         r  PULSE/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.519   198.524    PULSE/clk_out1
    SLICE_X1Y5           FDRE                                         r  PULSE/count_reg[20]/C
                         clock pessimism              0.578   199.101    
                         clock uncertainty           -0.318   198.784    
    SLICE_X1Y5           FDRE (Setup_fdre_C_R)       -0.429   198.355    PULSE/count_reg[20]
  -------------------------------------------------------------------
                         required time                        198.355    
                         arrival time                          -5.392    
  -------------------------------------------------------------------
                         slack                                192.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 MULT/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MULT/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (32.035%)  route 0.395ns (67.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.595    -0.586    MULT/clk_out1
    SLICE_X3Y5           FDRE                                         r  MULT/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  MULT/done_reg/Q
                         net (fo=13, routed)          0.395    -0.051    MULT/done_OBUF
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.045    -0.006 r  MULT/done_i_1/O
                         net (fo=1, routed)           0.000    -0.006    MULT/done_i_1_n_0
    SLICE_X3Y5           FDRE                                         r  MULT/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.866    -0.824    MULT/clk_out1
    SLICE_X3Y5           FDRE                                         r  MULT/done_reg/C
                         clock pessimism              0.237    -0.586    
    SLICE_X3Y5           FDRE (Hold_fdre_C_D)         0.091    -0.495    MULT/done_reg
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 MULT/product_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MULT/product_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.234ns (36.885%)  route 0.400ns (63.115%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.595    -0.586    MULT/clk_out1
    SLICE_X3Y6           FDRE                                         r  MULT/product_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  MULT/product_reg[4]/Q
                         net (fo=12, routed)          0.231    -0.214    MULT/p_0_in[0]
    SLICE_X4Y6           LUT6 (Prop_lut6_I5_O)        0.045    -0.169 r  MULT/product[7]_i_3/O
                         net (fo=2, routed)           0.169     0.000    MULT/product[7]_i_3_n_0
    SLICE_X4Y6           LUT3 (Prop_lut3_I2_O)        0.048     0.048 r  MULT/product[7]_i_2/O
                         net (fo=1, routed)           0.000     0.048    MULT/product[7]_i_2_n_0
    SLICE_X4Y6           FDRE                                         r  MULT/product_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.864    -0.826    MULT/clk_out1
    SLICE_X4Y6           FDRE                                         r  MULT/product_reg[7]/C
                         clock pessimism              0.274    -0.551    
    SLICE_X4Y6           FDRE (Hold_fdre_C_D)         0.107    -0.444    MULT/product_reg[7]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 MULT/product_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MULT/product_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.186ns (31.417%)  route 0.406ns (68.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.594    -0.587    MULT/clk_out1
    SLICE_X0Y7           FDRE                                         r  MULT/product_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  MULT/product_reg[1]/Q
                         net (fo=6, routed)           0.406    -0.040    MULT/product_reg_n_0_[1]
    SLICE_X0Y7           LUT6 (Prop_lut6_I5_O)        0.045     0.005 r  MULT/product[2]_i_1/O
                         net (fo=1, routed)           0.000     0.005    MULT/product[2]_i_1_n_0
    SLICE_X0Y7           FDRE                                         r  MULT/product_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.865    -0.825    MULT/clk_out1
    SLICE_X0Y7           FDRE                                         r  MULT/product_reg[2]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.092    -0.495    MULT/product_reg[2]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 MULT/product_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MULT/product_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.231ns (36.585%)  route 0.400ns (63.415%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.595    -0.586    MULT/clk_out1
    SLICE_X3Y6           FDRE                                         r  MULT/product_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  MULT/product_reg[4]/Q
                         net (fo=12, routed)          0.231    -0.214    MULT/p_0_in[0]
    SLICE_X4Y6           LUT6 (Prop_lut6_I5_O)        0.045    -0.169 r  MULT/product[7]_i_3/O
                         net (fo=2, routed)           0.169     0.000    MULT/product[7]_i_3_n_0
    SLICE_X4Y6           LUT2 (Prop_lut2_I1_O)        0.045     0.045 r  MULT/product[6]_i_1/O
                         net (fo=1, routed)           0.000     0.045    MULT/product[6]_i_1_n_0
    SLICE_X4Y6           FDRE                                         r  MULT/product_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.864    -0.826    MULT/clk_out1
    SLICE_X4Y6           FDRE                                         r  MULT/product_reg[6]/C
                         clock pessimism              0.274    -0.551    
    SLICE_X4Y6           FDRE (Hold_fdre_C_D)         0.091    -0.460    MULT/product_reg[6]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.045    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 PULSE/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.249ns (40.278%)  route 0.369ns (59.722%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.595    -0.586    PULSE/clk_out1
    SLICE_X1Y3           FDRE                                         r  PULSE/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  PULSE/count_reg[15]/Q
                         net (fo=2, routed)           0.369    -0.076    PULSE/count_reg[15]
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.032 r  PULSE/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.032    PULSE/count_reg[12]_i_1_n_4
    SLICE_X1Y3           FDRE                                         r  PULSE/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.866    -0.824    PULSE/clk_out1
    SLICE_X1Y3           FDRE                                         r  PULSE/count_reg[15]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X1Y3           FDRE (Hold_fdre_C_D)         0.105    -0.481    PULSE/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 MULT/product_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MULT/product_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.231ns (35.770%)  route 0.415ns (64.230%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.594    -0.587    MULT/clk_out1
    SLICE_X0Y7           FDRE                                         r  MULT/product_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  MULT/product_reg[1]/Q
                         net (fo=6, routed)           0.226    -0.221    MULT/product_reg_n_0_[1]
    SLICE_X0Y7           LUT5 (Prop_lut5_I2_O)        0.045    -0.176 r  MULT/product[3]_i_3/O
                         net (fo=4, routed)           0.189     0.013    MULT/product[3]_i_3_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I5_O)        0.045     0.058 r  MULT/product[5]_i_1/O
                         net (fo=1, routed)           0.000     0.058    MULT/product[5]_i_1_n_0
    SLICE_X4Y6           FDRE                                         r  MULT/product_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.864    -0.826    MULT/clk_out1
    SLICE_X4Y6           FDRE                                         r  MULT/product_reg[5]/C
                         clock pessimism              0.274    -0.551    
    SLICE_X4Y6           FDRE (Hold_fdre_C_D)         0.092    -0.459    MULT/product_reg[5]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 PULSE/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.251ns (39.913%)  route 0.378ns (60.087%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.595    -0.586    PULSE/clk_out1
    SLICE_X1Y4           FDRE                                         r  PULSE/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  PULSE/count_reg[17]/Q
                         net (fo=2, routed)           0.378    -0.068    PULSE/count_reg[17]
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.042 r  PULSE/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.042    PULSE/count_reg[16]_i_1_n_6
    SLICE_X1Y4           FDRE                                         r  PULSE/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.866    -0.824    PULSE/clk_out1
    SLICE_X1Y4           FDRE                                         r  PULSE/count_reg[17]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.105    -0.481    PULSE/count_reg[17]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 PULSE/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.251ns (39.898%)  route 0.378ns (60.102%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.595    -0.586    PULSE/clk_out1
    SLICE_X1Y5           FDRE                                         r  PULSE/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  PULSE/count_reg[21]/Q
                         net (fo=2, routed)           0.378    -0.067    PULSE/count_reg[21]
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.043 r  PULSE/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.043    PULSE/count_reg[20]_i_1_n_6
    SLICE_X1Y5           FDRE                                         r  PULSE/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.866    -0.824    PULSE/clk_out1
    SLICE_X1Y5           FDRE                                         r  PULSE/count_reg[21]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X1Y5           FDRE (Hold_fdre_C_D)         0.105    -0.481    PULSE/count_reg[21]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 PULSE/count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.251ns (39.898%)  route 0.378ns (60.102%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.595    -0.586    PULSE/clk_out1
    SLICE_X1Y6           FDRE                                         r  PULSE/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  PULSE/count_reg[25]/Q
                         net (fo=2, routed)           0.378    -0.067    PULSE/count_reg[25]
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.043 r  PULSE/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.043    PULSE/count_reg[24]_i_1_n_6
    SLICE_X1Y6           FDRE                                         r  PULSE/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.866    -0.824    PULSE/clk_out1
    SLICE_X1Y6           FDRE                                         r  PULSE/count_reg[25]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X1Y6           FDRE (Hold_fdre_C_D)         0.105    -0.481    PULSE/count_reg[25]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 PULSE/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.251ns (39.883%)  route 0.378ns (60.117%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.596    -0.585    PULSE/clk_out1
    SLICE_X1Y0           FDRE                                         r  PULSE/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  PULSE/count_reg[1]/Q
                         net (fo=2, routed)           0.378    -0.066    PULSE/count_reg[1]
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.044 r  PULSE/count_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.044    PULSE/count_reg[0]_i_2_n_6
    SLICE_X1Y0           FDRE                                         r  PULSE/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.867    -0.823    PULSE/clk_out1
    SLICE_X1Y0           FDRE                                         r  PULSE/count_reg[1]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X1Y0           FDRE (Hold_fdre_C_D)         0.105    -0.480    PULSE/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.524    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_5Mhz
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    CLK/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y5       MULT/cnt_done_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y5       MULT/cnt_done_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y5       MULT/cnt_done_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y5       MULT/cnt_done_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y5       MULT/done_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y7       MULT/product_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y7       MULT/product_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y7       MULT/product_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y7       MULT/product_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y7       MULT/product_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y7       MULT/product_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y7       MULT/product_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y7       MULT/product_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y7       MULT/product_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y7       PULSE/count_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y7       PULSE/count_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y7       PULSE/count_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y7       PULSE/count_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y5       MULT/cnt_done_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y5       MULT/cnt_done_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y5       MULT/cnt_done_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y5       MULT/cnt_done_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y5       MULT/done_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y6       MULT/product_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y6       MULT/product_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y7       PULSE/Q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y3       PULSE/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y3       PULSE/count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_5Mhz
  To Clock:  clkfbout_clk_5Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_5Mhz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_5Mhz_1
  To Clock:  clk_out1_clk_5Mhz_1

Setup :            0  Failing Endpoints,  Worst Slack      192.316ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.490ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             192.316ns  (required time - arrival time)
  Source:                 PULSE/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        7.429ns  (logic 2.575ns (34.664%)  route 4.854ns (65.336%))
  Logic Levels:           10  (CARRY4=7 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 198.521 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X1Y1           FDRE                                         r  PULSE/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[6]/Q
                         net (fo=2, routed)           1.270     0.854    PULSE/count_reg[6]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.511 r  PULSE/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.511    PULSE/count_reg[0]_i_13_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  PULSE/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.628    PULSE/count_reg[0]_i_14_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.745    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.862 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.862    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.979 r  PULSE/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.979    PULSE/count_reg[0]_i_10_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.096 r  PULSE/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.096    PULSE/count_reg[0]_i_11_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.419 f  PULSE/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     2.998    PULSE/count_reg[0]_i_12_n_6
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.306     3.304 f  PULSE/count[0]_i_7/O
                         net (fo=1, routed)           0.941     4.245    PULSE/count[0]_i_7_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.124     4.369 r  PULSE/count[0]_i_1/O
                         net (fo=33, routed)          2.063     6.432    PULSE/count[0]_i_1_n_0
    SLICE_X6Y7           LUT2 (Prop_lut2_I0_O)        0.124     6.556 r  PULSE/Q_i_1/O
                         net (fo=1, routed)           0.000     6.556    PULSE/Q_i_1_n_0
    SLICE_X6Y7           FDRE                                         r  PULSE/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.516   198.521    PULSE/clk_out1
    SLICE_X6Y7           FDRE                                         r  PULSE/Q_reg/C
                         clock pessimism              0.564   199.084    
                         clock uncertainty           -0.289   198.795    
    SLICE_X6Y7           FDRE (Setup_fdre_C_D)        0.077   198.872    PULSE/Q_reg
  -------------------------------------------------------------------
                         required time                        198.872    
                         arrival time                          -6.556    
  -------------------------------------------------------------------
                         slack                                192.316    

Slack (MET) :             192.693ns  (required time - arrival time)
  Source:                 PULSE/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 2.451ns (37.355%)  route 4.110ns (62.645%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 198.523 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X1Y1           FDRE                                         r  PULSE/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[6]/Q
                         net (fo=2, routed)           1.270     0.854    PULSE/count_reg[6]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.511 r  PULSE/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.511    PULSE/count_reg[0]_i_13_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  PULSE/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.628    PULSE/count_reg[0]_i_14_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.745    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.862 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.862    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.979 r  PULSE/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.979    PULSE/count_reg[0]_i_10_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.096 r  PULSE/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.096    PULSE/count_reg[0]_i_11_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.419 f  PULSE/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     2.998    PULSE/count_reg[0]_i_12_n_6
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.306     3.304 f  PULSE/count[0]_i_7/O
                         net (fo=1, routed)           0.941     4.245    PULSE/count[0]_i_7_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.124     4.369 r  PULSE/count[0]_i_1/O
                         net (fo=33, routed)          1.320     5.689    PULSE/count[0]_i_1_n_0
    SLICE_X1Y7           FDRE                                         r  PULSE/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.518   198.523    PULSE/clk_out1
    SLICE_X1Y7           FDRE                                         r  PULSE/count_reg[28]/C
                         clock pessimism              0.578   199.100    
                         clock uncertainty           -0.289   198.811    
    SLICE_X1Y7           FDRE (Setup_fdre_C_R)       -0.429   198.382    PULSE/count_reg[28]
  -------------------------------------------------------------------
                         required time                        198.382    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                192.693    

Slack (MET) :             192.693ns  (required time - arrival time)
  Source:                 PULSE/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 2.451ns (37.355%)  route 4.110ns (62.645%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 198.523 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X1Y1           FDRE                                         r  PULSE/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[6]/Q
                         net (fo=2, routed)           1.270     0.854    PULSE/count_reg[6]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.511 r  PULSE/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.511    PULSE/count_reg[0]_i_13_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  PULSE/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.628    PULSE/count_reg[0]_i_14_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.745    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.862 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.862    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.979 r  PULSE/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.979    PULSE/count_reg[0]_i_10_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.096 r  PULSE/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.096    PULSE/count_reg[0]_i_11_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.419 f  PULSE/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     2.998    PULSE/count_reg[0]_i_12_n_6
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.306     3.304 f  PULSE/count[0]_i_7/O
                         net (fo=1, routed)           0.941     4.245    PULSE/count[0]_i_7_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.124     4.369 r  PULSE/count[0]_i_1/O
                         net (fo=33, routed)          1.320     5.689    PULSE/count[0]_i_1_n_0
    SLICE_X1Y7           FDRE                                         r  PULSE/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.518   198.523    PULSE/clk_out1
    SLICE_X1Y7           FDRE                                         r  PULSE/count_reg[29]/C
                         clock pessimism              0.578   199.100    
                         clock uncertainty           -0.289   198.811    
    SLICE_X1Y7           FDRE (Setup_fdre_C_R)       -0.429   198.382    PULSE/count_reg[29]
  -------------------------------------------------------------------
                         required time                        198.382    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                192.693    

Slack (MET) :             192.693ns  (required time - arrival time)
  Source:                 PULSE/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 2.451ns (37.355%)  route 4.110ns (62.645%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 198.523 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X1Y1           FDRE                                         r  PULSE/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[6]/Q
                         net (fo=2, routed)           1.270     0.854    PULSE/count_reg[6]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.511 r  PULSE/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.511    PULSE/count_reg[0]_i_13_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  PULSE/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.628    PULSE/count_reg[0]_i_14_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.745    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.862 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.862    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.979 r  PULSE/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.979    PULSE/count_reg[0]_i_10_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.096 r  PULSE/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.096    PULSE/count_reg[0]_i_11_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.419 f  PULSE/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     2.998    PULSE/count_reg[0]_i_12_n_6
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.306     3.304 f  PULSE/count[0]_i_7/O
                         net (fo=1, routed)           0.941     4.245    PULSE/count[0]_i_7_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.124     4.369 r  PULSE/count[0]_i_1/O
                         net (fo=33, routed)          1.320     5.689    PULSE/count[0]_i_1_n_0
    SLICE_X1Y7           FDRE                                         r  PULSE/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.518   198.523    PULSE/clk_out1
    SLICE_X1Y7           FDRE                                         r  PULSE/count_reg[30]/C
                         clock pessimism              0.578   199.100    
                         clock uncertainty           -0.289   198.811    
    SLICE_X1Y7           FDRE (Setup_fdre_C_R)       -0.429   198.382    PULSE/count_reg[30]
  -------------------------------------------------------------------
                         required time                        198.382    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                192.693    

Slack (MET) :             192.693ns  (required time - arrival time)
  Source:                 PULSE/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 2.451ns (37.355%)  route 4.110ns (62.645%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 198.523 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X1Y1           FDRE                                         r  PULSE/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[6]/Q
                         net (fo=2, routed)           1.270     0.854    PULSE/count_reg[6]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.511 r  PULSE/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.511    PULSE/count_reg[0]_i_13_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  PULSE/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.628    PULSE/count_reg[0]_i_14_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.745    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.862 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.862    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.979 r  PULSE/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.979    PULSE/count_reg[0]_i_10_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.096 r  PULSE/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.096    PULSE/count_reg[0]_i_11_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.419 f  PULSE/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     2.998    PULSE/count_reg[0]_i_12_n_6
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.306     3.304 f  PULSE/count[0]_i_7/O
                         net (fo=1, routed)           0.941     4.245    PULSE/count[0]_i_7_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.124     4.369 r  PULSE/count[0]_i_1/O
                         net (fo=33, routed)          1.320     5.689    PULSE/count[0]_i_1_n_0
    SLICE_X1Y7           FDRE                                         r  PULSE/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.518   198.523    PULSE/clk_out1
    SLICE_X1Y7           FDRE                                         r  PULSE/count_reg[31]/C
                         clock pessimism              0.578   199.100    
                         clock uncertainty           -0.289   198.811    
    SLICE_X1Y7           FDRE (Setup_fdre_C_R)       -0.429   198.382    PULSE/count_reg[31]
  -------------------------------------------------------------------
                         required time                        198.382    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                192.693    

Slack (MET) :             192.843ns  (required time - arrival time)
  Source:                 PULSE/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 2.451ns (38.219%)  route 3.962ns (61.781%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 198.524 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X1Y1           FDRE                                         r  PULSE/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[6]/Q
                         net (fo=2, routed)           1.270     0.854    PULSE/count_reg[6]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.511 r  PULSE/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.511    PULSE/count_reg[0]_i_13_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  PULSE/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.628    PULSE/count_reg[0]_i_14_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.745    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.862 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.862    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.979 r  PULSE/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.979    PULSE/count_reg[0]_i_10_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.096 r  PULSE/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.096    PULSE/count_reg[0]_i_11_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.419 f  PULSE/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     2.998    PULSE/count_reg[0]_i_12_n_6
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.306     3.304 f  PULSE/count[0]_i_7/O
                         net (fo=1, routed)           0.941     4.245    PULSE/count[0]_i_7_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.124     4.369 r  PULSE/count[0]_i_1/O
                         net (fo=33, routed)          1.171     5.541    PULSE/count[0]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  PULSE/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.519   198.524    PULSE/clk_out1
    SLICE_X1Y6           FDRE                                         r  PULSE/count_reg[24]/C
                         clock pessimism              0.578   199.101    
                         clock uncertainty           -0.289   198.812    
    SLICE_X1Y6           FDRE (Setup_fdre_C_R)       -0.429   198.383    PULSE/count_reg[24]
  -------------------------------------------------------------------
                         required time                        198.383    
                         arrival time                          -5.541    
  -------------------------------------------------------------------
                         slack                                192.843    

Slack (MET) :             192.843ns  (required time - arrival time)
  Source:                 PULSE/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 2.451ns (38.219%)  route 3.962ns (61.781%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 198.524 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X1Y1           FDRE                                         r  PULSE/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[6]/Q
                         net (fo=2, routed)           1.270     0.854    PULSE/count_reg[6]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.511 r  PULSE/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.511    PULSE/count_reg[0]_i_13_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  PULSE/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.628    PULSE/count_reg[0]_i_14_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.745    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.862 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.862    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.979 r  PULSE/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.979    PULSE/count_reg[0]_i_10_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.096 r  PULSE/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.096    PULSE/count_reg[0]_i_11_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.419 f  PULSE/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     2.998    PULSE/count_reg[0]_i_12_n_6
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.306     3.304 f  PULSE/count[0]_i_7/O
                         net (fo=1, routed)           0.941     4.245    PULSE/count[0]_i_7_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.124     4.369 r  PULSE/count[0]_i_1/O
                         net (fo=33, routed)          1.171     5.541    PULSE/count[0]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  PULSE/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.519   198.524    PULSE/clk_out1
    SLICE_X1Y6           FDRE                                         r  PULSE/count_reg[25]/C
                         clock pessimism              0.578   199.101    
                         clock uncertainty           -0.289   198.812    
    SLICE_X1Y6           FDRE (Setup_fdre_C_R)       -0.429   198.383    PULSE/count_reg[25]
  -------------------------------------------------------------------
                         required time                        198.383    
                         arrival time                          -5.541    
  -------------------------------------------------------------------
                         slack                                192.843    

Slack (MET) :             192.843ns  (required time - arrival time)
  Source:                 PULSE/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 2.451ns (38.219%)  route 3.962ns (61.781%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 198.524 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X1Y1           FDRE                                         r  PULSE/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[6]/Q
                         net (fo=2, routed)           1.270     0.854    PULSE/count_reg[6]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.511 r  PULSE/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.511    PULSE/count_reg[0]_i_13_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  PULSE/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.628    PULSE/count_reg[0]_i_14_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.745    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.862 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.862    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.979 r  PULSE/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.979    PULSE/count_reg[0]_i_10_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.096 r  PULSE/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.096    PULSE/count_reg[0]_i_11_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.419 f  PULSE/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     2.998    PULSE/count_reg[0]_i_12_n_6
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.306     3.304 f  PULSE/count[0]_i_7/O
                         net (fo=1, routed)           0.941     4.245    PULSE/count[0]_i_7_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.124     4.369 r  PULSE/count[0]_i_1/O
                         net (fo=33, routed)          1.171     5.541    PULSE/count[0]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  PULSE/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.519   198.524    PULSE/clk_out1
    SLICE_X1Y6           FDRE                                         r  PULSE/count_reg[26]/C
                         clock pessimism              0.578   199.101    
                         clock uncertainty           -0.289   198.812    
    SLICE_X1Y6           FDRE (Setup_fdre_C_R)       -0.429   198.383    PULSE/count_reg[26]
  -------------------------------------------------------------------
                         required time                        198.383    
                         arrival time                          -5.541    
  -------------------------------------------------------------------
                         slack                                192.843    

Slack (MET) :             192.843ns  (required time - arrival time)
  Source:                 PULSE/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 2.451ns (38.219%)  route 3.962ns (61.781%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 198.524 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X1Y1           FDRE                                         r  PULSE/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[6]/Q
                         net (fo=2, routed)           1.270     0.854    PULSE/count_reg[6]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.511 r  PULSE/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.511    PULSE/count_reg[0]_i_13_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  PULSE/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.628    PULSE/count_reg[0]_i_14_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.745    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.862 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.862    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.979 r  PULSE/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.979    PULSE/count_reg[0]_i_10_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.096 r  PULSE/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.096    PULSE/count_reg[0]_i_11_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.419 f  PULSE/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     2.998    PULSE/count_reg[0]_i_12_n_6
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.306     3.304 f  PULSE/count[0]_i_7/O
                         net (fo=1, routed)           0.941     4.245    PULSE/count[0]_i_7_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.124     4.369 r  PULSE/count[0]_i_1/O
                         net (fo=33, routed)          1.171     5.541    PULSE/count[0]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  PULSE/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.519   198.524    PULSE/clk_out1
    SLICE_X1Y6           FDRE                                         r  PULSE/count_reg[27]/C
                         clock pessimism              0.578   199.101    
                         clock uncertainty           -0.289   198.812    
    SLICE_X1Y6           FDRE (Setup_fdre_C_R)       -0.429   198.383    PULSE/count_reg[27]
  -------------------------------------------------------------------
                         required time                        198.383    
                         arrival time                          -5.541    
  -------------------------------------------------------------------
                         slack                                192.843    

Slack (MET) :             192.991ns  (required time - arrival time)
  Source:                 PULSE/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.265ns  (logic 2.451ns (39.123%)  route 3.814ns (60.877%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 198.524 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X1Y1           FDRE                                         r  PULSE/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[6]/Q
                         net (fo=2, routed)           1.270     0.854    PULSE/count_reg[6]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.511 r  PULSE/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.511    PULSE/count_reg[0]_i_13_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  PULSE/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.628    PULSE/count_reg[0]_i_14_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.745    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.862 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.862    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.979 r  PULSE/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.979    PULSE/count_reg[0]_i_10_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.096 r  PULSE/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.096    PULSE/count_reg[0]_i_11_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.419 f  PULSE/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     2.998    PULSE/count_reg[0]_i_12_n_6
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.306     3.304 f  PULSE/count[0]_i_7/O
                         net (fo=1, routed)           0.941     4.245    PULSE/count[0]_i_7_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.124     4.369 r  PULSE/count[0]_i_1/O
                         net (fo=33, routed)          1.023     5.392    PULSE/count[0]_i_1_n_0
    SLICE_X1Y5           FDRE                                         r  PULSE/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.519   198.524    PULSE/clk_out1
    SLICE_X1Y5           FDRE                                         r  PULSE/count_reg[20]/C
                         clock pessimism              0.578   199.101    
                         clock uncertainty           -0.289   198.812    
    SLICE_X1Y5           FDRE (Setup_fdre_C_R)       -0.429   198.383    PULSE/count_reg[20]
  -------------------------------------------------------------------
                         required time                        198.383    
                         arrival time                          -5.392    
  -------------------------------------------------------------------
                         slack                                192.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 MULT/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MULT/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (32.035%)  route 0.395ns (67.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.595    -0.586    MULT/clk_out1
    SLICE_X3Y5           FDRE                                         r  MULT/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  MULT/done_reg/Q
                         net (fo=13, routed)          0.395    -0.051    MULT/done_OBUF
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.045    -0.006 r  MULT/done_i_1/O
                         net (fo=1, routed)           0.000    -0.006    MULT/done_i_1_n_0
    SLICE_X3Y5           FDRE                                         r  MULT/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.866    -0.824    MULT/clk_out1
    SLICE_X3Y5           FDRE                                         r  MULT/done_reg/C
                         clock pessimism              0.237    -0.586    
    SLICE_X3Y5           FDRE (Hold_fdre_C_D)         0.091    -0.495    MULT/done_reg
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 MULT/product_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MULT/product_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.234ns (36.885%)  route 0.400ns (63.115%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.595    -0.586    MULT/clk_out1
    SLICE_X3Y6           FDRE                                         r  MULT/product_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  MULT/product_reg[4]/Q
                         net (fo=12, routed)          0.231    -0.214    MULT/p_0_in[0]
    SLICE_X4Y6           LUT6 (Prop_lut6_I5_O)        0.045    -0.169 r  MULT/product[7]_i_3/O
                         net (fo=2, routed)           0.169     0.000    MULT/product[7]_i_3_n_0
    SLICE_X4Y6           LUT3 (Prop_lut3_I2_O)        0.048     0.048 r  MULT/product[7]_i_2/O
                         net (fo=1, routed)           0.000     0.048    MULT/product[7]_i_2_n_0
    SLICE_X4Y6           FDRE                                         r  MULT/product_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.864    -0.826    MULT/clk_out1
    SLICE_X4Y6           FDRE                                         r  MULT/product_reg[7]/C
                         clock pessimism              0.274    -0.551    
    SLICE_X4Y6           FDRE (Hold_fdre_C_D)         0.107    -0.444    MULT/product_reg[7]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 MULT/product_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MULT/product_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.186ns (31.417%)  route 0.406ns (68.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.594    -0.587    MULT/clk_out1
    SLICE_X0Y7           FDRE                                         r  MULT/product_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  MULT/product_reg[1]/Q
                         net (fo=6, routed)           0.406    -0.040    MULT/product_reg_n_0_[1]
    SLICE_X0Y7           LUT6 (Prop_lut6_I5_O)        0.045     0.005 r  MULT/product[2]_i_1/O
                         net (fo=1, routed)           0.000     0.005    MULT/product[2]_i_1_n_0
    SLICE_X0Y7           FDRE                                         r  MULT/product_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.865    -0.825    MULT/clk_out1
    SLICE_X0Y7           FDRE                                         r  MULT/product_reg[2]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.092    -0.495    MULT/product_reg[2]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 MULT/product_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MULT/product_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.231ns (36.585%)  route 0.400ns (63.415%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.595    -0.586    MULT/clk_out1
    SLICE_X3Y6           FDRE                                         r  MULT/product_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  MULT/product_reg[4]/Q
                         net (fo=12, routed)          0.231    -0.214    MULT/p_0_in[0]
    SLICE_X4Y6           LUT6 (Prop_lut6_I5_O)        0.045    -0.169 r  MULT/product[7]_i_3/O
                         net (fo=2, routed)           0.169     0.000    MULT/product[7]_i_3_n_0
    SLICE_X4Y6           LUT2 (Prop_lut2_I1_O)        0.045     0.045 r  MULT/product[6]_i_1/O
                         net (fo=1, routed)           0.000     0.045    MULT/product[6]_i_1_n_0
    SLICE_X4Y6           FDRE                                         r  MULT/product_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.864    -0.826    MULT/clk_out1
    SLICE_X4Y6           FDRE                                         r  MULT/product_reg[6]/C
                         clock pessimism              0.274    -0.551    
    SLICE_X4Y6           FDRE (Hold_fdre_C_D)         0.091    -0.460    MULT/product_reg[6]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.045    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 PULSE/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.249ns (40.278%)  route 0.369ns (59.722%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.595    -0.586    PULSE/clk_out1
    SLICE_X1Y3           FDRE                                         r  PULSE/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  PULSE/count_reg[15]/Q
                         net (fo=2, routed)           0.369    -0.076    PULSE/count_reg[15]
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.032 r  PULSE/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.032    PULSE/count_reg[12]_i_1_n_4
    SLICE_X1Y3           FDRE                                         r  PULSE/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.866    -0.824    PULSE/clk_out1
    SLICE_X1Y3           FDRE                                         r  PULSE/count_reg[15]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X1Y3           FDRE (Hold_fdre_C_D)         0.105    -0.481    PULSE/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 MULT/product_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MULT/product_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.231ns (35.770%)  route 0.415ns (64.230%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.594    -0.587    MULT/clk_out1
    SLICE_X0Y7           FDRE                                         r  MULT/product_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  MULT/product_reg[1]/Q
                         net (fo=6, routed)           0.226    -0.221    MULT/product_reg_n_0_[1]
    SLICE_X0Y7           LUT5 (Prop_lut5_I2_O)        0.045    -0.176 r  MULT/product[3]_i_3/O
                         net (fo=4, routed)           0.189     0.013    MULT/product[3]_i_3_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I5_O)        0.045     0.058 r  MULT/product[5]_i_1/O
                         net (fo=1, routed)           0.000     0.058    MULT/product[5]_i_1_n_0
    SLICE_X4Y6           FDRE                                         r  MULT/product_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.864    -0.826    MULT/clk_out1
    SLICE_X4Y6           FDRE                                         r  MULT/product_reg[5]/C
                         clock pessimism              0.274    -0.551    
    SLICE_X4Y6           FDRE (Hold_fdre_C_D)         0.092    -0.459    MULT/product_reg[5]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 PULSE/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.251ns (39.913%)  route 0.378ns (60.087%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.595    -0.586    PULSE/clk_out1
    SLICE_X1Y4           FDRE                                         r  PULSE/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  PULSE/count_reg[17]/Q
                         net (fo=2, routed)           0.378    -0.068    PULSE/count_reg[17]
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.042 r  PULSE/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.042    PULSE/count_reg[16]_i_1_n_6
    SLICE_X1Y4           FDRE                                         r  PULSE/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.866    -0.824    PULSE/clk_out1
    SLICE_X1Y4           FDRE                                         r  PULSE/count_reg[17]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.105    -0.481    PULSE/count_reg[17]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 PULSE/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.251ns (39.898%)  route 0.378ns (60.102%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.595    -0.586    PULSE/clk_out1
    SLICE_X1Y5           FDRE                                         r  PULSE/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  PULSE/count_reg[21]/Q
                         net (fo=2, routed)           0.378    -0.067    PULSE/count_reg[21]
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.043 r  PULSE/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.043    PULSE/count_reg[20]_i_1_n_6
    SLICE_X1Y5           FDRE                                         r  PULSE/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.866    -0.824    PULSE/clk_out1
    SLICE_X1Y5           FDRE                                         r  PULSE/count_reg[21]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X1Y5           FDRE (Hold_fdre_C_D)         0.105    -0.481    PULSE/count_reg[21]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 PULSE/count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.251ns (39.898%)  route 0.378ns (60.102%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.595    -0.586    PULSE/clk_out1
    SLICE_X1Y6           FDRE                                         r  PULSE/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  PULSE/count_reg[25]/Q
                         net (fo=2, routed)           0.378    -0.067    PULSE/count_reg[25]
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.043 r  PULSE/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.043    PULSE/count_reg[24]_i_1_n_6
    SLICE_X1Y6           FDRE                                         r  PULSE/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.866    -0.824    PULSE/clk_out1
    SLICE_X1Y6           FDRE                                         r  PULSE/count_reg[25]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X1Y6           FDRE (Hold_fdre_C_D)         0.105    -0.481    PULSE/count_reg[25]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 PULSE/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.251ns (39.883%)  route 0.378ns (60.117%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.596    -0.585    PULSE/clk_out1
    SLICE_X1Y0           FDRE                                         r  PULSE/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  PULSE/count_reg[1]/Q
                         net (fo=2, routed)           0.378    -0.066    PULSE/count_reg[1]
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.044 r  PULSE/count_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.044    PULSE/count_reg[0]_i_2_n_6
    SLICE_X1Y0           FDRE                                         r  PULSE/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.867    -0.823    PULSE/clk_out1
    SLICE_X1Y0           FDRE                                         r  PULSE/count_reg[1]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X1Y0           FDRE (Hold_fdre_C_D)         0.105    -0.480    PULSE/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.524    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_5Mhz_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    CLK/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y5       MULT/cnt_done_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y5       MULT/cnt_done_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y5       MULT/cnt_done_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y5       MULT/cnt_done_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y5       MULT/done_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y7       MULT/product_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y7       MULT/product_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y7       MULT/product_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y7       MULT/product_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y7       MULT/product_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y7       MULT/product_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y7       MULT/product_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y7       MULT/product_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y7       MULT/product_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y7       PULSE/count_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y7       PULSE/count_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y7       PULSE/count_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y7       PULSE/count_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y5       MULT/cnt_done_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y5       MULT/cnt_done_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y5       MULT/cnt_done_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y5       MULT/cnt_done_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y5       MULT/done_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y6       MULT/product_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y6       MULT/product_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y7       PULSE/Q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y3       PULSE/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y3       PULSE/count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_5Mhz_1
  To Clock:  clkfbout_clk_5Mhz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_5Mhz_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  CLK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_5Mhz_1
  To Clock:  clk_out1_clk_5Mhz

Setup :            0  Failing Endpoints,  Worst Slack      192.288ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             192.288ns  (required time - arrival time)
  Source:                 PULSE/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        7.429ns  (logic 2.575ns (34.664%)  route 4.854ns (65.336%))
  Logic Levels:           10  (CARRY4=7 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 198.521 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X1Y1           FDRE                                         r  PULSE/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[6]/Q
                         net (fo=2, routed)           1.270     0.854    PULSE/count_reg[6]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.511 r  PULSE/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.511    PULSE/count_reg[0]_i_13_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  PULSE/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.628    PULSE/count_reg[0]_i_14_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.745    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.862 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.862    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.979 r  PULSE/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.979    PULSE/count_reg[0]_i_10_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.096 r  PULSE/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.096    PULSE/count_reg[0]_i_11_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.419 f  PULSE/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     2.998    PULSE/count_reg[0]_i_12_n_6
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.306     3.304 f  PULSE/count[0]_i_7/O
                         net (fo=1, routed)           0.941     4.245    PULSE/count[0]_i_7_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.124     4.369 r  PULSE/count[0]_i_1/O
                         net (fo=33, routed)          2.063     6.432    PULSE/count[0]_i_1_n_0
    SLICE_X6Y7           LUT2 (Prop_lut2_I0_O)        0.124     6.556 r  PULSE/Q_i_1/O
                         net (fo=1, routed)           0.000     6.556    PULSE/Q_i_1_n_0
    SLICE_X6Y7           FDRE                                         r  PULSE/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.516   198.521    PULSE/clk_out1
    SLICE_X6Y7           FDRE                                         r  PULSE/Q_reg/C
                         clock pessimism              0.564   199.084    
                         clock uncertainty           -0.318   198.767    
    SLICE_X6Y7           FDRE (Setup_fdre_C_D)        0.077   198.844    PULSE/Q_reg
  -------------------------------------------------------------------
                         required time                        198.844    
                         arrival time                          -6.556    
  -------------------------------------------------------------------
                         slack                                192.288    

Slack (MET) :             192.665ns  (required time - arrival time)
  Source:                 PULSE/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 2.451ns (37.355%)  route 4.110ns (62.645%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 198.523 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X1Y1           FDRE                                         r  PULSE/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[6]/Q
                         net (fo=2, routed)           1.270     0.854    PULSE/count_reg[6]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.511 r  PULSE/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.511    PULSE/count_reg[0]_i_13_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  PULSE/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.628    PULSE/count_reg[0]_i_14_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.745    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.862 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.862    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.979 r  PULSE/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.979    PULSE/count_reg[0]_i_10_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.096 r  PULSE/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.096    PULSE/count_reg[0]_i_11_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.419 f  PULSE/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     2.998    PULSE/count_reg[0]_i_12_n_6
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.306     3.304 f  PULSE/count[0]_i_7/O
                         net (fo=1, routed)           0.941     4.245    PULSE/count[0]_i_7_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.124     4.369 r  PULSE/count[0]_i_1/O
                         net (fo=33, routed)          1.320     5.689    PULSE/count[0]_i_1_n_0
    SLICE_X1Y7           FDRE                                         r  PULSE/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.518   198.523    PULSE/clk_out1
    SLICE_X1Y7           FDRE                                         r  PULSE/count_reg[28]/C
                         clock pessimism              0.578   199.100    
                         clock uncertainty           -0.318   198.783    
    SLICE_X1Y7           FDRE (Setup_fdre_C_R)       -0.429   198.354    PULSE/count_reg[28]
  -------------------------------------------------------------------
                         required time                        198.354    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                192.665    

Slack (MET) :             192.665ns  (required time - arrival time)
  Source:                 PULSE/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 2.451ns (37.355%)  route 4.110ns (62.645%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 198.523 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X1Y1           FDRE                                         r  PULSE/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[6]/Q
                         net (fo=2, routed)           1.270     0.854    PULSE/count_reg[6]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.511 r  PULSE/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.511    PULSE/count_reg[0]_i_13_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  PULSE/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.628    PULSE/count_reg[0]_i_14_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.745    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.862 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.862    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.979 r  PULSE/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.979    PULSE/count_reg[0]_i_10_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.096 r  PULSE/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.096    PULSE/count_reg[0]_i_11_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.419 f  PULSE/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     2.998    PULSE/count_reg[0]_i_12_n_6
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.306     3.304 f  PULSE/count[0]_i_7/O
                         net (fo=1, routed)           0.941     4.245    PULSE/count[0]_i_7_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.124     4.369 r  PULSE/count[0]_i_1/O
                         net (fo=33, routed)          1.320     5.689    PULSE/count[0]_i_1_n_0
    SLICE_X1Y7           FDRE                                         r  PULSE/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.518   198.523    PULSE/clk_out1
    SLICE_X1Y7           FDRE                                         r  PULSE/count_reg[29]/C
                         clock pessimism              0.578   199.100    
                         clock uncertainty           -0.318   198.783    
    SLICE_X1Y7           FDRE (Setup_fdre_C_R)       -0.429   198.354    PULSE/count_reg[29]
  -------------------------------------------------------------------
                         required time                        198.354    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                192.665    

Slack (MET) :             192.665ns  (required time - arrival time)
  Source:                 PULSE/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 2.451ns (37.355%)  route 4.110ns (62.645%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 198.523 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X1Y1           FDRE                                         r  PULSE/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[6]/Q
                         net (fo=2, routed)           1.270     0.854    PULSE/count_reg[6]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.511 r  PULSE/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.511    PULSE/count_reg[0]_i_13_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  PULSE/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.628    PULSE/count_reg[0]_i_14_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.745    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.862 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.862    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.979 r  PULSE/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.979    PULSE/count_reg[0]_i_10_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.096 r  PULSE/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.096    PULSE/count_reg[0]_i_11_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.419 f  PULSE/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     2.998    PULSE/count_reg[0]_i_12_n_6
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.306     3.304 f  PULSE/count[0]_i_7/O
                         net (fo=1, routed)           0.941     4.245    PULSE/count[0]_i_7_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.124     4.369 r  PULSE/count[0]_i_1/O
                         net (fo=33, routed)          1.320     5.689    PULSE/count[0]_i_1_n_0
    SLICE_X1Y7           FDRE                                         r  PULSE/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.518   198.523    PULSE/clk_out1
    SLICE_X1Y7           FDRE                                         r  PULSE/count_reg[30]/C
                         clock pessimism              0.578   199.100    
                         clock uncertainty           -0.318   198.783    
    SLICE_X1Y7           FDRE (Setup_fdre_C_R)       -0.429   198.354    PULSE/count_reg[30]
  -------------------------------------------------------------------
                         required time                        198.354    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                192.665    

Slack (MET) :             192.665ns  (required time - arrival time)
  Source:                 PULSE/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 2.451ns (37.355%)  route 4.110ns (62.645%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 198.523 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X1Y1           FDRE                                         r  PULSE/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[6]/Q
                         net (fo=2, routed)           1.270     0.854    PULSE/count_reg[6]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.511 r  PULSE/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.511    PULSE/count_reg[0]_i_13_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  PULSE/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.628    PULSE/count_reg[0]_i_14_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.745    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.862 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.862    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.979 r  PULSE/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.979    PULSE/count_reg[0]_i_10_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.096 r  PULSE/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.096    PULSE/count_reg[0]_i_11_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.419 f  PULSE/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     2.998    PULSE/count_reg[0]_i_12_n_6
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.306     3.304 f  PULSE/count[0]_i_7/O
                         net (fo=1, routed)           0.941     4.245    PULSE/count[0]_i_7_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.124     4.369 r  PULSE/count[0]_i_1/O
                         net (fo=33, routed)          1.320     5.689    PULSE/count[0]_i_1_n_0
    SLICE_X1Y7           FDRE                                         r  PULSE/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.518   198.523    PULSE/clk_out1
    SLICE_X1Y7           FDRE                                         r  PULSE/count_reg[31]/C
                         clock pessimism              0.578   199.100    
                         clock uncertainty           -0.318   198.783    
    SLICE_X1Y7           FDRE (Setup_fdre_C_R)       -0.429   198.354    PULSE/count_reg[31]
  -------------------------------------------------------------------
                         required time                        198.354    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                192.665    

Slack (MET) :             192.814ns  (required time - arrival time)
  Source:                 PULSE/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 2.451ns (38.219%)  route 3.962ns (61.781%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 198.524 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X1Y1           FDRE                                         r  PULSE/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[6]/Q
                         net (fo=2, routed)           1.270     0.854    PULSE/count_reg[6]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.511 r  PULSE/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.511    PULSE/count_reg[0]_i_13_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  PULSE/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.628    PULSE/count_reg[0]_i_14_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.745    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.862 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.862    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.979 r  PULSE/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.979    PULSE/count_reg[0]_i_10_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.096 r  PULSE/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.096    PULSE/count_reg[0]_i_11_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.419 f  PULSE/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     2.998    PULSE/count_reg[0]_i_12_n_6
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.306     3.304 f  PULSE/count[0]_i_7/O
                         net (fo=1, routed)           0.941     4.245    PULSE/count[0]_i_7_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.124     4.369 r  PULSE/count[0]_i_1/O
                         net (fo=33, routed)          1.171     5.541    PULSE/count[0]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  PULSE/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.519   198.524    PULSE/clk_out1
    SLICE_X1Y6           FDRE                                         r  PULSE/count_reg[24]/C
                         clock pessimism              0.578   199.101    
                         clock uncertainty           -0.318   198.784    
    SLICE_X1Y6           FDRE (Setup_fdre_C_R)       -0.429   198.355    PULSE/count_reg[24]
  -------------------------------------------------------------------
                         required time                        198.355    
                         arrival time                          -5.541    
  -------------------------------------------------------------------
                         slack                                192.814    

Slack (MET) :             192.814ns  (required time - arrival time)
  Source:                 PULSE/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 2.451ns (38.219%)  route 3.962ns (61.781%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 198.524 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X1Y1           FDRE                                         r  PULSE/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[6]/Q
                         net (fo=2, routed)           1.270     0.854    PULSE/count_reg[6]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.511 r  PULSE/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.511    PULSE/count_reg[0]_i_13_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  PULSE/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.628    PULSE/count_reg[0]_i_14_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.745    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.862 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.862    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.979 r  PULSE/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.979    PULSE/count_reg[0]_i_10_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.096 r  PULSE/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.096    PULSE/count_reg[0]_i_11_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.419 f  PULSE/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     2.998    PULSE/count_reg[0]_i_12_n_6
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.306     3.304 f  PULSE/count[0]_i_7/O
                         net (fo=1, routed)           0.941     4.245    PULSE/count[0]_i_7_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.124     4.369 r  PULSE/count[0]_i_1/O
                         net (fo=33, routed)          1.171     5.541    PULSE/count[0]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  PULSE/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.519   198.524    PULSE/clk_out1
    SLICE_X1Y6           FDRE                                         r  PULSE/count_reg[25]/C
                         clock pessimism              0.578   199.101    
                         clock uncertainty           -0.318   198.784    
    SLICE_X1Y6           FDRE (Setup_fdre_C_R)       -0.429   198.355    PULSE/count_reg[25]
  -------------------------------------------------------------------
                         required time                        198.355    
                         arrival time                          -5.541    
  -------------------------------------------------------------------
                         slack                                192.814    

Slack (MET) :             192.814ns  (required time - arrival time)
  Source:                 PULSE/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 2.451ns (38.219%)  route 3.962ns (61.781%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 198.524 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X1Y1           FDRE                                         r  PULSE/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[6]/Q
                         net (fo=2, routed)           1.270     0.854    PULSE/count_reg[6]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.511 r  PULSE/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.511    PULSE/count_reg[0]_i_13_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  PULSE/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.628    PULSE/count_reg[0]_i_14_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.745    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.862 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.862    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.979 r  PULSE/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.979    PULSE/count_reg[0]_i_10_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.096 r  PULSE/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.096    PULSE/count_reg[0]_i_11_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.419 f  PULSE/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     2.998    PULSE/count_reg[0]_i_12_n_6
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.306     3.304 f  PULSE/count[0]_i_7/O
                         net (fo=1, routed)           0.941     4.245    PULSE/count[0]_i_7_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.124     4.369 r  PULSE/count[0]_i_1/O
                         net (fo=33, routed)          1.171     5.541    PULSE/count[0]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  PULSE/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.519   198.524    PULSE/clk_out1
    SLICE_X1Y6           FDRE                                         r  PULSE/count_reg[26]/C
                         clock pessimism              0.578   199.101    
                         clock uncertainty           -0.318   198.784    
    SLICE_X1Y6           FDRE (Setup_fdre_C_R)       -0.429   198.355    PULSE/count_reg[26]
  -------------------------------------------------------------------
                         required time                        198.355    
                         arrival time                          -5.541    
  -------------------------------------------------------------------
                         slack                                192.814    

Slack (MET) :             192.814ns  (required time - arrival time)
  Source:                 PULSE/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 2.451ns (38.219%)  route 3.962ns (61.781%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 198.524 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X1Y1           FDRE                                         r  PULSE/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[6]/Q
                         net (fo=2, routed)           1.270     0.854    PULSE/count_reg[6]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.511 r  PULSE/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.511    PULSE/count_reg[0]_i_13_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  PULSE/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.628    PULSE/count_reg[0]_i_14_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.745    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.862 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.862    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.979 r  PULSE/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.979    PULSE/count_reg[0]_i_10_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.096 r  PULSE/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.096    PULSE/count_reg[0]_i_11_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.419 f  PULSE/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     2.998    PULSE/count_reg[0]_i_12_n_6
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.306     3.304 f  PULSE/count[0]_i_7/O
                         net (fo=1, routed)           0.941     4.245    PULSE/count[0]_i_7_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.124     4.369 r  PULSE/count[0]_i_1/O
                         net (fo=33, routed)          1.171     5.541    PULSE/count[0]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  PULSE/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.519   198.524    PULSE/clk_out1
    SLICE_X1Y6           FDRE                                         r  PULSE/count_reg[27]/C
                         clock pessimism              0.578   199.101    
                         clock uncertainty           -0.318   198.784    
    SLICE_X1Y6           FDRE (Setup_fdre_C_R)       -0.429   198.355    PULSE/count_reg[27]
  -------------------------------------------------------------------
                         required time                        198.355    
                         arrival time                          -5.541    
  -------------------------------------------------------------------
                         slack                                192.814    

Slack (MET) :             192.963ns  (required time - arrival time)
  Source:                 PULSE/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        6.265ns  (logic 2.451ns (39.123%)  route 3.814ns (60.877%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 198.524 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X1Y1           FDRE                                         r  PULSE/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[6]/Q
                         net (fo=2, routed)           1.270     0.854    PULSE/count_reg[6]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.511 r  PULSE/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.511    PULSE/count_reg[0]_i_13_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  PULSE/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.628    PULSE/count_reg[0]_i_14_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.745    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.862 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.862    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.979 r  PULSE/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.979    PULSE/count_reg[0]_i_10_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.096 r  PULSE/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.096    PULSE/count_reg[0]_i_11_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.419 f  PULSE/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     2.998    PULSE/count_reg[0]_i_12_n_6
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.306     3.304 f  PULSE/count[0]_i_7/O
                         net (fo=1, routed)           0.941     4.245    PULSE/count[0]_i_7_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.124     4.369 r  PULSE/count[0]_i_1/O
                         net (fo=33, routed)          1.023     5.392    PULSE/count[0]_i_1_n_0
    SLICE_X1Y5           FDRE                                         r  PULSE/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.519   198.524    PULSE/clk_out1
    SLICE_X1Y5           FDRE                                         r  PULSE/count_reg[20]/C
                         clock pessimism              0.578   199.101    
                         clock uncertainty           -0.318   198.784    
    SLICE_X1Y5           FDRE (Setup_fdre_C_R)       -0.429   198.355    PULSE/count_reg[20]
  -------------------------------------------------------------------
                         required time                        198.355    
                         arrival time                          -5.392    
  -------------------------------------------------------------------
                         slack                                192.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 MULT/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MULT/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (32.035%)  route 0.395ns (67.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.595    -0.586    MULT/clk_out1
    SLICE_X3Y5           FDRE                                         r  MULT/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  MULT/done_reg/Q
                         net (fo=13, routed)          0.395    -0.051    MULT/done_OBUF
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.045    -0.006 r  MULT/done_i_1/O
                         net (fo=1, routed)           0.000    -0.006    MULT/done_i_1_n_0
    SLICE_X3Y5           FDRE                                         r  MULT/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.866    -0.824    MULT/clk_out1
    SLICE_X3Y5           FDRE                                         r  MULT/done_reg/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.318    -0.269    
    SLICE_X3Y5           FDRE (Hold_fdre_C_D)         0.091    -0.178    MULT/done_reg
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 MULT/product_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MULT/product_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.234ns (36.885%)  route 0.400ns (63.115%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.595    -0.586    MULT/clk_out1
    SLICE_X3Y6           FDRE                                         r  MULT/product_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  MULT/product_reg[4]/Q
                         net (fo=12, routed)          0.231    -0.214    MULT/p_0_in[0]
    SLICE_X4Y6           LUT6 (Prop_lut6_I5_O)        0.045    -0.169 r  MULT/product[7]_i_3/O
                         net (fo=2, routed)           0.169     0.000    MULT/product[7]_i_3_n_0
    SLICE_X4Y6           LUT3 (Prop_lut3_I2_O)        0.048     0.048 r  MULT/product[7]_i_2/O
                         net (fo=1, routed)           0.000     0.048    MULT/product[7]_i_2_n_0
    SLICE_X4Y6           FDRE                                         r  MULT/product_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.864    -0.826    MULT/clk_out1
    SLICE_X4Y6           FDRE                                         r  MULT/product_reg[7]/C
                         clock pessimism              0.274    -0.551    
                         clock uncertainty            0.318    -0.234    
    SLICE_X4Y6           FDRE (Hold_fdre_C_D)         0.107    -0.127    MULT/product_reg[7]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 MULT/product_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MULT/product_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.186ns (31.417%)  route 0.406ns (68.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.594    -0.587    MULT/clk_out1
    SLICE_X0Y7           FDRE                                         r  MULT/product_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  MULT/product_reg[1]/Q
                         net (fo=6, routed)           0.406    -0.040    MULT/product_reg_n_0_[1]
    SLICE_X0Y7           LUT6 (Prop_lut6_I5_O)        0.045     0.005 r  MULT/product[2]_i_1/O
                         net (fo=1, routed)           0.000     0.005    MULT/product[2]_i_1_n_0
    SLICE_X0Y7           FDRE                                         r  MULT/product_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.865    -0.825    MULT/clk_out1
    SLICE_X0Y7           FDRE                                         r  MULT/product_reg[2]/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.318    -0.270    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.092    -0.178    MULT/product_reg[2]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 MULT/product_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MULT/product_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.231ns (36.585%)  route 0.400ns (63.415%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.595    -0.586    MULT/clk_out1
    SLICE_X3Y6           FDRE                                         r  MULT/product_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  MULT/product_reg[4]/Q
                         net (fo=12, routed)          0.231    -0.214    MULT/p_0_in[0]
    SLICE_X4Y6           LUT6 (Prop_lut6_I5_O)        0.045    -0.169 r  MULT/product[7]_i_3/O
                         net (fo=2, routed)           0.169     0.000    MULT/product[7]_i_3_n_0
    SLICE_X4Y6           LUT2 (Prop_lut2_I1_O)        0.045     0.045 r  MULT/product[6]_i_1/O
                         net (fo=1, routed)           0.000     0.045    MULT/product[6]_i_1_n_0
    SLICE_X4Y6           FDRE                                         r  MULT/product_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.864    -0.826    MULT/clk_out1
    SLICE_X4Y6           FDRE                                         r  MULT/product_reg[6]/C
                         clock pessimism              0.274    -0.551    
                         clock uncertainty            0.318    -0.234    
    SLICE_X4Y6           FDRE (Hold_fdre_C_D)         0.091    -0.143    MULT/product_reg[6]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.045    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 PULSE/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.249ns (40.278%)  route 0.369ns (59.722%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.595    -0.586    PULSE/clk_out1
    SLICE_X1Y3           FDRE                                         r  PULSE/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  PULSE/count_reg[15]/Q
                         net (fo=2, routed)           0.369    -0.076    PULSE/count_reg[15]
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.032 r  PULSE/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.032    PULSE/count_reg[12]_i_1_n_4
    SLICE_X1Y3           FDRE                                         r  PULSE/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.866    -0.824    PULSE/clk_out1
    SLICE_X1Y3           FDRE                                         r  PULSE/count_reg[15]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.318    -0.269    
    SLICE_X1Y3           FDRE (Hold_fdre_C_D)         0.105    -0.164    PULSE/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 MULT/product_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MULT/product_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.231ns (35.770%)  route 0.415ns (64.230%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.594    -0.587    MULT/clk_out1
    SLICE_X0Y7           FDRE                                         r  MULT/product_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  MULT/product_reg[1]/Q
                         net (fo=6, routed)           0.226    -0.221    MULT/product_reg_n_0_[1]
    SLICE_X0Y7           LUT5 (Prop_lut5_I2_O)        0.045    -0.176 r  MULT/product[3]_i_3/O
                         net (fo=4, routed)           0.189     0.013    MULT/product[3]_i_3_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I5_O)        0.045     0.058 r  MULT/product[5]_i_1/O
                         net (fo=1, routed)           0.000     0.058    MULT/product[5]_i_1_n_0
    SLICE_X4Y6           FDRE                                         r  MULT/product_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.864    -0.826    MULT/clk_out1
    SLICE_X4Y6           FDRE                                         r  MULT/product_reg[5]/C
                         clock pessimism              0.274    -0.551    
                         clock uncertainty            0.318    -0.234    
    SLICE_X4Y6           FDRE (Hold_fdre_C_D)         0.092    -0.142    MULT/product_reg[5]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 PULSE/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.251ns (39.913%)  route 0.378ns (60.087%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.595    -0.586    PULSE/clk_out1
    SLICE_X1Y4           FDRE                                         r  PULSE/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  PULSE/count_reg[17]/Q
                         net (fo=2, routed)           0.378    -0.068    PULSE/count_reg[17]
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.042 r  PULSE/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.042    PULSE/count_reg[16]_i_1_n_6
    SLICE_X1Y4           FDRE                                         r  PULSE/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.866    -0.824    PULSE/clk_out1
    SLICE_X1Y4           FDRE                                         r  PULSE/count_reg[17]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.318    -0.269    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.105    -0.164    PULSE/count_reg[17]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 PULSE/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.251ns (39.898%)  route 0.378ns (60.102%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.595    -0.586    PULSE/clk_out1
    SLICE_X1Y5           FDRE                                         r  PULSE/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  PULSE/count_reg[21]/Q
                         net (fo=2, routed)           0.378    -0.067    PULSE/count_reg[21]
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.043 r  PULSE/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.043    PULSE/count_reg[20]_i_1_n_6
    SLICE_X1Y5           FDRE                                         r  PULSE/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.866    -0.824    PULSE/clk_out1
    SLICE_X1Y5           FDRE                                         r  PULSE/count_reg[21]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.318    -0.269    
    SLICE_X1Y5           FDRE (Hold_fdre_C_D)         0.105    -0.164    PULSE/count_reg[21]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 PULSE/count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.251ns (39.898%)  route 0.378ns (60.102%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.595    -0.586    PULSE/clk_out1
    SLICE_X1Y6           FDRE                                         r  PULSE/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  PULSE/count_reg[25]/Q
                         net (fo=2, routed)           0.378    -0.067    PULSE/count_reg[25]
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.043 r  PULSE/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.043    PULSE/count_reg[24]_i_1_n_6
    SLICE_X1Y6           FDRE                                         r  PULSE/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.866    -0.824    PULSE/clk_out1
    SLICE_X1Y6           FDRE                                         r  PULSE/count_reg[25]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.318    -0.269    
    SLICE_X1Y6           FDRE (Hold_fdre_C_D)         0.105    -0.164    PULSE/count_reg[25]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 PULSE/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.251ns (39.883%)  route 0.378ns (60.117%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.596    -0.585    PULSE/clk_out1
    SLICE_X1Y0           FDRE                                         r  PULSE/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  PULSE/count_reg[1]/Q
                         net (fo=2, routed)           0.378    -0.066    PULSE/count_reg[1]
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.044 r  PULSE/count_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.044    PULSE/count_reg[0]_i_2_n_6
    SLICE_X1Y0           FDRE                                         r  PULSE/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.867    -0.823    PULSE/clk_out1
    SLICE_X1Y0           FDRE                                         r  PULSE/count_reg[1]/C
                         clock pessimism              0.237    -0.585    
                         clock uncertainty            0.318    -0.268    
    SLICE_X1Y0           FDRE (Hold_fdre_C_D)         0.105    -0.163    PULSE/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.207    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_5Mhz
  To Clock:  clk_out1_clk_5Mhz_1

Setup :            0  Failing Endpoints,  Worst Slack      192.288ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             192.288ns  (required time - arrival time)
  Source:                 PULSE/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        7.429ns  (logic 2.575ns (34.664%)  route 4.854ns (65.336%))
  Logic Levels:           10  (CARRY4=7 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 198.521 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X1Y1           FDRE                                         r  PULSE/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[6]/Q
                         net (fo=2, routed)           1.270     0.854    PULSE/count_reg[6]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.511 r  PULSE/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.511    PULSE/count_reg[0]_i_13_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  PULSE/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.628    PULSE/count_reg[0]_i_14_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.745    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.862 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.862    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.979 r  PULSE/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.979    PULSE/count_reg[0]_i_10_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.096 r  PULSE/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.096    PULSE/count_reg[0]_i_11_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.419 f  PULSE/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     2.998    PULSE/count_reg[0]_i_12_n_6
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.306     3.304 f  PULSE/count[0]_i_7/O
                         net (fo=1, routed)           0.941     4.245    PULSE/count[0]_i_7_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.124     4.369 r  PULSE/count[0]_i_1/O
                         net (fo=33, routed)          2.063     6.432    PULSE/count[0]_i_1_n_0
    SLICE_X6Y7           LUT2 (Prop_lut2_I0_O)        0.124     6.556 r  PULSE/Q_i_1/O
                         net (fo=1, routed)           0.000     6.556    PULSE/Q_i_1_n_0
    SLICE_X6Y7           FDRE                                         r  PULSE/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.516   198.521    PULSE/clk_out1
    SLICE_X6Y7           FDRE                                         r  PULSE/Q_reg/C
                         clock pessimism              0.564   199.084    
                         clock uncertainty           -0.318   198.767    
    SLICE_X6Y7           FDRE (Setup_fdre_C_D)        0.077   198.844    PULSE/Q_reg
  -------------------------------------------------------------------
                         required time                        198.844    
                         arrival time                          -6.556    
  -------------------------------------------------------------------
                         slack                                192.288    

Slack (MET) :             192.665ns  (required time - arrival time)
  Source:                 PULSE/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 2.451ns (37.355%)  route 4.110ns (62.645%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 198.523 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X1Y1           FDRE                                         r  PULSE/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[6]/Q
                         net (fo=2, routed)           1.270     0.854    PULSE/count_reg[6]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.511 r  PULSE/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.511    PULSE/count_reg[0]_i_13_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  PULSE/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.628    PULSE/count_reg[0]_i_14_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.745    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.862 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.862    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.979 r  PULSE/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.979    PULSE/count_reg[0]_i_10_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.096 r  PULSE/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.096    PULSE/count_reg[0]_i_11_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.419 f  PULSE/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     2.998    PULSE/count_reg[0]_i_12_n_6
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.306     3.304 f  PULSE/count[0]_i_7/O
                         net (fo=1, routed)           0.941     4.245    PULSE/count[0]_i_7_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.124     4.369 r  PULSE/count[0]_i_1/O
                         net (fo=33, routed)          1.320     5.689    PULSE/count[0]_i_1_n_0
    SLICE_X1Y7           FDRE                                         r  PULSE/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.518   198.523    PULSE/clk_out1
    SLICE_X1Y7           FDRE                                         r  PULSE/count_reg[28]/C
                         clock pessimism              0.578   199.100    
                         clock uncertainty           -0.318   198.783    
    SLICE_X1Y7           FDRE (Setup_fdre_C_R)       -0.429   198.354    PULSE/count_reg[28]
  -------------------------------------------------------------------
                         required time                        198.354    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                192.665    

Slack (MET) :             192.665ns  (required time - arrival time)
  Source:                 PULSE/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 2.451ns (37.355%)  route 4.110ns (62.645%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 198.523 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X1Y1           FDRE                                         r  PULSE/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[6]/Q
                         net (fo=2, routed)           1.270     0.854    PULSE/count_reg[6]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.511 r  PULSE/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.511    PULSE/count_reg[0]_i_13_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  PULSE/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.628    PULSE/count_reg[0]_i_14_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.745    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.862 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.862    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.979 r  PULSE/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.979    PULSE/count_reg[0]_i_10_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.096 r  PULSE/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.096    PULSE/count_reg[0]_i_11_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.419 f  PULSE/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     2.998    PULSE/count_reg[0]_i_12_n_6
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.306     3.304 f  PULSE/count[0]_i_7/O
                         net (fo=1, routed)           0.941     4.245    PULSE/count[0]_i_7_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.124     4.369 r  PULSE/count[0]_i_1/O
                         net (fo=33, routed)          1.320     5.689    PULSE/count[0]_i_1_n_0
    SLICE_X1Y7           FDRE                                         r  PULSE/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.518   198.523    PULSE/clk_out1
    SLICE_X1Y7           FDRE                                         r  PULSE/count_reg[29]/C
                         clock pessimism              0.578   199.100    
                         clock uncertainty           -0.318   198.783    
    SLICE_X1Y7           FDRE (Setup_fdre_C_R)       -0.429   198.354    PULSE/count_reg[29]
  -------------------------------------------------------------------
                         required time                        198.354    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                192.665    

Slack (MET) :             192.665ns  (required time - arrival time)
  Source:                 PULSE/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 2.451ns (37.355%)  route 4.110ns (62.645%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 198.523 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X1Y1           FDRE                                         r  PULSE/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[6]/Q
                         net (fo=2, routed)           1.270     0.854    PULSE/count_reg[6]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.511 r  PULSE/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.511    PULSE/count_reg[0]_i_13_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  PULSE/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.628    PULSE/count_reg[0]_i_14_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.745    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.862 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.862    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.979 r  PULSE/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.979    PULSE/count_reg[0]_i_10_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.096 r  PULSE/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.096    PULSE/count_reg[0]_i_11_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.419 f  PULSE/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     2.998    PULSE/count_reg[0]_i_12_n_6
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.306     3.304 f  PULSE/count[0]_i_7/O
                         net (fo=1, routed)           0.941     4.245    PULSE/count[0]_i_7_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.124     4.369 r  PULSE/count[0]_i_1/O
                         net (fo=33, routed)          1.320     5.689    PULSE/count[0]_i_1_n_0
    SLICE_X1Y7           FDRE                                         r  PULSE/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.518   198.523    PULSE/clk_out1
    SLICE_X1Y7           FDRE                                         r  PULSE/count_reg[30]/C
                         clock pessimism              0.578   199.100    
                         clock uncertainty           -0.318   198.783    
    SLICE_X1Y7           FDRE (Setup_fdre_C_R)       -0.429   198.354    PULSE/count_reg[30]
  -------------------------------------------------------------------
                         required time                        198.354    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                192.665    

Slack (MET) :             192.665ns  (required time - arrival time)
  Source:                 PULSE/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 2.451ns (37.355%)  route 4.110ns (62.645%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 198.523 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X1Y1           FDRE                                         r  PULSE/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[6]/Q
                         net (fo=2, routed)           1.270     0.854    PULSE/count_reg[6]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.511 r  PULSE/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.511    PULSE/count_reg[0]_i_13_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  PULSE/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.628    PULSE/count_reg[0]_i_14_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.745    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.862 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.862    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.979 r  PULSE/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.979    PULSE/count_reg[0]_i_10_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.096 r  PULSE/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.096    PULSE/count_reg[0]_i_11_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.419 f  PULSE/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     2.998    PULSE/count_reg[0]_i_12_n_6
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.306     3.304 f  PULSE/count[0]_i_7/O
                         net (fo=1, routed)           0.941     4.245    PULSE/count[0]_i_7_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.124     4.369 r  PULSE/count[0]_i_1/O
                         net (fo=33, routed)          1.320     5.689    PULSE/count[0]_i_1_n_0
    SLICE_X1Y7           FDRE                                         r  PULSE/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.518   198.523    PULSE/clk_out1
    SLICE_X1Y7           FDRE                                         r  PULSE/count_reg[31]/C
                         clock pessimism              0.578   199.100    
                         clock uncertainty           -0.318   198.783    
    SLICE_X1Y7           FDRE (Setup_fdre_C_R)       -0.429   198.354    PULSE/count_reg[31]
  -------------------------------------------------------------------
                         required time                        198.354    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                192.665    

Slack (MET) :             192.814ns  (required time - arrival time)
  Source:                 PULSE/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 2.451ns (38.219%)  route 3.962ns (61.781%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 198.524 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X1Y1           FDRE                                         r  PULSE/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[6]/Q
                         net (fo=2, routed)           1.270     0.854    PULSE/count_reg[6]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.511 r  PULSE/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.511    PULSE/count_reg[0]_i_13_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  PULSE/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.628    PULSE/count_reg[0]_i_14_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.745    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.862 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.862    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.979 r  PULSE/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.979    PULSE/count_reg[0]_i_10_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.096 r  PULSE/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.096    PULSE/count_reg[0]_i_11_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.419 f  PULSE/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     2.998    PULSE/count_reg[0]_i_12_n_6
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.306     3.304 f  PULSE/count[0]_i_7/O
                         net (fo=1, routed)           0.941     4.245    PULSE/count[0]_i_7_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.124     4.369 r  PULSE/count[0]_i_1/O
                         net (fo=33, routed)          1.171     5.541    PULSE/count[0]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  PULSE/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.519   198.524    PULSE/clk_out1
    SLICE_X1Y6           FDRE                                         r  PULSE/count_reg[24]/C
                         clock pessimism              0.578   199.101    
                         clock uncertainty           -0.318   198.784    
    SLICE_X1Y6           FDRE (Setup_fdre_C_R)       -0.429   198.355    PULSE/count_reg[24]
  -------------------------------------------------------------------
                         required time                        198.355    
                         arrival time                          -5.541    
  -------------------------------------------------------------------
                         slack                                192.814    

Slack (MET) :             192.814ns  (required time - arrival time)
  Source:                 PULSE/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 2.451ns (38.219%)  route 3.962ns (61.781%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 198.524 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X1Y1           FDRE                                         r  PULSE/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[6]/Q
                         net (fo=2, routed)           1.270     0.854    PULSE/count_reg[6]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.511 r  PULSE/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.511    PULSE/count_reg[0]_i_13_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  PULSE/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.628    PULSE/count_reg[0]_i_14_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.745    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.862 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.862    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.979 r  PULSE/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.979    PULSE/count_reg[0]_i_10_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.096 r  PULSE/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.096    PULSE/count_reg[0]_i_11_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.419 f  PULSE/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     2.998    PULSE/count_reg[0]_i_12_n_6
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.306     3.304 f  PULSE/count[0]_i_7/O
                         net (fo=1, routed)           0.941     4.245    PULSE/count[0]_i_7_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.124     4.369 r  PULSE/count[0]_i_1/O
                         net (fo=33, routed)          1.171     5.541    PULSE/count[0]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  PULSE/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.519   198.524    PULSE/clk_out1
    SLICE_X1Y6           FDRE                                         r  PULSE/count_reg[25]/C
                         clock pessimism              0.578   199.101    
                         clock uncertainty           -0.318   198.784    
    SLICE_X1Y6           FDRE (Setup_fdre_C_R)       -0.429   198.355    PULSE/count_reg[25]
  -------------------------------------------------------------------
                         required time                        198.355    
                         arrival time                          -5.541    
  -------------------------------------------------------------------
                         slack                                192.814    

Slack (MET) :             192.814ns  (required time - arrival time)
  Source:                 PULSE/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 2.451ns (38.219%)  route 3.962ns (61.781%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 198.524 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X1Y1           FDRE                                         r  PULSE/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[6]/Q
                         net (fo=2, routed)           1.270     0.854    PULSE/count_reg[6]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.511 r  PULSE/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.511    PULSE/count_reg[0]_i_13_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  PULSE/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.628    PULSE/count_reg[0]_i_14_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.745    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.862 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.862    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.979 r  PULSE/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.979    PULSE/count_reg[0]_i_10_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.096 r  PULSE/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.096    PULSE/count_reg[0]_i_11_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.419 f  PULSE/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     2.998    PULSE/count_reg[0]_i_12_n_6
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.306     3.304 f  PULSE/count[0]_i_7/O
                         net (fo=1, routed)           0.941     4.245    PULSE/count[0]_i_7_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.124     4.369 r  PULSE/count[0]_i_1/O
                         net (fo=33, routed)          1.171     5.541    PULSE/count[0]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  PULSE/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.519   198.524    PULSE/clk_out1
    SLICE_X1Y6           FDRE                                         r  PULSE/count_reg[26]/C
                         clock pessimism              0.578   199.101    
                         clock uncertainty           -0.318   198.784    
    SLICE_X1Y6           FDRE (Setup_fdre_C_R)       -0.429   198.355    PULSE/count_reg[26]
  -------------------------------------------------------------------
                         required time                        198.355    
                         arrival time                          -5.541    
  -------------------------------------------------------------------
                         slack                                192.814    

Slack (MET) :             192.814ns  (required time - arrival time)
  Source:                 PULSE/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 2.451ns (38.219%)  route 3.962ns (61.781%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 198.524 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X1Y1           FDRE                                         r  PULSE/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[6]/Q
                         net (fo=2, routed)           1.270     0.854    PULSE/count_reg[6]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.511 r  PULSE/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.511    PULSE/count_reg[0]_i_13_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  PULSE/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.628    PULSE/count_reg[0]_i_14_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.745    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.862 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.862    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.979 r  PULSE/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.979    PULSE/count_reg[0]_i_10_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.096 r  PULSE/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.096    PULSE/count_reg[0]_i_11_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.419 f  PULSE/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     2.998    PULSE/count_reg[0]_i_12_n_6
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.306     3.304 f  PULSE/count[0]_i_7/O
                         net (fo=1, routed)           0.941     4.245    PULSE/count[0]_i_7_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.124     4.369 r  PULSE/count[0]_i_1/O
                         net (fo=33, routed)          1.171     5.541    PULSE/count[0]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  PULSE/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.519   198.524    PULSE/clk_out1
    SLICE_X1Y6           FDRE                                         r  PULSE/count_reg[27]/C
                         clock pessimism              0.578   199.101    
                         clock uncertainty           -0.318   198.784    
    SLICE_X1Y6           FDRE (Setup_fdre_C_R)       -0.429   198.355    PULSE/count_reg[27]
  -------------------------------------------------------------------
                         required time                        198.355    
                         arrival time                          -5.541    
  -------------------------------------------------------------------
                         slack                                192.814    

Slack (MET) :             192.963ns  (required time - arrival time)
  Source:                 PULSE/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        6.265ns  (logic 2.451ns (39.123%)  route 3.814ns (60.877%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 198.524 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.639    -0.873    PULSE/clk_out1
    SLICE_X1Y1           FDRE                                         r  PULSE/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PULSE/count_reg[6]/Q
                         net (fo=2, routed)           1.270     0.854    PULSE/count_reg[6]
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.511 r  PULSE/count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.511    PULSE/count_reg[0]_i_13_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  PULSE/count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.628    PULSE/count_reg[0]_i_14_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  PULSE/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.745    PULSE/count_reg[0]_i_16_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.862 r  PULSE/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.862    PULSE/count_reg[0]_i_15_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.979 r  PULSE/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.979    PULSE/count_reg[0]_i_10_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.096 r  PULSE/count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.096    PULSE/count_reg[0]_i_11_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.419 f  PULSE/count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.579     2.998    PULSE/count_reg[0]_i_12_n_6
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.306     3.304 f  PULSE/count[0]_i_7/O
                         net (fo=1, routed)           0.941     4.245    PULSE/count[0]_i_7_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.124     4.369 r  PULSE/count[0]_i_1/O
                         net (fo=33, routed)          1.023     5.392    PULSE/count[0]_i_1_n_0
    SLICE_X1Y5           FDRE                                         r  PULSE/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          1.519   198.524    PULSE/clk_out1
    SLICE_X1Y5           FDRE                                         r  PULSE/count_reg[20]/C
                         clock pessimism              0.578   199.101    
                         clock uncertainty           -0.318   198.784    
    SLICE_X1Y5           FDRE (Setup_fdre_C_R)       -0.429   198.355    PULSE/count_reg[20]
  -------------------------------------------------------------------
                         required time                        198.355    
                         arrival time                          -5.392    
  -------------------------------------------------------------------
                         slack                                192.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 MULT/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MULT/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (32.035%)  route 0.395ns (67.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.595    -0.586    MULT/clk_out1
    SLICE_X3Y5           FDRE                                         r  MULT/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  MULT/done_reg/Q
                         net (fo=13, routed)          0.395    -0.051    MULT/done_OBUF
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.045    -0.006 r  MULT/done_i_1/O
                         net (fo=1, routed)           0.000    -0.006    MULT/done_i_1_n_0
    SLICE_X3Y5           FDRE                                         r  MULT/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.866    -0.824    MULT/clk_out1
    SLICE_X3Y5           FDRE                                         r  MULT/done_reg/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.318    -0.269    
    SLICE_X3Y5           FDRE (Hold_fdre_C_D)         0.091    -0.178    MULT/done_reg
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 MULT/product_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MULT/product_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.234ns (36.885%)  route 0.400ns (63.115%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.595    -0.586    MULT/clk_out1
    SLICE_X3Y6           FDRE                                         r  MULT/product_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  MULT/product_reg[4]/Q
                         net (fo=12, routed)          0.231    -0.214    MULT/p_0_in[0]
    SLICE_X4Y6           LUT6 (Prop_lut6_I5_O)        0.045    -0.169 r  MULT/product[7]_i_3/O
                         net (fo=2, routed)           0.169     0.000    MULT/product[7]_i_3_n_0
    SLICE_X4Y6           LUT3 (Prop_lut3_I2_O)        0.048     0.048 r  MULT/product[7]_i_2/O
                         net (fo=1, routed)           0.000     0.048    MULT/product[7]_i_2_n_0
    SLICE_X4Y6           FDRE                                         r  MULT/product_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.864    -0.826    MULT/clk_out1
    SLICE_X4Y6           FDRE                                         r  MULT/product_reg[7]/C
                         clock pessimism              0.274    -0.551    
                         clock uncertainty            0.318    -0.234    
    SLICE_X4Y6           FDRE (Hold_fdre_C_D)         0.107    -0.127    MULT/product_reg[7]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 MULT/product_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MULT/product_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.186ns (31.417%)  route 0.406ns (68.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.594    -0.587    MULT/clk_out1
    SLICE_X0Y7           FDRE                                         r  MULT/product_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  MULT/product_reg[1]/Q
                         net (fo=6, routed)           0.406    -0.040    MULT/product_reg_n_0_[1]
    SLICE_X0Y7           LUT6 (Prop_lut6_I5_O)        0.045     0.005 r  MULT/product[2]_i_1/O
                         net (fo=1, routed)           0.000     0.005    MULT/product[2]_i_1_n_0
    SLICE_X0Y7           FDRE                                         r  MULT/product_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.865    -0.825    MULT/clk_out1
    SLICE_X0Y7           FDRE                                         r  MULT/product_reg[2]/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.318    -0.270    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.092    -0.178    MULT/product_reg[2]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 MULT/product_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MULT/product_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.231ns (36.585%)  route 0.400ns (63.415%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.595    -0.586    MULT/clk_out1
    SLICE_X3Y6           FDRE                                         r  MULT/product_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  MULT/product_reg[4]/Q
                         net (fo=12, routed)          0.231    -0.214    MULT/p_0_in[0]
    SLICE_X4Y6           LUT6 (Prop_lut6_I5_O)        0.045    -0.169 r  MULT/product[7]_i_3/O
                         net (fo=2, routed)           0.169     0.000    MULT/product[7]_i_3_n_0
    SLICE_X4Y6           LUT2 (Prop_lut2_I1_O)        0.045     0.045 r  MULT/product[6]_i_1/O
                         net (fo=1, routed)           0.000     0.045    MULT/product[6]_i_1_n_0
    SLICE_X4Y6           FDRE                                         r  MULT/product_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.864    -0.826    MULT/clk_out1
    SLICE_X4Y6           FDRE                                         r  MULT/product_reg[6]/C
                         clock pessimism              0.274    -0.551    
                         clock uncertainty            0.318    -0.234    
    SLICE_X4Y6           FDRE (Hold_fdre_C_D)         0.091    -0.143    MULT/product_reg[6]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.045    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 PULSE/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.249ns (40.278%)  route 0.369ns (59.722%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.595    -0.586    PULSE/clk_out1
    SLICE_X1Y3           FDRE                                         r  PULSE/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  PULSE/count_reg[15]/Q
                         net (fo=2, routed)           0.369    -0.076    PULSE/count_reg[15]
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.032 r  PULSE/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.032    PULSE/count_reg[12]_i_1_n_4
    SLICE_X1Y3           FDRE                                         r  PULSE/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.866    -0.824    PULSE/clk_out1
    SLICE_X1Y3           FDRE                                         r  PULSE/count_reg[15]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.318    -0.269    
    SLICE_X1Y3           FDRE (Hold_fdre_C_D)         0.105    -0.164    PULSE/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 MULT/product_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MULT/product_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.231ns (35.770%)  route 0.415ns (64.230%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.594    -0.587    MULT/clk_out1
    SLICE_X0Y7           FDRE                                         r  MULT/product_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  MULT/product_reg[1]/Q
                         net (fo=6, routed)           0.226    -0.221    MULT/product_reg_n_0_[1]
    SLICE_X0Y7           LUT5 (Prop_lut5_I2_O)        0.045    -0.176 r  MULT/product[3]_i_3/O
                         net (fo=4, routed)           0.189     0.013    MULT/product[3]_i_3_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I5_O)        0.045     0.058 r  MULT/product[5]_i_1/O
                         net (fo=1, routed)           0.000     0.058    MULT/product[5]_i_1_n_0
    SLICE_X4Y6           FDRE                                         r  MULT/product_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.864    -0.826    MULT/clk_out1
    SLICE_X4Y6           FDRE                                         r  MULT/product_reg[5]/C
                         clock pessimism              0.274    -0.551    
                         clock uncertainty            0.318    -0.234    
    SLICE_X4Y6           FDRE (Hold_fdre_C_D)         0.092    -0.142    MULT/product_reg[5]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 PULSE/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.251ns (39.913%)  route 0.378ns (60.087%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.595    -0.586    PULSE/clk_out1
    SLICE_X1Y4           FDRE                                         r  PULSE/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  PULSE/count_reg[17]/Q
                         net (fo=2, routed)           0.378    -0.068    PULSE/count_reg[17]
    SLICE_X1Y4           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.042 r  PULSE/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.042    PULSE/count_reg[16]_i_1_n_6
    SLICE_X1Y4           FDRE                                         r  PULSE/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.866    -0.824    PULSE/clk_out1
    SLICE_X1Y4           FDRE                                         r  PULSE/count_reg[17]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.318    -0.269    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.105    -0.164    PULSE/count_reg[17]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 PULSE/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.251ns (39.898%)  route 0.378ns (60.102%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.595    -0.586    PULSE/clk_out1
    SLICE_X1Y5           FDRE                                         r  PULSE/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  PULSE/count_reg[21]/Q
                         net (fo=2, routed)           0.378    -0.067    PULSE/count_reg[21]
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.043 r  PULSE/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.043    PULSE/count_reg[20]_i_1_n_6
    SLICE_X1Y5           FDRE                                         r  PULSE/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.866    -0.824    PULSE/clk_out1
    SLICE_X1Y5           FDRE                                         r  PULSE/count_reg[21]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.318    -0.269    
    SLICE_X1Y5           FDRE (Hold_fdre_C_D)         0.105    -0.164    PULSE/count_reg[21]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 PULSE/count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.251ns (39.898%)  route 0.378ns (60.102%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.595    -0.586    PULSE/clk_out1
    SLICE_X1Y6           FDRE                                         r  PULSE/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  PULSE/count_reg[25]/Q
                         net (fo=2, routed)           0.378    -0.067    PULSE/count_reg[25]
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.043 r  PULSE/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.043    PULSE/count_reg[24]_i_1_n_6
    SLICE_X1Y6           FDRE                                         r  PULSE/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.866    -0.824    PULSE/clk_out1
    SLICE_X1Y6           FDRE                                         r  PULSE/count_reg[25]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.318    -0.269    
    SLICE_X1Y6           FDRE (Hold_fdre_C_D)         0.105    -0.164    PULSE/count_reg[25]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 PULSE/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.251ns (39.883%)  route 0.378ns (60.117%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.596    -0.585    PULSE/clk_out1
    SLICE_X1Y0           FDRE                                         r  PULSE/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  PULSE/count_reg[1]/Q
                         net (fo=2, routed)           0.378    -0.066    PULSE/count_reg[1]
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.044 r  PULSE/count_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.044    PULSE/count_reg[0]_i_2_n_6
    SLICE_X1Y0           FDRE                                         r  PULSE/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK/inst/clkout1_buf/O
                         net (fo=46, routed)          0.867    -0.823    PULSE/clk_out1
    SLICE_X1Y0           FDRE                                         r  PULSE/count_reg[1]/C
                         clock pessimism              0.237    -0.585    
                         clock uncertainty            0.318    -0.268    
    SLICE_X1Y0           FDRE (Hold_fdre_C_D)         0.105    -0.163    PULSE/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.207    





