static void\r\nnvd7_grctx_generate_mods(struct nvc0_graph_priv *priv, struct nvc0_grctx *info)\r\n{\r\nu32 magic[GPC_MAX][2];\r\nu32 offset;\r\nint gpc;\r\nmmio_data(0x003000, 0x0100, NV_MEM_ACCESS_RW | NV_MEM_ACCESS_SYS);\r\nmmio_data(0x008000, 0x0100, NV_MEM_ACCESS_RW | NV_MEM_ACCESS_SYS);\r\nmmio_data(0x060000, 0x1000, NV_MEM_ACCESS_RW);\r\nmmio_list(0x40800c, 0x00000000, 8, 1);\r\nmmio_list(0x408010, 0x80000000, 0, 0);\r\nmmio_list(0x419004, 0x00000000, 8, 1);\r\nmmio_list(0x419008, 0x00000000, 0, 0);\r\nmmio_list(0x408004, 0x00000000, 8, 0);\r\nmmio_list(0x408008, 0x80000018, 0, 0);\r\nmmio_list(0x418808, 0x00000000, 8, 0);\r\nmmio_list(0x41880c, 0x80000018, 0, 0);\r\nmmio_list(0x418810, 0x80000000, 12, 2);\r\nmmio_list(0x419848, 0x10000000, 12, 2);\r\nmmio_list(0x405830, 0x02180324, 0, 0);\r\nmmio_list(0x4064c4, 0x00c9ffff, 0, 0);\r\nfor (gpc = 0, offset = 0; gpc < priv->gpc_nr; gpc++) {\r\nu16 magic0 = 0x0218 * priv->tpc_nr[gpc];\r\nu16 magic1 = 0x0324 * priv->tpc_nr[gpc];\r\nmagic[gpc][0] = 0x10000000 | (magic0 << 16) | offset;\r\nmagic[gpc][1] = 0x00000000 | (magic1 << 16);\r\noffset += 0x0324 * priv->tpc_nr[gpc];\r\n}\r\nfor (gpc = 0; gpc < priv->gpc_nr; gpc++) {\r\nmmio_list(GPC_UNIT(gpc, 0x30c0), magic[gpc][0], 0, 0);\r\nmmio_list(GPC_UNIT(gpc, 0x30e4), magic[gpc][1] | offset, 0, 0);\r\noffset += 0x07ff * priv->tpc_nr[gpc];\r\n}\r\nmmio_list(0x17e91c, 0x03060609, 0, 0);\r\n}\r\nvoid\r\nnvd7_grctx_generate_main(struct nvc0_graph_priv *priv, struct nvc0_grctx *info)\r\n{\r\nstruct nvc0_grctx_oclass *oclass = (void *)nv_engine(priv)->cclass;\r\nint i;\r\nnv_mask(priv, 0x000260, 0x00000001, 0x00000000);\r\nnvc0_graph_mmio(priv, oclass->hub);\r\nnvc0_graph_mmio(priv, oclass->gpc);\r\nnvc0_graph_mmio(priv, oclass->zcull);\r\nnvc0_graph_mmio(priv, oclass->tpc);\r\nnvc0_graph_mmio(priv, oclass->ppc);\r\nnv_wr32(priv, 0x404154, 0x00000000);\r\noclass->mods(priv, info);\r\noclass->unkn(priv);\r\nnvc0_grctx_generate_tpcid(priv);\r\nnvc0_grctx_generate_r406028(priv);\r\nnvc0_grctx_generate_r4060a8(priv);\r\nnve4_grctx_generate_r418bb8(priv);\r\nnvc0_grctx_generate_r406800(priv);\r\nfor (i = 0; i < 8; i++)\r\nnv_wr32(priv, 0x4064d0 + (i * 0x04), 0x00000000);\r\nnvc0_graph_icmd(priv, oclass->icmd);\r\nnv_wr32(priv, 0x404154, 0x00000400);\r\nnvc0_graph_mthd(priv, oclass->mthd);\r\nnv_mask(priv, 0x000260, 0x00000001, 0x00000001);\r\n}
