# MIPS
Implementation of a 5-stage pipelined MIPS processor using Verilog.
