
FW-NixieClock3-L031F6P6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000064a0  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000034  08006560  08006560  00016560  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006594  08006594  00020034  2**0
                  CONTENTS
  4 .ARM          00000008  08006594  08006594  00016594  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800659c  0800659c  00020034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800659c  0800659c  0001659c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080065a0  080065a0  000165a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000034  20000000  080065a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000380  20000034  080065d8  00020034  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003b4  080065d8  000203b4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 12 .debug_info   000107e7  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f2b  00000000  00000000  00030843  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f60  00000000  00000000  00033770  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000dc8  00000000  00000000  000346d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000135bd  00000000  00000000  00035498  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000153f1  00000000  00000000  00048a55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00069774  00000000  00000000  0005de46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000c75ba  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003574  00000000  00000000  000c760c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000034 	.word	0x20000034
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08006548 	.word	0x08006548

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000038 	.word	0x20000038
 8000104:	08006548 	.word	0x08006548

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <__aeabi_uldivmod>:
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d111      	bne.n	800041c <__aeabi_uldivmod+0x28>
 80003f8:	2a00      	cmp	r2, #0
 80003fa:	d10f      	bne.n	800041c <__aeabi_uldivmod+0x28>
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d100      	bne.n	8000402 <__aeabi_uldivmod+0xe>
 8000400:	2800      	cmp	r0, #0
 8000402:	d002      	beq.n	800040a <__aeabi_uldivmod+0x16>
 8000404:	2100      	movs	r1, #0
 8000406:	43c9      	mvns	r1, r1
 8000408:	0008      	movs	r0, r1
 800040a:	b407      	push	{r0, r1, r2}
 800040c:	4802      	ldr	r0, [pc, #8]	; (8000418 <__aeabi_uldivmod+0x24>)
 800040e:	a102      	add	r1, pc, #8	; (adr r1, 8000418 <__aeabi_uldivmod+0x24>)
 8000410:	1840      	adds	r0, r0, r1
 8000412:	9002      	str	r0, [sp, #8]
 8000414:	bd03      	pop	{r0, r1, pc}
 8000416:	46c0      	nop			; (mov r8, r8)
 8000418:	ffffffd9 	.word	0xffffffd9
 800041c:	b403      	push	{r0, r1}
 800041e:	4668      	mov	r0, sp
 8000420:	b501      	push	{r0, lr}
 8000422:	9802      	ldr	r0, [sp, #8]
 8000424:	f000 f834 	bl	8000490 <__udivmoddi4>
 8000428:	9b01      	ldr	r3, [sp, #4]
 800042a:	469e      	mov	lr, r3
 800042c:	b002      	add	sp, #8
 800042e:	bc0c      	pop	{r2, r3}
 8000430:	4770      	bx	lr
 8000432:	46c0      	nop			; (mov r8, r8)

08000434 <__aeabi_lmul>:
 8000434:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000436:	46ce      	mov	lr, r9
 8000438:	4647      	mov	r7, r8
 800043a:	b580      	push	{r7, lr}
 800043c:	0007      	movs	r7, r0
 800043e:	4699      	mov	r9, r3
 8000440:	0c3b      	lsrs	r3, r7, #16
 8000442:	469c      	mov	ip, r3
 8000444:	0413      	lsls	r3, r2, #16
 8000446:	0c1b      	lsrs	r3, r3, #16
 8000448:	001d      	movs	r5, r3
 800044a:	000e      	movs	r6, r1
 800044c:	4661      	mov	r1, ip
 800044e:	0400      	lsls	r0, r0, #16
 8000450:	0c14      	lsrs	r4, r2, #16
 8000452:	0c00      	lsrs	r0, r0, #16
 8000454:	4345      	muls	r5, r0
 8000456:	434b      	muls	r3, r1
 8000458:	4360      	muls	r0, r4
 800045a:	4361      	muls	r1, r4
 800045c:	18c0      	adds	r0, r0, r3
 800045e:	0c2c      	lsrs	r4, r5, #16
 8000460:	1820      	adds	r0, r4, r0
 8000462:	468c      	mov	ip, r1
 8000464:	4283      	cmp	r3, r0
 8000466:	d903      	bls.n	8000470 <__aeabi_lmul+0x3c>
 8000468:	2380      	movs	r3, #128	; 0x80
 800046a:	025b      	lsls	r3, r3, #9
 800046c:	4698      	mov	r8, r3
 800046e:	44c4      	add	ip, r8
 8000470:	4649      	mov	r1, r9
 8000472:	4379      	muls	r1, r7
 8000474:	4372      	muls	r2, r6
 8000476:	0c03      	lsrs	r3, r0, #16
 8000478:	4463      	add	r3, ip
 800047a:	042d      	lsls	r5, r5, #16
 800047c:	0c2d      	lsrs	r5, r5, #16
 800047e:	18c9      	adds	r1, r1, r3
 8000480:	0400      	lsls	r0, r0, #16
 8000482:	1940      	adds	r0, r0, r5
 8000484:	1889      	adds	r1, r1, r2
 8000486:	bcc0      	pop	{r6, r7}
 8000488:	46b9      	mov	r9, r7
 800048a:	46b0      	mov	r8, r6
 800048c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800048e:	46c0      	nop			; (mov r8, r8)

08000490 <__udivmoddi4>:
 8000490:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000492:	4657      	mov	r7, sl
 8000494:	464e      	mov	r6, r9
 8000496:	4645      	mov	r5, r8
 8000498:	46de      	mov	lr, fp
 800049a:	b5e0      	push	{r5, r6, r7, lr}
 800049c:	0004      	movs	r4, r0
 800049e:	000d      	movs	r5, r1
 80004a0:	4692      	mov	sl, r2
 80004a2:	4699      	mov	r9, r3
 80004a4:	b083      	sub	sp, #12
 80004a6:	428b      	cmp	r3, r1
 80004a8:	d830      	bhi.n	800050c <__udivmoddi4+0x7c>
 80004aa:	d02d      	beq.n	8000508 <__udivmoddi4+0x78>
 80004ac:	4649      	mov	r1, r9
 80004ae:	4650      	mov	r0, sl
 80004b0:	f000 f8ba 	bl	8000628 <__clzdi2>
 80004b4:	0029      	movs	r1, r5
 80004b6:	0006      	movs	r6, r0
 80004b8:	0020      	movs	r0, r4
 80004ba:	f000 f8b5 	bl	8000628 <__clzdi2>
 80004be:	1a33      	subs	r3, r6, r0
 80004c0:	4698      	mov	r8, r3
 80004c2:	3b20      	subs	r3, #32
 80004c4:	469b      	mov	fp, r3
 80004c6:	d433      	bmi.n	8000530 <__udivmoddi4+0xa0>
 80004c8:	465a      	mov	r2, fp
 80004ca:	4653      	mov	r3, sl
 80004cc:	4093      	lsls	r3, r2
 80004ce:	4642      	mov	r2, r8
 80004d0:	001f      	movs	r7, r3
 80004d2:	4653      	mov	r3, sl
 80004d4:	4093      	lsls	r3, r2
 80004d6:	001e      	movs	r6, r3
 80004d8:	42af      	cmp	r7, r5
 80004da:	d83a      	bhi.n	8000552 <__udivmoddi4+0xc2>
 80004dc:	42af      	cmp	r7, r5
 80004de:	d100      	bne.n	80004e2 <__udivmoddi4+0x52>
 80004e0:	e078      	b.n	80005d4 <__udivmoddi4+0x144>
 80004e2:	465b      	mov	r3, fp
 80004e4:	1ba4      	subs	r4, r4, r6
 80004e6:	41bd      	sbcs	r5, r7
 80004e8:	2b00      	cmp	r3, #0
 80004ea:	da00      	bge.n	80004ee <__udivmoddi4+0x5e>
 80004ec:	e075      	b.n	80005da <__udivmoddi4+0x14a>
 80004ee:	2200      	movs	r2, #0
 80004f0:	2300      	movs	r3, #0
 80004f2:	9200      	str	r2, [sp, #0]
 80004f4:	9301      	str	r3, [sp, #4]
 80004f6:	2301      	movs	r3, #1
 80004f8:	465a      	mov	r2, fp
 80004fa:	4093      	lsls	r3, r2
 80004fc:	9301      	str	r3, [sp, #4]
 80004fe:	2301      	movs	r3, #1
 8000500:	4642      	mov	r2, r8
 8000502:	4093      	lsls	r3, r2
 8000504:	9300      	str	r3, [sp, #0]
 8000506:	e028      	b.n	800055a <__udivmoddi4+0xca>
 8000508:	4282      	cmp	r2, r0
 800050a:	d9cf      	bls.n	80004ac <__udivmoddi4+0x1c>
 800050c:	2200      	movs	r2, #0
 800050e:	2300      	movs	r3, #0
 8000510:	9200      	str	r2, [sp, #0]
 8000512:	9301      	str	r3, [sp, #4]
 8000514:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000516:	2b00      	cmp	r3, #0
 8000518:	d001      	beq.n	800051e <__udivmoddi4+0x8e>
 800051a:	601c      	str	r4, [r3, #0]
 800051c:	605d      	str	r5, [r3, #4]
 800051e:	9800      	ldr	r0, [sp, #0]
 8000520:	9901      	ldr	r1, [sp, #4]
 8000522:	b003      	add	sp, #12
 8000524:	bcf0      	pop	{r4, r5, r6, r7}
 8000526:	46bb      	mov	fp, r7
 8000528:	46b2      	mov	sl, r6
 800052a:	46a9      	mov	r9, r5
 800052c:	46a0      	mov	r8, r4
 800052e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000530:	4642      	mov	r2, r8
 8000532:	2320      	movs	r3, #32
 8000534:	1a9b      	subs	r3, r3, r2
 8000536:	4652      	mov	r2, sl
 8000538:	40da      	lsrs	r2, r3
 800053a:	4641      	mov	r1, r8
 800053c:	0013      	movs	r3, r2
 800053e:	464a      	mov	r2, r9
 8000540:	408a      	lsls	r2, r1
 8000542:	0017      	movs	r7, r2
 8000544:	4642      	mov	r2, r8
 8000546:	431f      	orrs	r7, r3
 8000548:	4653      	mov	r3, sl
 800054a:	4093      	lsls	r3, r2
 800054c:	001e      	movs	r6, r3
 800054e:	42af      	cmp	r7, r5
 8000550:	d9c4      	bls.n	80004dc <__udivmoddi4+0x4c>
 8000552:	2200      	movs	r2, #0
 8000554:	2300      	movs	r3, #0
 8000556:	9200      	str	r2, [sp, #0]
 8000558:	9301      	str	r3, [sp, #4]
 800055a:	4643      	mov	r3, r8
 800055c:	2b00      	cmp	r3, #0
 800055e:	d0d9      	beq.n	8000514 <__udivmoddi4+0x84>
 8000560:	07fb      	lsls	r3, r7, #31
 8000562:	0872      	lsrs	r2, r6, #1
 8000564:	431a      	orrs	r2, r3
 8000566:	4646      	mov	r6, r8
 8000568:	087b      	lsrs	r3, r7, #1
 800056a:	e00e      	b.n	800058a <__udivmoddi4+0xfa>
 800056c:	42ab      	cmp	r3, r5
 800056e:	d101      	bne.n	8000574 <__udivmoddi4+0xe4>
 8000570:	42a2      	cmp	r2, r4
 8000572:	d80c      	bhi.n	800058e <__udivmoddi4+0xfe>
 8000574:	1aa4      	subs	r4, r4, r2
 8000576:	419d      	sbcs	r5, r3
 8000578:	2001      	movs	r0, #1
 800057a:	1924      	adds	r4, r4, r4
 800057c:	416d      	adcs	r5, r5
 800057e:	2100      	movs	r1, #0
 8000580:	3e01      	subs	r6, #1
 8000582:	1824      	adds	r4, r4, r0
 8000584:	414d      	adcs	r5, r1
 8000586:	2e00      	cmp	r6, #0
 8000588:	d006      	beq.n	8000598 <__udivmoddi4+0x108>
 800058a:	42ab      	cmp	r3, r5
 800058c:	d9ee      	bls.n	800056c <__udivmoddi4+0xdc>
 800058e:	3e01      	subs	r6, #1
 8000590:	1924      	adds	r4, r4, r4
 8000592:	416d      	adcs	r5, r5
 8000594:	2e00      	cmp	r6, #0
 8000596:	d1f8      	bne.n	800058a <__udivmoddi4+0xfa>
 8000598:	9800      	ldr	r0, [sp, #0]
 800059a:	9901      	ldr	r1, [sp, #4]
 800059c:	465b      	mov	r3, fp
 800059e:	1900      	adds	r0, r0, r4
 80005a0:	4169      	adcs	r1, r5
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	db24      	blt.n	80005f0 <__udivmoddi4+0x160>
 80005a6:	002b      	movs	r3, r5
 80005a8:	465a      	mov	r2, fp
 80005aa:	4644      	mov	r4, r8
 80005ac:	40d3      	lsrs	r3, r2
 80005ae:	002a      	movs	r2, r5
 80005b0:	40e2      	lsrs	r2, r4
 80005b2:	001c      	movs	r4, r3
 80005b4:	465b      	mov	r3, fp
 80005b6:	0015      	movs	r5, r2
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	db2a      	blt.n	8000612 <__udivmoddi4+0x182>
 80005bc:	0026      	movs	r6, r4
 80005be:	409e      	lsls	r6, r3
 80005c0:	0033      	movs	r3, r6
 80005c2:	0026      	movs	r6, r4
 80005c4:	4647      	mov	r7, r8
 80005c6:	40be      	lsls	r6, r7
 80005c8:	0032      	movs	r2, r6
 80005ca:	1a80      	subs	r0, r0, r2
 80005cc:	4199      	sbcs	r1, r3
 80005ce:	9000      	str	r0, [sp, #0]
 80005d0:	9101      	str	r1, [sp, #4]
 80005d2:	e79f      	b.n	8000514 <__udivmoddi4+0x84>
 80005d4:	42a3      	cmp	r3, r4
 80005d6:	d8bc      	bhi.n	8000552 <__udivmoddi4+0xc2>
 80005d8:	e783      	b.n	80004e2 <__udivmoddi4+0x52>
 80005da:	4642      	mov	r2, r8
 80005dc:	2320      	movs	r3, #32
 80005de:	2100      	movs	r1, #0
 80005e0:	1a9b      	subs	r3, r3, r2
 80005e2:	2200      	movs	r2, #0
 80005e4:	9100      	str	r1, [sp, #0]
 80005e6:	9201      	str	r2, [sp, #4]
 80005e8:	2201      	movs	r2, #1
 80005ea:	40da      	lsrs	r2, r3
 80005ec:	9201      	str	r2, [sp, #4]
 80005ee:	e786      	b.n	80004fe <__udivmoddi4+0x6e>
 80005f0:	4642      	mov	r2, r8
 80005f2:	2320      	movs	r3, #32
 80005f4:	1a9b      	subs	r3, r3, r2
 80005f6:	002a      	movs	r2, r5
 80005f8:	4646      	mov	r6, r8
 80005fa:	409a      	lsls	r2, r3
 80005fc:	0023      	movs	r3, r4
 80005fe:	40f3      	lsrs	r3, r6
 8000600:	4644      	mov	r4, r8
 8000602:	4313      	orrs	r3, r2
 8000604:	002a      	movs	r2, r5
 8000606:	40e2      	lsrs	r2, r4
 8000608:	001c      	movs	r4, r3
 800060a:	465b      	mov	r3, fp
 800060c:	0015      	movs	r5, r2
 800060e:	2b00      	cmp	r3, #0
 8000610:	dad4      	bge.n	80005bc <__udivmoddi4+0x12c>
 8000612:	4642      	mov	r2, r8
 8000614:	002f      	movs	r7, r5
 8000616:	2320      	movs	r3, #32
 8000618:	0026      	movs	r6, r4
 800061a:	4097      	lsls	r7, r2
 800061c:	1a9b      	subs	r3, r3, r2
 800061e:	40de      	lsrs	r6, r3
 8000620:	003b      	movs	r3, r7
 8000622:	4333      	orrs	r3, r6
 8000624:	e7cd      	b.n	80005c2 <__udivmoddi4+0x132>
 8000626:	46c0      	nop			; (mov r8, r8)

08000628 <__clzdi2>:
 8000628:	b510      	push	{r4, lr}
 800062a:	2900      	cmp	r1, #0
 800062c:	d103      	bne.n	8000636 <__clzdi2+0xe>
 800062e:	f000 f807 	bl	8000640 <__clzsi2>
 8000632:	3020      	adds	r0, #32
 8000634:	e002      	b.n	800063c <__clzdi2+0x14>
 8000636:	0008      	movs	r0, r1
 8000638:	f000 f802 	bl	8000640 <__clzsi2>
 800063c:	bd10      	pop	{r4, pc}
 800063e:	46c0      	nop			; (mov r8, r8)

08000640 <__clzsi2>:
 8000640:	211c      	movs	r1, #28
 8000642:	2301      	movs	r3, #1
 8000644:	041b      	lsls	r3, r3, #16
 8000646:	4298      	cmp	r0, r3
 8000648:	d301      	bcc.n	800064e <__clzsi2+0xe>
 800064a:	0c00      	lsrs	r0, r0, #16
 800064c:	3910      	subs	r1, #16
 800064e:	0a1b      	lsrs	r3, r3, #8
 8000650:	4298      	cmp	r0, r3
 8000652:	d301      	bcc.n	8000658 <__clzsi2+0x18>
 8000654:	0a00      	lsrs	r0, r0, #8
 8000656:	3908      	subs	r1, #8
 8000658:	091b      	lsrs	r3, r3, #4
 800065a:	4298      	cmp	r0, r3
 800065c:	d301      	bcc.n	8000662 <__clzsi2+0x22>
 800065e:	0900      	lsrs	r0, r0, #4
 8000660:	3904      	subs	r1, #4
 8000662:	a202      	add	r2, pc, #8	; (adr r2, 800066c <__clzsi2+0x2c>)
 8000664:	5c10      	ldrb	r0, [r2, r0]
 8000666:	1840      	adds	r0, r0, r1
 8000668:	4770      	bx	lr
 800066a:	46c0      	nop			; (mov r8, r8)
 800066c:	02020304 	.word	0x02020304
 8000670:	01010101 	.word	0x01010101
	...

0800067c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b082      	sub	sp, #8
 8000680:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000682:	4b0c      	ldr	r3, [pc, #48]	; (80006b4 <MX_DMA_Init+0x38>)
 8000684:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000686:	4b0b      	ldr	r3, [pc, #44]	; (80006b4 <MX_DMA_Init+0x38>)
 8000688:	2101      	movs	r1, #1
 800068a:	430a      	orrs	r2, r1
 800068c:	631a      	str	r2, [r3, #48]	; 0x30
 800068e:	4b09      	ldr	r3, [pc, #36]	; (80006b4 <MX_DMA_Init+0x38>)
 8000690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000692:	2201      	movs	r2, #1
 8000694:	4013      	ands	r3, r2
 8000696:	607b      	str	r3, [r7, #4]
 8000698:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800069a:	2200      	movs	r2, #0
 800069c:	2100      	movs	r1, #0
 800069e:	2009      	movs	r0, #9
 80006a0:	f002 f9ee 	bl	8002a80 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80006a4:	2009      	movs	r0, #9
 80006a6:	f002 fa00 	bl	8002aaa <HAL_NVIC_EnableIRQ>

}
 80006aa:	46c0      	nop			; (mov r8, r8)
 80006ac:	46bd      	mov	sp, r7
 80006ae:	b002      	add	sp, #8
 80006b0:	bd80      	pop	{r7, pc}
 80006b2:	46c0      	nop			; (mov r8, r8)
 80006b4:	40021000 	.word	0x40021000

080006b8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80006b8:	b590      	push	{r4, r7, lr}
 80006ba:	b089      	sub	sp, #36	; 0x24
 80006bc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006be:	240c      	movs	r4, #12
 80006c0:	193b      	adds	r3, r7, r4
 80006c2:	0018      	movs	r0, r3
 80006c4:	2314      	movs	r3, #20
 80006c6:	001a      	movs	r2, r3
 80006c8:	2100      	movs	r1, #0
 80006ca:	f005 ff35 	bl	8006538 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ce:	4b2f      	ldr	r3, [pc, #188]	; (800078c <MX_GPIO_Init+0xd4>)
 80006d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80006d2:	4b2e      	ldr	r3, [pc, #184]	; (800078c <MX_GPIO_Init+0xd4>)
 80006d4:	2101      	movs	r1, #1
 80006d6:	430a      	orrs	r2, r1
 80006d8:	62da      	str	r2, [r3, #44]	; 0x2c
 80006da:	4b2c      	ldr	r3, [pc, #176]	; (800078c <MX_GPIO_Init+0xd4>)
 80006dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80006de:	2201      	movs	r2, #1
 80006e0:	4013      	ands	r3, r2
 80006e2:	60bb      	str	r3, [r7, #8]
 80006e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006e6:	4b29      	ldr	r3, [pc, #164]	; (800078c <MX_GPIO_Init+0xd4>)
 80006e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80006ea:	4b28      	ldr	r3, [pc, #160]	; (800078c <MX_GPIO_Init+0xd4>)
 80006ec:	2102      	movs	r1, #2
 80006ee:	430a      	orrs	r2, r1
 80006f0:	62da      	str	r2, [r3, #44]	; 0x2c
 80006f2:	4b26      	ldr	r3, [pc, #152]	; (800078c <MX_GPIO_Init+0xd4>)
 80006f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80006f6:	2202      	movs	r2, #2
 80006f8:	4013      	ands	r3, r2
 80006fa:	607b      	str	r3, [r7, #4]
 80006fc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(sr_shift_output_GPIO_Port, sr_shift_output_Pin, GPIO_PIN_RESET);
 80006fe:	23a0      	movs	r3, #160	; 0xa0
 8000700:	05db      	lsls	r3, r3, #23
 8000702:	2200      	movs	r2, #0
 8000704:	2140      	movs	r1, #64	; 0x40
 8000706:	0018      	movs	r0, r3
 8000708:	f002 fd79 	bl	80031fe <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(enable_hv_GPIO_Port, enable_hv_Pin, GPIO_PIN_RESET);
 800070c:	4b20      	ldr	r3, [pc, #128]	; (8000790 <MX_GPIO_Init+0xd8>)
 800070e:	2200      	movs	r2, #0
 8000710:	2102      	movs	r1, #2
 8000712:	0018      	movs	r0, r3
 8000714:	f002 fd73 	bl	80031fe <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = rot_b_Pin|rot_a_Pin|sens_size_Pin|rot_push_Pin;
 8000718:	193b      	adds	r3, r7, r4
 800071a:	221b      	movs	r2, #27
 800071c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800071e:	193b      	adds	r3, r7, r4
 8000720:	2200      	movs	r2, #0
 8000722:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000724:	193b      	adds	r3, r7, r4
 8000726:	2202      	movs	r2, #2
 8000728:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800072a:	193a      	adds	r2, r7, r4
 800072c:	23a0      	movs	r3, #160	; 0xa0
 800072e:	05db      	lsls	r3, r3, #23
 8000730:	0011      	movs	r1, r2
 8000732:	0018      	movs	r0, r3
 8000734:	f002 fbd8 	bl	8002ee8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = sr_shift_output_Pin;
 8000738:	193b      	adds	r3, r7, r4
 800073a:	2240      	movs	r2, #64	; 0x40
 800073c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800073e:	193b      	adds	r3, r7, r4
 8000740:	2201      	movs	r2, #1
 8000742:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000744:	193b      	adds	r3, r7, r4
 8000746:	2200      	movs	r2, #0
 8000748:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800074a:	193b      	adds	r3, r7, r4
 800074c:	2200      	movs	r2, #0
 800074e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(sr_shift_output_GPIO_Port, &GPIO_InitStruct);
 8000750:	193a      	adds	r2, r7, r4
 8000752:	23a0      	movs	r3, #160	; 0xa0
 8000754:	05db      	lsls	r3, r3, #23
 8000756:	0011      	movs	r1, r2
 8000758:	0018      	movs	r0, r3
 800075a:	f002 fbc5 	bl	8002ee8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = enable_hv_Pin;
 800075e:	0021      	movs	r1, r4
 8000760:	187b      	adds	r3, r7, r1
 8000762:	2202      	movs	r2, #2
 8000764:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000766:	187b      	adds	r3, r7, r1
 8000768:	2201      	movs	r2, #1
 800076a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800076c:	187b      	adds	r3, r7, r1
 800076e:	2200      	movs	r2, #0
 8000770:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000772:	187b      	adds	r3, r7, r1
 8000774:	2200      	movs	r2, #0
 8000776:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(enable_hv_GPIO_Port, &GPIO_InitStruct);
 8000778:	187b      	adds	r3, r7, r1
 800077a:	4a05      	ldr	r2, [pc, #20]	; (8000790 <MX_GPIO_Init+0xd8>)
 800077c:	0019      	movs	r1, r3
 800077e:	0010      	movs	r0, r2
 8000780:	f002 fbb2 	bl	8002ee8 <HAL_GPIO_Init>

}
 8000784:	46c0      	nop			; (mov r8, r8)
 8000786:	46bd      	mov	sp, r7
 8000788:	b009      	add	sp, #36	; 0x24
 800078a:	bd90      	pop	{r4, r7, pc}
 800078c:	40021000 	.word	0x40021000
 8000790:	50000400 	.word	0x50000400

08000794 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000798:	4b1b      	ldr	r3, [pc, #108]	; (8000808 <MX_I2C1_Init+0x74>)
 800079a:	4a1c      	ldr	r2, [pc, #112]	; (800080c <MX_I2C1_Init+0x78>)
 800079c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0060112F;
 800079e:	4b1a      	ldr	r3, [pc, #104]	; (8000808 <MX_I2C1_Init+0x74>)
 80007a0:	4a1b      	ldr	r2, [pc, #108]	; (8000810 <MX_I2C1_Init+0x7c>)
 80007a2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80007a4:	4b18      	ldr	r3, [pc, #96]	; (8000808 <MX_I2C1_Init+0x74>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007aa:	4b17      	ldr	r3, [pc, #92]	; (8000808 <MX_I2C1_Init+0x74>)
 80007ac:	2201      	movs	r2, #1
 80007ae:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007b0:	4b15      	ldr	r3, [pc, #84]	; (8000808 <MX_I2C1_Init+0x74>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80007b6:	4b14      	ldr	r3, [pc, #80]	; (8000808 <MX_I2C1_Init+0x74>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80007bc:	4b12      	ldr	r3, [pc, #72]	; (8000808 <MX_I2C1_Init+0x74>)
 80007be:	2200      	movs	r2, #0
 80007c0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007c2:	4b11      	ldr	r3, [pc, #68]	; (8000808 <MX_I2C1_Init+0x74>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007c8:	4b0f      	ldr	r3, [pc, #60]	; (8000808 <MX_I2C1_Init+0x74>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80007ce:	4b0e      	ldr	r3, [pc, #56]	; (8000808 <MX_I2C1_Init+0x74>)
 80007d0:	0018      	movs	r0, r3
 80007d2:	f002 fd31 	bl	8003238 <HAL_I2C_Init>
 80007d6:	1e03      	subs	r3, r0, #0
 80007d8:	d001      	beq.n	80007de <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80007da:	f000 fc33 	bl	8001044 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80007de:	4b0a      	ldr	r3, [pc, #40]	; (8000808 <MX_I2C1_Init+0x74>)
 80007e0:	2100      	movs	r1, #0
 80007e2:	0018      	movs	r0, r3
 80007e4:	f003 fa84 	bl	8003cf0 <HAL_I2CEx_ConfigAnalogFilter>
 80007e8:	1e03      	subs	r3, r0, #0
 80007ea:	d001      	beq.n	80007f0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80007ec:	f000 fc2a 	bl	8001044 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80007f0:	4b05      	ldr	r3, [pc, #20]	; (8000808 <MX_I2C1_Init+0x74>)
 80007f2:	2100      	movs	r1, #0
 80007f4:	0018      	movs	r0, r3
 80007f6:	f003 fac7 	bl	8003d88 <HAL_I2CEx_ConfigDigitalFilter>
 80007fa:	1e03      	subs	r3, r0, #0
 80007fc:	d001      	beq.n	8000802 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80007fe:	f000 fc21 	bl	8001044 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000802:	46c0      	nop			; (mov r8, r8)
 8000804:	46bd      	mov	sp, r7
 8000806:	bd80      	pop	{r7, pc}
 8000808:	20000050 	.word	0x20000050
 800080c:	40005400 	.word	0x40005400
 8000810:	0060112f 	.word	0x0060112f

08000814 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000814:	b590      	push	{r4, r7, lr}
 8000816:	b089      	sub	sp, #36	; 0x24
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800081c:	240c      	movs	r4, #12
 800081e:	193b      	adds	r3, r7, r4
 8000820:	0018      	movs	r0, r3
 8000822:	2314      	movs	r3, #20
 8000824:	001a      	movs	r2, r3
 8000826:	2100      	movs	r1, #0
 8000828:	f005 fe86 	bl	8006538 <memset>
  if(i2cHandle->Instance==I2C1)
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	4a18      	ldr	r2, [pc, #96]	; (8000894 <HAL_I2C_MspInit+0x80>)
 8000832:	4293      	cmp	r3, r2
 8000834:	d12a      	bne.n	800088c <HAL_I2C_MspInit+0x78>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000836:	4b18      	ldr	r3, [pc, #96]	; (8000898 <HAL_I2C_MspInit+0x84>)
 8000838:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800083a:	4b17      	ldr	r3, [pc, #92]	; (8000898 <HAL_I2C_MspInit+0x84>)
 800083c:	2101      	movs	r1, #1
 800083e:	430a      	orrs	r2, r1
 8000840:	62da      	str	r2, [r3, #44]	; 0x2c
 8000842:	4b15      	ldr	r3, [pc, #84]	; (8000898 <HAL_I2C_MspInit+0x84>)
 8000844:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000846:	2201      	movs	r2, #1
 8000848:	4013      	ands	r3, r2
 800084a:	60bb      	str	r3, [r7, #8]
 800084c:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800084e:	193b      	adds	r3, r7, r4
 8000850:	22c0      	movs	r2, #192	; 0xc0
 8000852:	00d2      	lsls	r2, r2, #3
 8000854:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000856:	0021      	movs	r1, r4
 8000858:	187b      	adds	r3, r7, r1
 800085a:	2212      	movs	r2, #18
 800085c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800085e:	187b      	adds	r3, r7, r1
 8000860:	2200      	movs	r2, #0
 8000862:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000864:	187b      	adds	r3, r7, r1
 8000866:	2203      	movs	r2, #3
 8000868:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 800086a:	187b      	adds	r3, r7, r1
 800086c:	2201      	movs	r2, #1
 800086e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000870:	187a      	adds	r2, r7, r1
 8000872:	23a0      	movs	r3, #160	; 0xa0
 8000874:	05db      	lsls	r3, r3, #23
 8000876:	0011      	movs	r1, r2
 8000878:	0018      	movs	r0, r3
 800087a:	f002 fb35 	bl	8002ee8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800087e:	4b06      	ldr	r3, [pc, #24]	; (8000898 <HAL_I2C_MspInit+0x84>)
 8000880:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000882:	4b05      	ldr	r3, [pc, #20]	; (8000898 <HAL_I2C_MspInit+0x84>)
 8000884:	2180      	movs	r1, #128	; 0x80
 8000886:	0389      	lsls	r1, r1, #14
 8000888:	430a      	orrs	r2, r1
 800088a:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800088c:	46c0      	nop			; (mov r8, r8)
 800088e:	46bd      	mov	sp, r7
 8000890:	b009      	add	sp, #36	; 0x24
 8000892:	bd90      	pop	{r4, r7, pc}
 8000894:	40005400 	.word	0x40005400
 8000898:	40021000 	.word	0x40021000

0800089c <_Z17run_input_handlerv>:
 * 	b0 HIGH: decoder turned right one click
 * 	b1 HIGH: decoder turned left one click
 * 	b2 HIGH: push button short pushed and released	>50ms
 * 	b3 HIGH: push button long pushed and NOT released >2000ms
 */
uint8_t run_input_handler(void){
 800089c:	b580      	push	{r7, lr}
 800089e:	b082      	sub	sp, #8
 80008a0:	af00      	add	r7, sp, #0
	static uint8_t test_byte=0;
	uint8_t calculated_input_byte=0;
 80008a2:	1dfb      	adds	r3, r7, #7
 80008a4:	2200      	movs	r2, #0
 80008a6:	701a      	strb	r2, [r3, #0]
	static uint8_t input_data=0;
	input_data=debouncer();											//debouncing
 80008a8:	f000 f844 	bl	8000934 <_Z9debouncerv>
 80008ac:	0003      	movs	r3, r0
 80008ae:	001a      	movs	r2, r3
 80008b0:	4b1e      	ldr	r3, [pc, #120]	; (800092c <_Z17run_input_handlerv+0x90>)
 80008b2:	701a      	strb	r2, [r3, #0]
	calculated_input_byte |= decoder(input_data&DECODE_FILTER);		//rotary decoding
 80008b4:	4b1d      	ldr	r3, [pc, #116]	; (800092c <_Z17run_input_handlerv+0x90>)
 80008b6:	781b      	ldrb	r3, [r3, #0]
 80008b8:	2203      	movs	r2, #3
 80008ba:	4013      	ands	r3, r2
 80008bc:	b2db      	uxtb	r3, r3
 80008be:	0018      	movs	r0, r3
 80008c0:	f000 f8ec 	bl	8000a9c <_Z7decoderh>
 80008c4:	0003      	movs	r3, r0
 80008c6:	0019      	movs	r1, r3
 80008c8:	1dfb      	adds	r3, r7, #7
 80008ca:	1dfa      	adds	r2, r7, #7
 80008cc:	7812      	ldrb	r2, [r2, #0]
 80008ce:	430a      	orrs	r2, r1
 80008d0:	701a      	strb	r2, [r3, #0]
	calculated_input_byte |= push_handler(input_data&PUSH_FILTER);	//handling long press for push button
 80008d2:	4b16      	ldr	r3, [pc, #88]	; (800092c <_Z17run_input_handlerv+0x90>)
 80008d4:	781b      	ldrb	r3, [r3, #0]
 80008d6:	220c      	movs	r2, #12
 80008d8:	4013      	ands	r3, r2
 80008da:	b2db      	uxtb	r3, r3
 80008dc:	0018      	movs	r0, r3
 80008de:	f000 f943 	bl	8000b68 <_Z12push_handlerh>
 80008e2:	0003      	movs	r3, r0
 80008e4:	0019      	movs	r1, r3
 80008e6:	1dfb      	adds	r3, r7, #7
 80008e8:	1dfa      	adds	r2, r7, #7
 80008ea:	7812      	ldrb	r2, [r2, #0]
 80008ec:	430a      	orrs	r2, r1
 80008ee:	701a      	strb	r2, [r3, #0]

	if((calculated_input_byte&DECODE_FILTER) == DECODER_CW){
 80008f0:	1dfb      	adds	r3, r7, #7
 80008f2:	781b      	ldrb	r3, [r3, #0]
 80008f4:	2203      	movs	r2, #3
 80008f6:	4013      	ands	r3, r2
 80008f8:	2b01      	cmp	r3, #1
 80008fa:	d105      	bne.n	8000908 <_Z17run_input_handlerv+0x6c>
		test_byte++;
 80008fc:	4b0c      	ldr	r3, [pc, #48]	; (8000930 <_Z17run_input_handlerv+0x94>)
 80008fe:	781b      	ldrb	r3, [r3, #0]
 8000900:	3301      	adds	r3, #1
 8000902:	b2da      	uxtb	r2, r3
 8000904:	4b0a      	ldr	r3, [pc, #40]	; (8000930 <_Z17run_input_handlerv+0x94>)
 8000906:	701a      	strb	r2, [r3, #0]
	}
	if((calculated_input_byte&DECODE_FILTER) == DECODER_CCW){
 8000908:	1dfb      	adds	r3, r7, #7
 800090a:	781b      	ldrb	r3, [r3, #0]
 800090c:	2203      	movs	r2, #3
 800090e:	4013      	ands	r3, r2
 8000910:	2b02      	cmp	r3, #2
 8000912:	d105      	bne.n	8000920 <_Z17run_input_handlerv+0x84>
		test_byte--;
 8000914:	4b06      	ldr	r3, [pc, #24]	; (8000930 <_Z17run_input_handlerv+0x94>)
 8000916:	781b      	ldrb	r3, [r3, #0]
 8000918:	3b01      	subs	r3, #1
 800091a:	b2da      	uxtb	r2, r3
 800091c:	4b04      	ldr	r3, [pc, #16]	; (8000930 <_Z17run_input_handlerv+0x94>)
 800091e:	701a      	strb	r2, [r3, #0]
	}

	return calculated_input_byte;
 8000920:	1dfb      	adds	r3, r7, #7
 8000922:	781b      	ldrb	r3, [r3, #0]
}
 8000924:	0018      	movs	r0, r3
 8000926:	46bd      	mov	sp, r7
 8000928:	b002      	add	sp, #8
 800092a:	bd80      	pop	{r7, pc}
 800092c:	200000a5 	.word	0x200000a5
 8000930:	200000a4 	.word	0x200000a4

08000934 <_Z9debouncerv>:
 * @return debounced input states in one byte
 * 	b0: HIGH: rotary_a high
 * 	b1: HIGH: rotary_b high
 * 	b2: HIGH: rotary_push high
 */
uint8_t debouncer(void){
 8000934:	b580      	push	{r7, lr}
 8000936:	af00      	add	r7, sp, #0
	static uint8_t debounced_data=0;
	static input_debounce_timer debounce_timer;
	//let's debounce some inputs
	if(HAL_GPIO_ReadPin(rot_a_GPIO_Port, rot_a_Pin)==true){
 8000938:	23a0      	movs	r3, #160	; 0xa0
 800093a:	05db      	lsls	r3, r3, #23
 800093c:	2102      	movs	r1, #2
 800093e:	0018      	movs	r0, r3
 8000940:	f002 fc40 	bl	80031c4 <HAL_GPIO_ReadPin>
 8000944:	0003      	movs	r3, r0
 8000946:	3b01      	subs	r3, #1
 8000948:	425a      	negs	r2, r3
 800094a:	4153      	adcs	r3, r2
 800094c:	b2db      	uxtb	r3, r3
 800094e:	2b00      	cmp	r3, #0
 8000950:	d00a      	beq.n	8000968 <_Z9debouncerv+0x34>
		if(debounce_timer.rotary_a<DEBOUNCE_TIME)
 8000952:	4b50      	ldr	r3, [pc, #320]	; (8000a94 <_Z9debouncerv+0x160>)
 8000954:	781b      	ldrb	r3, [r3, #0]
 8000956:	2b04      	cmp	r3, #4
 8000958:	d810      	bhi.n	800097c <_Z9debouncerv+0x48>
			debounce_timer.rotary_a++;
 800095a:	4b4e      	ldr	r3, [pc, #312]	; (8000a94 <_Z9debouncerv+0x160>)
 800095c:	781b      	ldrb	r3, [r3, #0]
 800095e:	3301      	adds	r3, #1
 8000960:	b2da      	uxtb	r2, r3
 8000962:	4b4c      	ldr	r3, [pc, #304]	; (8000a94 <_Z9debouncerv+0x160>)
 8000964:	701a      	strb	r2, [r3, #0]
 8000966:	e009      	b.n	800097c <_Z9debouncerv+0x48>
	}
	else{
		if(debounce_timer.rotary_a!=0)
 8000968:	4b4a      	ldr	r3, [pc, #296]	; (8000a94 <_Z9debouncerv+0x160>)
 800096a:	781b      	ldrb	r3, [r3, #0]
 800096c:	2b00      	cmp	r3, #0
 800096e:	d005      	beq.n	800097c <_Z9debouncerv+0x48>
			debounce_timer.rotary_a--;
 8000970:	4b48      	ldr	r3, [pc, #288]	; (8000a94 <_Z9debouncerv+0x160>)
 8000972:	781b      	ldrb	r3, [r3, #0]
 8000974:	3b01      	subs	r3, #1
 8000976:	b2da      	uxtb	r2, r3
 8000978:	4b46      	ldr	r3, [pc, #280]	; (8000a94 <_Z9debouncerv+0x160>)
 800097a:	701a      	strb	r2, [r3, #0]
	}
	if(HAL_GPIO_ReadPin(rot_b_GPIO_Port, rot_b_Pin)==true){
 800097c:	23a0      	movs	r3, #160	; 0xa0
 800097e:	05db      	lsls	r3, r3, #23
 8000980:	2101      	movs	r1, #1
 8000982:	0018      	movs	r0, r3
 8000984:	f002 fc1e 	bl	80031c4 <HAL_GPIO_ReadPin>
 8000988:	0003      	movs	r3, r0
 800098a:	3b01      	subs	r3, #1
 800098c:	425a      	negs	r2, r3
 800098e:	4153      	adcs	r3, r2
 8000990:	b2db      	uxtb	r3, r3
 8000992:	2b00      	cmp	r3, #0
 8000994:	d00a      	beq.n	80009ac <_Z9debouncerv+0x78>
		if(debounce_timer.rotary_b<DEBOUNCE_TIME)
 8000996:	4b3f      	ldr	r3, [pc, #252]	; (8000a94 <_Z9debouncerv+0x160>)
 8000998:	785b      	ldrb	r3, [r3, #1]
 800099a:	2b04      	cmp	r3, #4
 800099c:	d810      	bhi.n	80009c0 <_Z9debouncerv+0x8c>
			debounce_timer.rotary_b++;
 800099e:	4b3d      	ldr	r3, [pc, #244]	; (8000a94 <_Z9debouncerv+0x160>)
 80009a0:	785b      	ldrb	r3, [r3, #1]
 80009a2:	3301      	adds	r3, #1
 80009a4:	b2da      	uxtb	r2, r3
 80009a6:	4b3b      	ldr	r3, [pc, #236]	; (8000a94 <_Z9debouncerv+0x160>)
 80009a8:	705a      	strb	r2, [r3, #1]
 80009aa:	e009      	b.n	80009c0 <_Z9debouncerv+0x8c>
	}
	else{
		if(debounce_timer.rotary_b!=0)
 80009ac:	4b39      	ldr	r3, [pc, #228]	; (8000a94 <_Z9debouncerv+0x160>)
 80009ae:	785b      	ldrb	r3, [r3, #1]
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d005      	beq.n	80009c0 <_Z9debouncerv+0x8c>
			debounce_timer.rotary_b--;
 80009b4:	4b37      	ldr	r3, [pc, #220]	; (8000a94 <_Z9debouncerv+0x160>)
 80009b6:	785b      	ldrb	r3, [r3, #1]
 80009b8:	3b01      	subs	r3, #1
 80009ba:	b2da      	uxtb	r2, r3
 80009bc:	4b35      	ldr	r3, [pc, #212]	; (8000a94 <_Z9debouncerv+0x160>)
 80009be:	705a      	strb	r2, [r3, #1]
	}
	if(HAL_GPIO_ReadPin(rot_push_GPIO_Port, rot_push_Pin)==true){
 80009c0:	23a0      	movs	r3, #160	; 0xa0
 80009c2:	05db      	lsls	r3, r3, #23
 80009c4:	2110      	movs	r1, #16
 80009c6:	0018      	movs	r0, r3
 80009c8:	f002 fbfc 	bl	80031c4 <HAL_GPIO_ReadPin>
 80009cc:	0003      	movs	r3, r0
 80009ce:	3b01      	subs	r3, #1
 80009d0:	425a      	negs	r2, r3
 80009d2:	4153      	adcs	r3, r2
 80009d4:	b2db      	uxtb	r3, r3
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d00a      	beq.n	80009f0 <_Z9debouncerv+0xbc>
		if(debounce_timer.rotary_push<DEBOUNCE_TIME)
 80009da:	4b2e      	ldr	r3, [pc, #184]	; (8000a94 <_Z9debouncerv+0x160>)
 80009dc:	789b      	ldrb	r3, [r3, #2]
 80009de:	2b04      	cmp	r3, #4
 80009e0:	d810      	bhi.n	8000a04 <_Z9debouncerv+0xd0>
			debounce_timer.rotary_push++;
 80009e2:	4b2c      	ldr	r3, [pc, #176]	; (8000a94 <_Z9debouncerv+0x160>)
 80009e4:	789b      	ldrb	r3, [r3, #2]
 80009e6:	3301      	adds	r3, #1
 80009e8:	b2da      	uxtb	r2, r3
 80009ea:	4b2a      	ldr	r3, [pc, #168]	; (8000a94 <_Z9debouncerv+0x160>)
 80009ec:	709a      	strb	r2, [r3, #2]
 80009ee:	e009      	b.n	8000a04 <_Z9debouncerv+0xd0>
	}
	else{
		if(debounce_timer.rotary_push!=0)
 80009f0:	4b28      	ldr	r3, [pc, #160]	; (8000a94 <_Z9debouncerv+0x160>)
 80009f2:	789b      	ldrb	r3, [r3, #2]
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d005      	beq.n	8000a04 <_Z9debouncerv+0xd0>
			debounce_timer.rotary_push--;
 80009f8:	4b26      	ldr	r3, [pc, #152]	; (8000a94 <_Z9debouncerv+0x160>)
 80009fa:	789b      	ldrb	r3, [r3, #2]
 80009fc:	3b01      	subs	r3, #1
 80009fe:	b2da      	uxtb	r2, r3
 8000a00:	4b24      	ldr	r3, [pc, #144]	; (8000a94 <_Z9debouncerv+0x160>)
 8000a02:	709a      	strb	r2, [r3, #2]
	}

	//now lets check the inputs
	if(debounce_timer.rotary_a==DEBOUNCE_TIME)
 8000a04:	4b23      	ldr	r3, [pc, #140]	; (8000a94 <_Z9debouncerv+0x160>)
 8000a06:	781b      	ldrb	r3, [r3, #0]
 8000a08:	2b05      	cmp	r3, #5
 8000a0a:	d106      	bne.n	8000a1a <_Z9debouncerv+0xe6>
		debounced_data |= 0x1;
 8000a0c:	4b22      	ldr	r3, [pc, #136]	; (8000a98 <_Z9debouncerv+0x164>)
 8000a0e:	781b      	ldrb	r3, [r3, #0]
 8000a10:	2201      	movs	r2, #1
 8000a12:	4313      	orrs	r3, r2
 8000a14:	b2da      	uxtb	r2, r3
 8000a16:	4b20      	ldr	r3, [pc, #128]	; (8000a98 <_Z9debouncerv+0x164>)
 8000a18:	701a      	strb	r2, [r3, #0]
	if(debounce_timer.rotary_a==0)
 8000a1a:	4b1e      	ldr	r3, [pc, #120]	; (8000a94 <_Z9debouncerv+0x160>)
 8000a1c:	781b      	ldrb	r3, [r3, #0]
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d106      	bne.n	8000a30 <_Z9debouncerv+0xfc>
		debounced_data &= ~0x1;
 8000a22:	4b1d      	ldr	r3, [pc, #116]	; (8000a98 <_Z9debouncerv+0x164>)
 8000a24:	781b      	ldrb	r3, [r3, #0]
 8000a26:	2201      	movs	r2, #1
 8000a28:	4393      	bics	r3, r2
 8000a2a:	b2da      	uxtb	r2, r3
 8000a2c:	4b1a      	ldr	r3, [pc, #104]	; (8000a98 <_Z9debouncerv+0x164>)
 8000a2e:	701a      	strb	r2, [r3, #0]
	if(debounce_timer.rotary_b==DEBOUNCE_TIME)
 8000a30:	4b18      	ldr	r3, [pc, #96]	; (8000a94 <_Z9debouncerv+0x160>)
 8000a32:	785b      	ldrb	r3, [r3, #1]
 8000a34:	2b05      	cmp	r3, #5
 8000a36:	d106      	bne.n	8000a46 <_Z9debouncerv+0x112>
		debounced_data |= 0x2;
 8000a38:	4b17      	ldr	r3, [pc, #92]	; (8000a98 <_Z9debouncerv+0x164>)
 8000a3a:	781b      	ldrb	r3, [r3, #0]
 8000a3c:	2202      	movs	r2, #2
 8000a3e:	4313      	orrs	r3, r2
 8000a40:	b2da      	uxtb	r2, r3
 8000a42:	4b15      	ldr	r3, [pc, #84]	; (8000a98 <_Z9debouncerv+0x164>)
 8000a44:	701a      	strb	r2, [r3, #0]
	if(debounce_timer.rotary_b==0)
 8000a46:	4b13      	ldr	r3, [pc, #76]	; (8000a94 <_Z9debouncerv+0x160>)
 8000a48:	785b      	ldrb	r3, [r3, #1]
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d106      	bne.n	8000a5c <_Z9debouncerv+0x128>
		debounced_data &= ~0x2;
 8000a4e:	4b12      	ldr	r3, [pc, #72]	; (8000a98 <_Z9debouncerv+0x164>)
 8000a50:	781b      	ldrb	r3, [r3, #0]
 8000a52:	2202      	movs	r2, #2
 8000a54:	4393      	bics	r3, r2
 8000a56:	b2da      	uxtb	r2, r3
 8000a58:	4b0f      	ldr	r3, [pc, #60]	; (8000a98 <_Z9debouncerv+0x164>)
 8000a5a:	701a      	strb	r2, [r3, #0]
	if(debounce_timer.rotary_push==DEBOUNCE_TIME)
 8000a5c:	4b0d      	ldr	r3, [pc, #52]	; (8000a94 <_Z9debouncerv+0x160>)
 8000a5e:	789b      	ldrb	r3, [r3, #2]
 8000a60:	2b05      	cmp	r3, #5
 8000a62:	d106      	bne.n	8000a72 <_Z9debouncerv+0x13e>
		debounced_data |= 0x4;
 8000a64:	4b0c      	ldr	r3, [pc, #48]	; (8000a98 <_Z9debouncerv+0x164>)
 8000a66:	781b      	ldrb	r3, [r3, #0]
 8000a68:	2204      	movs	r2, #4
 8000a6a:	4313      	orrs	r3, r2
 8000a6c:	b2da      	uxtb	r2, r3
 8000a6e:	4b0a      	ldr	r3, [pc, #40]	; (8000a98 <_Z9debouncerv+0x164>)
 8000a70:	701a      	strb	r2, [r3, #0]
	if(debounce_timer.rotary_push==0)
 8000a72:	4b08      	ldr	r3, [pc, #32]	; (8000a94 <_Z9debouncerv+0x160>)
 8000a74:	789b      	ldrb	r3, [r3, #2]
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d106      	bne.n	8000a88 <_Z9debouncerv+0x154>
		debounced_data &= ~0x4;
 8000a7a:	4b07      	ldr	r3, [pc, #28]	; (8000a98 <_Z9debouncerv+0x164>)
 8000a7c:	781b      	ldrb	r3, [r3, #0]
 8000a7e:	2204      	movs	r2, #4
 8000a80:	4393      	bics	r3, r2
 8000a82:	b2da      	uxtb	r2, r3
 8000a84:	4b04      	ldr	r3, [pc, #16]	; (8000a98 <_Z9debouncerv+0x164>)
 8000a86:	701a      	strb	r2, [r3, #0]
	return debounced_data;
 8000a88:	4b03      	ldr	r3, [pc, #12]	; (8000a98 <_Z9debouncerv+0x164>)
 8000a8a:	781b      	ldrb	r3, [r3, #0]
}
 8000a8c:	0018      	movs	r0, r3
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bd80      	pop	{r7, pc}
 8000a92:	46c0      	nop			; (mov r8, r8)
 8000a94:	200000a8 	.word	0x200000a8
 8000a98:	200000a6 	.word	0x200000a6

08000a9c <_Z7decoderh>:
 * @param input debounced data - see debouncer() [0b = a; b1 = b]
 * @return information, if decoder turned left, right or not
 *  b0 HIGH: did turn right - CW
 *  b1 HIGH: did turn left - CCW
 */
uint8_t decoder(uint8_t new_state){
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b084      	sub	sp, #16
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	0002      	movs	r2, r0
 8000aa4:	1dfb      	adds	r3, r7, #7
 8000aa6:	701a      	strb	r2, [r3, #0]
	static uint8_t last_state=0;
	uint8_t decoded_data=0;
 8000aa8:	210f      	movs	r1, #15
 8000aaa:	187b      	adds	r3, r7, r1
 8000aac:	2200      	movs	r2, #0
 8000aae:	701a      	strb	r2, [r3, #0]
	if(last_state == 0x00){
 8000ab0:	4b2c      	ldr	r3, [pc, #176]	; (8000b64 <_Z7decoderh+0xc8>)
 8000ab2:	781b      	ldrb	r3, [r3, #0]
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d10e      	bne.n	8000ad6 <_Z7decoderh+0x3a>
		if(new_state==0x01)
 8000ab8:	1dfb      	adds	r3, r7, #7
 8000aba:	781b      	ldrb	r3, [r3, #0]
 8000abc:	2b01      	cmp	r3, #1
 8000abe:	d102      	bne.n	8000ac6 <_Z7decoderh+0x2a>
			decoded_data =DECODER_CW;
 8000ac0:	187b      	adds	r3, r7, r1
 8000ac2:	2201      	movs	r2, #1
 8000ac4:	701a      	strb	r2, [r3, #0]
		if(new_state==0x10)
 8000ac6:	1dfb      	adds	r3, r7, #7
 8000ac8:	781b      	ldrb	r3, [r3, #0]
 8000aca:	2b10      	cmp	r3, #16
 8000acc:	d103      	bne.n	8000ad6 <_Z7decoderh+0x3a>
			decoded_data =DECODER_CCW;
 8000ace:	230f      	movs	r3, #15
 8000ad0:	18fb      	adds	r3, r7, r3
 8000ad2:	2202      	movs	r2, #2
 8000ad4:	701a      	strb	r2, [r3, #0]
	}
	if(last_state == 0x01){
 8000ad6:	4b23      	ldr	r3, [pc, #140]	; (8000b64 <_Z7decoderh+0xc8>)
 8000ad8:	781b      	ldrb	r3, [r3, #0]
 8000ada:	2b01      	cmp	r3, #1
 8000adc:	d10f      	bne.n	8000afe <_Z7decoderh+0x62>
		if(new_state==0x11)
 8000ade:	1dfb      	adds	r3, r7, #7
 8000ae0:	781b      	ldrb	r3, [r3, #0]
 8000ae2:	2b11      	cmp	r3, #17
 8000ae4:	d103      	bne.n	8000aee <_Z7decoderh+0x52>
			decoded_data =DECODER_CW;
 8000ae6:	230f      	movs	r3, #15
 8000ae8:	18fb      	adds	r3, r7, r3
 8000aea:	2201      	movs	r2, #1
 8000aec:	701a      	strb	r2, [r3, #0]
		if(new_state==0x00)
 8000aee:	1dfb      	adds	r3, r7, #7
 8000af0:	781b      	ldrb	r3, [r3, #0]
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d103      	bne.n	8000afe <_Z7decoderh+0x62>
			decoded_data =DECODER_CCW;
 8000af6:	230f      	movs	r3, #15
 8000af8:	18fb      	adds	r3, r7, r3
 8000afa:	2202      	movs	r2, #2
 8000afc:	701a      	strb	r2, [r3, #0]
	}
	if(last_state == 0x11){
 8000afe:	4b19      	ldr	r3, [pc, #100]	; (8000b64 <_Z7decoderh+0xc8>)
 8000b00:	781b      	ldrb	r3, [r3, #0]
 8000b02:	2b11      	cmp	r3, #17
 8000b04:	d10f      	bne.n	8000b26 <_Z7decoderh+0x8a>
		if(new_state==0x10)
 8000b06:	1dfb      	adds	r3, r7, #7
 8000b08:	781b      	ldrb	r3, [r3, #0]
 8000b0a:	2b10      	cmp	r3, #16
 8000b0c:	d103      	bne.n	8000b16 <_Z7decoderh+0x7a>
			decoded_data =DECODER_CW;
 8000b0e:	230f      	movs	r3, #15
 8000b10:	18fb      	adds	r3, r7, r3
 8000b12:	2201      	movs	r2, #1
 8000b14:	701a      	strb	r2, [r3, #0]
		if(new_state==0x01)
 8000b16:	1dfb      	adds	r3, r7, #7
 8000b18:	781b      	ldrb	r3, [r3, #0]
 8000b1a:	2b01      	cmp	r3, #1
 8000b1c:	d103      	bne.n	8000b26 <_Z7decoderh+0x8a>
			decoded_data =DECODER_CCW;
 8000b1e:	230f      	movs	r3, #15
 8000b20:	18fb      	adds	r3, r7, r3
 8000b22:	2202      	movs	r2, #2
 8000b24:	701a      	strb	r2, [r3, #0]
	}
	if(last_state == 0x10){
 8000b26:	4b0f      	ldr	r3, [pc, #60]	; (8000b64 <_Z7decoderh+0xc8>)
 8000b28:	781b      	ldrb	r3, [r3, #0]
 8000b2a:	2b10      	cmp	r3, #16
 8000b2c:	d10f      	bne.n	8000b4e <_Z7decoderh+0xb2>
		if(new_state==0x00)
 8000b2e:	1dfb      	adds	r3, r7, #7
 8000b30:	781b      	ldrb	r3, [r3, #0]
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d103      	bne.n	8000b3e <_Z7decoderh+0xa2>
			decoded_data =DECODER_CW;
 8000b36:	230f      	movs	r3, #15
 8000b38:	18fb      	adds	r3, r7, r3
 8000b3a:	2201      	movs	r2, #1
 8000b3c:	701a      	strb	r2, [r3, #0]
		if(new_state==0x11)
 8000b3e:	1dfb      	adds	r3, r7, #7
 8000b40:	781b      	ldrb	r3, [r3, #0]
 8000b42:	2b11      	cmp	r3, #17
 8000b44:	d103      	bne.n	8000b4e <_Z7decoderh+0xb2>
			decoded_data =DECODER_CCW;
 8000b46:	230f      	movs	r3, #15
 8000b48:	18fb      	adds	r3, r7, r3
 8000b4a:	2202      	movs	r2, #2
 8000b4c:	701a      	strb	r2, [r3, #0]
	}
	last_state = new_state;
 8000b4e:	4b05      	ldr	r3, [pc, #20]	; (8000b64 <_Z7decoderh+0xc8>)
 8000b50:	1dfa      	adds	r2, r7, #7
 8000b52:	7812      	ldrb	r2, [r2, #0]
 8000b54:	701a      	strb	r2, [r3, #0]
	return decoded_data;
 8000b56:	230f      	movs	r3, #15
 8000b58:	18fb      	adds	r3, r7, r3
 8000b5a:	781b      	ldrb	r3, [r3, #0]
}
 8000b5c:	0018      	movs	r0, r3
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	b004      	add	sp, #16
 8000b62:	bd80      	pop	{r7, pc}
 8000b64:	200000ab 	.word	0x200000ab

08000b68 <_Z12push_handlerh>:
 * @param input debounced data - see debouncer()
 * @return wether input was pressed short, long or not at all
 * 	b2 HIGH: push button short pushed and released	>50ms
 * 	b3 HIGH: push button long pushed and NOT released >2000ms
 */
uint8_t push_handler(uint8_t push_button){
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b084      	sub	sp, #16
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	0002      	movs	r2, r0
 8000b70:	1dfb      	adds	r3, r7, #7
 8000b72:	701a      	strb	r2, [r3, #0]
	push_button = push_button >> 2;
 8000b74:	1dfb      	adds	r3, r7, #7
 8000b76:	1dfa      	adds	r2, r7, #7
 8000b78:	7812      	ldrb	r2, [r2, #0]
 8000b7a:	0892      	lsrs	r2, r2, #2
 8000b7c:	701a      	strb	r2, [r3, #0]
	static uint16_t input_hold_timer=0;
	uint8_t push_state=0;
 8000b7e:	230f      	movs	r3, #15
 8000b80:	18fb      	adds	r3, r7, r3
 8000b82:	2200      	movs	r2, #0
 8000b84:	701a      	strb	r2, [r3, #0]

	if(push_button == true && input_hold_timer<=LONG_PUSH_TIME+2){
 8000b86:	1dfb      	adds	r3, r7, #7
 8000b88:	781b      	ldrb	r3, [r3, #0]
 8000b8a:	2b01      	cmp	r3, #1
 8000b8c:	d10a      	bne.n	8000ba4 <_Z12push_handlerh+0x3c>
 8000b8e:	4b18      	ldr	r3, [pc, #96]	; (8000bf0 <_Z12push_handlerh+0x88>)
 8000b90:	881b      	ldrh	r3, [r3, #0]
 8000b92:	4a18      	ldr	r2, [pc, #96]	; (8000bf4 <_Z12push_handlerh+0x8c>)
 8000b94:	4293      	cmp	r3, r2
 8000b96:	d805      	bhi.n	8000ba4 <_Z12push_handlerh+0x3c>
		input_hold_timer++;
 8000b98:	4b15      	ldr	r3, [pc, #84]	; (8000bf0 <_Z12push_handlerh+0x88>)
 8000b9a:	881b      	ldrh	r3, [r3, #0]
 8000b9c:	3301      	adds	r3, #1
 8000b9e:	b29a      	uxth	r2, r3
 8000ba0:	4b13      	ldr	r3, [pc, #76]	; (8000bf0 <_Z12push_handlerh+0x88>)
 8000ba2:	801a      	strh	r2, [r3, #0]
	}

	if(push_button == false){
 8000ba4:	1dfb      	adds	r3, r7, #7
 8000ba6:	781b      	ldrb	r3, [r3, #0]
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d110      	bne.n	8000bce <_Z12push_handlerh+0x66>
		if(input_hold_timer>=SHORT_PUSH_TIME && input_hold_timer<=LONG_PUSH_TIME)
 8000bac:	4b10      	ldr	r3, [pc, #64]	; (8000bf0 <_Z12push_handlerh+0x88>)
 8000bae:	881b      	ldrh	r3, [r3, #0]
 8000bb0:	2b31      	cmp	r3, #49	; 0x31
 8000bb2:	d909      	bls.n	8000bc8 <_Z12push_handlerh+0x60>
 8000bb4:	4b0e      	ldr	r3, [pc, #56]	; (8000bf0 <_Z12push_handlerh+0x88>)
 8000bb6:	881a      	ldrh	r2, [r3, #0]
 8000bb8:	23fa      	movs	r3, #250	; 0xfa
 8000bba:	00db      	lsls	r3, r3, #3
 8000bbc:	429a      	cmp	r2, r3
 8000bbe:	d803      	bhi.n	8000bc8 <_Z12push_handlerh+0x60>
			push_state = SHORT_PUSH;
 8000bc0:	230f      	movs	r3, #15
 8000bc2:	18fb      	adds	r3, r7, r3
 8000bc4:	2204      	movs	r2, #4
 8000bc6:	701a      	strb	r2, [r3, #0]
		input_hold_timer=0;
 8000bc8:	4b09      	ldr	r3, [pc, #36]	; (8000bf0 <_Z12push_handlerh+0x88>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	801a      	strh	r2, [r3, #0]
	}

	if(input_hold_timer==LONG_PUSH_TIME){
 8000bce:	4b08      	ldr	r3, [pc, #32]	; (8000bf0 <_Z12push_handlerh+0x88>)
 8000bd0:	881a      	ldrh	r2, [r3, #0]
 8000bd2:	23fa      	movs	r3, #250	; 0xfa
 8000bd4:	00db      	lsls	r3, r3, #3
 8000bd6:	429a      	cmp	r2, r3
 8000bd8:	d103      	bne.n	8000be2 <_Z12push_handlerh+0x7a>
		push_state = LONG_PUSH;
 8000bda:	230f      	movs	r3, #15
 8000bdc:	18fb      	adds	r3, r7, r3
 8000bde:	2208      	movs	r2, #8
 8000be0:	701a      	strb	r2, [r3, #0]
	}
	return push_state;
 8000be2:	230f      	movs	r3, #15
 8000be4:	18fb      	adds	r3, r7, r3
 8000be6:	781b      	ldrb	r3, [r3, #0]
}
 8000be8:	0018      	movs	r0, r3
 8000bea:	46bd      	mov	sp, r7
 8000bec:	b004      	add	sp, #16
 8000bee:	bd80      	pop	{r7, pc}
 8000bf0:	200000ac 	.word	0x200000ac
 8000bf4:	000007d2 	.word	0x000007d2

08000bf8 <_Z9set_colorhmh>:
 * @brief function to write new color to output queue
 * @param led_number number to which led the color should be applied [0-5]
 * @param hex_code	enter RGB Hex code of color or use predefined values
 * @param brightness choose brightness level between 1 and 100 - brightness cannot turn led off
 */
void set_color(uint8_t led_number, uint32_t hex_code, uint8_t brightness){
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b082      	sub	sp, #8
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6039      	str	r1, [r7, #0]
 8000c00:	0011      	movs	r1, r2
 8000c02:	1dfb      	adds	r3, r7, #7
 8000c04:	1c02      	adds	r2, r0, #0
 8000c06:	701a      	strb	r2, [r3, #0]
 8000c08:	1dbb      	adds	r3, r7, #6
 8000c0a:	1c0a      	adds	r2, r1, #0
 8000c0c:	701a      	strb	r2, [r3, #0]
	brightness_controller = 0;
 8000c0e:	4b3f      	ldr	r3, [pc, #252]	; (8000d0c <_Z9set_colorhmh+0x114>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	701a      	strb	r2, [r3, #0]
	if(led_number>=MAX_LED)
 8000c14:	1dfb      	adds	r3, r7, #7
 8000c16:	781b      	ldrb	r3, [r3, #0]
 8000c18:	2b05      	cmp	r3, #5
 8000c1a:	d902      	bls.n	8000c22 <_Z9set_colorhmh+0x2a>
		led_number=MAX_LED-1;
 8000c1c:	1dfb      	adds	r3, r7, #7
 8000c1e:	2205      	movs	r2, #5
 8000c20:	701a      	strb	r2, [r3, #0]
	led_data[led_number]=0;
 8000c22:	1dfb      	adds	r3, r7, #7
 8000c24:	781a      	ldrb	r2, [r3, #0]
 8000c26:	4b3a      	ldr	r3, [pc, #232]	; (8000d10 <_Z9set_colorhmh+0x118>)
 8000c28:	0092      	lsls	r2, r2, #2
 8000c2a:	2100      	movs	r1, #0
 8000c2c:	50d1      	str	r1, [r2, r3]
	if(brightness>100)
 8000c2e:	1dbb      	adds	r3, r7, #6
 8000c30:	781b      	ldrb	r3, [r3, #0]
 8000c32:	2b64      	cmp	r3, #100	; 0x64
 8000c34:	d902      	bls.n	8000c3c <_Z9set_colorhmh+0x44>
		brightness = 100;
 8000c36:	1dbb      	adds	r3, r7, #6
 8000c38:	2264      	movs	r2, #100	; 0x64
 8000c3a:	701a      	strb	r2, [r3, #0]
	if(brightness<1)
 8000c3c:	1dbb      	adds	r3, r7, #6
 8000c3e:	781b      	ldrb	r3, [r3, #0]
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d102      	bne.n	8000c4a <_Z9set_colorhmh+0x52>
		brightness = 1;
 8000c44:	1dbb      	adds	r3, r7, #6
 8000c46:	2201      	movs	r2, #1
 8000c48:	701a      	strb	r2, [r3, #0]
	//apply brightness to each color segment and reshuffle bits as required by the LED: green-red-blue
	//red
	brightness_controller = (uint16_t)((hex_code&0xff0000) >> 16)*brightness/100;
 8000c4a:	683b      	ldr	r3, [r7, #0]
 8000c4c:	0c1b      	lsrs	r3, r3, #16
 8000c4e:	b29b      	uxth	r3, r3
 8000c50:	001a      	movs	r2, r3
 8000c52:	23ff      	movs	r3, #255	; 0xff
 8000c54:	4013      	ands	r3, r2
 8000c56:	1dba      	adds	r2, r7, #6
 8000c58:	7812      	ldrb	r2, [r2, #0]
 8000c5a:	4353      	muls	r3, r2
 8000c5c:	2164      	movs	r1, #100	; 0x64
 8000c5e:	0018      	movs	r0, r3
 8000c60:	f7ff fadc 	bl	800021c <__divsi3>
 8000c64:	0003      	movs	r3, r0
 8000c66:	b2da      	uxtb	r2, r3
 8000c68:	4b28      	ldr	r3, [pc, #160]	; (8000d0c <_Z9set_colorhmh+0x114>)
 8000c6a:	701a      	strb	r2, [r3, #0]
	led_data[led_number] |= (uint16_t)brightness_controller << 8;
 8000c6c:	1dfb      	adds	r3, r7, #7
 8000c6e:	781a      	ldrb	r2, [r3, #0]
 8000c70:	4b27      	ldr	r3, [pc, #156]	; (8000d10 <_Z9set_colorhmh+0x118>)
 8000c72:	0092      	lsls	r2, r2, #2
 8000c74:	58d3      	ldr	r3, [r2, r3]
 8000c76:	4a25      	ldr	r2, [pc, #148]	; (8000d0c <_Z9set_colorhmh+0x114>)
 8000c78:	7812      	ldrb	r2, [r2, #0]
 8000c7a:	0212      	lsls	r2, r2, #8
 8000c7c:	0011      	movs	r1, r2
 8000c7e:	1dfa      	adds	r2, r7, #7
 8000c80:	7812      	ldrb	r2, [r2, #0]
 8000c82:	4319      	orrs	r1, r3
 8000c84:	4b22      	ldr	r3, [pc, #136]	; (8000d10 <_Z9set_colorhmh+0x118>)
 8000c86:	0092      	lsls	r2, r2, #2
 8000c88:	50d1      	str	r1, [r2, r3]
	//green
	brightness_controller = (uint16_t)((hex_code&0xff00) >> 8)*brightness/100;
 8000c8a:	683b      	ldr	r3, [r7, #0]
 8000c8c:	0a1b      	lsrs	r3, r3, #8
 8000c8e:	b29b      	uxth	r3, r3
 8000c90:	001a      	movs	r2, r3
 8000c92:	23ff      	movs	r3, #255	; 0xff
 8000c94:	4013      	ands	r3, r2
 8000c96:	1dba      	adds	r2, r7, #6
 8000c98:	7812      	ldrb	r2, [r2, #0]
 8000c9a:	4353      	muls	r3, r2
 8000c9c:	2164      	movs	r1, #100	; 0x64
 8000c9e:	0018      	movs	r0, r3
 8000ca0:	f7ff fabc 	bl	800021c <__divsi3>
 8000ca4:	0003      	movs	r3, r0
 8000ca6:	b2da      	uxtb	r2, r3
 8000ca8:	4b18      	ldr	r3, [pc, #96]	; (8000d0c <_Z9set_colorhmh+0x114>)
 8000caa:	701a      	strb	r2, [r3, #0]
	led_data[led_number] |= (uint32_t)brightness_controller << 16;
 8000cac:	1dfb      	adds	r3, r7, #7
 8000cae:	781a      	ldrb	r2, [r3, #0]
 8000cb0:	4b17      	ldr	r3, [pc, #92]	; (8000d10 <_Z9set_colorhmh+0x118>)
 8000cb2:	0092      	lsls	r2, r2, #2
 8000cb4:	58d1      	ldr	r1, [r2, r3]
 8000cb6:	4b15      	ldr	r3, [pc, #84]	; (8000d0c <_Z9set_colorhmh+0x114>)
 8000cb8:	781b      	ldrb	r3, [r3, #0]
 8000cba:	041b      	lsls	r3, r3, #16
 8000cbc:	1dfa      	adds	r2, r7, #7
 8000cbe:	7812      	ldrb	r2, [r2, #0]
 8000cc0:	4319      	orrs	r1, r3
 8000cc2:	4b13      	ldr	r3, [pc, #76]	; (8000d10 <_Z9set_colorhmh+0x118>)
 8000cc4:	0092      	lsls	r2, r2, #2
 8000cc6:	50d1      	str	r1, [r2, r3]
	//blue
	brightness_controller = (uint16_t)(hex_code&0xff)*brightness/100;
 8000cc8:	683b      	ldr	r3, [r7, #0]
 8000cca:	b29b      	uxth	r3, r3
 8000ccc:	001a      	movs	r2, r3
 8000cce:	23ff      	movs	r3, #255	; 0xff
 8000cd0:	4013      	ands	r3, r2
 8000cd2:	1dba      	adds	r2, r7, #6
 8000cd4:	7812      	ldrb	r2, [r2, #0]
 8000cd6:	4353      	muls	r3, r2
 8000cd8:	2164      	movs	r1, #100	; 0x64
 8000cda:	0018      	movs	r0, r3
 8000cdc:	f7ff fa9e 	bl	800021c <__divsi3>
 8000ce0:	0003      	movs	r3, r0
 8000ce2:	b2da      	uxtb	r2, r3
 8000ce4:	4b09      	ldr	r3, [pc, #36]	; (8000d0c <_Z9set_colorhmh+0x114>)
 8000ce6:	701a      	strb	r2, [r3, #0]
	led_data[led_number] |= brightness_controller;
 8000ce8:	1dfb      	adds	r3, r7, #7
 8000cea:	781a      	ldrb	r2, [r3, #0]
 8000cec:	4b08      	ldr	r3, [pc, #32]	; (8000d10 <_Z9set_colorhmh+0x118>)
 8000cee:	0092      	lsls	r2, r2, #2
 8000cf0:	58d3      	ldr	r3, [r2, r3]
 8000cf2:	4a06      	ldr	r2, [pc, #24]	; (8000d0c <_Z9set_colorhmh+0x114>)
 8000cf4:	7812      	ldrb	r2, [r2, #0]
 8000cf6:	0011      	movs	r1, r2
 8000cf8:	1dfa      	adds	r2, r7, #7
 8000cfa:	7812      	ldrb	r2, [r2, #0]
 8000cfc:	4319      	orrs	r1, r3
 8000cfe:	4b04      	ldr	r3, [pc, #16]	; (8000d10 <_Z9set_colorhmh+0x118>)
 8000d00:	0092      	lsls	r2, r2, #2
 8000d02:	50d1      	str	r1, [r2, r3]
}
 8000d04:	46c0      	nop			; (mov r8, r8)
 8000d06:	46bd      	mov	sp, r7
 8000d08:	b002      	add	sp, #8
 8000d0a:	bd80      	pop	{r7, pc}
 8000d0c:	200000ae 	.word	0x200000ae
 8000d10:	200000b4 	.word	0x200000b4

08000d14 <_Z9send_datab>:
/*
 * @brief: calling this command will prepare the data and perform a dma request to output the Data
 * also used to turn led on or off
 * @param state true: actual data is send to led; false: 0 is send to turn LED off
 */
void send_data(bool state){
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b084      	sub	sp, #16
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	0002      	movs	r2, r0
 8000d1c:	1dfb      	adds	r3, r7, #7
 8000d1e:	701a      	strb	r2, [r3, #0]
//T0L = 580ns~1us
//T1L = 220ns~420ns
//RES = >280us
// 1 period = 40 cycles = 1,25us = 800kHz

	index = 0;
 8000d20:	4b3f      	ldr	r3, [pc, #252]	; (8000e20 <_Z9send_datab+0x10c>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	801a      	strh	r2, [r3, #0]
	for(uint8_t i=0;i<MAX_LED;i++){
 8000d26:	230f      	movs	r3, #15
 8000d28:	18fb      	adds	r3, r7, r3
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	701a      	strb	r2, [r3, #0]
 8000d2e:	230f      	movs	r3, #15
 8000d30:	18fb      	adds	r3, r7, r3
 8000d32:	781b      	ldrb	r3, [r3, #0]
 8000d34:	2b05      	cmp	r3, #5
 8000d36:	d846      	bhi.n	8000dc6 <_Z9send_datab+0xb2>
		for(uint8_t j = NUM_BITS;j>0; j--){
 8000d38:	230e      	movs	r3, #14
 8000d3a:	18fb      	adds	r3, r7, r3
 8000d3c:	2218      	movs	r2, #24
 8000d3e:	701a      	strb	r2, [r3, #0]
 8000d40:	230e      	movs	r3, #14
 8000d42:	18fb      	adds	r3, r7, r3
 8000d44:	781b      	ldrb	r3, [r3, #0]
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d036      	beq.n	8000db8 <_Z9send_datab+0xa4>
			if(state == false){
 8000d4a:	1dfb      	adds	r3, r7, #7
 8000d4c:	781b      	ldrb	r3, [r3, #0]
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d107      	bne.n	8000d62 <_Z9send_datab+0x4e>
				pwm_data[index] = LOW_CLOCKS;
 8000d52:	4b33      	ldr	r3, [pc, #204]	; (8000e20 <_Z9send_datab+0x10c>)
 8000d54:	881b      	ldrh	r3, [r3, #0]
 8000d56:	001a      	movs	r2, r3
 8000d58:	4b32      	ldr	r3, [pc, #200]	; (8000e24 <_Z9send_datab+0x110>)
 8000d5a:	0052      	lsls	r2, r2, #1
 8000d5c:	210f      	movs	r1, #15
 8000d5e:	52d1      	strh	r1, [r2, r3]
 8000d60:	e01d      	b.n	8000d9e <_Z9send_datab+0x8a>
			}
			else{
				if(led_data[i]&(1<<(j-1)))
 8000d62:	230f      	movs	r3, #15
 8000d64:	18fb      	adds	r3, r7, r3
 8000d66:	781a      	ldrb	r2, [r3, #0]
 8000d68:	4b2f      	ldr	r3, [pc, #188]	; (8000e28 <_Z9send_datab+0x114>)
 8000d6a:	0092      	lsls	r2, r2, #2
 8000d6c:	58d3      	ldr	r3, [r2, r3]
 8000d6e:	220e      	movs	r2, #14
 8000d70:	18ba      	adds	r2, r7, r2
 8000d72:	7812      	ldrb	r2, [r2, #0]
 8000d74:	3a01      	subs	r2, #1
 8000d76:	2101      	movs	r1, #1
 8000d78:	4091      	lsls	r1, r2
 8000d7a:	000a      	movs	r2, r1
 8000d7c:	4013      	ands	r3, r2
 8000d7e:	d007      	beq.n	8000d90 <_Z9send_datab+0x7c>
					pwm_data[index] = HIGH_CLOCKS;	//one period = 40 --> High bit = 70%
 8000d80:	4b27      	ldr	r3, [pc, #156]	; (8000e20 <_Z9send_datab+0x10c>)
 8000d82:	881b      	ldrh	r3, [r3, #0]
 8000d84:	001a      	movs	r2, r3
 8000d86:	4b27      	ldr	r3, [pc, #156]	; (8000e24 <_Z9send_datab+0x110>)
 8000d88:	0052      	lsls	r2, r2, #1
 8000d8a:	2119      	movs	r1, #25
 8000d8c:	52d1      	strh	r1, [r2, r3]
 8000d8e:	e006      	b.n	8000d9e <_Z9send_datab+0x8a>
				else
					pwm_data[index] = LOW_CLOCKS;	//one period = 40 --> High bit = 30%
 8000d90:	4b23      	ldr	r3, [pc, #140]	; (8000e20 <_Z9send_datab+0x10c>)
 8000d92:	881b      	ldrh	r3, [r3, #0]
 8000d94:	001a      	movs	r2, r3
 8000d96:	4b23      	ldr	r3, [pc, #140]	; (8000e24 <_Z9send_datab+0x110>)
 8000d98:	0052      	lsls	r2, r2, #1
 8000d9a:	210f      	movs	r1, #15
 8000d9c:	52d1      	strh	r1, [r2, r3]
			}
			index++;
 8000d9e:	4b20      	ldr	r3, [pc, #128]	; (8000e20 <_Z9send_datab+0x10c>)
 8000da0:	881b      	ldrh	r3, [r3, #0]
 8000da2:	3301      	adds	r3, #1
 8000da4:	b29a      	uxth	r2, r3
 8000da6:	4b1e      	ldr	r3, [pc, #120]	; (8000e20 <_Z9send_datab+0x10c>)
 8000da8:	801a      	strh	r2, [r3, #0]
		for(uint8_t j = NUM_BITS;j>0; j--){
 8000daa:	210e      	movs	r1, #14
 8000dac:	187b      	adds	r3, r7, r1
 8000dae:	781a      	ldrb	r2, [r3, #0]
 8000db0:	187b      	adds	r3, r7, r1
 8000db2:	3a01      	subs	r2, #1
 8000db4:	701a      	strb	r2, [r3, #0]
 8000db6:	e7c3      	b.n	8000d40 <_Z9send_datab+0x2c>
	for(uint8_t i=0;i<MAX_LED;i++){
 8000db8:	210f      	movs	r1, #15
 8000dba:	187b      	adds	r3, r7, r1
 8000dbc:	781a      	ldrb	r2, [r3, #0]
 8000dbe:	187b      	adds	r3, r7, r1
 8000dc0:	3201      	adds	r2, #1
 8000dc2:	701a      	strb	r2, [r3, #0]
 8000dc4:	e7b3      	b.n	8000d2e <_Z9send_datab+0x1a>
		}
	}
	for(uint8_t i = 0; i<LED_RESET; i++){
 8000dc6:	230d      	movs	r3, #13
 8000dc8:	18fb      	adds	r3, r7, r3
 8000dca:	2200      	movs	r2, #0
 8000dcc:	701a      	strb	r2, [r3, #0]
 8000dce:	200d      	movs	r0, #13
 8000dd0:	183b      	adds	r3, r7, r0
 8000dd2:	781b      	ldrb	r3, [r3, #0]
 8000dd4:	2b31      	cmp	r3, #49	; 0x31
 8000dd6:	d812      	bhi.n	8000dfe <_Z9send_datab+0xea>
		pwm_data[index]=0;
 8000dd8:	4b11      	ldr	r3, [pc, #68]	; (8000e20 <_Z9send_datab+0x10c>)
 8000dda:	881b      	ldrh	r3, [r3, #0]
 8000ddc:	001a      	movs	r2, r3
 8000dde:	4b11      	ldr	r3, [pc, #68]	; (8000e24 <_Z9send_datab+0x110>)
 8000de0:	0052      	lsls	r2, r2, #1
 8000de2:	2100      	movs	r1, #0
 8000de4:	52d1      	strh	r1, [r2, r3]
		index++;
 8000de6:	4b0e      	ldr	r3, [pc, #56]	; (8000e20 <_Z9send_datab+0x10c>)
 8000de8:	881b      	ldrh	r3, [r3, #0]
 8000dea:	3301      	adds	r3, #1
 8000dec:	b29a      	uxth	r2, r3
 8000dee:	4b0c      	ldr	r3, [pc, #48]	; (8000e20 <_Z9send_datab+0x10c>)
 8000df0:	801a      	strh	r2, [r3, #0]
	for(uint8_t i = 0; i<LED_RESET; i++){
 8000df2:	183b      	adds	r3, r7, r0
 8000df4:	781a      	ldrb	r2, [r3, #0]
 8000df6:	183b      	adds	r3, r7, r0
 8000df8:	3201      	adds	r2, #1
 8000dfa:	701a      	strb	r2, [r3, #0]
 8000dfc:	e7e7      	b.n	8000dce <_Z9send_datab+0xba>
	}
	if(dma_running==false){
 8000dfe:	4b0b      	ldr	r3, [pc, #44]	; (8000e2c <_Z9send_datab+0x118>)
 8000e00:	781b      	ldrb	r3, [r3, #0]
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d108      	bne.n	8000e18 <_Z9send_datab+0x104>
		HAL_TIM_PWM_Start_DMA(&htim2, TIM_CHANNEL_3, (uint32_t*)pwm_data, (MAX_LED*NUM_BITS)+LED_RESET);
 8000e06:	4a07      	ldr	r2, [pc, #28]	; (8000e24 <_Z9send_datab+0x110>)
 8000e08:	4809      	ldr	r0, [pc, #36]	; (8000e30 <_Z9send_datab+0x11c>)
 8000e0a:	23c2      	movs	r3, #194	; 0xc2
 8000e0c:	2108      	movs	r1, #8
 8000e0e:	f004 faf9 	bl	8005404 <HAL_TIM_PWM_Start_DMA>
		dma_running=true;
 8000e12:	4b06      	ldr	r3, [pc, #24]	; (8000e2c <_Z9send_datab+0x118>)
 8000e14:	2201      	movs	r2, #1
 8000e16:	701a      	strb	r2, [r3, #0]
	}
}
 8000e18:	46c0      	nop			; (mov r8, r8)
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	b004      	add	sp, #16
 8000e1e:	bd80      	pop	{r7, pc}
 8000e20:	200000b0 	.word	0x200000b0
 8000e24:	200000cc 	.word	0x200000cc
 8000e28:	200000b4 	.word	0x200000b4
 8000e2c:	20000250 	.word	0x20000250
 8000e30:	200002e0 	.word	0x200002e0

08000e34 <HAL_TIM_PWM_PulseFinishedCallback>:

/*
 * @brief: callback function when transfer is finished to stop the DMA
 */
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim){
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b082      	sub	sp, #8
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Stop_DMA(&htim2, TIM_CHANNEL_3);
 8000e3c:	4b05      	ldr	r3, [pc, #20]	; (8000e54 <HAL_TIM_PWM_PulseFinishedCallback+0x20>)
 8000e3e:	2108      	movs	r1, #8
 8000e40:	0018      	movs	r0, r3
 8000e42:	f004 fc69 	bl	8005718 <HAL_TIM_PWM_Stop_DMA>
	dma_running=false;
 8000e46:	4b04      	ldr	r3, [pc, #16]	; (8000e58 <HAL_TIM_PWM_PulseFinishedCallback+0x24>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	701a      	strb	r2, [r3, #0]
}
 8000e4c:	46c0      	nop			; (mov r8, r8)
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	b002      	add	sp, #8
 8000e52:	bd80      	pop	{r7, pc}
 8000e54:	200002e0 	.word	0x200002e0
 8000e58:	20000250 	.word	0x20000250

08000e5c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e60:	f001 fcf2 	bl	8002848 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e64:	f000 f840 	bl	8000ee8 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e68:	f7ff fc26 	bl	80006b8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000e6c:	f7ff fc06 	bl	800067c <MX_DMA_Init>
  MX_I2C1_Init();
 8000e70:	f7ff fc90 	bl	8000794 <MX_I2C1_Init>
  MX_TIM2_Init();
 8000e74:	f001 f82c 	bl	8001ed0 <MX_TIM2_Init>
  MX_TIM21_Init();
 8000e78:	f001 f8a8 	bl	8001fcc <MX_TIM21_Init>
  MX_SPI1_Init();
 8000e7c:	f000 ff60 	bl	8001d40 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  // start hardware timer for 1ms timer
  HAL_TIM_OC_Start_IT(&htim21, TIM_CHANNEL_1);
 8000e80:	4b16      	ldr	r3, [pc, #88]	; (8000edc <main+0x80>)
 8000e82:	2100      	movs	r1, #0
 8000e84:	0018      	movs	r0, r3
 8000e86:	f004 f9a3 	bl	80051d0 <HAL_TIM_OC_Start_IT>

  // check the size of the board
  board_size = 4;
 8000e8a:	4b15      	ldr	r3, [pc, #84]	; (8000ee0 <main+0x84>)
 8000e8c:	2204      	movs	r2, #4
 8000e8e:	701a      	strb	r2, [r3, #0]
  if(HAL_GPIO_ReadPin(sens_size_GPIO_Port, sens_size_Pin)==true){
 8000e90:	23a0      	movs	r3, #160	; 0xa0
 8000e92:	05db      	lsls	r3, r3, #23
 8000e94:	2108      	movs	r1, #8
 8000e96:	0018      	movs	r0, r3
 8000e98:	f002 f994 	bl	80031c4 <HAL_GPIO_ReadPin>
 8000e9c:	0003      	movs	r3, r0
 8000e9e:	3b01      	subs	r3, #1
 8000ea0:	425a      	negs	r2, r3
 8000ea2:	4153      	adcs	r3, r2
 8000ea4:	b2db      	uxtb	r3, r3
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d002      	beq.n	8000eb0 <main+0x54>
	  board_size = 6;
 8000eaa:	4b0d      	ldr	r3, [pc, #52]	; (8000ee0 <main+0x84>)
 8000eac:	2206      	movs	r2, #6
 8000eae:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN WHILE */

  while (1)
  {
    /* USER CODE END WHILE */
	  if(timeout(main_timer)){
 8000eb0:	4b0c      	ldr	r3, [pc, #48]	; (8000ee4 <main+0x88>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	0018      	movs	r0, r3
 8000eb6:	f000 f8b3 	bl	8001020 <timeout>
 8000eba:	1e03      	subs	r3, r0, #0
 8000ebc:	d0f8      	beq.n	8000eb0 <main+0x54>
		  main_timer = start_timer_ms(MAIN_TIMER);
 8000ebe:	2001      	movs	r0, #1
 8000ec0:	f000 f89e 	bl	8001000 <start_timer_ms>
 8000ec4:	0002      	movs	r2, r0
 8000ec6:	4b07      	ldr	r3, [pc, #28]	; (8000ee4 <main+0x88>)
 8000ec8:	601a      	str	r2, [r3, #0]
		  run_time_handler();
 8000eca:	f001 f99b 	bl	8002204 <_Z16run_time_handlerv>

		  run_output_mixer(run_input_handler());
 8000ece:	f7ff fce5 	bl	800089c <_Z17run_input_handlerv>
 8000ed2:	0003      	movs	r3, r0
 8000ed4:	0018      	movs	r0, r3
 8000ed6:	f000 fa31 	bl	800133c <_Z16run_output_mixerh>
	  if(timeout(main_timer)){
 8000eda:	e7e9      	b.n	8000eb0 <main+0x54>
 8000edc:	20000320 	.word	0x20000320
 8000ee0:	2000025c 	.word	0x2000025c
 8000ee4:	20000254 	.word	0x20000254

08000ee8 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ee8:	b590      	push	{r4, r7, lr}
 8000eea:	b099      	sub	sp, #100	; 0x64
 8000eec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000eee:	242c      	movs	r4, #44	; 0x2c
 8000ef0:	193b      	adds	r3, r7, r4
 8000ef2:	0018      	movs	r0, r3
 8000ef4:	2334      	movs	r3, #52	; 0x34
 8000ef6:	001a      	movs	r2, r3
 8000ef8:	2100      	movs	r1, #0
 8000efa:	f005 fb1d 	bl	8006538 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000efe:	2318      	movs	r3, #24
 8000f00:	18fb      	adds	r3, r7, r3
 8000f02:	0018      	movs	r0, r3
 8000f04:	2314      	movs	r3, #20
 8000f06:	001a      	movs	r2, r3
 8000f08:	2100      	movs	r1, #0
 8000f0a:	f005 fb15 	bl	8006538 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f0e:	003b      	movs	r3, r7
 8000f10:	0018      	movs	r0, r3
 8000f12:	2318      	movs	r3, #24
 8000f14:	001a      	movs	r2, r3
 8000f16:	2100      	movs	r1, #0
 8000f18:	f005 fb0e 	bl	8006538 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f1c:	4b30      	ldr	r3, [pc, #192]	; (8000fe0 <_Z18SystemClock_Configv+0xf8>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	4a30      	ldr	r2, [pc, #192]	; (8000fe4 <_Z18SystemClock_Configv+0xfc>)
 8000f22:	401a      	ands	r2, r3
 8000f24:	4b2e      	ldr	r3, [pc, #184]	; (8000fe0 <_Z18SystemClock_Configv+0xf8>)
 8000f26:	2180      	movs	r1, #128	; 0x80
 8000f28:	0109      	lsls	r1, r1, #4
 8000f2a:	430a      	orrs	r2, r1
 8000f2c:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f2e:	0021      	movs	r1, r4
 8000f30:	187b      	adds	r3, r7, r1
 8000f32:	2202      	movs	r2, #2
 8000f34:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f36:	187b      	adds	r3, r7, r1
 8000f38:	2201      	movs	r2, #1
 8000f3a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f3c:	187b      	adds	r3, r7, r1
 8000f3e:	2210      	movs	r2, #16
 8000f40:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f42:	187b      	adds	r3, r7, r1
 8000f44:	2202      	movs	r2, #2
 8000f46:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f48:	187b      	adds	r3, r7, r1
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 8000f4e:	187b      	adds	r3, r7, r1
 8000f50:	2280      	movs	r2, #128	; 0x80
 8000f52:	02d2      	lsls	r2, r2, #11
 8000f54:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8000f56:	187b      	adds	r3, r7, r1
 8000f58:	2280      	movs	r2, #128	; 0x80
 8000f5a:	03d2      	lsls	r2, r2, #15
 8000f5c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f5e:	187b      	adds	r3, r7, r1
 8000f60:	0018      	movs	r0, r3
 8000f62:	f002 ff5d 	bl	8003e20 <HAL_RCC_OscConfig>
 8000f66:	0003      	movs	r3, r0
 8000f68:	1e5a      	subs	r2, r3, #1
 8000f6a:	4193      	sbcs	r3, r2
 8000f6c:	b2db      	uxtb	r3, r3
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d001      	beq.n	8000f76 <_Z18SystemClock_Configv+0x8e>
  {
    Error_Handler();
 8000f72:	f000 f867 	bl	8001044 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f76:	2118      	movs	r1, #24
 8000f78:	187b      	adds	r3, r7, r1
 8000f7a:	220f      	movs	r2, #15
 8000f7c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f7e:	187b      	adds	r3, r7, r1
 8000f80:	2203      	movs	r2, #3
 8000f82:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f84:	187b      	adds	r3, r7, r1
 8000f86:	2200      	movs	r2, #0
 8000f88:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f8a:	187b      	adds	r3, r7, r1
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000f90:	187b      	adds	r3, r7, r1
 8000f92:	2280      	movs	r2, #128	; 0x80
 8000f94:	00d2      	lsls	r2, r2, #3
 8000f96:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000f98:	187b      	adds	r3, r7, r1
 8000f9a:	2101      	movs	r1, #1
 8000f9c:	0018      	movs	r0, r3
 8000f9e:	f003 fabb 	bl	8004518 <HAL_RCC_ClockConfig>
 8000fa2:	0003      	movs	r3, r0
 8000fa4:	1e5a      	subs	r2, r3, #1
 8000fa6:	4193      	sbcs	r3, r2
 8000fa8:	b2db      	uxtb	r3, r3
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d001      	beq.n	8000fb2 <_Z18SystemClock_Configv+0xca>
  {
    Error_Handler();
 8000fae:	f000 f849 	bl	8001044 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000fb2:	003b      	movs	r3, r7
 8000fb4:	2208      	movs	r2, #8
 8000fb6:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000fb8:	003b      	movs	r3, r7
 8000fba:	2200      	movs	r2, #0
 8000fbc:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000fbe:	003b      	movs	r3, r7
 8000fc0:	0018      	movs	r0, r3
 8000fc2:	f003 fc97 	bl	80048f4 <HAL_RCCEx_PeriphCLKConfig>
 8000fc6:	0003      	movs	r3, r0
 8000fc8:	1e5a      	subs	r2, r3, #1
 8000fca:	4193      	sbcs	r3, r2
 8000fcc:	b2db      	uxtb	r3, r3
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d001      	beq.n	8000fd6 <_Z18SystemClock_Configv+0xee>
  {
    Error_Handler();
 8000fd2:	f000 f837 	bl	8001044 <Error_Handler>
  }
}
 8000fd6:	46c0      	nop			; (mov r8, r8)
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	b019      	add	sp, #100	; 0x64
 8000fdc:	bd90      	pop	{r4, r7, pc}
 8000fde:	46c0      	nop			; (mov r8, r8)
 8000fe0:	40007000 	.word	0x40007000
 8000fe4:	ffffe7ff 	.word	0xffffe7ff

08000fe8 <counter_update_it>:

//variables for runtime functions
/**
 * @brief: funcitons updates counter for 1ms time base - triggered by timer hardware module
 */
void counter_update_it(){
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	af00      	add	r7, sp, #0
	sys_counter++;
 8000fec:	4b03      	ldr	r3, [pc, #12]	; (8000ffc <counter_update_it+0x14>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	1c5a      	adds	r2, r3, #1
 8000ff2:	4b02      	ldr	r3, [pc, #8]	; (8000ffc <counter_update_it+0x14>)
 8000ff4:	601a      	str	r2, [r3, #0]
}
 8000ff6:	46c0      	nop			; (mov r8, r8)
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	20000258 	.word	0x20000258

08001000 <start_timer_ms>:
 * @brief function to calculate end-time of timer event
 * @param ms: amount of time, the timer should run
 * @return systemtick value, at which the timer run out
 * @usage: call function and insert return value into timeout() function, to check if timeout occured
 */
uint32_t start_timer_ms(uint32_t new_timer_value){
 8001000:	b580      	push	{r7, lr}
 8001002:	b082      	sub	sp, #8
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
	return new_timer_value += sys_counter;
 8001008:	4b04      	ldr	r3, [pc, #16]	; (800101c <start_timer_ms+0x1c>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	687a      	ldr	r2, [r7, #4]
 800100e:	18d3      	adds	r3, r2, r3
 8001010:	607b      	str	r3, [r7, #4]
 8001012:	687b      	ldr	r3, [r7, #4]
}
 8001014:	0018      	movs	r0, r3
 8001016:	46bd      	mov	sp, r7
 8001018:	b002      	add	sp, #8
 800101a:	bd80      	pop	{r7, pc}
 800101c:	20000258 	.word	0x20000258

08001020 <timeout>:
/**
 * @brief checks if the timer set by start_timer_ms for a given class is expired
 * @return if present tick counter is higher then timer value set by start_timer_ms
 * the timer is expired and the function returns true
 */
bool timeout(uint32_t end_time){
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
	if(end_time>sys_counter)
 8001028:	4b05      	ldr	r3, [pc, #20]	; (8001040 <timeout+0x20>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	687a      	ldr	r2, [r7, #4]
 800102e:	429a      	cmp	r2, r3
 8001030:	d901      	bls.n	8001036 <timeout+0x16>
		return false;
 8001032:	2300      	movs	r3, #0
 8001034:	e000      	b.n	8001038 <timeout+0x18>
	else
		return true;
 8001036:	2301      	movs	r3, #1
}
 8001038:	0018      	movs	r0, r3
 800103a:	46bd      	mov	sp, r7
 800103c:	b002      	add	sp, #8
 800103e:	bd80      	pop	{r7, pc}
 8001040:	20000258 	.word	0x20000258

08001044 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001048:	b672      	cpsid	i
}
 800104a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800104c:	e7fe      	b.n	800104c <Error_Handler+0x8>
	...

08001050 <_Z9spi_writev>:
//////////////// SPI-Subroutine ////////////////
//MSB first
/*
 * @brief: function to handle write commands via SPI - calls HAL
 */
void spi_write(void){
 8001050:	b580      	push	{r7, lr}
 8001052:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(sr_shift_output_GPIO_Port, sr_shift_output_Pin, GPIO_PIN_RESET);
 8001054:	23a0      	movs	r3, #160	; 0xa0
 8001056:	05db      	lsls	r3, r3, #23
 8001058:	2200      	movs	r2, #0
 800105a:	2140      	movs	r1, #64	; 0x40
 800105c:	0018      	movs	r0, r3
 800105e:	f002 f8ce 	bl	80031fe <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, spi_data, 4, 100);
 8001062:	4908      	ldr	r1, [pc, #32]	; (8001084 <_Z9spi_writev+0x34>)
 8001064:	4808      	ldr	r0, [pc, #32]	; (8001088 <_Z9spi_writev+0x38>)
 8001066:	2364      	movs	r3, #100	; 0x64
 8001068:	2204      	movs	r2, #4
 800106a:	f003 fdf8 	bl	8004c5e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(sr_shift_output_GPIO_Port, sr_shift_output_Pin, GPIO_PIN_SET);
 800106e:	23a0      	movs	r3, #160	; 0xa0
 8001070:	05db      	lsls	r3, r3, #23
 8001072:	2201      	movs	r2, #1
 8001074:	2140      	movs	r1, #64	; 0x40
 8001076:	0018      	movs	r0, r3
 8001078:	f002 f8c1 	bl	80031fe <HAL_GPIO_WritePin>
}
 800107c:	46c0      	nop			; (mov r8, r8)
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
 8001082:	46c0      	nop			; (mov r8, r8)
 8001084:	20000264 	.word	0x20000264
 8001088:	20000288 	.word	0x20000288

0800108c <_Z10set_numberhh>:
 * @brief writes a value to the register of the specified number
 * @param tube_number is the selected tube. 0 is the left tube, 5 the most right one (if 6 tubes are installed)
 * @param value is the value to be displayed - values other than 0 to 9 will turn the tube off
 * @note: values are stored in their variables so that they can easily be copied into the spi_data
 */
void set_number(uint8_t tube_number, uint8_t value){
 800108c:	b580      	push	{r7, lr}
 800108e:	b084      	sub	sp, #16
 8001090:	af00      	add	r7, sp, #0
 8001092:	0002      	movs	r2, r0
 8001094:	1dfb      	adds	r3, r7, #7
 8001096:	701a      	strb	r2, [r3, #0]
 8001098:	1dbb      	adds	r3, r7, #6
 800109a:	1c0a      	adds	r2, r1, #0
 800109c:	701a      	strb	r2, [r3, #0]
	uint8_t temp = 0;
 800109e:	230f      	movs	r3, #15
 80010a0:	18fb      	adds	r3, r7, r3
 80010a2:	2200      	movs	r2, #0
 80010a4:	701a      	strb	r2, [r3, #0]

	if(value>0xf)
 80010a6:	1dbb      	adds	r3, r7, #6
 80010a8:	781b      	ldrb	r3, [r3, #0]
 80010aa:	2b0f      	cmp	r3, #15
 80010ac:	d902      	bls.n	80010b4 <_Z10set_numberhh+0x28>
		value=0xf;
 80010ae:	1dbb      	adds	r3, r7, #6
 80010b0:	220f      	movs	r2, #15
 80010b2:	701a      	strb	r2, [r3, #0]

	if(tube_number%2 == 1)
 80010b4:	1dfb      	adds	r3, r7, #7
 80010b6:	781b      	ldrb	r3, [r3, #0]
 80010b8:	2201      	movs	r2, #1
 80010ba:	4013      	ands	r3, r2
 80010bc:	d004      	beq.n	80010c8 <_Z10set_numberhh+0x3c>
		value = value << 4;
 80010be:	1dbb      	adds	r3, r7, #6
 80010c0:	1dba      	adds	r2, r7, #6
 80010c2:	7812      	ldrb	r2, [r2, #0]
 80010c4:	0112      	lsls	r2, r2, #4
 80010c6:	701a      	strb	r2, [r3, #0]

	//spi_data [0] = seconds; [2] = minutes; [3] = hours

	switch(tube_number){
 80010c8:	1dfb      	adds	r3, r7, #7
 80010ca:	781b      	ldrb	r3, [r3, #0]
 80010cc:	2b05      	cmp	r3, #5
 80010ce:	d86a      	bhi.n	80011a6 <_Z10set_numberhh+0x11a>
 80010d0:	009a      	lsls	r2, r3, #2
 80010d2:	4b37      	ldr	r3, [pc, #220]	; (80011b0 <_Z10set_numberhh+0x124>)
 80010d4:	18d3      	adds	r3, r2, r3
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	469f      	mov	pc, r3
		case 0: temp = spi_data[3]; spi_data[3] = (temp & 0xf0) | value; break;
 80010da:	210f      	movs	r1, #15
 80010dc:	187b      	adds	r3, r7, r1
 80010de:	4a35      	ldr	r2, [pc, #212]	; (80011b4 <_Z10set_numberhh+0x128>)
 80010e0:	78d2      	ldrb	r2, [r2, #3]
 80010e2:	701a      	strb	r2, [r3, #0]
 80010e4:	187b      	adds	r3, r7, r1
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	220f      	movs	r2, #15
 80010ea:	4393      	bics	r3, r2
 80010ec:	b2da      	uxtb	r2, r3
 80010ee:	1dbb      	adds	r3, r7, #6
 80010f0:	781b      	ldrb	r3, [r3, #0]
 80010f2:	4313      	orrs	r3, r2
 80010f4:	b2da      	uxtb	r2, r3
 80010f6:	4b2f      	ldr	r3, [pc, #188]	; (80011b4 <_Z10set_numberhh+0x128>)
 80010f8:	70da      	strb	r2, [r3, #3]
 80010fa:	e055      	b.n	80011a8 <_Z10set_numberhh+0x11c>
		case 1: temp = spi_data[3]; spi_data[3] = (temp & 0x0f) | value; break;	//number already shifted 4 bites
 80010fc:	210f      	movs	r1, #15
 80010fe:	187b      	adds	r3, r7, r1
 8001100:	4a2c      	ldr	r2, [pc, #176]	; (80011b4 <_Z10set_numberhh+0x128>)
 8001102:	78d2      	ldrb	r2, [r2, #3]
 8001104:	701a      	strb	r2, [r3, #0]
 8001106:	187b      	adds	r3, r7, r1
 8001108:	781b      	ldrb	r3, [r3, #0]
 800110a:	220f      	movs	r2, #15
 800110c:	4013      	ands	r3, r2
 800110e:	b2da      	uxtb	r2, r3
 8001110:	1dbb      	adds	r3, r7, #6
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	4313      	orrs	r3, r2
 8001116:	b2da      	uxtb	r2, r3
 8001118:	4b26      	ldr	r3, [pc, #152]	; (80011b4 <_Z10set_numberhh+0x128>)
 800111a:	70da      	strb	r2, [r3, #3]
 800111c:	e044      	b.n	80011a8 <_Z10set_numberhh+0x11c>
		case 2: temp = spi_data[2]; spi_data[2] = (temp & 0xf0) | value; break;
 800111e:	210f      	movs	r1, #15
 8001120:	187b      	adds	r3, r7, r1
 8001122:	4a24      	ldr	r2, [pc, #144]	; (80011b4 <_Z10set_numberhh+0x128>)
 8001124:	7892      	ldrb	r2, [r2, #2]
 8001126:	701a      	strb	r2, [r3, #0]
 8001128:	187b      	adds	r3, r7, r1
 800112a:	781b      	ldrb	r3, [r3, #0]
 800112c:	220f      	movs	r2, #15
 800112e:	4393      	bics	r3, r2
 8001130:	b2da      	uxtb	r2, r3
 8001132:	1dbb      	adds	r3, r7, #6
 8001134:	781b      	ldrb	r3, [r3, #0]
 8001136:	4313      	orrs	r3, r2
 8001138:	b2da      	uxtb	r2, r3
 800113a:	4b1e      	ldr	r3, [pc, #120]	; (80011b4 <_Z10set_numberhh+0x128>)
 800113c:	709a      	strb	r2, [r3, #2]
 800113e:	e033      	b.n	80011a8 <_Z10set_numberhh+0x11c>
		case 3: temp = spi_data[2]; spi_data[2] = (temp & 0x0f) | value; break;
 8001140:	210f      	movs	r1, #15
 8001142:	187b      	adds	r3, r7, r1
 8001144:	4a1b      	ldr	r2, [pc, #108]	; (80011b4 <_Z10set_numberhh+0x128>)
 8001146:	7892      	ldrb	r2, [r2, #2]
 8001148:	701a      	strb	r2, [r3, #0]
 800114a:	187b      	adds	r3, r7, r1
 800114c:	781b      	ldrb	r3, [r3, #0]
 800114e:	220f      	movs	r2, #15
 8001150:	4013      	ands	r3, r2
 8001152:	b2da      	uxtb	r2, r3
 8001154:	1dbb      	adds	r3, r7, #6
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	4313      	orrs	r3, r2
 800115a:	b2da      	uxtb	r2, r3
 800115c:	4b15      	ldr	r3, [pc, #84]	; (80011b4 <_Z10set_numberhh+0x128>)
 800115e:	709a      	strb	r2, [r3, #2]
 8001160:	e022      	b.n	80011a8 <_Z10set_numberhh+0x11c>
		case 4: temp = spi_data[0]; spi_data[0] = (temp & 0xf0) | value; break;
 8001162:	210f      	movs	r1, #15
 8001164:	187b      	adds	r3, r7, r1
 8001166:	4a13      	ldr	r2, [pc, #76]	; (80011b4 <_Z10set_numberhh+0x128>)
 8001168:	7812      	ldrb	r2, [r2, #0]
 800116a:	701a      	strb	r2, [r3, #0]
 800116c:	187b      	adds	r3, r7, r1
 800116e:	781b      	ldrb	r3, [r3, #0]
 8001170:	220f      	movs	r2, #15
 8001172:	4393      	bics	r3, r2
 8001174:	b2da      	uxtb	r2, r3
 8001176:	1dbb      	adds	r3, r7, #6
 8001178:	781b      	ldrb	r3, [r3, #0]
 800117a:	4313      	orrs	r3, r2
 800117c:	b2da      	uxtb	r2, r3
 800117e:	4b0d      	ldr	r3, [pc, #52]	; (80011b4 <_Z10set_numberhh+0x128>)
 8001180:	701a      	strb	r2, [r3, #0]
 8001182:	e011      	b.n	80011a8 <_Z10set_numberhh+0x11c>
		case 5: temp = spi_data[0]; spi_data[0] = (temp & 0x0f) | value; break;
 8001184:	210f      	movs	r1, #15
 8001186:	187b      	adds	r3, r7, r1
 8001188:	4a0a      	ldr	r2, [pc, #40]	; (80011b4 <_Z10set_numberhh+0x128>)
 800118a:	7812      	ldrb	r2, [r2, #0]
 800118c:	701a      	strb	r2, [r3, #0]
 800118e:	187b      	adds	r3, r7, r1
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	220f      	movs	r2, #15
 8001194:	4013      	ands	r3, r2
 8001196:	b2da      	uxtb	r2, r3
 8001198:	1dbb      	adds	r3, r7, #6
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	4313      	orrs	r3, r2
 800119e:	b2da      	uxtb	r2, r3
 80011a0:	4b04      	ldr	r3, [pc, #16]	; (80011b4 <_Z10set_numberhh+0x128>)
 80011a2:	701a      	strb	r2, [r3, #0]
 80011a4:	e000      	b.n	80011a8 <_Z10set_numberhh+0x11c>
		default: break;
 80011a6:	46c0      	nop			; (mov r8, r8)
	}
}
 80011a8:	46c0      	nop			; (mov r8, r8)
 80011aa:	46bd      	mov	sp, r7
 80011ac:	b004      	add	sp, #16
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	08006560 	.word	0x08006560
 80011b4:	20000264 	.word	0x20000264

080011b8 <_Z9set_pointhb>:
/**
 * @brief turns a specific point on or off
 * @param point_number is the selected point starting from left - 0: lh, 1: ll, 2: rh, 3: rl
 * @param state true -> point is on; false -> point is off
 */
void set_point(uint8_t point_number, bool state){
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b082      	sub	sp, #8
 80011bc:	af00      	add	r7, sp, #0
 80011be:	0002      	movs	r2, r0
 80011c0:	1dfb      	adds	r3, r7, #7
 80011c2:	701a      	strb	r2, [r3, #0]
 80011c4:	1dbb      	adds	r3, r7, #6
 80011c6:	1c0a      	adds	r2, r1, #0
 80011c8:	701a      	strb	r2, [r3, #0]
	switch(point_number){
 80011ca:	1dfb      	adds	r3, r7, #7
 80011cc:	781b      	ldrb	r3, [r3, #0]
 80011ce:	2b03      	cmp	r3, #3
 80011d0:	d044      	beq.n	800125c <_Z9set_pointhb+0xa4>
 80011d2:	dc57      	bgt.n	8001284 <_Z9set_pointhb+0xcc>
 80011d4:	2b02      	cmp	r3, #2
 80011d6:	d02d      	beq.n	8001234 <_Z9set_pointhb+0x7c>
 80011d8:	dc54      	bgt.n	8001284 <_Z9set_pointhb+0xcc>
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d002      	beq.n	80011e4 <_Z9set_pointhb+0x2c>
 80011de:	2b01      	cmp	r3, #1
 80011e0:	d014      	beq.n	800120c <_Z9set_pointhb+0x54>
		case 0: if(state == true) spi_data[1] |= 0x1; else spi_data[1] &= ~0x1; break;
		case 1: if(state == true) spi_data[1] |= 0x2; else spi_data[1] &= ~0x2; break;
		case 2: if(state == true) spi_data[1] |= 0x4; else spi_data[1] &= ~0x4; break;
		case 3: if(state == true) spi_data[1] |= 0x8; else spi_data[1] &= ~0x8; break;
		default: break;
 80011e2:	e04f      	b.n	8001284 <_Z9set_pointhb+0xcc>
		case 0: if(state == true) spi_data[1] |= 0x1; else spi_data[1] &= ~0x1; break;
 80011e4:	1dbb      	adds	r3, r7, #6
 80011e6:	781b      	ldrb	r3, [r3, #0]
 80011e8:	2b01      	cmp	r3, #1
 80011ea:	d107      	bne.n	80011fc <_Z9set_pointhb+0x44>
 80011ec:	4b28      	ldr	r3, [pc, #160]	; (8001290 <_Z9set_pointhb+0xd8>)
 80011ee:	785b      	ldrb	r3, [r3, #1]
 80011f0:	2201      	movs	r2, #1
 80011f2:	4313      	orrs	r3, r2
 80011f4:	b2da      	uxtb	r2, r3
 80011f6:	4b26      	ldr	r3, [pc, #152]	; (8001290 <_Z9set_pointhb+0xd8>)
 80011f8:	705a      	strb	r2, [r3, #1]
 80011fa:	e044      	b.n	8001286 <_Z9set_pointhb+0xce>
 80011fc:	4b24      	ldr	r3, [pc, #144]	; (8001290 <_Z9set_pointhb+0xd8>)
 80011fe:	785b      	ldrb	r3, [r3, #1]
 8001200:	2201      	movs	r2, #1
 8001202:	4393      	bics	r3, r2
 8001204:	b2da      	uxtb	r2, r3
 8001206:	4b22      	ldr	r3, [pc, #136]	; (8001290 <_Z9set_pointhb+0xd8>)
 8001208:	705a      	strb	r2, [r3, #1]
 800120a:	e03c      	b.n	8001286 <_Z9set_pointhb+0xce>
		case 1: if(state == true) spi_data[1] |= 0x2; else spi_data[1] &= ~0x2; break;
 800120c:	1dbb      	adds	r3, r7, #6
 800120e:	781b      	ldrb	r3, [r3, #0]
 8001210:	2b01      	cmp	r3, #1
 8001212:	d107      	bne.n	8001224 <_Z9set_pointhb+0x6c>
 8001214:	4b1e      	ldr	r3, [pc, #120]	; (8001290 <_Z9set_pointhb+0xd8>)
 8001216:	785b      	ldrb	r3, [r3, #1]
 8001218:	2202      	movs	r2, #2
 800121a:	4313      	orrs	r3, r2
 800121c:	b2da      	uxtb	r2, r3
 800121e:	4b1c      	ldr	r3, [pc, #112]	; (8001290 <_Z9set_pointhb+0xd8>)
 8001220:	705a      	strb	r2, [r3, #1]
 8001222:	e030      	b.n	8001286 <_Z9set_pointhb+0xce>
 8001224:	4b1a      	ldr	r3, [pc, #104]	; (8001290 <_Z9set_pointhb+0xd8>)
 8001226:	785b      	ldrb	r3, [r3, #1]
 8001228:	2202      	movs	r2, #2
 800122a:	4393      	bics	r3, r2
 800122c:	b2da      	uxtb	r2, r3
 800122e:	4b18      	ldr	r3, [pc, #96]	; (8001290 <_Z9set_pointhb+0xd8>)
 8001230:	705a      	strb	r2, [r3, #1]
 8001232:	e028      	b.n	8001286 <_Z9set_pointhb+0xce>
		case 2: if(state == true) spi_data[1] |= 0x4; else spi_data[1] &= ~0x4; break;
 8001234:	1dbb      	adds	r3, r7, #6
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	2b01      	cmp	r3, #1
 800123a:	d107      	bne.n	800124c <_Z9set_pointhb+0x94>
 800123c:	4b14      	ldr	r3, [pc, #80]	; (8001290 <_Z9set_pointhb+0xd8>)
 800123e:	785b      	ldrb	r3, [r3, #1]
 8001240:	2204      	movs	r2, #4
 8001242:	4313      	orrs	r3, r2
 8001244:	b2da      	uxtb	r2, r3
 8001246:	4b12      	ldr	r3, [pc, #72]	; (8001290 <_Z9set_pointhb+0xd8>)
 8001248:	705a      	strb	r2, [r3, #1]
 800124a:	e01c      	b.n	8001286 <_Z9set_pointhb+0xce>
 800124c:	4b10      	ldr	r3, [pc, #64]	; (8001290 <_Z9set_pointhb+0xd8>)
 800124e:	785b      	ldrb	r3, [r3, #1]
 8001250:	2204      	movs	r2, #4
 8001252:	4393      	bics	r3, r2
 8001254:	b2da      	uxtb	r2, r3
 8001256:	4b0e      	ldr	r3, [pc, #56]	; (8001290 <_Z9set_pointhb+0xd8>)
 8001258:	705a      	strb	r2, [r3, #1]
 800125a:	e014      	b.n	8001286 <_Z9set_pointhb+0xce>
		case 3: if(state == true) spi_data[1] |= 0x8; else spi_data[1] &= ~0x8; break;
 800125c:	1dbb      	adds	r3, r7, #6
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	2b01      	cmp	r3, #1
 8001262:	d107      	bne.n	8001274 <_Z9set_pointhb+0xbc>
 8001264:	4b0a      	ldr	r3, [pc, #40]	; (8001290 <_Z9set_pointhb+0xd8>)
 8001266:	785b      	ldrb	r3, [r3, #1]
 8001268:	2208      	movs	r2, #8
 800126a:	4313      	orrs	r3, r2
 800126c:	b2da      	uxtb	r2, r3
 800126e:	4b08      	ldr	r3, [pc, #32]	; (8001290 <_Z9set_pointhb+0xd8>)
 8001270:	705a      	strb	r2, [r3, #1]
 8001272:	e008      	b.n	8001286 <_Z9set_pointhb+0xce>
 8001274:	4b06      	ldr	r3, [pc, #24]	; (8001290 <_Z9set_pointhb+0xd8>)
 8001276:	785b      	ldrb	r3, [r3, #1]
 8001278:	2208      	movs	r2, #8
 800127a:	4393      	bics	r3, r2
 800127c:	b2da      	uxtb	r2, r3
 800127e:	4b04      	ldr	r3, [pc, #16]	; (8001290 <_Z9set_pointhb+0xd8>)
 8001280:	705a      	strb	r2, [r3, #1]
 8001282:	e000      	b.n	8001286 <_Z9set_pointhb+0xce>
		default: break;
 8001284:	46c0      	nop			; (mov r8, r8)
	}
}
 8001286:	46c0      	nop			; (mov r8, r8)
 8001288:	46bd      	mov	sp, r7
 800128a:	b002      	add	sp, #8
 800128c:	bd80      	pop	{r7, pc}
 800128e:	46c0      	nop			; (mov r8, r8)
 8001290:	20000264 	.word	0x20000264

08001294 <_Z10set_outputv>:

/**
 * @brief function to send data to output
 */
void set_output(void){
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
	if(board_size == 6)
 8001298:	4b08      	ldr	r3, [pc, #32]	; (80012bc <_Z10set_outputv+0x28>)
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	2b06      	cmp	r3, #6
 800129e:	d104      	bne.n	80012aa <_Z10set_outputv+0x16>
		spi_data[0] = spi_data[0];
 80012a0:	4b07      	ldr	r3, [pc, #28]	; (80012c0 <_Z10set_outputv+0x2c>)
 80012a2:	781a      	ldrb	r2, [r3, #0]
 80012a4:	4b06      	ldr	r3, [pc, #24]	; (80012c0 <_Z10set_outputv+0x2c>)
 80012a6:	701a      	strb	r2, [r3, #0]
 80012a8:	e002      	b.n	80012b0 <_Z10set_outputv+0x1c>
	else
		spi_data[0] = 0x00;
 80012aa:	4b05      	ldr	r3, [pc, #20]	; (80012c0 <_Z10set_outputv+0x2c>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	701a      	strb	r2, [r3, #0]
	spi_write();
 80012b0:	f7ff fece 	bl	8001050 <_Z9spi_writev>
}
 80012b4:	46c0      	nop			; (mov r8, r8)
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	46c0      	nop			; (mov r8, r8)
 80012bc:	2000025c 	.word	0x2000025c
 80012c0:	20000264 	.word	0x20000264

080012c4 <_Z17set_flyback_stateb>:
 * @return states how the output is set - use to check if function is not in cooldown mode where new values are discarded
 *
 * @info if a new param is written, a cooldown of 500ms is applied, before the converter can get a new state
 * the written value is discarded if the cooldown is still acitve. If the return value
 */
bool set_flyback_state(bool new_state){
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b082      	sub	sp, #8
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	0002      	movs	r2, r0
 80012cc:	1dfb      	adds	r3, r7, #7
 80012ce:	701a      	strb	r2, [r3, #0]
	if(flyback_state!=new_state){
 80012d0:	4b17      	ldr	r3, [pc, #92]	; (8001330 <_Z17set_flyback_stateb+0x6c>)
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	1dfa      	adds	r2, r7, #7
 80012d6:	7812      	ldrb	r2, [r2, #0]
 80012d8:	429a      	cmp	r2, r3
 80012da:	d023      	beq.n	8001324 <_Z17set_flyback_stateb+0x60>
		if(timeout(flyback_timer)){
 80012dc:	4b15      	ldr	r3, [pc, #84]	; (8001334 <_Z17set_flyback_stateb+0x70>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	0018      	movs	r0, r3
 80012e2:	f7ff fe9d 	bl	8001020 <timeout>
 80012e6:	1e03      	subs	r3, r0, #0
 80012e8:	d01c      	beq.n	8001324 <_Z17set_flyback_stateb+0x60>
			flyback_state = new_state;
 80012ea:	4b11      	ldr	r3, [pc, #68]	; (8001330 <_Z17set_flyback_stateb+0x6c>)
 80012ec:	1dfa      	adds	r2, r7, #7
 80012ee:	7812      	ldrb	r2, [r2, #0]
 80012f0:	701a      	strb	r2, [r3, #0]
			flyback_timer = start_timer_ms(FLYBACK_COOLDOWN);						//new value gets applied
 80012f2:	23fa      	movs	r3, #250	; 0xfa
 80012f4:	005b      	lsls	r3, r3, #1
 80012f6:	0018      	movs	r0, r3
 80012f8:	f7ff fe82 	bl	8001000 <start_timer_ms>
 80012fc:	0002      	movs	r2, r0
 80012fe:	4b0d      	ldr	r3, [pc, #52]	; (8001334 <_Z17set_flyback_stateb+0x70>)
 8001300:	601a      	str	r2, [r3, #0]
			if(flyback_state == true)
 8001302:	4b0b      	ldr	r3, [pc, #44]	; (8001330 <_Z17set_flyback_stateb+0x6c>)
 8001304:	781b      	ldrb	r3, [r3, #0]
 8001306:	2b01      	cmp	r3, #1
 8001308:	d106      	bne.n	8001318 <_Z17set_flyback_stateb+0x54>
				HAL_GPIO_WritePin(enable_hv_GPIO_Port, enable_hv_Pin, GPIO_PIN_SET);
 800130a:	4b0b      	ldr	r3, [pc, #44]	; (8001338 <_Z17set_flyback_stateb+0x74>)
 800130c:	2201      	movs	r2, #1
 800130e:	2102      	movs	r1, #2
 8001310:	0018      	movs	r0, r3
 8001312:	f001 ff74 	bl	80031fe <HAL_GPIO_WritePin>
 8001316:	e005      	b.n	8001324 <_Z17set_flyback_stateb+0x60>
			else
				HAL_GPIO_WritePin(enable_hv_GPIO_Port, enable_hv_Pin, GPIO_PIN_RESET);
 8001318:	4b07      	ldr	r3, [pc, #28]	; (8001338 <_Z17set_flyback_stateb+0x74>)
 800131a:	2200      	movs	r2, #0
 800131c:	2102      	movs	r1, #2
 800131e:	0018      	movs	r0, r3
 8001320:	f001 ff6d 	bl	80031fe <HAL_GPIO_WritePin>
		}
	}
	return flyback_state;
 8001324:	4b02      	ldr	r3, [pc, #8]	; (8001330 <_Z17set_flyback_stateb+0x6c>)
 8001326:	781b      	ldrb	r3, [r3, #0]
}
 8001328:	0018      	movs	r0, r3
 800132a:	46bd      	mov	sp, r7
 800132c:	b002      	add	sp, #8
 800132e:	bd80      	pop	{r7, pc}
 8001330:	2000025d 	.word	0x2000025d
 8001334:	20000260 	.word	0x20000260
 8001338:	50000400 	.word	0x50000400

0800133c <_Z16run_output_mixerh>:
 * @brief Processes all data and generates commands for Output Handler and LED driver
 *
 * gets called every ms
 * gets data directly from respective .hpp files
 */
void run_output_mixer(uint8_t input){
 800133c:	b590      	push	{r4, r7, lr}
 800133e:	b085      	sub	sp, #20
 8001340:	af00      	add	r7, sp, #0
 8001342:	0002      	movs	r2, r0
 8001344:	1dfb      	adds	r3, r7, #7
 8001346:	701a      	strb	r2, [r3, #0]
	 * 	minutes blink, change
	 * press - safe time
	 */

	//reset all outputs
	for(uint8_t i = 0; i<6; i++){
 8001348:	230f      	movs	r3, #15
 800134a:	18fb      	adds	r3, r7, r3
 800134c:	2200      	movs	r2, #0
 800134e:	701a      	strb	r2, [r3, #0]
 8001350:	220f      	movs	r2, #15
 8001352:	18bb      	adds	r3, r7, r2
 8001354:	781b      	ldrb	r3, [r3, #0]
 8001356:	2b05      	cmp	r3, #5
 8001358:	d81a      	bhi.n	8001390 <_Z16run_output_mixerh+0x54>
		set_point(i, false);
 800135a:	0014      	movs	r4, r2
 800135c:	193b      	adds	r3, r7, r4
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	2100      	movs	r1, #0
 8001362:	0018      	movs	r0, r3
 8001364:	f7ff ff28 	bl	80011b8 <_Z9set_pointhb>
		set_number(i, 0xA);
 8001368:	193b      	adds	r3, r7, r4
 800136a:	781b      	ldrb	r3, [r3, #0]
 800136c:	210a      	movs	r1, #10
 800136e:	0018      	movs	r0, r3
 8001370:	f7ff fe8c 	bl	800108c <_Z10set_numberhh>
		set_color(i, 0x0, 0x0);
 8001374:	193b      	adds	r3, r7, r4
 8001376:	781b      	ldrb	r3, [r3, #0]
 8001378:	2200      	movs	r2, #0
 800137a:	2100      	movs	r1, #0
 800137c:	0018      	movs	r0, r3
 800137e:	f7ff fc3b 	bl	8000bf8 <_Z9set_colorhmh>
	for(uint8_t i = 0; i<6; i++){
 8001382:	0021      	movs	r1, r4
 8001384:	187b      	adds	r3, r7, r1
 8001386:	781a      	ldrb	r2, [r3, #0]
 8001388:	187b      	adds	r3, r7, r1
 800138a:	3201      	adds	r2, #1
 800138c:	701a      	strb	r2, [r3, #0]
 800138e:	e7df      	b.n	8001350 <_Z16run_output_mixerh+0x14>

	//menu system: 	default = 0 --> clock
	//				menu_select = 9 --> page to select menu 1-x ; 0=return to clock

	//enter menu
	if((current_menu == 0) && (input == 4) && (flyback_status==true)){
 8001390:	4b53      	ldr	r3, [pc, #332]	; (80014e0 <_Z16run_output_mixerh+0x1a4>)
 8001392:	781b      	ldrb	r3, [r3, #0]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d110      	bne.n	80013ba <_Z16run_output_mixerh+0x7e>
 8001398:	1dfb      	adds	r3, r7, #7
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	2b04      	cmp	r3, #4
 800139e:	d10c      	bne.n	80013ba <_Z16run_output_mixerh+0x7e>
 80013a0:	4b50      	ldr	r3, [pc, #320]	; (80014e4 <_Z16run_output_mixerh+0x1a8>)
 80013a2:	781b      	ldrb	r3, [r3, #0]
 80013a4:	2b01      	cmp	r3, #1
 80013a6:	d108      	bne.n	80013ba <_Z16run_output_mixerh+0x7e>
		input=0;
 80013a8:	1dfb      	adds	r3, r7, #7
 80013aa:	2200      	movs	r2, #0
 80013ac:	701a      	strb	r2, [r3, #0]
		current_menu = 9;
 80013ae:	4b4c      	ldr	r3, [pc, #304]	; (80014e0 <_Z16run_output_mixerh+0x1a4>)
 80013b0:	2209      	movs	r2, #9
 80013b2:	701a      	strb	r2, [r3, #0]
		selected_menu = 1;
 80013b4:	4b4c      	ldr	r3, [pc, #304]	; (80014e8 <_Z16run_output_mixerh+0x1ac>)
 80013b6:	2201      	movs	r2, #1
 80013b8:	701a      	strb	r2, [r3, #0]
	}
	//leave menu
	if((input == 8) && (current_menu!=0)){
 80013ba:	1dfb      	adds	r3, r7, #7
 80013bc:	781b      	ldrb	r3, [r3, #0]
 80013be:	2b08      	cmp	r3, #8
 80013c0:	d10c      	bne.n	80013dc <_Z16run_output_mixerh+0xa0>
 80013c2:	4b47      	ldr	r3, [pc, #284]	; (80014e0 <_Z16run_output_mixerh+0x1a4>)
 80013c4:	781b      	ldrb	r3, [r3, #0]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d008      	beq.n	80013dc <_Z16run_output_mixerh+0xa0>
		//TODO: safe current settings
		current_menu = 0;
 80013ca:	4b45      	ldr	r3, [pc, #276]	; (80014e0 <_Z16run_output_mixerh+0x1a4>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	701a      	strb	r2, [r3, #0]
//		current_state = 0;
		old_state = 0;
 80013d0:	4b46      	ldr	r3, [pc, #280]	; (80014ec <_Z16run_output_mixerh+0x1b0>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	701a      	strb	r2, [r3, #0]
		input = 0;
 80013d6:	1dfb      	adds	r3, r7, #7
 80013d8:	2200      	movs	r2, #0
 80013da:	701a      	strb	r2, [r3, #0]
	}

	//"menu" standard clock
	if(current_menu == 0){
 80013dc:	4b40      	ldr	r3, [pc, #256]	; (80014e0 <_Z16run_output_mixerh+0x1a4>)
 80013de:	781b      	ldrb	r3, [r3, #0]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d101      	bne.n	80013e8 <_Z16run_output_mixerh+0xac>
		submenu_0_display_time();
 80013e4:	f000 f88c 	bl	8001500 <_Z22submenu_0_display_timev>
	}

	//menu time set
	if(current_menu == 1){
 80013e8:	4b3d      	ldr	r3, [pc, #244]	; (80014e0 <_Z16run_output_mixerh+0x1a4>)
 80013ea:	781b      	ldrb	r3, [r3, #0]
 80013ec:	2b01      	cmp	r3, #1
 80013ee:	d10d      	bne.n	800140c <_Z16run_output_mixerh+0xd0>
		submenu_1_set_time(input,new_selected_menu);
 80013f0:	4b3f      	ldr	r3, [pc, #252]	; (80014f0 <_Z16run_output_mixerh+0x1b4>)
 80013f2:	781a      	ldrb	r2, [r3, #0]
 80013f4:	1dfb      	adds	r3, r7, #7
 80013f6:	781b      	ldrb	r3, [r3, #0]
 80013f8:	0011      	movs	r1, r2
 80013fa:	0018      	movs	r0, r3
 80013fc:	f000 f902 	bl	8001604 <_Z18submenu_1_set_timehb>
		new_selected_menu = false;
 8001400:	4b3b      	ldr	r3, [pc, #236]	; (80014f0 <_Z16run_output_mixerh+0x1b4>)
 8001402:	2200      	movs	r2, #0
 8001404:	701a      	strb	r2, [r3, #0]
		input=0;
 8001406:	1dfb      	adds	r3, r7, #7
 8001408:	2200      	movs	r2, #0
 800140a:	701a      	strb	r2, [r3, #0]
	}

	//menu date set
	if(current_menu == 2){
 800140c:	4b34      	ldr	r3, [pc, #208]	; (80014e0 <_Z16run_output_mixerh+0x1a4>)
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	2b02      	cmp	r3, #2
 8001412:	d10d      	bne.n	8001430 <_Z16run_output_mixerh+0xf4>
		submenu_2_set_date(input,new_selected_menu);
 8001414:	4b36      	ldr	r3, [pc, #216]	; (80014f0 <_Z16run_output_mixerh+0x1b4>)
 8001416:	781a      	ldrb	r2, [r3, #0]
 8001418:	1dfb      	adds	r3, r7, #7
 800141a:	781b      	ldrb	r3, [r3, #0]
 800141c:	0011      	movs	r1, r2
 800141e:	0018      	movs	r0, r3
 8001420:	f000 fa66 	bl	80018f0 <_Z18submenu_2_set_datehb>
		new_selected_menu = false;
 8001424:	4b32      	ldr	r3, [pc, #200]	; (80014f0 <_Z16run_output_mixerh+0x1b4>)
 8001426:	2200      	movs	r2, #0
 8001428:	701a      	strb	r2, [r3, #0]
		input=0;
 800142a:	1dfb      	adds	r3, r7, #7
 800142c:	2200      	movs	r2, #0
 800142e:	701a      	strb	r2, [r3, #0]
	}

	//menu menu ;)
	if(current_menu == 9){
 8001430:	4b2b      	ldr	r3, [pc, #172]	; (80014e0 <_Z16run_output_mixerh+0x1a4>)
 8001432:	781b      	ldrb	r3, [r3, #0]
 8001434:	2b09      	cmp	r3, #9
 8001436:	d111      	bne.n	800145c <_Z16run_output_mixerh+0x120>
		new_selected_menu = submenu_9_menu_select(input);
 8001438:	1dfb      	adds	r3, r7, #7
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	0018      	movs	r0, r3
 800143e:	f000 fc43 	bl	8001cc8 <_Z21submenu_9_menu_selecth>
 8001442:	0003      	movs	r3, r0
 8001444:	001a      	movs	r2, r3
 8001446:	4b2a      	ldr	r3, [pc, #168]	; (80014f0 <_Z16run_output_mixerh+0x1b4>)
 8001448:	701a      	strb	r2, [r3, #0]
		input=0;
 800144a:	1dfb      	adds	r3, r7, #7
 800144c:	2200      	movs	r2, #0
 800144e:	701a      	strb	r2, [r3, #0]
		set_number(0, selected_menu);
 8001450:	4b25      	ldr	r3, [pc, #148]	; (80014e8 <_Z16run_output_mixerh+0x1ac>)
 8001452:	781b      	ldrb	r3, [r3, #0]
 8001454:	0019      	movs	r1, r3
 8001456:	2000      	movs	r0, #0
 8001458:	f7ff fe18 	bl	800108c <_Z10set_numberhh>

	//############################ run Output Handler ############################

	// switch HV-enable pin by long press of button - change led to indicate state (RED = ON, GREEN = OFF)
	static bool tmp = false;
	if(input==0x8){		//Long Press
 800145c:	1dfb      	adds	r3, r7, #7
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	2b08      	cmp	r3, #8
 8001462:	d10f      	bne.n	8001484 <_Z16run_output_mixerh+0x148>
		flyback_status = !flyback_status;
 8001464:	4b1f      	ldr	r3, [pc, #124]	; (80014e4 <_Z16run_output_mixerh+0x1a8>)
 8001466:	781b      	ldrb	r3, [r3, #0]
 8001468:	2201      	movs	r2, #1
 800146a:	4053      	eors	r3, r2
 800146c:	b2da      	uxtb	r2, r3
 800146e:	4b1d      	ldr	r3, [pc, #116]	; (80014e4 <_Z16run_output_mixerh+0x1a8>)
 8001470:	701a      	strb	r2, [r3, #0]
		tmp = set_flyback_state(flyback_status);
 8001472:	4b1c      	ldr	r3, [pc, #112]	; (80014e4 <_Z16run_output_mixerh+0x1a8>)
 8001474:	781b      	ldrb	r3, [r3, #0]
 8001476:	0018      	movs	r0, r3
 8001478:	f7ff ff24 	bl	80012c4 <_Z17set_flyback_stateb>
 800147c:	0003      	movs	r3, r0
 800147e:	001a      	movs	r2, r3
 8001480:	4b1c      	ldr	r3, [pc, #112]	; (80014f4 <_Z16run_output_mixerh+0x1b8>)
 8001482:	701a      	strb	r2, [r3, #0]
	}
	if(tmp != true)
 8001484:	4b1b      	ldr	r3, [pc, #108]	; (80014f4 <_Z16run_output_mixerh+0x1b8>)
 8001486:	781b      	ldrb	r3, [r3, #0]
 8001488:	2b01      	cmp	r3, #1
 800148a:	d006      	beq.n	800149a <_Z16run_output_mixerh+0x15e>
		set_color(0, RED , 1);	//hotfix für Papa
 800148c:	23ff      	movs	r3, #255	; 0xff
 800148e:	041b      	lsls	r3, r3, #16
 8001490:	2201      	movs	r2, #1
 8001492:	0019      	movs	r1, r3
 8001494:	2000      	movs	r0, #0
 8001496:	f7ff fbaf 	bl	8000bf8 <_Z9set_colorhmh>

	// Tube Output-Data
	if(timeout(output_mixer_tube_timer)){
 800149a:	4b17      	ldr	r3, [pc, #92]	; (80014f8 <_Z16run_output_mixerh+0x1bc>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	0018      	movs	r0, r3
 80014a0:	f7ff fdbe 	bl	8001020 <timeout>
 80014a4:	1e03      	subs	r3, r0, #0
 80014a6:	d007      	beq.n	80014b8 <_Z16run_output_mixerh+0x17c>
		output_mixer_tube_timer = start_timer_ms(TUBE_REFRESH_RATE_MS);
 80014a8:	2021      	movs	r0, #33	; 0x21
 80014aa:	f7ff fda9 	bl	8001000 <start_timer_ms>
 80014ae:	0002      	movs	r2, r0
 80014b0:	4b11      	ldr	r3, [pc, #68]	; (80014f8 <_Z16run_output_mixerh+0x1bc>)
 80014b2:	601a      	str	r2, [r3, #0]
		set_output();
 80014b4:	f7ff feee 	bl	8001294 <_Z10set_outputv>
	}

	//	Time LED-Output
	if(timeout(output_mixer_led_timer)){
 80014b8:	4b10      	ldr	r3, [pc, #64]	; (80014fc <_Z16run_output_mixerh+0x1c0>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	0018      	movs	r0, r3
 80014be:	f7ff fdaf 	bl	8001020 <timeout>
 80014c2:	1e03      	subs	r3, r0, #0
 80014c4:	d008      	beq.n	80014d8 <_Z16run_output_mixerh+0x19c>
		output_mixer_led_timer = start_timer_ms(LED_REFRESH_RATE_MS);
 80014c6:	2021      	movs	r0, #33	; 0x21
 80014c8:	f7ff fd9a 	bl	8001000 <start_timer_ms>
 80014cc:	0002      	movs	r2, r0
 80014ce:	4b0b      	ldr	r3, [pc, #44]	; (80014fc <_Z16run_output_mixerh+0x1c0>)
 80014d0:	601a      	str	r2, [r3, #0]
//		for(uint8_t i=1; i<6; i++){
//			set_color(i,led_info[i][0],led_info[i][1]);
//		}
		send_data(true);
 80014d2:	2001      	movs	r0, #1
 80014d4:	f7ff fc1e 	bl	8000d14 <_Z9send_datab>
	}
}
 80014d8:	46c0      	nop			; (mov r8, r8)
 80014da:	46bd      	mov	sp, r7
 80014dc:	b005      	add	sp, #20
 80014de:	bd90      	pop	{r4, r7, pc}
 80014e0:	20000270 	.word	0x20000270
 80014e4:	20000274 	.word	0x20000274
 80014e8:	20000271 	.word	0x20000271
 80014ec:	20000273 	.word	0x20000273
 80014f0:	20000272 	.word	0x20000272
 80014f4:	20000275 	.word	0x20000275
 80014f8:	2000026c 	.word	0x2000026c
 80014fc:	20000268 	.word	0x20000268

08001500 <_Z22submenu_0_display_timev>:

/**
 * @brief: default "menu" where the actual time from the RTC is displayed
 */
void submenu_0_display_time(void){
 8001500:	b580      	push	{r7, lr}
 8001502:	b082      	sub	sp, #8
 8001504:	af00      	add	r7, sp, #0
	for(uint8_t i=0; i<6; i++){
 8001506:	1dfb      	adds	r3, r7, #7
 8001508:	2200      	movs	r2, #0
 800150a:	701a      	strb	r2, [r3, #0]
 800150c:	1dfb      	adds	r3, r7, #7
 800150e:	781b      	ldrb	r3, [r3, #0]
 8001510:	2b05      	cmp	r3, #5
 8001512:	d80c      	bhi.n	800152e <_Z22submenu_0_display_timev+0x2e>
		set_color(i,OFF,25);	//hotfix für Papa
 8001514:	1dfb      	adds	r3, r7, #7
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	2219      	movs	r2, #25
 800151a:	2100      	movs	r1, #0
 800151c:	0018      	movs	r0, r3
 800151e:	f7ff fb6b 	bl	8000bf8 <_Z9set_colorhmh>
	for(uint8_t i=0; i<6; i++){
 8001522:	1dfb      	adds	r3, r7, #7
 8001524:	781a      	ldrb	r2, [r3, #0]
 8001526:	1dfb      	adds	r3, r7, #7
 8001528:	3201      	adds	r2, #1
 800152a:	701a      	strb	r2, [r3, #0]
 800152c:	e7ee      	b.n	800150c <_Z22submenu_0_display_timev+0xc>
	}
	if(data_to_RTC.new_data!=true){				//do not refresh tube with data from RTC before new data is written to RTC
 800152e:	4b33      	ldr	r3, [pc, #204]	; (80015fc <_Z22submenu_0_display_timev+0xfc>)
 8001530:	7a9b      	ldrb	r3, [r3, #10]
 8001532:	2b01      	cmp	r3, #1
 8001534:	d05e      	beq.n	80015f4 <_Z22submenu_0_display_timev+0xf4>
												//without this, the old time will shine for a splitsecond when writing new time
		set_number(0, data_from_RTC.hours/10);
 8001536:	4b32      	ldr	r3, [pc, #200]	; (8001600 <_Z22submenu_0_display_timev+0x100>)
 8001538:	789b      	ldrb	r3, [r3, #2]
 800153a:	210a      	movs	r1, #10
 800153c:	0018      	movs	r0, r3
 800153e:	f7fe fde3 	bl	8000108 <__udivsi3>
 8001542:	0003      	movs	r3, r0
 8001544:	b2db      	uxtb	r3, r3
 8001546:	0019      	movs	r1, r3
 8001548:	2000      	movs	r0, #0
 800154a:	f7ff fd9f 	bl	800108c <_Z10set_numberhh>
		set_number(1, data_from_RTC.hours%10);
 800154e:	4b2c      	ldr	r3, [pc, #176]	; (8001600 <_Z22submenu_0_display_timev+0x100>)
 8001550:	789b      	ldrb	r3, [r3, #2]
 8001552:	210a      	movs	r1, #10
 8001554:	0018      	movs	r0, r3
 8001556:	f7fe fe5d 	bl	8000214 <__aeabi_uidivmod>
 800155a:	000b      	movs	r3, r1
 800155c:	b2db      	uxtb	r3, r3
 800155e:	0019      	movs	r1, r3
 8001560:	2001      	movs	r0, #1
 8001562:	f7ff fd93 	bl	800108c <_Z10set_numberhh>
		set_number(2, data_from_RTC.minutes/10);
 8001566:	4b26      	ldr	r3, [pc, #152]	; (8001600 <_Z22submenu_0_display_timev+0x100>)
 8001568:	785b      	ldrb	r3, [r3, #1]
 800156a:	210a      	movs	r1, #10
 800156c:	0018      	movs	r0, r3
 800156e:	f7fe fdcb 	bl	8000108 <__udivsi3>
 8001572:	0003      	movs	r3, r0
 8001574:	b2db      	uxtb	r3, r3
 8001576:	0019      	movs	r1, r3
 8001578:	2002      	movs	r0, #2
 800157a:	f7ff fd87 	bl	800108c <_Z10set_numberhh>
		set_number(3, data_from_RTC.minutes%10);
 800157e:	4b20      	ldr	r3, [pc, #128]	; (8001600 <_Z22submenu_0_display_timev+0x100>)
 8001580:	785b      	ldrb	r3, [r3, #1]
 8001582:	210a      	movs	r1, #10
 8001584:	0018      	movs	r0, r3
 8001586:	f7fe fe45 	bl	8000214 <__aeabi_uidivmod>
 800158a:	000b      	movs	r3, r1
 800158c:	b2db      	uxtb	r3, r3
 800158e:	0019      	movs	r1, r3
 8001590:	2003      	movs	r0, #3
 8001592:	f7ff fd7b 	bl	800108c <_Z10set_numberhh>
		set_number(4, data_from_RTC.seconds/10);
 8001596:	4b1a      	ldr	r3, [pc, #104]	; (8001600 <_Z22submenu_0_display_timev+0x100>)
 8001598:	781b      	ldrb	r3, [r3, #0]
 800159a:	210a      	movs	r1, #10
 800159c:	0018      	movs	r0, r3
 800159e:	f7fe fdb3 	bl	8000108 <__udivsi3>
 80015a2:	0003      	movs	r3, r0
 80015a4:	b2db      	uxtb	r3, r3
 80015a6:	0019      	movs	r1, r3
 80015a8:	2004      	movs	r0, #4
 80015aa:	f7ff fd6f 	bl	800108c <_Z10set_numberhh>
		set_number(5, data_from_RTC.seconds%10);
 80015ae:	4b14      	ldr	r3, [pc, #80]	; (8001600 <_Z22submenu_0_display_timev+0x100>)
 80015b0:	781b      	ldrb	r3, [r3, #0]
 80015b2:	210a      	movs	r1, #10
 80015b4:	0018      	movs	r0, r3
 80015b6:	f7fe fe2d 	bl	8000214 <__aeabi_uidivmod>
 80015ba:	000b      	movs	r3, r1
 80015bc:	b2db      	uxtb	r3, r3
 80015be:	0019      	movs	r1, r3
 80015c0:	2005      	movs	r0, #5
 80015c2:	f7ff fd63 	bl	800108c <_Z10set_numberhh>
		if((data_from_RTC.seconds %2) ==true){
 80015c6:	4b0e      	ldr	r3, [pc, #56]	; (8001600 <_Z22submenu_0_display_timev+0x100>)
 80015c8:	781b      	ldrb	r3, [r3, #0]
 80015ca:	001a      	movs	r2, r3
 80015cc:	2301      	movs	r3, #1
 80015ce:	4013      	ands	r3, r2
 80015d0:	d008      	beq.n	80015e4 <_Z22submenu_0_display_timev+0xe4>
			set_point(1, false);
 80015d2:	2100      	movs	r1, #0
 80015d4:	2001      	movs	r0, #1
 80015d6:	f7ff fdef 	bl	80011b8 <_Z9set_pointhb>
			set_point(3, true);
 80015da:	2101      	movs	r1, #1
 80015dc:	2003      	movs	r0, #3
 80015de:	f7ff fdeb 	bl	80011b8 <_Z9set_pointhb>
		else{
			set_point(1, true);
			set_point(3, false);
		}
	}
}
 80015e2:	e007      	b.n	80015f4 <_Z22submenu_0_display_timev+0xf4>
			set_point(1, true);
 80015e4:	2101      	movs	r1, #1
 80015e6:	2001      	movs	r0, #1
 80015e8:	f7ff fde6 	bl	80011b8 <_Z9set_pointhb>
			set_point(3, false);
 80015ec:	2100      	movs	r1, #0
 80015ee:	2003      	movs	r0, #3
 80015f0:	f7ff fde2 	bl	80011b8 <_Z9set_pointhb>
}
 80015f4:	46c0      	nop			; (mov r8, r8)
 80015f6:	46bd      	mov	sp, r7
 80015f8:	b002      	add	sp, #8
 80015fa:	bd80      	pop	{r7, pc}
 80015fc:	20000020 	.word	0x20000020
 8001600:	20000014 	.word	0x20000014

08001604 <_Z18submenu_1_set_timehb>:
/**
 * @brief function to enter new time data - copies the current time, displays it, change it and tell the time handler to safe it to rtc
 * @param: enter input info 0x1=left; 0x2=right; 0x4=press; 0x8=long press
 * @param: new_entry set true, when menu is entered through menu select
 */
void submenu_1_set_time(uint8_t local_input, bool new_entry){
 8001604:	b580      	push	{r7, lr}
 8001606:	b084      	sub	sp, #16
 8001608:	af00      	add	r7, sp, #0
 800160a:	0002      	movs	r2, r0
 800160c:	1dfb      	adds	r3, r7, #7
 800160e:	701a      	strb	r2, [r3, #0]
 8001610:	1dbb      	adds	r3, r7, #6
 8001612:	1c0a      	adds	r2, r1, #0
 8001614:	701a      	strb	r2, [r3, #0]
	uint8_t number_value = 0;
 8001616:	230f      	movs	r3, #15
 8001618:	18fb      	adds	r3, r7, r3
 800161a:	2200      	movs	r2, #0
 800161c:	701a      	strb	r2, [r3, #0]
	static bool blink_state = false;
	static uint32_t blink_timer = 0;
	static uint8_t current_state = 0;

	if(new_entry == true){
 800161e:	1dbb      	adds	r3, r7, #6
 8001620:	781b      	ldrb	r3, [r3, #0]
 8001622:	2b01      	cmp	r3, #1
 8001624:	d111      	bne.n	800164a <_Z18submenu_1_set_timehb+0x46>
		current_state = 1;
 8001626:	4bab      	ldr	r3, [pc, #684]	; (80018d4 <_Z18submenu_1_set_timehb+0x2d0>)
 8001628:	2201      	movs	r2, #1
 800162a:	701a      	strb	r2, [r3, #0]
		data_to_RTC.seconds = data_from_RTC.seconds;
 800162c:	4baa      	ldr	r3, [pc, #680]	; (80018d8 <_Z18submenu_1_set_timehb+0x2d4>)
 800162e:	781a      	ldrb	r2, [r3, #0]
 8001630:	4baa      	ldr	r3, [pc, #680]	; (80018dc <_Z18submenu_1_set_timehb+0x2d8>)
 8001632:	701a      	strb	r2, [r3, #0]
		data_to_RTC.minutes = data_from_RTC.minutes;
 8001634:	4ba8      	ldr	r3, [pc, #672]	; (80018d8 <_Z18submenu_1_set_timehb+0x2d4>)
 8001636:	785a      	ldrb	r2, [r3, #1]
 8001638:	4ba8      	ldr	r3, [pc, #672]	; (80018dc <_Z18submenu_1_set_timehb+0x2d8>)
 800163a:	705a      	strb	r2, [r3, #1]
		data_to_RTC.hours = data_from_RTC.hours;
 800163c:	4ba6      	ldr	r3, [pc, #664]	; (80018d8 <_Z18submenu_1_set_timehb+0x2d4>)
 800163e:	789a      	ldrb	r2, [r3, #2]
 8001640:	4ba6      	ldr	r3, [pc, #664]	; (80018dc <_Z18submenu_1_set_timehb+0x2d8>)
 8001642:	709a      	strb	r2, [r3, #2]
		blink_state = false;
 8001644:	4ba6      	ldr	r3, [pc, #664]	; (80018e0 <_Z18submenu_1_set_timehb+0x2dc>)
 8001646:	2200      	movs	r2, #0
 8001648:	701a      	strb	r2, [r3, #0]
	}

	//skip setting for seconds, they can't be shown anyway
	if(local_input==0x4){
 800164a:	1dfb      	adds	r3, r7, #7
 800164c:	781b      	ldrb	r3, [r3, #0]
 800164e:	2b04      	cmp	r3, #4
 8001650:	d10b      	bne.n	800166a <_Z18submenu_1_set_timehb+0x66>
		current_state++;
 8001652:	4ba0      	ldr	r3, [pc, #640]	; (80018d4 <_Z18submenu_1_set_timehb+0x2d0>)
 8001654:	781b      	ldrb	r3, [r3, #0]
 8001656:	3301      	adds	r3, #1
 8001658:	b2da      	uxtb	r2, r3
 800165a:	4b9e      	ldr	r3, [pc, #632]	; (80018d4 <_Z18submenu_1_set_timehb+0x2d0>)
 800165c:	701a      	strb	r2, [r3, #0]
		local_input=0;
 800165e:	1dfb      	adds	r3, r7, #7
 8001660:	2200      	movs	r2, #0
 8001662:	701a      	strb	r2, [r3, #0]
		blink_state = false;
 8001664:	4b9e      	ldr	r3, [pc, #632]	; (80018e0 <_Z18submenu_1_set_timehb+0x2dc>)
 8001666:	2200      	movs	r2, #0
 8001668:	701a      	strb	r2, [r3, #0]
	}

	if(current_state == 3 && board_size==4){
 800166a:	4b9a      	ldr	r3, [pc, #616]	; (80018d4 <_Z18submenu_1_set_timehb+0x2d0>)
 800166c:	781b      	ldrb	r3, [r3, #0]
 800166e:	2b03      	cmp	r3, #3
 8001670:	d10c      	bne.n	800168c <_Z18submenu_1_set_timehb+0x88>
 8001672:	4b9c      	ldr	r3, [pc, #624]	; (80018e4 <_Z18submenu_1_set_timehb+0x2e0>)
 8001674:	781b      	ldrb	r3, [r3, #0]
 8001676:	2b04      	cmp	r3, #4
 8001678:	d108      	bne.n	800168c <_Z18submenu_1_set_timehb+0x88>
		current_state++;
 800167a:	4b96      	ldr	r3, [pc, #600]	; (80018d4 <_Z18submenu_1_set_timehb+0x2d0>)
 800167c:	781b      	ldrb	r3, [r3, #0]
 800167e:	3301      	adds	r3, #1
 8001680:	b2da      	uxtb	r2, r3
 8001682:	4b94      	ldr	r3, [pc, #592]	; (80018d4 <_Z18submenu_1_set_timehb+0x2d0>)
 8001684:	701a      	strb	r2, [r3, #0]
		data_to_RTC.seconds = 0;
 8001686:	4b95      	ldr	r3, [pc, #596]	; (80018dc <_Z18submenu_1_set_timehb+0x2d8>)
 8001688:	2200      	movs	r2, #0
 800168a:	701a      	strb	r2, [r3, #0]
	}

	//leave setting and safe changes - go back to menu selection
	if(current_state == 4){
 800168c:	4b91      	ldr	r3, [pc, #580]	; (80018d4 <_Z18submenu_1_set_timehb+0x2d0>)
 800168e:	781b      	ldrb	r3, [r3, #0]
 8001690:	2b04      	cmp	r3, #4
 8001692:	d105      	bne.n	80016a0 <_Z18submenu_1_set_timehb+0x9c>
		current_menu = 9;
 8001694:	4b94      	ldr	r3, [pc, #592]	; (80018e8 <_Z18submenu_1_set_timehb+0x2e4>)
 8001696:	2209      	movs	r2, #9
 8001698:	701a      	strb	r2, [r3, #0]
		data_to_RTC.new_data = 1;	//1 means new time data
 800169a:	4b90      	ldr	r3, [pc, #576]	; (80018dc <_Z18submenu_1_set_timehb+0x2d8>)
 800169c:	2201      	movs	r2, #1
 800169e:	729a      	strb	r2, [r3, #10]
		//TODO: add animation for safed data
	}

	//blink active digits
	if(blink_state==true){
 80016a0:	4b8f      	ldr	r3, [pc, #572]	; (80018e0 <_Z18submenu_1_set_timehb+0x2dc>)
 80016a2:	781b      	ldrb	r3, [r3, #0]
 80016a4:	2b01      	cmp	r3, #1
 80016a6:	d116      	bne.n	80016d6 <_Z18submenu_1_set_timehb+0xd2>
		set_color((current_state*2)-1,OFF,25);
 80016a8:	4b8a      	ldr	r3, [pc, #552]	; (80018d4 <_Z18submenu_1_set_timehb+0x2d0>)
 80016aa:	781b      	ldrb	r3, [r3, #0]
 80016ac:	18db      	adds	r3, r3, r3
 80016ae:	b2db      	uxtb	r3, r3
 80016b0:	3b01      	subs	r3, #1
 80016b2:	b2db      	uxtb	r3, r3
 80016b4:	2219      	movs	r2, #25
 80016b6:	2100      	movs	r1, #0
 80016b8:	0018      	movs	r0, r3
 80016ba:	f7ff fa9d 	bl	8000bf8 <_Z9set_colorhmh>
		set_color((current_state*2)-2,OFF,25);
 80016be:	4b85      	ldr	r3, [pc, #532]	; (80018d4 <_Z18submenu_1_set_timehb+0x2d0>)
 80016c0:	781b      	ldrb	r3, [r3, #0]
 80016c2:	3b01      	subs	r3, #1
 80016c4:	b2db      	uxtb	r3, r3
 80016c6:	18db      	adds	r3, r3, r3
 80016c8:	b2db      	uxtb	r3, r3
 80016ca:	2219      	movs	r2, #25
 80016cc:	2100      	movs	r1, #0
 80016ce:	0018      	movs	r0, r3
 80016d0:	f7ff fa92 	bl	8000bf8 <_Z9set_colorhmh>
 80016d4:	e017      	b.n	8001706 <_Z18submenu_1_set_timehb+0x102>
	}
	else{
		set_color((current_state*2)-1,GREEN,25);
 80016d6:	4b7f      	ldr	r3, [pc, #508]	; (80018d4 <_Z18submenu_1_set_timehb+0x2d0>)
 80016d8:	781b      	ldrb	r3, [r3, #0]
 80016da:	18db      	adds	r3, r3, r3
 80016dc:	b2db      	uxtb	r3, r3
 80016de:	3b01      	subs	r3, #1
 80016e0:	b2db      	uxtb	r3, r3
 80016e2:	22ff      	movs	r2, #255	; 0xff
 80016e4:	0211      	lsls	r1, r2, #8
 80016e6:	2219      	movs	r2, #25
 80016e8:	0018      	movs	r0, r3
 80016ea:	f7ff fa85 	bl	8000bf8 <_Z9set_colorhmh>
		set_color((current_state*2)-2,GREEN,25);
 80016ee:	4b79      	ldr	r3, [pc, #484]	; (80018d4 <_Z18submenu_1_set_timehb+0x2d0>)
 80016f0:	781b      	ldrb	r3, [r3, #0]
 80016f2:	3b01      	subs	r3, #1
 80016f4:	b2db      	uxtb	r3, r3
 80016f6:	18db      	adds	r3, r3, r3
 80016f8:	b2db      	uxtb	r3, r3
 80016fa:	22ff      	movs	r2, #255	; 0xff
 80016fc:	0211      	lsls	r1, r2, #8
 80016fe:	2219      	movs	r2, #25
 8001700:	0018      	movs	r0, r3
 8001702:	f7ff fa79 	bl	8000bf8 <_Z9set_colorhmh>
	}
	if(timeout(blink_timer)==true){	//500ms loop
 8001706:	4b79      	ldr	r3, [pc, #484]	; (80018ec <_Z18submenu_1_set_timehb+0x2e8>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	0018      	movs	r0, r3
 800170c:	f7ff fc88 	bl	8001020 <timeout>
 8001710:	0003      	movs	r3, r0
 8001712:	3b01      	subs	r3, #1
 8001714:	425a      	negs	r2, r3
 8001716:	4153      	adcs	r3, r2
 8001718:	b2db      	uxtb	r3, r3
 800171a:	2b00      	cmp	r3, #0
 800171c:	d00e      	beq.n	800173c <_Z18submenu_1_set_timehb+0x138>
		blink_timer = start_timer_ms(500);
 800171e:	23fa      	movs	r3, #250	; 0xfa
 8001720:	005b      	lsls	r3, r3, #1
 8001722:	0018      	movs	r0, r3
 8001724:	f7ff fc6c 	bl	8001000 <start_timer_ms>
 8001728:	0002      	movs	r2, r0
 800172a:	4b70      	ldr	r3, [pc, #448]	; (80018ec <_Z18submenu_1_set_timehb+0x2e8>)
 800172c:	601a      	str	r2, [r3, #0]
		blink_state = !blink_state;
 800172e:	4b6c      	ldr	r3, [pc, #432]	; (80018e0 <_Z18submenu_1_set_timehb+0x2dc>)
 8001730:	781b      	ldrb	r3, [r3, #0]
 8001732:	2201      	movs	r2, #1
 8001734:	4053      	eors	r3, r2
 8001736:	b2da      	uxtb	r2, r3
 8001738:	4b69      	ldr	r3, [pc, #420]	; (80018e0 <_Z18submenu_1_set_timehb+0x2dc>)
 800173a:	701a      	strb	r2, [r3, #0]
	}

	//copy time info into local variable for manipulation and checks
	switch(current_state){
 800173c:	4b65      	ldr	r3, [pc, #404]	; (80018d4 <_Z18submenu_1_set_timehb+0x2d0>)
 800173e:	781b      	ldrb	r3, [r3, #0]
 8001740:	2b03      	cmp	r3, #3
 8001742:	d011      	beq.n	8001768 <_Z18submenu_1_set_timehb+0x164>
 8001744:	dc16      	bgt.n	8001774 <_Z18submenu_1_set_timehb+0x170>
 8001746:	2b01      	cmp	r3, #1
 8001748:	d002      	beq.n	8001750 <_Z18submenu_1_set_timehb+0x14c>
 800174a:	2b02      	cmp	r3, #2
 800174c:	d006      	beq.n	800175c <_Z18submenu_1_set_timehb+0x158>
		case 0x1: number_value = data_to_RTC.hours; break;
		case 0x2: number_value = data_to_RTC.minutes; break;
		case 0x3: number_value = data_to_RTC.seconds; break;
		default: break;
 800174e:	e011      	b.n	8001774 <_Z18submenu_1_set_timehb+0x170>
		case 0x1: number_value = data_to_RTC.hours; break;
 8001750:	230f      	movs	r3, #15
 8001752:	18fb      	adds	r3, r7, r3
 8001754:	4a61      	ldr	r2, [pc, #388]	; (80018dc <_Z18submenu_1_set_timehb+0x2d8>)
 8001756:	7892      	ldrb	r2, [r2, #2]
 8001758:	701a      	strb	r2, [r3, #0]
 800175a:	e00c      	b.n	8001776 <_Z18submenu_1_set_timehb+0x172>
		case 0x2: number_value = data_to_RTC.minutes; break;
 800175c:	230f      	movs	r3, #15
 800175e:	18fb      	adds	r3, r7, r3
 8001760:	4a5e      	ldr	r2, [pc, #376]	; (80018dc <_Z18submenu_1_set_timehb+0x2d8>)
 8001762:	7852      	ldrb	r2, [r2, #1]
 8001764:	701a      	strb	r2, [r3, #0]
 8001766:	e006      	b.n	8001776 <_Z18submenu_1_set_timehb+0x172>
		case 0x3: number_value = data_to_RTC.seconds; break;
 8001768:	230f      	movs	r3, #15
 800176a:	18fb      	adds	r3, r7, r3
 800176c:	4a5b      	ldr	r2, [pc, #364]	; (80018dc <_Z18submenu_1_set_timehb+0x2d8>)
 800176e:	7812      	ldrb	r2, [r2, #0]
 8001770:	701a      	strb	r2, [r3, #0]
 8001772:	e000      	b.n	8001776 <_Z18submenu_1_set_timehb+0x172>
		default: break;
 8001774:	46c0      	nop			; (mov r8, r8)
	}

	//change data according to input
	switch(local_input){
 8001776:	1dfb      	adds	r3, r7, #7
 8001778:	781b      	ldrb	r3, [r3, #0]
 800177a:	2b01      	cmp	r3, #1
 800177c:	d002      	beq.n	8001784 <_Z18submenu_1_set_timehb+0x180>
 800177e:	2b02      	cmp	r3, #2
 8001780:	d007      	beq.n	8001792 <_Z18submenu_1_set_timehb+0x18e>
		case 0x1:	number_value++;	break;
		case 0x2:	number_value--;	break;
		default: break;
 8001782:	e00d      	b.n	80017a0 <_Z18submenu_1_set_timehb+0x19c>
		case 0x1:	number_value++;	break;
 8001784:	210f      	movs	r1, #15
 8001786:	187b      	adds	r3, r7, r1
 8001788:	781a      	ldrb	r2, [r3, #0]
 800178a:	187b      	adds	r3, r7, r1
 800178c:	3201      	adds	r2, #1
 800178e:	701a      	strb	r2, [r3, #0]
 8001790:	e006      	b.n	80017a0 <_Z18submenu_1_set_timehb+0x19c>
		case 0x2:	number_value--;	break;
 8001792:	210f      	movs	r1, #15
 8001794:	187b      	adds	r3, r7, r1
 8001796:	781a      	ldrb	r2, [r3, #0]
 8001798:	187b      	adds	r3, r7, r1
 800179a:	3a01      	subs	r2, #1
 800179c:	701a      	strb	r2, [r3, #0]
 800179e:	46c0      	nop			; (mov r8, r8)
	}

	//correction for overrunning of valid value area
	if(((number_value==60) && ((current_state==3) || (current_state==2))) || (number_value==24 && current_state==1))
 80017a0:	230f      	movs	r3, #15
 80017a2:	18fb      	adds	r3, r7, r3
 80017a4:	781b      	ldrb	r3, [r3, #0]
 80017a6:	2b3c      	cmp	r3, #60	; 0x3c
 80017a8:	d107      	bne.n	80017ba <_Z18submenu_1_set_timehb+0x1b6>
 80017aa:	4b4a      	ldr	r3, [pc, #296]	; (80018d4 <_Z18submenu_1_set_timehb+0x2d0>)
 80017ac:	781b      	ldrb	r3, [r3, #0]
 80017ae:	2b03      	cmp	r3, #3
 80017b0:	d00c      	beq.n	80017cc <_Z18submenu_1_set_timehb+0x1c8>
 80017b2:	4b48      	ldr	r3, [pc, #288]	; (80018d4 <_Z18submenu_1_set_timehb+0x2d0>)
 80017b4:	781b      	ldrb	r3, [r3, #0]
 80017b6:	2b02      	cmp	r3, #2
 80017b8:	d008      	beq.n	80017cc <_Z18submenu_1_set_timehb+0x1c8>
 80017ba:	230f      	movs	r3, #15
 80017bc:	18fb      	adds	r3, r7, r3
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	2b18      	cmp	r3, #24
 80017c2:	d107      	bne.n	80017d4 <_Z18submenu_1_set_timehb+0x1d0>
 80017c4:	4b43      	ldr	r3, [pc, #268]	; (80018d4 <_Z18submenu_1_set_timehb+0x2d0>)
 80017c6:	781b      	ldrb	r3, [r3, #0]
 80017c8:	2b01      	cmp	r3, #1
 80017ca:	d103      	bne.n	80017d4 <_Z18submenu_1_set_timehb+0x1d0>
		number_value = 0;
 80017cc:	230f      	movs	r3, #15
 80017ce:	18fb      	adds	r3, r7, r3
 80017d0:	2200      	movs	r2, #0
 80017d2:	701a      	strb	r2, [r3, #0]
	if(number_value==255){
 80017d4:	230f      	movs	r3, #15
 80017d6:	18fb      	adds	r3, r7, r3
 80017d8:	781b      	ldrb	r3, [r3, #0]
 80017da:	2bff      	cmp	r3, #255	; 0xff
 80017dc:	d110      	bne.n	8001800 <_Z18submenu_1_set_timehb+0x1fc>
		if(current_state==3 || current_state==2)
 80017de:	4b3d      	ldr	r3, [pc, #244]	; (80018d4 <_Z18submenu_1_set_timehb+0x2d0>)
 80017e0:	781b      	ldrb	r3, [r3, #0]
 80017e2:	2b03      	cmp	r3, #3
 80017e4:	d003      	beq.n	80017ee <_Z18submenu_1_set_timehb+0x1ea>
 80017e6:	4b3b      	ldr	r3, [pc, #236]	; (80018d4 <_Z18submenu_1_set_timehb+0x2d0>)
 80017e8:	781b      	ldrb	r3, [r3, #0]
 80017ea:	2b02      	cmp	r3, #2
 80017ec:	d104      	bne.n	80017f8 <_Z18submenu_1_set_timehb+0x1f4>
			number_value = 59;
 80017ee:	230f      	movs	r3, #15
 80017f0:	18fb      	adds	r3, r7, r3
 80017f2:	223b      	movs	r2, #59	; 0x3b
 80017f4:	701a      	strb	r2, [r3, #0]
 80017f6:	e003      	b.n	8001800 <_Z18submenu_1_set_timehb+0x1fc>
		else
			number_value = 23;
 80017f8:	230f      	movs	r3, #15
 80017fa:	18fb      	adds	r3, r7, r3
 80017fc:	2217      	movs	r2, #23
 80017fe:	701a      	strb	r2, [r3, #0]
	}

	//write manipulated value back to time struct
	switch(current_state){
 8001800:	4b34      	ldr	r3, [pc, #208]	; (80018d4 <_Z18submenu_1_set_timehb+0x2d0>)
 8001802:	781b      	ldrb	r3, [r3, #0]
 8001804:	2b03      	cmp	r3, #3
 8001806:	d011      	beq.n	800182c <_Z18submenu_1_set_timehb+0x228>
 8001808:	dc16      	bgt.n	8001838 <_Z18submenu_1_set_timehb+0x234>
 800180a:	2b01      	cmp	r3, #1
 800180c:	d002      	beq.n	8001814 <_Z18submenu_1_set_timehb+0x210>
 800180e:	2b02      	cmp	r3, #2
 8001810:	d006      	beq.n	8001820 <_Z18submenu_1_set_timehb+0x21c>
		case 0x1: data_to_RTC.hours = number_value; break;
		case 0x2: data_to_RTC.minutes = number_value; break;
		case 0x3: data_to_RTC.seconds = number_value; break;
		default: break;
 8001812:	e011      	b.n	8001838 <_Z18submenu_1_set_timehb+0x234>
		case 0x1: data_to_RTC.hours = number_value; break;
 8001814:	4b31      	ldr	r3, [pc, #196]	; (80018dc <_Z18submenu_1_set_timehb+0x2d8>)
 8001816:	220f      	movs	r2, #15
 8001818:	18ba      	adds	r2, r7, r2
 800181a:	7812      	ldrb	r2, [r2, #0]
 800181c:	709a      	strb	r2, [r3, #2]
 800181e:	e00c      	b.n	800183a <_Z18submenu_1_set_timehb+0x236>
		case 0x2: data_to_RTC.minutes = number_value; break;
 8001820:	4b2e      	ldr	r3, [pc, #184]	; (80018dc <_Z18submenu_1_set_timehb+0x2d8>)
 8001822:	220f      	movs	r2, #15
 8001824:	18ba      	adds	r2, r7, r2
 8001826:	7812      	ldrb	r2, [r2, #0]
 8001828:	705a      	strb	r2, [r3, #1]
 800182a:	e006      	b.n	800183a <_Z18submenu_1_set_timehb+0x236>
		case 0x3: data_to_RTC.seconds = number_value; break;
 800182c:	4b2b      	ldr	r3, [pc, #172]	; (80018dc <_Z18submenu_1_set_timehb+0x2d8>)
 800182e:	220f      	movs	r2, #15
 8001830:	18ba      	adds	r2, r7, r2
 8001832:	7812      	ldrb	r2, [r2, #0]
 8001834:	701a      	strb	r2, [r3, #0]
 8001836:	e000      	b.n	800183a <_Z18submenu_1_set_timehb+0x236>
		default: break;
 8001838:	46c0      	nop			; (mov r8, r8)
	}

	//display output
	set_number(0, data_to_RTC.hours/10);
 800183a:	4b28      	ldr	r3, [pc, #160]	; (80018dc <_Z18submenu_1_set_timehb+0x2d8>)
 800183c:	789b      	ldrb	r3, [r3, #2]
 800183e:	210a      	movs	r1, #10
 8001840:	0018      	movs	r0, r3
 8001842:	f7fe fc61 	bl	8000108 <__udivsi3>
 8001846:	0003      	movs	r3, r0
 8001848:	b2db      	uxtb	r3, r3
 800184a:	0019      	movs	r1, r3
 800184c:	2000      	movs	r0, #0
 800184e:	f7ff fc1d 	bl	800108c <_Z10set_numberhh>
	set_number(1, data_to_RTC.hours%10);
 8001852:	4b22      	ldr	r3, [pc, #136]	; (80018dc <_Z18submenu_1_set_timehb+0x2d8>)
 8001854:	789b      	ldrb	r3, [r3, #2]
 8001856:	210a      	movs	r1, #10
 8001858:	0018      	movs	r0, r3
 800185a:	f7fe fcdb 	bl	8000214 <__aeabi_uidivmod>
 800185e:	000b      	movs	r3, r1
 8001860:	b2db      	uxtb	r3, r3
 8001862:	0019      	movs	r1, r3
 8001864:	2001      	movs	r0, #1
 8001866:	f7ff fc11 	bl	800108c <_Z10set_numberhh>
	set_number(2, data_to_RTC.minutes/10);
 800186a:	4b1c      	ldr	r3, [pc, #112]	; (80018dc <_Z18submenu_1_set_timehb+0x2d8>)
 800186c:	785b      	ldrb	r3, [r3, #1]
 800186e:	210a      	movs	r1, #10
 8001870:	0018      	movs	r0, r3
 8001872:	f7fe fc49 	bl	8000108 <__udivsi3>
 8001876:	0003      	movs	r3, r0
 8001878:	b2db      	uxtb	r3, r3
 800187a:	0019      	movs	r1, r3
 800187c:	2002      	movs	r0, #2
 800187e:	f7ff fc05 	bl	800108c <_Z10set_numberhh>
	set_number(3, data_to_RTC.minutes%10);
 8001882:	4b16      	ldr	r3, [pc, #88]	; (80018dc <_Z18submenu_1_set_timehb+0x2d8>)
 8001884:	785b      	ldrb	r3, [r3, #1]
 8001886:	210a      	movs	r1, #10
 8001888:	0018      	movs	r0, r3
 800188a:	f7fe fcc3 	bl	8000214 <__aeabi_uidivmod>
 800188e:	000b      	movs	r3, r1
 8001890:	b2db      	uxtb	r3, r3
 8001892:	0019      	movs	r1, r3
 8001894:	2003      	movs	r0, #3
 8001896:	f7ff fbf9 	bl	800108c <_Z10set_numberhh>
	set_number(4, data_to_RTC.seconds/10);
 800189a:	4b10      	ldr	r3, [pc, #64]	; (80018dc <_Z18submenu_1_set_timehb+0x2d8>)
 800189c:	781b      	ldrb	r3, [r3, #0]
 800189e:	210a      	movs	r1, #10
 80018a0:	0018      	movs	r0, r3
 80018a2:	f7fe fc31 	bl	8000108 <__udivsi3>
 80018a6:	0003      	movs	r3, r0
 80018a8:	b2db      	uxtb	r3, r3
 80018aa:	0019      	movs	r1, r3
 80018ac:	2004      	movs	r0, #4
 80018ae:	f7ff fbed 	bl	800108c <_Z10set_numberhh>
	set_number(5, data_to_RTC.seconds%10);
 80018b2:	4b0a      	ldr	r3, [pc, #40]	; (80018dc <_Z18submenu_1_set_timehb+0x2d8>)
 80018b4:	781b      	ldrb	r3, [r3, #0]
 80018b6:	210a      	movs	r1, #10
 80018b8:	0018      	movs	r0, r3
 80018ba:	f7fe fcab 	bl	8000214 <__aeabi_uidivmod>
 80018be:	000b      	movs	r3, r1
 80018c0:	b2db      	uxtb	r3, r3
 80018c2:	0019      	movs	r1, r3
 80018c4:	2005      	movs	r0, #5
 80018c6:	f7ff fbe1 	bl	800108c <_Z10set_numberhh>
}
 80018ca:	46c0      	nop			; (mov r8, r8)
 80018cc:	46bd      	mov	sp, r7
 80018ce:	b004      	add	sp, #16
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	46c0      	nop			; (mov r8, r8)
 80018d4:	2000027c 	.word	0x2000027c
 80018d8:	20000014 	.word	0x20000014
 80018dc:	20000020 	.word	0x20000020
 80018e0:	20000276 	.word	0x20000276
 80018e4:	2000025c 	.word	0x2000025c
 80018e8:	20000270 	.word	0x20000270
 80018ec:	20000278 	.word	0x20000278

080018f0 <_Z18submenu_2_set_datehb>:
/**
 * @brief: function to set new date to RTC | day | date+month | year
 * @param: enter input info 0x1=left; 0x2=right; 0x4=press; 0x8=long press
 * @param: new_entry set true, when menu is entered through menu select
 */
void submenu_2_set_date(uint8_t local_input, bool new_entry){
 80018f0:	b590      	push	{r4, r7, lr}
 80018f2:	b085      	sub	sp, #20
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	0002      	movs	r2, r0
 80018f8:	1dfb      	adds	r3, r7, #7
 80018fa:	701a      	strb	r2, [r3, #0]
 80018fc:	1dbb      	adds	r3, r7, #6
 80018fe:	1c0a      	adds	r2, r1, #0
 8001900:	701a      	strb	r2, [r3, #0]
	uint16_t value = 0;
 8001902:	230e      	movs	r3, #14
 8001904:	18fb      	adds	r3, r7, r3
 8001906:	2200      	movs	r2, #0
 8001908:	801a      	strh	r2, [r3, #0]
	static uint32_t blink_timer = 0;
	static uint8_t current_state = 0;
	static uint16_t val_min[4]={0,0,0,1899};
	static uint16_t val_max[4]={8,32,13,2101};

	if(new_entry == true){
 800190a:	1dbb      	adds	r3, r7, #6
 800190c:	781b      	ldrb	r3, [r3, #0]
 800190e:	2b01      	cmp	r3, #1
 8001910:	d115      	bne.n	800193e <_Z18submenu_2_set_datehb+0x4e>
		current_state = 1;
 8001912:	4b9c      	ldr	r3, [pc, #624]	; (8001b84 <_Z18submenu_2_set_datehb+0x294>)
 8001914:	2201      	movs	r2, #1
 8001916:	701a      	strb	r2, [r3, #0]
		data_to_RTC.day = data_from_RTC.day;
 8001918:	4b9b      	ldr	r3, [pc, #620]	; (8001b88 <_Z18submenu_2_set_datehb+0x298>)
 800191a:	78da      	ldrb	r2, [r3, #3]
 800191c:	4b9b      	ldr	r3, [pc, #620]	; (8001b8c <_Z18submenu_2_set_datehb+0x29c>)
 800191e:	70da      	strb	r2, [r3, #3]
		data_to_RTC.date = data_from_RTC.date;
 8001920:	4b99      	ldr	r3, [pc, #612]	; (8001b88 <_Z18submenu_2_set_datehb+0x298>)
 8001922:	791a      	ldrb	r2, [r3, #4]
 8001924:	4b99      	ldr	r3, [pc, #612]	; (8001b8c <_Z18submenu_2_set_datehb+0x29c>)
 8001926:	711a      	strb	r2, [r3, #4]
		data_to_RTC.month = data_from_RTC.month;
 8001928:	4b97      	ldr	r3, [pc, #604]	; (8001b88 <_Z18submenu_2_set_datehb+0x298>)
 800192a:	795a      	ldrb	r2, [r3, #5]
 800192c:	4b97      	ldr	r3, [pc, #604]	; (8001b8c <_Z18submenu_2_set_datehb+0x29c>)
 800192e:	715a      	strb	r2, [r3, #5]
		data_to_RTC.year = data_from_RTC.year;
 8001930:	4b95      	ldr	r3, [pc, #596]	; (8001b88 <_Z18submenu_2_set_datehb+0x298>)
 8001932:	88da      	ldrh	r2, [r3, #6]
 8001934:	4b95      	ldr	r3, [pc, #596]	; (8001b8c <_Z18submenu_2_set_datehb+0x29c>)
 8001936:	80da      	strh	r2, [r3, #6]
		blink_state = false;
 8001938:	4b95      	ldr	r3, [pc, #596]	; (8001b90 <_Z18submenu_2_set_datehb+0x2a0>)
 800193a:	2200      	movs	r2, #0
 800193c:	701a      	strb	r2, [r3, #0]
	}

	//skip setting for seconds, they can't be shown anyway
	if(local_input==0x4){
 800193e:	1dfb      	adds	r3, r7, #7
 8001940:	781b      	ldrb	r3, [r3, #0]
 8001942:	2b04      	cmp	r3, #4
 8001944:	d10b      	bne.n	800195e <_Z18submenu_2_set_datehb+0x6e>
		current_state++;
 8001946:	4b8f      	ldr	r3, [pc, #572]	; (8001b84 <_Z18submenu_2_set_datehb+0x294>)
 8001948:	781b      	ldrb	r3, [r3, #0]
 800194a:	3301      	adds	r3, #1
 800194c:	b2da      	uxtb	r2, r3
 800194e:	4b8d      	ldr	r3, [pc, #564]	; (8001b84 <_Z18submenu_2_set_datehb+0x294>)
 8001950:	701a      	strb	r2, [r3, #0]
		local_input=0;
 8001952:	1dfb      	adds	r3, r7, #7
 8001954:	2200      	movs	r2, #0
 8001956:	701a      	strb	r2, [r3, #0]
		blink_state = false;
 8001958:	4b8d      	ldr	r3, [pc, #564]	; (8001b90 <_Z18submenu_2_set_datehb+0x2a0>)
 800195a:	2200      	movs	r2, #0
 800195c:	701a      	strb	r2, [r3, #0]
	}

	//leave setting and safe changes - go back to menu selection
	if(current_state == 5){
 800195e:	4b89      	ldr	r3, [pc, #548]	; (8001b84 <_Z18submenu_2_set_datehb+0x294>)
 8001960:	781b      	ldrb	r3, [r3, #0]
 8001962:	2b05      	cmp	r3, #5
 8001964:	d105      	bne.n	8001972 <_Z18submenu_2_set_datehb+0x82>
		current_menu = 9;
 8001966:	4b8b      	ldr	r3, [pc, #556]	; (8001b94 <_Z18submenu_2_set_datehb+0x2a4>)
 8001968:	2209      	movs	r2, #9
 800196a:	701a      	strb	r2, [r3, #0]
		data_to_RTC.new_data = 2;	//2 means new date data
 800196c:	4b87      	ldr	r3, [pc, #540]	; (8001b8c <_Z18submenu_2_set_datehb+0x29c>)
 800196e:	2202      	movs	r2, #2
 8001970:	729a      	strb	r2, [r3, #10]
		//TODO: add animation for safed data
	}

	//blink active digits
	uint16_t blink_color = 0;
 8001972:	210c      	movs	r1, #12
 8001974:	187b      	adds	r3, r7, r1
 8001976:	2200      	movs	r2, #0
 8001978:	801a      	strh	r2, [r3, #0]
	if(blink_state==true)
 800197a:	4b85      	ldr	r3, [pc, #532]	; (8001b90 <_Z18submenu_2_set_datehb+0x2a0>)
 800197c:	781b      	ldrb	r3, [r3, #0]
 800197e:	2b01      	cmp	r3, #1
 8001980:	d103      	bne.n	800198a <_Z18submenu_2_set_datehb+0x9a>
		blink_color = GREEN;
 8001982:	187b      	adds	r3, r7, r1
 8001984:	4a84      	ldr	r2, [pc, #528]	; (8001b98 <_Z18submenu_2_set_datehb+0x2a8>)
 8001986:	801a      	strh	r2, [r3, #0]
 8001988:	e003      	b.n	8001992 <_Z18submenu_2_set_datehb+0xa2>
	else
		blink_color = 0;
 800198a:	230c      	movs	r3, #12
 800198c:	18fb      	adds	r3, r7, r3
 800198e:	2200      	movs	r2, #0
 8001990:	801a      	strh	r2, [r3, #0]

	if(current_state==1)
 8001992:	4b7c      	ldr	r3, [pc, #496]	; (8001b84 <_Z18submenu_2_set_datehb+0x294>)
 8001994:	781b      	ldrb	r3, [r3, #0]
 8001996:	2b01      	cmp	r3, #1
 8001998:	d107      	bne.n	80019aa <_Z18submenu_2_set_datehb+0xba>
		set_color(1,blink_color,25);
 800199a:	230c      	movs	r3, #12
 800199c:	18fb      	adds	r3, r7, r3
 800199e:	881b      	ldrh	r3, [r3, #0]
 80019a0:	2219      	movs	r2, #25
 80019a2:	0019      	movs	r1, r3
 80019a4:	2001      	movs	r0, #1
 80019a6:	f7ff f927 	bl	8000bf8 <_Z9set_colorhmh>
	if(current_state==2){
 80019aa:	4b76      	ldr	r3, [pc, #472]	; (8001b84 <_Z18submenu_2_set_datehb+0x294>)
 80019ac:	781b      	ldrb	r3, [r3, #0]
 80019ae:	2b02      	cmp	r3, #2
 80019b0:	d10e      	bne.n	80019d0 <_Z18submenu_2_set_datehb+0xe0>
		set_color(0,blink_color,25);
 80019b2:	240c      	movs	r4, #12
 80019b4:	193b      	adds	r3, r7, r4
 80019b6:	881b      	ldrh	r3, [r3, #0]
 80019b8:	2219      	movs	r2, #25
 80019ba:	0019      	movs	r1, r3
 80019bc:	2000      	movs	r0, #0
 80019be:	f7ff f91b 	bl	8000bf8 <_Z9set_colorhmh>
		set_color(1,blink_color,25);
 80019c2:	193b      	adds	r3, r7, r4
 80019c4:	881b      	ldrh	r3, [r3, #0]
 80019c6:	2219      	movs	r2, #25
 80019c8:	0019      	movs	r1, r3
 80019ca:	2001      	movs	r0, #1
 80019cc:	f7ff f914 	bl	8000bf8 <_Z9set_colorhmh>
	}
	if(current_state==3){
 80019d0:	4b6c      	ldr	r3, [pc, #432]	; (8001b84 <_Z18submenu_2_set_datehb+0x294>)
 80019d2:	781b      	ldrb	r3, [r3, #0]
 80019d4:	2b03      	cmp	r3, #3
 80019d6:	d10e      	bne.n	80019f6 <_Z18submenu_2_set_datehb+0x106>
		set_color(2,blink_color,25);
 80019d8:	240c      	movs	r4, #12
 80019da:	193b      	adds	r3, r7, r4
 80019dc:	881b      	ldrh	r3, [r3, #0]
 80019de:	2219      	movs	r2, #25
 80019e0:	0019      	movs	r1, r3
 80019e2:	2002      	movs	r0, #2
 80019e4:	f7ff f908 	bl	8000bf8 <_Z9set_colorhmh>
		set_color(3,blink_color,25);
 80019e8:	193b      	adds	r3, r7, r4
 80019ea:	881b      	ldrh	r3, [r3, #0]
 80019ec:	2219      	movs	r2, #25
 80019ee:	0019      	movs	r1, r3
 80019f0:	2003      	movs	r0, #3
 80019f2:	f7ff f901 	bl	8000bf8 <_Z9set_colorhmh>
	}
	if(current_state==4){
 80019f6:	4b63      	ldr	r3, [pc, #396]	; (8001b84 <_Z18submenu_2_set_datehb+0x294>)
 80019f8:	781b      	ldrb	r3, [r3, #0]
 80019fa:	2b04      	cmp	r3, #4
 80019fc:	d11c      	bne.n	8001a38 <_Z18submenu_2_set_datehb+0x148>
		set_color(0,blink_color,25);
 80019fe:	240c      	movs	r4, #12
 8001a00:	193b      	adds	r3, r7, r4
 8001a02:	881b      	ldrh	r3, [r3, #0]
 8001a04:	2219      	movs	r2, #25
 8001a06:	0019      	movs	r1, r3
 8001a08:	2000      	movs	r0, #0
 8001a0a:	f7ff f8f5 	bl	8000bf8 <_Z9set_colorhmh>
		set_color(1,blink_color,25);
 8001a0e:	193b      	adds	r3, r7, r4
 8001a10:	881b      	ldrh	r3, [r3, #0]
 8001a12:	2219      	movs	r2, #25
 8001a14:	0019      	movs	r1, r3
 8001a16:	2001      	movs	r0, #1
 8001a18:	f7ff f8ee 	bl	8000bf8 <_Z9set_colorhmh>
		set_color(2,blink_color,25);
 8001a1c:	193b      	adds	r3, r7, r4
 8001a1e:	881b      	ldrh	r3, [r3, #0]
 8001a20:	2219      	movs	r2, #25
 8001a22:	0019      	movs	r1, r3
 8001a24:	2002      	movs	r0, #2
 8001a26:	f7ff f8e7 	bl	8000bf8 <_Z9set_colorhmh>
		set_color(3,blink_color,25);
 8001a2a:	193b      	adds	r3, r7, r4
 8001a2c:	881b      	ldrh	r3, [r3, #0]
 8001a2e:	2219      	movs	r2, #25
 8001a30:	0019      	movs	r1, r3
 8001a32:	2003      	movs	r0, #3
 8001a34:	f7ff f8e0 	bl	8000bf8 <_Z9set_colorhmh>
	}

	if(timeout(blink_timer)==true){	//500ms loop
 8001a38:	4b58      	ldr	r3, [pc, #352]	; (8001b9c <_Z18submenu_2_set_datehb+0x2ac>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	0018      	movs	r0, r3
 8001a3e:	f7ff faef 	bl	8001020 <timeout>
 8001a42:	0003      	movs	r3, r0
 8001a44:	3b01      	subs	r3, #1
 8001a46:	425a      	negs	r2, r3
 8001a48:	4153      	adcs	r3, r2
 8001a4a:	b2db      	uxtb	r3, r3
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d00e      	beq.n	8001a6e <_Z18submenu_2_set_datehb+0x17e>
		blink_timer = start_timer_ms(500);
 8001a50:	23fa      	movs	r3, #250	; 0xfa
 8001a52:	005b      	lsls	r3, r3, #1
 8001a54:	0018      	movs	r0, r3
 8001a56:	f7ff fad3 	bl	8001000 <start_timer_ms>
 8001a5a:	0002      	movs	r2, r0
 8001a5c:	4b4f      	ldr	r3, [pc, #316]	; (8001b9c <_Z18submenu_2_set_datehb+0x2ac>)
 8001a5e:	601a      	str	r2, [r3, #0]
		blink_state = !blink_state;
 8001a60:	4b4b      	ldr	r3, [pc, #300]	; (8001b90 <_Z18submenu_2_set_datehb+0x2a0>)
 8001a62:	781b      	ldrb	r3, [r3, #0]
 8001a64:	2201      	movs	r2, #1
 8001a66:	4053      	eors	r3, r2
 8001a68:	b2da      	uxtb	r2, r3
 8001a6a:	4b49      	ldr	r3, [pc, #292]	; (8001b90 <_Z18submenu_2_set_datehb+0x2a0>)
 8001a6c:	701a      	strb	r2, [r3, #0]
	}

	//copy time info into local variable for manipulation and checks
	switch(current_state){
 8001a6e:	4b45      	ldr	r3, [pc, #276]	; (8001b84 <_Z18submenu_2_set_datehb+0x294>)
 8001a70:	781b      	ldrb	r3, [r3, #0]
 8001a72:	2b04      	cmp	r3, #4
 8001a74:	d01a      	beq.n	8001aac <_Z18submenu_2_set_datehb+0x1bc>
 8001a76:	dc1f      	bgt.n	8001ab8 <_Z18submenu_2_set_datehb+0x1c8>
 8001a78:	2b03      	cmp	r3, #3
 8001a7a:	d011      	beq.n	8001aa0 <_Z18submenu_2_set_datehb+0x1b0>
 8001a7c:	dc1c      	bgt.n	8001ab8 <_Z18submenu_2_set_datehb+0x1c8>
 8001a7e:	2b01      	cmp	r3, #1
 8001a80:	d002      	beq.n	8001a88 <_Z18submenu_2_set_datehb+0x198>
 8001a82:	2b02      	cmp	r3, #2
 8001a84:	d006      	beq.n	8001a94 <_Z18submenu_2_set_datehb+0x1a4>
		case 0x1: value = data_to_RTC.day; break;
		case 0x2: value = data_to_RTC.date; break;
		case 0x3: value = data_to_RTC.month; break;
		case 0x4: value = data_to_RTC.year; break;
		default: break;
 8001a86:	e017      	b.n	8001ab8 <_Z18submenu_2_set_datehb+0x1c8>
		case 0x1: value = data_to_RTC.day; break;
 8001a88:	4b40      	ldr	r3, [pc, #256]	; (8001b8c <_Z18submenu_2_set_datehb+0x29c>)
 8001a8a:	78da      	ldrb	r2, [r3, #3]
 8001a8c:	230e      	movs	r3, #14
 8001a8e:	18fb      	adds	r3, r7, r3
 8001a90:	801a      	strh	r2, [r3, #0]
 8001a92:	e012      	b.n	8001aba <_Z18submenu_2_set_datehb+0x1ca>
		case 0x2: value = data_to_RTC.date; break;
 8001a94:	4b3d      	ldr	r3, [pc, #244]	; (8001b8c <_Z18submenu_2_set_datehb+0x29c>)
 8001a96:	791a      	ldrb	r2, [r3, #4]
 8001a98:	230e      	movs	r3, #14
 8001a9a:	18fb      	adds	r3, r7, r3
 8001a9c:	801a      	strh	r2, [r3, #0]
 8001a9e:	e00c      	b.n	8001aba <_Z18submenu_2_set_datehb+0x1ca>
		case 0x3: value = data_to_RTC.month; break;
 8001aa0:	4b3a      	ldr	r3, [pc, #232]	; (8001b8c <_Z18submenu_2_set_datehb+0x29c>)
 8001aa2:	795a      	ldrb	r2, [r3, #5]
 8001aa4:	230e      	movs	r3, #14
 8001aa6:	18fb      	adds	r3, r7, r3
 8001aa8:	801a      	strh	r2, [r3, #0]
 8001aaa:	e006      	b.n	8001aba <_Z18submenu_2_set_datehb+0x1ca>
		case 0x4: value = data_to_RTC.year; break;
 8001aac:	230e      	movs	r3, #14
 8001aae:	18fb      	adds	r3, r7, r3
 8001ab0:	4a36      	ldr	r2, [pc, #216]	; (8001b8c <_Z18submenu_2_set_datehb+0x29c>)
 8001ab2:	88d2      	ldrh	r2, [r2, #6]
 8001ab4:	801a      	strh	r2, [r3, #0]
 8001ab6:	e000      	b.n	8001aba <_Z18submenu_2_set_datehb+0x1ca>
		default: break;
 8001ab8:	46c0      	nop			; (mov r8, r8)
	}

	//change data according to input
	switch(local_input){
 8001aba:	1dfb      	adds	r3, r7, #7
 8001abc:	781b      	ldrb	r3, [r3, #0]
 8001abe:	2b01      	cmp	r3, #1
 8001ac0:	d002      	beq.n	8001ac8 <_Z18submenu_2_set_datehb+0x1d8>
 8001ac2:	2b02      	cmp	r3, #2
 8001ac4:	d007      	beq.n	8001ad6 <_Z18submenu_2_set_datehb+0x1e6>
		case 0x1:	value++;	break;
		case 0x2:	value--;	break;
		default: break;
 8001ac6:	e00d      	b.n	8001ae4 <_Z18submenu_2_set_datehb+0x1f4>
		case 0x1:	value++;	break;
 8001ac8:	210e      	movs	r1, #14
 8001aca:	187b      	adds	r3, r7, r1
 8001acc:	881a      	ldrh	r2, [r3, #0]
 8001ace:	187b      	adds	r3, r7, r1
 8001ad0:	3201      	adds	r2, #1
 8001ad2:	801a      	strh	r2, [r3, #0]
 8001ad4:	e006      	b.n	8001ae4 <_Z18submenu_2_set_datehb+0x1f4>
		case 0x2:	value--;	break;
 8001ad6:	210e      	movs	r1, #14
 8001ad8:	187b      	adds	r3, r7, r1
 8001ada:	881a      	ldrh	r2, [r3, #0]
 8001adc:	187b      	adds	r3, r7, r1
 8001ade:	3a01      	subs	r2, #1
 8001ae0:	801a      	strh	r2, [r3, #0]
 8001ae2:	46c0      	nop			; (mov r8, r8)
	}

	//correction for overrunning of valid value area
	if(value==val_max[current_state-1])
 8001ae4:	4b27      	ldr	r3, [pc, #156]	; (8001b84 <_Z18submenu_2_set_datehb+0x294>)
 8001ae6:	781b      	ldrb	r3, [r3, #0]
 8001ae8:	1e5a      	subs	r2, r3, #1
 8001aea:	4b2d      	ldr	r3, [pc, #180]	; (8001ba0 <_Z18submenu_2_set_datehb+0x2b0>)
 8001aec:	0052      	lsls	r2, r2, #1
 8001aee:	5ad3      	ldrh	r3, [r2, r3]
 8001af0:	210e      	movs	r1, #14
 8001af2:	187a      	adds	r2, r7, r1
 8001af4:	8812      	ldrh	r2, [r2, #0]
 8001af6:	429a      	cmp	r2, r3
 8001af8:	d108      	bne.n	8001b0c <_Z18submenu_2_set_datehb+0x21c>
		value = val_min[current_state-1]+1;
 8001afa:	4b22      	ldr	r3, [pc, #136]	; (8001b84 <_Z18submenu_2_set_datehb+0x294>)
 8001afc:	781b      	ldrb	r3, [r3, #0]
 8001afe:	1e5a      	subs	r2, r3, #1
 8001b00:	4b28      	ldr	r3, [pc, #160]	; (8001ba4 <_Z18submenu_2_set_datehb+0x2b4>)
 8001b02:	0052      	lsls	r2, r2, #1
 8001b04:	5ad2      	ldrh	r2, [r2, r3]
 8001b06:	187b      	adds	r3, r7, r1
 8001b08:	3201      	adds	r2, #1
 8001b0a:	801a      	strh	r2, [r3, #0]
	if(value==val_min[current_state-1])
 8001b0c:	4b1d      	ldr	r3, [pc, #116]	; (8001b84 <_Z18submenu_2_set_datehb+0x294>)
 8001b0e:	781b      	ldrb	r3, [r3, #0]
 8001b10:	1e5a      	subs	r2, r3, #1
 8001b12:	4b24      	ldr	r3, [pc, #144]	; (8001ba4 <_Z18submenu_2_set_datehb+0x2b4>)
 8001b14:	0052      	lsls	r2, r2, #1
 8001b16:	5ad3      	ldrh	r3, [r2, r3]
 8001b18:	210e      	movs	r1, #14
 8001b1a:	187a      	adds	r2, r7, r1
 8001b1c:	8812      	ldrh	r2, [r2, #0]
 8001b1e:	429a      	cmp	r2, r3
 8001b20:	d108      	bne.n	8001b34 <_Z18submenu_2_set_datehb+0x244>
		value = val_max[current_state-1]-1;
 8001b22:	4b18      	ldr	r3, [pc, #96]	; (8001b84 <_Z18submenu_2_set_datehb+0x294>)
 8001b24:	781b      	ldrb	r3, [r3, #0]
 8001b26:	1e5a      	subs	r2, r3, #1
 8001b28:	4b1d      	ldr	r3, [pc, #116]	; (8001ba0 <_Z18submenu_2_set_datehb+0x2b0>)
 8001b2a:	0052      	lsls	r2, r2, #1
 8001b2c:	5ad2      	ldrh	r2, [r2, r3]
 8001b2e:	187b      	adds	r3, r7, r1
 8001b30:	3a01      	subs	r2, #1
 8001b32:	801a      	strh	r2, [r3, #0]

	//write manipulated value back to time struct
	switch(current_state){
 8001b34:	4b13      	ldr	r3, [pc, #76]	; (8001b84 <_Z18submenu_2_set_datehb+0x294>)
 8001b36:	781b      	ldrb	r3, [r3, #0]
 8001b38:	2b04      	cmp	r3, #4
 8001b3a:	d01d      	beq.n	8001b78 <_Z18submenu_2_set_datehb+0x288>
 8001b3c:	dc34      	bgt.n	8001ba8 <_Z18submenu_2_set_datehb+0x2b8>
 8001b3e:	2b03      	cmp	r3, #3
 8001b40:	d013      	beq.n	8001b6a <_Z18submenu_2_set_datehb+0x27a>
 8001b42:	dc31      	bgt.n	8001ba8 <_Z18submenu_2_set_datehb+0x2b8>
 8001b44:	2b01      	cmp	r3, #1
 8001b46:	d002      	beq.n	8001b4e <_Z18submenu_2_set_datehb+0x25e>
 8001b48:	2b02      	cmp	r3, #2
 8001b4a:	d007      	beq.n	8001b5c <_Z18submenu_2_set_datehb+0x26c>
		case 0x1: data_to_RTC.day = value; break;
		case 0x2: data_to_RTC.date = value; break;
		case 0x3: data_to_RTC.month = value; break;
		case 0x4: data_to_RTC.year = value; break;
		default: break;
 8001b4c:	e02c      	b.n	8001ba8 <_Z18submenu_2_set_datehb+0x2b8>
		case 0x1: data_to_RTC.day = value; break;
 8001b4e:	230e      	movs	r3, #14
 8001b50:	18fb      	adds	r3, r7, r3
 8001b52:	881b      	ldrh	r3, [r3, #0]
 8001b54:	b2da      	uxtb	r2, r3
 8001b56:	4b0d      	ldr	r3, [pc, #52]	; (8001b8c <_Z18submenu_2_set_datehb+0x29c>)
 8001b58:	70da      	strb	r2, [r3, #3]
 8001b5a:	e026      	b.n	8001baa <_Z18submenu_2_set_datehb+0x2ba>
		case 0x2: data_to_RTC.date = value; break;
 8001b5c:	230e      	movs	r3, #14
 8001b5e:	18fb      	adds	r3, r7, r3
 8001b60:	881b      	ldrh	r3, [r3, #0]
 8001b62:	b2da      	uxtb	r2, r3
 8001b64:	4b09      	ldr	r3, [pc, #36]	; (8001b8c <_Z18submenu_2_set_datehb+0x29c>)
 8001b66:	711a      	strb	r2, [r3, #4]
 8001b68:	e01f      	b.n	8001baa <_Z18submenu_2_set_datehb+0x2ba>
		case 0x3: data_to_RTC.month = value; break;
 8001b6a:	230e      	movs	r3, #14
 8001b6c:	18fb      	adds	r3, r7, r3
 8001b6e:	881b      	ldrh	r3, [r3, #0]
 8001b70:	b2da      	uxtb	r2, r3
 8001b72:	4b06      	ldr	r3, [pc, #24]	; (8001b8c <_Z18submenu_2_set_datehb+0x29c>)
 8001b74:	715a      	strb	r2, [r3, #5]
 8001b76:	e018      	b.n	8001baa <_Z18submenu_2_set_datehb+0x2ba>
		case 0x4: data_to_RTC.year = value; break;
 8001b78:	4b04      	ldr	r3, [pc, #16]	; (8001b8c <_Z18submenu_2_set_datehb+0x29c>)
 8001b7a:	220e      	movs	r2, #14
 8001b7c:	18ba      	adds	r2, r7, r2
 8001b7e:	8812      	ldrh	r2, [r2, #0]
 8001b80:	80da      	strh	r2, [r3, #6]
 8001b82:	e012      	b.n	8001baa <_Z18submenu_2_set_datehb+0x2ba>
 8001b84:	20000284 	.word	0x20000284
 8001b88:	20000014 	.word	0x20000014
 8001b8c:	20000020 	.word	0x20000020
 8001b90:	2000027d 	.word	0x2000027d
 8001b94:	20000270 	.word	0x20000270
 8001b98:	ffffff00 	.word	0xffffff00
 8001b9c:	20000280 	.word	0x20000280
 8001ba0:	20000008 	.word	0x20000008
 8001ba4:	20000000 	.word	0x20000000
		default: break;
 8001ba8:	46c0      	nop			; (mov r8, r8)
	}

	//display output
	if(current_state == 1){	//day
 8001baa:	4b45      	ldr	r3, [pc, #276]	; (8001cc0 <_Z18submenu_2_set_datehb+0x3d0>)
 8001bac:	781b      	ldrb	r3, [r3, #0]
 8001bae:	2b01      	cmp	r3, #1
 8001bb0:	d105      	bne.n	8001bbe <_Z18submenu_2_set_datehb+0x2ce>
		set_number(1,data_to_RTC.day);
 8001bb2:	4b44      	ldr	r3, [pc, #272]	; (8001cc4 <_Z18submenu_2_set_datehb+0x3d4>)
 8001bb4:	78db      	ldrb	r3, [r3, #3]
 8001bb6:	0019      	movs	r1, r3
 8001bb8:	2001      	movs	r0, #1
 8001bba:	f7ff fa67 	bl	800108c <_Z10set_numberhh>
	}
	if(current_state == 2 || current_state == 3){	//date+month
 8001bbe:	4b40      	ldr	r3, [pc, #256]	; (8001cc0 <_Z18submenu_2_set_datehb+0x3d0>)
 8001bc0:	781b      	ldrb	r3, [r3, #0]
 8001bc2:	2b02      	cmp	r3, #2
 8001bc4:	d003      	beq.n	8001bce <_Z18submenu_2_set_datehb+0x2de>
 8001bc6:	4b3e      	ldr	r3, [pc, #248]	; (8001cc0 <_Z18submenu_2_set_datehb+0x3d0>)
 8001bc8:	781b      	ldrb	r3, [r3, #0]
 8001bca:	2b03      	cmp	r3, #3
 8001bcc:	d12f      	bne.n	8001c2e <_Z18submenu_2_set_datehb+0x33e>
		set_number(0,data_to_RTC.date/10);
 8001bce:	4b3d      	ldr	r3, [pc, #244]	; (8001cc4 <_Z18submenu_2_set_datehb+0x3d4>)
 8001bd0:	791b      	ldrb	r3, [r3, #4]
 8001bd2:	210a      	movs	r1, #10
 8001bd4:	0018      	movs	r0, r3
 8001bd6:	f7fe fa97 	bl	8000108 <__udivsi3>
 8001bda:	0003      	movs	r3, r0
 8001bdc:	b2db      	uxtb	r3, r3
 8001bde:	0019      	movs	r1, r3
 8001be0:	2000      	movs	r0, #0
 8001be2:	f7ff fa53 	bl	800108c <_Z10set_numberhh>
		set_number(1,data_to_RTC.date%10);
 8001be6:	4b37      	ldr	r3, [pc, #220]	; (8001cc4 <_Z18submenu_2_set_datehb+0x3d4>)
 8001be8:	791b      	ldrb	r3, [r3, #4]
 8001bea:	210a      	movs	r1, #10
 8001bec:	0018      	movs	r0, r3
 8001bee:	f7fe fb11 	bl	8000214 <__aeabi_uidivmod>
 8001bf2:	000b      	movs	r3, r1
 8001bf4:	b2db      	uxtb	r3, r3
 8001bf6:	0019      	movs	r1, r3
 8001bf8:	2001      	movs	r0, #1
 8001bfa:	f7ff fa47 	bl	800108c <_Z10set_numberhh>
		set_number(2,data_to_RTC.month/10);
 8001bfe:	4b31      	ldr	r3, [pc, #196]	; (8001cc4 <_Z18submenu_2_set_datehb+0x3d4>)
 8001c00:	795b      	ldrb	r3, [r3, #5]
 8001c02:	210a      	movs	r1, #10
 8001c04:	0018      	movs	r0, r3
 8001c06:	f7fe fa7f 	bl	8000108 <__udivsi3>
 8001c0a:	0003      	movs	r3, r0
 8001c0c:	b2db      	uxtb	r3, r3
 8001c0e:	0019      	movs	r1, r3
 8001c10:	2002      	movs	r0, #2
 8001c12:	f7ff fa3b 	bl	800108c <_Z10set_numberhh>
		set_number(3,data_to_RTC.month%10);
 8001c16:	4b2b      	ldr	r3, [pc, #172]	; (8001cc4 <_Z18submenu_2_set_datehb+0x3d4>)
 8001c18:	795b      	ldrb	r3, [r3, #5]
 8001c1a:	210a      	movs	r1, #10
 8001c1c:	0018      	movs	r0, r3
 8001c1e:	f7fe faf9 	bl	8000214 <__aeabi_uidivmod>
 8001c22:	000b      	movs	r3, r1
 8001c24:	b2db      	uxtb	r3, r3
 8001c26:	0019      	movs	r1, r3
 8001c28:	2003      	movs	r0, #3
 8001c2a:	f7ff fa2f 	bl	800108c <_Z10set_numberhh>
	}
	if(current_state == 4){	//year
 8001c2e:	4b24      	ldr	r3, [pc, #144]	; (8001cc0 <_Z18submenu_2_set_datehb+0x3d0>)
 8001c30:	781b      	ldrb	r3, [r3, #0]
 8001c32:	2b04      	cmp	r3, #4
 8001c34:	d140      	bne.n	8001cb8 <_Z18submenu_2_set_datehb+0x3c8>
		set_number(0,data_to_RTC.year/1000);
 8001c36:	4b23      	ldr	r3, [pc, #140]	; (8001cc4 <_Z18submenu_2_set_datehb+0x3d4>)
 8001c38:	88db      	ldrh	r3, [r3, #6]
 8001c3a:	22fa      	movs	r2, #250	; 0xfa
 8001c3c:	0091      	lsls	r1, r2, #2
 8001c3e:	0018      	movs	r0, r3
 8001c40:	f7fe fa62 	bl	8000108 <__udivsi3>
 8001c44:	0003      	movs	r3, r0
 8001c46:	b29b      	uxth	r3, r3
 8001c48:	b2db      	uxtb	r3, r3
 8001c4a:	0019      	movs	r1, r3
 8001c4c:	2000      	movs	r0, #0
 8001c4e:	f7ff fa1d 	bl	800108c <_Z10set_numberhh>
		set_number(1,(data_to_RTC.year/100)%10);
 8001c52:	4b1c      	ldr	r3, [pc, #112]	; (8001cc4 <_Z18submenu_2_set_datehb+0x3d4>)
 8001c54:	88db      	ldrh	r3, [r3, #6]
 8001c56:	2164      	movs	r1, #100	; 0x64
 8001c58:	0018      	movs	r0, r3
 8001c5a:	f7fe fa55 	bl	8000108 <__udivsi3>
 8001c5e:	0003      	movs	r3, r0
 8001c60:	b29b      	uxth	r3, r3
 8001c62:	210a      	movs	r1, #10
 8001c64:	0018      	movs	r0, r3
 8001c66:	f7fe fad5 	bl	8000214 <__aeabi_uidivmod>
 8001c6a:	000b      	movs	r3, r1
 8001c6c:	b29b      	uxth	r3, r3
 8001c6e:	b2db      	uxtb	r3, r3
 8001c70:	0019      	movs	r1, r3
 8001c72:	2001      	movs	r0, #1
 8001c74:	f7ff fa0a 	bl	800108c <_Z10set_numberhh>
		set_number(2,(data_to_RTC.year/10)%10);
 8001c78:	4b12      	ldr	r3, [pc, #72]	; (8001cc4 <_Z18submenu_2_set_datehb+0x3d4>)
 8001c7a:	88db      	ldrh	r3, [r3, #6]
 8001c7c:	210a      	movs	r1, #10
 8001c7e:	0018      	movs	r0, r3
 8001c80:	f7fe fa42 	bl	8000108 <__udivsi3>
 8001c84:	0003      	movs	r3, r0
 8001c86:	b29b      	uxth	r3, r3
 8001c88:	210a      	movs	r1, #10
 8001c8a:	0018      	movs	r0, r3
 8001c8c:	f7fe fac2 	bl	8000214 <__aeabi_uidivmod>
 8001c90:	000b      	movs	r3, r1
 8001c92:	b29b      	uxth	r3, r3
 8001c94:	b2db      	uxtb	r3, r3
 8001c96:	0019      	movs	r1, r3
 8001c98:	2002      	movs	r0, #2
 8001c9a:	f7ff f9f7 	bl	800108c <_Z10set_numberhh>
		set_number(3,data_to_RTC.year%10);
 8001c9e:	4b09      	ldr	r3, [pc, #36]	; (8001cc4 <_Z18submenu_2_set_datehb+0x3d4>)
 8001ca0:	88db      	ldrh	r3, [r3, #6]
 8001ca2:	210a      	movs	r1, #10
 8001ca4:	0018      	movs	r0, r3
 8001ca6:	f7fe fab5 	bl	8000214 <__aeabi_uidivmod>
 8001caa:	000b      	movs	r3, r1
 8001cac:	b29b      	uxth	r3, r3
 8001cae:	b2db      	uxtb	r3, r3
 8001cb0:	0019      	movs	r1, r3
 8001cb2:	2003      	movs	r0, #3
 8001cb4:	f7ff f9ea 	bl	800108c <_Z10set_numberhh>
	}
}
 8001cb8:	46c0      	nop			; (mov r8, r8)
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	b005      	add	sp, #20
 8001cbe:	bd90      	pop	{r4, r7, pc}
 8001cc0:	20000284 	.word	0x20000284
 8001cc4:	20000020 	.word	0x20000020

08001cc8 <_Z21submenu_9_menu_selecth>:

/**
 * @brief: function to select new setting option
 * @param: enter input info 0x1=left; 0x2=right; 0x4=press; 0x8=long press
 */
bool submenu_9_menu_select(uint8_t local_input){
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b082      	sub	sp, #8
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	0002      	movs	r2, r0
 8001cd0:	1dfb      	adds	r3, r7, #7
 8001cd2:	701a      	strb	r2, [r3, #0]
	if(local_input == 0x1)
 8001cd4:	1dfb      	adds	r3, r7, #7
 8001cd6:	781b      	ldrb	r3, [r3, #0]
 8001cd8:	2b01      	cmp	r3, #1
 8001cda:	d105      	bne.n	8001ce8 <_Z21submenu_9_menu_selecth+0x20>
		selected_menu++;
 8001cdc:	4b16      	ldr	r3, [pc, #88]	; (8001d38 <_Z21submenu_9_menu_selecth+0x70>)
 8001cde:	781b      	ldrb	r3, [r3, #0]
 8001ce0:	3301      	adds	r3, #1
 8001ce2:	b2da      	uxtb	r2, r3
 8001ce4:	4b14      	ldr	r3, [pc, #80]	; (8001d38 <_Z21submenu_9_menu_selecth+0x70>)
 8001ce6:	701a      	strb	r2, [r3, #0]
	if(local_input == 0x2)
 8001ce8:	1dfb      	adds	r3, r7, #7
 8001cea:	781b      	ldrb	r3, [r3, #0]
 8001cec:	2b02      	cmp	r3, #2
 8001cee:	d105      	bne.n	8001cfc <_Z21submenu_9_menu_selecth+0x34>
		selected_menu--;
 8001cf0:	4b11      	ldr	r3, [pc, #68]	; (8001d38 <_Z21submenu_9_menu_selecth+0x70>)
 8001cf2:	781b      	ldrb	r3, [r3, #0]
 8001cf4:	3b01      	subs	r3, #1
 8001cf6:	b2da      	uxtb	r2, r3
 8001cf8:	4b0f      	ldr	r3, [pc, #60]	; (8001d38 <_Z21submenu_9_menu_selecth+0x70>)
 8001cfa:	701a      	strb	r2, [r3, #0]
	if(selected_menu == 255)
 8001cfc:	4b0e      	ldr	r3, [pc, #56]	; (8001d38 <_Z21submenu_9_menu_selecth+0x70>)
 8001cfe:	781b      	ldrb	r3, [r3, #0]
 8001d00:	2bff      	cmp	r3, #255	; 0xff
 8001d02:	d102      	bne.n	8001d0a <_Z21submenu_9_menu_selecth+0x42>
		selected_menu = 6;
 8001d04:	4b0c      	ldr	r3, [pc, #48]	; (8001d38 <_Z21submenu_9_menu_selecth+0x70>)
 8001d06:	2206      	movs	r2, #6
 8001d08:	701a      	strb	r2, [r3, #0]
	if(selected_menu == 7)
 8001d0a:	4b0b      	ldr	r3, [pc, #44]	; (8001d38 <_Z21submenu_9_menu_selecth+0x70>)
 8001d0c:	781b      	ldrb	r3, [r3, #0]
 8001d0e:	2b07      	cmp	r3, #7
 8001d10:	d102      	bne.n	8001d18 <_Z21submenu_9_menu_selecth+0x50>
		selected_menu = 0;
 8001d12:	4b09      	ldr	r3, [pc, #36]	; (8001d38 <_Z21submenu_9_menu_selecth+0x70>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	701a      	strb	r2, [r3, #0]
	if(local_input == 0x4){
 8001d18:	1dfb      	adds	r3, r7, #7
 8001d1a:	781b      	ldrb	r3, [r3, #0]
 8001d1c:	2b04      	cmp	r3, #4
 8001d1e:	d105      	bne.n	8001d2c <_Z21submenu_9_menu_selecth+0x64>
		current_menu = selected_menu;
 8001d20:	4b05      	ldr	r3, [pc, #20]	; (8001d38 <_Z21submenu_9_menu_selecth+0x70>)
 8001d22:	781a      	ldrb	r2, [r3, #0]
 8001d24:	4b05      	ldr	r3, [pc, #20]	; (8001d3c <_Z21submenu_9_menu_selecth+0x74>)
 8001d26:	701a      	strb	r2, [r3, #0]
		return true;
 8001d28:	2301      	movs	r3, #1
 8001d2a:	e000      	b.n	8001d2e <_Z21submenu_9_menu_selecth+0x66>
		//TODO: move current state to separat subfunctions
		//		current_state=0;	//reset state when entering new menu
	}
	else
		return false;
 8001d2c:	2300      	movs	r3, #0
}
 8001d2e:	0018      	movs	r0, r3
 8001d30:	46bd      	mov	sp, r7
 8001d32:	b002      	add	sp, #8
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	46c0      	nop			; (mov r8, r8)
 8001d38:	20000271 	.word	0x20000271
 8001d3c:	20000270 	.word	0x20000270

08001d40 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001d44:	4b18      	ldr	r3, [pc, #96]	; (8001da8 <MX_SPI1_Init+0x68>)
 8001d46:	4a19      	ldr	r2, [pc, #100]	; (8001dac <MX_SPI1_Init+0x6c>)
 8001d48:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001d4a:	4b17      	ldr	r3, [pc, #92]	; (8001da8 <MX_SPI1_Init+0x68>)
 8001d4c:	2282      	movs	r2, #130	; 0x82
 8001d4e:	0052      	lsls	r2, r2, #1
 8001d50:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001d52:	4b15      	ldr	r3, [pc, #84]	; (8001da8 <MX_SPI1_Init+0x68>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d58:	4b13      	ldr	r3, [pc, #76]	; (8001da8 <MX_SPI1_Init+0x68>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d5e:	4b12      	ldr	r3, [pc, #72]	; (8001da8 <MX_SPI1_Init+0x68>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d64:	4b10      	ldr	r3, [pc, #64]	; (8001da8 <MX_SPI1_Init+0x68>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001d6a:	4b0f      	ldr	r3, [pc, #60]	; (8001da8 <MX_SPI1_Init+0x68>)
 8001d6c:	2280      	movs	r2, #128	; 0x80
 8001d6e:	0092      	lsls	r2, r2, #2
 8001d70:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001d72:	4b0d      	ldr	r3, [pc, #52]	; (8001da8 <MX_SPI1_Init+0x68>)
 8001d74:	2208      	movs	r2, #8
 8001d76:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d78:	4b0b      	ldr	r3, [pc, #44]	; (8001da8 <MX_SPI1_Init+0x68>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d7e:	4b0a      	ldr	r3, [pc, #40]	; (8001da8 <MX_SPI1_Init+0x68>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d84:	4b08      	ldr	r3, [pc, #32]	; (8001da8 <MX_SPI1_Init+0x68>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001d8a:	4b07      	ldr	r3, [pc, #28]	; (8001da8 <MX_SPI1_Init+0x68>)
 8001d8c:	2207      	movs	r2, #7
 8001d8e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001d90:	4b05      	ldr	r3, [pc, #20]	; (8001da8 <MX_SPI1_Init+0x68>)
 8001d92:	0018      	movs	r0, r3
 8001d94:	f002 feda 	bl	8004b4c <HAL_SPI_Init>
 8001d98:	1e03      	subs	r3, r0, #0
 8001d9a:	d001      	beq.n	8001da0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001d9c:	f7ff f952 	bl	8001044 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001da0:	46c0      	nop			; (mov r8, r8)
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	46c0      	nop			; (mov r8, r8)
 8001da8:	20000288 	.word	0x20000288
 8001dac:	40013000 	.word	0x40013000

08001db0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001db0:	b590      	push	{r4, r7, lr}
 8001db2:	b089      	sub	sp, #36	; 0x24
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001db8:	240c      	movs	r4, #12
 8001dba:	193b      	adds	r3, r7, r4
 8001dbc:	0018      	movs	r0, r3
 8001dbe:	2314      	movs	r3, #20
 8001dc0:	001a      	movs	r2, r3
 8001dc2:	2100      	movs	r1, #0
 8001dc4:	f004 fbb8 	bl	8006538 <memset>
  if(spiHandle->Instance==SPI1)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4a18      	ldr	r2, [pc, #96]	; (8001e30 <HAL_SPI_MspInit+0x80>)
 8001dce:	4293      	cmp	r3, r2
 8001dd0:	d129      	bne.n	8001e26 <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001dd2:	4b18      	ldr	r3, [pc, #96]	; (8001e34 <HAL_SPI_MspInit+0x84>)
 8001dd4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001dd6:	4b17      	ldr	r3, [pc, #92]	; (8001e34 <HAL_SPI_MspInit+0x84>)
 8001dd8:	2180      	movs	r1, #128	; 0x80
 8001dda:	0149      	lsls	r1, r1, #5
 8001ddc:	430a      	orrs	r2, r1
 8001dde:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001de0:	4b14      	ldr	r3, [pc, #80]	; (8001e34 <HAL_SPI_MspInit+0x84>)
 8001de2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001de4:	4b13      	ldr	r3, [pc, #76]	; (8001e34 <HAL_SPI_MspInit+0x84>)
 8001de6:	2101      	movs	r1, #1
 8001de8:	430a      	orrs	r2, r1
 8001dea:	62da      	str	r2, [r3, #44]	; 0x2c
 8001dec:	4b11      	ldr	r3, [pc, #68]	; (8001e34 <HAL_SPI_MspInit+0x84>)
 8001dee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001df0:	2201      	movs	r2, #1
 8001df2:	4013      	ands	r3, r2
 8001df4:	60bb      	str	r3, [r7, #8]
 8001df6:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001df8:	0021      	movs	r1, r4
 8001dfa:	187b      	adds	r3, r7, r1
 8001dfc:	22a0      	movs	r2, #160	; 0xa0
 8001dfe:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e00:	187b      	adds	r3, r7, r1
 8001e02:	2202      	movs	r2, #2
 8001e04:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e06:	187b      	adds	r3, r7, r1
 8001e08:	2200      	movs	r2, #0
 8001e0a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e0c:	187b      	adds	r3, r7, r1
 8001e0e:	2203      	movs	r2, #3
 8001e10:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8001e12:	187b      	adds	r3, r7, r1
 8001e14:	2200      	movs	r2, #0
 8001e16:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e18:	187a      	adds	r2, r7, r1
 8001e1a:	23a0      	movs	r3, #160	; 0xa0
 8001e1c:	05db      	lsls	r3, r3, #23
 8001e1e:	0011      	movs	r1, r2
 8001e20:	0018      	movs	r0, r3
 8001e22:	f001 f861 	bl	8002ee8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001e26:	46c0      	nop			; (mov r8, r8)
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	b009      	add	sp, #36	; 0x24
 8001e2c:	bd90      	pop	{r4, r7, pc}
 8001e2e:	46c0      	nop			; (mov r8, r8)
 8001e30:	40013000 	.word	0x40013000
 8001e34:	40021000 	.word	0x40021000

08001e38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e3c:	4b07      	ldr	r3, [pc, #28]	; (8001e5c <HAL_MspInit+0x24>)
 8001e3e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e40:	4b06      	ldr	r3, [pc, #24]	; (8001e5c <HAL_MspInit+0x24>)
 8001e42:	2101      	movs	r1, #1
 8001e44:	430a      	orrs	r2, r1
 8001e46:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e48:	4b04      	ldr	r3, [pc, #16]	; (8001e5c <HAL_MspInit+0x24>)
 8001e4a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001e4c:	4b03      	ldr	r3, [pc, #12]	; (8001e5c <HAL_MspInit+0x24>)
 8001e4e:	2180      	movs	r1, #128	; 0x80
 8001e50:	0549      	lsls	r1, r1, #21
 8001e52:	430a      	orrs	r2, r1
 8001e54:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e56:	46c0      	nop			; (mov r8, r8)
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}
 8001e5c:	40021000 	.word	0x40021000

08001e60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e64:	e7fe      	b.n	8001e64 <NMI_Handler+0x4>

08001e66 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e66:	b580      	push	{r7, lr}
 8001e68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e6a:	e7fe      	b.n	8001e6a <HardFault_Handler+0x4>

08001e6c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001e70:	46c0      	nop			; (mov r8, r8)
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}

08001e76 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e76:	b580      	push	{r7, lr}
 8001e78:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e7a:	46c0      	nop			; (mov r8, r8)
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}

08001e80 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e84:	f000 fd34 	bl	80028f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e88:	46c0      	nop			; (mov r8, r8)
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}
	...

08001e90 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch3);
 8001e94:	4b03      	ldr	r3, [pc, #12]	; (8001ea4 <DMA1_Channel1_IRQHandler+0x14>)
 8001e96:	0018      	movs	r0, r3
 8001e98:	f000 ff49 	bl	8002d2e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001e9c:	46c0      	nop			; (mov r8, r8)
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}
 8001ea2:	46c0      	nop			; (mov r8, r8)
 8001ea4:	20000360 	.word	0x20000360

08001ea8 <TIM21_IRQHandler>:

/**
  * @brief This function handles TIM21 global interrupt.
  */
void TIM21_IRQHandler(void)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM21_IRQn 0 */
	counter_update_it();
 8001eac:	f7ff f89c 	bl	8000fe8 <counter_update_it>
  /* USER CODE END TIM21_IRQn 0 */
  HAL_TIM_IRQHandler(&htim21);
 8001eb0:	4b03      	ldr	r3, [pc, #12]	; (8001ec0 <TIM21_IRQHandler+0x18>)
 8001eb2:	0018      	movs	r0, r3
 8001eb4:	f003 fcd0 	bl	8005858 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM21_IRQn 1 */

  /* USER CODE END TIM21_IRQn 1 */
}
 8001eb8:	46c0      	nop			; (mov r8, r8)
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	46c0      	nop			; (mov r8, r8)
 8001ec0:	20000320 	.word	0x20000320

08001ec4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ec8:	46c0      	nop			; (mov r8, r8)
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}
	...

08001ed0 <MX_TIM2_Init>:
TIM_HandleTypeDef htim21;
DMA_HandleTypeDef hdma_tim2_ch3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b08a      	sub	sp, #40	; 0x28
 8001ed4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ed6:	2318      	movs	r3, #24
 8001ed8:	18fb      	adds	r3, r7, r3
 8001eda:	0018      	movs	r0, r3
 8001edc:	2310      	movs	r3, #16
 8001ede:	001a      	movs	r2, r3
 8001ee0:	2100      	movs	r1, #0
 8001ee2:	f004 fb29 	bl	8006538 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ee6:	2310      	movs	r3, #16
 8001ee8:	18fb      	adds	r3, r7, r3
 8001eea:	0018      	movs	r0, r3
 8001eec:	2308      	movs	r3, #8
 8001eee:	001a      	movs	r2, r3
 8001ef0:	2100      	movs	r1, #0
 8001ef2:	f004 fb21 	bl	8006538 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ef6:	003b      	movs	r3, r7
 8001ef8:	0018      	movs	r0, r3
 8001efa:	2310      	movs	r3, #16
 8001efc:	001a      	movs	r2, r3
 8001efe:	2100      	movs	r1, #0
 8001f00:	f004 fb1a 	bl	8006538 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001f04:	4b30      	ldr	r3, [pc, #192]	; (8001fc8 <MX_TIM2_Init+0xf8>)
 8001f06:	2280      	movs	r2, #128	; 0x80
 8001f08:	05d2      	lsls	r2, r2, #23
 8001f0a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001f0c:	4b2e      	ldr	r3, [pc, #184]	; (8001fc8 <MX_TIM2_Init+0xf8>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f12:	4b2d      	ldr	r3, [pc, #180]	; (8001fc8 <MX_TIM2_Init+0xf8>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 40-1;
 8001f18:	4b2b      	ldr	r3, [pc, #172]	; (8001fc8 <MX_TIM2_Init+0xf8>)
 8001f1a:	2227      	movs	r2, #39	; 0x27
 8001f1c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f1e:	4b2a      	ldr	r3, [pc, #168]	; (8001fc8 <MX_TIM2_Init+0xf8>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f24:	4b28      	ldr	r3, [pc, #160]	; (8001fc8 <MX_TIM2_Init+0xf8>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001f2a:	4b27      	ldr	r3, [pc, #156]	; (8001fc8 <MX_TIM2_Init+0xf8>)
 8001f2c:	0018      	movs	r0, r3
 8001f2e:	f003 f8c7 	bl	80050c0 <HAL_TIM_Base_Init>
 8001f32:	1e03      	subs	r3, r0, #0
 8001f34:	d001      	beq.n	8001f3a <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8001f36:	f7ff f885 	bl	8001044 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f3a:	2118      	movs	r1, #24
 8001f3c:	187b      	adds	r3, r7, r1
 8001f3e:	2280      	movs	r2, #128	; 0x80
 8001f40:	0152      	lsls	r2, r2, #5
 8001f42:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001f44:	187a      	adds	r2, r7, r1
 8001f46:	4b20      	ldr	r3, [pc, #128]	; (8001fc8 <MX_TIM2_Init+0xf8>)
 8001f48:	0011      	movs	r1, r2
 8001f4a:	0018      	movs	r0, r3
 8001f4c:	f003 fe8a 	bl	8005c64 <HAL_TIM_ConfigClockSource>
 8001f50:	1e03      	subs	r3, r0, #0
 8001f52:	d001      	beq.n	8001f58 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 8001f54:	f7ff f876 	bl	8001044 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001f58:	4b1b      	ldr	r3, [pc, #108]	; (8001fc8 <MX_TIM2_Init+0xf8>)
 8001f5a:	0018      	movs	r0, r3
 8001f5c:	f003 fa0a 	bl	8005374 <HAL_TIM_PWM_Init>
 8001f60:	1e03      	subs	r3, r0, #0
 8001f62:	d001      	beq.n	8001f68 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8001f64:	f7ff f86e 	bl	8001044 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f68:	2110      	movs	r1, #16
 8001f6a:	187b      	adds	r3, r7, r1
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f70:	187b      	adds	r3, r7, r1
 8001f72:	2200      	movs	r2, #0
 8001f74:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001f76:	187a      	adds	r2, r7, r1
 8001f78:	4b13      	ldr	r3, [pc, #76]	; (8001fc8 <MX_TIM2_Init+0xf8>)
 8001f7a:	0011      	movs	r1, r2
 8001f7c:	0018      	movs	r0, r3
 8001f7e:	f004 fa5f 	bl	8006440 <HAL_TIMEx_MasterConfigSynchronization>
 8001f82:	1e03      	subs	r3, r0, #0
 8001f84:	d001      	beq.n	8001f8a <MX_TIM2_Init+0xba>
  {
    Error_Handler();
 8001f86:	f7ff f85d 	bl	8001044 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f8a:	003b      	movs	r3, r7
 8001f8c:	2260      	movs	r2, #96	; 0x60
 8001f8e:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8001f90:	003b      	movs	r3, r7
 8001f92:	2200      	movs	r2, #0
 8001f94:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f96:	003b      	movs	r3, r7
 8001f98:	2200      	movs	r2, #0
 8001f9a:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f9c:	003b      	movs	r3, r7
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001fa2:	0039      	movs	r1, r7
 8001fa4:	4b08      	ldr	r3, [pc, #32]	; (8001fc8 <MX_TIM2_Init+0xf8>)
 8001fa6:	2208      	movs	r2, #8
 8001fa8:	0018      	movs	r0, r3
 8001faa:	f003 fd95 	bl	8005ad8 <HAL_TIM_PWM_ConfigChannel>
 8001fae:	1e03      	subs	r3, r0, #0
 8001fb0:	d001      	beq.n	8001fb6 <MX_TIM2_Init+0xe6>
  {
    Error_Handler();
 8001fb2:	f7ff f847 	bl	8001044 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001fb6:	4b04      	ldr	r3, [pc, #16]	; (8001fc8 <MX_TIM2_Init+0xf8>)
 8001fb8:	0018      	movs	r0, r3
 8001fba:	f000 f8e7 	bl	800218c <HAL_TIM_MspPostInit>

}
 8001fbe:	46c0      	nop			; (mov r8, r8)
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	b00a      	add	sp, #40	; 0x28
 8001fc4:	bd80      	pop	{r7, pc}
 8001fc6:	46c0      	nop			; (mov r8, r8)
 8001fc8:	200002e0 	.word	0x200002e0

08001fcc <MX_TIM21_Init>:
/* TIM21 init function */
void MX_TIM21_Init(void)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b08a      	sub	sp, #40	; 0x28
 8001fd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM21_Init 0 */

  /* USER CODE END TIM21_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001fd2:	2318      	movs	r3, #24
 8001fd4:	18fb      	adds	r3, r7, r3
 8001fd6:	0018      	movs	r0, r3
 8001fd8:	2310      	movs	r3, #16
 8001fda:	001a      	movs	r2, r3
 8001fdc:	2100      	movs	r1, #0
 8001fde:	f004 faab 	bl	8006538 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fe2:	2310      	movs	r3, #16
 8001fe4:	18fb      	adds	r3, r7, r3
 8001fe6:	0018      	movs	r0, r3
 8001fe8:	2308      	movs	r3, #8
 8001fea:	001a      	movs	r2, r3
 8001fec:	2100      	movs	r1, #0
 8001fee:	f004 faa3 	bl	8006538 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ff2:	003b      	movs	r3, r7
 8001ff4:	0018      	movs	r0, r3
 8001ff6:	2310      	movs	r3, #16
 8001ff8:	001a      	movs	r2, r3
 8001ffa:	2100      	movs	r1, #0
 8001ffc:	f004 fa9c 	bl	8006538 <memset>

  /* USER CODE BEGIN TIM21_Init 1 */

  /* USER CODE END TIM21_Init 1 */
  htim21.Instance = TIM21;
 8002000:	4b31      	ldr	r3, [pc, #196]	; (80020c8 <MX_TIM21_Init+0xfc>)
 8002002:	4a32      	ldr	r2, [pc, #200]	; (80020cc <MX_TIM21_Init+0x100>)
 8002004:	601a      	str	r2, [r3, #0]
  htim21.Init.Prescaler = 32-1;
 8002006:	4b30      	ldr	r3, [pc, #192]	; (80020c8 <MX_TIM21_Init+0xfc>)
 8002008:	221f      	movs	r2, #31
 800200a:	605a      	str	r2, [r3, #4]
  htim21.Init.CounterMode = TIM_COUNTERMODE_UP;
 800200c:	4b2e      	ldr	r3, [pc, #184]	; (80020c8 <MX_TIM21_Init+0xfc>)
 800200e:	2200      	movs	r2, #0
 8002010:	609a      	str	r2, [r3, #8]
  htim21.Init.Period = 1000-1;
 8002012:	4b2d      	ldr	r3, [pc, #180]	; (80020c8 <MX_TIM21_Init+0xfc>)
 8002014:	4a2e      	ldr	r2, [pc, #184]	; (80020d0 <MX_TIM21_Init+0x104>)
 8002016:	60da      	str	r2, [r3, #12]
  htim21.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002018:	4b2b      	ldr	r3, [pc, #172]	; (80020c8 <MX_TIM21_Init+0xfc>)
 800201a:	2200      	movs	r2, #0
 800201c:	611a      	str	r2, [r3, #16]
  htim21.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800201e:	4b2a      	ldr	r3, [pc, #168]	; (80020c8 <MX_TIM21_Init+0xfc>)
 8002020:	2280      	movs	r2, #128	; 0x80
 8002022:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim21) != HAL_OK)
 8002024:	4b28      	ldr	r3, [pc, #160]	; (80020c8 <MX_TIM21_Init+0xfc>)
 8002026:	0018      	movs	r0, r3
 8002028:	f003 f84a 	bl	80050c0 <HAL_TIM_Base_Init>
 800202c:	1e03      	subs	r3, r0, #0
 800202e:	d001      	beq.n	8002034 <MX_TIM21_Init+0x68>
  {
    Error_Handler();
 8002030:	f7ff f808 	bl	8001044 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002034:	2118      	movs	r1, #24
 8002036:	187b      	adds	r3, r7, r1
 8002038:	2280      	movs	r2, #128	; 0x80
 800203a:	0152      	lsls	r2, r2, #5
 800203c:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim21, &sClockSourceConfig) != HAL_OK)
 800203e:	187a      	adds	r2, r7, r1
 8002040:	4b21      	ldr	r3, [pc, #132]	; (80020c8 <MX_TIM21_Init+0xfc>)
 8002042:	0011      	movs	r1, r2
 8002044:	0018      	movs	r0, r3
 8002046:	f003 fe0d 	bl	8005c64 <HAL_TIM_ConfigClockSource>
 800204a:	1e03      	subs	r3, r0, #0
 800204c:	d001      	beq.n	8002052 <MX_TIM21_Init+0x86>
  {
    Error_Handler();
 800204e:	f7fe fff9 	bl	8001044 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim21) != HAL_OK)
 8002052:	4b1d      	ldr	r3, [pc, #116]	; (80020c8 <MX_TIM21_Init+0xfc>)
 8002054:	0018      	movs	r0, r3
 8002056:	f003 f873 	bl	8005140 <HAL_TIM_OC_Init>
 800205a:	1e03      	subs	r3, r0, #0
 800205c:	d001      	beq.n	8002062 <MX_TIM21_Init+0x96>
  {
    Error_Handler();
 800205e:	f7fe fff1 	bl	8001044 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002062:	2110      	movs	r1, #16
 8002064:	187b      	adds	r3, r7, r1
 8002066:	2200      	movs	r2, #0
 8002068:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800206a:	187b      	adds	r3, r7, r1
 800206c:	2200      	movs	r2, #0
 800206e:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim21, &sMasterConfig) != HAL_OK)
 8002070:	187a      	adds	r2, r7, r1
 8002072:	4b15      	ldr	r3, [pc, #84]	; (80020c8 <MX_TIM21_Init+0xfc>)
 8002074:	0011      	movs	r1, r2
 8002076:	0018      	movs	r0, r3
 8002078:	f004 f9e2 	bl	8006440 <HAL_TIMEx_MasterConfigSynchronization>
 800207c:	1e03      	subs	r3, r0, #0
 800207e:	d001      	beq.n	8002084 <MX_TIM21_Init+0xb8>
  {
    Error_Handler();
 8002080:	f7fe ffe0 	bl	8001044 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8002084:	003b      	movs	r3, r7
 8002086:	2200      	movs	r2, #0
 8002088:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 800208a:	003b      	movs	r3, r7
 800208c:	2200      	movs	r2, #0
 800208e:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002090:	003b      	movs	r3, r7
 8002092:	2200      	movs	r2, #0
 8002094:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002096:	003b      	movs	r3, r7
 8002098:	2200      	movs	r2, #0
 800209a:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_OC_ConfigChannel(&htim21, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800209c:	0039      	movs	r1, r7
 800209e:	4b0a      	ldr	r3, [pc, #40]	; (80020c8 <MX_TIM21_Init+0xfc>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	0018      	movs	r0, r3
 80020a4:	f003 fcc0 	bl	8005a28 <HAL_TIM_OC_ConfigChannel>
 80020a8:	1e03      	subs	r3, r0, #0
 80020aa:	d001      	beq.n	80020b0 <MX_TIM21_Init+0xe4>
  {
    Error_Handler();
 80020ac:	f7fe ffca 	bl	8001044 <Error_Handler>
  }
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim21, TIM_CHANNEL_1);
 80020b0:	4b05      	ldr	r3, [pc, #20]	; (80020c8 <MX_TIM21_Init+0xfc>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	699a      	ldr	r2, [r3, #24]
 80020b6:	4b04      	ldr	r3, [pc, #16]	; (80020c8 <MX_TIM21_Init+0xfc>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	2108      	movs	r1, #8
 80020bc:	430a      	orrs	r2, r1
 80020be:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN TIM21_Init 2 */

  /* USER CODE END TIM21_Init 2 */

}
 80020c0:	46c0      	nop			; (mov r8, r8)
 80020c2:	46bd      	mov	sp, r7
 80020c4:	b00a      	add	sp, #40	; 0x28
 80020c6:	bd80      	pop	{r7, pc}
 80020c8:	20000320 	.word	0x20000320
 80020cc:	40010800 	.word	0x40010800
 80020d0:	000003e7 	.word	0x000003e7

080020d4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b082      	sub	sp, #8
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681a      	ldr	r2, [r3, #0]
 80020e0:	2380      	movs	r3, #128	; 0x80
 80020e2:	05db      	lsls	r3, r3, #23
 80020e4:	429a      	cmp	r2, r3
 80020e6:	d132      	bne.n	800214e <HAL_TIM_Base_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80020e8:	4b24      	ldr	r3, [pc, #144]	; (800217c <HAL_TIM_Base_MspInit+0xa8>)
 80020ea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80020ec:	4b23      	ldr	r3, [pc, #140]	; (800217c <HAL_TIM_Base_MspInit+0xa8>)
 80020ee:	2101      	movs	r1, #1
 80020f0:	430a      	orrs	r2, r1
 80020f2:	639a      	str	r2, [r3, #56]	; 0x38

    /* TIM2 DMA Init */
    /* TIM2_CH3 Init */
    hdma_tim2_ch3.Instance = DMA1_Channel1;
 80020f4:	4b22      	ldr	r3, [pc, #136]	; (8002180 <HAL_TIM_Base_MspInit+0xac>)
 80020f6:	4a23      	ldr	r2, [pc, #140]	; (8002184 <HAL_TIM_Base_MspInit+0xb0>)
 80020f8:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch3.Init.Request = DMA_REQUEST_8;
 80020fa:	4b21      	ldr	r3, [pc, #132]	; (8002180 <HAL_TIM_Base_MspInit+0xac>)
 80020fc:	2208      	movs	r2, #8
 80020fe:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002100:	4b1f      	ldr	r3, [pc, #124]	; (8002180 <HAL_TIM_Base_MspInit+0xac>)
 8002102:	2210      	movs	r2, #16
 8002104:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8002106:	4b1e      	ldr	r3, [pc, #120]	; (8002180 <HAL_TIM_Base_MspInit+0xac>)
 8002108:	2200      	movs	r2, #0
 800210a:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch3.Init.MemInc = DMA_MINC_ENABLE;
 800210c:	4b1c      	ldr	r3, [pc, #112]	; (8002180 <HAL_TIM_Base_MspInit+0xac>)
 800210e:	2280      	movs	r2, #128	; 0x80
 8002110:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002112:	4b1b      	ldr	r3, [pc, #108]	; (8002180 <HAL_TIM_Base_MspInit+0xac>)
 8002114:	2280      	movs	r2, #128	; 0x80
 8002116:	0052      	lsls	r2, r2, #1
 8002118:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800211a:	4b19      	ldr	r3, [pc, #100]	; (8002180 <HAL_TIM_Base_MspInit+0xac>)
 800211c:	2280      	movs	r2, #128	; 0x80
 800211e:	00d2      	lsls	r2, r2, #3
 8002120:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch3.Init.Mode = DMA_NORMAL;
 8002122:	4b17      	ldr	r3, [pc, #92]	; (8002180 <HAL_TIM_Base_MspInit+0xac>)
 8002124:	2200      	movs	r2, #0
 8002126:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch3.Init.Priority = DMA_PRIORITY_MEDIUM;
 8002128:	4b15      	ldr	r3, [pc, #84]	; (8002180 <HAL_TIM_Base_MspInit+0xac>)
 800212a:	2280      	movs	r2, #128	; 0x80
 800212c:	0152      	lsls	r2, r2, #5
 800212e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch3) != HAL_OK)
 8002130:	4b13      	ldr	r3, [pc, #76]	; (8002180 <HAL_TIM_Base_MspInit+0xac>)
 8002132:	0018      	movs	r0, r3
 8002134:	f000 fcd6 	bl	8002ae4 <HAL_DMA_Init>
 8002138:	1e03      	subs	r3, r0, #0
 800213a:	d001      	beq.n	8002140 <HAL_TIM_Base_MspInit+0x6c>
    {
      Error_Handler();
 800213c:	f7fe ff82 	bl	8001044 <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC3],hdma_tim2_ch3);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	4a0f      	ldr	r2, [pc, #60]	; (8002180 <HAL_TIM_Base_MspInit+0xac>)
 8002144:	629a      	str	r2, [r3, #40]	; 0x28
 8002146:	4b0e      	ldr	r3, [pc, #56]	; (8002180 <HAL_TIM_Base_MspInit+0xac>)
 8002148:	687a      	ldr	r2, [r7, #4]
 800214a:	629a      	str	r2, [r3, #40]	; 0x28
    HAL_NVIC_EnableIRQ(TIM21_IRQn);
  /* USER CODE BEGIN TIM21_MspInit 1 */

  /* USER CODE END TIM21_MspInit 1 */
  }
}
 800214c:	e012      	b.n	8002174 <HAL_TIM_Base_MspInit+0xa0>
  else if(tim_baseHandle->Instance==TIM21)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	4a0d      	ldr	r2, [pc, #52]	; (8002188 <HAL_TIM_Base_MspInit+0xb4>)
 8002154:	4293      	cmp	r3, r2
 8002156:	d10d      	bne.n	8002174 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM21_CLK_ENABLE();
 8002158:	4b08      	ldr	r3, [pc, #32]	; (800217c <HAL_TIM_Base_MspInit+0xa8>)
 800215a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800215c:	4b07      	ldr	r3, [pc, #28]	; (800217c <HAL_TIM_Base_MspInit+0xa8>)
 800215e:	2104      	movs	r1, #4
 8002160:	430a      	orrs	r2, r1
 8002162:	635a      	str	r2, [r3, #52]	; 0x34
    HAL_NVIC_SetPriority(TIM21_IRQn, 0, 0);
 8002164:	2200      	movs	r2, #0
 8002166:	2100      	movs	r1, #0
 8002168:	2014      	movs	r0, #20
 800216a:	f000 fc89 	bl	8002a80 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM21_IRQn);
 800216e:	2014      	movs	r0, #20
 8002170:	f000 fc9b 	bl	8002aaa <HAL_NVIC_EnableIRQ>
}
 8002174:	46c0      	nop			; (mov r8, r8)
 8002176:	46bd      	mov	sp, r7
 8002178:	b002      	add	sp, #8
 800217a:	bd80      	pop	{r7, pc}
 800217c:	40021000 	.word	0x40021000
 8002180:	20000360 	.word	0x20000360
 8002184:	40020008 	.word	0x40020008
 8002188:	40010800 	.word	0x40010800

0800218c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800218c:	b590      	push	{r4, r7, lr}
 800218e:	b089      	sub	sp, #36	; 0x24
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002194:	240c      	movs	r4, #12
 8002196:	193b      	adds	r3, r7, r4
 8002198:	0018      	movs	r0, r3
 800219a:	2314      	movs	r3, #20
 800219c:	001a      	movs	r2, r3
 800219e:	2100      	movs	r1, #0
 80021a0:	f004 f9ca 	bl	8006538 <memset>
  if(timHandle->Instance==TIM2)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681a      	ldr	r2, [r3, #0]
 80021a8:	2380      	movs	r3, #128	; 0x80
 80021aa:	05db      	lsls	r3, r3, #23
 80021ac:	429a      	cmp	r2, r3
 80021ae:	d122      	bne.n	80021f6 <HAL_TIM_MspPostInit+0x6a>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021b0:	4b13      	ldr	r3, [pc, #76]	; (8002200 <HAL_TIM_MspPostInit+0x74>)
 80021b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021b4:	4b12      	ldr	r3, [pc, #72]	; (8002200 <HAL_TIM_MspPostInit+0x74>)
 80021b6:	2101      	movs	r1, #1
 80021b8:	430a      	orrs	r2, r1
 80021ba:	62da      	str	r2, [r3, #44]	; 0x2c
 80021bc:	4b10      	ldr	r3, [pc, #64]	; (8002200 <HAL_TIM_MspPostInit+0x74>)
 80021be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021c0:	2201      	movs	r2, #1
 80021c2:	4013      	ands	r3, r2
 80021c4:	60bb      	str	r3, [r7, #8]
 80021c6:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80021c8:	0021      	movs	r1, r4
 80021ca:	187b      	adds	r3, r7, r1
 80021cc:	2204      	movs	r2, #4
 80021ce:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021d0:	187b      	adds	r3, r7, r1
 80021d2:	2202      	movs	r2, #2
 80021d4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80021d6:	187b      	adds	r3, r7, r1
 80021d8:	2202      	movs	r2, #2
 80021da:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80021dc:	187b      	adds	r3, r7, r1
 80021de:	2202      	movs	r2, #2
 80021e0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 80021e2:	187b      	adds	r3, r7, r1
 80021e4:	2202      	movs	r2, #2
 80021e6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021e8:	187a      	adds	r2, r7, r1
 80021ea:	23a0      	movs	r3, #160	; 0xa0
 80021ec:	05db      	lsls	r3, r3, #23
 80021ee:	0011      	movs	r1, r2
 80021f0:	0018      	movs	r0, r3
 80021f2:	f000 fe79 	bl	8002ee8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80021f6:	46c0      	nop			; (mov r8, r8)
 80021f8:	46bd      	mov	sp, r7
 80021fa:	b009      	add	sp, #36	; 0x24
 80021fc:	bd90      	pop	{r4, r7, pc}
 80021fe:	46c0      	nop			; (mov r8, r8)
 8002200:	40021000 	.word	0x40021000

08002204 <_Z16run_time_handlerv>:
struct time_struct data_to_RTC;

/**
 * @brief function is constantly called to get fresh time data from rtc - get time every 500ms
 */
void run_time_handler(void){
 8002204:	b580      	push	{r7, lr}
 8002206:	af00      	add	r7, sp, #0
	static bool dls_flag_only = false;
	if(data_to_RTC.new_data==2){
 8002208:	4b19      	ldr	r3, [pc, #100]	; (8002270 <_Z16run_time_handlerv+0x6c>)
 800220a:	7a9b      	ldrb	r3, [r3, #10]
 800220c:	2b02      	cmp	r3, #2
 800220e:	d107      	bne.n	8002220 <_Z16run_time_handlerv+0x1c>
		data_to_RTC.new_data = 0;
 8002210:	4b17      	ldr	r3, [pc, #92]	; (8002270 <_Z16run_time_handlerv+0x6c>)
 8002212:	2200      	movs	r2, #0
 8002214:	729a      	strb	r2, [r3, #10]
		write_date_i2c();
 8002216:	f000 f967 	bl	80024e8 <_Z14write_date_i2cv>
		dls_flag_only = true;	//enable change flag only for next Daylight safe check
 800221a:	4b16      	ldr	r3, [pc, #88]	; (8002274 <_Z16run_time_handlerv+0x70>)
 800221c:	2201      	movs	r2, #1
 800221e:	701a      	strb	r2, [r3, #0]
	}
	if(data_to_RTC.new_data==1){
 8002220:	4b13      	ldr	r3, [pc, #76]	; (8002270 <_Z16run_time_handlerv+0x6c>)
 8002222:	7a9b      	ldrb	r3, [r3, #10]
 8002224:	2b01      	cmp	r3, #1
 8002226:	d107      	bne.n	8002238 <_Z16run_time_handlerv+0x34>
		data_to_RTC.new_data = 0;
 8002228:	4b11      	ldr	r3, [pc, #68]	; (8002270 <_Z16run_time_handlerv+0x6c>)
 800222a:	2200      	movs	r2, #0
 800222c:	729a      	strb	r2, [r3, #10]
		write_time_i2c();
 800222e:	f000 f87d 	bl	800232c <_Z14write_time_i2cv>
		dls_flag_only = true;
 8002232:	4b10      	ldr	r3, [pc, #64]	; (8002274 <_Z16run_time_handlerv+0x70>)
 8002234:	2201      	movs	r2, #1
 8002236:	701a      	strb	r2, [r3, #0]


	//TODO: add summertime
	//TODO: add plausibility check when safing date

	if(timeout(time_handler_timer)){
 8002238:	4b0f      	ldr	r3, [pc, #60]	; (8002278 <_Z16run_time_handlerv+0x74>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	0018      	movs	r0, r3
 800223e:	f7fe feef 	bl	8001020 <timeout>
 8002242:	1e03      	subs	r3, r0, #0
 8002244:	d011      	beq.n	800226a <_Z16run_time_handlerv+0x66>
		time_handler_timer = start_timer_ms(TIME_UPDATE_MS);
 8002246:	2064      	movs	r0, #100	; 0x64
 8002248:	f7fe feda 	bl	8001000 <start_timer_ms>
 800224c:	0002      	movs	r2, r0
 800224e:	4b0a      	ldr	r3, [pc, #40]	; (8002278 <_Z16run_time_handlerv+0x74>)
 8002250:	601a      	str	r2, [r3, #0]

		read_date_i2c();
 8002252:	f000 f8c9 	bl	80023e8 <_Z13read_date_i2cv>
		read_time_i2c();
 8002256:	f000 f811 	bl	800227c <_Z13read_time_i2cv>
		dls_check(dls_flag_only);	//check for daylight saving + apply
 800225a:	4b06      	ldr	r3, [pc, #24]	; (8002274 <_Z16run_time_handlerv+0x70>)
 800225c:	781b      	ldrb	r3, [r3, #0]
 800225e:	0018      	movs	r0, r3
 8002260:	f000 f9bc 	bl	80025dc <_Z9dls_checkb>
		dls_flag_only = false;
 8002264:	4b03      	ldr	r3, [pc, #12]	; (8002274 <_Z16run_time_handlerv+0x70>)
 8002266:	2200      	movs	r2, #0
 8002268:	701a      	strb	r2, [r3, #0]
	}
}
 800226a:	46c0      	nop			; (mov r8, r8)
 800226c:	46bd      	mov	sp, r7
 800226e:	bd80      	pop	{r7, pc}
 8002270:	20000020 	.word	0x20000020
 8002274:	200003ac 	.word	0x200003ac
 8002278:	200003a8 	.word	0x200003a8

0800227c <_Z13read_time_i2cv>:

/**
 * @brief function to read time information from RTC info RAM
 * store read data in time_struct data_from_RTC
 */
void read_time_i2c(void){
 800227c:	b580      	push	{r7, lr}
 800227e:	b084      	sub	sp, #16
 8002280:	af02      	add	r7, sp, #8
	uint8_t temp[3];
	temp[0] = ADDR_SECONDS;	//start address for read operation
 8002282:	1d3b      	adds	r3, r7, #4
 8002284:	2200      	movs	r2, #0
 8002286:	701a      	strb	r2, [r3, #0]

	HAL_I2C_Master_Transmit(&hi2c1, DS3231_MASTER_ADDRESS, (uint8_t *)temp, 1, 10);
 8002288:	1d3a      	adds	r2, r7, #4
 800228a:	4826      	ldr	r0, [pc, #152]	; (8002324 <_Z13read_time_i2cv+0xa8>)
 800228c:	230a      	movs	r3, #10
 800228e:	9300      	str	r3, [sp, #0]
 8002290:	2301      	movs	r3, #1
 8002292:	21d1      	movs	r1, #209	; 0xd1
 8002294:	f001 f866 	bl	8003364 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, DS3231_SLAVE_ADDRESS, (uint8_t *)temp, 3, 10);
 8002298:	1d3a      	adds	r2, r7, #4
 800229a:	4822      	ldr	r0, [pc, #136]	; (8002324 <_Z13read_time_i2cv+0xa8>)
 800229c:	230a      	movs	r3, #10
 800229e:	9300      	str	r3, [sp, #0]
 80022a0:	2303      	movs	r3, #3
 80022a2:	21d0      	movs	r1, #208	; 0xd0
 80022a4:	f001 f966 	bl	8003574 <HAL_I2C_Master_Receive>

	data_from_RTC.seconds = ((temp[0]&0xf0)>>4)*10 + (temp[0]&0x0f);	//conversion from hex to dec
 80022a8:	1d3b      	adds	r3, r7, #4
 80022aa:	781b      	ldrb	r3, [r3, #0]
 80022ac:	091b      	lsrs	r3, r3, #4
 80022ae:	b2db      	uxtb	r3, r3
 80022b0:	1c1a      	adds	r2, r3, #0
 80022b2:	0092      	lsls	r2, r2, #2
 80022b4:	18d3      	adds	r3, r2, r3
 80022b6:	18db      	adds	r3, r3, r3
 80022b8:	b2da      	uxtb	r2, r3
 80022ba:	1d3b      	adds	r3, r7, #4
 80022bc:	781b      	ldrb	r3, [r3, #0]
 80022be:	210f      	movs	r1, #15
 80022c0:	400b      	ands	r3, r1
 80022c2:	b2db      	uxtb	r3, r3
 80022c4:	18d3      	adds	r3, r2, r3
 80022c6:	b2da      	uxtb	r2, r3
 80022c8:	4b17      	ldr	r3, [pc, #92]	; (8002328 <_Z13read_time_i2cv+0xac>)
 80022ca:	701a      	strb	r2, [r3, #0]
	data_from_RTC.minutes = ((temp[1]&0xf0)>>4)*10 + (temp[1]&0x0f);
 80022cc:	1d3b      	adds	r3, r7, #4
 80022ce:	785b      	ldrb	r3, [r3, #1]
 80022d0:	091b      	lsrs	r3, r3, #4
 80022d2:	b2db      	uxtb	r3, r3
 80022d4:	1c1a      	adds	r2, r3, #0
 80022d6:	0092      	lsls	r2, r2, #2
 80022d8:	18d3      	adds	r3, r2, r3
 80022da:	18db      	adds	r3, r3, r3
 80022dc:	b2da      	uxtb	r2, r3
 80022de:	1d3b      	adds	r3, r7, #4
 80022e0:	785b      	ldrb	r3, [r3, #1]
 80022e2:	210f      	movs	r1, #15
 80022e4:	400b      	ands	r3, r1
 80022e6:	b2db      	uxtb	r3, r3
 80022e8:	18d3      	adds	r3, r2, r3
 80022ea:	b2da      	uxtb	r2, r3
 80022ec:	4b0e      	ldr	r3, [pc, #56]	; (8002328 <_Z13read_time_i2cv+0xac>)
 80022ee:	705a      	strb	r2, [r3, #1]
	data_from_RTC.hours = ((temp[2]&0x30)>>4)*10 + (temp[2]&0x0f);
 80022f0:	1d3b      	adds	r3, r7, #4
 80022f2:	789b      	ldrb	r3, [r3, #2]
 80022f4:	091b      	lsrs	r3, r3, #4
 80022f6:	b2db      	uxtb	r3, r3
 80022f8:	2203      	movs	r2, #3
 80022fa:	4013      	ands	r3, r2
 80022fc:	b2db      	uxtb	r3, r3
 80022fe:	1c1a      	adds	r2, r3, #0
 8002300:	0092      	lsls	r2, r2, #2
 8002302:	18d3      	adds	r3, r2, r3
 8002304:	18db      	adds	r3, r3, r3
 8002306:	b2da      	uxtb	r2, r3
 8002308:	1d3b      	adds	r3, r7, #4
 800230a:	789b      	ldrb	r3, [r3, #2]
 800230c:	210f      	movs	r1, #15
 800230e:	400b      	ands	r3, r1
 8002310:	b2db      	uxtb	r3, r3
 8002312:	18d3      	adds	r3, r2, r3
 8002314:	b2da      	uxtb	r2, r3
 8002316:	4b04      	ldr	r3, [pc, #16]	; (8002328 <_Z13read_time_i2cv+0xac>)
 8002318:	709a      	strb	r2, [r3, #2]

	//check for summer time

}
 800231a:	46c0      	nop			; (mov r8, r8)
 800231c:	46bd      	mov	sp, r7
 800231e:	b002      	add	sp, #8
 8002320:	bd80      	pop	{r7, pc}
 8002322:	46c0      	nop			; (mov r8, r8)
 8002324:	20000050 	.word	0x20000050
 8002328:	20000014 	.word	0x20000014

0800232c <_Z14write_time_i2cv>:

/**
 * @brief function to write time information from RAM into RTC
 * read data from data_to_RTC and transfer to RTC
 */
void write_time_i2c(void){
 800232c:	b590      	push	{r4, r7, lr}
 800232e:	b085      	sub	sp, #20
 8002330:	af02      	add	r7, sp, #8
	uint8_t temp[4];

	//convert from summer time

	temp[0] = ADDR_SECONDS;	//start address for write operation
 8002332:	1d3b      	adds	r3, r7, #4
 8002334:	2200      	movs	r2, #0
 8002336:	701a      	strb	r2, [r3, #0]
	temp[1] = ((data_to_RTC.seconds/10)<<4)|data_to_RTC.seconds%10;
 8002338:	4b29      	ldr	r3, [pc, #164]	; (80023e0 <_Z14write_time_i2cv+0xb4>)
 800233a:	781b      	ldrb	r3, [r3, #0]
 800233c:	210a      	movs	r1, #10
 800233e:	0018      	movs	r0, r3
 8002340:	f7fd fee2 	bl	8000108 <__udivsi3>
 8002344:	0003      	movs	r3, r0
 8002346:	b2db      	uxtb	r3, r3
 8002348:	011b      	lsls	r3, r3, #4
 800234a:	b25c      	sxtb	r4, r3
 800234c:	4b24      	ldr	r3, [pc, #144]	; (80023e0 <_Z14write_time_i2cv+0xb4>)
 800234e:	781b      	ldrb	r3, [r3, #0]
 8002350:	210a      	movs	r1, #10
 8002352:	0018      	movs	r0, r3
 8002354:	f7fd ff5e 	bl	8000214 <__aeabi_uidivmod>
 8002358:	000b      	movs	r3, r1
 800235a:	b2db      	uxtb	r3, r3
 800235c:	b25b      	sxtb	r3, r3
 800235e:	4323      	orrs	r3, r4
 8002360:	b25b      	sxtb	r3, r3
 8002362:	b2da      	uxtb	r2, r3
 8002364:	1d3b      	adds	r3, r7, #4
 8002366:	705a      	strb	r2, [r3, #1]
	temp[2] = ((data_to_RTC.minutes/10)<<4)|data_to_RTC.minutes%10;
 8002368:	4b1d      	ldr	r3, [pc, #116]	; (80023e0 <_Z14write_time_i2cv+0xb4>)
 800236a:	785b      	ldrb	r3, [r3, #1]
 800236c:	210a      	movs	r1, #10
 800236e:	0018      	movs	r0, r3
 8002370:	f7fd feca 	bl	8000108 <__udivsi3>
 8002374:	0003      	movs	r3, r0
 8002376:	b2db      	uxtb	r3, r3
 8002378:	011b      	lsls	r3, r3, #4
 800237a:	b25c      	sxtb	r4, r3
 800237c:	4b18      	ldr	r3, [pc, #96]	; (80023e0 <_Z14write_time_i2cv+0xb4>)
 800237e:	785b      	ldrb	r3, [r3, #1]
 8002380:	210a      	movs	r1, #10
 8002382:	0018      	movs	r0, r3
 8002384:	f7fd ff46 	bl	8000214 <__aeabi_uidivmod>
 8002388:	000b      	movs	r3, r1
 800238a:	b2db      	uxtb	r3, r3
 800238c:	b25b      	sxtb	r3, r3
 800238e:	4323      	orrs	r3, r4
 8002390:	b25b      	sxtb	r3, r3
 8002392:	b2da      	uxtb	r2, r3
 8002394:	1d3b      	adds	r3, r7, #4
 8002396:	709a      	strb	r2, [r3, #2]
	temp[3] = ((data_to_RTC.hours/10)<<4)|data_to_RTC.hours%10;
 8002398:	4b11      	ldr	r3, [pc, #68]	; (80023e0 <_Z14write_time_i2cv+0xb4>)
 800239a:	789b      	ldrb	r3, [r3, #2]
 800239c:	210a      	movs	r1, #10
 800239e:	0018      	movs	r0, r3
 80023a0:	f7fd feb2 	bl	8000108 <__udivsi3>
 80023a4:	0003      	movs	r3, r0
 80023a6:	b2db      	uxtb	r3, r3
 80023a8:	011b      	lsls	r3, r3, #4
 80023aa:	b25c      	sxtb	r4, r3
 80023ac:	4b0c      	ldr	r3, [pc, #48]	; (80023e0 <_Z14write_time_i2cv+0xb4>)
 80023ae:	789b      	ldrb	r3, [r3, #2]
 80023b0:	210a      	movs	r1, #10
 80023b2:	0018      	movs	r0, r3
 80023b4:	f7fd ff2e 	bl	8000214 <__aeabi_uidivmod>
 80023b8:	000b      	movs	r3, r1
 80023ba:	b2db      	uxtb	r3, r3
 80023bc:	b25b      	sxtb	r3, r3
 80023be:	4323      	orrs	r3, r4
 80023c0:	b25b      	sxtb	r3, r3
 80023c2:	b2da      	uxtb	r2, r3
 80023c4:	1d3b      	adds	r3, r7, #4
 80023c6:	70da      	strb	r2, [r3, #3]

	HAL_I2C_Master_Transmit(&hi2c1, DS3231_MASTER_ADDRESS,(uint8_t *)temp, 4, 10);
 80023c8:	1d3a      	adds	r2, r7, #4
 80023ca:	4806      	ldr	r0, [pc, #24]	; (80023e4 <_Z14write_time_i2cv+0xb8>)
 80023cc:	230a      	movs	r3, #10
 80023ce:	9300      	str	r3, [sp, #0]
 80023d0:	2304      	movs	r3, #4
 80023d2:	21d1      	movs	r1, #209	; 0xd1
 80023d4:	f000 ffc6 	bl	8003364 <HAL_I2C_Master_Transmit>
}
 80023d8:	46c0      	nop			; (mov r8, r8)
 80023da:	46bd      	mov	sp, r7
 80023dc:	b003      	add	sp, #12
 80023de:	bd90      	pop	{r4, r7, pc}
 80023e0:	20000020 	.word	0x20000020
 80023e4:	20000050 	.word	0x20000050

080023e8 <_Z13read_date_i2cv>:

/**
 * @brief function to read date information from RTC info RAM
 * store read date in time_struct data_from_RTC
 */
void read_date_i2c(void){
 80023e8:	b590      	push	{r4, r7, lr}
 80023ea:	b085      	sub	sp, #20
 80023ec:	af02      	add	r7, sp, #8
	uint8_t temp[4];
	temp[0] = ADDR_DAY;	//start address of read operation
 80023ee:	1d3b      	adds	r3, r7, #4
 80023f0:	2203      	movs	r2, #3
 80023f2:	701a      	strb	r2, [r3, #0]

	HAL_I2C_Master_Transmit(&hi2c1, DS3231_MASTER_ADDRESS, (uint8_t *)temp, 1, 10);
 80023f4:	1d3a      	adds	r2, r7, #4
 80023f6:	4839      	ldr	r0, [pc, #228]	; (80024dc <_Z13read_date_i2cv+0xf4>)
 80023f8:	230a      	movs	r3, #10
 80023fa:	9300      	str	r3, [sp, #0]
 80023fc:	2301      	movs	r3, #1
 80023fe:	21d1      	movs	r1, #209	; 0xd1
 8002400:	f000 ffb0 	bl	8003364 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, DS3231_SLAVE_ADDRESS, (uint8_t *)temp, 4, 10);
 8002404:	1d3a      	adds	r2, r7, #4
 8002406:	4835      	ldr	r0, [pc, #212]	; (80024dc <_Z13read_date_i2cv+0xf4>)
 8002408:	230a      	movs	r3, #10
 800240a:	9300      	str	r3, [sp, #0]
 800240c:	2304      	movs	r3, #4
 800240e:	21d0      	movs	r1, #208	; 0xd0
 8002410:	f001 f8b0 	bl	8003574 <HAL_I2C_Master_Receive>

	data_from_RTC.day = temp[0];
 8002414:	1d3b      	adds	r3, r7, #4
 8002416:	781a      	ldrb	r2, [r3, #0]
 8002418:	4b31      	ldr	r3, [pc, #196]	; (80024e0 <_Z13read_date_i2cv+0xf8>)
 800241a:	70da      	strb	r2, [r3, #3]
	data_from_RTC.date = ((temp[1]&0x30)>>4)*10 + (temp[1]&0x0f);
 800241c:	1d3b      	adds	r3, r7, #4
 800241e:	785b      	ldrb	r3, [r3, #1]
 8002420:	091b      	lsrs	r3, r3, #4
 8002422:	b2db      	uxtb	r3, r3
 8002424:	2203      	movs	r2, #3
 8002426:	4013      	ands	r3, r2
 8002428:	b2db      	uxtb	r3, r3
 800242a:	1c1a      	adds	r2, r3, #0
 800242c:	0092      	lsls	r2, r2, #2
 800242e:	18d3      	adds	r3, r2, r3
 8002430:	18db      	adds	r3, r3, r3
 8002432:	b2da      	uxtb	r2, r3
 8002434:	1d3b      	adds	r3, r7, #4
 8002436:	785b      	ldrb	r3, [r3, #1]
 8002438:	210f      	movs	r1, #15
 800243a:	400b      	ands	r3, r1
 800243c:	b2db      	uxtb	r3, r3
 800243e:	18d3      	adds	r3, r2, r3
 8002440:	b2da      	uxtb	r2, r3
 8002442:	4b27      	ldr	r3, [pc, #156]	; (80024e0 <_Z13read_date_i2cv+0xf8>)
 8002444:	711a      	strb	r2, [r3, #4]
	data_from_RTC.month = ((temp[2]&0x10)>>4)*10 + (temp[2]&0x0f);
 8002446:	1d3b      	adds	r3, r7, #4
 8002448:	789b      	ldrb	r3, [r3, #2]
 800244a:	091b      	lsrs	r3, r3, #4
 800244c:	b2db      	uxtb	r3, r3
 800244e:	2201      	movs	r2, #1
 8002450:	4013      	ands	r3, r2
 8002452:	b2db      	uxtb	r3, r3
 8002454:	1c1a      	adds	r2, r3, #0
 8002456:	0092      	lsls	r2, r2, #2
 8002458:	18d3      	adds	r3, r2, r3
 800245a:	18db      	adds	r3, r3, r3
 800245c:	b2da      	uxtb	r2, r3
 800245e:	1d3b      	adds	r3, r7, #4
 8002460:	789b      	ldrb	r3, [r3, #2]
 8002462:	210f      	movs	r1, #15
 8002464:	400b      	ands	r3, r1
 8002466:	b2db      	uxtb	r3, r3
 8002468:	18d3      	adds	r3, r2, r3
 800246a:	b2da      	uxtb	r2, r3
 800246c:	4b1c      	ldr	r3, [pc, #112]	; (80024e0 <_Z13read_date_i2cv+0xf8>)
 800246e:	715a      	strb	r2, [r3, #5]
	data_from_RTC.century = (temp[2] & 0x80) >> 7;	//if century == 1 --> year is bigger that 2000
 8002470:	1d3b      	adds	r3, r7, #4
 8002472:	789b      	ldrb	r3, [r3, #2]
 8002474:	b25b      	sxtb	r3, r3
 8002476:	b2db      	uxtb	r3, r3
 8002478:	09db      	lsrs	r3, r3, #7
 800247a:	b2da      	uxtb	r2, r3
 800247c:	4b18      	ldr	r3, [pc, #96]	; (80024e0 <_Z13read_date_i2cv+0xf8>)
 800247e:	721a      	strb	r2, [r3, #8]
	data_from_RTC.year = 1900 + (data_from_RTC.century * 100);
 8002480:	4b17      	ldr	r3, [pc, #92]	; (80024e0 <_Z13read_date_i2cv+0xf8>)
 8002482:	7a1b      	ldrb	r3, [r3, #8]
 8002484:	b29b      	uxth	r3, r3
 8002486:	2264      	movs	r2, #100	; 0x64
 8002488:	4353      	muls	r3, r2
 800248a:	b29b      	uxth	r3, r3
 800248c:	4a15      	ldr	r2, [pc, #84]	; (80024e4 <_Z13read_date_i2cv+0xfc>)
 800248e:	4694      	mov	ip, r2
 8002490:	4463      	add	r3, ip
 8002492:	b29a      	uxth	r2, r3
 8002494:	4b12      	ldr	r3, [pc, #72]	; (80024e0 <_Z13read_date_i2cv+0xf8>)
 8002496:	80da      	strh	r2, [r3, #6]
	data_from_RTC.year = data_from_RTC.year + (((temp[3]&0xf0)>>4)*10) + ((temp[3]&0x0f)%10);
 8002498:	4b11      	ldr	r3, [pc, #68]	; (80024e0 <_Z13read_date_i2cv+0xf8>)
 800249a:	88da      	ldrh	r2, [r3, #6]
 800249c:	1d3b      	adds	r3, r7, #4
 800249e:	78db      	ldrb	r3, [r3, #3]
 80024a0:	091b      	lsrs	r3, r3, #4
 80024a2:	b2db      	uxtb	r3, r3
 80024a4:	b29b      	uxth	r3, r3
 80024a6:	1c19      	adds	r1, r3, #0
 80024a8:	0089      	lsls	r1, r1, #2
 80024aa:	18cb      	adds	r3, r1, r3
 80024ac:	18db      	adds	r3, r3, r3
 80024ae:	b29b      	uxth	r3, r3
 80024b0:	18d3      	adds	r3, r2, r3
 80024b2:	b29c      	uxth	r4, r3
 80024b4:	1d3b      	adds	r3, r7, #4
 80024b6:	78db      	ldrb	r3, [r3, #3]
 80024b8:	220f      	movs	r2, #15
 80024ba:	4013      	ands	r3, r2
 80024bc:	b2db      	uxtb	r3, r3
 80024be:	210a      	movs	r1, #10
 80024c0:	0018      	movs	r0, r3
 80024c2:	f7fd fea7 	bl	8000214 <__aeabi_uidivmod>
 80024c6:	000b      	movs	r3, r1
 80024c8:	b2db      	uxtb	r3, r3
 80024ca:	b29b      	uxth	r3, r3
 80024cc:	18e3      	adds	r3, r4, r3
 80024ce:	b29a      	uxth	r2, r3
 80024d0:	4b03      	ldr	r3, [pc, #12]	; (80024e0 <_Z13read_date_i2cv+0xf8>)
 80024d2:	80da      	strh	r2, [r3, #6]

	//check for summer time
}
 80024d4:	46c0      	nop			; (mov r8, r8)
 80024d6:	46bd      	mov	sp, r7
 80024d8:	b003      	add	sp, #12
 80024da:	bd90      	pop	{r4, r7, pc}
 80024dc:	20000050 	.word	0x20000050
 80024e0:	20000014 	.word	0x20000014
 80024e4:	0000076c 	.word	0x0000076c

080024e8 <_Z14write_date_i2cv>:

/**
 * @brief function to write date information from RAM into RTC
 * read data from data_to_RTC and transfer to RTC
 */
void write_date_i2c(void){
 80024e8:	b590      	push	{r4, r7, lr}
 80024ea:	b085      	sub	sp, #20
 80024ec:	af02      	add	r7, sp, #8
	uint8_t temp[5]={0};
 80024ee:	003b      	movs	r3, r7
 80024f0:	2200      	movs	r2, #0
 80024f2:	601a      	str	r2, [r3, #0]
 80024f4:	2200      	movs	r2, #0
 80024f6:	711a      	strb	r2, [r3, #4]

	//convert from summer time

	temp[0] = ADDR_DAY;	//start address for write operation
 80024f8:	003b      	movs	r3, r7
 80024fa:	2203      	movs	r2, #3
 80024fc:	701a      	strb	r2, [r3, #0]
	temp[1] = data_to_RTC.day;
 80024fe:	4b35      	ldr	r3, [pc, #212]	; (80025d4 <_Z14write_date_i2cv+0xec>)
 8002500:	78da      	ldrb	r2, [r3, #3]
 8002502:	003b      	movs	r3, r7
 8002504:	705a      	strb	r2, [r3, #1]
	temp[2] = ((data_to_RTC.date/10)<<4)|data_to_RTC.date%10;
 8002506:	4b33      	ldr	r3, [pc, #204]	; (80025d4 <_Z14write_date_i2cv+0xec>)
 8002508:	791b      	ldrb	r3, [r3, #4]
 800250a:	210a      	movs	r1, #10
 800250c:	0018      	movs	r0, r3
 800250e:	f7fd fdfb 	bl	8000108 <__udivsi3>
 8002512:	0003      	movs	r3, r0
 8002514:	b2db      	uxtb	r3, r3
 8002516:	011b      	lsls	r3, r3, #4
 8002518:	b25c      	sxtb	r4, r3
 800251a:	4b2e      	ldr	r3, [pc, #184]	; (80025d4 <_Z14write_date_i2cv+0xec>)
 800251c:	791b      	ldrb	r3, [r3, #4]
 800251e:	210a      	movs	r1, #10
 8002520:	0018      	movs	r0, r3
 8002522:	f7fd fe77 	bl	8000214 <__aeabi_uidivmod>
 8002526:	000b      	movs	r3, r1
 8002528:	b2db      	uxtb	r3, r3
 800252a:	b25b      	sxtb	r3, r3
 800252c:	4323      	orrs	r3, r4
 800252e:	b25b      	sxtb	r3, r3
 8002530:	b2da      	uxtb	r2, r3
 8002532:	003b      	movs	r3, r7
 8002534:	709a      	strb	r2, [r3, #2]
	temp[3] = ((data_to_RTC.month/10)<<4)|data_to_RTC.month%10 | (data_to_RTC.year/2000)<<7;
 8002536:	4b27      	ldr	r3, [pc, #156]	; (80025d4 <_Z14write_date_i2cv+0xec>)
 8002538:	795b      	ldrb	r3, [r3, #5]
 800253a:	210a      	movs	r1, #10
 800253c:	0018      	movs	r0, r3
 800253e:	f7fd fde3 	bl	8000108 <__udivsi3>
 8002542:	0003      	movs	r3, r0
 8002544:	b2db      	uxtb	r3, r3
 8002546:	011b      	lsls	r3, r3, #4
 8002548:	b25c      	sxtb	r4, r3
 800254a:	4b22      	ldr	r3, [pc, #136]	; (80025d4 <_Z14write_date_i2cv+0xec>)
 800254c:	795b      	ldrb	r3, [r3, #5]
 800254e:	210a      	movs	r1, #10
 8002550:	0018      	movs	r0, r3
 8002552:	f7fd fe5f 	bl	8000214 <__aeabi_uidivmod>
 8002556:	000b      	movs	r3, r1
 8002558:	b2db      	uxtb	r3, r3
 800255a:	b25b      	sxtb	r3, r3
 800255c:	4323      	orrs	r3, r4
 800255e:	b25c      	sxtb	r4, r3
 8002560:	4b1c      	ldr	r3, [pc, #112]	; (80025d4 <_Z14write_date_i2cv+0xec>)
 8002562:	88db      	ldrh	r3, [r3, #6]
 8002564:	22fa      	movs	r2, #250	; 0xfa
 8002566:	00d1      	lsls	r1, r2, #3
 8002568:	0018      	movs	r0, r3
 800256a:	f7fd fdcd 	bl	8000108 <__udivsi3>
 800256e:	0003      	movs	r3, r0
 8002570:	b29b      	uxth	r3, r3
 8002572:	01db      	lsls	r3, r3, #7
 8002574:	b25b      	sxtb	r3, r3
 8002576:	4323      	orrs	r3, r4
 8002578:	b25b      	sxtb	r3, r3
 800257a:	b2da      	uxtb	r2, r3
 800257c:	003b      	movs	r3, r7
 800257e:	70da      	strb	r2, [r3, #3]
	temp[4] = ((data_to_RTC.year %100) / 10)<<4 | data_to_RTC.year%10;
 8002580:	4b14      	ldr	r3, [pc, #80]	; (80025d4 <_Z14write_date_i2cv+0xec>)
 8002582:	88db      	ldrh	r3, [r3, #6]
 8002584:	2164      	movs	r1, #100	; 0x64
 8002586:	0018      	movs	r0, r3
 8002588:	f7fd fe44 	bl	8000214 <__aeabi_uidivmod>
 800258c:	000b      	movs	r3, r1
 800258e:	b29b      	uxth	r3, r3
 8002590:	210a      	movs	r1, #10
 8002592:	0018      	movs	r0, r3
 8002594:	f7fd fdb8 	bl	8000108 <__udivsi3>
 8002598:	0003      	movs	r3, r0
 800259a:	b29b      	uxth	r3, r3
 800259c:	011b      	lsls	r3, r3, #4
 800259e:	b25c      	sxtb	r4, r3
 80025a0:	4b0c      	ldr	r3, [pc, #48]	; (80025d4 <_Z14write_date_i2cv+0xec>)
 80025a2:	88db      	ldrh	r3, [r3, #6]
 80025a4:	210a      	movs	r1, #10
 80025a6:	0018      	movs	r0, r3
 80025a8:	f7fd fe34 	bl	8000214 <__aeabi_uidivmod>
 80025ac:	000b      	movs	r3, r1
 80025ae:	b29b      	uxth	r3, r3
 80025b0:	b25b      	sxtb	r3, r3
 80025b2:	4323      	orrs	r3, r4
 80025b4:	b25b      	sxtb	r3, r3
 80025b6:	b2da      	uxtb	r2, r3
 80025b8:	003b      	movs	r3, r7
 80025ba:	711a      	strb	r2, [r3, #4]

	HAL_I2C_Master_Transmit(&hi2c1, DS3231_MASTER_ADDRESS, (uint8_t *)temp, 5, 10);
 80025bc:	003a      	movs	r2, r7
 80025be:	4806      	ldr	r0, [pc, #24]	; (80025d8 <_Z14write_date_i2cv+0xf0>)
 80025c0:	230a      	movs	r3, #10
 80025c2:	9300      	str	r3, [sp, #0]
 80025c4:	2305      	movs	r3, #5
 80025c6:	21d1      	movs	r1, #209	; 0xd1
 80025c8:	f000 fecc 	bl	8003364 <HAL_I2C_Master_Transmit>
}
 80025cc:	46c0      	nop			; (mov r8, r8)
 80025ce:	46bd      	mov	sp, r7
 80025d0:	b003      	add	sp, #12
 80025d2:	bd90      	pop	{r4, r7, pc}
 80025d4:	20000020 	.word	0x20000020
 80025d8:	20000050 	.word	0x20000050

080025dc <_Z9dls_checkb>:
 *  @brief function checks Flag, if day light saving is applied, applies if necessary, re/sets Flag if necessary
 *  @param flag_only: functions only alters the flag and not the actual time value inside the RTC
 *  @info: If DLS applies, the hour byte in the RTC is increased by one and the change is signalized by turning the
 *  ALARM 1 SECONDS Byte to 1 - this bit is used for the DLS FLAG (1 = DLS is applied, 0 = DLS is not applied)
 */
void dls_check(bool flag_only){
 80025dc:	b590      	push	{r4, r7, lr}
 80025de:	b085      	sub	sp, #20
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	0002      	movs	r2, r0
 80025e4:	1dfb      	adds	r3, r7, #7
 80025e6:	701a      	strb	r2, [r3, #0]
	static bool dls_needed = false;
	static bool dls_active = false;
	uint8_t offset = 0;			//add hysterese behaviour for fall, when clock switches from 03:00 to 02:00 - code will reactivate dls, since dls is deactivated altough it should be activated based on time+date
 80025e8:	240f      	movs	r4, #15
 80025ea:	193b      	adds	r3, r7, r4
 80025ec:	2200      	movs	r2, #0
 80025ee:	701a      	strb	r2, [r3, #0]

	//read DLS bit
	dls_active = read_i2c_single(ADDR_A1SECONDS);
 80025f0:	2007      	movs	r0, #7
 80025f2:	f000 f8db 	bl	80027ac <_Z15read_i2c_singleh>
 80025f6:	0003      	movs	r3, r0
 80025f8:	1e5a      	subs	r2, r3, #1
 80025fa:	4193      	sbcs	r3, r2
 80025fc:	b2da      	uxtb	r2, r3
 80025fe:	4b58      	ldr	r3, [pc, #352]	; (8002760 <_Z9dls_checkb+0x184>)
 8002600:	701a      	strb	r2, [r3, #0]
	if(dls_active==0x1){
 8002602:	4b57      	ldr	r3, [pc, #348]	; (8002760 <_Z9dls_checkb+0x184>)
 8002604:	781b      	ldrb	r3, [r3, #0]
 8002606:	2b01      	cmp	r3, #1
 8002608:	d106      	bne.n	8002618 <_Z9dls_checkb+0x3c>
		offset = 1;
 800260a:	193b      	adds	r3, r7, r4
 800260c:	2201      	movs	r2, #1
 800260e:	701a      	strb	r2, [r3, #0]
		data_from_RTC.summer_time = true;
 8002610:	4b54      	ldr	r3, [pc, #336]	; (8002764 <_Z9dls_checkb+0x188>)
 8002612:	2201      	movs	r2, #1
 8002614:	725a      	strb	r2, [r3, #9]
 8002616:	e006      	b.n	8002626 <_Z9dls_checkb+0x4a>
	}
	else{
		offset = 0;
 8002618:	230f      	movs	r3, #15
 800261a:	18fb      	adds	r3, r7, r3
 800261c:	2200      	movs	r2, #0
 800261e:	701a      	strb	r2, [r3, #0]
		data_from_RTC.summer_time = false;
 8002620:	4b50      	ldr	r3, [pc, #320]	; (8002764 <_Z9dls_checkb+0x188>)
 8002622:	2200      	movs	r2, #0
 8002624:	725a      	strb	r2, [r3, #9]
	}
	//check date + time: Should DLS be active?
	if((data_from_RTC.month == 3 && data_from_RTC.date>=25 && data_from_RTC.day==7 && data_from_RTC.hours>=2 )	//March, last sunday, later than 02:00
 8002626:	4b4f      	ldr	r3, [pc, #316]	; (8002764 <_Z9dls_checkb+0x188>)
 8002628:	795b      	ldrb	r3, [r3, #5]
 800262a:	2b03      	cmp	r3, #3
 800262c:	d10b      	bne.n	8002646 <_Z9dls_checkb+0x6a>
 800262e:	4b4d      	ldr	r3, [pc, #308]	; (8002764 <_Z9dls_checkb+0x188>)
 8002630:	791b      	ldrb	r3, [r3, #4]
 8002632:	2b18      	cmp	r3, #24
 8002634:	d907      	bls.n	8002646 <_Z9dls_checkb+0x6a>
 8002636:	4b4b      	ldr	r3, [pc, #300]	; (8002764 <_Z9dls_checkb+0x188>)
 8002638:	78db      	ldrb	r3, [r3, #3]
 800263a:	2b07      	cmp	r3, #7
 800263c:	d103      	bne.n	8002646 <_Z9dls_checkb+0x6a>
 800263e:	4b49      	ldr	r3, [pc, #292]	; (8002764 <_Z9dls_checkb+0x188>)
 8002640:	789b      	ldrb	r3, [r3, #2]
 8002642:	2b01      	cmp	r3, #1
 8002644:	d844      	bhi.n	80026d0 <_Z9dls_checkb+0xf4>
	 || (data_from_RTC.month == 3 && data_from_RTC.day<=6 && (data_from_RTC.date-data_from_RTC.day)>=25 )		//March after last sunday
 8002646:	4b47      	ldr	r3, [pc, #284]	; (8002764 <_Z9dls_checkb+0x188>)
 8002648:	795b      	ldrb	r3, [r3, #5]
 800264a:	2b03      	cmp	r3, #3
 800264c:	d10b      	bne.n	8002666 <_Z9dls_checkb+0x8a>
 800264e:	4b45      	ldr	r3, [pc, #276]	; (8002764 <_Z9dls_checkb+0x188>)
 8002650:	78db      	ldrb	r3, [r3, #3]
 8002652:	2b06      	cmp	r3, #6
 8002654:	d807      	bhi.n	8002666 <_Z9dls_checkb+0x8a>
 8002656:	4b43      	ldr	r3, [pc, #268]	; (8002764 <_Z9dls_checkb+0x188>)
 8002658:	791b      	ldrb	r3, [r3, #4]
 800265a:	001a      	movs	r2, r3
 800265c:	4b41      	ldr	r3, [pc, #260]	; (8002764 <_Z9dls_checkb+0x188>)
 800265e:	78db      	ldrb	r3, [r3, #3]
 8002660:	1ad3      	subs	r3, r2, r3
 8002662:	2b18      	cmp	r3, #24
 8002664:	dc34      	bgt.n	80026d0 <_Z9dls_checkb+0xf4>
	 || (data_from_RTC.month >= 4 && data_from_RTC.month <=9)													//April - September
 8002666:	4b3f      	ldr	r3, [pc, #252]	; (8002764 <_Z9dls_checkb+0x188>)
 8002668:	795b      	ldrb	r3, [r3, #5]
 800266a:	2b03      	cmp	r3, #3
 800266c:	d903      	bls.n	8002676 <_Z9dls_checkb+0x9a>
 800266e:	4b3d      	ldr	r3, [pc, #244]	; (8002764 <_Z9dls_checkb+0x188>)
 8002670:	795b      	ldrb	r3, [r3, #5]
 8002672:	2b09      	cmp	r3, #9
 8002674:	d92c      	bls.n	80026d0 <_Z9dls_checkb+0xf4>
	 || (data_from_RTC.month == 10 && ( (((data_from_RTC.date-data_from_RTC.day)<=24)&& data_from_RTC.day<=6) || (data_from_RTC.day==7 && data_from_RTC.date<=24)))
 8002676:	4b3b      	ldr	r3, [pc, #236]	; (8002764 <_Z9dls_checkb+0x188>)
 8002678:	795b      	ldrb	r3, [r3, #5]
 800267a:	2b0a      	cmp	r3, #10
 800267c:	d113      	bne.n	80026a6 <_Z9dls_checkb+0xca>
 800267e:	4b39      	ldr	r3, [pc, #228]	; (8002764 <_Z9dls_checkb+0x188>)
 8002680:	791b      	ldrb	r3, [r3, #4]
 8002682:	001a      	movs	r2, r3
 8002684:	4b37      	ldr	r3, [pc, #220]	; (8002764 <_Z9dls_checkb+0x188>)
 8002686:	78db      	ldrb	r3, [r3, #3]
 8002688:	1ad3      	subs	r3, r2, r3
 800268a:	2b18      	cmp	r3, #24
 800268c:	dc03      	bgt.n	8002696 <_Z9dls_checkb+0xba>
 800268e:	4b35      	ldr	r3, [pc, #212]	; (8002764 <_Z9dls_checkb+0x188>)
 8002690:	78db      	ldrb	r3, [r3, #3]
 8002692:	2b06      	cmp	r3, #6
 8002694:	d91c      	bls.n	80026d0 <_Z9dls_checkb+0xf4>
 8002696:	4b33      	ldr	r3, [pc, #204]	; (8002764 <_Z9dls_checkb+0x188>)
 8002698:	78db      	ldrb	r3, [r3, #3]
 800269a:	2b07      	cmp	r3, #7
 800269c:	d103      	bne.n	80026a6 <_Z9dls_checkb+0xca>
 800269e:	4b31      	ldr	r3, [pc, #196]	; (8002764 <_Z9dls_checkb+0x188>)
 80026a0:	791b      	ldrb	r3, [r3, #4]
 80026a2:	2b18      	cmp	r3, #24
 80026a4:	d914      	bls.n	80026d0 <_Z9dls_checkb+0xf4>
	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	//October till saturday befor last sunday
	 || (data_from_RTC.month == 10 && data_from_RTC.day == 7 && data_from_RTC.date >=25 && data_from_RTC.hours<=(1+offset))){
 80026a6:	4b2f      	ldr	r3, [pc, #188]	; (8002764 <_Z9dls_checkb+0x188>)
 80026a8:	795b      	ldrb	r3, [r3, #5]
 80026aa:	2b0a      	cmp	r3, #10
 80026ac:	d114      	bne.n	80026d8 <_Z9dls_checkb+0xfc>
 80026ae:	4b2d      	ldr	r3, [pc, #180]	; (8002764 <_Z9dls_checkb+0x188>)
 80026b0:	78db      	ldrb	r3, [r3, #3]
 80026b2:	2b07      	cmp	r3, #7
 80026b4:	d110      	bne.n	80026d8 <_Z9dls_checkb+0xfc>
 80026b6:	4b2b      	ldr	r3, [pc, #172]	; (8002764 <_Z9dls_checkb+0x188>)
 80026b8:	791b      	ldrb	r3, [r3, #4]
 80026ba:	2b18      	cmp	r3, #24
 80026bc:	d90c      	bls.n	80026d8 <_Z9dls_checkb+0xfc>
 80026be:	4b29      	ldr	r3, [pc, #164]	; (8002764 <_Z9dls_checkb+0x188>)
 80026c0:	789b      	ldrb	r3, [r3, #2]
 80026c2:	001a      	movs	r2, r3
 80026c4:	230f      	movs	r3, #15
 80026c6:	18fb      	adds	r3, r7, r3
 80026c8:	781b      	ldrb	r3, [r3, #0]
 80026ca:	3301      	adds	r3, #1
 80026cc:	429a      	cmp	r2, r3
 80026ce:	dc03      	bgt.n	80026d8 <_Z9dls_checkb+0xfc>
	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	//October last sunday till 02:00
		dls_needed = true;
 80026d0:	4b25      	ldr	r3, [pc, #148]	; (8002768 <_Z9dls_checkb+0x18c>)
 80026d2:	2201      	movs	r2, #1
 80026d4:	701a      	strb	r2, [r3, #0]
 80026d6:	e002      	b.n	80026de <_Z9dls_checkb+0x102>
	}
	else{
		dls_needed = false;
 80026d8:	4b23      	ldr	r3, [pc, #140]	; (8002768 <_Z9dls_checkb+0x18c>)
 80026da:	2200      	movs	r2, #0
 80026dc:	701a      	strb	r2, [r3, #0]
	}

	//check if DLS bit should be applied: is DLS active?
	if(dls_active == false && dls_needed == true){
 80026de:	4b20      	ldr	r3, [pc, #128]	; (8002760 <_Z9dls_checkb+0x184>)
 80026e0:	781b      	ldrb	r3, [r3, #0]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d119      	bne.n	800271a <_Z9dls_checkb+0x13e>
 80026e6:	4b20      	ldr	r3, [pc, #128]	; (8002768 <_Z9dls_checkb+0x18c>)
 80026e8:	781b      	ldrb	r3, [r3, #0]
 80026ea:	2b01      	cmp	r3, #1
 80026ec:	d115      	bne.n	800271a <_Z9dls_checkb+0x13e>
		if(flag_only==false){
 80026ee:	1dfb      	adds	r3, r7, #7
 80026f0:	781b      	ldrb	r3, [r3, #0]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d10d      	bne.n	8002712 <_Z9dls_checkb+0x136>
			write_i2c_single(ADDR_HOURS, data_from_RTC.hours+1);
 80026f6:	4b1b      	ldr	r3, [pc, #108]	; (8002764 <_Z9dls_checkb+0x188>)
 80026f8:	789b      	ldrb	r3, [r3, #2]
 80026fa:	3301      	adds	r3, #1
 80026fc:	b2db      	uxtb	r3, r3
 80026fe:	0019      	movs	r1, r3
 8002700:	2002      	movs	r0, #2
 8002702:	f000 f833 	bl	800276c <_Z16write_i2c_singlehh>
			data_from_RTC.hours++;		//alter local variable, so no new read is required before new value is displayed
 8002706:	4b17      	ldr	r3, [pc, #92]	; (8002764 <_Z9dls_checkb+0x188>)
 8002708:	789b      	ldrb	r3, [r3, #2]
 800270a:	3301      	adds	r3, #1
 800270c:	b2da      	uxtb	r2, r3
 800270e:	4b15      	ldr	r3, [pc, #84]	; (8002764 <_Z9dls_checkb+0x188>)
 8002710:	709a      	strb	r2, [r3, #2]
			//increase RTC by one hour - should only happen when summer is reached, not through time set
		}
		write_i2c_single(ADDR_A1SECONDS, 0x1);	//set DLS FLAG
 8002712:	2101      	movs	r1, #1
 8002714:	2007      	movs	r0, #7
 8002716:	f000 f829 	bl	800276c <_Z16write_i2c_singlehh>
	}
	if(dls_active == true && dls_needed == false){
 800271a:	4b11      	ldr	r3, [pc, #68]	; (8002760 <_Z9dls_checkb+0x184>)
 800271c:	781b      	ldrb	r3, [r3, #0]
 800271e:	2b01      	cmp	r3, #1
 8002720:	d119      	bne.n	8002756 <_Z9dls_checkb+0x17a>
 8002722:	4b11      	ldr	r3, [pc, #68]	; (8002768 <_Z9dls_checkb+0x18c>)
 8002724:	781b      	ldrb	r3, [r3, #0]
 8002726:	2b00      	cmp	r3, #0
 8002728:	d115      	bne.n	8002756 <_Z9dls_checkb+0x17a>
		if(flag_only == false){
 800272a:	1dfb      	adds	r3, r7, #7
 800272c:	781b      	ldrb	r3, [r3, #0]
 800272e:	2b00      	cmp	r3, #0
 8002730:	d10d      	bne.n	800274e <_Z9dls_checkb+0x172>
			write_i2c_single(ADDR_HOURS, data_from_RTC.hours-1);
 8002732:	4b0c      	ldr	r3, [pc, #48]	; (8002764 <_Z9dls_checkb+0x188>)
 8002734:	789b      	ldrb	r3, [r3, #2]
 8002736:	3b01      	subs	r3, #1
 8002738:	b2db      	uxtb	r3, r3
 800273a:	0019      	movs	r1, r3
 800273c:	2002      	movs	r0, #2
 800273e:	f000 f815 	bl	800276c <_Z16write_i2c_singlehh>
			data_from_RTC.hours--;
 8002742:	4b08      	ldr	r3, [pc, #32]	; (8002764 <_Z9dls_checkb+0x188>)
 8002744:	789b      	ldrb	r3, [r3, #2]
 8002746:	3b01      	subs	r3, #1
 8002748:	b2da      	uxtb	r2, r3
 800274a:	4b06      	ldr	r3, [pc, #24]	; (8002764 <_Z9dls_checkb+0x188>)
 800274c:	709a      	strb	r2, [r3, #2]
			//decrease RTC by one hour - should only happen when winter is reached, not through time set
		}
		write_i2c_single(ADDR_A1SECONDS, 0x0);	//reset DLS FLAG
 800274e:	2100      	movs	r1, #0
 8002750:	2007      	movs	r0, #7
 8002752:	f000 f80b 	bl	800276c <_Z16write_i2c_singlehh>
	}
}
 8002756:	46c0      	nop			; (mov r8, r8)
 8002758:	46bd      	mov	sp, r7
 800275a:	b005      	add	sp, #20
 800275c:	bd90      	pop	{r4, r7, pc}
 800275e:	46c0      	nop			; (mov r8, r8)
 8002760:	200003ae 	.word	0x200003ae
 8002764:	20000014 	.word	0x20000014
 8002768:	200003ad 	.word	0x200003ad

0800276c <_Z16write_i2c_singlehh>:
/**
 * @brief write single register
 * @param cmd: register address to which the data should be written
 * @param data: 8bit data which should be written to the register
 */
void write_i2c_single(uint8_t cmd, uint8_t data){
 800276c:	b580      	push	{r7, lr}
 800276e:	b086      	sub	sp, #24
 8002770:	af02      	add	r7, sp, #8
 8002772:	0002      	movs	r2, r0
 8002774:	1dfb      	adds	r3, r7, #7
 8002776:	701a      	strb	r2, [r3, #0]
 8002778:	1dbb      	adds	r3, r7, #6
 800277a:	1c0a      	adds	r2, r1, #0
 800277c:	701a      	strb	r2, [r3, #0]
	uint8_t data_t[2];
	data_t[0] = cmd;
 800277e:	210c      	movs	r1, #12
 8002780:	187b      	adds	r3, r7, r1
 8002782:	1dfa      	adds	r2, r7, #7
 8002784:	7812      	ldrb	r2, [r2, #0]
 8002786:	701a      	strb	r2, [r3, #0]
	data_t[1] = data;
 8002788:	187b      	adds	r3, r7, r1
 800278a:	1dba      	adds	r2, r7, #6
 800278c:	7812      	ldrb	r2, [r2, #0]
 800278e:	705a      	strb	r2, [r3, #1]
	HAL_I2C_Master_Transmit(&hi2c1, DS3231_MASTER_ADDRESS, (uint8_t *)data_t, 2, 100);
 8002790:	187a      	adds	r2, r7, r1
 8002792:	4805      	ldr	r0, [pc, #20]	; (80027a8 <_Z16write_i2c_singlehh+0x3c>)
 8002794:	2364      	movs	r3, #100	; 0x64
 8002796:	9300      	str	r3, [sp, #0]
 8002798:	2302      	movs	r3, #2
 800279a:	21d1      	movs	r1, #209	; 0xd1
 800279c:	f000 fde2 	bl	8003364 <HAL_I2C_Master_Transmit>
}
 80027a0:	46c0      	nop			; (mov r8, r8)
 80027a2:	46bd      	mov	sp, r7
 80027a4:	b004      	add	sp, #16
 80027a6:	bd80      	pop	{r7, pc}
 80027a8:	20000050 	.word	0x20000050

080027ac <_Z15read_i2c_singleh>:
/**
 * @brief function to read one byte of data from specified register
 * @param cmd address which content should be read
 * @return data which is read from the specified register
 */
uint8_t read_i2c_single(uint8_t cmd){
 80027ac:	b590      	push	{r4, r7, lr}
 80027ae:	b087      	sub	sp, #28
 80027b0:	af02      	add	r7, sp, #8
 80027b2:	0002      	movs	r2, r0
 80027b4:	1dfb      	adds	r3, r7, #7
 80027b6:	701a      	strb	r2, [r3, #0]
	uint8_t data_t[1];
	data_t[0] = cmd;
 80027b8:	210c      	movs	r1, #12
 80027ba:	187b      	adds	r3, r7, r1
 80027bc:	1dfa      	adds	r2, r7, #7
 80027be:	7812      	ldrb	r2, [r2, #0]
 80027c0:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit(&hi2c1, DS3231_MASTER_ADDRESS, (uint8_t *)data_t, 1, 10);
 80027c2:	000c      	movs	r4, r1
 80027c4:	193a      	adds	r2, r7, r4
 80027c6:	480a      	ldr	r0, [pc, #40]	; (80027f0 <_Z15read_i2c_singleh+0x44>)
 80027c8:	230a      	movs	r3, #10
 80027ca:	9300      	str	r3, [sp, #0]
 80027cc:	2301      	movs	r3, #1
 80027ce:	21d1      	movs	r1, #209	; 0xd1
 80027d0:	f000 fdc8 	bl	8003364 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, DS3231_SLAVE_ADDRESS, (uint8_t *)data_t, 1, 10);
 80027d4:	193a      	adds	r2, r7, r4
 80027d6:	4806      	ldr	r0, [pc, #24]	; (80027f0 <_Z15read_i2c_singleh+0x44>)
 80027d8:	230a      	movs	r3, #10
 80027da:	9300      	str	r3, [sp, #0]
 80027dc:	2301      	movs	r3, #1
 80027de:	21d0      	movs	r1, #208	; 0xd0
 80027e0:	f000 fec8 	bl	8003574 <HAL_I2C_Master_Receive>
	return data_t[0];
 80027e4:	193b      	adds	r3, r7, r4
 80027e6:	781b      	ldrb	r3, [r3, #0]
}
 80027e8:	0018      	movs	r0, r3
 80027ea:	46bd      	mov	sp, r7
 80027ec:	b005      	add	sp, #20
 80027ee:	bd90      	pop	{r4, r7, pc}
 80027f0:	20000050 	.word	0x20000050

080027f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80027f4:	480d      	ldr	r0, [pc, #52]	; (800282c <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80027f6:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 80027f8:	f7ff fb64 	bl	8001ec4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80027fc:	480c      	ldr	r0, [pc, #48]	; (8002830 <LoopForever+0x6>)
  ldr r1, =_edata
 80027fe:	490d      	ldr	r1, [pc, #52]	; (8002834 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002800:	4a0d      	ldr	r2, [pc, #52]	; (8002838 <LoopForever+0xe>)
  movs r3, #0
 8002802:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002804:	e002      	b.n	800280c <LoopCopyDataInit>

08002806 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002806:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002808:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800280a:	3304      	adds	r3, #4

0800280c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800280c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800280e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002810:	d3f9      	bcc.n	8002806 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002812:	4a0a      	ldr	r2, [pc, #40]	; (800283c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002814:	4c0a      	ldr	r4, [pc, #40]	; (8002840 <LoopForever+0x16>)
  movs r3, #0
 8002816:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002818:	e001      	b.n	800281e <LoopFillZerobss>

0800281a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800281a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800281c:	3204      	adds	r2, #4

0800281e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800281e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002820:	d3fb      	bcc.n	800281a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002822:	f003 fe65 	bl	80064f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002826:	f7fe fb19 	bl	8000e5c <main>

0800282a <LoopForever>:

LoopForever:
    b LoopForever
 800282a:	e7fe      	b.n	800282a <LoopForever>
   ldr   r0, =_estack
 800282c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8002830:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002834:	20000034 	.word	0x20000034
  ldr r2, =_sidata
 8002838:	080065a4 	.word	0x080065a4
  ldr r2, =_sbss
 800283c:	20000034 	.word	0x20000034
  ldr r4, =_ebss
 8002840:	200003b4 	.word	0x200003b4

08002844 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002844:	e7fe      	b.n	8002844 <ADC1_COMP_IRQHandler>
	...

08002848 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b082      	sub	sp, #8
 800284c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800284e:	1dfb      	adds	r3, r7, #7
 8002850:	2200      	movs	r2, #0
 8002852:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8002854:	4b0b      	ldr	r3, [pc, #44]	; (8002884 <HAL_Init+0x3c>)
 8002856:	681a      	ldr	r2, [r3, #0]
 8002858:	4b0a      	ldr	r3, [pc, #40]	; (8002884 <HAL_Init+0x3c>)
 800285a:	2140      	movs	r1, #64	; 0x40
 800285c:	430a      	orrs	r2, r1
 800285e:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002860:	2003      	movs	r0, #3
 8002862:	f000 f811 	bl	8002888 <HAL_InitTick>
 8002866:	1e03      	subs	r3, r0, #0
 8002868:	d003      	beq.n	8002872 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 800286a:	1dfb      	adds	r3, r7, #7
 800286c:	2201      	movs	r2, #1
 800286e:	701a      	strb	r2, [r3, #0]
 8002870:	e001      	b.n	8002876 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002872:	f7ff fae1 	bl	8001e38 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002876:	1dfb      	adds	r3, r7, #7
 8002878:	781b      	ldrb	r3, [r3, #0]
}
 800287a:	0018      	movs	r0, r3
 800287c:	46bd      	mov	sp, r7
 800287e:	b002      	add	sp, #8
 8002880:	bd80      	pop	{r7, pc}
 8002882:	46c0      	nop			; (mov r8, r8)
 8002884:	40022000 	.word	0x40022000

08002888 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002888:	b590      	push	{r4, r7, lr}
 800288a:	b083      	sub	sp, #12
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002890:	4b14      	ldr	r3, [pc, #80]	; (80028e4 <HAL_InitTick+0x5c>)
 8002892:	681c      	ldr	r4, [r3, #0]
 8002894:	4b14      	ldr	r3, [pc, #80]	; (80028e8 <HAL_InitTick+0x60>)
 8002896:	781b      	ldrb	r3, [r3, #0]
 8002898:	0019      	movs	r1, r3
 800289a:	23fa      	movs	r3, #250	; 0xfa
 800289c:	0098      	lsls	r0, r3, #2
 800289e:	f7fd fc33 	bl	8000108 <__udivsi3>
 80028a2:	0003      	movs	r3, r0
 80028a4:	0019      	movs	r1, r3
 80028a6:	0020      	movs	r0, r4
 80028a8:	f7fd fc2e 	bl	8000108 <__udivsi3>
 80028ac:	0003      	movs	r3, r0
 80028ae:	0018      	movs	r0, r3
 80028b0:	f000 f90b 	bl	8002aca <HAL_SYSTICK_Config>
 80028b4:	1e03      	subs	r3, r0, #0
 80028b6:	d001      	beq.n	80028bc <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80028b8:	2301      	movs	r3, #1
 80028ba:	e00f      	b.n	80028dc <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2b03      	cmp	r3, #3
 80028c0:	d80b      	bhi.n	80028da <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80028c2:	6879      	ldr	r1, [r7, #4]
 80028c4:	2301      	movs	r3, #1
 80028c6:	425b      	negs	r3, r3
 80028c8:	2200      	movs	r2, #0
 80028ca:	0018      	movs	r0, r3
 80028cc:	f000 f8d8 	bl	8002a80 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80028d0:	4b06      	ldr	r3, [pc, #24]	; (80028ec <HAL_InitTick+0x64>)
 80028d2:	687a      	ldr	r2, [r7, #4]
 80028d4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80028d6:	2300      	movs	r3, #0
 80028d8:	e000      	b.n	80028dc <HAL_InitTick+0x54>
    return HAL_ERROR;
 80028da:	2301      	movs	r3, #1
}
 80028dc:	0018      	movs	r0, r3
 80028de:	46bd      	mov	sp, r7
 80028e0:	b003      	add	sp, #12
 80028e2:	bd90      	pop	{r4, r7, pc}
 80028e4:	20000010 	.word	0x20000010
 80028e8:	20000030 	.word	0x20000030
 80028ec:	2000002c 	.word	0x2000002c

080028f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80028f4:	4b05      	ldr	r3, [pc, #20]	; (800290c <HAL_IncTick+0x1c>)
 80028f6:	781b      	ldrb	r3, [r3, #0]
 80028f8:	001a      	movs	r2, r3
 80028fa:	4b05      	ldr	r3, [pc, #20]	; (8002910 <HAL_IncTick+0x20>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	18d2      	adds	r2, r2, r3
 8002900:	4b03      	ldr	r3, [pc, #12]	; (8002910 <HAL_IncTick+0x20>)
 8002902:	601a      	str	r2, [r3, #0]
}
 8002904:	46c0      	nop			; (mov r8, r8)
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
 800290a:	46c0      	nop			; (mov r8, r8)
 800290c:	20000030 	.word	0x20000030
 8002910:	200003b0 	.word	0x200003b0

08002914 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	af00      	add	r7, sp, #0
  return uwTick;
 8002918:	4b02      	ldr	r3, [pc, #8]	; (8002924 <HAL_GetTick+0x10>)
 800291a:	681b      	ldr	r3, [r3, #0]
}
 800291c:	0018      	movs	r0, r3
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}
 8002922:	46c0      	nop			; (mov r8, r8)
 8002924:	200003b0 	.word	0x200003b0

08002928 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b082      	sub	sp, #8
 800292c:	af00      	add	r7, sp, #0
 800292e:	0002      	movs	r2, r0
 8002930:	1dfb      	adds	r3, r7, #7
 8002932:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002934:	1dfb      	adds	r3, r7, #7
 8002936:	781b      	ldrb	r3, [r3, #0]
 8002938:	2b7f      	cmp	r3, #127	; 0x7f
 800293a:	d809      	bhi.n	8002950 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800293c:	1dfb      	adds	r3, r7, #7
 800293e:	781b      	ldrb	r3, [r3, #0]
 8002940:	001a      	movs	r2, r3
 8002942:	231f      	movs	r3, #31
 8002944:	401a      	ands	r2, r3
 8002946:	4b04      	ldr	r3, [pc, #16]	; (8002958 <__NVIC_EnableIRQ+0x30>)
 8002948:	2101      	movs	r1, #1
 800294a:	4091      	lsls	r1, r2
 800294c:	000a      	movs	r2, r1
 800294e:	601a      	str	r2, [r3, #0]
  }
}
 8002950:	46c0      	nop			; (mov r8, r8)
 8002952:	46bd      	mov	sp, r7
 8002954:	b002      	add	sp, #8
 8002956:	bd80      	pop	{r7, pc}
 8002958:	e000e100 	.word	0xe000e100

0800295c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800295c:	b590      	push	{r4, r7, lr}
 800295e:	b083      	sub	sp, #12
 8002960:	af00      	add	r7, sp, #0
 8002962:	0002      	movs	r2, r0
 8002964:	6039      	str	r1, [r7, #0]
 8002966:	1dfb      	adds	r3, r7, #7
 8002968:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800296a:	1dfb      	adds	r3, r7, #7
 800296c:	781b      	ldrb	r3, [r3, #0]
 800296e:	2b7f      	cmp	r3, #127	; 0x7f
 8002970:	d828      	bhi.n	80029c4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002972:	4a2f      	ldr	r2, [pc, #188]	; (8002a30 <__NVIC_SetPriority+0xd4>)
 8002974:	1dfb      	adds	r3, r7, #7
 8002976:	781b      	ldrb	r3, [r3, #0]
 8002978:	b25b      	sxtb	r3, r3
 800297a:	089b      	lsrs	r3, r3, #2
 800297c:	33c0      	adds	r3, #192	; 0xc0
 800297e:	009b      	lsls	r3, r3, #2
 8002980:	589b      	ldr	r3, [r3, r2]
 8002982:	1dfa      	adds	r2, r7, #7
 8002984:	7812      	ldrb	r2, [r2, #0]
 8002986:	0011      	movs	r1, r2
 8002988:	2203      	movs	r2, #3
 800298a:	400a      	ands	r2, r1
 800298c:	00d2      	lsls	r2, r2, #3
 800298e:	21ff      	movs	r1, #255	; 0xff
 8002990:	4091      	lsls	r1, r2
 8002992:	000a      	movs	r2, r1
 8002994:	43d2      	mvns	r2, r2
 8002996:	401a      	ands	r2, r3
 8002998:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	019b      	lsls	r3, r3, #6
 800299e:	22ff      	movs	r2, #255	; 0xff
 80029a0:	401a      	ands	r2, r3
 80029a2:	1dfb      	adds	r3, r7, #7
 80029a4:	781b      	ldrb	r3, [r3, #0]
 80029a6:	0018      	movs	r0, r3
 80029a8:	2303      	movs	r3, #3
 80029aa:	4003      	ands	r3, r0
 80029ac:	00db      	lsls	r3, r3, #3
 80029ae:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80029b0:	481f      	ldr	r0, [pc, #124]	; (8002a30 <__NVIC_SetPriority+0xd4>)
 80029b2:	1dfb      	adds	r3, r7, #7
 80029b4:	781b      	ldrb	r3, [r3, #0]
 80029b6:	b25b      	sxtb	r3, r3
 80029b8:	089b      	lsrs	r3, r3, #2
 80029ba:	430a      	orrs	r2, r1
 80029bc:	33c0      	adds	r3, #192	; 0xc0
 80029be:	009b      	lsls	r3, r3, #2
 80029c0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80029c2:	e031      	b.n	8002a28 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80029c4:	4a1b      	ldr	r2, [pc, #108]	; (8002a34 <__NVIC_SetPriority+0xd8>)
 80029c6:	1dfb      	adds	r3, r7, #7
 80029c8:	781b      	ldrb	r3, [r3, #0]
 80029ca:	0019      	movs	r1, r3
 80029cc:	230f      	movs	r3, #15
 80029ce:	400b      	ands	r3, r1
 80029d0:	3b08      	subs	r3, #8
 80029d2:	089b      	lsrs	r3, r3, #2
 80029d4:	3306      	adds	r3, #6
 80029d6:	009b      	lsls	r3, r3, #2
 80029d8:	18d3      	adds	r3, r2, r3
 80029da:	3304      	adds	r3, #4
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	1dfa      	adds	r2, r7, #7
 80029e0:	7812      	ldrb	r2, [r2, #0]
 80029e2:	0011      	movs	r1, r2
 80029e4:	2203      	movs	r2, #3
 80029e6:	400a      	ands	r2, r1
 80029e8:	00d2      	lsls	r2, r2, #3
 80029ea:	21ff      	movs	r1, #255	; 0xff
 80029ec:	4091      	lsls	r1, r2
 80029ee:	000a      	movs	r2, r1
 80029f0:	43d2      	mvns	r2, r2
 80029f2:	401a      	ands	r2, r3
 80029f4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	019b      	lsls	r3, r3, #6
 80029fa:	22ff      	movs	r2, #255	; 0xff
 80029fc:	401a      	ands	r2, r3
 80029fe:	1dfb      	adds	r3, r7, #7
 8002a00:	781b      	ldrb	r3, [r3, #0]
 8002a02:	0018      	movs	r0, r3
 8002a04:	2303      	movs	r3, #3
 8002a06:	4003      	ands	r3, r0
 8002a08:	00db      	lsls	r3, r3, #3
 8002a0a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002a0c:	4809      	ldr	r0, [pc, #36]	; (8002a34 <__NVIC_SetPriority+0xd8>)
 8002a0e:	1dfb      	adds	r3, r7, #7
 8002a10:	781b      	ldrb	r3, [r3, #0]
 8002a12:	001c      	movs	r4, r3
 8002a14:	230f      	movs	r3, #15
 8002a16:	4023      	ands	r3, r4
 8002a18:	3b08      	subs	r3, #8
 8002a1a:	089b      	lsrs	r3, r3, #2
 8002a1c:	430a      	orrs	r2, r1
 8002a1e:	3306      	adds	r3, #6
 8002a20:	009b      	lsls	r3, r3, #2
 8002a22:	18c3      	adds	r3, r0, r3
 8002a24:	3304      	adds	r3, #4
 8002a26:	601a      	str	r2, [r3, #0]
}
 8002a28:	46c0      	nop			; (mov r8, r8)
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	b003      	add	sp, #12
 8002a2e:	bd90      	pop	{r4, r7, pc}
 8002a30:	e000e100 	.word	0xe000e100
 8002a34:	e000ed00 	.word	0xe000ed00

08002a38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b082      	sub	sp, #8
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	1e5a      	subs	r2, r3, #1
 8002a44:	2380      	movs	r3, #128	; 0x80
 8002a46:	045b      	lsls	r3, r3, #17
 8002a48:	429a      	cmp	r2, r3
 8002a4a:	d301      	bcc.n	8002a50 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	e010      	b.n	8002a72 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a50:	4b0a      	ldr	r3, [pc, #40]	; (8002a7c <SysTick_Config+0x44>)
 8002a52:	687a      	ldr	r2, [r7, #4]
 8002a54:	3a01      	subs	r2, #1
 8002a56:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a58:	2301      	movs	r3, #1
 8002a5a:	425b      	negs	r3, r3
 8002a5c:	2103      	movs	r1, #3
 8002a5e:	0018      	movs	r0, r3
 8002a60:	f7ff ff7c 	bl	800295c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a64:	4b05      	ldr	r3, [pc, #20]	; (8002a7c <SysTick_Config+0x44>)
 8002a66:	2200      	movs	r2, #0
 8002a68:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a6a:	4b04      	ldr	r3, [pc, #16]	; (8002a7c <SysTick_Config+0x44>)
 8002a6c:	2207      	movs	r2, #7
 8002a6e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a70:	2300      	movs	r3, #0
}
 8002a72:	0018      	movs	r0, r3
 8002a74:	46bd      	mov	sp, r7
 8002a76:	b002      	add	sp, #8
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	46c0      	nop			; (mov r8, r8)
 8002a7c:	e000e010 	.word	0xe000e010

08002a80 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b084      	sub	sp, #16
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	60b9      	str	r1, [r7, #8]
 8002a88:	607a      	str	r2, [r7, #4]
 8002a8a:	210f      	movs	r1, #15
 8002a8c:	187b      	adds	r3, r7, r1
 8002a8e:	1c02      	adds	r2, r0, #0
 8002a90:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8002a92:	68ba      	ldr	r2, [r7, #8]
 8002a94:	187b      	adds	r3, r7, r1
 8002a96:	781b      	ldrb	r3, [r3, #0]
 8002a98:	b25b      	sxtb	r3, r3
 8002a9a:	0011      	movs	r1, r2
 8002a9c:	0018      	movs	r0, r3
 8002a9e:	f7ff ff5d 	bl	800295c <__NVIC_SetPriority>
}
 8002aa2:	46c0      	nop			; (mov r8, r8)
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	b004      	add	sp, #16
 8002aa8:	bd80      	pop	{r7, pc}

08002aaa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002aaa:	b580      	push	{r7, lr}
 8002aac:	b082      	sub	sp, #8
 8002aae:	af00      	add	r7, sp, #0
 8002ab0:	0002      	movs	r2, r0
 8002ab2:	1dfb      	adds	r3, r7, #7
 8002ab4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ab6:	1dfb      	adds	r3, r7, #7
 8002ab8:	781b      	ldrb	r3, [r3, #0]
 8002aba:	b25b      	sxtb	r3, r3
 8002abc:	0018      	movs	r0, r3
 8002abe:	f7ff ff33 	bl	8002928 <__NVIC_EnableIRQ>
}
 8002ac2:	46c0      	nop			; (mov r8, r8)
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	b002      	add	sp, #8
 8002ac8:	bd80      	pop	{r7, pc}

08002aca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002aca:	b580      	push	{r7, lr}
 8002acc:	b082      	sub	sp, #8
 8002ace:	af00      	add	r7, sp, #0
 8002ad0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	0018      	movs	r0, r3
 8002ad6:	f7ff ffaf 	bl	8002a38 <SysTick_Config>
 8002ada:	0003      	movs	r3, r0
}
 8002adc:	0018      	movs	r0, r3
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	b002      	add	sp, #8
 8002ae2:	bd80      	pop	{r7, pc}

08002ae4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b084      	sub	sp, #16
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d101      	bne.n	8002af6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002af2:	2301      	movs	r3, #1
 8002af4:	e061      	b.n	8002bba <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a32      	ldr	r2, [pc, #200]	; (8002bc4 <HAL_DMA_Init+0xe0>)
 8002afc:	4694      	mov	ip, r2
 8002afe:	4463      	add	r3, ip
 8002b00:	2114      	movs	r1, #20
 8002b02:	0018      	movs	r0, r3
 8002b04:	f7fd fb00 	bl	8000108 <__udivsi3>
 8002b08:	0003      	movs	r3, r0
 8002b0a:	009a      	lsls	r2, r3, #2
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->DmaBaseAddress = DMA1;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	4a2d      	ldr	r2, [pc, #180]	; (8002bc8 <HAL_DMA_Init+0xe4>)
 8002b14:	641a      	str	r2, [r3, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2225      	movs	r2, #37	; 0x25
 8002b1a:	2102      	movs	r1, #2
 8002b1c:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	4a28      	ldr	r2, [pc, #160]	; (8002bcc <HAL_DMA_Init+0xe8>)
 8002b2a:	4013      	ands	r3, r2
 8002b2c:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002b36:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	691b      	ldr	r3, [r3, #16]
 8002b3c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b42:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	699b      	ldr	r3, [r3, #24]
 8002b48:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b4e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6a1b      	ldr	r3, [r3, #32]
 8002b54:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002b56:	68fa      	ldr	r2, [r7, #12]
 8002b58:	4313      	orrs	r3, r2
 8002b5a:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	68fa      	ldr	r2, [r7, #12]
 8002b62:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	689a      	ldr	r2, [r3, #8]
 8002b68:	2380      	movs	r3, #128	; 0x80
 8002b6a:	01db      	lsls	r3, r3, #7
 8002b6c:	429a      	cmp	r2, r3
 8002b6e:	d018      	beq.n	8002ba2 <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002b70:	4b17      	ldr	r3, [pc, #92]	; (8002bd0 <HAL_DMA_Init+0xec>)
 8002b72:	681a      	ldr	r2, [r3, #0]
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b78:	211c      	movs	r1, #28
 8002b7a:	400b      	ands	r3, r1
 8002b7c:	210f      	movs	r1, #15
 8002b7e:	4099      	lsls	r1, r3
 8002b80:	000b      	movs	r3, r1
 8002b82:	43d9      	mvns	r1, r3
 8002b84:	4b12      	ldr	r3, [pc, #72]	; (8002bd0 <HAL_DMA_Init+0xec>)
 8002b86:	400a      	ands	r2, r1
 8002b88:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002b8a:	4b11      	ldr	r3, [pc, #68]	; (8002bd0 <HAL_DMA_Init+0xec>)
 8002b8c:	6819      	ldr	r1, [r3, #0]
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	685a      	ldr	r2, [r3, #4]
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b96:	201c      	movs	r0, #28
 8002b98:	4003      	ands	r3, r0
 8002b9a:	409a      	lsls	r2, r3
 8002b9c:	4b0c      	ldr	r3, [pc, #48]	; (8002bd0 <HAL_DMA_Init+0xec>)
 8002b9e:	430a      	orrs	r2, r1
 8002ba0:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2225      	movs	r2, #37	; 0x25
 8002bac:	2101      	movs	r1, #1
 8002bae:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2224      	movs	r2, #36	; 0x24
 8002bb4:	2100      	movs	r1, #0
 8002bb6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002bb8:	2300      	movs	r3, #0
}
 8002bba:	0018      	movs	r0, r3
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	b004      	add	sp, #16
 8002bc0:	bd80      	pop	{r7, pc}
 8002bc2:	46c0      	nop			; (mov r8, r8)
 8002bc4:	bffdfff8 	.word	0xbffdfff8
 8002bc8:	40020000 	.word	0x40020000
 8002bcc:	ffff800f 	.word	0xffff800f
 8002bd0:	400200a8 	.word	0x400200a8

08002bd4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b086      	sub	sp, #24
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	60f8      	str	r0, [r7, #12]
 8002bdc:	60b9      	str	r1, [r7, #8]
 8002bde:	607a      	str	r2, [r7, #4]
 8002be0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002be2:	2317      	movs	r3, #23
 8002be4:	18fb      	adds	r3, r7, r3
 8002be6:	2200      	movs	r2, #0
 8002be8:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	2224      	movs	r2, #36	; 0x24
 8002bee:	5c9b      	ldrb	r3, [r3, r2]
 8002bf0:	2b01      	cmp	r3, #1
 8002bf2:	d101      	bne.n	8002bf8 <HAL_DMA_Start_IT+0x24>
 8002bf4:	2302      	movs	r3, #2
 8002bf6:	e04f      	b.n	8002c98 <HAL_DMA_Start_IT+0xc4>
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	2224      	movs	r2, #36	; 0x24
 8002bfc:	2101      	movs	r1, #1
 8002bfe:	5499      	strb	r1, [r3, r2]

  if(HAL_DMA_STATE_READY == hdma->State)
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	2225      	movs	r2, #37	; 0x25
 8002c04:	5c9b      	ldrb	r3, [r3, r2]
 8002c06:	b2db      	uxtb	r3, r3
 8002c08:	2b01      	cmp	r3, #1
 8002c0a:	d13a      	bne.n	8002c82 <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	2225      	movs	r2, #37	; 0x25
 8002c10:	2102      	movs	r1, #2
 8002c12:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	2200      	movs	r2, #0
 8002c18:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	681a      	ldr	r2, [r3, #0]
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	2101      	movs	r1, #1
 8002c26:	438a      	bics	r2, r1
 8002c28:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	687a      	ldr	r2, [r7, #4]
 8002c2e:	68b9      	ldr	r1, [r7, #8]
 8002c30:	68f8      	ldr	r0, [r7, #12]
 8002c32:	f000 f92a 	bl	8002e8a <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d008      	beq.n	8002c50 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	681a      	ldr	r2, [r3, #0]
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	210e      	movs	r1, #14
 8002c4a:	430a      	orrs	r2, r1
 8002c4c:	601a      	str	r2, [r3, #0]
 8002c4e:	e00f      	b.n	8002c70 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	681a      	ldr	r2, [r3, #0]
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	2104      	movs	r1, #4
 8002c5c:	438a      	bics	r2, r1
 8002c5e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	681a      	ldr	r2, [r3, #0]
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	210a      	movs	r1, #10
 8002c6c:	430a      	orrs	r2, r1
 8002c6e:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	2101      	movs	r1, #1
 8002c7c:	430a      	orrs	r2, r1
 8002c7e:	601a      	str	r2, [r3, #0]
 8002c80:	e007      	b.n	8002c92 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	2224      	movs	r2, #36	; 0x24
 8002c86:	2100      	movs	r1, #0
 8002c88:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002c8a:	2317      	movs	r3, #23
 8002c8c:	18fb      	adds	r3, r7, r3
 8002c8e:	2202      	movs	r2, #2
 8002c90:	701a      	strb	r2, [r3, #0]
  }
  return status;
 8002c92:	2317      	movs	r3, #23
 8002c94:	18fb      	adds	r3, r7, r3
 8002c96:	781b      	ldrb	r3, [r3, #0]
}
 8002c98:	0018      	movs	r0, r3
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	b006      	add	sp, #24
 8002c9e:	bd80      	pop	{r7, pc}

08002ca0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b084      	sub	sp, #16
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ca8:	210f      	movs	r1, #15
 8002caa:	187b      	adds	r3, r7, r1
 8002cac:	2200      	movs	r2, #0
 8002cae:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2225      	movs	r2, #37	; 0x25
 8002cb4:	5c9b      	ldrb	r3, [r3, r2]
 8002cb6:	b2db      	uxtb	r3, r3
 8002cb8:	2b02      	cmp	r3, #2
 8002cba:	d006      	beq.n	8002cca <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2204      	movs	r2, #4
 8002cc0:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8002cc2:	187b      	adds	r3, r7, r1
 8002cc4:	2201      	movs	r2, #1
 8002cc6:	701a      	strb	r2, [r3, #0]
 8002cc8:	e02a      	b.n	8002d20 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	681a      	ldr	r2, [r3, #0]
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	210e      	movs	r1, #14
 8002cd6:	438a      	bics	r2, r1
 8002cd8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	681a      	ldr	r2, [r3, #0]
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	2101      	movs	r1, #1
 8002ce6:	438a      	bics	r2, r1
 8002ce8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cee:	221c      	movs	r2, #28
 8002cf0:	401a      	ands	r2, r3
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cf6:	2101      	movs	r1, #1
 8002cf8:	4091      	lsls	r1, r2
 8002cfa:	000a      	movs	r2, r1
 8002cfc:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2225      	movs	r2, #37	; 0x25
 8002d02:	2101      	movs	r1, #1
 8002d04:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	2224      	movs	r2, #36	; 0x24
 8002d0a:	2100      	movs	r1, #0
 8002d0c:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d004      	beq.n	8002d20 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d1a:	687a      	ldr	r2, [r7, #4]
 8002d1c:	0010      	movs	r0, r2
 8002d1e:	4798      	blx	r3
    }
  }
  return status;
 8002d20:	230f      	movs	r3, #15
 8002d22:	18fb      	adds	r3, r7, r3
 8002d24:	781b      	ldrb	r3, [r3, #0]
}
 8002d26:	0018      	movs	r0, r3
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	b004      	add	sp, #16
 8002d2c:	bd80      	pop	{r7, pc}

08002d2e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002d2e:	b580      	push	{r7, lr}
 8002d30:	b084      	sub	sp, #16
 8002d32:	af00      	add	r7, sp, #0
 8002d34:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d4a:	221c      	movs	r2, #28
 8002d4c:	4013      	ands	r3, r2
 8002d4e:	2204      	movs	r2, #4
 8002d50:	409a      	lsls	r2, r3
 8002d52:	0013      	movs	r3, r2
 8002d54:	68fa      	ldr	r2, [r7, #12]
 8002d56:	4013      	ands	r3, r2
 8002d58:	d026      	beq.n	8002da8 <HAL_DMA_IRQHandler+0x7a>
 8002d5a:	68bb      	ldr	r3, [r7, #8]
 8002d5c:	2204      	movs	r2, #4
 8002d5e:	4013      	ands	r3, r2
 8002d60:	d022      	beq.n	8002da8 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	2220      	movs	r2, #32
 8002d6a:	4013      	ands	r3, r2
 8002d6c:	d107      	bne.n	8002d7e <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	681a      	ldr	r2, [r3, #0]
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	2104      	movs	r1, #4
 8002d7a:	438a      	bics	r2, r1
 8002d7c:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d82:	221c      	movs	r2, #28
 8002d84:	401a      	ands	r2, r3
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d8a:	2104      	movs	r1, #4
 8002d8c:	4091      	lsls	r1, r2
 8002d8e:	000a      	movs	r2, r1
 8002d90:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d100      	bne.n	8002d9c <HAL_DMA_IRQHandler+0x6e>
 8002d9a:	e071      	b.n	8002e80 <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002da0:	687a      	ldr	r2, [r7, #4]
 8002da2:	0010      	movs	r0, r2
 8002da4:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 8002da6:	e06b      	b.n	8002e80 <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dac:	221c      	movs	r2, #28
 8002dae:	4013      	ands	r3, r2
 8002db0:	2202      	movs	r2, #2
 8002db2:	409a      	lsls	r2, r3
 8002db4:	0013      	movs	r3, r2
 8002db6:	68fa      	ldr	r2, [r7, #12]
 8002db8:	4013      	ands	r3, r2
 8002dba:	d02d      	beq.n	8002e18 <HAL_DMA_IRQHandler+0xea>
 8002dbc:	68bb      	ldr	r3, [r7, #8]
 8002dbe:	2202      	movs	r2, #2
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	d029      	beq.n	8002e18 <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	2220      	movs	r2, #32
 8002dcc:	4013      	ands	r3, r2
 8002dce:	d10b      	bne.n	8002de8 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	681a      	ldr	r2, [r3, #0]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	210a      	movs	r1, #10
 8002ddc:	438a      	bics	r2, r1
 8002dde:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2225      	movs	r2, #37	; 0x25
 8002de4:	2101      	movs	r1, #1
 8002de6:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dec:	221c      	movs	r2, #28
 8002dee:	401a      	ands	r2, r3
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002df4:	2102      	movs	r1, #2
 8002df6:	4091      	lsls	r1, r2
 8002df8:	000a      	movs	r2, r1
 8002dfa:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2224      	movs	r2, #36	; 0x24
 8002e00:	2100      	movs	r1, #0
 8002e02:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d039      	beq.n	8002e80 <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e10:	687a      	ldr	r2, [r7, #4]
 8002e12:	0010      	movs	r0, r2
 8002e14:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002e16:	e033      	b.n	8002e80 <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e1c:	221c      	movs	r2, #28
 8002e1e:	4013      	ands	r3, r2
 8002e20:	2208      	movs	r2, #8
 8002e22:	409a      	lsls	r2, r3
 8002e24:	0013      	movs	r3, r2
 8002e26:	68fa      	ldr	r2, [r7, #12]
 8002e28:	4013      	ands	r3, r2
 8002e2a:	d02a      	beq.n	8002e82 <HAL_DMA_IRQHandler+0x154>
 8002e2c:	68bb      	ldr	r3, [r7, #8]
 8002e2e:	2208      	movs	r2, #8
 8002e30:	4013      	ands	r3, r2
 8002e32:	d026      	beq.n	8002e82 <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	681a      	ldr	r2, [r3, #0]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	210e      	movs	r1, #14
 8002e40:	438a      	bics	r2, r1
 8002e42:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e48:	221c      	movs	r2, #28
 8002e4a:	401a      	ands	r2, r3
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e50:	2101      	movs	r1, #1
 8002e52:	4091      	lsls	r1, r2
 8002e54:	000a      	movs	r2, r1
 8002e56:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2201      	movs	r2, #1
 8002e5c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2225      	movs	r2, #37	; 0x25
 8002e62:	2101      	movs	r1, #1
 8002e64:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2224      	movs	r2, #36	; 0x24
 8002e6a:	2100      	movs	r1, #0
 8002e6c:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d005      	beq.n	8002e82 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e7a:	687a      	ldr	r2, [r7, #4]
 8002e7c:	0010      	movs	r0, r2
 8002e7e:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002e80:	46c0      	nop			; (mov r8, r8)
 8002e82:	46c0      	nop			; (mov r8, r8)
}
 8002e84:	46bd      	mov	sp, r7
 8002e86:	b004      	add	sp, #16
 8002e88:	bd80      	pop	{r7, pc}

08002e8a <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e8a:	b580      	push	{r7, lr}
 8002e8c:	b084      	sub	sp, #16
 8002e8e:	af00      	add	r7, sp, #0
 8002e90:	60f8      	str	r0, [r7, #12]
 8002e92:	60b9      	str	r1, [r7, #8]
 8002e94:	607a      	str	r2, [r7, #4]
 8002e96:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e9c:	221c      	movs	r2, #28
 8002e9e:	401a      	ands	r2, r3
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ea4:	2101      	movs	r1, #1
 8002ea6:	4091      	lsls	r1, r2
 8002ea8:	000a      	movs	r2, r1
 8002eaa:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	683a      	ldr	r2, [r7, #0]
 8002eb2:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	689b      	ldr	r3, [r3, #8]
 8002eb8:	2b10      	cmp	r3, #16
 8002eba:	d108      	bne.n	8002ece <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	687a      	ldr	r2, [r7, #4]
 8002ec2:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	68ba      	ldr	r2, [r7, #8]
 8002eca:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002ecc:	e007      	b.n	8002ede <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	68ba      	ldr	r2, [r7, #8]
 8002ed4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	687a      	ldr	r2, [r7, #4]
 8002edc:	60da      	str	r2, [r3, #12]
}
 8002ede:	46c0      	nop			; (mov r8, r8)
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	b004      	add	sp, #16
 8002ee4:	bd80      	pop	{r7, pc}
	...

08002ee8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b086      	sub	sp, #24
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
 8002ef0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8002efa:	2300      	movs	r3, #0
 8002efc:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8002efe:	e149      	b.n	8003194 <HAL_GPIO_Init+0x2ac>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	2101      	movs	r1, #1
 8002f06:	697a      	ldr	r2, [r7, #20]
 8002f08:	4091      	lsls	r1, r2
 8002f0a:	000a      	movs	r2, r1
 8002f0c:	4013      	ands	r3, r2
 8002f0e:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d100      	bne.n	8002f18 <HAL_GPIO_Init+0x30>
 8002f16:	e13a      	b.n	800318e <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	2203      	movs	r2, #3
 8002f1e:	4013      	ands	r3, r2
 8002f20:	2b01      	cmp	r3, #1
 8002f22:	d005      	beq.n	8002f30 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	2203      	movs	r2, #3
 8002f2a:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002f2c:	2b02      	cmp	r3, #2
 8002f2e:	d130      	bne.n	8002f92 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	689b      	ldr	r3, [r3, #8]
 8002f34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8002f36:	697b      	ldr	r3, [r7, #20]
 8002f38:	005b      	lsls	r3, r3, #1
 8002f3a:	2203      	movs	r2, #3
 8002f3c:	409a      	lsls	r2, r3
 8002f3e:	0013      	movs	r3, r2
 8002f40:	43da      	mvns	r2, r3
 8002f42:	693b      	ldr	r3, [r7, #16]
 8002f44:	4013      	ands	r3, r2
 8002f46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	68da      	ldr	r2, [r3, #12]
 8002f4c:	697b      	ldr	r3, [r7, #20]
 8002f4e:	005b      	lsls	r3, r3, #1
 8002f50:	409a      	lsls	r2, r3
 8002f52:	0013      	movs	r3, r2
 8002f54:	693a      	ldr	r2, [r7, #16]
 8002f56:	4313      	orrs	r3, r2
 8002f58:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	693a      	ldr	r2, [r7, #16]
 8002f5e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f66:	2201      	movs	r2, #1
 8002f68:	697b      	ldr	r3, [r7, #20]
 8002f6a:	409a      	lsls	r2, r3
 8002f6c:	0013      	movs	r3, r2
 8002f6e:	43da      	mvns	r2, r3
 8002f70:	693b      	ldr	r3, [r7, #16]
 8002f72:	4013      	ands	r3, r2
 8002f74:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	091b      	lsrs	r3, r3, #4
 8002f7c:	2201      	movs	r2, #1
 8002f7e:	401a      	ands	r2, r3
 8002f80:	697b      	ldr	r3, [r7, #20]
 8002f82:	409a      	lsls	r2, r3
 8002f84:	0013      	movs	r3, r2
 8002f86:	693a      	ldr	r2, [r7, #16]
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	693a      	ldr	r2, [r7, #16]
 8002f90:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	2203      	movs	r2, #3
 8002f98:	4013      	ands	r3, r2
 8002f9a:	2b03      	cmp	r3, #3
 8002f9c:	d017      	beq.n	8002fce <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	68db      	ldr	r3, [r3, #12]
 8002fa2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002fa4:	697b      	ldr	r3, [r7, #20]
 8002fa6:	005b      	lsls	r3, r3, #1
 8002fa8:	2203      	movs	r2, #3
 8002faa:	409a      	lsls	r2, r3
 8002fac:	0013      	movs	r3, r2
 8002fae:	43da      	mvns	r2, r3
 8002fb0:	693b      	ldr	r3, [r7, #16]
 8002fb2:	4013      	ands	r3, r2
 8002fb4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	689a      	ldr	r2, [r3, #8]
 8002fba:	697b      	ldr	r3, [r7, #20]
 8002fbc:	005b      	lsls	r3, r3, #1
 8002fbe:	409a      	lsls	r2, r3
 8002fc0:	0013      	movs	r3, r2
 8002fc2:	693a      	ldr	r2, [r7, #16]
 8002fc4:	4313      	orrs	r3, r2
 8002fc6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	693a      	ldr	r2, [r7, #16]
 8002fcc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	2203      	movs	r2, #3
 8002fd4:	4013      	ands	r3, r2
 8002fd6:	2b02      	cmp	r3, #2
 8002fd8:	d123      	bne.n	8003022 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002fda:	697b      	ldr	r3, [r7, #20]
 8002fdc:	08da      	lsrs	r2, r3, #3
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	3208      	adds	r2, #8
 8002fe2:	0092      	lsls	r2, r2, #2
 8002fe4:	58d3      	ldr	r3, [r2, r3]
 8002fe6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8002fe8:	697b      	ldr	r3, [r7, #20]
 8002fea:	2207      	movs	r2, #7
 8002fec:	4013      	ands	r3, r2
 8002fee:	009b      	lsls	r3, r3, #2
 8002ff0:	220f      	movs	r2, #15
 8002ff2:	409a      	lsls	r2, r3
 8002ff4:	0013      	movs	r3, r2
 8002ff6:	43da      	mvns	r2, r3
 8002ff8:	693b      	ldr	r3, [r7, #16]
 8002ffa:	4013      	ands	r3, r2
 8002ffc:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	691a      	ldr	r2, [r3, #16]
 8003002:	697b      	ldr	r3, [r7, #20]
 8003004:	2107      	movs	r1, #7
 8003006:	400b      	ands	r3, r1
 8003008:	009b      	lsls	r3, r3, #2
 800300a:	409a      	lsls	r2, r3
 800300c:	0013      	movs	r3, r2
 800300e:	693a      	ldr	r2, [r7, #16]
 8003010:	4313      	orrs	r3, r2
 8003012:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003014:	697b      	ldr	r3, [r7, #20]
 8003016:	08da      	lsrs	r2, r3, #3
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	3208      	adds	r2, #8
 800301c:	0092      	lsls	r2, r2, #2
 800301e:	6939      	ldr	r1, [r7, #16]
 8003020:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003028:	697b      	ldr	r3, [r7, #20]
 800302a:	005b      	lsls	r3, r3, #1
 800302c:	2203      	movs	r2, #3
 800302e:	409a      	lsls	r2, r3
 8003030:	0013      	movs	r3, r2
 8003032:	43da      	mvns	r2, r3
 8003034:	693b      	ldr	r3, [r7, #16]
 8003036:	4013      	ands	r3, r2
 8003038:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	2203      	movs	r2, #3
 8003040:	401a      	ands	r2, r3
 8003042:	697b      	ldr	r3, [r7, #20]
 8003044:	005b      	lsls	r3, r3, #1
 8003046:	409a      	lsls	r2, r3
 8003048:	0013      	movs	r3, r2
 800304a:	693a      	ldr	r2, [r7, #16]
 800304c:	4313      	orrs	r3, r2
 800304e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	693a      	ldr	r2, [r7, #16]
 8003054:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	685a      	ldr	r2, [r3, #4]
 800305a:	23c0      	movs	r3, #192	; 0xc0
 800305c:	029b      	lsls	r3, r3, #10
 800305e:	4013      	ands	r3, r2
 8003060:	d100      	bne.n	8003064 <HAL_GPIO_Init+0x17c>
 8003062:	e094      	b.n	800318e <HAL_GPIO_Init+0x2a6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003064:	4b51      	ldr	r3, [pc, #324]	; (80031ac <HAL_GPIO_Init+0x2c4>)
 8003066:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003068:	4b50      	ldr	r3, [pc, #320]	; (80031ac <HAL_GPIO_Init+0x2c4>)
 800306a:	2101      	movs	r1, #1
 800306c:	430a      	orrs	r2, r1
 800306e:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8003070:	4a4f      	ldr	r2, [pc, #316]	; (80031b0 <HAL_GPIO_Init+0x2c8>)
 8003072:	697b      	ldr	r3, [r7, #20]
 8003074:	089b      	lsrs	r3, r3, #2
 8003076:	3302      	adds	r3, #2
 8003078:	009b      	lsls	r3, r3, #2
 800307a:	589b      	ldr	r3, [r3, r2]
 800307c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800307e:	697b      	ldr	r3, [r7, #20]
 8003080:	2203      	movs	r2, #3
 8003082:	4013      	ands	r3, r2
 8003084:	009b      	lsls	r3, r3, #2
 8003086:	220f      	movs	r2, #15
 8003088:	409a      	lsls	r2, r3
 800308a:	0013      	movs	r3, r2
 800308c:	43da      	mvns	r2, r3
 800308e:	693b      	ldr	r3, [r7, #16]
 8003090:	4013      	ands	r3, r2
 8003092:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8003094:	687a      	ldr	r2, [r7, #4]
 8003096:	23a0      	movs	r3, #160	; 0xa0
 8003098:	05db      	lsls	r3, r3, #23
 800309a:	429a      	cmp	r2, r3
 800309c:	d013      	beq.n	80030c6 <HAL_GPIO_Init+0x1de>
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	4a44      	ldr	r2, [pc, #272]	; (80031b4 <HAL_GPIO_Init+0x2cc>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d00d      	beq.n	80030c2 <HAL_GPIO_Init+0x1da>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	4a43      	ldr	r2, [pc, #268]	; (80031b8 <HAL_GPIO_Init+0x2d0>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d007      	beq.n	80030be <HAL_GPIO_Init+0x1d6>
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	4a42      	ldr	r2, [pc, #264]	; (80031bc <HAL_GPIO_Init+0x2d4>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d101      	bne.n	80030ba <HAL_GPIO_Init+0x1d2>
 80030b6:	2305      	movs	r3, #5
 80030b8:	e006      	b.n	80030c8 <HAL_GPIO_Init+0x1e0>
 80030ba:	2306      	movs	r3, #6
 80030bc:	e004      	b.n	80030c8 <HAL_GPIO_Init+0x1e0>
 80030be:	2302      	movs	r3, #2
 80030c0:	e002      	b.n	80030c8 <HAL_GPIO_Init+0x1e0>
 80030c2:	2301      	movs	r3, #1
 80030c4:	e000      	b.n	80030c8 <HAL_GPIO_Init+0x1e0>
 80030c6:	2300      	movs	r3, #0
 80030c8:	697a      	ldr	r2, [r7, #20]
 80030ca:	2103      	movs	r1, #3
 80030cc:	400a      	ands	r2, r1
 80030ce:	0092      	lsls	r2, r2, #2
 80030d0:	4093      	lsls	r3, r2
 80030d2:	693a      	ldr	r2, [r7, #16]
 80030d4:	4313      	orrs	r3, r2
 80030d6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80030d8:	4935      	ldr	r1, [pc, #212]	; (80031b0 <HAL_GPIO_Init+0x2c8>)
 80030da:	697b      	ldr	r3, [r7, #20]
 80030dc:	089b      	lsrs	r3, r3, #2
 80030de:	3302      	adds	r3, #2
 80030e0:	009b      	lsls	r3, r3, #2
 80030e2:	693a      	ldr	r2, [r7, #16]
 80030e4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80030e6:	4b36      	ldr	r3, [pc, #216]	; (80031c0 <HAL_GPIO_Init+0x2d8>)
 80030e8:	689b      	ldr	r3, [r3, #8]
 80030ea:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	43da      	mvns	r2, r3
 80030f0:	693b      	ldr	r3, [r7, #16]
 80030f2:	4013      	ands	r3, r2
 80030f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	685a      	ldr	r2, [r3, #4]
 80030fa:	2380      	movs	r3, #128	; 0x80
 80030fc:	035b      	lsls	r3, r3, #13
 80030fe:	4013      	ands	r3, r2
 8003100:	d003      	beq.n	800310a <HAL_GPIO_Init+0x222>
        {
          temp |= iocurrent;
 8003102:	693a      	ldr	r2, [r7, #16]
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	4313      	orrs	r3, r2
 8003108:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800310a:	4b2d      	ldr	r3, [pc, #180]	; (80031c0 <HAL_GPIO_Init+0x2d8>)
 800310c:	693a      	ldr	r2, [r7, #16]
 800310e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8003110:	4b2b      	ldr	r3, [pc, #172]	; (80031c0 <HAL_GPIO_Init+0x2d8>)
 8003112:	68db      	ldr	r3, [r3, #12]
 8003114:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	43da      	mvns	r2, r3
 800311a:	693b      	ldr	r3, [r7, #16]
 800311c:	4013      	ands	r3, r2
 800311e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	685a      	ldr	r2, [r3, #4]
 8003124:	2380      	movs	r3, #128	; 0x80
 8003126:	039b      	lsls	r3, r3, #14
 8003128:	4013      	ands	r3, r2
 800312a:	d003      	beq.n	8003134 <HAL_GPIO_Init+0x24c>
        {
          temp |= iocurrent;
 800312c:	693a      	ldr	r2, [r7, #16]
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	4313      	orrs	r3, r2
 8003132:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003134:	4b22      	ldr	r3, [pc, #136]	; (80031c0 <HAL_GPIO_Init+0x2d8>)
 8003136:	693a      	ldr	r2, [r7, #16]
 8003138:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 800313a:	4b21      	ldr	r3, [pc, #132]	; (80031c0 <HAL_GPIO_Init+0x2d8>)
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	43da      	mvns	r2, r3
 8003144:	693b      	ldr	r3, [r7, #16]
 8003146:	4013      	ands	r3, r2
 8003148:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	685a      	ldr	r2, [r3, #4]
 800314e:	2380      	movs	r3, #128	; 0x80
 8003150:	029b      	lsls	r3, r3, #10
 8003152:	4013      	ands	r3, r2
 8003154:	d003      	beq.n	800315e <HAL_GPIO_Init+0x276>
        {
          temp |= iocurrent;
 8003156:	693a      	ldr	r2, [r7, #16]
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	4313      	orrs	r3, r2
 800315c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800315e:	4b18      	ldr	r3, [pc, #96]	; (80031c0 <HAL_GPIO_Init+0x2d8>)
 8003160:	693a      	ldr	r2, [r7, #16]
 8003162:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003164:	4b16      	ldr	r3, [pc, #88]	; (80031c0 <HAL_GPIO_Init+0x2d8>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	43da      	mvns	r2, r3
 800316e:	693b      	ldr	r3, [r7, #16]
 8003170:	4013      	ands	r3, r2
 8003172:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	685a      	ldr	r2, [r3, #4]
 8003178:	2380      	movs	r3, #128	; 0x80
 800317a:	025b      	lsls	r3, r3, #9
 800317c:	4013      	ands	r3, r2
 800317e:	d003      	beq.n	8003188 <HAL_GPIO_Init+0x2a0>
        {
          temp |= iocurrent;
 8003180:	693a      	ldr	r2, [r7, #16]
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	4313      	orrs	r3, r2
 8003186:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003188:	4b0d      	ldr	r3, [pc, #52]	; (80031c0 <HAL_GPIO_Init+0x2d8>)
 800318a:	693a      	ldr	r2, [r7, #16]
 800318c:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 800318e:	697b      	ldr	r3, [r7, #20]
 8003190:	3301      	adds	r3, #1
 8003192:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	681a      	ldr	r2, [r3, #0]
 8003198:	697b      	ldr	r3, [r7, #20]
 800319a:	40da      	lsrs	r2, r3
 800319c:	1e13      	subs	r3, r2, #0
 800319e:	d000      	beq.n	80031a2 <HAL_GPIO_Init+0x2ba>
 80031a0:	e6ae      	b.n	8002f00 <HAL_GPIO_Init+0x18>
  }
}
 80031a2:	46c0      	nop			; (mov r8, r8)
 80031a4:	46c0      	nop			; (mov r8, r8)
 80031a6:	46bd      	mov	sp, r7
 80031a8:	b006      	add	sp, #24
 80031aa:	bd80      	pop	{r7, pc}
 80031ac:	40021000 	.word	0x40021000
 80031b0:	40010000 	.word	0x40010000
 80031b4:	50000400 	.word	0x50000400
 80031b8:	50000800 	.word	0x50000800
 80031bc:	50001c00 	.word	0x50001c00
 80031c0:	40010400 	.word	0x40010400

080031c4 <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b084      	sub	sp, #16
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
 80031cc:	000a      	movs	r2, r1
 80031ce:	1cbb      	adds	r3, r7, #2
 80031d0:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	691b      	ldr	r3, [r3, #16]
 80031d6:	1cba      	adds	r2, r7, #2
 80031d8:	8812      	ldrh	r2, [r2, #0]
 80031da:	4013      	ands	r3, r2
 80031dc:	d004      	beq.n	80031e8 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80031de:	230f      	movs	r3, #15
 80031e0:	18fb      	adds	r3, r7, r3
 80031e2:	2201      	movs	r2, #1
 80031e4:	701a      	strb	r2, [r3, #0]
 80031e6:	e003      	b.n	80031f0 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80031e8:	230f      	movs	r3, #15
 80031ea:	18fb      	adds	r3, r7, r3
 80031ec:	2200      	movs	r2, #0
 80031ee:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80031f0:	230f      	movs	r3, #15
 80031f2:	18fb      	adds	r3, r7, r3
 80031f4:	781b      	ldrb	r3, [r3, #0]
}
 80031f6:	0018      	movs	r0, r3
 80031f8:	46bd      	mov	sp, r7
 80031fa:	b004      	add	sp, #16
 80031fc:	bd80      	pop	{r7, pc}

080031fe <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80031fe:	b580      	push	{r7, lr}
 8003200:	b082      	sub	sp, #8
 8003202:	af00      	add	r7, sp, #0
 8003204:	6078      	str	r0, [r7, #4]
 8003206:	0008      	movs	r0, r1
 8003208:	0011      	movs	r1, r2
 800320a:	1cbb      	adds	r3, r7, #2
 800320c:	1c02      	adds	r2, r0, #0
 800320e:	801a      	strh	r2, [r3, #0]
 8003210:	1c7b      	adds	r3, r7, #1
 8003212:	1c0a      	adds	r2, r1, #0
 8003214:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003216:	1c7b      	adds	r3, r7, #1
 8003218:	781b      	ldrb	r3, [r3, #0]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d004      	beq.n	8003228 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 800321e:	1cbb      	adds	r3, r7, #2
 8003220:	881a      	ldrh	r2, [r3, #0]
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8003226:	e003      	b.n	8003230 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8003228:	1cbb      	adds	r3, r7, #2
 800322a:	881a      	ldrh	r2, [r3, #0]
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003230:	46c0      	nop			; (mov r8, r8)
 8003232:	46bd      	mov	sp, r7
 8003234:	b002      	add	sp, #8
 8003236:	bd80      	pop	{r7, pc}

08003238 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b082      	sub	sp, #8
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d101      	bne.n	800324a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003246:	2301      	movs	r3, #1
 8003248:	e082      	b.n	8003350 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	2241      	movs	r2, #65	; 0x41
 800324e:	5c9b      	ldrb	r3, [r3, r2]
 8003250:	b2db      	uxtb	r3, r3
 8003252:	2b00      	cmp	r3, #0
 8003254:	d107      	bne.n	8003266 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	2240      	movs	r2, #64	; 0x40
 800325a:	2100      	movs	r1, #0
 800325c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	0018      	movs	r0, r3
 8003262:	f7fd fad7 	bl	8000814 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2241      	movs	r2, #65	; 0x41
 800326a:	2124      	movs	r1, #36	; 0x24
 800326c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	681a      	ldr	r2, [r3, #0]
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	2101      	movs	r1, #1
 800327a:	438a      	bics	r2, r1
 800327c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	685a      	ldr	r2, [r3, #4]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	4934      	ldr	r1, [pc, #208]	; (8003358 <HAL_I2C_Init+0x120>)
 8003288:	400a      	ands	r2, r1
 800328a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	689a      	ldr	r2, [r3, #8]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4931      	ldr	r1, [pc, #196]	; (800335c <HAL_I2C_Init+0x124>)
 8003298:	400a      	ands	r2, r1
 800329a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	68db      	ldr	r3, [r3, #12]
 80032a0:	2b01      	cmp	r3, #1
 80032a2:	d108      	bne.n	80032b6 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	689a      	ldr	r2, [r3, #8]
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	2180      	movs	r1, #128	; 0x80
 80032ae:	0209      	lsls	r1, r1, #8
 80032b0:	430a      	orrs	r2, r1
 80032b2:	609a      	str	r2, [r3, #8]
 80032b4:	e007      	b.n	80032c6 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	689a      	ldr	r2, [r3, #8]
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	2184      	movs	r1, #132	; 0x84
 80032c0:	0209      	lsls	r1, r1, #8
 80032c2:	430a      	orrs	r2, r1
 80032c4:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	68db      	ldr	r3, [r3, #12]
 80032ca:	2b02      	cmp	r3, #2
 80032cc:	d104      	bne.n	80032d8 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	2280      	movs	r2, #128	; 0x80
 80032d4:	0112      	lsls	r2, r2, #4
 80032d6:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	685a      	ldr	r2, [r3, #4]
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	491f      	ldr	r1, [pc, #124]	; (8003360 <HAL_I2C_Init+0x128>)
 80032e4:	430a      	orrs	r2, r1
 80032e6:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	68da      	ldr	r2, [r3, #12]
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	491a      	ldr	r1, [pc, #104]	; (800335c <HAL_I2C_Init+0x124>)
 80032f4:	400a      	ands	r2, r1
 80032f6:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	691a      	ldr	r2, [r3, #16]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	695b      	ldr	r3, [r3, #20]
 8003300:	431a      	orrs	r2, r3
 8003302:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	699b      	ldr	r3, [r3, #24]
 8003308:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	430a      	orrs	r2, r1
 8003310:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	69d9      	ldr	r1, [r3, #28]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6a1a      	ldr	r2, [r3, #32]
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	430a      	orrs	r2, r1
 8003320:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	681a      	ldr	r2, [r3, #0]
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	2101      	movs	r1, #1
 800332e:	430a      	orrs	r2, r1
 8003330:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2200      	movs	r2, #0
 8003336:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2241      	movs	r2, #65	; 0x41
 800333c:	2120      	movs	r1, #32
 800333e:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2200      	movs	r2, #0
 8003344:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	2242      	movs	r2, #66	; 0x42
 800334a:	2100      	movs	r1, #0
 800334c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800334e:	2300      	movs	r3, #0
}
 8003350:	0018      	movs	r0, r3
 8003352:	46bd      	mov	sp, r7
 8003354:	b002      	add	sp, #8
 8003356:	bd80      	pop	{r7, pc}
 8003358:	f0ffffff 	.word	0xf0ffffff
 800335c:	ffff7fff 	.word	0xffff7fff
 8003360:	02008000 	.word	0x02008000

08003364 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003364:	b590      	push	{r4, r7, lr}
 8003366:	b089      	sub	sp, #36	; 0x24
 8003368:	af02      	add	r7, sp, #8
 800336a:	60f8      	str	r0, [r7, #12]
 800336c:	0008      	movs	r0, r1
 800336e:	607a      	str	r2, [r7, #4]
 8003370:	0019      	movs	r1, r3
 8003372:	230a      	movs	r3, #10
 8003374:	18fb      	adds	r3, r7, r3
 8003376:	1c02      	adds	r2, r0, #0
 8003378:	801a      	strh	r2, [r3, #0]
 800337a:	2308      	movs	r3, #8
 800337c:	18fb      	adds	r3, r7, r3
 800337e:	1c0a      	adds	r2, r1, #0
 8003380:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	2241      	movs	r2, #65	; 0x41
 8003386:	5c9b      	ldrb	r3, [r3, r2]
 8003388:	b2db      	uxtb	r3, r3
 800338a:	2b20      	cmp	r3, #32
 800338c:	d000      	beq.n	8003390 <HAL_I2C_Master_Transmit+0x2c>
 800338e:	e0e7      	b.n	8003560 <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	2240      	movs	r2, #64	; 0x40
 8003394:	5c9b      	ldrb	r3, [r3, r2]
 8003396:	2b01      	cmp	r3, #1
 8003398:	d101      	bne.n	800339e <HAL_I2C_Master_Transmit+0x3a>
 800339a:	2302      	movs	r3, #2
 800339c:	e0e1      	b.n	8003562 <HAL_I2C_Master_Transmit+0x1fe>
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	2240      	movs	r2, #64	; 0x40
 80033a2:	2101      	movs	r1, #1
 80033a4:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80033a6:	f7ff fab5 	bl	8002914 <HAL_GetTick>
 80033aa:	0003      	movs	r3, r0
 80033ac:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80033ae:	2380      	movs	r3, #128	; 0x80
 80033b0:	0219      	lsls	r1, r3, #8
 80033b2:	68f8      	ldr	r0, [r7, #12]
 80033b4:	697b      	ldr	r3, [r7, #20]
 80033b6:	9300      	str	r3, [sp, #0]
 80033b8:	2319      	movs	r3, #25
 80033ba:	2201      	movs	r2, #1
 80033bc:	f000 fa04 	bl	80037c8 <I2C_WaitOnFlagUntilTimeout>
 80033c0:	1e03      	subs	r3, r0, #0
 80033c2:	d001      	beq.n	80033c8 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 80033c4:	2301      	movs	r3, #1
 80033c6:	e0cc      	b.n	8003562 <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	2241      	movs	r2, #65	; 0x41
 80033cc:	2121      	movs	r1, #33	; 0x21
 80033ce:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	2242      	movs	r2, #66	; 0x42
 80033d4:	2110      	movs	r1, #16
 80033d6:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	2200      	movs	r2, #0
 80033dc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	687a      	ldr	r2, [r7, #4]
 80033e2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	2208      	movs	r2, #8
 80033e8:	18ba      	adds	r2, r7, r2
 80033ea:	8812      	ldrh	r2, [r2, #0]
 80033ec:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	2200      	movs	r2, #0
 80033f2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033f8:	b29b      	uxth	r3, r3
 80033fa:	2bff      	cmp	r3, #255	; 0xff
 80033fc:	d911      	bls.n	8003422 <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	22ff      	movs	r2, #255	; 0xff
 8003402:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003408:	b2da      	uxtb	r2, r3
 800340a:	2380      	movs	r3, #128	; 0x80
 800340c:	045c      	lsls	r4, r3, #17
 800340e:	230a      	movs	r3, #10
 8003410:	18fb      	adds	r3, r7, r3
 8003412:	8819      	ldrh	r1, [r3, #0]
 8003414:	68f8      	ldr	r0, [r7, #12]
 8003416:	4b55      	ldr	r3, [pc, #340]	; (800356c <HAL_I2C_Master_Transmit+0x208>)
 8003418:	9300      	str	r3, [sp, #0]
 800341a:	0023      	movs	r3, r4
 800341c:	f000 fc2e 	bl	8003c7c <I2C_TransferConfig>
 8003420:	e075      	b.n	800350e <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003426:	b29a      	uxth	r2, r3
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003430:	b2da      	uxtb	r2, r3
 8003432:	2380      	movs	r3, #128	; 0x80
 8003434:	049c      	lsls	r4, r3, #18
 8003436:	230a      	movs	r3, #10
 8003438:	18fb      	adds	r3, r7, r3
 800343a:	8819      	ldrh	r1, [r3, #0]
 800343c:	68f8      	ldr	r0, [r7, #12]
 800343e:	4b4b      	ldr	r3, [pc, #300]	; (800356c <HAL_I2C_Master_Transmit+0x208>)
 8003440:	9300      	str	r3, [sp, #0]
 8003442:	0023      	movs	r3, r4
 8003444:	f000 fc1a 	bl	8003c7c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8003448:	e061      	b.n	800350e <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800344a:	697a      	ldr	r2, [r7, #20]
 800344c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	0018      	movs	r0, r3
 8003452:	f000 fa07 	bl	8003864 <I2C_WaitOnTXISFlagUntilTimeout>
 8003456:	1e03      	subs	r3, r0, #0
 8003458:	d001      	beq.n	800345e <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 800345a:	2301      	movs	r3, #1
 800345c:	e081      	b.n	8003562 <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003462:	781a      	ldrb	r2, [r3, #0]
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800346e:	1c5a      	adds	r2, r3, #1
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003478:	b29b      	uxth	r3, r3
 800347a:	3b01      	subs	r3, #1
 800347c:	b29a      	uxth	r2, r3
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003486:	3b01      	subs	r3, #1
 8003488:	b29a      	uxth	r2, r3
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003492:	b29b      	uxth	r3, r3
 8003494:	2b00      	cmp	r3, #0
 8003496:	d03a      	beq.n	800350e <HAL_I2C_Master_Transmit+0x1aa>
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800349c:	2b00      	cmp	r3, #0
 800349e:	d136      	bne.n	800350e <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80034a0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80034a2:	68f8      	ldr	r0, [r7, #12]
 80034a4:	697b      	ldr	r3, [r7, #20]
 80034a6:	9300      	str	r3, [sp, #0]
 80034a8:	0013      	movs	r3, r2
 80034aa:	2200      	movs	r2, #0
 80034ac:	2180      	movs	r1, #128	; 0x80
 80034ae:	f000 f98b 	bl	80037c8 <I2C_WaitOnFlagUntilTimeout>
 80034b2:	1e03      	subs	r3, r0, #0
 80034b4:	d001      	beq.n	80034ba <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
 80034b8:	e053      	b.n	8003562 <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034be:	b29b      	uxth	r3, r3
 80034c0:	2bff      	cmp	r3, #255	; 0xff
 80034c2:	d911      	bls.n	80034e8 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	22ff      	movs	r2, #255	; 0xff
 80034c8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034ce:	b2da      	uxtb	r2, r3
 80034d0:	2380      	movs	r3, #128	; 0x80
 80034d2:	045c      	lsls	r4, r3, #17
 80034d4:	230a      	movs	r3, #10
 80034d6:	18fb      	adds	r3, r7, r3
 80034d8:	8819      	ldrh	r1, [r3, #0]
 80034da:	68f8      	ldr	r0, [r7, #12]
 80034dc:	2300      	movs	r3, #0
 80034de:	9300      	str	r3, [sp, #0]
 80034e0:	0023      	movs	r3, r4
 80034e2:	f000 fbcb 	bl	8003c7c <I2C_TransferConfig>
 80034e6:	e012      	b.n	800350e <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034ec:	b29a      	uxth	r2, r3
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034f6:	b2da      	uxtb	r2, r3
 80034f8:	2380      	movs	r3, #128	; 0x80
 80034fa:	049c      	lsls	r4, r3, #18
 80034fc:	230a      	movs	r3, #10
 80034fe:	18fb      	adds	r3, r7, r3
 8003500:	8819      	ldrh	r1, [r3, #0]
 8003502:	68f8      	ldr	r0, [r7, #12]
 8003504:	2300      	movs	r3, #0
 8003506:	9300      	str	r3, [sp, #0]
 8003508:	0023      	movs	r3, r4
 800350a:	f000 fbb7 	bl	8003c7c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003512:	b29b      	uxth	r3, r3
 8003514:	2b00      	cmp	r3, #0
 8003516:	d198      	bne.n	800344a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003518:	697a      	ldr	r2, [r7, #20]
 800351a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	0018      	movs	r0, r3
 8003520:	f000 f9e6 	bl	80038f0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003524:	1e03      	subs	r3, r0, #0
 8003526:	d001      	beq.n	800352c <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 8003528:	2301      	movs	r3, #1
 800352a:	e01a      	b.n	8003562 <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	2220      	movs	r2, #32
 8003532:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	685a      	ldr	r2, [r3, #4]
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	490c      	ldr	r1, [pc, #48]	; (8003570 <HAL_I2C_Master_Transmit+0x20c>)
 8003540:	400a      	ands	r2, r1
 8003542:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	2241      	movs	r2, #65	; 0x41
 8003548:	2120      	movs	r1, #32
 800354a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	2242      	movs	r2, #66	; 0x42
 8003550:	2100      	movs	r1, #0
 8003552:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	2240      	movs	r2, #64	; 0x40
 8003558:	2100      	movs	r1, #0
 800355a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800355c:	2300      	movs	r3, #0
 800355e:	e000      	b.n	8003562 <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 8003560:	2302      	movs	r3, #2
  }
}
 8003562:	0018      	movs	r0, r3
 8003564:	46bd      	mov	sp, r7
 8003566:	b007      	add	sp, #28
 8003568:	bd90      	pop	{r4, r7, pc}
 800356a:	46c0      	nop			; (mov r8, r8)
 800356c:	80002000 	.word	0x80002000
 8003570:	fe00e800 	.word	0xfe00e800

08003574 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8003574:	b590      	push	{r4, r7, lr}
 8003576:	b089      	sub	sp, #36	; 0x24
 8003578:	af02      	add	r7, sp, #8
 800357a:	60f8      	str	r0, [r7, #12]
 800357c:	0008      	movs	r0, r1
 800357e:	607a      	str	r2, [r7, #4]
 8003580:	0019      	movs	r1, r3
 8003582:	230a      	movs	r3, #10
 8003584:	18fb      	adds	r3, r7, r3
 8003586:	1c02      	adds	r2, r0, #0
 8003588:	801a      	strh	r2, [r3, #0]
 800358a:	2308      	movs	r3, #8
 800358c:	18fb      	adds	r3, r7, r3
 800358e:	1c0a      	adds	r2, r1, #0
 8003590:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	2241      	movs	r2, #65	; 0x41
 8003596:	5c9b      	ldrb	r3, [r3, r2]
 8003598:	b2db      	uxtb	r3, r3
 800359a:	2b20      	cmp	r3, #32
 800359c:	d000      	beq.n	80035a0 <HAL_I2C_Master_Receive+0x2c>
 800359e:	e0e8      	b.n	8003772 <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	2240      	movs	r2, #64	; 0x40
 80035a4:	5c9b      	ldrb	r3, [r3, r2]
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	d101      	bne.n	80035ae <HAL_I2C_Master_Receive+0x3a>
 80035aa:	2302      	movs	r3, #2
 80035ac:	e0e2      	b.n	8003774 <HAL_I2C_Master_Receive+0x200>
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	2240      	movs	r2, #64	; 0x40
 80035b2:	2101      	movs	r1, #1
 80035b4:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80035b6:	f7ff f9ad 	bl	8002914 <HAL_GetTick>
 80035ba:	0003      	movs	r3, r0
 80035bc:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80035be:	2380      	movs	r3, #128	; 0x80
 80035c0:	0219      	lsls	r1, r3, #8
 80035c2:	68f8      	ldr	r0, [r7, #12]
 80035c4:	697b      	ldr	r3, [r7, #20]
 80035c6:	9300      	str	r3, [sp, #0]
 80035c8:	2319      	movs	r3, #25
 80035ca:	2201      	movs	r2, #1
 80035cc:	f000 f8fc 	bl	80037c8 <I2C_WaitOnFlagUntilTimeout>
 80035d0:	1e03      	subs	r3, r0, #0
 80035d2:	d001      	beq.n	80035d8 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 80035d4:	2301      	movs	r3, #1
 80035d6:	e0cd      	b.n	8003774 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	2241      	movs	r2, #65	; 0x41
 80035dc:	2122      	movs	r1, #34	; 0x22
 80035de:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	2242      	movs	r2, #66	; 0x42
 80035e4:	2110      	movs	r1, #16
 80035e6:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	2200      	movs	r2, #0
 80035ec:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	687a      	ldr	r2, [r7, #4]
 80035f2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	2208      	movs	r2, #8
 80035f8:	18ba      	adds	r2, r7, r2
 80035fa:	8812      	ldrh	r2, [r2, #0]
 80035fc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	2200      	movs	r2, #0
 8003602:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003608:	b29b      	uxth	r3, r3
 800360a:	2bff      	cmp	r3, #255	; 0xff
 800360c:	d911      	bls.n	8003632 <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	22ff      	movs	r2, #255	; 0xff
 8003612:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003618:	b2da      	uxtb	r2, r3
 800361a:	2380      	movs	r3, #128	; 0x80
 800361c:	045c      	lsls	r4, r3, #17
 800361e:	230a      	movs	r3, #10
 8003620:	18fb      	adds	r3, r7, r3
 8003622:	8819      	ldrh	r1, [r3, #0]
 8003624:	68f8      	ldr	r0, [r7, #12]
 8003626:	4b55      	ldr	r3, [pc, #340]	; (800377c <HAL_I2C_Master_Receive+0x208>)
 8003628:	9300      	str	r3, [sp, #0]
 800362a:	0023      	movs	r3, r4
 800362c:	f000 fb26 	bl	8003c7c <I2C_TransferConfig>
 8003630:	e076      	b.n	8003720 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003636:	b29a      	uxth	r2, r3
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003640:	b2da      	uxtb	r2, r3
 8003642:	2380      	movs	r3, #128	; 0x80
 8003644:	049c      	lsls	r4, r3, #18
 8003646:	230a      	movs	r3, #10
 8003648:	18fb      	adds	r3, r7, r3
 800364a:	8819      	ldrh	r1, [r3, #0]
 800364c:	68f8      	ldr	r0, [r7, #12]
 800364e:	4b4b      	ldr	r3, [pc, #300]	; (800377c <HAL_I2C_Master_Receive+0x208>)
 8003650:	9300      	str	r3, [sp, #0]
 8003652:	0023      	movs	r3, r4
 8003654:	f000 fb12 	bl	8003c7c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8003658:	e062      	b.n	8003720 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800365a:	697a      	ldr	r2, [r7, #20]
 800365c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	0018      	movs	r0, r3
 8003662:	f000 f989 	bl	8003978 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003666:	1e03      	subs	r3, r0, #0
 8003668:	d001      	beq.n	800366e <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 800366a:	2301      	movs	r3, #1
 800366c:	e082      	b.n	8003774 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003678:	b2d2      	uxtb	r2, r2
 800367a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003680:	1c5a      	adds	r2, r3, #1
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800368a:	3b01      	subs	r3, #1
 800368c:	b29a      	uxth	r2, r3
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003696:	b29b      	uxth	r3, r3
 8003698:	3b01      	subs	r3, #1
 800369a:	b29a      	uxth	r2, r3
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036a4:	b29b      	uxth	r3, r3
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d03a      	beq.n	8003720 <HAL_I2C_Master_Receive+0x1ac>
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d136      	bne.n	8003720 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80036b2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80036b4:	68f8      	ldr	r0, [r7, #12]
 80036b6:	697b      	ldr	r3, [r7, #20]
 80036b8:	9300      	str	r3, [sp, #0]
 80036ba:	0013      	movs	r3, r2
 80036bc:	2200      	movs	r2, #0
 80036be:	2180      	movs	r1, #128	; 0x80
 80036c0:	f000 f882 	bl	80037c8 <I2C_WaitOnFlagUntilTimeout>
 80036c4:	1e03      	subs	r3, r0, #0
 80036c6:	d001      	beq.n	80036cc <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 80036c8:	2301      	movs	r3, #1
 80036ca:	e053      	b.n	8003774 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036d0:	b29b      	uxth	r3, r3
 80036d2:	2bff      	cmp	r3, #255	; 0xff
 80036d4:	d911      	bls.n	80036fa <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	22ff      	movs	r2, #255	; 0xff
 80036da:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036e0:	b2da      	uxtb	r2, r3
 80036e2:	2380      	movs	r3, #128	; 0x80
 80036e4:	045c      	lsls	r4, r3, #17
 80036e6:	230a      	movs	r3, #10
 80036e8:	18fb      	adds	r3, r7, r3
 80036ea:	8819      	ldrh	r1, [r3, #0]
 80036ec:	68f8      	ldr	r0, [r7, #12]
 80036ee:	2300      	movs	r3, #0
 80036f0:	9300      	str	r3, [sp, #0]
 80036f2:	0023      	movs	r3, r4
 80036f4:	f000 fac2 	bl	8003c7c <I2C_TransferConfig>
 80036f8:	e012      	b.n	8003720 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036fe:	b29a      	uxth	r2, r3
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003708:	b2da      	uxtb	r2, r3
 800370a:	2380      	movs	r3, #128	; 0x80
 800370c:	049c      	lsls	r4, r3, #18
 800370e:	230a      	movs	r3, #10
 8003710:	18fb      	adds	r3, r7, r3
 8003712:	8819      	ldrh	r1, [r3, #0]
 8003714:	68f8      	ldr	r0, [r7, #12]
 8003716:	2300      	movs	r3, #0
 8003718:	9300      	str	r3, [sp, #0]
 800371a:	0023      	movs	r3, r4
 800371c:	f000 faae 	bl	8003c7c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003724:	b29b      	uxth	r3, r3
 8003726:	2b00      	cmp	r3, #0
 8003728:	d197      	bne.n	800365a <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800372a:	697a      	ldr	r2, [r7, #20]
 800372c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	0018      	movs	r0, r3
 8003732:	f000 f8dd 	bl	80038f0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003736:	1e03      	subs	r3, r0, #0
 8003738:	d001      	beq.n	800373e <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 800373a:	2301      	movs	r3, #1
 800373c:	e01a      	b.n	8003774 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	2220      	movs	r2, #32
 8003744:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	685a      	ldr	r2, [r3, #4]
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	490b      	ldr	r1, [pc, #44]	; (8003780 <HAL_I2C_Master_Receive+0x20c>)
 8003752:	400a      	ands	r2, r1
 8003754:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	2241      	movs	r2, #65	; 0x41
 800375a:	2120      	movs	r1, #32
 800375c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	2242      	movs	r2, #66	; 0x42
 8003762:	2100      	movs	r1, #0
 8003764:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	2240      	movs	r2, #64	; 0x40
 800376a:	2100      	movs	r1, #0
 800376c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800376e:	2300      	movs	r3, #0
 8003770:	e000      	b.n	8003774 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 8003772:	2302      	movs	r3, #2
  }
}
 8003774:	0018      	movs	r0, r3
 8003776:	46bd      	mov	sp, r7
 8003778:	b007      	add	sp, #28
 800377a:	bd90      	pop	{r4, r7, pc}
 800377c:	80002400 	.word	0x80002400
 8003780:	fe00e800 	.word	0xfe00e800

08003784 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	b082      	sub	sp, #8
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	699b      	ldr	r3, [r3, #24]
 8003792:	2202      	movs	r2, #2
 8003794:	4013      	ands	r3, r2
 8003796:	2b02      	cmp	r3, #2
 8003798:	d103      	bne.n	80037a2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	2200      	movs	r2, #0
 80037a0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	699b      	ldr	r3, [r3, #24]
 80037a8:	2201      	movs	r2, #1
 80037aa:	4013      	ands	r3, r2
 80037ac:	2b01      	cmp	r3, #1
 80037ae:	d007      	beq.n	80037c0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	699a      	ldr	r2, [r3, #24]
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	2101      	movs	r1, #1
 80037bc:	430a      	orrs	r2, r1
 80037be:	619a      	str	r2, [r3, #24]
  }
}
 80037c0:	46c0      	nop			; (mov r8, r8)
 80037c2:	46bd      	mov	sp, r7
 80037c4:	b002      	add	sp, #8
 80037c6:	bd80      	pop	{r7, pc}

080037c8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b084      	sub	sp, #16
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	60f8      	str	r0, [r7, #12]
 80037d0:	60b9      	str	r1, [r7, #8]
 80037d2:	603b      	str	r3, [r7, #0]
 80037d4:	1dfb      	adds	r3, r7, #7
 80037d6:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80037d8:	e030      	b.n	800383c <I2C_WaitOnFlagUntilTimeout+0x74>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	3301      	adds	r3, #1
 80037de:	d02d      	beq.n	800383c <I2C_WaitOnFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037e0:	f7ff f898 	bl	8002914 <HAL_GetTick>
 80037e4:	0002      	movs	r2, r0
 80037e6:	69bb      	ldr	r3, [r7, #24]
 80037e8:	1ad3      	subs	r3, r2, r3
 80037ea:	683a      	ldr	r2, [r7, #0]
 80037ec:	429a      	cmp	r2, r3
 80037ee:	d302      	bcc.n	80037f6 <I2C_WaitOnFlagUntilTimeout+0x2e>
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d122      	bne.n	800383c <I2C_WaitOnFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	699b      	ldr	r3, [r3, #24]
 80037fc:	68ba      	ldr	r2, [r7, #8]
 80037fe:	4013      	ands	r3, r2
 8003800:	68ba      	ldr	r2, [r7, #8]
 8003802:	1ad3      	subs	r3, r2, r3
 8003804:	425a      	negs	r2, r3
 8003806:	4153      	adcs	r3, r2
 8003808:	b2db      	uxtb	r3, r3
 800380a:	001a      	movs	r2, r3
 800380c:	1dfb      	adds	r3, r7, #7
 800380e:	781b      	ldrb	r3, [r3, #0]
 8003810:	429a      	cmp	r2, r3
 8003812:	d113      	bne.n	800383c <I2C_WaitOnFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003818:	2220      	movs	r2, #32
 800381a:	431a      	orrs	r2, r3
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	2241      	movs	r2, #65	; 0x41
 8003824:	2120      	movs	r1, #32
 8003826:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	2242      	movs	r2, #66	; 0x42
 800382c:	2100      	movs	r1, #0
 800382e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	2240      	movs	r2, #64	; 0x40
 8003834:	2100      	movs	r1, #0
 8003836:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8003838:	2301      	movs	r3, #1
 800383a:	e00f      	b.n	800385c <I2C_WaitOnFlagUntilTimeout+0x94>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	699b      	ldr	r3, [r3, #24]
 8003842:	68ba      	ldr	r2, [r7, #8]
 8003844:	4013      	ands	r3, r2
 8003846:	68ba      	ldr	r2, [r7, #8]
 8003848:	1ad3      	subs	r3, r2, r3
 800384a:	425a      	negs	r2, r3
 800384c:	4153      	adcs	r3, r2
 800384e:	b2db      	uxtb	r3, r3
 8003850:	001a      	movs	r2, r3
 8003852:	1dfb      	adds	r3, r7, #7
 8003854:	781b      	ldrb	r3, [r3, #0]
 8003856:	429a      	cmp	r2, r3
 8003858:	d0bf      	beq.n	80037da <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800385a:	2300      	movs	r3, #0
}
 800385c:	0018      	movs	r0, r3
 800385e:	46bd      	mov	sp, r7
 8003860:	b004      	add	sp, #16
 8003862:	bd80      	pop	{r7, pc}

08003864 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b084      	sub	sp, #16
 8003868:	af00      	add	r7, sp, #0
 800386a:	60f8      	str	r0, [r7, #12]
 800386c:	60b9      	str	r1, [r7, #8]
 800386e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003870:	e032      	b.n	80038d8 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003872:	687a      	ldr	r2, [r7, #4]
 8003874:	68b9      	ldr	r1, [r7, #8]
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	0018      	movs	r0, r3
 800387a:	f000 f8ff 	bl	8003a7c <I2C_IsErrorOccurred>
 800387e:	1e03      	subs	r3, r0, #0
 8003880:	d001      	beq.n	8003886 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003882:	2301      	movs	r3, #1
 8003884:	e030      	b.n	80038e8 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003886:	68bb      	ldr	r3, [r7, #8]
 8003888:	3301      	adds	r3, #1
 800388a:	d025      	beq.n	80038d8 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800388c:	f7ff f842 	bl	8002914 <HAL_GetTick>
 8003890:	0002      	movs	r2, r0
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	1ad3      	subs	r3, r2, r3
 8003896:	68ba      	ldr	r2, [r7, #8]
 8003898:	429a      	cmp	r2, r3
 800389a:	d302      	bcc.n	80038a2 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 800389c:	68bb      	ldr	r3, [r7, #8]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d11a      	bne.n	80038d8 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	699b      	ldr	r3, [r3, #24]
 80038a8:	2202      	movs	r2, #2
 80038aa:	4013      	ands	r3, r2
 80038ac:	2b02      	cmp	r3, #2
 80038ae:	d013      	beq.n	80038d8 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038b4:	2220      	movs	r2, #32
 80038b6:	431a      	orrs	r2, r3
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	2241      	movs	r2, #65	; 0x41
 80038c0:	2120      	movs	r1, #32
 80038c2:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	2242      	movs	r2, #66	; 0x42
 80038c8:	2100      	movs	r1, #0
 80038ca:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	2240      	movs	r2, #64	; 0x40
 80038d0:	2100      	movs	r1, #0
 80038d2:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80038d4:	2301      	movs	r3, #1
 80038d6:	e007      	b.n	80038e8 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	699b      	ldr	r3, [r3, #24]
 80038de:	2202      	movs	r2, #2
 80038e0:	4013      	ands	r3, r2
 80038e2:	2b02      	cmp	r3, #2
 80038e4:	d1c5      	bne.n	8003872 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80038e6:	2300      	movs	r3, #0
}
 80038e8:	0018      	movs	r0, r3
 80038ea:	46bd      	mov	sp, r7
 80038ec:	b004      	add	sp, #16
 80038ee:	bd80      	pop	{r7, pc}

080038f0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b084      	sub	sp, #16
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	60f8      	str	r0, [r7, #12]
 80038f8:	60b9      	str	r1, [r7, #8]
 80038fa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80038fc:	e02f      	b.n	800395e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80038fe:	687a      	ldr	r2, [r7, #4]
 8003900:	68b9      	ldr	r1, [r7, #8]
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	0018      	movs	r0, r3
 8003906:	f000 f8b9 	bl	8003a7c <I2C_IsErrorOccurred>
 800390a:	1e03      	subs	r3, r0, #0
 800390c:	d001      	beq.n	8003912 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800390e:	2301      	movs	r3, #1
 8003910:	e02d      	b.n	800396e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003912:	f7fe ffff 	bl	8002914 <HAL_GetTick>
 8003916:	0002      	movs	r2, r0
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	1ad3      	subs	r3, r2, r3
 800391c:	68ba      	ldr	r2, [r7, #8]
 800391e:	429a      	cmp	r2, r3
 8003920:	d302      	bcc.n	8003928 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003922:	68bb      	ldr	r3, [r7, #8]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d11a      	bne.n	800395e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	699b      	ldr	r3, [r3, #24]
 800392e:	2220      	movs	r2, #32
 8003930:	4013      	ands	r3, r2
 8003932:	2b20      	cmp	r3, #32
 8003934:	d013      	beq.n	800395e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800393a:	2220      	movs	r2, #32
 800393c:	431a      	orrs	r2, r3
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	2241      	movs	r2, #65	; 0x41
 8003946:	2120      	movs	r1, #32
 8003948:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	2242      	movs	r2, #66	; 0x42
 800394e:	2100      	movs	r1, #0
 8003950:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	2240      	movs	r2, #64	; 0x40
 8003956:	2100      	movs	r1, #0
 8003958:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800395a:	2301      	movs	r3, #1
 800395c:	e007      	b.n	800396e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	699b      	ldr	r3, [r3, #24]
 8003964:	2220      	movs	r2, #32
 8003966:	4013      	ands	r3, r2
 8003968:	2b20      	cmp	r3, #32
 800396a:	d1c8      	bne.n	80038fe <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800396c:	2300      	movs	r3, #0
}
 800396e:	0018      	movs	r0, r3
 8003970:	46bd      	mov	sp, r7
 8003972:	b004      	add	sp, #16
 8003974:	bd80      	pop	{r7, pc}
	...

08003978 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b084      	sub	sp, #16
 800397c:	af00      	add	r7, sp, #0
 800397e:	60f8      	str	r0, [r7, #12]
 8003980:	60b9      	str	r1, [r7, #8]
 8003982:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003984:	e06b      	b.n	8003a5e <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003986:	687a      	ldr	r2, [r7, #4]
 8003988:	68b9      	ldr	r1, [r7, #8]
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	0018      	movs	r0, r3
 800398e:	f000 f875 	bl	8003a7c <I2C_IsErrorOccurred>
 8003992:	1e03      	subs	r3, r0, #0
 8003994:	d001      	beq.n	800399a <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	e069      	b.n	8003a6e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	699b      	ldr	r3, [r3, #24]
 80039a0:	2220      	movs	r2, #32
 80039a2:	4013      	ands	r3, r2
 80039a4:	2b20      	cmp	r3, #32
 80039a6:	d138      	bne.n	8003a1a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	699b      	ldr	r3, [r3, #24]
 80039ae:	2204      	movs	r2, #4
 80039b0:	4013      	ands	r3, r2
 80039b2:	2b04      	cmp	r3, #4
 80039b4:	d105      	bne.n	80039c2 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d001      	beq.n	80039c2 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 80039be:	2300      	movs	r3, #0
 80039c0:	e055      	b.n	8003a6e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	699b      	ldr	r3, [r3, #24]
 80039c8:	2210      	movs	r2, #16
 80039ca:	4013      	ands	r3, r2
 80039cc:	2b10      	cmp	r3, #16
 80039ce:	d107      	bne.n	80039e0 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	2210      	movs	r2, #16
 80039d6:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	2204      	movs	r2, #4
 80039dc:	645a      	str	r2, [r3, #68]	; 0x44
 80039de:	e002      	b.n	80039e6 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	2200      	movs	r2, #0
 80039e4:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	2220      	movs	r2, #32
 80039ec:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	685a      	ldr	r2, [r3, #4]
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	491f      	ldr	r1, [pc, #124]	; (8003a78 <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 80039fa:	400a      	ands	r2, r1
 80039fc:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	2241      	movs	r2, #65	; 0x41
 8003a02:	2120      	movs	r1, #32
 8003a04:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	2242      	movs	r2, #66	; 0x42
 8003a0a:	2100      	movs	r1, #0
 8003a0c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	2240      	movs	r2, #64	; 0x40
 8003a12:	2100      	movs	r1, #0
 8003a14:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8003a16:	2301      	movs	r3, #1
 8003a18:	e029      	b.n	8003a6e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a1a:	f7fe ff7b 	bl	8002914 <HAL_GetTick>
 8003a1e:	0002      	movs	r2, r0
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	1ad3      	subs	r3, r2, r3
 8003a24:	68ba      	ldr	r2, [r7, #8]
 8003a26:	429a      	cmp	r2, r3
 8003a28:	d302      	bcc.n	8003a30 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8003a2a:	68bb      	ldr	r3, [r7, #8]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d116      	bne.n	8003a5e <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	699b      	ldr	r3, [r3, #24]
 8003a36:	2204      	movs	r2, #4
 8003a38:	4013      	ands	r3, r2
 8003a3a:	2b04      	cmp	r3, #4
 8003a3c:	d00f      	beq.n	8003a5e <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a42:	2220      	movs	r2, #32
 8003a44:	431a      	orrs	r2, r3
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	2241      	movs	r2, #65	; 0x41
 8003a4e:	2120      	movs	r1, #32
 8003a50:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	2240      	movs	r2, #64	; 0x40
 8003a56:	2100      	movs	r1, #0
 8003a58:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	e007      	b.n	8003a6e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	699b      	ldr	r3, [r3, #24]
 8003a64:	2204      	movs	r2, #4
 8003a66:	4013      	ands	r3, r2
 8003a68:	2b04      	cmp	r3, #4
 8003a6a:	d18c      	bne.n	8003986 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003a6c:	2300      	movs	r3, #0
}
 8003a6e:	0018      	movs	r0, r3
 8003a70:	46bd      	mov	sp, r7
 8003a72:	b004      	add	sp, #16
 8003a74:	bd80      	pop	{r7, pc}
 8003a76:	46c0      	nop			; (mov r8, r8)
 8003a78:	fe00e800 	.word	0xfe00e800

08003a7c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a7c:	b590      	push	{r4, r7, lr}
 8003a7e:	b08b      	sub	sp, #44	; 0x2c
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	60f8      	str	r0, [r7, #12]
 8003a84:	60b9      	str	r1, [r7, #8]
 8003a86:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a88:	2327      	movs	r3, #39	; 0x27
 8003a8a:	18fb      	adds	r3, r7, r3
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	699b      	ldr	r3, [r3, #24]
 8003a96:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003aa0:	69bb      	ldr	r3, [r7, #24]
 8003aa2:	2210      	movs	r2, #16
 8003aa4:	4013      	ands	r3, r2
 8003aa6:	d100      	bne.n	8003aaa <I2C_IsErrorOccurred+0x2e>
 8003aa8:	e082      	b.n	8003bb0 <I2C_IsErrorOccurred+0x134>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	2210      	movs	r2, #16
 8003ab0:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003ab2:	e060      	b.n	8003b76 <I2C_IsErrorOccurred+0xfa>
 8003ab4:	2427      	movs	r4, #39	; 0x27
 8003ab6:	193b      	adds	r3, r7, r4
 8003ab8:	193a      	adds	r2, r7, r4
 8003aba:	7812      	ldrb	r2, [r2, #0]
 8003abc:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003abe:	68bb      	ldr	r3, [r7, #8]
 8003ac0:	3301      	adds	r3, #1
 8003ac2:	d058      	beq.n	8003b76 <I2C_IsErrorOccurred+0xfa>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003ac4:	f7fe ff26 	bl	8002914 <HAL_GetTick>
 8003ac8:	0002      	movs	r2, r0
 8003aca:	69fb      	ldr	r3, [r7, #28]
 8003acc:	1ad3      	subs	r3, r2, r3
 8003ace:	68ba      	ldr	r2, [r7, #8]
 8003ad0:	429a      	cmp	r2, r3
 8003ad2:	d306      	bcc.n	8003ae2 <I2C_IsErrorOccurred+0x66>
 8003ad4:	193b      	adds	r3, r7, r4
 8003ad6:	193a      	adds	r2, r7, r4
 8003ad8:	7812      	ldrb	r2, [r2, #0]
 8003ada:	701a      	strb	r2, [r3, #0]
 8003adc:	68bb      	ldr	r3, [r7, #8]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d149      	bne.n	8003b76 <I2C_IsErrorOccurred+0xfa>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	685a      	ldr	r2, [r3, #4]
 8003ae8:	2380      	movs	r3, #128	; 0x80
 8003aea:	01db      	lsls	r3, r3, #7
 8003aec:	4013      	ands	r3, r2
 8003aee:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003af0:	2013      	movs	r0, #19
 8003af2:	183b      	adds	r3, r7, r0
 8003af4:	68fa      	ldr	r2, [r7, #12]
 8003af6:	2142      	movs	r1, #66	; 0x42
 8003af8:	5c52      	ldrb	r2, [r2, r1]
 8003afa:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	699a      	ldr	r2, [r3, #24]
 8003b02:	2380      	movs	r3, #128	; 0x80
 8003b04:	021b      	lsls	r3, r3, #8
 8003b06:	401a      	ands	r2, r3
 8003b08:	2380      	movs	r3, #128	; 0x80
 8003b0a:	021b      	lsls	r3, r3, #8
 8003b0c:	429a      	cmp	r2, r3
 8003b0e:	d126      	bne.n	8003b5e <I2C_IsErrorOccurred+0xe2>
 8003b10:	697a      	ldr	r2, [r7, #20]
 8003b12:	2380      	movs	r3, #128	; 0x80
 8003b14:	01db      	lsls	r3, r3, #7
 8003b16:	429a      	cmp	r2, r3
 8003b18:	d021      	beq.n	8003b5e <I2C_IsErrorOccurred+0xe2>
              (tmp1 != I2C_CR2_STOP) && \
 8003b1a:	183b      	adds	r3, r7, r0
 8003b1c:	781b      	ldrb	r3, [r3, #0]
 8003b1e:	2b20      	cmp	r3, #32
 8003b20:	d01d      	beq.n	8003b5e <I2C_IsErrorOccurred+0xe2>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	685a      	ldr	r2, [r3, #4]
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	2180      	movs	r1, #128	; 0x80
 8003b2e:	01c9      	lsls	r1, r1, #7
 8003b30:	430a      	orrs	r2, r1
 8003b32:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003b34:	f7fe feee 	bl	8002914 <HAL_GetTick>
 8003b38:	0003      	movs	r3, r0
 8003b3a:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003b3c:	e00f      	b.n	8003b5e <I2C_IsErrorOccurred+0xe2>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003b3e:	f7fe fee9 	bl	8002914 <HAL_GetTick>
 8003b42:	0002      	movs	r2, r0
 8003b44:	69fb      	ldr	r3, [r7, #28]
 8003b46:	1ad3      	subs	r3, r2, r3
 8003b48:	2b19      	cmp	r3, #25
 8003b4a:	d908      	bls.n	8003b5e <I2C_IsErrorOccurred+0xe2>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003b4c:	6a3b      	ldr	r3, [r7, #32]
 8003b4e:	2220      	movs	r2, #32
 8003b50:	4313      	orrs	r3, r2
 8003b52:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003b54:	2327      	movs	r3, #39	; 0x27
 8003b56:	18fb      	adds	r3, r7, r3
 8003b58:	2201      	movs	r2, #1
 8003b5a:	701a      	strb	r2, [r3, #0]

              break;
 8003b5c:	e00b      	b.n	8003b76 <I2C_IsErrorOccurred+0xfa>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	699b      	ldr	r3, [r3, #24]
 8003b64:	2220      	movs	r2, #32
 8003b66:	4013      	ands	r3, r2
 8003b68:	2127      	movs	r1, #39	; 0x27
 8003b6a:	187a      	adds	r2, r7, r1
 8003b6c:	1879      	adds	r1, r7, r1
 8003b6e:	7809      	ldrb	r1, [r1, #0]
 8003b70:	7011      	strb	r1, [r2, #0]
 8003b72:	2b20      	cmp	r3, #32
 8003b74:	d1e3      	bne.n	8003b3e <I2C_IsErrorOccurred+0xc2>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	699b      	ldr	r3, [r3, #24]
 8003b7c:	2220      	movs	r2, #32
 8003b7e:	4013      	ands	r3, r2
 8003b80:	2b20      	cmp	r3, #32
 8003b82:	d004      	beq.n	8003b8e <I2C_IsErrorOccurred+0x112>
 8003b84:	2327      	movs	r3, #39	; 0x27
 8003b86:	18fb      	adds	r3, r7, r3
 8003b88:	781b      	ldrb	r3, [r3, #0]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d092      	beq.n	8003ab4 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003b8e:	2327      	movs	r3, #39	; 0x27
 8003b90:	18fb      	adds	r3, r7, r3
 8003b92:	781b      	ldrb	r3, [r3, #0]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d103      	bne.n	8003ba0 <I2C_IsErrorOccurred+0x124>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	2220      	movs	r2, #32
 8003b9e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003ba0:	6a3b      	ldr	r3, [r7, #32]
 8003ba2:	2204      	movs	r2, #4
 8003ba4:	4313      	orrs	r3, r2
 8003ba6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003ba8:	2327      	movs	r3, #39	; 0x27
 8003baa:	18fb      	adds	r3, r7, r3
 8003bac:	2201      	movs	r2, #1
 8003bae:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	699b      	ldr	r3, [r3, #24]
 8003bb6:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003bb8:	69ba      	ldr	r2, [r7, #24]
 8003bba:	2380      	movs	r3, #128	; 0x80
 8003bbc:	005b      	lsls	r3, r3, #1
 8003bbe:	4013      	ands	r3, r2
 8003bc0:	d00c      	beq.n	8003bdc <I2C_IsErrorOccurred+0x160>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003bc2:	6a3b      	ldr	r3, [r7, #32]
 8003bc4:	2201      	movs	r2, #1
 8003bc6:	4313      	orrs	r3, r2
 8003bc8:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	2280      	movs	r2, #128	; 0x80
 8003bd0:	0052      	lsls	r2, r2, #1
 8003bd2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003bd4:	2327      	movs	r3, #39	; 0x27
 8003bd6:	18fb      	adds	r3, r7, r3
 8003bd8:	2201      	movs	r2, #1
 8003bda:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003bdc:	69ba      	ldr	r2, [r7, #24]
 8003bde:	2380      	movs	r3, #128	; 0x80
 8003be0:	00db      	lsls	r3, r3, #3
 8003be2:	4013      	ands	r3, r2
 8003be4:	d00c      	beq.n	8003c00 <I2C_IsErrorOccurred+0x184>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003be6:	6a3b      	ldr	r3, [r7, #32]
 8003be8:	2208      	movs	r2, #8
 8003bea:	4313      	orrs	r3, r2
 8003bec:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	2280      	movs	r2, #128	; 0x80
 8003bf4:	00d2      	lsls	r2, r2, #3
 8003bf6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003bf8:	2327      	movs	r3, #39	; 0x27
 8003bfa:	18fb      	adds	r3, r7, r3
 8003bfc:	2201      	movs	r2, #1
 8003bfe:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003c00:	69ba      	ldr	r2, [r7, #24]
 8003c02:	2380      	movs	r3, #128	; 0x80
 8003c04:	009b      	lsls	r3, r3, #2
 8003c06:	4013      	ands	r3, r2
 8003c08:	d00c      	beq.n	8003c24 <I2C_IsErrorOccurred+0x1a8>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003c0a:	6a3b      	ldr	r3, [r7, #32]
 8003c0c:	2202      	movs	r2, #2
 8003c0e:	4313      	orrs	r3, r2
 8003c10:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	2280      	movs	r2, #128	; 0x80
 8003c18:	0092      	lsls	r2, r2, #2
 8003c1a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003c1c:	2327      	movs	r3, #39	; 0x27
 8003c1e:	18fb      	adds	r3, r7, r3
 8003c20:	2201      	movs	r2, #1
 8003c22:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8003c24:	2327      	movs	r3, #39	; 0x27
 8003c26:	18fb      	adds	r3, r7, r3
 8003c28:	781b      	ldrb	r3, [r3, #0]
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d01d      	beq.n	8003c6a <I2C_IsErrorOccurred+0x1ee>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	0018      	movs	r0, r3
 8003c32:	f7ff fda7 	bl	8003784 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	685a      	ldr	r2, [r3, #4]
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	490d      	ldr	r1, [pc, #52]	; (8003c78 <I2C_IsErrorOccurred+0x1fc>)
 8003c42:	400a      	ands	r2, r1
 8003c44:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003c4a:	6a3b      	ldr	r3, [r7, #32]
 8003c4c:	431a      	orrs	r2, r3
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	2241      	movs	r2, #65	; 0x41
 8003c56:	2120      	movs	r1, #32
 8003c58:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	2242      	movs	r2, #66	; 0x42
 8003c5e:	2100      	movs	r1, #0
 8003c60:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	2240      	movs	r2, #64	; 0x40
 8003c66:	2100      	movs	r1, #0
 8003c68:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8003c6a:	2327      	movs	r3, #39	; 0x27
 8003c6c:	18fb      	adds	r3, r7, r3
 8003c6e:	781b      	ldrb	r3, [r3, #0]
}
 8003c70:	0018      	movs	r0, r3
 8003c72:	46bd      	mov	sp, r7
 8003c74:	b00b      	add	sp, #44	; 0x2c
 8003c76:	bd90      	pop	{r4, r7, pc}
 8003c78:	fe00e800 	.word	0xfe00e800

08003c7c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003c7c:	b590      	push	{r4, r7, lr}
 8003c7e:	b087      	sub	sp, #28
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	60f8      	str	r0, [r7, #12]
 8003c84:	0008      	movs	r0, r1
 8003c86:	0011      	movs	r1, r2
 8003c88:	607b      	str	r3, [r7, #4]
 8003c8a:	240a      	movs	r4, #10
 8003c8c:	193b      	adds	r3, r7, r4
 8003c8e:	1c02      	adds	r2, r0, #0
 8003c90:	801a      	strh	r2, [r3, #0]
 8003c92:	2009      	movs	r0, #9
 8003c94:	183b      	adds	r3, r7, r0
 8003c96:	1c0a      	adds	r2, r1, #0
 8003c98:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003c9a:	193b      	adds	r3, r7, r4
 8003c9c:	881b      	ldrh	r3, [r3, #0]
 8003c9e:	059b      	lsls	r3, r3, #22
 8003ca0:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003ca2:	183b      	adds	r3, r7, r0
 8003ca4:	781b      	ldrb	r3, [r3, #0]
 8003ca6:	0419      	lsls	r1, r3, #16
 8003ca8:	23ff      	movs	r3, #255	; 0xff
 8003caa:	041b      	lsls	r3, r3, #16
 8003cac:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003cae:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003cb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cb6:	4313      	orrs	r3, r2
 8003cb8:	005b      	lsls	r3, r3, #1
 8003cba:	085b      	lsrs	r3, r3, #1
 8003cbc:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003cc6:	0d51      	lsrs	r1, r2, #21
 8003cc8:	2280      	movs	r2, #128	; 0x80
 8003cca:	00d2      	lsls	r2, r2, #3
 8003ccc:	400a      	ands	r2, r1
 8003cce:	4907      	ldr	r1, [pc, #28]	; (8003cec <I2C_TransferConfig+0x70>)
 8003cd0:	430a      	orrs	r2, r1
 8003cd2:	43d2      	mvns	r2, r2
 8003cd4:	401a      	ands	r2, r3
 8003cd6:	0011      	movs	r1, r2
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	697a      	ldr	r2, [r7, #20]
 8003cde:	430a      	orrs	r2, r1
 8003ce0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003ce2:	46c0      	nop			; (mov r8, r8)
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	b007      	add	sp, #28
 8003ce8:	bd90      	pop	{r4, r7, pc}
 8003cea:	46c0      	nop			; (mov r8, r8)
 8003cec:	03ff63ff 	.word	0x03ff63ff

08003cf0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b082      	sub	sp, #8
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
 8003cf8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2241      	movs	r2, #65	; 0x41
 8003cfe:	5c9b      	ldrb	r3, [r3, r2]
 8003d00:	b2db      	uxtb	r3, r3
 8003d02:	2b20      	cmp	r3, #32
 8003d04:	d138      	bne.n	8003d78 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2240      	movs	r2, #64	; 0x40
 8003d0a:	5c9b      	ldrb	r3, [r3, r2]
 8003d0c:	2b01      	cmp	r3, #1
 8003d0e:	d101      	bne.n	8003d14 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003d10:	2302      	movs	r3, #2
 8003d12:	e032      	b.n	8003d7a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2240      	movs	r2, #64	; 0x40
 8003d18:	2101      	movs	r1, #1
 8003d1a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2241      	movs	r2, #65	; 0x41
 8003d20:	2124      	movs	r1, #36	; 0x24
 8003d22:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	681a      	ldr	r2, [r3, #0]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	2101      	movs	r1, #1
 8003d30:	438a      	bics	r2, r1
 8003d32:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	681a      	ldr	r2, [r3, #0]
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	4911      	ldr	r1, [pc, #68]	; (8003d84 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8003d40:	400a      	ands	r2, r1
 8003d42:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	6819      	ldr	r1, [r3, #0]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	683a      	ldr	r2, [r7, #0]
 8003d50:	430a      	orrs	r2, r1
 8003d52:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	681a      	ldr	r2, [r3, #0]
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	2101      	movs	r1, #1
 8003d60:	430a      	orrs	r2, r1
 8003d62:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2241      	movs	r2, #65	; 0x41
 8003d68:	2120      	movs	r1, #32
 8003d6a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2240      	movs	r2, #64	; 0x40
 8003d70:	2100      	movs	r1, #0
 8003d72:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003d74:	2300      	movs	r3, #0
 8003d76:	e000      	b.n	8003d7a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003d78:	2302      	movs	r3, #2
  }
}
 8003d7a:	0018      	movs	r0, r3
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	b002      	add	sp, #8
 8003d80:	bd80      	pop	{r7, pc}
 8003d82:	46c0      	nop			; (mov r8, r8)
 8003d84:	ffffefff 	.word	0xffffefff

08003d88 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b084      	sub	sp, #16
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
 8003d90:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2241      	movs	r2, #65	; 0x41
 8003d96:	5c9b      	ldrb	r3, [r3, r2]
 8003d98:	b2db      	uxtb	r3, r3
 8003d9a:	2b20      	cmp	r3, #32
 8003d9c:	d139      	bne.n	8003e12 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2240      	movs	r2, #64	; 0x40
 8003da2:	5c9b      	ldrb	r3, [r3, r2]
 8003da4:	2b01      	cmp	r3, #1
 8003da6:	d101      	bne.n	8003dac <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003da8:	2302      	movs	r3, #2
 8003daa:	e033      	b.n	8003e14 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2240      	movs	r2, #64	; 0x40
 8003db0:	2101      	movs	r1, #1
 8003db2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2241      	movs	r2, #65	; 0x41
 8003db8:	2124      	movs	r1, #36	; 0x24
 8003dba:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	681a      	ldr	r2, [r3, #0]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	2101      	movs	r1, #1
 8003dc8:	438a      	bics	r2, r1
 8003dca:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	4a11      	ldr	r2, [pc, #68]	; (8003e1c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8003dd8:	4013      	ands	r3, r2
 8003dda:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	021b      	lsls	r3, r3, #8
 8003de0:	68fa      	ldr	r2, [r7, #12]
 8003de2:	4313      	orrs	r3, r2
 8003de4:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	68fa      	ldr	r2, [r7, #12]
 8003dec:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	681a      	ldr	r2, [r3, #0]
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	2101      	movs	r1, #1
 8003dfa:	430a      	orrs	r2, r1
 8003dfc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2241      	movs	r2, #65	; 0x41
 8003e02:	2120      	movs	r1, #32
 8003e04:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2240      	movs	r2, #64	; 0x40
 8003e0a:	2100      	movs	r1, #0
 8003e0c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003e0e:	2300      	movs	r3, #0
 8003e10:	e000      	b.n	8003e14 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003e12:	2302      	movs	r3, #2
  }
}
 8003e14:	0018      	movs	r0, r3
 8003e16:	46bd      	mov	sp, r7
 8003e18:	b004      	add	sp, #16
 8003e1a:	bd80      	pop	{r7, pc}
 8003e1c:	fffff0ff 	.word	0xfffff0ff

08003e20 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e20:	b5b0      	push	{r4, r5, r7, lr}
 8003e22:	b08a      	sub	sp, #40	; 0x28
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d102      	bne.n	8003e34 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003e2e:	2301      	movs	r3, #1
 8003e30:	f000 fb6c 	bl	800450c <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e34:	4bc8      	ldr	r3, [pc, #800]	; (8004158 <HAL_RCC_OscConfig+0x338>)
 8003e36:	68db      	ldr	r3, [r3, #12]
 8003e38:	220c      	movs	r2, #12
 8003e3a:	4013      	ands	r3, r2
 8003e3c:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003e3e:	4bc6      	ldr	r3, [pc, #792]	; (8004158 <HAL_RCC_OscConfig+0x338>)
 8003e40:	68da      	ldr	r2, [r3, #12]
 8003e42:	2380      	movs	r3, #128	; 0x80
 8003e44:	025b      	lsls	r3, r3, #9
 8003e46:	4013      	ands	r3, r2
 8003e48:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	2201      	movs	r2, #1
 8003e50:	4013      	ands	r3, r2
 8003e52:	d100      	bne.n	8003e56 <HAL_RCC_OscConfig+0x36>
 8003e54:	e07d      	b.n	8003f52 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003e56:	69fb      	ldr	r3, [r7, #28]
 8003e58:	2b08      	cmp	r3, #8
 8003e5a:	d007      	beq.n	8003e6c <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003e5c:	69fb      	ldr	r3, [r7, #28]
 8003e5e:	2b0c      	cmp	r3, #12
 8003e60:	d112      	bne.n	8003e88 <HAL_RCC_OscConfig+0x68>
 8003e62:	69ba      	ldr	r2, [r7, #24]
 8003e64:	2380      	movs	r3, #128	; 0x80
 8003e66:	025b      	lsls	r3, r3, #9
 8003e68:	429a      	cmp	r2, r3
 8003e6a:	d10d      	bne.n	8003e88 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e6c:	4bba      	ldr	r3, [pc, #744]	; (8004158 <HAL_RCC_OscConfig+0x338>)
 8003e6e:	681a      	ldr	r2, [r3, #0]
 8003e70:	2380      	movs	r3, #128	; 0x80
 8003e72:	029b      	lsls	r3, r3, #10
 8003e74:	4013      	ands	r3, r2
 8003e76:	d100      	bne.n	8003e7a <HAL_RCC_OscConfig+0x5a>
 8003e78:	e06a      	b.n	8003f50 <HAL_RCC_OscConfig+0x130>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d166      	bne.n	8003f50 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003e82:	2301      	movs	r3, #1
 8003e84:	f000 fb42 	bl	800450c <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	685a      	ldr	r2, [r3, #4]
 8003e8c:	2380      	movs	r3, #128	; 0x80
 8003e8e:	025b      	lsls	r3, r3, #9
 8003e90:	429a      	cmp	r2, r3
 8003e92:	d107      	bne.n	8003ea4 <HAL_RCC_OscConfig+0x84>
 8003e94:	4bb0      	ldr	r3, [pc, #704]	; (8004158 <HAL_RCC_OscConfig+0x338>)
 8003e96:	681a      	ldr	r2, [r3, #0]
 8003e98:	4baf      	ldr	r3, [pc, #700]	; (8004158 <HAL_RCC_OscConfig+0x338>)
 8003e9a:	2180      	movs	r1, #128	; 0x80
 8003e9c:	0249      	lsls	r1, r1, #9
 8003e9e:	430a      	orrs	r2, r1
 8003ea0:	601a      	str	r2, [r3, #0]
 8003ea2:	e027      	b.n	8003ef4 <HAL_RCC_OscConfig+0xd4>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	685a      	ldr	r2, [r3, #4]
 8003ea8:	23a0      	movs	r3, #160	; 0xa0
 8003eaa:	02db      	lsls	r3, r3, #11
 8003eac:	429a      	cmp	r2, r3
 8003eae:	d10e      	bne.n	8003ece <HAL_RCC_OscConfig+0xae>
 8003eb0:	4ba9      	ldr	r3, [pc, #676]	; (8004158 <HAL_RCC_OscConfig+0x338>)
 8003eb2:	681a      	ldr	r2, [r3, #0]
 8003eb4:	4ba8      	ldr	r3, [pc, #672]	; (8004158 <HAL_RCC_OscConfig+0x338>)
 8003eb6:	2180      	movs	r1, #128	; 0x80
 8003eb8:	02c9      	lsls	r1, r1, #11
 8003eba:	430a      	orrs	r2, r1
 8003ebc:	601a      	str	r2, [r3, #0]
 8003ebe:	4ba6      	ldr	r3, [pc, #664]	; (8004158 <HAL_RCC_OscConfig+0x338>)
 8003ec0:	681a      	ldr	r2, [r3, #0]
 8003ec2:	4ba5      	ldr	r3, [pc, #660]	; (8004158 <HAL_RCC_OscConfig+0x338>)
 8003ec4:	2180      	movs	r1, #128	; 0x80
 8003ec6:	0249      	lsls	r1, r1, #9
 8003ec8:	430a      	orrs	r2, r1
 8003eca:	601a      	str	r2, [r3, #0]
 8003ecc:	e012      	b.n	8003ef4 <HAL_RCC_OscConfig+0xd4>
 8003ece:	4ba2      	ldr	r3, [pc, #648]	; (8004158 <HAL_RCC_OscConfig+0x338>)
 8003ed0:	681a      	ldr	r2, [r3, #0]
 8003ed2:	4ba1      	ldr	r3, [pc, #644]	; (8004158 <HAL_RCC_OscConfig+0x338>)
 8003ed4:	49a1      	ldr	r1, [pc, #644]	; (800415c <HAL_RCC_OscConfig+0x33c>)
 8003ed6:	400a      	ands	r2, r1
 8003ed8:	601a      	str	r2, [r3, #0]
 8003eda:	4b9f      	ldr	r3, [pc, #636]	; (8004158 <HAL_RCC_OscConfig+0x338>)
 8003edc:	681a      	ldr	r2, [r3, #0]
 8003ede:	2380      	movs	r3, #128	; 0x80
 8003ee0:	025b      	lsls	r3, r3, #9
 8003ee2:	4013      	ands	r3, r2
 8003ee4:	60fb      	str	r3, [r7, #12]
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	4b9b      	ldr	r3, [pc, #620]	; (8004158 <HAL_RCC_OscConfig+0x338>)
 8003eea:	681a      	ldr	r2, [r3, #0]
 8003eec:	4b9a      	ldr	r3, [pc, #616]	; (8004158 <HAL_RCC_OscConfig+0x338>)
 8003eee:	499c      	ldr	r1, [pc, #624]	; (8004160 <HAL_RCC_OscConfig+0x340>)
 8003ef0:	400a      	ands	r2, r1
 8003ef2:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d014      	beq.n	8003f26 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003efc:	f7fe fd0a 	bl	8002914 <HAL_GetTick>
 8003f00:	0003      	movs	r3, r0
 8003f02:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003f04:	e008      	b.n	8003f18 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f06:	f7fe fd05 	bl	8002914 <HAL_GetTick>
 8003f0a:	0002      	movs	r2, r0
 8003f0c:	697b      	ldr	r3, [r7, #20]
 8003f0e:	1ad3      	subs	r3, r2, r3
 8003f10:	2b64      	cmp	r3, #100	; 0x64
 8003f12:	d901      	bls.n	8003f18 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8003f14:	2303      	movs	r3, #3
 8003f16:	e2f9      	b.n	800450c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003f18:	4b8f      	ldr	r3, [pc, #572]	; (8004158 <HAL_RCC_OscConfig+0x338>)
 8003f1a:	681a      	ldr	r2, [r3, #0]
 8003f1c:	2380      	movs	r3, #128	; 0x80
 8003f1e:	029b      	lsls	r3, r3, #10
 8003f20:	4013      	ands	r3, r2
 8003f22:	d0f0      	beq.n	8003f06 <HAL_RCC_OscConfig+0xe6>
 8003f24:	e015      	b.n	8003f52 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f26:	f7fe fcf5 	bl	8002914 <HAL_GetTick>
 8003f2a:	0003      	movs	r3, r0
 8003f2c:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003f2e:	e008      	b.n	8003f42 <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f30:	f7fe fcf0 	bl	8002914 <HAL_GetTick>
 8003f34:	0002      	movs	r2, r0
 8003f36:	697b      	ldr	r3, [r7, #20]
 8003f38:	1ad3      	subs	r3, r2, r3
 8003f3a:	2b64      	cmp	r3, #100	; 0x64
 8003f3c:	d901      	bls.n	8003f42 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003f3e:	2303      	movs	r3, #3
 8003f40:	e2e4      	b.n	800450c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003f42:	4b85      	ldr	r3, [pc, #532]	; (8004158 <HAL_RCC_OscConfig+0x338>)
 8003f44:	681a      	ldr	r2, [r3, #0]
 8003f46:	2380      	movs	r3, #128	; 0x80
 8003f48:	029b      	lsls	r3, r3, #10
 8003f4a:	4013      	ands	r3, r2
 8003f4c:	d1f0      	bne.n	8003f30 <HAL_RCC_OscConfig+0x110>
 8003f4e:	e000      	b.n	8003f52 <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f50:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	2202      	movs	r2, #2
 8003f58:	4013      	ands	r3, r2
 8003f5a:	d100      	bne.n	8003f5e <HAL_RCC_OscConfig+0x13e>
 8003f5c:	e099      	b.n	8004092 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	68db      	ldr	r3, [r3, #12]
 8003f62:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8003f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f66:	2220      	movs	r2, #32
 8003f68:	4013      	ands	r3, r2
 8003f6a:	d009      	beq.n	8003f80 <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8003f6c:	4b7a      	ldr	r3, [pc, #488]	; (8004158 <HAL_RCC_OscConfig+0x338>)
 8003f6e:	681a      	ldr	r2, [r3, #0]
 8003f70:	4b79      	ldr	r3, [pc, #484]	; (8004158 <HAL_RCC_OscConfig+0x338>)
 8003f72:	2120      	movs	r1, #32
 8003f74:	430a      	orrs	r2, r1
 8003f76:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8003f78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f7a:	2220      	movs	r2, #32
 8003f7c:	4393      	bics	r3, r2
 8003f7e:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003f80:	69fb      	ldr	r3, [r7, #28]
 8003f82:	2b04      	cmp	r3, #4
 8003f84:	d005      	beq.n	8003f92 <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003f86:	69fb      	ldr	r3, [r7, #28]
 8003f88:	2b0c      	cmp	r3, #12
 8003f8a:	d13e      	bne.n	800400a <HAL_RCC_OscConfig+0x1ea>
 8003f8c:	69bb      	ldr	r3, [r7, #24]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d13b      	bne.n	800400a <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8003f92:	4b71      	ldr	r3, [pc, #452]	; (8004158 <HAL_RCC_OscConfig+0x338>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	2204      	movs	r2, #4
 8003f98:	4013      	ands	r3, r2
 8003f9a:	d004      	beq.n	8003fa6 <HAL_RCC_OscConfig+0x186>
 8003f9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d101      	bne.n	8003fa6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	e2b2      	b.n	800450c <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fa6:	4b6c      	ldr	r3, [pc, #432]	; (8004158 <HAL_RCC_OscConfig+0x338>)
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	4a6e      	ldr	r2, [pc, #440]	; (8004164 <HAL_RCC_OscConfig+0x344>)
 8003fac:	4013      	ands	r3, r2
 8003fae:	0019      	movs	r1, r3
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	691b      	ldr	r3, [r3, #16]
 8003fb4:	021a      	lsls	r2, r3, #8
 8003fb6:	4b68      	ldr	r3, [pc, #416]	; (8004158 <HAL_RCC_OscConfig+0x338>)
 8003fb8:	430a      	orrs	r2, r1
 8003fba:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003fbc:	4b66      	ldr	r3, [pc, #408]	; (8004158 <HAL_RCC_OscConfig+0x338>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	2209      	movs	r2, #9
 8003fc2:	4393      	bics	r3, r2
 8003fc4:	0019      	movs	r1, r3
 8003fc6:	4b64      	ldr	r3, [pc, #400]	; (8004158 <HAL_RCC_OscConfig+0x338>)
 8003fc8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003fca:	430a      	orrs	r2, r1
 8003fcc:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003fce:	f000 fbeb 	bl	80047a8 <HAL_RCC_GetSysClockFreq>
 8003fd2:	0001      	movs	r1, r0
 8003fd4:	4b60      	ldr	r3, [pc, #384]	; (8004158 <HAL_RCC_OscConfig+0x338>)
 8003fd6:	68db      	ldr	r3, [r3, #12]
 8003fd8:	091b      	lsrs	r3, r3, #4
 8003fda:	220f      	movs	r2, #15
 8003fdc:	4013      	ands	r3, r2
 8003fde:	4a62      	ldr	r2, [pc, #392]	; (8004168 <HAL_RCC_OscConfig+0x348>)
 8003fe0:	5cd3      	ldrb	r3, [r2, r3]
 8003fe2:	000a      	movs	r2, r1
 8003fe4:	40da      	lsrs	r2, r3
 8003fe6:	4b61      	ldr	r3, [pc, #388]	; (800416c <HAL_RCC_OscConfig+0x34c>)
 8003fe8:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8003fea:	4b61      	ldr	r3, [pc, #388]	; (8004170 <HAL_RCC_OscConfig+0x350>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	2513      	movs	r5, #19
 8003ff0:	197c      	adds	r4, r7, r5
 8003ff2:	0018      	movs	r0, r3
 8003ff4:	f7fe fc48 	bl	8002888 <HAL_InitTick>
 8003ff8:	0003      	movs	r3, r0
 8003ffa:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8003ffc:	197b      	adds	r3, r7, r5
 8003ffe:	781b      	ldrb	r3, [r3, #0]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d046      	beq.n	8004092 <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8004004:	197b      	adds	r3, r7, r5
 8004006:	781b      	ldrb	r3, [r3, #0]
 8004008:	e280      	b.n	800450c <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 800400a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800400c:	2b00      	cmp	r3, #0
 800400e:	d027      	beq.n	8004060 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8004010:	4b51      	ldr	r3, [pc, #324]	; (8004158 <HAL_RCC_OscConfig+0x338>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	2209      	movs	r2, #9
 8004016:	4393      	bics	r3, r2
 8004018:	0019      	movs	r1, r3
 800401a:	4b4f      	ldr	r3, [pc, #316]	; (8004158 <HAL_RCC_OscConfig+0x338>)
 800401c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800401e:	430a      	orrs	r2, r1
 8004020:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004022:	f7fe fc77 	bl	8002914 <HAL_GetTick>
 8004026:	0003      	movs	r3, r0
 8004028:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800402a:	e008      	b.n	800403e <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800402c:	f7fe fc72 	bl	8002914 <HAL_GetTick>
 8004030:	0002      	movs	r2, r0
 8004032:	697b      	ldr	r3, [r7, #20]
 8004034:	1ad3      	subs	r3, r2, r3
 8004036:	2b02      	cmp	r3, #2
 8004038:	d901      	bls.n	800403e <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 800403a:	2303      	movs	r3, #3
 800403c:	e266      	b.n	800450c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800403e:	4b46      	ldr	r3, [pc, #280]	; (8004158 <HAL_RCC_OscConfig+0x338>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	2204      	movs	r2, #4
 8004044:	4013      	ands	r3, r2
 8004046:	d0f1      	beq.n	800402c <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004048:	4b43      	ldr	r3, [pc, #268]	; (8004158 <HAL_RCC_OscConfig+0x338>)
 800404a:	685b      	ldr	r3, [r3, #4]
 800404c:	4a45      	ldr	r2, [pc, #276]	; (8004164 <HAL_RCC_OscConfig+0x344>)
 800404e:	4013      	ands	r3, r2
 8004050:	0019      	movs	r1, r3
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	691b      	ldr	r3, [r3, #16]
 8004056:	021a      	lsls	r2, r3, #8
 8004058:	4b3f      	ldr	r3, [pc, #252]	; (8004158 <HAL_RCC_OscConfig+0x338>)
 800405a:	430a      	orrs	r2, r1
 800405c:	605a      	str	r2, [r3, #4]
 800405e:	e018      	b.n	8004092 <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004060:	4b3d      	ldr	r3, [pc, #244]	; (8004158 <HAL_RCC_OscConfig+0x338>)
 8004062:	681a      	ldr	r2, [r3, #0]
 8004064:	4b3c      	ldr	r3, [pc, #240]	; (8004158 <HAL_RCC_OscConfig+0x338>)
 8004066:	2101      	movs	r1, #1
 8004068:	438a      	bics	r2, r1
 800406a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800406c:	f7fe fc52 	bl	8002914 <HAL_GetTick>
 8004070:	0003      	movs	r3, r0
 8004072:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004074:	e008      	b.n	8004088 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004076:	f7fe fc4d 	bl	8002914 <HAL_GetTick>
 800407a:	0002      	movs	r2, r0
 800407c:	697b      	ldr	r3, [r7, #20]
 800407e:	1ad3      	subs	r3, r2, r3
 8004080:	2b02      	cmp	r3, #2
 8004082:	d901      	bls.n	8004088 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8004084:	2303      	movs	r3, #3
 8004086:	e241      	b.n	800450c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004088:	4b33      	ldr	r3, [pc, #204]	; (8004158 <HAL_RCC_OscConfig+0x338>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	2204      	movs	r2, #4
 800408e:	4013      	ands	r3, r2
 8004090:	d1f1      	bne.n	8004076 <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	2210      	movs	r2, #16
 8004098:	4013      	ands	r3, r2
 800409a:	d100      	bne.n	800409e <HAL_RCC_OscConfig+0x27e>
 800409c:	e0a1      	b.n	80041e2 <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800409e:	69fb      	ldr	r3, [r7, #28]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d140      	bne.n	8004126 <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80040a4:	4b2c      	ldr	r3, [pc, #176]	; (8004158 <HAL_RCC_OscConfig+0x338>)
 80040a6:	681a      	ldr	r2, [r3, #0]
 80040a8:	2380      	movs	r3, #128	; 0x80
 80040aa:	009b      	lsls	r3, r3, #2
 80040ac:	4013      	ands	r3, r2
 80040ae:	d005      	beq.n	80040bc <HAL_RCC_OscConfig+0x29c>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	699b      	ldr	r3, [r3, #24]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d101      	bne.n	80040bc <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 80040b8:	2301      	movs	r3, #1
 80040ba:	e227      	b.n	800450c <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80040bc:	4b26      	ldr	r3, [pc, #152]	; (8004158 <HAL_RCC_OscConfig+0x338>)
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	4a2c      	ldr	r2, [pc, #176]	; (8004174 <HAL_RCC_OscConfig+0x354>)
 80040c2:	4013      	ands	r3, r2
 80040c4:	0019      	movs	r1, r3
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6a1a      	ldr	r2, [r3, #32]
 80040ca:	4b23      	ldr	r3, [pc, #140]	; (8004158 <HAL_RCC_OscConfig+0x338>)
 80040cc:	430a      	orrs	r2, r1
 80040ce:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80040d0:	4b21      	ldr	r3, [pc, #132]	; (8004158 <HAL_RCC_OscConfig+0x338>)
 80040d2:	685b      	ldr	r3, [r3, #4]
 80040d4:	021b      	lsls	r3, r3, #8
 80040d6:	0a19      	lsrs	r1, r3, #8
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	69db      	ldr	r3, [r3, #28]
 80040dc:	061a      	lsls	r2, r3, #24
 80040de:	4b1e      	ldr	r3, [pc, #120]	; (8004158 <HAL_RCC_OscConfig+0x338>)
 80040e0:	430a      	orrs	r2, r1
 80040e2:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6a1b      	ldr	r3, [r3, #32]
 80040e8:	0b5b      	lsrs	r3, r3, #13
 80040ea:	3301      	adds	r3, #1
 80040ec:	2280      	movs	r2, #128	; 0x80
 80040ee:	0212      	lsls	r2, r2, #8
 80040f0:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80040f2:	4b19      	ldr	r3, [pc, #100]	; (8004158 <HAL_RCC_OscConfig+0x338>)
 80040f4:	68db      	ldr	r3, [r3, #12]
 80040f6:	091b      	lsrs	r3, r3, #4
 80040f8:	210f      	movs	r1, #15
 80040fa:	400b      	ands	r3, r1
 80040fc:	491a      	ldr	r1, [pc, #104]	; (8004168 <HAL_RCC_OscConfig+0x348>)
 80040fe:	5ccb      	ldrb	r3, [r1, r3]
 8004100:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004102:	4b1a      	ldr	r3, [pc, #104]	; (800416c <HAL_RCC_OscConfig+0x34c>)
 8004104:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8004106:	4b1a      	ldr	r3, [pc, #104]	; (8004170 <HAL_RCC_OscConfig+0x350>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	2513      	movs	r5, #19
 800410c:	197c      	adds	r4, r7, r5
 800410e:	0018      	movs	r0, r3
 8004110:	f7fe fbba 	bl	8002888 <HAL_InitTick>
 8004114:	0003      	movs	r3, r0
 8004116:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8004118:	197b      	adds	r3, r7, r5
 800411a:	781b      	ldrb	r3, [r3, #0]
 800411c:	2b00      	cmp	r3, #0
 800411e:	d060      	beq.n	80041e2 <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 8004120:	197b      	adds	r3, r7, r5
 8004122:	781b      	ldrb	r3, [r3, #0]
 8004124:	e1f2      	b.n	800450c <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	699b      	ldr	r3, [r3, #24]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d03f      	beq.n	80041ae <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800412e:	4b0a      	ldr	r3, [pc, #40]	; (8004158 <HAL_RCC_OscConfig+0x338>)
 8004130:	681a      	ldr	r2, [r3, #0]
 8004132:	4b09      	ldr	r3, [pc, #36]	; (8004158 <HAL_RCC_OscConfig+0x338>)
 8004134:	2180      	movs	r1, #128	; 0x80
 8004136:	0049      	lsls	r1, r1, #1
 8004138:	430a      	orrs	r2, r1
 800413a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800413c:	f7fe fbea 	bl	8002914 <HAL_GetTick>
 8004140:	0003      	movs	r3, r0
 8004142:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004144:	e018      	b.n	8004178 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004146:	f7fe fbe5 	bl	8002914 <HAL_GetTick>
 800414a:	0002      	movs	r2, r0
 800414c:	697b      	ldr	r3, [r7, #20]
 800414e:	1ad3      	subs	r3, r2, r3
 8004150:	2b02      	cmp	r3, #2
 8004152:	d911      	bls.n	8004178 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 8004154:	2303      	movs	r3, #3
 8004156:	e1d9      	b.n	800450c <HAL_RCC_OscConfig+0x6ec>
 8004158:	40021000 	.word	0x40021000
 800415c:	fffeffff 	.word	0xfffeffff
 8004160:	fffbffff 	.word	0xfffbffff
 8004164:	ffffe0ff 	.word	0xffffe0ff
 8004168:	08006578 	.word	0x08006578
 800416c:	20000010 	.word	0x20000010
 8004170:	2000002c 	.word	0x2000002c
 8004174:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004178:	4bc9      	ldr	r3, [pc, #804]	; (80044a0 <HAL_RCC_OscConfig+0x680>)
 800417a:	681a      	ldr	r2, [r3, #0]
 800417c:	2380      	movs	r3, #128	; 0x80
 800417e:	009b      	lsls	r3, r3, #2
 8004180:	4013      	ands	r3, r2
 8004182:	d0e0      	beq.n	8004146 <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004184:	4bc6      	ldr	r3, [pc, #792]	; (80044a0 <HAL_RCC_OscConfig+0x680>)
 8004186:	685b      	ldr	r3, [r3, #4]
 8004188:	4ac6      	ldr	r2, [pc, #792]	; (80044a4 <HAL_RCC_OscConfig+0x684>)
 800418a:	4013      	ands	r3, r2
 800418c:	0019      	movs	r1, r3
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6a1a      	ldr	r2, [r3, #32]
 8004192:	4bc3      	ldr	r3, [pc, #780]	; (80044a0 <HAL_RCC_OscConfig+0x680>)
 8004194:	430a      	orrs	r2, r1
 8004196:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004198:	4bc1      	ldr	r3, [pc, #772]	; (80044a0 <HAL_RCC_OscConfig+0x680>)
 800419a:	685b      	ldr	r3, [r3, #4]
 800419c:	021b      	lsls	r3, r3, #8
 800419e:	0a19      	lsrs	r1, r3, #8
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	69db      	ldr	r3, [r3, #28]
 80041a4:	061a      	lsls	r2, r3, #24
 80041a6:	4bbe      	ldr	r3, [pc, #760]	; (80044a0 <HAL_RCC_OscConfig+0x680>)
 80041a8:	430a      	orrs	r2, r1
 80041aa:	605a      	str	r2, [r3, #4]
 80041ac:	e019      	b.n	80041e2 <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80041ae:	4bbc      	ldr	r3, [pc, #752]	; (80044a0 <HAL_RCC_OscConfig+0x680>)
 80041b0:	681a      	ldr	r2, [r3, #0]
 80041b2:	4bbb      	ldr	r3, [pc, #748]	; (80044a0 <HAL_RCC_OscConfig+0x680>)
 80041b4:	49bc      	ldr	r1, [pc, #752]	; (80044a8 <HAL_RCC_OscConfig+0x688>)
 80041b6:	400a      	ands	r2, r1
 80041b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041ba:	f7fe fbab 	bl	8002914 <HAL_GetTick>
 80041be:	0003      	movs	r3, r0
 80041c0:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80041c2:	e008      	b.n	80041d6 <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80041c4:	f7fe fba6 	bl	8002914 <HAL_GetTick>
 80041c8:	0002      	movs	r2, r0
 80041ca:	697b      	ldr	r3, [r7, #20]
 80041cc:	1ad3      	subs	r3, r2, r3
 80041ce:	2b02      	cmp	r3, #2
 80041d0:	d901      	bls.n	80041d6 <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 80041d2:	2303      	movs	r3, #3
 80041d4:	e19a      	b.n	800450c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80041d6:	4bb2      	ldr	r3, [pc, #712]	; (80044a0 <HAL_RCC_OscConfig+0x680>)
 80041d8:	681a      	ldr	r2, [r3, #0]
 80041da:	2380      	movs	r3, #128	; 0x80
 80041dc:	009b      	lsls	r3, r3, #2
 80041de:	4013      	ands	r3, r2
 80041e0:	d1f0      	bne.n	80041c4 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	2208      	movs	r2, #8
 80041e8:	4013      	ands	r3, r2
 80041ea:	d036      	beq.n	800425a <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	695b      	ldr	r3, [r3, #20]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d019      	beq.n	8004228 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80041f4:	4baa      	ldr	r3, [pc, #680]	; (80044a0 <HAL_RCC_OscConfig+0x680>)
 80041f6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80041f8:	4ba9      	ldr	r3, [pc, #676]	; (80044a0 <HAL_RCC_OscConfig+0x680>)
 80041fa:	2101      	movs	r1, #1
 80041fc:	430a      	orrs	r2, r1
 80041fe:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004200:	f7fe fb88 	bl	8002914 <HAL_GetTick>
 8004204:	0003      	movs	r3, r0
 8004206:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004208:	e008      	b.n	800421c <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800420a:	f7fe fb83 	bl	8002914 <HAL_GetTick>
 800420e:	0002      	movs	r2, r0
 8004210:	697b      	ldr	r3, [r7, #20]
 8004212:	1ad3      	subs	r3, r2, r3
 8004214:	2b02      	cmp	r3, #2
 8004216:	d901      	bls.n	800421c <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8004218:	2303      	movs	r3, #3
 800421a:	e177      	b.n	800450c <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800421c:	4ba0      	ldr	r3, [pc, #640]	; (80044a0 <HAL_RCC_OscConfig+0x680>)
 800421e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004220:	2202      	movs	r2, #2
 8004222:	4013      	ands	r3, r2
 8004224:	d0f1      	beq.n	800420a <HAL_RCC_OscConfig+0x3ea>
 8004226:	e018      	b.n	800425a <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004228:	4b9d      	ldr	r3, [pc, #628]	; (80044a0 <HAL_RCC_OscConfig+0x680>)
 800422a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800422c:	4b9c      	ldr	r3, [pc, #624]	; (80044a0 <HAL_RCC_OscConfig+0x680>)
 800422e:	2101      	movs	r1, #1
 8004230:	438a      	bics	r2, r1
 8004232:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004234:	f7fe fb6e 	bl	8002914 <HAL_GetTick>
 8004238:	0003      	movs	r3, r0
 800423a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800423c:	e008      	b.n	8004250 <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800423e:	f7fe fb69 	bl	8002914 <HAL_GetTick>
 8004242:	0002      	movs	r2, r0
 8004244:	697b      	ldr	r3, [r7, #20]
 8004246:	1ad3      	subs	r3, r2, r3
 8004248:	2b02      	cmp	r3, #2
 800424a:	d901      	bls.n	8004250 <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 800424c:	2303      	movs	r3, #3
 800424e:	e15d      	b.n	800450c <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004250:	4b93      	ldr	r3, [pc, #588]	; (80044a0 <HAL_RCC_OscConfig+0x680>)
 8004252:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004254:	2202      	movs	r2, #2
 8004256:	4013      	ands	r3, r2
 8004258:	d1f1      	bne.n	800423e <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	2204      	movs	r2, #4
 8004260:	4013      	ands	r3, r2
 8004262:	d100      	bne.n	8004266 <HAL_RCC_OscConfig+0x446>
 8004264:	e0ae      	b.n	80043c4 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004266:	2023      	movs	r0, #35	; 0x23
 8004268:	183b      	adds	r3, r7, r0
 800426a:	2200      	movs	r2, #0
 800426c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800426e:	4b8c      	ldr	r3, [pc, #560]	; (80044a0 <HAL_RCC_OscConfig+0x680>)
 8004270:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004272:	2380      	movs	r3, #128	; 0x80
 8004274:	055b      	lsls	r3, r3, #21
 8004276:	4013      	ands	r3, r2
 8004278:	d109      	bne.n	800428e <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800427a:	4b89      	ldr	r3, [pc, #548]	; (80044a0 <HAL_RCC_OscConfig+0x680>)
 800427c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800427e:	4b88      	ldr	r3, [pc, #544]	; (80044a0 <HAL_RCC_OscConfig+0x680>)
 8004280:	2180      	movs	r1, #128	; 0x80
 8004282:	0549      	lsls	r1, r1, #21
 8004284:	430a      	orrs	r2, r1
 8004286:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8004288:	183b      	adds	r3, r7, r0
 800428a:	2201      	movs	r2, #1
 800428c:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800428e:	4b87      	ldr	r3, [pc, #540]	; (80044ac <HAL_RCC_OscConfig+0x68c>)
 8004290:	681a      	ldr	r2, [r3, #0]
 8004292:	2380      	movs	r3, #128	; 0x80
 8004294:	005b      	lsls	r3, r3, #1
 8004296:	4013      	ands	r3, r2
 8004298:	d11a      	bne.n	80042d0 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800429a:	4b84      	ldr	r3, [pc, #528]	; (80044ac <HAL_RCC_OscConfig+0x68c>)
 800429c:	681a      	ldr	r2, [r3, #0]
 800429e:	4b83      	ldr	r3, [pc, #524]	; (80044ac <HAL_RCC_OscConfig+0x68c>)
 80042a0:	2180      	movs	r1, #128	; 0x80
 80042a2:	0049      	lsls	r1, r1, #1
 80042a4:	430a      	orrs	r2, r1
 80042a6:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042a8:	f7fe fb34 	bl	8002914 <HAL_GetTick>
 80042ac:	0003      	movs	r3, r0
 80042ae:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042b0:	e008      	b.n	80042c4 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042b2:	f7fe fb2f 	bl	8002914 <HAL_GetTick>
 80042b6:	0002      	movs	r2, r0
 80042b8:	697b      	ldr	r3, [r7, #20]
 80042ba:	1ad3      	subs	r3, r2, r3
 80042bc:	2b64      	cmp	r3, #100	; 0x64
 80042be:	d901      	bls.n	80042c4 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 80042c0:	2303      	movs	r3, #3
 80042c2:	e123      	b.n	800450c <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042c4:	4b79      	ldr	r3, [pc, #484]	; (80044ac <HAL_RCC_OscConfig+0x68c>)
 80042c6:	681a      	ldr	r2, [r3, #0]
 80042c8:	2380      	movs	r3, #128	; 0x80
 80042ca:	005b      	lsls	r3, r3, #1
 80042cc:	4013      	ands	r3, r2
 80042ce:	d0f0      	beq.n	80042b2 <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	689a      	ldr	r2, [r3, #8]
 80042d4:	2380      	movs	r3, #128	; 0x80
 80042d6:	005b      	lsls	r3, r3, #1
 80042d8:	429a      	cmp	r2, r3
 80042da:	d107      	bne.n	80042ec <HAL_RCC_OscConfig+0x4cc>
 80042dc:	4b70      	ldr	r3, [pc, #448]	; (80044a0 <HAL_RCC_OscConfig+0x680>)
 80042de:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80042e0:	4b6f      	ldr	r3, [pc, #444]	; (80044a0 <HAL_RCC_OscConfig+0x680>)
 80042e2:	2180      	movs	r1, #128	; 0x80
 80042e4:	0049      	lsls	r1, r1, #1
 80042e6:	430a      	orrs	r2, r1
 80042e8:	651a      	str	r2, [r3, #80]	; 0x50
 80042ea:	e031      	b.n	8004350 <HAL_RCC_OscConfig+0x530>
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	689b      	ldr	r3, [r3, #8]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d10c      	bne.n	800430e <HAL_RCC_OscConfig+0x4ee>
 80042f4:	4b6a      	ldr	r3, [pc, #424]	; (80044a0 <HAL_RCC_OscConfig+0x680>)
 80042f6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80042f8:	4b69      	ldr	r3, [pc, #420]	; (80044a0 <HAL_RCC_OscConfig+0x680>)
 80042fa:	496b      	ldr	r1, [pc, #428]	; (80044a8 <HAL_RCC_OscConfig+0x688>)
 80042fc:	400a      	ands	r2, r1
 80042fe:	651a      	str	r2, [r3, #80]	; 0x50
 8004300:	4b67      	ldr	r3, [pc, #412]	; (80044a0 <HAL_RCC_OscConfig+0x680>)
 8004302:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004304:	4b66      	ldr	r3, [pc, #408]	; (80044a0 <HAL_RCC_OscConfig+0x680>)
 8004306:	496a      	ldr	r1, [pc, #424]	; (80044b0 <HAL_RCC_OscConfig+0x690>)
 8004308:	400a      	ands	r2, r1
 800430a:	651a      	str	r2, [r3, #80]	; 0x50
 800430c:	e020      	b.n	8004350 <HAL_RCC_OscConfig+0x530>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	689a      	ldr	r2, [r3, #8]
 8004312:	23a0      	movs	r3, #160	; 0xa0
 8004314:	00db      	lsls	r3, r3, #3
 8004316:	429a      	cmp	r2, r3
 8004318:	d10e      	bne.n	8004338 <HAL_RCC_OscConfig+0x518>
 800431a:	4b61      	ldr	r3, [pc, #388]	; (80044a0 <HAL_RCC_OscConfig+0x680>)
 800431c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800431e:	4b60      	ldr	r3, [pc, #384]	; (80044a0 <HAL_RCC_OscConfig+0x680>)
 8004320:	2180      	movs	r1, #128	; 0x80
 8004322:	00c9      	lsls	r1, r1, #3
 8004324:	430a      	orrs	r2, r1
 8004326:	651a      	str	r2, [r3, #80]	; 0x50
 8004328:	4b5d      	ldr	r3, [pc, #372]	; (80044a0 <HAL_RCC_OscConfig+0x680>)
 800432a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800432c:	4b5c      	ldr	r3, [pc, #368]	; (80044a0 <HAL_RCC_OscConfig+0x680>)
 800432e:	2180      	movs	r1, #128	; 0x80
 8004330:	0049      	lsls	r1, r1, #1
 8004332:	430a      	orrs	r2, r1
 8004334:	651a      	str	r2, [r3, #80]	; 0x50
 8004336:	e00b      	b.n	8004350 <HAL_RCC_OscConfig+0x530>
 8004338:	4b59      	ldr	r3, [pc, #356]	; (80044a0 <HAL_RCC_OscConfig+0x680>)
 800433a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800433c:	4b58      	ldr	r3, [pc, #352]	; (80044a0 <HAL_RCC_OscConfig+0x680>)
 800433e:	495a      	ldr	r1, [pc, #360]	; (80044a8 <HAL_RCC_OscConfig+0x688>)
 8004340:	400a      	ands	r2, r1
 8004342:	651a      	str	r2, [r3, #80]	; 0x50
 8004344:	4b56      	ldr	r3, [pc, #344]	; (80044a0 <HAL_RCC_OscConfig+0x680>)
 8004346:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004348:	4b55      	ldr	r3, [pc, #340]	; (80044a0 <HAL_RCC_OscConfig+0x680>)
 800434a:	4959      	ldr	r1, [pc, #356]	; (80044b0 <HAL_RCC_OscConfig+0x690>)
 800434c:	400a      	ands	r2, r1
 800434e:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	689b      	ldr	r3, [r3, #8]
 8004354:	2b00      	cmp	r3, #0
 8004356:	d015      	beq.n	8004384 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004358:	f7fe fadc 	bl	8002914 <HAL_GetTick>
 800435c:	0003      	movs	r3, r0
 800435e:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004360:	e009      	b.n	8004376 <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004362:	f7fe fad7 	bl	8002914 <HAL_GetTick>
 8004366:	0002      	movs	r2, r0
 8004368:	697b      	ldr	r3, [r7, #20]
 800436a:	1ad3      	subs	r3, r2, r3
 800436c:	4a51      	ldr	r2, [pc, #324]	; (80044b4 <HAL_RCC_OscConfig+0x694>)
 800436e:	4293      	cmp	r3, r2
 8004370:	d901      	bls.n	8004376 <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 8004372:	2303      	movs	r3, #3
 8004374:	e0ca      	b.n	800450c <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004376:	4b4a      	ldr	r3, [pc, #296]	; (80044a0 <HAL_RCC_OscConfig+0x680>)
 8004378:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800437a:	2380      	movs	r3, #128	; 0x80
 800437c:	009b      	lsls	r3, r3, #2
 800437e:	4013      	ands	r3, r2
 8004380:	d0ef      	beq.n	8004362 <HAL_RCC_OscConfig+0x542>
 8004382:	e014      	b.n	80043ae <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004384:	f7fe fac6 	bl	8002914 <HAL_GetTick>
 8004388:	0003      	movs	r3, r0
 800438a:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800438c:	e009      	b.n	80043a2 <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800438e:	f7fe fac1 	bl	8002914 <HAL_GetTick>
 8004392:	0002      	movs	r2, r0
 8004394:	697b      	ldr	r3, [r7, #20]
 8004396:	1ad3      	subs	r3, r2, r3
 8004398:	4a46      	ldr	r2, [pc, #280]	; (80044b4 <HAL_RCC_OscConfig+0x694>)
 800439a:	4293      	cmp	r3, r2
 800439c:	d901      	bls.n	80043a2 <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 800439e:	2303      	movs	r3, #3
 80043a0:	e0b4      	b.n	800450c <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80043a2:	4b3f      	ldr	r3, [pc, #252]	; (80044a0 <HAL_RCC_OscConfig+0x680>)
 80043a4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80043a6:	2380      	movs	r3, #128	; 0x80
 80043a8:	009b      	lsls	r3, r3, #2
 80043aa:	4013      	ands	r3, r2
 80043ac:	d1ef      	bne.n	800438e <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80043ae:	2323      	movs	r3, #35	; 0x23
 80043b0:	18fb      	adds	r3, r7, r3
 80043b2:	781b      	ldrb	r3, [r3, #0]
 80043b4:	2b01      	cmp	r3, #1
 80043b6:	d105      	bne.n	80043c4 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043b8:	4b39      	ldr	r3, [pc, #228]	; (80044a0 <HAL_RCC_OscConfig+0x680>)
 80043ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80043bc:	4b38      	ldr	r3, [pc, #224]	; (80044a0 <HAL_RCC_OscConfig+0x680>)
 80043be:	493e      	ldr	r1, [pc, #248]	; (80044b8 <HAL_RCC_OscConfig+0x698>)
 80043c0:	400a      	ands	r2, r1
 80043c2:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d100      	bne.n	80043ce <HAL_RCC_OscConfig+0x5ae>
 80043cc:	e09d      	b.n	800450a <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80043ce:	69fb      	ldr	r3, [r7, #28]
 80043d0:	2b0c      	cmp	r3, #12
 80043d2:	d100      	bne.n	80043d6 <HAL_RCC_OscConfig+0x5b6>
 80043d4:	e076      	b.n	80044c4 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043da:	2b02      	cmp	r3, #2
 80043dc:	d145      	bne.n	800446a <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043de:	4b30      	ldr	r3, [pc, #192]	; (80044a0 <HAL_RCC_OscConfig+0x680>)
 80043e0:	681a      	ldr	r2, [r3, #0]
 80043e2:	4b2f      	ldr	r3, [pc, #188]	; (80044a0 <HAL_RCC_OscConfig+0x680>)
 80043e4:	4935      	ldr	r1, [pc, #212]	; (80044bc <HAL_RCC_OscConfig+0x69c>)
 80043e6:	400a      	ands	r2, r1
 80043e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043ea:	f7fe fa93 	bl	8002914 <HAL_GetTick>
 80043ee:	0003      	movs	r3, r0
 80043f0:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80043f2:	e008      	b.n	8004406 <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043f4:	f7fe fa8e 	bl	8002914 <HAL_GetTick>
 80043f8:	0002      	movs	r2, r0
 80043fa:	697b      	ldr	r3, [r7, #20]
 80043fc:	1ad3      	subs	r3, r2, r3
 80043fe:	2b02      	cmp	r3, #2
 8004400:	d901      	bls.n	8004406 <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 8004402:	2303      	movs	r3, #3
 8004404:	e082      	b.n	800450c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004406:	4b26      	ldr	r3, [pc, #152]	; (80044a0 <HAL_RCC_OscConfig+0x680>)
 8004408:	681a      	ldr	r2, [r3, #0]
 800440a:	2380      	movs	r3, #128	; 0x80
 800440c:	049b      	lsls	r3, r3, #18
 800440e:	4013      	ands	r3, r2
 8004410:	d1f0      	bne.n	80043f4 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004412:	4b23      	ldr	r3, [pc, #140]	; (80044a0 <HAL_RCC_OscConfig+0x680>)
 8004414:	68db      	ldr	r3, [r3, #12]
 8004416:	4a2a      	ldr	r2, [pc, #168]	; (80044c0 <HAL_RCC_OscConfig+0x6a0>)
 8004418:	4013      	ands	r3, r2
 800441a:	0019      	movs	r1, r3
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004424:	431a      	orrs	r2, r3
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800442a:	431a      	orrs	r2, r3
 800442c:	4b1c      	ldr	r3, [pc, #112]	; (80044a0 <HAL_RCC_OscConfig+0x680>)
 800442e:	430a      	orrs	r2, r1
 8004430:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004432:	4b1b      	ldr	r3, [pc, #108]	; (80044a0 <HAL_RCC_OscConfig+0x680>)
 8004434:	681a      	ldr	r2, [r3, #0]
 8004436:	4b1a      	ldr	r3, [pc, #104]	; (80044a0 <HAL_RCC_OscConfig+0x680>)
 8004438:	2180      	movs	r1, #128	; 0x80
 800443a:	0449      	lsls	r1, r1, #17
 800443c:	430a      	orrs	r2, r1
 800443e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004440:	f7fe fa68 	bl	8002914 <HAL_GetTick>
 8004444:	0003      	movs	r3, r0
 8004446:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8004448:	e008      	b.n	800445c <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800444a:	f7fe fa63 	bl	8002914 <HAL_GetTick>
 800444e:	0002      	movs	r2, r0
 8004450:	697b      	ldr	r3, [r7, #20]
 8004452:	1ad3      	subs	r3, r2, r3
 8004454:	2b02      	cmp	r3, #2
 8004456:	d901      	bls.n	800445c <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8004458:	2303      	movs	r3, #3
 800445a:	e057      	b.n	800450c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800445c:	4b10      	ldr	r3, [pc, #64]	; (80044a0 <HAL_RCC_OscConfig+0x680>)
 800445e:	681a      	ldr	r2, [r3, #0]
 8004460:	2380      	movs	r3, #128	; 0x80
 8004462:	049b      	lsls	r3, r3, #18
 8004464:	4013      	ands	r3, r2
 8004466:	d0f0      	beq.n	800444a <HAL_RCC_OscConfig+0x62a>
 8004468:	e04f      	b.n	800450a <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800446a:	4b0d      	ldr	r3, [pc, #52]	; (80044a0 <HAL_RCC_OscConfig+0x680>)
 800446c:	681a      	ldr	r2, [r3, #0]
 800446e:	4b0c      	ldr	r3, [pc, #48]	; (80044a0 <HAL_RCC_OscConfig+0x680>)
 8004470:	4912      	ldr	r1, [pc, #72]	; (80044bc <HAL_RCC_OscConfig+0x69c>)
 8004472:	400a      	ands	r2, r1
 8004474:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004476:	f7fe fa4d 	bl	8002914 <HAL_GetTick>
 800447a:	0003      	movs	r3, r0
 800447c:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800447e:	e008      	b.n	8004492 <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004480:	f7fe fa48 	bl	8002914 <HAL_GetTick>
 8004484:	0002      	movs	r2, r0
 8004486:	697b      	ldr	r3, [r7, #20]
 8004488:	1ad3      	subs	r3, r2, r3
 800448a:	2b02      	cmp	r3, #2
 800448c:	d901      	bls.n	8004492 <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 800448e:	2303      	movs	r3, #3
 8004490:	e03c      	b.n	800450c <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004492:	4b03      	ldr	r3, [pc, #12]	; (80044a0 <HAL_RCC_OscConfig+0x680>)
 8004494:	681a      	ldr	r2, [r3, #0]
 8004496:	2380      	movs	r3, #128	; 0x80
 8004498:	049b      	lsls	r3, r3, #18
 800449a:	4013      	ands	r3, r2
 800449c:	d1f0      	bne.n	8004480 <HAL_RCC_OscConfig+0x660>
 800449e:	e034      	b.n	800450a <HAL_RCC_OscConfig+0x6ea>
 80044a0:	40021000 	.word	0x40021000
 80044a4:	ffff1fff 	.word	0xffff1fff
 80044a8:	fffffeff 	.word	0xfffffeff
 80044ac:	40007000 	.word	0x40007000
 80044b0:	fffffbff 	.word	0xfffffbff
 80044b4:	00001388 	.word	0x00001388
 80044b8:	efffffff 	.word	0xefffffff
 80044bc:	feffffff 	.word	0xfeffffff
 80044c0:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044c8:	2b01      	cmp	r3, #1
 80044ca:	d101      	bne.n	80044d0 <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 80044cc:	2301      	movs	r3, #1
 80044ce:	e01d      	b.n	800450c <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80044d0:	4b10      	ldr	r3, [pc, #64]	; (8004514 <HAL_RCC_OscConfig+0x6f4>)
 80044d2:	68db      	ldr	r3, [r3, #12]
 80044d4:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044d6:	69ba      	ldr	r2, [r7, #24]
 80044d8:	2380      	movs	r3, #128	; 0x80
 80044da:	025b      	lsls	r3, r3, #9
 80044dc:	401a      	ands	r2, r3
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044e2:	429a      	cmp	r2, r3
 80044e4:	d10f      	bne.n	8004506 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80044e6:	69ba      	ldr	r2, [r7, #24]
 80044e8:	23f0      	movs	r3, #240	; 0xf0
 80044ea:	039b      	lsls	r3, r3, #14
 80044ec:	401a      	ands	r2, r3
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044f2:	429a      	cmp	r2, r3
 80044f4:	d107      	bne.n	8004506 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80044f6:	69ba      	ldr	r2, [r7, #24]
 80044f8:	23c0      	movs	r3, #192	; 0xc0
 80044fa:	041b      	lsls	r3, r3, #16
 80044fc:	401a      	ands	r2, r3
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004502:	429a      	cmp	r2, r3
 8004504:	d001      	beq.n	800450a <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 8004506:	2301      	movs	r3, #1
 8004508:	e000      	b.n	800450c <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 800450a:	2300      	movs	r3, #0
}
 800450c:	0018      	movs	r0, r3
 800450e:	46bd      	mov	sp, r7
 8004510:	b00a      	add	sp, #40	; 0x28
 8004512:	bdb0      	pop	{r4, r5, r7, pc}
 8004514:	40021000 	.word	0x40021000

08004518 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004518:	b5b0      	push	{r4, r5, r7, lr}
 800451a:	b084      	sub	sp, #16
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
 8004520:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d101      	bne.n	800452c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004528:	2301      	movs	r3, #1
 800452a:	e128      	b.n	800477e <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800452c:	4b96      	ldr	r3, [pc, #600]	; (8004788 <HAL_RCC_ClockConfig+0x270>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	2201      	movs	r2, #1
 8004532:	4013      	ands	r3, r2
 8004534:	683a      	ldr	r2, [r7, #0]
 8004536:	429a      	cmp	r2, r3
 8004538:	d91e      	bls.n	8004578 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800453a:	4b93      	ldr	r3, [pc, #588]	; (8004788 <HAL_RCC_ClockConfig+0x270>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	2201      	movs	r2, #1
 8004540:	4393      	bics	r3, r2
 8004542:	0019      	movs	r1, r3
 8004544:	4b90      	ldr	r3, [pc, #576]	; (8004788 <HAL_RCC_ClockConfig+0x270>)
 8004546:	683a      	ldr	r2, [r7, #0]
 8004548:	430a      	orrs	r2, r1
 800454a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800454c:	f7fe f9e2 	bl	8002914 <HAL_GetTick>
 8004550:	0003      	movs	r3, r0
 8004552:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004554:	e009      	b.n	800456a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004556:	f7fe f9dd 	bl	8002914 <HAL_GetTick>
 800455a:	0002      	movs	r2, r0
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	1ad3      	subs	r3, r2, r3
 8004560:	4a8a      	ldr	r2, [pc, #552]	; (800478c <HAL_RCC_ClockConfig+0x274>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d901      	bls.n	800456a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8004566:	2303      	movs	r3, #3
 8004568:	e109      	b.n	800477e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800456a:	4b87      	ldr	r3, [pc, #540]	; (8004788 <HAL_RCC_ClockConfig+0x270>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	2201      	movs	r2, #1
 8004570:	4013      	ands	r3, r2
 8004572:	683a      	ldr	r2, [r7, #0]
 8004574:	429a      	cmp	r2, r3
 8004576:	d1ee      	bne.n	8004556 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	2202      	movs	r2, #2
 800457e:	4013      	ands	r3, r2
 8004580:	d009      	beq.n	8004596 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004582:	4b83      	ldr	r3, [pc, #524]	; (8004790 <HAL_RCC_ClockConfig+0x278>)
 8004584:	68db      	ldr	r3, [r3, #12]
 8004586:	22f0      	movs	r2, #240	; 0xf0
 8004588:	4393      	bics	r3, r2
 800458a:	0019      	movs	r1, r3
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	689a      	ldr	r2, [r3, #8]
 8004590:	4b7f      	ldr	r3, [pc, #508]	; (8004790 <HAL_RCC_ClockConfig+0x278>)
 8004592:	430a      	orrs	r2, r1
 8004594:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	2201      	movs	r2, #1
 800459c:	4013      	ands	r3, r2
 800459e:	d100      	bne.n	80045a2 <HAL_RCC_ClockConfig+0x8a>
 80045a0:	e089      	b.n	80046b6 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	2b02      	cmp	r3, #2
 80045a8:	d107      	bne.n	80045ba <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80045aa:	4b79      	ldr	r3, [pc, #484]	; (8004790 <HAL_RCC_ClockConfig+0x278>)
 80045ac:	681a      	ldr	r2, [r3, #0]
 80045ae:	2380      	movs	r3, #128	; 0x80
 80045b0:	029b      	lsls	r3, r3, #10
 80045b2:	4013      	ands	r3, r2
 80045b4:	d120      	bne.n	80045f8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80045b6:	2301      	movs	r3, #1
 80045b8:	e0e1      	b.n	800477e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	2b03      	cmp	r3, #3
 80045c0:	d107      	bne.n	80045d2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80045c2:	4b73      	ldr	r3, [pc, #460]	; (8004790 <HAL_RCC_ClockConfig+0x278>)
 80045c4:	681a      	ldr	r2, [r3, #0]
 80045c6:	2380      	movs	r3, #128	; 0x80
 80045c8:	049b      	lsls	r3, r3, #18
 80045ca:	4013      	ands	r3, r2
 80045cc:	d114      	bne.n	80045f8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80045ce:	2301      	movs	r3, #1
 80045d0:	e0d5      	b.n	800477e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	685b      	ldr	r3, [r3, #4]
 80045d6:	2b01      	cmp	r3, #1
 80045d8:	d106      	bne.n	80045e8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80045da:	4b6d      	ldr	r3, [pc, #436]	; (8004790 <HAL_RCC_ClockConfig+0x278>)
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	2204      	movs	r2, #4
 80045e0:	4013      	ands	r3, r2
 80045e2:	d109      	bne.n	80045f8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80045e4:	2301      	movs	r3, #1
 80045e6:	e0ca      	b.n	800477e <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80045e8:	4b69      	ldr	r3, [pc, #420]	; (8004790 <HAL_RCC_ClockConfig+0x278>)
 80045ea:	681a      	ldr	r2, [r3, #0]
 80045ec:	2380      	movs	r3, #128	; 0x80
 80045ee:	009b      	lsls	r3, r3, #2
 80045f0:	4013      	ands	r3, r2
 80045f2:	d101      	bne.n	80045f8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80045f4:	2301      	movs	r3, #1
 80045f6:	e0c2      	b.n	800477e <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80045f8:	4b65      	ldr	r3, [pc, #404]	; (8004790 <HAL_RCC_ClockConfig+0x278>)
 80045fa:	68db      	ldr	r3, [r3, #12]
 80045fc:	2203      	movs	r2, #3
 80045fe:	4393      	bics	r3, r2
 8004600:	0019      	movs	r1, r3
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	685a      	ldr	r2, [r3, #4]
 8004606:	4b62      	ldr	r3, [pc, #392]	; (8004790 <HAL_RCC_ClockConfig+0x278>)
 8004608:	430a      	orrs	r2, r1
 800460a:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800460c:	f7fe f982 	bl	8002914 <HAL_GetTick>
 8004610:	0003      	movs	r3, r0
 8004612:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	685b      	ldr	r3, [r3, #4]
 8004618:	2b02      	cmp	r3, #2
 800461a:	d111      	bne.n	8004640 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800461c:	e009      	b.n	8004632 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800461e:	f7fe f979 	bl	8002914 <HAL_GetTick>
 8004622:	0002      	movs	r2, r0
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	1ad3      	subs	r3, r2, r3
 8004628:	4a58      	ldr	r2, [pc, #352]	; (800478c <HAL_RCC_ClockConfig+0x274>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d901      	bls.n	8004632 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 800462e:	2303      	movs	r3, #3
 8004630:	e0a5      	b.n	800477e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004632:	4b57      	ldr	r3, [pc, #348]	; (8004790 <HAL_RCC_ClockConfig+0x278>)
 8004634:	68db      	ldr	r3, [r3, #12]
 8004636:	220c      	movs	r2, #12
 8004638:	4013      	ands	r3, r2
 800463a:	2b08      	cmp	r3, #8
 800463c:	d1ef      	bne.n	800461e <HAL_RCC_ClockConfig+0x106>
 800463e:	e03a      	b.n	80046b6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	2b03      	cmp	r3, #3
 8004646:	d111      	bne.n	800466c <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004648:	e009      	b.n	800465e <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800464a:	f7fe f963 	bl	8002914 <HAL_GetTick>
 800464e:	0002      	movs	r2, r0
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	1ad3      	subs	r3, r2, r3
 8004654:	4a4d      	ldr	r2, [pc, #308]	; (800478c <HAL_RCC_ClockConfig+0x274>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d901      	bls.n	800465e <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 800465a:	2303      	movs	r3, #3
 800465c:	e08f      	b.n	800477e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800465e:	4b4c      	ldr	r3, [pc, #304]	; (8004790 <HAL_RCC_ClockConfig+0x278>)
 8004660:	68db      	ldr	r3, [r3, #12]
 8004662:	220c      	movs	r2, #12
 8004664:	4013      	ands	r3, r2
 8004666:	2b0c      	cmp	r3, #12
 8004668:	d1ef      	bne.n	800464a <HAL_RCC_ClockConfig+0x132>
 800466a:	e024      	b.n	80046b6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	685b      	ldr	r3, [r3, #4]
 8004670:	2b01      	cmp	r3, #1
 8004672:	d11b      	bne.n	80046ac <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004674:	e009      	b.n	800468a <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004676:	f7fe f94d 	bl	8002914 <HAL_GetTick>
 800467a:	0002      	movs	r2, r0
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	1ad3      	subs	r3, r2, r3
 8004680:	4a42      	ldr	r2, [pc, #264]	; (800478c <HAL_RCC_ClockConfig+0x274>)
 8004682:	4293      	cmp	r3, r2
 8004684:	d901      	bls.n	800468a <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8004686:	2303      	movs	r3, #3
 8004688:	e079      	b.n	800477e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800468a:	4b41      	ldr	r3, [pc, #260]	; (8004790 <HAL_RCC_ClockConfig+0x278>)
 800468c:	68db      	ldr	r3, [r3, #12]
 800468e:	220c      	movs	r2, #12
 8004690:	4013      	ands	r3, r2
 8004692:	2b04      	cmp	r3, #4
 8004694:	d1ef      	bne.n	8004676 <HAL_RCC_ClockConfig+0x15e>
 8004696:	e00e      	b.n	80046b6 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004698:	f7fe f93c 	bl	8002914 <HAL_GetTick>
 800469c:	0002      	movs	r2, r0
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	1ad3      	subs	r3, r2, r3
 80046a2:	4a3a      	ldr	r2, [pc, #232]	; (800478c <HAL_RCC_ClockConfig+0x274>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d901      	bls.n	80046ac <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80046a8:	2303      	movs	r3, #3
 80046aa:	e068      	b.n	800477e <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80046ac:	4b38      	ldr	r3, [pc, #224]	; (8004790 <HAL_RCC_ClockConfig+0x278>)
 80046ae:	68db      	ldr	r3, [r3, #12]
 80046b0:	220c      	movs	r2, #12
 80046b2:	4013      	ands	r3, r2
 80046b4:	d1f0      	bne.n	8004698 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80046b6:	4b34      	ldr	r3, [pc, #208]	; (8004788 <HAL_RCC_ClockConfig+0x270>)
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	2201      	movs	r2, #1
 80046bc:	4013      	ands	r3, r2
 80046be:	683a      	ldr	r2, [r7, #0]
 80046c0:	429a      	cmp	r2, r3
 80046c2:	d21e      	bcs.n	8004702 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046c4:	4b30      	ldr	r3, [pc, #192]	; (8004788 <HAL_RCC_ClockConfig+0x270>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	2201      	movs	r2, #1
 80046ca:	4393      	bics	r3, r2
 80046cc:	0019      	movs	r1, r3
 80046ce:	4b2e      	ldr	r3, [pc, #184]	; (8004788 <HAL_RCC_ClockConfig+0x270>)
 80046d0:	683a      	ldr	r2, [r7, #0]
 80046d2:	430a      	orrs	r2, r1
 80046d4:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80046d6:	f7fe f91d 	bl	8002914 <HAL_GetTick>
 80046da:	0003      	movs	r3, r0
 80046dc:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046de:	e009      	b.n	80046f4 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046e0:	f7fe f918 	bl	8002914 <HAL_GetTick>
 80046e4:	0002      	movs	r2, r0
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	1ad3      	subs	r3, r2, r3
 80046ea:	4a28      	ldr	r2, [pc, #160]	; (800478c <HAL_RCC_ClockConfig+0x274>)
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d901      	bls.n	80046f4 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80046f0:	2303      	movs	r3, #3
 80046f2:	e044      	b.n	800477e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046f4:	4b24      	ldr	r3, [pc, #144]	; (8004788 <HAL_RCC_ClockConfig+0x270>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	2201      	movs	r2, #1
 80046fa:	4013      	ands	r3, r2
 80046fc:	683a      	ldr	r2, [r7, #0]
 80046fe:	429a      	cmp	r2, r3
 8004700:	d1ee      	bne.n	80046e0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	2204      	movs	r2, #4
 8004708:	4013      	ands	r3, r2
 800470a:	d009      	beq.n	8004720 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800470c:	4b20      	ldr	r3, [pc, #128]	; (8004790 <HAL_RCC_ClockConfig+0x278>)
 800470e:	68db      	ldr	r3, [r3, #12]
 8004710:	4a20      	ldr	r2, [pc, #128]	; (8004794 <HAL_RCC_ClockConfig+0x27c>)
 8004712:	4013      	ands	r3, r2
 8004714:	0019      	movs	r1, r3
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	68da      	ldr	r2, [r3, #12]
 800471a:	4b1d      	ldr	r3, [pc, #116]	; (8004790 <HAL_RCC_ClockConfig+0x278>)
 800471c:	430a      	orrs	r2, r1
 800471e:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	2208      	movs	r2, #8
 8004726:	4013      	ands	r3, r2
 8004728:	d00a      	beq.n	8004740 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800472a:	4b19      	ldr	r3, [pc, #100]	; (8004790 <HAL_RCC_ClockConfig+0x278>)
 800472c:	68db      	ldr	r3, [r3, #12]
 800472e:	4a1a      	ldr	r2, [pc, #104]	; (8004798 <HAL_RCC_ClockConfig+0x280>)
 8004730:	4013      	ands	r3, r2
 8004732:	0019      	movs	r1, r3
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	691b      	ldr	r3, [r3, #16]
 8004738:	00da      	lsls	r2, r3, #3
 800473a:	4b15      	ldr	r3, [pc, #84]	; (8004790 <HAL_RCC_ClockConfig+0x278>)
 800473c:	430a      	orrs	r2, r1
 800473e:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004740:	f000 f832 	bl	80047a8 <HAL_RCC_GetSysClockFreq>
 8004744:	0001      	movs	r1, r0
 8004746:	4b12      	ldr	r3, [pc, #72]	; (8004790 <HAL_RCC_ClockConfig+0x278>)
 8004748:	68db      	ldr	r3, [r3, #12]
 800474a:	091b      	lsrs	r3, r3, #4
 800474c:	220f      	movs	r2, #15
 800474e:	4013      	ands	r3, r2
 8004750:	4a12      	ldr	r2, [pc, #72]	; (800479c <HAL_RCC_ClockConfig+0x284>)
 8004752:	5cd3      	ldrb	r3, [r2, r3]
 8004754:	000a      	movs	r2, r1
 8004756:	40da      	lsrs	r2, r3
 8004758:	4b11      	ldr	r3, [pc, #68]	; (80047a0 <HAL_RCC_ClockConfig+0x288>)
 800475a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800475c:	4b11      	ldr	r3, [pc, #68]	; (80047a4 <HAL_RCC_ClockConfig+0x28c>)
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	250b      	movs	r5, #11
 8004762:	197c      	adds	r4, r7, r5
 8004764:	0018      	movs	r0, r3
 8004766:	f7fe f88f 	bl	8002888 <HAL_InitTick>
 800476a:	0003      	movs	r3, r0
 800476c:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800476e:	197b      	adds	r3, r7, r5
 8004770:	781b      	ldrb	r3, [r3, #0]
 8004772:	2b00      	cmp	r3, #0
 8004774:	d002      	beq.n	800477c <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8004776:	197b      	adds	r3, r7, r5
 8004778:	781b      	ldrb	r3, [r3, #0]
 800477a:	e000      	b.n	800477e <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 800477c:	2300      	movs	r3, #0
}
 800477e:	0018      	movs	r0, r3
 8004780:	46bd      	mov	sp, r7
 8004782:	b004      	add	sp, #16
 8004784:	bdb0      	pop	{r4, r5, r7, pc}
 8004786:	46c0      	nop			; (mov r8, r8)
 8004788:	40022000 	.word	0x40022000
 800478c:	00001388 	.word	0x00001388
 8004790:	40021000 	.word	0x40021000
 8004794:	fffff8ff 	.word	0xfffff8ff
 8004798:	ffffc7ff 	.word	0xffffc7ff
 800479c:	08006578 	.word	0x08006578
 80047a0:	20000010 	.word	0x20000010
 80047a4:	2000002c 	.word	0x2000002c

080047a8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80047a8:	b5b0      	push	{r4, r5, r7, lr}
 80047aa:	b08e      	sub	sp, #56	; 0x38
 80047ac:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80047ae:	4b4c      	ldr	r3, [pc, #304]	; (80048e0 <HAL_RCC_GetSysClockFreq+0x138>)
 80047b0:	68db      	ldr	r3, [r3, #12]
 80047b2:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80047b4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80047b6:	230c      	movs	r3, #12
 80047b8:	4013      	ands	r3, r2
 80047ba:	2b0c      	cmp	r3, #12
 80047bc:	d014      	beq.n	80047e8 <HAL_RCC_GetSysClockFreq+0x40>
 80047be:	d900      	bls.n	80047c2 <HAL_RCC_GetSysClockFreq+0x1a>
 80047c0:	e07b      	b.n	80048ba <HAL_RCC_GetSysClockFreq+0x112>
 80047c2:	2b04      	cmp	r3, #4
 80047c4:	d002      	beq.n	80047cc <HAL_RCC_GetSysClockFreq+0x24>
 80047c6:	2b08      	cmp	r3, #8
 80047c8:	d00b      	beq.n	80047e2 <HAL_RCC_GetSysClockFreq+0x3a>
 80047ca:	e076      	b.n	80048ba <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80047cc:	4b44      	ldr	r3, [pc, #272]	; (80048e0 <HAL_RCC_GetSysClockFreq+0x138>)
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	2210      	movs	r2, #16
 80047d2:	4013      	ands	r3, r2
 80047d4:	d002      	beq.n	80047dc <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80047d6:	4b43      	ldr	r3, [pc, #268]	; (80048e4 <HAL_RCC_GetSysClockFreq+0x13c>)
 80047d8:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80047da:	e07c      	b.n	80048d6 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 80047dc:	4b42      	ldr	r3, [pc, #264]	; (80048e8 <HAL_RCC_GetSysClockFreq+0x140>)
 80047de:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80047e0:	e079      	b.n	80048d6 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80047e2:	4b42      	ldr	r3, [pc, #264]	; (80048ec <HAL_RCC_GetSysClockFreq+0x144>)
 80047e4:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80047e6:	e076      	b.n	80048d6 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80047e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047ea:	0c9a      	lsrs	r2, r3, #18
 80047ec:	230f      	movs	r3, #15
 80047ee:	401a      	ands	r2, r3
 80047f0:	4b3f      	ldr	r3, [pc, #252]	; (80048f0 <HAL_RCC_GetSysClockFreq+0x148>)
 80047f2:	5c9b      	ldrb	r3, [r3, r2]
 80047f4:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80047f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047f8:	0d9a      	lsrs	r2, r3, #22
 80047fa:	2303      	movs	r3, #3
 80047fc:	4013      	ands	r3, r2
 80047fe:	3301      	adds	r3, #1
 8004800:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004802:	4b37      	ldr	r3, [pc, #220]	; (80048e0 <HAL_RCC_GetSysClockFreq+0x138>)
 8004804:	68da      	ldr	r2, [r3, #12]
 8004806:	2380      	movs	r3, #128	; 0x80
 8004808:	025b      	lsls	r3, r3, #9
 800480a:	4013      	ands	r3, r2
 800480c:	d01a      	beq.n	8004844 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800480e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004810:	61bb      	str	r3, [r7, #24]
 8004812:	2300      	movs	r3, #0
 8004814:	61fb      	str	r3, [r7, #28]
 8004816:	4a35      	ldr	r2, [pc, #212]	; (80048ec <HAL_RCC_GetSysClockFreq+0x144>)
 8004818:	2300      	movs	r3, #0
 800481a:	69b8      	ldr	r0, [r7, #24]
 800481c:	69f9      	ldr	r1, [r7, #28]
 800481e:	f7fb fe09 	bl	8000434 <__aeabi_lmul>
 8004822:	0002      	movs	r2, r0
 8004824:	000b      	movs	r3, r1
 8004826:	0010      	movs	r0, r2
 8004828:	0019      	movs	r1, r3
 800482a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800482c:	613b      	str	r3, [r7, #16]
 800482e:	2300      	movs	r3, #0
 8004830:	617b      	str	r3, [r7, #20]
 8004832:	693a      	ldr	r2, [r7, #16]
 8004834:	697b      	ldr	r3, [r7, #20]
 8004836:	f7fb fddd 	bl	80003f4 <__aeabi_uldivmod>
 800483a:	0002      	movs	r2, r0
 800483c:	000b      	movs	r3, r1
 800483e:	0013      	movs	r3, r2
 8004840:	637b      	str	r3, [r7, #52]	; 0x34
 8004842:	e037      	b.n	80048b4 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8004844:	4b26      	ldr	r3, [pc, #152]	; (80048e0 <HAL_RCC_GetSysClockFreq+0x138>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	2210      	movs	r2, #16
 800484a:	4013      	ands	r3, r2
 800484c:	d01a      	beq.n	8004884 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 800484e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004850:	60bb      	str	r3, [r7, #8]
 8004852:	2300      	movs	r3, #0
 8004854:	60fb      	str	r3, [r7, #12]
 8004856:	4a23      	ldr	r2, [pc, #140]	; (80048e4 <HAL_RCC_GetSysClockFreq+0x13c>)
 8004858:	2300      	movs	r3, #0
 800485a:	68b8      	ldr	r0, [r7, #8]
 800485c:	68f9      	ldr	r1, [r7, #12]
 800485e:	f7fb fde9 	bl	8000434 <__aeabi_lmul>
 8004862:	0002      	movs	r2, r0
 8004864:	000b      	movs	r3, r1
 8004866:	0010      	movs	r0, r2
 8004868:	0019      	movs	r1, r3
 800486a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800486c:	603b      	str	r3, [r7, #0]
 800486e:	2300      	movs	r3, #0
 8004870:	607b      	str	r3, [r7, #4]
 8004872:	683a      	ldr	r2, [r7, #0]
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	f7fb fdbd 	bl	80003f4 <__aeabi_uldivmod>
 800487a:	0002      	movs	r2, r0
 800487c:	000b      	movs	r3, r1
 800487e:	0013      	movs	r3, r2
 8004880:	637b      	str	r3, [r7, #52]	; 0x34
 8004882:	e017      	b.n	80048b4 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8004884:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004886:	0018      	movs	r0, r3
 8004888:	2300      	movs	r3, #0
 800488a:	0019      	movs	r1, r3
 800488c:	4a16      	ldr	r2, [pc, #88]	; (80048e8 <HAL_RCC_GetSysClockFreq+0x140>)
 800488e:	2300      	movs	r3, #0
 8004890:	f7fb fdd0 	bl	8000434 <__aeabi_lmul>
 8004894:	0002      	movs	r2, r0
 8004896:	000b      	movs	r3, r1
 8004898:	0010      	movs	r0, r2
 800489a:	0019      	movs	r1, r3
 800489c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800489e:	001c      	movs	r4, r3
 80048a0:	2300      	movs	r3, #0
 80048a2:	001d      	movs	r5, r3
 80048a4:	0022      	movs	r2, r4
 80048a6:	002b      	movs	r3, r5
 80048a8:	f7fb fda4 	bl	80003f4 <__aeabi_uldivmod>
 80048ac:	0002      	movs	r2, r0
 80048ae:	000b      	movs	r3, r1
 80048b0:	0013      	movs	r3, r2
 80048b2:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 80048b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80048b6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80048b8:	e00d      	b.n	80048d6 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80048ba:	4b09      	ldr	r3, [pc, #36]	; (80048e0 <HAL_RCC_GetSysClockFreq+0x138>)
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	0b5b      	lsrs	r3, r3, #13
 80048c0:	2207      	movs	r2, #7
 80048c2:	4013      	ands	r3, r2
 80048c4:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80048c6:	6a3b      	ldr	r3, [r7, #32]
 80048c8:	3301      	adds	r3, #1
 80048ca:	2280      	movs	r2, #128	; 0x80
 80048cc:	0212      	lsls	r2, r2, #8
 80048ce:	409a      	lsls	r2, r3
 80048d0:	0013      	movs	r3, r2
 80048d2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80048d4:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80048d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80048d8:	0018      	movs	r0, r3
 80048da:	46bd      	mov	sp, r7
 80048dc:	b00e      	add	sp, #56	; 0x38
 80048de:	bdb0      	pop	{r4, r5, r7, pc}
 80048e0:	40021000 	.word	0x40021000
 80048e4:	003d0900 	.word	0x003d0900
 80048e8:	00f42400 	.word	0x00f42400
 80048ec:	007a1200 	.word	0x007a1200
 80048f0:	08006588 	.word	0x08006588

080048f4 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	b086      	sub	sp, #24
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 80048fc:	2017      	movs	r0, #23
 80048fe:	183b      	adds	r3, r7, r0
 8004900:	2200      	movs	r2, #0
 8004902:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	2220      	movs	r2, #32
 800490a:	4013      	ands	r3, r2
 800490c:	d100      	bne.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 800490e:	e0c7      	b.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004910:	4b84      	ldr	r3, [pc, #528]	; (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004912:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004914:	2380      	movs	r3, #128	; 0x80
 8004916:	055b      	lsls	r3, r3, #21
 8004918:	4013      	ands	r3, r2
 800491a:	d109      	bne.n	8004930 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800491c:	4b81      	ldr	r3, [pc, #516]	; (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800491e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004920:	4b80      	ldr	r3, [pc, #512]	; (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004922:	2180      	movs	r1, #128	; 0x80
 8004924:	0549      	lsls	r1, r1, #21
 8004926:	430a      	orrs	r2, r1
 8004928:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800492a:	183b      	adds	r3, r7, r0
 800492c:	2201      	movs	r2, #1
 800492e:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004930:	4b7d      	ldr	r3, [pc, #500]	; (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8004932:	681a      	ldr	r2, [r3, #0]
 8004934:	2380      	movs	r3, #128	; 0x80
 8004936:	005b      	lsls	r3, r3, #1
 8004938:	4013      	ands	r3, r2
 800493a:	d11a      	bne.n	8004972 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800493c:	4b7a      	ldr	r3, [pc, #488]	; (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 800493e:	681a      	ldr	r2, [r3, #0]
 8004940:	4b79      	ldr	r3, [pc, #484]	; (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8004942:	2180      	movs	r1, #128	; 0x80
 8004944:	0049      	lsls	r1, r1, #1
 8004946:	430a      	orrs	r2, r1
 8004948:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800494a:	f7fd ffe3 	bl	8002914 <HAL_GetTick>
 800494e:	0003      	movs	r3, r0
 8004950:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004952:	e008      	b.n	8004966 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004954:	f7fd ffde 	bl	8002914 <HAL_GetTick>
 8004958:	0002      	movs	r2, r0
 800495a:	693b      	ldr	r3, [r7, #16]
 800495c:	1ad3      	subs	r3, r2, r3
 800495e:	2b64      	cmp	r3, #100	; 0x64
 8004960:	d901      	bls.n	8004966 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8004962:	2303      	movs	r3, #3
 8004964:	e0d9      	b.n	8004b1a <HAL_RCCEx_PeriphCLKConfig+0x226>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004966:	4b70      	ldr	r3, [pc, #448]	; (8004b28 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8004968:	681a      	ldr	r2, [r3, #0]
 800496a:	2380      	movs	r3, #128	; 0x80
 800496c:	005b      	lsls	r3, r3, #1
 800496e:	4013      	ands	r3, r2
 8004970:	d0f0      	beq.n	8004954 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8004972:	4b6c      	ldr	r3, [pc, #432]	; (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004974:	681a      	ldr	r2, [r3, #0]
 8004976:	23c0      	movs	r3, #192	; 0xc0
 8004978:	039b      	lsls	r3, r3, #14
 800497a:	4013      	ands	r3, r2
 800497c:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	685a      	ldr	r2, [r3, #4]
 8004982:	23c0      	movs	r3, #192	; 0xc0
 8004984:	039b      	lsls	r3, r3, #14
 8004986:	4013      	ands	r3, r2
 8004988:	68fa      	ldr	r2, [r7, #12]
 800498a:	429a      	cmp	r2, r3
 800498c:	d013      	beq.n	80049b6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	685a      	ldr	r2, [r3, #4]
 8004992:	23c0      	movs	r3, #192	; 0xc0
 8004994:	029b      	lsls	r3, r3, #10
 8004996:	401a      	ands	r2, r3
 8004998:	23c0      	movs	r3, #192	; 0xc0
 800499a:	029b      	lsls	r3, r3, #10
 800499c:	429a      	cmp	r2, r3
 800499e:	d10a      	bne.n	80049b6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80049a0:	4b60      	ldr	r3, [pc, #384]	; (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80049a2:	681a      	ldr	r2, [r3, #0]
 80049a4:	2380      	movs	r3, #128	; 0x80
 80049a6:	029b      	lsls	r3, r3, #10
 80049a8:	401a      	ands	r2, r3
 80049aa:	2380      	movs	r3, #128	; 0x80
 80049ac:	029b      	lsls	r3, r3, #10
 80049ae:	429a      	cmp	r2, r3
 80049b0:	d101      	bne.n	80049b6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 80049b2:	2301      	movs	r3, #1
 80049b4:	e0b1      	b.n	8004b1a <HAL_RCCEx_PeriphCLKConfig+0x226>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80049b6:	4b5b      	ldr	r3, [pc, #364]	; (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80049b8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80049ba:	23c0      	movs	r3, #192	; 0xc0
 80049bc:	029b      	lsls	r3, r3, #10
 80049be:	4013      	ands	r3, r2
 80049c0:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d03b      	beq.n	8004a40 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	685a      	ldr	r2, [r3, #4]
 80049cc:	23c0      	movs	r3, #192	; 0xc0
 80049ce:	029b      	lsls	r3, r3, #10
 80049d0:	4013      	ands	r3, r2
 80049d2:	68fa      	ldr	r2, [r7, #12]
 80049d4:	429a      	cmp	r2, r3
 80049d6:	d033      	beq.n	8004a40 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	2220      	movs	r2, #32
 80049de:	4013      	ands	r3, r2
 80049e0:	d02e      	beq.n	8004a40 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80049e2:	4b50      	ldr	r3, [pc, #320]	; (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80049e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80049e6:	4a51      	ldr	r2, [pc, #324]	; (8004b2c <HAL_RCCEx_PeriphCLKConfig+0x238>)
 80049e8:	4013      	ands	r3, r2
 80049ea:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80049ec:	4b4d      	ldr	r3, [pc, #308]	; (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80049ee:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80049f0:	4b4c      	ldr	r3, [pc, #304]	; (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80049f2:	2180      	movs	r1, #128	; 0x80
 80049f4:	0309      	lsls	r1, r1, #12
 80049f6:	430a      	orrs	r2, r1
 80049f8:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80049fa:	4b4a      	ldr	r3, [pc, #296]	; (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80049fc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80049fe:	4b49      	ldr	r3, [pc, #292]	; (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004a00:	494b      	ldr	r1, [pc, #300]	; (8004b30 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004a02:	400a      	ands	r2, r1
 8004a04:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8004a06:	4b47      	ldr	r3, [pc, #284]	; (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004a08:	68fa      	ldr	r2, [r7, #12]
 8004a0a:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8004a0c:	68fa      	ldr	r2, [r7, #12]
 8004a0e:	2380      	movs	r3, #128	; 0x80
 8004a10:	005b      	lsls	r3, r3, #1
 8004a12:	4013      	ands	r3, r2
 8004a14:	d014      	beq.n	8004a40 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a16:	f7fd ff7d 	bl	8002914 <HAL_GetTick>
 8004a1a:	0003      	movs	r3, r0
 8004a1c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004a1e:	e009      	b.n	8004a34 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004a20:	f7fd ff78 	bl	8002914 <HAL_GetTick>
 8004a24:	0002      	movs	r2, r0
 8004a26:	693b      	ldr	r3, [r7, #16]
 8004a28:	1ad3      	subs	r3, r2, r3
 8004a2a:	4a42      	ldr	r2, [pc, #264]	; (8004b34 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004a2c:	4293      	cmp	r3, r2
 8004a2e:	d901      	bls.n	8004a34 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8004a30:	2303      	movs	r3, #3
 8004a32:	e072      	b.n	8004b1a <HAL_RCCEx_PeriphCLKConfig+0x226>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004a34:	4b3b      	ldr	r3, [pc, #236]	; (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004a36:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004a38:	2380      	movs	r3, #128	; 0x80
 8004a3a:	009b      	lsls	r3, r3, #2
 8004a3c:	4013      	ands	r3, r2
 8004a3e:	d0ef      	beq.n	8004a20 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	2220      	movs	r2, #32
 8004a46:	4013      	ands	r3, r2
 8004a48:	d01f      	beq.n	8004a8a <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	685a      	ldr	r2, [r3, #4]
 8004a4e:	23c0      	movs	r3, #192	; 0xc0
 8004a50:	029b      	lsls	r3, r3, #10
 8004a52:	401a      	ands	r2, r3
 8004a54:	23c0      	movs	r3, #192	; 0xc0
 8004a56:	029b      	lsls	r3, r3, #10
 8004a58:	429a      	cmp	r2, r3
 8004a5a:	d10c      	bne.n	8004a76 <HAL_RCCEx_PeriphCLKConfig+0x182>
 8004a5c:	4b31      	ldr	r3, [pc, #196]	; (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	4a35      	ldr	r2, [pc, #212]	; (8004b38 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8004a62:	4013      	ands	r3, r2
 8004a64:	0019      	movs	r1, r3
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	685a      	ldr	r2, [r3, #4]
 8004a6a:	23c0      	movs	r3, #192	; 0xc0
 8004a6c:	039b      	lsls	r3, r3, #14
 8004a6e:	401a      	ands	r2, r3
 8004a70:	4b2c      	ldr	r3, [pc, #176]	; (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004a72:	430a      	orrs	r2, r1
 8004a74:	601a      	str	r2, [r3, #0]
 8004a76:	4b2b      	ldr	r3, [pc, #172]	; (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004a78:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	685a      	ldr	r2, [r3, #4]
 8004a7e:	23c0      	movs	r3, #192	; 0xc0
 8004a80:	029b      	lsls	r3, r3, #10
 8004a82:	401a      	ands	r2, r3
 8004a84:	4b27      	ldr	r3, [pc, #156]	; (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004a86:	430a      	orrs	r2, r1
 8004a88:	651a      	str	r2, [r3, #80]	; 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004a8a:	2317      	movs	r3, #23
 8004a8c:	18fb      	adds	r3, r7, r3
 8004a8e:	781b      	ldrb	r3, [r3, #0]
 8004a90:	2b01      	cmp	r3, #1
 8004a92:	d105      	bne.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a94:	4b23      	ldr	r3, [pc, #140]	; (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004a96:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004a98:	4b22      	ldr	r3, [pc, #136]	; (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004a9a:	4928      	ldr	r1, [pc, #160]	; (8004b3c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004a9c:	400a      	ands	r2, r1
 8004a9e:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	2202      	movs	r2, #2
 8004aa6:	4013      	ands	r3, r2
 8004aa8:	d009      	beq.n	8004abe <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004aaa:	4b1e      	ldr	r3, [pc, #120]	; (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004aac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004aae:	220c      	movs	r2, #12
 8004ab0:	4393      	bics	r3, r2
 8004ab2:	0019      	movs	r1, r3
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	689a      	ldr	r2, [r3, #8]
 8004ab8:	4b1a      	ldr	r3, [pc, #104]	; (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004aba:	430a      	orrs	r2, r1
 8004abc:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	2204      	movs	r2, #4
 8004ac4:	4013      	ands	r3, r2
 8004ac6:	d009      	beq.n	8004adc <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004ac8:	4b16      	ldr	r3, [pc, #88]	; (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004aca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004acc:	4a1c      	ldr	r2, [pc, #112]	; (8004b40 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8004ace:	4013      	ands	r3, r2
 8004ad0:	0019      	movs	r1, r3
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	68da      	ldr	r2, [r3, #12]
 8004ad6:	4b13      	ldr	r3, [pc, #76]	; (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004ad8:	430a      	orrs	r2, r1
 8004ada:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	2208      	movs	r2, #8
 8004ae2:	4013      	ands	r3, r2
 8004ae4:	d009      	beq.n	8004afa <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004ae6:	4b0f      	ldr	r3, [pc, #60]	; (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004ae8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004aea:	4a16      	ldr	r2, [pc, #88]	; (8004b44 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004aec:	4013      	ands	r3, r2
 8004aee:	0019      	movs	r1, r3
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	691a      	ldr	r2, [r3, #16]
 8004af4:	4b0b      	ldr	r3, [pc, #44]	; (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004af6:	430a      	orrs	r2, r1
 8004af8:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	2280      	movs	r2, #128	; 0x80
 8004b00:	4013      	ands	r3, r2
 8004b02:	d009      	beq.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8004b04:	4b07      	ldr	r3, [pc, #28]	; (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004b06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b08:	4a0f      	ldr	r2, [pc, #60]	; (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004b0a:	4013      	ands	r3, r2
 8004b0c:	0019      	movs	r1, r3
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	695a      	ldr	r2, [r3, #20]
 8004b12:	4b04      	ldr	r3, [pc, #16]	; (8004b24 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004b14:	430a      	orrs	r2, r1
 8004b16:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8004b18:	2300      	movs	r3, #0
}
 8004b1a:	0018      	movs	r0, r3
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	b006      	add	sp, #24
 8004b20:	bd80      	pop	{r7, pc}
 8004b22:	46c0      	nop			; (mov r8, r8)
 8004b24:	40021000 	.word	0x40021000
 8004b28:	40007000 	.word	0x40007000
 8004b2c:	fffcffff 	.word	0xfffcffff
 8004b30:	fff7ffff 	.word	0xfff7ffff
 8004b34:	00001388 	.word	0x00001388
 8004b38:	ffcfffff 	.word	0xffcfffff
 8004b3c:	efffffff 	.word	0xefffffff
 8004b40:	fffff3ff 	.word	0xfffff3ff
 8004b44:	ffffcfff 	.word	0xffffcfff
 8004b48:	fff3ffff 	.word	0xfff3ffff

08004b4c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b082      	sub	sp, #8
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d101      	bne.n	8004b5e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	e07b      	b.n	8004c56 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d109      	bne.n	8004b7a <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	685a      	ldr	r2, [r3, #4]
 8004b6a:	2382      	movs	r3, #130	; 0x82
 8004b6c:	005b      	lsls	r3, r3, #1
 8004b6e:	429a      	cmp	r2, r3
 8004b70:	d009      	beq.n	8004b86 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2200      	movs	r2, #0
 8004b76:	61da      	str	r2, [r3, #28]
 8004b78:	e005      	b.n	8004b86 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2200      	movs	r2, #0
 8004b84:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	2200      	movs	r2, #0
 8004b8a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2251      	movs	r2, #81	; 0x51
 8004b90:	5c9b      	ldrb	r3, [r3, r2]
 8004b92:	b2db      	uxtb	r3, r3
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d107      	bne.n	8004ba8 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2250      	movs	r2, #80	; 0x50
 8004b9c:	2100      	movs	r1, #0
 8004b9e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	0018      	movs	r0, r3
 8004ba4:	f7fd f904 	bl	8001db0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2251      	movs	r2, #81	; 0x51
 8004bac:	2102      	movs	r1, #2
 8004bae:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	681a      	ldr	r2, [r3, #0]
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	2140      	movs	r1, #64	; 0x40
 8004bbc:	438a      	bics	r2, r1
 8004bbe:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	685a      	ldr	r2, [r3, #4]
 8004bc4:	2382      	movs	r3, #130	; 0x82
 8004bc6:	005b      	lsls	r3, r3, #1
 8004bc8:	401a      	ands	r2, r3
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6899      	ldr	r1, [r3, #8]
 8004bce:	2384      	movs	r3, #132	; 0x84
 8004bd0:	021b      	lsls	r3, r3, #8
 8004bd2:	400b      	ands	r3, r1
 8004bd4:	431a      	orrs	r2, r3
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	68d9      	ldr	r1, [r3, #12]
 8004bda:	2380      	movs	r3, #128	; 0x80
 8004bdc:	011b      	lsls	r3, r3, #4
 8004bde:	400b      	ands	r3, r1
 8004be0:	431a      	orrs	r2, r3
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	691b      	ldr	r3, [r3, #16]
 8004be6:	2102      	movs	r1, #2
 8004be8:	400b      	ands	r3, r1
 8004bea:	431a      	orrs	r2, r3
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	695b      	ldr	r3, [r3, #20]
 8004bf0:	2101      	movs	r1, #1
 8004bf2:	400b      	ands	r3, r1
 8004bf4:	431a      	orrs	r2, r3
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6999      	ldr	r1, [r3, #24]
 8004bfa:	2380      	movs	r3, #128	; 0x80
 8004bfc:	009b      	lsls	r3, r3, #2
 8004bfe:	400b      	ands	r3, r1
 8004c00:	431a      	orrs	r2, r3
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	69db      	ldr	r3, [r3, #28]
 8004c06:	2138      	movs	r1, #56	; 0x38
 8004c08:	400b      	ands	r3, r1
 8004c0a:	431a      	orrs	r2, r3
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6a1b      	ldr	r3, [r3, #32]
 8004c10:	2180      	movs	r1, #128	; 0x80
 8004c12:	400b      	ands	r3, r1
 8004c14:	431a      	orrs	r2, r3
 8004c16:	0011      	movs	r1, r2
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004c1c:	2380      	movs	r3, #128	; 0x80
 8004c1e:	019b      	lsls	r3, r3, #6
 8004c20:	401a      	ands	r2, r3
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	430a      	orrs	r2, r1
 8004c28:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	699b      	ldr	r3, [r3, #24]
 8004c2e:	0c1b      	lsrs	r3, r3, #16
 8004c30:	2204      	movs	r2, #4
 8004c32:	4013      	ands	r3, r2
 8004c34:	0019      	movs	r1, r3
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c3a:	2210      	movs	r2, #16
 8004c3c:	401a      	ands	r2, r3
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	430a      	orrs	r2, r1
 8004c44:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2200      	movs	r2, #0
 8004c4a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2251      	movs	r2, #81	; 0x51
 8004c50:	2101      	movs	r1, #1
 8004c52:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004c54:	2300      	movs	r3, #0
}
 8004c56:	0018      	movs	r0, r3
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	b002      	add	sp, #8
 8004c5c:	bd80      	pop	{r7, pc}

08004c5e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c5e:	b580      	push	{r7, lr}
 8004c60:	b088      	sub	sp, #32
 8004c62:	af00      	add	r7, sp, #0
 8004c64:	60f8      	str	r0, [r7, #12]
 8004c66:	60b9      	str	r1, [r7, #8]
 8004c68:	603b      	str	r3, [r7, #0]
 8004c6a:	1dbb      	adds	r3, r7, #6
 8004c6c:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004c6e:	231f      	movs	r3, #31
 8004c70:	18fb      	adds	r3, r7, r3
 8004c72:	2200      	movs	r2, #0
 8004c74:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	2250      	movs	r2, #80	; 0x50
 8004c7a:	5c9b      	ldrb	r3, [r3, r2]
 8004c7c:	2b01      	cmp	r3, #1
 8004c7e:	d101      	bne.n	8004c84 <HAL_SPI_Transmit+0x26>
 8004c80:	2302      	movs	r3, #2
 8004c82:	e145      	b.n	8004f10 <HAL_SPI_Transmit+0x2b2>
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	2250      	movs	r2, #80	; 0x50
 8004c88:	2101      	movs	r1, #1
 8004c8a:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004c8c:	f7fd fe42 	bl	8002914 <HAL_GetTick>
 8004c90:	0003      	movs	r3, r0
 8004c92:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004c94:	2316      	movs	r3, #22
 8004c96:	18fb      	adds	r3, r7, r3
 8004c98:	1dba      	adds	r2, r7, #6
 8004c9a:	8812      	ldrh	r2, [r2, #0]
 8004c9c:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	2251      	movs	r2, #81	; 0x51
 8004ca2:	5c9b      	ldrb	r3, [r3, r2]
 8004ca4:	b2db      	uxtb	r3, r3
 8004ca6:	2b01      	cmp	r3, #1
 8004ca8:	d004      	beq.n	8004cb4 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8004caa:	231f      	movs	r3, #31
 8004cac:	18fb      	adds	r3, r7, r3
 8004cae:	2202      	movs	r2, #2
 8004cb0:	701a      	strb	r2, [r3, #0]
    goto error;
 8004cb2:	e126      	b.n	8004f02 <HAL_SPI_Transmit+0x2a4>
  }

  if ((pData == NULL) || (Size == 0U))
 8004cb4:	68bb      	ldr	r3, [r7, #8]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d003      	beq.n	8004cc2 <HAL_SPI_Transmit+0x64>
 8004cba:	1dbb      	adds	r3, r7, #6
 8004cbc:	881b      	ldrh	r3, [r3, #0]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d104      	bne.n	8004ccc <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8004cc2:	231f      	movs	r3, #31
 8004cc4:	18fb      	adds	r3, r7, r3
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	701a      	strb	r2, [r3, #0]
    goto error;
 8004cca:	e11a      	b.n	8004f02 <HAL_SPI_Transmit+0x2a4>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	2251      	movs	r2, #81	; 0x51
 8004cd0:	2103      	movs	r1, #3
 8004cd2:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	68ba      	ldr	r2, [r7, #8]
 8004cde:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	1dba      	adds	r2, r7, #6
 8004ce4:	8812      	ldrh	r2, [r2, #0]
 8004ce6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	1dba      	adds	r2, r7, #6
 8004cec:	8812      	ldrh	r2, [r2, #0]
 8004cee:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	2200      	movs	r2, #0
 8004d00:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	2200      	movs	r2, #0
 8004d06:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	689a      	ldr	r2, [r3, #8]
 8004d12:	2380      	movs	r3, #128	; 0x80
 8004d14:	021b      	lsls	r3, r3, #8
 8004d16:	429a      	cmp	r2, r3
 8004d18:	d110      	bne.n	8004d3c <HAL_SPI_Transmit+0xde>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	681a      	ldr	r2, [r3, #0]
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	2140      	movs	r1, #64	; 0x40
 8004d26:	438a      	bics	r2, r1
 8004d28:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	681a      	ldr	r2, [r3, #0]
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	2180      	movs	r1, #128	; 0x80
 8004d36:	01c9      	lsls	r1, r1, #7
 8004d38:	430a      	orrs	r2, r1
 8004d3a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	2240      	movs	r2, #64	; 0x40
 8004d44:	4013      	ands	r3, r2
 8004d46:	2b40      	cmp	r3, #64	; 0x40
 8004d48:	d007      	beq.n	8004d5a <HAL_SPI_Transmit+0xfc>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	681a      	ldr	r2, [r3, #0]
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	2140      	movs	r1, #64	; 0x40
 8004d56:	430a      	orrs	r2, r1
 8004d58:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	68da      	ldr	r2, [r3, #12]
 8004d5e:	2380      	movs	r3, #128	; 0x80
 8004d60:	011b      	lsls	r3, r3, #4
 8004d62:	429a      	cmp	r2, r3
 8004d64:	d152      	bne.n	8004e0c <HAL_SPI_Transmit+0x1ae>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	685b      	ldr	r3, [r3, #4]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d004      	beq.n	8004d78 <HAL_SPI_Transmit+0x11a>
 8004d6e:	2316      	movs	r3, #22
 8004d70:	18fb      	adds	r3, r7, r3
 8004d72:	881b      	ldrh	r3, [r3, #0]
 8004d74:	2b01      	cmp	r3, #1
 8004d76:	d143      	bne.n	8004e00 <HAL_SPI_Transmit+0x1a2>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d7c:	881a      	ldrh	r2, [r3, #0]
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d88:	1c9a      	adds	r2, r3, #2
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d92:	b29b      	uxth	r3, r3
 8004d94:	3b01      	subs	r3, #1
 8004d96:	b29a      	uxth	r2, r3
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004d9c:	e030      	b.n	8004e00 <HAL_SPI_Transmit+0x1a2>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	689b      	ldr	r3, [r3, #8]
 8004da4:	2202      	movs	r2, #2
 8004da6:	4013      	ands	r3, r2
 8004da8:	2b02      	cmp	r3, #2
 8004daa:	d112      	bne.n	8004dd2 <HAL_SPI_Transmit+0x174>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004db0:	881a      	ldrh	r2, [r3, #0]
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dbc:	1c9a      	adds	r2, r3, #2
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004dc6:	b29b      	uxth	r3, r3
 8004dc8:	3b01      	subs	r3, #1
 8004dca:	b29a      	uxth	r2, r3
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	86da      	strh	r2, [r3, #54]	; 0x36
 8004dd0:	e016      	b.n	8004e00 <HAL_SPI_Transmit+0x1a2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004dd2:	f7fd fd9f 	bl	8002914 <HAL_GetTick>
 8004dd6:	0002      	movs	r2, r0
 8004dd8:	69bb      	ldr	r3, [r7, #24]
 8004dda:	1ad3      	subs	r3, r2, r3
 8004ddc:	683a      	ldr	r2, [r7, #0]
 8004dde:	429a      	cmp	r2, r3
 8004de0:	d802      	bhi.n	8004de8 <HAL_SPI_Transmit+0x18a>
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	3301      	adds	r3, #1
 8004de6:	d102      	bne.n	8004dee <HAL_SPI_Transmit+0x190>
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d108      	bne.n	8004e00 <HAL_SPI_Transmit+0x1a2>
        {
          errorcode = HAL_TIMEOUT;
 8004dee:	231f      	movs	r3, #31
 8004df0:	18fb      	adds	r3, r7, r3
 8004df2:	2203      	movs	r2, #3
 8004df4:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	2251      	movs	r2, #81	; 0x51
 8004dfa:	2101      	movs	r1, #1
 8004dfc:	5499      	strb	r1, [r3, r2]
          goto error;
 8004dfe:	e080      	b.n	8004f02 <HAL_SPI_Transmit+0x2a4>
    while (hspi->TxXferCount > 0U)
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e04:	b29b      	uxth	r3, r3
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d1c9      	bne.n	8004d9e <HAL_SPI_Transmit+0x140>
 8004e0a:	e053      	b.n	8004eb4 <HAL_SPI_Transmit+0x256>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	685b      	ldr	r3, [r3, #4]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d004      	beq.n	8004e1e <HAL_SPI_Transmit+0x1c0>
 8004e14:	2316      	movs	r3, #22
 8004e16:	18fb      	adds	r3, r7, r3
 8004e18:	881b      	ldrh	r3, [r3, #0]
 8004e1a:	2b01      	cmp	r3, #1
 8004e1c:	d145      	bne.n	8004eaa <HAL_SPI_Transmit+0x24c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	330c      	adds	r3, #12
 8004e28:	7812      	ldrb	r2, [r2, #0]
 8004e2a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e30:	1c5a      	adds	r2, r3, #1
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e3a:	b29b      	uxth	r3, r3
 8004e3c:	3b01      	subs	r3, #1
 8004e3e:	b29a      	uxth	r2, r3
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004e44:	e031      	b.n	8004eaa <HAL_SPI_Transmit+0x24c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	689b      	ldr	r3, [r3, #8]
 8004e4c:	2202      	movs	r2, #2
 8004e4e:	4013      	ands	r3, r2
 8004e50:	2b02      	cmp	r3, #2
 8004e52:	d113      	bne.n	8004e7c <HAL_SPI_Transmit+0x21e>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	330c      	adds	r3, #12
 8004e5e:	7812      	ldrb	r2, [r2, #0]
 8004e60:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e66:	1c5a      	adds	r2, r3, #1
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e70:	b29b      	uxth	r3, r3
 8004e72:	3b01      	subs	r3, #1
 8004e74:	b29a      	uxth	r2, r3
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	86da      	strh	r2, [r3, #54]	; 0x36
 8004e7a:	e016      	b.n	8004eaa <HAL_SPI_Transmit+0x24c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004e7c:	f7fd fd4a 	bl	8002914 <HAL_GetTick>
 8004e80:	0002      	movs	r2, r0
 8004e82:	69bb      	ldr	r3, [r7, #24]
 8004e84:	1ad3      	subs	r3, r2, r3
 8004e86:	683a      	ldr	r2, [r7, #0]
 8004e88:	429a      	cmp	r2, r3
 8004e8a:	d802      	bhi.n	8004e92 <HAL_SPI_Transmit+0x234>
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	3301      	adds	r3, #1
 8004e90:	d102      	bne.n	8004e98 <HAL_SPI_Transmit+0x23a>
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d108      	bne.n	8004eaa <HAL_SPI_Transmit+0x24c>
        {
          errorcode = HAL_TIMEOUT;
 8004e98:	231f      	movs	r3, #31
 8004e9a:	18fb      	adds	r3, r7, r3
 8004e9c:	2203      	movs	r2, #3
 8004e9e:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	2251      	movs	r2, #81	; 0x51
 8004ea4:	2101      	movs	r1, #1
 8004ea6:	5499      	strb	r1, [r3, r2]
          goto error;
 8004ea8:	e02b      	b.n	8004f02 <HAL_SPI_Transmit+0x2a4>
    while (hspi->TxXferCount > 0U)
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004eae:	b29b      	uxth	r3, r3
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d1c8      	bne.n	8004e46 <HAL_SPI_Transmit+0x1e8>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004eb4:	69ba      	ldr	r2, [r7, #24]
 8004eb6:	6839      	ldr	r1, [r7, #0]
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	0018      	movs	r0, r3
 8004ebc:	f000 f8ba 	bl	8005034 <SPI_EndRxTxTransaction>
 8004ec0:	1e03      	subs	r3, r0, #0
 8004ec2:	d002      	beq.n	8004eca <HAL_SPI_Transmit+0x26c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	2220      	movs	r2, #32
 8004ec8:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	689b      	ldr	r3, [r3, #8]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d10a      	bne.n	8004ee8 <HAL_SPI_Transmit+0x28a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	613b      	str	r3, [r7, #16]
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	68db      	ldr	r3, [r3, #12]
 8004edc:	613b      	str	r3, [r7, #16]
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	689b      	ldr	r3, [r3, #8]
 8004ee4:	613b      	str	r3, [r7, #16]
 8004ee6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d004      	beq.n	8004efa <HAL_SPI_Transmit+0x29c>
  {
    errorcode = HAL_ERROR;
 8004ef0:	231f      	movs	r3, #31
 8004ef2:	18fb      	adds	r3, r7, r3
 8004ef4:	2201      	movs	r2, #1
 8004ef6:	701a      	strb	r2, [r3, #0]
 8004ef8:	e003      	b.n	8004f02 <HAL_SPI_Transmit+0x2a4>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	2251      	movs	r2, #81	; 0x51
 8004efe:	2101      	movs	r1, #1
 8004f00:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	2250      	movs	r2, #80	; 0x50
 8004f06:	2100      	movs	r1, #0
 8004f08:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8004f0a:	231f      	movs	r3, #31
 8004f0c:	18fb      	adds	r3, r7, r3
 8004f0e:	781b      	ldrb	r3, [r3, #0]
}
 8004f10:	0018      	movs	r0, r3
 8004f12:	46bd      	mov	sp, r7
 8004f14:	b008      	add	sp, #32
 8004f16:	bd80      	pop	{r7, pc}

08004f18 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b088      	sub	sp, #32
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	60f8      	str	r0, [r7, #12]
 8004f20:	60b9      	str	r1, [r7, #8]
 8004f22:	603b      	str	r3, [r7, #0]
 8004f24:	1dfb      	adds	r3, r7, #7
 8004f26:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004f28:	f7fd fcf4 	bl	8002914 <HAL_GetTick>
 8004f2c:	0002      	movs	r2, r0
 8004f2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f30:	1a9b      	subs	r3, r3, r2
 8004f32:	683a      	ldr	r2, [r7, #0]
 8004f34:	18d3      	adds	r3, r2, r3
 8004f36:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004f38:	f7fd fcec 	bl	8002914 <HAL_GetTick>
 8004f3c:	0003      	movs	r3, r0
 8004f3e:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004f40:	4b3a      	ldr	r3, [pc, #232]	; (800502c <SPI_WaitFlagStateUntilTimeout+0x114>)
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	015b      	lsls	r3, r3, #5
 8004f46:	0d1b      	lsrs	r3, r3, #20
 8004f48:	69fa      	ldr	r2, [r7, #28]
 8004f4a:	4353      	muls	r3, r2
 8004f4c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004f4e:	e058      	b.n	8005002 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	3301      	adds	r3, #1
 8004f54:	d055      	beq.n	8005002 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004f56:	f7fd fcdd 	bl	8002914 <HAL_GetTick>
 8004f5a:	0002      	movs	r2, r0
 8004f5c:	69bb      	ldr	r3, [r7, #24]
 8004f5e:	1ad3      	subs	r3, r2, r3
 8004f60:	69fa      	ldr	r2, [r7, #28]
 8004f62:	429a      	cmp	r2, r3
 8004f64:	d902      	bls.n	8004f6c <SPI_WaitFlagStateUntilTimeout+0x54>
 8004f66:	69fb      	ldr	r3, [r7, #28]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d142      	bne.n	8004ff2 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	685a      	ldr	r2, [r3, #4]
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	21e0      	movs	r1, #224	; 0xe0
 8004f78:	438a      	bics	r2, r1
 8004f7a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	685a      	ldr	r2, [r3, #4]
 8004f80:	2382      	movs	r3, #130	; 0x82
 8004f82:	005b      	lsls	r3, r3, #1
 8004f84:	429a      	cmp	r2, r3
 8004f86:	d113      	bne.n	8004fb0 <SPI_WaitFlagStateUntilTimeout+0x98>
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	689a      	ldr	r2, [r3, #8]
 8004f8c:	2380      	movs	r3, #128	; 0x80
 8004f8e:	021b      	lsls	r3, r3, #8
 8004f90:	429a      	cmp	r2, r3
 8004f92:	d005      	beq.n	8004fa0 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	689a      	ldr	r2, [r3, #8]
 8004f98:	2380      	movs	r3, #128	; 0x80
 8004f9a:	00db      	lsls	r3, r3, #3
 8004f9c:	429a      	cmp	r2, r3
 8004f9e:	d107      	bne.n	8004fb0 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	681a      	ldr	r2, [r3, #0]
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	2140      	movs	r1, #64	; 0x40
 8004fac:	438a      	bics	r2, r1
 8004fae:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004fb4:	2380      	movs	r3, #128	; 0x80
 8004fb6:	019b      	lsls	r3, r3, #6
 8004fb8:	429a      	cmp	r2, r3
 8004fba:	d110      	bne.n	8004fde <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	681a      	ldr	r2, [r3, #0]
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	491a      	ldr	r1, [pc, #104]	; (8005030 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8004fc8:	400a      	ands	r2, r1
 8004fca:	601a      	str	r2, [r3, #0]
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	681a      	ldr	r2, [r3, #0]
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	2180      	movs	r1, #128	; 0x80
 8004fd8:	0189      	lsls	r1, r1, #6
 8004fda:	430a      	orrs	r2, r1
 8004fdc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	2251      	movs	r2, #81	; 0x51
 8004fe2:	2101      	movs	r1, #1
 8004fe4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	2250      	movs	r2, #80	; 0x50
 8004fea:	2100      	movs	r1, #0
 8004fec:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004fee:	2303      	movs	r3, #3
 8004ff0:	e017      	b.n	8005022 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004ff2:	697b      	ldr	r3, [r7, #20]
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d101      	bne.n	8004ffc <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004ffc:	697b      	ldr	r3, [r7, #20]
 8004ffe:	3b01      	subs	r3, #1
 8005000:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	689b      	ldr	r3, [r3, #8]
 8005008:	68ba      	ldr	r2, [r7, #8]
 800500a:	4013      	ands	r3, r2
 800500c:	68ba      	ldr	r2, [r7, #8]
 800500e:	1ad3      	subs	r3, r2, r3
 8005010:	425a      	negs	r2, r3
 8005012:	4153      	adcs	r3, r2
 8005014:	b2db      	uxtb	r3, r3
 8005016:	001a      	movs	r2, r3
 8005018:	1dfb      	adds	r3, r7, #7
 800501a:	781b      	ldrb	r3, [r3, #0]
 800501c:	429a      	cmp	r2, r3
 800501e:	d197      	bne.n	8004f50 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005020:	2300      	movs	r3, #0
}
 8005022:	0018      	movs	r0, r3
 8005024:	46bd      	mov	sp, r7
 8005026:	b008      	add	sp, #32
 8005028:	bd80      	pop	{r7, pc}
 800502a:	46c0      	nop			; (mov r8, r8)
 800502c:	20000010 	.word	0x20000010
 8005030:	ffffdfff 	.word	0xffffdfff

08005034 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b088      	sub	sp, #32
 8005038:	af02      	add	r7, sp, #8
 800503a:	60f8      	str	r0, [r7, #12]
 800503c:	60b9      	str	r1, [r7, #8]
 800503e:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005040:	4b1d      	ldr	r3, [pc, #116]	; (80050b8 <SPI_EndRxTxTransaction+0x84>)
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	491d      	ldr	r1, [pc, #116]	; (80050bc <SPI_EndRxTxTransaction+0x88>)
 8005046:	0018      	movs	r0, r3
 8005048:	f7fb f85e 	bl	8000108 <__udivsi3>
 800504c:	0003      	movs	r3, r0
 800504e:	001a      	movs	r2, r3
 8005050:	0013      	movs	r3, r2
 8005052:	015b      	lsls	r3, r3, #5
 8005054:	1a9b      	subs	r3, r3, r2
 8005056:	009b      	lsls	r3, r3, #2
 8005058:	189b      	adds	r3, r3, r2
 800505a:	00db      	lsls	r3, r3, #3
 800505c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	685a      	ldr	r2, [r3, #4]
 8005062:	2382      	movs	r3, #130	; 0x82
 8005064:	005b      	lsls	r3, r3, #1
 8005066:	429a      	cmp	r2, r3
 8005068:	d112      	bne.n	8005090 <SPI_EndRxTxTransaction+0x5c>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800506a:	68ba      	ldr	r2, [r7, #8]
 800506c:	68f8      	ldr	r0, [r7, #12]
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	9300      	str	r3, [sp, #0]
 8005072:	0013      	movs	r3, r2
 8005074:	2200      	movs	r2, #0
 8005076:	2180      	movs	r1, #128	; 0x80
 8005078:	f7ff ff4e 	bl	8004f18 <SPI_WaitFlagStateUntilTimeout>
 800507c:	1e03      	subs	r3, r0, #0
 800507e:	d016      	beq.n	80050ae <SPI_EndRxTxTransaction+0x7a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005084:	2220      	movs	r2, #32
 8005086:	431a      	orrs	r2, r3
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800508c:	2303      	movs	r3, #3
 800508e:	e00f      	b.n	80050b0 <SPI_EndRxTxTransaction+0x7c>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005090:	697b      	ldr	r3, [r7, #20]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d00a      	beq.n	80050ac <SPI_EndRxTxTransaction+0x78>
      {
        break;
      }
      count--;
 8005096:	697b      	ldr	r3, [r7, #20]
 8005098:	3b01      	subs	r3, #1
 800509a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	689b      	ldr	r3, [r3, #8]
 80050a2:	2280      	movs	r2, #128	; 0x80
 80050a4:	4013      	ands	r3, r2
 80050a6:	2b80      	cmp	r3, #128	; 0x80
 80050a8:	d0f2      	beq.n	8005090 <SPI_EndRxTxTransaction+0x5c>
 80050aa:	e000      	b.n	80050ae <SPI_EndRxTxTransaction+0x7a>
        break;
 80050ac:	46c0      	nop			; (mov r8, r8)
  }

  return HAL_OK;
 80050ae:	2300      	movs	r3, #0
}
 80050b0:	0018      	movs	r0, r3
 80050b2:	46bd      	mov	sp, r7
 80050b4:	b006      	add	sp, #24
 80050b6:	bd80      	pop	{r7, pc}
 80050b8:	20000010 	.word	0x20000010
 80050bc:	016e3600 	.word	0x016e3600

080050c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	b082      	sub	sp, #8
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d101      	bne.n	80050d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80050ce:	2301      	movs	r3, #1
 80050d0:	e032      	b.n	8005138 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2239      	movs	r2, #57	; 0x39
 80050d6:	5c9b      	ldrb	r3, [r3, r2]
 80050d8:	b2db      	uxtb	r3, r3
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d107      	bne.n	80050ee <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2238      	movs	r2, #56	; 0x38
 80050e2:	2100      	movs	r1, #0
 80050e4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	0018      	movs	r0, r3
 80050ea:	f7fc fff3 	bl	80020d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	2239      	movs	r2, #57	; 0x39
 80050f2:	2102      	movs	r1, #2
 80050f4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681a      	ldr	r2, [r3, #0]
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	3304      	adds	r3, #4
 80050fe:	0019      	movs	r1, r3
 8005100:	0010      	movs	r0, r2
 8005102:	f000 ff87 	bl	8006014 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	223e      	movs	r2, #62	; 0x3e
 800510a:	2101      	movs	r1, #1
 800510c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	223a      	movs	r2, #58	; 0x3a
 8005112:	2101      	movs	r1, #1
 8005114:	5499      	strb	r1, [r3, r2]
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	223b      	movs	r2, #59	; 0x3b
 800511a:	2101      	movs	r1, #1
 800511c:	5499      	strb	r1, [r3, r2]
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	223c      	movs	r2, #60	; 0x3c
 8005122:	2101      	movs	r1, #1
 8005124:	5499      	strb	r1, [r3, r2]
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	223d      	movs	r2, #61	; 0x3d
 800512a:	2101      	movs	r1, #1
 800512c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2239      	movs	r2, #57	; 0x39
 8005132:	2101      	movs	r1, #1
 8005134:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005136:	2300      	movs	r3, #0
}
 8005138:	0018      	movs	r0, r3
 800513a:	46bd      	mov	sp, r7
 800513c:	b002      	add	sp, #8
 800513e:	bd80      	pop	{r7, pc}

08005140 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b082      	sub	sp, #8
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d101      	bne.n	8005152 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800514e:	2301      	movs	r3, #1
 8005150:	e032      	b.n	80051b8 <HAL_TIM_OC_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2239      	movs	r2, #57	; 0x39
 8005156:	5c9b      	ldrb	r3, [r3, r2]
 8005158:	b2db      	uxtb	r3, r3
 800515a:	2b00      	cmp	r3, #0
 800515c:	d107      	bne.n	800516e <HAL_TIM_OC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	2238      	movs	r2, #56	; 0x38
 8005162:	2100      	movs	r1, #0
 8005164:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	0018      	movs	r0, r3
 800516a:	f000 f829 	bl	80051c0 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	2239      	movs	r2, #57	; 0x39
 8005172:	2102      	movs	r1, #2
 8005174:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681a      	ldr	r2, [r3, #0]
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	3304      	adds	r3, #4
 800517e:	0019      	movs	r1, r3
 8005180:	0010      	movs	r0, r2
 8005182:	f000 ff47 	bl	8006014 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	223e      	movs	r2, #62	; 0x3e
 800518a:	2101      	movs	r1, #1
 800518c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	223a      	movs	r2, #58	; 0x3a
 8005192:	2101      	movs	r1, #1
 8005194:	5499      	strb	r1, [r3, r2]
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	223b      	movs	r2, #59	; 0x3b
 800519a:	2101      	movs	r1, #1
 800519c:	5499      	strb	r1, [r3, r2]
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	223c      	movs	r2, #60	; 0x3c
 80051a2:	2101      	movs	r1, #1
 80051a4:	5499      	strb	r1, [r3, r2]
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	223d      	movs	r2, #61	; 0x3d
 80051aa:	2101      	movs	r1, #1
 80051ac:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2239      	movs	r2, #57	; 0x39
 80051b2:	2101      	movs	r1, #1
 80051b4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80051b6:	2300      	movs	r3, #0
}
 80051b8:	0018      	movs	r0, r3
 80051ba:	46bd      	mov	sp, r7
 80051bc:	b002      	add	sp, #8
 80051be:	bd80      	pop	{r7, pc}

080051c0 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b082      	sub	sp, #8
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80051c8:	46c0      	nop			; (mov r8, r8)
 80051ca:	46bd      	mov	sp, r7
 80051cc:	b002      	add	sp, #8
 80051ce:	bd80      	pop	{r7, pc}

080051d0 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80051d0:	b580      	push	{r7, lr}
 80051d2:	b084      	sub	sp, #16
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
 80051d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80051da:	230f      	movs	r3, #15
 80051dc:	18fb      	adds	r3, r7, r3
 80051de:	2200      	movs	r2, #0
 80051e0:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d108      	bne.n	80051fa <HAL_TIM_OC_Start_IT+0x2a>
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	223a      	movs	r2, #58	; 0x3a
 80051ec:	5c9b      	ldrb	r3, [r3, r2]
 80051ee:	b2db      	uxtb	r3, r3
 80051f0:	3b01      	subs	r3, #1
 80051f2:	1e5a      	subs	r2, r3, #1
 80051f4:	4193      	sbcs	r3, r2
 80051f6:	b2db      	uxtb	r3, r3
 80051f8:	e01f      	b.n	800523a <HAL_TIM_OC_Start_IT+0x6a>
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	2b04      	cmp	r3, #4
 80051fe:	d108      	bne.n	8005212 <HAL_TIM_OC_Start_IT+0x42>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	223b      	movs	r2, #59	; 0x3b
 8005204:	5c9b      	ldrb	r3, [r3, r2]
 8005206:	b2db      	uxtb	r3, r3
 8005208:	3b01      	subs	r3, #1
 800520a:	1e5a      	subs	r2, r3, #1
 800520c:	4193      	sbcs	r3, r2
 800520e:	b2db      	uxtb	r3, r3
 8005210:	e013      	b.n	800523a <HAL_TIM_OC_Start_IT+0x6a>
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	2b08      	cmp	r3, #8
 8005216:	d108      	bne.n	800522a <HAL_TIM_OC_Start_IT+0x5a>
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	223c      	movs	r2, #60	; 0x3c
 800521c:	5c9b      	ldrb	r3, [r3, r2]
 800521e:	b2db      	uxtb	r3, r3
 8005220:	3b01      	subs	r3, #1
 8005222:	1e5a      	subs	r2, r3, #1
 8005224:	4193      	sbcs	r3, r2
 8005226:	b2db      	uxtb	r3, r3
 8005228:	e007      	b.n	800523a <HAL_TIM_OC_Start_IT+0x6a>
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	223d      	movs	r2, #61	; 0x3d
 800522e:	5c9b      	ldrb	r3, [r3, r2]
 8005230:	b2db      	uxtb	r3, r3
 8005232:	3b01      	subs	r3, #1
 8005234:	1e5a      	subs	r2, r3, #1
 8005236:	4193      	sbcs	r3, r2
 8005238:	b2db      	uxtb	r3, r3
 800523a:	2b00      	cmp	r3, #0
 800523c:	d001      	beq.n	8005242 <HAL_TIM_OC_Start_IT+0x72>
  {
    return HAL_ERROR;
 800523e:	2301      	movs	r3, #1
 8005240:	e090      	b.n	8005364 <HAL_TIM_OC_Start_IT+0x194>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	2b00      	cmp	r3, #0
 8005246:	d104      	bne.n	8005252 <HAL_TIM_OC_Start_IT+0x82>
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	223a      	movs	r2, #58	; 0x3a
 800524c:	2102      	movs	r1, #2
 800524e:	5499      	strb	r1, [r3, r2]
 8005250:	e013      	b.n	800527a <HAL_TIM_OC_Start_IT+0xaa>
 8005252:	683b      	ldr	r3, [r7, #0]
 8005254:	2b04      	cmp	r3, #4
 8005256:	d104      	bne.n	8005262 <HAL_TIM_OC_Start_IT+0x92>
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	223b      	movs	r2, #59	; 0x3b
 800525c:	2102      	movs	r1, #2
 800525e:	5499      	strb	r1, [r3, r2]
 8005260:	e00b      	b.n	800527a <HAL_TIM_OC_Start_IT+0xaa>
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	2b08      	cmp	r3, #8
 8005266:	d104      	bne.n	8005272 <HAL_TIM_OC_Start_IT+0xa2>
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	223c      	movs	r2, #60	; 0x3c
 800526c:	2102      	movs	r1, #2
 800526e:	5499      	strb	r1, [r3, r2]
 8005270:	e003      	b.n	800527a <HAL_TIM_OC_Start_IT+0xaa>
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	223d      	movs	r2, #61	; 0x3d
 8005276:	2102      	movs	r1, #2
 8005278:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	2b0c      	cmp	r3, #12
 800527e:	d02a      	beq.n	80052d6 <HAL_TIM_OC_Start_IT+0x106>
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	2b0c      	cmp	r3, #12
 8005284:	d830      	bhi.n	80052e8 <HAL_TIM_OC_Start_IT+0x118>
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	2b08      	cmp	r3, #8
 800528a:	d01b      	beq.n	80052c4 <HAL_TIM_OC_Start_IT+0xf4>
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	2b08      	cmp	r3, #8
 8005290:	d82a      	bhi.n	80052e8 <HAL_TIM_OC_Start_IT+0x118>
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	2b00      	cmp	r3, #0
 8005296:	d003      	beq.n	80052a0 <HAL_TIM_OC_Start_IT+0xd0>
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	2b04      	cmp	r3, #4
 800529c:	d009      	beq.n	80052b2 <HAL_TIM_OC_Start_IT+0xe2>
 800529e:	e023      	b.n	80052e8 <HAL_TIM_OC_Start_IT+0x118>
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	68da      	ldr	r2, [r3, #12]
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	2102      	movs	r1, #2
 80052ac:	430a      	orrs	r2, r1
 80052ae:	60da      	str	r2, [r3, #12]
      break;
 80052b0:	e01f      	b.n	80052f2 <HAL_TIM_OC_Start_IT+0x122>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	68da      	ldr	r2, [r3, #12]
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	2104      	movs	r1, #4
 80052be:	430a      	orrs	r2, r1
 80052c0:	60da      	str	r2, [r3, #12]
      break;
 80052c2:	e016      	b.n	80052f2 <HAL_TIM_OC_Start_IT+0x122>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	68da      	ldr	r2, [r3, #12]
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	2108      	movs	r1, #8
 80052d0:	430a      	orrs	r2, r1
 80052d2:	60da      	str	r2, [r3, #12]
      break;
 80052d4:	e00d      	b.n	80052f2 <HAL_TIM_OC_Start_IT+0x122>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	68da      	ldr	r2, [r3, #12]
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	2110      	movs	r1, #16
 80052e2:	430a      	orrs	r2, r1
 80052e4:	60da      	str	r2, [r3, #12]
      break;
 80052e6:	e004      	b.n	80052f2 <HAL_TIM_OC_Start_IT+0x122>
    }

    default:
      status = HAL_ERROR;
 80052e8:	230f      	movs	r3, #15
 80052ea:	18fb      	adds	r3, r7, r3
 80052ec:	2201      	movs	r2, #1
 80052ee:	701a      	strb	r2, [r3, #0]
      break;
 80052f0:	46c0      	nop			; (mov r8, r8)
  }

  if (status == HAL_OK)
 80052f2:	230f      	movs	r3, #15
 80052f4:	18fb      	adds	r3, r7, r3
 80052f6:	781b      	ldrb	r3, [r3, #0]
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d130      	bne.n	800535e <HAL_TIM_OC_Start_IT+0x18e>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	6839      	ldr	r1, [r7, #0]
 8005302:	2201      	movs	r2, #1
 8005304:	0018      	movs	r0, r3
 8005306:	f001 f877 	bl	80063f8 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681a      	ldr	r2, [r3, #0]
 800530e:	2380      	movs	r3, #128	; 0x80
 8005310:	05db      	lsls	r3, r3, #23
 8005312:	429a      	cmp	r2, r3
 8005314:	d009      	beq.n	800532a <HAL_TIM_OC_Start_IT+0x15a>
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	4a14      	ldr	r2, [pc, #80]	; (800536c <HAL_TIM_OC_Start_IT+0x19c>)
 800531c:	4293      	cmp	r3, r2
 800531e:	d004      	beq.n	800532a <HAL_TIM_OC_Start_IT+0x15a>
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	4a12      	ldr	r2, [pc, #72]	; (8005370 <HAL_TIM_OC_Start_IT+0x1a0>)
 8005326:	4293      	cmp	r3, r2
 8005328:	d111      	bne.n	800534e <HAL_TIM_OC_Start_IT+0x17e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	689b      	ldr	r3, [r3, #8]
 8005330:	2207      	movs	r2, #7
 8005332:	4013      	ands	r3, r2
 8005334:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005336:	68bb      	ldr	r3, [r7, #8]
 8005338:	2b06      	cmp	r3, #6
 800533a:	d010      	beq.n	800535e <HAL_TIM_OC_Start_IT+0x18e>
      {
        __HAL_TIM_ENABLE(htim);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	681a      	ldr	r2, [r3, #0]
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	2101      	movs	r1, #1
 8005348:	430a      	orrs	r2, r1
 800534a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800534c:	e007      	b.n	800535e <HAL_TIM_OC_Start_IT+0x18e>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	681a      	ldr	r2, [r3, #0]
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	2101      	movs	r1, #1
 800535a:	430a      	orrs	r2, r1
 800535c:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800535e:	230f      	movs	r3, #15
 8005360:	18fb      	adds	r3, r7, r3
 8005362:	781b      	ldrb	r3, [r3, #0]
}
 8005364:	0018      	movs	r0, r3
 8005366:	46bd      	mov	sp, r7
 8005368:	b004      	add	sp, #16
 800536a:	bd80      	pop	{r7, pc}
 800536c:	40010800 	.word	0x40010800
 8005370:	40011400 	.word	0x40011400

08005374 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	b082      	sub	sp, #8
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2b00      	cmp	r3, #0
 8005380:	d101      	bne.n	8005386 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005382:	2301      	movs	r3, #1
 8005384:	e032      	b.n	80053ec <HAL_TIM_PWM_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	2239      	movs	r2, #57	; 0x39
 800538a:	5c9b      	ldrb	r3, [r3, r2]
 800538c:	b2db      	uxtb	r3, r3
 800538e:	2b00      	cmp	r3, #0
 8005390:	d107      	bne.n	80053a2 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2238      	movs	r2, #56	; 0x38
 8005396:	2100      	movs	r1, #0
 8005398:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	0018      	movs	r0, r3
 800539e:	f000 f829 	bl	80053f4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2239      	movs	r2, #57	; 0x39
 80053a6:	2102      	movs	r1, #2
 80053a8:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681a      	ldr	r2, [r3, #0]
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	3304      	adds	r3, #4
 80053b2:	0019      	movs	r1, r3
 80053b4:	0010      	movs	r0, r2
 80053b6:	f000 fe2d 	bl	8006014 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	223e      	movs	r2, #62	; 0x3e
 80053be:	2101      	movs	r1, #1
 80053c0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	223a      	movs	r2, #58	; 0x3a
 80053c6:	2101      	movs	r1, #1
 80053c8:	5499      	strb	r1, [r3, r2]
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	223b      	movs	r2, #59	; 0x3b
 80053ce:	2101      	movs	r1, #1
 80053d0:	5499      	strb	r1, [r3, r2]
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	223c      	movs	r2, #60	; 0x3c
 80053d6:	2101      	movs	r1, #1
 80053d8:	5499      	strb	r1, [r3, r2]
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	223d      	movs	r2, #61	; 0x3d
 80053de:	2101      	movs	r1, #1
 80053e0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2239      	movs	r2, #57	; 0x39
 80053e6:	2101      	movs	r1, #1
 80053e8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80053ea:	2300      	movs	r3, #0
}
 80053ec:	0018      	movs	r0, r3
 80053ee:	46bd      	mov	sp, r7
 80053f0:	b002      	add	sp, #8
 80053f2:	bd80      	pop	{r7, pc}

080053f4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b082      	sub	sp, #8
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80053fc:	46c0      	nop			; (mov r8, r8)
 80053fe:	46bd      	mov	sp, r7
 8005400:	b002      	add	sp, #8
 8005402:	bd80      	pop	{r7, pc}

08005404 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	b086      	sub	sp, #24
 8005408:	af00      	add	r7, sp, #0
 800540a:	60f8      	str	r0, [r7, #12]
 800540c:	60b9      	str	r1, [r7, #8]
 800540e:	607a      	str	r2, [r7, #4]
 8005410:	001a      	movs	r2, r3
 8005412:	1cbb      	adds	r3, r7, #2
 8005414:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005416:	2317      	movs	r3, #23
 8005418:	18fb      	adds	r3, r7, r3
 800541a:	2200      	movs	r2, #0
 800541c:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800541e:	68bb      	ldr	r3, [r7, #8]
 8005420:	2b00      	cmp	r3, #0
 8005422:	d108      	bne.n	8005436 <HAL_TIM_PWM_Start_DMA+0x32>
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	223a      	movs	r2, #58	; 0x3a
 8005428:	5c9b      	ldrb	r3, [r3, r2]
 800542a:	b2db      	uxtb	r3, r3
 800542c:	3b02      	subs	r3, #2
 800542e:	425a      	negs	r2, r3
 8005430:	4153      	adcs	r3, r2
 8005432:	b2db      	uxtb	r3, r3
 8005434:	e01f      	b.n	8005476 <HAL_TIM_PWM_Start_DMA+0x72>
 8005436:	68bb      	ldr	r3, [r7, #8]
 8005438:	2b04      	cmp	r3, #4
 800543a:	d108      	bne.n	800544e <HAL_TIM_PWM_Start_DMA+0x4a>
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	223b      	movs	r2, #59	; 0x3b
 8005440:	5c9b      	ldrb	r3, [r3, r2]
 8005442:	b2db      	uxtb	r3, r3
 8005444:	3b02      	subs	r3, #2
 8005446:	425a      	negs	r2, r3
 8005448:	4153      	adcs	r3, r2
 800544a:	b2db      	uxtb	r3, r3
 800544c:	e013      	b.n	8005476 <HAL_TIM_PWM_Start_DMA+0x72>
 800544e:	68bb      	ldr	r3, [r7, #8]
 8005450:	2b08      	cmp	r3, #8
 8005452:	d108      	bne.n	8005466 <HAL_TIM_PWM_Start_DMA+0x62>
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	223c      	movs	r2, #60	; 0x3c
 8005458:	5c9b      	ldrb	r3, [r3, r2]
 800545a:	b2db      	uxtb	r3, r3
 800545c:	3b02      	subs	r3, #2
 800545e:	425a      	negs	r2, r3
 8005460:	4153      	adcs	r3, r2
 8005462:	b2db      	uxtb	r3, r3
 8005464:	e007      	b.n	8005476 <HAL_TIM_PWM_Start_DMA+0x72>
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	223d      	movs	r2, #61	; 0x3d
 800546a:	5c9b      	ldrb	r3, [r3, r2]
 800546c:	b2db      	uxtb	r3, r3
 800546e:	3b02      	subs	r3, #2
 8005470:	425a      	negs	r2, r3
 8005472:	4153      	adcs	r3, r2
 8005474:	b2db      	uxtb	r3, r3
 8005476:	2b00      	cmp	r3, #0
 8005478:	d001      	beq.n	800547e <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 800547a:	2302      	movs	r3, #2
 800547c:	e13d      	b.n	80056fa <HAL_TIM_PWM_Start_DMA+0x2f6>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800547e:	68bb      	ldr	r3, [r7, #8]
 8005480:	2b00      	cmp	r3, #0
 8005482:	d108      	bne.n	8005496 <HAL_TIM_PWM_Start_DMA+0x92>
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	223a      	movs	r2, #58	; 0x3a
 8005488:	5c9b      	ldrb	r3, [r3, r2]
 800548a:	b2db      	uxtb	r3, r3
 800548c:	3b01      	subs	r3, #1
 800548e:	425a      	negs	r2, r3
 8005490:	4153      	adcs	r3, r2
 8005492:	b2db      	uxtb	r3, r3
 8005494:	e01f      	b.n	80054d6 <HAL_TIM_PWM_Start_DMA+0xd2>
 8005496:	68bb      	ldr	r3, [r7, #8]
 8005498:	2b04      	cmp	r3, #4
 800549a:	d108      	bne.n	80054ae <HAL_TIM_PWM_Start_DMA+0xaa>
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	223b      	movs	r2, #59	; 0x3b
 80054a0:	5c9b      	ldrb	r3, [r3, r2]
 80054a2:	b2db      	uxtb	r3, r3
 80054a4:	3b01      	subs	r3, #1
 80054a6:	425a      	negs	r2, r3
 80054a8:	4153      	adcs	r3, r2
 80054aa:	b2db      	uxtb	r3, r3
 80054ac:	e013      	b.n	80054d6 <HAL_TIM_PWM_Start_DMA+0xd2>
 80054ae:	68bb      	ldr	r3, [r7, #8]
 80054b0:	2b08      	cmp	r3, #8
 80054b2:	d108      	bne.n	80054c6 <HAL_TIM_PWM_Start_DMA+0xc2>
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	223c      	movs	r2, #60	; 0x3c
 80054b8:	5c9b      	ldrb	r3, [r3, r2]
 80054ba:	b2db      	uxtb	r3, r3
 80054bc:	3b01      	subs	r3, #1
 80054be:	425a      	negs	r2, r3
 80054c0:	4153      	adcs	r3, r2
 80054c2:	b2db      	uxtb	r3, r3
 80054c4:	e007      	b.n	80054d6 <HAL_TIM_PWM_Start_DMA+0xd2>
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	223d      	movs	r2, #61	; 0x3d
 80054ca:	5c9b      	ldrb	r3, [r3, r2]
 80054cc:	b2db      	uxtb	r3, r3
 80054ce:	3b01      	subs	r3, #1
 80054d0:	425a      	negs	r2, r3
 80054d2:	4153      	adcs	r3, r2
 80054d4:	b2db      	uxtb	r3, r3
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d025      	beq.n	8005526 <HAL_TIM_PWM_Start_DMA+0x122>
  {
    if ((pData == NULL) || (Length == 0U))
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d003      	beq.n	80054e8 <HAL_TIM_PWM_Start_DMA+0xe4>
 80054e0:	1cbb      	adds	r3, r7, #2
 80054e2:	881b      	ldrh	r3, [r3, #0]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d101      	bne.n	80054ec <HAL_TIM_PWM_Start_DMA+0xe8>
    {
      return HAL_ERROR;
 80054e8:	2301      	movs	r3, #1
 80054ea:	e106      	b.n	80056fa <HAL_TIM_PWM_Start_DMA+0x2f6>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80054ec:	68bb      	ldr	r3, [r7, #8]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d104      	bne.n	80054fc <HAL_TIM_PWM_Start_DMA+0xf8>
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	223a      	movs	r2, #58	; 0x3a
 80054f6:	2102      	movs	r1, #2
 80054f8:	5499      	strb	r1, [r3, r2]
 80054fa:	e016      	b.n	800552a <HAL_TIM_PWM_Start_DMA+0x126>
 80054fc:	68bb      	ldr	r3, [r7, #8]
 80054fe:	2b04      	cmp	r3, #4
 8005500:	d104      	bne.n	800550c <HAL_TIM_PWM_Start_DMA+0x108>
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	223b      	movs	r2, #59	; 0x3b
 8005506:	2102      	movs	r1, #2
 8005508:	5499      	strb	r1, [r3, r2]
 800550a:	e00e      	b.n	800552a <HAL_TIM_PWM_Start_DMA+0x126>
 800550c:	68bb      	ldr	r3, [r7, #8]
 800550e:	2b08      	cmp	r3, #8
 8005510:	d104      	bne.n	800551c <HAL_TIM_PWM_Start_DMA+0x118>
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	223c      	movs	r2, #60	; 0x3c
 8005516:	2102      	movs	r1, #2
 8005518:	5499      	strb	r1, [r3, r2]
 800551a:	e006      	b.n	800552a <HAL_TIM_PWM_Start_DMA+0x126>
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	223d      	movs	r2, #61	; 0x3d
 8005520:	2102      	movs	r1, #2
 8005522:	5499      	strb	r1, [r3, r2]
 8005524:	e001      	b.n	800552a <HAL_TIM_PWM_Start_DMA+0x126>
    }
  }
  else
  {
    return HAL_ERROR;
 8005526:	2301      	movs	r3, #1
 8005528:	e0e7      	b.n	80056fa <HAL_TIM_PWM_Start_DMA+0x2f6>
  }

  switch (Channel)
 800552a:	68bb      	ldr	r3, [r7, #8]
 800552c:	2b0c      	cmp	r3, #12
 800552e:	d100      	bne.n	8005532 <HAL_TIM_PWM_Start_DMA+0x12e>
 8005530:	e080      	b.n	8005634 <HAL_TIM_PWM_Start_DMA+0x230>
 8005532:	68bb      	ldr	r3, [r7, #8]
 8005534:	2b0c      	cmp	r3, #12
 8005536:	d900      	bls.n	800553a <HAL_TIM_PWM_Start_DMA+0x136>
 8005538:	e0a1      	b.n	800567e <HAL_TIM_PWM_Start_DMA+0x27a>
 800553a:	68bb      	ldr	r3, [r7, #8]
 800553c:	2b08      	cmp	r3, #8
 800553e:	d054      	beq.n	80055ea <HAL_TIM_PWM_Start_DMA+0x1e6>
 8005540:	68bb      	ldr	r3, [r7, #8]
 8005542:	2b08      	cmp	r3, #8
 8005544:	d900      	bls.n	8005548 <HAL_TIM_PWM_Start_DMA+0x144>
 8005546:	e09a      	b.n	800567e <HAL_TIM_PWM_Start_DMA+0x27a>
 8005548:	68bb      	ldr	r3, [r7, #8]
 800554a:	2b00      	cmp	r3, #0
 800554c:	d003      	beq.n	8005556 <HAL_TIM_PWM_Start_DMA+0x152>
 800554e:	68bb      	ldr	r3, [r7, #8]
 8005550:	2b04      	cmp	r3, #4
 8005552:	d025      	beq.n	80055a0 <HAL_TIM_PWM_Start_DMA+0x19c>
 8005554:	e093      	b.n	800567e <HAL_TIM_PWM_Start_DMA+0x27a>
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	6a1b      	ldr	r3, [r3, #32]
 800555a:	4a6a      	ldr	r2, [pc, #424]	; (8005704 <HAL_TIM_PWM_Start_DMA+0x300>)
 800555c:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	6a1b      	ldr	r3, [r3, #32]
 8005562:	4a69      	ldr	r2, [pc, #420]	; (8005708 <HAL_TIM_PWM_Start_DMA+0x304>)
 8005564:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	6a1b      	ldr	r3, [r3, #32]
 800556a:	4a68      	ldr	r2, [pc, #416]	; (800570c <HAL_TIM_PWM_Start_DMA+0x308>)
 800556c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	6a18      	ldr	r0, [r3, #32]
 8005572:	6879      	ldr	r1, [r7, #4]
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	3334      	adds	r3, #52	; 0x34
 800557a:	001a      	movs	r2, r3
 800557c:	1cbb      	adds	r3, r7, #2
 800557e:	881b      	ldrh	r3, [r3, #0]
 8005580:	f7fd fb28 	bl	8002bd4 <HAL_DMA_Start_IT>
 8005584:	1e03      	subs	r3, r0, #0
 8005586:	d001      	beq.n	800558c <HAL_TIM_PWM_Start_DMA+0x188>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8005588:	2301      	movs	r3, #1
 800558a:	e0b6      	b.n	80056fa <HAL_TIM_PWM_Start_DMA+0x2f6>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	68da      	ldr	r2, [r3, #12]
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	2180      	movs	r1, #128	; 0x80
 8005598:	0089      	lsls	r1, r1, #2
 800559a:	430a      	orrs	r2, r1
 800559c:	60da      	str	r2, [r3, #12]
      break;
 800559e:	e073      	b.n	8005688 <HAL_TIM_PWM_Start_DMA+0x284>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055a4:	4a57      	ldr	r2, [pc, #348]	; (8005704 <HAL_TIM_PWM_Start_DMA+0x300>)
 80055a6:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055ac:	4a56      	ldr	r2, [pc, #344]	; (8005708 <HAL_TIM_PWM_Start_DMA+0x304>)
 80055ae:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055b4:	4a55      	ldr	r2, [pc, #340]	; (800570c <HAL_TIM_PWM_Start_DMA+0x308>)
 80055b6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80055bc:	6879      	ldr	r1, [r7, #4]
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	3338      	adds	r3, #56	; 0x38
 80055c4:	001a      	movs	r2, r3
 80055c6:	1cbb      	adds	r3, r7, #2
 80055c8:	881b      	ldrh	r3, [r3, #0]
 80055ca:	f7fd fb03 	bl	8002bd4 <HAL_DMA_Start_IT>
 80055ce:	1e03      	subs	r3, r0, #0
 80055d0:	d001      	beq.n	80055d6 <HAL_TIM_PWM_Start_DMA+0x1d2>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80055d2:	2301      	movs	r3, #1
 80055d4:	e091      	b.n	80056fa <HAL_TIM_PWM_Start_DMA+0x2f6>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	68da      	ldr	r2, [r3, #12]
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	2180      	movs	r1, #128	; 0x80
 80055e2:	00c9      	lsls	r1, r1, #3
 80055e4:	430a      	orrs	r2, r1
 80055e6:	60da      	str	r2, [r3, #12]
      break;
 80055e8:	e04e      	b.n	8005688 <HAL_TIM_PWM_Start_DMA+0x284>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055ee:	4a45      	ldr	r2, [pc, #276]	; (8005704 <HAL_TIM_PWM_Start_DMA+0x300>)
 80055f0:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055f6:	4a44      	ldr	r2, [pc, #272]	; (8005708 <HAL_TIM_PWM_Start_DMA+0x304>)
 80055f8:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055fe:	4a43      	ldr	r2, [pc, #268]	; (800570c <HAL_TIM_PWM_Start_DMA+0x308>)
 8005600:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8005606:	6879      	ldr	r1, [r7, #4]
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	333c      	adds	r3, #60	; 0x3c
 800560e:	001a      	movs	r2, r3
 8005610:	1cbb      	adds	r3, r7, #2
 8005612:	881b      	ldrh	r3, [r3, #0]
 8005614:	f7fd fade 	bl	8002bd4 <HAL_DMA_Start_IT>
 8005618:	1e03      	subs	r3, r0, #0
 800561a:	d001      	beq.n	8005620 <HAL_TIM_PWM_Start_DMA+0x21c>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800561c:	2301      	movs	r3, #1
 800561e:	e06c      	b.n	80056fa <HAL_TIM_PWM_Start_DMA+0x2f6>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	68da      	ldr	r2, [r3, #12]
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	2180      	movs	r1, #128	; 0x80
 800562c:	0109      	lsls	r1, r1, #4
 800562e:	430a      	orrs	r2, r1
 8005630:	60da      	str	r2, [r3, #12]
      break;
 8005632:	e029      	b.n	8005688 <HAL_TIM_PWM_Start_DMA+0x284>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005638:	4a32      	ldr	r2, [pc, #200]	; (8005704 <HAL_TIM_PWM_Start_DMA+0x300>)
 800563a:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005640:	4a31      	ldr	r2, [pc, #196]	; (8005708 <HAL_TIM_PWM_Start_DMA+0x304>)
 8005642:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005648:	4a30      	ldr	r2, [pc, #192]	; (800570c <HAL_TIM_PWM_Start_DMA+0x308>)
 800564a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8005650:	6879      	ldr	r1, [r7, #4]
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	3340      	adds	r3, #64	; 0x40
 8005658:	001a      	movs	r2, r3
 800565a:	1cbb      	adds	r3, r7, #2
 800565c:	881b      	ldrh	r3, [r3, #0]
 800565e:	f7fd fab9 	bl	8002bd4 <HAL_DMA_Start_IT>
 8005662:	1e03      	subs	r3, r0, #0
 8005664:	d001      	beq.n	800566a <HAL_TIM_PWM_Start_DMA+0x266>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8005666:	2301      	movs	r3, #1
 8005668:	e047      	b.n	80056fa <HAL_TIM_PWM_Start_DMA+0x2f6>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	68da      	ldr	r2, [r3, #12]
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	2180      	movs	r1, #128	; 0x80
 8005676:	0149      	lsls	r1, r1, #5
 8005678:	430a      	orrs	r2, r1
 800567a:	60da      	str	r2, [r3, #12]
      break;
 800567c:	e004      	b.n	8005688 <HAL_TIM_PWM_Start_DMA+0x284>
    }

    default:
      status = HAL_ERROR;
 800567e:	2317      	movs	r3, #23
 8005680:	18fb      	adds	r3, r7, r3
 8005682:	2201      	movs	r2, #1
 8005684:	701a      	strb	r2, [r3, #0]
      break;
 8005686:	46c0      	nop			; (mov r8, r8)
  }

  if (status == HAL_OK)
 8005688:	2317      	movs	r3, #23
 800568a:	18fb      	adds	r3, r7, r3
 800568c:	781b      	ldrb	r3, [r3, #0]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d130      	bne.n	80056f4 <HAL_TIM_PWM_Start_DMA+0x2f0>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	68b9      	ldr	r1, [r7, #8]
 8005698:	2201      	movs	r2, #1
 800569a:	0018      	movs	r0, r3
 800569c:	f000 feac 	bl	80063f8 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681a      	ldr	r2, [r3, #0]
 80056a4:	2380      	movs	r3, #128	; 0x80
 80056a6:	05db      	lsls	r3, r3, #23
 80056a8:	429a      	cmp	r2, r3
 80056aa:	d009      	beq.n	80056c0 <HAL_TIM_PWM_Start_DMA+0x2bc>
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	4a17      	ldr	r2, [pc, #92]	; (8005710 <HAL_TIM_PWM_Start_DMA+0x30c>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d004      	beq.n	80056c0 <HAL_TIM_PWM_Start_DMA+0x2bc>
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	4a16      	ldr	r2, [pc, #88]	; (8005714 <HAL_TIM_PWM_Start_DMA+0x310>)
 80056bc:	4293      	cmp	r3, r2
 80056be:	d111      	bne.n	80056e4 <HAL_TIM_PWM_Start_DMA+0x2e0>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	689b      	ldr	r3, [r3, #8]
 80056c6:	2207      	movs	r2, #7
 80056c8:	4013      	ands	r3, r2
 80056ca:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056cc:	693b      	ldr	r3, [r7, #16]
 80056ce:	2b06      	cmp	r3, #6
 80056d0:	d010      	beq.n	80056f4 <HAL_TIM_PWM_Start_DMA+0x2f0>
      {
        __HAL_TIM_ENABLE(htim);
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	681a      	ldr	r2, [r3, #0]
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	2101      	movs	r1, #1
 80056de:	430a      	orrs	r2, r1
 80056e0:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056e2:	e007      	b.n	80056f4 <HAL_TIM_PWM_Start_DMA+0x2f0>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	681a      	ldr	r2, [r3, #0]
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	2101      	movs	r1, #1
 80056f0:	430a      	orrs	r2, r1
 80056f2:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80056f4:	2317      	movs	r3, #23
 80056f6:	18fb      	adds	r3, r7, r3
 80056f8:	781b      	ldrb	r3, [r3, #0]
}
 80056fa:	0018      	movs	r0, r3
 80056fc:	46bd      	mov	sp, r7
 80056fe:	b006      	add	sp, #24
 8005700:	bd80      	pop	{r7, pc}
 8005702:	46c0      	nop			; (mov r8, r8)
 8005704:	08005f01 	.word	0x08005f01
 8005708:	08005fab 	.word	0x08005fab
 800570c:	08005e6d 	.word	0x08005e6d
 8005710:	40010800 	.word	0x40010800
 8005714:	40011400 	.word	0x40011400

08005718 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b084      	sub	sp, #16
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
 8005720:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005722:	230f      	movs	r3, #15
 8005724:	18fb      	adds	r3, r7, r3
 8005726:	2200      	movs	r2, #0
 8005728:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	2b0c      	cmp	r3, #12
 800572e:	d039      	beq.n	80057a4 <HAL_TIM_PWM_Stop_DMA+0x8c>
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	2b0c      	cmp	r3, #12
 8005734:	d844      	bhi.n	80057c0 <HAL_TIM_PWM_Stop_DMA+0xa8>
 8005736:	683b      	ldr	r3, [r7, #0]
 8005738:	2b08      	cmp	r3, #8
 800573a:	d025      	beq.n	8005788 <HAL_TIM_PWM_Stop_DMA+0x70>
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	2b08      	cmp	r3, #8
 8005740:	d83e      	bhi.n	80057c0 <HAL_TIM_PWM_Stop_DMA+0xa8>
 8005742:	683b      	ldr	r3, [r7, #0]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d003      	beq.n	8005750 <HAL_TIM_PWM_Stop_DMA+0x38>
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	2b04      	cmp	r3, #4
 800574c:	d00e      	beq.n	800576c <HAL_TIM_PWM_Stop_DMA+0x54>
 800574e:	e037      	b.n	80057c0 <HAL_TIM_PWM_Stop_DMA+0xa8>
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	68da      	ldr	r2, [r3, #12]
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	493a      	ldr	r1, [pc, #232]	; (8005844 <HAL_TIM_PWM_Stop_DMA+0x12c>)
 800575c:	400a      	ands	r2, r1
 800575e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	6a1b      	ldr	r3, [r3, #32]
 8005764:	0018      	movs	r0, r3
 8005766:	f7fd fa9b 	bl	8002ca0 <HAL_DMA_Abort_IT>
      break;
 800576a:	e02e      	b.n	80057ca <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	68da      	ldr	r2, [r3, #12]
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4934      	ldr	r1, [pc, #208]	; (8005848 <HAL_TIM_PWM_Stop_DMA+0x130>)
 8005778:	400a      	ands	r2, r1
 800577a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005780:	0018      	movs	r0, r3
 8005782:	f7fd fa8d 	bl	8002ca0 <HAL_DMA_Abort_IT>
      break;
 8005786:	e020      	b.n	80057ca <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	68da      	ldr	r2, [r3, #12]
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	492e      	ldr	r1, [pc, #184]	; (800584c <HAL_TIM_PWM_Stop_DMA+0x134>)
 8005794:	400a      	ands	r2, r1
 8005796:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800579c:	0018      	movs	r0, r3
 800579e:	f7fd fa7f 	bl	8002ca0 <HAL_DMA_Abort_IT>
      break;
 80057a2:	e012      	b.n	80057ca <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	68da      	ldr	r2, [r3, #12]
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	4928      	ldr	r1, [pc, #160]	; (8005850 <HAL_TIM_PWM_Stop_DMA+0x138>)
 80057b0:	400a      	ands	r2, r1
 80057b2:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057b8:	0018      	movs	r0, r3
 80057ba:	f7fd fa71 	bl	8002ca0 <HAL_DMA_Abort_IT>
      break;
 80057be:	e004      	b.n	80057ca <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    default:
      status = HAL_ERROR;
 80057c0:	230f      	movs	r3, #15
 80057c2:	18fb      	adds	r3, r7, r3
 80057c4:	2201      	movs	r2, #1
 80057c6:	701a      	strb	r2, [r3, #0]
      break;
 80057c8:	46c0      	nop			; (mov r8, r8)
  }

  if (status == HAL_OK)
 80057ca:	230f      	movs	r3, #15
 80057cc:	18fb      	adds	r3, r7, r3
 80057ce:	781b      	ldrb	r3, [r3, #0]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d130      	bne.n	8005836 <HAL_TIM_PWM_Stop_DMA+0x11e>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	6839      	ldr	r1, [r7, #0]
 80057da:	2200      	movs	r2, #0
 80057dc:	0018      	movs	r0, r3
 80057de:	f000 fe0b 	bl	80063f8 <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	6a1b      	ldr	r3, [r3, #32]
 80057e8:	4a1a      	ldr	r2, [pc, #104]	; (8005854 <HAL_TIM_PWM_Stop_DMA+0x13c>)
 80057ea:	4013      	ands	r3, r2
 80057ec:	d107      	bne.n	80057fe <HAL_TIM_PWM_Stop_DMA+0xe6>
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	681a      	ldr	r2, [r3, #0]
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	2101      	movs	r1, #1
 80057fa:	438a      	bics	r2, r1
 80057fc:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	2b00      	cmp	r3, #0
 8005802:	d104      	bne.n	800580e <HAL_TIM_PWM_Stop_DMA+0xf6>
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	223a      	movs	r2, #58	; 0x3a
 8005808:	2101      	movs	r1, #1
 800580a:	5499      	strb	r1, [r3, r2]
 800580c:	e013      	b.n	8005836 <HAL_TIM_PWM_Stop_DMA+0x11e>
 800580e:	683b      	ldr	r3, [r7, #0]
 8005810:	2b04      	cmp	r3, #4
 8005812:	d104      	bne.n	800581e <HAL_TIM_PWM_Stop_DMA+0x106>
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	223b      	movs	r2, #59	; 0x3b
 8005818:	2101      	movs	r1, #1
 800581a:	5499      	strb	r1, [r3, r2]
 800581c:	e00b      	b.n	8005836 <HAL_TIM_PWM_Stop_DMA+0x11e>
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	2b08      	cmp	r3, #8
 8005822:	d104      	bne.n	800582e <HAL_TIM_PWM_Stop_DMA+0x116>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	223c      	movs	r2, #60	; 0x3c
 8005828:	2101      	movs	r1, #1
 800582a:	5499      	strb	r1, [r3, r2]
 800582c:	e003      	b.n	8005836 <HAL_TIM_PWM_Stop_DMA+0x11e>
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	223d      	movs	r2, #61	; 0x3d
 8005832:	2101      	movs	r1, #1
 8005834:	5499      	strb	r1, [r3, r2]
  }

  /* Return function status */
  return status;
 8005836:	230f      	movs	r3, #15
 8005838:	18fb      	adds	r3, r7, r3
 800583a:	781b      	ldrb	r3, [r3, #0]
}
 800583c:	0018      	movs	r0, r3
 800583e:	46bd      	mov	sp, r7
 8005840:	b004      	add	sp, #16
 8005842:	bd80      	pop	{r7, pc}
 8005844:	fffffdff 	.word	0xfffffdff
 8005848:	fffffbff 	.word	0xfffffbff
 800584c:	fffff7ff 	.word	0xfffff7ff
 8005850:	ffffefff 	.word	0xffffefff
 8005854:	00001111 	.word	0x00001111

08005858 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005858:	b580      	push	{r7, lr}
 800585a:	b082      	sub	sp, #8
 800585c:	af00      	add	r7, sp, #0
 800585e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	691b      	ldr	r3, [r3, #16]
 8005866:	2202      	movs	r2, #2
 8005868:	4013      	ands	r3, r2
 800586a:	2b02      	cmp	r3, #2
 800586c:	d124      	bne.n	80058b8 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	68db      	ldr	r3, [r3, #12]
 8005874:	2202      	movs	r2, #2
 8005876:	4013      	ands	r3, r2
 8005878:	2b02      	cmp	r3, #2
 800587a:	d11d      	bne.n	80058b8 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	2203      	movs	r2, #3
 8005882:	4252      	negs	r2, r2
 8005884:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2201      	movs	r2, #1
 800588a:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	699b      	ldr	r3, [r3, #24]
 8005892:	2203      	movs	r2, #3
 8005894:	4013      	ands	r3, r2
 8005896:	d004      	beq.n	80058a2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	0018      	movs	r0, r3
 800589c:	f000 fac6 	bl	8005e2c <HAL_TIM_IC_CaptureCallback>
 80058a0:	e007      	b.n	80058b2 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	0018      	movs	r0, r3
 80058a6:	f000 fab9 	bl	8005e1c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	0018      	movs	r0, r3
 80058ae:	f7fb fac1 	bl	8000e34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2200      	movs	r2, #0
 80058b6:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	691b      	ldr	r3, [r3, #16]
 80058be:	2204      	movs	r2, #4
 80058c0:	4013      	ands	r3, r2
 80058c2:	2b04      	cmp	r3, #4
 80058c4:	d125      	bne.n	8005912 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	68db      	ldr	r3, [r3, #12]
 80058cc:	2204      	movs	r2, #4
 80058ce:	4013      	ands	r3, r2
 80058d0:	2b04      	cmp	r3, #4
 80058d2:	d11e      	bne.n	8005912 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	2205      	movs	r2, #5
 80058da:	4252      	negs	r2, r2
 80058dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	2202      	movs	r2, #2
 80058e2:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	699a      	ldr	r2, [r3, #24]
 80058ea:	23c0      	movs	r3, #192	; 0xc0
 80058ec:	009b      	lsls	r3, r3, #2
 80058ee:	4013      	ands	r3, r2
 80058f0:	d004      	beq.n	80058fc <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	0018      	movs	r0, r3
 80058f6:	f000 fa99 	bl	8005e2c <HAL_TIM_IC_CaptureCallback>
 80058fa:	e007      	b.n	800590c <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	0018      	movs	r0, r3
 8005900:	f000 fa8c 	bl	8005e1c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	0018      	movs	r0, r3
 8005908:	f7fb fa94 	bl	8000e34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2200      	movs	r2, #0
 8005910:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	691b      	ldr	r3, [r3, #16]
 8005918:	2208      	movs	r2, #8
 800591a:	4013      	ands	r3, r2
 800591c:	2b08      	cmp	r3, #8
 800591e:	d124      	bne.n	800596a <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	68db      	ldr	r3, [r3, #12]
 8005926:	2208      	movs	r2, #8
 8005928:	4013      	ands	r3, r2
 800592a:	2b08      	cmp	r3, #8
 800592c:	d11d      	bne.n	800596a <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	2209      	movs	r2, #9
 8005934:	4252      	negs	r2, r2
 8005936:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2204      	movs	r2, #4
 800593c:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	69db      	ldr	r3, [r3, #28]
 8005944:	2203      	movs	r2, #3
 8005946:	4013      	ands	r3, r2
 8005948:	d004      	beq.n	8005954 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	0018      	movs	r0, r3
 800594e:	f000 fa6d 	bl	8005e2c <HAL_TIM_IC_CaptureCallback>
 8005952:	e007      	b.n	8005964 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	0018      	movs	r0, r3
 8005958:	f000 fa60 	bl	8005e1c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	0018      	movs	r0, r3
 8005960:	f7fb fa68 	bl	8000e34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2200      	movs	r2, #0
 8005968:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	691b      	ldr	r3, [r3, #16]
 8005970:	2210      	movs	r2, #16
 8005972:	4013      	ands	r3, r2
 8005974:	2b10      	cmp	r3, #16
 8005976:	d125      	bne.n	80059c4 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	68db      	ldr	r3, [r3, #12]
 800597e:	2210      	movs	r2, #16
 8005980:	4013      	ands	r3, r2
 8005982:	2b10      	cmp	r3, #16
 8005984:	d11e      	bne.n	80059c4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	2211      	movs	r2, #17
 800598c:	4252      	negs	r2, r2
 800598e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2208      	movs	r2, #8
 8005994:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	69da      	ldr	r2, [r3, #28]
 800599c:	23c0      	movs	r3, #192	; 0xc0
 800599e:	009b      	lsls	r3, r3, #2
 80059a0:	4013      	ands	r3, r2
 80059a2:	d004      	beq.n	80059ae <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	0018      	movs	r0, r3
 80059a8:	f000 fa40 	bl	8005e2c <HAL_TIM_IC_CaptureCallback>
 80059ac:	e007      	b.n	80059be <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	0018      	movs	r0, r3
 80059b2:	f000 fa33 	bl	8005e1c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	0018      	movs	r0, r3
 80059ba:	f7fb fa3b 	bl	8000e34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	2200      	movs	r2, #0
 80059c2:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	691b      	ldr	r3, [r3, #16]
 80059ca:	2201      	movs	r2, #1
 80059cc:	4013      	ands	r3, r2
 80059ce:	2b01      	cmp	r3, #1
 80059d0:	d10f      	bne.n	80059f2 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	68db      	ldr	r3, [r3, #12]
 80059d8:	2201      	movs	r2, #1
 80059da:	4013      	ands	r3, r2
 80059dc:	2b01      	cmp	r3, #1
 80059de:	d108      	bne.n	80059f2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	2202      	movs	r2, #2
 80059e6:	4252      	negs	r2, r2
 80059e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	0018      	movs	r0, r3
 80059ee:	f000 fa0d 	bl	8005e0c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	691b      	ldr	r3, [r3, #16]
 80059f8:	2240      	movs	r2, #64	; 0x40
 80059fa:	4013      	ands	r3, r2
 80059fc:	2b40      	cmp	r3, #64	; 0x40
 80059fe:	d10f      	bne.n	8005a20 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	68db      	ldr	r3, [r3, #12]
 8005a06:	2240      	movs	r2, #64	; 0x40
 8005a08:	4013      	ands	r3, r2
 8005a0a:	2b40      	cmp	r3, #64	; 0x40
 8005a0c:	d108      	bne.n	8005a20 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	2241      	movs	r2, #65	; 0x41
 8005a14:	4252      	negs	r2, r2
 8005a16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	0018      	movs	r0, r3
 8005a1c:	f000 fa16 	bl	8005e4c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005a20:	46c0      	nop			; (mov r8, r8)
 8005a22:	46bd      	mov	sp, r7
 8005a24:	b002      	add	sp, #8
 8005a26:	bd80      	pop	{r7, pc}

08005a28 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	b086      	sub	sp, #24
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	60f8      	str	r0, [r7, #12]
 8005a30:	60b9      	str	r1, [r7, #8]
 8005a32:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005a34:	2317      	movs	r3, #23
 8005a36:	18fb      	adds	r3, r7, r3
 8005a38:	2200      	movs	r2, #0
 8005a3a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	2238      	movs	r2, #56	; 0x38
 8005a40:	5c9b      	ldrb	r3, [r3, r2]
 8005a42:	2b01      	cmp	r3, #1
 8005a44:	d101      	bne.n	8005a4a <HAL_TIM_OC_ConfigChannel+0x22>
 8005a46:	2302      	movs	r3, #2
 8005a48:	e042      	b.n	8005ad0 <HAL_TIM_OC_ConfigChannel+0xa8>
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	2238      	movs	r2, #56	; 0x38
 8005a4e:	2101      	movs	r1, #1
 8005a50:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2b0c      	cmp	r3, #12
 8005a56:	d027      	beq.n	8005aa8 <HAL_TIM_OC_ConfigChannel+0x80>
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2b0c      	cmp	r3, #12
 8005a5c:	d82c      	bhi.n	8005ab8 <HAL_TIM_OC_ConfigChannel+0x90>
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	2b08      	cmp	r3, #8
 8005a62:	d019      	beq.n	8005a98 <HAL_TIM_OC_ConfigChannel+0x70>
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2b08      	cmp	r3, #8
 8005a68:	d826      	bhi.n	8005ab8 <HAL_TIM_OC_ConfigChannel+0x90>
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d003      	beq.n	8005a78 <HAL_TIM_OC_ConfigChannel+0x50>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2b04      	cmp	r3, #4
 8005a74:	d008      	beq.n	8005a88 <HAL_TIM_OC_ConfigChannel+0x60>
 8005a76:	e01f      	b.n	8005ab8 <HAL_TIM_OC_ConfigChannel+0x90>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	68ba      	ldr	r2, [r7, #8]
 8005a7e:	0011      	movs	r1, r2
 8005a80:	0018      	movs	r0, r3
 8005a82:	f000 fb1b 	bl	80060bc <TIM_OC1_SetConfig>
      break;
 8005a86:	e01c      	b.n	8005ac2 <HAL_TIM_OC_ConfigChannel+0x9a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	68ba      	ldr	r2, [r7, #8]
 8005a8e:	0011      	movs	r1, r2
 8005a90:	0018      	movs	r0, r3
 8005a92:	f000 fb4f 	bl	8006134 <TIM_OC2_SetConfig>
      break;
 8005a96:	e014      	b.n	8005ac2 <HAL_TIM_OC_ConfigChannel+0x9a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	68ba      	ldr	r2, [r7, #8]
 8005a9e:	0011      	movs	r1, r2
 8005aa0:	0018      	movs	r0, r3
 8005aa2:	f000 fb89 	bl	80061b8 <TIM_OC3_SetConfig>
      break;
 8005aa6:	e00c      	b.n	8005ac2 <HAL_TIM_OC_ConfigChannel+0x9a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	68ba      	ldr	r2, [r7, #8]
 8005aae:	0011      	movs	r1, r2
 8005ab0:	0018      	movs	r0, r3
 8005ab2:	f000 fbc1 	bl	8006238 <TIM_OC4_SetConfig>
      break;
 8005ab6:	e004      	b.n	8005ac2 <HAL_TIM_OC_ConfigChannel+0x9a>
    }

    default:
      status = HAL_ERROR;
 8005ab8:	2317      	movs	r3, #23
 8005aba:	18fb      	adds	r3, r7, r3
 8005abc:	2201      	movs	r2, #1
 8005abe:	701a      	strb	r2, [r3, #0]
      break;
 8005ac0:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	2238      	movs	r2, #56	; 0x38
 8005ac6:	2100      	movs	r1, #0
 8005ac8:	5499      	strb	r1, [r3, r2]

  return status;
 8005aca:	2317      	movs	r3, #23
 8005acc:	18fb      	adds	r3, r7, r3
 8005ace:	781b      	ldrb	r3, [r3, #0]
}
 8005ad0:	0018      	movs	r0, r3
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	b006      	add	sp, #24
 8005ad6:	bd80      	pop	{r7, pc}

08005ad8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b086      	sub	sp, #24
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	60f8      	str	r0, [r7, #12]
 8005ae0:	60b9      	str	r1, [r7, #8]
 8005ae2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005ae4:	2317      	movs	r3, #23
 8005ae6:	18fb      	adds	r3, r7, r3
 8005ae8:	2200      	movs	r2, #0
 8005aea:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	2238      	movs	r2, #56	; 0x38
 8005af0:	5c9b      	ldrb	r3, [r3, r2]
 8005af2:	2b01      	cmp	r3, #1
 8005af4:	d101      	bne.n	8005afa <HAL_TIM_PWM_ConfigChannel+0x22>
 8005af6:	2302      	movs	r3, #2
 8005af8:	e0ad      	b.n	8005c56 <HAL_TIM_PWM_ConfigChannel+0x17e>
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	2238      	movs	r2, #56	; 0x38
 8005afe:	2101      	movs	r1, #1
 8005b00:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2b0c      	cmp	r3, #12
 8005b06:	d100      	bne.n	8005b0a <HAL_TIM_PWM_ConfigChannel+0x32>
 8005b08:	e076      	b.n	8005bf8 <HAL_TIM_PWM_ConfigChannel+0x120>
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2b0c      	cmp	r3, #12
 8005b0e:	d900      	bls.n	8005b12 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8005b10:	e095      	b.n	8005c3e <HAL_TIM_PWM_ConfigChannel+0x166>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	2b08      	cmp	r3, #8
 8005b16:	d04e      	beq.n	8005bb6 <HAL_TIM_PWM_ConfigChannel+0xde>
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2b08      	cmp	r3, #8
 8005b1c:	d900      	bls.n	8005b20 <HAL_TIM_PWM_ConfigChannel+0x48>
 8005b1e:	e08e      	b.n	8005c3e <HAL_TIM_PWM_ConfigChannel+0x166>
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d003      	beq.n	8005b2e <HAL_TIM_PWM_ConfigChannel+0x56>
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	2b04      	cmp	r3, #4
 8005b2a:	d021      	beq.n	8005b70 <HAL_TIM_PWM_ConfigChannel+0x98>
 8005b2c:	e087      	b.n	8005c3e <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	68ba      	ldr	r2, [r7, #8]
 8005b34:	0011      	movs	r1, r2
 8005b36:	0018      	movs	r0, r3
 8005b38:	f000 fac0 	bl	80060bc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	699a      	ldr	r2, [r3, #24]
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	2108      	movs	r1, #8
 8005b48:	430a      	orrs	r2, r1
 8005b4a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	699a      	ldr	r2, [r3, #24]
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	2104      	movs	r1, #4
 8005b58:	438a      	bics	r2, r1
 8005b5a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	6999      	ldr	r1, [r3, #24]
 8005b62:	68bb      	ldr	r3, [r7, #8]
 8005b64:	68da      	ldr	r2, [r3, #12]
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	430a      	orrs	r2, r1
 8005b6c:	619a      	str	r2, [r3, #24]
      break;
 8005b6e:	e06b      	b.n	8005c48 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	68ba      	ldr	r2, [r7, #8]
 8005b76:	0011      	movs	r1, r2
 8005b78:	0018      	movs	r0, r3
 8005b7a:	f000 fadb 	bl	8006134 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	699a      	ldr	r2, [r3, #24]
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	2180      	movs	r1, #128	; 0x80
 8005b8a:	0109      	lsls	r1, r1, #4
 8005b8c:	430a      	orrs	r2, r1
 8005b8e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	699a      	ldr	r2, [r3, #24]
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	4931      	ldr	r1, [pc, #196]	; (8005c60 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8005b9c:	400a      	ands	r2, r1
 8005b9e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	6999      	ldr	r1, [r3, #24]
 8005ba6:	68bb      	ldr	r3, [r7, #8]
 8005ba8:	68db      	ldr	r3, [r3, #12]
 8005baa:	021a      	lsls	r2, r3, #8
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	430a      	orrs	r2, r1
 8005bb2:	619a      	str	r2, [r3, #24]
      break;
 8005bb4:	e048      	b.n	8005c48 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	68ba      	ldr	r2, [r7, #8]
 8005bbc:	0011      	movs	r1, r2
 8005bbe:	0018      	movs	r0, r3
 8005bc0:	f000 fafa 	bl	80061b8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	69da      	ldr	r2, [r3, #28]
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	2108      	movs	r1, #8
 8005bd0:	430a      	orrs	r2, r1
 8005bd2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	69da      	ldr	r2, [r3, #28]
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	2104      	movs	r1, #4
 8005be0:	438a      	bics	r2, r1
 8005be2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	69d9      	ldr	r1, [r3, #28]
 8005bea:	68bb      	ldr	r3, [r7, #8]
 8005bec:	68da      	ldr	r2, [r3, #12]
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	430a      	orrs	r2, r1
 8005bf4:	61da      	str	r2, [r3, #28]
      break;
 8005bf6:	e027      	b.n	8005c48 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	68ba      	ldr	r2, [r7, #8]
 8005bfe:	0011      	movs	r1, r2
 8005c00:	0018      	movs	r0, r3
 8005c02:	f000 fb19 	bl	8006238 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	69da      	ldr	r2, [r3, #28]
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	2180      	movs	r1, #128	; 0x80
 8005c12:	0109      	lsls	r1, r1, #4
 8005c14:	430a      	orrs	r2, r1
 8005c16:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	69da      	ldr	r2, [r3, #28]
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	490f      	ldr	r1, [pc, #60]	; (8005c60 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8005c24:	400a      	ands	r2, r1
 8005c26:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	69d9      	ldr	r1, [r3, #28]
 8005c2e:	68bb      	ldr	r3, [r7, #8]
 8005c30:	68db      	ldr	r3, [r3, #12]
 8005c32:	021a      	lsls	r2, r3, #8
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	430a      	orrs	r2, r1
 8005c3a:	61da      	str	r2, [r3, #28]
      break;
 8005c3c:	e004      	b.n	8005c48 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8005c3e:	2317      	movs	r3, #23
 8005c40:	18fb      	adds	r3, r7, r3
 8005c42:	2201      	movs	r2, #1
 8005c44:	701a      	strb	r2, [r3, #0]
      break;
 8005c46:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	2238      	movs	r2, #56	; 0x38
 8005c4c:	2100      	movs	r1, #0
 8005c4e:	5499      	strb	r1, [r3, r2]

  return status;
 8005c50:	2317      	movs	r3, #23
 8005c52:	18fb      	adds	r3, r7, r3
 8005c54:	781b      	ldrb	r3, [r3, #0]
}
 8005c56:	0018      	movs	r0, r3
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	b006      	add	sp, #24
 8005c5c:	bd80      	pop	{r7, pc}
 8005c5e:	46c0      	nop			; (mov r8, r8)
 8005c60:	fffffbff 	.word	0xfffffbff

08005c64 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005c64:	b580      	push	{r7, lr}
 8005c66:	b084      	sub	sp, #16
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
 8005c6c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005c6e:	230f      	movs	r3, #15
 8005c70:	18fb      	adds	r3, r7, r3
 8005c72:	2200      	movs	r2, #0
 8005c74:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	2238      	movs	r2, #56	; 0x38
 8005c7a:	5c9b      	ldrb	r3, [r3, r2]
 8005c7c:	2b01      	cmp	r3, #1
 8005c7e:	d101      	bne.n	8005c84 <HAL_TIM_ConfigClockSource+0x20>
 8005c80:	2302      	movs	r3, #2
 8005c82:	e0bc      	b.n	8005dfe <HAL_TIM_ConfigClockSource+0x19a>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2238      	movs	r2, #56	; 0x38
 8005c88:	2101      	movs	r1, #1
 8005c8a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2239      	movs	r2, #57	; 0x39
 8005c90:	2102      	movs	r1, #2
 8005c92:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	689b      	ldr	r3, [r3, #8]
 8005c9a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005c9c:	68bb      	ldr	r3, [r7, #8]
 8005c9e:	2277      	movs	r2, #119	; 0x77
 8005ca0:	4393      	bics	r3, r2
 8005ca2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ca4:	68bb      	ldr	r3, [r7, #8]
 8005ca6:	4a58      	ldr	r2, [pc, #352]	; (8005e08 <HAL_TIM_ConfigClockSource+0x1a4>)
 8005ca8:	4013      	ands	r3, r2
 8005caa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	68ba      	ldr	r2, [r7, #8]
 8005cb2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005cb4:	683b      	ldr	r3, [r7, #0]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	2280      	movs	r2, #128	; 0x80
 8005cba:	0192      	lsls	r2, r2, #6
 8005cbc:	4293      	cmp	r3, r2
 8005cbe:	d040      	beq.n	8005d42 <HAL_TIM_ConfigClockSource+0xde>
 8005cc0:	2280      	movs	r2, #128	; 0x80
 8005cc2:	0192      	lsls	r2, r2, #6
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	d900      	bls.n	8005cca <HAL_TIM_ConfigClockSource+0x66>
 8005cc8:	e088      	b.n	8005ddc <HAL_TIM_ConfigClockSource+0x178>
 8005cca:	2280      	movs	r2, #128	; 0x80
 8005ccc:	0152      	lsls	r2, r2, #5
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d100      	bne.n	8005cd4 <HAL_TIM_ConfigClockSource+0x70>
 8005cd2:	e088      	b.n	8005de6 <HAL_TIM_ConfigClockSource+0x182>
 8005cd4:	2280      	movs	r2, #128	; 0x80
 8005cd6:	0152      	lsls	r2, r2, #5
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d900      	bls.n	8005cde <HAL_TIM_ConfigClockSource+0x7a>
 8005cdc:	e07e      	b.n	8005ddc <HAL_TIM_ConfigClockSource+0x178>
 8005cde:	2b70      	cmp	r3, #112	; 0x70
 8005ce0:	d018      	beq.n	8005d14 <HAL_TIM_ConfigClockSource+0xb0>
 8005ce2:	d900      	bls.n	8005ce6 <HAL_TIM_ConfigClockSource+0x82>
 8005ce4:	e07a      	b.n	8005ddc <HAL_TIM_ConfigClockSource+0x178>
 8005ce6:	2b60      	cmp	r3, #96	; 0x60
 8005ce8:	d04f      	beq.n	8005d8a <HAL_TIM_ConfigClockSource+0x126>
 8005cea:	d900      	bls.n	8005cee <HAL_TIM_ConfigClockSource+0x8a>
 8005cec:	e076      	b.n	8005ddc <HAL_TIM_ConfigClockSource+0x178>
 8005cee:	2b50      	cmp	r3, #80	; 0x50
 8005cf0:	d03b      	beq.n	8005d6a <HAL_TIM_ConfigClockSource+0x106>
 8005cf2:	d900      	bls.n	8005cf6 <HAL_TIM_ConfigClockSource+0x92>
 8005cf4:	e072      	b.n	8005ddc <HAL_TIM_ConfigClockSource+0x178>
 8005cf6:	2b40      	cmp	r3, #64	; 0x40
 8005cf8:	d057      	beq.n	8005daa <HAL_TIM_ConfigClockSource+0x146>
 8005cfa:	d900      	bls.n	8005cfe <HAL_TIM_ConfigClockSource+0x9a>
 8005cfc:	e06e      	b.n	8005ddc <HAL_TIM_ConfigClockSource+0x178>
 8005cfe:	2b30      	cmp	r3, #48	; 0x30
 8005d00:	d063      	beq.n	8005dca <HAL_TIM_ConfigClockSource+0x166>
 8005d02:	d86b      	bhi.n	8005ddc <HAL_TIM_ConfigClockSource+0x178>
 8005d04:	2b20      	cmp	r3, #32
 8005d06:	d060      	beq.n	8005dca <HAL_TIM_ConfigClockSource+0x166>
 8005d08:	d868      	bhi.n	8005ddc <HAL_TIM_ConfigClockSource+0x178>
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d05d      	beq.n	8005dca <HAL_TIM_ConfigClockSource+0x166>
 8005d0e:	2b10      	cmp	r3, #16
 8005d10:	d05b      	beq.n	8005dca <HAL_TIM_ConfigClockSource+0x166>
 8005d12:	e063      	b.n	8005ddc <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	6818      	ldr	r0, [r3, #0]
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	6899      	ldr	r1, [r3, #8]
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	685a      	ldr	r2, [r3, #4]
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	68db      	ldr	r3, [r3, #12]
 8005d24:	f000 fb48 	bl	80063b8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	689b      	ldr	r3, [r3, #8]
 8005d2e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005d30:	68bb      	ldr	r3, [r7, #8]
 8005d32:	2277      	movs	r2, #119	; 0x77
 8005d34:	4313      	orrs	r3, r2
 8005d36:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	68ba      	ldr	r2, [r7, #8]
 8005d3e:	609a      	str	r2, [r3, #8]
      break;
 8005d40:	e052      	b.n	8005de8 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6818      	ldr	r0, [r3, #0]
 8005d46:	683b      	ldr	r3, [r7, #0]
 8005d48:	6899      	ldr	r1, [r3, #8]
 8005d4a:	683b      	ldr	r3, [r7, #0]
 8005d4c:	685a      	ldr	r2, [r3, #4]
 8005d4e:	683b      	ldr	r3, [r7, #0]
 8005d50:	68db      	ldr	r3, [r3, #12]
 8005d52:	f000 fb31 	bl	80063b8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	689a      	ldr	r2, [r3, #8]
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	2180      	movs	r1, #128	; 0x80
 8005d62:	01c9      	lsls	r1, r1, #7
 8005d64:	430a      	orrs	r2, r1
 8005d66:	609a      	str	r2, [r3, #8]
      break;
 8005d68:	e03e      	b.n	8005de8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	6818      	ldr	r0, [r3, #0]
 8005d6e:	683b      	ldr	r3, [r7, #0]
 8005d70:	6859      	ldr	r1, [r3, #4]
 8005d72:	683b      	ldr	r3, [r7, #0]
 8005d74:	68db      	ldr	r3, [r3, #12]
 8005d76:	001a      	movs	r2, r3
 8005d78:	f000 faa4 	bl	80062c4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	2150      	movs	r1, #80	; 0x50
 8005d82:	0018      	movs	r0, r3
 8005d84:	f000 fafe 	bl	8006384 <TIM_ITRx_SetConfig>
      break;
 8005d88:	e02e      	b.n	8005de8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6818      	ldr	r0, [r3, #0]
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	6859      	ldr	r1, [r3, #4]
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	68db      	ldr	r3, [r3, #12]
 8005d96:	001a      	movs	r2, r3
 8005d98:	f000 fac2 	bl	8006320 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	2160      	movs	r1, #96	; 0x60
 8005da2:	0018      	movs	r0, r3
 8005da4:	f000 faee 	bl	8006384 <TIM_ITRx_SetConfig>
      break;
 8005da8:	e01e      	b.n	8005de8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	6818      	ldr	r0, [r3, #0]
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	6859      	ldr	r1, [r3, #4]
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	68db      	ldr	r3, [r3, #12]
 8005db6:	001a      	movs	r2, r3
 8005db8:	f000 fa84 	bl	80062c4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	2140      	movs	r1, #64	; 0x40
 8005dc2:	0018      	movs	r0, r3
 8005dc4:	f000 fade 	bl	8006384 <TIM_ITRx_SetConfig>
      break;
 8005dc8:	e00e      	b.n	8005de8 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681a      	ldr	r2, [r3, #0]
 8005dce:	683b      	ldr	r3, [r7, #0]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	0019      	movs	r1, r3
 8005dd4:	0010      	movs	r0, r2
 8005dd6:	f000 fad5 	bl	8006384 <TIM_ITRx_SetConfig>
      break;
 8005dda:	e005      	b.n	8005de8 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8005ddc:	230f      	movs	r3, #15
 8005dde:	18fb      	adds	r3, r7, r3
 8005de0:	2201      	movs	r2, #1
 8005de2:	701a      	strb	r2, [r3, #0]
      break;
 8005de4:	e000      	b.n	8005de8 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8005de6:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2239      	movs	r2, #57	; 0x39
 8005dec:	2101      	movs	r1, #1
 8005dee:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2238      	movs	r2, #56	; 0x38
 8005df4:	2100      	movs	r1, #0
 8005df6:	5499      	strb	r1, [r3, r2]

  return status;
 8005df8:	230f      	movs	r3, #15
 8005dfa:	18fb      	adds	r3, r7, r3
 8005dfc:	781b      	ldrb	r3, [r3, #0]
}
 8005dfe:	0018      	movs	r0, r3
 8005e00:	46bd      	mov	sp, r7
 8005e02:	b004      	add	sp, #16
 8005e04:	bd80      	pop	{r7, pc}
 8005e06:	46c0      	nop			; (mov r8, r8)
 8005e08:	ffff00ff 	.word	0xffff00ff

08005e0c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b082      	sub	sp, #8
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005e14:	46c0      	nop			; (mov r8, r8)
 8005e16:	46bd      	mov	sp, r7
 8005e18:	b002      	add	sp, #8
 8005e1a:	bd80      	pop	{r7, pc}

08005e1c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005e1c:	b580      	push	{r7, lr}
 8005e1e:	b082      	sub	sp, #8
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005e24:	46c0      	nop			; (mov r8, r8)
 8005e26:	46bd      	mov	sp, r7
 8005e28:	b002      	add	sp, #8
 8005e2a:	bd80      	pop	{r7, pc}

08005e2c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005e2c:	b580      	push	{r7, lr}
 8005e2e:	b082      	sub	sp, #8
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005e34:	46c0      	nop			; (mov r8, r8)
 8005e36:	46bd      	mov	sp, r7
 8005e38:	b002      	add	sp, #8
 8005e3a:	bd80      	pop	{r7, pc}

08005e3c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8005e3c:	b580      	push	{r7, lr}
 8005e3e:	b082      	sub	sp, #8
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8005e44:	46c0      	nop			; (mov r8, r8)
 8005e46:	46bd      	mov	sp, r7
 8005e48:	b002      	add	sp, #8
 8005e4a:	bd80      	pop	{r7, pc}

08005e4c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b082      	sub	sp, #8
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005e54:	46c0      	nop			; (mov r8, r8)
 8005e56:	46bd      	mov	sp, r7
 8005e58:	b002      	add	sp, #8
 8005e5a:	bd80      	pop	{r7, pc}

08005e5c <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b082      	sub	sp, #8
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8005e64:	46c0      	nop			; (mov r8, r8)
 8005e66:	46bd      	mov	sp, r7
 8005e68:	b002      	add	sp, #8
 8005e6a:	bd80      	pop	{r7, pc}

08005e6c <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b084      	sub	sp, #16
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e78:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	6a1b      	ldr	r3, [r3, #32]
 8005e7e:	687a      	ldr	r2, [r7, #4]
 8005e80:	429a      	cmp	r2, r3
 8005e82:	d107      	bne.n	8005e94 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	2201      	movs	r2, #1
 8005e88:	761a      	strb	r2, [r3, #24]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	223a      	movs	r2, #58	; 0x3a
 8005e8e:	2101      	movs	r1, #1
 8005e90:	5499      	strb	r1, [r3, r2]
 8005e92:	e02a      	b.n	8005eea <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e98:	687a      	ldr	r2, [r7, #4]
 8005e9a:	429a      	cmp	r2, r3
 8005e9c:	d107      	bne.n	8005eae <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	2202      	movs	r2, #2
 8005ea2:	761a      	strb	r2, [r3, #24]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	223b      	movs	r2, #59	; 0x3b
 8005ea8:	2101      	movs	r1, #1
 8005eaa:	5499      	strb	r1, [r3, r2]
 8005eac:	e01d      	b.n	8005eea <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005eb2:	687a      	ldr	r2, [r7, #4]
 8005eb4:	429a      	cmp	r2, r3
 8005eb6:	d107      	bne.n	8005ec8 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	2204      	movs	r2, #4
 8005ebc:	761a      	strb	r2, [r3, #24]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	223c      	movs	r2, #60	; 0x3c
 8005ec2:	2101      	movs	r1, #1
 8005ec4:	5499      	strb	r1, [r3, r2]
 8005ec6:	e010      	b.n	8005eea <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ecc:	687a      	ldr	r2, [r7, #4]
 8005ece:	429a      	cmp	r2, r3
 8005ed0:	d107      	bne.n	8005ee2 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	2208      	movs	r2, #8
 8005ed6:	761a      	strb	r2, [r3, #24]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	223d      	movs	r2, #61	; 0x3d
 8005edc:	2101      	movs	r1, #1
 8005ede:	5499      	strb	r1, [r3, r2]
 8005ee0:	e003      	b.n	8005eea <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	2239      	movs	r2, #57	; 0x39
 8005ee6:	2101      	movs	r1, #1
 8005ee8:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	0018      	movs	r0, r3
 8005eee:	f7ff ffb5 	bl	8005e5c <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	761a      	strb	r2, [r3, #24]
}
 8005ef8:	46c0      	nop			; (mov r8, r8)
 8005efa:	46bd      	mov	sp, r7
 8005efc:	b004      	add	sp, #16
 8005efe:	bd80      	pop	{r7, pc}

08005f00 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8005f00:	b580      	push	{r7, lr}
 8005f02:	b084      	sub	sp, #16
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f0c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	6a1b      	ldr	r3, [r3, #32]
 8005f12:	687a      	ldr	r2, [r7, #4]
 8005f14:	429a      	cmp	r2, r3
 8005f16:	d10b      	bne.n	8005f30 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	2201      	movs	r2, #1
 8005f1c:	761a      	strb	r2, [r3, #24]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	69db      	ldr	r3, [r3, #28]
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d136      	bne.n	8005f94 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	223a      	movs	r2, #58	; 0x3a
 8005f2a:	2101      	movs	r1, #1
 8005f2c:	5499      	strb	r1, [r3, r2]
 8005f2e:	e031      	b.n	8005f94 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f34:	687a      	ldr	r2, [r7, #4]
 8005f36:	429a      	cmp	r2, r3
 8005f38:	d10b      	bne.n	8005f52 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	2202      	movs	r2, #2
 8005f3e:	761a      	strb	r2, [r3, #24]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	69db      	ldr	r3, [r3, #28]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d125      	bne.n	8005f94 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	223b      	movs	r2, #59	; 0x3b
 8005f4c:	2101      	movs	r1, #1
 8005f4e:	5499      	strb	r1, [r3, r2]
 8005f50:	e020      	b.n	8005f94 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f56:	687a      	ldr	r2, [r7, #4]
 8005f58:	429a      	cmp	r2, r3
 8005f5a:	d10b      	bne.n	8005f74 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	2204      	movs	r2, #4
 8005f60:	761a      	strb	r2, [r3, #24]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	69db      	ldr	r3, [r3, #28]
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d114      	bne.n	8005f94 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	223c      	movs	r2, #60	; 0x3c
 8005f6e:	2101      	movs	r1, #1
 8005f70:	5499      	strb	r1, [r3, r2]
 8005f72:	e00f      	b.n	8005f94 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f78:	687a      	ldr	r2, [r7, #4]
 8005f7a:	429a      	cmp	r2, r3
 8005f7c:	d10a      	bne.n	8005f94 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	2208      	movs	r2, #8
 8005f82:	761a      	strb	r2, [r3, #24]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	69db      	ldr	r3, [r3, #28]
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d103      	bne.n	8005f94 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	223d      	movs	r2, #61	; 0x3d
 8005f90:	2101      	movs	r1, #1
 8005f92:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	0018      	movs	r0, r3
 8005f98:	f7fa ff4c 	bl	8000e34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	761a      	strb	r2, [r3, #24]
}
 8005fa2:	46c0      	nop			; (mov r8, r8)
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	b004      	add	sp, #16
 8005fa8:	bd80      	pop	{r7, pc}

08005faa <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005faa:	b580      	push	{r7, lr}
 8005fac:	b084      	sub	sp, #16
 8005fae:	af00      	add	r7, sp, #0
 8005fb0:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fb6:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	6a1b      	ldr	r3, [r3, #32]
 8005fbc:	687a      	ldr	r2, [r7, #4]
 8005fbe:	429a      	cmp	r2, r3
 8005fc0:	d103      	bne.n	8005fca <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	2201      	movs	r2, #1
 8005fc6:	761a      	strb	r2, [r3, #24]
 8005fc8:	e019      	b.n	8005ffe <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fce:	687a      	ldr	r2, [r7, #4]
 8005fd0:	429a      	cmp	r2, r3
 8005fd2:	d103      	bne.n	8005fdc <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	2202      	movs	r2, #2
 8005fd8:	761a      	strb	r2, [r3, #24]
 8005fda:	e010      	b.n	8005ffe <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fe0:	687a      	ldr	r2, [r7, #4]
 8005fe2:	429a      	cmp	r2, r3
 8005fe4:	d103      	bne.n	8005fee <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	2204      	movs	r2, #4
 8005fea:	761a      	strb	r2, [r3, #24]
 8005fec:	e007      	b.n	8005ffe <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ff2:	687a      	ldr	r2, [r7, #4]
 8005ff4:	429a      	cmp	r2, r3
 8005ff6:	d102      	bne.n	8005ffe <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	2208      	movs	r2, #8
 8005ffc:	761a      	strb	r2, [r3, #24]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	0018      	movs	r0, r3
 8006002:	f7ff ff1b 	bl	8005e3c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	2200      	movs	r2, #0
 800600a:	761a      	strb	r2, [r3, #24]
}
 800600c:	46c0      	nop			; (mov r8, r8)
 800600e:	46bd      	mov	sp, r7
 8006010:	b004      	add	sp, #16
 8006012:	bd80      	pop	{r7, pc}

08006014 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006014:	b580      	push	{r7, lr}
 8006016:	b084      	sub	sp, #16
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
 800601c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006024:	687a      	ldr	r2, [r7, #4]
 8006026:	2380      	movs	r3, #128	; 0x80
 8006028:	05db      	lsls	r3, r3, #23
 800602a:	429a      	cmp	r2, r3
 800602c:	d007      	beq.n	800603e <TIM_Base_SetConfig+0x2a>
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	4a1f      	ldr	r2, [pc, #124]	; (80060b0 <TIM_Base_SetConfig+0x9c>)
 8006032:	4293      	cmp	r3, r2
 8006034:	d003      	beq.n	800603e <TIM_Base_SetConfig+0x2a>
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	4a1e      	ldr	r2, [pc, #120]	; (80060b4 <TIM_Base_SetConfig+0xa0>)
 800603a:	4293      	cmp	r3, r2
 800603c:	d108      	bne.n	8006050 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	2270      	movs	r2, #112	; 0x70
 8006042:	4393      	bics	r3, r2
 8006044:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	685b      	ldr	r3, [r3, #4]
 800604a:	68fa      	ldr	r2, [r7, #12]
 800604c:	4313      	orrs	r3, r2
 800604e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006050:	687a      	ldr	r2, [r7, #4]
 8006052:	2380      	movs	r3, #128	; 0x80
 8006054:	05db      	lsls	r3, r3, #23
 8006056:	429a      	cmp	r2, r3
 8006058:	d007      	beq.n	800606a <TIM_Base_SetConfig+0x56>
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	4a14      	ldr	r2, [pc, #80]	; (80060b0 <TIM_Base_SetConfig+0x9c>)
 800605e:	4293      	cmp	r3, r2
 8006060:	d003      	beq.n	800606a <TIM_Base_SetConfig+0x56>
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	4a13      	ldr	r2, [pc, #76]	; (80060b4 <TIM_Base_SetConfig+0xa0>)
 8006066:	4293      	cmp	r3, r2
 8006068:	d108      	bne.n	800607c <TIM_Base_SetConfig+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	4a12      	ldr	r2, [pc, #72]	; (80060b8 <TIM_Base_SetConfig+0xa4>)
 800606e:	4013      	ands	r3, r2
 8006070:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006072:	683b      	ldr	r3, [r7, #0]
 8006074:	68db      	ldr	r3, [r3, #12]
 8006076:	68fa      	ldr	r2, [r7, #12]
 8006078:	4313      	orrs	r3, r2
 800607a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	2280      	movs	r2, #128	; 0x80
 8006080:	4393      	bics	r3, r2
 8006082:	001a      	movs	r2, r3
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	691b      	ldr	r3, [r3, #16]
 8006088:	4313      	orrs	r3, r2
 800608a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	68fa      	ldr	r2, [r7, #12]
 8006090:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006092:	683b      	ldr	r3, [r7, #0]
 8006094:	689a      	ldr	r2, [r3, #8]
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800609a:	683b      	ldr	r3, [r7, #0]
 800609c:	681a      	ldr	r2, [r3, #0]
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	2201      	movs	r2, #1
 80060a6:	615a      	str	r2, [r3, #20]
}
 80060a8:	46c0      	nop			; (mov r8, r8)
 80060aa:	46bd      	mov	sp, r7
 80060ac:	b004      	add	sp, #16
 80060ae:	bd80      	pop	{r7, pc}
 80060b0:	40010800 	.word	0x40010800
 80060b4:	40011400 	.word	0x40011400
 80060b8:	fffffcff 	.word	0xfffffcff

080060bc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80060bc:	b580      	push	{r7, lr}
 80060be:	b086      	sub	sp, #24
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	6078      	str	r0, [r7, #4]
 80060c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6a1b      	ldr	r3, [r3, #32]
 80060ca:	2201      	movs	r2, #1
 80060cc:	4393      	bics	r3, r2
 80060ce:	001a      	movs	r2, r3
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	6a1b      	ldr	r3, [r3, #32]
 80060d8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	685b      	ldr	r3, [r3, #4]
 80060de:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	699b      	ldr	r3, [r3, #24]
 80060e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	2270      	movs	r2, #112	; 0x70
 80060ea:	4393      	bics	r3, r2
 80060ec:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	2203      	movs	r2, #3
 80060f2:	4393      	bics	r3, r2
 80060f4:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80060f6:	683b      	ldr	r3, [r7, #0]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	68fa      	ldr	r2, [r7, #12]
 80060fc:	4313      	orrs	r3, r2
 80060fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006100:	697b      	ldr	r3, [r7, #20]
 8006102:	2202      	movs	r2, #2
 8006104:	4393      	bics	r3, r2
 8006106:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	689b      	ldr	r3, [r3, #8]
 800610c:	697a      	ldr	r2, [r7, #20]
 800610e:	4313      	orrs	r3, r2
 8006110:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	693a      	ldr	r2, [r7, #16]
 8006116:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	68fa      	ldr	r2, [r7, #12]
 800611c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	685a      	ldr	r2, [r3, #4]
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	697a      	ldr	r2, [r7, #20]
 800612a:	621a      	str	r2, [r3, #32]
}
 800612c:	46c0      	nop			; (mov r8, r8)
 800612e:	46bd      	mov	sp, r7
 8006130:	b006      	add	sp, #24
 8006132:	bd80      	pop	{r7, pc}

08006134 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006134:	b580      	push	{r7, lr}
 8006136:	b086      	sub	sp, #24
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
 800613c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6a1b      	ldr	r3, [r3, #32]
 8006142:	2210      	movs	r2, #16
 8006144:	4393      	bics	r3, r2
 8006146:	001a      	movs	r2, r3
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	6a1b      	ldr	r3, [r3, #32]
 8006150:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	685b      	ldr	r3, [r3, #4]
 8006156:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	699b      	ldr	r3, [r3, #24]
 800615c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	4a13      	ldr	r2, [pc, #76]	; (80061b0 <TIM_OC2_SetConfig+0x7c>)
 8006162:	4013      	ands	r3, r2
 8006164:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	4a12      	ldr	r2, [pc, #72]	; (80061b4 <TIM_OC2_SetConfig+0x80>)
 800616a:	4013      	ands	r3, r2
 800616c:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800616e:	683b      	ldr	r3, [r7, #0]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	021b      	lsls	r3, r3, #8
 8006174:	68fa      	ldr	r2, [r7, #12]
 8006176:	4313      	orrs	r3, r2
 8006178:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800617a:	697b      	ldr	r3, [r7, #20]
 800617c:	2220      	movs	r2, #32
 800617e:	4393      	bics	r3, r2
 8006180:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	689b      	ldr	r3, [r3, #8]
 8006186:	011b      	lsls	r3, r3, #4
 8006188:	697a      	ldr	r2, [r7, #20]
 800618a:	4313      	orrs	r3, r2
 800618c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	693a      	ldr	r2, [r7, #16]
 8006192:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	68fa      	ldr	r2, [r7, #12]
 8006198:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800619a:	683b      	ldr	r3, [r7, #0]
 800619c:	685a      	ldr	r2, [r3, #4]
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	697a      	ldr	r2, [r7, #20]
 80061a6:	621a      	str	r2, [r3, #32]
}
 80061a8:	46c0      	nop			; (mov r8, r8)
 80061aa:	46bd      	mov	sp, r7
 80061ac:	b006      	add	sp, #24
 80061ae:	bd80      	pop	{r7, pc}
 80061b0:	ffff8fff 	.word	0xffff8fff
 80061b4:	fffffcff 	.word	0xfffffcff

080061b8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80061b8:	b580      	push	{r7, lr}
 80061ba:	b086      	sub	sp, #24
 80061bc:	af00      	add	r7, sp, #0
 80061be:	6078      	str	r0, [r7, #4]
 80061c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6a1b      	ldr	r3, [r3, #32]
 80061c6:	4a1a      	ldr	r2, [pc, #104]	; (8006230 <TIM_OC3_SetConfig+0x78>)
 80061c8:	401a      	ands	r2, r3
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	6a1b      	ldr	r3, [r3, #32]
 80061d2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	685b      	ldr	r3, [r3, #4]
 80061d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	69db      	ldr	r3, [r3, #28]
 80061de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	2270      	movs	r2, #112	; 0x70
 80061e4:	4393      	bics	r3, r2
 80061e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	2203      	movs	r2, #3
 80061ec:	4393      	bics	r3, r2
 80061ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80061f0:	683b      	ldr	r3, [r7, #0]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	68fa      	ldr	r2, [r7, #12]
 80061f6:	4313      	orrs	r3, r2
 80061f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80061fa:	697b      	ldr	r3, [r7, #20]
 80061fc:	4a0d      	ldr	r2, [pc, #52]	; (8006234 <TIM_OC3_SetConfig+0x7c>)
 80061fe:	4013      	ands	r3, r2
 8006200:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	689b      	ldr	r3, [r3, #8]
 8006206:	021b      	lsls	r3, r3, #8
 8006208:	697a      	ldr	r2, [r7, #20]
 800620a:	4313      	orrs	r3, r2
 800620c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	693a      	ldr	r2, [r7, #16]
 8006212:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	68fa      	ldr	r2, [r7, #12]
 8006218:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800621a:	683b      	ldr	r3, [r7, #0]
 800621c:	685a      	ldr	r2, [r3, #4]
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	697a      	ldr	r2, [r7, #20]
 8006226:	621a      	str	r2, [r3, #32]
}
 8006228:	46c0      	nop			; (mov r8, r8)
 800622a:	46bd      	mov	sp, r7
 800622c:	b006      	add	sp, #24
 800622e:	bd80      	pop	{r7, pc}
 8006230:	fffffeff 	.word	0xfffffeff
 8006234:	fffffdff 	.word	0xfffffdff

08006238 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006238:	b580      	push	{r7, lr}
 800623a:	b086      	sub	sp, #24
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
 8006240:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	6a1b      	ldr	r3, [r3, #32]
 8006246:	4a1b      	ldr	r2, [pc, #108]	; (80062b4 <TIM_OC4_SetConfig+0x7c>)
 8006248:	401a      	ands	r2, r3
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6a1b      	ldr	r3, [r3, #32]
 8006252:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	685b      	ldr	r3, [r3, #4]
 8006258:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	69db      	ldr	r3, [r3, #28]
 800625e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	4a15      	ldr	r2, [pc, #84]	; (80062b8 <TIM_OC4_SetConfig+0x80>)
 8006264:	4013      	ands	r3, r2
 8006266:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	4a14      	ldr	r2, [pc, #80]	; (80062bc <TIM_OC4_SetConfig+0x84>)
 800626c:	4013      	ands	r3, r2
 800626e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	021b      	lsls	r3, r3, #8
 8006276:	68fa      	ldr	r2, [r7, #12]
 8006278:	4313      	orrs	r3, r2
 800627a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800627c:	697b      	ldr	r3, [r7, #20]
 800627e:	4a10      	ldr	r2, [pc, #64]	; (80062c0 <TIM_OC4_SetConfig+0x88>)
 8006280:	4013      	ands	r3, r2
 8006282:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	689b      	ldr	r3, [r3, #8]
 8006288:	031b      	lsls	r3, r3, #12
 800628a:	697a      	ldr	r2, [r7, #20]
 800628c:	4313      	orrs	r3, r2
 800628e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	693a      	ldr	r2, [r7, #16]
 8006294:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	68fa      	ldr	r2, [r7, #12]
 800629a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	685a      	ldr	r2, [r3, #4]
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	697a      	ldr	r2, [r7, #20]
 80062a8:	621a      	str	r2, [r3, #32]
}
 80062aa:	46c0      	nop			; (mov r8, r8)
 80062ac:	46bd      	mov	sp, r7
 80062ae:	b006      	add	sp, #24
 80062b0:	bd80      	pop	{r7, pc}
 80062b2:	46c0      	nop			; (mov r8, r8)
 80062b4:	ffffefff 	.word	0xffffefff
 80062b8:	ffff8fff 	.word	0xffff8fff
 80062bc:	fffffcff 	.word	0xfffffcff
 80062c0:	ffffdfff 	.word	0xffffdfff

080062c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80062c4:	b580      	push	{r7, lr}
 80062c6:	b086      	sub	sp, #24
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	60f8      	str	r0, [r7, #12]
 80062cc:	60b9      	str	r1, [r7, #8]
 80062ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	6a1b      	ldr	r3, [r3, #32]
 80062d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	6a1b      	ldr	r3, [r3, #32]
 80062da:	2201      	movs	r2, #1
 80062dc:	4393      	bics	r3, r2
 80062de:	001a      	movs	r2, r3
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	699b      	ldr	r3, [r3, #24]
 80062e8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80062ea:	693b      	ldr	r3, [r7, #16]
 80062ec:	22f0      	movs	r2, #240	; 0xf0
 80062ee:	4393      	bics	r3, r2
 80062f0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	011b      	lsls	r3, r3, #4
 80062f6:	693a      	ldr	r2, [r7, #16]
 80062f8:	4313      	orrs	r3, r2
 80062fa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80062fc:	697b      	ldr	r3, [r7, #20]
 80062fe:	220a      	movs	r2, #10
 8006300:	4393      	bics	r3, r2
 8006302:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006304:	697a      	ldr	r2, [r7, #20]
 8006306:	68bb      	ldr	r3, [r7, #8]
 8006308:	4313      	orrs	r3, r2
 800630a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	693a      	ldr	r2, [r7, #16]
 8006310:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	697a      	ldr	r2, [r7, #20]
 8006316:	621a      	str	r2, [r3, #32]
}
 8006318:	46c0      	nop			; (mov r8, r8)
 800631a:	46bd      	mov	sp, r7
 800631c:	b006      	add	sp, #24
 800631e:	bd80      	pop	{r7, pc}

08006320 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006320:	b580      	push	{r7, lr}
 8006322:	b086      	sub	sp, #24
 8006324:	af00      	add	r7, sp, #0
 8006326:	60f8      	str	r0, [r7, #12]
 8006328:	60b9      	str	r1, [r7, #8]
 800632a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	6a1b      	ldr	r3, [r3, #32]
 8006330:	2210      	movs	r2, #16
 8006332:	4393      	bics	r3, r2
 8006334:	001a      	movs	r2, r3
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	699b      	ldr	r3, [r3, #24]
 800633e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	6a1b      	ldr	r3, [r3, #32]
 8006344:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006346:	697b      	ldr	r3, [r7, #20]
 8006348:	4a0d      	ldr	r2, [pc, #52]	; (8006380 <TIM_TI2_ConfigInputStage+0x60>)
 800634a:	4013      	ands	r3, r2
 800634c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	031b      	lsls	r3, r3, #12
 8006352:	697a      	ldr	r2, [r7, #20]
 8006354:	4313      	orrs	r3, r2
 8006356:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006358:	693b      	ldr	r3, [r7, #16]
 800635a:	22a0      	movs	r2, #160	; 0xa0
 800635c:	4393      	bics	r3, r2
 800635e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006360:	68bb      	ldr	r3, [r7, #8]
 8006362:	011b      	lsls	r3, r3, #4
 8006364:	693a      	ldr	r2, [r7, #16]
 8006366:	4313      	orrs	r3, r2
 8006368:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	697a      	ldr	r2, [r7, #20]
 800636e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	693a      	ldr	r2, [r7, #16]
 8006374:	621a      	str	r2, [r3, #32]
}
 8006376:	46c0      	nop			; (mov r8, r8)
 8006378:	46bd      	mov	sp, r7
 800637a:	b006      	add	sp, #24
 800637c:	bd80      	pop	{r7, pc}
 800637e:	46c0      	nop			; (mov r8, r8)
 8006380:	ffff0fff 	.word	0xffff0fff

08006384 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006384:	b580      	push	{r7, lr}
 8006386:	b084      	sub	sp, #16
 8006388:	af00      	add	r7, sp, #0
 800638a:	6078      	str	r0, [r7, #4]
 800638c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	689b      	ldr	r3, [r3, #8]
 8006392:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	2270      	movs	r2, #112	; 0x70
 8006398:	4393      	bics	r3, r2
 800639a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800639c:	683a      	ldr	r2, [r7, #0]
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	4313      	orrs	r3, r2
 80063a2:	2207      	movs	r2, #7
 80063a4:	4313      	orrs	r3, r2
 80063a6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	68fa      	ldr	r2, [r7, #12]
 80063ac:	609a      	str	r2, [r3, #8]
}
 80063ae:	46c0      	nop			; (mov r8, r8)
 80063b0:	46bd      	mov	sp, r7
 80063b2:	b004      	add	sp, #16
 80063b4:	bd80      	pop	{r7, pc}
	...

080063b8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80063b8:	b580      	push	{r7, lr}
 80063ba:	b086      	sub	sp, #24
 80063bc:	af00      	add	r7, sp, #0
 80063be:	60f8      	str	r0, [r7, #12]
 80063c0:	60b9      	str	r1, [r7, #8]
 80063c2:	607a      	str	r2, [r7, #4]
 80063c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	689b      	ldr	r3, [r3, #8]
 80063ca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80063cc:	697b      	ldr	r3, [r7, #20]
 80063ce:	4a09      	ldr	r2, [pc, #36]	; (80063f4 <TIM_ETR_SetConfig+0x3c>)
 80063d0:	4013      	ands	r3, r2
 80063d2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80063d4:	683b      	ldr	r3, [r7, #0]
 80063d6:	021a      	lsls	r2, r3, #8
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	431a      	orrs	r2, r3
 80063dc:	68bb      	ldr	r3, [r7, #8]
 80063de:	4313      	orrs	r3, r2
 80063e0:	697a      	ldr	r2, [r7, #20]
 80063e2:	4313      	orrs	r3, r2
 80063e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	697a      	ldr	r2, [r7, #20]
 80063ea:	609a      	str	r2, [r3, #8]
}
 80063ec:	46c0      	nop			; (mov r8, r8)
 80063ee:	46bd      	mov	sp, r7
 80063f0:	b006      	add	sp, #24
 80063f2:	bd80      	pop	{r7, pc}
 80063f4:	ffff00ff 	.word	0xffff00ff

080063f8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b086      	sub	sp, #24
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	60f8      	str	r0, [r7, #12]
 8006400:	60b9      	str	r1, [r7, #8]
 8006402:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006404:	68bb      	ldr	r3, [r7, #8]
 8006406:	221f      	movs	r2, #31
 8006408:	4013      	ands	r3, r2
 800640a:	2201      	movs	r2, #1
 800640c:	409a      	lsls	r2, r3
 800640e:	0013      	movs	r3, r2
 8006410:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	6a1b      	ldr	r3, [r3, #32]
 8006416:	697a      	ldr	r2, [r7, #20]
 8006418:	43d2      	mvns	r2, r2
 800641a:	401a      	ands	r2, r3
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	6a1a      	ldr	r2, [r3, #32]
 8006424:	68bb      	ldr	r3, [r7, #8]
 8006426:	211f      	movs	r1, #31
 8006428:	400b      	ands	r3, r1
 800642a:	6879      	ldr	r1, [r7, #4]
 800642c:	4099      	lsls	r1, r3
 800642e:	000b      	movs	r3, r1
 8006430:	431a      	orrs	r2, r3
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	621a      	str	r2, [r3, #32]
}
 8006436:	46c0      	nop			; (mov r8, r8)
 8006438:	46bd      	mov	sp, r7
 800643a:	b006      	add	sp, #24
 800643c:	bd80      	pop	{r7, pc}
	...

08006440 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006440:	b580      	push	{r7, lr}
 8006442:	b084      	sub	sp, #16
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
 8006448:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	2238      	movs	r2, #56	; 0x38
 800644e:	5c9b      	ldrb	r3, [r3, r2]
 8006450:	2b01      	cmp	r3, #1
 8006452:	d101      	bne.n	8006458 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006454:	2302      	movs	r3, #2
 8006456:	e042      	b.n	80064de <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2238      	movs	r2, #56	; 0x38
 800645c:	2101      	movs	r1, #1
 800645e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2239      	movs	r2, #57	; 0x39
 8006464:	2102      	movs	r1, #2
 8006466:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	685b      	ldr	r3, [r3, #4]
 800646e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	689b      	ldr	r3, [r3, #8]
 8006476:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	2270      	movs	r2, #112	; 0x70
 800647c:	4393      	bics	r3, r2
 800647e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006480:	683b      	ldr	r3, [r7, #0]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	68fa      	ldr	r2, [r7, #12]
 8006486:	4313      	orrs	r3, r2
 8006488:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	68fa      	ldr	r2, [r7, #12]
 8006490:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681a      	ldr	r2, [r3, #0]
 8006496:	2380      	movs	r3, #128	; 0x80
 8006498:	05db      	lsls	r3, r3, #23
 800649a:	429a      	cmp	r2, r3
 800649c:	d009      	beq.n	80064b2 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	4a11      	ldr	r2, [pc, #68]	; (80064e8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80064a4:	4293      	cmp	r3, r2
 80064a6:	d004      	beq.n	80064b2 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	4a0f      	ldr	r2, [pc, #60]	; (80064ec <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80064ae:	4293      	cmp	r3, r2
 80064b0:	d10c      	bne.n	80064cc <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80064b2:	68bb      	ldr	r3, [r7, #8]
 80064b4:	2280      	movs	r2, #128	; 0x80
 80064b6:	4393      	bics	r3, r2
 80064b8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80064ba:	683b      	ldr	r3, [r7, #0]
 80064bc:	685b      	ldr	r3, [r3, #4]
 80064be:	68ba      	ldr	r2, [r7, #8]
 80064c0:	4313      	orrs	r3, r2
 80064c2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	68ba      	ldr	r2, [r7, #8]
 80064ca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	2239      	movs	r2, #57	; 0x39
 80064d0:	2101      	movs	r1, #1
 80064d2:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	2238      	movs	r2, #56	; 0x38
 80064d8:	2100      	movs	r1, #0
 80064da:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80064dc:	2300      	movs	r3, #0
}
 80064de:	0018      	movs	r0, r3
 80064e0:	46bd      	mov	sp, r7
 80064e2:	b004      	add	sp, #16
 80064e4:	bd80      	pop	{r7, pc}
 80064e6:	46c0      	nop			; (mov r8, r8)
 80064e8:	40010800 	.word	0x40010800
 80064ec:	40011400 	.word	0x40011400

080064f0 <__libc_init_array>:
 80064f0:	b570      	push	{r4, r5, r6, lr}
 80064f2:	2600      	movs	r6, #0
 80064f4:	4d0c      	ldr	r5, [pc, #48]	; (8006528 <__libc_init_array+0x38>)
 80064f6:	4c0d      	ldr	r4, [pc, #52]	; (800652c <__libc_init_array+0x3c>)
 80064f8:	1b64      	subs	r4, r4, r5
 80064fa:	10a4      	asrs	r4, r4, #2
 80064fc:	42a6      	cmp	r6, r4
 80064fe:	d109      	bne.n	8006514 <__libc_init_array+0x24>
 8006500:	2600      	movs	r6, #0
 8006502:	f000 f821 	bl	8006548 <_init>
 8006506:	4d0a      	ldr	r5, [pc, #40]	; (8006530 <__libc_init_array+0x40>)
 8006508:	4c0a      	ldr	r4, [pc, #40]	; (8006534 <__libc_init_array+0x44>)
 800650a:	1b64      	subs	r4, r4, r5
 800650c:	10a4      	asrs	r4, r4, #2
 800650e:	42a6      	cmp	r6, r4
 8006510:	d105      	bne.n	800651e <__libc_init_array+0x2e>
 8006512:	bd70      	pop	{r4, r5, r6, pc}
 8006514:	00b3      	lsls	r3, r6, #2
 8006516:	58eb      	ldr	r3, [r5, r3]
 8006518:	4798      	blx	r3
 800651a:	3601      	adds	r6, #1
 800651c:	e7ee      	b.n	80064fc <__libc_init_array+0xc>
 800651e:	00b3      	lsls	r3, r6, #2
 8006520:	58eb      	ldr	r3, [r5, r3]
 8006522:	4798      	blx	r3
 8006524:	3601      	adds	r6, #1
 8006526:	e7f2      	b.n	800650e <__libc_init_array+0x1e>
 8006528:	0800659c 	.word	0x0800659c
 800652c:	0800659c 	.word	0x0800659c
 8006530:	0800659c 	.word	0x0800659c
 8006534:	080065a0 	.word	0x080065a0

08006538 <memset>:
 8006538:	0003      	movs	r3, r0
 800653a:	1882      	adds	r2, r0, r2
 800653c:	4293      	cmp	r3, r2
 800653e:	d100      	bne.n	8006542 <memset+0xa>
 8006540:	4770      	bx	lr
 8006542:	7019      	strb	r1, [r3, #0]
 8006544:	3301      	adds	r3, #1
 8006546:	e7f9      	b.n	800653c <memset+0x4>

08006548 <_init>:
 8006548:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800654a:	46c0      	nop			; (mov r8, r8)
 800654c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800654e:	bc08      	pop	{r3}
 8006550:	469e      	mov	lr, r3
 8006552:	4770      	bx	lr

08006554 <_fini>:
 8006554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006556:	46c0      	nop			; (mov r8, r8)
 8006558:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800655a:	bc08      	pop	{r3}
 800655c:	469e      	mov	lr, r3
 800655e:	4770      	bx	lr
