int F_1 ( struct V_1 * V_2 )\r\n{\r\nint V_3 = 0 ;\r\nstruct V_4 * V_5 ;\r\nstruct V_1 * * V_6 = & V_7 ;\r\nwhile ( * V_6 )\r\nV_6 = & ( * V_6 ) -> V_8 ;\r\n* V_6 = V_2 ;\r\nif ( ! V_2 -> V_9 )\r\nreturn 0 ;\r\nF_2 (root, &acpi_pci_roots, node) {\r\nV_2 -> V_9 ( V_5 -> V_10 -> V_11 ) ;\r\nV_3 ++ ;\r\n}\r\nreturn V_3 ;\r\n}\r\nvoid F_3 ( struct V_1 * V_2 )\r\n{\r\nstruct V_4 * V_5 ;\r\nstruct V_1 * * V_6 = & V_7 ;\r\nwhile ( * V_6 ) {\r\nif ( * V_6 == V_2 )\r\nbreak;\r\nV_6 = & ( * V_6 ) -> V_8 ;\r\n}\r\nF_4 ( ! * V_6 ) ;\r\n* V_6 = ( * V_6 ) -> V_8 ;\r\nif ( ! V_2 -> remove )\r\nreturn;\r\nF_2 (root, &acpi_pci_roots, node)\r\nV_2 -> remove ( V_5 -> V_10 -> V_11 ) ;\r\n}\r\nT_1 F_5 ( unsigned int V_12 , unsigned int V_13 )\r\n{\r\nstruct V_4 * V_5 ;\r\nF_2 (root, &acpi_pci_roots, node)\r\nif ( ( V_5 -> V_14 == ( V_15 ) V_12 ) &&\r\n( V_5 -> V_16 . V_17 == ( V_15 ) V_13 ) )\r\nreturn V_5 -> V_10 -> V_11 ;\r\nreturn NULL ;\r\n}\r\nint F_6 ( T_1 V_11 )\r\n{\r\nint V_18 ;\r\nstruct V_19 * V_10 ;\r\nV_18 = F_7 ( V_11 , & V_10 ) ;\r\nif ( V_18 )\r\nreturn 0 ;\r\nV_18 = F_8 ( V_10 , V_20 ) ;\r\nif ( V_18 )\r\nreturn 0 ;\r\nelse\r\nreturn 1 ;\r\n}\r\nstatic T_2\r\nF_9 ( struct V_21 * V_22 , void * V_23 )\r\n{\r\nstruct V_22 * V_24 = V_23 ;\r\nstruct V_25 V_26 ;\r\nif ( V_22 -> type != V_27 &&\r\nV_22 -> type != V_28 &&\r\nV_22 -> type != V_29 )\r\nreturn V_30 ;\r\nF_10 ( V_22 , & V_26 ) ;\r\nif ( ( V_26 . V_31 > 0 ) &&\r\n( V_26 . V_32 == V_33 ) ) {\r\nV_24 -> V_17 = V_26 . V_34 ;\r\nV_24 -> V_35 = V_26 . V_34 + V_26 . V_31 - 1 ;\r\n}\r\nreturn V_30 ;\r\n}\r\nstatic T_2 F_11 ( T_1 V_11 ,\r\nstruct V_22 * V_24 )\r\n{\r\nT_2 V_36 ;\r\nV_24 -> V_17 = - 1 ;\r\nV_36 =\r\nF_12 ( V_11 , V_37 ,\r\nF_9 , V_24 ) ;\r\nif ( F_13 ( V_36 ) )\r\nreturn V_36 ;\r\nif ( V_24 -> V_17 == - 1 )\r\nreturn V_38 ;\r\nreturn V_30 ;\r\n}\r\nstatic void F_14 ( struct V_19 * V_10 )\r\n{\r\nint V_36 ;\r\nstruct V_19 * V_39 = NULL ;\r\nif ( V_10 -> V_40 . V_41 )\r\nif ( V_10 -> V_42 && V_10 -> V_42 -> V_43 . V_44 ) {\r\nV_36 = V_10 -> V_42 -> V_43 . V_44 ( V_10 ) ;\r\nif ( ! V_36 ) {\r\nF_2 (child, &device->children, node)\r\nF_14 ( V_39 ) ;\r\n}\r\n}\r\n}\r\nstatic T_2 F_15 ( T_1 V_11 ,\r\nconst T_3 * V_45 , T_3 * V_46 )\r\n{\r\nstruct V_47 V_48 = {\r\n. V_49 = V_50 ,\r\n. V_51 = 1 ,\r\n. V_52 . V_53 = 12 ,\r\n. V_52 . V_54 = ( void * ) V_45 ,\r\n} ;\r\nT_2 V_36 ;\r\nV_36 = F_16 ( V_11 , & V_48 ) ;\r\nif ( F_17 ( V_36 ) ) {\r\n* V_46 = * ( ( T_3 * ) ( V_48 . V_18 . V_54 + 8 ) ) ;\r\nF_18 ( V_48 . V_18 . V_54 ) ;\r\n}\r\nreturn V_36 ;\r\n}\r\nstatic T_2 F_19 ( struct V_4 * V_5 ,\r\nT_3 V_55 ,\r\nT_3 * V_56 )\r\n{\r\nT_2 V_36 ;\r\nT_3 V_57 , V_45 [ 3 ] ;\r\nV_55 &= V_58 ;\r\nV_55 |= V_5 -> V_59 ;\r\nV_45 [ V_60 ] = V_61 ;\r\nV_45 [ V_62 ] = V_55 ;\r\nif ( V_56 ) {\r\n* V_56 &= V_63 ;\r\nV_45 [ V_64 ] = * V_56 | V_5 -> V_65 ;\r\n} else {\r\nV_45 [ V_64 ] = V_63 ;\r\n}\r\nV_36 = F_15 ( V_5 -> V_10 -> V_11 , V_45 , & V_57 ) ;\r\nif ( F_17 ( V_36 ) ) {\r\nV_5 -> V_59 = V_55 ;\r\nif ( V_56 )\r\n* V_56 = V_57 ;\r\n}\r\nreturn V_36 ;\r\n}\r\nstatic T_2 F_20 ( struct V_4 * V_5 , T_3 V_40 )\r\n{\r\nT_2 V_36 ;\r\nT_1 V_66 ;\r\nV_36 = F_21 ( V_5 -> V_10 -> V_11 , L_1 , & V_66 ) ;\r\nif ( F_13 ( V_36 ) )\r\nreturn V_36 ;\r\nF_22 ( & V_67 ) ;\r\nV_36 = F_19 ( V_5 , V_40 , NULL ) ;\r\nF_23 ( & V_67 ) ;\r\nreturn V_36 ;\r\n}\r\nstruct V_4 * F_24 ( T_1 V_11 )\r\n{\r\nstruct V_4 * V_5 ;\r\nF_2 (root, &acpi_pci_roots, node) {\r\nif ( V_5 -> V_10 -> V_11 == V_11 )\r\nreturn V_5 ;\r\n}\r\nreturn NULL ;\r\n}\r\nstruct V_68 * F_25 ( T_1 V_11 )\r\n{\r\nint V_69 , V_70 ;\r\nunsigned long long V_71 ;\r\nT_2 V_36 ;\r\nT_1 V_72 ;\r\nstruct V_73 * V_74 ;\r\nstruct V_68 * V_75 = NULL ;\r\nstruct V_76 * V_77 , * V_66 ;\r\nstruct V_4 * V_5 ;\r\nF_26 ( V_78 ) ;\r\nV_72 = V_11 ;\r\nwhile ( ! F_6 ( V_72 ) ) {\r\nV_77 = F_27 ( sizeof( struct V_76 ) , V_79 ) ;\r\nif ( ! V_77 )\r\ngoto V_80;\r\nF_28 ( & V_77 -> V_77 ) ;\r\nV_77 -> V_11 = V_72 ;\r\nF_29 ( & V_77 -> V_77 , & V_78 ) ;\r\nV_36 = F_30 ( V_72 , & V_72 ) ;\r\nif ( F_13 ( V_36 ) )\r\ngoto V_80;\r\n}\r\nV_5 = F_24 ( V_72 ) ;\r\nif ( ! V_5 )\r\ngoto V_80;\r\nV_74 = V_5 -> V_13 ;\r\nF_2 (node, &device_list, node) {\r\nT_1 V_81 = V_77 -> V_11 ;\r\nV_36 = F_31 ( V_81 , L_2 , NULL , & V_71 ) ;\r\nif ( F_13 ( V_36 ) )\r\ngoto V_80;\r\nV_69 = ( V_71 >> 16 ) & 0xffff ;\r\nV_70 = V_71 & 0xffff ;\r\nV_75 = F_32 ( V_74 , F_33 ( V_69 , V_70 ) ) ;\r\nif ( ! V_75 || V_81 == V_11 )\r\nbreak;\r\nV_74 = V_75 -> V_82 ;\r\nF_34 ( V_75 ) ;\r\nif ( ! V_74 ) {\r\nF_35 ( & V_75 -> V_69 , L_3 ) ;\r\nV_75 = NULL ;\r\nbreak;\r\n}\r\n}\r\nV_80:\r\nF_36 (node, tmp, &device_list, node)\r\nF_18 ( V_77 ) ;\r\nreturn V_75 ;\r\n}\r\nT_2 F_37 ( T_1 V_11 , T_3 * V_83 , T_3 V_84 )\r\n{\r\nstruct V_4 * V_5 ;\r\nT_2 V_36 ;\r\nT_3 V_85 , V_45 [ 3 ] ;\r\nT_1 V_66 ;\r\nif ( ! V_83 )\r\nreturn V_86 ;\r\nV_85 = * V_83 & V_63 ;\r\nif ( ( V_85 & V_84 ) != V_84 )\r\nreturn V_87 ;\r\nV_5 = F_24 ( V_11 ) ;\r\nif ( ! V_5 )\r\nreturn V_88 ;\r\nV_36 = F_21 ( V_11 , L_1 , & V_66 ) ;\r\nif ( F_13 ( V_36 ) )\r\nreturn V_36 ;\r\nF_22 ( & V_67 ) ;\r\n* V_83 = V_85 | V_5 -> V_65 ;\r\nif ( ( V_5 -> V_65 & V_85 ) == V_85 )\r\ngoto V_80;\r\nwhile ( * V_83 ) {\r\nV_36 = F_19 ( V_5 , V_5 -> V_59 , V_83 ) ;\r\nif ( F_13 ( V_36 ) )\r\ngoto V_80;\r\nif ( V_85 == * V_83 )\r\nbreak;\r\nV_85 = * V_83 ;\r\n}\r\nif ( ( V_85 & V_84 ) != V_84 ) {\r\nV_36 = V_89 ;\r\ngoto V_80;\r\n}\r\nV_45 [ V_60 ] = 0 ;\r\nV_45 [ V_62 ] = V_5 -> V_59 ;\r\nV_45 [ V_64 ] = V_85 ;\r\nV_36 = F_15 ( V_11 , V_45 , V_83 ) ;\r\nif ( F_17 ( V_36 ) )\r\nV_5 -> V_65 = * V_83 ;\r\nV_80:\r\nF_23 ( & V_67 ) ;\r\nreturn V_36 ;\r\n}\r\nstatic int T_4 F_38 ( struct V_19 * V_10 )\r\n{\r\nunsigned long long V_14 , V_13 ;\r\nT_2 V_36 ;\r\nint V_57 ;\r\nstruct V_4 * V_5 ;\r\nT_1 V_11 ;\r\nstruct V_19 * V_39 ;\r\nT_3 V_40 , V_90 ;\r\nV_5 = F_27 ( sizeof( struct V_4 ) , V_79 ) ;\r\nif ( ! V_5 )\r\nreturn - V_91 ;\r\nV_14 = 0 ;\r\nV_36 = F_31 ( V_10 -> V_11 , V_92 , NULL ,\r\n& V_14 ) ;\r\nif ( F_13 ( V_36 ) && V_36 != V_93 ) {\r\nF_39 (KERN_ERR PREFIX L_4 ) ;\r\nV_57 = - V_94 ;\r\ngoto V_35;\r\n}\r\nV_5 -> V_16 . V_40 = V_95 ;\r\nV_36 = F_11 ( V_10 -> V_11 , & V_5 -> V_16 ) ;\r\nif ( F_13 ( V_36 ) ) {\r\nV_5 -> V_16 . V_35 = 0xFF ;\r\nF_39 (KERN_WARNING FW_BUG PREFIX\r\nL_5 ) ;\r\nV_36 = F_31 ( V_10 -> V_11 , V_96 ,\r\nNULL , & V_13 ) ;\r\nif ( F_17 ( V_36 ) )\r\nV_5 -> V_16 . V_17 = V_13 ;\r\nelse if ( V_36 == V_93 )\r\nV_5 -> V_16 . V_17 = 0 ;\r\nelse {\r\nF_39 (KERN_ERR PREFIX L_6 ) ;\r\nV_57 = - V_94 ;\r\ngoto V_35;\r\n}\r\n}\r\nF_28 ( & V_5 -> V_77 ) ;\r\nV_5 -> V_10 = V_10 ;\r\nV_5 -> V_14 = V_14 & 0xFFFF ;\r\nstrcpy ( F_40 ( V_10 ) , V_97 ) ;\r\nstrcpy ( F_41 ( V_10 ) , V_98 ) ;\r\nV_10 -> V_99 = V_5 ;\r\nV_40 = V_90 = V_100 ;\r\nF_20 ( V_5 , V_40 ) ;\r\nF_42 ( & V_5 -> V_77 , & V_101 ) ;\r\nF_39 (KERN_INFO PREFIX L_7 ,\r\nacpi_device_name(device), acpi_device_bid(device),\r\nroot->segment, &root->secondary) ;\r\nV_5 -> V_13 = F_43 ( V_5 ) ;\r\nif ( ! V_5 -> V_13 ) {\r\nF_39 (KERN_ERR PREFIX\r\nL_8 ,\r\nroot->segment, (unsigned int)root->secondary.start) ;\r\nV_57 = - V_94 ;\r\ngoto V_35;\r\n}\r\nV_57 = F_44 ( V_10 ) ;\r\nif ( V_57 )\r\ngoto V_35;\r\nV_36 = F_21 ( V_10 -> V_11 , V_102 , & V_11 ) ;\r\nif ( F_17 ( V_36 ) )\r\nV_57 = F_45 ( V_10 -> V_11 , V_5 -> V_13 ) ;\r\nF_2 (child, &device->children, node)\r\nF_14 ( V_39 ) ;\r\nif ( F_46 ( V_5 -> V_13 -> V_103 ) )\r\nV_40 |= V_104 ;\r\nif ( F_47 () )\r\nV_40 |= V_105 |\r\nV_106 ;\r\nif ( F_48 () )\r\nV_40 |= V_107 ;\r\nif ( V_40 != V_90 )\r\nF_20 ( V_5 , V_40 ) ;\r\nif ( ! V_108\r\n&& ( V_40 & V_109 ) == V_109 ) {\r\nV_40 = V_110\r\n| V_111\r\n| V_112 ;\r\nif ( F_49 () ) {\r\nif ( F_50 () )\r\nF_35 ( V_5 -> V_13 -> V_113 ,\r\nL_9 ) ;\r\nelse\r\nV_40 |= V_114 ;\r\n}\r\nF_51 ( V_5 -> V_13 -> V_113 ,\r\nL_10 , V_40 ) ;\r\nV_36 = F_37 ( V_10 -> V_11 , & V_40 ,\r\nV_110 ) ;\r\nif ( F_17 ( V_36 ) ) {\r\nF_51 ( V_5 -> V_13 -> V_113 ,\r\nL_11 , V_40 ) ;\r\nif ( V_115 . V_116 & V_117 ) {\r\nF_52 ( V_5 -> V_13 ) ;\r\n}\r\n} else {\r\nF_51 ( V_5 -> V_13 -> V_113 ,\r\nL_12\r\nL_13 ,\r\nF_53 ( V_36 ) , V_40 ) ;\r\nF_54 ( L_14\r\nL_15 ) ;\r\nF_55 () ;\r\n}\r\n} else {\r\nF_51 ( V_5 -> V_13 -> V_113 ,\r\nL_16\r\nL_17 , V_40 ) ;\r\n}\r\nF_56 ( V_10 , V_5 -> V_13 ) ;\r\nif ( V_10 -> V_118 . V_40 . V_119 )\r\nF_57 ( V_5 -> V_13 -> V_113 , true ) ;\r\nreturn 0 ;\r\nV_35:\r\nif ( ! F_58 ( & V_5 -> V_77 ) )\r\nF_59 ( & V_5 -> V_77 ) ;\r\nF_18 ( V_5 ) ;\r\nreturn V_57 ;\r\n}\r\nstatic int F_60 ( struct V_19 * V_10 )\r\n{\r\nstruct V_4 * V_5 = F_61 ( V_10 ) ;\r\nF_62 ( V_5 -> V_13 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_63 ( struct V_19 * V_10 , int type )\r\n{\r\nstruct V_4 * V_5 = F_61 ( V_10 ) ;\r\nF_57 ( V_5 -> V_13 -> V_113 , false ) ;\r\nF_64 ( V_10 ) ;\r\nF_18 ( V_5 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_5 F_65 ( void )\r\n{\r\nF_66 () ;\r\nif ( V_120 )\r\nreturn 0 ;\r\nF_67 () ;\r\nif ( F_68 ( & V_121 ) < 0 )\r\nreturn - V_94 ;\r\nreturn 0 ;\r\n}
