// Seed: 1193362919
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    output tri0 id_2,
    output wor id_3,
    input tri id_4,
    input tri0 id_5,
    input tri void id_6,
    output wand id_7,
    input tri1 id_8,
    input tri0 id_9,
    input wor id_10,
    input uwire id_11,
    input wand id_12,
    output tri1 id_13
);
  assign id_2 = id_8;
  reg id_15;
  initial
    if ("");
    else id_15 <= 1 ^ id_1;
  wire id_16 = id_10, id_17, id_18 = 1'b0;
  wire id_19;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri  id_1,
    input  wand id_2,
    input  wire id_3,
    input  wor  id_4
);
  assign id_0 = id_3;
  wire id_6;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_0,
      id_0,
      id_2,
      id_3,
      id_4,
      id_0,
      id_2,
      id_1,
      id_4,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.type_25 = 0;
  wire id_7;
endmodule
