
Cart RFID.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004678  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  08004784  08004784  00014784  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004854  08004854  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08004854  08004854  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004854  08004854  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004854  08004854  00014854  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004858  08004858  00014858  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800485c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000017c  20000070  080048cc  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001ec  080048cc  000201ec  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fb49  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000026e5  00000000  00000000  0002fbe2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f28  00000000  00000000  000322c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e20  00000000  00000000  000331f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019623  00000000  00000000  00034010  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010149  00000000  00000000  0004d633  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008e16e  00000000  00000000  0005d77c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000eb8ea  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000047c8  00000000  00000000  000eb940  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	0800476c 	.word	0x0800476c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	0800476c 	.word	0x0800476c

0800014c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b088      	sub	sp, #32
 8000150:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000152:	f107 0310 	add.w	r3, r7, #16
 8000156:	2200      	movs	r2, #0
 8000158:	601a      	str	r2, [r3, #0]
 800015a:	605a      	str	r2, [r3, #4]
 800015c:	609a      	str	r2, [r3, #8]
 800015e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000160:	4b1d      	ldr	r3, [pc, #116]	; (80001d8 <MX_GPIO_Init+0x8c>)
 8000162:	699b      	ldr	r3, [r3, #24]
 8000164:	4a1c      	ldr	r2, [pc, #112]	; (80001d8 <MX_GPIO_Init+0x8c>)
 8000166:	f043 0320 	orr.w	r3, r3, #32
 800016a:	6193      	str	r3, [r2, #24]
 800016c:	4b1a      	ldr	r3, [pc, #104]	; (80001d8 <MX_GPIO_Init+0x8c>)
 800016e:	699b      	ldr	r3, [r3, #24]
 8000170:	f003 0320 	and.w	r3, r3, #32
 8000174:	60fb      	str	r3, [r7, #12]
 8000176:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000178:	4b17      	ldr	r3, [pc, #92]	; (80001d8 <MX_GPIO_Init+0x8c>)
 800017a:	699b      	ldr	r3, [r3, #24]
 800017c:	4a16      	ldr	r2, [pc, #88]	; (80001d8 <MX_GPIO_Init+0x8c>)
 800017e:	f043 0304 	orr.w	r3, r3, #4
 8000182:	6193      	str	r3, [r2, #24]
 8000184:	4b14      	ldr	r3, [pc, #80]	; (80001d8 <MX_GPIO_Init+0x8c>)
 8000186:	699b      	ldr	r3, [r3, #24]
 8000188:	f003 0304 	and.w	r3, r3, #4
 800018c:	60bb      	str	r3, [r7, #8]
 800018e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000190:	4b11      	ldr	r3, [pc, #68]	; (80001d8 <MX_GPIO_Init+0x8c>)
 8000192:	699b      	ldr	r3, [r3, #24]
 8000194:	4a10      	ldr	r2, [pc, #64]	; (80001d8 <MX_GPIO_Init+0x8c>)
 8000196:	f043 0308 	orr.w	r3, r3, #8
 800019a:	6193      	str	r3, [r2, #24]
 800019c:	4b0e      	ldr	r3, [pc, #56]	; (80001d8 <MX_GPIO_Init+0x8c>)
 800019e:	699b      	ldr	r3, [r3, #24]
 80001a0:	f003 0308 	and.w	r3, r3, #8
 80001a4:	607b      	str	r3, [r7, #4]
 80001a6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80001a8:	2200      	movs	r2, #0
 80001aa:	2110      	movs	r1, #16
 80001ac:	480b      	ldr	r0, [pc, #44]	; (80001dc <MX_GPIO_Init+0x90>)
 80001ae:	f001 f9ad 	bl	800150c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80001b2:	2310      	movs	r3, #16
 80001b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001b6:	2301      	movs	r3, #1
 80001b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001ba:	2300      	movs	r3, #0
 80001bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80001be:	2302      	movs	r3, #2
 80001c0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80001c2:	f107 0310 	add.w	r3, r7, #16
 80001c6:	4619      	mov	r1, r3
 80001c8:	4804      	ldr	r0, [pc, #16]	; (80001dc <MX_GPIO_Init+0x90>)
 80001ca:	f001 f81b 	bl	8001204 <HAL_GPIO_Init>

}
 80001ce:	bf00      	nop
 80001d0:	3720      	adds	r7, #32
 80001d2:	46bd      	mov	sp, r7
 80001d4:	bd80      	pop	{r7, pc}
 80001d6:	bf00      	nop
 80001d8:	40021000 	.word	0x40021000
 80001dc:	40010800 	.word	0x40010800

080001e0 <__io_putchar>:
/* USER CODE END PD */

/* Private macro -------------------------------------------------------------*/
/* USER CODE BEGIN PM */
int __io_putchar(int ch)
{
 80001e0:	b580      	push	{r7, lr}
 80001e2:	b082      	sub	sp, #8
 80001e4:	af00      	add	r7, sp, #0
 80001e6:	6078      	str	r0, [r7, #4]
     while(HAL_OK!=HAL_UART_Transmit(&huart1,(uint8_t *)&ch, 1, 30000))
 80001e8:	bf00      	nop
 80001ea:	1d39      	adds	r1, r7, #4
 80001ec:	f247 5330 	movw	r3, #30000	; 0x7530
 80001f0:	2201      	movs	r2, #1
 80001f2:	4805      	ldr	r0, [pc, #20]	; (8000208 <__io_putchar+0x28>)
 80001f4:	f002 ffeb 	bl	80031ce <HAL_UART_Transmit>
 80001f8:	4603      	mov	r3, r0
 80001fa:	2b00      	cmp	r3, #0
 80001fc:	d1f5      	bne.n	80001ea <__io_putchar+0xa>
     {}
     return ch;
 80001fe:	687b      	ldr	r3, [r7, #4]
}
 8000200:	4618      	mov	r0, r3
 8000202:	3708      	adds	r7, #8
 8000204:	46bd      	mov	sp, r7
 8000206:	bd80      	pop	{r7, pc}
 8000208:	20000194 	.word	0x20000194

0800020c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800020c:	b580      	push	{r7, lr}
 800020e:	b082      	sub	sp, #8
 8000210:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000212:	f000 fe63 	bl	8000edc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000216:	f000 f87d 	bl	8000314 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800021a:	f7ff ff97 	bl	800014c <MX_GPIO_Init>
  MX_SPI1_Init();
 800021e:	f000 fb5b 	bl	80008d8 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8000222:	f000 fdbf 	bl	8000da4 <MX_USART1_UART_Init>
  MX_TIM4_Init();
 8000226:	f000 fce1 	bl	8000bec <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  MFRC522_Init();
 800022a:	f000 faf9 	bl	8000820 <MFRC522_Init>

  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 800022e:	2100      	movs	r1, #0
 8000230:	4830      	ldr	r0, [pc, #192]	; (80002f4 <main+0xe8>)
 8000232:	f002 f911 	bl	8002458 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8000236:	2104      	movs	r1, #4
 8000238:	482e      	ldr	r0, [pc, #184]	; (80002f4 <main+0xe8>)
 800023a:	f002 f90d 	bl	8002458 <HAL_TIM_PWM_Start>

  __HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_1, 0);
 800023e:	4b2d      	ldr	r3, [pc, #180]	; (80002f4 <main+0xe8>)
 8000240:	681b      	ldr	r3, [r3, #0]
 8000242:	2200      	movs	r2, #0
 8000244:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_2, 0);
 8000246:	4b2b      	ldr	r3, [pc, #172]	; (80002f4 <main+0xe8>)
 8000248:	681b      	ldr	r3, [r3, #0]
 800024a:	2200      	movs	r2, #0
 800024c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_Delay(20);
 800024e:	2014      	movs	r0, #20
 8000250:	f000 fea6 	bl	8000fa0 <HAL_Delay>

	  status = MI_ERR;
 8000254:	4b28      	ldr	r3, [pc, #160]	; (80002f8 <main+0xec>)
 8000256:	2202      	movs	r2, #2
 8000258:	701a      	strb	r2, [r3, #0]

	  // Look for the card, return type
	  status = MFRC522_Request(PICC_REQIDL, str);
 800025a:	4928      	ldr	r1, [pc, #160]	; (80002fc <main+0xf0>)
 800025c:	2026      	movs	r0, #38	; 0x26
 800025e:	f000 f965 	bl	800052c <MFRC522_Request>
 8000262:	4603      	mov	r3, r0
 8000264:	461a      	mov	r2, r3
 8000266:	4b24      	ldr	r3, [pc, #144]	; (80002f8 <main+0xec>)
 8000268:	701a      	strb	r2, [r3, #0]

	  // Anti-collision, return the card's 4-byte serial number
	  status = MFRC522_Anticoll(sn);
 800026a:	4825      	ldr	r0, [pc, #148]	; (8000300 <main+0xf4>)
 800026c:	f000 fa52 	bl	8000714 <MFRC522_Anticoll>
 8000270:	4603      	mov	r3, r0
 8000272:	461a      	mov	r2, r3
 8000274:	4b20      	ldr	r3, [pc, #128]	; (80002f8 <main+0xec>)
 8000276:	701a      	strb	r2, [r3, #0]
	  if (status == MI_OK) {
 8000278:	4b1f      	ldr	r3, [pc, #124]	; (80002f8 <main+0xec>)
 800027a:	781b      	ldrb	r3, [r3, #0]
 800027c:	2b00      	cmp	r3, #0
 800027e:	d132      	bne.n	80002e6 <main+0xda>
		  size = sprintf(buff, "%x%x%x%x\r\n", sn[0],sn[1],sn[2],sn[3]);
 8000280:	4b1f      	ldr	r3, [pc, #124]	; (8000300 <main+0xf4>)
 8000282:	781b      	ldrb	r3, [r3, #0]
 8000284:	4619      	mov	r1, r3
 8000286:	4b1e      	ldr	r3, [pc, #120]	; (8000300 <main+0xf4>)
 8000288:	785b      	ldrb	r3, [r3, #1]
 800028a:	4618      	mov	r0, r3
 800028c:	4b1c      	ldr	r3, [pc, #112]	; (8000300 <main+0xf4>)
 800028e:	789b      	ldrb	r3, [r3, #2]
 8000290:	461a      	mov	r2, r3
 8000292:	4b1b      	ldr	r3, [pc, #108]	; (8000300 <main+0xf4>)
 8000294:	78db      	ldrb	r3, [r3, #3]
 8000296:	9301      	str	r3, [sp, #4]
 8000298:	9200      	str	r2, [sp, #0]
 800029a:	4603      	mov	r3, r0
 800029c:	460a      	mov	r2, r1
 800029e:	4919      	ldr	r1, [pc, #100]	; (8000304 <main+0xf8>)
 80002a0:	4819      	ldr	r0, [pc, #100]	; (8000308 <main+0xfc>)
 80002a2:	f003 f949 	bl	8003538 <siprintf>
 80002a6:	4603      	mov	r3, r0
 80002a8:	b2da      	uxtb	r2, r3
 80002aa:	4b18      	ldr	r3, [pc, #96]	; (800030c <main+0x100>)
 80002ac:	701a      	strb	r2, [r3, #0]
		  printf("%s", buff);
 80002ae:	4916      	ldr	r1, [pc, #88]	; (8000308 <main+0xfc>)
 80002b0:	4817      	ldr	r0, [pc, #92]	; (8000310 <main+0x104>)
 80002b2:	f003 f929 	bl	8003508 <iprintf>
		  HAL_Delay(1000);
 80002b6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80002ba:	f000 fe71 	bl	8000fa0 <HAL_Delay>

		  // Cart Door Close
		  __HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_1, 200);
 80002be:	4b0d      	ldr	r3, [pc, #52]	; (80002f4 <main+0xe8>)
 80002c0:	681b      	ldr	r3, [r3, #0]
 80002c2:	22c8      	movs	r2, #200	; 0xc8
 80002c4:	635a      	str	r2, [r3, #52]	; 0x34
		  __HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_2, 200);
 80002c6:	4b0b      	ldr	r3, [pc, #44]	; (80002f4 <main+0xe8>)
 80002c8:	681b      	ldr	r3, [r3, #0]
 80002ca:	22c8      	movs	r2, #200	; 0xc8
 80002cc:	639a      	str	r2, [r3, #56]	; 0x38
		  HAL_Delay(8000);
 80002ce:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 80002d2:	f000 fe65 	bl	8000fa0 <HAL_Delay>
		  __HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_1, 0);
 80002d6:	4b07      	ldr	r3, [pc, #28]	; (80002f4 <main+0xe8>)
 80002d8:	681b      	ldr	r3, [r3, #0]
 80002da:	2200      	movs	r2, #0
 80002dc:	635a      	str	r2, [r3, #52]	; 0x34
		  __HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_2, 0);
 80002de:	4b05      	ldr	r3, [pc, #20]	; (80002f4 <main+0xe8>)
 80002e0:	681b      	ldr	r3, [r3, #0]
 80002e2:	2200      	movs	r2, #0
 80002e4:	639a      	str	r2, [r3, #56]	; 0x38
	  }
	  else {
	  }

	  MFRC522_Halt();
 80002e6:	f000 fadc 	bl	80008a2 <MFRC522_Halt>
	  HAL_Delay(200);
 80002ea:	20c8      	movs	r0, #200	; 0xc8
 80002ec:	f000 fe58 	bl	8000fa0 <HAL_Delay>
	  HAL_Delay(20);
 80002f0:	e7ad      	b.n	800024e <main+0x42>
 80002f2:	bf00      	nop
 80002f4:	2000014c 	.word	0x2000014c
 80002f8:	200000f0 	.word	0x200000f0
 80002fc:	200000e0 	.word	0x200000e0
 8000300:	20000098 	.word	0x20000098
 8000304:	08004784 	.word	0x08004784
 8000308:	2000009c 	.word	0x2000009c
 800030c:	200000df 	.word	0x200000df
 8000310:	08004790 	.word	0x08004790

08000314 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000314:	b580      	push	{r7, lr}
 8000316:	b090      	sub	sp, #64	; 0x40
 8000318:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800031a:	f107 0318 	add.w	r3, r7, #24
 800031e:	2228      	movs	r2, #40	; 0x28
 8000320:	2100      	movs	r1, #0
 8000322:	4618      	mov	r0, r3
 8000324:	f003 f8e8 	bl	80034f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000328:	1d3b      	adds	r3, r7, #4
 800032a:	2200      	movs	r2, #0
 800032c:	601a      	str	r2, [r3, #0]
 800032e:	605a      	str	r2, [r3, #4]
 8000330:	609a      	str	r2, [r3, #8]
 8000332:	60da      	str	r2, [r3, #12]
 8000334:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000336:	2301      	movs	r3, #1
 8000338:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800033a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800033e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000340:	2300      	movs	r3, #0
 8000342:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000344:	2301      	movs	r3, #1
 8000346:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000348:	2302      	movs	r3, #2
 800034a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800034c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000350:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000352:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000356:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000358:	f107 0318 	add.w	r3, r7, #24
 800035c:	4618      	mov	r0, r3
 800035e:	f001 f8ed 	bl	800153c <HAL_RCC_OscConfig>
 8000362:	4603      	mov	r3, r0
 8000364:	2b00      	cmp	r3, #0
 8000366:	d001      	beq.n	800036c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000368:	f000 f819 	bl	800039e <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800036c:	230f      	movs	r3, #15
 800036e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000370:	2302      	movs	r3, #2
 8000372:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000374:	2300      	movs	r3, #0
 8000376:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000378:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800037c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800037e:	2300      	movs	r3, #0
 8000380:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000382:	1d3b      	adds	r3, r7, #4
 8000384:	2102      	movs	r1, #2
 8000386:	4618      	mov	r0, r3
 8000388:	f001 fb58 	bl	8001a3c <HAL_RCC_ClockConfig>
 800038c:	4603      	mov	r3, r0
 800038e:	2b00      	cmp	r3, #0
 8000390:	d001      	beq.n	8000396 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000392:	f000 f804 	bl	800039e <Error_Handler>
  }
}
 8000396:	bf00      	nop
 8000398:	3740      	adds	r7, #64	; 0x40
 800039a:	46bd      	mov	sp, r7
 800039c:	bd80      	pop	{r7, pc}

0800039e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800039e:	b480      	push	{r7}
 80003a0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003a2:	b672      	cpsid	i
}
 80003a4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003a6:	e7fe      	b.n	80003a6 <Error_Handler+0x8>

080003a8 <SPI1SendByte>:
extern void MFRC522_Reset(void);
extern void MFRC522_AntennaOn(void);
extern void MFRC522_AntennaOff(void);
extern void MFRC522_Halt(void);

uint8_t SPI1SendByte(uint8_t data) {
 80003a8:	b580      	push	{r7, lr}
 80003aa:	b086      	sub	sp, #24
 80003ac:	af02      	add	r7, sp, #8
 80003ae:	4603      	mov	r3, r0
 80003b0:	71fb      	strb	r3, [r7, #7]
	unsigned char writeCommand[1];
	unsigned char readValue[1];
	writeCommand[0] = data;
 80003b2:	79fb      	ldrb	r3, [r7, #7]
 80003b4:	733b      	strb	r3, [r7, #12]
	HAL_SPI_TransmitReceive(&hspi1, (uint8_t*)&writeCommand, (uint8_t*)&readValue, 1, 10);
 80003b6:	f107 0208 	add.w	r2, r7, #8
 80003ba:	f107 010c 	add.w	r1, r7, #12
 80003be:	230a      	movs	r3, #10
 80003c0:	9300      	str	r3, [sp, #0]
 80003c2:	2301      	movs	r3, #1
 80003c4:	4803      	ldr	r0, [pc, #12]	; (80003d4 <SPI1SendByte+0x2c>)
 80003c6:	f001 fd57 	bl	8001e78 <HAL_SPI_TransmitReceive>
	return readValue[0];
 80003ca:	7a3b      	ldrb	r3, [r7, #8]
}
 80003cc:	4618      	mov	r0, r3
 80003ce:	3710      	adds	r7, #16
 80003d0:	46bd      	mov	sp, r7
 80003d2:	bd80      	pop	{r7, pc}
 80003d4:	200000f4 	.word	0x200000f4

080003d8 <SPI1_WriteReg>:

void SPI1_WriteReg(uint8_t address, uint8_t value) {
 80003d8:	b580      	push	{r7, lr}
 80003da:	b082      	sub	sp, #8
 80003dc:	af00      	add	r7, sp, #0
 80003de:	4603      	mov	r3, r0
 80003e0:	460a      	mov	r2, r1
 80003e2:	71fb      	strb	r3, [r7, #7]
 80003e4:	4613      	mov	r3, r2
 80003e6:	71bb      	strb	r3, [r7, #6]
	cs_reset();
 80003e8:	2200      	movs	r2, #0
 80003ea:	2110      	movs	r1, #16
 80003ec:	4809      	ldr	r0, [pc, #36]	; (8000414 <SPI1_WriteReg+0x3c>)
 80003ee:	f001 f88d 	bl	800150c <HAL_GPIO_WritePin>
	SPI1SendByte(address);
 80003f2:	79fb      	ldrb	r3, [r7, #7]
 80003f4:	4618      	mov	r0, r3
 80003f6:	f7ff ffd7 	bl	80003a8 <SPI1SendByte>
	SPI1SendByte(value);
 80003fa:	79bb      	ldrb	r3, [r7, #6]
 80003fc:	4618      	mov	r0, r3
 80003fe:	f7ff ffd3 	bl	80003a8 <SPI1SendByte>
	cs_set();
 8000402:	2201      	movs	r2, #1
 8000404:	2110      	movs	r1, #16
 8000406:	4803      	ldr	r0, [pc, #12]	; (8000414 <SPI1_WriteReg+0x3c>)
 8000408:	f001 f880 	bl	800150c <HAL_GPIO_WritePin>
}
 800040c:	bf00      	nop
 800040e:	3708      	adds	r7, #8
 8000410:	46bd      	mov	sp, r7
 8000412:	bd80      	pop	{r7, pc}
 8000414:	40010800 	.word	0x40010800

08000418 <SPI1_ReadReg>:

uint8_t SPI1_ReadReg(uint8_t address) {
 8000418:	b580      	push	{r7, lr}
 800041a:	b084      	sub	sp, #16
 800041c:	af00      	add	r7, sp, #0
 800041e:	4603      	mov	r3, r0
 8000420:	71fb      	strb	r3, [r7, #7]
	uint8_t	val;

	cs_reset();
 8000422:	2200      	movs	r2, #0
 8000424:	2110      	movs	r1, #16
 8000426:	480b      	ldr	r0, [pc, #44]	; (8000454 <SPI1_ReadReg+0x3c>)
 8000428:	f001 f870 	bl	800150c <HAL_GPIO_WritePin>
	SPI1SendByte(address);
 800042c:	79fb      	ldrb	r3, [r7, #7]
 800042e:	4618      	mov	r0, r3
 8000430:	f7ff ffba 	bl	80003a8 <SPI1SendByte>
	val = SPI1SendByte(0x00);
 8000434:	2000      	movs	r0, #0
 8000436:	f7ff ffb7 	bl	80003a8 <SPI1SendByte>
 800043a:	4603      	mov	r3, r0
 800043c:	73fb      	strb	r3, [r7, #15]
	cs_set();
 800043e:	2201      	movs	r2, #1
 8000440:	2110      	movs	r1, #16
 8000442:	4804      	ldr	r0, [pc, #16]	; (8000454 <SPI1_ReadReg+0x3c>)
 8000444:	f001 f862 	bl	800150c <HAL_GPIO_WritePin>
	return val;
 8000448:	7bfb      	ldrb	r3, [r7, #15]
}
 800044a:	4618      	mov	r0, r3
 800044c:	3710      	adds	r7, #16
 800044e:	46bd      	mov	sp, r7
 8000450:	bd80      	pop	{r7, pc}
 8000452:	bf00      	nop
 8000454:	40010800 	.word	0x40010800

08000458 <MFRC522_WriteRegister>:

void MFRC522_WriteRegister(uint8_t addr, uint8_t val) {
 8000458:	b580      	push	{r7, lr}
 800045a:	b082      	sub	sp, #8
 800045c:	af00      	add	r7, sp, #0
 800045e:	4603      	mov	r3, r0
 8000460:	460a      	mov	r2, r1
 8000462:	71fb      	strb	r3, [r7, #7]
 8000464:	4613      	mov	r3, r2
 8000466:	71bb      	strb	r3, [r7, #6]
	addr = (addr << 1) & 0x7E;															// Address format: 0XXXXXX0
 8000468:	79fb      	ldrb	r3, [r7, #7]
 800046a:	005b      	lsls	r3, r3, #1
 800046c:	b2db      	uxtb	r3, r3
 800046e:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8000472:	71fb      	strb	r3, [r7, #7]
  SPI1_WriteReg(addr, val);
 8000474:	79ba      	ldrb	r2, [r7, #6]
 8000476:	79fb      	ldrb	r3, [r7, #7]
 8000478:	4611      	mov	r1, r2
 800047a:	4618      	mov	r0, r3
 800047c:	f7ff ffac 	bl	80003d8 <SPI1_WriteReg>
}
 8000480:	bf00      	nop
 8000482:	3708      	adds	r7, #8
 8000484:	46bd      	mov	sp, r7
 8000486:	bd80      	pop	{r7, pc}

08000488 <MFRC522_ReadRegister>:

uint8_t MFRC522_ReadRegister(uint8_t addr) {
 8000488:	b580      	push	{r7, lr}
 800048a:	b084      	sub	sp, #16
 800048c:	af00      	add	r7, sp, #0
 800048e:	4603      	mov	r3, r0
 8000490:	71fb      	strb	r3, [r7, #7]
	uint8_t val;

	addr = ((addr << 1) & 0x7E) | 0x80;
 8000492:	79fb      	ldrb	r3, [r7, #7]
 8000494:	005b      	lsls	r3, r3, #1
 8000496:	b25b      	sxtb	r3, r3
 8000498:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 800049c:	b25b      	sxtb	r3, r3
 800049e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80004a2:	b25b      	sxtb	r3, r3
 80004a4:	71fb      	strb	r3, [r7, #7]
	val = SPI1_ReadReg(addr);
 80004a6:	79fb      	ldrb	r3, [r7, #7]
 80004a8:	4618      	mov	r0, r3
 80004aa:	f7ff ffb5 	bl	8000418 <SPI1_ReadReg>
 80004ae:	4603      	mov	r3, r0
 80004b0:	73fb      	strb	r3, [r7, #15]
	return val;
 80004b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80004b4:	4618      	mov	r0, r3
 80004b6:	3710      	adds	r7, #16
 80004b8:	46bd      	mov	sp, r7
 80004ba:	bd80      	pop	{r7, pc}

080004bc <MFRC522_SetBitMask>:
		if (CardID[i] != CompareID[i]) return MI_ERR;
	}
	return MI_OK;
}

void MFRC522_SetBitMask(uint8_t reg, uint8_t mask) {
 80004bc:	b580      	push	{r7, lr}
 80004be:	b082      	sub	sp, #8
 80004c0:	af00      	add	r7, sp, #0
 80004c2:	4603      	mov	r3, r0
 80004c4:	460a      	mov	r2, r1
 80004c6:	71fb      	strb	r3, [r7, #7]
 80004c8:	4613      	mov	r3, r2
 80004ca:	71bb      	strb	r3, [r7, #6]
	MFRC522_WriteRegister(reg, MFRC522_ReadRegister(reg) | mask);
 80004cc:	79fb      	ldrb	r3, [r7, #7]
 80004ce:	4618      	mov	r0, r3
 80004d0:	f7ff ffda 	bl	8000488 <MFRC522_ReadRegister>
 80004d4:	4603      	mov	r3, r0
 80004d6:	461a      	mov	r2, r3
 80004d8:	79bb      	ldrb	r3, [r7, #6]
 80004da:	4313      	orrs	r3, r2
 80004dc:	b2da      	uxtb	r2, r3
 80004de:	79fb      	ldrb	r3, [r7, #7]
 80004e0:	4611      	mov	r1, r2
 80004e2:	4618      	mov	r0, r3
 80004e4:	f7ff ffb8 	bl	8000458 <MFRC522_WriteRegister>
}
 80004e8:	bf00      	nop
 80004ea:	3708      	adds	r7, #8
 80004ec:	46bd      	mov	sp, r7
 80004ee:	bd80      	pop	{r7, pc}

080004f0 <MFRC522_ClearBitMask>:

void MFRC522_ClearBitMask(uint8_t reg, uint8_t mask){
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b082      	sub	sp, #8
 80004f4:	af00      	add	r7, sp, #0
 80004f6:	4603      	mov	r3, r0
 80004f8:	460a      	mov	r2, r1
 80004fa:	71fb      	strb	r3, [r7, #7]
 80004fc:	4613      	mov	r3, r2
 80004fe:	71bb      	strb	r3, [r7, #6]
	MFRC522_WriteRegister(reg, MFRC522_ReadRegister(reg) & (~mask));
 8000500:	79fb      	ldrb	r3, [r7, #7]
 8000502:	4618      	mov	r0, r3
 8000504:	f7ff ffc0 	bl	8000488 <MFRC522_ReadRegister>
 8000508:	4603      	mov	r3, r0
 800050a:	b25a      	sxtb	r2, r3
 800050c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000510:	43db      	mvns	r3, r3
 8000512:	b25b      	sxtb	r3, r3
 8000514:	4013      	ands	r3, r2
 8000516:	b25b      	sxtb	r3, r3
 8000518:	b2da      	uxtb	r2, r3
 800051a:	79fb      	ldrb	r3, [r7, #7]
 800051c:	4611      	mov	r1, r2
 800051e:	4618      	mov	r0, r3
 8000520:	f7ff ff9a 	bl	8000458 <MFRC522_WriteRegister>
}
 8000524:	bf00      	nop
 8000526:	3708      	adds	r7, #8
 8000528:	46bd      	mov	sp, r7
 800052a:	bd80      	pop	{r7, pc}

0800052c <MFRC522_Request>:

uint8_t MFRC522_Request(uint8_t reqMode, uint8_t* TagType) {
 800052c:	b580      	push	{r7, lr}
 800052e:	b086      	sub	sp, #24
 8000530:	af02      	add	r7, sp, #8
 8000532:	4603      	mov	r3, r0
 8000534:	6039      	str	r1, [r7, #0]
 8000536:	71fb      	strb	r3, [r7, #7]
	uint8_t status;
	uint16_t backBits;																			// The received data bits

	MFRC522_WriteRegister(MFRC522_REG_BIT_FRAMING, 0x07);		// TxLastBists = BitFramingReg[2..0]
 8000538:	2107      	movs	r1, #7
 800053a:	200d      	movs	r0, #13
 800053c:	f7ff ff8c 	bl	8000458 <MFRC522_WriteRegister>
	TagType[0] = reqMode;
 8000540:	683b      	ldr	r3, [r7, #0]
 8000542:	79fa      	ldrb	r2, [r7, #7]
 8000544:	701a      	strb	r2, [r3, #0]
	status = MFRC522_ToCard(PCD_TRANSCEIVE, TagType, 1, TagType, &backBits);
 8000546:	f107 030c 	add.w	r3, r7, #12
 800054a:	9300      	str	r3, [sp, #0]
 800054c:	683b      	ldr	r3, [r7, #0]
 800054e:	2201      	movs	r2, #1
 8000550:	6839      	ldr	r1, [r7, #0]
 8000552:	200c      	movs	r0, #12
 8000554:	f000 f80f 	bl	8000576 <MFRC522_ToCard>
 8000558:	4603      	mov	r3, r0
 800055a:	73fb      	strb	r3, [r7, #15]
	if ((status != MI_OK) || (backBits != 0x10)) status = MI_ERR;
 800055c:	7bfb      	ldrb	r3, [r7, #15]
 800055e:	2b00      	cmp	r3, #0
 8000560:	d102      	bne.n	8000568 <MFRC522_Request+0x3c>
 8000562:	89bb      	ldrh	r3, [r7, #12]
 8000564:	2b10      	cmp	r3, #16
 8000566:	d001      	beq.n	800056c <MFRC522_Request+0x40>
 8000568:	2302      	movs	r3, #2
 800056a:	73fb      	strb	r3, [r7, #15]
	return status;
 800056c:	7bfb      	ldrb	r3, [r7, #15]
}
 800056e:	4618      	mov	r0, r3
 8000570:	3710      	adds	r7, #16
 8000572:	46bd      	mov	sp, r7
 8000574:	bd80      	pop	{r7, pc}

08000576 <MFRC522_ToCard>:

uint8_t MFRC522_ToCard(uint8_t command, uint8_t* sendData, uint8_t sendLen, uint8_t* backData, uint16_t* backLen) {
 8000576:	b590      	push	{r4, r7, lr}
 8000578:	b087      	sub	sp, #28
 800057a:	af00      	add	r7, sp, #0
 800057c:	60b9      	str	r1, [r7, #8]
 800057e:	607b      	str	r3, [r7, #4]
 8000580:	4603      	mov	r3, r0
 8000582:	73fb      	strb	r3, [r7, #15]
 8000584:	4613      	mov	r3, r2
 8000586:	73bb      	strb	r3, [r7, #14]
	uint8_t status = MI_ERR;
 8000588:	2302      	movs	r3, #2
 800058a:	75fb      	strb	r3, [r7, #23]
	uint8_t irqEn = 0x00;
 800058c:	2300      	movs	r3, #0
 800058e:	75bb      	strb	r3, [r7, #22]
	uint8_t waitIRq = 0x00;
 8000590:	2300      	movs	r3, #0
 8000592:	757b      	strb	r3, [r7, #21]
	uint8_t lastBits;
	uint8_t n;
	uint16_t i;

	switch (command) {
 8000594:	7bfb      	ldrb	r3, [r7, #15]
 8000596:	2b0c      	cmp	r3, #12
 8000598:	d006      	beq.n	80005a8 <MFRC522_ToCard+0x32>
 800059a:	2b0e      	cmp	r3, #14
 800059c:	d109      	bne.n	80005b2 <MFRC522_ToCard+0x3c>
		case PCD_AUTHENT: {
			irqEn = 0x12;
 800059e:	2312      	movs	r3, #18
 80005a0:	75bb      	strb	r3, [r7, #22]
			waitIRq = 0x10;
 80005a2:	2310      	movs	r3, #16
 80005a4:	757b      	strb	r3, [r7, #21]
			break;
 80005a6:	e005      	b.n	80005b4 <MFRC522_ToCard+0x3e>
		}
		case PCD_TRANSCEIVE: {
			irqEn = 0x77;
 80005a8:	2377      	movs	r3, #119	; 0x77
 80005aa:	75bb      	strb	r3, [r7, #22]
			waitIRq = 0x30;
 80005ac:	2330      	movs	r3, #48	; 0x30
 80005ae:	757b      	strb	r3, [r7, #21]
			break;
 80005b0:	e000      	b.n	80005b4 <MFRC522_ToCard+0x3e>
		}
		default:
		break;
 80005b2:	bf00      	nop
	}

	MFRC522_WriteRegister(MFRC522_REG_COMM_IE_N, irqEn | 0x80);
 80005b4:	7dbb      	ldrb	r3, [r7, #22]
 80005b6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80005ba:	b2db      	uxtb	r3, r3
 80005bc:	4619      	mov	r1, r3
 80005be:	2002      	movs	r0, #2
 80005c0:	f7ff ff4a 	bl	8000458 <MFRC522_WriteRegister>
	MFRC522_ClearBitMask(MFRC522_REG_COMM_IRQ, 0x80);
 80005c4:	2180      	movs	r1, #128	; 0x80
 80005c6:	2004      	movs	r0, #4
 80005c8:	f7ff ff92 	bl	80004f0 <MFRC522_ClearBitMask>
	MFRC522_SetBitMask(MFRC522_REG_FIFO_LEVEL, 0x80);
 80005cc:	2180      	movs	r1, #128	; 0x80
 80005ce:	200a      	movs	r0, #10
 80005d0:	f7ff ff74 	bl	80004bc <MFRC522_SetBitMask>
	MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_IDLE);
 80005d4:	2100      	movs	r1, #0
 80005d6:	2001      	movs	r0, #1
 80005d8:	f7ff ff3e 	bl	8000458 <MFRC522_WriteRegister>

	// Writing data to the FIFO
	for (i = 0; i < sendLen; i++) MFRC522_WriteRegister(MFRC522_REG_FIFO_DATA, sendData[i]);
 80005dc:	2300      	movs	r3, #0
 80005de:	827b      	strh	r3, [r7, #18]
 80005e0:	e00a      	b.n	80005f8 <MFRC522_ToCard+0x82>
 80005e2:	8a7b      	ldrh	r3, [r7, #18]
 80005e4:	68ba      	ldr	r2, [r7, #8]
 80005e6:	4413      	add	r3, r2
 80005e8:	781b      	ldrb	r3, [r3, #0]
 80005ea:	4619      	mov	r1, r3
 80005ec:	2009      	movs	r0, #9
 80005ee:	f7ff ff33 	bl	8000458 <MFRC522_WriteRegister>
 80005f2:	8a7b      	ldrh	r3, [r7, #18]
 80005f4:	3301      	adds	r3, #1
 80005f6:	827b      	strh	r3, [r7, #18]
 80005f8:	7bbb      	ldrb	r3, [r7, #14]
 80005fa:	b29b      	uxth	r3, r3
 80005fc:	8a7a      	ldrh	r2, [r7, #18]
 80005fe:	429a      	cmp	r2, r3
 8000600:	d3ef      	bcc.n	80005e2 <MFRC522_ToCard+0x6c>

	// Execute the command
	MFRC522_WriteRegister(MFRC522_REG_COMMAND, command);
 8000602:	7bfb      	ldrb	r3, [r7, #15]
 8000604:	4619      	mov	r1, r3
 8000606:	2001      	movs	r0, #1
 8000608:	f7ff ff26 	bl	8000458 <MFRC522_WriteRegister>
	if (command == PCD_TRANSCEIVE) MFRC522_SetBitMask(MFRC522_REG_BIT_FRAMING, 0x80);		// StartSend=1,transmission of data starts
 800060c:	7bfb      	ldrb	r3, [r7, #15]
 800060e:	2b0c      	cmp	r3, #12
 8000610:	d103      	bne.n	800061a <MFRC522_ToCard+0xa4>
 8000612:	2180      	movs	r1, #128	; 0x80
 8000614:	200d      	movs	r0, #13
 8000616:	f7ff ff51 	bl	80004bc <MFRC522_SetBitMask>

	// Waiting to receive data to complete
	i = 2000;	// i according to the clock frequency adjustment, the operator M1 card maximum waiting time 25ms
 800061a:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800061e:	827b      	strh	r3, [r7, #18]
	do {
		// CommIrqReg[7..0]
		// Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
		n = MFRC522_ReadRegister(MFRC522_REG_COMM_IRQ);
 8000620:	2004      	movs	r0, #4
 8000622:	f7ff ff31 	bl	8000488 <MFRC522_ReadRegister>
 8000626:	4603      	mov	r3, r0
 8000628:	753b      	strb	r3, [r7, #20]
		i--;
 800062a:	8a7b      	ldrh	r3, [r7, #18]
 800062c:	3b01      	subs	r3, #1
 800062e:	827b      	strh	r3, [r7, #18]
	} while ((i!=0) && !(n&0x01) && !(n&waitIRq));
 8000630:	8a7b      	ldrh	r3, [r7, #18]
 8000632:	2b00      	cmp	r3, #0
 8000634:	d00a      	beq.n	800064c <MFRC522_ToCard+0xd6>
 8000636:	7d3b      	ldrb	r3, [r7, #20]
 8000638:	f003 0301 	and.w	r3, r3, #1
 800063c:	2b00      	cmp	r3, #0
 800063e:	d105      	bne.n	800064c <MFRC522_ToCard+0xd6>
 8000640:	7d3a      	ldrb	r2, [r7, #20]
 8000642:	7d7b      	ldrb	r3, [r7, #21]
 8000644:	4013      	ands	r3, r2
 8000646:	b2db      	uxtb	r3, r3
 8000648:	2b00      	cmp	r3, #0
 800064a:	d0e9      	beq.n	8000620 <MFRC522_ToCard+0xaa>

	MFRC522_ClearBitMask(MFRC522_REG_BIT_FRAMING, 0x80);																// StartSend=0
 800064c:	2180      	movs	r1, #128	; 0x80
 800064e:	200d      	movs	r0, #13
 8000650:	f7ff ff4e 	bl	80004f0 <MFRC522_ClearBitMask>

	if (i != 0)  {
 8000654:	8a7b      	ldrh	r3, [r7, #18]
 8000656:	2b00      	cmp	r3, #0
 8000658:	d057      	beq.n	800070a <MFRC522_ToCard+0x194>
		if (!(MFRC522_ReadRegister(MFRC522_REG_ERROR) & 0x1B)) {
 800065a:	2006      	movs	r0, #6
 800065c:	f7ff ff14 	bl	8000488 <MFRC522_ReadRegister>
 8000660:	4603      	mov	r3, r0
 8000662:	f003 031b 	and.w	r3, r3, #27
 8000666:	2b00      	cmp	r3, #0
 8000668:	d14d      	bne.n	8000706 <MFRC522_ToCard+0x190>
			status = MI_OK;
 800066a:	2300      	movs	r3, #0
 800066c:	75fb      	strb	r3, [r7, #23]
			if (n & irqEn & 0x01) status = MI_NOTAGERR;
 800066e:	7d3a      	ldrb	r2, [r7, #20]
 8000670:	7dbb      	ldrb	r3, [r7, #22]
 8000672:	4013      	ands	r3, r2
 8000674:	b2db      	uxtb	r3, r3
 8000676:	f003 0301 	and.w	r3, r3, #1
 800067a:	2b00      	cmp	r3, #0
 800067c:	d001      	beq.n	8000682 <MFRC522_ToCard+0x10c>
 800067e:	2301      	movs	r3, #1
 8000680:	75fb      	strb	r3, [r7, #23]
			if (command == PCD_TRANSCEIVE) {
 8000682:	7bfb      	ldrb	r3, [r7, #15]
 8000684:	2b0c      	cmp	r3, #12
 8000686:	d140      	bne.n	800070a <MFRC522_ToCard+0x194>
				n = MFRC522_ReadRegister(MFRC522_REG_FIFO_LEVEL);
 8000688:	200a      	movs	r0, #10
 800068a:	f7ff fefd 	bl	8000488 <MFRC522_ReadRegister>
 800068e:	4603      	mov	r3, r0
 8000690:	753b      	strb	r3, [r7, #20]
				lastBits = MFRC522_ReadRegister(MFRC522_REG_CONTROL) & 0x07;
 8000692:	200c      	movs	r0, #12
 8000694:	f7ff fef8 	bl	8000488 <MFRC522_ReadRegister>
 8000698:	4603      	mov	r3, r0
 800069a:	f003 0307 	and.w	r3, r3, #7
 800069e:	747b      	strb	r3, [r7, #17]
				if (lastBits) *backLen = (n-1)*8+lastBits; else *backLen = n*8;
 80006a0:	7c7b      	ldrb	r3, [r7, #17]
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d00b      	beq.n	80006be <MFRC522_ToCard+0x148>
 80006a6:	7d3b      	ldrb	r3, [r7, #20]
 80006a8:	3b01      	subs	r3, #1
 80006aa:	b29b      	uxth	r3, r3
 80006ac:	00db      	lsls	r3, r3, #3
 80006ae:	b29a      	uxth	r2, r3
 80006b0:	7c7b      	ldrb	r3, [r7, #17]
 80006b2:	b29b      	uxth	r3, r3
 80006b4:	4413      	add	r3, r2
 80006b6:	b29a      	uxth	r2, r3
 80006b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80006ba:	801a      	strh	r2, [r3, #0]
 80006bc:	e005      	b.n	80006ca <MFRC522_ToCard+0x154>
 80006be:	7d3b      	ldrb	r3, [r7, #20]
 80006c0:	b29b      	uxth	r3, r3
 80006c2:	00db      	lsls	r3, r3, #3
 80006c4:	b29a      	uxth	r2, r3
 80006c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80006c8:	801a      	strh	r2, [r3, #0]
				if (n == 0) n = 1;
 80006ca:	7d3b      	ldrb	r3, [r7, #20]
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d101      	bne.n	80006d4 <MFRC522_ToCard+0x15e>
 80006d0:	2301      	movs	r3, #1
 80006d2:	753b      	strb	r3, [r7, #20]
				if (n > MFRC522_MAX_LEN) n = MFRC522_MAX_LEN;
 80006d4:	7d3b      	ldrb	r3, [r7, #20]
 80006d6:	2b10      	cmp	r3, #16
 80006d8:	d901      	bls.n	80006de <MFRC522_ToCard+0x168>
 80006da:	2310      	movs	r3, #16
 80006dc:	753b      	strb	r3, [r7, #20]
				for (i = 0; i < n; i++) backData[i] = MFRC522_ReadRegister(MFRC522_REG_FIFO_DATA);		// Reading the received data in FIFO
 80006de:	2300      	movs	r3, #0
 80006e0:	827b      	strh	r3, [r7, #18]
 80006e2:	e00a      	b.n	80006fa <MFRC522_ToCard+0x184>
 80006e4:	8a7b      	ldrh	r3, [r7, #18]
 80006e6:	687a      	ldr	r2, [r7, #4]
 80006e8:	18d4      	adds	r4, r2, r3
 80006ea:	2009      	movs	r0, #9
 80006ec:	f7ff fecc 	bl	8000488 <MFRC522_ReadRegister>
 80006f0:	4603      	mov	r3, r0
 80006f2:	7023      	strb	r3, [r4, #0]
 80006f4:	8a7b      	ldrh	r3, [r7, #18]
 80006f6:	3301      	adds	r3, #1
 80006f8:	827b      	strh	r3, [r7, #18]
 80006fa:	7d3b      	ldrb	r3, [r7, #20]
 80006fc:	b29b      	uxth	r3, r3
 80006fe:	8a7a      	ldrh	r2, [r7, #18]
 8000700:	429a      	cmp	r2, r3
 8000702:	d3ef      	bcc.n	80006e4 <MFRC522_ToCard+0x16e>
 8000704:	e001      	b.n	800070a <MFRC522_ToCard+0x194>
			}
		} else status = MI_ERR;
 8000706:	2302      	movs	r3, #2
 8000708:	75fb      	strb	r3, [r7, #23]
	}
	return status;
 800070a:	7dfb      	ldrb	r3, [r7, #23]
}
 800070c:	4618      	mov	r0, r3
 800070e:	371c      	adds	r7, #28
 8000710:	46bd      	mov	sp, r7
 8000712:	bd90      	pop	{r4, r7, pc}

08000714 <MFRC522_Anticoll>:

uint8_t MFRC522_Anticoll(uint8_t* serNum) {
 8000714:	b580      	push	{r7, lr}
 8000716:	b086      	sub	sp, #24
 8000718:	af02      	add	r7, sp, #8
 800071a:	6078      	str	r0, [r7, #4]
	uint8_t status;
	uint8_t i;
	uint8_t serNumCheck = 0;
 800071c:	2300      	movs	r3, #0
 800071e:	737b      	strb	r3, [r7, #13]
	uint16_t unLen;

	MFRC522_WriteRegister(MFRC522_REG_BIT_FRAMING, 0x00);												// TxLastBists = BitFramingReg[2..0]
 8000720:	2100      	movs	r1, #0
 8000722:	200d      	movs	r0, #13
 8000724:	f7ff fe98 	bl	8000458 <MFRC522_WriteRegister>
	serNum[0] = PICC_ANTICOLL;
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	2293      	movs	r2, #147	; 0x93
 800072c:	701a      	strb	r2, [r3, #0]
	serNum[1] = 0x20;
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	3301      	adds	r3, #1
 8000732:	2220      	movs	r2, #32
 8000734:	701a      	strb	r2, [r3, #0]
	status = MFRC522_ToCard(PCD_TRANSCEIVE, serNum, 2, serNum, &unLen);
 8000736:	f107 030a 	add.w	r3, r7, #10
 800073a:	9300      	str	r3, [sp, #0]
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	2202      	movs	r2, #2
 8000740:	6879      	ldr	r1, [r7, #4]
 8000742:	200c      	movs	r0, #12
 8000744:	f7ff ff17 	bl	8000576 <MFRC522_ToCard>
 8000748:	4603      	mov	r3, r0
 800074a:	73fb      	strb	r3, [r7, #15]
	if (status == MI_OK) {
 800074c:	7bfb      	ldrb	r3, [r7, #15]
 800074e:	2b00      	cmp	r3, #0
 8000750:	d118      	bne.n	8000784 <MFRC522_Anticoll+0x70>
		// Check card serial number
		for (i = 0; i < 4; i++) serNumCheck ^= serNum[i];
 8000752:	2300      	movs	r3, #0
 8000754:	73bb      	strb	r3, [r7, #14]
 8000756:	e009      	b.n	800076c <MFRC522_Anticoll+0x58>
 8000758:	7bbb      	ldrb	r3, [r7, #14]
 800075a:	687a      	ldr	r2, [r7, #4]
 800075c:	4413      	add	r3, r2
 800075e:	781a      	ldrb	r2, [r3, #0]
 8000760:	7b7b      	ldrb	r3, [r7, #13]
 8000762:	4053      	eors	r3, r2
 8000764:	737b      	strb	r3, [r7, #13]
 8000766:	7bbb      	ldrb	r3, [r7, #14]
 8000768:	3301      	adds	r3, #1
 800076a:	73bb      	strb	r3, [r7, #14]
 800076c:	7bbb      	ldrb	r3, [r7, #14]
 800076e:	2b03      	cmp	r3, #3
 8000770:	d9f2      	bls.n	8000758 <MFRC522_Anticoll+0x44>
		if (serNumCheck != serNum[i]) status = MI_ERR;
 8000772:	7bbb      	ldrb	r3, [r7, #14]
 8000774:	687a      	ldr	r2, [r7, #4]
 8000776:	4413      	add	r3, r2
 8000778:	781b      	ldrb	r3, [r3, #0]
 800077a:	7b7a      	ldrb	r2, [r7, #13]
 800077c:	429a      	cmp	r2, r3
 800077e:	d001      	beq.n	8000784 <MFRC522_Anticoll+0x70>
 8000780:	2302      	movs	r3, #2
 8000782:	73fb      	strb	r3, [r7, #15]
	}
	return status;
 8000784:	7bfb      	ldrb	r3, [r7, #15]
}
 8000786:	4618      	mov	r0, r3
 8000788:	3710      	adds	r7, #16
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}

0800078e <MFRC522_CalculateCRC>:

void MFRC522_CalculateCRC(uint8_t*  pIndata, uint8_t len, uint8_t* pOutData) {
 800078e:	b590      	push	{r4, r7, lr}
 8000790:	b087      	sub	sp, #28
 8000792:	af00      	add	r7, sp, #0
 8000794:	60f8      	str	r0, [r7, #12]
 8000796:	460b      	mov	r3, r1
 8000798:	607a      	str	r2, [r7, #4]
 800079a:	72fb      	strb	r3, [r7, #11]
	uint8_t i, n;

	MFRC522_ClearBitMask(MFRC522_REG_DIV_IRQ, 0x04);													// CRCIrq = 0
 800079c:	2104      	movs	r1, #4
 800079e:	2005      	movs	r0, #5
 80007a0:	f7ff fea6 	bl	80004f0 <MFRC522_ClearBitMask>
	MFRC522_SetBitMask(MFRC522_REG_FIFO_LEVEL, 0x80);													// Clear the FIFO pointer
 80007a4:	2180      	movs	r1, #128	; 0x80
 80007a6:	200a      	movs	r0, #10
 80007a8:	f7ff fe88 	bl	80004bc <MFRC522_SetBitMask>
	// Write_MFRC522(CommandReg, PCD_IDLE);

	// Writing data to the FIFO
	for (i = 0; i < len; i++) MFRC522_WriteRegister(MFRC522_REG_FIFO_DATA, *(pIndata+i));
 80007ac:	2300      	movs	r3, #0
 80007ae:	75fb      	strb	r3, [r7, #23]
 80007b0:	e00a      	b.n	80007c8 <MFRC522_CalculateCRC+0x3a>
 80007b2:	7dfb      	ldrb	r3, [r7, #23]
 80007b4:	68fa      	ldr	r2, [r7, #12]
 80007b6:	4413      	add	r3, r2
 80007b8:	781b      	ldrb	r3, [r3, #0]
 80007ba:	4619      	mov	r1, r3
 80007bc:	2009      	movs	r0, #9
 80007be:	f7ff fe4b 	bl	8000458 <MFRC522_WriteRegister>
 80007c2:	7dfb      	ldrb	r3, [r7, #23]
 80007c4:	3301      	adds	r3, #1
 80007c6:	75fb      	strb	r3, [r7, #23]
 80007c8:	7dfa      	ldrb	r2, [r7, #23]
 80007ca:	7afb      	ldrb	r3, [r7, #11]
 80007cc:	429a      	cmp	r2, r3
 80007ce:	d3f0      	bcc.n	80007b2 <MFRC522_CalculateCRC+0x24>
	MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_CALCCRC);
 80007d0:	2103      	movs	r1, #3
 80007d2:	2001      	movs	r0, #1
 80007d4:	f7ff fe40 	bl	8000458 <MFRC522_WriteRegister>

	// Wait CRC calculation is complete
	i = 0xFF;
 80007d8:	23ff      	movs	r3, #255	; 0xff
 80007da:	75fb      	strb	r3, [r7, #23]
	do {
		n = MFRC522_ReadRegister(MFRC522_REG_DIV_IRQ);
 80007dc:	2005      	movs	r0, #5
 80007de:	f7ff fe53 	bl	8000488 <MFRC522_ReadRegister>
 80007e2:	4603      	mov	r3, r0
 80007e4:	75bb      	strb	r3, [r7, #22]
		i--;
 80007e6:	7dfb      	ldrb	r3, [r7, #23]
 80007e8:	3b01      	subs	r3, #1
 80007ea:	75fb      	strb	r3, [r7, #23]
	} while ((i!=0) && !(n&0x04));																						// CRCIrq = 1
 80007ec:	7dfb      	ldrb	r3, [r7, #23]
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d004      	beq.n	80007fc <MFRC522_CalculateCRC+0x6e>
 80007f2:	7dbb      	ldrb	r3, [r7, #22]
 80007f4:	f003 0304 	and.w	r3, r3, #4
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d0ef      	beq.n	80007dc <MFRC522_CalculateCRC+0x4e>

	// Read CRC calculation result
	pOutData[0] = MFRC522_ReadRegister(MFRC522_REG_CRC_RESULT_L);
 80007fc:	2022      	movs	r0, #34	; 0x22
 80007fe:	f7ff fe43 	bl	8000488 <MFRC522_ReadRegister>
 8000802:	4603      	mov	r3, r0
 8000804:	461a      	mov	r2, r3
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	701a      	strb	r2, [r3, #0]
	pOutData[1] = MFRC522_ReadRegister(MFRC522_REG_CRC_RESULT_M);
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	1c5c      	adds	r4, r3, #1
 800080e:	2021      	movs	r0, #33	; 0x21
 8000810:	f7ff fe3a 	bl	8000488 <MFRC522_ReadRegister>
 8000814:	4603      	mov	r3, r0
 8000816:	7023      	strb	r3, [r4, #0]
}
 8000818:	bf00      	nop
 800081a:	371c      	adds	r7, #28
 800081c:	46bd      	mov	sp, r7
 800081e:	bd90      	pop	{r4, r7, pc}

08000820 <MFRC522_Init>:
		if ((status != MI_OK) || (recvBits != 4) || ((buff[0] & 0x0F) != 0x0A)) status = MI_ERR;
	}
	return status;
}

void MFRC522_Init(void) {
 8000820:	b580      	push	{r7, lr}
 8000822:	af00      	add	r7, sp, #0
	MFRC522_Reset();
 8000824:	f000 f820 	bl	8000868 <MFRC522_Reset>
	MFRC522_WriteRegister(MFRC522_REG_T_MODE, 0x8D);
 8000828:	218d      	movs	r1, #141	; 0x8d
 800082a:	202a      	movs	r0, #42	; 0x2a
 800082c:	f7ff fe14 	bl	8000458 <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_T_PRESCALER, 0x3E);
 8000830:	213e      	movs	r1, #62	; 0x3e
 8000832:	202b      	movs	r0, #43	; 0x2b
 8000834:	f7ff fe10 	bl	8000458 <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_T_RELOAD_L, 30);
 8000838:	211e      	movs	r1, #30
 800083a:	202d      	movs	r0, #45	; 0x2d
 800083c:	f7ff fe0c 	bl	8000458 <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_T_RELOAD_H, 0);
 8000840:	2100      	movs	r1, #0
 8000842:	202c      	movs	r0, #44	; 0x2c
 8000844:	f7ff fe08 	bl	8000458 <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_RF_CFG, 0x70);				// 48dB gain
 8000848:	2170      	movs	r1, #112	; 0x70
 800084a:	2026      	movs	r0, #38	; 0x26
 800084c:	f7ff fe04 	bl	8000458 <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_TX_AUTO, 0x40);
 8000850:	2140      	movs	r1, #64	; 0x40
 8000852:	2015      	movs	r0, #21
 8000854:	f7ff fe00 	bl	8000458 <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_MODE, 0x3D);
 8000858:	213d      	movs	r1, #61	; 0x3d
 800085a:	2011      	movs	r0, #17
 800085c:	f7ff fdfc 	bl	8000458 <MFRC522_WriteRegister>
	MFRC522_AntennaOn();																		// Open the antenna
 8000860:	f000 f80a 	bl	8000878 <MFRC522_AntennaOn>
}
 8000864:	bf00      	nop
 8000866:	bd80      	pop	{r7, pc}

08000868 <MFRC522_Reset>:

void MFRC522_Reset(void) {
 8000868:	b580      	push	{r7, lr}
 800086a:	af00      	add	r7, sp, #0
	MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_RESETPHASE);
 800086c:	210f      	movs	r1, #15
 800086e:	2001      	movs	r0, #1
 8000870:	f7ff fdf2 	bl	8000458 <MFRC522_WriteRegister>
}
 8000874:	bf00      	nop
 8000876:	bd80      	pop	{r7, pc}

08000878 <MFRC522_AntennaOn>:

void MFRC522_AntennaOn(void) {
 8000878:	b580      	push	{r7, lr}
 800087a:	b082      	sub	sp, #8
 800087c:	af00      	add	r7, sp, #0
	uint8_t temp;

	temp = MFRC522_ReadRegister(MFRC522_REG_TX_CONTROL);
 800087e:	2014      	movs	r0, #20
 8000880:	f7ff fe02 	bl	8000488 <MFRC522_ReadRegister>
 8000884:	4603      	mov	r3, r0
 8000886:	71fb      	strb	r3, [r7, #7]
	if (!(temp & 0x03)) MFRC522_SetBitMask(MFRC522_REG_TX_CONTROL, 0x03);
 8000888:	79fb      	ldrb	r3, [r7, #7]
 800088a:	f003 0303 	and.w	r3, r3, #3
 800088e:	2b00      	cmp	r3, #0
 8000890:	d103      	bne.n	800089a <MFRC522_AntennaOn+0x22>
 8000892:	2103      	movs	r1, #3
 8000894:	2014      	movs	r0, #20
 8000896:	f7ff fe11 	bl	80004bc <MFRC522_SetBitMask>
}
 800089a:	bf00      	nop
 800089c:	3708      	adds	r7, #8
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}

080008a2 <MFRC522_Halt>:

void MFRC522_AntennaOff(void) {
	MFRC522_ClearBitMask(MFRC522_REG_TX_CONTROL, 0x03);
}

void MFRC522_Halt(void) {
 80008a2:	b580      	push	{r7, lr}
 80008a4:	b084      	sub	sp, #16
 80008a6:	af02      	add	r7, sp, #8
	uint16_t unLen;
	uint8_t buff[4];

	buff[0] = PICC_HALT;
 80008a8:	2350      	movs	r3, #80	; 0x50
 80008aa:	703b      	strb	r3, [r7, #0]
	buff[1] = 0;
 80008ac:	2300      	movs	r3, #0
 80008ae:	707b      	strb	r3, [r7, #1]
	MFRC522_CalculateCRC(buff, 2, &buff[2]);
 80008b0:	463b      	mov	r3, r7
 80008b2:	1c9a      	adds	r2, r3, #2
 80008b4:	463b      	mov	r3, r7
 80008b6:	2102      	movs	r1, #2
 80008b8:	4618      	mov	r0, r3
 80008ba:	f7ff ff68 	bl	800078e <MFRC522_CalculateCRC>
	MFRC522_ToCard(PCD_TRANSCEIVE, buff, 4, buff, &unLen);
 80008be:	463a      	mov	r2, r7
 80008c0:	4639      	mov	r1, r7
 80008c2:	1dbb      	adds	r3, r7, #6
 80008c4:	9300      	str	r3, [sp, #0]
 80008c6:	4613      	mov	r3, r2
 80008c8:	2204      	movs	r2, #4
 80008ca:	200c      	movs	r0, #12
 80008cc:	f7ff fe53 	bl	8000576 <MFRC522_ToCard>
}
 80008d0:	bf00      	nop
 80008d2:	3708      	adds	r7, #8
 80008d4:	46bd      	mov	sp, r7
 80008d6:	bd80      	pop	{r7, pc}

080008d8 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80008dc:	4b17      	ldr	r3, [pc, #92]	; (800093c <MX_SPI1_Init+0x64>)
 80008de:	4a18      	ldr	r2, [pc, #96]	; (8000940 <MX_SPI1_Init+0x68>)
 80008e0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80008e2:	4b16      	ldr	r3, [pc, #88]	; (800093c <MX_SPI1_Init+0x64>)
 80008e4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80008e8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80008ea:	4b14      	ldr	r3, [pc, #80]	; (800093c <MX_SPI1_Init+0x64>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80008f0:	4b12      	ldr	r3, [pc, #72]	; (800093c <MX_SPI1_Init+0x64>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008f6:	4b11      	ldr	r3, [pc, #68]	; (800093c <MX_SPI1_Init+0x64>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008fc:	4b0f      	ldr	r3, [pc, #60]	; (800093c <MX_SPI1_Init+0x64>)
 80008fe:	2200      	movs	r2, #0
 8000900:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000902:	4b0e      	ldr	r3, [pc, #56]	; (800093c <MX_SPI1_Init+0x64>)
 8000904:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000908:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800090a:	4b0c      	ldr	r3, [pc, #48]	; (800093c <MX_SPI1_Init+0x64>)
 800090c:	2208      	movs	r2, #8
 800090e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000910:	4b0a      	ldr	r3, [pc, #40]	; (800093c <MX_SPI1_Init+0x64>)
 8000912:	2200      	movs	r2, #0
 8000914:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000916:	4b09      	ldr	r3, [pc, #36]	; (800093c <MX_SPI1_Init+0x64>)
 8000918:	2200      	movs	r2, #0
 800091a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800091c:	4b07      	ldr	r3, [pc, #28]	; (800093c <MX_SPI1_Init+0x64>)
 800091e:	2200      	movs	r2, #0
 8000920:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000922:	4b06      	ldr	r3, [pc, #24]	; (800093c <MX_SPI1_Init+0x64>)
 8000924:	220a      	movs	r2, #10
 8000926:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000928:	4804      	ldr	r0, [pc, #16]	; (800093c <MX_SPI1_Init+0x64>)
 800092a:	f001 fa21 	bl	8001d70 <HAL_SPI_Init>
 800092e:	4603      	mov	r3, r0
 8000930:	2b00      	cmp	r3, #0
 8000932:	d001      	beq.n	8000938 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000934:	f7ff fd33 	bl	800039e <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000938:	bf00      	nop
 800093a:	bd80      	pop	{r7, pc}
 800093c:	200000f4 	.word	0x200000f4
 8000940:	40013000 	.word	0x40013000

08000944 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b088      	sub	sp, #32
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800094c:	f107 0310 	add.w	r3, r7, #16
 8000950:	2200      	movs	r2, #0
 8000952:	601a      	str	r2, [r3, #0]
 8000954:	605a      	str	r2, [r3, #4]
 8000956:	609a      	str	r2, [r3, #8]
 8000958:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	681b      	ldr	r3, [r3, #0]
 800095e:	4a1b      	ldr	r2, [pc, #108]	; (80009cc <HAL_SPI_MspInit+0x88>)
 8000960:	4293      	cmp	r3, r2
 8000962:	d12f      	bne.n	80009c4 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000964:	4b1a      	ldr	r3, [pc, #104]	; (80009d0 <HAL_SPI_MspInit+0x8c>)
 8000966:	699b      	ldr	r3, [r3, #24]
 8000968:	4a19      	ldr	r2, [pc, #100]	; (80009d0 <HAL_SPI_MspInit+0x8c>)
 800096a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800096e:	6193      	str	r3, [r2, #24]
 8000970:	4b17      	ldr	r3, [pc, #92]	; (80009d0 <HAL_SPI_MspInit+0x8c>)
 8000972:	699b      	ldr	r3, [r3, #24]
 8000974:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000978:	60fb      	str	r3, [r7, #12]
 800097a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800097c:	4b14      	ldr	r3, [pc, #80]	; (80009d0 <HAL_SPI_MspInit+0x8c>)
 800097e:	699b      	ldr	r3, [r3, #24]
 8000980:	4a13      	ldr	r2, [pc, #76]	; (80009d0 <HAL_SPI_MspInit+0x8c>)
 8000982:	f043 0304 	orr.w	r3, r3, #4
 8000986:	6193      	str	r3, [r2, #24]
 8000988:	4b11      	ldr	r3, [pc, #68]	; (80009d0 <HAL_SPI_MspInit+0x8c>)
 800098a:	699b      	ldr	r3, [r3, #24]
 800098c:	f003 0304 	and.w	r3, r3, #4
 8000990:	60bb      	str	r3, [r7, #8]
 8000992:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000994:	23a0      	movs	r3, #160	; 0xa0
 8000996:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000998:	2302      	movs	r3, #2
 800099a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800099c:	2303      	movs	r3, #3
 800099e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009a0:	f107 0310 	add.w	r3, r7, #16
 80009a4:	4619      	mov	r1, r3
 80009a6:	480b      	ldr	r0, [pc, #44]	; (80009d4 <HAL_SPI_MspInit+0x90>)
 80009a8:	f000 fc2c 	bl	8001204 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80009ac:	2340      	movs	r3, #64	; 0x40
 80009ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009b0:	2300      	movs	r3, #0
 80009b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b4:	2300      	movs	r3, #0
 80009b6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009b8:	f107 0310 	add.w	r3, r7, #16
 80009bc:	4619      	mov	r1, r3
 80009be:	4805      	ldr	r0, [pc, #20]	; (80009d4 <HAL_SPI_MspInit+0x90>)
 80009c0:	f000 fc20 	bl	8001204 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80009c4:	bf00      	nop
 80009c6:	3720      	adds	r7, #32
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	40013000 	.word	0x40013000
 80009d0:	40021000 	.word	0x40021000
 80009d4:	40010800 	.word	0x40010800

080009d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009d8:	b480      	push	{r7}
 80009da:	b085      	sub	sp, #20
 80009dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80009de:	4b15      	ldr	r3, [pc, #84]	; (8000a34 <HAL_MspInit+0x5c>)
 80009e0:	699b      	ldr	r3, [r3, #24]
 80009e2:	4a14      	ldr	r2, [pc, #80]	; (8000a34 <HAL_MspInit+0x5c>)
 80009e4:	f043 0301 	orr.w	r3, r3, #1
 80009e8:	6193      	str	r3, [r2, #24]
 80009ea:	4b12      	ldr	r3, [pc, #72]	; (8000a34 <HAL_MspInit+0x5c>)
 80009ec:	699b      	ldr	r3, [r3, #24]
 80009ee:	f003 0301 	and.w	r3, r3, #1
 80009f2:	60bb      	str	r3, [r7, #8]
 80009f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009f6:	4b0f      	ldr	r3, [pc, #60]	; (8000a34 <HAL_MspInit+0x5c>)
 80009f8:	69db      	ldr	r3, [r3, #28]
 80009fa:	4a0e      	ldr	r2, [pc, #56]	; (8000a34 <HAL_MspInit+0x5c>)
 80009fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a00:	61d3      	str	r3, [r2, #28]
 8000a02:	4b0c      	ldr	r3, [pc, #48]	; (8000a34 <HAL_MspInit+0x5c>)
 8000a04:	69db      	ldr	r3, [r3, #28]
 8000a06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a0a:	607b      	str	r3, [r7, #4]
 8000a0c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000a0e:	4b0a      	ldr	r3, [pc, #40]	; (8000a38 <HAL_MspInit+0x60>)
 8000a10:	685b      	ldr	r3, [r3, #4]
 8000a12:	60fb      	str	r3, [r7, #12]
 8000a14:	68fb      	ldr	r3, [r7, #12]
 8000a16:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000a1a:	60fb      	str	r3, [r7, #12]
 8000a1c:	68fb      	ldr	r3, [r7, #12]
 8000a1e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000a22:	60fb      	str	r3, [r7, #12]
 8000a24:	4a04      	ldr	r2, [pc, #16]	; (8000a38 <HAL_MspInit+0x60>)
 8000a26:	68fb      	ldr	r3, [r7, #12]
 8000a28:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a2a:	bf00      	nop
 8000a2c:	3714      	adds	r7, #20
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bc80      	pop	{r7}
 8000a32:	4770      	bx	lr
 8000a34:	40021000 	.word	0x40021000
 8000a38:	40010000 	.word	0x40010000

08000a3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a40:	e7fe      	b.n	8000a40 <NMI_Handler+0x4>

08000a42 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a42:	b480      	push	{r7}
 8000a44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a46:	e7fe      	b.n	8000a46 <HardFault_Handler+0x4>

08000a48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a4c:	e7fe      	b.n	8000a4c <MemManage_Handler+0x4>

08000a4e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a4e:	b480      	push	{r7}
 8000a50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a52:	e7fe      	b.n	8000a52 <BusFault_Handler+0x4>

08000a54 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a54:	b480      	push	{r7}
 8000a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a58:	e7fe      	b.n	8000a58 <UsageFault_Handler+0x4>

08000a5a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a5a:	b480      	push	{r7}
 8000a5c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a5e:	bf00      	nop
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bc80      	pop	{r7}
 8000a64:	4770      	bx	lr

08000a66 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a66:	b480      	push	{r7}
 8000a68:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a6a:	bf00      	nop
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bc80      	pop	{r7}
 8000a70:	4770      	bx	lr

08000a72 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a72:	b480      	push	{r7}
 8000a74:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a76:	bf00      	nop
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	bc80      	pop	{r7}
 8000a7c:	4770      	bx	lr

08000a7e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a7e:	b580      	push	{r7, lr}
 8000a80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a82:	f000 fa71 	bl	8000f68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a86:	bf00      	nop
 8000a88:	bd80      	pop	{r7, pc}
	...

08000a8c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8000a90:	4802      	ldr	r0, [pc, #8]	; (8000a9c <TIM4_IRQHandler+0x10>)
 8000a92:	f001 fd83 	bl	800259c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8000a96:	bf00      	nop
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	bf00      	nop
 8000a9c:	2000014c 	.word	0x2000014c

08000aa0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b086      	sub	sp, #24
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	60f8      	str	r0, [r7, #12]
 8000aa8:	60b9      	str	r1, [r7, #8]
 8000aaa:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000aac:	2300      	movs	r3, #0
 8000aae:	617b      	str	r3, [r7, #20]
 8000ab0:	e00a      	b.n	8000ac8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000ab2:	f3af 8000 	nop.w
 8000ab6:	4601      	mov	r1, r0
 8000ab8:	68bb      	ldr	r3, [r7, #8]
 8000aba:	1c5a      	adds	r2, r3, #1
 8000abc:	60ba      	str	r2, [r7, #8]
 8000abe:	b2ca      	uxtb	r2, r1
 8000ac0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ac2:	697b      	ldr	r3, [r7, #20]
 8000ac4:	3301      	adds	r3, #1
 8000ac6:	617b      	str	r3, [r7, #20]
 8000ac8:	697a      	ldr	r2, [r7, #20]
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	429a      	cmp	r2, r3
 8000ace:	dbf0      	blt.n	8000ab2 <_read+0x12>
	}

return len;
 8000ad0:	687b      	ldr	r3, [r7, #4]
}
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	3718      	adds	r7, #24
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd80      	pop	{r7, pc}

08000ada <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000ada:	b580      	push	{r7, lr}
 8000adc:	b086      	sub	sp, #24
 8000ade:	af00      	add	r7, sp, #0
 8000ae0:	60f8      	str	r0, [r7, #12]
 8000ae2:	60b9      	str	r1, [r7, #8]
 8000ae4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	617b      	str	r3, [r7, #20]
 8000aea:	e009      	b.n	8000b00 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000aec:	68bb      	ldr	r3, [r7, #8]
 8000aee:	1c5a      	adds	r2, r3, #1
 8000af0:	60ba      	str	r2, [r7, #8]
 8000af2:	781b      	ldrb	r3, [r3, #0]
 8000af4:	4618      	mov	r0, r3
 8000af6:	f7ff fb73 	bl	80001e0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000afa:	697b      	ldr	r3, [r7, #20]
 8000afc:	3301      	adds	r3, #1
 8000afe:	617b      	str	r3, [r7, #20]
 8000b00:	697a      	ldr	r2, [r7, #20]
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	429a      	cmp	r2, r3
 8000b06:	dbf1      	blt.n	8000aec <_write+0x12>
	}
	return len;
 8000b08:	687b      	ldr	r3, [r7, #4]
}
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	3718      	adds	r7, #24
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bd80      	pop	{r7, pc}

08000b12 <_close>:

int _close(int file)
{
 8000b12:	b480      	push	{r7}
 8000b14:	b083      	sub	sp, #12
 8000b16:	af00      	add	r7, sp, #0
 8000b18:	6078      	str	r0, [r7, #4]
	return -1;
 8000b1a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b1e:	4618      	mov	r0, r3
 8000b20:	370c      	adds	r7, #12
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bc80      	pop	{r7}
 8000b26:	4770      	bx	lr

08000b28 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	b083      	sub	sp, #12
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
 8000b30:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000b32:	683b      	ldr	r3, [r7, #0]
 8000b34:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b38:	605a      	str	r2, [r3, #4]
	return 0;
 8000b3a:	2300      	movs	r3, #0
}
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	370c      	adds	r7, #12
 8000b40:	46bd      	mov	sp, r7
 8000b42:	bc80      	pop	{r7}
 8000b44:	4770      	bx	lr

08000b46 <_isatty>:

int _isatty(int file)
{
 8000b46:	b480      	push	{r7}
 8000b48:	b083      	sub	sp, #12
 8000b4a:	af00      	add	r7, sp, #0
 8000b4c:	6078      	str	r0, [r7, #4]
	return 1;
 8000b4e:	2301      	movs	r3, #1
}
 8000b50:	4618      	mov	r0, r3
 8000b52:	370c      	adds	r7, #12
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bc80      	pop	{r7}
 8000b58:	4770      	bx	lr

08000b5a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b5a:	b480      	push	{r7}
 8000b5c:	b085      	sub	sp, #20
 8000b5e:	af00      	add	r7, sp, #0
 8000b60:	60f8      	str	r0, [r7, #12]
 8000b62:	60b9      	str	r1, [r7, #8]
 8000b64:	607a      	str	r2, [r7, #4]
	return 0;
 8000b66:	2300      	movs	r3, #0
}
 8000b68:	4618      	mov	r0, r3
 8000b6a:	3714      	adds	r7, #20
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bc80      	pop	{r7}
 8000b70:	4770      	bx	lr
	...

08000b74 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b086      	sub	sp, #24
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b7c:	4a14      	ldr	r2, [pc, #80]	; (8000bd0 <_sbrk+0x5c>)
 8000b7e:	4b15      	ldr	r3, [pc, #84]	; (8000bd4 <_sbrk+0x60>)
 8000b80:	1ad3      	subs	r3, r2, r3
 8000b82:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b84:	697b      	ldr	r3, [r7, #20]
 8000b86:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b88:	4b13      	ldr	r3, [pc, #76]	; (8000bd8 <_sbrk+0x64>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d102      	bne.n	8000b96 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b90:	4b11      	ldr	r3, [pc, #68]	; (8000bd8 <_sbrk+0x64>)
 8000b92:	4a12      	ldr	r2, [pc, #72]	; (8000bdc <_sbrk+0x68>)
 8000b94:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b96:	4b10      	ldr	r3, [pc, #64]	; (8000bd8 <_sbrk+0x64>)
 8000b98:	681a      	ldr	r2, [r3, #0]
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	4413      	add	r3, r2
 8000b9e:	693a      	ldr	r2, [r7, #16]
 8000ba0:	429a      	cmp	r2, r3
 8000ba2:	d207      	bcs.n	8000bb4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ba4:	f002 fc7e 	bl	80034a4 <__errno>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	220c      	movs	r2, #12
 8000bac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bae:	f04f 33ff 	mov.w	r3, #4294967295
 8000bb2:	e009      	b.n	8000bc8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bb4:	4b08      	ldr	r3, [pc, #32]	; (8000bd8 <_sbrk+0x64>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bba:	4b07      	ldr	r3, [pc, #28]	; (8000bd8 <_sbrk+0x64>)
 8000bbc:	681a      	ldr	r2, [r3, #0]
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	4413      	add	r3, r2
 8000bc2:	4a05      	ldr	r2, [pc, #20]	; (8000bd8 <_sbrk+0x64>)
 8000bc4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bc6:	68fb      	ldr	r3, [r7, #12]
}
 8000bc8:	4618      	mov	r0, r3
 8000bca:	3718      	adds	r7, #24
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bd80      	pop	{r7, pc}
 8000bd0:	20005000 	.word	0x20005000
 8000bd4:	00000400 	.word	0x00000400
 8000bd8:	2000008c 	.word	0x2000008c
 8000bdc:	200001f0 	.word	0x200001f0

08000be0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000be0:	b480      	push	{r7}
 8000be2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000be4:	bf00      	nop
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bc80      	pop	{r7}
 8000bea:	4770      	bx	lr

08000bec <MX_TIM4_Init>:

TIM_HandleTypeDef htim4;

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b08e      	sub	sp, #56	; 0x38
 8000bf0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000bf2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	601a      	str	r2, [r3, #0]
 8000bfa:	605a      	str	r2, [r3, #4]
 8000bfc:	609a      	str	r2, [r3, #8]
 8000bfe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c00:	f107 0320 	add.w	r3, r7, #32
 8000c04:	2200      	movs	r2, #0
 8000c06:	601a      	str	r2, [r3, #0]
 8000c08:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000c0a:	1d3b      	adds	r3, r7, #4
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	601a      	str	r2, [r3, #0]
 8000c10:	605a      	str	r2, [r3, #4]
 8000c12:	609a      	str	r2, [r3, #8]
 8000c14:	60da      	str	r2, [r3, #12]
 8000c16:	611a      	str	r2, [r3, #16]
 8000c18:	615a      	str	r2, [r3, #20]
 8000c1a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000c1c:	4b33      	ldr	r3, [pc, #204]	; (8000cec <MX_TIM4_Init+0x100>)
 8000c1e:	4a34      	ldr	r2, [pc, #208]	; (8000cf0 <MX_TIM4_Init+0x104>)
 8000c20:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 720-1;
 8000c22:	4b32      	ldr	r3, [pc, #200]	; (8000cec <MX_TIM4_Init+0x100>)
 8000c24:	f240 22cf 	movw	r2, #719	; 0x2cf
 8000c28:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c2a:	4b30      	ldr	r3, [pc, #192]	; (8000cec <MX_TIM4_Init+0x100>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000-1;
 8000c30:	4b2e      	ldr	r3, [pc, #184]	; (8000cec <MX_TIM4_Init+0x100>)
 8000c32:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000c36:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c38:	4b2c      	ldr	r3, [pc, #176]	; (8000cec <MX_TIM4_Init+0x100>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c3e:	4b2b      	ldr	r3, [pc, #172]	; (8000cec <MX_TIM4_Init+0x100>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000c44:	4829      	ldr	r0, [pc, #164]	; (8000cec <MX_TIM4_Init+0x100>)
 8000c46:	f001 fb5f 	bl	8002308 <HAL_TIM_Base_Init>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d001      	beq.n	8000c54 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8000c50:	f7ff fba5 	bl	800039e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c54:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c58:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000c5a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000c5e:	4619      	mov	r1, r3
 8000c60:	4822      	ldr	r0, [pc, #136]	; (8000cec <MX_TIM4_Init+0x100>)
 8000c62:	f001 fe61 	bl	8002928 <HAL_TIM_ConfigClockSource>
 8000c66:	4603      	mov	r3, r0
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d001      	beq.n	8000c70 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8000c6c:	f7ff fb97 	bl	800039e <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000c70:	481e      	ldr	r0, [pc, #120]	; (8000cec <MX_TIM4_Init+0x100>)
 8000c72:	f001 fb98 	bl	80023a6 <HAL_TIM_PWM_Init>
 8000c76:	4603      	mov	r3, r0
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d001      	beq.n	8000c80 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8000c7c:	f7ff fb8f 	bl	800039e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c80:	2300      	movs	r3, #0
 8000c82:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c84:	2300      	movs	r3, #0
 8000c86:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000c88:	f107 0320 	add.w	r3, r7, #32
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	4817      	ldr	r0, [pc, #92]	; (8000cec <MX_TIM4_Init+0x100>)
 8000c90:	f002 f9e0 	bl	8003054 <HAL_TIMEx_MasterConfigSynchronization>
 8000c94:	4603      	mov	r3, r0
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d001      	beq.n	8000c9e <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8000c9a:	f7ff fb80 	bl	800039e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000c9e:	2360      	movs	r3, #96	; 0x60
 8000ca0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500-1;
 8000ca2:	f240 13f3 	movw	r3, #499	; 0x1f3
 8000ca6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000cac:	2300      	movs	r3, #0
 8000cae:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000cb0:	1d3b      	adds	r3, r7, #4
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	4619      	mov	r1, r3
 8000cb6:	480d      	ldr	r0, [pc, #52]	; (8000cec <MX_TIM4_Init+0x100>)
 8000cb8:	f001 fd78 	bl	80027ac <HAL_TIM_PWM_ConfigChannel>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d001      	beq.n	8000cc6 <MX_TIM4_Init+0xda>
  {
    Error_Handler();
 8000cc2:	f7ff fb6c 	bl	800039e <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000cc6:	1d3b      	adds	r3, r7, #4
 8000cc8:	2204      	movs	r2, #4
 8000cca:	4619      	mov	r1, r3
 8000ccc:	4807      	ldr	r0, [pc, #28]	; (8000cec <MX_TIM4_Init+0x100>)
 8000cce:	f001 fd6d 	bl	80027ac <HAL_TIM_PWM_ConfigChannel>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d001      	beq.n	8000cdc <MX_TIM4_Init+0xf0>
  {
    Error_Handler();
 8000cd8:	f7ff fb61 	bl	800039e <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8000cdc:	4803      	ldr	r0, [pc, #12]	; (8000cec <MX_TIM4_Init+0x100>)
 8000cde:	f000 f82f 	bl	8000d40 <HAL_TIM_MspPostInit>

}
 8000ce2:	bf00      	nop
 8000ce4:	3738      	adds	r7, #56	; 0x38
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	bd80      	pop	{r7, pc}
 8000cea:	bf00      	nop
 8000cec:	2000014c 	.word	0x2000014c
 8000cf0:	40000800 	.word	0x40000800

08000cf4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b084      	sub	sp, #16
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM4)
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	4a0d      	ldr	r2, [pc, #52]	; (8000d38 <HAL_TIM_Base_MspInit+0x44>)
 8000d02:	4293      	cmp	r3, r2
 8000d04:	d113      	bne.n	8000d2e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000d06:	4b0d      	ldr	r3, [pc, #52]	; (8000d3c <HAL_TIM_Base_MspInit+0x48>)
 8000d08:	69db      	ldr	r3, [r3, #28]
 8000d0a:	4a0c      	ldr	r2, [pc, #48]	; (8000d3c <HAL_TIM_Base_MspInit+0x48>)
 8000d0c:	f043 0304 	orr.w	r3, r3, #4
 8000d10:	61d3      	str	r3, [r2, #28]
 8000d12:	4b0a      	ldr	r3, [pc, #40]	; (8000d3c <HAL_TIM_Base_MspInit+0x48>)
 8000d14:	69db      	ldr	r3, [r3, #28]
 8000d16:	f003 0304 	and.w	r3, r3, #4
 8000d1a:	60fb      	str	r3, [r7, #12]
 8000d1c:	68fb      	ldr	r3, [r7, #12]

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8000d1e:	2200      	movs	r2, #0
 8000d20:	2100      	movs	r1, #0
 8000d22:	201e      	movs	r0, #30
 8000d24:	f000 fa37 	bl	8001196 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000d28:	201e      	movs	r0, #30
 8000d2a:	f000 fa50 	bl	80011ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8000d2e:	bf00      	nop
 8000d30:	3710      	adds	r7, #16
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	bf00      	nop
 8000d38:	40000800 	.word	0x40000800
 8000d3c:	40021000 	.word	0x40021000

08000d40 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b088      	sub	sp, #32
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d48:	f107 0310 	add.w	r3, r7, #16
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	601a      	str	r2, [r3, #0]
 8000d50:	605a      	str	r2, [r3, #4]
 8000d52:	609a      	str	r2, [r3, #8]
 8000d54:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM4)
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	4a0f      	ldr	r2, [pc, #60]	; (8000d98 <HAL_TIM_MspPostInit+0x58>)
 8000d5c:	4293      	cmp	r3, r2
 8000d5e:	d117      	bne.n	8000d90 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d60:	4b0e      	ldr	r3, [pc, #56]	; (8000d9c <HAL_TIM_MspPostInit+0x5c>)
 8000d62:	699b      	ldr	r3, [r3, #24]
 8000d64:	4a0d      	ldr	r2, [pc, #52]	; (8000d9c <HAL_TIM_MspPostInit+0x5c>)
 8000d66:	f043 0308 	orr.w	r3, r3, #8
 8000d6a:	6193      	str	r3, [r2, #24]
 8000d6c:	4b0b      	ldr	r3, [pc, #44]	; (8000d9c <HAL_TIM_MspPostInit+0x5c>)
 8000d6e:	699b      	ldr	r3, [r3, #24]
 8000d70:	f003 0308 	and.w	r3, r3, #8
 8000d74:	60fb      	str	r3, [r7, #12]
 8000d76:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000d78:	23c0      	movs	r3, #192	; 0xc0
 8000d7a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d7c:	2302      	movs	r3, #2
 8000d7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d80:	2302      	movs	r3, #2
 8000d82:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d84:	f107 0310 	add.w	r3, r7, #16
 8000d88:	4619      	mov	r1, r3
 8000d8a:	4805      	ldr	r0, [pc, #20]	; (8000da0 <HAL_TIM_MspPostInit+0x60>)
 8000d8c:	f000 fa3a 	bl	8001204 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8000d90:	bf00      	nop
 8000d92:	3720      	adds	r7, #32
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bd80      	pop	{r7, pc}
 8000d98:	40000800 	.word	0x40000800
 8000d9c:	40021000 	.word	0x40021000
 8000da0:	40010c00 	.word	0x40010c00

08000da4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000da8:	4b11      	ldr	r3, [pc, #68]	; (8000df0 <MX_USART1_UART_Init+0x4c>)
 8000daa:	4a12      	ldr	r2, [pc, #72]	; (8000df4 <MX_USART1_UART_Init+0x50>)
 8000dac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000dae:	4b10      	ldr	r3, [pc, #64]	; (8000df0 <MX_USART1_UART_Init+0x4c>)
 8000db0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000db4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000db6:	4b0e      	ldr	r3, [pc, #56]	; (8000df0 <MX_USART1_UART_Init+0x4c>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000dbc:	4b0c      	ldr	r3, [pc, #48]	; (8000df0 <MX_USART1_UART_Init+0x4c>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000dc2:	4b0b      	ldr	r3, [pc, #44]	; (8000df0 <MX_USART1_UART_Init+0x4c>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000dc8:	4b09      	ldr	r3, [pc, #36]	; (8000df0 <MX_USART1_UART_Init+0x4c>)
 8000dca:	220c      	movs	r2, #12
 8000dcc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000dce:	4b08      	ldr	r3, [pc, #32]	; (8000df0 <MX_USART1_UART_Init+0x4c>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000dd4:	4b06      	ldr	r3, [pc, #24]	; (8000df0 <MX_USART1_UART_Init+0x4c>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000dda:	4805      	ldr	r0, [pc, #20]	; (8000df0 <MX_USART1_UART_Init+0x4c>)
 8000ddc:	f002 f9aa 	bl	8003134 <HAL_UART_Init>
 8000de0:	4603      	mov	r3, r0
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d001      	beq.n	8000dea <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000de6:	f7ff fada 	bl	800039e <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000dea:	bf00      	nop
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	bf00      	nop
 8000df0:	20000194 	.word	0x20000194
 8000df4:	40013800 	.word	0x40013800

08000df8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b088      	sub	sp, #32
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e00:	f107 0310 	add.w	r3, r7, #16
 8000e04:	2200      	movs	r2, #0
 8000e06:	601a      	str	r2, [r3, #0]
 8000e08:	605a      	str	r2, [r3, #4]
 8000e0a:	609a      	str	r2, [r3, #8]
 8000e0c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	4a1c      	ldr	r2, [pc, #112]	; (8000e84 <HAL_UART_MspInit+0x8c>)
 8000e14:	4293      	cmp	r3, r2
 8000e16:	d131      	bne.n	8000e7c <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000e18:	4b1b      	ldr	r3, [pc, #108]	; (8000e88 <HAL_UART_MspInit+0x90>)
 8000e1a:	699b      	ldr	r3, [r3, #24]
 8000e1c:	4a1a      	ldr	r2, [pc, #104]	; (8000e88 <HAL_UART_MspInit+0x90>)
 8000e1e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e22:	6193      	str	r3, [r2, #24]
 8000e24:	4b18      	ldr	r3, [pc, #96]	; (8000e88 <HAL_UART_MspInit+0x90>)
 8000e26:	699b      	ldr	r3, [r3, #24]
 8000e28:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e2c:	60fb      	str	r3, [r7, #12]
 8000e2e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e30:	4b15      	ldr	r3, [pc, #84]	; (8000e88 <HAL_UART_MspInit+0x90>)
 8000e32:	699b      	ldr	r3, [r3, #24]
 8000e34:	4a14      	ldr	r2, [pc, #80]	; (8000e88 <HAL_UART_MspInit+0x90>)
 8000e36:	f043 0304 	orr.w	r3, r3, #4
 8000e3a:	6193      	str	r3, [r2, #24]
 8000e3c:	4b12      	ldr	r3, [pc, #72]	; (8000e88 <HAL_UART_MspInit+0x90>)
 8000e3e:	699b      	ldr	r3, [r3, #24]
 8000e40:	f003 0304 	and.w	r3, r3, #4
 8000e44:	60bb      	str	r3, [r7, #8]
 8000e46:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000e48:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000e4c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e4e:	2302      	movs	r3, #2
 8000e50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e52:	2303      	movs	r3, #3
 8000e54:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e56:	f107 0310 	add.w	r3, r7, #16
 8000e5a:	4619      	mov	r1, r3
 8000e5c:	480b      	ldr	r0, [pc, #44]	; (8000e8c <HAL_UART_MspInit+0x94>)
 8000e5e:	f000 f9d1 	bl	8001204 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000e62:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e66:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e70:	f107 0310 	add.w	r3, r7, #16
 8000e74:	4619      	mov	r1, r3
 8000e76:	4805      	ldr	r0, [pc, #20]	; (8000e8c <HAL_UART_MspInit+0x94>)
 8000e78:	f000 f9c4 	bl	8001204 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000e7c:	bf00      	nop
 8000e7e:	3720      	adds	r7, #32
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bd80      	pop	{r7, pc}
 8000e84:	40013800 	.word	0x40013800
 8000e88:	40021000 	.word	0x40021000
 8000e8c:	40010800 	.word	0x40010800

08000e90 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e90:	480c      	ldr	r0, [pc, #48]	; (8000ec4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000e92:	490d      	ldr	r1, [pc, #52]	; (8000ec8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000e94:	4a0d      	ldr	r2, [pc, #52]	; (8000ecc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000e96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e98:	e002      	b.n	8000ea0 <LoopCopyDataInit>

08000e9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e9e:	3304      	adds	r3, #4

08000ea0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ea0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ea2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ea4:	d3f9      	bcc.n	8000e9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ea6:	4a0a      	ldr	r2, [pc, #40]	; (8000ed0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ea8:	4c0a      	ldr	r4, [pc, #40]	; (8000ed4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000eaa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000eac:	e001      	b.n	8000eb2 <LoopFillZerobss>

08000eae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000eae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000eb0:	3204      	adds	r2, #4

08000eb2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000eb2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000eb4:	d3fb      	bcc.n	8000eae <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000eb6:	f7ff fe93 	bl	8000be0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000eba:	f002 faf9 	bl	80034b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000ebe:	f7ff f9a5 	bl	800020c <main>
  bx lr
 8000ec2:	4770      	bx	lr
  ldr r0, =_sdata
 8000ec4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ec8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000ecc:	0800485c 	.word	0x0800485c
  ldr r2, =_sbss
 8000ed0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000ed4:	200001ec 	.word	0x200001ec

08000ed8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ed8:	e7fe      	b.n	8000ed8 <ADC1_2_IRQHandler>
	...

08000edc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ee0:	4b08      	ldr	r3, [pc, #32]	; (8000f04 <HAL_Init+0x28>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	4a07      	ldr	r2, [pc, #28]	; (8000f04 <HAL_Init+0x28>)
 8000ee6:	f043 0310 	orr.w	r3, r3, #16
 8000eea:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000eec:	2003      	movs	r0, #3
 8000eee:	f000 f947 	bl	8001180 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ef2:	200f      	movs	r0, #15
 8000ef4:	f000 f808 	bl	8000f08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ef8:	f7ff fd6e 	bl	80009d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000efc:	2300      	movs	r3, #0
}
 8000efe:	4618      	mov	r0, r3
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	bf00      	nop
 8000f04:	40022000 	.word	0x40022000

08000f08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b082      	sub	sp, #8
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f10:	4b12      	ldr	r3, [pc, #72]	; (8000f5c <HAL_InitTick+0x54>)
 8000f12:	681a      	ldr	r2, [r3, #0]
 8000f14:	4b12      	ldr	r3, [pc, #72]	; (8000f60 <HAL_InitTick+0x58>)
 8000f16:	781b      	ldrb	r3, [r3, #0]
 8000f18:	4619      	mov	r1, r3
 8000f1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f22:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f26:	4618      	mov	r0, r3
 8000f28:	f000 f95f 	bl	80011ea <HAL_SYSTICK_Config>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d001      	beq.n	8000f36 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f32:	2301      	movs	r3, #1
 8000f34:	e00e      	b.n	8000f54 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	2b0f      	cmp	r3, #15
 8000f3a:	d80a      	bhi.n	8000f52 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	6879      	ldr	r1, [r7, #4]
 8000f40:	f04f 30ff 	mov.w	r0, #4294967295
 8000f44:	f000 f927 	bl	8001196 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f48:	4a06      	ldr	r2, [pc, #24]	; (8000f64 <HAL_InitTick+0x5c>)
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	e000      	b.n	8000f54 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f52:	2301      	movs	r3, #1
}
 8000f54:	4618      	mov	r0, r3
 8000f56:	3708      	adds	r7, #8
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	20000000 	.word	0x20000000
 8000f60:	20000008 	.word	0x20000008
 8000f64:	20000004 	.word	0x20000004

08000f68 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f6c:	4b05      	ldr	r3, [pc, #20]	; (8000f84 <HAL_IncTick+0x1c>)
 8000f6e:	781b      	ldrb	r3, [r3, #0]
 8000f70:	461a      	mov	r2, r3
 8000f72:	4b05      	ldr	r3, [pc, #20]	; (8000f88 <HAL_IncTick+0x20>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	4413      	add	r3, r2
 8000f78:	4a03      	ldr	r2, [pc, #12]	; (8000f88 <HAL_IncTick+0x20>)
 8000f7a:	6013      	str	r3, [r2, #0]
}
 8000f7c:	bf00      	nop
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bc80      	pop	{r7}
 8000f82:	4770      	bx	lr
 8000f84:	20000008 	.word	0x20000008
 8000f88:	200001d8 	.word	0x200001d8

08000f8c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	af00      	add	r7, sp, #0
  return uwTick;
 8000f90:	4b02      	ldr	r3, [pc, #8]	; (8000f9c <HAL_GetTick+0x10>)
 8000f92:	681b      	ldr	r3, [r3, #0]
}
 8000f94:	4618      	mov	r0, r3
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bc80      	pop	{r7}
 8000f9a:	4770      	bx	lr
 8000f9c:	200001d8 	.word	0x200001d8

08000fa0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b084      	sub	sp, #16
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fa8:	f7ff fff0 	bl	8000f8c <HAL_GetTick>
 8000fac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000fb8:	d005      	beq.n	8000fc6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000fba:	4b0a      	ldr	r3, [pc, #40]	; (8000fe4 <HAL_Delay+0x44>)
 8000fbc:	781b      	ldrb	r3, [r3, #0]
 8000fbe:	461a      	mov	r2, r3
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	4413      	add	r3, r2
 8000fc4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000fc6:	bf00      	nop
 8000fc8:	f7ff ffe0 	bl	8000f8c <HAL_GetTick>
 8000fcc:	4602      	mov	r2, r0
 8000fce:	68bb      	ldr	r3, [r7, #8]
 8000fd0:	1ad3      	subs	r3, r2, r3
 8000fd2:	68fa      	ldr	r2, [r7, #12]
 8000fd4:	429a      	cmp	r2, r3
 8000fd6:	d8f7      	bhi.n	8000fc8 <HAL_Delay+0x28>
  {
  }
}
 8000fd8:	bf00      	nop
 8000fda:	bf00      	nop
 8000fdc:	3710      	adds	r7, #16
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	20000008 	.word	0x20000008

08000fe8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	b085      	sub	sp, #20
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	f003 0307 	and.w	r3, r3, #7
 8000ff6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ff8:	4b0c      	ldr	r3, [pc, #48]	; (800102c <__NVIC_SetPriorityGrouping+0x44>)
 8000ffa:	68db      	ldr	r3, [r3, #12]
 8000ffc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ffe:	68ba      	ldr	r2, [r7, #8]
 8001000:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001004:	4013      	ands	r3, r2
 8001006:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800100c:	68bb      	ldr	r3, [r7, #8]
 800100e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001010:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001014:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001018:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800101a:	4a04      	ldr	r2, [pc, #16]	; (800102c <__NVIC_SetPriorityGrouping+0x44>)
 800101c:	68bb      	ldr	r3, [r7, #8]
 800101e:	60d3      	str	r3, [r2, #12]
}
 8001020:	bf00      	nop
 8001022:	3714      	adds	r7, #20
 8001024:	46bd      	mov	sp, r7
 8001026:	bc80      	pop	{r7}
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop
 800102c:	e000ed00 	.word	0xe000ed00

08001030 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001034:	4b04      	ldr	r3, [pc, #16]	; (8001048 <__NVIC_GetPriorityGrouping+0x18>)
 8001036:	68db      	ldr	r3, [r3, #12]
 8001038:	0a1b      	lsrs	r3, r3, #8
 800103a:	f003 0307 	and.w	r3, r3, #7
}
 800103e:	4618      	mov	r0, r3
 8001040:	46bd      	mov	sp, r7
 8001042:	bc80      	pop	{r7}
 8001044:	4770      	bx	lr
 8001046:	bf00      	nop
 8001048:	e000ed00 	.word	0xe000ed00

0800104c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800104c:	b480      	push	{r7}
 800104e:	b083      	sub	sp, #12
 8001050:	af00      	add	r7, sp, #0
 8001052:	4603      	mov	r3, r0
 8001054:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001056:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800105a:	2b00      	cmp	r3, #0
 800105c:	db0b      	blt.n	8001076 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800105e:	79fb      	ldrb	r3, [r7, #7]
 8001060:	f003 021f 	and.w	r2, r3, #31
 8001064:	4906      	ldr	r1, [pc, #24]	; (8001080 <__NVIC_EnableIRQ+0x34>)
 8001066:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800106a:	095b      	lsrs	r3, r3, #5
 800106c:	2001      	movs	r0, #1
 800106e:	fa00 f202 	lsl.w	r2, r0, r2
 8001072:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001076:	bf00      	nop
 8001078:	370c      	adds	r7, #12
 800107a:	46bd      	mov	sp, r7
 800107c:	bc80      	pop	{r7}
 800107e:	4770      	bx	lr
 8001080:	e000e100 	.word	0xe000e100

08001084 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001084:	b480      	push	{r7}
 8001086:	b083      	sub	sp, #12
 8001088:	af00      	add	r7, sp, #0
 800108a:	4603      	mov	r3, r0
 800108c:	6039      	str	r1, [r7, #0]
 800108e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001090:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001094:	2b00      	cmp	r3, #0
 8001096:	db0a      	blt.n	80010ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	b2da      	uxtb	r2, r3
 800109c:	490c      	ldr	r1, [pc, #48]	; (80010d0 <__NVIC_SetPriority+0x4c>)
 800109e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010a2:	0112      	lsls	r2, r2, #4
 80010a4:	b2d2      	uxtb	r2, r2
 80010a6:	440b      	add	r3, r1
 80010a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010ac:	e00a      	b.n	80010c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010ae:	683b      	ldr	r3, [r7, #0]
 80010b0:	b2da      	uxtb	r2, r3
 80010b2:	4908      	ldr	r1, [pc, #32]	; (80010d4 <__NVIC_SetPriority+0x50>)
 80010b4:	79fb      	ldrb	r3, [r7, #7]
 80010b6:	f003 030f 	and.w	r3, r3, #15
 80010ba:	3b04      	subs	r3, #4
 80010bc:	0112      	lsls	r2, r2, #4
 80010be:	b2d2      	uxtb	r2, r2
 80010c0:	440b      	add	r3, r1
 80010c2:	761a      	strb	r2, [r3, #24]
}
 80010c4:	bf00      	nop
 80010c6:	370c      	adds	r7, #12
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bc80      	pop	{r7}
 80010cc:	4770      	bx	lr
 80010ce:	bf00      	nop
 80010d0:	e000e100 	.word	0xe000e100
 80010d4:	e000ed00 	.word	0xe000ed00

080010d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010d8:	b480      	push	{r7}
 80010da:	b089      	sub	sp, #36	; 0x24
 80010dc:	af00      	add	r7, sp, #0
 80010de:	60f8      	str	r0, [r7, #12]
 80010e0:	60b9      	str	r1, [r7, #8]
 80010e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	f003 0307 	and.w	r3, r3, #7
 80010ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010ec:	69fb      	ldr	r3, [r7, #28]
 80010ee:	f1c3 0307 	rsb	r3, r3, #7
 80010f2:	2b04      	cmp	r3, #4
 80010f4:	bf28      	it	cs
 80010f6:	2304      	movcs	r3, #4
 80010f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010fa:	69fb      	ldr	r3, [r7, #28]
 80010fc:	3304      	adds	r3, #4
 80010fe:	2b06      	cmp	r3, #6
 8001100:	d902      	bls.n	8001108 <NVIC_EncodePriority+0x30>
 8001102:	69fb      	ldr	r3, [r7, #28]
 8001104:	3b03      	subs	r3, #3
 8001106:	e000      	b.n	800110a <NVIC_EncodePriority+0x32>
 8001108:	2300      	movs	r3, #0
 800110a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800110c:	f04f 32ff 	mov.w	r2, #4294967295
 8001110:	69bb      	ldr	r3, [r7, #24]
 8001112:	fa02 f303 	lsl.w	r3, r2, r3
 8001116:	43da      	mvns	r2, r3
 8001118:	68bb      	ldr	r3, [r7, #8]
 800111a:	401a      	ands	r2, r3
 800111c:	697b      	ldr	r3, [r7, #20]
 800111e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001120:	f04f 31ff 	mov.w	r1, #4294967295
 8001124:	697b      	ldr	r3, [r7, #20]
 8001126:	fa01 f303 	lsl.w	r3, r1, r3
 800112a:	43d9      	mvns	r1, r3
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001130:	4313      	orrs	r3, r2
         );
}
 8001132:	4618      	mov	r0, r3
 8001134:	3724      	adds	r7, #36	; 0x24
 8001136:	46bd      	mov	sp, r7
 8001138:	bc80      	pop	{r7}
 800113a:	4770      	bx	lr

0800113c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	3b01      	subs	r3, #1
 8001148:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800114c:	d301      	bcc.n	8001152 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800114e:	2301      	movs	r3, #1
 8001150:	e00f      	b.n	8001172 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001152:	4a0a      	ldr	r2, [pc, #40]	; (800117c <SysTick_Config+0x40>)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	3b01      	subs	r3, #1
 8001158:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800115a:	210f      	movs	r1, #15
 800115c:	f04f 30ff 	mov.w	r0, #4294967295
 8001160:	f7ff ff90 	bl	8001084 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001164:	4b05      	ldr	r3, [pc, #20]	; (800117c <SysTick_Config+0x40>)
 8001166:	2200      	movs	r2, #0
 8001168:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800116a:	4b04      	ldr	r3, [pc, #16]	; (800117c <SysTick_Config+0x40>)
 800116c:	2207      	movs	r2, #7
 800116e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001170:	2300      	movs	r3, #0
}
 8001172:	4618      	mov	r0, r3
 8001174:	3708      	adds	r7, #8
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	e000e010 	.word	0xe000e010

08001180 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b082      	sub	sp, #8
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001188:	6878      	ldr	r0, [r7, #4]
 800118a:	f7ff ff2d 	bl	8000fe8 <__NVIC_SetPriorityGrouping>
}
 800118e:	bf00      	nop
 8001190:	3708      	adds	r7, #8
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}

08001196 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001196:	b580      	push	{r7, lr}
 8001198:	b086      	sub	sp, #24
 800119a:	af00      	add	r7, sp, #0
 800119c:	4603      	mov	r3, r0
 800119e:	60b9      	str	r1, [r7, #8]
 80011a0:	607a      	str	r2, [r7, #4]
 80011a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80011a4:	2300      	movs	r3, #0
 80011a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80011a8:	f7ff ff42 	bl	8001030 <__NVIC_GetPriorityGrouping>
 80011ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011ae:	687a      	ldr	r2, [r7, #4]
 80011b0:	68b9      	ldr	r1, [r7, #8]
 80011b2:	6978      	ldr	r0, [r7, #20]
 80011b4:	f7ff ff90 	bl	80010d8 <NVIC_EncodePriority>
 80011b8:	4602      	mov	r2, r0
 80011ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011be:	4611      	mov	r1, r2
 80011c0:	4618      	mov	r0, r3
 80011c2:	f7ff ff5f 	bl	8001084 <__NVIC_SetPriority>
}
 80011c6:	bf00      	nop
 80011c8:	3718      	adds	r7, #24
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}

080011ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011ce:	b580      	push	{r7, lr}
 80011d0:	b082      	sub	sp, #8
 80011d2:	af00      	add	r7, sp, #0
 80011d4:	4603      	mov	r3, r0
 80011d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011dc:	4618      	mov	r0, r3
 80011de:	f7ff ff35 	bl	800104c <__NVIC_EnableIRQ>
}
 80011e2:	bf00      	nop
 80011e4:	3708      	adds	r7, #8
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}

080011ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011ea:	b580      	push	{r7, lr}
 80011ec:	b082      	sub	sp, #8
 80011ee:	af00      	add	r7, sp, #0
 80011f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80011f2:	6878      	ldr	r0, [r7, #4]
 80011f4:	f7ff ffa2 	bl	800113c <SysTick_Config>
 80011f8:	4603      	mov	r3, r0
}
 80011fa:	4618      	mov	r0, r3
 80011fc:	3708      	adds	r7, #8
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}
	...

08001204 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001204:	b480      	push	{r7}
 8001206:	b08b      	sub	sp, #44	; 0x2c
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
 800120c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800120e:	2300      	movs	r3, #0
 8001210:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001212:	2300      	movs	r3, #0
 8001214:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001216:	e169      	b.n	80014ec <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001218:	2201      	movs	r2, #1
 800121a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800121c:	fa02 f303 	lsl.w	r3, r2, r3
 8001220:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	69fa      	ldr	r2, [r7, #28]
 8001228:	4013      	ands	r3, r2
 800122a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800122c:	69ba      	ldr	r2, [r7, #24]
 800122e:	69fb      	ldr	r3, [r7, #28]
 8001230:	429a      	cmp	r2, r3
 8001232:	f040 8158 	bne.w	80014e6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	685b      	ldr	r3, [r3, #4]
 800123a:	4a9a      	ldr	r2, [pc, #616]	; (80014a4 <HAL_GPIO_Init+0x2a0>)
 800123c:	4293      	cmp	r3, r2
 800123e:	d05e      	beq.n	80012fe <HAL_GPIO_Init+0xfa>
 8001240:	4a98      	ldr	r2, [pc, #608]	; (80014a4 <HAL_GPIO_Init+0x2a0>)
 8001242:	4293      	cmp	r3, r2
 8001244:	d875      	bhi.n	8001332 <HAL_GPIO_Init+0x12e>
 8001246:	4a98      	ldr	r2, [pc, #608]	; (80014a8 <HAL_GPIO_Init+0x2a4>)
 8001248:	4293      	cmp	r3, r2
 800124a:	d058      	beq.n	80012fe <HAL_GPIO_Init+0xfa>
 800124c:	4a96      	ldr	r2, [pc, #600]	; (80014a8 <HAL_GPIO_Init+0x2a4>)
 800124e:	4293      	cmp	r3, r2
 8001250:	d86f      	bhi.n	8001332 <HAL_GPIO_Init+0x12e>
 8001252:	4a96      	ldr	r2, [pc, #600]	; (80014ac <HAL_GPIO_Init+0x2a8>)
 8001254:	4293      	cmp	r3, r2
 8001256:	d052      	beq.n	80012fe <HAL_GPIO_Init+0xfa>
 8001258:	4a94      	ldr	r2, [pc, #592]	; (80014ac <HAL_GPIO_Init+0x2a8>)
 800125a:	4293      	cmp	r3, r2
 800125c:	d869      	bhi.n	8001332 <HAL_GPIO_Init+0x12e>
 800125e:	4a94      	ldr	r2, [pc, #592]	; (80014b0 <HAL_GPIO_Init+0x2ac>)
 8001260:	4293      	cmp	r3, r2
 8001262:	d04c      	beq.n	80012fe <HAL_GPIO_Init+0xfa>
 8001264:	4a92      	ldr	r2, [pc, #584]	; (80014b0 <HAL_GPIO_Init+0x2ac>)
 8001266:	4293      	cmp	r3, r2
 8001268:	d863      	bhi.n	8001332 <HAL_GPIO_Init+0x12e>
 800126a:	4a92      	ldr	r2, [pc, #584]	; (80014b4 <HAL_GPIO_Init+0x2b0>)
 800126c:	4293      	cmp	r3, r2
 800126e:	d046      	beq.n	80012fe <HAL_GPIO_Init+0xfa>
 8001270:	4a90      	ldr	r2, [pc, #576]	; (80014b4 <HAL_GPIO_Init+0x2b0>)
 8001272:	4293      	cmp	r3, r2
 8001274:	d85d      	bhi.n	8001332 <HAL_GPIO_Init+0x12e>
 8001276:	2b12      	cmp	r3, #18
 8001278:	d82a      	bhi.n	80012d0 <HAL_GPIO_Init+0xcc>
 800127a:	2b12      	cmp	r3, #18
 800127c:	d859      	bhi.n	8001332 <HAL_GPIO_Init+0x12e>
 800127e:	a201      	add	r2, pc, #4	; (adr r2, 8001284 <HAL_GPIO_Init+0x80>)
 8001280:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001284:	080012ff 	.word	0x080012ff
 8001288:	080012d9 	.word	0x080012d9
 800128c:	080012eb 	.word	0x080012eb
 8001290:	0800132d 	.word	0x0800132d
 8001294:	08001333 	.word	0x08001333
 8001298:	08001333 	.word	0x08001333
 800129c:	08001333 	.word	0x08001333
 80012a0:	08001333 	.word	0x08001333
 80012a4:	08001333 	.word	0x08001333
 80012a8:	08001333 	.word	0x08001333
 80012ac:	08001333 	.word	0x08001333
 80012b0:	08001333 	.word	0x08001333
 80012b4:	08001333 	.word	0x08001333
 80012b8:	08001333 	.word	0x08001333
 80012bc:	08001333 	.word	0x08001333
 80012c0:	08001333 	.word	0x08001333
 80012c4:	08001333 	.word	0x08001333
 80012c8:	080012e1 	.word	0x080012e1
 80012cc:	080012f5 	.word	0x080012f5
 80012d0:	4a79      	ldr	r2, [pc, #484]	; (80014b8 <HAL_GPIO_Init+0x2b4>)
 80012d2:	4293      	cmp	r3, r2
 80012d4:	d013      	beq.n	80012fe <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80012d6:	e02c      	b.n	8001332 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80012d8:	683b      	ldr	r3, [r7, #0]
 80012da:	68db      	ldr	r3, [r3, #12]
 80012dc:	623b      	str	r3, [r7, #32]
          break;
 80012de:	e029      	b.n	8001334 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	68db      	ldr	r3, [r3, #12]
 80012e4:	3304      	adds	r3, #4
 80012e6:	623b      	str	r3, [r7, #32]
          break;
 80012e8:	e024      	b.n	8001334 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	68db      	ldr	r3, [r3, #12]
 80012ee:	3308      	adds	r3, #8
 80012f0:	623b      	str	r3, [r7, #32]
          break;
 80012f2:	e01f      	b.n	8001334 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	68db      	ldr	r3, [r3, #12]
 80012f8:	330c      	adds	r3, #12
 80012fa:	623b      	str	r3, [r7, #32]
          break;
 80012fc:	e01a      	b.n	8001334 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80012fe:	683b      	ldr	r3, [r7, #0]
 8001300:	689b      	ldr	r3, [r3, #8]
 8001302:	2b00      	cmp	r3, #0
 8001304:	d102      	bne.n	800130c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001306:	2304      	movs	r3, #4
 8001308:	623b      	str	r3, [r7, #32]
          break;
 800130a:	e013      	b.n	8001334 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	689b      	ldr	r3, [r3, #8]
 8001310:	2b01      	cmp	r3, #1
 8001312:	d105      	bne.n	8001320 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001314:	2308      	movs	r3, #8
 8001316:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	69fa      	ldr	r2, [r7, #28]
 800131c:	611a      	str	r2, [r3, #16]
          break;
 800131e:	e009      	b.n	8001334 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001320:	2308      	movs	r3, #8
 8001322:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	69fa      	ldr	r2, [r7, #28]
 8001328:	615a      	str	r2, [r3, #20]
          break;
 800132a:	e003      	b.n	8001334 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800132c:	2300      	movs	r3, #0
 800132e:	623b      	str	r3, [r7, #32]
          break;
 8001330:	e000      	b.n	8001334 <HAL_GPIO_Init+0x130>
          break;
 8001332:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001334:	69bb      	ldr	r3, [r7, #24]
 8001336:	2bff      	cmp	r3, #255	; 0xff
 8001338:	d801      	bhi.n	800133e <HAL_GPIO_Init+0x13a>
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	e001      	b.n	8001342 <HAL_GPIO_Init+0x13e>
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	3304      	adds	r3, #4
 8001342:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001344:	69bb      	ldr	r3, [r7, #24]
 8001346:	2bff      	cmp	r3, #255	; 0xff
 8001348:	d802      	bhi.n	8001350 <HAL_GPIO_Init+0x14c>
 800134a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800134c:	009b      	lsls	r3, r3, #2
 800134e:	e002      	b.n	8001356 <HAL_GPIO_Init+0x152>
 8001350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001352:	3b08      	subs	r3, #8
 8001354:	009b      	lsls	r3, r3, #2
 8001356:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001358:	697b      	ldr	r3, [r7, #20]
 800135a:	681a      	ldr	r2, [r3, #0]
 800135c:	210f      	movs	r1, #15
 800135e:	693b      	ldr	r3, [r7, #16]
 8001360:	fa01 f303 	lsl.w	r3, r1, r3
 8001364:	43db      	mvns	r3, r3
 8001366:	401a      	ands	r2, r3
 8001368:	6a39      	ldr	r1, [r7, #32]
 800136a:	693b      	ldr	r3, [r7, #16]
 800136c:	fa01 f303 	lsl.w	r3, r1, r3
 8001370:	431a      	orrs	r2, r3
 8001372:	697b      	ldr	r3, [r7, #20]
 8001374:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	685b      	ldr	r3, [r3, #4]
 800137a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800137e:	2b00      	cmp	r3, #0
 8001380:	f000 80b1 	beq.w	80014e6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001384:	4b4d      	ldr	r3, [pc, #308]	; (80014bc <HAL_GPIO_Init+0x2b8>)
 8001386:	699b      	ldr	r3, [r3, #24]
 8001388:	4a4c      	ldr	r2, [pc, #304]	; (80014bc <HAL_GPIO_Init+0x2b8>)
 800138a:	f043 0301 	orr.w	r3, r3, #1
 800138e:	6193      	str	r3, [r2, #24]
 8001390:	4b4a      	ldr	r3, [pc, #296]	; (80014bc <HAL_GPIO_Init+0x2b8>)
 8001392:	699b      	ldr	r3, [r3, #24]
 8001394:	f003 0301 	and.w	r3, r3, #1
 8001398:	60bb      	str	r3, [r7, #8]
 800139a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800139c:	4a48      	ldr	r2, [pc, #288]	; (80014c0 <HAL_GPIO_Init+0x2bc>)
 800139e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013a0:	089b      	lsrs	r3, r3, #2
 80013a2:	3302      	adds	r3, #2
 80013a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013a8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80013aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013ac:	f003 0303 	and.w	r3, r3, #3
 80013b0:	009b      	lsls	r3, r3, #2
 80013b2:	220f      	movs	r2, #15
 80013b4:	fa02 f303 	lsl.w	r3, r2, r3
 80013b8:	43db      	mvns	r3, r3
 80013ba:	68fa      	ldr	r2, [r7, #12]
 80013bc:	4013      	ands	r3, r2
 80013be:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	4a40      	ldr	r2, [pc, #256]	; (80014c4 <HAL_GPIO_Init+0x2c0>)
 80013c4:	4293      	cmp	r3, r2
 80013c6:	d013      	beq.n	80013f0 <HAL_GPIO_Init+0x1ec>
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	4a3f      	ldr	r2, [pc, #252]	; (80014c8 <HAL_GPIO_Init+0x2c4>)
 80013cc:	4293      	cmp	r3, r2
 80013ce:	d00d      	beq.n	80013ec <HAL_GPIO_Init+0x1e8>
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	4a3e      	ldr	r2, [pc, #248]	; (80014cc <HAL_GPIO_Init+0x2c8>)
 80013d4:	4293      	cmp	r3, r2
 80013d6:	d007      	beq.n	80013e8 <HAL_GPIO_Init+0x1e4>
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	4a3d      	ldr	r2, [pc, #244]	; (80014d0 <HAL_GPIO_Init+0x2cc>)
 80013dc:	4293      	cmp	r3, r2
 80013de:	d101      	bne.n	80013e4 <HAL_GPIO_Init+0x1e0>
 80013e0:	2303      	movs	r3, #3
 80013e2:	e006      	b.n	80013f2 <HAL_GPIO_Init+0x1ee>
 80013e4:	2304      	movs	r3, #4
 80013e6:	e004      	b.n	80013f2 <HAL_GPIO_Init+0x1ee>
 80013e8:	2302      	movs	r3, #2
 80013ea:	e002      	b.n	80013f2 <HAL_GPIO_Init+0x1ee>
 80013ec:	2301      	movs	r3, #1
 80013ee:	e000      	b.n	80013f2 <HAL_GPIO_Init+0x1ee>
 80013f0:	2300      	movs	r3, #0
 80013f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80013f4:	f002 0203 	and.w	r2, r2, #3
 80013f8:	0092      	lsls	r2, r2, #2
 80013fa:	4093      	lsls	r3, r2
 80013fc:	68fa      	ldr	r2, [r7, #12]
 80013fe:	4313      	orrs	r3, r2
 8001400:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001402:	492f      	ldr	r1, [pc, #188]	; (80014c0 <HAL_GPIO_Init+0x2bc>)
 8001404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001406:	089b      	lsrs	r3, r3, #2
 8001408:	3302      	adds	r3, #2
 800140a:	68fa      	ldr	r2, [r7, #12]
 800140c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	685b      	ldr	r3, [r3, #4]
 8001414:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001418:	2b00      	cmp	r3, #0
 800141a:	d006      	beq.n	800142a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800141c:	4b2d      	ldr	r3, [pc, #180]	; (80014d4 <HAL_GPIO_Init+0x2d0>)
 800141e:	681a      	ldr	r2, [r3, #0]
 8001420:	492c      	ldr	r1, [pc, #176]	; (80014d4 <HAL_GPIO_Init+0x2d0>)
 8001422:	69bb      	ldr	r3, [r7, #24]
 8001424:	4313      	orrs	r3, r2
 8001426:	600b      	str	r3, [r1, #0]
 8001428:	e006      	b.n	8001438 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800142a:	4b2a      	ldr	r3, [pc, #168]	; (80014d4 <HAL_GPIO_Init+0x2d0>)
 800142c:	681a      	ldr	r2, [r3, #0]
 800142e:	69bb      	ldr	r3, [r7, #24]
 8001430:	43db      	mvns	r3, r3
 8001432:	4928      	ldr	r1, [pc, #160]	; (80014d4 <HAL_GPIO_Init+0x2d0>)
 8001434:	4013      	ands	r3, r2
 8001436:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001438:	683b      	ldr	r3, [r7, #0]
 800143a:	685b      	ldr	r3, [r3, #4]
 800143c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001440:	2b00      	cmp	r3, #0
 8001442:	d006      	beq.n	8001452 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001444:	4b23      	ldr	r3, [pc, #140]	; (80014d4 <HAL_GPIO_Init+0x2d0>)
 8001446:	685a      	ldr	r2, [r3, #4]
 8001448:	4922      	ldr	r1, [pc, #136]	; (80014d4 <HAL_GPIO_Init+0x2d0>)
 800144a:	69bb      	ldr	r3, [r7, #24]
 800144c:	4313      	orrs	r3, r2
 800144e:	604b      	str	r3, [r1, #4]
 8001450:	e006      	b.n	8001460 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001452:	4b20      	ldr	r3, [pc, #128]	; (80014d4 <HAL_GPIO_Init+0x2d0>)
 8001454:	685a      	ldr	r2, [r3, #4]
 8001456:	69bb      	ldr	r3, [r7, #24]
 8001458:	43db      	mvns	r3, r3
 800145a:	491e      	ldr	r1, [pc, #120]	; (80014d4 <HAL_GPIO_Init+0x2d0>)
 800145c:	4013      	ands	r3, r2
 800145e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	685b      	ldr	r3, [r3, #4]
 8001464:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001468:	2b00      	cmp	r3, #0
 800146a:	d006      	beq.n	800147a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800146c:	4b19      	ldr	r3, [pc, #100]	; (80014d4 <HAL_GPIO_Init+0x2d0>)
 800146e:	689a      	ldr	r2, [r3, #8]
 8001470:	4918      	ldr	r1, [pc, #96]	; (80014d4 <HAL_GPIO_Init+0x2d0>)
 8001472:	69bb      	ldr	r3, [r7, #24]
 8001474:	4313      	orrs	r3, r2
 8001476:	608b      	str	r3, [r1, #8]
 8001478:	e006      	b.n	8001488 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800147a:	4b16      	ldr	r3, [pc, #88]	; (80014d4 <HAL_GPIO_Init+0x2d0>)
 800147c:	689a      	ldr	r2, [r3, #8]
 800147e:	69bb      	ldr	r3, [r7, #24]
 8001480:	43db      	mvns	r3, r3
 8001482:	4914      	ldr	r1, [pc, #80]	; (80014d4 <HAL_GPIO_Init+0x2d0>)
 8001484:	4013      	ands	r3, r2
 8001486:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001488:	683b      	ldr	r3, [r7, #0]
 800148a:	685b      	ldr	r3, [r3, #4]
 800148c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001490:	2b00      	cmp	r3, #0
 8001492:	d021      	beq.n	80014d8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001494:	4b0f      	ldr	r3, [pc, #60]	; (80014d4 <HAL_GPIO_Init+0x2d0>)
 8001496:	68da      	ldr	r2, [r3, #12]
 8001498:	490e      	ldr	r1, [pc, #56]	; (80014d4 <HAL_GPIO_Init+0x2d0>)
 800149a:	69bb      	ldr	r3, [r7, #24]
 800149c:	4313      	orrs	r3, r2
 800149e:	60cb      	str	r3, [r1, #12]
 80014a0:	e021      	b.n	80014e6 <HAL_GPIO_Init+0x2e2>
 80014a2:	bf00      	nop
 80014a4:	10320000 	.word	0x10320000
 80014a8:	10310000 	.word	0x10310000
 80014ac:	10220000 	.word	0x10220000
 80014b0:	10210000 	.word	0x10210000
 80014b4:	10120000 	.word	0x10120000
 80014b8:	10110000 	.word	0x10110000
 80014bc:	40021000 	.word	0x40021000
 80014c0:	40010000 	.word	0x40010000
 80014c4:	40010800 	.word	0x40010800
 80014c8:	40010c00 	.word	0x40010c00
 80014cc:	40011000 	.word	0x40011000
 80014d0:	40011400 	.word	0x40011400
 80014d4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80014d8:	4b0b      	ldr	r3, [pc, #44]	; (8001508 <HAL_GPIO_Init+0x304>)
 80014da:	68da      	ldr	r2, [r3, #12]
 80014dc:	69bb      	ldr	r3, [r7, #24]
 80014de:	43db      	mvns	r3, r3
 80014e0:	4909      	ldr	r1, [pc, #36]	; (8001508 <HAL_GPIO_Init+0x304>)
 80014e2:	4013      	ands	r3, r2
 80014e4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80014e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014e8:	3301      	adds	r3, #1
 80014ea:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	681a      	ldr	r2, [r3, #0]
 80014f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014f2:	fa22 f303 	lsr.w	r3, r2, r3
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	f47f ae8e 	bne.w	8001218 <HAL_GPIO_Init+0x14>
  }
}
 80014fc:	bf00      	nop
 80014fe:	bf00      	nop
 8001500:	372c      	adds	r7, #44	; 0x2c
 8001502:	46bd      	mov	sp, r7
 8001504:	bc80      	pop	{r7}
 8001506:	4770      	bx	lr
 8001508:	40010400 	.word	0x40010400

0800150c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800150c:	b480      	push	{r7}
 800150e:	b083      	sub	sp, #12
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
 8001514:	460b      	mov	r3, r1
 8001516:	807b      	strh	r3, [r7, #2]
 8001518:	4613      	mov	r3, r2
 800151a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800151c:	787b      	ldrb	r3, [r7, #1]
 800151e:	2b00      	cmp	r3, #0
 8001520:	d003      	beq.n	800152a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001522:	887a      	ldrh	r2, [r7, #2]
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001528:	e003      	b.n	8001532 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800152a:	887b      	ldrh	r3, [r7, #2]
 800152c:	041a      	lsls	r2, r3, #16
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	611a      	str	r2, [r3, #16]
}
 8001532:	bf00      	nop
 8001534:	370c      	adds	r7, #12
 8001536:	46bd      	mov	sp, r7
 8001538:	bc80      	pop	{r7}
 800153a:	4770      	bx	lr

0800153c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b086      	sub	sp, #24
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	2b00      	cmp	r3, #0
 8001548:	d101      	bne.n	800154e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800154a:	2301      	movs	r3, #1
 800154c:	e26c      	b.n	8001a28 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f003 0301 	and.w	r3, r3, #1
 8001556:	2b00      	cmp	r3, #0
 8001558:	f000 8087 	beq.w	800166a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800155c:	4b92      	ldr	r3, [pc, #584]	; (80017a8 <HAL_RCC_OscConfig+0x26c>)
 800155e:	685b      	ldr	r3, [r3, #4]
 8001560:	f003 030c 	and.w	r3, r3, #12
 8001564:	2b04      	cmp	r3, #4
 8001566:	d00c      	beq.n	8001582 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001568:	4b8f      	ldr	r3, [pc, #572]	; (80017a8 <HAL_RCC_OscConfig+0x26c>)
 800156a:	685b      	ldr	r3, [r3, #4]
 800156c:	f003 030c 	and.w	r3, r3, #12
 8001570:	2b08      	cmp	r3, #8
 8001572:	d112      	bne.n	800159a <HAL_RCC_OscConfig+0x5e>
 8001574:	4b8c      	ldr	r3, [pc, #560]	; (80017a8 <HAL_RCC_OscConfig+0x26c>)
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800157c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001580:	d10b      	bne.n	800159a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001582:	4b89      	ldr	r3, [pc, #548]	; (80017a8 <HAL_RCC_OscConfig+0x26c>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800158a:	2b00      	cmp	r3, #0
 800158c:	d06c      	beq.n	8001668 <HAL_RCC_OscConfig+0x12c>
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	685b      	ldr	r3, [r3, #4]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d168      	bne.n	8001668 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001596:	2301      	movs	r3, #1
 8001598:	e246      	b.n	8001a28 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80015a2:	d106      	bne.n	80015b2 <HAL_RCC_OscConfig+0x76>
 80015a4:	4b80      	ldr	r3, [pc, #512]	; (80017a8 <HAL_RCC_OscConfig+0x26c>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	4a7f      	ldr	r2, [pc, #508]	; (80017a8 <HAL_RCC_OscConfig+0x26c>)
 80015aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015ae:	6013      	str	r3, [r2, #0]
 80015b0:	e02e      	b.n	8001610 <HAL_RCC_OscConfig+0xd4>
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	685b      	ldr	r3, [r3, #4]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d10c      	bne.n	80015d4 <HAL_RCC_OscConfig+0x98>
 80015ba:	4b7b      	ldr	r3, [pc, #492]	; (80017a8 <HAL_RCC_OscConfig+0x26c>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	4a7a      	ldr	r2, [pc, #488]	; (80017a8 <HAL_RCC_OscConfig+0x26c>)
 80015c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80015c4:	6013      	str	r3, [r2, #0]
 80015c6:	4b78      	ldr	r3, [pc, #480]	; (80017a8 <HAL_RCC_OscConfig+0x26c>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	4a77      	ldr	r2, [pc, #476]	; (80017a8 <HAL_RCC_OscConfig+0x26c>)
 80015cc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80015d0:	6013      	str	r3, [r2, #0]
 80015d2:	e01d      	b.n	8001610 <HAL_RCC_OscConfig+0xd4>
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80015dc:	d10c      	bne.n	80015f8 <HAL_RCC_OscConfig+0xbc>
 80015de:	4b72      	ldr	r3, [pc, #456]	; (80017a8 <HAL_RCC_OscConfig+0x26c>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	4a71      	ldr	r2, [pc, #452]	; (80017a8 <HAL_RCC_OscConfig+0x26c>)
 80015e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80015e8:	6013      	str	r3, [r2, #0]
 80015ea:	4b6f      	ldr	r3, [pc, #444]	; (80017a8 <HAL_RCC_OscConfig+0x26c>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	4a6e      	ldr	r2, [pc, #440]	; (80017a8 <HAL_RCC_OscConfig+0x26c>)
 80015f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015f4:	6013      	str	r3, [r2, #0]
 80015f6:	e00b      	b.n	8001610 <HAL_RCC_OscConfig+0xd4>
 80015f8:	4b6b      	ldr	r3, [pc, #428]	; (80017a8 <HAL_RCC_OscConfig+0x26c>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	4a6a      	ldr	r2, [pc, #424]	; (80017a8 <HAL_RCC_OscConfig+0x26c>)
 80015fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001602:	6013      	str	r3, [r2, #0]
 8001604:	4b68      	ldr	r3, [pc, #416]	; (80017a8 <HAL_RCC_OscConfig+0x26c>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	4a67      	ldr	r2, [pc, #412]	; (80017a8 <HAL_RCC_OscConfig+0x26c>)
 800160a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800160e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	685b      	ldr	r3, [r3, #4]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d013      	beq.n	8001640 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001618:	f7ff fcb8 	bl	8000f8c <HAL_GetTick>
 800161c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800161e:	e008      	b.n	8001632 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001620:	f7ff fcb4 	bl	8000f8c <HAL_GetTick>
 8001624:	4602      	mov	r2, r0
 8001626:	693b      	ldr	r3, [r7, #16]
 8001628:	1ad3      	subs	r3, r2, r3
 800162a:	2b64      	cmp	r3, #100	; 0x64
 800162c:	d901      	bls.n	8001632 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800162e:	2303      	movs	r3, #3
 8001630:	e1fa      	b.n	8001a28 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001632:	4b5d      	ldr	r3, [pc, #372]	; (80017a8 <HAL_RCC_OscConfig+0x26c>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800163a:	2b00      	cmp	r3, #0
 800163c:	d0f0      	beq.n	8001620 <HAL_RCC_OscConfig+0xe4>
 800163e:	e014      	b.n	800166a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001640:	f7ff fca4 	bl	8000f8c <HAL_GetTick>
 8001644:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001646:	e008      	b.n	800165a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001648:	f7ff fca0 	bl	8000f8c <HAL_GetTick>
 800164c:	4602      	mov	r2, r0
 800164e:	693b      	ldr	r3, [r7, #16]
 8001650:	1ad3      	subs	r3, r2, r3
 8001652:	2b64      	cmp	r3, #100	; 0x64
 8001654:	d901      	bls.n	800165a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001656:	2303      	movs	r3, #3
 8001658:	e1e6      	b.n	8001a28 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800165a:	4b53      	ldr	r3, [pc, #332]	; (80017a8 <HAL_RCC_OscConfig+0x26c>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001662:	2b00      	cmp	r3, #0
 8001664:	d1f0      	bne.n	8001648 <HAL_RCC_OscConfig+0x10c>
 8001666:	e000      	b.n	800166a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001668:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f003 0302 	and.w	r3, r3, #2
 8001672:	2b00      	cmp	r3, #0
 8001674:	d063      	beq.n	800173e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001676:	4b4c      	ldr	r3, [pc, #304]	; (80017a8 <HAL_RCC_OscConfig+0x26c>)
 8001678:	685b      	ldr	r3, [r3, #4]
 800167a:	f003 030c 	and.w	r3, r3, #12
 800167e:	2b00      	cmp	r3, #0
 8001680:	d00b      	beq.n	800169a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001682:	4b49      	ldr	r3, [pc, #292]	; (80017a8 <HAL_RCC_OscConfig+0x26c>)
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	f003 030c 	and.w	r3, r3, #12
 800168a:	2b08      	cmp	r3, #8
 800168c:	d11c      	bne.n	80016c8 <HAL_RCC_OscConfig+0x18c>
 800168e:	4b46      	ldr	r3, [pc, #280]	; (80017a8 <HAL_RCC_OscConfig+0x26c>)
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001696:	2b00      	cmp	r3, #0
 8001698:	d116      	bne.n	80016c8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800169a:	4b43      	ldr	r3, [pc, #268]	; (80017a8 <HAL_RCC_OscConfig+0x26c>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f003 0302 	and.w	r3, r3, #2
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d005      	beq.n	80016b2 <HAL_RCC_OscConfig+0x176>
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	691b      	ldr	r3, [r3, #16]
 80016aa:	2b01      	cmp	r3, #1
 80016ac:	d001      	beq.n	80016b2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80016ae:	2301      	movs	r3, #1
 80016b0:	e1ba      	b.n	8001a28 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016b2:	4b3d      	ldr	r3, [pc, #244]	; (80017a8 <HAL_RCC_OscConfig+0x26c>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	695b      	ldr	r3, [r3, #20]
 80016be:	00db      	lsls	r3, r3, #3
 80016c0:	4939      	ldr	r1, [pc, #228]	; (80017a8 <HAL_RCC_OscConfig+0x26c>)
 80016c2:	4313      	orrs	r3, r2
 80016c4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016c6:	e03a      	b.n	800173e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	691b      	ldr	r3, [r3, #16]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d020      	beq.n	8001712 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80016d0:	4b36      	ldr	r3, [pc, #216]	; (80017ac <HAL_RCC_OscConfig+0x270>)
 80016d2:	2201      	movs	r2, #1
 80016d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016d6:	f7ff fc59 	bl	8000f8c <HAL_GetTick>
 80016da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016dc:	e008      	b.n	80016f0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016de:	f7ff fc55 	bl	8000f8c <HAL_GetTick>
 80016e2:	4602      	mov	r2, r0
 80016e4:	693b      	ldr	r3, [r7, #16]
 80016e6:	1ad3      	subs	r3, r2, r3
 80016e8:	2b02      	cmp	r3, #2
 80016ea:	d901      	bls.n	80016f0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80016ec:	2303      	movs	r3, #3
 80016ee:	e19b      	b.n	8001a28 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016f0:	4b2d      	ldr	r3, [pc, #180]	; (80017a8 <HAL_RCC_OscConfig+0x26c>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f003 0302 	and.w	r3, r3, #2
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d0f0      	beq.n	80016de <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016fc:	4b2a      	ldr	r3, [pc, #168]	; (80017a8 <HAL_RCC_OscConfig+0x26c>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	695b      	ldr	r3, [r3, #20]
 8001708:	00db      	lsls	r3, r3, #3
 800170a:	4927      	ldr	r1, [pc, #156]	; (80017a8 <HAL_RCC_OscConfig+0x26c>)
 800170c:	4313      	orrs	r3, r2
 800170e:	600b      	str	r3, [r1, #0]
 8001710:	e015      	b.n	800173e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001712:	4b26      	ldr	r3, [pc, #152]	; (80017ac <HAL_RCC_OscConfig+0x270>)
 8001714:	2200      	movs	r2, #0
 8001716:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001718:	f7ff fc38 	bl	8000f8c <HAL_GetTick>
 800171c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800171e:	e008      	b.n	8001732 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001720:	f7ff fc34 	bl	8000f8c <HAL_GetTick>
 8001724:	4602      	mov	r2, r0
 8001726:	693b      	ldr	r3, [r7, #16]
 8001728:	1ad3      	subs	r3, r2, r3
 800172a:	2b02      	cmp	r3, #2
 800172c:	d901      	bls.n	8001732 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800172e:	2303      	movs	r3, #3
 8001730:	e17a      	b.n	8001a28 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001732:	4b1d      	ldr	r3, [pc, #116]	; (80017a8 <HAL_RCC_OscConfig+0x26c>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f003 0302 	and.w	r3, r3, #2
 800173a:	2b00      	cmp	r3, #0
 800173c:	d1f0      	bne.n	8001720 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f003 0308 	and.w	r3, r3, #8
 8001746:	2b00      	cmp	r3, #0
 8001748:	d03a      	beq.n	80017c0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	699b      	ldr	r3, [r3, #24]
 800174e:	2b00      	cmp	r3, #0
 8001750:	d019      	beq.n	8001786 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001752:	4b17      	ldr	r3, [pc, #92]	; (80017b0 <HAL_RCC_OscConfig+0x274>)
 8001754:	2201      	movs	r2, #1
 8001756:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001758:	f7ff fc18 	bl	8000f8c <HAL_GetTick>
 800175c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800175e:	e008      	b.n	8001772 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001760:	f7ff fc14 	bl	8000f8c <HAL_GetTick>
 8001764:	4602      	mov	r2, r0
 8001766:	693b      	ldr	r3, [r7, #16]
 8001768:	1ad3      	subs	r3, r2, r3
 800176a:	2b02      	cmp	r3, #2
 800176c:	d901      	bls.n	8001772 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800176e:	2303      	movs	r3, #3
 8001770:	e15a      	b.n	8001a28 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001772:	4b0d      	ldr	r3, [pc, #52]	; (80017a8 <HAL_RCC_OscConfig+0x26c>)
 8001774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001776:	f003 0302 	and.w	r3, r3, #2
 800177a:	2b00      	cmp	r3, #0
 800177c:	d0f0      	beq.n	8001760 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800177e:	2001      	movs	r0, #1
 8001780:	f000 fad8 	bl	8001d34 <RCC_Delay>
 8001784:	e01c      	b.n	80017c0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001786:	4b0a      	ldr	r3, [pc, #40]	; (80017b0 <HAL_RCC_OscConfig+0x274>)
 8001788:	2200      	movs	r2, #0
 800178a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800178c:	f7ff fbfe 	bl	8000f8c <HAL_GetTick>
 8001790:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001792:	e00f      	b.n	80017b4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001794:	f7ff fbfa 	bl	8000f8c <HAL_GetTick>
 8001798:	4602      	mov	r2, r0
 800179a:	693b      	ldr	r3, [r7, #16]
 800179c:	1ad3      	subs	r3, r2, r3
 800179e:	2b02      	cmp	r3, #2
 80017a0:	d908      	bls.n	80017b4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80017a2:	2303      	movs	r3, #3
 80017a4:	e140      	b.n	8001a28 <HAL_RCC_OscConfig+0x4ec>
 80017a6:	bf00      	nop
 80017a8:	40021000 	.word	0x40021000
 80017ac:	42420000 	.word	0x42420000
 80017b0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017b4:	4b9e      	ldr	r3, [pc, #632]	; (8001a30 <HAL_RCC_OscConfig+0x4f4>)
 80017b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017b8:	f003 0302 	and.w	r3, r3, #2
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d1e9      	bne.n	8001794 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f003 0304 	and.w	r3, r3, #4
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	f000 80a6 	beq.w	800191a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80017ce:	2300      	movs	r3, #0
 80017d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80017d2:	4b97      	ldr	r3, [pc, #604]	; (8001a30 <HAL_RCC_OscConfig+0x4f4>)
 80017d4:	69db      	ldr	r3, [r3, #28]
 80017d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d10d      	bne.n	80017fa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80017de:	4b94      	ldr	r3, [pc, #592]	; (8001a30 <HAL_RCC_OscConfig+0x4f4>)
 80017e0:	69db      	ldr	r3, [r3, #28]
 80017e2:	4a93      	ldr	r2, [pc, #588]	; (8001a30 <HAL_RCC_OscConfig+0x4f4>)
 80017e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017e8:	61d3      	str	r3, [r2, #28]
 80017ea:	4b91      	ldr	r3, [pc, #580]	; (8001a30 <HAL_RCC_OscConfig+0x4f4>)
 80017ec:	69db      	ldr	r3, [r3, #28]
 80017ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017f2:	60bb      	str	r3, [r7, #8]
 80017f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80017f6:	2301      	movs	r3, #1
 80017f8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017fa:	4b8e      	ldr	r3, [pc, #568]	; (8001a34 <HAL_RCC_OscConfig+0x4f8>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001802:	2b00      	cmp	r3, #0
 8001804:	d118      	bne.n	8001838 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001806:	4b8b      	ldr	r3, [pc, #556]	; (8001a34 <HAL_RCC_OscConfig+0x4f8>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4a8a      	ldr	r2, [pc, #552]	; (8001a34 <HAL_RCC_OscConfig+0x4f8>)
 800180c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001810:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001812:	f7ff fbbb 	bl	8000f8c <HAL_GetTick>
 8001816:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001818:	e008      	b.n	800182c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800181a:	f7ff fbb7 	bl	8000f8c <HAL_GetTick>
 800181e:	4602      	mov	r2, r0
 8001820:	693b      	ldr	r3, [r7, #16]
 8001822:	1ad3      	subs	r3, r2, r3
 8001824:	2b64      	cmp	r3, #100	; 0x64
 8001826:	d901      	bls.n	800182c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001828:	2303      	movs	r3, #3
 800182a:	e0fd      	b.n	8001a28 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800182c:	4b81      	ldr	r3, [pc, #516]	; (8001a34 <HAL_RCC_OscConfig+0x4f8>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001834:	2b00      	cmp	r3, #0
 8001836:	d0f0      	beq.n	800181a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	68db      	ldr	r3, [r3, #12]
 800183c:	2b01      	cmp	r3, #1
 800183e:	d106      	bne.n	800184e <HAL_RCC_OscConfig+0x312>
 8001840:	4b7b      	ldr	r3, [pc, #492]	; (8001a30 <HAL_RCC_OscConfig+0x4f4>)
 8001842:	6a1b      	ldr	r3, [r3, #32]
 8001844:	4a7a      	ldr	r2, [pc, #488]	; (8001a30 <HAL_RCC_OscConfig+0x4f4>)
 8001846:	f043 0301 	orr.w	r3, r3, #1
 800184a:	6213      	str	r3, [r2, #32]
 800184c:	e02d      	b.n	80018aa <HAL_RCC_OscConfig+0x36e>
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	68db      	ldr	r3, [r3, #12]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d10c      	bne.n	8001870 <HAL_RCC_OscConfig+0x334>
 8001856:	4b76      	ldr	r3, [pc, #472]	; (8001a30 <HAL_RCC_OscConfig+0x4f4>)
 8001858:	6a1b      	ldr	r3, [r3, #32]
 800185a:	4a75      	ldr	r2, [pc, #468]	; (8001a30 <HAL_RCC_OscConfig+0x4f4>)
 800185c:	f023 0301 	bic.w	r3, r3, #1
 8001860:	6213      	str	r3, [r2, #32]
 8001862:	4b73      	ldr	r3, [pc, #460]	; (8001a30 <HAL_RCC_OscConfig+0x4f4>)
 8001864:	6a1b      	ldr	r3, [r3, #32]
 8001866:	4a72      	ldr	r2, [pc, #456]	; (8001a30 <HAL_RCC_OscConfig+0x4f4>)
 8001868:	f023 0304 	bic.w	r3, r3, #4
 800186c:	6213      	str	r3, [r2, #32]
 800186e:	e01c      	b.n	80018aa <HAL_RCC_OscConfig+0x36e>
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	68db      	ldr	r3, [r3, #12]
 8001874:	2b05      	cmp	r3, #5
 8001876:	d10c      	bne.n	8001892 <HAL_RCC_OscConfig+0x356>
 8001878:	4b6d      	ldr	r3, [pc, #436]	; (8001a30 <HAL_RCC_OscConfig+0x4f4>)
 800187a:	6a1b      	ldr	r3, [r3, #32]
 800187c:	4a6c      	ldr	r2, [pc, #432]	; (8001a30 <HAL_RCC_OscConfig+0x4f4>)
 800187e:	f043 0304 	orr.w	r3, r3, #4
 8001882:	6213      	str	r3, [r2, #32]
 8001884:	4b6a      	ldr	r3, [pc, #424]	; (8001a30 <HAL_RCC_OscConfig+0x4f4>)
 8001886:	6a1b      	ldr	r3, [r3, #32]
 8001888:	4a69      	ldr	r2, [pc, #420]	; (8001a30 <HAL_RCC_OscConfig+0x4f4>)
 800188a:	f043 0301 	orr.w	r3, r3, #1
 800188e:	6213      	str	r3, [r2, #32]
 8001890:	e00b      	b.n	80018aa <HAL_RCC_OscConfig+0x36e>
 8001892:	4b67      	ldr	r3, [pc, #412]	; (8001a30 <HAL_RCC_OscConfig+0x4f4>)
 8001894:	6a1b      	ldr	r3, [r3, #32]
 8001896:	4a66      	ldr	r2, [pc, #408]	; (8001a30 <HAL_RCC_OscConfig+0x4f4>)
 8001898:	f023 0301 	bic.w	r3, r3, #1
 800189c:	6213      	str	r3, [r2, #32]
 800189e:	4b64      	ldr	r3, [pc, #400]	; (8001a30 <HAL_RCC_OscConfig+0x4f4>)
 80018a0:	6a1b      	ldr	r3, [r3, #32]
 80018a2:	4a63      	ldr	r2, [pc, #396]	; (8001a30 <HAL_RCC_OscConfig+0x4f4>)
 80018a4:	f023 0304 	bic.w	r3, r3, #4
 80018a8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	68db      	ldr	r3, [r3, #12]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d015      	beq.n	80018de <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018b2:	f7ff fb6b 	bl	8000f8c <HAL_GetTick>
 80018b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018b8:	e00a      	b.n	80018d0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018ba:	f7ff fb67 	bl	8000f8c <HAL_GetTick>
 80018be:	4602      	mov	r2, r0
 80018c0:	693b      	ldr	r3, [r7, #16]
 80018c2:	1ad3      	subs	r3, r2, r3
 80018c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80018c8:	4293      	cmp	r3, r2
 80018ca:	d901      	bls.n	80018d0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80018cc:	2303      	movs	r3, #3
 80018ce:	e0ab      	b.n	8001a28 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018d0:	4b57      	ldr	r3, [pc, #348]	; (8001a30 <HAL_RCC_OscConfig+0x4f4>)
 80018d2:	6a1b      	ldr	r3, [r3, #32]
 80018d4:	f003 0302 	and.w	r3, r3, #2
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d0ee      	beq.n	80018ba <HAL_RCC_OscConfig+0x37e>
 80018dc:	e014      	b.n	8001908 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018de:	f7ff fb55 	bl	8000f8c <HAL_GetTick>
 80018e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018e4:	e00a      	b.n	80018fc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018e6:	f7ff fb51 	bl	8000f8c <HAL_GetTick>
 80018ea:	4602      	mov	r2, r0
 80018ec:	693b      	ldr	r3, [r7, #16]
 80018ee:	1ad3      	subs	r3, r2, r3
 80018f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80018f4:	4293      	cmp	r3, r2
 80018f6:	d901      	bls.n	80018fc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80018f8:	2303      	movs	r3, #3
 80018fa:	e095      	b.n	8001a28 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018fc:	4b4c      	ldr	r3, [pc, #304]	; (8001a30 <HAL_RCC_OscConfig+0x4f4>)
 80018fe:	6a1b      	ldr	r3, [r3, #32]
 8001900:	f003 0302 	and.w	r3, r3, #2
 8001904:	2b00      	cmp	r3, #0
 8001906:	d1ee      	bne.n	80018e6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001908:	7dfb      	ldrb	r3, [r7, #23]
 800190a:	2b01      	cmp	r3, #1
 800190c:	d105      	bne.n	800191a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800190e:	4b48      	ldr	r3, [pc, #288]	; (8001a30 <HAL_RCC_OscConfig+0x4f4>)
 8001910:	69db      	ldr	r3, [r3, #28]
 8001912:	4a47      	ldr	r2, [pc, #284]	; (8001a30 <HAL_RCC_OscConfig+0x4f4>)
 8001914:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001918:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	69db      	ldr	r3, [r3, #28]
 800191e:	2b00      	cmp	r3, #0
 8001920:	f000 8081 	beq.w	8001a26 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001924:	4b42      	ldr	r3, [pc, #264]	; (8001a30 <HAL_RCC_OscConfig+0x4f4>)
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	f003 030c 	and.w	r3, r3, #12
 800192c:	2b08      	cmp	r3, #8
 800192e:	d061      	beq.n	80019f4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	69db      	ldr	r3, [r3, #28]
 8001934:	2b02      	cmp	r3, #2
 8001936:	d146      	bne.n	80019c6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001938:	4b3f      	ldr	r3, [pc, #252]	; (8001a38 <HAL_RCC_OscConfig+0x4fc>)
 800193a:	2200      	movs	r2, #0
 800193c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800193e:	f7ff fb25 	bl	8000f8c <HAL_GetTick>
 8001942:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001944:	e008      	b.n	8001958 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001946:	f7ff fb21 	bl	8000f8c <HAL_GetTick>
 800194a:	4602      	mov	r2, r0
 800194c:	693b      	ldr	r3, [r7, #16]
 800194e:	1ad3      	subs	r3, r2, r3
 8001950:	2b02      	cmp	r3, #2
 8001952:	d901      	bls.n	8001958 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001954:	2303      	movs	r3, #3
 8001956:	e067      	b.n	8001a28 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001958:	4b35      	ldr	r3, [pc, #212]	; (8001a30 <HAL_RCC_OscConfig+0x4f4>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001960:	2b00      	cmp	r3, #0
 8001962:	d1f0      	bne.n	8001946 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	6a1b      	ldr	r3, [r3, #32]
 8001968:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800196c:	d108      	bne.n	8001980 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800196e:	4b30      	ldr	r3, [pc, #192]	; (8001a30 <HAL_RCC_OscConfig+0x4f4>)
 8001970:	685b      	ldr	r3, [r3, #4]
 8001972:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	689b      	ldr	r3, [r3, #8]
 800197a:	492d      	ldr	r1, [pc, #180]	; (8001a30 <HAL_RCC_OscConfig+0x4f4>)
 800197c:	4313      	orrs	r3, r2
 800197e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001980:	4b2b      	ldr	r3, [pc, #172]	; (8001a30 <HAL_RCC_OscConfig+0x4f4>)
 8001982:	685b      	ldr	r3, [r3, #4]
 8001984:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	6a19      	ldr	r1, [r3, #32]
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001990:	430b      	orrs	r3, r1
 8001992:	4927      	ldr	r1, [pc, #156]	; (8001a30 <HAL_RCC_OscConfig+0x4f4>)
 8001994:	4313      	orrs	r3, r2
 8001996:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001998:	4b27      	ldr	r3, [pc, #156]	; (8001a38 <HAL_RCC_OscConfig+0x4fc>)
 800199a:	2201      	movs	r2, #1
 800199c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800199e:	f7ff faf5 	bl	8000f8c <HAL_GetTick>
 80019a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80019a4:	e008      	b.n	80019b8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019a6:	f7ff faf1 	bl	8000f8c <HAL_GetTick>
 80019aa:	4602      	mov	r2, r0
 80019ac:	693b      	ldr	r3, [r7, #16]
 80019ae:	1ad3      	subs	r3, r2, r3
 80019b0:	2b02      	cmp	r3, #2
 80019b2:	d901      	bls.n	80019b8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80019b4:	2303      	movs	r3, #3
 80019b6:	e037      	b.n	8001a28 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80019b8:	4b1d      	ldr	r3, [pc, #116]	; (8001a30 <HAL_RCC_OscConfig+0x4f4>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d0f0      	beq.n	80019a6 <HAL_RCC_OscConfig+0x46a>
 80019c4:	e02f      	b.n	8001a26 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019c6:	4b1c      	ldr	r3, [pc, #112]	; (8001a38 <HAL_RCC_OscConfig+0x4fc>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019cc:	f7ff fade 	bl	8000f8c <HAL_GetTick>
 80019d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019d2:	e008      	b.n	80019e6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019d4:	f7ff fada 	bl	8000f8c <HAL_GetTick>
 80019d8:	4602      	mov	r2, r0
 80019da:	693b      	ldr	r3, [r7, #16]
 80019dc:	1ad3      	subs	r3, r2, r3
 80019de:	2b02      	cmp	r3, #2
 80019e0:	d901      	bls.n	80019e6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80019e2:	2303      	movs	r3, #3
 80019e4:	e020      	b.n	8001a28 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019e6:	4b12      	ldr	r3, [pc, #72]	; (8001a30 <HAL_RCC_OscConfig+0x4f4>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d1f0      	bne.n	80019d4 <HAL_RCC_OscConfig+0x498>
 80019f2:	e018      	b.n	8001a26 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	69db      	ldr	r3, [r3, #28]
 80019f8:	2b01      	cmp	r3, #1
 80019fa:	d101      	bne.n	8001a00 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80019fc:	2301      	movs	r3, #1
 80019fe:	e013      	b.n	8001a28 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001a00:	4b0b      	ldr	r3, [pc, #44]	; (8001a30 <HAL_RCC_OscConfig+0x4f4>)
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	6a1b      	ldr	r3, [r3, #32]
 8001a10:	429a      	cmp	r2, r3
 8001a12:	d106      	bne.n	8001a22 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a1e:	429a      	cmp	r2, r3
 8001a20:	d001      	beq.n	8001a26 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001a22:	2301      	movs	r3, #1
 8001a24:	e000      	b.n	8001a28 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001a26:	2300      	movs	r3, #0
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	3718      	adds	r7, #24
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	40021000 	.word	0x40021000
 8001a34:	40007000 	.word	0x40007000
 8001a38:	42420060 	.word	0x42420060

08001a3c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b084      	sub	sp, #16
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
 8001a44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d101      	bne.n	8001a50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a4c:	2301      	movs	r3, #1
 8001a4e:	e0d0      	b.n	8001bf2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001a50:	4b6a      	ldr	r3, [pc, #424]	; (8001bfc <HAL_RCC_ClockConfig+0x1c0>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f003 0307 	and.w	r3, r3, #7
 8001a58:	683a      	ldr	r2, [r7, #0]
 8001a5a:	429a      	cmp	r2, r3
 8001a5c:	d910      	bls.n	8001a80 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a5e:	4b67      	ldr	r3, [pc, #412]	; (8001bfc <HAL_RCC_ClockConfig+0x1c0>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f023 0207 	bic.w	r2, r3, #7
 8001a66:	4965      	ldr	r1, [pc, #404]	; (8001bfc <HAL_RCC_ClockConfig+0x1c0>)
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	4313      	orrs	r3, r2
 8001a6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a6e:	4b63      	ldr	r3, [pc, #396]	; (8001bfc <HAL_RCC_ClockConfig+0x1c0>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f003 0307 	and.w	r3, r3, #7
 8001a76:	683a      	ldr	r2, [r7, #0]
 8001a78:	429a      	cmp	r2, r3
 8001a7a:	d001      	beq.n	8001a80 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	e0b8      	b.n	8001bf2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f003 0302 	and.w	r3, r3, #2
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d020      	beq.n	8001ace <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f003 0304 	and.w	r3, r3, #4
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d005      	beq.n	8001aa4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001a98:	4b59      	ldr	r3, [pc, #356]	; (8001c00 <HAL_RCC_ClockConfig+0x1c4>)
 8001a9a:	685b      	ldr	r3, [r3, #4]
 8001a9c:	4a58      	ldr	r2, [pc, #352]	; (8001c00 <HAL_RCC_ClockConfig+0x1c4>)
 8001a9e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001aa2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f003 0308 	and.w	r3, r3, #8
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d005      	beq.n	8001abc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001ab0:	4b53      	ldr	r3, [pc, #332]	; (8001c00 <HAL_RCC_ClockConfig+0x1c4>)
 8001ab2:	685b      	ldr	r3, [r3, #4]
 8001ab4:	4a52      	ldr	r2, [pc, #328]	; (8001c00 <HAL_RCC_ClockConfig+0x1c4>)
 8001ab6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001aba:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001abc:	4b50      	ldr	r3, [pc, #320]	; (8001c00 <HAL_RCC_ClockConfig+0x1c4>)
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	689b      	ldr	r3, [r3, #8]
 8001ac8:	494d      	ldr	r1, [pc, #308]	; (8001c00 <HAL_RCC_ClockConfig+0x1c4>)
 8001aca:	4313      	orrs	r3, r2
 8001acc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f003 0301 	and.w	r3, r3, #1
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d040      	beq.n	8001b5c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	685b      	ldr	r3, [r3, #4]
 8001ade:	2b01      	cmp	r3, #1
 8001ae0:	d107      	bne.n	8001af2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ae2:	4b47      	ldr	r3, [pc, #284]	; (8001c00 <HAL_RCC_ClockConfig+0x1c4>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d115      	bne.n	8001b1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001aee:	2301      	movs	r3, #1
 8001af0:	e07f      	b.n	8001bf2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	2b02      	cmp	r3, #2
 8001af8:	d107      	bne.n	8001b0a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001afa:	4b41      	ldr	r3, [pc, #260]	; (8001c00 <HAL_RCC_ClockConfig+0x1c4>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d109      	bne.n	8001b1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b06:	2301      	movs	r3, #1
 8001b08:	e073      	b.n	8001bf2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b0a:	4b3d      	ldr	r3, [pc, #244]	; (8001c00 <HAL_RCC_ClockConfig+0x1c4>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f003 0302 	and.w	r3, r3, #2
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d101      	bne.n	8001b1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b16:	2301      	movs	r3, #1
 8001b18:	e06b      	b.n	8001bf2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b1a:	4b39      	ldr	r3, [pc, #228]	; (8001c00 <HAL_RCC_ClockConfig+0x1c4>)
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	f023 0203 	bic.w	r2, r3, #3
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	685b      	ldr	r3, [r3, #4]
 8001b26:	4936      	ldr	r1, [pc, #216]	; (8001c00 <HAL_RCC_ClockConfig+0x1c4>)
 8001b28:	4313      	orrs	r3, r2
 8001b2a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001b2c:	f7ff fa2e 	bl	8000f8c <HAL_GetTick>
 8001b30:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b32:	e00a      	b.n	8001b4a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b34:	f7ff fa2a 	bl	8000f8c <HAL_GetTick>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	1ad3      	subs	r3, r2, r3
 8001b3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d901      	bls.n	8001b4a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001b46:	2303      	movs	r3, #3
 8001b48:	e053      	b.n	8001bf2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b4a:	4b2d      	ldr	r3, [pc, #180]	; (8001c00 <HAL_RCC_ClockConfig+0x1c4>)
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	f003 020c 	and.w	r2, r3, #12
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	009b      	lsls	r3, r3, #2
 8001b58:	429a      	cmp	r2, r3
 8001b5a:	d1eb      	bne.n	8001b34 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001b5c:	4b27      	ldr	r3, [pc, #156]	; (8001bfc <HAL_RCC_ClockConfig+0x1c0>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f003 0307 	and.w	r3, r3, #7
 8001b64:	683a      	ldr	r2, [r7, #0]
 8001b66:	429a      	cmp	r2, r3
 8001b68:	d210      	bcs.n	8001b8c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b6a:	4b24      	ldr	r3, [pc, #144]	; (8001bfc <HAL_RCC_ClockConfig+0x1c0>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f023 0207 	bic.w	r2, r3, #7
 8001b72:	4922      	ldr	r1, [pc, #136]	; (8001bfc <HAL_RCC_ClockConfig+0x1c0>)
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	4313      	orrs	r3, r2
 8001b78:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b7a:	4b20      	ldr	r3, [pc, #128]	; (8001bfc <HAL_RCC_ClockConfig+0x1c0>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f003 0307 	and.w	r3, r3, #7
 8001b82:	683a      	ldr	r2, [r7, #0]
 8001b84:	429a      	cmp	r2, r3
 8001b86:	d001      	beq.n	8001b8c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001b88:	2301      	movs	r3, #1
 8001b8a:	e032      	b.n	8001bf2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f003 0304 	and.w	r3, r3, #4
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d008      	beq.n	8001baa <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b98:	4b19      	ldr	r3, [pc, #100]	; (8001c00 <HAL_RCC_ClockConfig+0x1c4>)
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	68db      	ldr	r3, [r3, #12]
 8001ba4:	4916      	ldr	r1, [pc, #88]	; (8001c00 <HAL_RCC_ClockConfig+0x1c4>)
 8001ba6:	4313      	orrs	r3, r2
 8001ba8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f003 0308 	and.w	r3, r3, #8
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d009      	beq.n	8001bca <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001bb6:	4b12      	ldr	r3, [pc, #72]	; (8001c00 <HAL_RCC_ClockConfig+0x1c4>)
 8001bb8:	685b      	ldr	r3, [r3, #4]
 8001bba:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	691b      	ldr	r3, [r3, #16]
 8001bc2:	00db      	lsls	r3, r3, #3
 8001bc4:	490e      	ldr	r1, [pc, #56]	; (8001c00 <HAL_RCC_ClockConfig+0x1c4>)
 8001bc6:	4313      	orrs	r3, r2
 8001bc8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001bca:	f000 f821 	bl	8001c10 <HAL_RCC_GetSysClockFreq>
 8001bce:	4602      	mov	r2, r0
 8001bd0:	4b0b      	ldr	r3, [pc, #44]	; (8001c00 <HAL_RCC_ClockConfig+0x1c4>)
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	091b      	lsrs	r3, r3, #4
 8001bd6:	f003 030f 	and.w	r3, r3, #15
 8001bda:	490a      	ldr	r1, [pc, #40]	; (8001c04 <HAL_RCC_ClockConfig+0x1c8>)
 8001bdc:	5ccb      	ldrb	r3, [r1, r3]
 8001bde:	fa22 f303 	lsr.w	r3, r2, r3
 8001be2:	4a09      	ldr	r2, [pc, #36]	; (8001c08 <HAL_RCC_ClockConfig+0x1cc>)
 8001be4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001be6:	4b09      	ldr	r3, [pc, #36]	; (8001c0c <HAL_RCC_ClockConfig+0x1d0>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4618      	mov	r0, r3
 8001bec:	f7ff f98c 	bl	8000f08 <HAL_InitTick>

  return HAL_OK;
 8001bf0:	2300      	movs	r3, #0
}
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	3710      	adds	r7, #16
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	40022000 	.word	0x40022000
 8001c00:	40021000 	.word	0x40021000
 8001c04:	080047a4 	.word	0x080047a4
 8001c08:	20000000 	.word	0x20000000
 8001c0c:	20000004 	.word	0x20000004

08001c10 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c10:	b490      	push	{r4, r7}
 8001c12:	b08a      	sub	sp, #40	; 0x28
 8001c14:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001c16:	4b2a      	ldr	r3, [pc, #168]	; (8001cc0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001c18:	1d3c      	adds	r4, r7, #4
 8001c1a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001c1c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001c20:	f240 2301 	movw	r3, #513	; 0x201
 8001c24:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001c26:	2300      	movs	r3, #0
 8001c28:	61fb      	str	r3, [r7, #28]
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	61bb      	str	r3, [r7, #24]
 8001c2e:	2300      	movs	r3, #0
 8001c30:	627b      	str	r3, [r7, #36]	; 0x24
 8001c32:	2300      	movs	r3, #0
 8001c34:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001c36:	2300      	movs	r3, #0
 8001c38:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001c3a:	4b22      	ldr	r3, [pc, #136]	; (8001cc4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001c40:	69fb      	ldr	r3, [r7, #28]
 8001c42:	f003 030c 	and.w	r3, r3, #12
 8001c46:	2b04      	cmp	r3, #4
 8001c48:	d002      	beq.n	8001c50 <HAL_RCC_GetSysClockFreq+0x40>
 8001c4a:	2b08      	cmp	r3, #8
 8001c4c:	d003      	beq.n	8001c56 <HAL_RCC_GetSysClockFreq+0x46>
 8001c4e:	e02d      	b.n	8001cac <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001c50:	4b1d      	ldr	r3, [pc, #116]	; (8001cc8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001c52:	623b      	str	r3, [r7, #32]
      break;
 8001c54:	e02d      	b.n	8001cb2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001c56:	69fb      	ldr	r3, [r7, #28]
 8001c58:	0c9b      	lsrs	r3, r3, #18
 8001c5a:	f003 030f 	and.w	r3, r3, #15
 8001c5e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001c62:	4413      	add	r3, r2
 8001c64:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001c68:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001c6a:	69fb      	ldr	r3, [r7, #28]
 8001c6c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d013      	beq.n	8001c9c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001c74:	4b13      	ldr	r3, [pc, #76]	; (8001cc4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	0c5b      	lsrs	r3, r3, #17
 8001c7a:	f003 0301 	and.w	r3, r3, #1
 8001c7e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001c82:	4413      	add	r3, r2
 8001c84:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001c88:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001c8a:	697b      	ldr	r3, [r7, #20]
 8001c8c:	4a0e      	ldr	r2, [pc, #56]	; (8001cc8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001c8e:	fb02 f203 	mul.w	r2, r2, r3
 8001c92:	69bb      	ldr	r3, [r7, #24]
 8001c94:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c98:	627b      	str	r3, [r7, #36]	; 0x24
 8001c9a:	e004      	b.n	8001ca6 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001c9c:	697b      	ldr	r3, [r7, #20]
 8001c9e:	4a0b      	ldr	r2, [pc, #44]	; (8001ccc <HAL_RCC_GetSysClockFreq+0xbc>)
 8001ca0:	fb02 f303 	mul.w	r3, r2, r3
 8001ca4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001ca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ca8:	623b      	str	r3, [r7, #32]
      break;
 8001caa:	e002      	b.n	8001cb2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001cac:	4b06      	ldr	r3, [pc, #24]	; (8001cc8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001cae:	623b      	str	r3, [r7, #32]
      break;
 8001cb0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001cb2:	6a3b      	ldr	r3, [r7, #32]
}
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	3728      	adds	r7, #40	; 0x28
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bc90      	pop	{r4, r7}
 8001cbc:	4770      	bx	lr
 8001cbe:	bf00      	nop
 8001cc0:	08004794 	.word	0x08004794
 8001cc4:	40021000 	.word	0x40021000
 8001cc8:	007a1200 	.word	0x007a1200
 8001ccc:	003d0900 	.word	0x003d0900

08001cd0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001cd4:	4b02      	ldr	r3, [pc, #8]	; (8001ce0 <HAL_RCC_GetHCLKFreq+0x10>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
}
 8001cd8:	4618      	mov	r0, r3
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bc80      	pop	{r7}
 8001cde:	4770      	bx	lr
 8001ce0:	20000000 	.word	0x20000000

08001ce4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001ce8:	f7ff fff2 	bl	8001cd0 <HAL_RCC_GetHCLKFreq>
 8001cec:	4602      	mov	r2, r0
 8001cee:	4b05      	ldr	r3, [pc, #20]	; (8001d04 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001cf0:	685b      	ldr	r3, [r3, #4]
 8001cf2:	0a1b      	lsrs	r3, r3, #8
 8001cf4:	f003 0307 	and.w	r3, r3, #7
 8001cf8:	4903      	ldr	r1, [pc, #12]	; (8001d08 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001cfa:	5ccb      	ldrb	r3, [r1, r3]
 8001cfc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d00:	4618      	mov	r0, r3
 8001d02:	bd80      	pop	{r7, pc}
 8001d04:	40021000 	.word	0x40021000
 8001d08:	080047b4 	.word	0x080047b4

08001d0c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001d10:	f7ff ffde 	bl	8001cd0 <HAL_RCC_GetHCLKFreq>
 8001d14:	4602      	mov	r2, r0
 8001d16:	4b05      	ldr	r3, [pc, #20]	; (8001d2c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	0adb      	lsrs	r3, r3, #11
 8001d1c:	f003 0307 	and.w	r3, r3, #7
 8001d20:	4903      	ldr	r1, [pc, #12]	; (8001d30 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d22:	5ccb      	ldrb	r3, [r1, r3]
 8001d24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d28:	4618      	mov	r0, r3
 8001d2a:	bd80      	pop	{r7, pc}
 8001d2c:	40021000 	.word	0x40021000
 8001d30:	080047b4 	.word	0x080047b4

08001d34 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b085      	sub	sp, #20
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001d3c:	4b0a      	ldr	r3, [pc, #40]	; (8001d68 <RCC_Delay+0x34>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	4a0a      	ldr	r2, [pc, #40]	; (8001d6c <RCC_Delay+0x38>)
 8001d42:	fba2 2303 	umull	r2, r3, r2, r3
 8001d46:	0a5b      	lsrs	r3, r3, #9
 8001d48:	687a      	ldr	r2, [r7, #4]
 8001d4a:	fb02 f303 	mul.w	r3, r2, r3
 8001d4e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001d50:	bf00      	nop
  }
  while (Delay --);
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	1e5a      	subs	r2, r3, #1
 8001d56:	60fa      	str	r2, [r7, #12]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d1f9      	bne.n	8001d50 <RCC_Delay+0x1c>
}
 8001d5c:	bf00      	nop
 8001d5e:	bf00      	nop
 8001d60:	3714      	adds	r7, #20
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bc80      	pop	{r7}
 8001d66:	4770      	bx	lr
 8001d68:	20000000 	.word	0x20000000
 8001d6c:	10624dd3 	.word	0x10624dd3

08001d70 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b082      	sub	sp, #8
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d101      	bne.n	8001d82 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001d7e:	2301      	movs	r3, #1
 8001d80:	e076      	b.n	8001e70 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d108      	bne.n	8001d9c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001d92:	d009      	beq.n	8001da8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	2200      	movs	r2, #0
 8001d98:	61da      	str	r2, [r3, #28]
 8001d9a:	e005      	b.n	8001da8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2200      	movs	r2, #0
 8001da0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2200      	movs	r2, #0
 8001da6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2200      	movs	r2, #0
 8001dac:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001db4:	b2db      	uxtb	r3, r3
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d106      	bne.n	8001dc8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001dc2:	6878      	ldr	r0, [r7, #4]
 8001dc4:	f7fe fdbe 	bl	8000944 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2202      	movs	r2, #2
 8001dcc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	681a      	ldr	r2, [r3, #0]
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001dde:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	689b      	ldr	r3, [r3, #8]
 8001dec:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8001df0:	431a      	orrs	r2, r3
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	68db      	ldr	r3, [r3, #12]
 8001df6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001dfa:	431a      	orrs	r2, r3
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	691b      	ldr	r3, [r3, #16]
 8001e00:	f003 0302 	and.w	r3, r3, #2
 8001e04:	431a      	orrs	r2, r3
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	695b      	ldr	r3, [r3, #20]
 8001e0a:	f003 0301 	and.w	r3, r3, #1
 8001e0e:	431a      	orrs	r2, r3
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	699b      	ldr	r3, [r3, #24]
 8001e14:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001e18:	431a      	orrs	r2, r3
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	69db      	ldr	r3, [r3, #28]
 8001e1e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001e22:	431a      	orrs	r2, r3
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	6a1b      	ldr	r3, [r3, #32]
 8001e28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e2c:	ea42 0103 	orr.w	r1, r2, r3
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e34:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	430a      	orrs	r2, r1
 8001e3e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	699b      	ldr	r3, [r3, #24]
 8001e44:	0c1a      	lsrs	r2, r3, #16
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f002 0204 	and.w	r2, r2, #4
 8001e4e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	69da      	ldr	r2, [r3, #28]
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001e5e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2200      	movs	r2, #0
 8001e64:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2201      	movs	r2, #1
 8001e6a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8001e6e:	2300      	movs	r3, #0
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	3708      	adds	r7, #8
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}

08001e78 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b08c      	sub	sp, #48	; 0x30
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	60f8      	str	r0, [r7, #12]
 8001e80:	60b9      	str	r1, [r7, #8]
 8001e82:	607a      	str	r2, [r7, #4]
 8001e84:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8001e86:	2301      	movs	r3, #1
 8001e88:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001e96:	2b01      	cmp	r3, #1
 8001e98:	d101      	bne.n	8001e9e <HAL_SPI_TransmitReceive+0x26>
 8001e9a:	2302      	movs	r3, #2
 8001e9c:	e18a      	b.n	80021b4 <HAL_SPI_TransmitReceive+0x33c>
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001ea6:	f7ff f871 	bl	8000f8c <HAL_GetTick>
 8001eaa:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001eb2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	685b      	ldr	r3, [r3, #4]
 8001eba:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8001ebc:	887b      	ldrh	r3, [r7, #2]
 8001ebe:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001ec0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001ec4:	2b01      	cmp	r3, #1
 8001ec6:	d00f      	beq.n	8001ee8 <HAL_SPI_TransmitReceive+0x70>
 8001ec8:	69fb      	ldr	r3, [r7, #28]
 8001eca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001ece:	d107      	bne.n	8001ee0 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	689b      	ldr	r3, [r3, #8]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d103      	bne.n	8001ee0 <HAL_SPI_TransmitReceive+0x68>
 8001ed8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001edc:	2b04      	cmp	r3, #4
 8001ede:	d003      	beq.n	8001ee8 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8001ee0:	2302      	movs	r3, #2
 8001ee2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8001ee6:	e15b      	b.n	80021a0 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001ee8:	68bb      	ldr	r3, [r7, #8]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d005      	beq.n	8001efa <HAL_SPI_TransmitReceive+0x82>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d002      	beq.n	8001efa <HAL_SPI_TransmitReceive+0x82>
 8001ef4:	887b      	ldrh	r3, [r7, #2]
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d103      	bne.n	8001f02 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8001efa:	2301      	movs	r3, #1
 8001efc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8001f00:	e14e      	b.n	80021a0 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001f08:	b2db      	uxtb	r3, r3
 8001f0a:	2b04      	cmp	r3, #4
 8001f0c:	d003      	beq.n	8001f16 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	2205      	movs	r2, #5
 8001f12:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	2200      	movs	r2, #0
 8001f1a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	687a      	ldr	r2, [r7, #4]
 8001f20:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	887a      	ldrh	r2, [r7, #2]
 8001f26:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	887a      	ldrh	r2, [r7, #2]
 8001f2c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	68ba      	ldr	r2, [r7, #8]
 8001f32:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	887a      	ldrh	r2, [r7, #2]
 8001f38:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	887a      	ldrh	r2, [r7, #2]
 8001f3e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	2200      	movs	r2, #0
 8001f44:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	2200      	movs	r2, #0
 8001f4a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f56:	2b40      	cmp	r3, #64	; 0x40
 8001f58:	d007      	beq.n	8001f6a <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	681a      	ldr	r2, [r3, #0]
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001f68:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	68db      	ldr	r3, [r3, #12]
 8001f6e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001f72:	d178      	bne.n	8002066 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d002      	beq.n	8001f82 <HAL_SPI_TransmitReceive+0x10a>
 8001f7c:	8b7b      	ldrh	r3, [r7, #26]
 8001f7e:	2b01      	cmp	r3, #1
 8001f80:	d166      	bne.n	8002050 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f86:	881a      	ldrh	r2, [r3, #0]
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f92:	1c9a      	adds	r2, r3, #2
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001f9c:	b29b      	uxth	r3, r3
 8001f9e:	3b01      	subs	r3, #1
 8001fa0:	b29a      	uxth	r2, r3
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001fa6:	e053      	b.n	8002050 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	689b      	ldr	r3, [r3, #8]
 8001fae:	f003 0302 	and.w	r3, r3, #2
 8001fb2:	2b02      	cmp	r3, #2
 8001fb4:	d11b      	bne.n	8001fee <HAL_SPI_TransmitReceive+0x176>
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001fba:	b29b      	uxth	r3, r3
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d016      	beq.n	8001fee <HAL_SPI_TransmitReceive+0x176>
 8001fc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fc2:	2b01      	cmp	r3, #1
 8001fc4:	d113      	bne.n	8001fee <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fca:	881a      	ldrh	r2, [r3, #0]
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fd6:	1c9a      	adds	r2, r3, #2
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001fe0:	b29b      	uxth	r3, r3
 8001fe2:	3b01      	subs	r3, #1
 8001fe4:	b29a      	uxth	r2, r3
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001fea:	2300      	movs	r3, #0
 8001fec:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	689b      	ldr	r3, [r3, #8]
 8001ff4:	f003 0301 	and.w	r3, r3, #1
 8001ff8:	2b01      	cmp	r3, #1
 8001ffa:	d119      	bne.n	8002030 <HAL_SPI_TransmitReceive+0x1b8>
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002000:	b29b      	uxth	r3, r3
 8002002:	2b00      	cmp	r3, #0
 8002004:	d014      	beq.n	8002030 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	68da      	ldr	r2, [r3, #12]
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002010:	b292      	uxth	r2, r2
 8002012:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002018:	1c9a      	adds	r2, r3, #2
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002022:	b29b      	uxth	r3, r3
 8002024:	3b01      	subs	r3, #1
 8002026:	b29a      	uxth	r2, r3
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800202c:	2301      	movs	r3, #1
 800202e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002030:	f7fe ffac 	bl	8000f8c <HAL_GetTick>
 8002034:	4602      	mov	r2, r0
 8002036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002038:	1ad3      	subs	r3, r2, r3
 800203a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800203c:	429a      	cmp	r2, r3
 800203e:	d807      	bhi.n	8002050 <HAL_SPI_TransmitReceive+0x1d8>
 8002040:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002042:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002046:	d003      	beq.n	8002050 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8002048:	2303      	movs	r3, #3
 800204a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800204e:	e0a7      	b.n	80021a0 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002054:	b29b      	uxth	r3, r3
 8002056:	2b00      	cmp	r3, #0
 8002058:	d1a6      	bne.n	8001fa8 <HAL_SPI_TransmitReceive+0x130>
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800205e:	b29b      	uxth	r3, r3
 8002060:	2b00      	cmp	r3, #0
 8002062:	d1a1      	bne.n	8001fa8 <HAL_SPI_TransmitReceive+0x130>
 8002064:	e07c      	b.n	8002160 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	2b00      	cmp	r3, #0
 800206c:	d002      	beq.n	8002074 <HAL_SPI_TransmitReceive+0x1fc>
 800206e:	8b7b      	ldrh	r3, [r7, #26]
 8002070:	2b01      	cmp	r3, #1
 8002072:	d16b      	bne.n	800214c <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	330c      	adds	r3, #12
 800207e:	7812      	ldrb	r2, [r2, #0]
 8002080:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002086:	1c5a      	adds	r2, r3, #1
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002090:	b29b      	uxth	r3, r3
 8002092:	3b01      	subs	r3, #1
 8002094:	b29a      	uxth	r2, r3
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800209a:	e057      	b.n	800214c <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	689b      	ldr	r3, [r3, #8]
 80020a2:	f003 0302 	and.w	r3, r3, #2
 80020a6:	2b02      	cmp	r3, #2
 80020a8:	d11c      	bne.n	80020e4 <HAL_SPI_TransmitReceive+0x26c>
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80020ae:	b29b      	uxth	r3, r3
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d017      	beq.n	80020e4 <HAL_SPI_TransmitReceive+0x26c>
 80020b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020b6:	2b01      	cmp	r3, #1
 80020b8:	d114      	bne.n	80020e4 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	330c      	adds	r3, #12
 80020c4:	7812      	ldrb	r2, [r2, #0]
 80020c6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020cc:	1c5a      	adds	r2, r3, #1
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80020d6:	b29b      	uxth	r3, r3
 80020d8:	3b01      	subs	r3, #1
 80020da:	b29a      	uxth	r2, r3
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80020e0:	2300      	movs	r3, #0
 80020e2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	689b      	ldr	r3, [r3, #8]
 80020ea:	f003 0301 	and.w	r3, r3, #1
 80020ee:	2b01      	cmp	r3, #1
 80020f0:	d119      	bne.n	8002126 <HAL_SPI_TransmitReceive+0x2ae>
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80020f6:	b29b      	uxth	r3, r3
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d014      	beq.n	8002126 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	68da      	ldr	r2, [r3, #12]
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002106:	b2d2      	uxtb	r2, r2
 8002108:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800210e:	1c5a      	adds	r2, r3, #1
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002118:	b29b      	uxth	r3, r3
 800211a:	3b01      	subs	r3, #1
 800211c:	b29a      	uxth	r2, r3
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002122:	2301      	movs	r3, #1
 8002124:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002126:	f7fe ff31 	bl	8000f8c <HAL_GetTick>
 800212a:	4602      	mov	r2, r0
 800212c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800212e:	1ad3      	subs	r3, r2, r3
 8002130:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002132:	429a      	cmp	r2, r3
 8002134:	d803      	bhi.n	800213e <HAL_SPI_TransmitReceive+0x2c6>
 8002136:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002138:	f1b3 3fff 	cmp.w	r3, #4294967295
 800213c:	d102      	bne.n	8002144 <HAL_SPI_TransmitReceive+0x2cc>
 800213e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002140:	2b00      	cmp	r3, #0
 8002142:	d103      	bne.n	800214c <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8002144:	2303      	movs	r3, #3
 8002146:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800214a:	e029      	b.n	80021a0 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002150:	b29b      	uxth	r3, r3
 8002152:	2b00      	cmp	r3, #0
 8002154:	d1a2      	bne.n	800209c <HAL_SPI_TransmitReceive+0x224>
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800215a:	b29b      	uxth	r3, r3
 800215c:	2b00      	cmp	r3, #0
 800215e:	d19d      	bne.n	800209c <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002160:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002162:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002164:	68f8      	ldr	r0, [r7, #12]
 8002166:	f000 f8b1 	bl	80022cc <SPI_EndRxTxTransaction>
 800216a:	4603      	mov	r3, r0
 800216c:	2b00      	cmp	r3, #0
 800216e:	d006      	beq.n	800217e <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8002170:	2301      	movs	r3, #1
 8002172:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	2220      	movs	r2, #32
 800217a:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800217c:	e010      	b.n	80021a0 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	689b      	ldr	r3, [r3, #8]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d10b      	bne.n	800219e <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002186:	2300      	movs	r3, #0
 8002188:	617b      	str	r3, [r7, #20]
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	68db      	ldr	r3, [r3, #12]
 8002190:	617b      	str	r3, [r7, #20]
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	689b      	ldr	r3, [r3, #8]
 8002198:	617b      	str	r3, [r7, #20]
 800219a:	697b      	ldr	r3, [r7, #20]
 800219c:	e000      	b.n	80021a0 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800219e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	2201      	movs	r2, #1
 80021a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	2200      	movs	r2, #0
 80021ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80021b0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80021b4:	4618      	mov	r0, r3
 80021b6:	3730      	adds	r7, #48	; 0x30
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}

080021bc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b088      	sub	sp, #32
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	60f8      	str	r0, [r7, #12]
 80021c4:	60b9      	str	r1, [r7, #8]
 80021c6:	603b      	str	r3, [r7, #0]
 80021c8:	4613      	mov	r3, r2
 80021ca:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80021cc:	f7fe fede 	bl	8000f8c <HAL_GetTick>
 80021d0:	4602      	mov	r2, r0
 80021d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021d4:	1a9b      	subs	r3, r3, r2
 80021d6:	683a      	ldr	r2, [r7, #0]
 80021d8:	4413      	add	r3, r2
 80021da:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80021dc:	f7fe fed6 	bl	8000f8c <HAL_GetTick>
 80021e0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80021e2:	4b39      	ldr	r3, [pc, #228]	; (80022c8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	015b      	lsls	r3, r3, #5
 80021e8:	0d1b      	lsrs	r3, r3, #20
 80021ea:	69fa      	ldr	r2, [r7, #28]
 80021ec:	fb02 f303 	mul.w	r3, r2, r3
 80021f0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80021f2:	e054      	b.n	800229e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021fa:	d050      	beq.n	800229e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80021fc:	f7fe fec6 	bl	8000f8c <HAL_GetTick>
 8002200:	4602      	mov	r2, r0
 8002202:	69bb      	ldr	r3, [r7, #24]
 8002204:	1ad3      	subs	r3, r2, r3
 8002206:	69fa      	ldr	r2, [r7, #28]
 8002208:	429a      	cmp	r2, r3
 800220a:	d902      	bls.n	8002212 <SPI_WaitFlagStateUntilTimeout+0x56>
 800220c:	69fb      	ldr	r3, [r7, #28]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d13d      	bne.n	800228e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	685a      	ldr	r2, [r3, #4]
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002220:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800222a:	d111      	bne.n	8002250 <SPI_WaitFlagStateUntilTimeout+0x94>
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	689b      	ldr	r3, [r3, #8]
 8002230:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002234:	d004      	beq.n	8002240 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	689b      	ldr	r3, [r3, #8]
 800223a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800223e:	d107      	bne.n	8002250 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	681a      	ldr	r2, [r3, #0]
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800224e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002254:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002258:	d10f      	bne.n	800227a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	681a      	ldr	r2, [r3, #0]
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002268:	601a      	str	r2, [r3, #0]
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	681a      	ldr	r2, [r3, #0]
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002278:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	2201      	movs	r2, #1
 800227e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	2200      	movs	r2, #0
 8002286:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800228a:	2303      	movs	r3, #3
 800228c:	e017      	b.n	80022be <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800228e:	697b      	ldr	r3, [r7, #20]
 8002290:	2b00      	cmp	r3, #0
 8002292:	d101      	bne.n	8002298 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002294:	2300      	movs	r3, #0
 8002296:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002298:	697b      	ldr	r3, [r7, #20]
 800229a:	3b01      	subs	r3, #1
 800229c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	689a      	ldr	r2, [r3, #8]
 80022a4:	68bb      	ldr	r3, [r7, #8]
 80022a6:	4013      	ands	r3, r2
 80022a8:	68ba      	ldr	r2, [r7, #8]
 80022aa:	429a      	cmp	r2, r3
 80022ac:	bf0c      	ite	eq
 80022ae:	2301      	moveq	r3, #1
 80022b0:	2300      	movne	r3, #0
 80022b2:	b2db      	uxtb	r3, r3
 80022b4:	461a      	mov	r2, r3
 80022b6:	79fb      	ldrb	r3, [r7, #7]
 80022b8:	429a      	cmp	r2, r3
 80022ba:	d19b      	bne.n	80021f4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80022bc:	2300      	movs	r3, #0
}
 80022be:	4618      	mov	r0, r3
 80022c0:	3720      	adds	r7, #32
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	bf00      	nop
 80022c8:	20000000 	.word	0x20000000

080022cc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b086      	sub	sp, #24
 80022d0:	af02      	add	r7, sp, #8
 80022d2:	60f8      	str	r0, [r7, #12]
 80022d4:	60b9      	str	r1, [r7, #8]
 80022d6:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	9300      	str	r3, [sp, #0]
 80022dc:	68bb      	ldr	r3, [r7, #8]
 80022de:	2200      	movs	r2, #0
 80022e0:	2180      	movs	r1, #128	; 0x80
 80022e2:	68f8      	ldr	r0, [r7, #12]
 80022e4:	f7ff ff6a 	bl	80021bc <SPI_WaitFlagStateUntilTimeout>
 80022e8:	4603      	mov	r3, r0
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d007      	beq.n	80022fe <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022f2:	f043 0220 	orr.w	r2, r3, #32
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80022fa:	2303      	movs	r3, #3
 80022fc:	e000      	b.n	8002300 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 80022fe:	2300      	movs	r3, #0
}
 8002300:	4618      	mov	r0, r3
 8002302:	3710      	adds	r7, #16
 8002304:	46bd      	mov	sp, r7
 8002306:	bd80      	pop	{r7, pc}

08002308 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b082      	sub	sp, #8
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d101      	bne.n	800231a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002316:	2301      	movs	r3, #1
 8002318:	e041      	b.n	800239e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002320:	b2db      	uxtb	r3, r3
 8002322:	2b00      	cmp	r3, #0
 8002324:	d106      	bne.n	8002334 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2200      	movs	r2, #0
 800232a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800232e:	6878      	ldr	r0, [r7, #4]
 8002330:	f7fe fce0 	bl	8000cf4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2202      	movs	r2, #2
 8002338:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681a      	ldr	r2, [r3, #0]
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	3304      	adds	r3, #4
 8002344:	4619      	mov	r1, r3
 8002346:	4610      	mov	r0, r2
 8002348:	f000 fbe0 	bl	8002b0c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2201      	movs	r2, #1
 8002350:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2201      	movs	r2, #1
 8002358:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2201      	movs	r2, #1
 8002360:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2201      	movs	r2, #1
 8002368:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2201      	movs	r2, #1
 8002370:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2201      	movs	r2, #1
 8002378:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2201      	movs	r2, #1
 8002380:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2201      	movs	r2, #1
 8002388:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	2201      	movs	r2, #1
 8002390:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2201      	movs	r2, #1
 8002398:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800239c:	2300      	movs	r3, #0
}
 800239e:	4618      	mov	r0, r3
 80023a0:	3708      	adds	r7, #8
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}

080023a6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80023a6:	b580      	push	{r7, lr}
 80023a8:	b082      	sub	sp, #8
 80023aa:	af00      	add	r7, sp, #0
 80023ac:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d101      	bne.n	80023b8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80023b4:	2301      	movs	r3, #1
 80023b6:	e041      	b.n	800243c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023be:	b2db      	uxtb	r3, r3
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d106      	bne.n	80023d2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2200      	movs	r2, #0
 80023c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80023cc:	6878      	ldr	r0, [r7, #4]
 80023ce:	f000 f839 	bl	8002444 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2202      	movs	r2, #2
 80023d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681a      	ldr	r2, [r3, #0]
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	3304      	adds	r3, #4
 80023e2:	4619      	mov	r1, r3
 80023e4:	4610      	mov	r0, r2
 80023e6:	f000 fb91 	bl	8002b0c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2201      	movs	r2, #1
 80023ee:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	2201      	movs	r2, #1
 80023f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2201      	movs	r2, #1
 80023fe:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2201      	movs	r2, #1
 8002406:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2201      	movs	r2, #1
 800240e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2201      	movs	r2, #1
 8002416:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	2201      	movs	r2, #1
 800241e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2201      	movs	r2, #1
 8002426:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	2201      	movs	r2, #1
 800242e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2201      	movs	r2, #1
 8002436:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800243a:	2300      	movs	r3, #0
}
 800243c:	4618      	mov	r0, r3
 800243e:	3708      	adds	r7, #8
 8002440:	46bd      	mov	sp, r7
 8002442:	bd80      	pop	{r7, pc}

08002444 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002444:	b480      	push	{r7}
 8002446:	b083      	sub	sp, #12
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800244c:	bf00      	nop
 800244e:	370c      	adds	r7, #12
 8002450:	46bd      	mov	sp, r7
 8002452:	bc80      	pop	{r7}
 8002454:	4770      	bx	lr
	...

08002458 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b084      	sub	sp, #16
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
 8002460:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d109      	bne.n	800247c <HAL_TIM_PWM_Start+0x24>
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800246e:	b2db      	uxtb	r3, r3
 8002470:	2b01      	cmp	r3, #1
 8002472:	bf14      	ite	ne
 8002474:	2301      	movne	r3, #1
 8002476:	2300      	moveq	r3, #0
 8002478:	b2db      	uxtb	r3, r3
 800247a:	e022      	b.n	80024c2 <HAL_TIM_PWM_Start+0x6a>
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	2b04      	cmp	r3, #4
 8002480:	d109      	bne.n	8002496 <HAL_TIM_PWM_Start+0x3e>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002488:	b2db      	uxtb	r3, r3
 800248a:	2b01      	cmp	r3, #1
 800248c:	bf14      	ite	ne
 800248e:	2301      	movne	r3, #1
 8002490:	2300      	moveq	r3, #0
 8002492:	b2db      	uxtb	r3, r3
 8002494:	e015      	b.n	80024c2 <HAL_TIM_PWM_Start+0x6a>
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	2b08      	cmp	r3, #8
 800249a:	d109      	bne.n	80024b0 <HAL_TIM_PWM_Start+0x58>
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80024a2:	b2db      	uxtb	r3, r3
 80024a4:	2b01      	cmp	r3, #1
 80024a6:	bf14      	ite	ne
 80024a8:	2301      	movne	r3, #1
 80024aa:	2300      	moveq	r3, #0
 80024ac:	b2db      	uxtb	r3, r3
 80024ae:	e008      	b.n	80024c2 <HAL_TIM_PWM_Start+0x6a>
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80024b6:	b2db      	uxtb	r3, r3
 80024b8:	2b01      	cmp	r3, #1
 80024ba:	bf14      	ite	ne
 80024bc:	2301      	movne	r3, #1
 80024be:	2300      	moveq	r3, #0
 80024c0:	b2db      	uxtb	r3, r3
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d001      	beq.n	80024ca <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80024c6:	2301      	movs	r3, #1
 80024c8:	e05e      	b.n	8002588 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d104      	bne.n	80024da <HAL_TIM_PWM_Start+0x82>
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2202      	movs	r2, #2
 80024d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80024d8:	e013      	b.n	8002502 <HAL_TIM_PWM_Start+0xaa>
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	2b04      	cmp	r3, #4
 80024de:	d104      	bne.n	80024ea <HAL_TIM_PWM_Start+0x92>
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2202      	movs	r2, #2
 80024e4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80024e8:	e00b      	b.n	8002502 <HAL_TIM_PWM_Start+0xaa>
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	2b08      	cmp	r3, #8
 80024ee:	d104      	bne.n	80024fa <HAL_TIM_PWM_Start+0xa2>
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2202      	movs	r2, #2
 80024f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80024f8:	e003      	b.n	8002502 <HAL_TIM_PWM_Start+0xaa>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2202      	movs	r2, #2
 80024fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	2201      	movs	r2, #1
 8002508:	6839      	ldr	r1, [r7, #0]
 800250a:	4618      	mov	r0, r3
 800250c:	f000 fd7e 	bl	800300c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4a1e      	ldr	r2, [pc, #120]	; (8002590 <HAL_TIM_PWM_Start+0x138>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d107      	bne.n	800252a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002528:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4a18      	ldr	r2, [pc, #96]	; (8002590 <HAL_TIM_PWM_Start+0x138>)
 8002530:	4293      	cmp	r3, r2
 8002532:	d00e      	beq.n	8002552 <HAL_TIM_PWM_Start+0xfa>
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800253c:	d009      	beq.n	8002552 <HAL_TIM_PWM_Start+0xfa>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4a14      	ldr	r2, [pc, #80]	; (8002594 <HAL_TIM_PWM_Start+0x13c>)
 8002544:	4293      	cmp	r3, r2
 8002546:	d004      	beq.n	8002552 <HAL_TIM_PWM_Start+0xfa>
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a12      	ldr	r2, [pc, #72]	; (8002598 <HAL_TIM_PWM_Start+0x140>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d111      	bne.n	8002576 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	689b      	ldr	r3, [r3, #8]
 8002558:	f003 0307 	and.w	r3, r3, #7
 800255c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	2b06      	cmp	r3, #6
 8002562:	d010      	beq.n	8002586 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	681a      	ldr	r2, [r3, #0]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f042 0201 	orr.w	r2, r2, #1
 8002572:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002574:	e007      	b.n	8002586 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	681a      	ldr	r2, [r3, #0]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f042 0201 	orr.w	r2, r2, #1
 8002584:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002586:	2300      	movs	r3, #0
}
 8002588:	4618      	mov	r0, r3
 800258a:	3710      	adds	r7, #16
 800258c:	46bd      	mov	sp, r7
 800258e:	bd80      	pop	{r7, pc}
 8002590:	40012c00 	.word	0x40012c00
 8002594:	40000400 	.word	0x40000400
 8002598:	40000800 	.word	0x40000800

0800259c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b082      	sub	sp, #8
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	691b      	ldr	r3, [r3, #16]
 80025aa:	f003 0302 	and.w	r3, r3, #2
 80025ae:	2b02      	cmp	r3, #2
 80025b0:	d122      	bne.n	80025f8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	68db      	ldr	r3, [r3, #12]
 80025b8:	f003 0302 	and.w	r3, r3, #2
 80025bc:	2b02      	cmp	r3, #2
 80025be:	d11b      	bne.n	80025f8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f06f 0202 	mvn.w	r2, #2
 80025c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2201      	movs	r2, #1
 80025ce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	699b      	ldr	r3, [r3, #24]
 80025d6:	f003 0303 	and.w	r3, r3, #3
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d003      	beq.n	80025e6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80025de:	6878      	ldr	r0, [r7, #4]
 80025e0:	f000 fa78 	bl	8002ad4 <HAL_TIM_IC_CaptureCallback>
 80025e4:	e005      	b.n	80025f2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80025e6:	6878      	ldr	r0, [r7, #4]
 80025e8:	f000 fa6b 	bl	8002ac2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025ec:	6878      	ldr	r0, [r7, #4]
 80025ee:	f000 fa7a 	bl	8002ae6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	2200      	movs	r2, #0
 80025f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	691b      	ldr	r3, [r3, #16]
 80025fe:	f003 0304 	and.w	r3, r3, #4
 8002602:	2b04      	cmp	r3, #4
 8002604:	d122      	bne.n	800264c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	68db      	ldr	r3, [r3, #12]
 800260c:	f003 0304 	and.w	r3, r3, #4
 8002610:	2b04      	cmp	r3, #4
 8002612:	d11b      	bne.n	800264c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f06f 0204 	mvn.w	r2, #4
 800261c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2202      	movs	r2, #2
 8002622:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	699b      	ldr	r3, [r3, #24]
 800262a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800262e:	2b00      	cmp	r3, #0
 8002630:	d003      	beq.n	800263a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002632:	6878      	ldr	r0, [r7, #4]
 8002634:	f000 fa4e 	bl	8002ad4 <HAL_TIM_IC_CaptureCallback>
 8002638:	e005      	b.n	8002646 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800263a:	6878      	ldr	r0, [r7, #4]
 800263c:	f000 fa41 	bl	8002ac2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002640:	6878      	ldr	r0, [r7, #4]
 8002642:	f000 fa50 	bl	8002ae6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2200      	movs	r2, #0
 800264a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	691b      	ldr	r3, [r3, #16]
 8002652:	f003 0308 	and.w	r3, r3, #8
 8002656:	2b08      	cmp	r3, #8
 8002658:	d122      	bne.n	80026a0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	68db      	ldr	r3, [r3, #12]
 8002660:	f003 0308 	and.w	r3, r3, #8
 8002664:	2b08      	cmp	r3, #8
 8002666:	d11b      	bne.n	80026a0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f06f 0208 	mvn.w	r2, #8
 8002670:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2204      	movs	r2, #4
 8002676:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	69db      	ldr	r3, [r3, #28]
 800267e:	f003 0303 	and.w	r3, r3, #3
 8002682:	2b00      	cmp	r3, #0
 8002684:	d003      	beq.n	800268e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002686:	6878      	ldr	r0, [r7, #4]
 8002688:	f000 fa24 	bl	8002ad4 <HAL_TIM_IC_CaptureCallback>
 800268c:	e005      	b.n	800269a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800268e:	6878      	ldr	r0, [r7, #4]
 8002690:	f000 fa17 	bl	8002ac2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002694:	6878      	ldr	r0, [r7, #4]
 8002696:	f000 fa26 	bl	8002ae6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2200      	movs	r2, #0
 800269e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	691b      	ldr	r3, [r3, #16]
 80026a6:	f003 0310 	and.w	r3, r3, #16
 80026aa:	2b10      	cmp	r3, #16
 80026ac:	d122      	bne.n	80026f4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	68db      	ldr	r3, [r3, #12]
 80026b4:	f003 0310 	and.w	r3, r3, #16
 80026b8:	2b10      	cmp	r3, #16
 80026ba:	d11b      	bne.n	80026f4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f06f 0210 	mvn.w	r2, #16
 80026c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	2208      	movs	r2, #8
 80026ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	69db      	ldr	r3, [r3, #28]
 80026d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d003      	beq.n	80026e2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026da:	6878      	ldr	r0, [r7, #4]
 80026dc:	f000 f9fa 	bl	8002ad4 <HAL_TIM_IC_CaptureCallback>
 80026e0:	e005      	b.n	80026ee <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026e2:	6878      	ldr	r0, [r7, #4]
 80026e4:	f000 f9ed 	bl	8002ac2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026e8:	6878      	ldr	r0, [r7, #4]
 80026ea:	f000 f9fc 	bl	8002ae6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	2200      	movs	r2, #0
 80026f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	691b      	ldr	r3, [r3, #16]
 80026fa:	f003 0301 	and.w	r3, r3, #1
 80026fe:	2b01      	cmp	r3, #1
 8002700:	d10e      	bne.n	8002720 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	68db      	ldr	r3, [r3, #12]
 8002708:	f003 0301 	and.w	r3, r3, #1
 800270c:	2b01      	cmp	r3, #1
 800270e:	d107      	bne.n	8002720 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f06f 0201 	mvn.w	r2, #1
 8002718:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800271a:	6878      	ldr	r0, [r7, #4]
 800271c:	f000 f9c8 	bl	8002ab0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	691b      	ldr	r3, [r3, #16]
 8002726:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800272a:	2b80      	cmp	r3, #128	; 0x80
 800272c:	d10e      	bne.n	800274c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	68db      	ldr	r3, [r3, #12]
 8002734:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002738:	2b80      	cmp	r3, #128	; 0x80
 800273a:	d107      	bne.n	800274c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002744:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002746:	6878      	ldr	r0, [r7, #4]
 8002748:	f000 fceb 	bl	8003122 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	691b      	ldr	r3, [r3, #16]
 8002752:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002756:	2b40      	cmp	r3, #64	; 0x40
 8002758:	d10e      	bne.n	8002778 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	68db      	ldr	r3, [r3, #12]
 8002760:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002764:	2b40      	cmp	r3, #64	; 0x40
 8002766:	d107      	bne.n	8002778 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002770:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002772:	6878      	ldr	r0, [r7, #4]
 8002774:	f000 f9c0 	bl	8002af8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	691b      	ldr	r3, [r3, #16]
 800277e:	f003 0320 	and.w	r3, r3, #32
 8002782:	2b20      	cmp	r3, #32
 8002784:	d10e      	bne.n	80027a4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	68db      	ldr	r3, [r3, #12]
 800278c:	f003 0320 	and.w	r3, r3, #32
 8002790:	2b20      	cmp	r3, #32
 8002792:	d107      	bne.n	80027a4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f06f 0220 	mvn.w	r2, #32
 800279c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800279e:	6878      	ldr	r0, [r7, #4]
 80027a0:	f000 fcb6 	bl	8003110 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80027a4:	bf00      	nop
 80027a6:	3708      	adds	r7, #8
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}

080027ac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b084      	sub	sp, #16
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	60f8      	str	r0, [r7, #12]
 80027b4:	60b9      	str	r1, [r7, #8]
 80027b6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80027be:	2b01      	cmp	r3, #1
 80027c0:	d101      	bne.n	80027c6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80027c2:	2302      	movs	r3, #2
 80027c4:	e0ac      	b.n	8002920 <HAL_TIM_PWM_ConfigChannel+0x174>
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	2201      	movs	r2, #1
 80027ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2b0c      	cmp	r3, #12
 80027d2:	f200 809f 	bhi.w	8002914 <HAL_TIM_PWM_ConfigChannel+0x168>
 80027d6:	a201      	add	r2, pc, #4	; (adr r2, 80027dc <HAL_TIM_PWM_ConfigChannel+0x30>)
 80027d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027dc:	08002811 	.word	0x08002811
 80027e0:	08002915 	.word	0x08002915
 80027e4:	08002915 	.word	0x08002915
 80027e8:	08002915 	.word	0x08002915
 80027ec:	08002851 	.word	0x08002851
 80027f0:	08002915 	.word	0x08002915
 80027f4:	08002915 	.word	0x08002915
 80027f8:	08002915 	.word	0x08002915
 80027fc:	08002893 	.word	0x08002893
 8002800:	08002915 	.word	0x08002915
 8002804:	08002915 	.word	0x08002915
 8002808:	08002915 	.word	0x08002915
 800280c:	080028d3 	.word	0x080028d3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	68b9      	ldr	r1, [r7, #8]
 8002816:	4618      	mov	r0, r3
 8002818:	f000 f9da 	bl	8002bd0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	699a      	ldr	r2, [r3, #24]
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f042 0208 	orr.w	r2, r2, #8
 800282a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	699a      	ldr	r2, [r3, #24]
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f022 0204 	bic.w	r2, r2, #4
 800283a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	6999      	ldr	r1, [r3, #24]
 8002842:	68bb      	ldr	r3, [r7, #8]
 8002844:	691a      	ldr	r2, [r3, #16]
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	430a      	orrs	r2, r1
 800284c:	619a      	str	r2, [r3, #24]
      break;
 800284e:	e062      	b.n	8002916 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	68b9      	ldr	r1, [r7, #8]
 8002856:	4618      	mov	r0, r3
 8002858:	f000 fa20 	bl	8002c9c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	699a      	ldr	r2, [r3, #24]
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800286a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	699a      	ldr	r2, [r3, #24]
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800287a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	6999      	ldr	r1, [r3, #24]
 8002882:	68bb      	ldr	r3, [r7, #8]
 8002884:	691b      	ldr	r3, [r3, #16]
 8002886:	021a      	lsls	r2, r3, #8
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	430a      	orrs	r2, r1
 800288e:	619a      	str	r2, [r3, #24]
      break;
 8002890:	e041      	b.n	8002916 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	68b9      	ldr	r1, [r7, #8]
 8002898:	4618      	mov	r0, r3
 800289a:	f000 fa69 	bl	8002d70 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	69da      	ldr	r2, [r3, #28]
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f042 0208 	orr.w	r2, r2, #8
 80028ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	69da      	ldr	r2, [r3, #28]
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f022 0204 	bic.w	r2, r2, #4
 80028bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	69d9      	ldr	r1, [r3, #28]
 80028c4:	68bb      	ldr	r3, [r7, #8]
 80028c6:	691a      	ldr	r2, [r3, #16]
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	430a      	orrs	r2, r1
 80028ce:	61da      	str	r2, [r3, #28]
      break;
 80028d0:	e021      	b.n	8002916 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	68b9      	ldr	r1, [r7, #8]
 80028d8:	4618      	mov	r0, r3
 80028da:	f000 fab3 	bl	8002e44 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	69da      	ldr	r2, [r3, #28]
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80028ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	69da      	ldr	r2, [r3, #28]
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80028fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	69d9      	ldr	r1, [r3, #28]
 8002904:	68bb      	ldr	r3, [r7, #8]
 8002906:	691b      	ldr	r3, [r3, #16]
 8002908:	021a      	lsls	r2, r3, #8
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	430a      	orrs	r2, r1
 8002910:	61da      	str	r2, [r3, #28]
      break;
 8002912:	e000      	b.n	8002916 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8002914:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	2200      	movs	r2, #0
 800291a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800291e:	2300      	movs	r3, #0
}
 8002920:	4618      	mov	r0, r3
 8002922:	3710      	adds	r7, #16
 8002924:	46bd      	mov	sp, r7
 8002926:	bd80      	pop	{r7, pc}

08002928 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b084      	sub	sp, #16
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
 8002930:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002938:	2b01      	cmp	r3, #1
 800293a:	d101      	bne.n	8002940 <HAL_TIM_ConfigClockSource+0x18>
 800293c:	2302      	movs	r3, #2
 800293e:	e0b3      	b.n	8002aa8 <HAL_TIM_ConfigClockSource+0x180>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2201      	movs	r2, #1
 8002944:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2202      	movs	r2, #2
 800294c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	689b      	ldr	r3, [r3, #8]
 8002956:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800295e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002966:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	68fa      	ldr	r2, [r7, #12]
 800296e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002978:	d03e      	beq.n	80029f8 <HAL_TIM_ConfigClockSource+0xd0>
 800297a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800297e:	f200 8087 	bhi.w	8002a90 <HAL_TIM_ConfigClockSource+0x168>
 8002982:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002986:	f000 8085 	beq.w	8002a94 <HAL_TIM_ConfigClockSource+0x16c>
 800298a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800298e:	d87f      	bhi.n	8002a90 <HAL_TIM_ConfigClockSource+0x168>
 8002990:	2b70      	cmp	r3, #112	; 0x70
 8002992:	d01a      	beq.n	80029ca <HAL_TIM_ConfigClockSource+0xa2>
 8002994:	2b70      	cmp	r3, #112	; 0x70
 8002996:	d87b      	bhi.n	8002a90 <HAL_TIM_ConfigClockSource+0x168>
 8002998:	2b60      	cmp	r3, #96	; 0x60
 800299a:	d050      	beq.n	8002a3e <HAL_TIM_ConfigClockSource+0x116>
 800299c:	2b60      	cmp	r3, #96	; 0x60
 800299e:	d877      	bhi.n	8002a90 <HAL_TIM_ConfigClockSource+0x168>
 80029a0:	2b50      	cmp	r3, #80	; 0x50
 80029a2:	d03c      	beq.n	8002a1e <HAL_TIM_ConfigClockSource+0xf6>
 80029a4:	2b50      	cmp	r3, #80	; 0x50
 80029a6:	d873      	bhi.n	8002a90 <HAL_TIM_ConfigClockSource+0x168>
 80029a8:	2b40      	cmp	r3, #64	; 0x40
 80029aa:	d058      	beq.n	8002a5e <HAL_TIM_ConfigClockSource+0x136>
 80029ac:	2b40      	cmp	r3, #64	; 0x40
 80029ae:	d86f      	bhi.n	8002a90 <HAL_TIM_ConfigClockSource+0x168>
 80029b0:	2b30      	cmp	r3, #48	; 0x30
 80029b2:	d064      	beq.n	8002a7e <HAL_TIM_ConfigClockSource+0x156>
 80029b4:	2b30      	cmp	r3, #48	; 0x30
 80029b6:	d86b      	bhi.n	8002a90 <HAL_TIM_ConfigClockSource+0x168>
 80029b8:	2b20      	cmp	r3, #32
 80029ba:	d060      	beq.n	8002a7e <HAL_TIM_ConfigClockSource+0x156>
 80029bc:	2b20      	cmp	r3, #32
 80029be:	d867      	bhi.n	8002a90 <HAL_TIM_ConfigClockSource+0x168>
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d05c      	beq.n	8002a7e <HAL_TIM_ConfigClockSource+0x156>
 80029c4:	2b10      	cmp	r3, #16
 80029c6:	d05a      	beq.n	8002a7e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80029c8:	e062      	b.n	8002a90 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6818      	ldr	r0, [r3, #0]
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	6899      	ldr	r1, [r3, #8]
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	685a      	ldr	r2, [r3, #4]
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	68db      	ldr	r3, [r3, #12]
 80029da:	f000 faf8 	bl	8002fce <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	689b      	ldr	r3, [r3, #8]
 80029e4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80029ec:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	68fa      	ldr	r2, [r7, #12]
 80029f4:	609a      	str	r2, [r3, #8]
      break;
 80029f6:	e04e      	b.n	8002a96 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6818      	ldr	r0, [r3, #0]
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	6899      	ldr	r1, [r3, #8]
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	685a      	ldr	r2, [r3, #4]
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	68db      	ldr	r3, [r3, #12]
 8002a08:	f000 fae1 	bl	8002fce <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	689a      	ldr	r2, [r3, #8]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002a1a:	609a      	str	r2, [r3, #8]
      break;
 8002a1c:	e03b      	b.n	8002a96 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6818      	ldr	r0, [r3, #0]
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	6859      	ldr	r1, [r3, #4]
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	68db      	ldr	r3, [r3, #12]
 8002a2a:	461a      	mov	r2, r3
 8002a2c:	f000 fa58 	bl	8002ee0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	2150      	movs	r1, #80	; 0x50
 8002a36:	4618      	mov	r0, r3
 8002a38:	f000 faaf 	bl	8002f9a <TIM_ITRx_SetConfig>
      break;
 8002a3c:	e02b      	b.n	8002a96 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6818      	ldr	r0, [r3, #0]
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	6859      	ldr	r1, [r3, #4]
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	68db      	ldr	r3, [r3, #12]
 8002a4a:	461a      	mov	r2, r3
 8002a4c:	f000 fa76 	bl	8002f3c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	2160      	movs	r1, #96	; 0x60
 8002a56:	4618      	mov	r0, r3
 8002a58:	f000 fa9f 	bl	8002f9a <TIM_ITRx_SetConfig>
      break;
 8002a5c:	e01b      	b.n	8002a96 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6818      	ldr	r0, [r3, #0]
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	6859      	ldr	r1, [r3, #4]
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	68db      	ldr	r3, [r3, #12]
 8002a6a:	461a      	mov	r2, r3
 8002a6c:	f000 fa38 	bl	8002ee0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	2140      	movs	r1, #64	; 0x40
 8002a76:	4618      	mov	r0, r3
 8002a78:	f000 fa8f 	bl	8002f9a <TIM_ITRx_SetConfig>
      break;
 8002a7c:	e00b      	b.n	8002a96 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681a      	ldr	r2, [r3, #0]
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4619      	mov	r1, r3
 8002a88:	4610      	mov	r0, r2
 8002a8a:	f000 fa86 	bl	8002f9a <TIM_ITRx_SetConfig>
        break;
 8002a8e:	e002      	b.n	8002a96 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002a90:	bf00      	nop
 8002a92:	e000      	b.n	8002a96 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002a94:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	2201      	movs	r2, #1
 8002a9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002aa6:	2300      	movs	r3, #0
}
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	3710      	adds	r7, #16
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bd80      	pop	{r7, pc}

08002ab0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b083      	sub	sp, #12
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8002ab8:	bf00      	nop
 8002aba:	370c      	adds	r7, #12
 8002abc:	46bd      	mov	sp, r7
 8002abe:	bc80      	pop	{r7}
 8002ac0:	4770      	bx	lr

08002ac2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002ac2:	b480      	push	{r7}
 8002ac4:	b083      	sub	sp, #12
 8002ac6:	af00      	add	r7, sp, #0
 8002ac8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002aca:	bf00      	nop
 8002acc:	370c      	adds	r7, #12
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bc80      	pop	{r7}
 8002ad2:	4770      	bx	lr

08002ad4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	b083      	sub	sp, #12
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002adc:	bf00      	nop
 8002ade:	370c      	adds	r7, #12
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bc80      	pop	{r7}
 8002ae4:	4770      	bx	lr

08002ae6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002ae6:	b480      	push	{r7}
 8002ae8:	b083      	sub	sp, #12
 8002aea:	af00      	add	r7, sp, #0
 8002aec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002aee:	bf00      	nop
 8002af0:	370c      	adds	r7, #12
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bc80      	pop	{r7}
 8002af6:	4770      	bx	lr

08002af8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002af8:	b480      	push	{r7}
 8002afa:	b083      	sub	sp, #12
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002b00:	bf00      	nop
 8002b02:	370c      	adds	r7, #12
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bc80      	pop	{r7}
 8002b08:	4770      	bx	lr
	...

08002b0c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	b085      	sub	sp, #20
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
 8002b14:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	4a29      	ldr	r2, [pc, #164]	; (8002bc4 <TIM_Base_SetConfig+0xb8>)
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d00b      	beq.n	8002b3c <TIM_Base_SetConfig+0x30>
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b2a:	d007      	beq.n	8002b3c <TIM_Base_SetConfig+0x30>
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	4a26      	ldr	r2, [pc, #152]	; (8002bc8 <TIM_Base_SetConfig+0xbc>)
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d003      	beq.n	8002b3c <TIM_Base_SetConfig+0x30>
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	4a25      	ldr	r2, [pc, #148]	; (8002bcc <TIM_Base_SetConfig+0xc0>)
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d108      	bne.n	8002b4e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b42:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	68fa      	ldr	r2, [r7, #12]
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	4a1c      	ldr	r2, [pc, #112]	; (8002bc4 <TIM_Base_SetConfig+0xb8>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d00b      	beq.n	8002b6e <TIM_Base_SetConfig+0x62>
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b5c:	d007      	beq.n	8002b6e <TIM_Base_SetConfig+0x62>
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	4a19      	ldr	r2, [pc, #100]	; (8002bc8 <TIM_Base_SetConfig+0xbc>)
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d003      	beq.n	8002b6e <TIM_Base_SetConfig+0x62>
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	4a18      	ldr	r2, [pc, #96]	; (8002bcc <TIM_Base_SetConfig+0xc0>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d108      	bne.n	8002b80 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b74:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	68db      	ldr	r3, [r3, #12]
 8002b7a:	68fa      	ldr	r2, [r7, #12]
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	695b      	ldr	r3, [r3, #20]
 8002b8a:	4313      	orrs	r3, r2
 8002b8c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	68fa      	ldr	r2, [r7, #12]
 8002b92:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	689a      	ldr	r2, [r3, #8]
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	681a      	ldr	r2, [r3, #0]
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	4a07      	ldr	r2, [pc, #28]	; (8002bc4 <TIM_Base_SetConfig+0xb8>)
 8002ba8:	4293      	cmp	r3, r2
 8002baa:	d103      	bne.n	8002bb4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	691a      	ldr	r2, [r3, #16]
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2201      	movs	r2, #1
 8002bb8:	615a      	str	r2, [r3, #20]
}
 8002bba:	bf00      	nop
 8002bbc:	3714      	adds	r7, #20
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bc80      	pop	{r7}
 8002bc2:	4770      	bx	lr
 8002bc4:	40012c00 	.word	0x40012c00
 8002bc8:	40000400 	.word	0x40000400
 8002bcc:	40000800 	.word	0x40000800

08002bd0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b087      	sub	sp, #28
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
 8002bd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6a1b      	ldr	r3, [r3, #32]
 8002bde:	f023 0201 	bic.w	r2, r3, #1
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6a1b      	ldr	r3, [r3, #32]
 8002bea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	699b      	ldr	r3, [r3, #24]
 8002bf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002bfe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	f023 0303 	bic.w	r3, r3, #3
 8002c06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	68fa      	ldr	r2, [r7, #12]
 8002c0e:	4313      	orrs	r3, r2
 8002c10:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002c12:	697b      	ldr	r3, [r7, #20]
 8002c14:	f023 0302 	bic.w	r3, r3, #2
 8002c18:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	689b      	ldr	r3, [r3, #8]
 8002c1e:	697a      	ldr	r2, [r7, #20]
 8002c20:	4313      	orrs	r3, r2
 8002c22:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	4a1c      	ldr	r2, [pc, #112]	; (8002c98 <TIM_OC1_SetConfig+0xc8>)
 8002c28:	4293      	cmp	r3, r2
 8002c2a:	d10c      	bne.n	8002c46 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002c2c:	697b      	ldr	r3, [r7, #20]
 8002c2e:	f023 0308 	bic.w	r3, r3, #8
 8002c32:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	68db      	ldr	r3, [r3, #12]
 8002c38:	697a      	ldr	r2, [r7, #20]
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002c3e:	697b      	ldr	r3, [r7, #20]
 8002c40:	f023 0304 	bic.w	r3, r3, #4
 8002c44:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	4a13      	ldr	r2, [pc, #76]	; (8002c98 <TIM_OC1_SetConfig+0xc8>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d111      	bne.n	8002c72 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002c4e:	693b      	ldr	r3, [r7, #16]
 8002c50:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002c54:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002c56:	693b      	ldr	r3, [r7, #16]
 8002c58:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002c5c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	695b      	ldr	r3, [r3, #20]
 8002c62:	693a      	ldr	r2, [r7, #16]
 8002c64:	4313      	orrs	r3, r2
 8002c66:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	699b      	ldr	r3, [r3, #24]
 8002c6c:	693a      	ldr	r2, [r7, #16]
 8002c6e:	4313      	orrs	r3, r2
 8002c70:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	693a      	ldr	r2, [r7, #16]
 8002c76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	68fa      	ldr	r2, [r7, #12]
 8002c7c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	685a      	ldr	r2, [r3, #4]
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	697a      	ldr	r2, [r7, #20]
 8002c8a:	621a      	str	r2, [r3, #32]
}
 8002c8c:	bf00      	nop
 8002c8e:	371c      	adds	r7, #28
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bc80      	pop	{r7}
 8002c94:	4770      	bx	lr
 8002c96:	bf00      	nop
 8002c98:	40012c00 	.word	0x40012c00

08002c9c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	b087      	sub	sp, #28
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
 8002ca4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6a1b      	ldr	r3, [r3, #32]
 8002caa:	f023 0210 	bic.w	r2, r3, #16
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6a1b      	ldr	r3, [r3, #32]
 8002cb6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	699b      	ldr	r3, [r3, #24]
 8002cc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002cca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002cd2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	021b      	lsls	r3, r3, #8
 8002cda:	68fa      	ldr	r2, [r7, #12]
 8002cdc:	4313      	orrs	r3, r2
 8002cde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002ce0:	697b      	ldr	r3, [r7, #20]
 8002ce2:	f023 0320 	bic.w	r3, r3, #32
 8002ce6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	689b      	ldr	r3, [r3, #8]
 8002cec:	011b      	lsls	r3, r3, #4
 8002cee:	697a      	ldr	r2, [r7, #20]
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	4a1d      	ldr	r2, [pc, #116]	; (8002d6c <TIM_OC2_SetConfig+0xd0>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d10d      	bne.n	8002d18 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002cfc:	697b      	ldr	r3, [r7, #20]
 8002cfe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002d02:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	68db      	ldr	r3, [r3, #12]
 8002d08:	011b      	lsls	r3, r3, #4
 8002d0a:	697a      	ldr	r2, [r7, #20]
 8002d0c:	4313      	orrs	r3, r2
 8002d0e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002d10:	697b      	ldr	r3, [r7, #20]
 8002d12:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002d16:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	4a14      	ldr	r2, [pc, #80]	; (8002d6c <TIM_OC2_SetConfig+0xd0>)
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	d113      	bne.n	8002d48 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002d20:	693b      	ldr	r3, [r7, #16]
 8002d22:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002d26:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002d28:	693b      	ldr	r3, [r7, #16]
 8002d2a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002d2e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	695b      	ldr	r3, [r3, #20]
 8002d34:	009b      	lsls	r3, r3, #2
 8002d36:	693a      	ldr	r2, [r7, #16]
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	699b      	ldr	r3, [r3, #24]
 8002d40:	009b      	lsls	r3, r3, #2
 8002d42:	693a      	ldr	r2, [r7, #16]
 8002d44:	4313      	orrs	r3, r2
 8002d46:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	693a      	ldr	r2, [r7, #16]
 8002d4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	68fa      	ldr	r2, [r7, #12]
 8002d52:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	685a      	ldr	r2, [r3, #4]
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	697a      	ldr	r2, [r7, #20]
 8002d60:	621a      	str	r2, [r3, #32]
}
 8002d62:	bf00      	nop
 8002d64:	371c      	adds	r7, #28
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bc80      	pop	{r7}
 8002d6a:	4770      	bx	lr
 8002d6c:	40012c00 	.word	0x40012c00

08002d70 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002d70:	b480      	push	{r7}
 8002d72:	b087      	sub	sp, #28
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
 8002d78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6a1b      	ldr	r3, [r3, #32]
 8002d7e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6a1b      	ldr	r3, [r3, #32]
 8002d8a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	69db      	ldr	r3, [r3, #28]
 8002d96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	f023 0303 	bic.w	r3, r3, #3
 8002da6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	68fa      	ldr	r2, [r7, #12]
 8002dae:	4313      	orrs	r3, r2
 8002db0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002db2:	697b      	ldr	r3, [r7, #20]
 8002db4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002db8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	689b      	ldr	r3, [r3, #8]
 8002dbe:	021b      	lsls	r3, r3, #8
 8002dc0:	697a      	ldr	r2, [r7, #20]
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	4a1d      	ldr	r2, [pc, #116]	; (8002e40 <TIM_OC3_SetConfig+0xd0>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d10d      	bne.n	8002dea <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002dd4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	68db      	ldr	r3, [r3, #12]
 8002dda:	021b      	lsls	r3, r3, #8
 8002ddc:	697a      	ldr	r2, [r7, #20]
 8002dde:	4313      	orrs	r3, r2
 8002de0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002de2:	697b      	ldr	r3, [r7, #20]
 8002de4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002de8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	4a14      	ldr	r2, [pc, #80]	; (8002e40 <TIM_OC3_SetConfig+0xd0>)
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d113      	bne.n	8002e1a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002df2:	693b      	ldr	r3, [r7, #16]
 8002df4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002df8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002dfa:	693b      	ldr	r3, [r7, #16]
 8002dfc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002e00:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	695b      	ldr	r3, [r3, #20]
 8002e06:	011b      	lsls	r3, r3, #4
 8002e08:	693a      	ldr	r2, [r7, #16]
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	699b      	ldr	r3, [r3, #24]
 8002e12:	011b      	lsls	r3, r3, #4
 8002e14:	693a      	ldr	r2, [r7, #16]
 8002e16:	4313      	orrs	r3, r2
 8002e18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	693a      	ldr	r2, [r7, #16]
 8002e1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	68fa      	ldr	r2, [r7, #12]
 8002e24:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	685a      	ldr	r2, [r3, #4]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	697a      	ldr	r2, [r7, #20]
 8002e32:	621a      	str	r2, [r3, #32]
}
 8002e34:	bf00      	nop
 8002e36:	371c      	adds	r7, #28
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	bc80      	pop	{r7}
 8002e3c:	4770      	bx	lr
 8002e3e:	bf00      	nop
 8002e40:	40012c00 	.word	0x40012c00

08002e44 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002e44:	b480      	push	{r7}
 8002e46:	b087      	sub	sp, #28
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
 8002e4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6a1b      	ldr	r3, [r3, #32]
 8002e52:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6a1b      	ldr	r3, [r3, #32]
 8002e5e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	69db      	ldr	r3, [r3, #28]
 8002e6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002e72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e7a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	021b      	lsls	r3, r3, #8
 8002e82:	68fa      	ldr	r2, [r7, #12]
 8002e84:	4313      	orrs	r3, r2
 8002e86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002e88:	693b      	ldr	r3, [r7, #16]
 8002e8a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002e8e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	689b      	ldr	r3, [r3, #8]
 8002e94:	031b      	lsls	r3, r3, #12
 8002e96:	693a      	ldr	r2, [r7, #16]
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	4a0f      	ldr	r2, [pc, #60]	; (8002edc <TIM_OC4_SetConfig+0x98>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d109      	bne.n	8002eb8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002ea4:	697b      	ldr	r3, [r7, #20]
 8002ea6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002eaa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	695b      	ldr	r3, [r3, #20]
 8002eb0:	019b      	lsls	r3, r3, #6
 8002eb2:	697a      	ldr	r2, [r7, #20]
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	697a      	ldr	r2, [r7, #20]
 8002ebc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	68fa      	ldr	r2, [r7, #12]
 8002ec2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	685a      	ldr	r2, [r3, #4]
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	693a      	ldr	r2, [r7, #16]
 8002ed0:	621a      	str	r2, [r3, #32]
}
 8002ed2:	bf00      	nop
 8002ed4:	371c      	adds	r7, #28
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bc80      	pop	{r7}
 8002eda:	4770      	bx	lr
 8002edc:	40012c00 	.word	0x40012c00

08002ee0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	b087      	sub	sp, #28
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	60f8      	str	r0, [r7, #12]
 8002ee8:	60b9      	str	r1, [r7, #8]
 8002eea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	6a1b      	ldr	r3, [r3, #32]
 8002ef0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	6a1b      	ldr	r3, [r3, #32]
 8002ef6:	f023 0201 	bic.w	r2, r3, #1
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	699b      	ldr	r3, [r3, #24]
 8002f02:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002f04:	693b      	ldr	r3, [r7, #16]
 8002f06:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002f0a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	011b      	lsls	r3, r3, #4
 8002f10:	693a      	ldr	r2, [r7, #16]
 8002f12:	4313      	orrs	r3, r2
 8002f14:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002f16:	697b      	ldr	r3, [r7, #20]
 8002f18:	f023 030a 	bic.w	r3, r3, #10
 8002f1c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002f1e:	697a      	ldr	r2, [r7, #20]
 8002f20:	68bb      	ldr	r3, [r7, #8]
 8002f22:	4313      	orrs	r3, r2
 8002f24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	693a      	ldr	r2, [r7, #16]
 8002f2a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	697a      	ldr	r2, [r7, #20]
 8002f30:	621a      	str	r2, [r3, #32]
}
 8002f32:	bf00      	nop
 8002f34:	371c      	adds	r7, #28
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bc80      	pop	{r7}
 8002f3a:	4770      	bx	lr

08002f3c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	b087      	sub	sp, #28
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	60f8      	str	r0, [r7, #12]
 8002f44:	60b9      	str	r1, [r7, #8]
 8002f46:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	6a1b      	ldr	r3, [r3, #32]
 8002f4c:	f023 0210 	bic.w	r2, r3, #16
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	699b      	ldr	r3, [r3, #24]
 8002f58:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	6a1b      	ldr	r3, [r3, #32]
 8002f5e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002f60:	697b      	ldr	r3, [r7, #20]
 8002f62:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002f66:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	031b      	lsls	r3, r3, #12
 8002f6c:	697a      	ldr	r2, [r7, #20]
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002f72:	693b      	ldr	r3, [r7, #16]
 8002f74:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002f78:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002f7a:	68bb      	ldr	r3, [r7, #8]
 8002f7c:	011b      	lsls	r3, r3, #4
 8002f7e:	693a      	ldr	r2, [r7, #16]
 8002f80:	4313      	orrs	r3, r2
 8002f82:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	697a      	ldr	r2, [r7, #20]
 8002f88:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	693a      	ldr	r2, [r7, #16]
 8002f8e:	621a      	str	r2, [r3, #32]
}
 8002f90:	bf00      	nop
 8002f92:	371c      	adds	r7, #28
 8002f94:	46bd      	mov	sp, r7
 8002f96:	bc80      	pop	{r7}
 8002f98:	4770      	bx	lr

08002f9a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002f9a:	b480      	push	{r7}
 8002f9c:	b085      	sub	sp, #20
 8002f9e:	af00      	add	r7, sp, #0
 8002fa0:	6078      	str	r0, [r7, #4]
 8002fa2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002fb0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002fb2:	683a      	ldr	r2, [r7, #0]
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	4313      	orrs	r3, r2
 8002fb8:	f043 0307 	orr.w	r3, r3, #7
 8002fbc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	68fa      	ldr	r2, [r7, #12]
 8002fc2:	609a      	str	r2, [r3, #8]
}
 8002fc4:	bf00      	nop
 8002fc6:	3714      	adds	r7, #20
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bc80      	pop	{r7}
 8002fcc:	4770      	bx	lr

08002fce <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002fce:	b480      	push	{r7}
 8002fd0:	b087      	sub	sp, #28
 8002fd2:	af00      	add	r7, sp, #0
 8002fd4:	60f8      	str	r0, [r7, #12]
 8002fd6:	60b9      	str	r1, [r7, #8]
 8002fd8:	607a      	str	r2, [r7, #4]
 8002fda:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	689b      	ldr	r3, [r3, #8]
 8002fe0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002fe2:	697b      	ldr	r3, [r7, #20]
 8002fe4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002fe8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	021a      	lsls	r2, r3, #8
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	431a      	orrs	r2, r3
 8002ff2:	68bb      	ldr	r3, [r7, #8]
 8002ff4:	4313      	orrs	r3, r2
 8002ff6:	697a      	ldr	r2, [r7, #20]
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	697a      	ldr	r2, [r7, #20]
 8003000:	609a      	str	r2, [r3, #8]
}
 8003002:	bf00      	nop
 8003004:	371c      	adds	r7, #28
 8003006:	46bd      	mov	sp, r7
 8003008:	bc80      	pop	{r7}
 800300a:	4770      	bx	lr

0800300c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800300c:	b480      	push	{r7}
 800300e:	b087      	sub	sp, #28
 8003010:	af00      	add	r7, sp, #0
 8003012:	60f8      	str	r0, [r7, #12]
 8003014:	60b9      	str	r1, [r7, #8]
 8003016:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003018:	68bb      	ldr	r3, [r7, #8]
 800301a:	f003 031f 	and.w	r3, r3, #31
 800301e:	2201      	movs	r2, #1
 8003020:	fa02 f303 	lsl.w	r3, r2, r3
 8003024:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	6a1a      	ldr	r2, [r3, #32]
 800302a:	697b      	ldr	r3, [r7, #20]
 800302c:	43db      	mvns	r3, r3
 800302e:	401a      	ands	r2, r3
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	6a1a      	ldr	r2, [r3, #32]
 8003038:	68bb      	ldr	r3, [r7, #8]
 800303a:	f003 031f 	and.w	r3, r3, #31
 800303e:	6879      	ldr	r1, [r7, #4]
 8003040:	fa01 f303 	lsl.w	r3, r1, r3
 8003044:	431a      	orrs	r2, r3
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	621a      	str	r2, [r3, #32]
}
 800304a:	bf00      	nop
 800304c:	371c      	adds	r7, #28
 800304e:	46bd      	mov	sp, r7
 8003050:	bc80      	pop	{r7}
 8003052:	4770      	bx	lr

08003054 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003054:	b480      	push	{r7}
 8003056:	b085      	sub	sp, #20
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
 800305c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003064:	2b01      	cmp	r3, #1
 8003066:	d101      	bne.n	800306c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003068:	2302      	movs	r3, #2
 800306a:	e046      	b.n	80030fa <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2201      	movs	r2, #1
 8003070:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2202      	movs	r2, #2
 8003078:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	689b      	ldr	r3, [r3, #8]
 800308a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003092:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	68fa      	ldr	r2, [r7, #12]
 800309a:	4313      	orrs	r3, r2
 800309c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	68fa      	ldr	r2, [r7, #12]
 80030a4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4a16      	ldr	r2, [pc, #88]	; (8003104 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d00e      	beq.n	80030ce <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030b8:	d009      	beq.n	80030ce <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4a12      	ldr	r2, [pc, #72]	; (8003108 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80030c0:	4293      	cmp	r3, r2
 80030c2:	d004      	beq.n	80030ce <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4a10      	ldr	r2, [pc, #64]	; (800310c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d10c      	bne.n	80030e8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80030ce:	68bb      	ldr	r3, [r7, #8]
 80030d0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80030d4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	68ba      	ldr	r2, [r7, #8]
 80030dc:	4313      	orrs	r3, r2
 80030de:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	68ba      	ldr	r2, [r7, #8]
 80030e6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2201      	movs	r2, #1
 80030ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2200      	movs	r2, #0
 80030f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80030f8:	2300      	movs	r3, #0
}
 80030fa:	4618      	mov	r0, r3
 80030fc:	3714      	adds	r7, #20
 80030fe:	46bd      	mov	sp, r7
 8003100:	bc80      	pop	{r7}
 8003102:	4770      	bx	lr
 8003104:	40012c00 	.word	0x40012c00
 8003108:	40000400 	.word	0x40000400
 800310c:	40000800 	.word	0x40000800

08003110 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003110:	b480      	push	{r7}
 8003112:	b083      	sub	sp, #12
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003118:	bf00      	nop
 800311a:	370c      	adds	r7, #12
 800311c:	46bd      	mov	sp, r7
 800311e:	bc80      	pop	{r7}
 8003120:	4770      	bx	lr

08003122 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003122:	b480      	push	{r7}
 8003124:	b083      	sub	sp, #12
 8003126:	af00      	add	r7, sp, #0
 8003128:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800312a:	bf00      	nop
 800312c:	370c      	adds	r7, #12
 800312e:	46bd      	mov	sp, r7
 8003130:	bc80      	pop	{r7}
 8003132:	4770      	bx	lr

08003134 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b082      	sub	sp, #8
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d101      	bne.n	8003146 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003142:	2301      	movs	r3, #1
 8003144:	e03f      	b.n	80031c6 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800314c:	b2db      	uxtb	r3, r3
 800314e:	2b00      	cmp	r3, #0
 8003150:	d106      	bne.n	8003160 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	2200      	movs	r2, #0
 8003156:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800315a:	6878      	ldr	r0, [r7, #4]
 800315c:	f7fd fe4c 	bl	8000df8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2224      	movs	r2, #36	; 0x24
 8003164:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	68da      	ldr	r2, [r3, #12]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003176:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003178:	6878      	ldr	r0, [r7, #4]
 800317a:	f000 f905 	bl	8003388 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	691a      	ldr	r2, [r3, #16]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800318c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	695a      	ldr	r2, [r3, #20]
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800319c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	68da      	ldr	r2, [r3, #12]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80031ac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2200      	movs	r2, #0
 80031b2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2220      	movs	r2, #32
 80031b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2220      	movs	r2, #32
 80031c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80031c4:	2300      	movs	r3, #0
}
 80031c6:	4618      	mov	r0, r3
 80031c8:	3708      	adds	r7, #8
 80031ca:	46bd      	mov	sp, r7
 80031cc:	bd80      	pop	{r7, pc}

080031ce <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031ce:	b580      	push	{r7, lr}
 80031d0:	b08a      	sub	sp, #40	; 0x28
 80031d2:	af02      	add	r7, sp, #8
 80031d4:	60f8      	str	r0, [r7, #12]
 80031d6:	60b9      	str	r1, [r7, #8]
 80031d8:	603b      	str	r3, [r7, #0]
 80031da:	4613      	mov	r3, r2
 80031dc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80031de:	2300      	movs	r3, #0
 80031e0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031e8:	b2db      	uxtb	r3, r3
 80031ea:	2b20      	cmp	r3, #32
 80031ec:	d17c      	bne.n	80032e8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80031ee:	68bb      	ldr	r3, [r7, #8]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d002      	beq.n	80031fa <HAL_UART_Transmit+0x2c>
 80031f4:	88fb      	ldrh	r3, [r7, #6]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d101      	bne.n	80031fe <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80031fa:	2301      	movs	r3, #1
 80031fc:	e075      	b.n	80032ea <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003204:	2b01      	cmp	r3, #1
 8003206:	d101      	bne.n	800320c <HAL_UART_Transmit+0x3e>
 8003208:	2302      	movs	r3, #2
 800320a:	e06e      	b.n	80032ea <HAL_UART_Transmit+0x11c>
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	2201      	movs	r2, #1
 8003210:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	2200      	movs	r2, #0
 8003218:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	2221      	movs	r2, #33	; 0x21
 800321e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003222:	f7fd feb3 	bl	8000f8c <HAL_GetTick>
 8003226:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	88fa      	ldrh	r2, [r7, #6]
 800322c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	88fa      	ldrh	r2, [r7, #6]
 8003232:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	689b      	ldr	r3, [r3, #8]
 8003238:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800323c:	d108      	bne.n	8003250 <HAL_UART_Transmit+0x82>
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	691b      	ldr	r3, [r3, #16]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d104      	bne.n	8003250 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003246:	2300      	movs	r3, #0
 8003248:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800324a:	68bb      	ldr	r3, [r7, #8]
 800324c:	61bb      	str	r3, [r7, #24]
 800324e:	e003      	b.n	8003258 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003250:	68bb      	ldr	r3, [r7, #8]
 8003252:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003254:	2300      	movs	r3, #0
 8003256:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	2200      	movs	r2, #0
 800325c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003260:	e02a      	b.n	80032b8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	9300      	str	r3, [sp, #0]
 8003266:	697b      	ldr	r3, [r7, #20]
 8003268:	2200      	movs	r2, #0
 800326a:	2180      	movs	r1, #128	; 0x80
 800326c:	68f8      	ldr	r0, [r7, #12]
 800326e:	f000 f840 	bl	80032f2 <UART_WaitOnFlagUntilTimeout>
 8003272:	4603      	mov	r3, r0
 8003274:	2b00      	cmp	r3, #0
 8003276:	d001      	beq.n	800327c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003278:	2303      	movs	r3, #3
 800327a:	e036      	b.n	80032ea <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800327c:	69fb      	ldr	r3, [r7, #28]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d10b      	bne.n	800329a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003282:	69bb      	ldr	r3, [r7, #24]
 8003284:	881b      	ldrh	r3, [r3, #0]
 8003286:	461a      	mov	r2, r3
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003290:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003292:	69bb      	ldr	r3, [r7, #24]
 8003294:	3302      	adds	r3, #2
 8003296:	61bb      	str	r3, [r7, #24]
 8003298:	e007      	b.n	80032aa <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800329a:	69fb      	ldr	r3, [r7, #28]
 800329c:	781a      	ldrb	r2, [r3, #0]
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80032a4:	69fb      	ldr	r3, [r7, #28]
 80032a6:	3301      	adds	r3, #1
 80032a8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80032ae:	b29b      	uxth	r3, r3
 80032b0:	3b01      	subs	r3, #1
 80032b2:	b29a      	uxth	r2, r3
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80032bc:	b29b      	uxth	r3, r3
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d1cf      	bne.n	8003262 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	9300      	str	r3, [sp, #0]
 80032c6:	697b      	ldr	r3, [r7, #20]
 80032c8:	2200      	movs	r2, #0
 80032ca:	2140      	movs	r1, #64	; 0x40
 80032cc:	68f8      	ldr	r0, [r7, #12]
 80032ce:	f000 f810 	bl	80032f2 <UART_WaitOnFlagUntilTimeout>
 80032d2:	4603      	mov	r3, r0
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d001      	beq.n	80032dc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80032d8:	2303      	movs	r3, #3
 80032da:	e006      	b.n	80032ea <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	2220      	movs	r2, #32
 80032e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80032e4:	2300      	movs	r3, #0
 80032e6:	e000      	b.n	80032ea <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80032e8:	2302      	movs	r3, #2
  }
}
 80032ea:	4618      	mov	r0, r3
 80032ec:	3720      	adds	r7, #32
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bd80      	pop	{r7, pc}

080032f2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80032f2:	b580      	push	{r7, lr}
 80032f4:	b084      	sub	sp, #16
 80032f6:	af00      	add	r7, sp, #0
 80032f8:	60f8      	str	r0, [r7, #12]
 80032fa:	60b9      	str	r1, [r7, #8]
 80032fc:	603b      	str	r3, [r7, #0]
 80032fe:	4613      	mov	r3, r2
 8003300:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003302:	e02c      	b.n	800335e <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003304:	69bb      	ldr	r3, [r7, #24]
 8003306:	f1b3 3fff 	cmp.w	r3, #4294967295
 800330a:	d028      	beq.n	800335e <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800330c:	69bb      	ldr	r3, [r7, #24]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d007      	beq.n	8003322 <UART_WaitOnFlagUntilTimeout+0x30>
 8003312:	f7fd fe3b 	bl	8000f8c <HAL_GetTick>
 8003316:	4602      	mov	r2, r0
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	1ad3      	subs	r3, r2, r3
 800331c:	69ba      	ldr	r2, [r7, #24]
 800331e:	429a      	cmp	r2, r3
 8003320:	d21d      	bcs.n	800335e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	68da      	ldr	r2, [r3, #12]
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003330:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	695a      	ldr	r2, [r3, #20]
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f022 0201 	bic.w	r2, r2, #1
 8003340:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	2220      	movs	r2, #32
 8003346:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	2220      	movs	r2, #32
 800334e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	2200      	movs	r2, #0
 8003356:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800335a:	2303      	movs	r3, #3
 800335c:	e00f      	b.n	800337e <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	681a      	ldr	r2, [r3, #0]
 8003364:	68bb      	ldr	r3, [r7, #8]
 8003366:	4013      	ands	r3, r2
 8003368:	68ba      	ldr	r2, [r7, #8]
 800336a:	429a      	cmp	r2, r3
 800336c:	bf0c      	ite	eq
 800336e:	2301      	moveq	r3, #1
 8003370:	2300      	movne	r3, #0
 8003372:	b2db      	uxtb	r3, r3
 8003374:	461a      	mov	r2, r3
 8003376:	79fb      	ldrb	r3, [r7, #7]
 8003378:	429a      	cmp	r2, r3
 800337a:	d0c3      	beq.n	8003304 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800337c:	2300      	movs	r3, #0
}
 800337e:	4618      	mov	r0, r3
 8003380:	3710      	adds	r7, #16
 8003382:	46bd      	mov	sp, r7
 8003384:	bd80      	pop	{r7, pc}
	...

08003388 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	b084      	sub	sp, #16
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	691b      	ldr	r3, [r3, #16]
 8003396:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	68da      	ldr	r2, [r3, #12]
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	430a      	orrs	r2, r1
 80033a4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	689a      	ldr	r2, [r3, #8]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	691b      	ldr	r3, [r3, #16]
 80033ae:	431a      	orrs	r2, r3
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	695b      	ldr	r3, [r3, #20]
 80033b4:	4313      	orrs	r3, r2
 80033b6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	68db      	ldr	r3, [r3, #12]
 80033be:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80033c2:	f023 030c 	bic.w	r3, r3, #12
 80033c6:	687a      	ldr	r2, [r7, #4]
 80033c8:	6812      	ldr	r2, [r2, #0]
 80033ca:	68b9      	ldr	r1, [r7, #8]
 80033cc:	430b      	orrs	r3, r1
 80033ce:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	695b      	ldr	r3, [r3, #20]
 80033d6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	699a      	ldr	r2, [r3, #24]
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	430a      	orrs	r2, r1
 80033e4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	4a2c      	ldr	r2, [pc, #176]	; (800349c <UART_SetConfig+0x114>)
 80033ec:	4293      	cmp	r3, r2
 80033ee:	d103      	bne.n	80033f8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80033f0:	f7fe fc8c 	bl	8001d0c <HAL_RCC_GetPCLK2Freq>
 80033f4:	60f8      	str	r0, [r7, #12]
 80033f6:	e002      	b.n	80033fe <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80033f8:	f7fe fc74 	bl	8001ce4 <HAL_RCC_GetPCLK1Freq>
 80033fc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80033fe:	68fa      	ldr	r2, [r7, #12]
 8003400:	4613      	mov	r3, r2
 8003402:	009b      	lsls	r3, r3, #2
 8003404:	4413      	add	r3, r2
 8003406:	009a      	lsls	r2, r3, #2
 8003408:	441a      	add	r2, r3
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	009b      	lsls	r3, r3, #2
 8003410:	fbb2 f3f3 	udiv	r3, r2, r3
 8003414:	4a22      	ldr	r2, [pc, #136]	; (80034a0 <UART_SetConfig+0x118>)
 8003416:	fba2 2303 	umull	r2, r3, r2, r3
 800341a:	095b      	lsrs	r3, r3, #5
 800341c:	0119      	lsls	r1, r3, #4
 800341e:	68fa      	ldr	r2, [r7, #12]
 8003420:	4613      	mov	r3, r2
 8003422:	009b      	lsls	r3, r3, #2
 8003424:	4413      	add	r3, r2
 8003426:	009a      	lsls	r2, r3, #2
 8003428:	441a      	add	r2, r3
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	009b      	lsls	r3, r3, #2
 8003430:	fbb2 f2f3 	udiv	r2, r2, r3
 8003434:	4b1a      	ldr	r3, [pc, #104]	; (80034a0 <UART_SetConfig+0x118>)
 8003436:	fba3 0302 	umull	r0, r3, r3, r2
 800343a:	095b      	lsrs	r3, r3, #5
 800343c:	2064      	movs	r0, #100	; 0x64
 800343e:	fb00 f303 	mul.w	r3, r0, r3
 8003442:	1ad3      	subs	r3, r2, r3
 8003444:	011b      	lsls	r3, r3, #4
 8003446:	3332      	adds	r3, #50	; 0x32
 8003448:	4a15      	ldr	r2, [pc, #84]	; (80034a0 <UART_SetConfig+0x118>)
 800344a:	fba2 2303 	umull	r2, r3, r2, r3
 800344e:	095b      	lsrs	r3, r3, #5
 8003450:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003454:	4419      	add	r1, r3
 8003456:	68fa      	ldr	r2, [r7, #12]
 8003458:	4613      	mov	r3, r2
 800345a:	009b      	lsls	r3, r3, #2
 800345c:	4413      	add	r3, r2
 800345e:	009a      	lsls	r2, r3, #2
 8003460:	441a      	add	r2, r3
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	009b      	lsls	r3, r3, #2
 8003468:	fbb2 f2f3 	udiv	r2, r2, r3
 800346c:	4b0c      	ldr	r3, [pc, #48]	; (80034a0 <UART_SetConfig+0x118>)
 800346e:	fba3 0302 	umull	r0, r3, r3, r2
 8003472:	095b      	lsrs	r3, r3, #5
 8003474:	2064      	movs	r0, #100	; 0x64
 8003476:	fb00 f303 	mul.w	r3, r0, r3
 800347a:	1ad3      	subs	r3, r2, r3
 800347c:	011b      	lsls	r3, r3, #4
 800347e:	3332      	adds	r3, #50	; 0x32
 8003480:	4a07      	ldr	r2, [pc, #28]	; (80034a0 <UART_SetConfig+0x118>)
 8003482:	fba2 2303 	umull	r2, r3, r2, r3
 8003486:	095b      	lsrs	r3, r3, #5
 8003488:	f003 020f 	and.w	r2, r3, #15
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	440a      	add	r2, r1
 8003492:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003494:	bf00      	nop
 8003496:	3710      	adds	r7, #16
 8003498:	46bd      	mov	sp, r7
 800349a:	bd80      	pop	{r7, pc}
 800349c:	40013800 	.word	0x40013800
 80034a0:	51eb851f 	.word	0x51eb851f

080034a4 <__errno>:
 80034a4:	4b01      	ldr	r3, [pc, #4]	; (80034ac <__errno+0x8>)
 80034a6:	6818      	ldr	r0, [r3, #0]
 80034a8:	4770      	bx	lr
 80034aa:	bf00      	nop
 80034ac:	2000000c 	.word	0x2000000c

080034b0 <__libc_init_array>:
 80034b0:	b570      	push	{r4, r5, r6, lr}
 80034b2:	2600      	movs	r6, #0
 80034b4:	4d0c      	ldr	r5, [pc, #48]	; (80034e8 <__libc_init_array+0x38>)
 80034b6:	4c0d      	ldr	r4, [pc, #52]	; (80034ec <__libc_init_array+0x3c>)
 80034b8:	1b64      	subs	r4, r4, r5
 80034ba:	10a4      	asrs	r4, r4, #2
 80034bc:	42a6      	cmp	r6, r4
 80034be:	d109      	bne.n	80034d4 <__libc_init_array+0x24>
 80034c0:	f001 f954 	bl	800476c <_init>
 80034c4:	2600      	movs	r6, #0
 80034c6:	4d0a      	ldr	r5, [pc, #40]	; (80034f0 <__libc_init_array+0x40>)
 80034c8:	4c0a      	ldr	r4, [pc, #40]	; (80034f4 <__libc_init_array+0x44>)
 80034ca:	1b64      	subs	r4, r4, r5
 80034cc:	10a4      	asrs	r4, r4, #2
 80034ce:	42a6      	cmp	r6, r4
 80034d0:	d105      	bne.n	80034de <__libc_init_array+0x2e>
 80034d2:	bd70      	pop	{r4, r5, r6, pc}
 80034d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80034d8:	4798      	blx	r3
 80034da:	3601      	adds	r6, #1
 80034dc:	e7ee      	b.n	80034bc <__libc_init_array+0xc>
 80034de:	f855 3b04 	ldr.w	r3, [r5], #4
 80034e2:	4798      	blx	r3
 80034e4:	3601      	adds	r6, #1
 80034e6:	e7f2      	b.n	80034ce <__libc_init_array+0x1e>
 80034e8:	08004854 	.word	0x08004854
 80034ec:	08004854 	.word	0x08004854
 80034f0:	08004854 	.word	0x08004854
 80034f4:	08004858 	.word	0x08004858

080034f8 <memset>:
 80034f8:	4603      	mov	r3, r0
 80034fa:	4402      	add	r2, r0
 80034fc:	4293      	cmp	r3, r2
 80034fe:	d100      	bne.n	8003502 <memset+0xa>
 8003500:	4770      	bx	lr
 8003502:	f803 1b01 	strb.w	r1, [r3], #1
 8003506:	e7f9      	b.n	80034fc <memset+0x4>

08003508 <iprintf>:
 8003508:	b40f      	push	{r0, r1, r2, r3}
 800350a:	4b0a      	ldr	r3, [pc, #40]	; (8003534 <iprintf+0x2c>)
 800350c:	b513      	push	{r0, r1, r4, lr}
 800350e:	681c      	ldr	r4, [r3, #0]
 8003510:	b124      	cbz	r4, 800351c <iprintf+0x14>
 8003512:	69a3      	ldr	r3, [r4, #24]
 8003514:	b913      	cbnz	r3, 800351c <iprintf+0x14>
 8003516:	4620      	mov	r0, r4
 8003518:	f000 f886 	bl	8003628 <__sinit>
 800351c:	ab05      	add	r3, sp, #20
 800351e:	4620      	mov	r0, r4
 8003520:	9a04      	ldr	r2, [sp, #16]
 8003522:	68a1      	ldr	r1, [r4, #8]
 8003524:	9301      	str	r3, [sp, #4]
 8003526:	f000 fafd 	bl	8003b24 <_vfiprintf_r>
 800352a:	b002      	add	sp, #8
 800352c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003530:	b004      	add	sp, #16
 8003532:	4770      	bx	lr
 8003534:	2000000c 	.word	0x2000000c

08003538 <siprintf>:
 8003538:	b40e      	push	{r1, r2, r3}
 800353a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800353e:	b500      	push	{lr}
 8003540:	b09c      	sub	sp, #112	; 0x70
 8003542:	ab1d      	add	r3, sp, #116	; 0x74
 8003544:	9002      	str	r0, [sp, #8]
 8003546:	9006      	str	r0, [sp, #24]
 8003548:	9107      	str	r1, [sp, #28]
 800354a:	9104      	str	r1, [sp, #16]
 800354c:	4808      	ldr	r0, [pc, #32]	; (8003570 <siprintf+0x38>)
 800354e:	4909      	ldr	r1, [pc, #36]	; (8003574 <siprintf+0x3c>)
 8003550:	f853 2b04 	ldr.w	r2, [r3], #4
 8003554:	9105      	str	r1, [sp, #20]
 8003556:	6800      	ldr	r0, [r0, #0]
 8003558:	a902      	add	r1, sp, #8
 800355a:	9301      	str	r3, [sp, #4]
 800355c:	f000 f9ba 	bl	80038d4 <_svfiprintf_r>
 8003560:	2200      	movs	r2, #0
 8003562:	9b02      	ldr	r3, [sp, #8]
 8003564:	701a      	strb	r2, [r3, #0]
 8003566:	b01c      	add	sp, #112	; 0x70
 8003568:	f85d eb04 	ldr.w	lr, [sp], #4
 800356c:	b003      	add	sp, #12
 800356e:	4770      	bx	lr
 8003570:	2000000c 	.word	0x2000000c
 8003574:	ffff0208 	.word	0xffff0208

08003578 <std>:
 8003578:	2300      	movs	r3, #0
 800357a:	b510      	push	{r4, lr}
 800357c:	4604      	mov	r4, r0
 800357e:	e9c0 3300 	strd	r3, r3, [r0]
 8003582:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003586:	6083      	str	r3, [r0, #8]
 8003588:	8181      	strh	r1, [r0, #12]
 800358a:	6643      	str	r3, [r0, #100]	; 0x64
 800358c:	81c2      	strh	r2, [r0, #14]
 800358e:	6183      	str	r3, [r0, #24]
 8003590:	4619      	mov	r1, r3
 8003592:	2208      	movs	r2, #8
 8003594:	305c      	adds	r0, #92	; 0x5c
 8003596:	f7ff ffaf 	bl	80034f8 <memset>
 800359a:	4b05      	ldr	r3, [pc, #20]	; (80035b0 <std+0x38>)
 800359c:	6224      	str	r4, [r4, #32]
 800359e:	6263      	str	r3, [r4, #36]	; 0x24
 80035a0:	4b04      	ldr	r3, [pc, #16]	; (80035b4 <std+0x3c>)
 80035a2:	62a3      	str	r3, [r4, #40]	; 0x28
 80035a4:	4b04      	ldr	r3, [pc, #16]	; (80035b8 <std+0x40>)
 80035a6:	62e3      	str	r3, [r4, #44]	; 0x2c
 80035a8:	4b04      	ldr	r3, [pc, #16]	; (80035bc <std+0x44>)
 80035aa:	6323      	str	r3, [r4, #48]	; 0x30
 80035ac:	bd10      	pop	{r4, pc}
 80035ae:	bf00      	nop
 80035b0:	080040d1 	.word	0x080040d1
 80035b4:	080040f3 	.word	0x080040f3
 80035b8:	0800412b 	.word	0x0800412b
 80035bc:	0800414f 	.word	0x0800414f

080035c0 <_cleanup_r>:
 80035c0:	4901      	ldr	r1, [pc, #4]	; (80035c8 <_cleanup_r+0x8>)
 80035c2:	f000 b8af 	b.w	8003724 <_fwalk_reent>
 80035c6:	bf00      	nop
 80035c8:	08004429 	.word	0x08004429

080035cc <__sfmoreglue>:
 80035cc:	b570      	push	{r4, r5, r6, lr}
 80035ce:	2568      	movs	r5, #104	; 0x68
 80035d0:	1e4a      	subs	r2, r1, #1
 80035d2:	4355      	muls	r5, r2
 80035d4:	460e      	mov	r6, r1
 80035d6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80035da:	f000 f8c5 	bl	8003768 <_malloc_r>
 80035de:	4604      	mov	r4, r0
 80035e0:	b140      	cbz	r0, 80035f4 <__sfmoreglue+0x28>
 80035e2:	2100      	movs	r1, #0
 80035e4:	e9c0 1600 	strd	r1, r6, [r0]
 80035e8:	300c      	adds	r0, #12
 80035ea:	60a0      	str	r0, [r4, #8]
 80035ec:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80035f0:	f7ff ff82 	bl	80034f8 <memset>
 80035f4:	4620      	mov	r0, r4
 80035f6:	bd70      	pop	{r4, r5, r6, pc}

080035f8 <__sfp_lock_acquire>:
 80035f8:	4801      	ldr	r0, [pc, #4]	; (8003600 <__sfp_lock_acquire+0x8>)
 80035fa:	f000 b8b3 	b.w	8003764 <__retarget_lock_acquire_recursive>
 80035fe:	bf00      	nop
 8003600:	200001e4 	.word	0x200001e4

08003604 <__sfp_lock_release>:
 8003604:	4801      	ldr	r0, [pc, #4]	; (800360c <__sfp_lock_release+0x8>)
 8003606:	f000 b8ae 	b.w	8003766 <__retarget_lock_release_recursive>
 800360a:	bf00      	nop
 800360c:	200001e4 	.word	0x200001e4

08003610 <__sinit_lock_acquire>:
 8003610:	4801      	ldr	r0, [pc, #4]	; (8003618 <__sinit_lock_acquire+0x8>)
 8003612:	f000 b8a7 	b.w	8003764 <__retarget_lock_acquire_recursive>
 8003616:	bf00      	nop
 8003618:	200001df 	.word	0x200001df

0800361c <__sinit_lock_release>:
 800361c:	4801      	ldr	r0, [pc, #4]	; (8003624 <__sinit_lock_release+0x8>)
 800361e:	f000 b8a2 	b.w	8003766 <__retarget_lock_release_recursive>
 8003622:	bf00      	nop
 8003624:	200001df 	.word	0x200001df

08003628 <__sinit>:
 8003628:	b510      	push	{r4, lr}
 800362a:	4604      	mov	r4, r0
 800362c:	f7ff fff0 	bl	8003610 <__sinit_lock_acquire>
 8003630:	69a3      	ldr	r3, [r4, #24]
 8003632:	b11b      	cbz	r3, 800363c <__sinit+0x14>
 8003634:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003638:	f7ff bff0 	b.w	800361c <__sinit_lock_release>
 800363c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8003640:	6523      	str	r3, [r4, #80]	; 0x50
 8003642:	4b13      	ldr	r3, [pc, #76]	; (8003690 <__sinit+0x68>)
 8003644:	4a13      	ldr	r2, [pc, #76]	; (8003694 <__sinit+0x6c>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	62a2      	str	r2, [r4, #40]	; 0x28
 800364a:	42a3      	cmp	r3, r4
 800364c:	bf08      	it	eq
 800364e:	2301      	moveq	r3, #1
 8003650:	4620      	mov	r0, r4
 8003652:	bf08      	it	eq
 8003654:	61a3      	streq	r3, [r4, #24]
 8003656:	f000 f81f 	bl	8003698 <__sfp>
 800365a:	6060      	str	r0, [r4, #4]
 800365c:	4620      	mov	r0, r4
 800365e:	f000 f81b 	bl	8003698 <__sfp>
 8003662:	60a0      	str	r0, [r4, #8]
 8003664:	4620      	mov	r0, r4
 8003666:	f000 f817 	bl	8003698 <__sfp>
 800366a:	2200      	movs	r2, #0
 800366c:	2104      	movs	r1, #4
 800366e:	60e0      	str	r0, [r4, #12]
 8003670:	6860      	ldr	r0, [r4, #4]
 8003672:	f7ff ff81 	bl	8003578 <std>
 8003676:	2201      	movs	r2, #1
 8003678:	2109      	movs	r1, #9
 800367a:	68a0      	ldr	r0, [r4, #8]
 800367c:	f7ff ff7c 	bl	8003578 <std>
 8003680:	2202      	movs	r2, #2
 8003682:	2112      	movs	r1, #18
 8003684:	68e0      	ldr	r0, [r4, #12]
 8003686:	f7ff ff77 	bl	8003578 <std>
 800368a:	2301      	movs	r3, #1
 800368c:	61a3      	str	r3, [r4, #24]
 800368e:	e7d1      	b.n	8003634 <__sinit+0xc>
 8003690:	080047bc 	.word	0x080047bc
 8003694:	080035c1 	.word	0x080035c1

08003698 <__sfp>:
 8003698:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800369a:	4607      	mov	r7, r0
 800369c:	f7ff ffac 	bl	80035f8 <__sfp_lock_acquire>
 80036a0:	4b1e      	ldr	r3, [pc, #120]	; (800371c <__sfp+0x84>)
 80036a2:	681e      	ldr	r6, [r3, #0]
 80036a4:	69b3      	ldr	r3, [r6, #24]
 80036a6:	b913      	cbnz	r3, 80036ae <__sfp+0x16>
 80036a8:	4630      	mov	r0, r6
 80036aa:	f7ff ffbd 	bl	8003628 <__sinit>
 80036ae:	3648      	adds	r6, #72	; 0x48
 80036b0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80036b4:	3b01      	subs	r3, #1
 80036b6:	d503      	bpl.n	80036c0 <__sfp+0x28>
 80036b8:	6833      	ldr	r3, [r6, #0]
 80036ba:	b30b      	cbz	r3, 8003700 <__sfp+0x68>
 80036bc:	6836      	ldr	r6, [r6, #0]
 80036be:	e7f7      	b.n	80036b0 <__sfp+0x18>
 80036c0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80036c4:	b9d5      	cbnz	r5, 80036fc <__sfp+0x64>
 80036c6:	4b16      	ldr	r3, [pc, #88]	; (8003720 <__sfp+0x88>)
 80036c8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80036cc:	60e3      	str	r3, [r4, #12]
 80036ce:	6665      	str	r5, [r4, #100]	; 0x64
 80036d0:	f000 f847 	bl	8003762 <__retarget_lock_init_recursive>
 80036d4:	f7ff ff96 	bl	8003604 <__sfp_lock_release>
 80036d8:	2208      	movs	r2, #8
 80036da:	4629      	mov	r1, r5
 80036dc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80036e0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80036e4:	6025      	str	r5, [r4, #0]
 80036e6:	61a5      	str	r5, [r4, #24]
 80036e8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80036ec:	f7ff ff04 	bl	80034f8 <memset>
 80036f0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80036f4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80036f8:	4620      	mov	r0, r4
 80036fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80036fc:	3468      	adds	r4, #104	; 0x68
 80036fe:	e7d9      	b.n	80036b4 <__sfp+0x1c>
 8003700:	2104      	movs	r1, #4
 8003702:	4638      	mov	r0, r7
 8003704:	f7ff ff62 	bl	80035cc <__sfmoreglue>
 8003708:	4604      	mov	r4, r0
 800370a:	6030      	str	r0, [r6, #0]
 800370c:	2800      	cmp	r0, #0
 800370e:	d1d5      	bne.n	80036bc <__sfp+0x24>
 8003710:	f7ff ff78 	bl	8003604 <__sfp_lock_release>
 8003714:	230c      	movs	r3, #12
 8003716:	603b      	str	r3, [r7, #0]
 8003718:	e7ee      	b.n	80036f8 <__sfp+0x60>
 800371a:	bf00      	nop
 800371c:	080047bc 	.word	0x080047bc
 8003720:	ffff0001 	.word	0xffff0001

08003724 <_fwalk_reent>:
 8003724:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003728:	4606      	mov	r6, r0
 800372a:	4688      	mov	r8, r1
 800372c:	2700      	movs	r7, #0
 800372e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003732:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003736:	f1b9 0901 	subs.w	r9, r9, #1
 800373a:	d505      	bpl.n	8003748 <_fwalk_reent+0x24>
 800373c:	6824      	ldr	r4, [r4, #0]
 800373e:	2c00      	cmp	r4, #0
 8003740:	d1f7      	bne.n	8003732 <_fwalk_reent+0xe>
 8003742:	4638      	mov	r0, r7
 8003744:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003748:	89ab      	ldrh	r3, [r5, #12]
 800374a:	2b01      	cmp	r3, #1
 800374c:	d907      	bls.n	800375e <_fwalk_reent+0x3a>
 800374e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003752:	3301      	adds	r3, #1
 8003754:	d003      	beq.n	800375e <_fwalk_reent+0x3a>
 8003756:	4629      	mov	r1, r5
 8003758:	4630      	mov	r0, r6
 800375a:	47c0      	blx	r8
 800375c:	4307      	orrs	r7, r0
 800375e:	3568      	adds	r5, #104	; 0x68
 8003760:	e7e9      	b.n	8003736 <_fwalk_reent+0x12>

08003762 <__retarget_lock_init_recursive>:
 8003762:	4770      	bx	lr

08003764 <__retarget_lock_acquire_recursive>:
 8003764:	4770      	bx	lr

08003766 <__retarget_lock_release_recursive>:
 8003766:	4770      	bx	lr

08003768 <_malloc_r>:
 8003768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800376a:	1ccd      	adds	r5, r1, #3
 800376c:	f025 0503 	bic.w	r5, r5, #3
 8003770:	3508      	adds	r5, #8
 8003772:	2d0c      	cmp	r5, #12
 8003774:	bf38      	it	cc
 8003776:	250c      	movcc	r5, #12
 8003778:	2d00      	cmp	r5, #0
 800377a:	4606      	mov	r6, r0
 800377c:	db01      	blt.n	8003782 <_malloc_r+0x1a>
 800377e:	42a9      	cmp	r1, r5
 8003780:	d903      	bls.n	800378a <_malloc_r+0x22>
 8003782:	230c      	movs	r3, #12
 8003784:	6033      	str	r3, [r6, #0]
 8003786:	2000      	movs	r0, #0
 8003788:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800378a:	f000 ff35 	bl	80045f8 <__malloc_lock>
 800378e:	4921      	ldr	r1, [pc, #132]	; (8003814 <_malloc_r+0xac>)
 8003790:	680a      	ldr	r2, [r1, #0]
 8003792:	4614      	mov	r4, r2
 8003794:	b99c      	cbnz	r4, 80037be <_malloc_r+0x56>
 8003796:	4f20      	ldr	r7, [pc, #128]	; (8003818 <_malloc_r+0xb0>)
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	b923      	cbnz	r3, 80037a6 <_malloc_r+0x3e>
 800379c:	4621      	mov	r1, r4
 800379e:	4630      	mov	r0, r6
 80037a0:	f000 fc86 	bl	80040b0 <_sbrk_r>
 80037a4:	6038      	str	r0, [r7, #0]
 80037a6:	4629      	mov	r1, r5
 80037a8:	4630      	mov	r0, r6
 80037aa:	f000 fc81 	bl	80040b0 <_sbrk_r>
 80037ae:	1c43      	adds	r3, r0, #1
 80037b0:	d123      	bne.n	80037fa <_malloc_r+0x92>
 80037b2:	230c      	movs	r3, #12
 80037b4:	4630      	mov	r0, r6
 80037b6:	6033      	str	r3, [r6, #0]
 80037b8:	f000 ff24 	bl	8004604 <__malloc_unlock>
 80037bc:	e7e3      	b.n	8003786 <_malloc_r+0x1e>
 80037be:	6823      	ldr	r3, [r4, #0]
 80037c0:	1b5b      	subs	r3, r3, r5
 80037c2:	d417      	bmi.n	80037f4 <_malloc_r+0x8c>
 80037c4:	2b0b      	cmp	r3, #11
 80037c6:	d903      	bls.n	80037d0 <_malloc_r+0x68>
 80037c8:	6023      	str	r3, [r4, #0]
 80037ca:	441c      	add	r4, r3
 80037cc:	6025      	str	r5, [r4, #0]
 80037ce:	e004      	b.n	80037da <_malloc_r+0x72>
 80037d0:	6863      	ldr	r3, [r4, #4]
 80037d2:	42a2      	cmp	r2, r4
 80037d4:	bf0c      	ite	eq
 80037d6:	600b      	streq	r3, [r1, #0]
 80037d8:	6053      	strne	r3, [r2, #4]
 80037da:	4630      	mov	r0, r6
 80037dc:	f000 ff12 	bl	8004604 <__malloc_unlock>
 80037e0:	f104 000b 	add.w	r0, r4, #11
 80037e4:	1d23      	adds	r3, r4, #4
 80037e6:	f020 0007 	bic.w	r0, r0, #7
 80037ea:	1ac2      	subs	r2, r0, r3
 80037ec:	d0cc      	beq.n	8003788 <_malloc_r+0x20>
 80037ee:	1a1b      	subs	r3, r3, r0
 80037f0:	50a3      	str	r3, [r4, r2]
 80037f2:	e7c9      	b.n	8003788 <_malloc_r+0x20>
 80037f4:	4622      	mov	r2, r4
 80037f6:	6864      	ldr	r4, [r4, #4]
 80037f8:	e7cc      	b.n	8003794 <_malloc_r+0x2c>
 80037fa:	1cc4      	adds	r4, r0, #3
 80037fc:	f024 0403 	bic.w	r4, r4, #3
 8003800:	42a0      	cmp	r0, r4
 8003802:	d0e3      	beq.n	80037cc <_malloc_r+0x64>
 8003804:	1a21      	subs	r1, r4, r0
 8003806:	4630      	mov	r0, r6
 8003808:	f000 fc52 	bl	80040b0 <_sbrk_r>
 800380c:	3001      	adds	r0, #1
 800380e:	d1dd      	bne.n	80037cc <_malloc_r+0x64>
 8003810:	e7cf      	b.n	80037b2 <_malloc_r+0x4a>
 8003812:	bf00      	nop
 8003814:	20000090 	.word	0x20000090
 8003818:	20000094 	.word	0x20000094

0800381c <__ssputs_r>:
 800381c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003820:	688e      	ldr	r6, [r1, #8]
 8003822:	4682      	mov	sl, r0
 8003824:	429e      	cmp	r6, r3
 8003826:	460c      	mov	r4, r1
 8003828:	4690      	mov	r8, r2
 800382a:	461f      	mov	r7, r3
 800382c:	d838      	bhi.n	80038a0 <__ssputs_r+0x84>
 800382e:	898a      	ldrh	r2, [r1, #12]
 8003830:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003834:	d032      	beq.n	800389c <__ssputs_r+0x80>
 8003836:	6825      	ldr	r5, [r4, #0]
 8003838:	6909      	ldr	r1, [r1, #16]
 800383a:	3301      	adds	r3, #1
 800383c:	eba5 0901 	sub.w	r9, r5, r1
 8003840:	6965      	ldr	r5, [r4, #20]
 8003842:	444b      	add	r3, r9
 8003844:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003848:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800384c:	106d      	asrs	r5, r5, #1
 800384e:	429d      	cmp	r5, r3
 8003850:	bf38      	it	cc
 8003852:	461d      	movcc	r5, r3
 8003854:	0553      	lsls	r3, r2, #21
 8003856:	d531      	bpl.n	80038bc <__ssputs_r+0xa0>
 8003858:	4629      	mov	r1, r5
 800385a:	f7ff ff85 	bl	8003768 <_malloc_r>
 800385e:	4606      	mov	r6, r0
 8003860:	b950      	cbnz	r0, 8003878 <__ssputs_r+0x5c>
 8003862:	230c      	movs	r3, #12
 8003864:	f04f 30ff 	mov.w	r0, #4294967295
 8003868:	f8ca 3000 	str.w	r3, [sl]
 800386c:	89a3      	ldrh	r3, [r4, #12]
 800386e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003872:	81a3      	strh	r3, [r4, #12]
 8003874:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003878:	464a      	mov	r2, r9
 800387a:	6921      	ldr	r1, [r4, #16]
 800387c:	f000 fe94 	bl	80045a8 <memcpy>
 8003880:	89a3      	ldrh	r3, [r4, #12]
 8003882:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003886:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800388a:	81a3      	strh	r3, [r4, #12]
 800388c:	6126      	str	r6, [r4, #16]
 800388e:	444e      	add	r6, r9
 8003890:	6026      	str	r6, [r4, #0]
 8003892:	463e      	mov	r6, r7
 8003894:	6165      	str	r5, [r4, #20]
 8003896:	eba5 0509 	sub.w	r5, r5, r9
 800389a:	60a5      	str	r5, [r4, #8]
 800389c:	42be      	cmp	r6, r7
 800389e:	d900      	bls.n	80038a2 <__ssputs_r+0x86>
 80038a0:	463e      	mov	r6, r7
 80038a2:	4632      	mov	r2, r6
 80038a4:	4641      	mov	r1, r8
 80038a6:	6820      	ldr	r0, [r4, #0]
 80038a8:	f000 fe8c 	bl	80045c4 <memmove>
 80038ac:	68a3      	ldr	r3, [r4, #8]
 80038ae:	6822      	ldr	r2, [r4, #0]
 80038b0:	1b9b      	subs	r3, r3, r6
 80038b2:	4432      	add	r2, r6
 80038b4:	2000      	movs	r0, #0
 80038b6:	60a3      	str	r3, [r4, #8]
 80038b8:	6022      	str	r2, [r4, #0]
 80038ba:	e7db      	b.n	8003874 <__ssputs_r+0x58>
 80038bc:	462a      	mov	r2, r5
 80038be:	f000 fef3 	bl	80046a8 <_realloc_r>
 80038c2:	4606      	mov	r6, r0
 80038c4:	2800      	cmp	r0, #0
 80038c6:	d1e1      	bne.n	800388c <__ssputs_r+0x70>
 80038c8:	4650      	mov	r0, sl
 80038ca:	6921      	ldr	r1, [r4, #16]
 80038cc:	f000 fea0 	bl	8004610 <_free_r>
 80038d0:	e7c7      	b.n	8003862 <__ssputs_r+0x46>
	...

080038d4 <_svfiprintf_r>:
 80038d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80038d8:	4698      	mov	r8, r3
 80038da:	898b      	ldrh	r3, [r1, #12]
 80038dc:	4607      	mov	r7, r0
 80038de:	061b      	lsls	r3, r3, #24
 80038e0:	460d      	mov	r5, r1
 80038e2:	4614      	mov	r4, r2
 80038e4:	b09d      	sub	sp, #116	; 0x74
 80038e6:	d50e      	bpl.n	8003906 <_svfiprintf_r+0x32>
 80038e8:	690b      	ldr	r3, [r1, #16]
 80038ea:	b963      	cbnz	r3, 8003906 <_svfiprintf_r+0x32>
 80038ec:	2140      	movs	r1, #64	; 0x40
 80038ee:	f7ff ff3b 	bl	8003768 <_malloc_r>
 80038f2:	6028      	str	r0, [r5, #0]
 80038f4:	6128      	str	r0, [r5, #16]
 80038f6:	b920      	cbnz	r0, 8003902 <_svfiprintf_r+0x2e>
 80038f8:	230c      	movs	r3, #12
 80038fa:	603b      	str	r3, [r7, #0]
 80038fc:	f04f 30ff 	mov.w	r0, #4294967295
 8003900:	e0d1      	b.n	8003aa6 <_svfiprintf_r+0x1d2>
 8003902:	2340      	movs	r3, #64	; 0x40
 8003904:	616b      	str	r3, [r5, #20]
 8003906:	2300      	movs	r3, #0
 8003908:	9309      	str	r3, [sp, #36]	; 0x24
 800390a:	2320      	movs	r3, #32
 800390c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003910:	2330      	movs	r3, #48	; 0x30
 8003912:	f04f 0901 	mov.w	r9, #1
 8003916:	f8cd 800c 	str.w	r8, [sp, #12]
 800391a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8003ac0 <_svfiprintf_r+0x1ec>
 800391e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003922:	4623      	mov	r3, r4
 8003924:	469a      	mov	sl, r3
 8003926:	f813 2b01 	ldrb.w	r2, [r3], #1
 800392a:	b10a      	cbz	r2, 8003930 <_svfiprintf_r+0x5c>
 800392c:	2a25      	cmp	r2, #37	; 0x25
 800392e:	d1f9      	bne.n	8003924 <_svfiprintf_r+0x50>
 8003930:	ebba 0b04 	subs.w	fp, sl, r4
 8003934:	d00b      	beq.n	800394e <_svfiprintf_r+0x7a>
 8003936:	465b      	mov	r3, fp
 8003938:	4622      	mov	r2, r4
 800393a:	4629      	mov	r1, r5
 800393c:	4638      	mov	r0, r7
 800393e:	f7ff ff6d 	bl	800381c <__ssputs_r>
 8003942:	3001      	adds	r0, #1
 8003944:	f000 80aa 	beq.w	8003a9c <_svfiprintf_r+0x1c8>
 8003948:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800394a:	445a      	add	r2, fp
 800394c:	9209      	str	r2, [sp, #36]	; 0x24
 800394e:	f89a 3000 	ldrb.w	r3, [sl]
 8003952:	2b00      	cmp	r3, #0
 8003954:	f000 80a2 	beq.w	8003a9c <_svfiprintf_r+0x1c8>
 8003958:	2300      	movs	r3, #0
 800395a:	f04f 32ff 	mov.w	r2, #4294967295
 800395e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003962:	f10a 0a01 	add.w	sl, sl, #1
 8003966:	9304      	str	r3, [sp, #16]
 8003968:	9307      	str	r3, [sp, #28]
 800396a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800396e:	931a      	str	r3, [sp, #104]	; 0x68
 8003970:	4654      	mov	r4, sl
 8003972:	2205      	movs	r2, #5
 8003974:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003978:	4851      	ldr	r0, [pc, #324]	; (8003ac0 <_svfiprintf_r+0x1ec>)
 800397a:	f000 fe07 	bl	800458c <memchr>
 800397e:	9a04      	ldr	r2, [sp, #16]
 8003980:	b9d8      	cbnz	r0, 80039ba <_svfiprintf_r+0xe6>
 8003982:	06d0      	lsls	r0, r2, #27
 8003984:	bf44      	itt	mi
 8003986:	2320      	movmi	r3, #32
 8003988:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800398c:	0711      	lsls	r1, r2, #28
 800398e:	bf44      	itt	mi
 8003990:	232b      	movmi	r3, #43	; 0x2b
 8003992:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003996:	f89a 3000 	ldrb.w	r3, [sl]
 800399a:	2b2a      	cmp	r3, #42	; 0x2a
 800399c:	d015      	beq.n	80039ca <_svfiprintf_r+0xf6>
 800399e:	4654      	mov	r4, sl
 80039a0:	2000      	movs	r0, #0
 80039a2:	f04f 0c0a 	mov.w	ip, #10
 80039a6:	9a07      	ldr	r2, [sp, #28]
 80039a8:	4621      	mov	r1, r4
 80039aa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80039ae:	3b30      	subs	r3, #48	; 0x30
 80039b0:	2b09      	cmp	r3, #9
 80039b2:	d94e      	bls.n	8003a52 <_svfiprintf_r+0x17e>
 80039b4:	b1b0      	cbz	r0, 80039e4 <_svfiprintf_r+0x110>
 80039b6:	9207      	str	r2, [sp, #28]
 80039b8:	e014      	b.n	80039e4 <_svfiprintf_r+0x110>
 80039ba:	eba0 0308 	sub.w	r3, r0, r8
 80039be:	fa09 f303 	lsl.w	r3, r9, r3
 80039c2:	4313      	orrs	r3, r2
 80039c4:	46a2      	mov	sl, r4
 80039c6:	9304      	str	r3, [sp, #16]
 80039c8:	e7d2      	b.n	8003970 <_svfiprintf_r+0x9c>
 80039ca:	9b03      	ldr	r3, [sp, #12]
 80039cc:	1d19      	adds	r1, r3, #4
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	9103      	str	r1, [sp, #12]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	bfbb      	ittet	lt
 80039d6:	425b      	neglt	r3, r3
 80039d8:	f042 0202 	orrlt.w	r2, r2, #2
 80039dc:	9307      	strge	r3, [sp, #28]
 80039de:	9307      	strlt	r3, [sp, #28]
 80039e0:	bfb8      	it	lt
 80039e2:	9204      	strlt	r2, [sp, #16]
 80039e4:	7823      	ldrb	r3, [r4, #0]
 80039e6:	2b2e      	cmp	r3, #46	; 0x2e
 80039e8:	d10c      	bne.n	8003a04 <_svfiprintf_r+0x130>
 80039ea:	7863      	ldrb	r3, [r4, #1]
 80039ec:	2b2a      	cmp	r3, #42	; 0x2a
 80039ee:	d135      	bne.n	8003a5c <_svfiprintf_r+0x188>
 80039f0:	9b03      	ldr	r3, [sp, #12]
 80039f2:	3402      	adds	r4, #2
 80039f4:	1d1a      	adds	r2, r3, #4
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	9203      	str	r2, [sp, #12]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	bfb8      	it	lt
 80039fe:	f04f 33ff 	movlt.w	r3, #4294967295
 8003a02:	9305      	str	r3, [sp, #20]
 8003a04:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003ad0 <_svfiprintf_r+0x1fc>
 8003a08:	2203      	movs	r2, #3
 8003a0a:	4650      	mov	r0, sl
 8003a0c:	7821      	ldrb	r1, [r4, #0]
 8003a0e:	f000 fdbd 	bl	800458c <memchr>
 8003a12:	b140      	cbz	r0, 8003a26 <_svfiprintf_r+0x152>
 8003a14:	2340      	movs	r3, #64	; 0x40
 8003a16:	eba0 000a 	sub.w	r0, r0, sl
 8003a1a:	fa03 f000 	lsl.w	r0, r3, r0
 8003a1e:	9b04      	ldr	r3, [sp, #16]
 8003a20:	3401      	adds	r4, #1
 8003a22:	4303      	orrs	r3, r0
 8003a24:	9304      	str	r3, [sp, #16]
 8003a26:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003a2a:	2206      	movs	r2, #6
 8003a2c:	4825      	ldr	r0, [pc, #148]	; (8003ac4 <_svfiprintf_r+0x1f0>)
 8003a2e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003a32:	f000 fdab 	bl	800458c <memchr>
 8003a36:	2800      	cmp	r0, #0
 8003a38:	d038      	beq.n	8003aac <_svfiprintf_r+0x1d8>
 8003a3a:	4b23      	ldr	r3, [pc, #140]	; (8003ac8 <_svfiprintf_r+0x1f4>)
 8003a3c:	bb1b      	cbnz	r3, 8003a86 <_svfiprintf_r+0x1b2>
 8003a3e:	9b03      	ldr	r3, [sp, #12]
 8003a40:	3307      	adds	r3, #7
 8003a42:	f023 0307 	bic.w	r3, r3, #7
 8003a46:	3308      	adds	r3, #8
 8003a48:	9303      	str	r3, [sp, #12]
 8003a4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003a4c:	4433      	add	r3, r6
 8003a4e:	9309      	str	r3, [sp, #36]	; 0x24
 8003a50:	e767      	b.n	8003922 <_svfiprintf_r+0x4e>
 8003a52:	460c      	mov	r4, r1
 8003a54:	2001      	movs	r0, #1
 8003a56:	fb0c 3202 	mla	r2, ip, r2, r3
 8003a5a:	e7a5      	b.n	80039a8 <_svfiprintf_r+0xd4>
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	f04f 0c0a 	mov.w	ip, #10
 8003a62:	4619      	mov	r1, r3
 8003a64:	3401      	adds	r4, #1
 8003a66:	9305      	str	r3, [sp, #20]
 8003a68:	4620      	mov	r0, r4
 8003a6a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003a6e:	3a30      	subs	r2, #48	; 0x30
 8003a70:	2a09      	cmp	r2, #9
 8003a72:	d903      	bls.n	8003a7c <_svfiprintf_r+0x1a8>
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d0c5      	beq.n	8003a04 <_svfiprintf_r+0x130>
 8003a78:	9105      	str	r1, [sp, #20]
 8003a7a:	e7c3      	b.n	8003a04 <_svfiprintf_r+0x130>
 8003a7c:	4604      	mov	r4, r0
 8003a7e:	2301      	movs	r3, #1
 8003a80:	fb0c 2101 	mla	r1, ip, r1, r2
 8003a84:	e7f0      	b.n	8003a68 <_svfiprintf_r+0x194>
 8003a86:	ab03      	add	r3, sp, #12
 8003a88:	9300      	str	r3, [sp, #0]
 8003a8a:	462a      	mov	r2, r5
 8003a8c:	4638      	mov	r0, r7
 8003a8e:	4b0f      	ldr	r3, [pc, #60]	; (8003acc <_svfiprintf_r+0x1f8>)
 8003a90:	a904      	add	r1, sp, #16
 8003a92:	f3af 8000 	nop.w
 8003a96:	1c42      	adds	r2, r0, #1
 8003a98:	4606      	mov	r6, r0
 8003a9a:	d1d6      	bne.n	8003a4a <_svfiprintf_r+0x176>
 8003a9c:	89ab      	ldrh	r3, [r5, #12]
 8003a9e:	065b      	lsls	r3, r3, #25
 8003aa0:	f53f af2c 	bmi.w	80038fc <_svfiprintf_r+0x28>
 8003aa4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003aa6:	b01d      	add	sp, #116	; 0x74
 8003aa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003aac:	ab03      	add	r3, sp, #12
 8003aae:	9300      	str	r3, [sp, #0]
 8003ab0:	462a      	mov	r2, r5
 8003ab2:	4638      	mov	r0, r7
 8003ab4:	4b05      	ldr	r3, [pc, #20]	; (8003acc <_svfiprintf_r+0x1f8>)
 8003ab6:	a904      	add	r1, sp, #16
 8003ab8:	f000 f9d4 	bl	8003e64 <_printf_i>
 8003abc:	e7eb      	b.n	8003a96 <_svfiprintf_r+0x1c2>
 8003abe:	bf00      	nop
 8003ac0:	08004820 	.word	0x08004820
 8003ac4:	0800482a 	.word	0x0800482a
 8003ac8:	00000000 	.word	0x00000000
 8003acc:	0800381d 	.word	0x0800381d
 8003ad0:	08004826 	.word	0x08004826

08003ad4 <__sfputc_r>:
 8003ad4:	6893      	ldr	r3, [r2, #8]
 8003ad6:	b410      	push	{r4}
 8003ad8:	3b01      	subs	r3, #1
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	6093      	str	r3, [r2, #8]
 8003ade:	da07      	bge.n	8003af0 <__sfputc_r+0x1c>
 8003ae0:	6994      	ldr	r4, [r2, #24]
 8003ae2:	42a3      	cmp	r3, r4
 8003ae4:	db01      	blt.n	8003aea <__sfputc_r+0x16>
 8003ae6:	290a      	cmp	r1, #10
 8003ae8:	d102      	bne.n	8003af0 <__sfputc_r+0x1c>
 8003aea:	bc10      	pop	{r4}
 8003aec:	f000 bb34 	b.w	8004158 <__swbuf_r>
 8003af0:	6813      	ldr	r3, [r2, #0]
 8003af2:	1c58      	adds	r0, r3, #1
 8003af4:	6010      	str	r0, [r2, #0]
 8003af6:	7019      	strb	r1, [r3, #0]
 8003af8:	4608      	mov	r0, r1
 8003afa:	bc10      	pop	{r4}
 8003afc:	4770      	bx	lr

08003afe <__sfputs_r>:
 8003afe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b00:	4606      	mov	r6, r0
 8003b02:	460f      	mov	r7, r1
 8003b04:	4614      	mov	r4, r2
 8003b06:	18d5      	adds	r5, r2, r3
 8003b08:	42ac      	cmp	r4, r5
 8003b0a:	d101      	bne.n	8003b10 <__sfputs_r+0x12>
 8003b0c:	2000      	movs	r0, #0
 8003b0e:	e007      	b.n	8003b20 <__sfputs_r+0x22>
 8003b10:	463a      	mov	r2, r7
 8003b12:	4630      	mov	r0, r6
 8003b14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003b18:	f7ff ffdc 	bl	8003ad4 <__sfputc_r>
 8003b1c:	1c43      	adds	r3, r0, #1
 8003b1e:	d1f3      	bne.n	8003b08 <__sfputs_r+0xa>
 8003b20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003b24 <_vfiprintf_r>:
 8003b24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b28:	460d      	mov	r5, r1
 8003b2a:	4614      	mov	r4, r2
 8003b2c:	4698      	mov	r8, r3
 8003b2e:	4606      	mov	r6, r0
 8003b30:	b09d      	sub	sp, #116	; 0x74
 8003b32:	b118      	cbz	r0, 8003b3c <_vfiprintf_r+0x18>
 8003b34:	6983      	ldr	r3, [r0, #24]
 8003b36:	b90b      	cbnz	r3, 8003b3c <_vfiprintf_r+0x18>
 8003b38:	f7ff fd76 	bl	8003628 <__sinit>
 8003b3c:	4b89      	ldr	r3, [pc, #548]	; (8003d64 <_vfiprintf_r+0x240>)
 8003b3e:	429d      	cmp	r5, r3
 8003b40:	d11b      	bne.n	8003b7a <_vfiprintf_r+0x56>
 8003b42:	6875      	ldr	r5, [r6, #4]
 8003b44:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003b46:	07d9      	lsls	r1, r3, #31
 8003b48:	d405      	bmi.n	8003b56 <_vfiprintf_r+0x32>
 8003b4a:	89ab      	ldrh	r3, [r5, #12]
 8003b4c:	059a      	lsls	r2, r3, #22
 8003b4e:	d402      	bmi.n	8003b56 <_vfiprintf_r+0x32>
 8003b50:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003b52:	f7ff fe07 	bl	8003764 <__retarget_lock_acquire_recursive>
 8003b56:	89ab      	ldrh	r3, [r5, #12]
 8003b58:	071b      	lsls	r3, r3, #28
 8003b5a:	d501      	bpl.n	8003b60 <_vfiprintf_r+0x3c>
 8003b5c:	692b      	ldr	r3, [r5, #16]
 8003b5e:	b9eb      	cbnz	r3, 8003b9c <_vfiprintf_r+0x78>
 8003b60:	4629      	mov	r1, r5
 8003b62:	4630      	mov	r0, r6
 8003b64:	f000 fb5c 	bl	8004220 <__swsetup_r>
 8003b68:	b1c0      	cbz	r0, 8003b9c <_vfiprintf_r+0x78>
 8003b6a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003b6c:	07dc      	lsls	r4, r3, #31
 8003b6e:	d50e      	bpl.n	8003b8e <_vfiprintf_r+0x6a>
 8003b70:	f04f 30ff 	mov.w	r0, #4294967295
 8003b74:	b01d      	add	sp, #116	; 0x74
 8003b76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b7a:	4b7b      	ldr	r3, [pc, #492]	; (8003d68 <_vfiprintf_r+0x244>)
 8003b7c:	429d      	cmp	r5, r3
 8003b7e:	d101      	bne.n	8003b84 <_vfiprintf_r+0x60>
 8003b80:	68b5      	ldr	r5, [r6, #8]
 8003b82:	e7df      	b.n	8003b44 <_vfiprintf_r+0x20>
 8003b84:	4b79      	ldr	r3, [pc, #484]	; (8003d6c <_vfiprintf_r+0x248>)
 8003b86:	429d      	cmp	r5, r3
 8003b88:	bf08      	it	eq
 8003b8a:	68f5      	ldreq	r5, [r6, #12]
 8003b8c:	e7da      	b.n	8003b44 <_vfiprintf_r+0x20>
 8003b8e:	89ab      	ldrh	r3, [r5, #12]
 8003b90:	0598      	lsls	r0, r3, #22
 8003b92:	d4ed      	bmi.n	8003b70 <_vfiprintf_r+0x4c>
 8003b94:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003b96:	f7ff fde6 	bl	8003766 <__retarget_lock_release_recursive>
 8003b9a:	e7e9      	b.n	8003b70 <_vfiprintf_r+0x4c>
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	9309      	str	r3, [sp, #36]	; 0x24
 8003ba0:	2320      	movs	r3, #32
 8003ba2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003ba6:	2330      	movs	r3, #48	; 0x30
 8003ba8:	f04f 0901 	mov.w	r9, #1
 8003bac:	f8cd 800c 	str.w	r8, [sp, #12]
 8003bb0:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8003d70 <_vfiprintf_r+0x24c>
 8003bb4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003bb8:	4623      	mov	r3, r4
 8003bba:	469a      	mov	sl, r3
 8003bbc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003bc0:	b10a      	cbz	r2, 8003bc6 <_vfiprintf_r+0xa2>
 8003bc2:	2a25      	cmp	r2, #37	; 0x25
 8003bc4:	d1f9      	bne.n	8003bba <_vfiprintf_r+0x96>
 8003bc6:	ebba 0b04 	subs.w	fp, sl, r4
 8003bca:	d00b      	beq.n	8003be4 <_vfiprintf_r+0xc0>
 8003bcc:	465b      	mov	r3, fp
 8003bce:	4622      	mov	r2, r4
 8003bd0:	4629      	mov	r1, r5
 8003bd2:	4630      	mov	r0, r6
 8003bd4:	f7ff ff93 	bl	8003afe <__sfputs_r>
 8003bd8:	3001      	adds	r0, #1
 8003bda:	f000 80aa 	beq.w	8003d32 <_vfiprintf_r+0x20e>
 8003bde:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003be0:	445a      	add	r2, fp
 8003be2:	9209      	str	r2, [sp, #36]	; 0x24
 8003be4:	f89a 3000 	ldrb.w	r3, [sl]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	f000 80a2 	beq.w	8003d32 <_vfiprintf_r+0x20e>
 8003bee:	2300      	movs	r3, #0
 8003bf0:	f04f 32ff 	mov.w	r2, #4294967295
 8003bf4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003bf8:	f10a 0a01 	add.w	sl, sl, #1
 8003bfc:	9304      	str	r3, [sp, #16]
 8003bfe:	9307      	str	r3, [sp, #28]
 8003c00:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003c04:	931a      	str	r3, [sp, #104]	; 0x68
 8003c06:	4654      	mov	r4, sl
 8003c08:	2205      	movs	r2, #5
 8003c0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003c0e:	4858      	ldr	r0, [pc, #352]	; (8003d70 <_vfiprintf_r+0x24c>)
 8003c10:	f000 fcbc 	bl	800458c <memchr>
 8003c14:	9a04      	ldr	r2, [sp, #16]
 8003c16:	b9d8      	cbnz	r0, 8003c50 <_vfiprintf_r+0x12c>
 8003c18:	06d1      	lsls	r1, r2, #27
 8003c1a:	bf44      	itt	mi
 8003c1c:	2320      	movmi	r3, #32
 8003c1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003c22:	0713      	lsls	r3, r2, #28
 8003c24:	bf44      	itt	mi
 8003c26:	232b      	movmi	r3, #43	; 0x2b
 8003c28:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003c2c:	f89a 3000 	ldrb.w	r3, [sl]
 8003c30:	2b2a      	cmp	r3, #42	; 0x2a
 8003c32:	d015      	beq.n	8003c60 <_vfiprintf_r+0x13c>
 8003c34:	4654      	mov	r4, sl
 8003c36:	2000      	movs	r0, #0
 8003c38:	f04f 0c0a 	mov.w	ip, #10
 8003c3c:	9a07      	ldr	r2, [sp, #28]
 8003c3e:	4621      	mov	r1, r4
 8003c40:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003c44:	3b30      	subs	r3, #48	; 0x30
 8003c46:	2b09      	cmp	r3, #9
 8003c48:	d94e      	bls.n	8003ce8 <_vfiprintf_r+0x1c4>
 8003c4a:	b1b0      	cbz	r0, 8003c7a <_vfiprintf_r+0x156>
 8003c4c:	9207      	str	r2, [sp, #28]
 8003c4e:	e014      	b.n	8003c7a <_vfiprintf_r+0x156>
 8003c50:	eba0 0308 	sub.w	r3, r0, r8
 8003c54:	fa09 f303 	lsl.w	r3, r9, r3
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	46a2      	mov	sl, r4
 8003c5c:	9304      	str	r3, [sp, #16]
 8003c5e:	e7d2      	b.n	8003c06 <_vfiprintf_r+0xe2>
 8003c60:	9b03      	ldr	r3, [sp, #12]
 8003c62:	1d19      	adds	r1, r3, #4
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	9103      	str	r1, [sp, #12]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	bfbb      	ittet	lt
 8003c6c:	425b      	neglt	r3, r3
 8003c6e:	f042 0202 	orrlt.w	r2, r2, #2
 8003c72:	9307      	strge	r3, [sp, #28]
 8003c74:	9307      	strlt	r3, [sp, #28]
 8003c76:	bfb8      	it	lt
 8003c78:	9204      	strlt	r2, [sp, #16]
 8003c7a:	7823      	ldrb	r3, [r4, #0]
 8003c7c:	2b2e      	cmp	r3, #46	; 0x2e
 8003c7e:	d10c      	bne.n	8003c9a <_vfiprintf_r+0x176>
 8003c80:	7863      	ldrb	r3, [r4, #1]
 8003c82:	2b2a      	cmp	r3, #42	; 0x2a
 8003c84:	d135      	bne.n	8003cf2 <_vfiprintf_r+0x1ce>
 8003c86:	9b03      	ldr	r3, [sp, #12]
 8003c88:	3402      	adds	r4, #2
 8003c8a:	1d1a      	adds	r2, r3, #4
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	9203      	str	r2, [sp, #12]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	bfb8      	it	lt
 8003c94:	f04f 33ff 	movlt.w	r3, #4294967295
 8003c98:	9305      	str	r3, [sp, #20]
 8003c9a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8003d80 <_vfiprintf_r+0x25c>
 8003c9e:	2203      	movs	r2, #3
 8003ca0:	4650      	mov	r0, sl
 8003ca2:	7821      	ldrb	r1, [r4, #0]
 8003ca4:	f000 fc72 	bl	800458c <memchr>
 8003ca8:	b140      	cbz	r0, 8003cbc <_vfiprintf_r+0x198>
 8003caa:	2340      	movs	r3, #64	; 0x40
 8003cac:	eba0 000a 	sub.w	r0, r0, sl
 8003cb0:	fa03 f000 	lsl.w	r0, r3, r0
 8003cb4:	9b04      	ldr	r3, [sp, #16]
 8003cb6:	3401      	adds	r4, #1
 8003cb8:	4303      	orrs	r3, r0
 8003cba:	9304      	str	r3, [sp, #16]
 8003cbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003cc0:	2206      	movs	r2, #6
 8003cc2:	482c      	ldr	r0, [pc, #176]	; (8003d74 <_vfiprintf_r+0x250>)
 8003cc4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003cc8:	f000 fc60 	bl	800458c <memchr>
 8003ccc:	2800      	cmp	r0, #0
 8003cce:	d03f      	beq.n	8003d50 <_vfiprintf_r+0x22c>
 8003cd0:	4b29      	ldr	r3, [pc, #164]	; (8003d78 <_vfiprintf_r+0x254>)
 8003cd2:	bb1b      	cbnz	r3, 8003d1c <_vfiprintf_r+0x1f8>
 8003cd4:	9b03      	ldr	r3, [sp, #12]
 8003cd6:	3307      	adds	r3, #7
 8003cd8:	f023 0307 	bic.w	r3, r3, #7
 8003cdc:	3308      	adds	r3, #8
 8003cde:	9303      	str	r3, [sp, #12]
 8003ce0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003ce2:	443b      	add	r3, r7
 8003ce4:	9309      	str	r3, [sp, #36]	; 0x24
 8003ce6:	e767      	b.n	8003bb8 <_vfiprintf_r+0x94>
 8003ce8:	460c      	mov	r4, r1
 8003cea:	2001      	movs	r0, #1
 8003cec:	fb0c 3202 	mla	r2, ip, r2, r3
 8003cf0:	e7a5      	b.n	8003c3e <_vfiprintf_r+0x11a>
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	f04f 0c0a 	mov.w	ip, #10
 8003cf8:	4619      	mov	r1, r3
 8003cfa:	3401      	adds	r4, #1
 8003cfc:	9305      	str	r3, [sp, #20]
 8003cfe:	4620      	mov	r0, r4
 8003d00:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003d04:	3a30      	subs	r2, #48	; 0x30
 8003d06:	2a09      	cmp	r2, #9
 8003d08:	d903      	bls.n	8003d12 <_vfiprintf_r+0x1ee>
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d0c5      	beq.n	8003c9a <_vfiprintf_r+0x176>
 8003d0e:	9105      	str	r1, [sp, #20]
 8003d10:	e7c3      	b.n	8003c9a <_vfiprintf_r+0x176>
 8003d12:	4604      	mov	r4, r0
 8003d14:	2301      	movs	r3, #1
 8003d16:	fb0c 2101 	mla	r1, ip, r1, r2
 8003d1a:	e7f0      	b.n	8003cfe <_vfiprintf_r+0x1da>
 8003d1c:	ab03      	add	r3, sp, #12
 8003d1e:	9300      	str	r3, [sp, #0]
 8003d20:	462a      	mov	r2, r5
 8003d22:	4630      	mov	r0, r6
 8003d24:	4b15      	ldr	r3, [pc, #84]	; (8003d7c <_vfiprintf_r+0x258>)
 8003d26:	a904      	add	r1, sp, #16
 8003d28:	f3af 8000 	nop.w
 8003d2c:	4607      	mov	r7, r0
 8003d2e:	1c78      	adds	r0, r7, #1
 8003d30:	d1d6      	bne.n	8003ce0 <_vfiprintf_r+0x1bc>
 8003d32:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003d34:	07d9      	lsls	r1, r3, #31
 8003d36:	d405      	bmi.n	8003d44 <_vfiprintf_r+0x220>
 8003d38:	89ab      	ldrh	r3, [r5, #12]
 8003d3a:	059a      	lsls	r2, r3, #22
 8003d3c:	d402      	bmi.n	8003d44 <_vfiprintf_r+0x220>
 8003d3e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003d40:	f7ff fd11 	bl	8003766 <__retarget_lock_release_recursive>
 8003d44:	89ab      	ldrh	r3, [r5, #12]
 8003d46:	065b      	lsls	r3, r3, #25
 8003d48:	f53f af12 	bmi.w	8003b70 <_vfiprintf_r+0x4c>
 8003d4c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003d4e:	e711      	b.n	8003b74 <_vfiprintf_r+0x50>
 8003d50:	ab03      	add	r3, sp, #12
 8003d52:	9300      	str	r3, [sp, #0]
 8003d54:	462a      	mov	r2, r5
 8003d56:	4630      	mov	r0, r6
 8003d58:	4b08      	ldr	r3, [pc, #32]	; (8003d7c <_vfiprintf_r+0x258>)
 8003d5a:	a904      	add	r1, sp, #16
 8003d5c:	f000 f882 	bl	8003e64 <_printf_i>
 8003d60:	e7e4      	b.n	8003d2c <_vfiprintf_r+0x208>
 8003d62:	bf00      	nop
 8003d64:	080047e0 	.word	0x080047e0
 8003d68:	08004800 	.word	0x08004800
 8003d6c:	080047c0 	.word	0x080047c0
 8003d70:	08004820 	.word	0x08004820
 8003d74:	0800482a 	.word	0x0800482a
 8003d78:	00000000 	.word	0x00000000
 8003d7c:	08003aff 	.word	0x08003aff
 8003d80:	08004826 	.word	0x08004826

08003d84 <_printf_common>:
 8003d84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d88:	4616      	mov	r6, r2
 8003d8a:	4699      	mov	r9, r3
 8003d8c:	688a      	ldr	r2, [r1, #8]
 8003d8e:	690b      	ldr	r3, [r1, #16]
 8003d90:	4607      	mov	r7, r0
 8003d92:	4293      	cmp	r3, r2
 8003d94:	bfb8      	it	lt
 8003d96:	4613      	movlt	r3, r2
 8003d98:	6033      	str	r3, [r6, #0]
 8003d9a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003d9e:	460c      	mov	r4, r1
 8003da0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003da4:	b10a      	cbz	r2, 8003daa <_printf_common+0x26>
 8003da6:	3301      	adds	r3, #1
 8003da8:	6033      	str	r3, [r6, #0]
 8003daa:	6823      	ldr	r3, [r4, #0]
 8003dac:	0699      	lsls	r1, r3, #26
 8003dae:	bf42      	ittt	mi
 8003db0:	6833      	ldrmi	r3, [r6, #0]
 8003db2:	3302      	addmi	r3, #2
 8003db4:	6033      	strmi	r3, [r6, #0]
 8003db6:	6825      	ldr	r5, [r4, #0]
 8003db8:	f015 0506 	ands.w	r5, r5, #6
 8003dbc:	d106      	bne.n	8003dcc <_printf_common+0x48>
 8003dbe:	f104 0a19 	add.w	sl, r4, #25
 8003dc2:	68e3      	ldr	r3, [r4, #12]
 8003dc4:	6832      	ldr	r2, [r6, #0]
 8003dc6:	1a9b      	subs	r3, r3, r2
 8003dc8:	42ab      	cmp	r3, r5
 8003dca:	dc28      	bgt.n	8003e1e <_printf_common+0x9a>
 8003dcc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003dd0:	1e13      	subs	r3, r2, #0
 8003dd2:	6822      	ldr	r2, [r4, #0]
 8003dd4:	bf18      	it	ne
 8003dd6:	2301      	movne	r3, #1
 8003dd8:	0692      	lsls	r2, r2, #26
 8003dda:	d42d      	bmi.n	8003e38 <_printf_common+0xb4>
 8003ddc:	4649      	mov	r1, r9
 8003dde:	4638      	mov	r0, r7
 8003de0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003de4:	47c0      	blx	r8
 8003de6:	3001      	adds	r0, #1
 8003de8:	d020      	beq.n	8003e2c <_printf_common+0xa8>
 8003dea:	6823      	ldr	r3, [r4, #0]
 8003dec:	68e5      	ldr	r5, [r4, #12]
 8003dee:	f003 0306 	and.w	r3, r3, #6
 8003df2:	2b04      	cmp	r3, #4
 8003df4:	bf18      	it	ne
 8003df6:	2500      	movne	r5, #0
 8003df8:	6832      	ldr	r2, [r6, #0]
 8003dfa:	f04f 0600 	mov.w	r6, #0
 8003dfe:	68a3      	ldr	r3, [r4, #8]
 8003e00:	bf08      	it	eq
 8003e02:	1aad      	subeq	r5, r5, r2
 8003e04:	6922      	ldr	r2, [r4, #16]
 8003e06:	bf08      	it	eq
 8003e08:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	bfc4      	itt	gt
 8003e10:	1a9b      	subgt	r3, r3, r2
 8003e12:	18ed      	addgt	r5, r5, r3
 8003e14:	341a      	adds	r4, #26
 8003e16:	42b5      	cmp	r5, r6
 8003e18:	d11a      	bne.n	8003e50 <_printf_common+0xcc>
 8003e1a:	2000      	movs	r0, #0
 8003e1c:	e008      	b.n	8003e30 <_printf_common+0xac>
 8003e1e:	2301      	movs	r3, #1
 8003e20:	4652      	mov	r2, sl
 8003e22:	4649      	mov	r1, r9
 8003e24:	4638      	mov	r0, r7
 8003e26:	47c0      	blx	r8
 8003e28:	3001      	adds	r0, #1
 8003e2a:	d103      	bne.n	8003e34 <_printf_common+0xb0>
 8003e2c:	f04f 30ff 	mov.w	r0, #4294967295
 8003e30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e34:	3501      	adds	r5, #1
 8003e36:	e7c4      	b.n	8003dc2 <_printf_common+0x3e>
 8003e38:	2030      	movs	r0, #48	; 0x30
 8003e3a:	18e1      	adds	r1, r4, r3
 8003e3c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003e40:	1c5a      	adds	r2, r3, #1
 8003e42:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003e46:	4422      	add	r2, r4
 8003e48:	3302      	adds	r3, #2
 8003e4a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003e4e:	e7c5      	b.n	8003ddc <_printf_common+0x58>
 8003e50:	2301      	movs	r3, #1
 8003e52:	4622      	mov	r2, r4
 8003e54:	4649      	mov	r1, r9
 8003e56:	4638      	mov	r0, r7
 8003e58:	47c0      	blx	r8
 8003e5a:	3001      	adds	r0, #1
 8003e5c:	d0e6      	beq.n	8003e2c <_printf_common+0xa8>
 8003e5e:	3601      	adds	r6, #1
 8003e60:	e7d9      	b.n	8003e16 <_printf_common+0x92>
	...

08003e64 <_printf_i>:
 8003e64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003e68:	460c      	mov	r4, r1
 8003e6a:	7e27      	ldrb	r7, [r4, #24]
 8003e6c:	4691      	mov	r9, r2
 8003e6e:	2f78      	cmp	r7, #120	; 0x78
 8003e70:	4680      	mov	r8, r0
 8003e72:	469a      	mov	sl, r3
 8003e74:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003e76:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003e7a:	d807      	bhi.n	8003e8c <_printf_i+0x28>
 8003e7c:	2f62      	cmp	r7, #98	; 0x62
 8003e7e:	d80a      	bhi.n	8003e96 <_printf_i+0x32>
 8003e80:	2f00      	cmp	r7, #0
 8003e82:	f000 80d9 	beq.w	8004038 <_printf_i+0x1d4>
 8003e86:	2f58      	cmp	r7, #88	; 0x58
 8003e88:	f000 80a4 	beq.w	8003fd4 <_printf_i+0x170>
 8003e8c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003e90:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003e94:	e03a      	b.n	8003f0c <_printf_i+0xa8>
 8003e96:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003e9a:	2b15      	cmp	r3, #21
 8003e9c:	d8f6      	bhi.n	8003e8c <_printf_i+0x28>
 8003e9e:	a001      	add	r0, pc, #4	; (adr r0, 8003ea4 <_printf_i+0x40>)
 8003ea0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003ea4:	08003efd 	.word	0x08003efd
 8003ea8:	08003f11 	.word	0x08003f11
 8003eac:	08003e8d 	.word	0x08003e8d
 8003eb0:	08003e8d 	.word	0x08003e8d
 8003eb4:	08003e8d 	.word	0x08003e8d
 8003eb8:	08003e8d 	.word	0x08003e8d
 8003ebc:	08003f11 	.word	0x08003f11
 8003ec0:	08003e8d 	.word	0x08003e8d
 8003ec4:	08003e8d 	.word	0x08003e8d
 8003ec8:	08003e8d 	.word	0x08003e8d
 8003ecc:	08003e8d 	.word	0x08003e8d
 8003ed0:	0800401f 	.word	0x0800401f
 8003ed4:	08003f41 	.word	0x08003f41
 8003ed8:	08004001 	.word	0x08004001
 8003edc:	08003e8d 	.word	0x08003e8d
 8003ee0:	08003e8d 	.word	0x08003e8d
 8003ee4:	08004041 	.word	0x08004041
 8003ee8:	08003e8d 	.word	0x08003e8d
 8003eec:	08003f41 	.word	0x08003f41
 8003ef0:	08003e8d 	.word	0x08003e8d
 8003ef4:	08003e8d 	.word	0x08003e8d
 8003ef8:	08004009 	.word	0x08004009
 8003efc:	680b      	ldr	r3, [r1, #0]
 8003efe:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003f02:	1d1a      	adds	r2, r3, #4
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	600a      	str	r2, [r1, #0]
 8003f08:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003f0c:	2301      	movs	r3, #1
 8003f0e:	e0a4      	b.n	800405a <_printf_i+0x1f6>
 8003f10:	6825      	ldr	r5, [r4, #0]
 8003f12:	6808      	ldr	r0, [r1, #0]
 8003f14:	062e      	lsls	r6, r5, #24
 8003f16:	f100 0304 	add.w	r3, r0, #4
 8003f1a:	d50a      	bpl.n	8003f32 <_printf_i+0xce>
 8003f1c:	6805      	ldr	r5, [r0, #0]
 8003f1e:	600b      	str	r3, [r1, #0]
 8003f20:	2d00      	cmp	r5, #0
 8003f22:	da03      	bge.n	8003f2c <_printf_i+0xc8>
 8003f24:	232d      	movs	r3, #45	; 0x2d
 8003f26:	426d      	negs	r5, r5
 8003f28:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003f2c:	230a      	movs	r3, #10
 8003f2e:	485e      	ldr	r0, [pc, #376]	; (80040a8 <_printf_i+0x244>)
 8003f30:	e019      	b.n	8003f66 <_printf_i+0x102>
 8003f32:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003f36:	6805      	ldr	r5, [r0, #0]
 8003f38:	600b      	str	r3, [r1, #0]
 8003f3a:	bf18      	it	ne
 8003f3c:	b22d      	sxthne	r5, r5
 8003f3e:	e7ef      	b.n	8003f20 <_printf_i+0xbc>
 8003f40:	680b      	ldr	r3, [r1, #0]
 8003f42:	6825      	ldr	r5, [r4, #0]
 8003f44:	1d18      	adds	r0, r3, #4
 8003f46:	6008      	str	r0, [r1, #0]
 8003f48:	0628      	lsls	r0, r5, #24
 8003f4a:	d501      	bpl.n	8003f50 <_printf_i+0xec>
 8003f4c:	681d      	ldr	r5, [r3, #0]
 8003f4e:	e002      	b.n	8003f56 <_printf_i+0xf2>
 8003f50:	0669      	lsls	r1, r5, #25
 8003f52:	d5fb      	bpl.n	8003f4c <_printf_i+0xe8>
 8003f54:	881d      	ldrh	r5, [r3, #0]
 8003f56:	2f6f      	cmp	r7, #111	; 0x6f
 8003f58:	bf0c      	ite	eq
 8003f5a:	2308      	moveq	r3, #8
 8003f5c:	230a      	movne	r3, #10
 8003f5e:	4852      	ldr	r0, [pc, #328]	; (80040a8 <_printf_i+0x244>)
 8003f60:	2100      	movs	r1, #0
 8003f62:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003f66:	6866      	ldr	r6, [r4, #4]
 8003f68:	2e00      	cmp	r6, #0
 8003f6a:	bfa8      	it	ge
 8003f6c:	6821      	ldrge	r1, [r4, #0]
 8003f6e:	60a6      	str	r6, [r4, #8]
 8003f70:	bfa4      	itt	ge
 8003f72:	f021 0104 	bicge.w	r1, r1, #4
 8003f76:	6021      	strge	r1, [r4, #0]
 8003f78:	b90d      	cbnz	r5, 8003f7e <_printf_i+0x11a>
 8003f7a:	2e00      	cmp	r6, #0
 8003f7c:	d04d      	beq.n	800401a <_printf_i+0x1b6>
 8003f7e:	4616      	mov	r6, r2
 8003f80:	fbb5 f1f3 	udiv	r1, r5, r3
 8003f84:	fb03 5711 	mls	r7, r3, r1, r5
 8003f88:	5dc7      	ldrb	r7, [r0, r7]
 8003f8a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003f8e:	462f      	mov	r7, r5
 8003f90:	42bb      	cmp	r3, r7
 8003f92:	460d      	mov	r5, r1
 8003f94:	d9f4      	bls.n	8003f80 <_printf_i+0x11c>
 8003f96:	2b08      	cmp	r3, #8
 8003f98:	d10b      	bne.n	8003fb2 <_printf_i+0x14e>
 8003f9a:	6823      	ldr	r3, [r4, #0]
 8003f9c:	07df      	lsls	r7, r3, #31
 8003f9e:	d508      	bpl.n	8003fb2 <_printf_i+0x14e>
 8003fa0:	6923      	ldr	r3, [r4, #16]
 8003fa2:	6861      	ldr	r1, [r4, #4]
 8003fa4:	4299      	cmp	r1, r3
 8003fa6:	bfde      	ittt	le
 8003fa8:	2330      	movle	r3, #48	; 0x30
 8003faa:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003fae:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003fb2:	1b92      	subs	r2, r2, r6
 8003fb4:	6122      	str	r2, [r4, #16]
 8003fb6:	464b      	mov	r3, r9
 8003fb8:	4621      	mov	r1, r4
 8003fba:	4640      	mov	r0, r8
 8003fbc:	f8cd a000 	str.w	sl, [sp]
 8003fc0:	aa03      	add	r2, sp, #12
 8003fc2:	f7ff fedf 	bl	8003d84 <_printf_common>
 8003fc6:	3001      	adds	r0, #1
 8003fc8:	d14c      	bne.n	8004064 <_printf_i+0x200>
 8003fca:	f04f 30ff 	mov.w	r0, #4294967295
 8003fce:	b004      	add	sp, #16
 8003fd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003fd4:	4834      	ldr	r0, [pc, #208]	; (80040a8 <_printf_i+0x244>)
 8003fd6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003fda:	680e      	ldr	r6, [r1, #0]
 8003fdc:	6823      	ldr	r3, [r4, #0]
 8003fde:	f856 5b04 	ldr.w	r5, [r6], #4
 8003fe2:	061f      	lsls	r7, r3, #24
 8003fe4:	600e      	str	r6, [r1, #0]
 8003fe6:	d514      	bpl.n	8004012 <_printf_i+0x1ae>
 8003fe8:	07d9      	lsls	r1, r3, #31
 8003fea:	bf44      	itt	mi
 8003fec:	f043 0320 	orrmi.w	r3, r3, #32
 8003ff0:	6023      	strmi	r3, [r4, #0]
 8003ff2:	b91d      	cbnz	r5, 8003ffc <_printf_i+0x198>
 8003ff4:	6823      	ldr	r3, [r4, #0]
 8003ff6:	f023 0320 	bic.w	r3, r3, #32
 8003ffa:	6023      	str	r3, [r4, #0]
 8003ffc:	2310      	movs	r3, #16
 8003ffe:	e7af      	b.n	8003f60 <_printf_i+0xfc>
 8004000:	6823      	ldr	r3, [r4, #0]
 8004002:	f043 0320 	orr.w	r3, r3, #32
 8004006:	6023      	str	r3, [r4, #0]
 8004008:	2378      	movs	r3, #120	; 0x78
 800400a:	4828      	ldr	r0, [pc, #160]	; (80040ac <_printf_i+0x248>)
 800400c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004010:	e7e3      	b.n	8003fda <_printf_i+0x176>
 8004012:	065e      	lsls	r6, r3, #25
 8004014:	bf48      	it	mi
 8004016:	b2ad      	uxthmi	r5, r5
 8004018:	e7e6      	b.n	8003fe8 <_printf_i+0x184>
 800401a:	4616      	mov	r6, r2
 800401c:	e7bb      	b.n	8003f96 <_printf_i+0x132>
 800401e:	680b      	ldr	r3, [r1, #0]
 8004020:	6826      	ldr	r6, [r4, #0]
 8004022:	1d1d      	adds	r5, r3, #4
 8004024:	6960      	ldr	r0, [r4, #20]
 8004026:	600d      	str	r5, [r1, #0]
 8004028:	0635      	lsls	r5, r6, #24
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	d501      	bpl.n	8004032 <_printf_i+0x1ce>
 800402e:	6018      	str	r0, [r3, #0]
 8004030:	e002      	b.n	8004038 <_printf_i+0x1d4>
 8004032:	0671      	lsls	r1, r6, #25
 8004034:	d5fb      	bpl.n	800402e <_printf_i+0x1ca>
 8004036:	8018      	strh	r0, [r3, #0]
 8004038:	2300      	movs	r3, #0
 800403a:	4616      	mov	r6, r2
 800403c:	6123      	str	r3, [r4, #16]
 800403e:	e7ba      	b.n	8003fb6 <_printf_i+0x152>
 8004040:	680b      	ldr	r3, [r1, #0]
 8004042:	1d1a      	adds	r2, r3, #4
 8004044:	600a      	str	r2, [r1, #0]
 8004046:	681e      	ldr	r6, [r3, #0]
 8004048:	2100      	movs	r1, #0
 800404a:	4630      	mov	r0, r6
 800404c:	6862      	ldr	r2, [r4, #4]
 800404e:	f000 fa9d 	bl	800458c <memchr>
 8004052:	b108      	cbz	r0, 8004058 <_printf_i+0x1f4>
 8004054:	1b80      	subs	r0, r0, r6
 8004056:	6060      	str	r0, [r4, #4]
 8004058:	6863      	ldr	r3, [r4, #4]
 800405a:	6123      	str	r3, [r4, #16]
 800405c:	2300      	movs	r3, #0
 800405e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004062:	e7a8      	b.n	8003fb6 <_printf_i+0x152>
 8004064:	4632      	mov	r2, r6
 8004066:	4649      	mov	r1, r9
 8004068:	4640      	mov	r0, r8
 800406a:	6923      	ldr	r3, [r4, #16]
 800406c:	47d0      	blx	sl
 800406e:	3001      	adds	r0, #1
 8004070:	d0ab      	beq.n	8003fca <_printf_i+0x166>
 8004072:	6823      	ldr	r3, [r4, #0]
 8004074:	079b      	lsls	r3, r3, #30
 8004076:	d413      	bmi.n	80040a0 <_printf_i+0x23c>
 8004078:	68e0      	ldr	r0, [r4, #12]
 800407a:	9b03      	ldr	r3, [sp, #12]
 800407c:	4298      	cmp	r0, r3
 800407e:	bfb8      	it	lt
 8004080:	4618      	movlt	r0, r3
 8004082:	e7a4      	b.n	8003fce <_printf_i+0x16a>
 8004084:	2301      	movs	r3, #1
 8004086:	4632      	mov	r2, r6
 8004088:	4649      	mov	r1, r9
 800408a:	4640      	mov	r0, r8
 800408c:	47d0      	blx	sl
 800408e:	3001      	adds	r0, #1
 8004090:	d09b      	beq.n	8003fca <_printf_i+0x166>
 8004092:	3501      	adds	r5, #1
 8004094:	68e3      	ldr	r3, [r4, #12]
 8004096:	9903      	ldr	r1, [sp, #12]
 8004098:	1a5b      	subs	r3, r3, r1
 800409a:	42ab      	cmp	r3, r5
 800409c:	dcf2      	bgt.n	8004084 <_printf_i+0x220>
 800409e:	e7eb      	b.n	8004078 <_printf_i+0x214>
 80040a0:	2500      	movs	r5, #0
 80040a2:	f104 0619 	add.w	r6, r4, #25
 80040a6:	e7f5      	b.n	8004094 <_printf_i+0x230>
 80040a8:	08004831 	.word	0x08004831
 80040ac:	08004842 	.word	0x08004842

080040b0 <_sbrk_r>:
 80040b0:	b538      	push	{r3, r4, r5, lr}
 80040b2:	2300      	movs	r3, #0
 80040b4:	4d05      	ldr	r5, [pc, #20]	; (80040cc <_sbrk_r+0x1c>)
 80040b6:	4604      	mov	r4, r0
 80040b8:	4608      	mov	r0, r1
 80040ba:	602b      	str	r3, [r5, #0]
 80040bc:	f7fc fd5a 	bl	8000b74 <_sbrk>
 80040c0:	1c43      	adds	r3, r0, #1
 80040c2:	d102      	bne.n	80040ca <_sbrk_r+0x1a>
 80040c4:	682b      	ldr	r3, [r5, #0]
 80040c6:	b103      	cbz	r3, 80040ca <_sbrk_r+0x1a>
 80040c8:	6023      	str	r3, [r4, #0]
 80040ca:	bd38      	pop	{r3, r4, r5, pc}
 80040cc:	200001e8 	.word	0x200001e8

080040d0 <__sread>:
 80040d0:	b510      	push	{r4, lr}
 80040d2:	460c      	mov	r4, r1
 80040d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040d8:	f000 fb0c 	bl	80046f4 <_read_r>
 80040dc:	2800      	cmp	r0, #0
 80040de:	bfab      	itete	ge
 80040e0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80040e2:	89a3      	ldrhlt	r3, [r4, #12]
 80040e4:	181b      	addge	r3, r3, r0
 80040e6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80040ea:	bfac      	ite	ge
 80040ec:	6563      	strge	r3, [r4, #84]	; 0x54
 80040ee:	81a3      	strhlt	r3, [r4, #12]
 80040f0:	bd10      	pop	{r4, pc}

080040f2 <__swrite>:
 80040f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80040f6:	461f      	mov	r7, r3
 80040f8:	898b      	ldrh	r3, [r1, #12]
 80040fa:	4605      	mov	r5, r0
 80040fc:	05db      	lsls	r3, r3, #23
 80040fe:	460c      	mov	r4, r1
 8004100:	4616      	mov	r6, r2
 8004102:	d505      	bpl.n	8004110 <__swrite+0x1e>
 8004104:	2302      	movs	r3, #2
 8004106:	2200      	movs	r2, #0
 8004108:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800410c:	f000 f9c8 	bl	80044a0 <_lseek_r>
 8004110:	89a3      	ldrh	r3, [r4, #12]
 8004112:	4632      	mov	r2, r6
 8004114:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004118:	81a3      	strh	r3, [r4, #12]
 800411a:	4628      	mov	r0, r5
 800411c:	463b      	mov	r3, r7
 800411e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004122:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004126:	f000 b869 	b.w	80041fc <_write_r>

0800412a <__sseek>:
 800412a:	b510      	push	{r4, lr}
 800412c:	460c      	mov	r4, r1
 800412e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004132:	f000 f9b5 	bl	80044a0 <_lseek_r>
 8004136:	1c43      	adds	r3, r0, #1
 8004138:	89a3      	ldrh	r3, [r4, #12]
 800413a:	bf15      	itete	ne
 800413c:	6560      	strne	r0, [r4, #84]	; 0x54
 800413e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004142:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004146:	81a3      	strheq	r3, [r4, #12]
 8004148:	bf18      	it	ne
 800414a:	81a3      	strhne	r3, [r4, #12]
 800414c:	bd10      	pop	{r4, pc}

0800414e <__sclose>:
 800414e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004152:	f000 b8d3 	b.w	80042fc <_close_r>
	...

08004158 <__swbuf_r>:
 8004158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800415a:	460e      	mov	r6, r1
 800415c:	4614      	mov	r4, r2
 800415e:	4605      	mov	r5, r0
 8004160:	b118      	cbz	r0, 800416a <__swbuf_r+0x12>
 8004162:	6983      	ldr	r3, [r0, #24]
 8004164:	b90b      	cbnz	r3, 800416a <__swbuf_r+0x12>
 8004166:	f7ff fa5f 	bl	8003628 <__sinit>
 800416a:	4b21      	ldr	r3, [pc, #132]	; (80041f0 <__swbuf_r+0x98>)
 800416c:	429c      	cmp	r4, r3
 800416e:	d12b      	bne.n	80041c8 <__swbuf_r+0x70>
 8004170:	686c      	ldr	r4, [r5, #4]
 8004172:	69a3      	ldr	r3, [r4, #24]
 8004174:	60a3      	str	r3, [r4, #8]
 8004176:	89a3      	ldrh	r3, [r4, #12]
 8004178:	071a      	lsls	r2, r3, #28
 800417a:	d52f      	bpl.n	80041dc <__swbuf_r+0x84>
 800417c:	6923      	ldr	r3, [r4, #16]
 800417e:	b36b      	cbz	r3, 80041dc <__swbuf_r+0x84>
 8004180:	6923      	ldr	r3, [r4, #16]
 8004182:	6820      	ldr	r0, [r4, #0]
 8004184:	b2f6      	uxtb	r6, r6
 8004186:	1ac0      	subs	r0, r0, r3
 8004188:	6963      	ldr	r3, [r4, #20]
 800418a:	4637      	mov	r7, r6
 800418c:	4283      	cmp	r3, r0
 800418e:	dc04      	bgt.n	800419a <__swbuf_r+0x42>
 8004190:	4621      	mov	r1, r4
 8004192:	4628      	mov	r0, r5
 8004194:	f000 f948 	bl	8004428 <_fflush_r>
 8004198:	bb30      	cbnz	r0, 80041e8 <__swbuf_r+0x90>
 800419a:	68a3      	ldr	r3, [r4, #8]
 800419c:	3001      	adds	r0, #1
 800419e:	3b01      	subs	r3, #1
 80041a0:	60a3      	str	r3, [r4, #8]
 80041a2:	6823      	ldr	r3, [r4, #0]
 80041a4:	1c5a      	adds	r2, r3, #1
 80041a6:	6022      	str	r2, [r4, #0]
 80041a8:	701e      	strb	r6, [r3, #0]
 80041aa:	6963      	ldr	r3, [r4, #20]
 80041ac:	4283      	cmp	r3, r0
 80041ae:	d004      	beq.n	80041ba <__swbuf_r+0x62>
 80041b0:	89a3      	ldrh	r3, [r4, #12]
 80041b2:	07db      	lsls	r3, r3, #31
 80041b4:	d506      	bpl.n	80041c4 <__swbuf_r+0x6c>
 80041b6:	2e0a      	cmp	r6, #10
 80041b8:	d104      	bne.n	80041c4 <__swbuf_r+0x6c>
 80041ba:	4621      	mov	r1, r4
 80041bc:	4628      	mov	r0, r5
 80041be:	f000 f933 	bl	8004428 <_fflush_r>
 80041c2:	b988      	cbnz	r0, 80041e8 <__swbuf_r+0x90>
 80041c4:	4638      	mov	r0, r7
 80041c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80041c8:	4b0a      	ldr	r3, [pc, #40]	; (80041f4 <__swbuf_r+0x9c>)
 80041ca:	429c      	cmp	r4, r3
 80041cc:	d101      	bne.n	80041d2 <__swbuf_r+0x7a>
 80041ce:	68ac      	ldr	r4, [r5, #8]
 80041d0:	e7cf      	b.n	8004172 <__swbuf_r+0x1a>
 80041d2:	4b09      	ldr	r3, [pc, #36]	; (80041f8 <__swbuf_r+0xa0>)
 80041d4:	429c      	cmp	r4, r3
 80041d6:	bf08      	it	eq
 80041d8:	68ec      	ldreq	r4, [r5, #12]
 80041da:	e7ca      	b.n	8004172 <__swbuf_r+0x1a>
 80041dc:	4621      	mov	r1, r4
 80041de:	4628      	mov	r0, r5
 80041e0:	f000 f81e 	bl	8004220 <__swsetup_r>
 80041e4:	2800      	cmp	r0, #0
 80041e6:	d0cb      	beq.n	8004180 <__swbuf_r+0x28>
 80041e8:	f04f 37ff 	mov.w	r7, #4294967295
 80041ec:	e7ea      	b.n	80041c4 <__swbuf_r+0x6c>
 80041ee:	bf00      	nop
 80041f0:	080047e0 	.word	0x080047e0
 80041f4:	08004800 	.word	0x08004800
 80041f8:	080047c0 	.word	0x080047c0

080041fc <_write_r>:
 80041fc:	b538      	push	{r3, r4, r5, lr}
 80041fe:	4604      	mov	r4, r0
 8004200:	4608      	mov	r0, r1
 8004202:	4611      	mov	r1, r2
 8004204:	2200      	movs	r2, #0
 8004206:	4d05      	ldr	r5, [pc, #20]	; (800421c <_write_r+0x20>)
 8004208:	602a      	str	r2, [r5, #0]
 800420a:	461a      	mov	r2, r3
 800420c:	f7fc fc65 	bl	8000ada <_write>
 8004210:	1c43      	adds	r3, r0, #1
 8004212:	d102      	bne.n	800421a <_write_r+0x1e>
 8004214:	682b      	ldr	r3, [r5, #0]
 8004216:	b103      	cbz	r3, 800421a <_write_r+0x1e>
 8004218:	6023      	str	r3, [r4, #0]
 800421a:	bd38      	pop	{r3, r4, r5, pc}
 800421c:	200001e8 	.word	0x200001e8

08004220 <__swsetup_r>:
 8004220:	4b32      	ldr	r3, [pc, #200]	; (80042ec <__swsetup_r+0xcc>)
 8004222:	b570      	push	{r4, r5, r6, lr}
 8004224:	681d      	ldr	r5, [r3, #0]
 8004226:	4606      	mov	r6, r0
 8004228:	460c      	mov	r4, r1
 800422a:	b125      	cbz	r5, 8004236 <__swsetup_r+0x16>
 800422c:	69ab      	ldr	r3, [r5, #24]
 800422e:	b913      	cbnz	r3, 8004236 <__swsetup_r+0x16>
 8004230:	4628      	mov	r0, r5
 8004232:	f7ff f9f9 	bl	8003628 <__sinit>
 8004236:	4b2e      	ldr	r3, [pc, #184]	; (80042f0 <__swsetup_r+0xd0>)
 8004238:	429c      	cmp	r4, r3
 800423a:	d10f      	bne.n	800425c <__swsetup_r+0x3c>
 800423c:	686c      	ldr	r4, [r5, #4]
 800423e:	89a3      	ldrh	r3, [r4, #12]
 8004240:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004244:	0719      	lsls	r1, r3, #28
 8004246:	d42c      	bmi.n	80042a2 <__swsetup_r+0x82>
 8004248:	06dd      	lsls	r5, r3, #27
 800424a:	d411      	bmi.n	8004270 <__swsetup_r+0x50>
 800424c:	2309      	movs	r3, #9
 800424e:	6033      	str	r3, [r6, #0]
 8004250:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004254:	f04f 30ff 	mov.w	r0, #4294967295
 8004258:	81a3      	strh	r3, [r4, #12]
 800425a:	e03e      	b.n	80042da <__swsetup_r+0xba>
 800425c:	4b25      	ldr	r3, [pc, #148]	; (80042f4 <__swsetup_r+0xd4>)
 800425e:	429c      	cmp	r4, r3
 8004260:	d101      	bne.n	8004266 <__swsetup_r+0x46>
 8004262:	68ac      	ldr	r4, [r5, #8]
 8004264:	e7eb      	b.n	800423e <__swsetup_r+0x1e>
 8004266:	4b24      	ldr	r3, [pc, #144]	; (80042f8 <__swsetup_r+0xd8>)
 8004268:	429c      	cmp	r4, r3
 800426a:	bf08      	it	eq
 800426c:	68ec      	ldreq	r4, [r5, #12]
 800426e:	e7e6      	b.n	800423e <__swsetup_r+0x1e>
 8004270:	0758      	lsls	r0, r3, #29
 8004272:	d512      	bpl.n	800429a <__swsetup_r+0x7a>
 8004274:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004276:	b141      	cbz	r1, 800428a <__swsetup_r+0x6a>
 8004278:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800427c:	4299      	cmp	r1, r3
 800427e:	d002      	beq.n	8004286 <__swsetup_r+0x66>
 8004280:	4630      	mov	r0, r6
 8004282:	f000 f9c5 	bl	8004610 <_free_r>
 8004286:	2300      	movs	r3, #0
 8004288:	6363      	str	r3, [r4, #52]	; 0x34
 800428a:	89a3      	ldrh	r3, [r4, #12]
 800428c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004290:	81a3      	strh	r3, [r4, #12]
 8004292:	2300      	movs	r3, #0
 8004294:	6063      	str	r3, [r4, #4]
 8004296:	6923      	ldr	r3, [r4, #16]
 8004298:	6023      	str	r3, [r4, #0]
 800429a:	89a3      	ldrh	r3, [r4, #12]
 800429c:	f043 0308 	orr.w	r3, r3, #8
 80042a0:	81a3      	strh	r3, [r4, #12]
 80042a2:	6923      	ldr	r3, [r4, #16]
 80042a4:	b94b      	cbnz	r3, 80042ba <__swsetup_r+0x9a>
 80042a6:	89a3      	ldrh	r3, [r4, #12]
 80042a8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80042ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80042b0:	d003      	beq.n	80042ba <__swsetup_r+0x9a>
 80042b2:	4621      	mov	r1, r4
 80042b4:	4630      	mov	r0, r6
 80042b6:	f000 f929 	bl	800450c <__smakebuf_r>
 80042ba:	89a0      	ldrh	r0, [r4, #12]
 80042bc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80042c0:	f010 0301 	ands.w	r3, r0, #1
 80042c4:	d00a      	beq.n	80042dc <__swsetup_r+0xbc>
 80042c6:	2300      	movs	r3, #0
 80042c8:	60a3      	str	r3, [r4, #8]
 80042ca:	6963      	ldr	r3, [r4, #20]
 80042cc:	425b      	negs	r3, r3
 80042ce:	61a3      	str	r3, [r4, #24]
 80042d0:	6923      	ldr	r3, [r4, #16]
 80042d2:	b943      	cbnz	r3, 80042e6 <__swsetup_r+0xc6>
 80042d4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80042d8:	d1ba      	bne.n	8004250 <__swsetup_r+0x30>
 80042da:	bd70      	pop	{r4, r5, r6, pc}
 80042dc:	0781      	lsls	r1, r0, #30
 80042de:	bf58      	it	pl
 80042e0:	6963      	ldrpl	r3, [r4, #20]
 80042e2:	60a3      	str	r3, [r4, #8]
 80042e4:	e7f4      	b.n	80042d0 <__swsetup_r+0xb0>
 80042e6:	2000      	movs	r0, #0
 80042e8:	e7f7      	b.n	80042da <__swsetup_r+0xba>
 80042ea:	bf00      	nop
 80042ec:	2000000c 	.word	0x2000000c
 80042f0:	080047e0 	.word	0x080047e0
 80042f4:	08004800 	.word	0x08004800
 80042f8:	080047c0 	.word	0x080047c0

080042fc <_close_r>:
 80042fc:	b538      	push	{r3, r4, r5, lr}
 80042fe:	2300      	movs	r3, #0
 8004300:	4d05      	ldr	r5, [pc, #20]	; (8004318 <_close_r+0x1c>)
 8004302:	4604      	mov	r4, r0
 8004304:	4608      	mov	r0, r1
 8004306:	602b      	str	r3, [r5, #0]
 8004308:	f7fc fc03 	bl	8000b12 <_close>
 800430c:	1c43      	adds	r3, r0, #1
 800430e:	d102      	bne.n	8004316 <_close_r+0x1a>
 8004310:	682b      	ldr	r3, [r5, #0]
 8004312:	b103      	cbz	r3, 8004316 <_close_r+0x1a>
 8004314:	6023      	str	r3, [r4, #0]
 8004316:	bd38      	pop	{r3, r4, r5, pc}
 8004318:	200001e8 	.word	0x200001e8

0800431c <__sflush_r>:
 800431c:	898a      	ldrh	r2, [r1, #12]
 800431e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004322:	4605      	mov	r5, r0
 8004324:	0710      	lsls	r0, r2, #28
 8004326:	460c      	mov	r4, r1
 8004328:	d458      	bmi.n	80043dc <__sflush_r+0xc0>
 800432a:	684b      	ldr	r3, [r1, #4]
 800432c:	2b00      	cmp	r3, #0
 800432e:	dc05      	bgt.n	800433c <__sflush_r+0x20>
 8004330:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004332:	2b00      	cmp	r3, #0
 8004334:	dc02      	bgt.n	800433c <__sflush_r+0x20>
 8004336:	2000      	movs	r0, #0
 8004338:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800433c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800433e:	2e00      	cmp	r6, #0
 8004340:	d0f9      	beq.n	8004336 <__sflush_r+0x1a>
 8004342:	2300      	movs	r3, #0
 8004344:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004348:	682f      	ldr	r7, [r5, #0]
 800434a:	602b      	str	r3, [r5, #0]
 800434c:	d032      	beq.n	80043b4 <__sflush_r+0x98>
 800434e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004350:	89a3      	ldrh	r3, [r4, #12]
 8004352:	075a      	lsls	r2, r3, #29
 8004354:	d505      	bpl.n	8004362 <__sflush_r+0x46>
 8004356:	6863      	ldr	r3, [r4, #4]
 8004358:	1ac0      	subs	r0, r0, r3
 800435a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800435c:	b10b      	cbz	r3, 8004362 <__sflush_r+0x46>
 800435e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004360:	1ac0      	subs	r0, r0, r3
 8004362:	2300      	movs	r3, #0
 8004364:	4602      	mov	r2, r0
 8004366:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004368:	4628      	mov	r0, r5
 800436a:	6a21      	ldr	r1, [r4, #32]
 800436c:	47b0      	blx	r6
 800436e:	1c43      	adds	r3, r0, #1
 8004370:	89a3      	ldrh	r3, [r4, #12]
 8004372:	d106      	bne.n	8004382 <__sflush_r+0x66>
 8004374:	6829      	ldr	r1, [r5, #0]
 8004376:	291d      	cmp	r1, #29
 8004378:	d82c      	bhi.n	80043d4 <__sflush_r+0xb8>
 800437a:	4a2a      	ldr	r2, [pc, #168]	; (8004424 <__sflush_r+0x108>)
 800437c:	40ca      	lsrs	r2, r1
 800437e:	07d6      	lsls	r6, r2, #31
 8004380:	d528      	bpl.n	80043d4 <__sflush_r+0xb8>
 8004382:	2200      	movs	r2, #0
 8004384:	6062      	str	r2, [r4, #4]
 8004386:	6922      	ldr	r2, [r4, #16]
 8004388:	04d9      	lsls	r1, r3, #19
 800438a:	6022      	str	r2, [r4, #0]
 800438c:	d504      	bpl.n	8004398 <__sflush_r+0x7c>
 800438e:	1c42      	adds	r2, r0, #1
 8004390:	d101      	bne.n	8004396 <__sflush_r+0x7a>
 8004392:	682b      	ldr	r3, [r5, #0]
 8004394:	b903      	cbnz	r3, 8004398 <__sflush_r+0x7c>
 8004396:	6560      	str	r0, [r4, #84]	; 0x54
 8004398:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800439a:	602f      	str	r7, [r5, #0]
 800439c:	2900      	cmp	r1, #0
 800439e:	d0ca      	beq.n	8004336 <__sflush_r+0x1a>
 80043a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80043a4:	4299      	cmp	r1, r3
 80043a6:	d002      	beq.n	80043ae <__sflush_r+0x92>
 80043a8:	4628      	mov	r0, r5
 80043aa:	f000 f931 	bl	8004610 <_free_r>
 80043ae:	2000      	movs	r0, #0
 80043b0:	6360      	str	r0, [r4, #52]	; 0x34
 80043b2:	e7c1      	b.n	8004338 <__sflush_r+0x1c>
 80043b4:	6a21      	ldr	r1, [r4, #32]
 80043b6:	2301      	movs	r3, #1
 80043b8:	4628      	mov	r0, r5
 80043ba:	47b0      	blx	r6
 80043bc:	1c41      	adds	r1, r0, #1
 80043be:	d1c7      	bne.n	8004350 <__sflush_r+0x34>
 80043c0:	682b      	ldr	r3, [r5, #0]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d0c4      	beq.n	8004350 <__sflush_r+0x34>
 80043c6:	2b1d      	cmp	r3, #29
 80043c8:	d001      	beq.n	80043ce <__sflush_r+0xb2>
 80043ca:	2b16      	cmp	r3, #22
 80043cc:	d101      	bne.n	80043d2 <__sflush_r+0xb6>
 80043ce:	602f      	str	r7, [r5, #0]
 80043d0:	e7b1      	b.n	8004336 <__sflush_r+0x1a>
 80043d2:	89a3      	ldrh	r3, [r4, #12]
 80043d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80043d8:	81a3      	strh	r3, [r4, #12]
 80043da:	e7ad      	b.n	8004338 <__sflush_r+0x1c>
 80043dc:	690f      	ldr	r7, [r1, #16]
 80043de:	2f00      	cmp	r7, #0
 80043e0:	d0a9      	beq.n	8004336 <__sflush_r+0x1a>
 80043e2:	0793      	lsls	r3, r2, #30
 80043e4:	bf18      	it	ne
 80043e6:	2300      	movne	r3, #0
 80043e8:	680e      	ldr	r6, [r1, #0]
 80043ea:	bf08      	it	eq
 80043ec:	694b      	ldreq	r3, [r1, #20]
 80043ee:	eba6 0807 	sub.w	r8, r6, r7
 80043f2:	600f      	str	r7, [r1, #0]
 80043f4:	608b      	str	r3, [r1, #8]
 80043f6:	f1b8 0f00 	cmp.w	r8, #0
 80043fa:	dd9c      	ble.n	8004336 <__sflush_r+0x1a>
 80043fc:	4643      	mov	r3, r8
 80043fe:	463a      	mov	r2, r7
 8004400:	4628      	mov	r0, r5
 8004402:	6a21      	ldr	r1, [r4, #32]
 8004404:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004406:	47b0      	blx	r6
 8004408:	2800      	cmp	r0, #0
 800440a:	dc06      	bgt.n	800441a <__sflush_r+0xfe>
 800440c:	89a3      	ldrh	r3, [r4, #12]
 800440e:	f04f 30ff 	mov.w	r0, #4294967295
 8004412:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004416:	81a3      	strh	r3, [r4, #12]
 8004418:	e78e      	b.n	8004338 <__sflush_r+0x1c>
 800441a:	4407      	add	r7, r0
 800441c:	eba8 0800 	sub.w	r8, r8, r0
 8004420:	e7e9      	b.n	80043f6 <__sflush_r+0xda>
 8004422:	bf00      	nop
 8004424:	20400001 	.word	0x20400001

08004428 <_fflush_r>:
 8004428:	b538      	push	{r3, r4, r5, lr}
 800442a:	690b      	ldr	r3, [r1, #16]
 800442c:	4605      	mov	r5, r0
 800442e:	460c      	mov	r4, r1
 8004430:	b913      	cbnz	r3, 8004438 <_fflush_r+0x10>
 8004432:	2500      	movs	r5, #0
 8004434:	4628      	mov	r0, r5
 8004436:	bd38      	pop	{r3, r4, r5, pc}
 8004438:	b118      	cbz	r0, 8004442 <_fflush_r+0x1a>
 800443a:	6983      	ldr	r3, [r0, #24]
 800443c:	b90b      	cbnz	r3, 8004442 <_fflush_r+0x1a>
 800443e:	f7ff f8f3 	bl	8003628 <__sinit>
 8004442:	4b14      	ldr	r3, [pc, #80]	; (8004494 <_fflush_r+0x6c>)
 8004444:	429c      	cmp	r4, r3
 8004446:	d11b      	bne.n	8004480 <_fflush_r+0x58>
 8004448:	686c      	ldr	r4, [r5, #4]
 800444a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d0ef      	beq.n	8004432 <_fflush_r+0xa>
 8004452:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004454:	07d0      	lsls	r0, r2, #31
 8004456:	d404      	bmi.n	8004462 <_fflush_r+0x3a>
 8004458:	0599      	lsls	r1, r3, #22
 800445a:	d402      	bmi.n	8004462 <_fflush_r+0x3a>
 800445c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800445e:	f7ff f981 	bl	8003764 <__retarget_lock_acquire_recursive>
 8004462:	4628      	mov	r0, r5
 8004464:	4621      	mov	r1, r4
 8004466:	f7ff ff59 	bl	800431c <__sflush_r>
 800446a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800446c:	4605      	mov	r5, r0
 800446e:	07da      	lsls	r2, r3, #31
 8004470:	d4e0      	bmi.n	8004434 <_fflush_r+0xc>
 8004472:	89a3      	ldrh	r3, [r4, #12]
 8004474:	059b      	lsls	r3, r3, #22
 8004476:	d4dd      	bmi.n	8004434 <_fflush_r+0xc>
 8004478:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800447a:	f7ff f974 	bl	8003766 <__retarget_lock_release_recursive>
 800447e:	e7d9      	b.n	8004434 <_fflush_r+0xc>
 8004480:	4b05      	ldr	r3, [pc, #20]	; (8004498 <_fflush_r+0x70>)
 8004482:	429c      	cmp	r4, r3
 8004484:	d101      	bne.n	800448a <_fflush_r+0x62>
 8004486:	68ac      	ldr	r4, [r5, #8]
 8004488:	e7df      	b.n	800444a <_fflush_r+0x22>
 800448a:	4b04      	ldr	r3, [pc, #16]	; (800449c <_fflush_r+0x74>)
 800448c:	429c      	cmp	r4, r3
 800448e:	bf08      	it	eq
 8004490:	68ec      	ldreq	r4, [r5, #12]
 8004492:	e7da      	b.n	800444a <_fflush_r+0x22>
 8004494:	080047e0 	.word	0x080047e0
 8004498:	08004800 	.word	0x08004800
 800449c:	080047c0 	.word	0x080047c0

080044a0 <_lseek_r>:
 80044a0:	b538      	push	{r3, r4, r5, lr}
 80044a2:	4604      	mov	r4, r0
 80044a4:	4608      	mov	r0, r1
 80044a6:	4611      	mov	r1, r2
 80044a8:	2200      	movs	r2, #0
 80044aa:	4d05      	ldr	r5, [pc, #20]	; (80044c0 <_lseek_r+0x20>)
 80044ac:	602a      	str	r2, [r5, #0]
 80044ae:	461a      	mov	r2, r3
 80044b0:	f7fc fb53 	bl	8000b5a <_lseek>
 80044b4:	1c43      	adds	r3, r0, #1
 80044b6:	d102      	bne.n	80044be <_lseek_r+0x1e>
 80044b8:	682b      	ldr	r3, [r5, #0]
 80044ba:	b103      	cbz	r3, 80044be <_lseek_r+0x1e>
 80044bc:	6023      	str	r3, [r4, #0]
 80044be:	bd38      	pop	{r3, r4, r5, pc}
 80044c0:	200001e8 	.word	0x200001e8

080044c4 <__swhatbuf_r>:
 80044c4:	b570      	push	{r4, r5, r6, lr}
 80044c6:	460e      	mov	r6, r1
 80044c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80044cc:	4614      	mov	r4, r2
 80044ce:	2900      	cmp	r1, #0
 80044d0:	461d      	mov	r5, r3
 80044d2:	b096      	sub	sp, #88	; 0x58
 80044d4:	da07      	bge.n	80044e6 <__swhatbuf_r+0x22>
 80044d6:	2300      	movs	r3, #0
 80044d8:	602b      	str	r3, [r5, #0]
 80044da:	89b3      	ldrh	r3, [r6, #12]
 80044dc:	061a      	lsls	r2, r3, #24
 80044de:	d410      	bmi.n	8004502 <__swhatbuf_r+0x3e>
 80044e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80044e4:	e00e      	b.n	8004504 <__swhatbuf_r+0x40>
 80044e6:	466a      	mov	r2, sp
 80044e8:	f000 f916 	bl	8004718 <_fstat_r>
 80044ec:	2800      	cmp	r0, #0
 80044ee:	dbf2      	blt.n	80044d6 <__swhatbuf_r+0x12>
 80044f0:	9a01      	ldr	r2, [sp, #4]
 80044f2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80044f6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80044fa:	425a      	negs	r2, r3
 80044fc:	415a      	adcs	r2, r3
 80044fe:	602a      	str	r2, [r5, #0]
 8004500:	e7ee      	b.n	80044e0 <__swhatbuf_r+0x1c>
 8004502:	2340      	movs	r3, #64	; 0x40
 8004504:	2000      	movs	r0, #0
 8004506:	6023      	str	r3, [r4, #0]
 8004508:	b016      	add	sp, #88	; 0x58
 800450a:	bd70      	pop	{r4, r5, r6, pc}

0800450c <__smakebuf_r>:
 800450c:	898b      	ldrh	r3, [r1, #12]
 800450e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004510:	079d      	lsls	r5, r3, #30
 8004512:	4606      	mov	r6, r0
 8004514:	460c      	mov	r4, r1
 8004516:	d507      	bpl.n	8004528 <__smakebuf_r+0x1c>
 8004518:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800451c:	6023      	str	r3, [r4, #0]
 800451e:	6123      	str	r3, [r4, #16]
 8004520:	2301      	movs	r3, #1
 8004522:	6163      	str	r3, [r4, #20]
 8004524:	b002      	add	sp, #8
 8004526:	bd70      	pop	{r4, r5, r6, pc}
 8004528:	466a      	mov	r2, sp
 800452a:	ab01      	add	r3, sp, #4
 800452c:	f7ff ffca 	bl	80044c4 <__swhatbuf_r>
 8004530:	9900      	ldr	r1, [sp, #0]
 8004532:	4605      	mov	r5, r0
 8004534:	4630      	mov	r0, r6
 8004536:	f7ff f917 	bl	8003768 <_malloc_r>
 800453a:	b948      	cbnz	r0, 8004550 <__smakebuf_r+0x44>
 800453c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004540:	059a      	lsls	r2, r3, #22
 8004542:	d4ef      	bmi.n	8004524 <__smakebuf_r+0x18>
 8004544:	f023 0303 	bic.w	r3, r3, #3
 8004548:	f043 0302 	orr.w	r3, r3, #2
 800454c:	81a3      	strh	r3, [r4, #12]
 800454e:	e7e3      	b.n	8004518 <__smakebuf_r+0xc>
 8004550:	4b0d      	ldr	r3, [pc, #52]	; (8004588 <__smakebuf_r+0x7c>)
 8004552:	62b3      	str	r3, [r6, #40]	; 0x28
 8004554:	89a3      	ldrh	r3, [r4, #12]
 8004556:	6020      	str	r0, [r4, #0]
 8004558:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800455c:	81a3      	strh	r3, [r4, #12]
 800455e:	9b00      	ldr	r3, [sp, #0]
 8004560:	6120      	str	r0, [r4, #16]
 8004562:	6163      	str	r3, [r4, #20]
 8004564:	9b01      	ldr	r3, [sp, #4]
 8004566:	b15b      	cbz	r3, 8004580 <__smakebuf_r+0x74>
 8004568:	4630      	mov	r0, r6
 800456a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800456e:	f000 f8e5 	bl	800473c <_isatty_r>
 8004572:	b128      	cbz	r0, 8004580 <__smakebuf_r+0x74>
 8004574:	89a3      	ldrh	r3, [r4, #12]
 8004576:	f023 0303 	bic.w	r3, r3, #3
 800457a:	f043 0301 	orr.w	r3, r3, #1
 800457e:	81a3      	strh	r3, [r4, #12]
 8004580:	89a0      	ldrh	r0, [r4, #12]
 8004582:	4305      	orrs	r5, r0
 8004584:	81a5      	strh	r5, [r4, #12]
 8004586:	e7cd      	b.n	8004524 <__smakebuf_r+0x18>
 8004588:	080035c1 	.word	0x080035c1

0800458c <memchr>:
 800458c:	4603      	mov	r3, r0
 800458e:	b510      	push	{r4, lr}
 8004590:	b2c9      	uxtb	r1, r1
 8004592:	4402      	add	r2, r0
 8004594:	4293      	cmp	r3, r2
 8004596:	4618      	mov	r0, r3
 8004598:	d101      	bne.n	800459e <memchr+0x12>
 800459a:	2000      	movs	r0, #0
 800459c:	e003      	b.n	80045a6 <memchr+0x1a>
 800459e:	7804      	ldrb	r4, [r0, #0]
 80045a0:	3301      	adds	r3, #1
 80045a2:	428c      	cmp	r4, r1
 80045a4:	d1f6      	bne.n	8004594 <memchr+0x8>
 80045a6:	bd10      	pop	{r4, pc}

080045a8 <memcpy>:
 80045a8:	440a      	add	r2, r1
 80045aa:	4291      	cmp	r1, r2
 80045ac:	f100 33ff 	add.w	r3, r0, #4294967295
 80045b0:	d100      	bne.n	80045b4 <memcpy+0xc>
 80045b2:	4770      	bx	lr
 80045b4:	b510      	push	{r4, lr}
 80045b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80045ba:	4291      	cmp	r1, r2
 80045bc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80045c0:	d1f9      	bne.n	80045b6 <memcpy+0xe>
 80045c2:	bd10      	pop	{r4, pc}

080045c4 <memmove>:
 80045c4:	4288      	cmp	r0, r1
 80045c6:	b510      	push	{r4, lr}
 80045c8:	eb01 0402 	add.w	r4, r1, r2
 80045cc:	d902      	bls.n	80045d4 <memmove+0x10>
 80045ce:	4284      	cmp	r4, r0
 80045d0:	4623      	mov	r3, r4
 80045d2:	d807      	bhi.n	80045e4 <memmove+0x20>
 80045d4:	1e43      	subs	r3, r0, #1
 80045d6:	42a1      	cmp	r1, r4
 80045d8:	d008      	beq.n	80045ec <memmove+0x28>
 80045da:	f811 2b01 	ldrb.w	r2, [r1], #1
 80045de:	f803 2f01 	strb.w	r2, [r3, #1]!
 80045e2:	e7f8      	b.n	80045d6 <memmove+0x12>
 80045e4:	4601      	mov	r1, r0
 80045e6:	4402      	add	r2, r0
 80045e8:	428a      	cmp	r2, r1
 80045ea:	d100      	bne.n	80045ee <memmove+0x2a>
 80045ec:	bd10      	pop	{r4, pc}
 80045ee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80045f2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80045f6:	e7f7      	b.n	80045e8 <memmove+0x24>

080045f8 <__malloc_lock>:
 80045f8:	4801      	ldr	r0, [pc, #4]	; (8004600 <__malloc_lock+0x8>)
 80045fa:	f7ff b8b3 	b.w	8003764 <__retarget_lock_acquire_recursive>
 80045fe:	bf00      	nop
 8004600:	200001e0 	.word	0x200001e0

08004604 <__malloc_unlock>:
 8004604:	4801      	ldr	r0, [pc, #4]	; (800460c <__malloc_unlock+0x8>)
 8004606:	f7ff b8ae 	b.w	8003766 <__retarget_lock_release_recursive>
 800460a:	bf00      	nop
 800460c:	200001e0 	.word	0x200001e0

08004610 <_free_r>:
 8004610:	b538      	push	{r3, r4, r5, lr}
 8004612:	4605      	mov	r5, r0
 8004614:	2900      	cmp	r1, #0
 8004616:	d043      	beq.n	80046a0 <_free_r+0x90>
 8004618:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800461c:	1f0c      	subs	r4, r1, #4
 800461e:	2b00      	cmp	r3, #0
 8004620:	bfb8      	it	lt
 8004622:	18e4      	addlt	r4, r4, r3
 8004624:	f7ff ffe8 	bl	80045f8 <__malloc_lock>
 8004628:	4a1e      	ldr	r2, [pc, #120]	; (80046a4 <_free_r+0x94>)
 800462a:	6813      	ldr	r3, [r2, #0]
 800462c:	4610      	mov	r0, r2
 800462e:	b933      	cbnz	r3, 800463e <_free_r+0x2e>
 8004630:	6063      	str	r3, [r4, #4]
 8004632:	6014      	str	r4, [r2, #0]
 8004634:	4628      	mov	r0, r5
 8004636:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800463a:	f7ff bfe3 	b.w	8004604 <__malloc_unlock>
 800463e:	42a3      	cmp	r3, r4
 8004640:	d90a      	bls.n	8004658 <_free_r+0x48>
 8004642:	6821      	ldr	r1, [r4, #0]
 8004644:	1862      	adds	r2, r4, r1
 8004646:	4293      	cmp	r3, r2
 8004648:	bf01      	itttt	eq
 800464a:	681a      	ldreq	r2, [r3, #0]
 800464c:	685b      	ldreq	r3, [r3, #4]
 800464e:	1852      	addeq	r2, r2, r1
 8004650:	6022      	streq	r2, [r4, #0]
 8004652:	6063      	str	r3, [r4, #4]
 8004654:	6004      	str	r4, [r0, #0]
 8004656:	e7ed      	b.n	8004634 <_free_r+0x24>
 8004658:	461a      	mov	r2, r3
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	b10b      	cbz	r3, 8004662 <_free_r+0x52>
 800465e:	42a3      	cmp	r3, r4
 8004660:	d9fa      	bls.n	8004658 <_free_r+0x48>
 8004662:	6811      	ldr	r1, [r2, #0]
 8004664:	1850      	adds	r0, r2, r1
 8004666:	42a0      	cmp	r0, r4
 8004668:	d10b      	bne.n	8004682 <_free_r+0x72>
 800466a:	6820      	ldr	r0, [r4, #0]
 800466c:	4401      	add	r1, r0
 800466e:	1850      	adds	r0, r2, r1
 8004670:	4283      	cmp	r3, r0
 8004672:	6011      	str	r1, [r2, #0]
 8004674:	d1de      	bne.n	8004634 <_free_r+0x24>
 8004676:	6818      	ldr	r0, [r3, #0]
 8004678:	685b      	ldr	r3, [r3, #4]
 800467a:	4401      	add	r1, r0
 800467c:	6011      	str	r1, [r2, #0]
 800467e:	6053      	str	r3, [r2, #4]
 8004680:	e7d8      	b.n	8004634 <_free_r+0x24>
 8004682:	d902      	bls.n	800468a <_free_r+0x7a>
 8004684:	230c      	movs	r3, #12
 8004686:	602b      	str	r3, [r5, #0]
 8004688:	e7d4      	b.n	8004634 <_free_r+0x24>
 800468a:	6820      	ldr	r0, [r4, #0]
 800468c:	1821      	adds	r1, r4, r0
 800468e:	428b      	cmp	r3, r1
 8004690:	bf01      	itttt	eq
 8004692:	6819      	ldreq	r1, [r3, #0]
 8004694:	685b      	ldreq	r3, [r3, #4]
 8004696:	1809      	addeq	r1, r1, r0
 8004698:	6021      	streq	r1, [r4, #0]
 800469a:	6063      	str	r3, [r4, #4]
 800469c:	6054      	str	r4, [r2, #4]
 800469e:	e7c9      	b.n	8004634 <_free_r+0x24>
 80046a0:	bd38      	pop	{r3, r4, r5, pc}
 80046a2:	bf00      	nop
 80046a4:	20000090 	.word	0x20000090

080046a8 <_realloc_r>:
 80046a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046aa:	4607      	mov	r7, r0
 80046ac:	4614      	mov	r4, r2
 80046ae:	460e      	mov	r6, r1
 80046b0:	b921      	cbnz	r1, 80046bc <_realloc_r+0x14>
 80046b2:	4611      	mov	r1, r2
 80046b4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80046b8:	f7ff b856 	b.w	8003768 <_malloc_r>
 80046bc:	b922      	cbnz	r2, 80046c8 <_realloc_r+0x20>
 80046be:	f7ff ffa7 	bl	8004610 <_free_r>
 80046c2:	4625      	mov	r5, r4
 80046c4:	4628      	mov	r0, r5
 80046c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80046c8:	f000 f848 	bl	800475c <_malloc_usable_size_r>
 80046cc:	42a0      	cmp	r0, r4
 80046ce:	d20f      	bcs.n	80046f0 <_realloc_r+0x48>
 80046d0:	4621      	mov	r1, r4
 80046d2:	4638      	mov	r0, r7
 80046d4:	f7ff f848 	bl	8003768 <_malloc_r>
 80046d8:	4605      	mov	r5, r0
 80046da:	2800      	cmp	r0, #0
 80046dc:	d0f2      	beq.n	80046c4 <_realloc_r+0x1c>
 80046de:	4631      	mov	r1, r6
 80046e0:	4622      	mov	r2, r4
 80046e2:	f7ff ff61 	bl	80045a8 <memcpy>
 80046e6:	4631      	mov	r1, r6
 80046e8:	4638      	mov	r0, r7
 80046ea:	f7ff ff91 	bl	8004610 <_free_r>
 80046ee:	e7e9      	b.n	80046c4 <_realloc_r+0x1c>
 80046f0:	4635      	mov	r5, r6
 80046f2:	e7e7      	b.n	80046c4 <_realloc_r+0x1c>

080046f4 <_read_r>:
 80046f4:	b538      	push	{r3, r4, r5, lr}
 80046f6:	4604      	mov	r4, r0
 80046f8:	4608      	mov	r0, r1
 80046fa:	4611      	mov	r1, r2
 80046fc:	2200      	movs	r2, #0
 80046fe:	4d05      	ldr	r5, [pc, #20]	; (8004714 <_read_r+0x20>)
 8004700:	602a      	str	r2, [r5, #0]
 8004702:	461a      	mov	r2, r3
 8004704:	f7fc f9cc 	bl	8000aa0 <_read>
 8004708:	1c43      	adds	r3, r0, #1
 800470a:	d102      	bne.n	8004712 <_read_r+0x1e>
 800470c:	682b      	ldr	r3, [r5, #0]
 800470e:	b103      	cbz	r3, 8004712 <_read_r+0x1e>
 8004710:	6023      	str	r3, [r4, #0]
 8004712:	bd38      	pop	{r3, r4, r5, pc}
 8004714:	200001e8 	.word	0x200001e8

08004718 <_fstat_r>:
 8004718:	b538      	push	{r3, r4, r5, lr}
 800471a:	2300      	movs	r3, #0
 800471c:	4d06      	ldr	r5, [pc, #24]	; (8004738 <_fstat_r+0x20>)
 800471e:	4604      	mov	r4, r0
 8004720:	4608      	mov	r0, r1
 8004722:	4611      	mov	r1, r2
 8004724:	602b      	str	r3, [r5, #0]
 8004726:	f7fc f9ff 	bl	8000b28 <_fstat>
 800472a:	1c43      	adds	r3, r0, #1
 800472c:	d102      	bne.n	8004734 <_fstat_r+0x1c>
 800472e:	682b      	ldr	r3, [r5, #0]
 8004730:	b103      	cbz	r3, 8004734 <_fstat_r+0x1c>
 8004732:	6023      	str	r3, [r4, #0]
 8004734:	bd38      	pop	{r3, r4, r5, pc}
 8004736:	bf00      	nop
 8004738:	200001e8 	.word	0x200001e8

0800473c <_isatty_r>:
 800473c:	b538      	push	{r3, r4, r5, lr}
 800473e:	2300      	movs	r3, #0
 8004740:	4d05      	ldr	r5, [pc, #20]	; (8004758 <_isatty_r+0x1c>)
 8004742:	4604      	mov	r4, r0
 8004744:	4608      	mov	r0, r1
 8004746:	602b      	str	r3, [r5, #0]
 8004748:	f7fc f9fd 	bl	8000b46 <_isatty>
 800474c:	1c43      	adds	r3, r0, #1
 800474e:	d102      	bne.n	8004756 <_isatty_r+0x1a>
 8004750:	682b      	ldr	r3, [r5, #0]
 8004752:	b103      	cbz	r3, 8004756 <_isatty_r+0x1a>
 8004754:	6023      	str	r3, [r4, #0]
 8004756:	bd38      	pop	{r3, r4, r5, pc}
 8004758:	200001e8 	.word	0x200001e8

0800475c <_malloc_usable_size_r>:
 800475c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004760:	1f18      	subs	r0, r3, #4
 8004762:	2b00      	cmp	r3, #0
 8004764:	bfbc      	itt	lt
 8004766:	580b      	ldrlt	r3, [r1, r0]
 8004768:	18c0      	addlt	r0, r0, r3
 800476a:	4770      	bx	lr

0800476c <_init>:
 800476c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800476e:	bf00      	nop
 8004770:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004772:	bc08      	pop	{r3}
 8004774:	469e      	mov	lr, r3
 8004776:	4770      	bx	lr

08004778 <_fini>:
 8004778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800477a:	bf00      	nop
 800477c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800477e:	bc08      	pop	{r3}
 8004780:	469e      	mov	lr, r3
 8004782:	4770      	bx	lr
