0 Level 1 data cache misses
1 Level 1 instruction cache misses
2 Level 2 data cache misses
3 Level 2 instruction cache misses
4 Level 1 cache misses
5 Level 2 cache misses
6 Level 3 cache misses
7 Level 3 load misses
8 Data translation lookaside buffer misses
9 Instruction translation lookaside buffer misses
10 Total translation lookaside buffer misses
11 Level 1 load misses
12 Level 1 store misses
13 Level 2 load misses
14 Level 2 store misses
15 Unconditional branch instructions
16 Conditional branch instructions
17 Conditional branch instructions taken
18 Conditional branch instructions not taken
19 Conditional branch instructions mispredicted
20 Conditional branch instructions correctly predicted
21 Instructions issued
22 Instructions completed
23 Floating point instructions
24 Load instructions
25 Store instructions
26 Branch instructions
27 Cycles stalled on any resource
28 Total cycles
29 Load/store instructions completed
30 Level 1 data cache hits
31 Level 2 data cache hits
32 Level 1 data cache accesses
33 Level 2 data cache accesses
34 Level 3 data cache accesses
35 Level 1 data cache reads
36 Level 2 data cache reads
37 Level 3 data cache reads
38 Level 1 data cache writes
39 Level 2 data cache writes
40 Level 3 data cache writes
41 Level 1 instruction cache hits
42 Level 2 instruction cache hits
43 Level 1 instruction cache accesses
44 Level 2 instruction cache accesses
45 Level 3 instruction cache accesses
46 Level 1 instruction cache reads
47 Level 2 instruction cache reads
48 Level 3 instruction cache reads
49 Level 2 total cache hits
50 Level 1 total cache accesses
51 Level 2 total cache accesses
52 Level 3 total cache accesses
53 Level 1 total cache reads
54 Level 2 total cache reads
55 Level 3 total cache reads
56 Level 2 total cache writes
57 Level 3 total cache writes
58 Floating point operations
59 Floating point operations; optimized to count scaled single precision vector operations
60 Floating point operations; optimized to count scaled double precision vector operations
61 Single precision vector/SIMD instructions
62 Double precision vector/SIMD instructions
63 Reference clock cycles
