WEBVTT
Kind: captions
Language: en

00:00:00.000 --> 00:00:02.480 

how's<00:00:00.450> it<00:00:00.539> going<00:00:00.630> J<00:00:00.989> to<00:00:01.020> hound<00:00:01.260> you<00:00:01.350> again<00:00:01.680> HTR

00:00:02.480 --> 00:00:02.490 
how's it going J to hound you again HTR

00:00:02.490 --> 00:00:04.340 
how's it going J to hound you again HTR
hot<00:00:02.879> tech<00:00:03.090> reviews<00:00:03.449> net<00:00:03.899> so<00:00:04.110> they'll<00:00:04.259> be

00:00:04.340 --> 00:00:04.350 
hot tech reviews net so they'll be

00:00:04.350 --> 00:00:07.880 
hot tech reviews net so they'll be
checking<00:00:04.529> out<00:00:04.830> the<00:00:05.100> intel<00:00:05.879> core<00:00:06.240> i7<00:00:06.890> processor

00:00:07.880 --> 00:00:07.890 
checking out the intel core i7 processor

00:00:07.890 --> 00:00:21.320 
checking out the intel core i7 processor
it's<00:00:08.010> the<00:00:08.220> 950<00:00:09.889> recording

00:00:21.320 --> 00:00:21.330 

00:00:21.330 --> 00:00:23.490 

check<00:00:22.330> that<00:00:22.480> might<00:00:22.690> make<00:00:22.900> sure<00:00:23.110> the<00:00:23.260> sound

00:00:23.490 --> 00:00:23.500 
check that might make sure the sound

00:00:23.500 --> 00:00:32.400 
check that might make sure the sound
right<00:00:23.740> boy

00:00:32.400 --> 00:00:32.410 

00:00:32.410 --> 00:00:37.799 

I<00:00:35.200> said<00:00:36.200> we<00:00:36.290> got<00:00:36.410> one<00:00:36.559> of<00:00:36.650> the<00:00:36.710> Intel<00:00:37.100> Core<00:00:37.520> i7

00:00:37.799 --> 00:00:37.809 
I said we got one of the Intel Core i7

00:00:37.809 --> 00:00:42.070 
I said we got one of the Intel Core i7
950<00:00:38.809> s<00:00:39.050> here<00:00:39.580> intel<00:00:40.580> core<00:00:40.610> i7<00:00:41.000> boasts<00:00:41.870> most

00:00:42.070 --> 00:00:42.080 
950 s here intel core i7 boasts most

00:00:42.080 --> 00:00:43.930 
950 s here intel core i7 boasts most
significant<00:00:42.590> architectural<00:00:43.129> change<00:00:43.670> in<00:00:43.850> the

00:00:43.930 --> 00:00:43.940 
significant architectural change in the

00:00:43.940 --> 00:00:46.810 
significant architectural change in the
x86<00:00:44.390> architecture<00:00:44.540> in<00:00:45.080> 13<00:00:45.530> years<00:00:45.820> they

00:00:46.810 --> 00:00:46.820 
x86 architecture in 13 years they

00:00:46.820 --> 00:00:49.290 
x86 architecture in 13 years they
completely<00:00:47.180> reinvented<00:00:48.019> their<00:00:48.140> CPU<00:00:48.650> design

00:00:49.290 --> 00:00:49.300 
completely reinvented their CPU design

00:00:49.300 --> 00:00:51.549 
completely reinvented their CPU design
removing<00:00:50.300> the<00:00:50.390> antiquated<00:00:50.660> frontside<00:00:51.199> bus

00:00:51.549 --> 00:00:51.559 
removing the antiquated frontside bus

00:00:51.559 --> 00:00:53.710 
removing the antiquated frontside bus
and<00:00:52.070> are<00:00:52.280> placing<00:00:52.730> with<00:00:52.879> the<00:00:53.000> new<00:00:53.180> intel

00:00:53.710 --> 00:00:53.720 
and are placing with the new intel

00:00:53.720 --> 00:00:56.229 
and are placing with the new intel
quickpath<00:00:53.960> interconnect<00:00:54.879> it's<00:00:55.879> all<00:00:56.090> so<00:00:56.210> new

00:00:56.229 --> 00:00:56.239 
quickpath interconnect it's all so new

00:00:56.239 --> 00:00:58.030 
quickpath interconnect it's all so new
the<00:00:56.420> core<00:00:56.570> i7<00:00:57.080> line<00:00:57.230> is<00:00:57.440> the<00:00:57.590> integrated

00:00:58.030 --> 00:00:58.040 
the core i7 line is the integrated

00:00:58.040 --> 00:00:59.500 
the core i7 line is the integrated
memory<00:00:58.129> controller<00:00:58.280> supporting<00:00:58.940> triple

00:00:59.500 --> 00:00:59.510 
memory controller supporting triple

00:00:59.510 --> 00:01:01.539 
memory controller supporting triple
channel<00:00:59.839> ddr3<00:01:00.409> memory<00:01:00.830> allowing<00:01:01.190> for<00:01:01.400> more

00:01:01.539 --> 00:01:01.549 
channel ddr3 memory allowing for more

00:01:01.549 --> 00:01:04.030 
channel ddr3 memory allowing for more
maximum<00:01:02.089> memory<00:01:02.299> up<00:01:03.170> to<00:01:03.440> twenty<00:01:03.830> four

00:01:04.030 --> 00:01:04.040 
maximum memory up to twenty four

00:01:04.040 --> 00:01:06.010 
maximum memory up to twenty four
gigabytes<00:01:04.460> on<00:01:04.670> some<00:01:04.879> boards<00:01:05.210> and<00:01:05.449> that's<00:01:05.960> a

00:01:06.010 --> 00:01:06.020 
gigabytes on some boards and that's a

00:01:06.020 --> 00:01:08.860 
gigabytes on some boards and that's a
lot<00:01:06.229> of<00:01:06.260> memory<00:01:06.790> faster<00:01:07.790> access<00:01:07.970> times<00:01:08.510> and

00:01:08.860 --> 00:01:08.870 
lot of memory faster access times and

00:01:08.870 --> 00:01:11.740 
lot of memory faster access times and
located<00:01:09.830> directly<00:01:10.010> on<00:01:10.190> the<00:01:10.340> CPU<00:01:10.729> dies<00:01:10.880> 256

00:01:11.740 --> 00:01:11.750 
located directly on the CPU dies 256

00:01:11.750 --> 00:01:14.080 
located directly on the CPU dies 256
kilobytes<00:01:11.900> per<00:01:12.260> core<00:01:12.680> of<00:01:12.890> l2<00:01:13.310> cache<00:01:13.610> and<00:01:13.909> 8

00:01:14.080 --> 00:01:14.090 
kilobytes per core of l2 cache and 8

00:01:14.090 --> 00:01:16.270 
kilobytes per core of l2 cache and 8
megabytes<00:01:14.420> of<00:01:14.780> l3<00:01:14.990> cache<00:01:15.290> shared<00:01:15.799> across<00:01:15.979> all

00:01:16.270 --> 00:01:16.280 
megabytes of l3 cache shared across all

00:01:16.280 --> 00:01:18.700 
megabytes of l3 cache shared across all
four<00:01:16.670> cores<00:01:16.970> this<00:01:17.960> means<00:01:18.140> the<00:01:18.229> CPU<00:01:18.500> can<00:01:18.619> do

00:01:18.700 --> 00:01:18.710 
four cores this means the CPU can do

00:01:18.710 --> 00:01:20.200 
four cores this means the CPU can do
more<00:01:18.890> without<00:01:18.979> having<00:01:19.430> to<00:01:19.549> access<00:01:19.880> the<00:01:20.030> main

00:01:20.200 --> 00:01:20.210 
more without having to access the main

00:01:20.210 --> 00:01:21.730 
more without having to access the main
memory<00:01:20.540> as<00:01:20.869> further<00:01:21.229> increases<00:01:21.650> the

00:01:21.730 --> 00:01:21.740 
memory as further increases the

00:01:21.740 --> 00:01:23.680 
memory as further increases the
performance<00:01:21.890> now<00:01:22.729> the<00:01:22.790> CPU<00:01:23.150> comes<00:01:23.420> with<00:01:23.659> a

00:01:23.680 --> 00:01:23.690 
performance now the CPU comes with a

00:01:23.690 --> 00:01:26.649 
performance now the CPU comes with a
stock<00:01:24.619> heatsink<00:01:24.860> in<00:01:25.250> the<00:01:25.369> box<00:01:25.610> this<00:01:26.240> is<00:01:26.420> fine

00:01:26.649 --> 00:01:26.659 
stock heatsink in the box this is fine

00:01:26.659 --> 00:01:29.890 
stock heatsink in the box this is fine
for<00:01:27.670> regular<00:01:28.670> users<00:01:29.090> but<00:01:29.570> if<00:01:29.659> you're<00:01:29.750> going<00:01:29.840> to

00:01:29.890 --> 00:01:29.900 
for regular users but if you're going to

00:01:29.900 --> 00:01:31.630 
for regular users but if you're going to
overclock<00:01:30.410> I'd<00:01:30.560> recommend<00:01:30.860> upgrading<00:01:31.160> to<00:01:31.490> a

00:01:31.630 --> 00:01:31.640 
overclock I'd recommend upgrading to a

00:01:31.640 --> 00:01:36.400 
overclock I'd recommend upgrading to a
bigger<00:01:32.390> heatsink<00:01:32.960> more<00:01:33.830> fans<00:01:35.110> that's<00:01:36.110> pretty

00:01:36.400 --> 00:01:36.410 
bigger heatsink more fans that's pretty

00:01:36.410 --> 00:01:39.970 
bigger heatsink more fans that's pretty
much<00:01:36.530> it<00:01:36.590> it's<00:01:37.010> a<00:01:37.190> quad<00:01:37.850> core<00:01:38.150> of<00:01:38.240> course<00:01:38.980> it's

00:01:39.970 --> 00:01:39.980 
much it it's a quad core of course it's

00:01:39.980 --> 00:01:42.250 
much it it's a quad core of course it's
got<00:01:40.340> the<00:01:40.580> hyper-threading<00:01:41.240> technology<00:01:41.270> and

00:01:42.250 --> 00:01:42.260 
got the hyper-threading technology and

00:01:42.260 --> 00:01:44.590 
got the hyper-threading technology and
it's<00:01:42.680> just<00:01:42.860> a<00:01:42.920> great<00:01:43.070> arm<00:01:43.400> processor<00:01:44.060> will<00:01:44.480> get

00:01:44.590 --> 00:01:44.600 
it's just a great arm processor will get

00:01:44.600 --> 00:01:58.770 
it's just a great arm processor will get
very<00:01:44.810> build<00:01:45.020> a<00:01:45.050> computer<00:01:45.230> with<00:01:45.410> it<00:01:45.470> right<00:01:45.560> now

00:01:58.770 --> 00:01:58.780 

00:01:58.780 --> 00:02:01.140 

hey<00:01:59.619> how's<00:01:59.860> it<00:01:59.890> going<00:02:00.190> JD<00:02:00.400> hangout<00:02:00.700> you<00:02:00.850> hot

00:02:01.140 --> 00:02:01.150 
hey how's it going JD hangout you hot

00:02:01.150 --> 00:02:05.160 
hey how's it going JD hangout you hot
tech<00:02:01.360> reviews<00:02:01.750> nut<00:02:02.400> I'm<00:02:03.400> good<00:02:03.790> dot<00:02:04.540> not<00:02:04.840> good

00:02:05.160 --> 00:02:05.170 
tech reviews nut I'm good dot not good

00:02:05.170 --> 00:02:09.570 
tech reviews nut I'm good dot not good
hey<00:02:06.130> boats<00:02:07.030> and<00:02:07.330> hoes

