Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: MPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MPU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MPU"
Output Format                      : NGC
Target Device                      : xc3s400-4-ft256

---- Source Options
Top Module Name                    : MPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/7181462/Google Drive/School/CENG342/MIPSprocess/MIPS_Processor/type_file.vhd" in Library work.
Architecture types of Entity types is up to date.
Compiling vhdl file "C:/Users/7181462/Google Drive/School/CENG342/MIPSprocess/MIPS_Processor/ALU.vhd" in Library work.
Entity <alu> compiled.
Entity <alu> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/7181462/Google Drive/School/CENG342/MIPSprocess/MIPS_Processor/debounce.vhd" in Library work.
Architecture behavioral of Entity debounce is up to date.
Compiling vhdl file "C:/Users/7181462/Google Drive/School/CENG342/MIPSprocess/MIPS_Processor/MPU.vhd" in Library work.
Entity <mpu> compiled.
Entity <mpu> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <MPU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <debounce> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <MPU> in library <work> (Architecture <behavioral>).
Entity <MPU> analyzed. Unit <MPU> generated.

Analyzing Entity <ALU> in library <work> (Architecture <Behavioral>).
WARNING:Xst:819 - "C:/Users/7181462/Google Drive/School/CENG342/MIPSprocess/MIPS_Processor/ALU.vhd" line 48: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <result_reg>
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <debounce> in library <work> (Architecture <Behavioral>).
Entity <debounce> analyzed. Unit <debounce> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ALU>.
    Related source file is "C:/Users/7181462/Google Drive/School/CENG342/MIPSprocess/MIPS_Processor/ALU.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 14                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 32-bit latch for signal <result>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <result_next>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 1-bit register for signal <ready_tick>.
    Found 1-bit register for signal <done_tick>.
    Found 32-bit 32-to-1 multiplexer for signal <registers$mux0000> created at line 84.
    Found 32-bit 32-to-1 multiplexer for signal <registers$mux0001> created at line 84.
    Found 32-bit addsub for signal <result_next$addsub0000>.
    Found 32-bit comparator equal for signal <result_next$cmp_eq0000> created at line 101.
    Found 32-bit register for signal <result_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  34 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  64 Multiplexer(s).
Unit <ALU> synthesized.


Synthesizing Unit <debounce>.
    Related source file is "C:/Users/7181462/Google Drive/School/CENG342/MIPSprocess/MIPS_Processor/debounce.vhd".
    Found finite state machine <FSM_1> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 22                                             |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | zero                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 19-bit up counter for signal <q_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
Unit <debounce> synthesized.


Synthesizing Unit <MPU>.
    Related source file is "C:/Users/7181462/Google Drive/School/CENG342/MIPSprocess/MIPS_Processor/MPU.vhd".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <disp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 36                                             |
    | Inputs             | 3                                              |
    | Outputs            | 18                                             |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | load1                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 32-bit latch for signal <pc_next>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <displayResult_next>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_next_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_next_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_next_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_next_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_next_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_next_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_next_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_next_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_next_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_next_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_next_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_next_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_next_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_next_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_next_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_next_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_next_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_next_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_next_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_next_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_next_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_next_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_next_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_next_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_next_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_next_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_next_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_next_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_next_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_next_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_next_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <reg_next_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <instruction_reg_next>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_op>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <displayOut_next>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 8-bit register for signal <displayOut>.
    Found 32-bit register for signal <displayResult>.
    Found 32-bit register for signal <instruction_reg>.
    Found 32-bit register for signal <pc>.
    Found 32-bit adder for signal <pc_next$add0000> created at line 137.
    Found 1024-bit register for signal <reg>.
INFO:Xst:738 - HDL ADVISOR - 1024 flip-flops were inferred for signal <reg>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 1128 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <MPU> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
# Counters                                             : 1
 19-bit up counter                                     : 1
# Registers                                            : 39
 1-bit register                                        : 2
 32-bit register                                       : 36
 8-bit register                                        : 1
# Latches                                              : 39
 1-bit latch                                           : 1
 32-bit latch                                          : 37
 8-bit latch                                           : 1
# Comparators                                          : 1
 32-bit comparator equal                               : 1
# Multiplexers                                         : 2
 32-bit 32-to-1 multiplexer                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:5]> with user encoding.
------------------------
 State      | Encoding
------------------------
 load1      | 00000
 load1_wait | 00001
 load2      | 00010
 load2_wait | 00011
 load3      | 00100
 load3_wait | 00101
 load4      | 00110
 load4_wait | 00111
 op         | 01000
 op_wait    | 01001
 disp1      | 01010
 disp1_wait | 01011
 disp2      | 01100
 disp2_wait | 01101
 disp3      | 01110
 disp3_wait | 01111
 disp4      | 10000
 disp4_wait | 10001
------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <Debounce/state_reg/FSM> on signal <state_reg[1:3]> with user encoding.
---------------------
 State   | Encoding
---------------------
 zero    | 000
 wait1_1 | 001
 wait1_2 | 010
 wait1_3 | 011
 one     | 100
 wait0_1 | 101
 wait0_2 | 110
 wait0_3 | 111
---------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <ALU/state/FSM> on signal <state[1:7]> with one-hot encoding.
-------------------------
 State       | Encoding
-------------------------
 idle        | 0000001
 op_complete | 1000000
 alu_add     | 0000010
 alu_sub     | 0000100
 alu_and     | 0001000
 alu_or      | 0010000
 alu_beq     | 0100000
-------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
# Counters                                             : 1
 19-bit up counter                                     : 1
# Registers                                            : 1162
 Flip-Flops                                            : 1162
# Latches                                              : 39
 1-bit latch                                           : 1
 32-bit latch                                          : 37
 8-bit latch                                           : 1
# Comparators                                          : 1
 32-bit comparator equal                               : 1
# Multiplexers                                         : 2
 32-bit 32-to-1 multiplexer                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <pc_0> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_1> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_2> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_3> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_4> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_5> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_6> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_7> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_8> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_9> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_10> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_11> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_12> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_13> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_14> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_15> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_16> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_17> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_18> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_19> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_20> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_21> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_22> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_23> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_24> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_25> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_26> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_27> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_28> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_29> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_30> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_31> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_next_0> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_next_1> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_next_2> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_next_3> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_next_4> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_next_5> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_next_6> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_next_7> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_next_8> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_next_9> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_next_10> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_next_11> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_next_12> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_next_13> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_next_14> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_next_15> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_next_16> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_next_17> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_next_18> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_next_19> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_next_20> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_next_21> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_next_22> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_next_23> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_next_24> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_next_25> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_next_26> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_next_27> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_next_28> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_next_29> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_next_30> of sequential type is unconnected in block <MPU>.
WARNING:Xst:2677 - Node <pc_next_31> of sequential type is unconnected in block <MPU>.
INFO:Xst:2261 - The FF/Latch <state_FSM_FFd7> in Unit <ALU> is equivalent to the following FF/Latch, which will be removed : <ready_tick> 

Optimizing unit <MPU> ...

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MPU, actual ratio is 52.
FlipFlop ALU/done_tick has been replicated 1 time(s)
FlipFlop instruction_reg_13 has been replicated 1 time(s)
FlipFlop instruction_reg_14 has been replicated 1 time(s)
FlipFlop instruction_reg_15 has been replicated 1 time(s)
FlipFlop instruction_reg_16 has been replicated 1 time(s)
FlipFlop instruction_reg_17 has been replicated 1 time(s)
FlipFlop instruction_reg_18 has been replicated 1 time(s)
FlipFlop instruction_reg_19 has been replicated 1 time(s)
FlipFlop instruction_reg_20 has been replicated 1 time(s)
FlipFlop instruction_reg_21 has been replicated 1 time(s)
FlipFlop instruction_reg_22 has been replicated 1 time(s)
FlipFlop instruction_reg_23 has been replicated 1 time(s)
FlipFlop instruction_reg_24 has been replicated 1 time(s)
FlipFlop instruction_reg_25 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1177
 Flip-Flops                                            : 1177

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : MPU.ngr
Top Level Output File Name         : MPU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 19

Cell Usage :
# BELS                             : 3579
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 18
#      LUT2                        : 11
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 2131
#      LUT3_D                      : 4
#      LUT3_L                      : 1
#      LUT4                        : 250
#      LUT4_D                      : 2
#      LUT4_L                      : 5
#      MUXCY                       : 70
#      MUXF5                       : 582
#      MUXF6                       : 256
#      MUXF7                       : 128
#      MUXF8                       : 64
#      VCC                         : 1
#      XORCY                       : 51
# FlipFlops/Latches                : 2338
#      FD                          : 1169
#      FDR                         : 2
#      FDS                         : 6
#      LD                          : 105
#      LDE                         : 1024
#      LDE_1                       : 32
# Clock Buffers                    : 8
#      BUFG                        : 7
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 9
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400ft256-4 

 Number of Slices:                     1934  out of   3584    53%  
 Number of Slice Flip Flops:           2330  out of   7168    32%  
 Number of 4 input LUTs:               2426  out of   7168    33%  
 Number of IOs:                          19
 Number of bonded IOBs:                  18  out of    173    10%  
    IOB Flip Flops:                       8
 Number of GCLKs:                         8  out of      8   100%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------+--------------------------------+-------+
Clock Signal                                                 | Clock buffer(FF name)          | Load  |
-------------------------------------------------------------+--------------------------------+-------+
clk                                                          | BUFGP                          | 1177  |
alu_op_not0001(alu_op_not0001:O)                             | NONE(*)(alu_op)                | 1     |
displayOut_next_not0001(displayOut_next_not000171:O)         | NONE(*)(displayOut_next_0)     | 8     |
instruction_reg_next_not00011(instruction_reg_next_not0001:O)| BUFG(*)(instruction_reg_next_0)| 32    |
reg_next_0_not00011(reg_next_0_not0001_f5:O)                 | BUFG(*)(reg_next_0_0)          | 32    |
reg_next_1_cmp_eq00001(reg_next_1_cmp_eq00001:O)             | BUFG(*)(reg_next_1_0)          | 32    |
reg_next_2_cmp_eq00001(reg_next_2_cmp_eq00001:O)             | BUFG(*)(reg_next_2_0)          | 32    |
reg_next_3_cmp_eq00001(reg_next_3_cmp_eq00001:O)             | BUFG(*)(reg_next_3_0)          | 32    |
reg_next_4_cmp_eq00001(reg_next_4_cmp_eq00001:O)             | BUFG(*)(reg_next_4_0)          | 32    |
reg_next_5_cmp_eq00001(reg_next_5_cmp_eq00001:O)             | BUFG(*)(reg_next_5_0)          | 32    |
reg_next_6_cmp_eq0000(reg_next_6_cmp_eq00001:O)              | NONE(*)(reg_next_6_0)          | 32    |
reg_next_7_cmp_eq0000(reg_next_7_cmp_eq00001:O)              | NONE(*)(reg_next_7_0)          | 32    |
reg_next_8_cmp_eq0000(reg_next_8_cmp_eq00001:O)              | NONE(*)(reg_next_8_0)          | 32    |
reg_next_9_cmp_eq0000(reg_next_9_cmp_eq00001:O)              | NONE(*)(reg_next_9_0)          | 32    |
reg_next_10_cmp_eq0000(reg_next_10_cmp_eq00001:O)            | NONE(*)(reg_next_10_0)         | 32    |
reg_next_11_cmp_eq0000(reg_next_11_cmp_eq00001:O)            | NONE(*)(reg_next_11_0)         | 32    |
reg_next_12_cmp_eq0000(reg_next_12_cmp_eq00001:O)            | NONE(*)(reg_next_12_0)         | 32    |
reg_next_13_cmp_eq0000(reg_next_13_cmp_eq00001:O)            | NONE(*)(reg_next_13_0)         | 32    |
reg_next_14_cmp_eq0000(reg_next_14_cmp_eq00001:O)            | NONE(*)(reg_next_14_0)         | 32    |
reg_next_15_cmp_eq0000(reg_next_15_cmp_eq00001:O)            | NONE(*)(reg_next_15_0)         | 32    |
reg_next_16_cmp_eq0000(reg_next_16_cmp_eq00001:O)            | NONE(*)(reg_next_16_0)         | 32    |
reg_next_17_cmp_eq0000(reg_next_17_cmp_eq00001:O)            | NONE(*)(reg_next_17_0)         | 32    |
reg_next_18_cmp_eq0000(reg_next_18_cmp_eq00001:O)            | NONE(*)(reg_next_18_0)         | 32    |
reg_next_19_cmp_eq0000(reg_next_19_cmp_eq00001:O)            | NONE(*)(reg_next_19_0)         | 32    |
reg_next_20_cmp_eq0000(reg_next_20_cmp_eq00001:O)            | NONE(*)(reg_next_20_0)         | 32    |
reg_next_21_cmp_eq0000(reg_next_21_cmp_eq00001:O)            | NONE(*)(reg_next_21_0)         | 32    |
reg_next_22_cmp_eq0000(reg_next_22_cmp_eq00001:O)            | NONE(*)(reg_next_22_0)         | 32    |
reg_next_23_cmp_eq0000(reg_next_23_cmp_eq00001:O)            | NONE(*)(reg_next_23_0)         | 32    |
reg_next_24_cmp_eq0000(reg_next_24_cmp_eq00001:O)            | NONE(*)(reg_next_24_0)         | 32    |
reg_next_25_cmp_eq0000(reg_next_25_cmp_eq00001:O)            | NONE(*)(reg_next_25_0)         | 32    |
reg_next_26_cmp_eq0000(reg_next_26_cmp_eq00001:O)            | NONE(*)(reg_next_26_0)         | 32    |
reg_next_27_cmp_eq0000(reg_next_27_cmp_eq00001:O)            | NONE(*)(reg_next_27_0)         | 32    |
reg_next_28_cmp_eq0000(reg_next_28_cmp_eq00001:O)            | NONE(*)(reg_next_28_0)         | 32    |
reg_next_29_cmp_eq0000(reg_next_29_cmp_eq00001:O)            | NONE(*)(reg_next_29_0)         | 32    |
reg_next_30_cmp_eq0000(reg_next_30_cmp_eq00001:O)            | NONE(*)(reg_next_30_0)         | 32    |
reg_next_31_cmp_eq0000(reg_next_31_cmp_eq00001:O)            | NONE(*)(reg_next_31_0)         | 32    |
state_cmp_eq0001(state_FSM_Out11:O)                          | NONE(*)(displayResult_next_0)  | 32    |
ALU/state_FSM_FFd1                                           | NONE(ALU/result_31)            | 32    |
ALU/result_next_not0001(ALU/result_next_not00012:O)          | NONE(*)(ALU/result_next_31)    | 32    |
-------------------------------------------------------------+--------------------------------+-------+
(*) These 37 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.658ns (Maximum Frequency: 150.195MHz)
   Minimum input arrival time before clock: 4.482ns
   Maximum output required time after clock: 7.165ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.658ns (frequency: 150.195MHz)
  Total number of paths / destination ports: 581 / 44
-------------------------------------------------------------------------
Delay:               6.658ns (Levels of Logic = 4)
  Source:            instruction_reg_7 (FF)
  Destination:       ALU/state_FSM_FFd2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: instruction_reg_7 to ALU/state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.720   1.216  instruction_reg_7 (instruction_reg_7)
     LUT4:I0->O            1   0.551   0.996  ALU/ready_next1138 (ALU/ready_next1138)
     LUT4:I1->O            8   0.551   1.151  ALU/ready_next1165 (ALU/ready_next1165)
     LUT4_D:I2->LO         1   0.551   0.168  ALU/result_next_mux0008<0>211 (N132)
     LUT3:I2->O            1   0.551   0.000  ALU/state_FSM_FFd2-In1 (ALU/state_FSM_FFd2-In)
     FD:D                      0.203          ALU/state_FSM_FFd2
    ----------------------------------------
    Total                      6.658ns (3.127ns logic, 3.531ns route)
                                       (47.0% logic, 53.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg_next_0_not00011'
  Clock period: 2.459ns (frequency: 406.669MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.459ns (Levels of Logic = 1)
  Source:            reg_next_0_0 (LATCH)
  Destination:       reg_next_0_0 (LATCH)
  Source Clock:      reg_next_0_not00011 rising
  Destination Clock: reg_next_0_not00011 rising

  Data Path: reg_next_0_0 to reg_next_0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            2   0.633   1.072  reg_next_0_0 (reg_next_0_0)
     LUT3:I1->O            1   0.551   0.000  reg_next_0_mux0000<0>1 (reg_next_0_mux0000<0>)
     LDE_1:D                   0.203          reg_next_0_0
    ----------------------------------------
    Total                      2.459ns (1.387ns logic, 1.072ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg_next_1_cmp_eq00001'
  Clock period: 2.459ns (frequency: 406.669MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.459ns (Levels of Logic = 1)
  Source:            reg_next_1_0 (LATCH)
  Destination:       reg_next_1_0 (LATCH)
  Source Clock:      reg_next_1_cmp_eq00001 falling
  Destination Clock: reg_next_1_cmp_eq00001 falling

  Data Path: reg_next_1_0 to reg_next_1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.072  reg_next_1_0 (reg_next_1_0)
     LUT3:I1->O            1   0.551   0.000  reg_next_1_mux0000<0>1 (reg_next_1_mux0000<0>)
     LDE:D                     0.203          reg_next_1_0
    ----------------------------------------
    Total                      2.459ns (1.387ns logic, 1.072ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg_next_2_cmp_eq00001'
  Clock period: 2.459ns (frequency: 406.669MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.459ns (Levels of Logic = 1)
  Source:            reg_next_2_0 (LATCH)
  Destination:       reg_next_2_0 (LATCH)
  Source Clock:      reg_next_2_cmp_eq00001 falling
  Destination Clock: reg_next_2_cmp_eq00001 falling

  Data Path: reg_next_2_0 to reg_next_2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.072  reg_next_2_0 (reg_next_2_0)
     LUT3:I1->O            1   0.551   0.000  reg_next_2_mux0000<0>1 (reg_next_2_mux0000<0>)
     LDE:D                     0.203          reg_next_2_0
    ----------------------------------------
    Total                      2.459ns (1.387ns logic, 1.072ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg_next_3_cmp_eq00001'
  Clock period: 2.459ns (frequency: 406.669MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.459ns (Levels of Logic = 1)
  Source:            reg_next_3_0 (LATCH)
  Destination:       reg_next_3_0 (LATCH)
  Source Clock:      reg_next_3_cmp_eq00001 falling
  Destination Clock: reg_next_3_cmp_eq00001 falling

  Data Path: reg_next_3_0 to reg_next_3_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.072  reg_next_3_0 (reg_next_3_0)
     LUT3:I1->O            1   0.551   0.000  reg_next_3_mux0000<0>1 (reg_next_3_mux0000<0>)
     LDE:D                     0.203          reg_next_3_0
    ----------------------------------------
    Total                      2.459ns (1.387ns logic, 1.072ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg_next_4_cmp_eq00001'
  Clock period: 2.459ns (frequency: 406.669MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.459ns (Levels of Logic = 1)
  Source:            reg_next_4_0 (LATCH)
  Destination:       reg_next_4_0 (LATCH)
  Source Clock:      reg_next_4_cmp_eq00001 falling
  Destination Clock: reg_next_4_cmp_eq00001 falling

  Data Path: reg_next_4_0 to reg_next_4_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.072  reg_next_4_0 (reg_next_4_0)
     LUT3:I1->O            1   0.551   0.000  reg_next_4_mux0000<0>1 (reg_next_4_mux0000<0>)
     LDE:D                     0.203          reg_next_4_0
    ----------------------------------------
    Total                      2.459ns (1.387ns logic, 1.072ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg_next_5_cmp_eq00001'
  Clock period: 2.459ns (frequency: 406.669MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.459ns (Levels of Logic = 1)
  Source:            reg_next_5_0 (LATCH)
  Destination:       reg_next_5_0 (LATCH)
  Source Clock:      reg_next_5_cmp_eq00001 falling
  Destination Clock: reg_next_5_cmp_eq00001 falling

  Data Path: reg_next_5_0 to reg_next_5_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.072  reg_next_5_0 (reg_next_5_0)
     LUT3:I1->O            1   0.551   0.000  reg_next_5_mux0000<0>1 (reg_next_5_mux0000<0>)
     LDE:D                     0.203          reg_next_5_0
    ----------------------------------------
    Total                      2.459ns (1.387ns logic, 1.072ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg_next_6_cmp_eq0000'
  Clock period: 2.459ns (frequency: 406.669MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.459ns (Levels of Logic = 1)
  Source:            reg_next_6_0 (LATCH)
  Destination:       reg_next_6_0 (LATCH)
  Source Clock:      reg_next_6_cmp_eq0000 falling
  Destination Clock: reg_next_6_cmp_eq0000 falling

  Data Path: reg_next_6_0 to reg_next_6_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.072  reg_next_6_0 (reg_next_6_0)
     LUT3:I1->O            1   0.551   0.000  reg_next_6_mux0000<0>1 (reg_next_6_mux0000<0>)
     LDE:D                     0.203          reg_next_6_0
    ----------------------------------------
    Total                      2.459ns (1.387ns logic, 1.072ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg_next_7_cmp_eq0000'
  Clock period: 2.459ns (frequency: 406.669MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.459ns (Levels of Logic = 1)
  Source:            reg_next_7_0 (LATCH)
  Destination:       reg_next_7_0 (LATCH)
  Source Clock:      reg_next_7_cmp_eq0000 falling
  Destination Clock: reg_next_7_cmp_eq0000 falling

  Data Path: reg_next_7_0 to reg_next_7_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.072  reg_next_7_0 (reg_next_7_0)
     LUT3:I1->O            1   0.551   0.000  reg_next_7_mux0000<0>1 (reg_next_7_mux0000<0>)
     LDE:D                     0.203          reg_next_7_0
    ----------------------------------------
    Total                      2.459ns (1.387ns logic, 1.072ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg_next_8_cmp_eq0000'
  Clock period: 2.459ns (frequency: 406.669MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.459ns (Levels of Logic = 1)
  Source:            reg_next_8_0 (LATCH)
  Destination:       reg_next_8_0 (LATCH)
  Source Clock:      reg_next_8_cmp_eq0000 falling
  Destination Clock: reg_next_8_cmp_eq0000 falling

  Data Path: reg_next_8_0 to reg_next_8_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.072  reg_next_8_0 (reg_next_8_0)
     LUT3:I1->O            1   0.551   0.000  reg_next_8_mux0000<0>1 (reg_next_8_mux0000<0>)
     LDE:D                     0.203          reg_next_8_0
    ----------------------------------------
    Total                      2.459ns (1.387ns logic, 1.072ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg_next_9_cmp_eq0000'
  Clock period: 2.459ns (frequency: 406.669MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.459ns (Levels of Logic = 1)
  Source:            reg_next_9_0 (LATCH)
  Destination:       reg_next_9_0 (LATCH)
  Source Clock:      reg_next_9_cmp_eq0000 falling
  Destination Clock: reg_next_9_cmp_eq0000 falling

  Data Path: reg_next_9_0 to reg_next_9_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.072  reg_next_9_0 (reg_next_9_0)
     LUT3:I1->O            1   0.551   0.000  reg_next_9_mux0000<0>1 (reg_next_9_mux0000<0>)
     LDE:D                     0.203          reg_next_9_0
    ----------------------------------------
    Total                      2.459ns (1.387ns logic, 1.072ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg_next_10_cmp_eq0000'
  Clock period: 2.459ns (frequency: 406.669MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.459ns (Levels of Logic = 1)
  Source:            reg_next_10_0 (LATCH)
  Destination:       reg_next_10_0 (LATCH)
  Source Clock:      reg_next_10_cmp_eq0000 falling
  Destination Clock: reg_next_10_cmp_eq0000 falling

  Data Path: reg_next_10_0 to reg_next_10_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.072  reg_next_10_0 (reg_next_10_0)
     LUT3:I1->O            1   0.551   0.000  reg_next_10_mux0000<0>1 (reg_next_10_mux0000<0>)
     LDE:D                     0.203          reg_next_10_0
    ----------------------------------------
    Total                      2.459ns (1.387ns logic, 1.072ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg_next_11_cmp_eq0000'
  Clock period: 2.459ns (frequency: 406.669MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.459ns (Levels of Logic = 1)
  Source:            reg_next_11_0 (LATCH)
  Destination:       reg_next_11_0 (LATCH)
  Source Clock:      reg_next_11_cmp_eq0000 falling
  Destination Clock: reg_next_11_cmp_eq0000 falling

  Data Path: reg_next_11_0 to reg_next_11_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.072  reg_next_11_0 (reg_next_11_0)
     LUT3:I1->O            1   0.551   0.000  reg_next_11_mux0000<0>1 (reg_next_11_mux0000<0>)
     LDE:D                     0.203          reg_next_11_0
    ----------------------------------------
    Total                      2.459ns (1.387ns logic, 1.072ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg_next_12_cmp_eq0000'
  Clock period: 2.459ns (frequency: 406.669MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.459ns (Levels of Logic = 1)
  Source:            reg_next_12_0 (LATCH)
  Destination:       reg_next_12_0 (LATCH)
  Source Clock:      reg_next_12_cmp_eq0000 falling
  Destination Clock: reg_next_12_cmp_eq0000 falling

  Data Path: reg_next_12_0 to reg_next_12_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.072  reg_next_12_0 (reg_next_12_0)
     LUT3:I1->O            1   0.551   0.000  reg_next_12_mux0000<0>1 (reg_next_12_mux0000<0>)
     LDE:D                     0.203          reg_next_12_0
    ----------------------------------------
    Total                      2.459ns (1.387ns logic, 1.072ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg_next_13_cmp_eq0000'
  Clock period: 2.459ns (frequency: 406.669MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.459ns (Levels of Logic = 1)
  Source:            reg_next_13_0 (LATCH)
  Destination:       reg_next_13_0 (LATCH)
  Source Clock:      reg_next_13_cmp_eq0000 falling
  Destination Clock: reg_next_13_cmp_eq0000 falling

  Data Path: reg_next_13_0 to reg_next_13_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.072  reg_next_13_0 (reg_next_13_0)
     LUT3:I1->O            1   0.551   0.000  reg_next_13_mux0000<0>1 (reg_next_13_mux0000<0>)
     LDE:D                     0.203          reg_next_13_0
    ----------------------------------------
    Total                      2.459ns (1.387ns logic, 1.072ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg_next_14_cmp_eq0000'
  Clock period: 2.459ns (frequency: 406.669MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.459ns (Levels of Logic = 1)
  Source:            reg_next_14_0 (LATCH)
  Destination:       reg_next_14_0 (LATCH)
  Source Clock:      reg_next_14_cmp_eq0000 falling
  Destination Clock: reg_next_14_cmp_eq0000 falling

  Data Path: reg_next_14_0 to reg_next_14_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.072  reg_next_14_0 (reg_next_14_0)
     LUT3:I1->O            1   0.551   0.000  reg_next_14_mux0000<0>1 (reg_next_14_mux0000<0>)
     LDE:D                     0.203          reg_next_14_0
    ----------------------------------------
    Total                      2.459ns (1.387ns logic, 1.072ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg_next_15_cmp_eq0000'
  Clock period: 2.459ns (frequency: 406.669MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.459ns (Levels of Logic = 1)
  Source:            reg_next_15_0 (LATCH)
  Destination:       reg_next_15_0 (LATCH)
  Source Clock:      reg_next_15_cmp_eq0000 falling
  Destination Clock: reg_next_15_cmp_eq0000 falling

  Data Path: reg_next_15_0 to reg_next_15_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.072  reg_next_15_0 (reg_next_15_0)
     LUT3:I1->O            1   0.551   0.000  reg_next_15_mux0000<0>1 (reg_next_15_mux0000<0>)
     LDE:D                     0.203          reg_next_15_0
    ----------------------------------------
    Total                      2.459ns (1.387ns logic, 1.072ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg_next_16_cmp_eq0000'
  Clock period: 2.459ns (frequency: 406.669MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.459ns (Levels of Logic = 1)
  Source:            reg_next_16_0 (LATCH)
  Destination:       reg_next_16_0 (LATCH)
  Source Clock:      reg_next_16_cmp_eq0000 falling
  Destination Clock: reg_next_16_cmp_eq0000 falling

  Data Path: reg_next_16_0 to reg_next_16_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.072  reg_next_16_0 (reg_next_16_0)
     LUT3:I1->O            1   0.551   0.000  reg_next_16_mux0000<0>1 (reg_next_16_mux0000<0>)
     LDE:D                     0.203          reg_next_16_0
    ----------------------------------------
    Total                      2.459ns (1.387ns logic, 1.072ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg_next_17_cmp_eq0000'
  Clock period: 2.459ns (frequency: 406.669MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.459ns (Levels of Logic = 1)
  Source:            reg_next_17_0 (LATCH)
  Destination:       reg_next_17_0 (LATCH)
  Source Clock:      reg_next_17_cmp_eq0000 falling
  Destination Clock: reg_next_17_cmp_eq0000 falling

  Data Path: reg_next_17_0 to reg_next_17_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.072  reg_next_17_0 (reg_next_17_0)
     LUT3:I1->O            1   0.551   0.000  reg_next_17_mux0000<0>1 (reg_next_17_mux0000<0>)
     LDE:D                     0.203          reg_next_17_0
    ----------------------------------------
    Total                      2.459ns (1.387ns logic, 1.072ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg_next_18_cmp_eq0000'
  Clock period: 2.459ns (frequency: 406.669MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.459ns (Levels of Logic = 1)
  Source:            reg_next_18_0 (LATCH)
  Destination:       reg_next_18_0 (LATCH)
  Source Clock:      reg_next_18_cmp_eq0000 falling
  Destination Clock: reg_next_18_cmp_eq0000 falling

  Data Path: reg_next_18_0 to reg_next_18_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.072  reg_next_18_0 (reg_next_18_0)
     LUT3:I1->O            1   0.551   0.000  reg_next_18_mux0000<0>1 (reg_next_18_mux0000<0>)
     LDE:D                     0.203          reg_next_18_0
    ----------------------------------------
    Total                      2.459ns (1.387ns logic, 1.072ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg_next_19_cmp_eq0000'
  Clock period: 2.459ns (frequency: 406.669MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.459ns (Levels of Logic = 1)
  Source:            reg_next_19_0 (LATCH)
  Destination:       reg_next_19_0 (LATCH)
  Source Clock:      reg_next_19_cmp_eq0000 falling
  Destination Clock: reg_next_19_cmp_eq0000 falling

  Data Path: reg_next_19_0 to reg_next_19_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.072  reg_next_19_0 (reg_next_19_0)
     LUT3:I1->O            1   0.551   0.000  reg_next_19_mux0000<0>1 (reg_next_19_mux0000<0>)
     LDE:D                     0.203          reg_next_19_0
    ----------------------------------------
    Total                      2.459ns (1.387ns logic, 1.072ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg_next_20_cmp_eq0000'
  Clock period: 2.459ns (frequency: 406.669MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.459ns (Levels of Logic = 1)
  Source:            reg_next_20_0 (LATCH)
  Destination:       reg_next_20_0 (LATCH)
  Source Clock:      reg_next_20_cmp_eq0000 falling
  Destination Clock: reg_next_20_cmp_eq0000 falling

  Data Path: reg_next_20_0 to reg_next_20_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.072  reg_next_20_0 (reg_next_20_0)
     LUT3:I1->O            1   0.551   0.000  reg_next_20_mux0000<0>1 (reg_next_20_mux0000<0>)
     LDE:D                     0.203          reg_next_20_0
    ----------------------------------------
    Total                      2.459ns (1.387ns logic, 1.072ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg_next_21_cmp_eq0000'
  Clock period: 2.459ns (frequency: 406.669MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.459ns (Levels of Logic = 1)
  Source:            reg_next_21_0 (LATCH)
  Destination:       reg_next_21_0 (LATCH)
  Source Clock:      reg_next_21_cmp_eq0000 falling
  Destination Clock: reg_next_21_cmp_eq0000 falling

  Data Path: reg_next_21_0 to reg_next_21_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.072  reg_next_21_0 (reg_next_21_0)
     LUT3:I1->O            1   0.551   0.000  reg_next_21_mux0000<0>1 (reg_next_21_mux0000<0>)
     LDE:D                     0.203          reg_next_21_0
    ----------------------------------------
    Total                      2.459ns (1.387ns logic, 1.072ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg_next_22_cmp_eq0000'
  Clock period: 2.459ns (frequency: 406.669MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.459ns (Levels of Logic = 1)
  Source:            reg_next_22_0 (LATCH)
  Destination:       reg_next_22_0 (LATCH)
  Source Clock:      reg_next_22_cmp_eq0000 falling
  Destination Clock: reg_next_22_cmp_eq0000 falling

  Data Path: reg_next_22_0 to reg_next_22_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.072  reg_next_22_0 (reg_next_22_0)
     LUT3:I1->O            1   0.551   0.000  reg_next_22_mux0000<0>1 (reg_next_22_mux0000<0>)
     LDE:D                     0.203          reg_next_22_0
    ----------------------------------------
    Total                      2.459ns (1.387ns logic, 1.072ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg_next_23_cmp_eq0000'
  Clock period: 2.459ns (frequency: 406.669MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.459ns (Levels of Logic = 1)
  Source:            reg_next_23_0 (LATCH)
  Destination:       reg_next_23_0 (LATCH)
  Source Clock:      reg_next_23_cmp_eq0000 falling
  Destination Clock: reg_next_23_cmp_eq0000 falling

  Data Path: reg_next_23_0 to reg_next_23_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.072  reg_next_23_0 (reg_next_23_0)
     LUT3:I1->O            1   0.551   0.000  reg_next_23_mux0000<0>1 (reg_next_23_mux0000<0>)
     LDE:D                     0.203          reg_next_23_0
    ----------------------------------------
    Total                      2.459ns (1.387ns logic, 1.072ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg_next_24_cmp_eq0000'
  Clock period: 2.459ns (frequency: 406.669MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.459ns (Levels of Logic = 1)
  Source:            reg_next_24_0 (LATCH)
  Destination:       reg_next_24_0 (LATCH)
  Source Clock:      reg_next_24_cmp_eq0000 falling
  Destination Clock: reg_next_24_cmp_eq0000 falling

  Data Path: reg_next_24_0 to reg_next_24_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.072  reg_next_24_0 (reg_next_24_0)
     LUT3:I1->O            1   0.551   0.000  reg_next_24_mux0000<0>1 (reg_next_24_mux0000<0>)
     LDE:D                     0.203          reg_next_24_0
    ----------------------------------------
    Total                      2.459ns (1.387ns logic, 1.072ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg_next_25_cmp_eq0000'
  Clock period: 2.459ns (frequency: 406.669MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.459ns (Levels of Logic = 1)
  Source:            reg_next_25_0 (LATCH)
  Destination:       reg_next_25_0 (LATCH)
  Source Clock:      reg_next_25_cmp_eq0000 falling
  Destination Clock: reg_next_25_cmp_eq0000 falling

  Data Path: reg_next_25_0 to reg_next_25_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.072  reg_next_25_0 (reg_next_25_0)
     LUT3:I1->O            1   0.551   0.000  reg_next_25_mux0000<0>1 (reg_next_25_mux0000<0>)
     LDE:D                     0.203          reg_next_25_0
    ----------------------------------------
    Total                      2.459ns (1.387ns logic, 1.072ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg_next_26_cmp_eq0000'
  Clock period: 2.459ns (frequency: 406.669MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.459ns (Levels of Logic = 1)
  Source:            reg_next_26_0 (LATCH)
  Destination:       reg_next_26_0 (LATCH)
  Source Clock:      reg_next_26_cmp_eq0000 falling
  Destination Clock: reg_next_26_cmp_eq0000 falling

  Data Path: reg_next_26_0 to reg_next_26_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.072  reg_next_26_0 (reg_next_26_0)
     LUT3:I1->O            1   0.551   0.000  reg_next_26_mux0000<0>1 (reg_next_26_mux0000<0>)
     LDE:D                     0.203          reg_next_26_0
    ----------------------------------------
    Total                      2.459ns (1.387ns logic, 1.072ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg_next_27_cmp_eq0000'
  Clock period: 2.459ns (frequency: 406.669MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.459ns (Levels of Logic = 1)
  Source:            reg_next_27_0 (LATCH)
  Destination:       reg_next_27_0 (LATCH)
  Source Clock:      reg_next_27_cmp_eq0000 falling
  Destination Clock: reg_next_27_cmp_eq0000 falling

  Data Path: reg_next_27_0 to reg_next_27_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.072  reg_next_27_0 (reg_next_27_0)
     LUT3:I1->O            1   0.551   0.000  reg_next_27_mux0000<0>1 (reg_next_27_mux0000<0>)
     LDE:D                     0.203          reg_next_27_0
    ----------------------------------------
    Total                      2.459ns (1.387ns logic, 1.072ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg_next_28_cmp_eq0000'
  Clock period: 2.459ns (frequency: 406.669MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.459ns (Levels of Logic = 1)
  Source:            reg_next_28_0 (LATCH)
  Destination:       reg_next_28_0 (LATCH)
  Source Clock:      reg_next_28_cmp_eq0000 falling
  Destination Clock: reg_next_28_cmp_eq0000 falling

  Data Path: reg_next_28_0 to reg_next_28_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.072  reg_next_28_0 (reg_next_28_0)
     LUT3:I1->O            1   0.551   0.000  reg_next_28_mux0000<0>1 (reg_next_28_mux0000<0>)
     LDE:D                     0.203          reg_next_28_0
    ----------------------------------------
    Total                      2.459ns (1.387ns logic, 1.072ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg_next_29_cmp_eq0000'
  Clock period: 2.459ns (frequency: 406.669MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.459ns (Levels of Logic = 1)
  Source:            reg_next_29_0 (LATCH)
  Destination:       reg_next_29_0 (LATCH)
  Source Clock:      reg_next_29_cmp_eq0000 falling
  Destination Clock: reg_next_29_cmp_eq0000 falling

  Data Path: reg_next_29_0 to reg_next_29_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.072  reg_next_29_0 (reg_next_29_0)
     LUT3:I1->O            1   0.551   0.000  reg_next_29_mux0000<0>1 (reg_next_29_mux0000<0>)
     LDE:D                     0.203          reg_next_29_0
    ----------------------------------------
    Total                      2.459ns (1.387ns logic, 1.072ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg_next_30_cmp_eq0000'
  Clock period: 2.459ns (frequency: 406.669MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.459ns (Levels of Logic = 1)
  Source:            reg_next_30_0 (LATCH)
  Destination:       reg_next_30_0 (LATCH)
  Source Clock:      reg_next_30_cmp_eq0000 falling
  Destination Clock: reg_next_30_cmp_eq0000 falling

  Data Path: reg_next_30_0 to reg_next_30_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.072  reg_next_30_0 (reg_next_30_0)
     LUT3:I1->O            1   0.551   0.000  reg_next_30_mux0000<0>1 (reg_next_30_mux0000<0>)
     LDE:D                     0.203          reg_next_30_0
    ----------------------------------------
    Total                      2.459ns (1.387ns logic, 1.072ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg_next_31_cmp_eq0000'
  Clock period: 2.459ns (frequency: 406.669MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.459ns (Levels of Logic = 1)
  Source:            reg_next_31_0 (LATCH)
  Destination:       reg_next_31_0 (LATCH)
  Source Clock:      reg_next_31_cmp_eq0000 falling
  Destination Clock: reg_next_31_cmp_eq0000 falling

  Data Path: reg_next_31_0 to reg_next_31_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.633   1.072  reg_next_31_0 (reg_next_31_0)
     LUT3:I1->O            1   0.551   0.000  reg_next_31_mux0000<0>1 (reg_next_31_mux0000<0>)
     LDE:D                     0.203          reg_next_31_0
    ----------------------------------------
    Total                      2.459ns (1.387ns logic, 1.072ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.482ns (Levels of Logic = 3)
  Source:            load_byte (PAD)
  Destination:       Debounce/state_reg_FSM_FFd2 (FF)
  Destination Clock: clk rising

  Data Path: load_byte to Debounce/state_reg_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.821   1.216  load_byte_IBUF (load_byte_IBUF)
     LUT2_D:I0->O          1   0.551   1.140  Debounce/state_reg_FSM_FFd2-In11 (Debounce/state_reg_FSM_N0)
     LUT4:I0->O            1   0.551   0.000  Debounce/state_reg_FSM_FFd2-In1 (Debounce/state_reg_FSM_FFd2-In)
     FD:D                      0.203          Debounce/state_reg_FSM_FFd2
    ----------------------------------------
    Total                      4.482ns (2.126ns logic, 2.356ns route)
                                       (47.4% logic, 52.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'displayOut_next_not0001'
  Total number of paths / destination ports: 14 / 8
-------------------------------------------------------------------------
Offset:              3.133ns (Levels of Logic = 3)
  Source:            input_byte<1> (PAD)
  Destination:       displayOut_next_1 (LATCH)
  Destination Clock: displayOut_next_not0001 falling

  Data Path: input_byte<1> to displayOut_next_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.821   1.198  input_byte_1_IBUF (input_byte_1_IBUF)
     LUT4:I1->O            1   0.551   0.000  displayOut_next_mux0000<1>421 (displayOut_next_mux0000<1>42)
     MUXF5:I1->O           1   0.360   0.000  displayOut_next_mux0000<1>42_f5 (displayOut_next_mux0000<1>)
     LD:D                      0.203          displayOut_next_1
    ----------------------------------------
    Total                      3.133ns (1.935ns logic, 1.198ns route)
                                       (61.8% logic, 38.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'instruction_reg_next_not00011'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              2.917ns (Levels of Logic = 2)
  Source:            input_byte<1> (PAD)
  Destination:       instruction_reg_next_1 (LATCH)
  Destination Clock: instruction_reg_next_not00011 falling

  Data Path: input_byte<1> to instruction_reg_next_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.821   1.342  input_byte_1_IBUF (input_byte_1_IBUF)
     LUT4:I0->O            1   0.551   0.000  instruction_reg_next_mux0001<9>1 (instruction_reg_next_mux0001<9>)
     LD:D                      0.203          instruction_reg_next_9
    ----------------------------------------
    Total                      2.917ns (1.575ns logic, 1.342ns route)
                                       (54.0% logic, 46.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              7.165ns (Levels of Logic = 1)
  Source:            displayOut_7 (FF)
  Destination:       displayOut<7> (PAD)
  Source Clock:      clk rising

  Data Path: displayOut_7 to displayOut<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.720   0.801  displayOut_7 (displayOut_7)
     OBUF:I->O                 5.644          displayOut_7_OBUF (displayOut<7>)
    ----------------------------------------
    Total                      7.165ns (6.364ns logic, 0.801ns route)
                                       (88.8% logic, 11.2% route)

=========================================================================


Total REAL time to Xst completion: 30.00 secs
Total CPU time to Xst completion: 30.15 secs
 
--> 

Total memory usage is 497312 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  106 (   0 filtered)
Number of infos    :    8 (   0 filtered)

