# This file is generated by the script SetUpCtestFiles.py
# If possible, modify the script to fix any issues with the CMakeLists.txt files
# Or you can remove this header line to prevent this file from being overwritten

file(COPY  exclude tags tr.cir tr.cir.sh tr2.cir tr2.cir.sh tran.cir tran2.cir DESTINATION ${CMAKE_CURRENT_BINARY_DIR})
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/tr.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/tr2.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
if( (NOT Xyce_PARALLEL_MPI) AND BASH_FOUND )
  add_test(NAME ${TestNamePrefix}TR_TRAN/tr.cir.sh COMMAND bash tr.cir.sh $<TARGET_FILE:Xyce> ${XYCE_VERIFY} ${XYCE_VERIFY} tr.cir ${OutputDataDir}/TR_TRAN/tr.cir.prn )
  set_property(TEST ${TestNamePrefix}TR_TRAN/tr.cir.sh PROPERTY LABELS "serial;nightly;parallel;tr;resistor;capacitor;bsim3")
endif()
if( Xyce_PARALLEL_MPI  AND BASH_FOUND )
  add_test(NAME ${TestNamePrefix}TR_TRAN/tr.cir.sh COMMAND bash tr.cir.sh "mpiexec -bind-to none -np 2 $<TARGET_FILE:Xyce>" ${XYCE_VERIFY} ${XYCE_VERIFY} tr.cir ${OutputDataDir}/TR_TRAN/tr.cir.prn )
  set_property(TEST ${TestNamePrefix}TR_TRAN/tr.cir.sh PROPERTY LABELS "serial;nightly;parallel;tr;resistor;capacitor;bsim3")
endif()
if( (NOT Xyce_PARALLEL_MPI) AND BASH_FOUND )
  add_test(NAME ${TestNamePrefix}TR_TRAN/tr2.cir.sh COMMAND bash tr2.cir.sh $<TARGET_FILE:Xyce> ${XYCE_VERIFY} ${XYCE_VERIFY} tr2.cir ${OutputDataDir}/TR_TRAN/tr2.cir.prn )
  set_property(TEST ${TestNamePrefix}TR_TRAN/tr2.cir.sh PROPERTY LABELS "serial;nightly;parallel;tr;resistor;capacitor;bsim3")
endif()
if( Xyce_PARALLEL_MPI  AND BASH_FOUND )
  add_test(NAME ${TestNamePrefix}TR_TRAN/tr2.cir.sh COMMAND bash tr2.cir.sh "mpiexec -bind-to none -np 2 $<TARGET_FILE:Xyce>" ${XYCE_VERIFY} ${XYCE_VERIFY} tr2.cir ${OutputDataDir}/TR_TRAN/tr2.cir.prn )
  set_property(TEST ${TestNamePrefix}TR_TRAN/tr2.cir.sh PROPERTY LABELS "serial;nightly;parallel;tr;resistor;capacitor;bsim3")
endif()
