// Seed: 1395201433
module module_0 (
    input uwire id_0,
    output supply1 id_1,
    input wor id_2,
    output tri0 id_3,
    input tri id_4,
    input tri1 id_5,
    input tri1 id_6,
    input tri id_7,
    input supply1 id_8,
    output supply1 id_9
);
  always @(negedge -1) begin : LABEL_0
    $clog2(28);
    ;
  end
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    input tri0 id_2,
    output tri id_3,
    input wire id_4,
    input uwire id_5,
    input supply1 id_6,
    input tri id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_1,
      id_3,
      id_5,
      id_5,
      id_6,
      id_1,
      id_0,
      id_3
  );
endmodule
