module mux (
    input wire [7:0] in1, in2, in3, in4, // defining four input wires, each 8 bits long
    input wire [1:0] sel, // defining a selector input wire, 2 bits long
    output wire [7:0] out
    ); // defining an output wire, 8 bits long

    always @(*) // using an always block to continuously assign output value based on selector value
    begin
        case(sel) // using a case statement to select between the four input wires based on the selector value
            2'b00: out = in1; // if selector is 00, output is assigned to value of in1
            2'b01: out = in2; // if selector is 01, output is assigned to value of in2
            2'b10: out = in3; // if selector is 10, output is assigned to value of in3
            2'b11: out = in4; // if selector is 11, output is assigned to value of in4
        endcase
    end
endmodule