#,FANLI_S08V2,1,2021.12.02 15:33:24 CST,V1.0,
#,,Name,
Block,ChannelMapBlock,ChannelMap1,8,
#,Pin,Enabled,Channel,
ChannelPin,BOOST_LX,TRUE,DPS4.59...DPS4.61|DPS4.123...DPS4.125|DPS4.98...DPS4.100|DPS4.34...DPS4.36|DPS4.91...DPS4.93|DPS4.28...DPS4.30|DPS4.2...DPS4.4|DPS4.66...DPS4.68,
ChannelPin,PMU_REFBP,TRUE,DPS4.44|DPS4.108|DPS4.112|DPS4.48|DPS4.76|DPS4.12|DPS4.16|DPS4.80,
ChannelPin,PMUVCC12,TRUE,DPS4.55|DPS4.119|DPS4.104|DPS4.40|DPS4.87|DPS4.23|DPS4.8|DPS4.72,
ChannelPin,PMUVCC3,TRUE,DPS4.62|DPS4.126|DPS4.97|DPS4.33|DPS4.22|DPS4.94|DPS4.65|DPS4.9,
ChannelPin,SIMVCC1,TRUE,DPS4.56|DPS4.120|DPS4.103|DPS4.39|DPS4.24|DPS4.88|DPS4.71|DPS4.7,
ChannelPin,SIMVCC2,TRUE,DPS4.58|DPS4.122|DPS4.101|DPS4.37|DPS4.20|DPS4.90|DPS4.69|DPS4.11,
ChannelPin,SIMVCC3,TRUE,DPS4.63|DPS4.127|DPS4.96|DPS4.32|DPS4.31|DPS4.95|DPS4.64|DPS4.6,
ChannelPin,VBAT,TRUE,DPS4.53|DPS4.117|DPS4.106|DPS4.42|DPS4.21|DPS4.85|DPS4.74|DPS4.10,
ChannelPin,VDD_PMU_AIOLDO,TRUE,DPS4.57|DPS4.121|DPS4.102|DPS4.38|DPS4.25|DPS4.89|DPS4.70|DPS4.0,
ChannelPin,VDD_PMU_CLDO,TRUE,DPS4.115|DPS4.111|DPS4.79|DPS4.83|DPS4.51|DPS4.47|DPS4.15|DPS4.19,
ChannelPin,VDD_PMU_SYSLDO,TRUE,DPS4.52|DPS4.116|DPS4.107|DPS4.43|DPS4.26|DPS4.84|DPS4.75|DPS4.5,
ChannelPin,VDDBOOST,TRUE,DPS4.114|DPS4.110|DPS4.78|DPS4.82|DPS4.46|DPS4.50|DPS4.18|DPS4.14,
ChannelPin,VDDIO,TRUE,DPS4.54|DPS4.118|DPS4.105|DPS4.41|DPS4.27|DPS4.86|DPS4.73|DPS4.1,
ChannelPin,VDDPA,TRUE,DPS4.113|DPS4.109|DPS4.77|DPS4.81|DPS4.45|DPS4.49|DPS4.17|DPS4.13,
ChannelPin,BOOST_LX_D,TRUE,DIO2.154|DIO2.172|DIO2.173|DIO2.155|DIO1.148|DIO1.172|DIO1.173|DIO1.155,
ChannelPin,IC0_TEST,TRUE,DIO1.159|DIO1.183|DIO2.159|DIO2.183|DIO1.097|DIO1.072|DIO2.097|DIO2.072,
ChannelPin,IC1_TEST,TRUE,DIO1.180|DIO1.145|DIO2.180|DIO2.145|DIO1.031|DIO1.001|DIO2.029|DIO2.058,
ChannelPin,NFC_CLK_REQ,TRUE,DIO1.169|DIO1.138|DIO2.169|DIO2.138|DIO1.042|DIO1.007|DIO2.016|DIO2.053,
ChannelPin,NFC_DEV_WKUP_HOST,TRUE,DIO1.163|DIO1.132|DIO2.163|DIO2.132|DIO1.048|DIO1.013|DIO2.010|DIO2.047,
ChannelPin,NFC_GPIO0,TRUE,DIO1.187|DIO1.156|DIO2.187|DIO2.156|DIO1.055|DIO1.024|DIO2.004|DIO2.034,
ChannelPin,NFC_GPIO1,TRUE,DIO1.147|DIO1.170|DIO2.147|DIO2.170|DIO1.115|DIO1.090|DIO2.115|DIO2.090,
ChannelPin,NFC_GPIO4,TRUE,DIO1.152|DIO1.184|DIO2.152|DIO2.184|DIO1.096|DIO1.067|DIO2.096|DIO2.067,
ChannelPin,NFC_HOST_WKUP_DEV,TRUE,DIO1.168|DIO1.133|DIO2.168|DIO2.133|DIO1.043|DIO1.012|DIO2.017|DIO2.046,
ChannelPin,NFC_IC_ADDR0,TRUE,DIO1.153|DIO1.176|DIO2.153|DIO2.176|DIO1.109|DIO1.084|DIO2.109|DIO2.084,
ChannelPin,NFC_IC_ADDR1,TRUE,DIO1.146|DIO1.177|DIO2.146|DIO2.177|DIO1.114|DIO1.085|DIO2.114|DIO2.085,
ChannelPin,NFC_IC_SCL,TRUE,DIO1.192|DIO1.162|DIO2.193|DIO2.162|DIO1.049|DIO1.018|DIO2.011|DIO2.040,
ChannelPin,NFC_IC_SDA,TRUE,DIO1.191|DIO1.157|DIO2.192|DIO2.157|DIO1.054|DIO1.019|DIO2.003|DIO2.041,
ChannelPin,NFC_SIM_SWIO1,TRUE,DIO1.208|DIO1.204|DIO2.207|DIO2.211|DIO1.201|DIO1.209|DIO2.200|DIO2.216,
ChannelPin,NFC_SIM_SWIO2,TRUE,DIO1.214|DIO1.198|DIO2.213|DIO2.205|DIO1.207|DIO1.203|DIO2.206|DIO2.210,
ChannelPin,NFC_SIM_SWIO3,TRUE,DIO1.213|DIO1.197|DIO2.212|DIO2.204|DIO1.202|DIO1.210|DIO2.201|DIO2.217,
ChannelPin,NFC_XTAL1,TRUE,DIO1.164|DIO1.196|DIO2.164|DIO2.196|DIO1.091|DIO1.066|DIO2.091|DIO2.066,
ChannelPin,PMU_PWRON,TRUE,DIO1.186|DIO1.151|DIO2.186|DIO2.151|DIO1.060|DIO1.025|DIO2.005|DIO2.035,
ChannelPin,RXN_D,TRUE,DIO1.3|DIO1.4|DIO1.5|DIO1.8|DIO1.9|DIO1.10|DIO1.11|DIO1.14,
ChannelPin,RXP_D,TRUE,DIO1.15|DIO1.16|DIO1.17|DIO1.20|DIO1.21|DIO1.22|DIO1.23|DIO1.26,
ChannelPin,SE_POW_ON,TRUE,DIO1.158|DIO1.190|DIO2.158|DIO2.190|DIO1.102|DIO1.073|DIO2.102|DIO2.073,
ChannelPin,SE_UART_RXD,TRUE,DIO1.175|DIO1.144|DIO2.175|DIO2.144|DIO1.036|DIO1.002|DIO2.022|DIO2.059,
ChannelPin,SE_UART_TXD,TRUE,DIO1.165|DIO1.189|DIO2.165|DIO2.189|DIO1.103|DIO1.078|DIO2.103|DIO2.078,
ChannelPin,SE_WKUP_DEV,TRUE,DIO1.174|DIO1.139|DIO2.174|DIO2.139|DIO1.037|DIO1.006|DIO2.023|DIO2.052,
ChannelPin,SIM_IO_PDN_2,TRUE,DIO1.181|DIO1.150|DIO2.181|DIO2.150|DIO1.030|DIO1.000|DIO2.028|DIO2.065,
ChannelPin,TX1,TRUE,DIO1.212|DIO1.222|DIO1.199|DIO2.042|DIO1.188|DIO1.046|DIO1.116|DIO2.119,
ChannelPin,TX2,TRUE,DIO1.206|DIO1.221|DIO1.205|DIO2.036|DIO1.182|DIO1.047|DIO1.117|DIO2.125,
ChannelPin,TXVCASC,TRUE,DIO2.230|DIO2.248|DIO2.253|DIO2.241|DIO1.241|DIO1.252|DIO1.248|DIO1.230,
ChannelPin,TXVCM,TRUE,DIO2.236|DIO2.255|DIO2.252|DIO2.235|DIO1.235|DIO1.253|DIO1.254|DIO1.236,
ChannelPin,VDD_PMU_SIMLDO,TRUE,DIO2.242|DIO2.254|DIO2.247|DIO2.229|DIO1.229|DIO1.247|DIO1.255|DIO1.242,
ChannelPin,VDD_XLDO,TRUE,DIO2.224|DIO2.243|DIO2.251|DIO2.240|DIO1.240|DIO1.251|DIO1.238|DIO1.226,
ChannelPin,VDDA,TRUE,DIO2.231|DIO2.249|DIO2.244|DIO2.234|DIO1.234|DIO1.246|DIO1.244|DIO1.225,
ChannelPin,VMID,TRUE,DIO1.171|DIO1.195|DIO2.171|DIO2.195|DIO1.108|DIO1.079|DIO2.108|DIO2.079,
ChannelPin,RXN,TRUE,DIO1.220|DIO1.211|DIO1.185|DIO2.049|DIO1.200|DIO1.041|DIO1.120|DIO2.111,
ChannelPin,RXP,TRUE,DIO1.219|DIO1.217|DIO1.193|DIO2.048|DIO1.194|DIO1.035|DIO1.126|DIO2.110,
ChannelPin,NFC_GPIO3_D,TRUE,DIO1.27|DIO1.28|DIO1.29|DIO1.32|DIO1.33|DIO1.34|DIO1.38|DIO1.39,
ChannelPin,NFC_GPIO2_D,TRUE,DIO1.40|DIO1.44|DIO1.45|DIO1.50|DIO1.51|DIO1.52|DIO1.53|DIO1.56,
ChannelPin,FE*_HF_AWG_*_SYNC,TRUE,DIO1.57|DIO1.58|DIO1.59|DIO1.61|DIO1.62|DIO1.63|DIO1.64|DIO1.65,
ChannelPin,FE*_HF_DIG_*_SYNC,TRUE,DIO1.68|DIO1.69|DIO1.70|DIO1.71|DIO1.74|DIO1.75|DIO1.76|DIO1.77,
ChannelPin,K*005,TRUE,U0.148|U0.193|U0.238|U0.251|U0.138|U0.164|U0.192|U0.219,
ChannelPin,K*001,TRUE,U0.166|U0.211|U0.248|U0.253|U0.146|U0.174|U0.201|U0.236,
ChannelPin,K*002,TRUE,U0.130|U0.175|U0.220|U0.249|U0.147|U0.165|U0.200|U0.228,
ChannelPin,K*004,TRUE,U0.157|U0.202|U0.247|U0.252|U0.128|U0.182|U0.210|U0.237,
ChannelPin,K*003,TRUE,U0.139|U0.184|U0.229|U0.250|U0.129|U0.156|U0.183|U0.218,
ChannelPin,U*002,TRUE,DIO2.160|DIO2.178|DIO2.167|DIO2.149|DIO1.160|DIO1.178|DIO1.167|DIO1.149,
ChannelPin,U3,TRUE,DIO1.249|DIO1.249|DIO1.249|DIO1.249|DIO1.249|DIO1.249|DIO1.249|DIO1.249,
Block,TesterBlock,ChannelMap1,S08,
#,Slot,Instrument,
TesterSlot,1,DIO256,
TesterSlot,2,DIO256,
TesterSlot,3,EMPTY,
TesterSlot,4,DPS128,
TesterSlot,5,EMPTY,
TesterSlot,6,EMPTY,
TesterSlot,7,EMPTY,
TesterSlot,8,EMPTY,
