// Seed: 1426153292
module module_0 (
    input uwire id_0,
    output tri1 id_1,
    input supply1 id_2,
    input supply1 id_3,
    input wand id_4,
    input tri id_5,
    input wor id_6
    , id_27,
    input wand id_7,
    input wand id_8,
    output tri1 id_9,
    input uwire id_10,
    input tri0 id_11,
    output tri1 id_12,
    input wor id_13,
    input tri id_14,
    output tri1 id_15,
    input tri0 id_16,
    input wor id_17,
    input tri0 id_18
    , id_28,
    output tri id_19,
    output tri0 id_20,
    output tri1 id_21,
    input supply0 id_22,
    input tri0 id_23,
    input tri1 id_24,
    input wire id_25
);
  wire id_29;
endmodule
module module_1 (
    output wire id_0,
    input  tri1 id_1
);
  wire id_3 = 1'b0;
  integer id_4, id_5, id_6;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
