m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder/simulation/modelsim
vAdder0
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1771901710
!i10b 1
!s100 okkF><o3m:^@QjPofJEZF3
I_beDHhD5<3ofY:58Tf]X`1
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 Adder0_sv_unit
S1
R0
w1771900635
8C:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder/Adder0.sv
FC:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder/Adder0.sv
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1771901710.000000
!s107 C:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder/Adder0.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder|C:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder/Adder0.sv|
!i113 1
Z6 o-sv -work work
Z7 !s92 -sv -work work +incdir+C:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder
Z8 tCvgOpt 0
n@adder0
vTb_Adder0
R1
R2
!i10b 1
!s100 0_Ui52o]HlmciU:UBk5YH2
IXn^HG0ogD=zk;^moX3ZjF3
R3
!s105 Tb_Adder0_sv_unit
S1
R0
w1771901697
8C:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder/Tb_Adder0.sv
FC:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder/Tb_Adder0.sv
L0 2
R4
r1
!s85 0
31
R5
!s107 C:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder/Tb_Adder0.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder|C:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder/Tb_Adder0.sv|
!i113 1
R6
R7
R8
n@tb_@adder0
