time,event,event_type,process,device,ready_queue,wait_queue,cpus,ios
9,1 added to ready queue,enqueue,1,,['1'],[],"[None, None]","[None, None]"
9,2 added to ready queue,enqueue,2,,"['1', '2']",[],"[None, None]","[None, None]"
9,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['2'],[],"['1', None]","[None, None]"
9,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['1', '2']","[None, None]"
12,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,['2'],[],"['1', None]","[None, None]"
12,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['1', '2']","[None, None]"
13,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,['1'],[],"[None, '2']","[None, None]"
13,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', '2']","[None, None]"
15,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,['1'],[],"[None, '2']","[None, None]"
15,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', '2']","[None, None]"
17,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,['2'],[],"['1', None]","[None, None]"
17,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['1', '2']","[None, None]"
20,3 added to ready queue,enqueue,3,,['3'],[],"['1', '2']","[None, None]"
20,1 finished CPU → wait queue,cpu_to_io,1,CPU0,['3'],['1'],"[None, '2']","[None, None]"
20,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],['1'],"['3', '2']","[None, None]"
20,1 dispatched to IO0,dispatch_io,1,IO0,[],[],"['3', '2']","['1', None]"
22,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,['2'],[],"['3', None]","['1', None]"
22,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['3', '2']","['1', None]"
25,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],[],"[None, '2']","['1', None]"
25,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],[],"['3', '2']","['1', None]"
26,2 finished CPU → wait queue,cpu_to_io,2,CPU1,[],['2'],"['3', None]","['1', None]"
26,2 dispatched to IO1,dispatch_io,2,IO1,[],[],"['3', None]","['1', '2']"
28,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,['3'],[],"[None, None]","['1', '2']"
28,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],[],"['3', None]","['1', '2']"
29,4 added to ready queue,enqueue,4,,['4'],[],"['3', None]","['1', '2']"
29,1 finished I/O → ready queue,io_to_ready,1,IO0,"['4', '1']",[],"['3', None]","[None, '2']"
29,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['1'],[],"['3', '4']","[None, '2']"
33,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['1', '3']",[],"[None, '4']","[None, '2']"
33,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['3'],[],"['1', '4']","[None, '2']"
34,4 finished CPU → wait queue,cpu_to_io,4,CPU1,['3'],['4'],"['1', None]","[None, '2']"
34,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],['4'],"['1', '3']","[None, '2']"
34,4 dispatched to IO0,dispatch_io,4,IO0,[],[],"['1', '3']","['4', '2']"
37,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,['1'],[],"[None, '3']","['4', '2']"
37,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', '3']","['4', '2']"
39,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],[],"['1', None]","['4', '2']"
39,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['1', '3']","['4', '2']"
40,1 finished CPU → wait queue,cpu_to_io,1,CPU0,[],['1'],"[None, '3']","['4', '2']"
43,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,['3'],['1'],"[None, None]","['4', '2']"
43,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],['1'],"['3', None]","['4', '2']"
47,5 added to ready queue,enqueue,5,,['5'],['1'],"['3', None]","['4', '2']"
47,3 finished all bursts,finished,3,CPU0,['5'],['1'],"[None, None]","['4', '2']"
47,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],['1'],"['5', None]","['4', '2']"
51,6 added to ready queue,enqueue,6,,['6'],['1'],"['5', None]","['4', '2']"
51,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],['1'],"['5', '6']","['4', '2']"
52,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],['1'],"[None, '6']","['4', '2']"
52,2 finished I/O → ready queue,io_to_ready,2,IO1,"['5', '2']",['1'],"[None, '6']","['4', None]"
52,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['2'],['1'],"['5', '6']","['4', None]"
52,1 dispatched to IO1,dispatch_io,1,IO1,['2'],[],"['5', '6']","['4', '1']"
53,1 finished I/O → ready queue,io_to_ready,1,IO1,"['2', '1']",[],"['5', '6']","['4', None]"
56,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['2', '1', '6']",[],"['5', None]","['4', None]"
56,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['1', '6']",[],"['5', '2']","['4', None]"
57,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['1', '6', '5']",[],"[None, '2']","['4', None]"
57,4 finished I/O → ready queue,io_to_ready,4,IO0,"['1', '6', '5', '4']",[],"[None, '2']","[None, None]"
57,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['6', '5', '4']",[],"['1', '2']","[None, None]"
58,1 finished all bursts,finished,1,CPU0,"['6', '5', '4']",[],"[None, '2']","[None, None]"
58,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['5', '4']",[],"['6', '2']","[None, None]"
61,7 added to ready queue,enqueue,7,,"['5', '4', '7']",[],"['6', '2']","[None, None]"
61,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['5', '4', '7', '2']",[],"['6', None]","[None, None]"
61,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['4', '7', '2']",[],"['6', '5']","[None, None]"
62,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['4', '7', '2']",['5'],"['6', None]","[None, None]"
62,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['7', '2']",['5'],"['6', '4']","[None, None]"
62,5 dispatched to IO0,dispatch_io,5,IO0,"['7', '2']",[],"['6', '4']","['5', None]"
63,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['7', '2', '6']",[],"[None, '4']","['5', None]"
63,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['2', '6']",[],"['7', '4']","['5', None]"
65,7 finished CPU → wait queue,cpu_to_io,7,CPU0,"['2', '6']",['7'],"[None, '4']","['5', None]"
65,2 dispatched to CPU0,dispatch_cpu,2,CPU0,['6'],['7'],"['2', '4']","['5', None]"
65,7 dispatched to IO1,dispatch_io,7,IO1,['6'],[],"['2', '4']","['5', '7']"
67,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['6', '4']",[],"['2', None]","['5', '7']"
67,6 dispatched to CPU1,dispatch_cpu,6,CPU1,['4'],[],"['2', '6']","['5', '7']"
69,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,"['4', '2']",[],"[None, '6']","['5', '7']"
69,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['4', '2', '6']",[],"[None, None]","['5', '7']"
69,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['2', '6']",[],"['4', None]","['5', '7']"
69,2 dispatched to CPU1,dispatch_cpu,2,CPU1,['6'],[],"['4', '2']","['5', '7']"
70,2 finished CPU → wait queue,cpu_to_io,2,CPU1,['6'],['2'],"['4', None]","['5', '7']"
70,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],['2'],"['4', '6']","['5', '7']"
74,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],['2'],"[None, '6']","['5', '7']"
74,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],['2'],"['4', '6']","['5', '7']"
75,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,['4'],['2'],"[None, '6']","['5', '7']"
75,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['4', '6']",['2'],"[None, None]","['5', '7']"
75,5 finished I/O → ready queue,io_to_ready,5,IO0,"['4', '6', '5']",['2'],"[None, None]","[None, '7']"
75,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['6', '5']",['2'],"['4', None]","[None, '7']"
75,6 dispatched to CPU1,dispatch_cpu,6,CPU1,['5'],['2'],"['4', '6']","[None, '7']"
75,2 dispatched to IO0,dispatch_io,2,IO0,['5'],[],"['4', '6']","['2', '7']"
76,2 finished I/O → ready queue,io_to_ready,2,IO0,"['5', '2']",[],"['4', '6']","[None, '7']"
80,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['5', '2', '4']",[],"[None, '6']","[None, '7']"
80,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['5', '2', '4', '6']",[],"[None, None]","[None, '7']"
80,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['2', '4', '6']",[],"['5', None]","[None, '7']"
80,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['4', '6']",[],"['5', '2']","[None, '7']"
82,8 added to ready queue,enqueue,8,,"['4', '6', '8']",[],"['5', '2']","[None, '7']"
83,7 finished I/O → ready queue,io_to_ready,7,IO1,"['4', '6', '8', '7']",[],"['5', '2']","[None, None]"
85,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['4', '6', '8', '7', '5']",[],"[None, '2']","[None, None]"
85,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['4', '6', '8', '7', '5', '2']",[],"[None, None]","[None, None]"
85,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['6', '8', '7', '5', '2']",[],"['4', None]","[None, None]"
85,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['8', '7', '5', '2']",[],"['4', '6']","[None, None]"
90,4 finished CPU → wait queue,cpu_to_io,4,CPU0,"['8', '7', '5', '2']",['4'],"[None, '6']","[None, None]"
90,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['8', '7', '5', '2', '6']",['4'],"[None, None]","[None, None]"
90,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['7', '5', '2', '6']",['4'],"['8', None]","[None, None]"
90,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['5', '2', '6']",['4'],"['8', '7']","[None, None]"
90,4 dispatched to IO0,dispatch_io,4,IO0,"['5', '2', '6']",[],"['8', '7']","['4', None]"
94,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['5', '2', '6']",['8'],"[None, '7']","['4', None]"
94,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['2', '6']",['8'],"['5', '7']","['4', None]"
94,8 dispatched to IO1,dispatch_io,8,IO1,"['2', '6']",[],"['5', '7']","['4', '8']"
95,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['2', '6', '7']",[],"['5', None]","['4', '8']"
95,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['6', '7']",[],"['5', '2']","['4', '8']"
97,9 added to ready queue,enqueue,9,,"['6', '7', '9']",[],"['5', '2']","['4', '8']"
98,10 added to ready queue,enqueue,10,,"['6', '7', '9', '10']",[],"['5', '2']","['4', '8']"
98,4 finished I/O → ready queue,io_to_ready,4,IO0,"['6', '7', '9', '10', '4']",[],"['5', '2']","[None, '8']"
99,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['6', '7', '9', '10', '4', '5']",[],"[None, '2']","[None, '8']"
99,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['7', '9', '10', '4', '5']",[],"['6', '2']","[None, '8']"
100,11 added to ready queue,enqueue,11,,"['7', '9', '10', '4', '5', '11']",[],"['6', '2']","[None, '8']"
100,2 finished CPU → wait queue,cpu_to_io,2,CPU1,"['7', '9', '10', '4', '5', '11']",['2'],"['6', None]","[None, '8']"
100,8 finished I/O → ready queue,io_to_ready,8,IO1,"['7', '9', '10', '4', '5', '11', '8']",['2'],"['6', None]","[None, None]"
100,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['9', '10', '4', '5', '11', '8']",['2'],"['6', '7']","[None, None]"
100,2 dispatched to IO0,dispatch_io,2,IO0,"['9', '10', '4', '5', '11', '8']",[],"['6', '7']","['2', None]"
102,7 finished CPU → ready queue,cpu_to_ready,7,CPU1,"['9', '10', '4', '5', '11', '8', '7']",[],"['6', None]","['2', None]"
102,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['10', '4', '5', '11', '8', '7']",[],"['6', '9']","['2', None]"
103,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,"['10', '4', '5', '11', '8', '7', '6']",[],"[None, '9']","['2', None]"
103,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['4', '5', '11', '8', '7', '6']",[],"['10', '9']","['2', None]"
104,12 added to ready queue,enqueue,12,,"['4', '5', '11', '8', '7', '6', '12']",[],"['10', '9']","['2', None]"
104,13 added to ready queue,enqueue,13,,"['4', '5', '11', '8', '7', '6', '12', '13']",[],"['10', '9']","['2', None]"
104,14 added to ready queue,enqueue,14,,"['4', '5', '11', '8', '7', '6', '12', '13', '14']",[],"['10', '9']","['2', None]"
105,15 added to ready queue,enqueue,15,,"['4', '5', '11', '8', '7', '6', '12', '13', '14', '15']",[],"['10', '9']","['2', None]"
107,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['4', '5', '11', '8', '7', '6', '12', '13', '14', '15', '9']",[],"['10', None]","['2', None]"
107,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['5', '11', '8', '7', '6', '12', '13', '14', '15', '9']",[],"['10', '4']","['2', None]"
108,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['5', '11', '8', '7', '6', '12', '13', '14', '15', '9', '10']",[],"[None, '4']","['2', None]"
108,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['11', '8', '7', '6', '12', '13', '14', '15', '9', '10']",[],"['5', '4']","['2', None]"
110,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['11', '8', '7', '6', '12', '13', '14', '15', '9', '10', '5']",[],"[None, '4']","['2', None]"
110,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['8', '7', '6', '12', '13', '14', '15', '9', '10', '5']",[],"['11', '4']","['2', None]"
112,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['8', '7', '6', '12', '13', '14', '15', '9', '10', '5', '4']",[],"['11', None]","['2', None]"
112,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['7', '6', '12', '13', '14', '15', '9', '10', '5', '4']",[],"['11', '8']","['2', None]"
115,11 finished CPU → wait queue,cpu_to_io,11,CPU0,"['7', '6', '12', '13', '14', '15', '9', '10', '5', '4']",['11'],"[None, '8']","['2', None]"
115,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['7', '6', '12', '13', '14', '15', '9', '10', '5', '4', '8']",['11'],"[None, None]","['2', None]"
115,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['6', '12', '13', '14', '15', '9', '10', '5', '4', '8']",['11'],"['7', None]","['2', None]"
115,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['12', '13', '14', '15', '9', '10', '5', '4', '8']",['11'],"['7', '6']","['2', None]"
115,11 dispatched to IO1,dispatch_io,11,IO1,"['12', '13', '14', '15', '9', '10', '5', '4', '8']",[],"['7', '6']","['2', '11']"
120,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['12', '13', '14', '15', '9', '10', '5', '4', '8', '7']",[],"[None, '6']","['2', '11']"
120,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['12', '13', '14', '15', '9', '10', '5', '4', '8', '7', '6']",[],"[None, None]","['2', '11']"
120,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['13', '14', '15', '9', '10', '5', '4', '8', '7', '6']",[],"['12', None]","['2', '11']"
120,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['14', '15', '9', '10', '5', '4', '8', '7', '6']",[],"['12', '13']","['2', '11']"
121,16 added to ready queue,enqueue,16,,"['14', '15', '9', '10', '5', '4', '8', '7', '6', '16']",[],"['12', '13']","['2', '11']"
121,11 finished I/O → ready queue,io_to_ready,11,IO1,"['14', '15', '9', '10', '5', '4', '8', '7', '6', '16', '11']",[],"['12', '13']","['2', None]"
123,12 finished CPU → wait queue,cpu_to_io,12,CPU0,"['14', '15', '9', '10', '5', '4', '8', '7', '6', '16', '11']",['12'],"[None, '13']","['2', None]"
123,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['15', '9', '10', '5', '4', '8', '7', '6', '16', '11']",['12'],"['14', '13']","['2', None]"
123,12 dispatched to IO1,dispatch_io,12,IO1,"['15', '9', '10', '5', '4', '8', '7', '6', '16', '11']",[],"['14', '13']","['2', '12']"
124,2 finished I/O → ready queue,io_to_ready,2,IO0,"['15', '9', '10', '5', '4', '8', '7', '6', '16', '11', '2']",[],"['14', '13']","[None, '12']"
125,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['15', '9', '10', '5', '4', '8', '7', '6', '16', '11', '2', '13']",[],"['14', None]","[None, '12']"
125,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['9', '10', '5', '4', '8', '7', '6', '16', '11', '2', '13']",[],"['14', '15']","[None, '12']"
128,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['9', '10', '5', '4', '8', '7', '6', '16', '11', '2', '13', '14']",[],"[None, '15']","[None, '12']"
128,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['10', '5', '4', '8', '7', '6', '16', '11', '2', '13', '14']",[],"['9', '15']","[None, '12']"
130,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['10', '5', '4', '8', '7', '6', '16', '11', '2', '13', '14', '15']",[],"['9', None]","[None, '12']"
130,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['5', '4', '8', '7', '6', '16', '11', '2', '13', '14', '15']",[],"['9', '10']","[None, '12']"
131,12 finished I/O → ready queue,io_to_ready,12,IO1,"['5', '4', '8', '7', '6', '16', '11', '2', '13', '14', '15', '12']",[],"['9', '10']","[None, None]"
132,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['5', '4', '8', '7', '6', '16', '11', '2', '13', '14', '15', '12']",['10'],"['9', None]","[None, None]"
132,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['4', '8', '7', '6', '16', '11', '2', '13', '14', '15', '12']",['10'],"['9', '5']","[None, None]"
132,10 dispatched to IO0,dispatch_io,10,IO0,"['4', '8', '7', '6', '16', '11', '2', '13', '14', '15', '12']",[],"['9', '5']","['10', None]"
133,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['4', '8', '7', '6', '16', '11', '2', '13', '14', '15', '12', '9']",[],"[None, '5']","['10', None]"
133,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['8', '7', '6', '16', '11', '2', '13', '14', '15', '12', '9']",[],"['4', '5']","['10', None]"
134,17 added to ready queue,enqueue,17,,"['8', '7', '6', '16', '11', '2', '13', '14', '15', '12', '9', '17']",[],"['4', '5']","['10', None]"
137,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['8', '7', '6', '16', '11', '2', '13', '14', '15', '12', '9', '17']",['5'],"['4', None]","['10', None]"
137,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['7', '6', '16', '11', '2', '13', '14', '15', '12', '9', '17']",['5'],"['4', '8']","['10', None]"
137,5 dispatched to IO1,dispatch_io,5,IO1,"['7', '6', '16', '11', '2', '13', '14', '15', '12', '9', '17']",[],"['4', '8']","['10', '5']"
138,4 finished CPU → wait queue,cpu_to_io,4,CPU0,"['7', '6', '16', '11', '2', '13', '14', '15', '12', '9', '17']",['4'],"[None, '8']","['10', '5']"
138,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['6', '16', '11', '2', '13', '14', '15', '12', '9', '17']",['4'],"['7', '8']","['10', '5']"
142,7 finished all bursts,finished,7,CPU0,"['6', '16', '11', '2', '13', '14', '15', '12', '9', '17']",['4'],"[None, '8']","['10', '5']"
142,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['6', '16', '11', '2', '13', '14', '15', '12', '9', '17']","['4', '8']","[None, None]","['10', '5']"
142,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['16', '11', '2', '13', '14', '15', '12', '9', '17']","['4', '8']","['6', None]","['10', '5']"
142,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['11', '2', '13', '14', '15', '12', '9', '17']","['4', '8']","['6', '16']","['10', '5']"
143,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,"['11', '2', '13', '14', '15', '12', '9', '17', '6']","['4', '8']","[None, '16']","['10', '5']"
143,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['2', '13', '14', '15', '12', '9', '17', '6']","['4', '8']","['11', '16']","['10', '5']"
147,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['2', '13', '14', '15', '12', '9', '17', '6', '16']","['4', '8']","['11', None]","['10', '5']"
147,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['13', '14', '15', '12', '9', '17', '6', '16']","['4', '8']","['11', '2']","['10', '5']"
148,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['13', '14', '15', '12', '9', '17', '6', '16', '11']","['4', '8']","[None, '2']","['10', '5']"
148,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['14', '15', '12', '9', '17', '6', '16', '11']","['4', '8']","['13', '2']","['10', '5']"
150,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,"['14', '15', '12', '9', '17', '6', '16', '11', '13']","['4', '8']","[None, '2']","['10', '5']"
150,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['15', '12', '9', '17', '6', '16', '11', '13']","['4', '8']","['14', '2']","['10', '5']"
151,18 added to ready queue,enqueue,18,,"['15', '12', '9', '17', '6', '16', '11', '13', '18']","['4', '8']","['14', '2']","['10', '5']"
152,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['15', '12', '9', '17', '6', '16', '11', '13', '18', '2']","['4', '8']","['14', None]","['10', '5']"
152,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['12', '9', '17', '6', '16', '11', '13', '18', '2']","['4', '8']","['14', '15']","['10', '5']"
153,15 finished CPU → ready queue,cpu_to_ready,15,CPU1,"['12', '9', '17', '6', '16', '11', '13', '18', '2', '15']","['4', '8']","['14', None]","['10', '5']"
153,5 finished I/O → ready queue,io_to_ready,5,IO1,"['12', '9', '17', '6', '16', '11', '13', '18', '2', '15', '5']","['4', '8']","['14', None]","['10', None]"
153,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['9', '17', '6', '16', '11', '13', '18', '2', '15', '5']","['4', '8']","['14', '12']","['10', None]"
153,4 dispatched to IO1,dispatch_io,4,IO1,"['9', '17', '6', '16', '11', '13', '18', '2', '15', '5']",['8'],"['14', '12']","['10', '4']"
155,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['9', '17', '6', '16', '11', '13', '18', '2', '15', '5', '14']",['8'],"[None, '12']","['10', '4']"
155,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['17', '6', '16', '11', '13', '18', '2', '15', '5', '14']",['8'],"['9', '12']","['10', '4']"
156,10 finished I/O → ready queue,io_to_ready,10,IO0,"['17', '6', '16', '11', '13', '18', '2', '15', '5', '14', '10']",['8'],"['9', '12']","[None, '4']"
156,8 dispatched to IO0,dispatch_io,8,IO0,"['17', '6', '16', '11', '13', '18', '2', '15', '5', '14', '10']",[],"['9', '12']","['8', '4']"
158,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['17', '6', '16', '11', '13', '18', '2', '15', '5', '14', '10', '12']",[],"['9', None]","['8', '4']"
158,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['6', '16', '11', '13', '18', '2', '15', '5', '14', '10', '12']",[],"['9', '17']","['8', '4']"
160,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['6', '16', '11', '13', '18', '2', '15', '5', '14', '10', '12', '9']",[],"[None, '17']","['8', '4']"
160,8 finished I/O → ready queue,io_to_ready,8,IO0,"['6', '16', '11', '13', '18', '2', '15', '5', '14', '10', '12', '9', '8']",[],"[None, '17']","[None, '4']"
160,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['16', '11', '13', '18', '2', '15', '5', '14', '10', '12', '9', '8']",[],"['6', '17']","[None, '4']"
163,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['16', '11', '13', '18', '2', '15', '5', '14', '10', '12', '9', '8', '17']",[],"['6', None]","[None, '4']"
163,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['11', '13', '18', '2', '15', '5', '14', '10', '12', '9', '8', '17']",[],"['6', '16']","[None, '4']"
164,19 added to ready queue,enqueue,19,,"['11', '13', '18', '2', '15', '5', '14', '10', '12', '9', '8', '17', '19']",[],"['6', '16']","[None, '4']"
165,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['11', '13', '18', '2', '15', '5', '14', '10', '12', '9', '8', '17', '19', '6']",[],"[None, '16']","[None, '4']"
165,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['13', '18', '2', '15', '5', '14', '10', '12', '9', '8', '17', '19', '6']",[],"['11', '16']","[None, '4']"
168,16 finished CPU → ready queue,cpu_to_ready,16,CPU1,"['13', '18', '2', '15', '5', '14', '10', '12', '9', '8', '17', '19', '6', '16']",[],"['11', None]","[None, '4']"
168,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['18', '2', '15', '5', '14', '10', '12', '9', '8', '17', '19', '6', '16']",[],"['11', '13']","[None, '4']"
170,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['18', '2', '15', '5', '14', '10', '12', '9', '8', '17', '19', '6', '16', '11']",[],"[None, '13']","[None, '4']"
170,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['2', '15', '5', '14', '10', '12', '9', '8', '17', '19', '6', '16', '11']",[],"['18', '13']","[None, '4']"
173,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['2', '15', '5', '14', '10', '12', '9', '8', '17', '19', '6', '16', '11', '13']",[],"['18', None]","[None, '4']"
173,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['15', '5', '14', '10', '12', '9', '8', '17', '19', '6', '16', '11', '13']",[],"['18', '2']","[None, '4']"
175,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['15', '5', '14', '10', '12', '9', '8', '17', '19', '6', '16', '11', '13', '18']",[],"[None, '2']","[None, '4']"
175,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['5', '14', '10', '12', '9', '8', '17', '19', '6', '16', '11', '13', '18']",[],"['15', '2']","[None, '4']"
176,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,"['5', '14', '10', '12', '9', '8', '17', '19', '6', '16', '11', '13', '18', '2']",[],"['15', None]","[None, '4']"
176,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['14', '10', '12', '9', '8', '17', '19', '6', '16', '11', '13', '18', '2']",[],"['15', '5']","[None, '4']"
178,4 finished I/O → ready queue,io_to_ready,4,IO1,"['14', '10', '12', '9', '8', '17', '19', '6', '16', '11', '13', '18', '2', '4']",[],"['15', '5']","[None, None]"
180,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['14', '10', '12', '9', '8', '17', '19', '6', '16', '11', '13', '18', '2', '4', '15']",[],"[None, '5']","[None, None]"
180,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['10', '12', '9', '8', '17', '19', '6', '16', '11', '13', '18', '2', '4', '15']",[],"['14', '5']","[None, None]"
181,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['10', '12', '9', '8', '17', '19', '6', '16', '11', '13', '18', '2', '4', '15', '5']",[],"['14', None]","[None, None]"
181,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['12', '9', '8', '17', '19', '6', '16', '11', '13', '18', '2', '4', '15', '5']",[],"['14', '10']","[None, None]"
183,20 added to ready queue,enqueue,20,,"['12', '9', '8', '17', '19', '6', '16', '11', '13', '18', '2', '4', '15', '5', '20']",[],"['14', '10']","[None, None]"
185,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['12', '9', '8', '17', '19', '6', '16', '11', '13', '18', '2', '4', '15', '5', '20', '14']",[],"[None, '10']","[None, None]"
185,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['9', '8', '17', '19', '6', '16', '11', '13', '18', '2', '4', '15', '5', '20', '14']",[],"['12', '10']","[None, None]"
186,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['9', '8', '17', '19', '6', '16', '11', '13', '18', '2', '4', '15', '5', '20', '14', '12']",[],"[None, '10']","[None, None]"
186,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['9', '8', '17', '19', '6', '16', '11', '13', '18', '2', '4', '15', '5', '20', '14', '12', '10']",[],"[None, None]","[None, None]"
186,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['8', '17', '19', '6', '16', '11', '13', '18', '2', '4', '15', '5', '20', '14', '12', '10']",[],"['9', None]","[None, None]"
186,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['17', '19', '6', '16', '11', '13', '18', '2', '4', '15', '5', '20', '14', '12', '10']",[],"['9', '8']","[None, None]"
187,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['17', '19', '6', '16', '11', '13', '18', '2', '4', '15', '5', '20', '14', '12', '10']",['9'],"[None, '8']","[None, None]"
187,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['19', '6', '16', '11', '13', '18', '2', '4', '15', '5', '20', '14', '12', '10']",['9'],"['17', '8']","[None, None]"
187,9 dispatched to IO0,dispatch_io,9,IO0,"['19', '6', '16', '11', '13', '18', '2', '4', '15', '5', '20', '14', '12', '10']",[],"['17', '8']","['9', None]"
188,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['19', '6', '16', '11', '13', '18', '2', '4', '15', '5', '20', '14', '12', '10', '8']",[],"['17', None]","['9', None]"
188,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['6', '16', '11', '13', '18', '2', '4', '15', '5', '20', '14', '12', '10', '8']",[],"['17', '19']","['9', None]"
192,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['6', '16', '11', '13', '18', '2', '4', '15', '5', '20', '14', '12', '10', '8', '17']",[],"[None, '19']","['9', None]"
192,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['16', '11', '13', '18', '2', '4', '15', '5', '20', '14', '12', '10', '8', '17']",[],"['6', '19']","['9', None]"
193,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,"['16', '11', '13', '18', '2', '4', '15', '5', '20', '14', '12', '10', '8', '17', '19']",[],"['6', None]","['9', None]"
193,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['11', '13', '18', '2', '4', '15', '5', '20', '14', '12', '10', '8', '17', '19']",[],"['6', '16']","['9', None]"
197,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,"['11', '13', '18', '2', '4', '15', '5', '20', '14', '12', '10', '8', '17', '19', '6']",[],"[None, '16']","['9', None]"
197,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['13', '18', '2', '4', '15', '5', '20', '14', '12', '10', '8', '17', '19', '6']",[],"['11', '16']","['9', None]"
198,21 added to ready queue,enqueue,21,,"['13', '18', '2', '4', '15', '5', '20', '14', '12', '10', '8', '17', '19', '6', '21']",[],"['11', '16']","['9', None]"
198,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['13', '18', '2', '4', '15', '5', '20', '14', '12', '10', '8', '17', '19', '6', '21', '16']",[],"['11', None]","['9', None]"
198,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['18', '2', '4', '15', '5', '20', '14', '12', '10', '8', '17', '19', '6', '21', '16']",[],"['11', '13']","['9', None]"
202,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['18', '2', '4', '15', '5', '20', '14', '12', '10', '8', '17', '19', '6', '21', '16', '11']",[],"[None, '13']","['9', None]"
202,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['2', '4', '15', '5', '20', '14', '12', '10', '8', '17', '19', '6', '21', '16', '11']",[],"['18', '13']","['9', None]"
203,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['2', '4', '15', '5', '20', '14', '12', '10', '8', '17', '19', '6', '21', '16', '11', '13']",[],"['18', None]","['9', None]"
203,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['4', '15', '5', '20', '14', '12', '10', '8', '17', '19', '6', '21', '16', '11', '13']",[],"['18', '2']","['9', None]"
206,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,"['4', '15', '5', '20', '14', '12', '10', '8', '17', '19', '6', '21', '16', '11', '13', '18']",[],"[None, '2']","['9', None]"
206,9 finished I/O → ready queue,io_to_ready,9,IO0,"['4', '15', '5', '20', '14', '12', '10', '8', '17', '19', '6', '21', '16', '11', '13', '18', '9']",[],"[None, '2']","[None, None]"
206,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['15', '5', '20', '14', '12', '10', '8', '17', '19', '6', '21', '16', '11', '13', '18', '9']",[],"['4', '2']","[None, None]"
208,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['15', '5', '20', '14', '12', '10', '8', '17', '19', '6', '21', '16', '11', '13', '18', '9', '2']",[],"['4', None]","[None, None]"
208,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['5', '20', '14', '12', '10', '8', '17', '19', '6', '21', '16', '11', '13', '18', '9', '2']",[],"['4', '15']","[None, None]"
211,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['5', '20', '14', '12', '10', '8', '17', '19', '6', '21', '16', '11', '13', '18', '9', '2', '4']",[],"[None, '15']","[None, None]"
211,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['20', '14', '12', '10', '8', '17', '19', '6', '21', '16', '11', '13', '18', '9', '2', '4']",[],"['5', '15']","[None, None]"
213,15 finished CPU → ready queue,cpu_to_ready,15,CPU1,"['20', '14', '12', '10', '8', '17', '19', '6', '21', '16', '11', '13', '18', '9', '2', '4', '15']",[],"['5', None]","[None, None]"
213,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['14', '12', '10', '8', '17', '19', '6', '21', '16', '11', '13', '18', '9', '2', '4', '15']",[],"['5', '20']","[None, None]"
214,22 added to ready queue,enqueue,22,,"['14', '12', '10', '8', '17', '19', '6', '21', '16', '11', '13', '18', '9', '2', '4', '15', '22']",[],"['5', '20']","[None, None]"
214,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['14', '12', '10', '8', '17', '19', '6', '21', '16', '11', '13', '18', '9', '2', '4', '15', '22', '5']",[],"[None, '20']","[None, None]"
214,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['12', '10', '8', '17', '19', '6', '21', '16', '11', '13', '18', '9', '2', '4', '15', '22', '5']",[],"['14', '20']","[None, None]"
217,14 finished CPU → ready queue,cpu_to_ready,14,CPU0,"['12', '10', '8', '17', '19', '6', '21', '16', '11', '13', '18', '9', '2', '4', '15', '22', '5', '14']",[],"[None, '20']","[None, None]"
217,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['10', '8', '17', '19', '6', '21', '16', '11', '13', '18', '9', '2', '4', '15', '22', '5', '14']",[],"['12', '20']","[None, None]"
218,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['10', '8', '17', '19', '6', '21', '16', '11', '13', '18', '9', '2', '4', '15', '22', '5', '14', '20']",[],"['12', None]","[None, None]"
218,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['8', '17', '19', '6', '21', '16', '11', '13', '18', '9', '2', '4', '15', '22', '5', '14', '20']",[],"['12', '10']","[None, None]"
221,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['8', '17', '19', '6', '21', '16', '11', '13', '18', '9', '2', '4', '15', '22', '5', '14', '20', '10']",[],"['12', None]","[None, None]"
221,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['17', '19', '6', '21', '16', '11', '13', '18', '9', '2', '4', '15', '22', '5', '14', '20', '10']",[],"['12', '8']","[None, None]"
222,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['17', '19', '6', '21', '16', '11', '13', '18', '9', '2', '4', '15', '22', '5', '14', '20', '10', '12']",[],"[None, '8']","[None, None]"
222,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['19', '6', '21', '16', '11', '13', '18', '9', '2', '4', '15', '22', '5', '14', '20', '10', '12']",[],"['17', '8']","[None, None]"
226,17 finished CPU → wait queue,cpu_to_io,17,CPU0,"['19', '6', '21', '16', '11', '13', '18', '9', '2', '4', '15', '22', '5', '14', '20', '10', '12']",['17'],"[None, '8']","[None, None]"
226,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['19', '6', '21', '16', '11', '13', '18', '9', '2', '4', '15', '22', '5', '14', '20', '10', '12']","['17', '8']","[None, None]","[None, None]"
226,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['6', '21', '16', '11', '13', '18', '9', '2', '4', '15', '22', '5', '14', '20', '10', '12']","['17', '8']","['19', None]","[None, None]"
226,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['21', '16', '11', '13', '18', '9', '2', '4', '15', '22', '5', '14', '20', '10', '12']","['17', '8']","['19', '6']","[None, None]"
226,17 dispatched to IO0,dispatch_io,17,IO0,"['21', '16', '11', '13', '18', '9', '2', '4', '15', '22', '5', '14', '20', '10', '12']",['8'],"['19', '6']","['17', None]"
226,8 dispatched to IO1,dispatch_io,8,IO1,"['21', '16', '11', '13', '18', '9', '2', '4', '15', '22', '5', '14', '20', '10', '12']",[],"['19', '6']","['17', '8']"
231,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['21', '16', '11', '13', '18', '9', '2', '4', '15', '22', '5', '14', '20', '10', '12', '19']",[],"[None, '6']","['17', '8']"
231,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['21', '16', '11', '13', '18', '9', '2', '4', '15', '22', '5', '14', '20', '10', '12', '19', '6']",[],"[None, None]","['17', '8']"
231,8 finished I/O → ready queue,io_to_ready,8,IO1,"['21', '16', '11', '13', '18', '9', '2', '4', '15', '22', '5', '14', '20', '10', '12', '19', '6', '8']",[],"[None, None]","['17', None]"
231,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['16', '11', '13', '18', '9', '2', '4', '15', '22', '5', '14', '20', '10', '12', '19', '6', '8']",[],"['21', None]","['17', None]"
231,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['11', '13', '18', '9', '2', '4', '15', '22', '5', '14', '20', '10', '12', '19', '6', '8']",[],"['21', '16']","['17', None]"
234,23 added to ready queue,enqueue,23,,"['11', '13', '18', '9', '2', '4', '15', '22', '5', '14', '20', '10', '12', '19', '6', '8', '23']",[],"['21', '16']","['17', None]"
236,21 finished CPU → wait queue,cpu_to_io,21,CPU0,"['11', '13', '18', '9', '2', '4', '15', '22', '5', '14', '20', '10', '12', '19', '6', '8', '23']",['21'],"[None, '16']","['17', None]"
236,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['11', '13', '18', '9', '2', '4', '15', '22', '5', '14', '20', '10', '12', '19', '6', '8', '23', '16']",['21'],"[None, None]","['17', None]"
236,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['13', '18', '9', '2', '4', '15', '22', '5', '14', '20', '10', '12', '19', '6', '8', '23', '16']",['21'],"['11', None]","['17', None]"
236,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['18', '9', '2', '4', '15', '22', '5', '14', '20', '10', '12', '19', '6', '8', '23', '16']",['21'],"['11', '13']","['17', None]"
236,21 dispatched to IO1,dispatch_io,21,IO1,"['18', '9', '2', '4', '15', '22', '5', '14', '20', '10', '12', '19', '6', '8', '23', '16']",[],"['11', '13']","['17', '21']"
237,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,"['18', '9', '2', '4', '15', '22', '5', '14', '20', '10', '12', '19', '6', '8', '23', '16', '11']",[],"[None, '13']","['17', '21']"
237,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,"['18', '9', '2', '4', '15', '22', '5', '14', '20', '10', '12', '19', '6', '8', '23', '16', '11', '13']",[],"[None, None]","['17', '21']"
237,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['9', '2', '4', '15', '22', '5', '14', '20', '10', '12', '19', '6', '8', '23', '16', '11', '13']",[],"['18', None]","['17', '21']"
237,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['2', '4', '15', '22', '5', '14', '20', '10', '12', '19', '6', '8', '23', '16', '11', '13']",[],"['18', '9']","['17', '21']"
242,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['2', '4', '15', '22', '5', '14', '20', '10', '12', '19', '6', '8', '23', '16', '11', '13', '18']",[],"[None, '9']","['17', '21']"
242,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['2', '4', '15', '22', '5', '14', '20', '10', '12', '19', '6', '8', '23', '16', '11', '13', '18', '9']",[],"[None, None]","['17', '21']"
242,17 finished I/O → ready queue,io_to_ready,17,IO0,"['2', '4', '15', '22', '5', '14', '20', '10', '12', '19', '6', '8', '23', '16', '11', '13', '18', '9', '17']",[],"[None, None]","[None, '21']"
242,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['4', '15', '22', '5', '14', '20', '10', '12', '19', '6', '8', '23', '16', '11', '13', '18', '9', '17']",[],"['2', None]","[None, '21']"
242,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['15', '22', '5', '14', '20', '10', '12', '19', '6', '8', '23', '16', '11', '13', '18', '9', '17']",[],"['2', '4']","[None, '21']"
247,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['15', '22', '5', '14', '20', '10', '12', '19', '6', '8', '23', '16', '11', '13', '18', '9', '17', '2']",[],"[None, '4']","[None, '21']"
247,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['15', '22', '5', '14', '20', '10', '12', '19', '6', '8', '23', '16', '11', '13', '18', '9', '17', '2']",['4'],"[None, None]","[None, '21']"
247,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['22', '5', '14', '20', '10', '12', '19', '6', '8', '23', '16', '11', '13', '18', '9', '17', '2']",['4'],"['15', None]","[None, '21']"
247,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['5', '14', '20', '10', '12', '19', '6', '8', '23', '16', '11', '13', '18', '9', '17', '2']",['4'],"['15', '22']","[None, '21']"
247,4 dispatched to IO0,dispatch_io,4,IO0,"['5', '14', '20', '10', '12', '19', '6', '8', '23', '16', '11', '13', '18', '9', '17', '2']",[],"['15', '22']","['4', '21']"
248,15 finished CPU → wait queue,cpu_to_io,15,CPU0,"['5', '14', '20', '10', '12', '19', '6', '8', '23', '16', '11', '13', '18', '9', '17', '2']",['15'],"[None, '22']","['4', '21']"
248,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['14', '20', '10', '12', '19', '6', '8', '23', '16', '11', '13', '18', '9', '17', '2']",['15'],"['5', '22']","['4', '21']"
251,24 added to ready queue,enqueue,24,,"['14', '20', '10', '12', '19', '6', '8', '23', '16', '11', '13', '18', '9', '17', '2', '24']",['15'],"['5', '22']","['4', '21']"
251,22 finished CPU → wait queue,cpu_to_io,22,CPU1,"['14', '20', '10', '12', '19', '6', '8', '23', '16', '11', '13', '18', '9', '17', '2', '24']","['15', '22']","['5', None]","['4', '21']"
251,21 finished I/O → ready queue,io_to_ready,21,IO1,"['14', '20', '10', '12', '19', '6', '8', '23', '16', '11', '13', '18', '9', '17', '2', '24', '21']","['15', '22']","['5', None]","['4', None]"
251,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['20', '10', '12', '19', '6', '8', '23', '16', '11', '13', '18', '9', '17', '2', '24', '21']","['15', '22']","['5', '14']","['4', None]"
251,15 dispatched to IO1,dispatch_io,15,IO1,"['20', '10', '12', '19', '6', '8', '23', '16', '11', '13', '18', '9', '17', '2', '24', '21']",['22'],"['5', '14']","['4', '15']"
253,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['20', '10', '12', '19', '6', '8', '23', '16', '11', '13', '18', '9', '17', '2', '24', '21', '5']",['22'],"[None, '14']","['4', '15']"
253,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['10', '12', '19', '6', '8', '23', '16', '11', '13', '18', '9', '17', '2', '24', '21', '5']",['22'],"['20', '14']","['4', '15']"
256,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['10', '12', '19', '6', '8', '23', '16', '11', '13', '18', '9', '17', '2', '24', '21', '5', '14']",['22'],"['20', None]","['4', '15']"
256,4 finished I/O → ready queue,io_to_ready,4,IO0,"['10', '12', '19', '6', '8', '23', '16', '11', '13', '18', '9', '17', '2', '24', '21', '5', '14', '4']",['22'],"['20', None]","[None, '15']"
256,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['12', '19', '6', '8', '23', '16', '11', '13', '18', '9', '17', '2', '24', '21', '5', '14', '4']",['22'],"['20', '10']","[None, '15']"
256,22 dispatched to IO0,dispatch_io,22,IO0,"['12', '19', '6', '8', '23', '16', '11', '13', '18', '9', '17', '2', '24', '21', '5', '14', '4']",[],"['20', '10']","['22', '15']"
258,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['12', '19', '6', '8', '23', '16', '11', '13', '18', '9', '17', '2', '24', '21', '5', '14', '4', '20']",[],"[None, '10']","['22', '15']"
258,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['19', '6', '8', '23', '16', '11', '13', '18', '9', '17', '2', '24', '21', '5', '14', '4', '20']",[],"['12', '10']","['22', '15']"
260,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['19', '6', '8', '23', '16', '11', '13', '18', '9', '17', '2', '24', '21', '5', '14', '4', '20', '12']",[],"[None, '10']","['22', '15']"
260,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['6', '8', '23', '16', '11', '13', '18', '9', '17', '2', '24', '21', '5', '14', '4', '20', '12']",[],"['19', '10']","['22', '15']"
261,19 finished CPU → ready queue,cpu_to_ready,19,CPU0,"['6', '8', '23', '16', '11', '13', '18', '9', '17', '2', '24', '21', '5', '14', '4', '20', '12', '19']",[],"[None, '10']","['22', '15']"
261,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['6', '8', '23', '16', '11', '13', '18', '9', '17', '2', '24', '21', '5', '14', '4', '20', '12', '19', '10']",[],"[None, None]","['22', '15']"
261,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['8', '23', '16', '11', '13', '18', '9', '17', '2', '24', '21', '5', '14', '4', '20', '12', '19', '10']",[],"['6', None]","['22', '15']"
261,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['23', '16', '11', '13', '18', '9', '17', '2', '24', '21', '5', '14', '4', '20', '12', '19', '10']",[],"['6', '8']","['22', '15']"
263,6 finished CPU → wait queue,cpu_to_io,6,CPU0,"['23', '16', '11', '13', '18', '9', '17', '2', '24', '21', '5', '14', '4', '20', '12', '19', '10']",['6'],"[None, '8']","['22', '15']"
263,8 finished all bursts,finished,8,CPU1,"['23', '16', '11', '13', '18', '9', '17', '2', '24', '21', '5', '14', '4', '20', '12', '19', '10']",['6'],"[None, None]","['22', '15']"
263,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['16', '11', '13', '18', '9', '17', '2', '24', '21', '5', '14', '4', '20', '12', '19', '10']",['6'],"['23', None]","['22', '15']"
263,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['11', '13', '18', '9', '17', '2', '24', '21', '5', '14', '4', '20', '12', '19', '10']",['6'],"['23', '16']","['22', '15']"
265,16 finished CPU → wait queue,cpu_to_io,16,CPU1,"['11', '13', '18', '9', '17', '2', '24', '21', '5', '14', '4', '20', '12', '19', '10']","['6', '16']","['23', None]","['22', '15']"
265,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['13', '18', '9', '17', '2', '24', '21', '5', '14', '4', '20', '12', '19', '10']","['6', '16']","['23', '11']","['22', '15']"
266,25 added to ready queue,enqueue,25,,"['13', '18', '9', '17', '2', '24', '21', '5', '14', '4', '20', '12', '19', '10', '25']","['6', '16']","['23', '11']","['22', '15']"
268,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['13', '18', '9', '17', '2', '24', '21', '5', '14', '4', '20', '12', '19', '10', '25', '23']","['6', '16']","[None, '11']","['22', '15']"
268,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['18', '9', '17', '2', '24', '21', '5', '14', '4', '20', '12', '19', '10', '25', '23']","['6', '16']","['13', '11']","['22', '15']"
270,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['18', '9', '17', '2', '24', '21', '5', '14', '4', '20', '12', '19', '10', '25', '23', '11']","['6', '16']","['13', None]","['22', '15']"
270,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['9', '17', '2', '24', '21', '5', '14', '4', '20', '12', '19', '10', '25', '23', '11']","['6', '16']","['13', '18']","['22', '15']"
272,18 finished CPU → ready queue,cpu_to_ready,18,CPU1,"['9', '17', '2', '24', '21', '5', '14', '4', '20', '12', '19', '10', '25', '23', '11', '18']","['6', '16']","['13', None]","['22', '15']"
272,22 finished I/O → ready queue,io_to_ready,22,IO0,"['9', '17', '2', '24', '21', '5', '14', '4', '20', '12', '19', '10', '25', '23', '11', '18', '22']","['6', '16']","['13', None]","[None, '15']"
272,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['17', '2', '24', '21', '5', '14', '4', '20', '12', '19', '10', '25', '23', '11', '18', '22']","['6', '16']","['13', '9']","[None, '15']"
272,6 dispatched to IO0,dispatch_io,6,IO0,"['17', '2', '24', '21', '5', '14', '4', '20', '12', '19', '10', '25', '23', '11', '18', '22']",['16'],"['13', '9']","['6', '15']"
273,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['17', '2', '24', '21', '5', '14', '4', '20', '12', '19', '10', '25', '23', '11', '18', '22', '13']",['16'],"[None, '9']","['6', '15']"
273,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['2', '24', '21', '5', '14', '4', '20', '12', '19', '10', '25', '23', '11', '18', '22', '13']",['16'],"['17', '9']","['6', '15']"
276,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['2', '24', '21', '5', '14', '4', '20', '12', '19', '10', '25', '23', '11', '18', '22', '13']","['16', '9']","['17', None]","['6', '15']"
276,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['24', '21', '5', '14', '4', '20', '12', '19', '10', '25', '23', '11', '18', '22', '13']","['16', '9']","['17', '2']","['6', '15']"
277,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,"['24', '21', '5', '14', '4', '20', '12', '19', '10', '25', '23', '11', '18', '22', '13', '2']","['16', '9']","['17', None]","['6', '15']"
277,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['21', '5', '14', '4', '20', '12', '19', '10', '25', '23', '11', '18', '22', '13', '2']","['16', '9']","['17', '24']","['6', '15']"
278,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['21', '5', '14', '4', '20', '12', '19', '10', '25', '23', '11', '18', '22', '13', '2', '17']","['16', '9']","[None, '24']","['6', '15']"
278,15 finished I/O → ready queue,io_to_ready,15,IO1,"['21', '5', '14', '4', '20', '12', '19', '10', '25', '23', '11', '18', '22', '13', '2', '17', '15']","['16', '9']","[None, '24']","['6', None]"
278,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['5', '14', '4', '20', '12', '19', '10', '25', '23', '11', '18', '22', '13', '2', '17', '15']","['16', '9']","['21', '24']","['6', None]"
278,16 dispatched to IO1,dispatch_io,16,IO1,"['5', '14', '4', '20', '12', '19', '10', '25', '23', '11', '18', '22', '13', '2', '17', '15']",['9'],"['21', '24']","['6', '16']"
282,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['5', '14', '4', '20', '12', '19', '10', '25', '23', '11', '18', '22', '13', '2', '17', '15', '24']",['9'],"['21', None]","['6', '16']"
282,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['14', '4', '20', '12', '19', '10', '25', '23', '11', '18', '22', '13', '2', '17', '15', '24']",['9'],"['21', '5']","['6', '16']"
283,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['14', '4', '20', '12', '19', '10', '25', '23', '11', '18', '22', '13', '2', '17', '15', '24', '21']",['9'],"[None, '5']","['6', '16']"
283,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['4', '20', '12', '19', '10', '25', '23', '11', '18', '22', '13', '2', '17', '15', '24', '21']",['9'],"['14', '5']","['6', '16']"
287,14 finished CPU → ready queue,cpu_to_ready,14,CPU0,"['4', '20', '12', '19', '10', '25', '23', '11', '18', '22', '13', '2', '17', '15', '24', '21', '14']",['9'],"[None, '5']","['6', '16']"
287,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['4', '20', '12', '19', '10', '25', '23', '11', '18', '22', '13', '2', '17', '15', '24', '21', '14', '5']",['9'],"[None, None]","['6', '16']"
287,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['20', '12', '19', '10', '25', '23', '11', '18', '22', '13', '2', '17', '15', '24', '21', '14', '5']",['9'],"['4', None]","['6', '16']"
287,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['12', '19', '10', '25', '23', '11', '18', '22', '13', '2', '17', '15', '24', '21', '14', '5']",['9'],"['4', '20']","['6', '16']"
288,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,"['12', '19', '10', '25', '23', '11', '18', '22', '13', '2', '17', '15', '24', '21', '14', '5', '4']",['9'],"[None, '20']","['6', '16']"
288,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['19', '10', '25', '23', '11', '18', '22', '13', '2', '17', '15', '24', '21', '14', '5', '4']",['9'],"['12', '20']","['6', '16']"
289,20 finished CPU → ready queue,cpu_to_ready,20,CPU1,"['19', '10', '25', '23', '11', '18', '22', '13', '2', '17', '15', '24', '21', '14', '5', '4', '20']",['9'],"['12', None]","['6', '16']"
289,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['10', '25', '23', '11', '18', '22', '13', '2', '17', '15', '24', '21', '14', '5', '4', '20']",['9'],"['12', '19']","['6', '16']"
293,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['10', '25', '23', '11', '18', '22', '13', '2', '17', '15', '24', '21', '14', '5', '4', '20', '12']",['9'],"[None, '19']","['6', '16']"
293,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['25', '23', '11', '18', '22', '13', '2', '17', '15', '24', '21', '14', '5', '4', '20', '12']",['9'],"['10', '19']","['6', '16']"
294,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['25', '23', '11', '18', '22', '13', '2', '17', '15', '24', '21', '14', '5', '4', '20', '12', '19']",['9'],"['10', None]","['6', '16']"
294,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['23', '11', '18', '22', '13', '2', '17', '15', '24', '21', '14', '5', '4', '20', '12', '19']",['9'],"['10', '25']","['6', '16']"
295,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['23', '11', '18', '22', '13', '2', '17', '15', '24', '21', '14', '5', '4', '20', '12', '19']","['9', '10']","[None, '25']","['6', '16']"
295,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['11', '18', '22', '13', '2', '17', '15', '24', '21', '14', '5', '4', '20', '12', '19']","['9', '10']","['23', '25']","['6', '16']"
297,16 finished I/O → ready queue,io_to_ready,16,IO1,"['11', '18', '22', '13', '2', '17', '15', '24', '21', '14', '5', '4', '20', '12', '19', '16']","['9', '10']","['23', '25']","['6', None]"
297,9 dispatched to IO1,dispatch_io,9,IO1,"['11', '18', '22', '13', '2', '17', '15', '24', '21', '14', '5', '4', '20', '12', '19', '16']",['10'],"['23', '25']","['6', '9']"
299,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['11', '18', '22', '13', '2', '17', '15', '24', '21', '14', '5', '4', '20', '12', '19', '16', '25']",['10'],"['23', None]","['6', '9']"
299,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['18', '22', '13', '2', '17', '15', '24', '21', '14', '5', '4', '20', '12', '19', '16', '25']",['10'],"['23', '11']","['6', '9']"
300,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['18', '22', '13', '2', '17', '15', '24', '21', '14', '5', '4', '20', '12', '19', '16', '25', '23']",['10'],"[None, '11']","['6', '9']"
300,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['22', '13', '2', '17', '15', '24', '21', '14', '5', '4', '20', '12', '19', '16', '25', '23']",['10'],"['18', '11']","['6', '9']"
302,6 finished I/O → ready queue,io_to_ready,6,IO0,"['22', '13', '2', '17', '15', '24', '21', '14', '5', '4', '20', '12', '19', '16', '25', '23', '6']",['10'],"['18', '11']","[None, '9']"
302,10 dispatched to IO0,dispatch_io,10,IO0,"['22', '13', '2', '17', '15', '24', '21', '14', '5', '4', '20', '12', '19', '16', '25', '23', '6']",[],"['18', '11']","['10', '9']"
304,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['22', '13', '2', '17', '15', '24', '21', '14', '5', '4', '20', '12', '19', '16', '25', '23', '6', '11']",[],"['18', None]","['10', '9']"
304,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['13', '2', '17', '15', '24', '21', '14', '5', '4', '20', '12', '19', '16', '25', '23', '6', '11']",[],"['18', '22']","['10', '9']"
305,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['13', '2', '17', '15', '24', '21', '14', '5', '4', '20', '12', '19', '16', '25', '23', '6', '11', '18']",[],"[None, '22']","['10', '9']"
305,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['2', '17', '15', '24', '21', '14', '5', '4', '20', '12', '19', '16', '25', '23', '6', '11', '18']",[],"['13', '22']","['10', '9']"
309,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['2', '17', '15', '24', '21', '14', '5', '4', '20', '12', '19', '16', '25', '23', '6', '11', '18', '22']",[],"['13', None]","['10', '9']"
309,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['17', '15', '24', '21', '14', '5', '4', '20', '12', '19', '16', '25', '23', '6', '11', '18', '22']",[],"['13', '2']","['10', '9']"
310,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['17', '15', '24', '21', '14', '5', '4', '20', '12', '19', '16', '25', '23', '6', '11', '18', '22', '13']",[],"[None, '2']","['10', '9']"
310,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['15', '24', '21', '14', '5', '4', '20', '12', '19', '16', '25', '23', '6', '11', '18', '22', '13']",[],"['17', '2']","['10', '9']"
311,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,"['15', '24', '21', '14', '5', '4', '20', '12', '19', '16', '25', '23', '6', '11', '18', '22', '13', '17']",[],"[None, '2']","['10', '9']"
311,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['24', '21', '14', '5', '4', '20', '12', '19', '16', '25', '23', '6', '11', '18', '22', '13', '17']",[],"['15', '2']","['10', '9']"
312,9 finished I/O → ready queue,io_to_ready,9,IO1,"['24', '21', '14', '5', '4', '20', '12', '19', '16', '25', '23', '6', '11', '18', '22', '13', '17', '9']",[],"['15', '2']","['10', None]"
314,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['24', '21', '14', '5', '4', '20', '12', '19', '16', '25', '23', '6', '11', '18', '22', '13', '17', '9', '2']",[],"['15', None]","['10', None]"
314,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['21', '14', '5', '4', '20', '12', '19', '16', '25', '23', '6', '11', '18', '22', '13', '17', '9', '2']",[],"['15', '24']","['10', None]"
316,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['21', '14', '5', '4', '20', '12', '19', '16', '25', '23', '6', '11', '18', '22', '13', '17', '9', '2', '15']",[],"[None, '24']","['10', None]"
316,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['14', '5', '4', '20', '12', '19', '16', '25', '23', '6', '11', '18', '22', '13', '17', '9', '2', '15']",[],"['21', '24']","['10', None]"
319,21 finished CPU → wait queue,cpu_to_io,21,CPU0,"['14', '5', '4', '20', '12', '19', '16', '25', '23', '6', '11', '18', '22', '13', '17', '9', '2', '15']",['21'],"[None, '24']","['10', None]"
319,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['14', '5', '4', '20', '12', '19', '16', '25', '23', '6', '11', '18', '22', '13', '17', '9', '2', '15', '24']",['21'],"[None, None]","['10', None]"
319,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['5', '4', '20', '12', '19', '16', '25', '23', '6', '11', '18', '22', '13', '17', '9', '2', '15', '24']",['21'],"['14', None]","['10', None]"
319,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['4', '20', '12', '19', '16', '25', '23', '6', '11', '18', '22', '13', '17', '9', '2', '15', '24']",['21'],"['14', '5']","['10', None]"
319,21 dispatched to IO1,dispatch_io,21,IO1,"['4', '20', '12', '19', '16', '25', '23', '6', '11', '18', '22', '13', '17', '9', '2', '15', '24']",[],"['14', '5']","['10', '21']"
324,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['4', '20', '12', '19', '16', '25', '23', '6', '11', '18', '22', '13', '17', '9', '2', '15', '24', '14']",[],"[None, '5']","['10', '21']"
324,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['4', '20', '12', '19', '16', '25', '23', '6', '11', '18', '22', '13', '17', '9', '2', '15', '24', '14']",['5'],"[None, None]","['10', '21']"
324,10 finished I/O → ready queue,io_to_ready,10,IO0,"['4', '20', '12', '19', '16', '25', '23', '6', '11', '18', '22', '13', '17', '9', '2', '15', '24', '14', '10']",['5'],"[None, None]","[None, '21']"
324,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['20', '12', '19', '16', '25', '23', '6', '11', '18', '22', '13', '17', '9', '2', '15', '24', '14', '10']",['5'],"['4', None]","[None, '21']"
324,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['12', '19', '16', '25', '23', '6', '11', '18', '22', '13', '17', '9', '2', '15', '24', '14', '10']",['5'],"['4', '20']","[None, '21']"
324,5 dispatched to IO0,dispatch_io,5,IO0,"['12', '19', '16', '25', '23', '6', '11', '18', '22', '13', '17', '9', '2', '15', '24', '14', '10']",[],"['4', '20']","['5', '21']"
329,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,"['12', '19', '16', '25', '23', '6', '11', '18', '22', '13', '17', '9', '2', '15', '24', '14', '10', '4']",[],"[None, '20']","['5', '21']"
329,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['12', '19', '16', '25', '23', '6', '11', '18', '22', '13', '17', '9', '2', '15', '24', '14', '10', '4', '20']",[],"[None, None]","['5', '21']"
329,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['19', '16', '25', '23', '6', '11', '18', '22', '13', '17', '9', '2', '15', '24', '14', '10', '4', '20']",[],"['12', None]","['5', '21']"
329,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['16', '25', '23', '6', '11', '18', '22', '13', '17', '9', '2', '15', '24', '14', '10', '4', '20']",[],"['12', '19']","['5', '21']"
330,19 finished CPU → wait queue,cpu_to_io,19,CPU1,"['16', '25', '23', '6', '11', '18', '22', '13', '17', '9', '2', '15', '24', '14', '10', '4', '20']",['19'],"['12', None]","['5', '21']"
330,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['25', '23', '6', '11', '18', '22', '13', '17', '9', '2', '15', '24', '14', '10', '4', '20']",['19'],"['12', '16']","['5', '21']"
334,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['25', '23', '6', '11', '18', '22', '13', '17', '9', '2', '15', '24', '14', '10', '4', '20', '12']",['19'],"[None, '16']","['5', '21']"
334,21 finished I/O → ready queue,io_to_ready,21,IO1,"['25', '23', '6', '11', '18', '22', '13', '17', '9', '2', '15', '24', '14', '10', '4', '20', '12', '21']",['19'],"[None, '16']","['5', None]"
334,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['23', '6', '11', '18', '22', '13', '17', '9', '2', '15', '24', '14', '10', '4', '20', '12', '21']",['19'],"['25', '16']","['5', None]"
334,19 dispatched to IO1,dispatch_io,19,IO1,"['23', '6', '11', '18', '22', '13', '17', '9', '2', '15', '24', '14', '10', '4', '20', '12', '21']",[],"['25', '16']","['5', '19']"
335,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['23', '6', '11', '18', '22', '13', '17', '9', '2', '15', '24', '14', '10', '4', '20', '12', '21', '16']",[],"['25', None]","['5', '19']"
335,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['6', '11', '18', '22', '13', '17', '9', '2', '15', '24', '14', '10', '4', '20', '12', '21', '16']",[],"['25', '23']","['5', '19']"
336,23 finished CPU → ready queue,cpu_to_ready,23,CPU1,"['6', '11', '18', '22', '13', '17', '9', '2', '15', '24', '14', '10', '4', '20', '12', '21', '16', '23']",[],"['25', None]","['5', '19']"
336,5 finished I/O → ready queue,io_to_ready,5,IO0,"['6', '11', '18', '22', '13', '17', '9', '2', '15', '24', '14', '10', '4', '20', '12', '21', '16', '23', '5']",[],"['25', None]","[None, '19']"
336,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['11', '18', '22', '13', '17', '9', '2', '15', '24', '14', '10', '4', '20', '12', '21', '16', '23', '5']",[],"['25', '6']","[None, '19']"
339,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['11', '18', '22', '13', '17', '9', '2', '15', '24', '14', '10', '4', '20', '12', '21', '16', '23', '5', '25']",[],"[None, '6']","[None, '19']"
339,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['18', '22', '13', '17', '9', '2', '15', '24', '14', '10', '4', '20', '12', '21', '16', '23', '5', '25']",[],"['11', '6']","[None, '19']"
341,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['18', '22', '13', '17', '9', '2', '15', '24', '14', '10', '4', '20', '12', '21', '16', '23', '5', '25', '6']",[],"['11', None]","[None, '19']"
341,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['22', '13', '17', '9', '2', '15', '24', '14', '10', '4', '20', '12', '21', '16', '23', '5', '25', '6']",[],"['11', '18']","[None, '19']"
343,19 finished I/O → ready queue,io_to_ready,19,IO1,"['22', '13', '17', '9', '2', '15', '24', '14', '10', '4', '20', '12', '21', '16', '23', '5', '25', '6', '19']",[],"['11', '18']","[None, None]"
344,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['22', '13', '17', '9', '2', '15', '24', '14', '10', '4', '20', '12', '21', '16', '23', '5', '25', '6', '19', '11']",[],"[None, '18']","[None, None]"
344,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['13', '17', '9', '2', '15', '24', '14', '10', '4', '20', '12', '21', '16', '23', '5', '25', '6', '19', '11']",[],"['22', '18']","[None, None]"
345,22 finished CPU → wait queue,cpu_to_io,22,CPU0,"['13', '17', '9', '2', '15', '24', '14', '10', '4', '20', '12', '21', '16', '23', '5', '25', '6', '19', '11']",['22'],"[None, '18']","[None, None]"
345,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['17', '9', '2', '15', '24', '14', '10', '4', '20', '12', '21', '16', '23', '5', '25', '6', '19', '11']",['22'],"['13', '18']","[None, None]"
345,22 dispatched to IO0,dispatch_io,22,IO0,"['17', '9', '2', '15', '24', '14', '10', '4', '20', '12', '21', '16', '23', '5', '25', '6', '19', '11']",[],"['13', '18']","['22', None]"
346,18 finished CPU → ready queue,cpu_to_ready,18,CPU1,"['17', '9', '2', '15', '24', '14', '10', '4', '20', '12', '21', '16', '23', '5', '25', '6', '19', '11', '18']",[],"['13', None]","['22', None]"
346,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['9', '2', '15', '24', '14', '10', '4', '20', '12', '21', '16', '23', '5', '25', '6', '19', '11', '18']",[],"['13', '17']","['22', None]"
347,13 finished CPU → wait queue,cpu_to_io,13,CPU0,"['9', '2', '15', '24', '14', '10', '4', '20', '12', '21', '16', '23', '5', '25', '6', '19', '11', '18']",['13'],"[None, '17']","['22', None]"
347,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['2', '15', '24', '14', '10', '4', '20', '12', '21', '16', '23', '5', '25', '6', '19', '11', '18']",['13'],"['9', '17']","['22', None]"
347,13 dispatched to IO1,dispatch_io,13,IO1,"['2', '15', '24', '14', '10', '4', '20', '12', '21', '16', '23', '5', '25', '6', '19', '11', '18']",[],"['9', '17']","['22', '13']"
351,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['2', '15', '24', '14', '10', '4', '20', '12', '21', '16', '23', '5', '25', '6', '19', '11', '18', '17']",[],"['9', None]","['22', '13']"
351,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['15', '24', '14', '10', '4', '20', '12', '21', '16', '23', '5', '25', '6', '19', '11', '18', '17']",[],"['9', '2']","['22', '13']"
352,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['15', '24', '14', '10', '4', '20', '12', '21', '16', '23', '5', '25', '6', '19', '11', '18', '17', '9']",[],"[None, '2']","['22', '13']"
352,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['24', '14', '10', '4', '20', '12', '21', '16', '23', '5', '25', '6', '19', '11', '18', '17', '9']",[],"['15', '2']","['22', '13']"
355,13 finished I/O → ready queue,io_to_ready,13,IO1,"['24', '14', '10', '4', '20', '12', '21', '16', '23', '5', '25', '6', '19', '11', '18', '17', '9', '13']",[],"['15', '2']","['22', None]"
356,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['24', '14', '10', '4', '20', '12', '21', '16', '23', '5', '25', '6', '19', '11', '18', '17', '9', '13', '2']",[],"['15', None]","['22', None]"
356,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['14', '10', '4', '20', '12', '21', '16', '23', '5', '25', '6', '19', '11', '18', '17', '9', '13', '2']",[],"['15', '24']","['22', None]"
357,15 finished CPU → wait queue,cpu_to_io,15,CPU0,"['14', '10', '4', '20', '12', '21', '16', '23', '5', '25', '6', '19', '11', '18', '17', '9', '13', '2']",['15'],"[None, '24']","['22', None]"
357,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['10', '4', '20', '12', '21', '16', '23', '5', '25', '6', '19', '11', '18', '17', '9', '13', '2']",['15'],"['14', '24']","['22', None]"
357,15 dispatched to IO1,dispatch_io,15,IO1,"['10', '4', '20', '12', '21', '16', '23', '5', '25', '6', '19', '11', '18', '17', '9', '13', '2']",[],"['14', '24']","['22', '15']"
360,14 finished CPU → ready queue,cpu_to_ready,14,CPU0,"['10', '4', '20', '12', '21', '16', '23', '5', '25', '6', '19', '11', '18', '17', '9', '13', '2', '14']",[],"[None, '24']","['22', '15']"
360,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,"['10', '4', '20', '12', '21', '16', '23', '5', '25', '6', '19', '11', '18', '17', '9', '13', '2', '14', '24']",[],"[None, None]","['22', '15']"
360,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['4', '20', '12', '21', '16', '23', '5', '25', '6', '19', '11', '18', '17', '9', '13', '2', '14', '24']",[],"['10', None]","['22', '15']"
360,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['20', '12', '21', '16', '23', '5', '25', '6', '19', '11', '18', '17', '9', '13', '2', '14', '24']",[],"['10', '4']","['22', '15']"
361,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['20', '12', '21', '16', '23', '5', '25', '6', '19', '11', '18', '17', '9', '13', '2', '14', '24']",['4'],"['10', None]","['22', '15']"
361,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['12', '21', '16', '23', '5', '25', '6', '19', '11', '18', '17', '9', '13', '2', '14', '24']",['4'],"['10', '20']","['22', '15']"
364,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['12', '21', '16', '23', '5', '25', '6', '19', '11', '18', '17', '9', '13', '2', '14', '24']","['4', '10']","[None, '20']","['22', '15']"
364,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['21', '16', '23', '5', '25', '6', '19', '11', '18', '17', '9', '13', '2', '14', '24']","['4', '10']","['12', '20']","['22', '15']"
365,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['21', '16', '23', '5', '25', '6', '19', '11', '18', '17', '9', '13', '2', '14', '24', '12']","['4', '10']","[None, '20']","['22', '15']"
365,22 finished I/O → ready queue,io_to_ready,22,IO0,"['21', '16', '23', '5', '25', '6', '19', '11', '18', '17', '9', '13', '2', '14', '24', '12', '22']","['4', '10']","[None, '20']","[None, '15']"
365,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['16', '23', '5', '25', '6', '19', '11', '18', '17', '9', '13', '2', '14', '24', '12', '22']","['4', '10']","['21', '20']","[None, '15']"
365,4 dispatched to IO0,dispatch_io,4,IO0,"['16', '23', '5', '25', '6', '19', '11', '18', '17', '9', '13', '2', '14', '24', '12', '22']",['10'],"['21', '20']","['4', '15']"
366,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['16', '23', '5', '25', '6', '19', '11', '18', '17', '9', '13', '2', '14', '24', '12', '22', '20']",['10'],"['21', None]","['4', '15']"
366,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['23', '5', '25', '6', '19', '11', '18', '17', '9', '13', '2', '14', '24', '12', '22', '20']",['10'],"['21', '16']","['4', '15']"
370,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['23', '5', '25', '6', '19', '11', '18', '17', '9', '13', '2', '14', '24', '12', '22', '20', '21']",['10'],"[None, '16']","['4', '15']"
370,16 finished CPU → ready queue,cpu_to_ready,16,CPU1,"['23', '5', '25', '6', '19', '11', '18', '17', '9', '13', '2', '14', '24', '12', '22', '20', '21', '16']",['10'],"[None, None]","['4', '15']"
370,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['5', '25', '6', '19', '11', '18', '17', '9', '13', '2', '14', '24', '12', '22', '20', '21', '16']",['10'],"['23', None]","['4', '15']"
370,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['25', '6', '19', '11', '18', '17', '9', '13', '2', '14', '24', '12', '22', '20', '21', '16']",['10'],"['23', '5']","['4', '15']"
375,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['25', '6', '19', '11', '18', '17', '9', '13', '2', '14', '24', '12', '22', '20', '21', '16', '23']",['10'],"[None, '5']","['4', '15']"
375,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['25', '6', '19', '11', '18', '17', '9', '13', '2', '14', '24', '12', '22', '20', '21', '16', '23', '5']",['10'],"[None, None]","['4', '15']"
375,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['6', '19', '11', '18', '17', '9', '13', '2', '14', '24', '12', '22', '20', '21', '16', '23', '5']",['10'],"['25', None]","['4', '15']"
375,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['19', '11', '18', '17', '9', '13', '2', '14', '24', '12', '22', '20', '21', '16', '23', '5']",['10'],"['25', '6']","['4', '15']"
377,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,"['19', '11', '18', '17', '9', '13', '2', '14', '24', '12', '22', '20', '21', '16', '23', '5', '25']",['10'],"[None, '6']","['4', '15']"
377,15 finished I/O → ready queue,io_to_ready,15,IO1,"['19', '11', '18', '17', '9', '13', '2', '14', '24', '12', '22', '20', '21', '16', '23', '5', '25', '15']",['10'],"[None, '6']","['4', None]"
377,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['11', '18', '17', '9', '13', '2', '14', '24', '12', '22', '20', '21', '16', '23', '5', '25', '15']",['10'],"['19', '6']","['4', None]"
377,10 dispatched to IO1,dispatch_io,10,IO1,"['11', '18', '17', '9', '13', '2', '14', '24', '12', '22', '20', '21', '16', '23', '5', '25', '15']",[],"['19', '6']","['4', '10']"
380,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['11', '18', '17', '9', '13', '2', '14', '24', '12', '22', '20', '21', '16', '23', '5', '25', '15']",['6'],"['19', None]","['4', '10']"
380,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['18', '17', '9', '13', '2', '14', '24', '12', '22', '20', '21', '16', '23', '5', '25', '15']",['6'],"['19', '11']","['4', '10']"
381,11 finished CPU → wait queue,cpu_to_io,11,CPU1,"['18', '17', '9', '13', '2', '14', '24', '12', '22', '20', '21', '16', '23', '5', '25', '15']","['6', '11']","['19', None]","['4', '10']"
381,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['17', '9', '13', '2', '14', '24', '12', '22', '20', '21', '16', '23', '5', '25', '15']","['6', '11']","['19', '18']","['4', '10']"
382,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['17', '9', '13', '2', '14', '24', '12', '22', '20', '21', '16', '23', '5', '25', '15', '19']","['6', '11']","[None, '18']","['4', '10']"
382,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['9', '13', '2', '14', '24', '12', '22', '20', '21', '16', '23', '5', '25', '15', '19']","['6', '11']","['17', '18']","['4', '10']"
386,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['9', '13', '2', '14', '24', '12', '22', '20', '21', '16', '23', '5', '25', '15', '19', '18']","['6', '11']","['17', None]","['4', '10']"
386,4 finished I/O → ready queue,io_to_ready,4,IO0,"['9', '13', '2', '14', '24', '12', '22', '20', '21', '16', '23', '5', '25', '15', '19', '18', '4']","['6', '11']","['17', None]","[None, '10']"
386,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['13', '2', '14', '24', '12', '22', '20', '21', '16', '23', '5', '25', '15', '19', '18', '4']","['6', '11']","['17', '9']","[None, '10']"
386,6 dispatched to IO0,dispatch_io,6,IO0,"['13', '2', '14', '24', '12', '22', '20', '21', '16', '23', '5', '25', '15', '19', '18', '4']",['11'],"['17', '9']","['6', '10']"
387,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['13', '2', '14', '24', '12', '22', '20', '21', '16', '23', '5', '25', '15', '19', '18', '4', '17']",['11'],"[None, '9']","['6', '10']"
387,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['2', '14', '24', '12', '22', '20', '21', '16', '23', '5', '25', '15', '19', '18', '4', '17']",['11'],"['13', '9']","['6', '10']"
388,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['2', '14', '24', '12', '22', '20', '21', '16', '23', '5', '25', '15', '19', '18', '4', '17']","['11', '9']","['13', None]","['6', '10']"
388,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['14', '24', '12', '22', '20', '21', '16', '23', '5', '25', '15', '19', '18', '4', '17']","['11', '9']","['13', '2']","['6', '10']"
391,2 finished all bursts,finished,2,CPU1,"['14', '24', '12', '22', '20', '21', '16', '23', '5', '25', '15', '19', '18', '4', '17']","['11', '9']","['13', None]","['6', '10']"
391,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['24', '12', '22', '20', '21', '16', '23', '5', '25', '15', '19', '18', '4', '17']","['11', '9']","['13', '14']","['6', '10']"
392,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['24', '12', '22', '20', '21', '16', '23', '5', '25', '15', '19', '18', '4', '17', '13']","['11', '9']","[None, '14']","['6', '10']"
392,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['12', '22', '20', '21', '16', '23', '5', '25', '15', '19', '18', '4', '17', '13']","['11', '9']","['24', '14']","['6', '10']"
396,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['12', '22', '20', '21', '16', '23', '5', '25', '15', '19', '18', '4', '17', '13', '14']","['11', '9']","['24', None]","['6', '10']"
396,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['22', '20', '21', '16', '23', '5', '25', '15', '19', '18', '4', '17', '13', '14']","['11', '9']","['24', '12']","['6', '10']"
397,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['22', '20', '21', '16', '23', '5', '25', '15', '19', '18', '4', '17', '13', '14', '24']","['11', '9']","[None, '12']","['6', '10']"
397,6 finished I/O → ready queue,io_to_ready,6,IO0,"['22', '20', '21', '16', '23', '5', '25', '15', '19', '18', '4', '17', '13', '14', '24', '6']","['11', '9']","[None, '12']","[None, '10']"
397,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['20', '21', '16', '23', '5', '25', '15', '19', '18', '4', '17', '13', '14', '24', '6']","['11', '9']","['22', '12']","[None, '10']"
397,11 dispatched to IO0,dispatch_io,11,IO0,"['20', '21', '16', '23', '5', '25', '15', '19', '18', '4', '17', '13', '14', '24', '6']",['9'],"['22', '12']","['11', '10']"
398,10 finished I/O → ready queue,io_to_ready,10,IO1,"['20', '21', '16', '23', '5', '25', '15', '19', '18', '4', '17', '13', '14', '24', '6', '10']",['9'],"['22', '12']","['11', None]"
398,9 dispatched to IO1,dispatch_io,9,IO1,"['20', '21', '16', '23', '5', '25', '15', '19', '18', '4', '17', '13', '14', '24', '6', '10']",[],"['22', '12']","['11', '9']"
401,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,"['20', '21', '16', '23', '5', '25', '15', '19', '18', '4', '17', '13', '14', '24', '6', '10', '22']",[],"[None, '12']","['11', '9']"
401,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['20', '21', '16', '23', '5', '25', '15', '19', '18', '4', '17', '13', '14', '24', '6', '10', '22', '12']",[],"[None, None]","['11', '9']"
401,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['21', '16', '23', '5', '25', '15', '19', '18', '4', '17', '13', '14', '24', '6', '10', '22', '12']",[],"['20', None]","['11', '9']"
401,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['16', '23', '5', '25', '15', '19', '18', '4', '17', '13', '14', '24', '6', '10', '22', '12']",[],"['20', '21']","['11', '9']"
402,20 finished CPU → wait queue,cpu_to_io,20,CPU0,"['16', '23', '5', '25', '15', '19', '18', '4', '17', '13', '14', '24', '6', '10', '22', '12']",['20'],"[None, '21']","['11', '9']"
402,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['23', '5', '25', '15', '19', '18', '4', '17', '13', '14', '24', '6', '10', '22', '12']",['20'],"['16', '21']","['11', '9']"
406,21 finished CPU → ready queue,cpu_to_ready,21,CPU1,"['23', '5', '25', '15', '19', '18', '4', '17', '13', '14', '24', '6', '10', '22', '12', '21']",['20'],"['16', None]","['11', '9']"
406,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['5', '25', '15', '19', '18', '4', '17', '13', '14', '24', '6', '10', '22', '12', '21']",['20'],"['16', '23']","['11', '9']"
407,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['5', '25', '15', '19', '18', '4', '17', '13', '14', '24', '6', '10', '22', '12', '21', '16']",['20'],"[None, '23']","['11', '9']"
407,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['25', '15', '19', '18', '4', '17', '13', '14', '24', '6', '10', '22', '12', '21', '16']",['20'],"['5', '23']","['11', '9']"
408,23 finished CPU → ready queue,cpu_to_ready,23,CPU1,"['25', '15', '19', '18', '4', '17', '13', '14', '24', '6', '10', '22', '12', '21', '16', '23']",['20'],"['5', None]","['11', '9']"
408,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['15', '19', '18', '4', '17', '13', '14', '24', '6', '10', '22', '12', '21', '16', '23']",['20'],"['5', '25']","['11', '9']"
412,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['15', '19', '18', '4', '17', '13', '14', '24', '6', '10', '22', '12', '21', '16', '23', '5']",['20'],"[None, '25']","['11', '9']"
412,11 finished I/O → ready queue,io_to_ready,11,IO0,"['15', '19', '18', '4', '17', '13', '14', '24', '6', '10', '22', '12', '21', '16', '23', '5', '11']",['20'],"[None, '25']","[None, '9']"
412,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['19', '18', '4', '17', '13', '14', '24', '6', '10', '22', '12', '21', '16', '23', '5', '11']",['20'],"['15', '25']","[None, '9']"
412,20 dispatched to IO0,dispatch_io,20,IO0,"['19', '18', '4', '17', '13', '14', '24', '6', '10', '22', '12', '21', '16', '23', '5', '11']",[],"['15', '25']","['20', '9']"
413,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['19', '18', '4', '17', '13', '14', '24', '6', '10', '22', '12', '21', '16', '23', '5', '11', '25']",[],"['15', None]","['20', '9']"
413,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['18', '4', '17', '13', '14', '24', '6', '10', '22', '12', '21', '16', '23', '5', '11', '25']",[],"['15', '19']","['20', '9']"
414,19 finished CPU → wait queue,cpu_to_io,19,CPU1,"['18', '4', '17', '13', '14', '24', '6', '10', '22', '12', '21', '16', '23', '5', '11', '25']",['19'],"['15', None]","['20', '9']"
414,9 finished I/O → ready queue,io_to_ready,9,IO1,"['18', '4', '17', '13', '14', '24', '6', '10', '22', '12', '21', '16', '23', '5', '11', '25', '9']",['19'],"['15', None]","['20', None]"
414,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['4', '17', '13', '14', '24', '6', '10', '22', '12', '21', '16', '23', '5', '11', '25', '9']",['19'],"['15', '18']","['20', None]"
414,19 dispatched to IO1,dispatch_io,19,IO1,"['4', '17', '13', '14', '24', '6', '10', '22', '12', '21', '16', '23', '5', '11', '25', '9']",[],"['15', '18']","['20', '19']"
417,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['4', '17', '13', '14', '24', '6', '10', '22', '12', '21', '16', '23', '5', '11', '25', '9', '15']",[],"[None, '18']","['20', '19']"
417,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['17', '13', '14', '24', '6', '10', '22', '12', '21', '16', '23', '5', '11', '25', '9', '15']",[],"['4', '18']","['20', '19']"
419,18 finished CPU → ready queue,cpu_to_ready,18,CPU1,"['17', '13', '14', '24', '6', '10', '22', '12', '21', '16', '23', '5', '11', '25', '9', '15', '18']",[],"['4', None]","['20', '19']"
419,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['13', '14', '24', '6', '10', '22', '12', '21', '16', '23', '5', '11', '25', '9', '15', '18']",[],"['4', '17']","['20', '19']"
420,17 finished CPU → ready queue,cpu_to_ready,17,CPU1,"['13', '14', '24', '6', '10', '22', '12', '21', '16', '23', '5', '11', '25', '9', '15', '18', '17']",[],"['4', None]","['20', '19']"
420,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['14', '24', '6', '10', '22', '12', '21', '16', '23', '5', '11', '25', '9', '15', '18', '17']",[],"['4', '13']","['20', '19']"
422,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['14', '24', '6', '10', '22', '12', '21', '16', '23', '5', '11', '25', '9', '15', '18', '17', '4']",[],"[None, '13']","['20', '19']"
422,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['24', '6', '10', '22', '12', '21', '16', '23', '5', '11', '25', '9', '15', '18', '17', '4']",[],"['14', '13']","['20', '19']"
425,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['24', '6', '10', '22', '12', '21', '16', '23', '5', '11', '25', '9', '15', '18', '17', '4', '13']",[],"['14', None]","['20', '19']"
425,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['6', '10', '22', '12', '21', '16', '23', '5', '11', '25', '9', '15', '18', '17', '4', '13']",[],"['14', '24']","['20', '19']"
426,14 finished CPU → ready queue,cpu_to_ready,14,CPU0,"['6', '10', '22', '12', '21', '16', '23', '5', '11', '25', '9', '15', '18', '17', '4', '13', '14']",[],"[None, '24']","['20', '19']"
426,20 finished I/O → ready queue,io_to_ready,20,IO0,"['6', '10', '22', '12', '21', '16', '23', '5', '11', '25', '9', '15', '18', '17', '4', '13', '14', '20']",[],"[None, '24']","[None, '19']"
426,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['10', '22', '12', '21', '16', '23', '5', '11', '25', '9', '15', '18', '17', '4', '13', '14', '20']",[],"['6', '24']","[None, '19']"
428,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,"['10', '22', '12', '21', '16', '23', '5', '11', '25', '9', '15', '18', '17', '4', '13', '14', '20', '24']",[],"['6', None]","[None, '19']"
428,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['22', '12', '21', '16', '23', '5', '11', '25', '9', '15', '18', '17', '4', '13', '14', '20', '24']",[],"['6', '10']","[None, '19']"
431,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['22', '12', '21', '16', '23', '5', '11', '25', '9', '15', '18', '17', '4', '13', '14', '20', '24', '6']",[],"[None, '10']","[None, '19']"
431,19 finished I/O → ready queue,io_to_ready,19,IO1,"['22', '12', '21', '16', '23', '5', '11', '25', '9', '15', '18', '17', '4', '13', '14', '20', '24', '6', '19']",[],"[None, '10']","[None, None]"
431,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['12', '21', '16', '23', '5', '11', '25', '9', '15', '18', '17', '4', '13', '14', '20', '24', '6', '19']",[],"['22', '10']","[None, None]"
433,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['12', '21', '16', '23', '5', '11', '25', '9', '15', '18', '17', '4', '13', '14', '20', '24', '6', '19', '10']",[],"['22', None]","[None, None]"
433,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['21', '16', '23', '5', '11', '25', '9', '15', '18', '17', '4', '13', '14', '20', '24', '6', '19', '10']",[],"['22', '12']","[None, None]"
436,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,"['21', '16', '23', '5', '11', '25', '9', '15', '18', '17', '4', '13', '14', '20', '24', '6', '19', '10', '22']",[],"[None, '12']","[None, None]"
436,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['16', '23', '5', '11', '25', '9', '15', '18', '17', '4', '13', '14', '20', '24', '6', '19', '10', '22']",[],"['21', '12']","[None, None]"
438,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['16', '23', '5', '11', '25', '9', '15', '18', '17', '4', '13', '14', '20', '24', '6', '19', '10', '22', '12']",[],"['21', None]","[None, None]"
438,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['23', '5', '11', '25', '9', '15', '18', '17', '4', '13', '14', '20', '24', '6', '19', '10', '22', '12']",[],"['21', '16']","[None, None]"
441,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['23', '5', '11', '25', '9', '15', '18', '17', '4', '13', '14', '20', '24', '6', '19', '10', '22', '12', '21']",[],"[None, '16']","[None, None]"
441,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['5', '11', '25', '9', '15', '18', '17', '4', '13', '14', '20', '24', '6', '19', '10', '22', '12', '21']",[],"['23', '16']","[None, None]"
443,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['5', '11', '25', '9', '15', '18', '17', '4', '13', '14', '20', '24', '6', '19', '10', '22', '12', '21', '16']",[],"['23', None]","[None, None]"
443,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['11', '25', '9', '15', '18', '17', '4', '13', '14', '20', '24', '6', '19', '10', '22', '12', '21', '16']",[],"['23', '5']","[None, None]"
446,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['11', '25', '9', '15', '18', '17', '4', '13', '14', '20', '24', '6', '19', '10', '22', '12', '21', '16', '23']",[],"[None, '5']","[None, None]"
446,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['11', '25', '9', '15', '18', '17', '4', '13', '14', '20', '24', '6', '19', '10', '22', '12', '21', '16', '23']",['5'],"[None, None]","[None, None]"
446,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['25', '9', '15', '18', '17', '4', '13', '14', '20', '24', '6', '19', '10', '22', '12', '21', '16', '23']",['5'],"['11', None]","[None, None]"
446,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['9', '15', '18', '17', '4', '13', '14', '20', '24', '6', '19', '10', '22', '12', '21', '16', '23']",['5'],"['11', '25']","[None, None]"
446,5 dispatched to IO0,dispatch_io,5,IO0,"['9', '15', '18', '17', '4', '13', '14', '20', '24', '6', '19', '10', '22', '12', '21', '16', '23']",[],"['11', '25']","['5', None]"
448,25 finished CPU → wait queue,cpu_to_io,25,CPU1,"['9', '15', '18', '17', '4', '13', '14', '20', '24', '6', '19', '10', '22', '12', '21', '16', '23']",['25'],"['11', None]","['5', None]"
448,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['15', '18', '17', '4', '13', '14', '20', '24', '6', '19', '10', '22', '12', '21', '16', '23']",['25'],"['11', '9']","['5', None]"
448,25 dispatched to IO1,dispatch_io,25,IO1,"['15', '18', '17', '4', '13', '14', '20', '24', '6', '19', '10', '22', '12', '21', '16', '23']",[],"['11', '9']","['5', '25']"
451,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['15', '18', '17', '4', '13', '14', '20', '24', '6', '19', '10', '22', '12', '21', '16', '23', '11']",[],"[None, '9']","['5', '25']"
451,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['18', '17', '4', '13', '14', '20', '24', '6', '19', '10', '22', '12', '21', '16', '23', '11']",[],"['15', '9']","['5', '25']"
453,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['18', '17', '4', '13', '14', '20', '24', '6', '19', '10', '22', '12', '21', '16', '23', '11', '9']",[],"['15', None]","['5', '25']"
453,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['17', '4', '13', '14', '20', '24', '6', '19', '10', '22', '12', '21', '16', '23', '11', '9']",[],"['15', '18']","['5', '25']"
455,5 finished I/O → ready queue,io_to_ready,5,IO0,"['17', '4', '13', '14', '20', '24', '6', '19', '10', '22', '12', '21', '16', '23', '11', '9', '5']",[],"['15', '18']","[None, '25']"
456,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['17', '4', '13', '14', '20', '24', '6', '19', '10', '22', '12', '21', '16', '23', '11', '9', '5', '15']",[],"[None, '18']","[None, '25']"
456,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['4', '13', '14', '20', '24', '6', '19', '10', '22', '12', '21', '16', '23', '11', '9', '5', '15']",[],"['17', '18']","[None, '25']"
458,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['4', '13', '14', '20', '24', '6', '19', '10', '22', '12', '21', '16', '23', '11', '9', '5', '15', '18']",[],"['17', None]","[None, '25']"
458,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['13', '14', '20', '24', '6', '19', '10', '22', '12', '21', '16', '23', '11', '9', '5', '15', '18']",[],"['17', '4']","[None, '25']"
460,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['13', '14', '20', '24', '6', '19', '10', '22', '12', '21', '16', '23', '11', '9', '5', '15', '18', '4']",[],"['17', None]","[None, '25']"
460,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['14', '20', '24', '6', '19', '10', '22', '12', '21', '16', '23', '11', '9', '5', '15', '18', '4']",[],"['17', '13']","[None, '25']"
461,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['14', '20', '24', '6', '19', '10', '22', '12', '21', '16', '23', '11', '9', '5', '15', '18', '4', '17']",[],"[None, '13']","[None, '25']"
461,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,"['14', '20', '24', '6', '19', '10', '22', '12', '21', '16', '23', '11', '9', '5', '15', '18', '4', '17', '13']",[],"[None, None]","[None, '25']"
461,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['20', '24', '6', '19', '10', '22', '12', '21', '16', '23', '11', '9', '5', '15', '18', '4', '17', '13']",[],"['14', None]","[None, '25']"
461,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['24', '6', '19', '10', '22', '12', '21', '16', '23', '11', '9', '5', '15', '18', '4', '17', '13']",[],"['14', '20']","[None, '25']"
465,20 finished CPU → wait queue,cpu_to_io,20,CPU1,"['24', '6', '19', '10', '22', '12', '21', '16', '23', '11', '9', '5', '15', '18', '4', '17', '13']",['20'],"['14', None]","[None, '25']"
465,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['6', '19', '10', '22', '12', '21', '16', '23', '11', '9', '5', '15', '18', '4', '17', '13']",['20'],"['14', '24']","[None, '25']"
465,20 dispatched to IO0,dispatch_io,20,IO0,"['6', '19', '10', '22', '12', '21', '16', '23', '11', '9', '5', '15', '18', '4', '17', '13']",[],"['14', '24']","['20', '25']"
466,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['6', '19', '10', '22', '12', '21', '16', '23', '11', '9', '5', '15', '18', '4', '17', '13', '14']",[],"[None, '24']","['20', '25']"
466,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['19', '10', '22', '12', '21', '16', '23', '11', '9', '5', '15', '18', '4', '17', '13', '14']",[],"['6', '24']","['20', '25']"
469,25 finished I/O → ready queue,io_to_ready,25,IO1,"['19', '10', '22', '12', '21', '16', '23', '11', '9', '5', '15', '18', '4', '17', '13', '14', '25']",[],"['6', '24']","['20', None]"
470,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['19', '10', '22', '12', '21', '16', '23', '11', '9', '5', '15', '18', '4', '17', '13', '14', '25', '24']",[],"['6', None]","['20', None]"
470,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['10', '22', '12', '21', '16', '23', '11', '9', '5', '15', '18', '4', '17', '13', '14', '25', '24']",[],"['6', '19']","['20', None]"
471,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['10', '22', '12', '21', '16', '23', '11', '9', '5', '15', '18', '4', '17', '13', '14', '25', '24', '6']",[],"[None, '19']","['20', None]"
471,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['22', '12', '21', '16', '23', '11', '9', '5', '15', '18', '4', '17', '13', '14', '25', '24', '6']",[],"['10', '19']","['20', None]"
472,19 finished CPU → wait queue,cpu_to_io,19,CPU1,"['22', '12', '21', '16', '23', '11', '9', '5', '15', '18', '4', '17', '13', '14', '25', '24', '6']",['19'],"['10', None]","['20', None]"
472,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['12', '21', '16', '23', '11', '9', '5', '15', '18', '4', '17', '13', '14', '25', '24', '6']",['19'],"['10', '22']","['20', None]"
472,19 dispatched to IO1,dispatch_io,19,IO1,"['12', '21', '16', '23', '11', '9', '5', '15', '18', '4', '17', '13', '14', '25', '24', '6']",[],"['10', '22']","['20', '19']"
474,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['12', '21', '16', '23', '11', '9', '5', '15', '18', '4', '17', '13', '14', '25', '24', '6']",['10'],"[None, '22']","['20', '19']"
474,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['21', '16', '23', '11', '9', '5', '15', '18', '4', '17', '13', '14', '25', '24', '6']",['10'],"['12', '22']","['20', '19']"
477,12 finished CPU → wait queue,cpu_to_io,12,CPU0,"['21', '16', '23', '11', '9', '5', '15', '18', '4', '17', '13', '14', '25', '24', '6']","['10', '12']","[None, '22']","['20', '19']"
477,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['21', '16', '23', '11', '9', '5', '15', '18', '4', '17', '13', '14', '25', '24', '6', '22']","['10', '12']","[None, None]","['20', '19']"
477,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['16', '23', '11', '9', '5', '15', '18', '4', '17', '13', '14', '25', '24', '6', '22']","['10', '12']","['21', None]","['20', '19']"
477,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['23', '11', '9', '5', '15', '18', '4', '17', '13', '14', '25', '24', '6', '22']","['10', '12']","['21', '16']","['20', '19']"
479,16 finished CPU → wait queue,cpu_to_io,16,CPU1,"['23', '11', '9', '5', '15', '18', '4', '17', '13', '14', '25', '24', '6', '22']","['10', '12', '16']","['21', None]","['20', '19']"
479,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['11', '9', '5', '15', '18', '4', '17', '13', '14', '25', '24', '6', '22']","['10', '12', '16']","['21', '23']","['20', '19']"
481,20 finished I/O → ready queue,io_to_ready,20,IO0,"['11', '9', '5', '15', '18', '4', '17', '13', '14', '25', '24', '6', '22', '20']","['10', '12', '16']","['21', '23']","[None, '19']"
481,10 dispatched to IO0,dispatch_io,10,IO0,"['11', '9', '5', '15', '18', '4', '17', '13', '14', '25', '24', '6', '22', '20']","['12', '16']","['21', '23']","['10', '19']"
482,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['11', '9', '5', '15', '18', '4', '17', '13', '14', '25', '24', '6', '22', '20', '21']","['12', '16']","[None, '23']","['10', '19']"
482,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['9', '5', '15', '18', '4', '17', '13', '14', '25', '24', '6', '22', '20', '21']","['12', '16']","['11', '23']","['10', '19']"
484,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['9', '5', '15', '18', '4', '17', '13', '14', '25', '24', '6', '22', '20', '21', '23']","['12', '16']","['11', None]","['10', '19']"
484,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['5', '15', '18', '4', '17', '13', '14', '25', '24', '6', '22', '20', '21', '23']","['12', '16']","['11', '9']","['10', '19']"
485,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,"['5', '15', '18', '4', '17', '13', '14', '25', '24', '6', '22', '20', '21', '23', '11']","['12', '16']","[None, '9']","['10', '19']"
485,19 finished I/O → ready queue,io_to_ready,19,IO1,"['5', '15', '18', '4', '17', '13', '14', '25', '24', '6', '22', '20', '21', '23', '11', '19']","['12', '16']","[None, '9']","['10', None]"
485,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['15', '18', '4', '17', '13', '14', '25', '24', '6', '22', '20', '21', '23', '11', '19']","['12', '16']","['5', '9']","['10', None]"
485,12 dispatched to IO1,dispatch_io,12,IO1,"['15', '18', '4', '17', '13', '14', '25', '24', '6', '22', '20', '21', '23', '11', '19']",['16'],"['5', '9']","['10', '12']"
489,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['15', '18', '4', '17', '13', '14', '25', '24', '6', '22', '20', '21', '23', '11', '19', '9']",['16'],"['5', None]","['10', '12']"
489,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['18', '4', '17', '13', '14', '25', '24', '6', '22', '20', '21', '23', '11', '19', '9']",['16'],"['5', '15']","['10', '12']"
490,5 finished all bursts,finished,5,CPU0,"['18', '4', '17', '13', '14', '25', '24', '6', '22', '20', '21', '23', '11', '19', '9']",['16'],"[None, '15']","['10', '12']"
490,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['4', '17', '13', '14', '25', '24', '6', '22', '20', '21', '23', '11', '19', '9']",['16'],"['18', '15']","['10', '12']"
491,15 finished CPU → ready queue,cpu_to_ready,15,CPU1,"['4', '17', '13', '14', '25', '24', '6', '22', '20', '21', '23', '11', '19', '9', '15']",['16'],"['18', None]","['10', '12']"
491,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['17', '13', '14', '25', '24', '6', '22', '20', '21', '23', '11', '19', '9', '15']",['16'],"['18', '4']","['10', '12']"
494,18 finished CPU → wait queue,cpu_to_io,18,CPU0,"['17', '13', '14', '25', '24', '6', '22', '20', '21', '23', '11', '19', '9', '15']","['16', '18']","[None, '4']","['10', '12']"
494,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['13', '14', '25', '24', '6', '22', '20', '21', '23', '11', '19', '9', '15']","['16', '18']","['17', '4']","['10', '12']"
496,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['13', '14', '25', '24', '6', '22', '20', '21', '23', '11', '19', '9', '15', '4']","['16', '18']","['17', None]","['10', '12']"
496,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['14', '25', '24', '6', '22', '20', '21', '23', '11', '19', '9', '15', '4']","['16', '18']","['17', '13']","['10', '12']"
497,12 finished I/O → ready queue,io_to_ready,12,IO1,"['14', '25', '24', '6', '22', '20', '21', '23', '11', '19', '9', '15', '4', '12']","['16', '18']","['17', '13']","['10', None]"
497,16 dispatched to IO1,dispatch_io,16,IO1,"['14', '25', '24', '6', '22', '20', '21', '23', '11', '19', '9', '15', '4', '12']",['18'],"['17', '13']","['10', '16']"
499,17 finished CPU → wait queue,cpu_to_io,17,CPU0,"['14', '25', '24', '6', '22', '20', '21', '23', '11', '19', '9', '15', '4', '12']","['18', '17']","[None, '13']","['10', '16']"
499,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['25', '24', '6', '22', '20', '21', '23', '11', '19', '9', '15', '4', '12']","['18', '17']","['14', '13']","['10', '16']"
501,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['25', '24', '6', '22', '20', '21', '23', '11', '19', '9', '15', '4', '12', '13']","['18', '17']","['14', None]","['10', '16']"
501,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['24', '6', '22', '20', '21', '23', '11', '19', '9', '15', '4', '12', '13']","['18', '17']","['14', '25']","['10', '16']"
502,10 finished I/O → ready queue,io_to_ready,10,IO0,"['24', '6', '22', '20', '21', '23', '11', '19', '9', '15', '4', '12', '13', '10']","['18', '17']","['14', '25']","[None, '16']"
502,18 dispatched to IO0,dispatch_io,18,IO0,"['24', '6', '22', '20', '21', '23', '11', '19', '9', '15', '4', '12', '13', '10']",['17'],"['14', '25']","['18', '16']"
504,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['24', '6', '22', '20', '21', '23', '11', '19', '9', '15', '4', '12', '13', '10', '14']",['17'],"[None, '25']","['18', '16']"
504,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['6', '22', '20', '21', '23', '11', '19', '9', '15', '4', '12', '13', '10', '14']",['17'],"['24', '25']","['18', '16']"
505,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,"['6', '22', '20', '21', '23', '11', '19', '9', '15', '4', '12', '13', '10', '14', '24']",['17'],"[None, '25']","['18', '16']"
505,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['22', '20', '21', '23', '11', '19', '9', '15', '4', '12', '13', '10', '14', '24']",['17'],"['6', '25']","['18', '16']"
506,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['22', '20', '21', '23', '11', '19', '9', '15', '4', '12', '13', '10', '14', '24', '25']",['17'],"['6', None]","['18', '16']"
506,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['20', '21', '23', '11', '19', '9', '15', '4', '12', '13', '10', '14', '24', '25']",['17'],"['6', '22']","['18', '16']"
507,6 finished CPU → wait queue,cpu_to_io,6,CPU0,"['20', '21', '23', '11', '19', '9', '15', '4', '12', '13', '10', '14', '24', '25']","['17', '6']","[None, '22']","['18', '16']"
507,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['21', '23', '11', '19', '9', '15', '4', '12', '13', '10', '14', '24', '25']","['17', '6']","['20', '22']","['18', '16']"
509,22 finished CPU → ready queue,cpu_to_ready,22,CPU1,"['21', '23', '11', '19', '9', '15', '4', '12', '13', '10', '14', '24', '25', '22']","['17', '6']","['20', None]","['18', '16']"
509,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['23', '11', '19', '9', '15', '4', '12', '13', '10', '14', '24', '25', '22']","['17', '6']","['20', '21']","['18', '16']"
512,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['23', '11', '19', '9', '15', '4', '12', '13', '10', '14', '24', '25', '22', '20']","['17', '6']","[None, '21']","['18', '16']"
512,16 finished I/O → ready queue,io_to_ready,16,IO1,"['23', '11', '19', '9', '15', '4', '12', '13', '10', '14', '24', '25', '22', '20', '16']","['17', '6']","[None, '21']","['18', None]"
512,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['11', '19', '9', '15', '4', '12', '13', '10', '14', '24', '25', '22', '20', '16']","['17', '6']","['23', '21']","['18', None]"
512,17 dispatched to IO1,dispatch_io,17,IO1,"['11', '19', '9', '15', '4', '12', '13', '10', '14', '24', '25', '22', '20', '16']",['6'],"['23', '21']","['18', '17']"
513,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,"['11', '19', '9', '15', '4', '12', '13', '10', '14', '24', '25', '22', '20', '16', '23']",['6'],"[None, '21']","['18', '17']"
513,21 finished CPU → wait queue,cpu_to_io,21,CPU1,"['11', '19', '9', '15', '4', '12', '13', '10', '14', '24', '25', '22', '20', '16', '23']","['6', '21']","[None, None]","['18', '17']"
513,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['19', '9', '15', '4', '12', '13', '10', '14', '24', '25', '22', '20', '16', '23']","['6', '21']","['11', None]","['18', '17']"
513,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['9', '15', '4', '12', '13', '10', '14', '24', '25', '22', '20', '16', '23']","['6', '21']","['11', '19']","['18', '17']"
517,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,"['9', '15', '4', '12', '13', '10', '14', '24', '25', '22', '20', '16', '23', '19']","['6', '21']","['11', None]","['18', '17']"
517,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['15', '4', '12', '13', '10', '14', '24', '25', '22', '20', '16', '23', '19']","['6', '21']","['11', '9']","['18', '17']"
518,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['15', '4', '12', '13', '10', '14', '24', '25', '22', '20', '16', '23', '19', '11']","['6', '21']","[None, '9']","['18', '17']"
518,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['4', '12', '13', '10', '14', '24', '25', '22', '20', '16', '23', '19', '11']","['6', '21']","['15', '9']","['18', '17']"
521,18 finished I/O → ready queue,io_to_ready,18,IO0,"['4', '12', '13', '10', '14', '24', '25', '22', '20', '16', '23', '19', '11', '18']","['6', '21']","['15', '9']","[None, '17']"
521,6 dispatched to IO0,dispatch_io,6,IO0,"['4', '12', '13', '10', '14', '24', '25', '22', '20', '16', '23', '19', '11', '18']",['21'],"['15', '9']","['6', '17']"
522,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['4', '12', '13', '10', '14', '24', '25', '22', '20', '16', '23', '19', '11', '18', '9']",['21'],"['15', None]","['6', '17']"
522,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['12', '13', '10', '14', '24', '25', '22', '20', '16', '23', '19', '11', '18', '9']",['21'],"['15', '4']","['6', '17']"
523,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['12', '13', '10', '14', '24', '25', '22', '20', '16', '23', '19', '11', '18', '9', '15']",['21'],"[None, '4']","['6', '17']"
523,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['13', '10', '14', '24', '25', '22', '20', '16', '23', '19', '11', '18', '9', '15']",['21'],"['12', '4']","['6', '17']"
525,4 finished all bursts,finished,4,CPU1,"['13', '10', '14', '24', '25', '22', '20', '16', '23', '19', '11', '18', '9', '15']",['21'],"['12', None]","['6', '17']"
525,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['10', '14', '24', '25', '22', '20', '16', '23', '19', '11', '18', '9', '15']",['21'],"['12', '13']","['6', '17']"
528,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['10', '14', '24', '25', '22', '20', '16', '23', '19', '11', '18', '9', '15', '12']",['21'],"[None, '13']","['6', '17']"
528,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['14', '24', '25', '22', '20', '16', '23', '19', '11', '18', '9', '15', '12']",['21'],"['10', '13']","['6', '17']"
530,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['14', '24', '25', '22', '20', '16', '23', '19', '11', '18', '9', '15', '12', '13']",['21'],"['10', None]","['6', '17']"
530,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['24', '25', '22', '20', '16', '23', '19', '11', '18', '9', '15', '12', '13']",['21'],"['10', '14']","['6', '17']"
532,14 finished CPU → ready queue,cpu_to_ready,14,CPU1,"['24', '25', '22', '20', '16', '23', '19', '11', '18', '9', '15', '12', '13', '14']",['21'],"['10', None]","['6', '17']"
532,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['25', '22', '20', '16', '23', '19', '11', '18', '9', '15', '12', '13', '14']",['21'],"['10', '24']","['6', '17']"
533,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['25', '22', '20', '16', '23', '19', '11', '18', '9', '15', '12', '13', '14', '10']",['21'],"[None, '24']","['6', '17']"
533,17 finished I/O → ready queue,io_to_ready,17,IO1,"['25', '22', '20', '16', '23', '19', '11', '18', '9', '15', '12', '13', '14', '10', '17']",['21'],"[None, '24']","['6', None]"
533,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['22', '20', '16', '23', '19', '11', '18', '9', '15', '12', '13', '14', '10', '17']",['21'],"['25', '24']","['6', None]"
533,21 dispatched to IO1,dispatch_io,21,IO1,"['22', '20', '16', '23', '19', '11', '18', '9', '15', '12', '13', '14', '10', '17']",[],"['25', '24']","['6', '21']"
537,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['22', '20', '16', '23', '19', '11', '18', '9', '15', '12', '13', '14', '10', '17', '24']",[],"['25', None]","['6', '21']"
537,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['20', '16', '23', '19', '11', '18', '9', '15', '12', '13', '14', '10', '17', '24']",[],"['25', '22']","['6', '21']"
538,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['20', '16', '23', '19', '11', '18', '9', '15', '12', '13', '14', '10', '17', '24', '25']",[],"[None, '22']","['6', '21']"
538,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['16', '23', '19', '11', '18', '9', '15', '12', '13', '14', '10', '17', '24', '25']",[],"['20', '22']","['6', '21']"
540,22 finished CPU → wait queue,cpu_to_io,22,CPU1,"['16', '23', '19', '11', '18', '9', '15', '12', '13', '14', '10', '17', '24', '25']",['22'],"['20', None]","['6', '21']"
540,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['23', '19', '11', '18', '9', '15', '12', '13', '14', '10', '17', '24', '25']",['22'],"['20', '16']","['6', '21']"
543,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['23', '19', '11', '18', '9', '15', '12', '13', '14', '10', '17', '24', '25', '20']",['22'],"[None, '16']","['6', '21']"
543,6 finished I/O → ready queue,io_to_ready,6,IO0,"['23', '19', '11', '18', '9', '15', '12', '13', '14', '10', '17', '24', '25', '20', '6']",['22'],"[None, '16']","[None, '21']"
543,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['19', '11', '18', '9', '15', '12', '13', '14', '10', '17', '24', '25', '20', '6']",['22'],"['23', '16']","[None, '21']"
543,22 dispatched to IO0,dispatch_io,22,IO0,"['19', '11', '18', '9', '15', '12', '13', '14', '10', '17', '24', '25', '20', '6']",[],"['23', '16']","['22', '21']"
545,16 finished CPU → wait queue,cpu_to_io,16,CPU1,"['19', '11', '18', '9', '15', '12', '13', '14', '10', '17', '24', '25', '20', '6']",['16'],"['23', None]","['22', '21']"
545,21 finished I/O → ready queue,io_to_ready,21,IO1,"['19', '11', '18', '9', '15', '12', '13', '14', '10', '17', '24', '25', '20', '6', '21']",['16'],"['23', None]","['22', None]"
545,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['11', '18', '9', '15', '12', '13', '14', '10', '17', '24', '25', '20', '6', '21']",['16'],"['23', '19']","['22', None]"
545,16 dispatched to IO1,dispatch_io,16,IO1,"['11', '18', '9', '15', '12', '13', '14', '10', '17', '24', '25', '20', '6', '21']",[],"['23', '19']","['22', '16']"
548,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['11', '18', '9', '15', '12', '13', '14', '10', '17', '24', '25', '20', '6', '21', '23']",[],"[None, '19']","['22', '16']"
548,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['18', '9', '15', '12', '13', '14', '10', '17', '24', '25', '20', '6', '21', '23']",[],"['11', '19']","['22', '16']"
550,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['18', '9', '15', '12', '13', '14', '10', '17', '24', '25', '20', '6', '21', '23', '19']",[],"['11', None]","['22', '16']"
550,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['9', '15', '12', '13', '14', '10', '17', '24', '25', '20', '6', '21', '23', '19']",[],"['11', '18']","['22', '16']"
553,11 finished CPU → wait queue,cpu_to_io,11,CPU0,"['9', '15', '12', '13', '14', '10', '17', '24', '25', '20', '6', '21', '23', '19']",['11'],"[None, '18']","['22', '16']"
553,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['15', '12', '13', '14', '10', '17', '24', '25', '20', '6', '21', '23', '19']",['11'],"['9', '18']","['22', '16']"
555,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['15', '12', '13', '14', '10', '17', '24', '25', '20', '6', '21', '23', '19']","['11', '9']","[None, '18']","['22', '16']"
555,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['15', '12', '13', '14', '10', '17', '24', '25', '20', '6', '21', '23', '19', '18']","['11', '9']","[None, None]","['22', '16']"
555,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['12', '13', '14', '10', '17', '24', '25', '20', '6', '21', '23', '19', '18']","['11', '9']","['15', None]","['22', '16']"
555,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['13', '14', '10', '17', '24', '25', '20', '6', '21', '23', '19', '18']","['11', '9']","['15', '12']","['22', '16']"
557,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['13', '14', '10', '17', '24', '25', '20', '6', '21', '23', '19', '18', '12']","['11', '9']","['15', None]","['22', '16']"
557,22 finished I/O → ready queue,io_to_ready,22,IO0,"['13', '14', '10', '17', '24', '25', '20', '6', '21', '23', '19', '18', '12', '22']","['11', '9']","['15', None]","[None, '16']"
557,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['14', '10', '17', '24', '25', '20', '6', '21', '23', '19', '18', '12', '22']","['11', '9']","['15', '13']","[None, '16']"
557,11 dispatched to IO0,dispatch_io,11,IO0,"['14', '10', '17', '24', '25', '20', '6', '21', '23', '19', '18', '12', '22']",['9'],"['15', '13']","['11', '16']"
559,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,"['14', '10', '17', '24', '25', '20', '6', '21', '23', '19', '18', '12', '22', '13']",['9'],"['15', None]","['11', '16']"
559,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['10', '17', '24', '25', '20', '6', '21', '23', '19', '18', '12', '22', '13']",['9'],"['15', '14']","['11', '16']"
560,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['10', '17', '24', '25', '20', '6', '21', '23', '19', '18', '12', '22', '13', '15']",['9'],"[None, '14']","['11', '16']"
560,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['17', '24', '25', '20', '6', '21', '23', '19', '18', '12', '22', '13', '15']",['9'],"['10', '14']","['11', '16']"
563,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,"['17', '24', '25', '20', '6', '21', '23', '19', '18', '12', '22', '13', '15', '10']",['9'],"[None, '14']","['11', '16']"
563,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['24', '25', '20', '6', '21', '23', '19', '18', '12', '22', '13', '15', '10']",['9'],"['17', '14']","['11', '16']"
564,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['24', '25', '20', '6', '21', '23', '19', '18', '12', '22', '13', '15', '10', '14']",['9'],"['17', None]","['11', '16']"
564,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['25', '20', '6', '21', '23', '19', '18', '12', '22', '13', '15', '10', '14']",['9'],"['17', '24']","['11', '16']"
568,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['25', '20', '6', '21', '23', '19', '18', '12', '22', '13', '15', '10', '14', '17']",['9'],"[None, '24']","['11', '16']"
568,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,"['25', '20', '6', '21', '23', '19', '18', '12', '22', '13', '15', '10', '14', '17', '24']",['9'],"[None, None]","['11', '16']"
568,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['20', '6', '21', '23', '19', '18', '12', '22', '13', '15', '10', '14', '17', '24']",['9'],"['25', None]","['11', '16']"
568,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['6', '21', '23', '19', '18', '12', '22', '13', '15', '10', '14', '17', '24']",['9'],"['25', '20']","['11', '16']"
569,20 finished CPU → wait queue,cpu_to_io,20,CPU1,"['6', '21', '23', '19', '18', '12', '22', '13', '15', '10', '14', '17', '24']","['9', '20']","['25', None]","['11', '16']"
569,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['21', '23', '19', '18', '12', '22', '13', '15', '10', '14', '17', '24']","['9', '20']","['25', '6']","['11', '16']"
570,16 finished I/O → ready queue,io_to_ready,16,IO1,"['21', '23', '19', '18', '12', '22', '13', '15', '10', '14', '17', '24', '16']","['9', '20']","['25', '6']","['11', None]"
570,9 dispatched to IO1,dispatch_io,9,IO1,"['21', '23', '19', '18', '12', '22', '13', '15', '10', '14', '17', '24', '16']",['20'],"['25', '6']","['11', '9']"
571,6 finished all bursts,finished,6,CPU1,"['21', '23', '19', '18', '12', '22', '13', '15', '10', '14', '17', '24', '16']",['20'],"['25', None]","['11', '9']"
571,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['23', '19', '18', '12', '22', '13', '15', '10', '14', '17', '24', '16']",['20'],"['25', '21']","['11', '9']"
573,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,"['23', '19', '18', '12', '22', '13', '15', '10', '14', '17', '24', '16', '25']",['20'],"[None, '21']","['11', '9']"
573,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['19', '18', '12', '22', '13', '15', '10', '14', '17', '24', '16', '25']",['20'],"['23', '21']","['11', '9']"
574,11 finished I/O → ready queue,io_to_ready,11,IO0,"['19', '18', '12', '22', '13', '15', '10', '14', '17', '24', '16', '25', '11']",['20'],"['23', '21']","[None, '9']"
574,20 dispatched to IO0,dispatch_io,20,IO0,"['19', '18', '12', '22', '13', '15', '10', '14', '17', '24', '16', '25', '11']",[],"['23', '21']","['20', '9']"
575,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,"['19', '18', '12', '22', '13', '15', '10', '14', '17', '24', '16', '25', '11', '23']",[],"[None, '21']","['20', '9']"
575,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['18', '12', '22', '13', '15', '10', '14', '17', '24', '16', '25', '11', '23']",[],"['19', '21']","['20', '9']"
576,19 finished CPU → wait queue,cpu_to_io,19,CPU0,"['18', '12', '22', '13', '15', '10', '14', '17', '24', '16', '25', '11', '23']",['19'],"[None, '21']","['20', '9']"
576,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['18', '12', '22', '13', '15', '10', '14', '17', '24', '16', '25', '11', '23', '21']",['19'],"[None, None]","['20', '9']"
576,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['12', '22', '13', '15', '10', '14', '17', '24', '16', '25', '11', '23', '21']",['19'],"['18', None]","['20', '9']"
576,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['22', '13', '15', '10', '14', '17', '24', '16', '25', '11', '23', '21']",['19'],"['18', '12']","['20', '9']"
577,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,"['22', '13', '15', '10', '14', '17', '24', '16', '25', '11', '23', '21', '18']",['19'],"[None, '12']","['20', '9']"
577,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['13', '15', '10', '14', '17', '24', '16', '25', '11', '23', '21', '18']",['19'],"['22', '12']","['20', '9']"
581,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['13', '15', '10', '14', '17', '24', '16', '25', '11', '23', '21', '18', '12']",['19'],"['22', None]","['20', '9']"
581,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['15', '10', '14', '17', '24', '16', '25', '11', '23', '21', '18', '12']",['19'],"['22', '13']","['20', '9']"
582,22 finished all bursts,finished,22,CPU0,"['15', '10', '14', '17', '24', '16', '25', '11', '23', '21', '18', '12']",['19'],"[None, '13']","['20', '9']"
582,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['10', '14', '17', '24', '16', '25', '11', '23', '21', '18', '12']",['19'],"['15', '13']","['20', '9']"
583,20 finished I/O → ready queue,io_to_ready,20,IO0,"['10', '14', '17', '24', '16', '25', '11', '23', '21', '18', '12', '20']",['19'],"['15', '13']","[None, '9']"
583,19 dispatched to IO0,dispatch_io,19,IO0,"['10', '14', '17', '24', '16', '25', '11', '23', '21', '18', '12', '20']",[],"['15', '13']","['19', '9']"
586,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,"['10', '14', '17', '24', '16', '25', '11', '23', '21', '18', '12', '20', '15']",[],"[None, '13']","['19', '9']"
586,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['10', '14', '17', '24', '16', '25', '11', '23', '21', '18', '12', '20', '15', '13']",[],"[None, None]","['19', '9']"
586,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['14', '17', '24', '16', '25', '11', '23', '21', '18', '12', '20', '15', '13']",[],"['10', None]","['19', '9']"
586,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['17', '24', '16', '25', '11', '23', '21', '18', '12', '20', '15', '13']",[],"['10', '14']","['19', '9']"
587,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['17', '24', '16', '25', '11', '23', '21', '18', '12', '20', '15', '13']",['10'],"[None, '14']","['19', '9']"
587,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['24', '16', '25', '11', '23', '21', '18', '12', '20', '15', '13']",['10'],"['17', '14']","['19', '9']"
590,14 finished CPU → wait queue,cpu_to_io,14,CPU1,"['24', '16', '25', '11', '23', '21', '18', '12', '20', '15', '13']","['10', '14']","['17', None]","['19', '9']"
590,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['16', '25', '11', '23', '21', '18', '12', '20', '15', '13']","['10', '14']","['17', '24']","['19', '9']"
592,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['16', '25', '11', '23', '21', '18', '12', '20', '15', '13', '17']","['10', '14']","[None, '24']","['19', '9']"
592,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['25', '11', '23', '21', '18', '12', '20', '15', '13', '17']","['10', '14']","['16', '24']","['19', '9']"
593,9 finished I/O → ready queue,io_to_ready,9,IO1,"['25', '11', '23', '21', '18', '12', '20', '15', '13', '17', '9']","['10', '14']","['16', '24']","['19', None]"
593,10 dispatched to IO1,dispatch_io,10,IO1,"['25', '11', '23', '21', '18', '12', '20', '15', '13', '17', '9']",['14'],"['16', '24']","['19', '10']"
595,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['25', '11', '23', '21', '18', '12', '20', '15', '13', '17', '9', '24']",['14'],"['16', None]","['19', '10']"
595,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['11', '23', '21', '18', '12', '20', '15', '13', '17', '9', '24']",['14'],"['16', '25']","['19', '10']"
597,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['11', '23', '21', '18', '12', '20', '15', '13', '17', '9', '24', '16']",['14'],"[None, '25']","['19', '10']"
597,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['11', '23', '21', '18', '12', '20', '15', '13', '17', '9', '24', '16', '25']",['14'],"[None, None]","['19', '10']"
597,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['23', '21', '18', '12', '20', '15', '13', '17', '9', '24', '16', '25']",['14'],"['11', None]","['19', '10']"
597,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['21', '18', '12', '20', '15', '13', '17', '9', '24', '16', '25']",['14'],"['11', '23']","['19', '10']"
601,19 finished I/O → ready queue,io_to_ready,19,IO0,"['21', '18', '12', '20', '15', '13', '17', '9', '24', '16', '25', '19']",['14'],"['11', '23']","[None, '10']"
601,14 dispatched to IO0,dispatch_io,14,IO0,"['21', '18', '12', '20', '15', '13', '17', '9', '24', '16', '25', '19']",[],"['11', '23']","['14', '10']"
602,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['21', '18', '12', '20', '15', '13', '17', '9', '24', '16', '25', '19', '11']",[],"[None, '23']","['14', '10']"
602,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['21', '18', '12', '20', '15', '13', '17', '9', '24', '16', '25', '19', '11', '23']",[],"[None, None]","['14', '10']"
602,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['18', '12', '20', '15', '13', '17', '9', '24', '16', '25', '19', '11', '23']",[],"['21', None]","['14', '10']"
602,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['12', '20', '15', '13', '17', '9', '24', '16', '25', '19', '11', '23']",[],"['21', '18']","['14', '10']"
607,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,"['12', '20', '15', '13', '17', '9', '24', '16', '25', '19', '11', '23', '21']",[],"[None, '18']","['14', '10']"
607,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['12', '20', '15', '13', '17', '9', '24', '16', '25', '19', '11', '23', '21', '18']",[],"[None, None]","['14', '10']"
607,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['20', '15', '13', '17', '9', '24', '16', '25', '19', '11', '23', '21', '18']",[],"['12', None]","['14', '10']"
607,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['15', '13', '17', '9', '24', '16', '25', '19', '11', '23', '21', '18']",[],"['12', '20']","['14', '10']"
610,12 finished CPU → wait queue,cpu_to_io,12,CPU0,"['15', '13', '17', '9', '24', '16', '25', '19', '11', '23', '21', '18']",['12'],"[None, '20']","['14', '10']"
610,14 finished I/O → ready queue,io_to_ready,14,IO0,"['15', '13', '17', '9', '24', '16', '25', '19', '11', '23', '21', '18', '14']",['12'],"[None, '20']","[None, '10']"
610,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['13', '17', '9', '24', '16', '25', '19', '11', '23', '21', '18', '14']",['12'],"['15', '20']","[None, '10']"
610,12 dispatched to IO0,dispatch_io,12,IO0,"['13', '17', '9', '24', '16', '25', '19', '11', '23', '21', '18', '14']",[],"['15', '20']","['12', '10']"
612,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['13', '17', '9', '24', '16', '25', '19', '11', '23', '21', '18', '14', '20']",[],"['15', None]","['12', '10']"
612,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['17', '9', '24', '16', '25', '19', '11', '23', '21', '18', '14', '20']",[],"['15', '13']","['12', '10']"
613,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,"['17', '9', '24', '16', '25', '19', '11', '23', '21', '18', '14', '20', '15']",[],"[None, '13']","['12', '10']"
613,10 finished I/O → ready queue,io_to_ready,10,IO1,"['17', '9', '24', '16', '25', '19', '11', '23', '21', '18', '14', '20', '15', '10']",[],"[None, '13']","['12', None]"
613,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['9', '24', '16', '25', '19', '11', '23', '21', '18', '14', '20', '15', '10']",[],"['17', '13']","['12', None]"
614,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,"['9', '24', '16', '25', '19', '11', '23', '21', '18', '14', '20', '15', '10', '13']",[],"['17', None]","['12', None]"
614,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['24', '16', '25', '19', '11', '23', '21', '18', '14', '20', '15', '10', '13']",[],"['17', '9']","['12', None]"
618,17 finished CPU → wait queue,cpu_to_io,17,CPU0,"['24', '16', '25', '19', '11', '23', '21', '18', '14', '20', '15', '10', '13']",['17'],"[None, '9']","['12', None]"
618,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['16', '25', '19', '11', '23', '21', '18', '14', '20', '15', '10', '13']",['17'],"['24', '9']","['12', None]"
618,17 dispatched to IO1,dispatch_io,17,IO1,"['16', '25', '19', '11', '23', '21', '18', '14', '20', '15', '10', '13']",[],"['24', '9']","['12', '17']"
619,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['16', '25', '19', '11', '23', '21', '18', '14', '20', '15', '10', '13', '9']",[],"['24', None]","['12', '17']"
619,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['25', '19', '11', '23', '21', '18', '14', '20', '15', '10', '13', '9']",[],"['24', '16']","['12', '17']"
621,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,"['25', '19', '11', '23', '21', '18', '14', '20', '15', '10', '13', '9', '24']",[],"[None, '16']","['12', '17']"
621,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['19', '11', '23', '21', '18', '14', '20', '15', '10', '13', '9', '24']",[],"['25', '16']","['12', '17']"
624,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['19', '11', '23', '21', '18', '14', '20', '15', '10', '13', '9', '24', '16']",[],"['25', None]","['12', '17']"
624,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['11', '23', '21', '18', '14', '20', '15', '10', '13', '9', '24', '16']",[],"['25', '19']","['12', '17']"
625,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,"['11', '23', '21', '18', '14', '20', '15', '10', '13', '9', '24', '16', '25']",[],"[None, '19']","['12', '17']"
625,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['23', '21', '18', '14', '20', '15', '10', '13', '9', '24', '16', '25']",[],"['11', '19']","['12', '17']"
629,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['23', '21', '18', '14', '20', '15', '10', '13', '9', '24', '16', '25', '19']",[],"['11', None]","['12', '17']"
629,17 finished I/O → ready queue,io_to_ready,17,IO1,"['23', '21', '18', '14', '20', '15', '10', '13', '9', '24', '16', '25', '19', '17']",[],"['11', None]","['12', None]"
629,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['21', '18', '14', '20', '15', '10', '13', '9', '24', '16', '25', '19', '17']",[],"['11', '23']","['12', None]"
630,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['21', '18', '14', '20', '15', '10', '13', '9', '24', '16', '25', '19', '17', '11']",[],"[None, '23']","['12', None]"
630,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['18', '14', '20', '15', '10', '13', '9', '24', '16', '25', '19', '17', '11']",[],"['21', '23']","['12', None]"
631,23 finished CPU → ready queue,cpu_to_ready,23,CPU1,"['18', '14', '20', '15', '10', '13', '9', '24', '16', '25', '19', '17', '11', '23']",[],"['21', None]","['12', None]"
631,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['14', '20', '15', '10', '13', '9', '24', '16', '25', '19', '17', '11', '23']",[],"['21', '18']","['12', None]"
632,12 finished I/O → ready queue,io_to_ready,12,IO0,"['14', '20', '15', '10', '13', '9', '24', '16', '25', '19', '17', '11', '23', '12']",[],"['21', '18']","[None, None]"
635,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['14', '20', '15', '10', '13', '9', '24', '16', '25', '19', '17', '11', '23', '12', '21']",[],"[None, '18']","[None, None]"
635,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['20', '15', '10', '13', '9', '24', '16', '25', '19', '17', '11', '23', '12', '21']",[],"['14', '18']","[None, None]"
636,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['20', '15', '10', '13', '9', '24', '16', '25', '19', '17', '11', '23', '12', '21', '18']",[],"['14', None]","[None, None]"
636,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['15', '10', '13', '9', '24', '16', '25', '19', '17', '11', '23', '12', '21', '18']",[],"['14', '20']","[None, None]"
638,14 finished all bursts,finished,14,CPU0,"['15', '10', '13', '9', '24', '16', '25', '19', '17', '11', '23', '12', '21', '18']",[],"[None, '20']","[None, None]"
638,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['10', '13', '9', '24', '16', '25', '19', '17', '11', '23', '12', '21', '18']",[],"['15', '20']","[None, None]"
639,20 finished CPU → ready queue,cpu_to_ready,20,CPU1,"['10', '13', '9', '24', '16', '25', '19', '17', '11', '23', '12', '21', '18', '20']",[],"['15', None]","[None, None]"
639,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['13', '9', '24', '16', '25', '19', '17', '11', '23', '12', '21', '18', '20']",[],"['15', '10']","[None, None]"
643,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['13', '9', '24', '16', '25', '19', '17', '11', '23', '12', '21', '18', '20', '15']",[],"[None, '10']","[None, None]"
643,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['9', '24', '16', '25', '19', '17', '11', '23', '12', '21', '18', '20', '15']",[],"['13', '10']","[None, None]"
644,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['9', '24', '16', '25', '19', '17', '11', '23', '12', '21', '18', '20', '15', '10']",[],"['13', None]","[None, None]"
644,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['24', '16', '25', '19', '17', '11', '23', '12', '21', '18', '20', '15', '10']",[],"['13', '9']","[None, None]"
648,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['24', '16', '25', '19', '17', '11', '23', '12', '21', '18', '20', '15', '10', '13']",[],"[None, '9']","[None, None]"
648,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['16', '25', '19', '17', '11', '23', '12', '21', '18', '20', '15', '10', '13']",[],"['24', '9']","[None, None]"
649,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['16', '25', '19', '17', '11', '23', '12', '21', '18', '20', '15', '10', '13', '9']",[],"['24', None]","[None, None]"
649,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['25', '19', '17', '11', '23', '12', '21', '18', '20', '15', '10', '13', '9']",[],"['24', '16']","[None, None]"
653,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['25', '19', '17', '11', '23', '12', '21', '18', '20', '15', '10', '13', '9', '24']",[],"[None, '16']","[None, None]"
653,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['19', '17', '11', '23', '12', '21', '18', '20', '15', '10', '13', '9', '24']",[],"['25', '16']","[None, None]"
654,16 finished CPU → ready queue,cpu_to_ready,16,CPU1,"['19', '17', '11', '23', '12', '21', '18', '20', '15', '10', '13', '9', '24', '16']",[],"['25', None]","[None, None]"
654,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['17', '11', '23', '12', '21', '18', '20', '15', '10', '13', '9', '24', '16']",[],"['25', '19']","[None, None]"
655,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,"['17', '11', '23', '12', '21', '18', '20', '15', '10', '13', '9', '24', '16', '19']",[],"['25', None]","[None, None]"
655,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['11', '23', '12', '21', '18', '20', '15', '10', '13', '9', '24', '16', '19']",[],"['25', '17']","[None, None]"
658,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['11', '23', '12', '21', '18', '20', '15', '10', '13', '9', '24', '16', '19', '25']",[],"[None, '17']","[None, None]"
658,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['23', '12', '21', '18', '20', '15', '10', '13', '9', '24', '16', '19', '25']",[],"['11', '17']","[None, None]"
659,11 finished CPU → wait queue,cpu_to_io,11,CPU0,"['23', '12', '21', '18', '20', '15', '10', '13', '9', '24', '16', '19', '25']",['11'],"[None, '17']","[None, None]"
659,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['12', '21', '18', '20', '15', '10', '13', '9', '24', '16', '19', '25']",['11'],"['23', '17']","[None, None]"
659,11 dispatched to IO0,dispatch_io,11,IO0,"['12', '21', '18', '20', '15', '10', '13', '9', '24', '16', '19', '25']",[],"['23', '17']","['11', None]"
660,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['12', '21', '18', '20', '15', '10', '13', '9', '24', '16', '19', '25', '17']",[],"['23', None]","['11', None]"
660,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['21', '18', '20', '15', '10', '13', '9', '24', '16', '19', '25', '17']",[],"['23', '12']","['11', None]"
662,23 finished CPU → wait queue,cpu_to_io,23,CPU0,"['21', '18', '20', '15', '10', '13', '9', '24', '16', '19', '25', '17']",['23'],"[None, '12']","['11', None]"
662,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['18', '20', '15', '10', '13', '9', '24', '16', '19', '25', '17']",['23'],"['21', '12']","['11', None]"
662,23 dispatched to IO1,dispatch_io,23,IO1,"['18', '20', '15', '10', '13', '9', '24', '16', '19', '25', '17']",[],"['21', '12']","['11', '23']"
665,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['18', '20', '15', '10', '13', '9', '24', '16', '19', '25', '17', '12']",[],"['21', None]","['11', '23']"
665,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['20', '15', '10', '13', '9', '24', '16', '19', '25', '17', '12']",[],"['21', '18']","['11', '23']"
667,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['20', '15', '10', '13', '9', '24', '16', '19', '25', '17', '12', '21']",[],"[None, '18']","['11', '23']"
667,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['15', '10', '13', '9', '24', '16', '19', '25', '17', '12', '21']",[],"['20', '18']","['11', '23']"
670,18 finished CPU → ready queue,cpu_to_ready,18,CPU1,"['15', '10', '13', '9', '24', '16', '19', '25', '17', '12', '21', '18']",[],"['20', None]","['11', '23']"
670,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['10', '13', '9', '24', '16', '19', '25', '17', '12', '21', '18']",[],"['20', '15']","['11', '23']"
672,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['10', '13', '9', '24', '16', '19', '25', '17', '12', '21', '18', '20']",[],"[None, '15']","['11', '23']"
672,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['13', '9', '24', '16', '19', '25', '17', '12', '21', '18', '20']",[],"['10', '15']","['11', '23']"
673,15 finished CPU → ready queue,cpu_to_ready,15,CPU1,"['13', '9', '24', '16', '19', '25', '17', '12', '21', '18', '20', '15']",[],"['10', None]","['11', '23']"
673,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['9', '24', '16', '19', '25', '17', '12', '21', '18', '20', '15']",[],"['10', '13']","['11', '23']"
675,13 finished CPU → wait queue,cpu_to_io,13,CPU1,"['9', '24', '16', '19', '25', '17', '12', '21', '18', '20', '15']",['13'],"['10', None]","['11', '23']"
675,23 finished I/O → ready queue,io_to_ready,23,IO1,"['9', '24', '16', '19', '25', '17', '12', '21', '18', '20', '15', '23']",['13'],"['10', None]","['11', None]"
675,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['24', '16', '19', '25', '17', '12', '21', '18', '20', '15', '23']",['13'],"['10', '9']","['11', None]"
675,13 dispatched to IO1,dispatch_io,13,IO1,"['24', '16', '19', '25', '17', '12', '21', '18', '20', '15', '23']",[],"['10', '9']","['11', '13']"
676,10 finished all bursts,finished,10,CPU0,"['24', '16', '19', '25', '17', '12', '21', '18', '20', '15', '23']",[],"[None, '9']","['11', '13']"
676,11 finished I/O → ready queue,io_to_ready,11,IO0,"['24', '16', '19', '25', '17', '12', '21', '18', '20', '15', '23', '11']",[],"[None, '9']","[None, '13']"
676,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['16', '19', '25', '17', '12', '21', '18', '20', '15', '23', '11']",[],"['24', '9']","[None, '13']"
677,9 finished CPU → ready queue,cpu_to_ready,9,CPU1,"['16', '19', '25', '17', '12', '21', '18', '20', '15', '23', '11', '9']",[],"['24', None]","[None, '13']"
677,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['19', '25', '17', '12', '21', '18', '20', '15', '23', '11', '9']",[],"['24', '16']","[None, '13']"
678,16 finished CPU → ready queue,cpu_to_ready,16,CPU1,"['19', '25', '17', '12', '21', '18', '20', '15', '23', '11', '9', '16']",[],"['24', None]","[None, '13']"
678,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['25', '17', '12', '21', '18', '20', '15', '23', '11', '9', '16']",[],"['24', '19']","[None, '13']"
680,24 finished CPU → wait queue,cpu_to_io,24,CPU0,"['25', '17', '12', '21', '18', '20', '15', '23', '11', '9', '16']",['24'],"[None, '19']","[None, '13']"
680,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['17', '12', '21', '18', '20', '15', '23', '11', '9', '16']",['24'],"['25', '19']","[None, '13']"
680,24 dispatched to IO0,dispatch_io,24,IO0,"['17', '12', '21', '18', '20', '15', '23', '11', '9', '16']",[],"['25', '19']","['24', '13']"
682,19 finished CPU → wait queue,cpu_to_io,19,CPU1,"['17', '12', '21', '18', '20', '15', '23', '11', '9', '16']",['19'],"['25', None]","['24', '13']"
682,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['12', '21', '18', '20', '15', '23', '11', '9', '16']",['19'],"['25', '17']","['24', '13']"
683,17 finished CPU → wait queue,cpu_to_io,17,CPU1,"['12', '21', '18', '20', '15', '23', '11', '9', '16']","['19', '17']","['25', None]","['24', '13']"
683,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['21', '18', '20', '15', '23', '11', '9', '16']","['19', '17']","['25', '12']","['24', '13']"
685,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['21', '18', '20', '15', '23', '11', '9', '16', '25']","['19', '17']","[None, '12']","['24', '13']"
685,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['18', '20', '15', '23', '11', '9', '16', '25']","['19', '17']","['21', '12']","['24', '13']"
688,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,"['18', '20', '15', '23', '11', '9', '16', '25', '21']","['19', '17']","[None, '12']","['24', '13']"
688,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['18', '20', '15', '23', '11', '9', '16', '25', '21', '12']","['19', '17']","[None, None]","['24', '13']"
688,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['20', '15', '23', '11', '9', '16', '25', '21', '12']","['19', '17']","['18', None]","['24', '13']"
688,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['15', '23', '11', '9', '16', '25', '21', '12']","['19', '17']","['18', '20']","['24', '13']"
690,24 finished I/O → ready queue,io_to_ready,24,IO0,"['15', '23', '11', '9', '16', '25', '21', '12', '24']","['19', '17']","['18', '20']","[None, '13']"
690,19 dispatched to IO0,dispatch_io,19,IO0,"['15', '23', '11', '9', '16', '25', '21', '12', '24']",['17'],"['18', '20']","['19', '13']"
693,18 finished CPU → wait queue,cpu_to_io,18,CPU0,"['15', '23', '11', '9', '16', '25', '21', '12', '24']","['17', '18']","[None, '20']","['19', '13']"
693,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['15', '23', '11', '9', '16', '25', '21', '12', '24', '20']","['17', '18']","[None, None]","['19', '13']"
693,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['23', '11', '9', '16', '25', '21', '12', '24', '20']","['17', '18']","['15', None]","['19', '13']"
693,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['11', '9', '16', '25', '21', '12', '24', '20']","['17', '18']","['15', '23']","['19', '13']"
696,13 finished I/O → ready queue,io_to_ready,13,IO1,"['11', '9', '16', '25', '21', '12', '24', '20', '13']","['17', '18']","['15', '23']","['19', None]"
696,17 dispatched to IO1,dispatch_io,17,IO1,"['11', '9', '16', '25', '21', '12', '24', '20', '13']",['18'],"['15', '23']","['19', '17']"
697,15 finished all bursts,finished,15,CPU0,"['11', '9', '16', '25', '21', '12', '24', '20', '13']",['18'],"[None, '23']","['19', '17']"
697,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['9', '16', '25', '21', '12', '24', '20', '13']",['18'],"['11', '23']","['19', '17']"
698,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['9', '16', '25', '21', '12', '24', '20', '13', '23']",['18'],"['11', None]","['19', '17']"
698,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['16', '25', '21', '12', '24', '20', '13', '23']",['18'],"['11', '9']","['19', '17']"
702,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['16', '25', '21', '12', '24', '20', '13', '23', '11']",['18'],"[None, '9']","['19', '17']"
702,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['25', '21', '12', '24', '20', '13', '23', '11']",['18'],"['16', '9']","['19', '17']"
703,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['25', '21', '12', '24', '20', '13', '23', '11', '9']",['18'],"['16', None]","['19', '17']"
703,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['21', '12', '24', '20', '13', '23', '11', '9']",['18'],"['16', '25']","['19', '17']"
705,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['21', '12', '24', '20', '13', '23', '11', '9', '25']",['18'],"['16', None]","['19', '17']"
705,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['12', '24', '20', '13', '23', '11', '9', '25']",['18'],"['16', '21']","['19', '17']"
707,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,"['12', '24', '20', '13', '23', '11', '9', '25', '16']",['18'],"[None, '21']","['19', '17']"
707,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['24', '20', '13', '23', '11', '9', '25', '16']",['18'],"['12', '21']","['19', '17']"
710,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['24', '20', '13', '23', '11', '9', '25', '16', '12']",['18'],"[None, '21']","['19', '17']"
710,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['24', '20', '13', '23', '11', '9', '25', '16', '12', '21']",['18'],"[None, None]","['19', '17']"
710,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['20', '13', '23', '11', '9', '25', '16', '12', '21']",['18'],"['24', None]","['19', '17']"
710,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['13', '23', '11', '9', '25', '16', '12', '21']",['18'],"['24', '20']","['19', '17']"
712,19 finished I/O → ready queue,io_to_ready,19,IO0,"['13', '23', '11', '9', '25', '16', '12', '21', '19']",['18'],"['24', '20']","[None, '17']"
712,18 dispatched to IO0,dispatch_io,18,IO0,"['13', '23', '11', '9', '25', '16', '12', '21', '19']",[],"['24', '20']","['18', '17']"
713,20 finished CPU → ready queue,cpu_to_ready,20,CPU1,"['13', '23', '11', '9', '25', '16', '12', '21', '19', '20']",[],"['24', None]","['18', '17']"
713,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['23', '11', '9', '25', '16', '12', '21', '19', '20']",[],"['24', '13']","['18', '17']"
715,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['23', '11', '9', '25', '16', '12', '21', '19', '20', '24']",[],"[None, '13']","['18', '17']"
715,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['11', '9', '25', '16', '12', '21', '19', '20', '24']",[],"['23', '13']","['18', '17']"
718,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['11', '9', '25', '16', '12', '21', '19', '20', '24', '13']",[],"['23', None]","['18', '17']"
718,17 finished I/O → ready queue,io_to_ready,17,IO1,"['11', '9', '25', '16', '12', '21', '19', '20', '24', '13', '17']",[],"['23', None]","['18', None]"
718,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['9', '25', '16', '12', '21', '19', '20', '24', '13', '17']",[],"['23', '11']","['18', None]"
720,23 finished CPU → wait queue,cpu_to_io,23,CPU0,"['9', '25', '16', '12', '21', '19', '20', '24', '13', '17']",['23'],"[None, '11']","['18', None]"
720,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['25', '16', '12', '21', '19', '20', '24', '13', '17']",['23'],"['9', '11']","['18', None]"
720,23 dispatched to IO1,dispatch_io,23,IO1,"['25', '16', '12', '21', '19', '20', '24', '13', '17']",[],"['9', '11']","['18', '23']"
722,18 finished I/O → ready queue,io_to_ready,18,IO0,"['25', '16', '12', '21', '19', '20', '24', '13', '17', '18']",[],"['9', '11']","[None, '23']"
723,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['25', '16', '12', '21', '19', '20', '24', '13', '17', '18', '11']",[],"['9', None]","[None, '23']"
723,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['16', '12', '21', '19', '20', '24', '13', '17', '18', '11']",[],"['9', '25']","[None, '23']"
725,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['16', '12', '21', '19', '20', '24', '13', '17', '18', '11', '9']",[],"[None, '25']","[None, '23']"
725,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['12', '21', '19', '20', '24', '13', '17', '18', '11', '9']",[],"['16', '25']","[None, '23']"
728,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['12', '21', '19', '20', '24', '13', '17', '18', '11', '9', '25']",[],"['16', None]","[None, '23']"
728,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['21', '19', '20', '24', '13', '17', '18', '11', '9', '25']",[],"['16', '12']","[None, '23']"
730,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['21', '19', '20', '24', '13', '17', '18', '11', '9', '25', '16']",[],"[None, '12']","[None, '23']"
730,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['19', '20', '24', '13', '17', '18', '11', '9', '25', '16']",[],"['21', '12']","[None, '23']"
733,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['19', '20', '24', '13', '17', '18', '11', '9', '25', '16', '12']",[],"['21', None]","[None, '23']"
733,23 finished I/O → ready queue,io_to_ready,23,IO1,"['19', '20', '24', '13', '17', '18', '11', '9', '25', '16', '12', '23']",[],"['21', None]","[None, None]"
733,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['20', '24', '13', '17', '18', '11', '9', '25', '16', '12', '23']",[],"['21', '19']","[None, None]"
735,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,"['20', '24', '13', '17', '18', '11', '9', '25', '16', '12', '23', '21']",[],"[None, '19']","[None, None]"
735,19 finished all bursts,finished,19,CPU1,"['20', '24', '13', '17', '18', '11', '9', '25', '16', '12', '23', '21']",[],"[None, None]","[None, None]"
735,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['24', '13', '17', '18', '11', '9', '25', '16', '12', '23', '21']",[],"['20', None]","[None, None]"
735,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['13', '17', '18', '11', '9', '25', '16', '12', '23', '21']",[],"['20', '24']","[None, None]"
740,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['13', '17', '18', '11', '9', '25', '16', '12', '23', '21', '20']",[],"[None, '24']","[None, None]"
740,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['13', '17', '18', '11', '9', '25', '16', '12', '23', '21', '20', '24']",[],"[None, None]","[None, None]"
740,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['17', '18', '11', '9', '25', '16', '12', '23', '21', '20', '24']",[],"['13', None]","[None, None]"
740,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['18', '11', '9', '25', '16', '12', '23', '21', '20', '24']",[],"['13', '17']","[None, None]"
741,13 finished CPU → wait queue,cpu_to_io,13,CPU0,"['18', '11', '9', '25', '16', '12', '23', '21', '20', '24']",['13'],"[None, '17']","[None, None]"
741,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['11', '9', '25', '16', '12', '23', '21', '20', '24']",['13'],"['18', '17']","[None, None]"
741,13 dispatched to IO0,dispatch_io,13,IO0,"['11', '9', '25', '16', '12', '23', '21', '20', '24']",[],"['18', '17']","['13', None]"
745,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['11', '9', '25', '16', '12', '23', '21', '20', '24', '17']",[],"['18', None]","['13', None]"
745,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['9', '25', '16', '12', '23', '21', '20', '24', '17']",[],"['18', '11']","['13', None]"
746,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['9', '25', '16', '12', '23', '21', '20', '24', '17', '18']",[],"[None, '11']","['13', None]"
746,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['25', '16', '12', '23', '21', '20', '24', '17', '18']",[],"['9', '11']","['13', None]"
748,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['25', '16', '12', '23', '21', '20', '24', '17', '18']",['9'],"[None, '11']","['13', None]"
748,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['16', '12', '23', '21', '20', '24', '17', '18']",['9'],"['25', '11']","['13', None]"
748,9 dispatched to IO1,dispatch_io,9,IO1,"['16', '12', '23', '21', '20', '24', '17', '18']",[],"['25', '11']","['13', '9']"
749,25 finished CPU → wait queue,cpu_to_io,25,CPU0,"['16', '12', '23', '21', '20', '24', '17', '18']",['25'],"[None, '11']","['13', '9']"
749,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['12', '23', '21', '20', '24', '17', '18']",['25'],"['16', '11']","['13', '9']"
750,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['12', '23', '21', '20', '24', '17', '18', '11']",['25'],"['16', None]","['13', '9']"
750,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['23', '21', '20', '24', '17', '18', '11']",['25'],"['16', '12']","['13', '9']"
751,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['23', '21', '20', '24', '17', '18', '11']","['25', '16']","[None, '12']","['13', '9']"
751,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['21', '20', '24', '17', '18', '11']","['25', '16']","['23', '12']","['13', '9']"
755,23 finished all bursts,finished,23,CPU0,"['21', '20', '24', '17', '18', '11']","['25', '16']","[None, '12']","['13', '9']"
755,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['21', '20', '24', '17', '18', '11', '12']","['25', '16']","[None, None]","['13', '9']"
755,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['20', '24', '17', '18', '11', '12']","['25', '16']","['21', None]","['13', '9']"
755,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['24', '17', '18', '11', '12']","['25', '16']","['21', '20']","['13', '9']"
758,9 finished I/O → ready queue,io_to_ready,9,IO1,"['24', '17', '18', '11', '12', '9']","['25', '16']","['21', '20']","['13', None]"
758,25 dispatched to IO1,dispatch_io,25,IO1,"['24', '17', '18', '11', '12', '9']",['16'],"['21', '20']","['13', '25']"
759,20 finished CPU → ready queue,cpu_to_ready,20,CPU1,"['24', '17', '18', '11', '12', '9', '20']",['16'],"['21', None]","['13', '25']"
759,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['17', '18', '11', '12', '9', '20']",['16'],"['21', '24']","['13', '25']"
760,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['17', '18', '11', '12', '9', '20', '21']",['16'],"[None, '24']","['13', '25']"
760,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['18', '11', '12', '9', '20', '21']",['16'],"['17', '24']","['13', '25']"
763,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,"['18', '11', '12', '9', '20', '21', '17']",['16'],"[None, '24']","['13', '25']"
763,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['11', '12', '9', '20', '21', '17']",['16'],"['18', '24']","['13', '25']"
764,18 finished all bursts,finished,18,CPU0,"['11', '12', '9', '20', '21', '17']",['16'],"[None, '24']","['13', '25']"
764,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['11', '12', '9', '20', '21', '17', '24']",['16'],"[None, None]","['13', '25']"
764,13 finished I/O → ready queue,io_to_ready,13,IO0,"['11', '12', '9', '20', '21', '17', '24', '13']",['16'],"[None, None]","[None, '25']"
764,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['12', '9', '20', '21', '17', '24', '13']",['16'],"['11', None]","[None, '25']"
764,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['9', '20', '21', '17', '24', '13']",['16'],"['11', '12']","[None, '25']"
764,16 dispatched to IO0,dispatch_io,16,IO0,"['9', '20', '21', '17', '24', '13']",[],"['11', '12']","['16', '25']"
766,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,"['9', '20', '21', '17', '24', '13', '11']",[],"[None, '12']","['16', '25']"
766,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['20', '21', '17', '24', '13', '11']",[],"['9', '12']","['16', '25']"
767,12 finished all bursts,finished,12,CPU1,"['20', '21', '17', '24', '13', '11']",[],"['9', None]","['16', '25']"
767,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['21', '17', '24', '13', '11']",[],"['9', '20']","['16', '25']"
769,20 finished all bursts,finished,20,CPU1,"['21', '17', '24', '13', '11']",[],"['9', None]","['16', '25']"
769,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['17', '24', '13', '11']",[],"['9', '21']","['16', '25']"
770,9 finished all bursts,finished,9,CPU0,"['17', '24', '13', '11']",[],"[None, '21']","['16', '25']"
770,25 finished I/O → ready queue,io_to_ready,25,IO1,"['17', '24', '13', '11', '25']",[],"[None, '21']","['16', None]"
770,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['24', '13', '11', '25']",[],"['17', '21']","['16', None]"
771,21 finished all bursts,finished,21,CPU1,"['24', '13', '11', '25']",[],"['17', None]","['16', None]"
771,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['13', '11', '25']",[],"['17', '24']","['16', None]"
773,24 finished CPU → wait queue,cpu_to_io,24,CPU1,"['13', '11', '25']",['24'],"['17', None]","['16', None]"
773,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['11', '25']",['24'],"['17', '13']","['16', None]"
773,24 dispatched to IO1,dispatch_io,24,IO1,"['11', '25']",[],"['17', '13']","['16', '24']"
775,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['11', '25', '17']",[],"[None, '13']","['16', '24']"
775,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['25', '17']",[],"['11', '13']","['16', '24']"
776,13 finished all bursts,finished,13,CPU1,"['25', '17']",[],"['11', None]","['16', '24']"
776,25 dispatched to CPU1,dispatch_cpu,25,CPU1,['17'],[],"['11', '25']","['16', '24']"
777,11 finished all bursts,finished,11,CPU0,['17'],[],"[None, '25']","['16', '24']"
777,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', '25']","['16', '24']"
779,25 finished all bursts,finished,25,CPU1,[],[],"['17', None]","['16', '24']"
781,16 finished I/O → ready queue,io_to_ready,16,IO0,['16'],[],"['17', None]","[None, '24']"
781,16 dispatched to CPU1,dispatch_cpu,16,CPU1,[],[],"['17', '16']","[None, '24']"
782,17 finished CPU → wait queue,cpu_to_io,17,CPU0,[],['17'],"[None, '16']","[None, '24']"
782,17 dispatched to IO0,dispatch_io,17,IO0,[],[],"[None, '16']","['17', '24']"
786,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,['16'],[],"[None, None]","['17', '24']"
786,24 finished I/O → ready queue,io_to_ready,24,IO1,"['16', '24']",[],"[None, None]","['17', None]"
786,16 dispatched to CPU0,dispatch_cpu,16,CPU0,['24'],[],"['16', None]","['17', None]"
786,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],[],"['16', '24']","['17', None]"
791,16 finished all bursts,finished,16,CPU0,[],[],"[None, '24']","['17', None]"
791,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,['24'],[],"[None, None]","['17', None]"
791,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],[],"['24', None]","['17', None]"
795,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,['24'],[],"[None, None]","['17', None]"
795,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],[],"['24', None]","['17', None]"
798,17 finished I/O → ready queue,io_to_ready,17,IO0,['17'],[],"['24', None]","[None, None]"
798,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],[],"['24', '17']","[None, None]"
800,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],[],"[None, '17']","[None, None]"
800,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],[],"['24', '17']","[None, None]"
803,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,['24'],[],"[None, '17']","[None, None]"
803,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['24', '17']",[],"[None, None]","[None, None]"
803,24 dispatched to CPU0,dispatch_cpu,24,CPU0,['17'],[],"['24', None]","[None, None]"
803,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],[],"['24', '17']","[None, None]"
806,24 finished all bursts,finished,24,CPU0,[],[],"[None, '17']","[None, None]"
808,17 finished CPU → ready queue,cpu_to_ready,17,CPU1,['17'],[],"[None, None]","[None, None]"
808,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]","[None, None]"
813,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],[],"[None, None]","[None, None]"
813,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]","[None, None]"
818,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],[],"[None, None]","[None, None]"
818,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]","[None, None]"
823,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],[],"[None, None]","[None, None]"
823,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]","[None, None]"
825,17 finished CPU → wait queue,cpu_to_io,17,CPU0,[],['17'],"[None, None]","[None, None]"
825,17 dispatched to IO0,dispatch_io,17,IO0,[],[],"[None, None]","['17', None]"
846,17 finished all bursts,finished,17,IO0,[],[],"[None, None]","[None, None]"
