DIGEST a1d6875c36da368cb427a58b5d300295
FThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests
R635:649 Coq.Arith.Arith <> <> lib
R667:683 Coq.micromega.Lia <> <> lib
R701:714 Coq.Lists.List <> <> lib
R724:736 Coq.Lists.List ListNotations <> mod
R776:778 ThieleUniversal.CPU <> <> lib
R827:847 ThieleMachineVerification.ThieleUniversalBridge <> <> lib
def 1598:1620 <> make_test_cpu_for_temp4
R1635:1637 Coq.Init.Datatypes <> nat ind
binder 1623:1631 <> temp1_val:1
R1642:1650 ThieleUniversal.CPU <> State rec
R1660:1667 ThieleUniversal.CPU <> regs proj
R1660:1667 ThieleUniversal.CPU <> regs proj
R1660:1667 ThieleUniversal.CPU <> regs proj
R1717:1723 ThieleUniversal.CPU <> mem proj
R1717:1723 ThieleUniversal.CPU <> mem proj
R1737:1744 ThieleUniversal.CPU <> cost proj
R1737:1744 ThieleUniversal.CPU <> cost proj
R1672:1672 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1674:1675 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1677:1678 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1680:1681 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1683:1684 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1686:1687 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1689:1690 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1692:1693 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1695:1696 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1706:1707 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1709:1709 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1697:1705 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> temp1_val:1 var
R1728:1729 Coq.Lists.List ListNotations ::list_scope:'['_']' not
def 1806:1821 <> test_temp4_case1
R1838:1860 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> make_test_cpu_for_temp4 def
binder 1831:1833 <> cpu:2
R1936:1938 Coq.Init.Logic <> ::type_scope:x_'='_x not
R1869:1880 ThieleUniversal.CPU <> read_reg def
R1882:1894 ThieleUniversal.CPU <> REG_TEMP1 def
R1897:1904 ThieleUniversal.CPU <> step def
R1907:1912 ThieleUniversal.CPU <> Jz constr
R1914:1926 ThieleUniversal.CPU <> REG_TEMP1 def
R1932:1934 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> cpu:2 var
def 2026:2041 <> test_temp4_case2
R2058:2080 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> make_test_cpu_for_temp4 def
binder 2051:2053 <> cpu:3
R2156:2158 Coq.Init.Logic <> ::type_scope:x_'='_x not
R2089:2100 ThieleUniversal.CPU <> read_reg def
R2102:2114 ThieleUniversal.CPU <> REG_TEMP1 def
R2117:2124 ThieleUniversal.CPU <> step def
R2127:2132 ThieleUniversal.CPU <> Jz constr
R2134:2146 ThieleUniversal.CPU <> REG_TEMP1 def
R2152:2154 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> cpu:3 var
prf 2553:2565 <> nth_firstn_lt
binder 2568:2568 <> A:4
R2576:2579 Coq.Init.Datatypes <> list ind
R2581:2581 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> A:4 var
binder 2572:2572 <> l:5
R2591:2593 Coq.Init.Datatypes <> nat ind
binder 2585:2585 <> n:6
binder 2587:2587 <> m:7
R2601:2601 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> A:4 var
binder 2597:2597 <> d:8
R2613:2616 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R2609:2611 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R2608:2608 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> n:6 var
R2612:2612 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> m:7 var
R2630:2633 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R2618:2621 Coq.Init.Peano <> ::nat_scope:x_'<='_x not
R2617:2617 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> m:7 var
R2622:2627 Coq.Init.Datatypes <> length def
R2629:2629 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> l:5 var
R2654:2656 Coq.Init.Logic <> ::type_scope:x_'='_x not
R2634:2636 Coq.Lists.List <> nth def
R2653:2653 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> d:8 var
R2641:2646 Coq.Lists.List <> firstn def
R2650:2650 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> l:5 var
R2648:2648 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> m:7 var
R2638:2638 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> n:6 var
R2657:2659 Coq.Lists.List <> nth def
R2665:2665 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> d:8 var
R2663:2663 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> l:5 var
R2661:2661 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> n:6 var
prf 2836:2847 <> nth_app_left
binder 2850:2850 <> A:9
R2862:2865 Coq.Init.Datatypes <> list ind
R2867:2867 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> A:9 var
binder 2854:2855 <> l1:10
binder 2857:2858 <> l2:11
R2875:2877 Coq.Init.Datatypes <> nat ind
binder 2871:2871 <> n:12
R2885:2885 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> A:9 var
binder 2881:2881 <> d:13
R2905:2908 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R2893:2895 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R2892:2892 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> n:12 var
R2896:2901 Coq.Init.Datatypes <> length def
R2903:2904 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> l1:10 var
R2927:2929 Coq.Init.Logic <> ::type_scope:x_'='_x not
R2909:2911 Coq.Lists.List <> nth def
R2926:2926 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> d:13 var
R2918:2921 Coq.Init.Datatypes <> ::list_scope:x_'++'_x not
R2916:2917 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> l1:10 var
R2922:2923 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> l2:11 var
R2913:2913 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> n:12 var
R2930:2932 Coq.Lists.List <> nth def
R2939:2939 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> d:13 var
R2936:2937 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> l1:10 var
R2934:2934 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> n:12 var
prf 3056:3068 <> nth_app_right
binder 3071:3071 <> A:14
R3083:3086 Coq.Init.Datatypes <> list ind
R3088:3088 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> A:14 var
binder 3075:3076 <> l1:15
binder 3078:3079 <> l2:16
R3096:3098 Coq.Init.Datatypes <> nat ind
binder 3092:3092 <> n:17
R3106:3106 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> A:14 var
binder 3102:3102 <> d:18
R3127:3130 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R3122:3125 Coq.Init.Peano <> ::nat_scope:x_'<='_x not
R3113:3118 Coq.Init.Datatypes <> length def
R3120:3121 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> l1:15 var
R3126:3126 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> n:17 var
R3149:3151 Coq.Init.Logic <> ::type_scope:x_'='_x not
R3131:3133 Coq.Lists.List <> nth def
R3148:3148 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> d:18 var
R3140:3143 Coq.Init.Datatypes <> ::list_scope:x_'++'_x not
R3138:3139 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> l1:15 var
R3144:3145 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> l2:16 var
R3135:3135 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> n:17 var
R3152:3154 Coq.Lists.List <> nth def
R3175:3175 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> d:18 var
R3172:3173 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> l2:16 var
R3158:3160 Coq.Init.Peano <> ::nat_scope:x_'-'_x not
R3157:3157 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> n:17 var
R3161:3166 Coq.Init.Datatypes <> length def
R3168:3169 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> l1:15 var
R3255:3265 Coq.Arith.PeanoNat Nat sub_0_r thm
R3255:3265 Coq.Arith.PeanoNat Nat sub_0_r thm
R3255:3265 Coq.Arith.PeanoNat Nat sub_0_r thm
prf 3338:3347 <> nth_skipn'
binder 3350:3350 <> A:19
R3358:3361 Coq.Init.Datatypes <> list ind
R3363:3363 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> A:19 var
binder 3354:3354 <> l:20
R3373:3375 Coq.Init.Datatypes <> nat ind
binder 3367:3367 <> n:21
binder 3369:3369 <> m:22
R3383:3383 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> A:19 var
binder 3379:3379 <> d:23
R3409:3411 Coq.Init.Logic <> ::type_scope:x_'='_x not
R3390:3392 Coq.Lists.List <> nth def
R3408:3408 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> d:23 var
R3397:3401 Coq.Lists.List <> skipn def
R3405:3405 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> l:20 var
R3403:3403 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> m:22 var
R3394:3394 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> n:21 var
R3412:3414 Coq.Lists.List <> nth def
R3426:3426 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> d:23 var
R3424:3424 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> l:20 var
R3418:3420 Coq.Init.Peano <> ::nat_scope:x_'+'_x not
R3417:3417 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> n:21 var
R3421:3421 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> m:22 var
R3545:3555 Coq.Arith.PeanoNat Nat add_0_r thm
R3545:3555 Coq.Arith.PeanoNat Nat add_0_r thm
R3545:3555 Coq.Arith.PeanoNat Nat add_0_r thm
R3652:3662 Coq.Arith.PeanoNat Nat add_0_r thm
R3652:3662 Coq.Arith.PeanoNat Nat add_0_r thm
R3652:3662 Coq.Arith.PeanoNat Nat add_0_r thm
R3694:3707 Coq.Arith.PeanoNat Nat add_succ_r thm
R3694:3707 Coq.Arith.PeanoNat Nat add_succ_r thm
R3694:3707 Coq.Arith.PeanoNat Nat add_succ_r thm
prf 3741:3766 <> write_preserves_other_regs
binder 3777:3779 <> cpu:24
binder 3781:3781 <> r:25
binder 3783:3783 <> v:26
R3806:3875 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R3789:3792 Coq.Init.Logic <> ::type_scope:x_'<>'_x not
R3788:3788 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> r:25 var
R3793:3805 ThieleUniversal.CPU <> REG_TEMP1 def
R3923:3928 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R3897:3899 Coq.Init.Peano <> ::nat_scope:x_'>'_x not
R3876:3881 Coq.Init.Datatypes <> length def
R3884:3891 ThieleUniversal.CPU <> regs proj
R3893:3895 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> cpu:24 var
R3900:3906 Coq.Arith.PeanoNat Nat max def
R3908:3908 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> r:25 var
R3910:3922 ThieleUniversal.CPU <> REG_TEMP1 def
R3979:3983 Coq.Init.Logic <> ::type_scope:x_'='_x not
R3929:3940 ThieleUniversal.CPU <> read_reg def
R3942:3954 ThieleUniversal.CPU <> REG_TEMP1 def
R3957:3969 ThieleUniversal.CPU <> write_reg def
R3971:3971 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> r:25 var
R3973:3973 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> v:26 var
R3975:3977 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> cpu:24 var
R3984:3995 ThieleUniversal.CPU <> read_reg def
R3997:4009 ThieleUniversal.CPU <> REG_TEMP1 def
R4011:4013 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> cpu:24 var
R4072:4083 ThieleUniversal.CPU <> read_reg def
R4086:4098 ThieleUniversal.CPU <> write_reg def
R4124:4136 ThieleUniversal.CPU <> REG_TEMP1 def
R4124:4136 ThieleUniversal.CPU <> REG_TEMP1 def
R4174:4176 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R4177:4182 Coq.Init.Datatypes <> length def
R4174:4176 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R4177:4182 Coq.Init.Datatypes <> length def
R4217:4219 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R4220:4225 Coq.Init.Datatypes <> length def
R4217:4219 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R4220:4225 Coq.Init.Datatypes <> length def
R4253:4267 Coq.Arith.PeanoNat Nat lt_ge_cases thm
R4253:4267 Coq.Arith.PeanoNat Nat lt_ge_cases thm
R4324:4326 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R4327:4332 Coq.Init.Datatypes <> length def
R4335:4340 Coq.Lists.List <> firstn def
R4363:4375 Coq.Lists.List <> firstn_length thm
R4324:4326 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R4327:4332 Coq.Init.Datatypes <> length def
R4335:4340 Coq.Lists.List <> firstn def
R4363:4375 Coq.Lists.List <> firstn_length thm
R4363:4375 Coq.Lists.List <> firstn_length thm
R4400:4411 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> nth_app_left thm
R4433:4436 Coq.Init.Datatypes <> ::list_scope:x_'++'_x not
R4430:4430 Coq.Lists.List ListNotations ::list_scope:'['_x_']' not
R4432:4432 Coq.Lists.List ListNotations ::list_scope:'['_x_']' not
R4437:4441 Coq.Lists.List <> skipn def
R4444:4444 Coq.Init.Datatypes <> S constr
R4414:4419 Coq.Lists.List <> firstn def
R4400:4411 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> nth_app_left thm
R4433:4436 Coq.Init.Datatypes <> ::list_scope:x_'++'_x not
R4430:4430 Coq.Lists.List ListNotations ::list_scope:'['_x_']' not
R4432:4432 Coq.Lists.List ListNotations ::list_scope:'['_x_']' not
R4437:4441 Coq.Lists.List <> skipn def
R4444:4444 Coq.Init.Datatypes <> S constr
R4414:4419 Coq.Lists.List <> firstn def
R4555:4558 Coq.Init.Peano <> ::nat_scope:x_'<='_x not
R4559:4564 Coq.Init.Datatypes <> length def
R4555:4558 Coq.Init.Peano <> ::nat_scope:x_'<='_x not
R4559:4564 Coq.Init.Datatypes <> length def
R4596:4608 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> nth_firstn_lt thm
R4596:4608 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> nth_firstn_lt thm
R4729:4732 Coq.Init.Peano <> ::nat_scope:x_'<='_x not
R4707:4712 Coq.Init.Datatypes <> length def
R4715:4720 Coq.Lists.List <> firstn def
R4752:4764 Coq.Lists.List <> firstn_length thm
R4729:4732 Coq.Init.Peano <> ::nat_scope:x_'<='_x not
R4707:4712 Coq.Init.Datatypes <> length def
R4715:4720 Coq.Lists.List <> firstn def
R4752:4764 Coq.Lists.List <> firstn_length thm
R4752:4764 Coq.Lists.List <> firstn_length thm
R4791:4803 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> nth_app_right thm
R4825:4828 Coq.Init.Datatypes <> ::list_scope:x_'++'_x not
R4822:4822 Coq.Lists.List ListNotations ::list_scope:'['_x_']' not
R4824:4824 Coq.Lists.List ListNotations ::list_scope:'['_x_']' not
R4829:4833 Coq.Lists.List <> skipn def
R4836:4836 Coq.Init.Datatypes <> S constr
R4806:4811 Coq.Lists.List <> firstn def
R4791:4803 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> nth_app_right thm
R4825:4828 Coq.Init.Datatypes <> ::list_scope:x_'++'_x not
R4822:4822 Coq.Lists.List ListNotations ::list_scope:'['_x_']' not
R4824:4824 Coq.Lists.List ListNotations ::list_scope:'['_x_']' not
R4829:4833 Coq.Lists.List <> skipn def
R4836:4836 Coq.Init.Datatypes <> S constr
R4806:4811 Coq.Lists.List <> firstn def
R4953:4955 Coq.Init.Logic <> ::type_scope:x_'='_x not
R4931:4936 Coq.Init.Datatypes <> length def
R4939:4944 Coq.Lists.List <> firstn def
R4971:4983 Coq.Lists.List <> firstn_length thm
R4953:4955 Coq.Init.Logic <> ::type_scope:x_'='_x not
R4931:4936 Coq.Init.Datatypes <> length def
R4939:4944 Coq.Lists.List <> firstn def
R4971:4983 Coq.Lists.List <> firstn_length thm
R4971:4983 Coq.Lists.List <> firstn_length thm
R5083:5085 Coq.Init.Peano <> ::nat_scope:x_'>'_x not
R5079:5081 Coq.Init.Peano <> ::nat_scope:x_'-'_x not
R5083:5085 Coq.Init.Peano <> ::nat_scope:x_'>'_x not
R5079:5081 Coq.Init.Peano <> ::nat_scope:x_'-'_x not
R5118:5120 Coq.Init.Peano <> ::nat_scope:x_'-'_x not
R5118:5120 Coq.Init.Peano <> ::nat_scope:x_'-'_x not
R5223:5225 Coq.Init.Logic <> ::type_scope:x_'='_x not
R5226:5226 Coq.Init.Datatypes <> S constr
R5223:5225 Coq.Init.Logic <> ::type_scope:x_'='_x not
R5226:5226 Coq.Init.Datatypes <> S constr
R5282:5282 Coq.Init.Datatypes <> S constr
R5294:5296 Coq.Init.Peano <> ::nat_scope:x_'+'_x not
R5297:5297 Coq.Init.Datatypes <> S constr
R5282:5282 Coq.Init.Datatypes <> S constr
R5294:5296 Coq.Init.Peano <> ::nat_scope:x_'+'_x not
R5297:5297 Coq.Init.Datatypes <> S constr
R5330:5339 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> nth_skipn' thm
R5349:5349 Coq.Init.Datatypes <> S constr
R5330:5339 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> nth_skipn' thm
R5349:5349 Coq.Init.Datatypes <> S constr
R5330:5339 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> nth_skipn' thm
R5349:5349 Coq.Init.Datatypes <> S constr
R5411:5413 Coq.Init.Logic <> ::type_scope:x_'='_x not
R5416:5418 Coq.Init.Peano <> ::nat_scope:x_'+'_x not
R5419:5419 Coq.Init.Datatypes <> S constr
R5422:5422 Coq.Init.Datatypes <> S constr
R5411:5413 Coq.Init.Logic <> ::type_scope:x_'='_x not
R5416:5418 Coq.Init.Peano <> ::nat_scope:x_'+'_x not
R5419:5419 Coq.Init.Datatypes <> S constr
R5422:5422 Coq.Init.Datatypes <> S constr
R5481:5483 Coq.Init.Peano <> ::nat_scope:x_'+'_x not
R5484:5484 Coq.Init.Datatypes <> S constr
R5487:5487 Coq.Init.Datatypes <> S constr
R5503:5505 Coq.Init.Peano <> ::nat_scope:x_'+'_x not
R5499:5499 Coq.Init.Datatypes <> S constr
R5506:5506 Coq.Init.Datatypes <> S constr
R5481:5483 Coq.Init.Peano <> ::nat_scope:x_'+'_x not
R5484:5484 Coq.Init.Datatypes <> S constr
R5487:5487 Coq.Init.Datatypes <> S constr
R5503:5505 Coq.Init.Peano <> ::nat_scope:x_'+'_x not
R5499:5499 Coq.Init.Datatypes <> S constr
R5506:5506 Coq.Init.Datatypes <> S constr
R5539:5548 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> nth_skipn' thm
R5563:5563 Coq.Init.Datatypes <> S constr
R5556:5556 Coq.Init.Datatypes <> S constr
R5539:5548 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> nth_skipn' thm
R5563:5563 Coq.Init.Datatypes <> S constr
R5556:5556 Coq.Init.Datatypes <> S constr
R5539:5548 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> nth_skipn' thm
R5563:5563 Coq.Init.Datatypes <> S constr
R5556:5556 Coq.Init.Datatypes <> S constr
prf 5643:5656 <> addr_neq_temp1
R5672:5675 Coq.Init.Logic <> ::type_scope:x_'<>'_x not
R5660:5671 ThieleUniversal.CPU <> REG_ADDR def
R5676:5688 ThieleUniversal.CPU <> REG_TEMP1 def
R5707:5718 ThieleUniversal.CPU <> REG_ADDR def
R5721:5733 ThieleUniversal.CPU <> REG_TEMP1 def
prf 5809:5852 <> temp1_preserved_through_addr_write_validated
binder 5863:5865 <> cpu:27
binder 5867:5874 <> addr_val:28
R5908:5915 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R5902:5905 Coq.Init.Peano <> ::nat_scope:x_'>='_x not
R5881:5886 Coq.Init.Datatypes <> length def
R5889:5896 ThieleUniversal.CPU <> regs proj
R5898:5900 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> cpu:27 var
R5984:5990 Coq.Init.Logic <> ::type_scope:x_'='_x not
R5916:5927 ThieleUniversal.CPU <> read_reg def
R5929:5941 ThieleUniversal.CPU <> REG_TEMP1 def
R5944:5956 ThieleUniversal.CPU <> write_reg def
R5958:5969 ThieleUniversal.CPU <> REG_ADDR def
R5971:5978 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> addr_val:28 var
R5980:5982 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> cpu:27 var
R5991:6002 ThieleUniversal.CPU <> read_reg def
R6004:6016 ThieleUniversal.CPU <> REG_TEMP1 def
R6018:6020 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> cpu:27 var
R6107:6109 Coq.Init.Peano <> ::nat_scope:x_'>'_x not
R6086:6091 Coq.Init.Datatypes <> length def
R6094:6101 ThieleUniversal.CPU <> regs proj
R6107:6109 Coq.Init.Peano <> ::nat_scope:x_'>'_x not
R6086:6091 Coq.Init.Datatypes <> length def
R6094:6101 ThieleUniversal.CPU <> regs proj
R6133:6158 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> write_preserves_other_regs thm
R6133:6158 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> write_preserves_other_regs thm
R6189:6202 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> addr_neq_temp1 thm
R6189:6202 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> addr_neq_temp1 thm
prf 6454:6477 <> pc_update_preserves_regs
binder 6488:6490 <> cpu:29
binder 6492:6497 <> new_pc:30
R6529:6534 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R6523:6526 Coq.Init.Peano <> ::nat_scope:x_'>='_x not
R6502:6507 Coq.Init.Datatypes <> length def
R6510:6517 ThieleUniversal.CPU <> regs proj
R6519:6521 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> cpu:29 var
R6599:6603 Coq.Init.Logic <> ::type_scope:x_'='_x not
R6535:6546 ThieleUniversal.CPU <> read_reg def
R6548:6560 ThieleUniversal.CPU <> REG_TEMP1 def
R6563:6575 ThieleUniversal.CPU <> write_reg def
R6577:6586 ThieleUniversal.CPU <> REG_PC def
R6588:6593 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> new_pc:30 var
R6595:6597 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> cpu:29 var
R6604:6615 ThieleUniversal.CPU <> read_reg def
R6617:6629 ThieleUniversal.CPU <> REG_TEMP1 def
R6631:6633 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> cpu:29 var
R6716:6718 Coq.Init.Peano <> ::nat_scope:x_'>'_x not
R6695:6700 Coq.Init.Datatypes <> length def
R6703:6710 ThieleUniversal.CPU <> regs proj
R6716:6718 Coq.Init.Peano <> ::nat_scope:x_'>'_x not
R6695:6700 Coq.Init.Datatypes <> length def
R6703:6710 ThieleUniversal.CPU <> regs proj
R6740:6765 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> write_preserves_other_regs thm
R6740:6765 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> write_preserves_other_regs thm
R6795:6804 ThieleUniversal.CPU <> REG_PC def
R6807:6819 ThieleUniversal.CPU <> REG_TEMP1 def
prf 6891:6932 <> temp1_preserved_through_pc_write_validated
binder 6943:6945 <> cpu:31
binder 6947:6952 <> new_pc:32
R6986:6993 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R6980:6983 Coq.Init.Peano <> ::nat_scope:x_'>='_x not
R6959:6964 Coq.Init.Datatypes <> length def
R6967:6974 ThieleUniversal.CPU <> regs proj
R6976:6978 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> cpu:31 var
R7058:7064 Coq.Init.Logic <> ::type_scope:x_'='_x not
R6994:7005 ThieleUniversal.CPU <> read_reg def
R7007:7019 ThieleUniversal.CPU <> REG_TEMP1 def
R7022:7034 ThieleUniversal.CPU <> write_reg def
R7036:7045 ThieleUniversal.CPU <> REG_PC def
R7047:7052 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> new_pc:32 var
R7054:7056 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> cpu:31 var
R7065:7076 ThieleUniversal.CPU <> read_reg def
R7078:7090 ThieleUniversal.CPU <> REG_TEMP1 def
R7092:7094 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> cpu:31 var
R7144:7167 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> pc_update_preserves_regs thm
R7144:7167 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> pc_update_preserves_regs thm
