# Generated by Yosys 0.17+41 (git sha1 c525b5f91, clang 6.0.0-1ubuntu2 -fPIC -Os)

.model top
.inputs clk sw[0] sw[1] sw[2] sw[3] btn[0] btn[1] btn[2] btn[3]
.outputs pulse_red pulse_blue pulse_green
.names $false
.names $true
1
.names $undef
.subckt BUFG I=$auto$clkbufmap.cc:262:execute$2440 O=$iopadmap$clk
.cname $auto$clkbufmap.cc:261:execute$2439
.subckt IBUF I=btn[0] O=pulse_wideB[11]
.cname $iopadmap$top.btn
.attr keep 00000000000000000000000000000001
.subckt IBUF I=btn[1] O=pulse_wideB[12]
.cname $iopadmap$top.btn_1
.attr keep 00000000000000000000000000000001
.subckt IBUF I=btn[2] O=pulse_wideG[10]
.cname $iopadmap$top.btn_2
.attr keep 00000000000000000000000000000001
.subckt IBUF I=btn[3] O=pulse_wideG[11]
.cname $iopadmap$top.btn_3
.attr keep 00000000000000000000000000000001
.subckt IBUF I=clk O=$auto$clkbufmap.cc:262:execute$2440
.cname $iopadmap$top.clk
.attr keep 00000000000000000000000000000001
.subckt OBUF I=$iopadmap$pulse_blue O=pulse_blue
.cname $iopadmap$top.pulse_blue
.attr keep 00000000000000000000000000000001
.subckt OBUF I=$iopadmap$pulse_green O=pulse_green
.cname $iopadmap$top.pulse_green
.attr keep 00000000000000000000000000000001
.subckt OBUF I=$iopadmap$pulse_red O=pulse_red
.cname $iopadmap$top.pulse_red
.attr keep 00000000000000000000000000000001
.subckt IBUF I=sw[0] O=pulse_wideG[12]
.cname $iopadmap$top.sw
.attr keep 00000000000000000000000000000001
.subckt IBUF I=sw[1] O=pulse_wideR[10]
.cname $iopadmap$top.sw_1
.attr keep 00000000000000000000000000000001
.subckt IBUF I=sw[2] O=pulse_wideR[11]
.cname $iopadmap$top.sw_2
.attr keep 00000000000000000000000000000001
.subckt IBUF I=sw[3] O=pulse_wideR[12]
.cname $iopadmap$top.sw_3
.attr keep 00000000000000000000000000000001
.subckt PWM clk=$iopadmap$clk pulse=$iopadmap$pulse_green width[0]=$false width[1]=$false width[2]=$false width[3]=$false width[4]=$false width[5]=$false width[6]=$false width[7]=$false width[8]=$false width[9]=$false width[10]=$false width[11]=pulse_wideB[11] width[12]=pulse_wideB[12] width[13]=$false
.cname B0
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/pulse_led.v:20.7-24.4"
.subckt PWM clk=$iopadmap$clk pulse=$iopadmap$pulse_blue width[0]=$false width[1]=$false width[2]=$false width[3]=$false width[4]=$false width[5]=$false width[6]=$false width[7]=$false width[8]=$false width[9]=$false width[10]=pulse_wideG[10] width[11]=pulse_wideG[11] width[12]=pulse_wideG[12] width[13]=$false
.cname G0
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/pulse_led.v:25.7-29.4"
.subckt PWM clk=$iopadmap$clk pulse=$iopadmap$pulse_red width[0]=$false width[1]=$false width[2]=$false width[3]=$false width[4]=$false width[5]=$false width[6]=$false width[7]=$false width[8]=$false width[9]=$false width[10]=pulse_wideR[10] width[11]=pulse_wideR[11] width[12]=pulse_wideR[12] width[13]=$false
.cname R0
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/pulse_led.v:15.7-19.4"
.conn $false pulse_wideB[0]
.conn $false pulse_wideB[1]
.conn $false pulse_wideB[2]
.conn $false pulse_wideB[3]
.conn $false pulse_wideB[4]
.conn $false pulse_wideB[5]
.conn $false pulse_wideB[6]
.conn $false pulse_wideB[7]
.conn $false pulse_wideB[8]
.conn $false pulse_wideB[9]
.conn $false pulse_wideB[10]
.conn $false pulse_wideG[0]
.conn $false pulse_wideG[1]
.conn $false pulse_wideG[2]
.conn $false pulse_wideG[3]
.conn $false pulse_wideG[4]
.conn $false pulse_wideG[5]
.conn $false pulse_wideG[6]
.conn $false pulse_wideG[7]
.conn $false pulse_wideG[8]
.conn $false pulse_wideG[9]
.conn $false pulse_wideR[0]
.conn $false pulse_wideR[1]
.conn $false pulse_wideR[2]
.conn $false pulse_wideR[3]
.conn $false pulse_wideR[4]
.conn $false pulse_wideR[5]
.conn $false pulse_wideR[6]
.conn $false pulse_wideR[7]
.conn $false pulse_wideR[8]
.conn $false pulse_wideR[9]
.end

.model PWM
.inputs clk width[0] width[1] width[2] width[3] width[4] width[5] width[6] width[7] width[8] width[9] width[10] width[11] width[12] width[13]
.outputs pulse
.names $false
.names $true
1
.names $undef
.subckt LUT4 I0=counter[1] I1=counter[0] I2=width[1] I3=width[0] O=$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G[0]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2398
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:51.26-53.19"
.param INIT 0111000101010000
.subckt LUT6 I0=counter[3] I1=counter[4] I2=counter[2] I3=width[4] I4=width[3] I5=width[2] O=$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G[1]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2399
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0111111100010011001101110000000101110111000100010011001100000000
.subckt LUT6 I0=counter[6] I1=counter[7] I2=counter[5] I3=width[7] I4=width[6] I5=width[5] O=$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G[2]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2400
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0111111100010011001101110000000101110111000100010011001100000000
.subckt LUT6 I0=counter[9] I1=counter[10] I2=counter[8] I3=width[10] I4=width[9] I5=width[8] O=$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G[3]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2401
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0111111100010011001101110000000101110111000100010011001100000000
.subckt LUT6 I0=counter[12] I1=counter[13] I2=counter[11] I3=width[13] I4=width[12] I5=width[11] O=$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G[4]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2402
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 0111111100010011001101110000000101110111000100010011001100000000
.subckt LUT4 I0=counter[0] I1=width[0] I2=width[1] I3=counter[1] O=$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S[0]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2403
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:51.26-53.19"
.param INIT 1001000000001001
.subckt LUT6 I0=counter[2] I1=width[2] I2=counter[3] I3=width[3] I4=counter[4] I5=width[4] O=$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S[1]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2404
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 1001000000001001000000000000000000000000000000001001000000001001
.subckt LUT6 I0=counter[5] I1=width[5] I2=counter[6] I3=width[6] I4=counter[7] I5=width[7] O=$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S[2]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2405
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 1001000000001001000000000000000000000000000000001001000000001001
.subckt LUT6 I0=counter[8] I1=width[8] I2=counter[9] I3=width[9] I4=counter[10] I5=width[10] O=$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S[3]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2406
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 1001000000001001000000000000000000000000000000001001000000001001
.subckt LUT6 I0=counter[11] I1=width[11] I2=counter[12] I3=width[12] I4=counter[13] I5=width[13] O=$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S[4]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2407
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:61.26-63.41"
.param INIT 1001000000001001000000000000000000000000000000001001000000001001
.subckt INV I=counter[0] O=$auto$alumacc.cc:485:replace_alu$1726.X[0]
.cname $abc$2397$auto$blifparse.cc:515:parse_blif$2408
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/jacobdbrown4/yosys/share/xilinx/lut_map.v:36.13-36.48"
.subckt CARRY4 CI=$false CO[0]=$auto$alumacc.cc:485:replace_alu$1726.CO[0] CO[1]=$auto$alumacc.cc:485:replace_alu$1726.CO[1] CO[2]=$auto$alumacc.cc:485:replace_alu$1726.CO[2] CO[3]=$auto$alumacc.cc:485:replace_alu$1726.CO[3] CYINIT=$false DI[0]=$true DI[1]=$false DI[2]=$false DI[3]=$false O[0]=$auto$alumacc.cc:485:replace_alu$1726.Y[0] O[1]=$auto$alumacc.cc:485:replace_alu$1726.Y[1] O[2]=$auto$alumacc.cc:485:replace_alu$1726.Y[2] O[3]=$auto$alumacc.cc:485:replace_alu$1726.Y[3] S[0]=$auto$alumacc.cc:485:replace_alu$1726.X[0] S[1]=counter[1] S[2]=counter[2] S[3]=counter[3]
.cname $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[0].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:10.16-10.27|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:176.11-184.5"
.subckt CARRY4 CI=$auto$alumacc.cc:485:replace_alu$1726.CO[3] CO[0]=$auto$alumacc.cc:485:replace_alu$1726.CO[4] CO[1]=$auto$alumacc.cc:485:replace_alu$1726.CO[5] CO[2]=$auto$alumacc.cc:485:replace_alu$1726.CO[6] CO[3]=$auto$alumacc.cc:485:replace_alu$1726.CO[7] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=$auto$alumacc.cc:485:replace_alu$1726.Y[4] O[1]=$auto$alumacc.cc:485:replace_alu$1726.Y[5] O[2]=$auto$alumacc.cc:485:replace_alu$1726.Y[6] O[3]=$auto$alumacc.cc:485:replace_alu$1726.Y[7] S[0]=counter[4] S[1]=counter[5] S[2]=counter[6] S[3]=counter[7]
.cname $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[1].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:10.16-10.27|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:186.14-194.8"
.subckt CARRY4 CI=$auto$alumacc.cc:485:replace_alu$1726.CO[7] CO[0]=$auto$alumacc.cc:485:replace_alu$1726.CO[8] CO[1]=$auto$alumacc.cc:485:replace_alu$1726.CO[9] CO[2]=$auto$alumacc.cc:485:replace_alu$1726.CO[10] CO[3]=$auto$alumacc.cc:485:replace_alu$1726.CO[11] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=$auto$alumacc.cc:485:replace_alu$1726.Y[8] O[1]=$auto$alumacc.cc:485:replace_alu$1726.Y[9] O[2]=$auto$alumacc.cc:485:replace_alu$1726.Y[10] O[3]=$auto$alumacc.cc:485:replace_alu$1726.Y[11] S[0]=counter[8] S[1]=counter[9] S[2]=counter[10] S[3]=counter[11]
.cname $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[2].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:10.16-10.27|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:186.14-194.8"
.subckt CARRY4 CI=$auto$alumacc.cc:485:replace_alu$1726.CO[11] CO[0]=$auto$alumacc.cc:485:replace_alu$1726.CO[12] CO[1]=$auto$alumacc.cc:485:replace_alu$1726.CO[13] CO[2]=$auto$alumacc.cc:485:replace_alu$1726.genblk1.C[14] CO[3]=$auto$alumacc.cc:485:replace_alu$1726.genblk1.C[15] CYINIT=$false DI[0]=$false DI[1]=$false DI[2]=$false DI[3]=$false O[0]=$auto$alumacc.cc:485:replace_alu$1726.Y[12] O[1]=$auto$alumacc.cc:485:replace_alu$1726.Y[13] O[2]=$auto$alumacc.cc:485:replace_alu$1726.genblk1.O[14] O[3]=$auto$alumacc.cc:485:replace_alu$1726.genblk1.O[15] S[0]=counter[12] S[1]=counter[13] S[2]=$false S[3]=$false
.cname $auto$alumacc.cc:485:replace_alu$1726.genblk1.slice[3].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:10.16-10.27|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:186.14-194.8"
.subckt FDRE C=clk CE=$true D=$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO[4] Q=pulse R=$false
.cname $auto$ff.cc:262:slice$2149
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT x
.subckt FDRE C=clk CE=$true D=$auto$alumacc.cc:485:replace_alu$1726.Y[0] Q=counter[0] R=$false
.cname $auto$ff.cc:262:slice$2150
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk CE=$true D=$auto$alumacc.cc:485:replace_alu$1726.Y[1] Q=counter[1] R=$false
.cname $auto$ff.cc:262:slice$2151
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk CE=$true D=$auto$alumacc.cc:485:replace_alu$1726.Y[2] Q=counter[2] R=$false
.cname $auto$ff.cc:262:slice$2152
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk CE=$true D=$auto$alumacc.cc:485:replace_alu$1726.Y[3] Q=counter[3] R=$false
.cname $auto$ff.cc:262:slice$2153
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk CE=$true D=$auto$alumacc.cc:485:replace_alu$1726.Y[4] Q=counter[4] R=$false
.cname $auto$ff.cc:262:slice$2154
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk CE=$true D=$auto$alumacc.cc:485:replace_alu$1726.Y[5] Q=counter[5] R=$false
.cname $auto$ff.cc:262:slice$2155
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk CE=$true D=$auto$alumacc.cc:485:replace_alu$1726.Y[6] Q=counter[6] R=$false
.cname $auto$ff.cc:262:slice$2156
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk CE=$true D=$auto$alumacc.cc:485:replace_alu$1726.Y[7] Q=counter[7] R=$false
.cname $auto$ff.cc:262:slice$2157
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk CE=$true D=$auto$alumacc.cc:485:replace_alu$1726.Y[8] Q=counter[8] R=$false
.cname $auto$ff.cc:262:slice$2158
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk CE=$true D=$auto$alumacc.cc:485:replace_alu$1726.Y[9] Q=counter[9] R=$false
.cname $auto$ff.cc:262:slice$2159
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk CE=$true D=$auto$alumacc.cc:485:replace_alu$1726.Y[10] Q=counter[10] R=$false
.cname $auto$ff.cc:262:slice$2160
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk CE=$true D=$auto$alumacc.cc:485:replace_alu$1726.Y[11] Q=counter[11] R=$false
.cname $auto$ff.cc:262:slice$2161
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk CE=$true D=$auto$alumacc.cc:485:replace_alu$1726.Y[12] Q=counter[12] R=$false
.cname $auto$ff.cc:262:slice$2162
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt FDRE C=clk CE=$true D=$auto$alumacc.cc:485:replace_alu$1726.Y[13] Q=counter[13] R=$false
.cname $auto$ff.cc:262:slice$2163
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:9.3-13.6|/home/jacobdbrown4/yosys/share/xilinx/ff_map.v:68.41-68.95"
.param INIT 0
.subckt CARRY4 CI=$false CO[0]=$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO[0] CO[1]=$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO[1] CO[2]=$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO[2] CO[3]=$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO[3] CYINIT=$false DI[0]=$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G[0] DI[1]=$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G[1] DI[2]=$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G[2] DI[3]=$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G[3] S[0]=$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S[0] S[1]=$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S[1] S[2]=$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S[2] S[3]=$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S[3]
.cname $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[0].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:11.9-11.24|/home/jacobdbrown4/yosys/share/cmp2lcu.v:29.114-29.153|/home/jacobdbrown4/yosys/share/cmp2lcu.v:46.13-46.74|/home/jacobdbrown4/yosys/share/cmp2lcu.v:90.17-90.86|/home/jacobdbrown4/yosys/share/cmp2lcu.v:125.21-125.104|/home/jacobdbrown4/yosys/share/cmp2lcu.v:122.21-122.74|/home/jacobdbrown4/yosys/share/cmp2lcu.v:77.35-77.85|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:70.11-77.5"
.subckt CARRY4 CI=$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO[3] CO[0]=$lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO[4] CO[1]=$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C[5] CO[2]=$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C[6] CO[3]=$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C[7] CYINIT=$false DI[0]=$lt$../yosys_help_test/verilog_files/PWM.v:11$3.G[4] DI[1]=$false DI[2]=$false DI[3]=$false S[0]=$lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S[4] S[1]=$false S[2]=$false S[3]=$false
.cname $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.slice[1].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "../yosys_help_test/verilog_files/PWM.v:11.9-11.24|/home/jacobdbrown4/yosys/share/cmp2lcu.v:29.114-29.153|/home/jacobdbrown4/yosys/share/cmp2lcu.v:46.13-46.74|/home/jacobdbrown4/yosys/share/cmp2lcu.v:90.17-90.86|/home/jacobdbrown4/yosys/share/cmp2lcu.v:125.21-125.104|/home/jacobdbrown4/yosys/share/cmp2lcu.v:122.21-122.74|/home/jacobdbrown4/yosys/share/cmp2lcu.v:77.35-77.85|/home/jacobdbrown4/yosys/share/xilinx/arith_map.v:79.11-86.5"
.conn counter[1] $auto$alumacc.cc:485:replace_alu$1726.X[1]
.conn counter[2] $auto$alumacc.cc:485:replace_alu$1726.X[2]
.conn counter[3] $auto$alumacc.cc:485:replace_alu$1726.X[3]
.conn counter[4] $auto$alumacc.cc:485:replace_alu$1726.X[4]
.conn counter[5] $auto$alumacc.cc:485:replace_alu$1726.X[5]
.conn counter[6] $auto$alumacc.cc:485:replace_alu$1726.X[6]
.conn counter[7] $auto$alumacc.cc:485:replace_alu$1726.X[7]
.conn counter[8] $auto$alumacc.cc:485:replace_alu$1726.X[8]
.conn counter[9] $auto$alumacc.cc:485:replace_alu$1726.X[9]
.conn counter[10] $auto$alumacc.cc:485:replace_alu$1726.X[10]
.conn counter[11] $auto$alumacc.cc:485:replace_alu$1726.X[11]
.conn counter[12] $auto$alumacc.cc:485:replace_alu$1726.X[12]
.conn counter[13] $auto$alumacc.cc:485:replace_alu$1726.X[13]
.conn $auto$alumacc.cc:485:replace_alu$1726.CO[0] $auto$alumacc.cc:485:replace_alu$1726.genblk1.C[0]
.conn $auto$alumacc.cc:485:replace_alu$1726.CO[1] $auto$alumacc.cc:485:replace_alu$1726.genblk1.C[1]
.conn $auto$alumacc.cc:485:replace_alu$1726.CO[2] $auto$alumacc.cc:485:replace_alu$1726.genblk1.C[2]
.conn $auto$alumacc.cc:485:replace_alu$1726.CO[3] $auto$alumacc.cc:485:replace_alu$1726.genblk1.C[3]
.conn $auto$alumacc.cc:485:replace_alu$1726.CO[4] $auto$alumacc.cc:485:replace_alu$1726.genblk1.C[4]
.conn $auto$alumacc.cc:485:replace_alu$1726.CO[5] $auto$alumacc.cc:485:replace_alu$1726.genblk1.C[5]
.conn $auto$alumacc.cc:485:replace_alu$1726.CO[6] $auto$alumacc.cc:485:replace_alu$1726.genblk1.C[6]
.conn $auto$alumacc.cc:485:replace_alu$1726.CO[7] $auto$alumacc.cc:485:replace_alu$1726.genblk1.C[7]
.conn $auto$alumacc.cc:485:replace_alu$1726.CO[8] $auto$alumacc.cc:485:replace_alu$1726.genblk1.C[8]
.conn $auto$alumacc.cc:485:replace_alu$1726.CO[9] $auto$alumacc.cc:485:replace_alu$1726.genblk1.C[9]
.conn $auto$alumacc.cc:485:replace_alu$1726.CO[10] $auto$alumacc.cc:485:replace_alu$1726.genblk1.C[10]
.conn $auto$alumacc.cc:485:replace_alu$1726.CO[11] $auto$alumacc.cc:485:replace_alu$1726.genblk1.C[11]
.conn $auto$alumacc.cc:485:replace_alu$1726.CO[12] $auto$alumacc.cc:485:replace_alu$1726.genblk1.C[12]
.conn $auto$alumacc.cc:485:replace_alu$1726.CO[13] $auto$alumacc.cc:485:replace_alu$1726.genblk1.C[13]
.conn $auto$alumacc.cc:485:replace_alu$1726.Y[0] $auto$alumacc.cc:485:replace_alu$1726.genblk1.O[0]
.conn $auto$alumacc.cc:485:replace_alu$1726.Y[1] $auto$alumacc.cc:485:replace_alu$1726.genblk1.O[1]
.conn $auto$alumacc.cc:485:replace_alu$1726.Y[2] $auto$alumacc.cc:485:replace_alu$1726.genblk1.O[2]
.conn $auto$alumacc.cc:485:replace_alu$1726.Y[3] $auto$alumacc.cc:485:replace_alu$1726.genblk1.O[3]
.conn $auto$alumacc.cc:485:replace_alu$1726.Y[4] $auto$alumacc.cc:485:replace_alu$1726.genblk1.O[4]
.conn $auto$alumacc.cc:485:replace_alu$1726.Y[5] $auto$alumacc.cc:485:replace_alu$1726.genblk1.O[5]
.conn $auto$alumacc.cc:485:replace_alu$1726.Y[6] $auto$alumacc.cc:485:replace_alu$1726.genblk1.O[6]
.conn $auto$alumacc.cc:485:replace_alu$1726.Y[7] $auto$alumacc.cc:485:replace_alu$1726.genblk1.O[7]
.conn $auto$alumacc.cc:485:replace_alu$1726.Y[8] $auto$alumacc.cc:485:replace_alu$1726.genblk1.O[8]
.conn $auto$alumacc.cc:485:replace_alu$1726.Y[9] $auto$alumacc.cc:485:replace_alu$1726.genblk1.O[9]
.conn $auto$alumacc.cc:485:replace_alu$1726.Y[10] $auto$alumacc.cc:485:replace_alu$1726.genblk1.O[10]
.conn $auto$alumacc.cc:485:replace_alu$1726.Y[11] $auto$alumacc.cc:485:replace_alu$1726.genblk1.O[11]
.conn $auto$alumacc.cc:485:replace_alu$1726.Y[12] $auto$alumacc.cc:485:replace_alu$1726.genblk1.O[12]
.conn $auto$alumacc.cc:485:replace_alu$1726.Y[13] $auto$alumacc.cc:485:replace_alu$1726.genblk1.O[13]
.conn $lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO[0] $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C[0]
.conn $lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO[1] $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C[1]
.conn $lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO[2] $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C[2]
.conn $lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO[3] $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C[3]
.conn $lt$../yosys_help_test/verilog_files/PWM.v:11$3.CO[4] $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.C[4]
.conn $false $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S[5]
.conn $false $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S[6]
.conn $false $lt$../yosys_help_test/verilog_files/PWM.v:11$3.genblk1.S[7]
.end
