irun(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s084: Started on Sep 16, 2024 at 21:05:43 CST
irun
	/home/WangYanTing/VLSI/hw1_act/P76131416/./sim/top_tb.sv
	+incdir+/home/WangYanTing/VLSI/hw1_act/P76131416/./src+/home/WangYanTing/VLSI/hw1_act/P76131416/./src/AXI+/home/WangYanTing/VLSI/hw1_act/P76131416/./include+/home/WangYanTing/VLSI/hw1_act/P76131416/./sim
	+define+prog0+FSDB_ALL
	-define CYCLE=10.0
	-define MAX=100000
	+access+r
	+nc64bit
	+prog_path=/home/WangYanTing/VLSI/hw1_act/P76131416/./sim/prog0
	+rdcycle=1
	+notimingcheck

   User defined plus("+") options:
	+prog_path=/home/WangYanTing/VLSI/hw1_act/P76131416/./sim/prog0
	+rdcycle=1

Recompiling... reason: file '../src/ALUCtrl.sv' is newer than expected.
	expected: Thu Sep 12 13:37:57 2024
	actual:   Mon Sep 16 18:09:22 2024
ncvlog: *W,NOTIND: unable to access -INCDIR /home/WangYanTing/VLSI/hw1_act/P76131416/./src/AXI (No such file or directory).
file: /home/WangYanTing/VLSI/hw1_act/P76131416/./sim/top_tb.sv
`define CYCLE 10.0 // Cycle time
                                |
ncvlog: *W,MACNDF (/home/WangYanTing/VLSI/hw1_act/P76131416/./sim/top_tb.sv,2|32): The text macro 'CYCLE' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
`define MAX 100000 // Max cycle number
                                      |
ncvlog: *W,MACNDF (/home/WangYanTing/VLSI/hw1_act/P76131416/./sim/top_tb.sv,3|38): The text macro 'MAX' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
	module worklib.ForwardingUnit:sv
		errors: 0, warnings: 0
    $value$plusargs("prog_path=%s", prog_path);
                  |
ncvlog: *W,NOSYST (/home/WangYanTing/VLSI/hw1_act/P76131416/./sim/top_tb.sv,43|18): System function '$value$plusargs' invoked as a task. Return value will be ignored.
	$value$plusargs("rdcycle=%s", rdcycle);
	              |
ncvlog: *W,NOSYST (/home/WangYanTing/VLSI/hw1_act/P76131416/./sim/top_tb.sv,44|15): System function '$value$plusargs' invoked as a task. Return value will be ignored.
      $fscanf(gf, "%h\n", GOLDEN[num]);
            |
ncvlog: *W,NOSYST (/home/WangYanTing/VLSI/hw1_act/P76131416/./sim/top_tb.sv,63|12): System function '$fscanf' invoked as a task. Return value will be ignored.
ncvlog: *W,SPDUSD: Include directory /home/WangYanTing/VLSI/hw1_act/P76131416/./include given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 4
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
IDEXE_reg IDEXE_pipe(
                   |
ncelab: *W,CUVWSI (../src/CPU.sv,244|19): 2 input ports were not connected:
ncelab: (../src/IDEXE_reg.sv,15): frd1_addr
ncelab: (../src/IDEXE_reg.sv,16): frd2_addr

MEMWB_reg MEMWB_pipe(
                   |
ncelab: *W,CUVWSI (../src/CPU.sv,569|19): 1 input port was not connected:
ncelab: (../src/MEMWB_reg.sv,12): MEM_f_RegWrite

	Top level design units:
		top_tb
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
.instr_cnt(w_instr_cnt),
                     |
ncelab: *W,CUVMPW (../src/CPU.sv,290|21): port sizes differ in port connection (64/65).
.cycle(w_cycle),
             |
ncelab: *W,CUVMPW (../src/CPU.sv,291|13): port sizes differ in port connection (64/65).
.instr_cnt(w_instr_cnt),
                     |
ncelab: *W,CUVMPW (../src/CPU.sv,439|21): port sizes differ in port connection (64/65).
.cycle(w_cycle),
             |
ncelab: *W,CUVMPW (../src/CPU.sv,440|13): port sizes differ in port connection (64/65).
	$readmemh({prog_path, "/main0.hex"}, Memory_byte0);
	                                                |
ncelab: *W,MEMODR (../sim/top_tb.sv,47|49): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/main1.hex"}, Memory_byte1); 
                                                    |
ncelab: *W,MEMODR (../sim/top_tb.sv,48|52): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/main2.hex"}, Memory_byte2);
                                                    |
ncelab: *W,MEMODR (../sim/top_tb.sv,49|52): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/main3.hex"}, Memory_byte3); 
                                                    |
ncelab: *W,MEMODR (../sim/top_tb.sv,50|52): $readmem default memory order incompatible with IEEE1364.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.ALUCtrl:sv <0x43f5ceb2>
			streams:   1, words:  3978
		worklib.ALU_f:sv <0x3a382874>
			streams:   8, words:  6941
		worklib.CPU:sv <0x00c7f6f1>
			streams:   7, words:  1275
		worklib.ControlUnit:sv <0x35a57e84>
			streams:   1, words: 20795
		worklib.EXEMEM_reg:sv <0x75409fbd>
			streams:   6, words:  5798
		worklib.ForwardingUnit:sv <0x56363101>
			streams:   4, words:  2666
		worklib.HazardDetectUnit:sv <0x13580af8>
			streams:   1, words:  2064
		worklib.IDEXE_reg:sv <0x2e426f05>
			streams:   7, words: 13620
		worklib.IFID_reg:sv <0x69c8f048>
			streams:   5, words:  2308
		worklib.MEMWB_reg:sv <0x77dceb4e>
			streams:   5, words:  3755
		worklib.Regfile:sv <0x5968fa12>
			streams:   5, words:  9897
		worklib.Regfile_f:sv <0x17e17950>
			streams:   5, words:  9861
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                36      23
		Primitives:            242       2
		Timing outputs:         66      65
		Registers:             417     269
		Scalar wires:          160       -
		Expanded wires:        394      14
		Vectored wires:         79       -
		Always blocks:         209     113
		Initial blocks:         10       9
		Cont. assignments:      55      40
		Pseudo assignments:     11      10
		Timing checks:         752       -
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.top_tb:sv
Loading snapshot worklib.top_tb:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_Q-2020.03, Linux x86_64/64bit, 02/09/2020
(C) 1996 - 2020 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'top.fsdb'
*Verdi* : Begin traversing the scope (top_tb.TOP), layer (0).
*Verdi* : Enable +struct and +mda dumping.
*Verdi* : End of traversing.
	Warning top_tb.TOP.DM1.i_SRAM.CLK_OPERATION : input A unknown/high-Z in write cycle at simulation time             73540000


Info : Set Memory Content to all x at             73540000.>>
	Warning top_tb.TOP.DM1.i_SRAM.CLK_OPERATION : input A unknown/high-Z in write cycle at simulation time             73640000


Info : Set Memory Content to all x at             73640000.>>
	Warning top_tb.TOP.DM1.i_SRAM.CLK_OPERATION : input A unknown/high-Z in write cycle at simulation time             73740000


Info : Set Memory Content to all x at             73740000.>>
	Warning top_tb.TOP.DM1.i_SRAM.CLK_OPERATION : input A unknown/high-Z in write cycle at simulation time             73840000


Info : Set Memory Content to all x at             73840000.>>

Done

DM[8192] = xxxxxxxx, expect = fffffff0
DM[8193] = xxxxxxxx, expect = fffffff8
DM[8194] = xxxxxxxx, expect = 00000008
DM[8195] = xxxxxxxx, expect = 00000001
DM[8196] = xxxxxxxx, expect = 00000001
DM[8197] = xxxxxxxx, expect = 78787878
DM[8198] = xxxxxxxx, expect = 000091a2
DM[8199] = xxxxxxxx, expect = 00000003
DM[8200] = xxxxxxxx, expect = fefcfefd
DM[8201] = xxxxxxxx, expect = 10305070
DM[8202] = xxxxxxxx, expect = 8bfd6700
DM[8203] = xxxxxxxx, expect = 00000000
DM[8204] = xxxxxxxx, expect = 10200ffc
DM[8205] = xxxxxxxx, expect = f2a93e0c
DM[8206] = xxxxxxxx, expect = cccccccc
DM[8207] = xxxxxxxx, expect = ffffffcc
DM[8208] = xxxxxxxx, expect = ffffcccc
DM[8209] = xxxxxxxx, expect = 000000cc
DM[8210] = xxxxxxxx, expect = 0000cccc
DM[8211] = xxxxxxxx, expect = 00000d9d
DM[8212] = xxxxxxxx, expect = 00000004
DM[8213] = xxxxxxxx, expect = 00000003
DM[8214] = xxxxxxxx, expect = 000001a6
DM[8215] = xxxxxxxx, expect = 00000ec6
DM[8216] = xxxxxxxx, expect = 2468b7a8
DM[8217] = xxxxxxxx, expect = 5dbf9f00
DM[8218] = xxxxxxxx, expect = 00012b38
DM[8219] = xxxxxxxx, expect = fa2817b7
DM[8220] = xxxxxxxx, expect = ff000000
DM[8221] = xxxxxxxx, expect = 12345678
DM[8222] = xxxxxxxx, expect = 0000f000
DM[8223] = xxxxxxxx, expect = 00000f00
DM[8224] = xxxxxxxx, expect = 000000f0
DM[8225] = xxxxxxxx, expect = 0000000f
DM[8226] = xxxxxxxx, expect = 56780000
DM[8227] = xxxxxxxx, expect = 78000000
DM[8228] = xxxxxxxx, expect = 00005678
DM[8229] = xxxxxxxx, expect = 00000078
DM[8230] = xxxxxxxx, expect = 12345678
DM[8231] = xxxxxxxx, expect = ce780000
DM[8232] = xxxxxxxx, expect = fffff000
DM[8233] = xxxxxxxx, expect = fffff000
DM[8234] = xxxxxxxx, expect = fffff000
DM[8235] = xxxxxxxx, expect = fffff000
DM[8236] = xxxxxxxx, expect = fffff000
DM[8237] = xxxxxxxx, expect = fffff000
DM[8238] = xxxxxxxx, expect = 1357a274
DM[8239] = xxxxxxxx, expect = 13578000
DM[8240] = xxxxxxxx, expect = fffff004
DM[8241] = xxxxxxxx, expect = 40bb3276
DM[8242] = xxxxxxxx, expect = be3aa25e
DM[8243] = xxxxxxxx, expect = 40b55d63
DM[8244] = xxxxxxxx, expect = c213a0c4
DM[8245] = xxxxxxxx, expect = 40c10789
DM[8246] = xxxxxxxx, expect = 404c5a18
DM[8247] = xxxxxxxx, expect = 00000000
DM[8248] = xxxxxxxx, expect = 000013fb
your total cycle is 0.000000 
your total cycle is 0.000000 




        ****************************               
        **                        **       |__||  
        **  OOPS!!                **      / X,X  | 
        **                        **    /_____   | 
        **  Simulation Failed!!   **   /^ ^ ^ \  |
        **                        **  |^ ^ ^ ^ |w| 
        ****************************   \m___m__|_|
         Totally has          57 errors                     


Simulation complete via $finish(1) at time 74110 NS + 2
../sim/top_tb.sv:94     $finish;
ncsim> exit
TOOL:	irun(64)	15.20-s084: Exiting on Sep 16, 2024 at 21:05:48 CST  (total: 00:00:05)
