<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p164" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_164{left:110px;bottom:1129px;letter-spacing:-0.17px;}
#t2_164{left:475px;bottom:1129px;letter-spacing:-0.21px;word-spacing:1.47px;}
#t3_164{left:110px;bottom:1080px;letter-spacing:-0.04px;}
#t4_164{left:178px;bottom:1080px;letter-spacing:-0.04px;word-spacing:2.74px;}
#t5_164{left:110px;bottom:1030px;letter-spacing:-0.15px;word-spacing:1.42px;}
#t6_164{left:110px;bottom:1009px;letter-spacing:-0.16px;word-spacing:1.22px;}
#t7_164{left:110px;bottom:988px;letter-spacing:-0.13px;word-spacing:0.76px;}
#t8_164{left:110px;bottom:968px;letter-spacing:-0.15px;word-spacing:0.59px;}
#t9_164{left:110px;bottom:947px;letter-spacing:-0.23px;word-spacing:1.54px;}
#ta_164{left:110px;bottom:911px;letter-spacing:-0.14px;word-spacing:2.33px;}
#tb_164{left:110px;bottom:890px;letter-spacing:-0.15px;}
#tc_164{left:138px;bottom:890px;letter-spacing:-0.14px;}
#td_164{left:160px;bottom:890px;letter-spacing:-0.18px;word-spacing:1.39px;}
#te_164{left:110px;bottom:870px;letter-spacing:-0.16px;word-spacing:2.27px;}
#tf_164{left:110px;bottom:849px;letter-spacing:-0.13px;word-spacing:1.61px;}
#tg_164{left:110px;bottom:828px;letter-spacing:-0.17px;word-spacing:1.45px;}
#th_164{left:152px;bottom:784px;letter-spacing:-0.01px;word-spacing:1.53px;}
#ti_164{left:152px;bottom:765px;letter-spacing:0.05px;word-spacing:1.75px;}
#tj_164{left:110px;bottom:696px;letter-spacing:-0.04px;}
#tk_164{left:178px;bottom:696px;letter-spacing:0.02px;word-spacing:2.6px;}
#tl_164{left:110px;bottom:646px;letter-spacing:-0.16px;word-spacing:1.56px;}
#tm_164{left:110px;bottom:625px;letter-spacing:-0.16px;word-spacing:1.02px;}
#tn_164{left:110px;bottom:604px;letter-spacing:-0.16px;word-spacing:1.41px;}
#to_164{left:110px;bottom:545px;letter-spacing:0.13px;word-spacing:2.28px;}
#tp_164{left:110px;bottom:499px;letter-spacing:-0.15px;word-spacing:0.34px;}
#tq_164{left:110px;bottom:478px;letter-spacing:-0.19px;word-spacing:2.47px;}
#tr_164{left:110px;bottom:457px;letter-spacing:-0.19px;word-spacing:1.09px;}
#ts_164{left:110px;bottom:437px;letter-spacing:-0.14px;word-spacing:2.71px;}
#tt_164{left:110px;bottom:416px;letter-spacing:-0.14px;word-spacing:1.38px;}
#tu_164{left:110px;bottom:356px;letter-spacing:0.18px;word-spacing:2.22px;}
#tv_164{left:110px;bottom:311px;letter-spacing:-0.16px;word-spacing:2.71px;}
#tw_164{left:639px;bottom:311px;letter-spacing:-0.14px;}
#tx_164{left:667px;bottom:311px;letter-spacing:-0.11px;word-spacing:2.65px;}
#ty_164{left:110px;bottom:290px;letter-spacing:-0.16px;word-spacing:3.17px;}
#tz_164{left:729px;bottom:290px;letter-spacing:-0.31px;word-spacing:3.42px;}
#t10_164{left:110px;bottom:269px;letter-spacing:-0.15px;word-spacing:2.34px;}
#t11_164{left:110px;bottom:248px;letter-spacing:-0.16px;word-spacing:2.64px;}
#t12_164{left:110px;bottom:228px;letter-spacing:-0.15px;word-spacing:1.41px;}
#t13_164{left:110px;bottom:192px;letter-spacing:-0.18px;word-spacing:3.25px;}
#t14_164{left:110px;bottom:171px;letter-spacing:-0.14px;word-spacing:-0.25px;}
#t15_164{left:110px;bottom:150px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t16_164{left:110px;bottom:130px;letter-spacing:-0.16px;word-spacing:2.51px;}
#t17_164{left:110px;bottom:109px;letter-spacing:-0.16px;word-spacing:1.42px;}

.s1_164{font-size:17px;font-family:CMR10_270;color:#000;}
.s2_164{font-size:17px;font-family:CMSL10_27d;color:#000;}
.s3_164{font-size:22px;font-family:CMBX12_26j;color:#000;}
.s4_164{font-size:17px;font-family:CMR10_270;color:#000080;}
.s5_164{font-size:15px;font-family:CMTI10_27t;color:#000;}
.s6_164{font-size:18px;font-family:CMBX12_26j;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts164" type="text/css" >

@font-face {
	font-family: CMBX12_26j;
	src: url("fonts/CMBX12_26j.woff") format("woff");
}

@font-face {
	font-family: CMR10_270;
	src: url("fonts/CMR10_270.woff") format("woff");
}

@font-face {
	font-family: CMSL10_27d;
	src: url("fonts/CMSL10_27d.woff") format("woff");
}

@font-face {
	font-family: CMTI10_27t;
	src: url("fonts/CMTI10_27t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg164Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg164" style="-webkit-user-select: none;"><object width="935" height="1210" data="164/164.svg" type="image/svg+xml" id="pdf164" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_164" class="t s1_164">146 </span><span id="t2_164" class="t s2_164">Volume I: RISC-V Unprivileged ISA V20191213 </span>
<span id="t3_164" class="t s3_164">26.4 </span><span id="t4_164" class="t s3_164">Adding aligned 64-bit instruction extensions </span>
<span id="t5_164" class="t s1_164" data-mappings='[[93,"fi"]]'>The simplest approach to provide space for extensions that are too large for the base 32-bit ﬁxed- </span>
<span id="t6_164" class="t s1_164">width instruction format is to add naturally aligned 64-bit instructions. The implementation must </span>
<span id="t7_164" class="t s1_164">still support the 32-bit base instruction format, but can require that 64-bit instructions are aligned </span>
<span id="t8_164" class="t s1_164">on 64-bit boundaries to simplify instruction fetch, with a 32-bit NOP instruction used as alignment </span>
<span id="t9_164" class="t s1_164">padding where necessary. </span>
<span id="ta_164" class="t s1_164">To simplify use of standard tools, the 64-bit instructions should be encoded as described in Fig- </span>
<span id="tb_164" class="t s1_164">ure </span><span id="tc_164" class="t s4_164">1.1</span><span id="td_164" class="t s1_164">. However, an implementation might choose a non-standard instruction-length encoding for </span>
<span id="te_164" class="t s1_164">64-bit instructions, while retaining the standard encoding for 32-bit instructions. For example, if </span>
<span id="tf_164" class="t s1_164">compressed instructions are not required, then a 64-bit instruction could be encoded using one or </span>
<span id="tg_164" class="t s1_164" data-mappings='[[22,"fi"]]'>more zero bits in the ﬁrst two bits of an instruction. </span>
<span id="th_164" class="t s5_164">We anticipate processor generators that produce instruction-fetch units capable of automatically </span>
<span id="ti_164" class="t s5_164">handling any combination of supported variable-length instruction encodings. </span>
<span id="tj_164" class="t s3_164">26.5 </span><span id="tk_164" class="t s3_164">Supporting VLIW encodings </span>
<span id="tl_164" class="t s1_164">Although RISC-V was not designed as a base for a pure VLIW machine, VLIW encodings can be </span>
<span id="tm_164" class="t s1_164">added as extensions using several alternative approaches. In all cases, the base 32-bit encoding has </span>
<span id="tn_164" class="t s1_164">to be supported to allow use of any standard software tools. </span>
<span id="to_164" class="t s6_164">Fixed-size instruction group </span>
<span id="tp_164" class="t s1_164" data-mappings='[[30,"fi"]]'>The simplest approach is to deﬁne a single large naturally aligned instruction format (e.g., 128 bits) </span>
<span id="tq_164" class="t s1_164">within which VLIW operations are encoded. In a conventional VLIW, this approach would tend </span>
<span id="tr_164" class="t s1_164">to waste instruction memory to hold NOPs, but a RISC-V-compatible implementation would have </span>
<span id="ts_164" class="t s1_164" data-mappings='[[49,"fi"]]'>to also support the base 32-bit instructions, conﬁning the VLIW code size expansion to VLIW- </span>
<span id="tt_164" class="t s1_164">accelerated functions. </span>
<span id="tu_164" class="t s6_164">Encoded-Length Groups </span>
<span id="tv_164" class="t s1_164">Another approach is to use the standard length encoding from Figure </span><span id="tw_164" class="t s4_164">1.1 </span><span id="tx_164" class="t s1_164">to encode parallel in- </span>
<span id="ty_164" class="t s1_164">struction groups, allowing NOPs to be compressed out of the VLIW instruction. </span><span id="tz_164" class="t s1_164">For example, </span>
<span id="t10_164" class="t s1_164">a 64-bit instruction could hold two 28-bit operations, while a 96-bit instruction could hold three </span>
<span id="t11_164" class="t s1_164">28-bit operations, and so on. Alternatively, a 48-bit instruction could hold one 42-bit operation, </span>
<span id="t12_164" class="t s1_164">while a 96-bit instruction could hold two 42-bit operations, and so on. </span>
<span id="t13_164" class="t s1_164">This approach has the advantage of retaining the base ISA encoding for instructions holding a </span>
<span id="t14_164" class="t s1_164">single operation, but has the disadvantage of requiring a new 28-bit or 42-bit encoding for operations </span>
<span id="t15_164" class="t s1_164" data-mappings='[[92,"fi"]]'>within the VLIW instructions, and misaligned instruction fetch for larger groups. One simpliﬁcation </span>
<span id="t16_164" class="t s1_164" data-mappings='[[80,"fi"]]'>is to not allow VLIW instructions to straddle certain microarchitecturally signiﬁcant boundaries </span>
<span id="t17_164" class="t s1_164">(e.g., cache lines or virtual memory pages). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
