// Seed: 1356380402
module module_0 (
    input wor id_0,
    input wire id_1,
    output wire id_2,
    input supply0 id_3,
    input wand id_4,
    input tri id_5,
    output tri1 id_6,
    input wand id_7,
    output tri0 id_8,
    input supply1 id_9,
    input supply0 id_10,
    input supply1 id_11,
    input tri0 id_12,
    input tri0 id_13,
    input tri1 id_14,
    input tri0 id_15,
    output tri id_16,
    output tri id_17,
    input supply1 id_18,
    input tri1 id_19,
    input wire id_20,
    input wire id_21,
    output supply1 id_22,
    input tri id_23,
    input tri id_24
);
  logic id_26;
  ;
  assign id_17 = -1;
  wire  id_27;
  logic id_28;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri0  id_1
    , id_10,
    input  tri1  id_2,
    input  tri0  id_3,
    input  wire  id_4,
    input  wire  id_5,
    output wand  id_6,
    output tri1  id_7,
    input  tri   id_8
);
  assign id_7 = 1;
  parameter id_11 = 1'b0;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_6,
      id_8,
      id_8,
      id_1,
      id_7,
      id_5,
      id_7,
      id_5,
      id_2,
      id_8,
      id_5,
      id_2,
      id_3,
      id_8,
      id_6,
      id_6,
      id_3,
      id_2,
      id_0,
      id_8,
      id_7,
      id_2,
      id_5
  );
endmodule
