v 20070216 1
C 40000 40000 0 0 0 title-B.sym
T 50000 40700 9 10 1 0 0 0 3
Pulse Programmer
BNC Face Board
Input Buffers Subsheet
T 50000 40400 9 10 1 0 0 0 1
face-bnc-buffers3.sch
T 50000 40100 9 10 1 0 0 0 1
4
T 51500 40100 9 10 1 0 0 0 1
6
T 53000 40700 9 10 1 0 0 0 1
http://local-box.org
T 54000 40400 9 10 1 0 0 0 1
0
T 54000 40100 9 10 1 0 0 0 1
Paul T. Pham
C 43700 45500 1 0 0 74abt125csc.sym
{
T 43900 49100 5 10 1 1 0 6 1
refdes=U1
T 44100 50500 5 10 0 0 0 0 1
device=74ABT125CSC
T 44100 50700 5 10 0 0 0 0 1
footprint=TSSOP-14
T 44100 45400 5 10 1 1 0 0 1
value=74ABT125CSC
}
C 43600 45300 1 0 0 gnd-1.sym
{
T 43900 45200 5 10 1 1 180 0 1
netname=GND
}
C 44900 49100 1 0 1 cap-small.sym
{
T 44700 48880 5 10 1 1 0 0 1
refdes=C4
T 44500 49580 5 10 0 0 180 2 1
device=Cap Small
T 45100 49100 5 10 1 1 0 6 1
value=0.1u
T 44900 49100 5 10 0 0 180 2 1
footprint=0402
}
C 45200 49000 1 0 0 gnd-1.sym
{
T 45500 48900 5 10 1 1 180 0 1
netname=GND
}
N 44600 49300 45300 49300 4
N 44300 49300 44300 48900 4
N 44600 48900 44600 49300 4
N 44300 49300 43900 49300 4
{
T 44300 49300 5 10 0 0 0 0 1
netname=+5V
}
C 44000 49400 1 90 1 vcc-small.sym
{
T 43460 49400 5 10 0 0 270 2 1
device=VCC Small
T 43200 49300 5 10 1 1 180 6 1
netname=+5V
}
N 43800 47600 43700 47600 4
N 43700 47600 43700 45600 4
N 43800 45800 43700 45800 4
N 43800 46400 43700 46400 4
N 43800 47000 43700 47000 4
N 41300 47800 42100 47800 4
N 41300 46000 42100 46000 4
N 45100 47900 45200 47900 4
N 45100 47300 45200 47300 4
N 45100 46700 45200 46700 4
N 45100 46100 45200 46100 4
C 40500 49600 1 0 0 input-1.sym
{
T 40500 49900 5 10 0 0 0 0 1
device=INPUT
T 40500 49400 5 10 1 1 0 0 1
refdes=IN0
}
C 45200 47800 1 0 0 output-1.sym
{
T 45300 48100 5 10 0 0 0 0 1
device=OUTPUT
T 45400 47600 5 10 1 1 0 0 1
refdes=TI0
}
C 45200 47200 1 0 0 output-1.sym
{
T 45300 47500 5 10 0 0 0 0 1
device=OUTPUT
T 45400 47000 5 10 1 1 0 0 1
refdes=TI1
}
C 45200 46600 1 0 0 output-1.sym
{
T 45300 46900 5 10 0 0 0 0 1
device=OUTPUT
T 45400 46400 5 10 1 1 0 0 1
refdes=TI2
}
C 45200 46000 1 0 0 output-1.sym
{
T 45300 46300 5 10 0 0 0 0 1
device=OUTPUT
T 45400 45800 5 10 1 1 0 0 1
refdes=TI3
}
C 40500 47700 1 0 0 input-1.sym
{
T 40500 48000 5 10 0 0 0 0 1
device=INPUT
T 40500 47500 5 10 1 1 0 0 1
refdes=IN1
}
C 40500 45900 1 0 0 input-1.sym
{
T 40500 46200 5 10 0 0 0 0 1
device=INPUT
T 40500 45700 5 10 1 1 0 0 1
refdes=IN2
}
C 40500 44200 1 0 0 input-1.sym
{
T 40500 44500 5 10 0 0 0 0 1
device=INPUT
T 40500 44000 5 10 1 1 0 0 1
refdes=IN3
}
C 46500 40700 1 0 0 input-1.sym
{
T 46500 41000 5 10 0 0 0 0 1
device=INPUT
T 46000 40700 5 10 1 1 0 0 1
refdes=GND
}
C 46500 41100 1 0 0 input-1.sym
{
T 46500 41400 5 10 0 0 0 0 1
device=INPUT
T 45900 41100 5 10 1 1 0 0 1
refdes=+5V
}
C 47400 40500 1 0 0 gnd-1.sym
{
T 47600 40500 5 10 1 1 0 0 1
netname=GND
}
N 47300 41200 48400 41200 4
{
T 47900 41000 5 10 1 1 0 0 1
netname=+5V
}
N 47300 40800 47500 40800 4
C 41600 48800 1 90 0 resistor-1.sym
{
T 41200 49100 5 10 0 0 90 0 1
device=RESISTOR
T 41300 48900 5 10 1 1 270 0 1
refdes=R1
T 41600 48800 5 10 0 0 0 0 1
footprint=0402
T 41800 48900 5 10 1 1 90 0 1
value=49.9
}
C 41400 48400 1 0 0 gnd-1.sym
{
T 41700 48300 5 10 1 1 180 0 1
netname=GND
}
N 41500 48700 41500 48800 4
C 41600 46900 1 90 0 resistor-1.sym
{
T 41200 47200 5 10 0 0 90 0 1
device=RESISTOR
T 41300 47000 5 10 1 1 270 0 1
refdes=R2
T 41600 46900 5 10 0 0 0 0 1
footprint=0402
T 41800 47000 5 10 1 1 90 0 1
value=49.9
}
C 41400 46500 1 0 0 gnd-1.sym
{
T 41700 46400 5 10 1 1 180 0 1
netname=GND
}
N 41500 46800 41500 46900 4
C 41600 45100 1 90 0 resistor-1.sym
{
T 41200 45400 5 10 0 0 90 0 1
device=RESISTOR
T 41300 45200 5 10 1 1 270 0 1
refdes=R3
T 41600 45100 5 10 0 0 0 0 1
footprint=0402
T 41800 45200 5 10 1 1 90 0 1
value=49.9
}
C 41400 44700 1 0 0 gnd-1.sym
{
T 41700 44600 5 10 1 1 180 0 1
netname=GND
}
N 41500 45000 41500 45100 4
C 41600 43400 1 90 0 resistor-1.sym
{
T 41200 43700 5 10 0 0 90 0 1
device=RESISTOR
T 41300 43500 5 10 1 1 270 0 1
refdes=R4
T 41600 43400 5 10 0 0 0 0 1
footprint=0402
T 41800 43500 5 10 1 1 90 0 1
value=49.9
}
C 41400 43000 1 0 0 gnd-1.sym
{
T 41700 42900 5 10 1 1 180 0 1
netname=GND
}
N 41500 43300 41500 43400 4
N 41300 49700 43000 49700 4
N 43000 49700 43000 47900 4
N 43000 47900 43800 47900 4
N 42100 47800 42100 47300 4
N 42100 47300 43800 47300 4
N 42100 46000 42100 46700 4
N 42100 46700 43800 46700 4
N 41300 44300 43000 44300 4
N 43000 44300 43000 46100 4
N 43000 46100 43800 46100 4
C 49500 45600 1 0 0 74abt125csc.sym
{
T 49700 49200 5 10 1 1 0 6 1
refdes=U2
T 49900 50600 5 10 0 0 0 0 1
device=74ABT125CSC
T 49900 50800 5 10 0 0 0 0 1
footprint=TSSOP-14
T 49900 45500 5 10 1 1 0 0 1
value=74ABT125CSC
}
C 49400 45400 1 0 0 gnd-1.sym
{
T 49700 45300 5 10 1 1 180 0 1
netname=GND
}
C 50700 49200 1 0 1 cap-small.sym
{
T 50500 48980 5 10 1 1 0 0 1
refdes=C5
T 50300 49680 5 10 0 0 180 2 1
device=Cap Small
T 50900 49200 5 10 1 1 0 6 1
value=0.1u
T 50700 49200 5 10 0 0 180 2 1
footprint=0402
}
C 51000 49100 1 0 0 gnd-1.sym
{
T 51300 49000 5 10 1 1 180 0 1
netname=GND
}
N 50400 49400 51100 49400 4
N 50100 49400 50100 49000 4
N 50400 49000 50400 49400 4
N 50100 49400 49700 49400 4
{
T 50100 49400 5 10 0 0 0 0 1
netname=+5V
}
C 49800 49500 1 90 1 vcc-small.sym
{
T 49260 49500 5 10 0 0 270 2 1
device=VCC Small
T 49000 49400 5 10 1 1 180 6 1
netname=+5V
}
N 49600 47700 49500 47700 4
N 49500 47700 49500 45700 4
N 49600 45900 49500 45900 4
N 49600 46500 49500 46500 4
N 49600 47100 49500 47100 4
N 47100 47900 47900 47900 4
N 47100 46100 47900 46100 4
N 50900 48000 51000 48000 4
N 50900 47400 51000 47400 4
N 50900 46800 51000 46800 4
N 50900 46200 51000 46200 4
C 46300 49700 1 0 0 input-1.sym
{
T 46300 50000 5 10 0 0 0 0 1
device=INPUT
T 46300 49500 5 10 1 1 0 0 1
refdes=IN4
}
C 51000 47900 1 0 0 output-1.sym
{
T 51100 48200 5 10 0 0 0 0 1
device=OUTPUT
T 51200 47700 5 10 1 1 0 0 1
refdes=TI4
}
C 51000 47300 1 0 0 output-1.sym
{
T 51100 47600 5 10 0 0 0 0 1
device=OUTPUT
T 51200 47100 5 10 1 1 0 0 1
refdes=TI5
}
C 51000 46700 1 0 0 output-1.sym
{
T 51100 47000 5 10 0 0 0 0 1
device=OUTPUT
T 51200 46500 5 10 1 1 0 0 1
refdes=TI6
}
C 51000 46100 1 0 0 output-1.sym
{
T 51100 46400 5 10 0 0 0 0 1
device=OUTPUT
T 51200 45900 5 10 1 1 0 0 1
refdes=TI7
}
C 46300 47800 1 0 0 input-1.sym
{
T 46300 48100 5 10 0 0 0 0 1
device=INPUT
T 46300 47600 5 10 1 1 0 0 1
refdes=IN5
}
C 46300 46000 1 0 0 input-1.sym
{
T 46300 46300 5 10 0 0 0 0 1
device=INPUT
T 46300 45800 5 10 1 1 0 0 1
refdes=IN6
}
C 46300 44300 1 0 0 input-1.sym
{
T 46300 44600 5 10 0 0 0 0 1
device=INPUT
T 46300 44100 5 10 1 1 0 0 1
refdes=IN7
}
C 47400 48900 1 90 0 resistor-1.sym
{
T 47000 49200 5 10 0 0 90 0 1
device=RESISTOR
T 47100 49000 5 10 1 1 270 0 1
refdes=R5
T 47400 48900 5 10 0 0 0 0 1
footprint=0402
T 47600 49000 5 10 1 1 90 0 1
value=49.9
}
C 47200 48500 1 0 0 gnd-1.sym
{
T 47500 48400 5 10 1 1 180 0 1
netname=GND
}
N 47300 48800 47300 48900 4
C 47400 47000 1 90 0 resistor-1.sym
{
T 47000 47300 5 10 0 0 90 0 1
device=RESISTOR
T 47100 47100 5 10 1 1 270 0 1
refdes=R6
T 47400 47000 5 10 0 0 0 0 1
footprint=0402
T 47600 47100 5 10 1 1 90 0 1
value=49.9
}
C 47200 46600 1 0 0 gnd-1.sym
{
T 47500 46500 5 10 1 1 180 0 1
netname=GND
}
N 47300 46900 47300 47000 4
C 47400 45200 1 90 0 resistor-1.sym
{
T 47000 45500 5 10 0 0 90 0 1
device=RESISTOR
T 47100 45300 5 10 1 1 270 0 1
refdes=R7
T 47400 45200 5 10 0 0 0 0 1
footprint=0402
T 47600 45300 5 10 1 1 90 0 1
value=49.9
}
C 47200 44800 1 0 0 gnd-1.sym
{
T 47500 44700 5 10 1 1 180 0 1
netname=GND
}
N 47300 45100 47300 45200 4
C 47400 43500 1 90 0 resistor-1.sym
{
T 47000 43800 5 10 0 0 90 0 1
device=RESISTOR
T 47100 43600 5 10 1 1 270 0 1
refdes=R8
T 47400 43500 5 10 0 0 0 0 1
footprint=0402
T 47600 43600 5 10 1 1 90 0 1
value=49.9
}
C 47200 43100 1 0 0 gnd-1.sym
{
T 47500 43000 5 10 1 1 180 0 1
netname=GND
}
N 47300 43400 47300 43500 4
N 47100 49800 48800 49800 4
N 48800 49800 48800 48000 4
N 48800 48000 49600 48000 4
N 47900 47900 47900 47400 4
N 47900 47400 49600 47400 4
N 47900 46100 47900 46800 4
N 47900 46800 49600 46800 4
N 47100 44400 48800 44400 4
N 48800 44400 48800 46200 4
N 48800 46200 49600 46200 4
