<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 3.2 Final//EN" "http://www.w3.org/MarkUp/Wilbur/HTML32.dtd">
<html>
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=ISO-8859-1">
    <meta name="GENERATOR" content="Quadralay WebWorks Publisher Professional Edition 7.0.2.1206">
    <meta name="TEMPLATEBASE" content="fpga_ug">
    <meta name="LASTUPDATED" content="09/20/07 08:32:03">
    <title>SYNCore</title>
  </head>

  <body>
  
<center><font face="Arial, Helvetica, sans-serif" size="2"></center>

<a name="wp792415"> </a><h1><div align="center"><font color="Black" face="Arial, Helvetica, sans-serif" size="6">
SYNCore
</font></div></h1>


<a name="wp792416"> </a><p><font face="Arial, Helvetica, sans-serif" size="3">
SYNCore is the Synplify IP Core Wizard. This tool simplifies the building of HDL models for IP blocks. The Verilog models it generates can be synthesized and simulated.
</font></p>

<a name="wp792069"> </a><p><font face="Arial, Helvetica, sans-serif" size="3">
To get started, double-click the kind of model you want to create. This starts the wizard, which takes you through what you need to do to generate the model you want.
</font></p>

<a name="wp792073"> </a><p><font face="Arial, Helvetica, sans-serif" size="3">
For detailed information about the models, use the following:
</font></p>
<ul>

<a name="wp792075"> </a><li><font face="Arial, Helvetica, sans-serif" size="3">Use Info buttons in the respective core wizard</font></li>

<a name="wp792077"> </a><li><font face="Arial, Helvetica, sans-serif" size="3">Synopsys online help for the synthesis tool</font></li>
</ul>

<a name="wp792065"> </a><p><font face="Arial, Helvetica, sans-serif" size="3">
For other questions and issues, please contact support at www.solvnet.com .
</font></p>

<a name="wp787639"> </a><p><font face="Arial, Helvetica, sans-serif" size="3">

</font></p>
    
    <hr>

  </body>
</html>
