{"vcs1":{"timestamp_begin":1731486796.308827845, "rt":1.74, "ut":0.52, "st":0.22}}
{"vcselab":{"timestamp_begin":1731486798.106551809, "rt":1.14, "ut":0.20, "st":0.10}}
{"link":{"timestamp_begin":1731486799.305326169, "rt":0.28, "ut":0.11, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731486795.779579159}
{"VCS_COMP_START_TIME": 1731486795.779579159}
{"VCS_COMP_END_TIME": 1731486801.929951548}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 332828}}
{"stitch_vcselab": {"peak_mem": 231548}}
