INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Peter/Desktop/programming/Blogging/DigitalBlog/GateTutorial/Xilinx/Gates/Gates.srcs/sources_1/new/Gates.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gates
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Peter/Desktop/programming/Blogging/DigitalBlog/GateTutorial/Xilinx/Gates/Gates.srcs/sim_1/new/Gates_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gates_tb
