// Seed: 392943537
module module_0 ();
  logic [7:0] id_1 = id_1[{1, 1, 1} : 1];
  assign #id_2 id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  initial @(posedge id_2 or negedge 1, posedge 1) @(id_3 or 1) id_1 = id_2;
  module_0();
  assign id_1 = (id_2);
  assign id_4[1 : 1'b0] = id_2;
endmodule
