# mips-rtl
 The RTL design is for a 5-stage MIPS processor
