do task4.do
# ** Warning: (vlib-34) Library already exists at "work".
# ** Error: gcd_struct.vhd(15): Index constraint cannot be applied to non-array type ieee.std_logic_1164.STD_LOGIC.
# ** Error: gcd_struct.vhd(16): VHDL Compiler exiting
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./task4.do line 33
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -quiet gcd_struct.vhd"
do task4.do
# ** Warning: (vlib-34) Library already exists at "work".
# ** Error: gcd_struct.vhd(15): Index constraint cannot be applied to non-array type ieee.std_logic_1164.STD_LOGIC.
# ** Error: gcd_struct.vhd(16): VHDL Compiler exiting
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./task4.do line 33
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -quiet gcd_struct.vhd"
do task4.do
# ** Warning: (vlib-34) Library already exists at "work".
# ** Error: gcd_struct.vhd(30): (vcom-1136) Unknown identifier "state".
# ** Error: gcd_struct.vhd(30): Expression is not a signal.
# ** Error: gcd_struct.vhd(30): (vcom-1136) Unknown identifier "req".
# ** Error: gcd_struct.vhd(30): Expression is not a signal.
# ** Error: gcd_struct.vhd(30): (vcom-1136) Unknown identifier "n".
# ** Error: gcd_struct.vhd(30): Expression is not a signal.
# ** Error: gcd_struct.vhd(30): (vcom-1136) Unknown identifier "z".
# ** Error: gcd_struct.vhd(30): Expression is not a signal.
# ** Error: gcd_struct.vhd(58): VHDL Compiler exiting
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./task4.do line 33
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -quiet gcd_struct.vhd"
ls
# comp.vhd
# gcd_struct.vhd
# task4.do
# transcript
# work
do task4.do
# ** Warning: (vlib-34) Library already exists at "work".
# vsim -do "sim.do" -novopt testbench 
# Start time: 12:28:46 on Oct 08,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(behaviour)
# ** Warning: (vsim-8683) Uninitialized out port /testbench/GCD_module/u2/ack has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/GCD_module/u2/C(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# sim.do
# invalid command name "sim.do"
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:47:37 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# ** Error: gcd_struct.vhd(134): (vcom-1294) Declaration with designator "C" already exists in this region.
# ** =====> Prior declaration of "C" is at gcd_struct.vhd(85).
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): gcd_struct.vhd(139): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: gcd_struct.vhd(140): near "=>": (vcom-1576) expecting '['.
# ** Error: gcd_struct.vhd(198): VHDL Compiler exiting
# End time: 12:47:37 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./resrun.do line 2
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom gcd_struct.vhd"
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:47:57 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# ** Error: gcd_struct.vhd(134): (vcom-1294) Declaration with designator "C" already exists in this region.
# ** =====> Prior declaration of "C" is at gcd_struct.vhd(85).
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): gcd_struct.vhd(139): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: gcd_struct.vhd(140): near "=>": (vcom-1576) expecting '['.
# ** Error: gcd_struct.vhd(198): VHDL Compiler exiting
# End time: 12:47:57 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./resrun.do line 2
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom gcd_struct.vhd"
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 12:49:10 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): gcd_struct.vhd(139): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: gcd_struct.vhd(140): near "=>": (vcom-1576) expecting '['.
# ** Error: gcd_struct.vhd(198): VHDL Compiler exiting
# End time: 12:49:10 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./resrun.do line 2
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom gcd_struct.vhd"
do task4.do
# ** Warning: (vlib-34) Library already exists at "work".
# ** Error: gcd_struct.vhd(140): near "=>": (vcom-1576) expecting '['.
# ** Error: gcd_struct.vhd(198): VHDL Compiler exiting
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./task4.do line 34
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -quiet gcd_struct.vhd"
do task4.do
# ** Warning: (vlib-34) Library already exists at "work".
# ** Error: gcd_struct.vhd(142): Signal "Y" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: gcd_struct.vhd(145): Signal "C_intl" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: gcd_struct.vhd(198): VHDL Compiler exiting
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./task4.do line 34
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -quiet gcd_struct.vhd"
do task4.do
# ** Warning: (vlib-34) Library already exists at "work".
# End time: 12:51:33 on Oct 08,2017, Elapsed time: 0:22:47
# Errors: 32, Warnings: 2
# vsim -do "sim.do" -novopt testbench 
# Start time: 12:51:33 on Oct 08,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(behaviour)
# Loading work.mux(behaviour)
# ** Warning: (vsim-8683) Uninitialized out port /testbench/GCD_module/u2/ack has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/GCD_module/u2/C(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# sim.do
# invalid command name "sim.do"
do task4.do
# ** Warning: (vlib-34) Library already exists at "work".
# ** Error: gcd_struct.vhd(130): Signal "alu_FN" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: gcd_struct.vhd(133): Signal "alu_N" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: gcd_struct.vhd(150): VHDL Compiler exiting
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./task4.do line 34
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -quiet gcd_struct.vhd"
do task4.do
# ** Warning: (vlib-34) Library already exists at "work".
# End time: 14:02:11 on Oct 08,2017, Elapsed time: 1:10:38
# Errors: 7, Warnings: 2
# vsim -do "sim.do" -novopt testbench 
# Start time: 14:02:11 on Oct 08,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(behaviour)
# Loading work.mux(behaviour)
# Loading work.reg(behaviour)
# ** Fatal: (vsim-3348) Port length (8) does not match actual length (16) for port "/testbench/GCD_module/u2/inst_regA/data_in".
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_regA File: comp.vhd Line: 77
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./task4.do PAUSED at line 45
sim.do
# invalid command name "sim.do"
do task4.do
# ** Warning: (vlib-34) Library already exists at "work".
# vsim -do "sim.do" -novopt testbench 
# Start time: 14:02:11 on Oct 08,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(behaviour)
# Loading work.mux(behaviour)
# Loading work.reg(behaviour)
# ** Fatal: (vsim-3348) Port length (8) does not match actual length (16) for port "/testbench/GCD_module/u2/inst_regA/data_in".
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_regA File: comp.vhd Line: 77
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./task4.do PAUSED at line 45
do task4.do
# ** Warning: (vlib-34) Library already exists at "work".
# vsim -do "sim.do" -novopt testbench 
# Start time: 14:02:11 on Oct 08,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(behaviour)
# Loading work.mux(behaviour)
# Loading work.reg(behaviour)
# Loading work.alu(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: (vsim-8683) Uninitialized out port /testbench/GCD_module/u2/inst_fsm/ABorALU has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/GCD_module/u2/inst_fsm/LDA has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/GCD_module/u2/inst_fsm/LDB has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/GCD_module/u2/inst_fsm/alu_Z has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/GCD_module/u2/inst_fsm/alu_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/GCD_module/u2/inst_fsm/alu_FN(1 downto 0) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/GCD_module/u2/ack has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/GCD_module/u2/C(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# sim.do
# invalid command name "sim.do"
do task4.do
# ** Warning: (vlib-34) Library already exists at "work".
# End time: 14:25:03 on Oct 08,2017, Elapsed time: 0:22:52
# Errors: 3, Warnings: 8
# vsim -do "sim.do" -novopt testbench 
# Start time: 14:25:03 on Oct 08,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(behaviour)
# Loading work.mux(behaviour)
# Loading work.reg(behaviour)
# Loading work.alu(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: (vsim-8683) Uninitialized out port /testbench/GCD_module/u2/inst_fsm/ABorALU has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/GCD_module/u2/inst_fsm/LDA has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/GCD_module/u2/inst_fsm/LDB has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/GCD_module/u2/inst_fsm/alu_Z has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/GCD_module/u2/inst_fsm/alu_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/GCD_module/u2/inst_fsm/alu_FN(1 downto 0) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/GCD_module/u2/ack has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/GCD_module/u2/C(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# sim.do
# invalid command name "sim.do"
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:25:09 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 14:25:10 on Oct 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:25:31 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 14:25:31 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: (vsim-8683) Uninitialized out port /testbench/GCD_module/u2/inst_fsm/ABorALU has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/GCD_module/u2/inst_fsm/LDA has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/GCD_module/u2/inst_fsm/LDB has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/GCD_module/u2/inst_fsm/alu_Z has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/GCD_module/u2/inst_fsm/alu_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/GCD_module/u2/inst_fsm/alu_FN(1 downto 0) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/GCD_module/u2/ack has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/GCD_module/u2/C(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 130 ns  Iteration: 2  Instance: /testbench/environment
# ** Failure: Wrong result!
#    Time: 130 ns  Iteration: 2  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 109
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:14:12 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# ** Error: gcd_struct.vhd(37): Cannot read output "alu_Z".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: gcd_struct.vhd(37): Cannot read output "alu_N".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: gcd_struct.vhd(75): Cannot read output "alu_Z".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: gcd_struct.vhd(81): Cannot read output "alu_N".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: gcd_struct.vhd(119): VHDL Compiler exiting
# End time: 15:14:12 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./resrun.do line 2
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom gcd_struct.vhd"
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:15:00 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 15:15:00 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 120 ns  Iteration: 4  Instance: /testbench/GCD_module/u2/inst_alu
add wave -position insertpoint sim:/testbench/GCD_module/u2/inst_mux/*
add wave -position insertpoint sim:/testbench/GCD_module/u2/inst_mux/*
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:26:32 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 16:26:32 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 120 ns  Iteration: 4  Instance: /testbench/GCD_module/u2/inst_alu
do task4.do
# ** Warning: (vlib-34) Library already exists at "work".
# End time: 16:39:02 on Oct 08,2017, Elapsed time: 2:13:59
# Errors: 9, Warnings: 22
# vsim -do "sim.do" -novopt testbench 
# Start time: 16:39:02 on Oct 08,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(behaviour)
# Loading work.mux(behaviour)
# Loading work.reg(behaviour)
# Loading work.alu(behaviour)
# Loading work.fsm(behaviour)
# sim.do
# invalid command name "sim.do"
do task4.do
# ** Warning: (vlib-34) Library already exists at "work".
# End time: 16:39:52 on Oct 08,2017, Elapsed time: 0:00:50
# Errors: 1, Warnings: 0
# vsim -do "sim.do" -novopt testbench 
# Start time: 16:39:52 on Oct 08,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench(structure)
# Loading work.env(behaviour)
# Loading work.gcd_sys(fsmd_io)
# Loading work.debounce(sim_behav)
# Loading work.gcd(behaviour)
# Loading work.mux(behaviour)
# Loading work.reg(behaviour)
# Loading work.alu(behaviour)
# Loading work.fsm(behaviour)
# do sim.do
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 120 ns  Iteration: 4  Instance: /testbench/GCD_module/u2/inst_alu
add wave -position end  sim:/testbench/GCD_module/u2/inst_fsm/state
add wave -position end  sim:/testbench/GCD_module/u2/inst_fsm/next_state
add wave -position end  sim:/testbench/GCD_module/u2/inst_fsm/req
add wave -position end  sim:/testbench/GCD_module/u2/inst_fsm/ack
add wave -position end  sim:/testbench/GCD_module/u2/inst_fsm/ABorALU
add wave -position end  sim:/testbench/GCD_module/u2/inst_fsm/LDA
add wave -position end  sim:/testbench/GCD_module/u2/inst_fsm/LDB
add wave -position end  sim:/testbench/GCD_module/u2/inst_fsm/alu_Z
add wave -position end  sim:/testbench/GCD_module/u2/inst_fsm/alu_N
add wave -position end  sim:/testbench/GCD_module/u2/inst_fsm/alu_FN
add wave -position end  sim:/testbench/GCD_module/u2/inst_fsm/state
add wave -position end  sim:/testbench/GCD_module/u2/inst_fsm/next_state
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/thor/digital_design2017/lab1/task4/wave.do
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:41:51 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 16:41:51 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 120 ns  Iteration: 4  Instance: /testbench/GCD_module/u2/inst_alu
add wave -position end  sim:/testbench/GCD_module/u2/inst_regB/N
add wave -position end  sim:/testbench/GCD_module/u2/inst_regB/clk
add wave -position end  sim:/testbench/GCD_module/u2/inst_regB/en
add wave -position end  sim:/testbench/GCD_module/u2/inst_regB/data_in
add wave -position end  sim:/testbench/GCD_module/u2/inst_regB/data_out
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/thor/digital_design2017/lab1/task4/wave.do
add wave -position 17  sim:/testbench/GCD_module/u2/inst_regA/clk
add wave -position 18  sim:/testbench/GCD_module/u2/inst_regA/en
add wave -position 19  sim:/testbench/GCD_module/u2/inst_regA/data_in
add wave -position 20  sim:/testbench/GCD_module/u2/inst_regA/data_out
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/thor/digital_design2017/lab1/task4/wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/thor/digital_design2017/lab1/task4/wave.do
add wave -position end  sim:/testbench/GCD_module/u2/inst_mux/data_in1
add wave -position end  sim:/testbench/GCD_module/u2/inst_mux/data_in2
add wave -position end  sim:/testbench/GCD_module/u2/inst_mux/s
add wave -position end  sim:/testbench/GCD_module/u2/inst_mux/data_out
add wave -position end  sim:/testbench/GCD_module/u2/inst_alu/A
add wave -position end  sim:/testbench/GCD_module/u2/inst_alu/B
add wave -position end  sim:/testbench/GCD_module/u2/inst_alu/fn
add wave -position end  sim:/testbench/GCD_module/u2/inst_alu/C
add wave -position end  sim:/testbench/GCD_module/u2/inst_alu/Z
add wave -position end  sim:/testbench/GCD_module/u2/inst_alu/N
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/thor/digital_design2017/lab1/task4/wave.do
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 16:48:36 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 16:48:36 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 120 ns  Iteration: 4  Instance: /testbench/GCD_module/u2/inst_alu
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:14:43 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 17:14:43 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 130 ns  Iteration: 5  Instance: /testbench/GCD_module/u2/inst_alu
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/thor/digital_design2017/lab1/task4/wave.do
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:17:04 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 17:17:04 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Failure: Wrong result!
#    Time: 180 ns  Iteration: 2  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 109
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:17:24 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 17:17:24 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Failure: Wrong result!
#    Time: 180 ns  Iteration: 2  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 109
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:17:32 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 17:17:33 on Oct 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Failure: Wrong result!
#    Time: 180 ns  Iteration: 2  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 109
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:17:46 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 17:17:46 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 130 ns  Iteration: 5  Instance: /testbench/GCD_module/u2/inst_alu
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:18:33 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 17:18:33 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 17:18:42 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 17:18:42 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 130 ns  Iteration: 5  Instance: /testbench/GCD_module/u2/inst_alu
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/thor/digital_design2017/lab1/task4/wave.do
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:18:21 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 18:18:21 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 120 ns  Iteration: 4  Instance: /testbench/GCD_module/u2/inst_alu
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:19:48 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 18:19:48 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 120 ns  Iteration: 4  Instance: /testbench/GCD_module/u2/inst_alu
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:20:32 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 18:20:32 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 140 ns.
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:22:22 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# ** Error: gcd_struct.vhd(37): near ")": (vcom-1576) expecting STRING or IDENTIFIER or ALL or <<.
# ** Error: gcd_struct.vhd(46): Illegal concurrent statement.
# ** Error: gcd_struct.vhd(49): Illegal concurrent statement.
# ** Error: gcd_struct.vhd(61): Illegal concurrent statement.
# ** Error: gcd_struct.vhd(78): Illegal concurrent statement.
# ** Error: gcd_struct.vhd(102): Illegal concurrent statement.
# ** Error: gcd_struct.vhd(105): near "process": (vcom-1576) expecting ';'.
# End time: 18:22:22 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./resrun.do line 2
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom gcd_struct.vhd"
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:22:35 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 18:22:36 on Oct 08,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:25:49 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 18:25:49 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 140 ns.
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:26:19 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 18:26:19 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:27:12 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 18:27:12 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 150 ns.
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:27:22 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 18:27:22 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 150 ns.
run -all
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 150 ns.
run -all
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 150 ns.
restart
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:29:09 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 18:29:09 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 150 ns.
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:30:59 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 18:30:59 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# Break in Process CL at gcd_struct.vhd line 96
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:31:13 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 18:31:13 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:32:07 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 18:32:07 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 150 ns.
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:32:41 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 18:32:41 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:33:11 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 18:33:11 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:34:11 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 18:34:11 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 150 ns.
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:35:00 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 18:35:00 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 18:36:14 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 18:36:14 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 150 ns.
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:17:33 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 19:17:33 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 150 ns.
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:18:20 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 19:18:20 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# Break in Process CL at gcd_struct.vhd line 86
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
restart
step -over
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:20:50 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 19:20:50 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:24:41 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 19:24:41 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Failure: Wrong result!
#    Time: 150 ns  Iteration: 2  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 109
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:24:56 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 19:24:56 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Failure: Wrong result!
#    Time: 150 ns  Iteration: 2  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 109
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:25:00 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 19:25:00 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Failure: Wrong result!
#    Time: 150 ns  Iteration: 2  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 109
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:25:15 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 19:25:15 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:25:47 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 19:25:47 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 150 ns.
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:27:03 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# ** Error: gcd_struct.vhd(70): Cannot read output "ABorALU".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: gcd_struct.vhd(126): VHDL Compiler exiting
# End time: 19:27:03 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./resrun.do line 2
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom gcd_struct.vhd"
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:27:42 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 19:27:42 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Failure: Wrong result!
#    Time: 150 ns  Iteration: 2  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 109
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:27:57 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 19:27:57 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:30:47 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 19:30:47 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:31:10 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 19:31:10 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Failure: Wrong result!
#    Time: 190 ns  Iteration: 2  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 109
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:34:36 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 19:34:36 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Failure: Wrong result!
#    Time: 190 ns  Iteration: 2  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 109
run
# ** Failure: Wrong result!
#    Time: 190 ns  Iteration: 5  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 109
run
run
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:36:28 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 19:36:28 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Failure: Wrong result!
#    Time: 190 ns  Iteration: 2  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 109
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:41:00 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 19:41:00 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 150 ns.
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:44:03 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# ** Error: gcd_struct.vhd(37): near ")": (vcom-1576) expecting STRING or IDENTIFIER or ALL or <<.
# ** Error: gcd_struct.vhd(46): Illegal concurrent statement.
# ** Error: gcd_struct.vhd(49): Illegal concurrent statement.
# ** Error: gcd_struct.vhd(60): Illegal concurrent statement.
# ** Error: gcd_struct.vhd(80): Illegal concurrent statement.
# ** Error: gcd_struct.vhd(107): Illegal concurrent statement.
# ** Error: gcd_struct.vhd(110): near "process": (vcom-1576) expecting ';'.
# End time: 19:44:03 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./resrun.do line 2
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom gcd_struct.vhd"
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:44:09 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 19:44:09 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:47:50 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 19:47:50 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 150 ns.
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:48:57 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 19:48:57 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 150 ns.
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:49:29 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 19:49:29 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Failure: Wrong result!
#    Time: 190 ns  Iteration: 2  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 109
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:50:35 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 19:50:35 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Failure: Wrong result!
#    Time: 250 ns  Iteration: 2  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 109
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:52:13 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 19:52:13 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Failure: Wrong result!
#    Time: 230 ns  Iteration: 2  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 109
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:52:22 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 19:52:22 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Failure: Wrong result!
#    Time: 230 ns  Iteration: 2  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 109
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:58:08 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 19:58:08 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 150 ns.
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 19:59:44 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 19:59:44 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:00:30 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# ** Error: gcd_struct.vhd(86): Cannot read output "LDB".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: gcd_struct.vhd(131): VHDL Compiler exiting
# End time: 20:00:30 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./resrun.do line 2
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom gcd_struct.vhd"
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:04:34 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 20:04:34 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:09:06 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 20:09:06 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 150 ns.
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:15:29 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# ** Error: gcd_struct.vhd(24): near "SAVE_B": (vcom-1576) expecting ',' or ')'.
# ** Error: gcd_struct.vhd(26): (vcom-1136) Unknown identifier "state_type".
# ** Error: gcd_struct.vhd(26): VHDL Compiler exiting
# End time: 20:15:29 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./resrun.do line 2
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom gcd_struct.vhd"
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:15:48 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 20:15:48 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 160 ns.
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:16:01 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 20:16:01 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Failure: Wrong result!
#    Time: 210 ns  Iteration: 2  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 109
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:17:40 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# ** Error: gcd_struct.vhd(75): (vcom-1136) Unknown identifier "CALC".
# ** Error: gcd_struct.vhd(111): (vcom-1136) Unknown identifier "CALC".
# ** Error: gcd_struct.vhd(117): (vcom-1136) Unknown identifier "CALC".
# ** Error: gcd_struct.vhd(141): VHDL Compiler exiting
# End time: 20:17:41 on Oct 08,2017, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./resrun.do line 2
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom gcd_struct.vhd"
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:17:59 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# ** Error: gcd_struct.vhd(75): (vcom-1136) Unknown identifier "CALC".
# ** Error: gcd_struct.vhd(141): VHDL Compiler exiting
# End time: 20:17:59 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./resrun.do line 2
# /home/thor/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom gcd_struct.vhd"
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:18:15 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 20:18:15 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:19:25 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 20:19:25 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:20:23 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 20:20:23 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:22:59 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 20:22:59 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Failure: Wrong result!
#    Time: 230 ns  Iteration: 2  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 109
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/thor/digital_design2017/lab1/task4/wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/thor/digital_design2017/lab1/task4/wave.do
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:29:12 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 20:29:12 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Failure: Wrong result!
#    Time: 250 ns  Iteration: 2  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 109
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:30:24 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 20:30:24 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Failure: Wrong result!
#    Time: 250 ns  Iteration: 2  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 109
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:33:32 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 20:33:32 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Failure: Wrong result!
#    Time: 230 ns  Iteration: 2  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 109
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:37:55 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 20:37:55 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Failure: Wrong result!
#    Time: 240 ns  Iteration: 2  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 109
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:38:25 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 20:38:25 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Failure: Wrong result!
#    Time: 240 ns  Iteration: 2  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 109
add wave -position end  sim:/testbench/GCD_module/u2/C_intl
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:40:07 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 20:40:07 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Failure: Wrong result!
#    Time: 150 ns  Iteration: 2  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 109
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:40:41 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 20:40:41 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 220 ns.
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:42:18 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 20:42:18 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
run
run -all
# ** Failure: Test passed
#    Time: 2690 ns  Iteration: 5  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 117
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/thor/digital_design2017/lab1/task4/wave.do
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 23:40:17 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 23:40:17 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
do resrun.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 23:40:37 on Oct 08,2017
# vcom -reportprogress 300 gcd_struct.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM
# -- Compiling architecture behaviour of FSM
# -- Compiling entity gcd
# -- Compiling architecture behaviour of gcd
# -- Loading entity mux
# -- Loading entity reg
# -- Loading entity alu
# -- Loading entity FSM
# End time: 23:40:37 on Oct 08,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.gcd(behaviour)
# Loading work.fsm(behaviour)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/GCD_module/u2/inst_alu
# ** Failure: Test passed
#    Time: 2690 ns  Iteration: 5  Process: /testbench/environment/line__62 File: ../task1/env.vhd
# Break in Process line__62 at ../task1/env.vhd line 117
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/thor/digital_design2017/lab1/task4/wave.do
# End time: 00:04:59 on Oct 09,2017, Elapsed time: 7:25:07
# Errors: 67, Warnings: 77
