# Sequence_detector-
Wrote the RTL Verilog Code and test bench for Sequence Detector (Mealy Machine) : Whenever the bit pattern "0110" appears in the input stream, it's output z = 1; at all times, z = 0.   
