<module name="L3INIT_CM_CORE" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CM_L3INIT_CLKSTCTRL" acronym="CM_L3INIT_CLKSTCTRL" offset="0x0" width="32" description="This register enables the domain power state transition. It controls the HW supervised domain power state transition between ON-ACTIVE and ON-INACTIVE states. It also holds one status bit per clock input of the domain.">
    <bitfield id="CLKACTIVITY_USB_OTG_SS_REF_CLK" width="1" begin="31" end="31" resetval="0" description="This field indicates the state of the USB_OTG_SS_REF_CLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="1" id="Act" token="CLKACTIVITY_USB_OTG_SS_REF_CLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
      <bitenum value="0" id="Inact" token="CLKACTIVITY_USB_OTG_SS_REF_CLK_0_r" description="Corresponding clock is definitely gated"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_UTMI_P3_GFCLK" width="1" begin="30" end="30" resetval="0" description="This field indicates the state of the UTMI_P3_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="1" id="Act" token="CLKACTIVITY_UTMI_P3_GFCLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
      <bitenum value="0" id="Inact" token="CLKACTIVITY_UTMI_P3_GFCLK_0_r" description="Corresponding clock is definitely gated"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_L3INIT_60M_P2_GFCLK" width="1" begin="29" end="29" resetval="0" description="This field indicates the state of the INIT_60M_P2_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Inact" token="CLKACTIVITY_L3INIT_60M_P2_GFCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="Act" token="CLKACTIVITY_L3INIT_60M_P2_GFCLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_L3INIT_60M_P1_GFCLK" width="1" begin="28" end="28" resetval="0" description="This field indicates the state of the INIT_60M_P1_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Inact" token="CLKACTIVITY_L3INIT_60M_P1_GFCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="Act" token="CLKACTIVITY_L3INIT_60M_P1_GFCLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_HSIC_P2_GFCLK" width="1" begin="27" end="27" resetval="0" description="This field indicates the state of the HSIC_P2_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Inact" token="CLKACTIVITY_HSIC_P2_GFCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="Act" token="CLKACTIVITY_HSIC_P2_GFCLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_HSIC_P1_GFCLK" width="1" begin="26" end="26" resetval="0" description="This field indicates the state of the HSIC_P1_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Inact" token="CLKACTIVITY_HSIC_P1_GFCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="Act" token="CLKACTIVITY_HSIC_P1_GFCLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_UTMI_ROOT_GFCLK" width="1" begin="25" end="25" resetval="0" description="This field indicates the state of the UTMI_ROOT_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Inact" token="CLKACTIVITY_UTMI_ROOT_GFCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="Act" token="CLKACTIVITY_UTMI_ROOT_GFCLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_TLL_CH2_GFCLK" width="1" begin="24" end="24" resetval="0" description="This field indicates the state of the TLL_CH2_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Inact" token="CLKACTIVITY_TLL_CH2_GFCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="Act" token="CLKACTIVITY_TLL_CH2_GFCLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_TLL_CH1_GFCLK" width="1" begin="23" end="23" resetval="0" description="This field indicates the state of the TLL_CH1_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Inact" token="CLKACTIVITY_TLL_CH1_GFCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="Act" token="CLKACTIVITY_TLL_CH1_GFCLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_TLL_CH0_GFCLK" width="1" begin="22" end="22" resetval="0" description="This field indicates the state of the TLL_CH0_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Inact" token="CLKACTIVITY_TLL_CH0_GFCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="Act" token="CLKACTIVITY_TLL_CH0_GFCLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_HSIC_P2_480M_GFCLK" width="1" begin="21" end="21" resetval="0" description="This field indicates the state of the HSIC_P2_480M_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Inact" token="CLKACTIVITY_HSIC_P2_480M_GFCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="Act" token="CLKACTIVITY_HSIC_P2_480M_GFCLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_HSIC_P1_480M_GFCLK" width="1" begin="20" end="20" resetval="0" description="This field indicates the state of the HSIC_P1_480M_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Inact" token="CLKACTIVITY_HSIC_P1_480M_GFCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="Act" token="CLKACTIVITY_HSIC_P1_480M_GFCLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_SATA_REF_GFCLK" width="1" begin="19" end="19" resetval="0" description="This field indicates the state of the SATA_REF_GFCLK clock in the domain. [warm reset insensitive] read 0x0: Corresponding clock is definitely gated read 0x1: Corresponding clock is running or gating/ungating transition is on-going" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_MMC2_GFCLK" width="1" begin="18" end="18" resetval="0" description="This field indicates the state of the MMC2_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Inact" token="CLKACTIVITY_MMC2_GFCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="Act" token="CLKACTIVITY_MMC2_GFCLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_MMC1_GFCLK" width="1" begin="17" end="17" resetval="0" description="This field indicates the state of the MMC1_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Inact" token="CLKACTIVITY_MMC1_GFCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="Act" token="CLKACTIVITY_MMC1_GFCLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_HSI_GFCLK" width="1" begin="16" end="16" resetval="0" description="This field indicates the state of the HSI_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Inact" token="CLKACTIVITY_HSI_GFCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="Act" token="CLKACTIVITY_HSI_GFCLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_USB_DPLL_HS_CLK" width="1" begin="15" end="15" resetval="0" description="This field indicates the state of the USB_DPLL_HS_CLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Inact" token="CLKACTIVITY_USB_DPLL_HS_CLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="Act" token="CLKACTIVITY_USB_DPLL_HS_CLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_USB_DPLL_CLK" width="1" begin="14" end="14" resetval="0" description="This field indicates the state of the USB_DPLL_CLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Inact" token="CLKACTIVITY_USB_DPLL_CLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="Act" token="CLKACTIVITY_USB_DPLL_CLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_L3INIT_48M_GFCLK" width="1" begin="12" end="12" resetval="0" description="This field indicates the state of the L3INIT_48M_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Inact" token="CLKACTIVITY_L3INIT_48M_GFCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="Act" token="CLKACTIVITY_L3INIT_48M_GFCLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_L3INIT_USB_OTG_SS_LFPS_TX_GFCLK" width="1" begin="11" end="11" resetval="0" description="This field indicates the state of the L3INIT_USB_OTG_SS_LFPS_TX_GFCLK clock in the domain.[warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Inact" token="CLKACTIVITY_L3INIT_USB_OTG_SS_LFPS_TX_GFCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="Act" token="CLKACTIVITY_L3INIT_USB_OTG_SS_LFPS_TX_GFCLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="10" end="10" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_L3INIT_L4_GICLK" width="1" begin="9" end="9" resetval="0" description="This field indicates the state of the L3INIT_L4_GICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Inact" token="CLKACTIVITY_L3INIT_L4_GICLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="Act" token="CLKACTIVITY_L3INIT_L4_GICLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_L3INIT_L3_GICLK" width="1" begin="8" end="8" resetval="0" description="This field indicates the state of the L3INIT_L3_GICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Inact" token="CLKACTIVITY_L3INIT_L3_GICLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="Act" token="CLKACTIVITY_L3INIT_L3_GICLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_HSIC_P3_GFCLK" width="1" begin="7" end="7" resetval="0" description="This field indicates the state of the HSIC_P3_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Inact" token="CLKACTIVITY_HSIC_P3_GFCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="Act" token="CLKACTIVITY_HSIC_P3_GFCLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_HSIC_P3_480M_GFCLK" width="1" begin="6" end="6" resetval="0" description="This field indicates the state of the HSIC_P3_480M_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Inact" token="CLKACTIVITY_HSIC_P3_480M_GFCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="Act" token="CLKACTIVITY_HSIC_P3_480M_GFCLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_PAD_XCLK60MHSP2" width="1" begin="4" end="4" resetval="0" description="This field indicates the state of the XCLK60MHSP2 clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Inact" token="CLKACTIVITY_PAD_XCLK60MHSP2_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="Act" token="CLKACTIVITY_PAD_XCLK60MHSP2_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_MMC1_32K_GFCLK" width="1" begin="2" end="2" resetval="0" description="This field indicates the state of the MMC1_32K_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Corresponding_clock_is_definitely_gated" token="CLKACTIVITY_MMC1_32K_GFCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_MMC1_32K_GFCLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x0" description="Controls the clock state transition of the L3INIT clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="NO_SLEEP" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur."/>
      <bitenum value="1" id="SW_SLEEP" token="CLKTRCTRL_1" description="SW_SLEEP: Start a software forced sleep transition on the domain."/>
      <bitenum value="2" id="SW_WKUP" token="CLKTRCTRL_2" description="SW_WKUP: Start a software forced wake-up transition on the domain."/>
      <bitenum value="3" id="HW_AUTO" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_L3INIT_STATICDEP" acronym="CM_L3INIT_STATICDEP" offset="0x4" width="32" description="This register controls the static domain dependencies from L3INIT domain towards 'target' domains. It is relevant only for domain having system initiator(s).">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPAON_STATDEP" width="1" begin="15" end="15" resetval="0" description="Static dependency towards WKUPAON clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WKUPAON_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="WKUPAON_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4SEC_STATDEP" width="1" begin="14" end="14" resetval="0" description="Static dependency towards L4SEC clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="Dependency_is_disabled" token="L4SEC_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Dependency_is_enabled" token="L4SEC_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4PER_STATDEP" width="1" begin="13" end="13" resetval="0" description="Static dependency towards L4_PER clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="L4PER_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="L4PER_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4CFG_STATDEP" width="1" begin="12" end="12" resetval="0" description="Static dependency towards L4_CFG clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="L4CFG_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="L4CFG_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="11" end="7" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="L3MAIN2_STATDEP" width="1" begin="6" end="6" resetval="1" description="Static dependency towards L3_MAIN2 clock domain" range="" rwaccess="R">
      <bitenum value="1" id="Enabled" token="L3MAIN2_STATDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L3MAIN1_STATDEP" width="1" begin="5" end="5" resetval="1" description="Static dependency towards L3_MAIN1 clock domain" range="" rwaccess="R">
      <bitenum value="1" id="Enabled" token="L3MAIN1_STATDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="EMIF_STATDEP" width="1" begin="4" end="4" resetval="0" description="Static dependency towards EMIF clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="EMIF_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="EMIF_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="ABE_STATDEP" width="1" begin="3" end="3" resetval="0" description="Static dependency towards ABE clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="ABE_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="ABE_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="IVA_STATDEP" width="1" begin="2" end="2" resetval="0" description="Static dependency towards IVA clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="IVA_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="IVA_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CM_L3INIT_DYNAMICDEP" acronym="CM_L3INIT_DYNAMICDEP" offset="0x8" width="32" description="This register controls the dynamic domain depedencies from L3INIT domain towards 'target' domains. It is relevant only for domain having INTRCONN master port(s).">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="L3MAIN2_DYNDEP" width="1" begin="6" end="6" resetval="0" description="Dynamic dependency towards L3_MAIN2 clock domain" range="" rwaccess="R">
      <bitenum value="0" id="Disabled" token="L3MAIN2_DYNDEP_0_r" description="Dependency is disabled"/>
    </bitfield>
    <bitfield id="L3MAIN1_DYNDEP" width="1" begin="5" end="5" resetval="0" description="Dynamic dependency towards L3_MAIN1 clock domain" range="" rwaccess="R">
      <bitenum value="0" id="Disabled" token="L3MAIN1_DYNDEP_0_r" description="Dependency is disabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x00" description="" range="" rwaccess="R"/>
  </register>
  <register id="CM_L3INIT_MMC1_CLKCTRL" acronym="CM_L3INIT_MMC1_CLKCTRL" offset="0x28" width="32" description="This register manages the MMC1 clocks.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL_DIV" width="1" begin="25" end="25" resetval="0x0" description="MMC1 clock divide ratio" range="" rwaccess="RW">
      <bitenum value="0" id="MMC1_OPP_NOM._0" token="CLKSEL_DIV_0" description="MMC1 clock is divided by 1, to be used for OPP_NOM."/>
      <bitenum value="1" id="MMC1_clock_is_divided_by_2" token="CLKSEL_DIV_1" description="MMC1 clock is divided by 2"/>
    </bitfield>
    <bitfield id="CLKSEL_SOURCE" width="1" begin="24" end="24" resetval="1" description="Selects the source of the functional clock." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_128M" token="CLKSEL_SOURCE_0" description="128MHz clock derived from DPLL_PER is selected"/>
      <bitenum value="1" id="SEL_192M" token="CLKSEL_SOURCE_1" description="192MHz clock derived from DPLL_PER is selected"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="18" end="18" resetval="1" description="Module standby status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="STBYST_0_r" description="Module is functional (not in standby)"/>
      <bitenum value="1" id="Standby" token="STBYST_1_r" description="Module is in standby"/>
    </bitfield>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_32KHZ_CLK" width="1" begin="8" end="8" resetval="0" description="Optional functional clock control." range="" rwaccess="RW">
      <bitenum value="0" id="Optional_functional_clock_is_disabled" token="OPTFCLKEN_32KHZ_CLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="Optional_functional_clock_is_enabled" token="OPTFCLKEN_32KHZ_CLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disable by SW. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="ENABLED" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="Reserved" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L3INIT_MMC2_CLKCTRL" acronym="CM_L3INIT_MMC2_CLKCTRL" offset="0x30" width="32" description="This register manages the MMC2 clocks.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL_DIV" width="1" begin="25" end="25" resetval="0x0" description="MMC2 clock divide ratio 0x0: MMC2 clock is divided by 1, to be used for OPP_NOM. 0x1: MMC2 clock is divided by 2" range="" rwaccess="RW"/>
    <bitfield id="CLKSEL_SOURCE" width="1" begin="24" end="24" resetval="1" description="Selects the source of the functional clock." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_128M" token="CLKSEL_SOURCE_0" description="128MHz clock derived from DPLL_PER is selected"/>
      <bitenum value="1" id="SEL_192M" token="CLKSEL_SOURCE_1" description="192MHz clock derived from DPLL_PER is selected"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="18" end="18" resetval="1" description="Module standby status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="STBYST_0_r" description="Module is functional (not in standby)"/>
      <bitenum value="1" id="Standby" token="STBYST_1_r" description="Module is in standby"/>
    </bitfield>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disable by SW. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="ENABLED" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranted to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="Reserved" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L3INIT_HSI_CLKCTRL" acronym="CM_L3INIT_HSI_CLKCTRL" offset="0x38" width="32" description="This register manages the HSI clocks.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="24" end="24" resetval="0x0" description="Selects the functional clock source." range="" rwaccess="RW">
      <bitenum value="0" id="DIV1" token="CLKSEL_0" description="HSI_FCLK is divide by 1 of 192MHz clock, to be used for OPP_NOM"/>
      <bitenum value="1" id="DIV2" token="CLKSEL_1" description="HSI_FCLK is divide by 2 of 192MHz clock"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="18" end="18" resetval="1" description="Module standby status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="STBYST_0_r" description="Module is functional (not in standby)"/>
      <bitenum value="1" id="Standby" token="STBYST_1_r" description="Module is in standby"/>
    </bitfield>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed.Read 0x: Reserved enum=RESERVED ." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disable by SW. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain"/>
      <bitenum value="3" id="Reserved" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L3INIT_USB_HOST_HS_CLKCTRL" acronym="CM_L3INIT_USB_HOST_HS_CLKCTRL" offset="0x58" width="32" description="This register manages the USB_HOST_HS clocks.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL_UTMI_P2" width="1" begin="25" end="25" resetval="0" description="Selects the source of the functional clock for UTMI Port2 on USB_HOST_HS" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_INT" token="CLKSEL_UTMI_P2_0" description="The functional clock is provided by the internal clock source"/>
      <bitenum value="1" id="SEL_EXT" token="CLKSEL_UTMI_P2_1" description="The functional clock is provided by an external PHY through an IO pad."/>
    </bitfield>
    <bitfield id="CLKSEL_UTMI_P1" width="1" begin="24" end="24" resetval="0" description="Selects the source of the functional clock for UTMI Port1 on USB_HOST_HS" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_INT" token="CLKSEL_UTMI_P1_0" description="The functional clock is provided by the internal clock source"/>
      <bitenum value="1" id="SEL_EXT" token="CLKSEL_UTMI_P1_1" description="The functional clock is provided by an external PHY through an IO pad."/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="18" end="18" resetval="1" description="Module standby status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="STBYST_0_r" description="Module is functional (not in standby)"/>
      <bitenum value="1" id="Standby" token="STBYST_1_r" description="Module is in standby"/>
    </bitfield>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including Interconnect"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only Interconnect part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="OPTFCLKEN_FUNC48M_CLK" width="1" begin="15" end="15" resetval="0" description="USB_HOST_HS optional clock control: FUNC_48M_CLK" range="" rwaccess="RW">
      <bitenum value="0" id="FCLK_DIS" token="OPTFCLKEN_FUNC48M_CLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="FCLK_EN" token="OPTFCLKEN_FUNC48M_CLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="OPTFCLKEN_HSIC480M_P2_CLK" width="1" begin="14" end="14" resetval="0" description="USB_HOST_HS optional clock control: HSIC_P2_480M_GFCLK" range="" rwaccess="RW">
      <bitenum value="0" id="FCLK_DIS" token="OPTFCLKEN_HSIC480M_P2_CLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="FCLK_EN" token="OPTFCLKEN_HSIC480M_P2_CLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="OPTFCLKEN_HSIC480M_P1_CLK" width="1" begin="13" end="13" resetval="0" description="USB_HOST_HS optional clock control: HSIC_P1_480M_GFCLK" range="" rwaccess="RW">
      <bitenum value="0" id="FCLK_DIS" token="OPTFCLKEN_HSIC480M_P1_CLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="FCLK_EN" token="OPTFCLKEN_HSIC480M_P1_CLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="OPTFCLKEN_HSIC60M_P2_CLK" width="1" begin="12" end="12" resetval="0" description="USB_HOST_HS optional clock control: HSIC_P2_GFCLK" range="" rwaccess="RW">
      <bitenum value="0" id="FCLK_DIS" token="OPTFCLKEN_HSIC60M_P2_CLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="FCLK_EN" token="OPTFCLKEN_HSIC60M_P2_CLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="OPTFCLKEN_HSIC60M_P1_CLK" width="1" begin="11" end="11" resetval="0" description="USB_HOST_HS optional clock control: HSIC_P1_GFCLK" range="" rwaccess="RW">
      <bitenum value="0" id="FCLK_DIS" token="OPTFCLKEN_HSIC60M_P1_CLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="FCLK_EN" token="OPTFCLKEN_HSIC60M_P1_CLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="OPTFCLKEN_UTMI_P3_CLK" width="1" begin="10" end="10" resetval="0" description="USB_HOST_HS optional clock control: UTMI_P3_GCLK" range="" rwaccess="RW">
      <bitenum value="0" id="FCLK_DIS" token="OPTFCLKEN_UTMI_P3_CLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="FCLK_EN" token="OPTFCLKEN_UTMI_P3_CLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="OPTFCLKEN_UTMI_P2_CLK" width="1" begin="9" end="9" resetval="0" description="USB_HOST_HS optional clock control: UTMI_P2_GCLK when CLKSEL_UTMI_P2 is 0" range="" rwaccess="RW">
      <bitenum value="0" id="FCLK_DIS" token="OPTFCLKEN_UTMI_P2_CLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="FCLK_EN" token="OPTFCLKEN_UTMI_P2_CLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="OPTFCLKEN_UTMI_P1_CLK" width="1" begin="8" end="8" resetval="0" description="USB_HOST_HS optional clock control: UTMI_P1_GCLK when CLKSEL_UTMI_P1 is 0" range="" rwaccess="RW">
      <bitenum value="0" id="FCLK_DIS" token="OPTFCLKEN_UTMI_P1_CLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="FCLK_EN" token="OPTFCLKEN_UTMI_P1_CLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="OPTFCLKEN_HSIC480M_P3_CLK" width="1" begin="7" end="7" resetval="0x0" description="USB_HOST_HS optional clock control: HSIC_P3_480_GFCLK 0x0: Optional functional clock is disabled 0x1: Optional functional clock is enabled" range="" rwaccess="RW"/>
    <bitfield id="OPTFCLKEN_HSIC60M_P3_CLK" width="1" begin="6" end="6" resetval="0x0" description="USB_HOST_HS optional clock control: HSIC_P3_GFCLK 0x0: Optional functional clock is disabled 0x1: Optional functional clock is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SAR_MODE" width="1" begin="4" end="4" resetval="0" description="SAR mode control for the module. Shall not be modify except if module is disabled." range="" rwaccess="RW">
      <bitenum value="0" id="SAR_DIS" token="SAR_MODE_0" description="SAR mode is disabled"/>
      <bitenum value="1" id="SAR_EN" token="SAR_MODE_1" description="SAR mode is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disable by SW. Any Interconnect access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="Reserved" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L3INIT_USB_TLL_HS_CLKCTRL" acronym="CM_L3INIT_USB_TLL_HS_CLKCTRL" offset="0x68" width="32" description="This register manages the USB_TLL_HS clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_USB_CH2_CLK" width="1" begin="10" end="10" resetval="0" description="USB_TLL_HS optional clock control: USB_CH2_CLK (TLL_CH2_GFCLK)" range="" rwaccess="RW">
      <bitenum value="0" id="FCLK_DIS" token="OPTFCLKEN_USB_CH2_CLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="FCLK_EN" token="OPTFCLKEN_USB_CH2_CLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="OPTFCLKEN_USB_CH1_CLK" width="1" begin="9" end="9" resetval="0" description="USB_TLL_HS optional clock control: USB_CH1_CLK (TLL_CH1_GFCLK)" range="" rwaccess="RW">
      <bitenum value="0" id="FCLK_DIS" token="OPTFCLKEN_USB_CH1_CLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="FCLK_EN" token="OPTFCLKEN_USB_CH1_CLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="OPTFCLKEN_USB_CH0_CLK" width="1" begin="8" end="8" resetval="0" description="USB_TLL_HS optional clock control: USB_CH0_CLK (TLL_CH0_GFCLK)" range="" rwaccess="RW">
      <bitenum value="0" id="FCLK_DIS" token="OPTFCLKEN_USB_CH0_CLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="FCLK_EN" token="OPTFCLKEN_USB_CH0_CLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SAR_MODE" width="1" begin="4" end="4" resetval="0" description="SAR mode control for the module. Shall not be modify except if module is disabled." range="" rwaccess="RW">
      <bitenum value="0" id="SAR_DIS" token="SAR_MODE_0" description="SAR mode is disabled"/>
      <bitenum value="1" id="SAR_EN" token="SAR_MODE_1" description="SAR mode is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disable by SW. Any Interconnect access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If[1:0] CLKTRCTRL = 0x3 (HW_AUTO), any Interconnect access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="Reserved" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L3INIT_IEEE1500_2_OCP_CLKCTRL" acronym="CM_L3INIT_IEEE1500_2_OCP_CLKCTRL" offset="0x78" width="32" description="This register manages the IEEE1500_2_OCP clocks.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="18" end="18" resetval="1" description="Module standby status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="STBYST_0_r" description="Module is functional (not in standby)"/>
      <bitenum value="1" id="Standby" token="STBYST_1_r" description="Module is in standby"/>
    </bitfield>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including Interconnect"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only Interconnect part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="SW._0" token="MODULEMODE_0" description="Module is disable by SW. Any Interconnect access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="AUTO" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="Reserved" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L3INIT_SATA_CLKCTRL" acronym="CM_L3INIT_SATA_CLKCTRL" offset="0x88" width="32" description="This register manages the SATA clocks.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="18" end="18" resetval="1" description="Module standby status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="STBYST_0_r" description="Module is functional (not in standby)"/>
      <bitenum value="1" id="Standby" token="STBYST_1_r" description="Module is in standby"/>
    </bitfield>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including Interconnect"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only Interconnect part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_REF_CLK" width="1" begin="8" end="8" resetval="0x0000" description="SATA optional clock control: REF_CLK (from SYS_CLK clock) 0x0: Optional functional clock is disabled 0x1: Optional functional clock is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disable by SW. Any Interconnect access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="ENABLED" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guarantied to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="Reserved" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L3INIT_OCP2SCP1_CLKCTRL" acronym="CM_L3INIT_OCP2SCP1_CLKCTRL" offset="0xE0" width="32" description="This register manages the OCP2SCP1 clocks and the optional clock of USB_PHY_CORE.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including Interconnect"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only Interconnect part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disable by SW. Any Interconnect access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If[1:0] CLKTRCTRL = 0x3 (HW_AUTO), any Interconnect access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="Reserved" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L3INIT_OCP2SCP3_CLKCTRL" acronym="CM_L3INIT_OCP2SCP3_CLKCTRL" offset="0xE8" width="32" description="This register manages the OCP2SCP3 clocks and the optional clock of USB_PHY_CORE.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including Interconnect"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only Interconnect part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disable by SW. Any Interconnect access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If[1:0] CLKTRCTRL = 0x3 (HW_AUTO), any Interconnect access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="Reserved" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L3INIT_USB_OTG_SS_CLKCTRL" acronym="CM_L3INIT_USB_OTG_SS_CLKCTRL" offset="0xF0" width="32" description="This register manages the USB_OTG_SS clocks.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="18" end="18" resetval="1" description="Module standby status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="STBYST_0_r" description="Module is functional (not in standby)"/>
      <bitenum value="1" id="Standby" token="STBYST_1_r" description="Module is in standby"/>
    </bitfield>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including Interconnect"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only Interconnect part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_REFCLK960M" width="1" begin="8" end="8" resetval="0" description="USB_OTG_SS optional clock control: L3INIT_960M_GFCLK (960MHz clock)" range="" rwaccess="RW">
      <bitenum value="0" id="FCLK_DIS" token="OPTFCLKEN_REFCLK960M_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="FCLK_EN" token="OPTFCLKEN_REFCLK960M_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disable by SW. Any Interconnect access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If[1:0] CLKTRCTRL = 0x3 (HW_AUTO), any Interconnect access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2_r" description="Reserved"/>
      <bitenum value="3" id="Reserved" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
</module>
