; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_per_fused_mean_0(ptr addrspace(1) %0, ptr addrspace(1) %1, i32 %2, i32 %3) local_unnamed_addr !dbg !7 {
  %5 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %6 = shl i32 %5, 3, !dbg !11
  %7 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %8 = lshr i32 %7, 5, !dbg !12
  %.lobit = and i32 %8, 1, !dbg !12
  %9 = or disjoint i32 %.lobit, 2, !dbg !12
  %10 = or disjoint i32 %.lobit, 4, !dbg !12
  %11 = or disjoint i32 %.lobit, 6, !dbg !12
  %12 = and i32 %7, 7, !dbg !12
  %13 = or disjoint i32 %6, %.lobit, !dbg !13
  %14 = or disjoint i32 %6, %9, !dbg !13
  %15 = or disjoint i32 %6, %10, !dbg !13
  %16 = or disjoint i32 %6, %11, !dbg !13
  %17 = or disjoint i32 %6, %12, !dbg !13
  %18 = icmp slt i32 %13, 16, !dbg !14
  %19 = icmp slt i32 %14, 16, !dbg !14
  %20 = icmp slt i32 %15, 16, !dbg !14
  %21 = icmp slt i32 %16, 16, !dbg !14
  %22 = icmp slt i32 %17, 16, !dbg !14
  %23 = and i32 %7, 31, !dbg !15
  %24 = icmp samesign ult i32 %23, 25, !dbg !16
  %25 = mul i32 %13, 25, !dbg !17
  %26 = mul i32 %14, 25, !dbg !17
  %27 = mul i32 %15, 25, !dbg !17
  %28 = mul i32 %16, 25, !dbg !17
  %29 = add i32 %25, %23, !dbg !18
  %30 = add i32 %26, %23, !dbg !18
  %31 = add i32 %27, %23, !dbg !18
  %32 = add i32 %28, %23, !dbg !18
  %33 = sext i32 %29 to i64, !dbg !19
  %34 = getelementptr float, ptr addrspace(1) %1, i64 %33, !dbg !19
  %35 = sext i32 %30 to i64, !dbg !19
  %36 = getelementptr float, ptr addrspace(1) %1, i64 %35, !dbg !19
  %37 = sext i32 %31 to i64, !dbg !19
  %38 = getelementptr float, ptr addrspace(1) %1, i64 %37, !dbg !19
  %39 = sext i32 %32 to i64, !dbg !19
  %40 = getelementptr float, ptr addrspace(1) %1, i64 %39, !dbg !19
  %41 = and i1 %24, %18, !dbg !20
  %42 = and i1 %24, %19, !dbg !20
  %43 = and i1 %24, %20, !dbg !20
  %44 = and i1 %24, %21, !dbg !20
  %45 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %34, i1 %41, i32 0, i1 %41) #3, !dbg !21
  %46 = bitcast i32 %45 to float, !dbg !21
  %47 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %36, i1 %42, i32 0, i1 %42) #3, !dbg !21
  %48 = bitcast i32 %47 to float, !dbg !21
  %49 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %38, i1 %43, i32 0, i1 %43) #3, !dbg !21
  %50 = bitcast i32 %49 to float, !dbg !21
  %51 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %40, i1 %44, i32 0, i1 %44) #3, !dbg !21
  %52 = bitcast i32 %51 to float, !dbg !21
  %53 = select i1 %41, float %46, float 0.000000e+00, !dbg !22
  %54 = select i1 %42, float %48, float 0.000000e+00, !dbg !22
  %55 = select i1 %43, float %50, float 0.000000e+00, !dbg !22
  %56 = select i1 %44, float %52, float 0.000000e+00, !dbg !22
  %57 = bitcast float %53 to i32, !dbg !23
  %58 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %57, i32 16, i32 31), !dbg !23
  %59 = bitcast i32 %58 to float, !dbg !23
  %60 = fadd float %53, %59, !dbg !27
  %61 = bitcast float %60 to i32, !dbg !23
  %62 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %61, i32 8, i32 31), !dbg !23
  %63 = bitcast i32 %62 to float, !dbg !23
  %64 = fadd float %60, %63, !dbg !27
  %65 = bitcast float %64 to i32, !dbg !23
  %66 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %65, i32 4, i32 31), !dbg !23
  %67 = bitcast i32 %66 to float, !dbg !23
  %68 = fadd float %64, %67, !dbg !27
  %69 = bitcast float %68 to i32, !dbg !23
  %70 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %69, i32 2, i32 31), !dbg !23
  %71 = bitcast i32 %70 to float, !dbg !23
  %72 = fadd float %68, %71, !dbg !27
  %73 = bitcast float %72 to i32, !dbg !23
  %74 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %73, i32 1, i32 31), !dbg !23
  %75 = bitcast i32 %74 to float, !dbg !23
  %76 = fadd float %72, %75, !dbg !27
  %77 = bitcast float %54 to i32, !dbg !23
  %78 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %77, i32 16, i32 31), !dbg !23
  %79 = bitcast i32 %78 to float, !dbg !23
  %80 = fadd float %54, %79, !dbg !27
  %81 = bitcast float %80 to i32, !dbg !23
  %82 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %81, i32 8, i32 31), !dbg !23
  %83 = bitcast i32 %82 to float, !dbg !23
  %84 = fadd float %80, %83, !dbg !27
  %85 = bitcast float %84 to i32, !dbg !23
  %86 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %85, i32 4, i32 31), !dbg !23
  %87 = bitcast i32 %86 to float, !dbg !23
  %88 = fadd float %84, %87, !dbg !27
  %89 = bitcast float %88 to i32, !dbg !23
  %90 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %89, i32 2, i32 31), !dbg !23
  %91 = bitcast i32 %90 to float, !dbg !23
  %92 = fadd float %88, %91, !dbg !27
  %93 = bitcast float %92 to i32, !dbg !23
  %94 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %93, i32 1, i32 31), !dbg !23
  %95 = bitcast i32 %94 to float, !dbg !23
  %96 = fadd float %92, %95, !dbg !27
  %97 = bitcast float %55 to i32, !dbg !23
  %98 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %97, i32 16, i32 31), !dbg !23
  %99 = bitcast i32 %98 to float, !dbg !23
  %100 = fadd float %55, %99, !dbg !27
  %101 = bitcast float %100 to i32, !dbg !23
  %102 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %101, i32 8, i32 31), !dbg !23
  %103 = bitcast i32 %102 to float, !dbg !23
  %104 = fadd float %100, %103, !dbg !27
  %105 = bitcast float %104 to i32, !dbg !23
  %106 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %105, i32 4, i32 31), !dbg !23
  %107 = bitcast i32 %106 to float, !dbg !23
  %108 = fadd float %104, %107, !dbg !27
  %109 = bitcast float %108 to i32, !dbg !23
  %110 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %109, i32 2, i32 31), !dbg !23
  %111 = bitcast i32 %110 to float, !dbg !23
  %112 = fadd float %108, %111, !dbg !27
  %113 = bitcast float %112 to i32, !dbg !23
  %114 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %113, i32 1, i32 31), !dbg !23
  %115 = bitcast i32 %114 to float, !dbg !23
  %116 = fadd float %112, %115, !dbg !27
  %117 = bitcast float %56 to i32, !dbg !23
  %118 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %117, i32 16, i32 31), !dbg !23
  %119 = bitcast i32 %118 to float, !dbg !23
  %120 = fadd float %56, %119, !dbg !27
  %121 = bitcast float %120 to i32, !dbg !23
  %122 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %121, i32 8, i32 31), !dbg !23
  %123 = bitcast i32 %122 to float, !dbg !23
  %124 = fadd float %120, %123, !dbg !27
  %125 = bitcast float %124 to i32, !dbg !23
  %126 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %125, i32 4, i32 31), !dbg !23
  %127 = bitcast i32 %126 to float, !dbg !23
  %128 = fadd float %124, %127, !dbg !27
  %129 = bitcast float %128 to i32, !dbg !23
  %130 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %129, i32 2, i32 31), !dbg !23
  %131 = bitcast i32 %130 to float, !dbg !23
  %132 = fadd float %128, %131, !dbg !27
  %133 = bitcast float %132 to i32, !dbg !23
  %134 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %133, i32 1, i32 31), !dbg !23
  %135 = bitcast i32 %134 to float, !dbg !23
  %136 = fadd float %132, %135, !dbg !27
  %137 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %.lobit, !dbg !29
  %138 = bitcast float %76 to <1 x i32>, !dbg !29
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %137, <1 x i32> %138, i1 true) #3, !dbg !29
  %139 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %9, !dbg !29
  %140 = bitcast float %96 to <1 x i32>, !dbg !29
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %139, <1 x i32> %140, i1 true) #3, !dbg !29
  %141 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %10, !dbg !29
  %142 = bitcast float %116 to <1 x i32>, !dbg !29
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %141, <1 x i32> %142, i1 true) #3, !dbg !29
  %143 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %11, !dbg !29
  %144 = bitcast float %136 to <1 x i32>, !dbg !29
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %143, <1 x i32> %144, i1 true) #3, !dbg !29
  tail call void @llvm.nvvm.barrier0(), !dbg !29
  %145 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %12, !dbg !29
  %146 = load float, ptr addrspace(3) %145, align 4, !dbg !29
  %147 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %146, float 2.500000e+01) #3, !dbg !29
  tail call void @llvm.nvvm.barrier0(), !dbg !30
  %148 = sext i32 %17 to i64, !dbg !31
  %149 = getelementptr float, ptr addrspace(1) %0, i64 %148, !dbg !31
  %150 = and i32 %7, 56, !dbg !32
  %151 = icmp eq i32 %150, 0, !dbg !32
  %152 = bitcast float %147 to i32, !dbg !32
  %153 = and i1 %151, %22, !dbg !32
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %152, ptr addrspace(1) %149, i1 %153) #3, !dbg !32
  ret void, !dbg !33
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cotspggnzu455tk2ie2vplnyejll6bg3le467vzhfmph2ou2qnrw.py", directory: "inductor_cache/ot")
!4 = !{ptr @triton_per_fused_mean_0, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused_mean_0, !"reqntidx", i32 64}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused_mean_0", linkageName: "triton_per_fused_mean_0", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 23, column: 28, scope: !7)
!11 = !DILocation(line: 23, column: 33, scope: !7)
!12 = !DILocation(line: 24, column: 44, scope: !7)
!13 = !DILocation(line: 24, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 21, scope: !7)
!15 = !DILocation(line: 26, column: 34, scope: !7)
!16 = !DILocation(line: 28, column: 21, scope: !7)
!17 = !DILocation(line: 31, column: 38, scope: !7)
!18 = !DILocation(line: 31, column: 35, scope: !7)
!19 = !DILocation(line: 31, column: 30, scope: !7)
!20 = !DILocation(line: 31, column: 51, scope: !7)
!21 = !DILocation(line: 31, column: 43, scope: !7)
!22 = !DILocation(line: 33, column: 41, scope: !7)
!23 = !DILocation(line: 267, column: 36, scope: !24, inlinedAt: !26)
!24 = distinct !DILexicalBlockFile(scope: !7, file: !25, discriminator: 0)
!25 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!26 = !DILocation(line: 34, column: 24, scope: !7)
!27 = !DILocation(line: 256, column: 15, scope: !28, inlinedAt: !26)
!28 = distinct !DILexicalBlockFile(scope: !24, file: !25, discriminator: 0)
!29 = !DILocation(line: 36, column: 18, scope: !7)
!30 = !DILocation(line: 37, column: 4, scope: !7)
!31 = !DILocation(line: 38, column: 28, scope: !7)
!32 = !DILocation(line: 38, column: 39, scope: !7)
!33 = !DILocation(line: 38, column: 4, scope: !7)
