{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 29 12:41:32 2021 " "Info: Processing started: Wed Dec 29 12:41:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple_cpu -c simple_cpu " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off simple_cpu -c simple_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_cpu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file simple_cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 simple_cpu " "Info: Found entity 1: simple_cpu" {  } { { "simple_cpu.bdf" "" { Schematic "E:/simple_cpu/simple_cpu.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple_cpu " "Info: Elaborating entity \"simple_cpu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "alu.v 1 1 " "Warning: Using design file alu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.v" "" { Text "E:/simple_cpu/alu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst9 " "Info: Elaborating entity \"alu\" for hierarchy \"alu:inst9\"" {  } { { "simple_cpu.bdf" "inst9" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 864 1112 1224 992 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "con_signal.v 1 1 " "Warning: Using design file con_signal.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 con_signal " "Info: Found entity 1: con_signal" {  } { { "con_signal.v" "" { Text "E:/simple_cpu/con_signal.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "con_signal con_signal:inst3 " "Info: Elaborating entity \"con_signal\" for hierarchy \"con_signal:inst3\"" {  } { { "simple_cpu.bdf" "inst3" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 608 2272 2416 992 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ir con_signal.v(11) " "Warning (10235): Verilog HDL Always Construct warning at con_signal.v(11): variable \"ir\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "con_signal.v" "" { Text "E:/simple_cpu/con_signal.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ir con_signal.v(12) " "Warning (10235): Verilog HDL Always Construct warning at con_signal.v(12): variable \"ir\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "con_signal.v" "" { Text "E:/simple_cpu/con_signal.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ir con_signal.v(13) " "Warning (10235): Verilog HDL Always Construct warning at con_signal.v(13): variable \"ir\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "con_signal.v" "" { Text "E:/simple_cpu/con_signal.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "instruction_decode.v 1 1 " "Warning: Using design file instruction_decode.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decode " "Info: Found entity 1: instruction_decode" {  } { { "instruction_decode.v" "" { Text "E:/simple_cpu/instruction_decode.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decode instruction_decode:inst " "Info: Elaborating entity \"instruction_decode\" for hierarchy \"instruction_decode:inst\"" {  } { { "simple_cpu.bdf" "inst" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 608 2064 2176 928 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "en instruction_decode.v(8) " "Warning (10235): Verilog HDL Always Construct warning at instruction_decode.v(8): variable \"en\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instruction_decode.v" "" { Text "E:/simple_cpu/instruction_decode.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sm.v 1 1 " "Warning: Using design file sm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sm " "Info: Found entity 1: sm" {  } { { "sm.v" "" { Text "E:/simple_cpu/sm.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm sm:inst5 " "Info: Elaborating entity \"sm\" for hierarchy \"sm:inst5\"" {  } { { "simple_cpu.bdf" "inst5" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 736 1920 2016 832 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ir.v 1 1 " "Warning: Using design file ir.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Info: Found entity 1: ir" {  } { { "ir.v" "" { Text "E:/simple_cpu/ir.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir ir:inst4 " "Info: Elaborating entity \"ir\" for hierarchy \"ir:inst4\"" {  } { { "simple_cpu.bdf" "inst4" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 624 1912 2032 720 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "shift.v 1 1 " "Warning: Using design file shift.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 shift " "Info: Found entity 1: shift" {  } { { "shift.v" "" { Text "E:/simple_cpu/shift.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift shift:inst7 " "Info: Elaborating entity \"shift\" for hierarchy \"shift:inst7\"" {  } { { "simple_cpu.bdf" "inst7" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 816 1528 1648 944 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a shift.v(11) " "Warning (10235): Verilog HDL Always Construct warning at shift.v(11): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shift.v" "" { Text "E:/simple_cpu/shift.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a shift.v(15) " "Warning (10235): Verilog HDL Always Construct warning at shift.v(15): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shift.v" "" { Text "E:/simple_cpu/shift.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a shift.v(16) " "Warning (10235): Verilog HDL Always Construct warning at shift.v(16): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shift.v" "" { Text "E:/simple_cpu/shift.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a shift.v(17) " "Warning (10235): Verilog HDL Always Construct warning at shift.v(17): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shift.v" "" { Text "E:/simple_cpu/shift.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a shift.v(20) " "Warning (10235): Verilog HDL Always Construct warning at shift.v(20): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shift.v" "" { Text "E:/simple_cpu/shift.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a shift.v(21) " "Warning (10235): Verilog HDL Always Construct warning at shift.v(21): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shift.v" "" { Text "E:/simple_cpu/shift.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a shift.v(22) " "Warning (10235): Verilog HDL Always Construct warning at shift.v(22): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shift.v" "" { Text "E:/simple_cpu/shift.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO LPM_RAM_IO:inst2 " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"LPM_RAM_IO:inst2\"" {  } { { "simple_cpu.bdf" "inst2" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 648 1304 1432 776 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_IO:inst2 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst2\"" {  } { { "simple_cpu.bdf" "" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 648 1304 1432 776 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_IO:inst2 " "Info: Instantiated megafunction \"LPM_RAM_IO:inst2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ./RAM.mif " "Info: Parameter \"LPM_FILE\" = \"./RAM.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "simple_cpu.bdf" "" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 648 1304 1432 776 "inst2" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_IO:inst2\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"LPM_RAM_IO:inst2\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "f:/quartus/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices " "Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices" {  } { { "altram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "LPM_RAM_IO.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "RAM.bdf" "" { Schematic "E:/simple_cpu/RAM.bdf" { { 216 248 376 344 "inst" "" } } } } { "simple_cpu.bdf" "" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 464 1264 1480 592 "inst8" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst2\|altram:sram LPM_RAM_IO:inst2 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst2\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_IO:inst2\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "simple_cpu.bdf" "" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 648 1304 1432 776 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_IO:inst2\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_IO:inst2\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "f:/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst2\|altram:sram\|altsyncram:ram_block LPM_RAM_IO:inst2 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst2\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_IO:inst2\"" {  } { { "altram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "simple_cpu.bdf" "" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 648 1304 1432 776 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jf91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_jf91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jf91 " "Info: Found entity 1: altsyncram_jf91" {  } { { "db/altsyncram_jf91.tdf" "" { Text "E:/simple_cpu/db/altsyncram_jf91.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jf91 LPM_RAM_IO:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_jf91:auto_generated " "Info: Elaborating entity \"altsyncram_jf91\" for hierarchy \"LPM_RAM_IO:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_jf91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mux3_1.v 1 1 " "Warning: Using design file mux3_1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux3_1 " "Info: Found entity 1: mux3_1" {  } { { "mux3_1.v" "" { Text "E:/simple_cpu/mux3_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3_1 mux3_1:inst11 " "Info: Elaborating entity \"mux3_1\" for hierarchy \"mux3_1:inst11\"" {  } { { "simple_cpu.bdf" "inst11" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 640 1032 1176 768 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a mux3_1.v(9) " "Warning (10235): Verilog HDL Always Construct warning at mux3_1.v(9): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux3_1.v" "" { Text "E:/simple_cpu/mux3_1.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b mux3_1.v(12) " "Warning (10235): Verilog HDL Always Construct warning at mux3_1.v(12): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux3_1.v" "" { Text "E:/simple_cpu/mux3_1.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c mux3_1.v(15) " "Warning (10235): Verilog HDL Always Construct warning at mux3_1.v(15): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux3_1.v" "" { Text "E:/simple_cpu/mux3_1.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pc.v 1 1 " "Warning: Using design file pc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "pc.v" "" { Text "E:/simple_cpu/pc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:inst13 " "Info: Elaborating entity \"pc\" for hierarchy \"pc:inst13\"" {  } { { "simple_cpu.bdf" "inst13" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 640 824 952 768 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "reg_group.v 1 1 " "Warning: Using design file reg_group.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reg_group " "Info: Found entity 1: reg_group" {  } { { "reg_group.v" "" { Text "E:/simple_cpu/reg_group.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_group reg_group:inst17 " "Info: Elaborating entity \"reg_group\" for hierarchy \"reg_group:inst17\"" {  } { { "simple_cpu.bdf" "inst17" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 896 816 968 1024 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mux2_1.v 1 1 " "Warning: Using design file mux2_1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Info: Found entity 1: mux2_1" {  } { { "mux2_1.v" "" { Text "E:/simple_cpu/mux2_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux2_1:inst14 " "Info: Elaborating entity \"mux2_1\" for hierarchy \"mux2_1:inst14\"" {  } { { "simple_cpu.bdf" "inst14" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 960 648 776 1056 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "psw.v 1 1 " "Warning: Using design file psw.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 psw " "Info: Found entity 1: psw" {  } { { "psw.v" "" { Text "E:/simple_cpu/psw.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "psw psw:inst6 " "Info: Elaborating entity \"psw\" for hierarchy \"psw:inst6\"" {  } { { "simple_cpu.bdf" "inst6" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 944 1936 2032 1072 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"gdfx_temp0\[7\]\" " "Warning: Converted tri-state node \"gdfx_temp0\[7\]\" into a selector" {  } { { "mux2_1.v" "" { Text "E:/simple_cpu/mux2_1.v" 4 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"gdfx_temp0\[6\]\" " "Warning: Converted tri-state node \"gdfx_temp0\[6\]\" into a selector" {  } { { "mux2_1.v" "" { Text "E:/simple_cpu/mux2_1.v" 4 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"gdfx_temp0\[5\]\" " "Warning: Converted tri-state node \"gdfx_temp0\[5\]\" into a selector" {  } { { "mux2_1.v" "" { Text "E:/simple_cpu/mux2_1.v" 4 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"gdfx_temp0\[4\]\" " "Warning: Converted tri-state node \"gdfx_temp0\[4\]\" into a selector" {  } { { "mux2_1.v" "" { Text "E:/simple_cpu/mux2_1.v" 4 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"gdfx_temp0\[3\]\" " "Warning: Converted tri-state node \"gdfx_temp0\[3\]\" into a selector" {  } { { "mux2_1.v" "" { Text "E:/simple_cpu/mux2_1.v" 4 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"gdfx_temp0\[2\]\" " "Warning: Converted tri-state node \"gdfx_temp0\[2\]\" into a selector" {  } { { "mux2_1.v" "" { Text "E:/simple_cpu/mux2_1.v" 4 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"gdfx_temp0\[1\]\" " "Warning: Converted tri-state node \"gdfx_temp0\[1\]\" into a selector" {  } { { "mux2_1.v" "" { Text "E:/simple_cpu/mux2_1.v" 4 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"gdfx_temp0\[0\]\" " "Warning: Converted tri-state node \"gdfx_temp0\[0\]\" into a selector" {  } { { "mux2_1.v" "" { Text "E:/simple_cpu/mux2_1.v" 4 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "297 " "Info: Implemented 297 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Info: Implemented 42 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "237 " "Info: Implemented 237 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 29 12:41:34 2021 " "Info: Processing ended: Wed Dec 29 12:41:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
