Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Fri May 13 14:17:21 2016
| Host         : ubuntu running 64-bit Ubuntu 14.04.1 LTS
| Command      : report_control_sets -verbose -file DMB1_wrapper_control_sets_placed.rpt
| Design       : DMB1_wrapper
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   116 |
| Unused register locations in slices containing registers |   369 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             229 |           97 |
| No           | No                    | Yes                    |              30 |            9 |
| No           | Yes                   | No                     |             400 |          161 |
| Yes          | No                    | No                     |             605 |          167 |
| Yes          | No                    | Yes                    |              14 |            7 |
| Yes          | Yes                   | No                     |             793 |          258 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|           Clock Signal          |                                                                                                                          Enable Signal                                                                                                                         |                                                                                                 Set/Reset Signal                                                                                                | Slice Load Count | Bel Load Count |
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  DMB1_i/mdm_1/U0/Dbg_Update_0   | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_reg_n_0                                                                                      |                1 |              1 |
| ~DMB1_i/mdm_1/U0/Ext_JTAG_DRCK  | DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE                                                                                                                                                                                                                  | DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D                                                                                                                                                                    |                1 |              1 |
|  DMB1_i/mdm_1/U0/Dbg_Update_0   |                                                                                                                                                                                                                                                                | DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0                                                                                                                                             |                1 |              1 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                          |                                                                                                                                                                                                                 |                1 |              1 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                          |                                                                                                                                                                                                                 |                1 |              1 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                |                                                                                                                                                                                                                 |                1 |              1 |
|  DMB1_i/mdm_1/U0/Dbg_Update_0   | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                      |                1 |              1 |
|  DMB1_i/mdm_1/U0/Dbg_Update_0   | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i_reg_n_0                                                                                      |                1 |              1 |
|  DMB1_i/mdm_1/U0/Dbg_Update_0   | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i_reg_n_0                                                                                       |                1 |              1 |
| ~DMB1_i/mdm_1/U0/Dbg_Update_0   |                                                                                                                                                                                                                                                                | DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I0                                                                                                                                                                   |                1 |              1 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                                                                                                                                | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                      |                1 |              1 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                |                                                                                                                                                                                                                 |                1 |              2 |
|  DMB1_i/mdm_1/U0/Dbg_Update_0   |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                 |                2 |              2 |
|  DMB1_i/mdm_1/U0/Dbg_Update_0   | DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i0                                                                                                                                                                                                        |                                                                                                                                                                                                                 |                1 |              2 |
|  DMB1_i/mdm_1/U0/Dbg_Update_0   | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                              |                1 |              2 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                                                                                                                                | DMB1_i/mdm_1/U0/MDM_Core_I1/Use_Uart.clear_Ext_BRK_reg_0                                                                                                                                                        |                2 |              3 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                                                                      | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |                2 |              4 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]_1[0]                                                                                                 |                                                                                                                                                                                                                 |                3 |              4 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]_1[0]                                                                                                 | DMB1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_second_len_r_reg[3]                                                             |                1 |              4 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                                               |                                                                                                                                                                                                                 |                2 |              4 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                                                            | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |                1 |              4 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                |                                                                                                                                                                                                                 |                1 |              4 |
|  DMB1_i/mdm_1/U0/Ext_JTAG_DRCK  | DMB1_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                                                                                       | DMB1_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                                                                                         |                1 |              4 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                                   | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |                2 |              4 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/ENB                                                                                                                                                        | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                 |                1 |              4 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/E[0]                                                 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |                2 |              4 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/p_2_out                                                                                                                                                    | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |                2 |              4 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                                                               |                                                                                                                                                                                                                 |                1 |              4 |
|  DMB1_i/mdm_1/U0/Dbg_Update_0   | DMB1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                            | DMB1_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                                                                                         |                1 |              4 |
| ~DMB1_i/mdm_1/U0/Dbg_Update_0   |                                                                                                                                                                                                                                                                | DMB1_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                                                                                         |                1 |              4 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                                                                                                                                | DMB1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                               |                2 |              4 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                                                                                                                                | DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                                                    |                4 |              4 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                                                                                                                                | DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                                                    |                3 |              4 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                                                                                                                                | DMB1_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                |                3 |              4 |
|  DMB1_i/mdm_1/U0/Dbg_Update_0   | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                |                                                                                                                                                                                                                 |                2 |              4 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                                                                                  | DMB1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[2]_i_1_n_0                                                                                        |                1 |              4 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I_0                                                                                                                                                                        | DMB1_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg_n_0                                                                                                                                                      |                1 |              4 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[3] | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/SR[0] |                1 |              4 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].FDRE_I_0                                                                                                                                                                        | DMB1_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg_n_0                                                                                                                                                      |                1 |              4 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                         | DMB1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                             |                1 |              4 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                                                           |                                                                                                                                                                                                                 |                2 |              5 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                                                                                                                                | DMB1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                    |                2 |              5 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Read_Req_Granted                                                                                       |                                                                                                                                                                                                                 |                2 |              5 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                                                                                  | DMB1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                       |                1 |              5 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                   | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |                1 |              5 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_PipeRun                                                                                                                                                                                  | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |                2 |              5 |
|  DMB1_i/mdm_1/U0/Ext_JTAG_DRCK  | DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[15]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                 |                1 |              6 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/last_outstanding_write                                                                                 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |                2 |              6 |
|  DMB1_i/mdm_1/U0/Ext_JTAG_DRCK  | DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1                                                                                                                                                                                                            |                                                                                                                                                                                                                 |                1 |              6 |
|  DMB1_i/mdm_1/U0/Ext_JTAG_DRCK  | DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count[0]__0_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                 |                2 |              6 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                    | DMB1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                              |                1 |              6 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                      | DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                   |                2 |              8 |
|  DMB1_i/mdm_1/U0/Ext_JTAG_DRCK  | DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                 |                2 |              8 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                              |                                                                                                                                                                                                                 |                1 |              8 |
|  DMB1_i/mdm_1/U0/Ext_JTAG_DRCK  | DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                        |                                                                                                                                                                                                                 |                3 |              8 |
|  DMB1_i/mdm_1/U0/Dbg_Update_0   | DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10                                                                                                                                                                                                          |                                                                                                                                                                                                                 |                1 |              8 |
|  DMB1_i/mdm_1/U0/Ext_JTAG_DRCK  | DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[0]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                 |                2 |              8 |
|  DMB1_i/mdm_1/U0/Ext_JTAG_DRCK  | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[1].SRLC16E_I/SRL16_En                                                                               |                                                                                                                                                                                                                 |                7 |              8 |
| ~DMB1_i/mdm_1/U0/Dbg_Update_0   | DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                 |                2 |              8 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                                                                                                                                | DMB1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                             |                3 |              8 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                                                                                  | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |                1 |              8 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                        | DMB1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[34]_i_1_n_0                                                                                                           |                1 |              8 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/CI                                                                                                                                                                                               |                                                                                                                                                                                                                 |                2 |              8 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/CI                                                                                                                                                                                               |                                                                                                                                                                                                                 |                1 |              8 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                  | DMB1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                             |                3 |              8 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Write_Data_Valid                                     |                                                                                                                                                                                                                 |                1 |              8 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                 |                3 |              9 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                                                                                                                                | DMB1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                       |                5 |              9 |
|  DMB1_i/mdm_1/U0/Ext_JTAG_DRCK  | DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[9]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                 |                3 |             10 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                 |                                                                                                                                                                                                                 |                5 |             14 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                                                                        | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |                6 |             16 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                 |                                                                                                                                                                                                                 |                6 |             16 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                                               |                                                                                                                                                                                                                 |                8 |             16 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/lopt_7                                                                                                           | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |               10 |             20 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                     | DMB1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                       |                7 |             22 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_miss_sel_carry_and/MUXCY_I/Read_Req                                                                                                         | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |                5 |             23 |
|  DMB1_i/mdm_1/U0/Ext_JTAG_DRCK  |                                                                                                                                                                                                                                                                | DMB1_i/mdm_1/U0/MDM_Core_I1/shift_n_reset                                                                                                                                                                       |                5 |             23 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Read_Req                                                                                                                                                   | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |                6 |             23 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/write_req_granted                                                                                      |                                                                                                                                                                                                                 |                5 |             25 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[5].MUXCY_I/E[0]                                                                                                          | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |                7 |             26 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                                                              |                                                                                                                                                                                                                 |                6 |             26 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                                                                     | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |                9 |             26 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/SR[0]                                                | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |                8 |             26 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                             |                                                                                                                                                                                                                 |                6 |             26 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                                |                                                                                                                                                                                                                 |                8 |             26 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                |                                                                                                                                                                                                                 |                5 |             26 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                                                              |                                                                                                                                                                                                                 |                6 |             26 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                               |                                                                                                                                                                                                                 |                7 |             27 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                                                              |                                                                                                                                                                                                                 |                6 |             27 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/lopt_7                                                                                                                               |                                                                                                                                                                                                                 |               12 |             30 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                                                                             | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |                8 |             32 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                                                                                                                                | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1_n_0                                                                                                           |               14 |             32 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/E[0]                                                                                                                                                       | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |               11 |             32 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                             |                                                                                                                                                                                                                 |                8 |             32 |
|  DMB1_i/mdm_1/U0/Ext_JTAG_DRCK  | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                             |                                                                                                                                                                                                                 |               10 |             32 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/lopt_7                                                                                                           |                                                                                                                                                                                                                 |                6 |             32 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                  | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |                6 |             32 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/lopt_7                                                                                                           | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                        |                8 |             32 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1_n_0                                                                                                    |                                                                                                                                                                                                                 |                9 |             32 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                            |               10 |             32 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                        | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |               11 |             32 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                               |                                                                                                                                                                                                                 |                9 |             33 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                         |                                                                                                                                                                                                                 |               11 |             33 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                             |                                                                                                                                                                                                                 |                7 |             33 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                               |                                                                                                                                                                                                                 |                7 |             33 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                                                                                                                                | DMB1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                         |                9 |             34 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                                                                                                                                | DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                         |               12 |             43 |
|  DMB1_i/mdm_1/U0/Ext_JTAG_DRCK  | DMB1_i/mdm_1/U0/Dbg_Capture_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                 |               10 |             47 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[3] |                                                                                                                                                                                                                 |                8 |             64 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                                                                           |                                                                                                                                                                                                                 |               10 |             75 |
|  DMB1_i/mdm_1/U0/Ext_JTAG_DRCK  |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                 |               30 |             87 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |               39 |             93 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[34]                                                                                                                                                                                       |                                                                                                                                                                                                                 |               16 |            128 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                 |               72 |            162 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |               76 |            218 |
|  DMB1_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                                                                                                                                | DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                             |              102 |            250 |
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


