Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Jun 12 20:28:01 2024
| Host         : NP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_test_top_timing_summary_routed.rpt -pb vga_test_top_timing_summary_routed.pb -rpx vga_test_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_test_top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    59          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (59)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (113)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (59)
-------------------------
 There are 59 register/latch pins with no clock driven by root clock pin: clkdiv_inst/div_res_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (113)
--------------------------------------------------
 There are 113 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.788        0.000                      0                    2        0.307        0.000                      0                    2        4.650        0.000                       0                     3  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             5.788        0.000                      0                    2        0.307        0.000                      0                    2        4.650        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.788ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.307ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.788ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.468ns (11.075%)  route 3.758ns (88.925%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.022ns = ( 14.022 - 10.000 ) 
    Source Clock Delay      (SCD):    4.391ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.376     4.391    clkdiv_inst/sys_clk
    SLICE_X56Y73         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDCE (Prop_fdce_C_Q)         0.223     4.614 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.279     6.893    counter[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.986 r  counter_BUFG[1]_inst/O
                         net (fo=60, routed)          1.478     8.465    clkdiv_inst/counter_BUFG[1]
    SLICE_X56Y73         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.152     8.617 r  clkdiv_inst/div_res_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.617    clkdiv_inst/div_res_reg[0]_i_1_n_6
    SLICE_X56Y73         FDCE                                         r  clkdiv_inst/div_res_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.247    14.022    clkdiv_inst/sys_clk
    SLICE_X56Y73         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
                         clock pessimism              0.369    14.391    
                         clock uncertainty           -0.035    14.356    
    SLICE_X56Y73         FDCE (Setup_fdce_C_D)        0.049    14.405    clkdiv_inst/div_res_reg[1]
  -------------------------------------------------------------------
                         required time                         14.405    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  5.788    

Slack (MET) :             9.249ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.390ns (51.013%)  route 0.375ns (48.987%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.022ns = ( 14.022 - 10.000 ) 
    Source Clock Delay      (SCD):    4.391ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.376     4.391    clkdiv_inst/sys_clk
    SLICE_X56Y73         FDCE                                         r  clkdiv_inst/div_res_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDCE (Prop_fdce_C_Q)         0.223     4.614 f  clkdiv_inst/div_res_reg[0]/Q
                         net (fo=1, routed)           0.375     4.989    clkdiv_inst/div_res_reg_n_0_[0]
    SLICE_X56Y73         LUT1 (Prop_lut1_I0_O)        0.043     5.032 r  clkdiv_inst/div_res[0]_i_2/O
                         net (fo=1, routed)           0.000     5.032    clkdiv_inst/div_res[0]_i_2_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     5.156 r  clkdiv_inst/div_res_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.156    clkdiv_inst/div_res_reg[0]_i_1_n_7
    SLICE_X56Y73         FDCE                                         r  clkdiv_inst/div_res_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.247    14.022    clkdiv_inst/sys_clk
    SLICE_X56Y73         FDCE                                         r  clkdiv_inst/div_res_reg[0]/C
                         clock pessimism              0.369    14.391    
                         clock uncertainty           -0.035    14.356    
    SLICE_X56Y73         FDCE (Setup_fdce_C_D)        0.049    14.405    clkdiv_inst/div_res_reg[0]
  -------------------------------------------------------------------
                         required time                         14.405    
                         arrival time                          -5.156    
  -------------------------------------------------------------------
                         slack                                  9.249    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 clkdiv_inst/div_res_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.183ns (48.476%)  route 0.195ns (51.524%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.581     1.827    clkdiv_inst/sys_clk
    SLICE_X56Y73         FDCE                                         r  clkdiv_inst/div_res_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDCE (Prop_fdce_C_Q)         0.100     1.927 f  clkdiv_inst/div_res_reg[0]/Q
                         net (fo=1, routed)           0.195     2.121    clkdiv_inst/div_res_reg_n_0_[0]
    SLICE_X56Y73         LUT1 (Prop_lut1_I0_O)        0.028     2.149 r  clkdiv_inst/div_res[0]_i_2/O
                         net (fo=1, routed)           0.000     2.149    clkdiv_inst/div_res[0]_i_2_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     2.204 r  clkdiv_inst/div_res_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.204    clkdiv_inst/div_res_reg[0]_i_1_n_7
    SLICE_X56Y73         FDCE                                         r  clkdiv_inst/div_res_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.797     2.282    clkdiv_inst/sys_clk
    SLICE_X56Y73         FDCE                                         r  clkdiv_inst/div_res_reg[0]/C
                         clock pessimism             -0.455     1.827    
    SLICE_X56Y73         FDCE (Hold_fdce_C_D)         0.071     1.898    clkdiv_inst/div_res_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 clkdiv_inst/div_res_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.210ns (51.915%)  route 0.195ns (48.085%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.581     1.827    clkdiv_inst/sys_clk
    SLICE_X56Y73         FDCE                                         r  clkdiv_inst/div_res_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDCE (Prop_fdce_C_Q)         0.100     1.927 f  clkdiv_inst/div_res_reg[0]/Q
                         net (fo=1, routed)           0.195     2.121    clkdiv_inst/div_res_reg_n_0_[0]
    SLICE_X56Y73         LUT1 (Prop_lut1_I0_O)        0.028     2.149 r  clkdiv_inst/div_res[0]_i_2/O
                         net (fo=1, routed)           0.000     2.149    clkdiv_inst/div_res[0]_i_2_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.082     2.231 r  clkdiv_inst/div_res_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.231    clkdiv_inst/div_res_reg[0]_i_1_n_6
    SLICE_X56Y73         FDCE                                         r  clkdiv_inst/div_res_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.797     2.282    clkdiv_inst/sys_clk
    SLICE_X56Y73         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
                         clock pessimism             -0.455     1.827    
    SLICE_X56Y73         FDCE (Hold_fdce_C_D)         0.071     1.898    clkdiv_inst/div_res_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.334    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.408         10.000      8.591      BUFGCTRL_X0Y1  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X56Y73   clkdiv_inst/div_res_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X56Y73   clkdiv_inst/div_res_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y73   clkdiv_inst/div_res_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y73   clkdiv_inst/div_res_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y73   clkdiv_inst/div_res_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y73   clkdiv_inst/div_res_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y73   clkdiv_inst/div_res_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y73   clkdiv_inst/div_res_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y73   clkdiv_inst/div_res_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X56Y73   clkdiv_inst/div_res_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           127 Endpoints
Min Delay           127 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_inst/h_count_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.819ns  (logic 0.813ns (16.873%)  route 4.006ns (83.127%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 r  sys_rst_IBUF_inst/O
                         net (fo=25, routed)          3.358     4.128    vga_inst/sys_rst
    SLICE_X3Y72          LUT2 (Prop_lut2_I1_O)        0.043     4.171 r  vga_inst/h_count[9]_i_1/O
                         net (fo=10, routed)          0.648     4.819    vga_inst/h_count[9]_i_1_n_0
    SLICE_X15Y73         FDRE                                         r  vga_inst/h_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_inst/h_count_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.819ns  (logic 0.813ns (16.873%)  route 4.006ns (83.127%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 r  sys_rst_IBUF_inst/O
                         net (fo=25, routed)          3.358     4.128    vga_inst/sys_rst
    SLICE_X3Y72          LUT2 (Prop_lut2_I1_O)        0.043     4.171 r  vga_inst/h_count[9]_i_1/O
                         net (fo=10, routed)          0.648     4.819    vga_inst/h_count[9]_i_1_n_0
    SLICE_X15Y73         FDRE                                         r  vga_inst/h_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_inst/h_count_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.819ns  (logic 0.813ns (16.873%)  route 4.006ns (83.127%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 r  sys_rst_IBUF_inst/O
                         net (fo=25, routed)          3.358     4.128    vga_inst/sys_rst
    SLICE_X3Y72          LUT2 (Prop_lut2_I1_O)        0.043     4.171 r  vga_inst/h_count[9]_i_1/O
                         net (fo=10, routed)          0.648     4.819    vga_inst/h_count[9]_i_1_n_0
    SLICE_X15Y73         FDRE                                         r  vga_inst/h_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_inst/h_count_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.819ns  (logic 0.813ns (16.873%)  route 4.006ns (83.127%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 r  sys_rst_IBUF_inst/O
                         net (fo=25, routed)          3.358     4.128    vga_inst/sys_rst
    SLICE_X3Y72          LUT2 (Prop_lut2_I1_O)        0.043     4.171 r  vga_inst/h_count[9]_i_1/O
                         net (fo=10, routed)          0.648     4.819    vga_inst/h_count[9]_i_1_n_0
    SLICE_X15Y73         FDRE                                         r  vga_inst/h_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_inst/h_count_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.819ns  (logic 0.813ns (16.873%)  route 4.006ns (83.127%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 r  sys_rst_IBUF_inst/O
                         net (fo=25, routed)          3.358     4.128    vga_inst/sys_rst
    SLICE_X3Y72          LUT2 (Prop_lut2_I1_O)        0.043     4.171 r  vga_inst/h_count[9]_i_1/O
                         net (fo=10, routed)          0.648     4.819    vga_inst/h_count[9]_i_1_n_0
    SLICE_X15Y73         FDRE                                         r  vga_inst/h_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_inst/h_count_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.819ns  (logic 0.813ns (16.873%)  route 4.006ns (83.127%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 r  sys_rst_IBUF_inst/O
                         net (fo=25, routed)          3.358     4.128    vga_inst/sys_rst
    SLICE_X3Y72          LUT2 (Prop_lut2_I1_O)        0.043     4.171 r  vga_inst/h_count[9]_i_1/O
                         net (fo=10, routed)          0.648     4.819    vga_inst/h_count[9]_i_1_n_0
    SLICE_X15Y73         FDRE                                         r  vga_inst/h_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_inst/h_count_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.528ns  (logic 0.813ns (17.956%)  route 3.715ns (82.044%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 r  sys_rst_IBUF_inst/O
                         net (fo=25, routed)          3.358     4.128    vga_inst/sys_rst
    SLICE_X3Y72          LUT2 (Prop_lut2_I1_O)        0.043     4.171 r  vga_inst/h_count[9]_i_1/O
                         net (fo=10, routed)          0.358     4.528    vga_inst/h_count[9]_i_1_n_0
    SLICE_X2Y72          FDRE                                         r  vga_inst/h_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_inst/h_count_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.528ns  (logic 0.813ns (17.956%)  route 3.715ns (82.044%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 r  sys_rst_IBUF_inst/O
                         net (fo=25, routed)          3.358     4.128    vga_inst/sys_rst
    SLICE_X3Y72          LUT2 (Prop_lut2_I1_O)        0.043     4.171 r  vga_inst/h_count[9]_i_1/O
                         net (fo=10, routed)          0.358     4.528    vga_inst/h_count[9]_i_1_n_0
    SLICE_X2Y72          FDRE                                         r  vga_inst/h_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_inst/h_count_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.528ns  (logic 0.813ns (17.956%)  route 3.715ns (82.044%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 r  sys_rst_IBUF_inst/O
                         net (fo=25, routed)          3.358     4.128    vga_inst/sys_rst
    SLICE_X3Y72          LUT2 (Prop_lut2_I1_O)        0.043     4.171 r  vga_inst/h_count[9]_i_1/O
                         net (fo=10, routed)          0.358     4.528    vga_inst/h_count[9]_i_1_n_0
    SLICE_X2Y72          FDRE                                         r  vga_inst/h_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_inst/h_count_reg[9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.528ns  (logic 0.813ns (17.956%)  route 3.715ns (82.044%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 r  sys_rst_IBUF_inst/O
                         net (fo=25, routed)          3.358     4.128    vga_inst/sys_rst
    SLICE_X3Y72          LUT2 (Prop_lut2_I1_O)        0.043     4.171 r  vga_inst/h_count[9]_i_1/O
                         net (fo=10, routed)          0.358     4.528    vga_inst/h_count[9]_i_1_n_0
    SLICE_X2Y72          FDRE                                         r  vga_inst/h_count_reg[9]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/col_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            test_pic_inst/pixel_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.188ns  (logic 0.091ns (48.408%)  route 0.097ns (51.592%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE                         0.000     0.000 r  vga_inst/col_reg[4]/C
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.091     0.091 r  vga_inst/col_reg[4]/Q
                         net (fo=1, routed)           0.097     0.188    test_pic_inst/D[7]
    SLICE_X0Y71          FDCE                                         r  test_pic_inst/pixel_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test_pic_inst/pixel_data_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_inst/pixel_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.189ns  (logic 0.091ns (48.083%)  route 0.098ns (51.917%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE                         0.000     0.000 r  test_pic_inst/pixel_data_reg[7]/C
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.091     0.091 r  test_pic_inst/pixel_data_reg[7]/Q
                         net (fo=1, routed)           0.098     0.189    vga_inst/pixel_data_reg[11]_0[7]
    SLICE_X0Y70          FDRE                                         r  vga_inst/pixel_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test_pic_inst/pixel_data_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_inst/pixel_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.100ns (50.990%)  route 0.096ns (49.010%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE                         0.000     0.000 r  test_pic_inst/pixel_data_reg[1]/C
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  test_pic_inst/pixel_data_reg[1]/Q
                         net (fo=1, routed)           0.096     0.196    vga_inst/pixel_data_reg[11]_0[1]
    SLICE_X1Y70          FDRE                                         r  vga_inst/pixel_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test_pic_inst/pixel_data_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_inst/pixel_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.100ns (50.869%)  route 0.097ns (49.131%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE                         0.000     0.000 r  test_pic_inst/pixel_data_reg[3]/C
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  test_pic_inst/pixel_data_reg[3]/Q
                         net (fo=1, routed)           0.097     0.197    vga_inst/pixel_data_reg[11]_0[3]
    SLICE_X1Y70          FDRE                                         r  vga_inst/pixel_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test_pic_inst/pixel_data_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_inst/pixel_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.100ns (50.740%)  route 0.097ns (49.260%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE                         0.000     0.000 r  test_pic_inst/pixel_data_reg[0]/C
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  test_pic_inst/pixel_data_reg[0]/Q
                         net (fo=1, routed)           0.097     0.197    vga_inst/pixel_data_reg[11]_0[0]
    SLICE_X1Y70          FDRE                                         r  vga_inst/pixel_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test_pic_inst/pixel_data_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_inst/pixel_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.100ns (50.709%)  route 0.097ns (49.291%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE                         0.000     0.000 r  test_pic_inst/pixel_data_reg[2]/C
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  test_pic_inst/pixel_data_reg[2]/Q
                         net (fo=1, routed)           0.097     0.197    vga_inst/pixel_data_reg[11]_0[2]
    SLICE_X1Y70          FDRE                                         r  vga_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/row_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            test_pic_inst/pixel_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.107ns (53.720%)  route 0.092ns (46.280%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE                         0.000     0.000 r  vga_inst/row_reg[4]/C
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.107     0.107 r  vga_inst/row_reg[4]/Q
                         net (fo=1, routed)           0.092     0.199    test_pic_inst/D[1]
    SLICE_X0Y71          FDCE                                         r  test_pic_inst/pixel_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/read_pixel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/pixel_data_reg[10]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.100ns (48.844%)  route 0.105ns (51.156%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE                         0.000     0.000 r  vga_inst/read_pixel_reg/C
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vga_inst/read_pixel_reg/Q
                         net (fo=12, routed)          0.105     0.205    vga_inst/read_pixel
    SLICE_X0Y73          FDRE                                         r  vga_inst/pixel_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/read_pixel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/pixel_data_reg[11]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.100ns (48.844%)  route 0.105ns (51.156%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE                         0.000     0.000 r  vga_inst/read_pixel_reg/C
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vga_inst/read_pixel_reg/Q
                         net (fo=12, routed)          0.105     0.205    vga_inst/read_pixel
    SLICE_X0Y73          FDRE                                         r  vga_inst/pixel_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/read_pixel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/pixel_data_reg[8]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.100ns (48.844%)  route 0.105ns (51.156%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE                         0.000     0.000 r  vga_inst/read_pixel_reg/C
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vga_inst/read_pixel_reg/Q
                         net (fo=12, routed)          0.105     0.205    vga_inst/read_pixel
    SLICE_X0Y73          FDRE                                         r  vga_inst/pixel_data_reg[8]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.659ns  (logic 0.770ns (28.963%)  route 1.889ns (71.037%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  sys_rst_IBUF_inst/O
                         net (fo=25, routed)          1.889     2.659    clkdiv_inst/AR[0]
    SLICE_X56Y73         FDCE                                         f  clkdiv_inst/div_res_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.247     4.022    clkdiv_inst/sys_clk
    SLICE_X56Y73         FDCE                                         r  clkdiv_inst/div_res_reg[0]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.659ns  (logic 0.770ns (28.963%)  route 1.889ns (71.037%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  sys_rst_IBUF_inst/O
                         net (fo=25, routed)          1.889     2.659    clkdiv_inst/AR[0]
    SLICE_X56Y73         FDCE                                         f  clkdiv_inst/div_res_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.247     4.022    clkdiv_inst/sys_clk
    SLICE_X56Y73         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.220ns  (logic 0.152ns (12.420%)  route 1.069ns (87.580%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 f  sys_rst_IBUF_inst/O
                         net (fo=25, routed)          1.069     1.220    clkdiv_inst/AR[0]
    SLICE_X56Y73         FDCE                                         f  clkdiv_inst/div_res_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.797     2.282    clkdiv_inst/sys_clk
    SLICE_X56Y73         FDCE                                         r  clkdiv_inst/div_res_reg[0]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.220ns  (logic 0.152ns (12.420%)  route 1.069ns (87.580%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 f  sys_rst_IBUF_inst/O
                         net (fo=25, routed)          1.069     1.220    clkdiv_inst/AR[0]
    SLICE_X56Y73         FDCE                                         f  clkdiv_inst/div_res_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.797     2.282    clkdiv_inst/sys_clk
    SLICE_X56Y73         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C





