<?xml version="1.0" encoding="UTF-8"?>
<register_list name="System" xmlns="http://www.arm.com/core_reg" xmlns:tcf="http://com.arm.targetconfigurationeditor" xmlns:xi="http://www.w3.org/2001/XInclude" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.arm.com/core_reg ../../../Schemas/core_register_definition.xsd">
  <!--PLEASE DO NOT EDIT THIS FILE - Generated from SVE_HPC_SysReg-->
  <register_group name="ID">
    <gui_name language="en">ID</gui_name>
    <description language="en">ID</description>

    <!-- Hidden VL register present on models used to calculate the current SVE register length.
    Will need to be looked at again when SDDEBUG-20794 is addressed -->
    <register access="RO" name="VL" size="4" hidden="true">
        <gui_name language="en">VL</gui_name>
        <description language="en"></description>
    </register>

    <register access="RO" doclink="CDB://../../../Docs/SVE_HPC_SysReg/xhtml/AArch64-id_aa64pfr0_el1.html" name="ID_AA64PFR0_EL1" size="8">
      <gui_name language="en">AArch64 Processor Feature Register 0</gui_name>
      <description language="en">Provides additional information about implemented PE features in AArch64 state...</description>
      <bitField enumerationId="ID_AA64PFR0_EL1_SVE" name="SVE">
        <gui_name language="en">SVE</gui_name>
        <description language="en">Scalable Vector Extension.</description>
        <definition>[35:32]</definition>
      </bitField>
      <bitField enumerationId="ID_AA64PFR0_EL1_RAS" name="RAS">
        <gui_name language="en">RAS</gui_name>
        <description language="en">RAS Extension version.</description>
        <definition>[31:28]</definition>
      </bitField>
      <bitField enumerationId="ID_AA64PFR0_EL1_GIC" name="GIC">
        <gui_name language="en">GIC</gui_name>
        <description language="en">System register GIC interface support.</description>
        <definition>[27:24]</definition>
      </bitField>
      <bitField enumerationId="ID_AA64PFR0_EL1_AdvSIMD" name="AdvSIMD">
        <gui_name language="en">AdvSIMD</gui_name>
        <description language="en">Advanced SIMD.</description>
        <definition>[23:20]</definition>
      </bitField>
      <bitField enumerationId="ID_AA64PFR0_EL1_FP" name="FP">
        <gui_name language="en">FP</gui_name>
        <description language="en">Floating-point.</description>
        <definition>[19:16]</definition>
      </bitField>
      <bitField enumerationId="ID_AA64PFR0_EL1_EL3" name="EL3">
        <gui_name language="en">EL3</gui_name>
        <description language="en">EL3 Exception level handling.</description>
        <definition>[15:12]</definition>
      </bitField>
      <bitField enumerationId="ID_AA64PFR0_EL1_EL2" name="EL2">
        <gui_name language="en">EL2</gui_name>
        <description language="en">EL2 Exception level handling.</description>
        <definition>[11:8]</definition>
      </bitField>
      <bitField enumerationId="ID_AA64PFR0_EL1_EL1" name="EL1">
        <gui_name language="en">EL1</gui_name>
        <description language="en">EL1 Exception level handling.</description>
        <definition>[7:4]</definition>
      </bitField>
      <bitField enumerationId="ID_AA64PFR0_EL1_EL0" name="EL0">
        <gui_name language="en">EL0</gui_name>
        <description language="en">EL0 Exception level handling.</description>
        <definition>[3:0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SVE_HPC_SysReg/xhtml/AArch64-id_aa64zfr0_el1.html" name="ID_AA64ZFR0_EL1" size="8">
      <gui_name language="en">SVE Feature ID register 0</gui_name>
      <description language="en">The read-only SVE Feature ID register 0 is reserved to identify future expansion of the Scalable Vector Extension.</description>
    </register>
  </register_group>
  <tcf:enumeration name="ID_AA64PFR0_EL1_SVE">
    <tcf:enumItem description="SVE is not implemented." name="SVE_is_not_implemented" number="0"/>
    <tcf:enumItem description="SVE is implemented." name="SVE_is_implemented" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_AA64PFR0_EL1_RAS">
    <tcf:enumItem description="No RAS Extension." name="No_RAS_Extension" number="0"/>
    <tcf:enumItem description="Version 1 of the RAS Extension present." name="Version_1_of_the_RAS_Extension_present" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_AA64PFR0_EL1_GIC">
    <tcf:enumItem description="No System register interface to the GIC is supported." name="No_System_register_interface_to_the_GIC_is_supported" number="0"/>
    <tcf:enumItem description="System register interface to versions 3.0 and 4.0 of the GIC CPU interface is supported." name="System_register_interface_to_versions_3" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_AA64PFR0_EL1_AdvSIMD">
    <tcf:enumItem description="Advanced SIMD is implemented, including support for the following SISD and SIMD operations..." name="Advanced_SIMD_is_implemented_including_support_for_the_following_SISD_and_SIMD_operations" number="0"/>
    <tcf:enumItem description="As for 0000, and also includes support for half-precision floating-point arithmetic." name="As_for_0000_and_also_includes_support_for_half_precision_floating_point_arithmetic" number="1"/>
    <tcf:enumItem description="Advanced SIMD is not implemented." name="Advanced_SIMD_is_not_implemented" number="15"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_AA64PFR0_EL1_FP">
    <tcf:enumItem description="Floating-point is implemented, and includes support for..." name="Floating_point_is_implemented_and_includes_support_for" number="0"/>
    <tcf:enumItem description="As for 0000, and also includes support for half-precision floating-point arithmetic." name="As_for_0000_and_also_includes_support_for_half_precision_floating_point_arithmetic" number="1"/>
    <tcf:enumItem description="Floating-point is not implemented." name="Floating_point_is_not_implemented" number="15"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_AA64PFR0_EL1_EL3">
    <tcf:enumItem description="EL3 is not implemented." name="EL3_is_not_implemented" number="0"/>
    <tcf:enumItem description="EL3 can be executed in AArch64 state only." name="EL3_can_be_executed_in_AArch64_state_only" number="1"/>
    <tcf:enumItem description="EL3 can be executed in either AArch64 or AArch32 state." name="EL3_can_be_executed_in_either_AArch64_or_AArch32_state" number="2"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_AA64PFR0_EL1_EL2">
    <tcf:enumItem description="EL2 is not implemented." name="EL2_is_not_implemented" number="0"/>
    <tcf:enumItem description="EL2 can be executed in AArch64 state only." name="EL2_can_be_executed_in_AArch64_state_only" number="1"/>
    <tcf:enumItem description="EL2 can be executed in either AArch64 or AArch32 state." name="EL2_can_be_executed_in_either_AArch64_or_AArch32_state" number="2"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_AA64PFR0_EL1_EL1">
    <tcf:enumItem description="EL1 can be executed in AArch64 state only." name="EL1_can_be_executed_in_AArch64_state_only" number="1"/>
    <tcf:enumItem description="EL1 can be executed in either AArch64 or AArch32 state." name="EL1_can_be_executed_in_either_AArch64_or_AArch32_state" number="2"/>
  </tcf:enumeration>
  <tcf:enumeration name="ID_AA64PFR0_EL1_EL0">
    <tcf:enumItem description="EL0 can be executed in AArch64 state only." name="EL0_can_be_executed_in_AArch64_state_only" number="1"/>
    <tcf:enumItem description="EL0 can be executed in either AArch64 or AArch32 state." name="EL0_can_be_executed_in_either_AArch64_or_AArch32_state" number="2"/>
  </tcf:enumeration>
</register_list>
