$date
	Sat Oct 22 23:04:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#588760
b110 !
1"
#588762
b110 &
b110 %
1$
#588763
0"
#588766
b11 &
b11 %
#588770
b1010 &
b1010 %
#588774
b101 &
b101 %
#588778
b10000 &
b10000 %
#588782
b1000 &
b1000 %
#588786
b100 &
b100 %
#588790
b10 &
b10 %
#588794
b1 &
b1 %
1#
#588798
b0 &
0#
b0 %
0$
#1600161
b11 !
1"
#1600162
b11 &
b11 %
1$
#1600163
0"
#1600166
b1010 &
b1010 %
#1600170
b101 &
b101 %
#1600174
b10000 &
b10000 %
#1600178
b1000 &
b1000 %
#1600182
b100 &
b100 %
#1600186
b10 &
b10 %
#1600190
b1 &
1#
b1 %
#1600194
b0 &
b0 %
0#
0$
#2606192
b1101 !
1"
#2606194
b1101 &
b1101 %
1$
#2606195
0"
#2606198
b101000 &
b101000 %
#2606202
b10100 &
b10100 %
#2606206
b1010 &
b1010 %
#2606210
b101 &
b101 %
#2606214
b10000 &
b10000 %
#2606218
b1000 &
b1000 %
#2606222
b100 &
b100 %
#2606226
b10 &
b10 %
#2606230
b1 &
1#
b1 %
#2606234
b0 &
b0 %
0#
0$
#4500012
