module mux_4x1(io,i1,i2,i3,s1,s0,y); 
  input i0,i1,i2,i3,s1,s0;
  output y; 
  reg y; 
  wire [1:0] s;
  assign s = {s1,s0};
  
  always@(s1,s0)
    begin 
      if (s==2'b00)
        y = i0;
      else if (s==2'b01)
        y = i1;
      else if (s==2'b10)
        y = i2;
      else if (s==2'b11)
        y = i3;
    end 
endmodule
  
  
