<dec f='llvm/llvm/include/llvm/Support/TargetOpcodes.def' l='268' type='55'/>
<doc f='llvm/llvm/include/llvm/Support/TargetOpcodes.def' l='266'>/// Generic instruction to insert blocks of bits from the registers given into
/// the source.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='935' c='_ZN4llvm15LegalizerHelper12narrowScalarERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1844' c='_ZN4llvm15LegalizerHelper11widenScalarERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='3107' c='_ZN4llvm15LegalizerHelper5lowerERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='4353' c='_ZN4llvm15LegalizerHelper18moreElementsVectorERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerInfo.cpp' l='286' u='r' c='_ZN4llvm13LegalizerInfoC1Ev'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='689' u='r' c='_ZN4llvm16MachineIRBuilder11buildInsertERKNS_5DstOpERKNS_5SrcOpES6_j'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1287' c='_ZN12_GLOBAL__N_115MachineVerifier31verifyPreISelGenericInstructionEPKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='2482' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64LegalizerInfo.cpp' l='209' u='r' c='_ZN4llvm20AArch64LegalizerInfoC1ERKNS_16AArch64SubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='3078' c='_ZN4llvm25AMDGPUInstructionSelector6selectERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='1414' c='_ZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='376' c='_ZN12_GLOBAL__N_122X86InstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='1336' u='r' c='_ZN12_GLOBAL__N_122X86InstructionSelector17selectMergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86LegalizerInfo.cpp' l='387' u='r' c='_ZN4llvm16X86LegalizerInfo19setLegalizerInfoAVXEv'/>
<use f='llvm/llvm/lib/Target/X86/X86LegalizerInfo.cpp' l='391' u='r' c='_ZN4llvm16X86LegalizerInfo19setLegalizerInfoAVXEv'/>
<use f='llvm/llvm/lib/Target/X86/X86LegalizerInfo.cpp' l='469' u='r' c='_ZN4llvm16X86LegalizerInfo22setLegalizerInfoAVX512Ev'/>
<use f='llvm/llvm/lib/Target/X86/X86LegalizerInfo.cpp' l='473' u='r' c='_ZN4llvm16X86LegalizerInfo22setLegalizerInfoAVX512Ev'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerHelperTest.cpp' l='2431' u='r' c='_ZZN12_GLOBAL__N_135AArch64GISelMITest_LowerInsert_Test8TestBodyEvEN5AInfoC1ERKN4llvm19TargetSubtargetInfoE'/>
