// Seed: 2163315719
module module_0 (
    output wire id_0,
    output wire id_1
);
  wire id_3;
  logic [7:0] id_4;
  assign id_1 = id_4[1 : 1];
endmodule
module module_0 (
    output tri id_0,
    input tri id_1,
    output wire id_2,
    input wire id_3,
    output tri1 id_4,
    input supply1 module_1,
    output tri1 id_6,
    input supply0 id_7,
    input uwire id_8,
    output uwire id_9,
    output uwire id_10,
    input wor id_11,
    output wor id_12,
    output uwire id_13,
    input uwire id_14,
    input tri id_15,
    output wand id_16
    , id_50,
    input tri id_17,
    output wand id_18,
    input supply0 id_19,
    output wand id_20,
    output wor id_21,
    input wire id_22,
    input wire id_23,
    output tri0 id_24,
    input supply1 id_25,
    input supply0 id_26,
    output supply1 id_27,
    output tri0 id_28,
    input tri0 id_29,
    input tri1 id_30,
    input tri0 id_31,
    output tri id_32,
    output tri id_33,
    input uwire id_34,
    output uwire id_35,
    output wire id_36,
    output supply1 id_37,
    input supply1 id_38,
    input wire id_39,
    output wor id_40,
    input supply0 id_41,
    input supply1 id_42,
    input wand id_43
    , id_51,
    input supply1 id_44,
    input supply0 id_45,
    input supply1 id_46,
    input tri id_47,
    input wor id_48
);
  assign id_2 = id_29;
  module_0 modCall_1 (
      id_4,
      id_36
  );
  always @(posedge 1 + $display or posedge id_44) $display;
  assign id_24 = 1 ? id_42 == id_46 : 1;
  generate
    assign id_18 = id_11;
  endgenerate
endmodule
