

================================================================
== Vitis HLS Report for 'decode'
================================================================
* Date:           Sun May 25 00:34:21 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        ADPCM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.214 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      103|      103|  0.824 us|  0.824 us|  103|  103|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- filtez_label8   |       10|       10|         2|          -|          -|     5|        no|
        |- upzero_label10  |       12|       12|         2|          -|          -|     6|        no|
        |- upzero_label11  |       12|       12|         2|          -|          -|     6|        no|
        |- filtez_label8   |       10|       10|         2|          -|          -|     5|        no|
        |- upzero_label10  |       12|       12|         2|          -|          -|     6|        no|
        |- upzero_label11  |       12|       12|         2|          -|          -|     6|        no|
        |- decode_label2   |       20|       20|         2|          -|          -|    10|        no|
        |- decode_label3   |       20|       20|         2|          -|          -|    10|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 3 
5 --> 6 
6 --> 7 
7 --> 8 10 9 
8 --> 7 
9 --> 7 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 16 
15 --> 14 
16 --> 17 
17 --> 18 20 19 
18 --> 17 
19 --> 17 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 26 
25 --> 24 
26 --> 27 
27 --> 28 
28 --> 27 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 29 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zl_6 = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:342]   --->   Operation 30 'alloca' 'zl_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:459->data/benchmarks/adpcm/adpcm.c:342]   --->   Operation 31 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (0.69ns)   --->   "%dec_del_bpl_load = load i32 0" [data/benchmarks/adpcm/adpcm.c:461->data/benchmarks/adpcm/adpcm.c:342]   --->   Operation 32 'load' 'dec_del_bpl_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 33 [2/2] (0.68ns)   --->   "%dec_del_dltx_load = load i16 0" [data/benchmarks/adpcm/adpcm.c:461->data/benchmarks/adpcm/adpcm.c:342]   --->   Operation 33 'load' 'dec_del_dltx_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln459 = store i3 1, i3 %i" [data/benchmarks/adpcm/adpcm.c:459->data/benchmarks/adpcm/adpcm.c:342]   --->   Operation 34 'store' 'store_ln459' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 1, i3 %idx"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 4.25>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%input_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_r" [data/benchmarks/adpcm/adpcm.c:331]   --->   Operation 36 'read' 'input_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/2] (0.69ns)   --->   "%dec_del_bpl_load = load i32 0" [data/benchmarks/adpcm/adpcm.c:461->data/benchmarks/adpcm/adpcm.c:342]   --->   Operation 37 'load' 'dec_del_bpl_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln461 = sext i32 %dec_del_bpl_load" [data/benchmarks/adpcm/adpcm.c:461->data/benchmarks/adpcm/adpcm.c:342]   --->   Operation 38 'sext' 'sext_ln461' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/2] (0.68ns)   --->   "%dec_del_dltx_load = load i16 0" [data/benchmarks/adpcm/adpcm.c:461->data/benchmarks/adpcm/adpcm.c:342]   --->   Operation 39 'load' 'dec_del_dltx_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln461_4 = sext i16 %dec_del_dltx_load" [data/benchmarks/adpcm/adpcm.c:461->data/benchmarks/adpcm/adpcm.c:342]   --->   Operation 40 'sext' 'sext_ln461_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (3.17ns)   --->   "%zl = mul i48 %sext_ln461_4, i48 %sext_ln461" [data/benchmarks/adpcm/adpcm.c:461->data/benchmarks/adpcm/adpcm.c:342]   --->   Operation 41 'mul' 'zl' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln460 = sext i48 %zl" [data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:342]   --->   Operation 42 'sext' 'sext_ln460' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln460 = store i50 %sext_ln460, i50 %zl_6" [data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:342]   --->   Operation 43 'store' 'store_ln460' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln464 = br void %for.inc.i" [data/benchmarks/adpcm/adpcm.c:464->data/benchmarks/adpcm/adpcm.c:342]   --->   Operation 44 'br' 'br_ln464' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%i_22 = load i3 %i" [data/benchmarks/adpcm/adpcm.c:464->data/benchmarks/adpcm/adpcm.c:342]   --->   Operation 45 'load' 'i_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.57ns)   --->   "%icmp_ln464 = icmp_eq  i3 %i_22, i3 6" [data/benchmarks/adpcm/adpcm.c:464->data/benchmarks/adpcm/adpcm.c:342]   --->   Operation 46 'icmp' 'icmp_ln464' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln464 = br i1 %icmp_ln464, void %for.inc.i.split, void %filtez.exit" [data/benchmarks/adpcm/adpcm.c:464->data/benchmarks/adpcm/adpcm.c:342]   --->   Operation 47 'br' 'br_ln464' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%idx_load = load i3 %idx" [data/benchmarks/adpcm/adpcm.c:464->data/benchmarks/adpcm/adpcm.c:342]   --->   Operation 48 'load' 'idx_load' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln460 = zext i3 %idx_load" [data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:342]   --->   Operation 49 'zext' 'zext_ln460' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%dec_del_dltx_addr_1 = getelementptr i16 %dec_del_dltx, i64 0, i64 %zext_ln460" [data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:342]   --->   Operation 50 'getelementptr' 'dec_del_dltx_addr_1' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%dec_del_bpl_addr_2 = getelementptr i32 %dec_del_bpl, i64 0, i64 %zext_ln460" [data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:342]   --->   Operation 51 'getelementptr' 'dec_del_bpl_addr_2' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (0.69ns)   --->   "%dec_del_bpl_load_3 = load i3 %dec_del_bpl_addr_2" [data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:342]   --->   Operation 52 'load' 'dec_del_bpl_load_3' <Predicate = (!icmp_ln464)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 53 [2/2] (0.68ns)   --->   "%dec_del_dltx_load_6 = load i3 %dec_del_dltx_addr_1" [data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:342]   --->   Operation 53 'load' 'dec_del_dltx_load_6' <Predicate = (!icmp_ln464)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 54 [1/1] (0.57ns)   --->   "%i_23 = add i3 %i_22, i3 1" [data/benchmarks/adpcm/adpcm.c:464->data/benchmarks/adpcm/adpcm.c:342]   --->   Operation 54 'add' 'i_23' <Predicate = (!icmp_ln464)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.57ns)   --->   "%add_ln464 = add i3 %idx_load, i3 1" [data/benchmarks/adpcm/adpcm.c:464->data/benchmarks/adpcm/adpcm.c:342]   --->   Operation 55 'add' 'add_ln464' <Predicate = (!icmp_ln464)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.38ns)   --->   "%store_ln459 = store i3 %i_23, i3 %i" [data/benchmarks/adpcm/adpcm.c:459->data/benchmarks/adpcm/adpcm.c:342]   --->   Operation 56 'store' 'store_ln459' <Predicate = (!icmp_ln464)> <Delay = 0.38>
ST_3 : Operation 57 [1/1] (0.38ns)   --->   "%store_ln464 = store i3 %add_ln464, i3 %idx" [data/benchmarks/adpcm/adpcm.c:464->data/benchmarks/adpcm/adpcm.c:342]   --->   Operation 57 'store' 'store_ln464' <Predicate = (!icmp_ln464)> <Delay = 0.38>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %input_read, i32 6, i32 7" [data/benchmarks/adpcm/adpcm.c:339]   --->   Operation 58 'partselect' 'lshr_ln' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln345_1 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %input_read, i32 2, i32 5" [data/benchmarks/adpcm/adpcm.c:345]   --->   Operation 59 'partselect' 'trunc_ln345_1' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln345 = zext i4 %trunc_ln345_1" [data/benchmarks/adpcm/adpcm.c:345]   --->   Operation 60 'zext' 'zext_ln345' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%qq4_code4_table_addr = getelementptr i16 %qq4_code4_table, i64 0, i64 %zext_ln345" [data/benchmarks/adpcm/adpcm.c:345]   --->   Operation 61 'getelementptr' 'qq4_code4_table_addr' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 62 [2/2] (0.68ns)   --->   "%qq4_code4_table_load = load i4 %qq4_code4_table_addr" [data/benchmarks/adpcm/adpcm.c:345]   --->   Operation 62 'load' 'qq4_code4_table_load' <Predicate = (icmp_ln464)> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%wl_code_table_addr = getelementptr i13 %wl_code_table, i64 0, i64 %zext_ln345" [data/benchmarks/adpcm/adpcm.c:512->data/benchmarks/adpcm/adpcm.c:348]   --->   Operation 63 'getelementptr' 'wl_code_table_addr' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 64 [2/2] (0.68ns)   --->   "%wl_code_table_load = load i4 %wl_code_table_addr" [data/benchmarks/adpcm/adpcm.c:512->data/benchmarks/adpcm/adpcm.c:348]   --->   Operation 64 'load' 'wl_code_table_load' <Predicate = (icmp_ln464)> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 16> <ROM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%i_13 = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:532->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 65 'alloca' 'i_13' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.41ns)   --->   "%store_ln532 = store i3 0, i3 %i_13" [data/benchmarks/adpcm/adpcm.c:532->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 66 'store' 'store_ln532' <Predicate = (icmp_ln464)> <Delay = 0.41>

State 4 <SV = 3> <Delay = 5.21>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zl_6_load = load i50 %zl_6" [data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:342]   --->   Operation 67 'load' 'zl_6_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%speclooptripcount_ln465 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [data/benchmarks/adpcm/adpcm.c:465->data/benchmarks/adpcm/adpcm.c:342]   --->   Operation 68 'speclooptripcount' 'speclooptripcount_ln465' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln467 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [data/benchmarks/adpcm/adpcm.c:467->data/benchmarks/adpcm/adpcm.c:342]   --->   Operation 69 'specloopname' 'specloopname_ln467' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/2] (0.69ns)   --->   "%dec_del_bpl_load_3 = load i3 %dec_del_bpl_addr_2" [data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:342]   --->   Operation 70 'load' 'dec_del_bpl_load_3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln466 = sext i32 %dec_del_bpl_load_3" [data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:342]   --->   Operation 71 'sext' 'sext_ln466' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/2] (0.68ns)   --->   "%dec_del_dltx_load_6 = load i3 %dec_del_dltx_addr_1" [data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:342]   --->   Operation 72 'load' 'dec_del_dltx_load_6' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln466_6 = sext i16 %dec_del_dltx_load_6" [data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:342]   --->   Operation 73 'sext' 'sext_ln466_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (3.17ns)   --->   "%mul_ln466 = mul i48 %sext_ln466_6, i48 %sext_ln466" [data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:342]   --->   Operation 74 'mul' 'mul_ln466' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln466_7 = sext i48 %mul_ln466" [data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:342]   --->   Operation 75 'sext' 'sext_ln466_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.95ns)   --->   "%zl_11 = add i50 %sext_ln466_7, i50 %zl_6_load" [data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:342]   --->   Operation 76 'add' 'zl_11' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.38ns)   --->   "%store_ln460 = store i50 %zl_11, i50 %zl_6" [data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:342]   --->   Operation 77 'store' 'store_ln460' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln464 = br void %for.inc.i" [data/benchmarks/adpcm/adpcm.c:464->data/benchmarks/adpcm/adpcm.c:342]   --->   Operation 78 'br' 'br_ln464' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 4.12>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%dec_rlt1_load = load i31 %dec_rlt1" [data/benchmarks/adpcm/adpcm.c:343]   --->   Operation 79 'load' 'dec_rlt1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%dec_al1_load = load i16 %dec_al1" [data/benchmarks/adpcm/adpcm.c:343]   --->   Operation 80 'load' 'dec_al1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%dec_rlt2_load = load i31 %dec_rlt2" [data/benchmarks/adpcm/adpcm.c:343]   --->   Operation 81 'load' 'dec_rlt2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%dec_al2_load = load i15 %dec_al2" [data/benchmarks/adpcm/adpcm.c:343]   --->   Operation 82 'load' 'dec_al2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%pl = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %dec_rlt1_load, i1 0" [data/benchmarks/adpcm/adpcm.c:476->data/benchmarks/adpcm/adpcm.c:343]   --->   Operation 83 'bitconcatenate' 'pl' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln475 = sext i32 %pl" [data/benchmarks/adpcm/adpcm.c:475->data/benchmarks/adpcm/adpcm.c:343]   --->   Operation 84 'sext' 'sext_ln475' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln475_6 = sext i16 %dec_al1_load" [data/benchmarks/adpcm/adpcm.c:475->data/benchmarks/adpcm/adpcm.c:343]   --->   Operation 85 'sext' 'sext_ln475_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (3.17ns)   --->   "%mul_ln475 = mul i47 %sext_ln475_6, i47 %sext_ln475" [data/benchmarks/adpcm/adpcm.c:475->data/benchmarks/adpcm/adpcm.c:343]   --->   Operation 86 'mul' 'mul_ln475' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%pl2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %dec_rlt2_load, i1 0" [data/benchmarks/adpcm/adpcm.c:478->data/benchmarks/adpcm/adpcm.c:343]   --->   Operation 87 'bitconcatenate' 'pl2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln475_7 = sext i32 %pl2" [data/benchmarks/adpcm/adpcm.c:475->data/benchmarks/adpcm/adpcm.c:343]   --->   Operation 88 'sext' 'sext_ln475_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln479_4 = sext i15 %dec_al2_load" [data/benchmarks/adpcm/adpcm.c:479->data/benchmarks/adpcm/adpcm.c:343]   --->   Operation 89 'sext' 'sext_ln479_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (3.17ns)   --->   "%mul_ln479 = mul i47 %sext_ln479_4, i47 %sext_ln475_7" [data/benchmarks/adpcm/adpcm.c:479->data/benchmarks/adpcm/adpcm.c:343]   --->   Operation 90 'mul' 'mul_ln479' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.95ns)   --->   "%pl_4 = add i47 %mul_ln479, i47 %mul_ln475" [data/benchmarks/adpcm/adpcm.c:479->data/benchmarks/adpcm/adpcm.c:343]   --->   Operation 91 'add' 'pl_4' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln12 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %pl_4, i32 15, i32 46" [data/benchmarks/adpcm/adpcm.c:480->data/benchmarks/adpcm/adpcm.c:343]   --->   Operation 92 'partselect' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/2] (0.68ns)   --->   "%qq4_code4_table_load = load i4 %qq4_code4_table_addr" [data/benchmarks/adpcm/adpcm.c:345]   --->   Operation 93 'load' 'qq4_code4_table_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%il_load = load i6 %il" [data/benchmarks/adpcm/adpcm.c:346]   --->   Operation 94 'load' 'il_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i6 %il_load" [data/benchmarks/adpcm/adpcm.c:346]   --->   Operation 95 'zext' 'zext_ln346' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%qq6_code6_table_addr = getelementptr i16 %qq6_code6_table, i64 0, i64 %zext_ln346" [data/benchmarks/adpcm/adpcm.c:346]   --->   Operation 96 'getelementptr' 'qq6_code6_table_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [2/2] (0.68ns)   --->   "%qq6_code6_table_load = load i6 %qq6_code6_table_addr" [data/benchmarks/adpcm/adpcm.c:346]   --->   Operation 97 'load' 'qq6_code6_table_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 64> <ROM>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%dec_nbl_load = load i15 %dec_nbl" [data/benchmarks/adpcm/adpcm.c:511->data/benchmarks/adpcm/adpcm.c:348]   --->   Operation 98 'load' 'dec_nbl_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln511 = zext i15 %dec_nbl_load" [data/benchmarks/adpcm/adpcm.c:511->data/benchmarks/adpcm/adpcm.c:348]   --->   Operation 99 'zext' 'zext_ln511' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %dec_nbl_load, i7 0" [data/benchmarks/adpcm/adpcm.c:511->data/benchmarks/adpcm/adpcm.c:348]   --->   Operation 100 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln511_2 = zext i22 %shl_ln" [data/benchmarks/adpcm/adpcm.c:511->data/benchmarks/adpcm/adpcm.c:348]   --->   Operation 101 'zext' 'zext_ln511_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.82ns)   --->   "%sub_ln511 = sub i23 %zext_ln511_2, i23 %zext_ln511" [data/benchmarks/adpcm/adpcm.c:511->data/benchmarks/adpcm/adpcm.c:348]   --->   Operation 102 'sub' 'sub_ln511' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln14 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln511, i32 7, i32 22" [data/benchmarks/adpcm/adpcm.c:511->data/benchmarks/adpcm/adpcm.c:348]   --->   Operation 103 'partselect' 'trunc_ln14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln512 = sext i16 %trunc_ln14" [data/benchmarks/adpcm/adpcm.c:512->data/benchmarks/adpcm/adpcm.c:348]   --->   Operation 104 'sext' 'sext_ln512' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/2] (0.68ns)   --->   "%wl_code_table_load = load i4 %wl_code_table_addr" [data/benchmarks/adpcm/adpcm.c:512->data/benchmarks/adpcm/adpcm.c:348]   --->   Operation 105 'load' 'wl_code_table_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 16> <ROM>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln512_2 = sext i13 %wl_code_table_load" [data/benchmarks/adpcm/adpcm.c:512->data/benchmarks/adpcm/adpcm.c:348]   --->   Operation 106 'sext' 'sext_ln512_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.78ns)   --->   "%add_ln512 = add i17 %sext_ln512_2, i17 %sext_ln512" [data/benchmarks/adpcm/adpcm.c:512->data/benchmarks/adpcm/adpcm.c:348]   --->   Operation 107 'add' 'add_ln512' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln509 = sext i17 %add_ln512" [data/benchmarks/adpcm/adpcm.c:509->data/benchmarks/adpcm/adpcm.c:348]   --->   Operation 108 'sext' 'sext_ln509' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln509, i32 31" [data/benchmarks/adpcm/adpcm.c:513->data/benchmarks/adpcm/adpcm.c:348]   --->   Operation 109 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.26ns)   --->   "%select_ln513 = select i1 %tmp_16, i17 0, i17 %add_ln512" [data/benchmarks/adpcm/adpcm.c:513->data/benchmarks/adpcm/adpcm.c:348]   --->   Operation 110 'select' 'select_ln513' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln509 = trunc i17 %select_ln513" [data/benchmarks/adpcm/adpcm.c:509->data/benchmarks/adpcm/adpcm.c:348]   --->   Operation 111 'trunc' 'trunc_ln509' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.79ns)   --->   "%icmp_ln515 = icmp_ugt  i17 %select_ln513, i17 18432" [data/benchmarks/adpcm/adpcm.c:515->data/benchmarks/adpcm/adpcm.c:348]   --->   Operation 112 'icmp' 'icmp_ln515' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.29ns)   --->   "%select_ln515 = select i1 %icmp_ln515, i15 18432, i15 %trunc_ln509" [data/benchmarks/adpcm/adpcm.c:515->data/benchmarks/adpcm/adpcm.c:348]   --->   Operation 113 'select' 'select_ln515' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%store_ln348 = store i15 %select_ln515, i15 %dec_nbl" [data/benchmarks/adpcm/adpcm.c:348]   --->   Operation 114 'store' 'store_ln348' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%wd1 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %select_ln515, i32 6, i32 10" [data/benchmarks/adpcm/adpcm.c:523->data/benchmarks/adpcm/adpcm.c:349]   --->   Operation 115 'partselect' 'wd1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln15 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %select_ln515, i32 11, i32 14" [data/benchmarks/adpcm/adpcm.c:522->data/benchmarks/adpcm/adpcm.c:349]   --->   Operation 116 'partselect' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln525 = zext i5 %wd1" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:349]   --->   Operation 117 'zext' 'zext_ln525' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%ilb_table_addr = getelementptr i12 %ilb_table, i64 0, i64 %zext_ln525" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:349]   --->   Operation 118 'getelementptr' 'ilb_table_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [2/2] (0.68ns)   --->   "%ilb_table_load = load i5 %ilb_table_addr" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:349]   --->   Operation 119 'load' 'ilb_table_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 32> <ROM>

State 6 <SV = 4> <Delay = 3.50>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%zl_6_load_1 = load i50 %zl_6" [data/benchmarks/adpcm/adpcm.c:469->data/benchmarks/adpcm/adpcm.c:342]   --->   Operation 120 'load' 'zl_6_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i50.i32.i32, i50 %zl_6_load_1, i32 14, i32 45" [data/benchmarks/adpcm/adpcm.c:469->data/benchmarks/adpcm/adpcm.c:342]   --->   Operation 121 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln477 = sext i16 %dec_al1_load" [data/benchmarks/adpcm/adpcm.c:477->data/benchmarks/adpcm/adpcm.c:343]   --->   Operation 122 'sext' 'sext_ln477' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln479 = sext i15 %dec_al2_load" [data/benchmarks/adpcm/adpcm.c:479->data/benchmarks/adpcm/adpcm.c:343]   --->   Operation 123 'sext' 'sext_ln479' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.88ns)   --->   "%add_ln344 = add i32 %trunc_ln12, i32 %trunc_ln" [data/benchmarks/adpcm/adpcm.c:344]   --->   Operation 124 'add' 'add_ln344' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln345 = trunc i32 %add_ln344" [data/benchmarks/adpcm/adpcm.c:345]   --->   Operation 125 'trunc' 'trunc_ln345' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%dec_detl_load = load i15 %dec_detl" [data/benchmarks/adpcm/adpcm.c:345]   --->   Operation 126 'load' 'dec_detl_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln345_1 = zext i15 %dec_detl_load" [data/benchmarks/adpcm/adpcm.c:345]   --->   Operation 127 'zext' 'zext_ln345_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln345 = sext i16 %qq4_code4_table_load" [data/benchmarks/adpcm/adpcm.c:345]   --->   Operation 128 'sext' 'sext_ln345' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (1.94ns)   --->   "%mul_ln345 = mul i31 %sext_ln345, i31 %zext_ln345_1" [data/benchmarks/adpcm/adpcm.c:345]   --->   Operation 129 'mul' 'mul_ln345' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln345_2 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln345, i32 15, i32 30" [data/benchmarks/adpcm/adpcm.c:345]   --->   Operation 130 'partselect' 'trunc_ln345_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln345_1 = sext i16 %trunc_ln345_2" [data/benchmarks/adpcm/adpcm.c:345]   --->   Operation 131 'sext' 'sext_ln345_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln346_1 = sext i16 %trunc_ln345_2" [data/benchmarks/adpcm/adpcm.c:346]   --->   Operation 132 'sext' 'sext_ln346_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/2] (0.68ns)   --->   "%qq6_code6_table_load = load i6 %qq6_code6_table_addr" [data/benchmarks/adpcm/adpcm.c:346]   --->   Operation 133 'load' 'qq6_code6_table_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 64> <ROM>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln346 = sext i16 %qq6_code6_table_load" [data/benchmarks/adpcm/adpcm.c:346]   --->   Operation 134 'sext' 'sext_ln346' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (1.94ns)   --->   "%mul_ln346 = mul i31 %sext_ln346, i31 %zext_ln345_1" [data/benchmarks/adpcm/adpcm.c:346]   --->   Operation 135 'mul' 'mul_ln346' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln13 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln346, i32 15, i32 30" [data/benchmarks/adpcm/adpcm.c:346]   --->   Operation 136 'partselect' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln346_2 = sext i16 %trunc_ln13" [data/benchmarks/adpcm/adpcm.c:346]   --->   Operation 137 'sext' 'sext_ln346_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.88ns)   --->   "%add_ln347 = add i32 %sext_ln346_2, i32 %add_ln344" [data/benchmarks/adpcm/adpcm.c:347]   --->   Operation 138 'add' 'add_ln347' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/2] (0.68ns)   --->   "%ilb_table_load = load i5 %ilb_table_addr" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:349]   --->   Operation 139 'load' 'ilb_table_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 32> <ROM>
ST_6 : Operation 140 [1/1] (0.70ns)   --->   "%sub_ln525 = sub i4 9, i4 %trunc_ln15" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:349]   --->   Operation 140 'sub' 'sub_ln525' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%sub_ln525cast = zext i4 %sub_ln525" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:349]   --->   Operation 141 'zext' 'sub_ln525cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.77ns)   --->   "%wd3 = lshr i12 %ilb_table_load, i12 %sub_ln525cast" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:349]   --->   Operation 142 'lshr' 'wd3' <Predicate = true> <Delay = 0.77> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln9 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %wd3, i3 0" [data/benchmarks/adpcm/adpcm.c:526->data/benchmarks/adpcm/adpcm.c:349]   --->   Operation 143 'bitconcatenate' 'shl_ln9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%store_ln349 = store i15 %shl_ln9, i15 %dec_detl" [data/benchmarks/adpcm/adpcm.c:349]   --->   Operation 144 'store' 'store_ln349' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.88ns)   --->   "%add_ln350 = add i32 %sext_ln345_1, i32 %trunc_ln" [data/benchmarks/adpcm/adpcm.c:350]   --->   Operation 145 'add' 'add_ln350' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.78ns)   --->   "%icmp_ln535 = icmp_eq  i16 %trunc_ln345_2, i16 0" [data/benchmarks/adpcm/adpcm.c:535->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 146 'icmp' 'icmp_ln535' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln535 = br i1 %icmp_ln535, void %for.body7.i.preheader, void %for.inc.i35.preheader" [data/benchmarks/adpcm/adpcm.c:535->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 147 'br' 'br_ln535' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln543 = br void %for.body7.i" [data/benchmarks/adpcm/adpcm.c:543->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 148 'br' 'br_ln543' <Predicate = (!icmp_ln535)> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln537 = br void %for.inc.i35" [data/benchmarks/adpcm/adpcm.c:537->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 149 'br' 'br_ln537' <Predicate = (icmp_ln535)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 4.15>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%i_25 = load i3 %i_13" [data/benchmarks/adpcm/adpcm.c:543->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 150 'load' 'i_25' <Predicate = (!icmp_ln535)> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.57ns)   --->   "%icmp_ln543 = icmp_eq  i3 %i_25, i3 6" [data/benchmarks/adpcm/adpcm.c:543->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 151 'icmp' 'icmp_ln543' <Predicate = (!icmp_ln535)> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (0.57ns)   --->   "%add_ln543 = add i3 %i_25, i3 1" [data/benchmarks/adpcm/adpcm.c:543->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 152 'add' 'add_ln543' <Predicate = (!icmp_ln535)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln543 = br i1 %icmp_ln543, void %for.body7.i.split, void %upzero.exit.loopexit" [data/benchmarks/adpcm/adpcm.c:543->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 153 'br' 'br_ln543' <Predicate = (!icmp_ln535)> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln543 = zext i3 %i_25" [data/benchmarks/adpcm/adpcm.c:543->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 154 'zext' 'zext_ln543' <Predicate = (!icmp_ln535 & !icmp_ln543)> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%dec_del_dltx_addr = getelementptr i16 %dec_del_dltx, i64 0, i64 %zext_ln543" [data/benchmarks/adpcm/adpcm.c:545->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 155 'getelementptr' 'dec_del_dltx_addr' <Predicate = (!icmp_ln535 & !icmp_ln543)> <Delay = 0.00>
ST_7 : Operation 156 [2/2] (0.68ns)   --->   "%dec_del_dltx_load_1 = load i3 %dec_del_dltx_addr" [data/benchmarks/adpcm/adpcm.c:545->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 156 'load' 'dec_del_dltx_load_1' <Predicate = (!icmp_ln535 & !icmp_ln543)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%dec_del_bpl_addr_1 = getelementptr i32 %dec_del_bpl, i64 0, i64 %zext_ln543" [data/benchmarks/adpcm/adpcm.c:549->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 157 'getelementptr' 'dec_del_bpl_addr_1' <Predicate = (!icmp_ln535 & !icmp_ln543)> <Delay = 0.00>
ST_7 : Operation 158 [2/2] (0.69ns)   --->   "%dec_del_bpl_load_2 = load i3 %dec_del_bpl_addr_1" [data/benchmarks/adpcm/adpcm.c:549->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 158 'load' 'dec_del_bpl_load_2' <Predicate = (!icmp_ln535 & !icmp_ln543)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 159 [1/1] (0.41ns)   --->   "%store_ln532 = store i3 %add_ln543, i3 %i_13" [data/benchmarks/adpcm/adpcm.c:532->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 159 'store' 'store_ln532' <Predicate = (!icmp_ln535 & !icmp_ln543)> <Delay = 0.41>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln0 = br void %upzero.exit"   --->   Operation 160 'br' 'br_ln0' <Predicate = (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%i_24 = load i3 %i_13" [data/benchmarks/adpcm/adpcm.c:537->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 161 'load' 'i_24' <Predicate = (icmp_ln535)> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (0.57ns)   --->   "%icmp_ln537 = icmp_eq  i3 %i_24, i3 6" [data/benchmarks/adpcm/adpcm.c:537->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 162 'icmp' 'icmp_ln537' <Predicate = (icmp_ln535)> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (0.57ns)   --->   "%add_ln537 = add i3 %i_24, i3 1" [data/benchmarks/adpcm/adpcm.c:537->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 163 'add' 'add_ln537' <Predicate = (icmp_ln535)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln537 = br i1 %icmp_ln537, void %for.inc.i35.split, void %upzero.exit.loopexit118" [data/benchmarks/adpcm/adpcm.c:537->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 164 'br' 'br_ln537' <Predicate = (icmp_ln535)> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln537 = zext i3 %i_24" [data/benchmarks/adpcm/adpcm.c:537->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 165 'zext' 'zext_ln537' <Predicate = (icmp_ln535 & !icmp_ln537)> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%dec_del_bpl_addr = getelementptr i32 %dec_del_bpl, i64 0, i64 %zext_ln537" [data/benchmarks/adpcm/adpcm.c:539->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 166 'getelementptr' 'dec_del_bpl_addr' <Predicate = (icmp_ln535 & !icmp_ln537)> <Delay = 0.00>
ST_7 : Operation 167 [2/2] (0.69ns)   --->   "%dec_del_bpl_load_1 = load i3 %dec_del_bpl_addr" [data/benchmarks/adpcm/adpcm.c:539->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 167 'load' 'dec_del_bpl_load_1' <Predicate = (icmp_ln535 & !icmp_ln537)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 168 [1/1] (0.41ns)   --->   "%store_ln532 = store i3 %add_ln537, i3 %i_13" [data/benchmarks/adpcm/adpcm.c:532->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 168 'store' 'store_ln532' <Predicate = (icmp_ln535 & !icmp_ln537)> <Delay = 0.41>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln0 = br void %upzero.exit"   --->   Operation 169 'br' 'br_ln0' <Predicate = (icmp_ln535 & icmp_ln537)> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%idx198 = alloca i32 1"   --->   Operation 170 'alloca' 'idx198' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%zl_9 = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:361]   --->   Operation 171 'alloca' 'zl_9' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%i_16 = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:459->data/benchmarks/adpcm/adpcm.c:361]   --->   Operation 172 'alloca' 'i_16' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_7 : Operation 173 [2/2] (0.68ns)   --->   "%dec_del_dltx_load_2 = load i16 4" [data/benchmarks/adpcm/adpcm.c:555->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 173 'load' 'dec_del_dltx_load_2' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_7 : Operation 174 [2/2] (0.68ns)   --->   "%dec_del_dltx_load_3 = load i16 3" [data/benchmarks/adpcm/adpcm.c:556->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 174 'load' 'dec_del_dltx_load_3' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%dec_plt1_load = load i32 %dec_plt1" [data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 175 'load' 'dec_plt1_load' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%dec_plt2_load = load i32 %dec_plt2" [data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 176 'load' 'dec_plt2_load' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%wd2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %dec_al1_load, i2 0" [data/benchmarks/adpcm/adpcm.c:569->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 177 'bitconcatenate' 'wd2' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln566 = sext i18 %wd2" [data/benchmarks/adpcm/adpcm.c:566->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 178 'sext' 'sext_ln566' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln570 = sext i32 %add_ln350" [data/benchmarks/adpcm/adpcm.c:570->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 179 'sext' 'sext_ln570' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln570_4 = sext i32 %dec_plt1_load" [data/benchmarks/adpcm/adpcm.c:570->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 180 'sext' 'sext_ln570_4' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (3.17ns)   --->   "%mul_ln570 = mul i64 %sext_ln570_4, i64 %sext_ln570" [data/benchmarks/adpcm/adpcm.c:570->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 181 'mul' 'mul_ln570' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln570, i32 63" [data/benchmarks/adpcm/adpcm.c:570->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 182 'bitselect' 'tmp_18' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.79ns)   --->   "%sub_ln571 = sub i19 0, i19 %sext_ln566" [data/benchmarks/adpcm/adpcm.c:571->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 183 'sub' 'sub_ln571' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %dec_al1_load, i32 5, i32 15" [data/benchmarks/adpcm/adpcm.c:572->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 184 'partselect' 'tmp_9' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln572 = sext i11 %tmp_9" [data/benchmarks/adpcm/adpcm.c:572->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 185 'sext' 'sext_ln572' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_s = partselect i12 @_ssdm_op_PartSelect.i12.i19.i32.i32, i19 %sub_ln571, i32 7, i32 18" [data/benchmarks/adpcm/adpcm.c:572->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 186 'partselect' 'tmp_s' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_7 : Operation 187 [1/1] (0.29ns)   --->   "%select_ln570 = select i1 %tmp_18, i12 %sext_ln572, i12 %tmp_s" [data/benchmarks/adpcm/adpcm.c:570->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 187 'select' 'select_ln570' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln574_4 = sext i12 %select_ln570" [data/benchmarks/adpcm/adpcm.c:574->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 188 'sext' 'sext_ln574_4' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln574 = sext i32 %dec_plt2_load" [data/benchmarks/adpcm/adpcm.c:574->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 189 'sext' 'sext_ln574' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_7 : Operation 190 [1/1] (3.17ns)   --->   "%mul_ln574 = mul i64 %sext_ln574, i64 %sext_ln570" [data/benchmarks/adpcm/adpcm.c:574->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 190 'mul' 'mul_ln574' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln574, i32 63" [data/benchmarks/adpcm/adpcm.c:574->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 191 'bitselect' 'tmp_19' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %dec_al2_load, i7 0" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 192 'bitconcatenate' 'shl_ln3' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln580 = sext i22 %shl_ln3" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 193 'sext' 'sext_ln580' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (0.82ns)   --->   "%sub_ln580 = sub i23 %sext_ln580, i23 %sext_ln479" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 194 'sub' 'sub_ln580' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln17 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln580, i32 7, i32 22" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 195 'partselect' 'trunc_ln17' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln580_4 = sext i16 %trunc_ln17" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 196 'sext' 'sext_ln580_4' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_7 : Operation 197 [1/1] (0.30ns)   --->   "%select_ln580 = select i1 %tmp_19, i17 130944, i17 128" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 197 'select' 'select_ln580' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 198 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln580 = add i17 %sext_ln580_4, i17 %select_ln580" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 198 'add' 'add_ln580' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 199 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%apl2 = add i17 %add_ln580, i17 %sext_ln574_4" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 199 'add' 'apl2' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %dec_al1_load, i8 0" [data/benchmarks/adpcm/adpcm.c:597->data/benchmarks/adpcm/adpcm.c:353]   --->   Operation 200 'bitconcatenate' 'shl_ln4' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln597 = sext i24 %shl_ln4" [data/benchmarks/adpcm/adpcm.c:597->data/benchmarks/adpcm/adpcm.c:353]   --->   Operation 201 'sext' 'sext_ln597' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (0.83ns)   --->   "%sub_ln597 = sub i25 %sext_ln597, i25 %sext_ln477" [data/benchmarks/adpcm/adpcm.c:597->data/benchmarks/adpcm/adpcm.c:353]   --->   Operation 202 'sub' 'sub_ln597' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node apl1)   --->   "%trunc_ln18 = partselect i17 @_ssdm_op_PartSelect.i17.i25.i32.i32, i25 %sub_ln597, i32 8, i32 24" [data/benchmarks/adpcm/adpcm.c:597->data/benchmarks/adpcm/adpcm.c:353]   --->   Operation 203 'partselect' 'trunc_ln18' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node apl1)   --->   "%sext_ln599 = sext i17 %trunc_ln18" [data/benchmarks/adpcm/adpcm.c:599->data/benchmarks/adpcm/adpcm.c:353]   --->   Operation 204 'sext' 'sext_ln599' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_7 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node apl1)   --->   "%select_ln599 = select i1 %tmp_18, i18 261952, i18 192" [data/benchmarks/adpcm/adpcm.c:599->data/benchmarks/adpcm/adpcm.c:353]   --->   Operation 205 'select' 'select_ln599' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 206 [1/1] (0.79ns) (out node of the LUT)   --->   "%apl1 = add i18 %select_ln599, i18 %sext_ln599" [data/benchmarks/adpcm/adpcm.c:599->data/benchmarks/adpcm/adpcm.c:353]   --->   Operation 206 'add' 'apl1' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 207 [1/1] (0.87ns)   --->   "%add_ln354 = add i31 %trunc_ln345, i31 %sext_ln346_1" [data/benchmarks/adpcm/adpcm.c:354]   --->   Operation 207 'add' 'add_ln354' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%store_ln355 = store i31 %dec_rlt1_load, i31 %dec_rlt2" [data/benchmarks/adpcm/adpcm.c:355]   --->   Operation 208 'store' 'store_ln355' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%store_ln356 = store i31 %add_ln354, i31 %dec_rlt1" [data/benchmarks/adpcm/adpcm.c:356]   --->   Operation 209 'store' 'store_ln356' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%store_ln357 = store i32 %dec_plt1_load, i32 %dec_plt2" [data/benchmarks/adpcm/adpcm.c:357]   --->   Operation 210 'store' 'store_ln357' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %add_ln350, i32 %dec_plt1" [data/benchmarks/adpcm/adpcm.c:358]   --->   Operation 211 'store' 'store_ln358' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.00>
ST_7 : Operation 212 [1/1] (0.38ns)   --->   "%store_ln459 = store i3 1, i3 %i_16" [data/benchmarks/adpcm/adpcm.c:459->data/benchmarks/adpcm/adpcm.c:361]   --->   Operation 212 'store' 'store_ln459' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.38>
ST_7 : Operation 213 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 1, i3 %idx198"   --->   Operation 213 'store' 'store_ln0' <Predicate = (icmp_ln535 & icmp_ln537) | (!icmp_ln535 & icmp_ln543)> <Delay = 0.38>

State 8 <SV = 6> <Delay = 4.20>
ST_8 : Operation 214 [1/1] (0.00ns)   --->   "%speclooptripcount_ln544 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6" [data/benchmarks/adpcm/adpcm.c:544->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 214 'speclooptripcount' 'speclooptripcount_ln544' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 215 [1/1] (0.00ns)   --->   "%specloopname_ln551 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [data/benchmarks/adpcm/adpcm.c:551->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 215 'specloopname' 'specloopname_ln551' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 216 [1/2] (0.68ns)   --->   "%dec_del_dltx_load_1 = load i3 %dec_del_dltx_addr" [data/benchmarks/adpcm/adpcm.c:545->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 216 'load' 'dec_del_dltx_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_8 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln545 = sext i16 %dec_del_dltx_load_1" [data/benchmarks/adpcm/adpcm.c:545->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 217 'sext' 'sext_ln545' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 218 [1/1] (1.94ns)   --->   "%mul_ln545 = mul i32 %sext_ln545, i32 %sext_ln345_1" [data/benchmarks/adpcm/adpcm.c:545->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 218 'mul' 'mul_ln545' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node add_ln550)   --->   "%sext_ln545_4 = sext i32 %mul_ln545" [data/benchmarks/adpcm/adpcm.c:545->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 219 'sext' 'sext_ln545_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node add_ln550)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln545_4, i32 63" [data/benchmarks/adpcm/adpcm.c:545->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 220 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node add_ln550)   --->   "%select_ln549 = select i1 %tmp_17, i32 4294967168, i32 128" [data/benchmarks/adpcm/adpcm.c:549->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 221 'select' 'select_ln549' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 222 [1/2] (0.69ns)   --->   "%dec_del_bpl_load_2 = load i3 %dec_del_bpl_addr_1" [data/benchmarks/adpcm/adpcm.c:549->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 222 'load' 'dec_del_bpl_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_8 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln549 = sext i32 %dec_del_bpl_load_2" [data/benchmarks/adpcm/adpcm.c:549->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 223 'sext' 'sext_ln549' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 224 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bpl_load_2, i8 0" [data/benchmarks/adpcm/adpcm.c:549->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 224 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 225 [1/1] (0.96ns)   --->   "%sub_ln549 = sub i40 %shl_ln2, i40 %sext_ln549" [data/benchmarks/adpcm/adpcm.c:549->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 225 'sub' 'sub_ln549' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node add_ln550)   --->   "%wd3_6 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln549, i32 8, i32 39" [data/benchmarks/adpcm/adpcm.c:549->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 226 'partselect' 'wd3_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 227 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln550 = add i32 %wd3_6, i32 %select_ln549" [data/benchmarks/adpcm/adpcm.c:550->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 227 'add' 'add_ln550' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 228 [1/1] (0.69ns)   --->   "%store_ln550 = store i32 %add_ln550, i3 %dec_del_bpl_addr_1" [data/benchmarks/adpcm/adpcm.c:550->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 228 'store' 'store_ln550' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_8 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln543 = br void %for.body7.i" [data/benchmarks/adpcm/adpcm.c:543->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 229 'br' 'br_ln543' <Predicate = true> <Delay = 0.00>

State 9 <SV = 6> <Delay = 2.36>
ST_9 : Operation 230 [1/1] (0.00ns)   --->   "%speclooptripcount_ln538 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6" [data/benchmarks/adpcm/adpcm.c:538->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 230 'speclooptripcount' 'speclooptripcount_ln538' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 231 [1/1] (0.00ns)   --->   "%specloopname_ln540 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [data/benchmarks/adpcm/adpcm.c:540->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 231 'specloopname' 'specloopname_ln540' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 232 [1/2] (0.69ns)   --->   "%dec_del_bpl_load_1 = load i3 %dec_del_bpl_addr" [data/benchmarks/adpcm/adpcm.c:539->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 232 'load' 'dec_del_bpl_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_9 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln539 = sext i32 %dec_del_bpl_load_1" [data/benchmarks/adpcm/adpcm.c:539->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 233 'sext' 'sext_ln539' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 234 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bpl_load_1, i8 0" [data/benchmarks/adpcm/adpcm.c:539->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 234 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 235 [1/1] (0.96ns)   --->   "%sub_ln539 = sub i40 %shl_ln1, i40 %sext_ln539" [data/benchmarks/adpcm/adpcm.c:539->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 235 'sub' 'sub_ln539' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln16 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln539, i32 8, i32 39" [data/benchmarks/adpcm/adpcm.c:539->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 236 'partselect' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 237 [1/1] (0.69ns)   --->   "%store_ln539 = store i32 %trunc_ln16, i3 %dec_del_bpl_addr" [data/benchmarks/adpcm/adpcm.c:539->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 237 'store' 'store_ln539' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_9 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln537 = br void %for.inc.i35" [data/benchmarks/adpcm/adpcm.c:537->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 238 'br' 'br_ln537' <Predicate = true> <Delay = 0.00>

State 10 <SV = 6> <Delay = 5.04>
ST_10 : Operation 239 [1/2] (0.68ns)   --->   "%dec_del_dltx_load_2 = load i16 4" [data/benchmarks/adpcm/adpcm.c:555->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 239 'load' 'dec_del_dltx_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_10 : Operation 240 [1/2] (0.68ns)   --->   "%dec_del_dltx_load_3 = load i16 3" [data/benchmarks/adpcm/adpcm.c:556->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 240 'load' 'dec_del_dltx_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_10 : Operation 241 [2/2] (0.68ns)   --->   "%dec_del_dltx_load_4 = load i16 2" [data/benchmarks/adpcm/adpcm.c:557->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 241 'load' 'dec_del_dltx_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_10 : Operation 242 [2/2] (0.68ns)   --->   "%dec_del_dltx_load_5 = load i16 1" [data/benchmarks/adpcm/adpcm.c:558->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 242 'load' 'dec_del_dltx_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_10 : Operation 243 [1/1] (0.68ns)   --->   "%store_ln559 = store i16 %dec_del_dltx_load, i16 1" [data/benchmarks/adpcm/adpcm.c:559->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 243 'store' 'store_ln559' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_10 : Operation 244 [1/1] (0.79ns)   --->   "%icmp_ln583 = icmp_sgt  i17 %apl2, i17 12288" [data/benchmarks/adpcm/adpcm.c:583->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 244 'icmp' 'icmp_ln583' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 245 [1/1] (0.26ns)   --->   "%apl2_6 = select i1 %icmp_ln583, i17 12288, i17 %apl2" [data/benchmarks/adpcm/adpcm.c:583->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 245 'select' 'apl2_6' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln567 = trunc i17 %apl2_6" [data/benchmarks/adpcm/adpcm.c:567->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 246 'trunc' 'trunc_ln567' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 247 [1/1] (0.79ns)   --->   "%icmp_ln585 = icmp_slt  i17 %apl2_6, i17 118784" [data/benchmarks/adpcm/adpcm.c:585->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 247 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 248 [1/1] (0.29ns)   --->   "%apl2_7 = select i1 %icmp_ln585, i15 20480, i15 %trunc_ln567" [data/benchmarks/adpcm/adpcm.c:585->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 248 'select' 'apl2_7' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 249 [1/1] (0.00ns)   --->   "%store_ln352 = store i15 %apl2_7, i15 %dec_al2" [data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 249 'store' 'store_ln352' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 250 [1/1] (0.77ns)   --->   "%wd3_7 = sub i15 15360, i15 %apl2_7" [data/benchmarks/adpcm/adpcm.c:606->data/benchmarks/adpcm/adpcm.c:353]   --->   Operation 250 'sub' 'wd3_7' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln595 = zext i15 %wd3_7" [data/benchmarks/adpcm/adpcm.c:595->data/benchmarks/adpcm/adpcm.c:353]   --->   Operation 251 'zext' 'zext_ln595' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln595_4 = zext i15 %wd3_7" [data/benchmarks/adpcm/adpcm.c:595->data/benchmarks/adpcm/adpcm.c:353]   --->   Operation 252 'zext' 'zext_ln595_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 253 [1/1] (0.79ns)   --->   "%icmp_ln607 = icmp_sgt  i18 %apl1, i18 %zext_ln595" [data/benchmarks/adpcm/adpcm.c:607->data/benchmarks/adpcm/adpcm.c:353]   --->   Operation 253 'icmp' 'icmp_ln607' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 254 [1/1] (0.29ns)   --->   "%apl1_8 = select i1 %icmp_ln607, i18 %zext_ln595, i18 %apl1" [data/benchmarks/adpcm/adpcm.c:607->data/benchmarks/adpcm/adpcm.c:353]   --->   Operation 254 'select' 'apl1_8' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln595 = trunc i18 %apl1_8" [data/benchmarks/adpcm/adpcm.c:595->data/benchmarks/adpcm/adpcm.c:353]   --->   Operation 255 'trunc' 'trunc_ln595' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 256 [1/1] (0.77ns)   --->   "%apl1_9 = sub i16 0, i16 %zext_ln595_4" [data/benchmarks/adpcm/adpcm.c:609->data/benchmarks/adpcm/adpcm.c:353]   --->   Operation 256 'sub' 'apl1_9' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln609 = sext i16 %apl1_9" [data/benchmarks/adpcm/adpcm.c:609->data/benchmarks/adpcm/adpcm.c:353]   --->   Operation 257 'sext' 'sext_ln609' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 258 [1/1] (0.79ns)   --->   "%icmp_ln609 = icmp_slt  i18 %apl1_8, i18 %sext_ln609" [data/benchmarks/adpcm/adpcm.c:609->data/benchmarks/adpcm/adpcm.c:353]   --->   Operation 258 'icmp' 'icmp_ln609' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 259 [1/1] (0.24ns)   --->   "%apl1_10 = select i1 %icmp_ln609, i16 %apl1_9, i16 %trunc_ln595" [data/benchmarks/adpcm/adpcm.c:609->data/benchmarks/adpcm/adpcm.c:353]   --->   Operation 259 'select' 'apl1_10' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 260 [1/1] (0.00ns)   --->   "%store_ln353 = store i16 %apl1_10, i16 %dec_al1" [data/benchmarks/adpcm/adpcm.c:353]   --->   Operation 260 'store' 'store_ln353' <Predicate = true> <Delay = 0.00>

State 11 <SV = 7> <Delay = 0.68>
ST_11 : Operation 261 [1/1] (0.68ns)   --->   "%store_ln555 = store i16 %dec_del_dltx_load_2, i16 5" [data/benchmarks/adpcm/adpcm.c:555->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 261 'store' 'store_ln555' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_11 : Operation 262 [1/2] (0.68ns)   --->   "%dec_del_dltx_load_4 = load i16 2" [data/benchmarks/adpcm/adpcm.c:557->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 262 'load' 'dec_del_dltx_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_11 : Operation 263 [1/2] (0.68ns)   --->   "%dec_del_dltx_load_5 = load i16 1" [data/benchmarks/adpcm/adpcm.c:558->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 263 'load' 'dec_del_dltx_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_11 : Operation 264 [1/1] (0.68ns)   --->   "%store_ln560 = store i16 %trunc_ln345_2, i16 0" [data/benchmarks/adpcm/adpcm.c:560->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 264 'store' 'store_ln560' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>

State 12 <SV = 8> <Delay = 0.69>
ST_12 : Operation 265 [1/1] (0.68ns)   --->   "%store_ln556 = store i16 %dec_del_dltx_load_3, i16 4" [data/benchmarks/adpcm/adpcm.c:556->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 265 'store' 'store_ln556' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_12 : Operation 266 [1/1] (0.68ns)   --->   "%store_ln557 = store i16 %dec_del_dltx_load_4, i16 3" [data/benchmarks/adpcm/adpcm.c:557->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 266 'store' 'store_ln557' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_12 : Operation 267 [2/2] (0.69ns)   --->   "%dec_del_bph_load = load i32 0" [data/benchmarks/adpcm/adpcm.c:461->data/benchmarks/adpcm/adpcm.c:361]   --->   Operation 267 'load' 'dec_del_bph_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_12 : Operation 268 [2/2] (0.68ns)   --->   "%dec_del_dhx_load = load i14 0" [data/benchmarks/adpcm/adpcm.c:461->data/benchmarks/adpcm/adpcm.c:361]   --->   Operation 268 'load' 'dec_del_dhx_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>

State 13 <SV = 9> <Delay = 4.25>
ST_13 : Operation 269 [1/1] (0.68ns)   --->   "%store_ln558 = store i16 %dec_del_dltx_load_5, i16 2" [data/benchmarks/adpcm/adpcm.c:558->data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 269 'store' 'store_ln558' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_13 : Operation 270 [1/2] (0.69ns)   --->   "%dec_del_bph_load = load i32 0" [data/benchmarks/adpcm/adpcm.c:461->data/benchmarks/adpcm/adpcm.c:361]   --->   Operation 270 'load' 'dec_del_bph_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_13 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln461_5 = sext i32 %dec_del_bph_load" [data/benchmarks/adpcm/adpcm.c:461->data/benchmarks/adpcm/adpcm.c:361]   --->   Operation 271 'sext' 'sext_ln461_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 272 [1/2] (0.68ns)   --->   "%dec_del_dhx_load = load i14 0" [data/benchmarks/adpcm/adpcm.c:461->data/benchmarks/adpcm/adpcm.c:361]   --->   Operation 272 'load' 'dec_del_dhx_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_13 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln461_6 = sext i14 %dec_del_dhx_load" [data/benchmarks/adpcm/adpcm.c:461->data/benchmarks/adpcm/adpcm.c:361]   --->   Operation 273 'sext' 'sext_ln461_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 274 [1/1] (3.17ns)   --->   "%zl_12 = mul i46 %sext_ln461_6, i46 %sext_ln461_5" [data/benchmarks/adpcm/adpcm.c:461->data/benchmarks/adpcm/adpcm.c:361]   --->   Operation 274 'mul' 'zl_12' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln460_2 = sext i46 %zl_12" [data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:361]   --->   Operation 275 'sext' 'sext_ln460_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 276 [1/1] (0.38ns)   --->   "%store_ln460 = store i48 %sext_ln460_2, i48 %zl_9" [data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:361]   --->   Operation 276 'store' 'store_ln460' <Predicate = true> <Delay = 0.38>
ST_13 : Operation 277 [1/1] (0.00ns)   --->   "%br_ln464 = br void %for.inc.i79" [data/benchmarks/adpcm/adpcm.c:464->data/benchmarks/adpcm/adpcm.c:361]   --->   Operation 277 'br' 'br_ln464' <Predicate = true> <Delay = 0.00>

State 14 <SV = 10> <Delay = 3.64>
ST_14 : Operation 278 [1/1] (0.00ns)   --->   "%i_26 = load i3 %i_16" [data/benchmarks/adpcm/adpcm.c:464->data/benchmarks/adpcm/adpcm.c:361]   --->   Operation 278 'load' 'i_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 279 [1/1] (0.57ns)   --->   "%icmp_ln464_2 = icmp_eq  i3 %i_26, i3 6" [data/benchmarks/adpcm/adpcm.c:464->data/benchmarks/adpcm/adpcm.c:361]   --->   Operation 279 'icmp' 'icmp_ln464_2' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 280 [1/1] (0.00ns)   --->   "%br_ln464 = br i1 %icmp_ln464_2, void %for.inc.i79.split, void %filtez.exit82" [data/benchmarks/adpcm/adpcm.c:464->data/benchmarks/adpcm/adpcm.c:361]   --->   Operation 280 'br' 'br_ln464' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 281 [1/1] (0.00ns)   --->   "%idx198_load = load i3 %idx198" [data/benchmarks/adpcm/adpcm.c:464->data/benchmarks/adpcm/adpcm.c:361]   --->   Operation 281 'load' 'idx198_load' <Predicate = (!icmp_ln464_2)> <Delay = 0.00>
ST_14 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln460_2 = zext i3 %idx198_load" [data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:361]   --->   Operation 282 'zext' 'zext_ln460_2' <Predicate = (!icmp_ln464_2)> <Delay = 0.00>
ST_14 : Operation 283 [1/1] (0.00ns)   --->   "%dec_del_dhx_addr_1 = getelementptr i14 %dec_del_dhx, i64 0, i64 %zext_ln460_2" [data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:361]   --->   Operation 283 'getelementptr' 'dec_del_dhx_addr_1' <Predicate = (!icmp_ln464_2)> <Delay = 0.00>
ST_14 : Operation 284 [1/1] (0.00ns)   --->   "%dec_del_bph_addr_2 = getelementptr i32 %dec_del_bph, i64 0, i64 %zext_ln460_2" [data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:361]   --->   Operation 284 'getelementptr' 'dec_del_bph_addr_2' <Predicate = (!icmp_ln464_2)> <Delay = 0.00>
ST_14 : Operation 285 [2/2] (0.69ns)   --->   "%dec_del_bph_load_3 = load i3 %dec_del_bph_addr_2" [data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:361]   --->   Operation 285 'load' 'dec_del_bph_load_3' <Predicate = (!icmp_ln464_2)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_14 : Operation 286 [2/2] (0.68ns)   --->   "%dec_del_dhx_load_6 = load i3 %dec_del_dhx_addr_1" [data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:361]   --->   Operation 286 'load' 'dec_del_dhx_load_6' <Predicate = (!icmp_ln464_2)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_14 : Operation 287 [1/1] (0.57ns)   --->   "%i_27 = add i3 %i_26, i3 1" [data/benchmarks/adpcm/adpcm.c:464->data/benchmarks/adpcm/adpcm.c:361]   --->   Operation 287 'add' 'i_27' <Predicate = (!icmp_ln464_2)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 288 [1/1] (0.57ns)   --->   "%add_ln464_4 = add i3 %idx198_load, i3 1" [data/benchmarks/adpcm/adpcm.c:464->data/benchmarks/adpcm/adpcm.c:361]   --->   Operation 288 'add' 'add_ln464_4' <Predicate = (!icmp_ln464_2)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 289 [1/1] (0.38ns)   --->   "%store_ln459 = store i3 %i_27, i3 %i_16" [data/benchmarks/adpcm/adpcm.c:459->data/benchmarks/adpcm/adpcm.c:361]   --->   Operation 289 'store' 'store_ln459' <Predicate = (!icmp_ln464_2)> <Delay = 0.38>
ST_14 : Operation 290 [1/1] (0.38ns)   --->   "%store_ln464 = store i3 %add_ln464_4, i3 %idx198" [data/benchmarks/adpcm/adpcm.c:464->data/benchmarks/adpcm/adpcm.c:361]   --->   Operation 290 'store' 'store_ln464' <Predicate = (!icmp_ln464_2)> <Delay = 0.38>
ST_14 : Operation 291 [1/1] (0.00ns)   --->   "%dec_nbh_load = load i15 %dec_nbh" [data/benchmarks/adpcm/adpcm.c:620->data/benchmarks/adpcm/adpcm.c:365]   --->   Operation 291 'load' 'dec_nbh_load' <Predicate = (icmp_ln464_2)> <Delay = 0.00>
ST_14 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln620 = zext i15 %dec_nbh_load" [data/benchmarks/adpcm/adpcm.c:620->data/benchmarks/adpcm/adpcm.c:365]   --->   Operation 292 'zext' 'zext_ln620' <Predicate = (icmp_ln464_2)> <Delay = 0.00>
ST_14 : Operation 293 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %dec_nbh_load, i7 0" [data/benchmarks/adpcm/adpcm.c:620->data/benchmarks/adpcm/adpcm.c:365]   --->   Operation 293 'bitconcatenate' 'shl_ln5' <Predicate = (icmp_ln464_2)> <Delay = 0.00>
ST_14 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln620_2 = zext i22 %shl_ln5" [data/benchmarks/adpcm/adpcm.c:620->data/benchmarks/adpcm/adpcm.c:365]   --->   Operation 294 'zext' 'zext_ln620_2' <Predicate = (icmp_ln464_2)> <Delay = 0.00>
ST_14 : Operation 295 [1/1] (0.82ns)   --->   "%sub_ln620 = sub i23 %zext_ln620_2, i23 %zext_ln620" [data/benchmarks/adpcm/adpcm.c:620->data/benchmarks/adpcm/adpcm.c:365]   --->   Operation 295 'sub' 'sub_ln620' <Predicate = (icmp_ln464_2)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node add_ln621)   --->   "%wd = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln620, i32 7, i32 22" [data/benchmarks/adpcm/adpcm.c:620->data/benchmarks/adpcm/adpcm.c:365]   --->   Operation 296 'partselect' 'wd' <Predicate = (icmp_ln464_2)> <Delay = 0.00>
ST_14 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node add_ln621)   --->   "%sext_ln618 = sext i16 %wd" [data/benchmarks/adpcm/adpcm.c:618->data/benchmarks/adpcm/adpcm.c:365]   --->   Operation 297 'sext' 'sext_ln618' <Predicate = (icmp_ln464_2)> <Delay = 0.00>
ST_14 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node add_ln621)   --->   "%tmp_2 = mux i11 @_ssdm_op_Mux.ap_auto.4i11.i2, i11 798, i11 1834, i11 798, i11 1834, i2 %lshr_ln" [data/benchmarks/adpcm/adpcm.c:621->data/benchmarks/adpcm/adpcm.c:365]   --->   Operation 298 'mux' 'tmp_2' <Predicate = (icmp_ln464_2)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node add_ln621)   --->   "%sext_ln621 = sext i11 %tmp_2" [data/benchmarks/adpcm/adpcm.c:621->data/benchmarks/adpcm/adpcm.c:365]   --->   Operation 299 'sext' 'sext_ln621' <Predicate = (icmp_ln464_2)> <Delay = 0.00>
ST_14 : Operation 300 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln621 = add i17 %sext_ln618, i17 %sext_ln621" [data/benchmarks/adpcm/adpcm.c:621->data/benchmarks/adpcm/adpcm.c:365]   --->   Operation 300 'add' 'add_ln621' <Predicate = (icmp_ln464_2)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln617 = sext i17 %add_ln621" [data/benchmarks/adpcm/adpcm.c:617->data/benchmarks/adpcm/adpcm.c:365]   --->   Operation 301 'sext' 'sext_ln617' <Predicate = (icmp_ln464_2)> <Delay = 0.00>
ST_14 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln617, i32 31" [data/benchmarks/adpcm/adpcm.c:622->data/benchmarks/adpcm/adpcm.c:365]   --->   Operation 302 'bitselect' 'tmp_20' <Predicate = (icmp_ln464_2)> <Delay = 0.00>
ST_14 : Operation 303 [1/1] (0.26ns)   --->   "%select_ln622 = select i1 %tmp_20, i17 0, i17 %add_ln621" [data/benchmarks/adpcm/adpcm.c:622->data/benchmarks/adpcm/adpcm.c:365]   --->   Operation 303 'select' 'select_ln622' <Predicate = (icmp_ln464_2)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln617 = trunc i17 %select_ln622" [data/benchmarks/adpcm/adpcm.c:617->data/benchmarks/adpcm/adpcm.c:365]   --->   Operation 304 'trunc' 'trunc_ln617' <Predicate = (icmp_ln464_2)> <Delay = 0.00>
ST_14 : Operation 305 [1/1] (0.79ns)   --->   "%icmp_ln624 = icmp_ugt  i17 %select_ln622, i17 22528" [data/benchmarks/adpcm/adpcm.c:624->data/benchmarks/adpcm/adpcm.c:365]   --->   Operation 305 'icmp' 'icmp_ln624' <Predicate = (icmp_ln464_2)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 306 [1/1] (0.29ns)   --->   "%select_ln624 = select i1 %icmp_ln624, i15 22528, i15 %trunc_ln617" [data/benchmarks/adpcm/adpcm.c:624->data/benchmarks/adpcm/adpcm.c:365]   --->   Operation 306 'select' 'select_ln624' <Predicate = (icmp_ln464_2)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 307 [1/1] (0.00ns)   --->   "%store_ln365 = store i15 %select_ln624, i15 %dec_nbh" [data/benchmarks/adpcm/adpcm.c:365]   --->   Operation 307 'store' 'store_ln365' <Predicate = (icmp_ln464_2)> <Delay = 0.00>
ST_14 : Operation 308 [1/1] (0.00ns)   --->   "%wd1_2 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %select_ln624, i32 6, i32 10" [data/benchmarks/adpcm/adpcm.c:523->data/benchmarks/adpcm/adpcm.c:366]   --->   Operation 308 'partselect' 'wd1_2' <Predicate = (icmp_ln464_2)> <Delay = 0.00>
ST_14 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln522_2 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %select_ln624, i32 11, i32 14" [data/benchmarks/adpcm/adpcm.c:522->data/benchmarks/adpcm/adpcm.c:366]   --->   Operation 309 'partselect' 'trunc_ln522_2' <Predicate = (icmp_ln464_2)> <Delay = 0.00>
ST_14 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln525_2 = zext i5 %wd1_2" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:366]   --->   Operation 310 'zext' 'zext_ln525_2' <Predicate = (icmp_ln464_2)> <Delay = 0.00>
ST_14 : Operation 311 [1/1] (0.00ns)   --->   "%ilb_table_addr_2 = getelementptr i12 %ilb_table, i64 0, i64 %zext_ln525_2" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:366]   --->   Operation 311 'getelementptr' 'ilb_table_addr_2' <Predicate = (icmp_ln464_2)> <Delay = 0.00>
ST_14 : Operation 312 [2/2] (0.68ns)   --->   "%ilb_table_load_2 = load i5 %ilb_table_addr_2" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:366]   --->   Operation 312 'load' 'ilb_table_load_2' <Predicate = (icmp_ln464_2)> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 32> <ROM>
ST_14 : Operation 313 [1/1] (0.00ns)   --->   "%i_18 = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:532->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 313 'alloca' 'i_18' <Predicate = (icmp_ln464_2)> <Delay = 0.00>

State 15 <SV = 11> <Delay = 5.21>
ST_15 : Operation 314 [1/1] (0.00ns)   --->   "%zl_9_load = load i48 %zl_9" [data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:361]   --->   Operation 314 'load' 'zl_9_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 315 [1/1] (0.00ns)   --->   "%speclooptripcount_ln465 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [data/benchmarks/adpcm/adpcm.c:465->data/benchmarks/adpcm/adpcm.c:361]   --->   Operation 315 'speclooptripcount' 'speclooptripcount_ln465' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 316 [1/1] (0.00ns)   --->   "%specloopname_ln467 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [data/benchmarks/adpcm/adpcm.c:467->data/benchmarks/adpcm/adpcm.c:361]   --->   Operation 316 'specloopname' 'specloopname_ln467' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 317 [1/2] (0.69ns)   --->   "%dec_del_bph_load_3 = load i3 %dec_del_bph_addr_2" [data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:361]   --->   Operation 317 'load' 'dec_del_bph_load_3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_15 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln466_8 = sext i32 %dec_del_bph_load_3" [data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:361]   --->   Operation 318 'sext' 'sext_ln466_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 319 [1/2] (0.68ns)   --->   "%dec_del_dhx_load_6 = load i3 %dec_del_dhx_addr_1" [data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:361]   --->   Operation 319 'load' 'dec_del_dhx_load_6' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_15 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln466_9 = sext i14 %dec_del_dhx_load_6" [data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:361]   --->   Operation 320 'sext' 'sext_ln466_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 321 [1/1] (3.17ns)   --->   "%mul_ln466_2 = mul i46 %sext_ln466_9, i46 %sext_ln466_8" [data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:361]   --->   Operation 321 'mul' 'mul_ln466_2' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln466_10 = sext i46 %mul_ln466_2" [data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:361]   --->   Operation 322 'sext' 'sext_ln466_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 323 [1/1] (0.95ns)   --->   "%zl_13 = add i48 %sext_ln466_10, i48 %zl_9_load" [data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:361]   --->   Operation 323 'add' 'zl_13' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 324 [1/1] (0.38ns)   --->   "%store_ln460 = store i48 %zl_13, i48 %zl_9" [data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:361]   --->   Operation 324 'store' 'store_ln460' <Predicate = true> <Delay = 0.38>
ST_15 : Operation 325 [1/1] (0.00ns)   --->   "%br_ln464 = br void %for.inc.i79" [data/benchmarks/adpcm/adpcm.c:464->data/benchmarks/adpcm/adpcm.c:361]   --->   Operation 325 'br' 'br_ln464' <Predicate = true> <Delay = 0.00>

State 16 <SV = 11> <Delay = 4.12>
ST_16 : Operation 326 [1/1] (0.00ns)   --->   "%zl_9_load_1 = load i48 %zl_9" [data/benchmarks/adpcm/adpcm.c:469->data/benchmarks/adpcm/adpcm.c:361]   --->   Operation 326 'load' 'zl_9_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln469_2 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %zl_9_load_1, i32 14, i32 45" [data/benchmarks/adpcm/adpcm.c:469->data/benchmarks/adpcm/adpcm.c:361]   --->   Operation 327 'partselect' 'trunc_ln469_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 328 [1/1] (0.00ns)   --->   "%dec_rh1_load = load i31 %dec_rh1" [data/benchmarks/adpcm/adpcm.c:362]   --->   Operation 328 'load' 'dec_rh1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 329 [1/1] (0.00ns)   --->   "%dec_ah1_load = load i16 %dec_ah1" [data/benchmarks/adpcm/adpcm.c:362]   --->   Operation 329 'load' 'dec_ah1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 330 [1/1] (0.00ns)   --->   "%dec_rh2_load = load i31 %dec_rh2" [data/benchmarks/adpcm/adpcm.c:362]   --->   Operation 330 'load' 'dec_rh2_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 331 [1/1] (0.00ns)   --->   "%dec_ah2_load = load i15 %dec_ah2" [data/benchmarks/adpcm/adpcm.c:362]   --->   Operation 331 'load' 'dec_ah2_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 332 [1/1] (0.00ns)   --->   "%pl_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %dec_rh1_load, i1 0" [data/benchmarks/adpcm/adpcm.c:476->data/benchmarks/adpcm/adpcm.c:362]   --->   Operation 332 'bitconcatenate' 'pl_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln475_8 = sext i32 %pl_5" [data/benchmarks/adpcm/adpcm.c:475->data/benchmarks/adpcm/adpcm.c:362]   --->   Operation 333 'sext' 'sext_ln475_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln477_2 = sext i16 %dec_ah1_load" [data/benchmarks/adpcm/adpcm.c:477->data/benchmarks/adpcm/adpcm.c:362]   --->   Operation 334 'sext' 'sext_ln477_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln475_9 = sext i16 %dec_ah1_load" [data/benchmarks/adpcm/adpcm.c:475->data/benchmarks/adpcm/adpcm.c:362]   --->   Operation 335 'sext' 'sext_ln475_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 336 [1/1] (3.17ns)   --->   "%mul_ln475_2 = mul i47 %sext_ln475_9, i47 %sext_ln475_8" [data/benchmarks/adpcm/adpcm.c:475->data/benchmarks/adpcm/adpcm.c:362]   --->   Operation 336 'mul' 'mul_ln475_2' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 337 [1/1] (0.00ns)   --->   "%pl2_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %dec_rh2_load, i1 0" [data/benchmarks/adpcm/adpcm.c:478->data/benchmarks/adpcm/adpcm.c:362]   --->   Operation 337 'bitconcatenate' 'pl2_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 338 [1/1] (0.00ns)   --->   "%sext_ln475_10 = sext i32 %pl2_2" [data/benchmarks/adpcm/adpcm.c:475->data/benchmarks/adpcm/adpcm.c:362]   --->   Operation 338 'sext' 'sext_ln475_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln479_5 = sext i15 %dec_ah2_load" [data/benchmarks/adpcm/adpcm.c:479->data/benchmarks/adpcm/adpcm.c:362]   --->   Operation 339 'sext' 'sext_ln479_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln479_6 = sext i15 %dec_ah2_load" [data/benchmarks/adpcm/adpcm.c:479->data/benchmarks/adpcm/adpcm.c:362]   --->   Operation 340 'sext' 'sext_ln479_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 341 [1/1] (3.17ns)   --->   "%mul_ln479_2 = mul i47 %sext_ln479_6, i47 %sext_ln475_10" [data/benchmarks/adpcm/adpcm.c:479->data/benchmarks/adpcm/adpcm.c:362]   --->   Operation 341 'mul' 'mul_ln479_2' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 342 [1/1] (0.95ns)   --->   "%pl_6 = add i47 %mul_ln479_2, i47 %mul_ln475_2" [data/benchmarks/adpcm/adpcm.c:479->data/benchmarks/adpcm/adpcm.c:362]   --->   Operation 342 'add' 'pl_6' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 343 [1/1] (0.00ns)   --->   "%trunc_ln480_2 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %pl_6, i32 15, i32 46" [data/benchmarks/adpcm/adpcm.c:480->data/benchmarks/adpcm/adpcm.c:362]   --->   Operation 343 'partselect' 'trunc_ln480_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 344 [1/1] (0.00ns)   --->   "%dec_deth_load = load i15 %dec_deth" [data/benchmarks/adpcm/adpcm.c:364]   --->   Operation 344 'load' 'dec_deth_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln364 = zext i15 %dec_deth_load" [data/benchmarks/adpcm/adpcm.c:364]   --->   Operation 345 'zext' 'zext_ln364' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 346 [1/1] (0.45ns)   --->   "%tmp = mux i14 @_ssdm_op_Mux.ap_auto.4i14.i2, i14 8976, i14 14768, i14 7408, i14 1616, i2 %lshr_ln" [data/benchmarks/adpcm/adpcm.c:364]   --->   Operation 346 'mux' 'tmp' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln364 = sext i14 %tmp" [data/benchmarks/adpcm/adpcm.c:364]   --->   Operation 347 'sext' 'sext_ln364' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 348 [1/1] (1.92ns)   --->   "%mul_ln364 = mul i29 %sext_ln364, i29 %zext_ln364" [data/benchmarks/adpcm/adpcm.c:364]   --->   Operation 348 'mul' 'mul_ln364' <Predicate = true> <Delay = 1.92> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln364_1 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln364, i32 15, i32 28" [data/benchmarks/adpcm/adpcm.c:364]   --->   Operation 349 'partselect' 'trunc_ln364_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln364_1 = sext i14 %trunc_ln364_1" [data/benchmarks/adpcm/adpcm.c:364]   --->   Operation 350 'sext' 'sext_ln364_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 351 [1/2] (0.68ns)   --->   "%ilb_table_load_2 = load i5 %ilb_table_addr_2" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:366]   --->   Operation 351 'load' 'ilb_table_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 32> <ROM>
ST_16 : Operation 352 [1/1] (0.70ns)   --->   "%sub_ln525_2 = sub i4 11, i4 %trunc_ln522_2" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:366]   --->   Operation 352 'sub' 'sub_ln525_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 353 [1/1] (0.00ns)   --->   "%sub_ln525_2cast = zext i4 %sub_ln525_2" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:366]   --->   Operation 353 'zext' 'sub_ln525_2cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 354 [1/1] (0.77ns)   --->   "%wd3_8 = lshr i12 %ilb_table_load_2, i12 %sub_ln525_2cast" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:366]   --->   Operation 354 'lshr' 'wd3_8' <Predicate = true> <Delay = 0.77> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 355 [1/1] (0.00ns)   --->   "%shl_ln526_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %wd3_8, i3 0" [data/benchmarks/adpcm/adpcm.c:526->data/benchmarks/adpcm/adpcm.c:366]   --->   Operation 355 'bitconcatenate' 'shl_ln526_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 356 [1/1] (0.00ns)   --->   "%store_ln366 = store i15 %shl_ln526_2, i15 %dec_deth" [data/benchmarks/adpcm/adpcm.c:366]   --->   Operation 356 'store' 'store_ln366' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 357 [1/1] (0.88ns)   --->   "%add_ln367 = add i32 %sext_ln364_1, i32 %trunc_ln469_2" [data/benchmarks/adpcm/adpcm.c:367]   --->   Operation 357 'add' 'add_ln367' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 358 [1/1] (0.76ns)   --->   "%icmp_ln535_2 = icmp_eq  i14 %trunc_ln364_1, i14 0" [data/benchmarks/adpcm/adpcm.c:535->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 358 'icmp' 'icmp_ln535_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 359 [1/1] (0.00ns)   --->   "%br_ln535 = br i1 %icmp_ln535_2, void %upzero_label11.i122, void %for.inc.i120.preheader" [data/benchmarks/adpcm/adpcm.c:535->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 359 'br' 'br_ln535' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 360 [1/1] (0.00ns)   --->   "%sext_ln543 = sext i14 %trunc_ln364_1" [data/benchmarks/adpcm/adpcm.c:543->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 360 'sext' 'sext_ln543' <Predicate = (!icmp_ln535_2)> <Delay = 0.00>
ST_16 : Operation 361 [1/1] (0.41ns)   --->   "%store_ln532 = store i3 0, i3 %i_18" [data/benchmarks/adpcm/adpcm.c:532->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 361 'store' 'store_ln532' <Predicate = (!icmp_ln535_2)> <Delay = 0.41>
ST_16 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln543 = br void %for.body7.i137" [data/benchmarks/adpcm/adpcm.c:543->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 362 'br' 'br_ln543' <Predicate = (!icmp_ln535_2)> <Delay = 0.00>
ST_16 : Operation 363 [1/1] (0.41ns)   --->   "%store_ln532 = store i3 0, i3 %i_18" [data/benchmarks/adpcm/adpcm.c:532->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 363 'store' 'store_ln532' <Predicate = (icmp_ln535_2)> <Delay = 0.41>
ST_16 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln537 = br void %for.inc.i120" [data/benchmarks/adpcm/adpcm.c:537->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 364 'br' 'br_ln537' <Predicate = (icmp_ln535_2)> <Delay = 0.00>

State 17 <SV = 12> <Delay = 4.15>
ST_17 : Operation 365 [1/1] (0.00ns)   --->   "%i_29 = load i3 %i_18" [data/benchmarks/adpcm/adpcm.c:543->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 365 'load' 'i_29' <Predicate = (!icmp_ln535_2)> <Delay = 0.00>
ST_17 : Operation 366 [1/1] (0.57ns)   --->   "%icmp_ln543_2 = icmp_eq  i3 %i_29, i3 6" [data/benchmarks/adpcm/adpcm.c:543->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 366 'icmp' 'icmp_ln543_2' <Predicate = (!icmp_ln535_2)> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 367 [1/1] (0.57ns)   --->   "%add_ln543_2 = add i3 %i_29, i3 1" [data/benchmarks/adpcm/adpcm.c:543->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 367 'add' 'add_ln543_2' <Predicate = (!icmp_ln535_2)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 368 [1/1] (0.00ns)   --->   "%br_ln543 = br i1 %icmp_ln543_2, void %for.body7.i137.split, void %upzero.exit140.loopexit" [data/benchmarks/adpcm/adpcm.c:543->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 368 'br' 'br_ln543' <Predicate = (!icmp_ln535_2)> <Delay = 0.00>
ST_17 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln543_2 = zext i3 %i_29" [data/benchmarks/adpcm/adpcm.c:543->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 369 'zext' 'zext_ln543_2' <Predicate = (!icmp_ln535_2 & !icmp_ln543_2)> <Delay = 0.00>
ST_17 : Operation 370 [1/1] (0.00ns)   --->   "%dec_del_dhx_addr = getelementptr i14 %dec_del_dhx, i64 0, i64 %zext_ln543_2" [data/benchmarks/adpcm/adpcm.c:545->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 370 'getelementptr' 'dec_del_dhx_addr' <Predicate = (!icmp_ln535_2 & !icmp_ln543_2)> <Delay = 0.00>
ST_17 : Operation 371 [2/2] (0.68ns)   --->   "%dec_del_dhx_load_1 = load i3 %dec_del_dhx_addr" [data/benchmarks/adpcm/adpcm.c:545->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 371 'load' 'dec_del_dhx_load_1' <Predicate = (!icmp_ln535_2 & !icmp_ln543_2)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_17 : Operation 372 [1/1] (0.00ns)   --->   "%dec_del_bph_addr_1 = getelementptr i32 %dec_del_bph, i64 0, i64 %zext_ln543_2" [data/benchmarks/adpcm/adpcm.c:549->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 372 'getelementptr' 'dec_del_bph_addr_1' <Predicate = (!icmp_ln535_2 & !icmp_ln543_2)> <Delay = 0.00>
ST_17 : Operation 373 [2/2] (0.69ns)   --->   "%dec_del_bph_load_2 = load i3 %dec_del_bph_addr_1" [data/benchmarks/adpcm/adpcm.c:549->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 373 'load' 'dec_del_bph_load_2' <Predicate = (!icmp_ln535_2 & !icmp_ln543_2)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_17 : Operation 374 [1/1] (0.41ns)   --->   "%store_ln532 = store i3 %add_ln543_2, i3 %i_18" [data/benchmarks/adpcm/adpcm.c:532->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 374 'store' 'store_ln532' <Predicate = (!icmp_ln535_2 & !icmp_ln543_2)> <Delay = 0.41>
ST_17 : Operation 375 [1/1] (0.00ns)   --->   "%br_ln0 = br void %upzero.exit140"   --->   Operation 375 'br' 'br_ln0' <Predicate = (!icmp_ln535_2 & icmp_ln543_2)> <Delay = 0.00>
ST_17 : Operation 376 [1/1] (0.00ns)   --->   "%i_28 = load i3 %i_18" [data/benchmarks/adpcm/adpcm.c:537->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 376 'load' 'i_28' <Predicate = (icmp_ln535_2)> <Delay = 0.00>
ST_17 : Operation 377 [1/1] (0.57ns)   --->   "%icmp_ln537_2 = icmp_eq  i3 %i_28, i3 6" [data/benchmarks/adpcm/adpcm.c:537->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 377 'icmp' 'icmp_ln537_2' <Predicate = (icmp_ln535_2)> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 378 [1/1] (0.57ns)   --->   "%add_ln537_2 = add i3 %i_28, i3 1" [data/benchmarks/adpcm/adpcm.c:537->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 378 'add' 'add_ln537_2' <Predicate = (icmp_ln535_2)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 379 [1/1] (0.00ns)   --->   "%br_ln537 = br i1 %icmp_ln537_2, void %for.inc.i120.split, void %upzero.exit140.loopexit117" [data/benchmarks/adpcm/adpcm.c:537->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 379 'br' 'br_ln537' <Predicate = (icmp_ln535_2)> <Delay = 0.00>
ST_17 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln537_2 = zext i3 %i_28" [data/benchmarks/adpcm/adpcm.c:537->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 380 'zext' 'zext_ln537_2' <Predicate = (icmp_ln535_2 & !icmp_ln537_2)> <Delay = 0.00>
ST_17 : Operation 381 [1/1] (0.00ns)   --->   "%dec_del_bph_addr = getelementptr i32 %dec_del_bph, i64 0, i64 %zext_ln537_2" [data/benchmarks/adpcm/adpcm.c:539->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 381 'getelementptr' 'dec_del_bph_addr' <Predicate = (icmp_ln535_2 & !icmp_ln537_2)> <Delay = 0.00>
ST_17 : Operation 382 [2/2] (0.69ns)   --->   "%dec_del_bph_load_1 = load i3 %dec_del_bph_addr" [data/benchmarks/adpcm/adpcm.c:539->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 382 'load' 'dec_del_bph_load_1' <Predicate = (icmp_ln535_2 & !icmp_ln537_2)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_17 : Operation 383 [1/1] (0.41ns)   --->   "%store_ln532 = store i3 %add_ln537_2, i3 %i_18" [data/benchmarks/adpcm/adpcm.c:532->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 383 'store' 'store_ln532' <Predicate = (icmp_ln535_2 & !icmp_ln537_2)> <Delay = 0.41>
ST_17 : Operation 384 [1/1] (0.00ns)   --->   "%br_ln0 = br void %upzero.exit140"   --->   Operation 384 'br' 'br_ln0' <Predicate = (icmp_ln535_2 & icmp_ln537_2)> <Delay = 0.00>
ST_17 : Operation 385 [1/1] (0.00ns)   --->   "%idx204 = alloca i32 1"   --->   Operation 385 'alloca' 'idx204' <Predicate = (icmp_ln535_2 & icmp_ln537_2) | (!icmp_ln535_2 & icmp_ln543_2)> <Delay = 0.00>
ST_17 : Operation 386 [1/1] (0.00ns)   --->   "%xa2_2 = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:333]   --->   Operation 386 'alloca' 'xa2_2' <Predicate = (icmp_ln535_2 & icmp_ln537_2) | (!icmp_ln535_2 & icmp_ln543_2)> <Delay = 0.00>
ST_17 : Operation 387 [1/1] (0.00ns)   --->   "%xa1_2 = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:333]   --->   Operation 387 'alloca' 'xa1_2' <Predicate = (icmp_ln535_2 & icmp_ln537_2) | (!icmp_ln535_2 & icmp_ln543_2)> <Delay = 0.00>
ST_17 : Operation 388 [1/1] (0.00ns)   --->   "%i_012 = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:332]   --->   Operation 388 'alloca' 'i_012' <Predicate = (icmp_ln535_2 & icmp_ln537_2) | (!icmp_ln535_2 & icmp_ln543_2)> <Delay = 0.00>
ST_17 : Operation 389 [2/2] (0.68ns)   --->   "%dec_del_dhx_load_2 = load i14 4" [data/benchmarks/adpcm/adpcm.c:555->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 389 'load' 'dec_del_dhx_load_2' <Predicate = (icmp_ln535_2 & icmp_ln537_2) | (!icmp_ln535_2 & icmp_ln543_2)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_17 : Operation 390 [2/2] (0.68ns)   --->   "%dec_del_dhx_load_3 = load i14 3" [data/benchmarks/adpcm/adpcm.c:556->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 390 'load' 'dec_del_dhx_load_3' <Predicate = (icmp_ln535_2 & icmp_ln537_2) | (!icmp_ln535_2 & icmp_ln543_2)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_17 : Operation 391 [1/1] (0.00ns)   --->   "%dec_ph1_load = load i32 %dec_ph1" [data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 391 'load' 'dec_ph1_load' <Predicate = (icmp_ln535_2 & icmp_ln537_2) | (!icmp_ln535_2 & icmp_ln543_2)> <Delay = 0.00>
ST_17 : Operation 392 [1/1] (0.00ns)   --->   "%dec_ph2_load = load i32 %dec_ph2" [data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 392 'load' 'dec_ph2_load' <Predicate = (icmp_ln535_2 & icmp_ln537_2) | (!icmp_ln535_2 & icmp_ln543_2)> <Delay = 0.00>
ST_17 : Operation 393 [1/1] (0.00ns)   --->   "%wd2_2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %dec_ah1_load, i2 0" [data/benchmarks/adpcm/adpcm.c:569->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 393 'bitconcatenate' 'wd2_2' <Predicate = (icmp_ln535_2 & icmp_ln537_2) | (!icmp_ln535_2 & icmp_ln543_2)> <Delay = 0.00>
ST_17 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln566_2 = sext i18 %wd2_2" [data/benchmarks/adpcm/adpcm.c:566->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 394 'sext' 'sext_ln566_2' <Predicate = (icmp_ln535_2 & icmp_ln537_2) | (!icmp_ln535_2 & icmp_ln543_2)> <Delay = 0.00>
ST_17 : Operation 395 [1/1] (0.00ns)   --->   "%sext_ln570_5 = sext i32 %add_ln367" [data/benchmarks/adpcm/adpcm.c:570->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 395 'sext' 'sext_ln570_5' <Predicate = (icmp_ln535_2 & icmp_ln537_2) | (!icmp_ln535_2 & icmp_ln543_2)> <Delay = 0.00>
ST_17 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln570_6 = sext i32 %dec_ph1_load" [data/benchmarks/adpcm/adpcm.c:570->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 396 'sext' 'sext_ln570_6' <Predicate = (icmp_ln535_2 & icmp_ln537_2) | (!icmp_ln535_2 & icmp_ln543_2)> <Delay = 0.00>
ST_17 : Operation 397 [1/1] (3.17ns)   --->   "%mul_ln570_2 = mul i64 %sext_ln570_6, i64 %sext_ln570_5" [data/benchmarks/adpcm/adpcm.c:570->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 397 'mul' 'mul_ln570_2' <Predicate = (icmp_ln535_2 & icmp_ln537_2) | (!icmp_ln535_2 & icmp_ln543_2)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln570_2, i32 63" [data/benchmarks/adpcm/adpcm.c:570->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 398 'bitselect' 'tmp_22' <Predicate = (icmp_ln535_2 & icmp_ln537_2) | (!icmp_ln535_2 & icmp_ln543_2)> <Delay = 0.00>
ST_17 : Operation 399 [1/1] (0.79ns)   --->   "%sub_ln571_2 = sub i19 0, i19 %sext_ln566_2" [data/benchmarks/adpcm/adpcm.c:571->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 399 'sub' 'sub_ln571_2' <Predicate = (icmp_ln535_2 & icmp_ln537_2) | (!icmp_ln535_2 & icmp_ln543_2)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %dec_ah1_load, i32 5, i32 15" [data/benchmarks/adpcm/adpcm.c:572->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 400 'partselect' 'tmp_1' <Predicate = (icmp_ln535_2 & icmp_ln537_2) | (!icmp_ln535_2 & icmp_ln543_2)> <Delay = 0.00>
ST_17 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln572_2 = sext i11 %tmp_1" [data/benchmarks/adpcm/adpcm.c:572->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 401 'sext' 'sext_ln572_2' <Predicate = (icmp_ln535_2 & icmp_ln537_2) | (!icmp_ln535_2 & icmp_ln543_2)> <Delay = 0.00>
ST_17 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i12 @_ssdm_op_PartSelect.i12.i19.i32.i32, i19 %sub_ln571_2, i32 7, i32 18" [data/benchmarks/adpcm/adpcm.c:572->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 402 'partselect' 'tmp_3' <Predicate = (icmp_ln535_2 & icmp_ln537_2) | (!icmp_ln535_2 & icmp_ln543_2)> <Delay = 0.00>
ST_17 : Operation 403 [1/1] (0.29ns)   --->   "%select_ln570_2 = select i1 %tmp_22, i12 %sext_ln572_2, i12 %tmp_3" [data/benchmarks/adpcm/adpcm.c:570->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 403 'select' 'select_ln570_2' <Predicate = (icmp_ln535_2 & icmp_ln537_2) | (!icmp_ln535_2 & icmp_ln543_2)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 404 [1/1] (0.00ns)   --->   "%sext_ln574_5 = sext i12 %select_ln570_2" [data/benchmarks/adpcm/adpcm.c:574->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 404 'sext' 'sext_ln574_5' <Predicate = (icmp_ln535_2 & icmp_ln537_2) | (!icmp_ln535_2 & icmp_ln543_2)> <Delay = 0.00>
ST_17 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln574_2 = sext i32 %dec_ph2_load" [data/benchmarks/adpcm/adpcm.c:574->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 405 'sext' 'sext_ln574_2' <Predicate = (icmp_ln535_2 & icmp_ln537_2) | (!icmp_ln535_2 & icmp_ln543_2)> <Delay = 0.00>
ST_17 : Operation 406 [1/1] (3.17ns)   --->   "%mul_ln574_2 = mul i64 %sext_ln574_2, i64 %sext_ln570_5" [data/benchmarks/adpcm/adpcm.c:574->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 406 'mul' 'mul_ln574_2' <Predicate = (icmp_ln535_2 & icmp_ln537_2) | (!icmp_ln535_2 & icmp_ln543_2)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln574_2, i32 63" [data/benchmarks/adpcm/adpcm.c:574->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 407 'bitselect' 'tmp_23' <Predicate = (icmp_ln535_2 & icmp_ln537_2) | (!icmp_ln535_2 & icmp_ln543_2)> <Delay = 0.00>
ST_17 : Operation 408 [1/1] (0.00ns)   --->   "%shl_ln580_2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %dec_ah2_load, i7 0" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 408 'bitconcatenate' 'shl_ln580_2' <Predicate = (icmp_ln535_2 & icmp_ln537_2) | (!icmp_ln535_2 & icmp_ln543_2)> <Delay = 0.00>
ST_17 : Operation 409 [1/1] (0.00ns)   --->   "%sext_ln580_5 = sext i22 %shl_ln580_2" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 409 'sext' 'sext_ln580_5' <Predicate = (icmp_ln535_2 & icmp_ln537_2) | (!icmp_ln535_2 & icmp_ln543_2)> <Delay = 0.00>
ST_17 : Operation 410 [1/1] (0.82ns)   --->   "%sub_ln580_2 = sub i23 %sext_ln580_5, i23 %sext_ln479_5" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 410 'sub' 'sub_ln580_2' <Predicate = (icmp_ln535_2 & icmp_ln537_2) | (!icmp_ln535_2 & icmp_ln543_2)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 411 [1/1] (0.00ns)   --->   "%trunc_ln580_2 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln580_2, i32 7, i32 22" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 411 'partselect' 'trunc_ln580_2' <Predicate = (icmp_ln535_2 & icmp_ln537_2) | (!icmp_ln535_2 & icmp_ln543_2)> <Delay = 0.00>
ST_17 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln580_6 = sext i16 %trunc_ln580_2" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 412 'sext' 'sext_ln580_6' <Predicate = (icmp_ln535_2 & icmp_ln537_2) | (!icmp_ln535_2 & icmp_ln543_2)> <Delay = 0.00>
ST_17 : Operation 413 [1/1] (0.30ns)   --->   "%select_ln580_2 = select i1 %tmp_23, i17 130944, i17 128" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 413 'select' 'select_ln580_2' <Predicate = (icmp_ln535_2 & icmp_ln537_2) | (!icmp_ln535_2 & icmp_ln543_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 414 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln580_5 = add i17 %sext_ln580_6, i17 %select_ln580_2" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 414 'add' 'add_ln580_5' <Predicate = (icmp_ln535_2 & icmp_ln537_2) | (!icmp_ln535_2 & icmp_ln543_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 415 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%apl2_8 = add i17 %add_ln580_5, i17 %sext_ln574_5" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 415 'add' 'apl2_8' <Predicate = (icmp_ln535_2 & icmp_ln537_2) | (!icmp_ln535_2 & icmp_ln543_2)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 416 [1/1] (0.00ns)   --->   "%shl_ln597_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %dec_ah1_load, i8 0" [data/benchmarks/adpcm/adpcm.c:597->data/benchmarks/adpcm/adpcm.c:370]   --->   Operation 416 'bitconcatenate' 'shl_ln597_2' <Predicate = (icmp_ln535_2 & icmp_ln537_2) | (!icmp_ln535_2 & icmp_ln543_2)> <Delay = 0.00>
ST_17 : Operation 417 [1/1] (0.00ns)   --->   "%sext_ln597_2 = sext i24 %shl_ln597_2" [data/benchmarks/adpcm/adpcm.c:597->data/benchmarks/adpcm/adpcm.c:370]   --->   Operation 417 'sext' 'sext_ln597_2' <Predicate = (icmp_ln535_2 & icmp_ln537_2) | (!icmp_ln535_2 & icmp_ln543_2)> <Delay = 0.00>
ST_17 : Operation 418 [1/1] (0.83ns)   --->   "%sub_ln597_2 = sub i25 %sext_ln597_2, i25 %sext_ln477_2" [data/benchmarks/adpcm/adpcm.c:597->data/benchmarks/adpcm/adpcm.c:370]   --->   Operation 418 'sub' 'sub_ln597_2' <Predicate = (icmp_ln535_2 & icmp_ln537_2) | (!icmp_ln535_2 & icmp_ln543_2)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node apl1_11)   --->   "%trunc_ln597_2 = partselect i17 @_ssdm_op_PartSelect.i17.i25.i32.i32, i25 %sub_ln597_2, i32 8, i32 24" [data/benchmarks/adpcm/adpcm.c:597->data/benchmarks/adpcm/adpcm.c:370]   --->   Operation 419 'partselect' 'trunc_ln597_2' <Predicate = (icmp_ln535_2 & icmp_ln537_2) | (!icmp_ln535_2 & icmp_ln543_2)> <Delay = 0.00>
ST_17 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node apl1_11)   --->   "%sext_ln599_2 = sext i17 %trunc_ln597_2" [data/benchmarks/adpcm/adpcm.c:599->data/benchmarks/adpcm/adpcm.c:370]   --->   Operation 420 'sext' 'sext_ln599_2' <Predicate = (icmp_ln535_2 & icmp_ln537_2) | (!icmp_ln535_2 & icmp_ln543_2)> <Delay = 0.00>
ST_17 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node apl1_11)   --->   "%select_ln599_2 = select i1 %tmp_22, i18 261952, i18 192" [data/benchmarks/adpcm/adpcm.c:599->data/benchmarks/adpcm/adpcm.c:370]   --->   Operation 421 'select' 'select_ln599_2' <Predicate = (icmp_ln535_2 & icmp_ln537_2) | (!icmp_ln535_2 & icmp_ln543_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 422 [1/1] (0.79ns) (out node of the LUT)   --->   "%apl1_11 = add i18 %select_ln599_2, i18 %sext_ln599_2" [data/benchmarks/adpcm/adpcm.c:599->data/benchmarks/adpcm/adpcm.c:370]   --->   Operation 422 'add' 'apl1_11' <Predicate = (icmp_ln535_2 & icmp_ln537_2) | (!icmp_ln535_2 & icmp_ln543_2)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 423 [1/1] (0.88ns)   --->   "%add_ln371 = add i32 %add_ln367, i32 %trunc_ln480_2" [data/benchmarks/adpcm/adpcm.c:371]   --->   Operation 423 'add' 'add_ln371' <Predicate = (icmp_ln535_2 & icmp_ln537_2) | (!icmp_ln535_2 & icmp_ln543_2)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 424 [1/1] (0.00ns)   --->   "%trunc_ln372 = trunc i32 %add_ln371" [data/benchmarks/adpcm/adpcm.c:372]   --->   Operation 424 'trunc' 'trunc_ln372' <Predicate = (icmp_ln535_2 & icmp_ln537_2) | (!icmp_ln535_2 & icmp_ln543_2)> <Delay = 0.00>
ST_17 : Operation 425 [1/1] (0.00ns)   --->   "%store_ln372 = store i31 %dec_rh1_load, i31 %dec_rh2" [data/benchmarks/adpcm/adpcm.c:372]   --->   Operation 425 'store' 'store_ln372' <Predicate = (icmp_ln535_2 & icmp_ln537_2) | (!icmp_ln535_2 & icmp_ln543_2)> <Delay = 0.00>
ST_17 : Operation 426 [1/1] (0.00ns)   --->   "%store_ln373 = store i31 %trunc_ln372, i31 %dec_rh1" [data/benchmarks/adpcm/adpcm.c:373]   --->   Operation 426 'store' 'store_ln373' <Predicate = (icmp_ln535_2 & icmp_ln537_2) | (!icmp_ln535_2 & icmp_ln543_2)> <Delay = 0.00>
ST_17 : Operation 427 [1/1] (0.00ns)   --->   "%store_ln374 = store i32 %dec_ph1_load, i32 %dec_ph2" [data/benchmarks/adpcm/adpcm.c:374]   --->   Operation 427 'store' 'store_ln374' <Predicate = (icmp_ln535_2 & icmp_ln537_2) | (!icmp_ln535_2 & icmp_ln543_2)> <Delay = 0.00>
ST_17 : Operation 428 [1/1] (0.00ns)   --->   "%store_ln375 = store i32 %add_ln367, i32 %dec_ph1" [data/benchmarks/adpcm/adpcm.c:375]   --->   Operation 428 'store' 'store_ln375' <Predicate = (icmp_ln535_2 & icmp_ln537_2) | (!icmp_ln535_2 & icmp_ln543_2)> <Delay = 0.00>
ST_17 : Operation 429 [1/1] (0.38ns)   --->   "%store_ln332 = store i4 0, i4 %i_012" [data/benchmarks/adpcm/adpcm.c:332]   --->   Operation 429 'store' 'store_ln332' <Predicate = (icmp_ln535_2 & icmp_ln537_2) | (!icmp_ln535_2 & icmp_ln543_2)> <Delay = 0.38>
ST_17 : Operation 430 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %idx204"   --->   Operation 430 'store' 'store_ln0' <Predicate = (icmp_ln535_2 & icmp_ln537_2) | (!icmp_ln535_2 & icmp_ln543_2)> <Delay = 0.38>

State 18 <SV = 13> <Delay = 4.17>
ST_18 : Operation 431 [1/1] (0.00ns)   --->   "%speclooptripcount_ln544 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6" [data/benchmarks/adpcm/adpcm.c:544->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 431 'speclooptripcount' 'speclooptripcount_ln544' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 432 [1/1] (0.00ns)   --->   "%specloopname_ln551 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [data/benchmarks/adpcm/adpcm.c:551->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 432 'specloopname' 'specloopname_ln551' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 433 [1/2] (0.68ns)   --->   "%dec_del_dhx_load_1 = load i3 %dec_del_dhx_addr" [data/benchmarks/adpcm/adpcm.c:545->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 433 'load' 'dec_del_dhx_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_18 : Operation 434 [1/1] (0.00ns)   --->   "%sext_ln545_5 = sext i14 %dec_del_dhx_load_1" [data/benchmarks/adpcm/adpcm.c:545->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 434 'sext' 'sext_ln545_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 435 [1/1] (1.90ns)   --->   "%mul_ln545_2 = mul i28 %sext_ln545_5, i28 %sext_ln543" [data/benchmarks/adpcm/adpcm.c:545->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 435 'mul' 'mul_ln545_2' <Predicate = true> <Delay = 1.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node add_ln550_2)   --->   "%sext_ln545_6 = sext i28 %mul_ln545_2" [data/benchmarks/adpcm/adpcm.c:545->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 436 'sext' 'sext_ln545_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node add_ln550_2)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln545_6, i32 63" [data/benchmarks/adpcm/adpcm.c:545->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 437 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node add_ln550_2)   --->   "%select_ln549_2 = select i1 %tmp_21, i32 4294967168, i32 128" [data/benchmarks/adpcm/adpcm.c:549->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 438 'select' 'select_ln549_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 439 [1/2] (0.69ns)   --->   "%dec_del_bph_load_2 = load i3 %dec_del_bph_addr_1" [data/benchmarks/adpcm/adpcm.c:549->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 439 'load' 'dec_del_bph_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_18 : Operation 440 [1/1] (0.00ns)   --->   "%sext_ln549_2 = sext i32 %dec_del_bph_load_2" [data/benchmarks/adpcm/adpcm.c:549->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 440 'sext' 'sext_ln549_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 441 [1/1] (0.00ns)   --->   "%shl_ln549_2 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bph_load_2, i8 0" [data/benchmarks/adpcm/adpcm.c:549->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 441 'bitconcatenate' 'shl_ln549_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 442 [1/1] (0.96ns)   --->   "%sub_ln549_2 = sub i40 %shl_ln549_2, i40 %sext_ln549_2" [data/benchmarks/adpcm/adpcm.c:549->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 442 'sub' 'sub_ln549_2' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node add_ln550_2)   --->   "%wd3_9 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln549_2, i32 8, i32 39" [data/benchmarks/adpcm/adpcm.c:549->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 443 'partselect' 'wd3_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 444 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln550_2 = add i32 %wd3_9, i32 %select_ln549_2" [data/benchmarks/adpcm/adpcm.c:550->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 444 'add' 'add_ln550_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 445 [1/1] (0.69ns)   --->   "%store_ln550 = store i32 %add_ln550_2, i3 %dec_del_bph_addr_1" [data/benchmarks/adpcm/adpcm.c:550->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 445 'store' 'store_ln550' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_18 : Operation 446 [1/1] (0.00ns)   --->   "%br_ln543 = br void %for.body7.i137" [data/benchmarks/adpcm/adpcm.c:543->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 446 'br' 'br_ln543' <Predicate = true> <Delay = 0.00>

State 19 <SV = 13> <Delay = 2.36>
ST_19 : Operation 447 [1/1] (0.00ns)   --->   "%speclooptripcount_ln538 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6" [data/benchmarks/adpcm/adpcm.c:538->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 447 'speclooptripcount' 'speclooptripcount_ln538' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 448 [1/1] (0.00ns)   --->   "%specloopname_ln540 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [data/benchmarks/adpcm/adpcm.c:540->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 448 'specloopname' 'specloopname_ln540' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 449 [1/2] (0.69ns)   --->   "%dec_del_bph_load_1 = load i3 %dec_del_bph_addr" [data/benchmarks/adpcm/adpcm.c:539->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 449 'load' 'dec_del_bph_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_19 : Operation 450 [1/1] (0.00ns)   --->   "%sext_ln539_2 = sext i32 %dec_del_bph_load_1" [data/benchmarks/adpcm/adpcm.c:539->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 450 'sext' 'sext_ln539_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 451 [1/1] (0.00ns)   --->   "%shl_ln539_2 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %dec_del_bph_load_1, i8 0" [data/benchmarks/adpcm/adpcm.c:539->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 451 'bitconcatenate' 'shl_ln539_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 452 [1/1] (0.96ns)   --->   "%sub_ln539_2 = sub i40 %shl_ln539_2, i40 %sext_ln539_2" [data/benchmarks/adpcm/adpcm.c:539->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 452 'sub' 'sub_ln539_2' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 453 [1/1] (0.00ns)   --->   "%trunc_ln539_2 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln539_2, i32 8, i32 39" [data/benchmarks/adpcm/adpcm.c:539->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 453 'partselect' 'trunc_ln539_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 454 [1/1] (0.69ns)   --->   "%store_ln539 = store i32 %trunc_ln539_2, i3 %dec_del_bph_addr" [data/benchmarks/adpcm/adpcm.c:539->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 454 'store' 'store_ln539' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_19 : Operation 455 [1/1] (0.00ns)   --->   "%br_ln537 = br void %for.inc.i120" [data/benchmarks/adpcm/adpcm.c:537->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 455 'br' 'br_ln537' <Predicate = true> <Delay = 0.00>

State 20 <SV = 13> <Delay = 5.04>
ST_20 : Operation 456 [1/2] (0.68ns)   --->   "%dec_del_dhx_load_2 = load i14 4" [data/benchmarks/adpcm/adpcm.c:555->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 456 'load' 'dec_del_dhx_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_20 : Operation 457 [1/2] (0.68ns)   --->   "%dec_del_dhx_load_3 = load i14 3" [data/benchmarks/adpcm/adpcm.c:556->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 457 'load' 'dec_del_dhx_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_20 : Operation 458 [2/2] (0.68ns)   --->   "%dec_del_dhx_load_4 = load i14 2" [data/benchmarks/adpcm/adpcm.c:557->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 458 'load' 'dec_del_dhx_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_20 : Operation 459 [2/2] (0.68ns)   --->   "%dec_del_dhx_load_5 = load i14 1" [data/benchmarks/adpcm/adpcm.c:558->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 459 'load' 'dec_del_dhx_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_20 : Operation 460 [1/1] (0.68ns)   --->   "%store_ln559 = store i14 %dec_del_dhx_load, i14 1" [data/benchmarks/adpcm/adpcm.c:559->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 460 'store' 'store_ln559' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_20 : Operation 461 [1/1] (0.79ns)   --->   "%icmp_ln583_2 = icmp_sgt  i17 %apl2_8, i17 12288" [data/benchmarks/adpcm/adpcm.c:583->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 461 'icmp' 'icmp_ln583_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 462 [1/1] (0.26ns)   --->   "%apl2_9 = select i1 %icmp_ln583_2, i17 12288, i17 %apl2_8" [data/benchmarks/adpcm/adpcm.c:583->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 462 'select' 'apl2_9' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 463 [1/1] (0.00ns)   --->   "%trunc_ln567_2 = trunc i17 %apl2_9" [data/benchmarks/adpcm/adpcm.c:567->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 463 'trunc' 'trunc_ln567_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 464 [1/1] (0.79ns)   --->   "%icmp_ln585_2 = icmp_slt  i17 %apl2_9, i17 118784" [data/benchmarks/adpcm/adpcm.c:585->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 464 'icmp' 'icmp_ln585_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 465 [1/1] (0.29ns)   --->   "%apl2_10 = select i1 %icmp_ln585_2, i15 20480, i15 %trunc_ln567_2" [data/benchmarks/adpcm/adpcm.c:585->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 465 'select' 'apl2_10' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 466 [1/1] (0.00ns)   --->   "%store_ln369 = store i15 %apl2_10, i15 %dec_ah2" [data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 466 'store' 'store_ln369' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 467 [1/1] (0.77ns)   --->   "%wd3_10 = sub i15 15360, i15 %apl2_10" [data/benchmarks/adpcm/adpcm.c:606->data/benchmarks/adpcm/adpcm.c:370]   --->   Operation 467 'sub' 'wd3_10' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln595_5 = zext i15 %wd3_10" [data/benchmarks/adpcm/adpcm.c:595->data/benchmarks/adpcm/adpcm.c:370]   --->   Operation 468 'zext' 'zext_ln595_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln595_6 = zext i15 %wd3_10" [data/benchmarks/adpcm/adpcm.c:595->data/benchmarks/adpcm/adpcm.c:370]   --->   Operation 469 'zext' 'zext_ln595_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 470 [1/1] (0.79ns)   --->   "%icmp_ln607_2 = icmp_sgt  i18 %apl1_11, i18 %zext_ln595_5" [data/benchmarks/adpcm/adpcm.c:607->data/benchmarks/adpcm/adpcm.c:370]   --->   Operation 470 'icmp' 'icmp_ln607_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 471 [1/1] (0.29ns)   --->   "%apl1_12 = select i1 %icmp_ln607_2, i18 %zext_ln595_5, i18 %apl1_11" [data/benchmarks/adpcm/adpcm.c:607->data/benchmarks/adpcm/adpcm.c:370]   --->   Operation 471 'select' 'apl1_12' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 472 [1/1] (0.00ns)   --->   "%trunc_ln595_2 = trunc i18 %apl1_12" [data/benchmarks/adpcm/adpcm.c:595->data/benchmarks/adpcm/adpcm.c:370]   --->   Operation 472 'trunc' 'trunc_ln595_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 473 [1/1] (0.77ns)   --->   "%apl1_13 = sub i16 0, i16 %zext_ln595_6" [data/benchmarks/adpcm/adpcm.c:609->data/benchmarks/adpcm/adpcm.c:370]   --->   Operation 473 'sub' 'apl1_13' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 474 [1/1] (0.00ns)   --->   "%sext_ln609_2 = sext i16 %apl1_13" [data/benchmarks/adpcm/adpcm.c:609->data/benchmarks/adpcm/adpcm.c:370]   --->   Operation 474 'sext' 'sext_ln609_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 475 [1/1] (0.79ns)   --->   "%icmp_ln609_2 = icmp_slt  i18 %apl1_12, i18 %sext_ln609_2" [data/benchmarks/adpcm/adpcm.c:609->data/benchmarks/adpcm/adpcm.c:370]   --->   Operation 475 'icmp' 'icmp_ln609_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 476 [1/1] (0.24ns)   --->   "%apl1_14 = select i1 %icmp_ln609_2, i16 %apl1_13, i16 %trunc_ln595_2" [data/benchmarks/adpcm/adpcm.c:609->data/benchmarks/adpcm/adpcm.c:370]   --->   Operation 476 'select' 'apl1_14' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 477 [1/1] (0.00ns)   --->   "%store_ln370 = store i16 %apl1_14, i16 %dec_ah1" [data/benchmarks/adpcm/adpcm.c:370]   --->   Operation 477 'store' 'store_ln370' <Predicate = true> <Delay = 0.00>

State 21 <SV = 14> <Delay = 0.68>
ST_21 : Operation 478 [1/1] (0.68ns)   --->   "%store_ln555 = store i14 %dec_del_dhx_load_2, i14 5" [data/benchmarks/adpcm/adpcm.c:555->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 478 'store' 'store_ln555' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_21 : Operation 479 [1/2] (0.68ns)   --->   "%dec_del_dhx_load_4 = load i14 2" [data/benchmarks/adpcm/adpcm.c:557->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 479 'load' 'dec_del_dhx_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_21 : Operation 480 [1/2] (0.68ns)   --->   "%dec_del_dhx_load_5 = load i14 1" [data/benchmarks/adpcm/adpcm.c:558->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 480 'load' 'dec_del_dhx_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_21 : Operation 481 [1/1] (0.68ns)   --->   "%store_ln560 = store i14 %trunc_ln364_1, i14 0" [data/benchmarks/adpcm/adpcm.c:560->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 481 'store' 'store_ln560' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>

State 22 <SV = 15> <Delay = 0.68>
ST_22 : Operation 482 [1/1] (0.68ns)   --->   "%store_ln556 = store i14 %dec_del_dhx_load_3, i14 4" [data/benchmarks/adpcm/adpcm.c:556->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 482 'store' 'store_ln556' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_22 : Operation 483 [1/1] (0.68ns)   --->   "%store_ln557 = store i14 %dec_del_dhx_load_4, i14 3" [data/benchmarks/adpcm/adpcm.c:557->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 483 'store' 'store_ln557' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>

State 23 <SV = 16> <Delay = 4.43>
ST_23 : Operation 484 [1/1] (0.68ns)   --->   "%store_ln558 = store i14 %dec_del_dhx_load_5, i14 2" [data/benchmarks/adpcm/adpcm.c:558->data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 484 'store' 'store_ln558' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_23 : Operation 485 [1/1] (0.88ns)   --->   "%sub_ln378 = sub i32 %add_ln347, i32 %add_ln371" [data/benchmarks/adpcm/adpcm.c:378]   --->   Operation 485 'sub' 'sub_ln378' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 486 [1/1] (0.88ns)   --->   "%add_ln379 = add i32 %add_ln371, i32 %add_ln347" [data/benchmarks/adpcm/adpcm.c:379]   --->   Operation 486 'add' 'add_ln379' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 487 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %sub_ln378, i4 0" [data/benchmarks/adpcm/adpcm.c:385]   --->   Operation 487 'bitconcatenate' 'shl_ln6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 488 [1/1] (0.00ns)   --->   "%sext_ln385 = sext i36 %shl_ln6" [data/benchmarks/adpcm/adpcm.c:385]   --->   Operation 488 'sext' 'sext_ln385' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 489 [1/1] (0.00ns)   --->   "%shl_ln385_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %sub_ln378, i2 0" [data/benchmarks/adpcm/adpcm.c:385]   --->   Operation 489 'bitconcatenate' 'shl_ln385_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 490 [1/1] (0.00ns)   --->   "%sext_ln385_1 = sext i34 %shl_ln385_1" [data/benchmarks/adpcm/adpcm.c:385]   --->   Operation 490 'sext' 'sext_ln385_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 491 [1/1] (0.92ns)   --->   "%xa1 = sub i37 %sext_ln385, i37 %sext_ln385_1" [data/benchmarks/adpcm/adpcm.c:385]   --->   Operation 491 'sub' 'xa1' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 492 [1/1] (0.00ns)   --->   "%sext_ln333 = sext i37 %xa1" [data/benchmarks/adpcm/adpcm.c:333]   --->   Operation 492 'sext' 'sext_ln333' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 493 [1/1] (0.00ns)   --->   "%sext_ln386 = sext i32 %add_ln379" [data/benchmarks/adpcm/adpcm.c:386]   --->   Operation 493 'sext' 'sext_ln386' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 494 [1/1] (3.17ns)   --->   "%xa2 = mul i39 %sext_ln386, i39 549755813844" [data/benchmarks/adpcm/adpcm.c:386]   --->   Operation 494 'mul' 'xa2' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 495 [1/1] (0.00ns)   --->   "%sext_ln333_1 = sext i39 %xa2" [data/benchmarks/adpcm/adpcm.c:333]   --->   Operation 495 'sext' 'sext_ln333_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 496 [1/1] (0.38ns)   --->   "%store_ln333 = store i50 %sext_ln333, i50 %xa1_2" [data/benchmarks/adpcm/adpcm.c:333]   --->   Operation 496 'store' 'store_ln333' <Predicate = true> <Delay = 0.38>
ST_23 : Operation 497 [1/1] (0.38ns)   --->   "%store_ln333 = store i50 %sext_ln333_1, i50 %xa2_2" [data/benchmarks/adpcm/adpcm.c:333]   --->   Operation 497 'store' 'store_ln333' <Predicate = true> <Delay = 0.38>
ST_23 : Operation 498 [1/1] (0.00ns)   --->   "%br_ln389 = br void %for.inc" [data/benchmarks/adpcm/adpcm.c:389]   --->   Operation 498 'br' 'br_ln389' <Predicate = true> <Delay = 0.00>

State 24 <SV = 17> <Delay = 1.39>
ST_24 : Operation 499 [1/1] (0.00ns)   --->   "%i_30 = load i4 %i_012" [data/benchmarks/adpcm/adpcm.c:389]   --->   Operation 499 'load' 'i_30' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 500 [1/1] (0.70ns)   --->   "%icmp_ln389 = icmp_eq  i4 %i_30, i4 10" [data/benchmarks/adpcm/adpcm.c:389]   --->   Operation 500 'icmp' 'icmp_ln389' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 501 [1/1] (0.70ns)   --->   "%i_31 = add i4 %i_30, i4 1" [data/benchmarks/adpcm/adpcm.c:389]   --->   Operation 501 'add' 'i_31' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 502 [1/1] (0.00ns)   --->   "%br_ln389 = br i1 %icmp_ln389, void %for.inc.split, void %for.end" [data/benchmarks/adpcm/adpcm.c:389]   --->   Operation 502 'br' 'br_ln389' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 503 [1/1] (0.00ns)   --->   "%idx204_load = load i5 %idx204" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 503 'load' 'idx204_load' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_24 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln389 = zext i4 %i_30" [data/benchmarks/adpcm/adpcm.c:389]   --->   Operation 504 'zext' 'zext_ln389' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_24 : Operation 505 [1/1] (0.00ns)   --->   "%ad_ptr = getelementptr i32 %accumd, i64 0, i64 %zext_ln389" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 505 'getelementptr' 'ad_ptr' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_24 : Operation 506 [1/1] (0.00ns)   --->   "%ac_ptr = getelementptr i32 %accumc, i64 0, i64 %zext_ln389" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 506 'getelementptr' 'ac_ptr' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_24 : Operation 507 [1/1] (0.70ns)   --->   "%add_ln335 = add i5 %idx204_load, i5 2" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 507 'add' 'add_ln335' <Predicate = (!icmp_ln389)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln335 = zext i5 %add_ln335" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 508 'zext' 'zext_ln335' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_24 : Operation 509 [1/1] (0.00ns)   --->   "%h_ptr = getelementptr i15 %h, i64 0, i64 %zext_ln335" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 509 'getelementptr' 'h_ptr' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_24 : Operation 510 [2/2] (0.69ns)   --->   "%ac_ptr_load = load i4 %ac_ptr" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 510 'load' 'ac_ptr_load' <Predicate = (!icmp_ln389)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_24 : Operation 511 [1/1] (0.70ns)   --->   "%add_ln391 = add i5 %idx204_load, i5 3" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 511 'add' 'add_ln391' <Predicate = (!icmp_ln389)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln391 = zext i5 %add_ln391" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 512 'zext' 'zext_ln391' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_24 : Operation 513 [1/1] (0.00ns)   --->   "%h_ptr_2 = getelementptr i15 %h, i64 0, i64 %zext_ln391" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 513 'getelementptr' 'h_ptr_2' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_24 : Operation 514 [2/2] (0.68ns)   --->   "%h_ptr_load = load i5 %h_ptr" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 514 'load' 'h_ptr_load' <Predicate = (!icmp_ln389)> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 24> <ROM>
ST_24 : Operation 515 [2/2] (0.69ns)   --->   "%ad_ptr_load = load i4 %ad_ptr" [data/benchmarks/adpcm/adpcm.c:392]   --->   Operation 515 'load' 'ad_ptr_load' <Predicate = (!icmp_ln389)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_24 : Operation 516 [2/2] (0.68ns)   --->   "%h_ptr_2_load = load i5 %h_ptr_2" [data/benchmarks/adpcm/adpcm.c:392]   --->   Operation 516 'load' 'h_ptr_2_load' <Predicate = (!icmp_ln389)> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 24> <ROM>
ST_24 : Operation 517 [1/1] (0.38ns)   --->   "%store_ln332 = store i4 %i_31, i4 %i_012" [data/benchmarks/adpcm/adpcm.c:332]   --->   Operation 517 'store' 'store_ln332' <Predicate = (!icmp_ln389)> <Delay = 0.38>
ST_24 : Operation 518 [1/1] (0.38ns)   --->   "%store_ln335 = store i5 %add_ln335, i5 %idx204" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 518 'store' 'store_ln335' <Predicate = (!icmp_ln389)> <Delay = 0.38>
ST_24 : Operation 519 [1/1] (0.00ns)   --->   "%idx213 = alloca i32 1"   --->   Operation 519 'alloca' 'idx213' <Predicate = (icmp_ln389)> <Delay = 0.00>
ST_24 : Operation 520 [1/1] (0.00ns)   --->   "%i_15 = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:332]   --->   Operation 520 'alloca' 'i_15' <Predicate = (icmp_ln389)> <Delay = 0.00>
ST_24 : Operation 521 [2/2] (0.69ns)   --->   "%accumc_load = load i32 10" [data/benchmarks/adpcm/adpcm.c:395]   --->   Operation 521 'load' 'accumc_load' <Predicate = (icmp_ln389)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_24 : Operation 522 [2/2] (0.69ns)   --->   "%accumd_load = load i32 10" [data/benchmarks/adpcm/adpcm.c:396]   --->   Operation 522 'load' 'accumd_load' <Predicate = (icmp_ln389)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_24 : Operation 523 [1/1] (0.38ns)   --->   "%store_ln332 = store i4 0, i4 %i_15" [data/benchmarks/adpcm/adpcm.c:332]   --->   Operation 523 'store' 'store_ln332' <Predicate = (icmp_ln389)> <Delay = 0.38>
ST_24 : Operation 524 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %idx213"   --->   Operation 524 'store' 'store_ln0' <Predicate = (icmp_ln389)> <Delay = 0.38>

State 25 <SV = 18> <Delay = 5.21>
ST_25 : Operation 525 [1/1] (0.00ns)   --->   "%xa2_2_load_1 = load i50 %xa2_2" [data/benchmarks/adpcm/adpcm.c:392]   --->   Operation 525 'load' 'xa2_2_load_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 526 [1/1] (0.00ns)   --->   "%xa1_2_load_1 = load i50 %xa1_2" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 526 'load' 'xa1_2_load_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 527 [1/1] (0.00ns)   --->   "%speclooptripcount_ln390 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [data/benchmarks/adpcm/adpcm.c:390]   --->   Operation 527 'speclooptripcount' 'speclooptripcount_ln390' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 528 [1/1] (0.00ns)   --->   "%specloopname_ln393 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [data/benchmarks/adpcm/adpcm.c:393]   --->   Operation 528 'specloopname' 'specloopname_ln393' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 529 [1/2] (0.69ns)   --->   "%ac_ptr_load = load i4 %ac_ptr" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 529 'load' 'ac_ptr_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_25 : Operation 530 [1/1] (0.00ns)   --->   "%sext_ln391 = sext i32 %ac_ptr_load" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 530 'sext' 'sext_ln391' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 531 [1/2] (0.68ns)   --->   "%h_ptr_load = load i5 %h_ptr" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 531 'load' 'h_ptr_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 24> <ROM>
ST_25 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln391_1 = sext i15 %h_ptr_load" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 532 'sext' 'sext_ln391_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 533 [1/1] (3.17ns)   --->   "%mul_ln391 = mul i47 %sext_ln391_1, i47 %sext_ln391" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 533 'mul' 'mul_ln391' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 534 [1/1] (0.00ns)   --->   "%sext_ln391_2 = sext i47 %mul_ln391" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 534 'sext' 'sext_ln391_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 535 [1/1] (0.95ns)   --->   "%xa1_5 = add i50 %sext_ln391_2, i50 %xa1_2_load_1" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 535 'add' 'xa1_5' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 536 [1/2] (0.69ns)   --->   "%ad_ptr_load = load i4 %ad_ptr" [data/benchmarks/adpcm/adpcm.c:392]   --->   Operation 536 'load' 'ad_ptr_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_25 : Operation 537 [1/1] (0.00ns)   --->   "%sext_ln392 = sext i32 %ad_ptr_load" [data/benchmarks/adpcm/adpcm.c:392]   --->   Operation 537 'sext' 'sext_ln392' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 538 [1/2] (0.68ns)   --->   "%h_ptr_2_load = load i5 %h_ptr_2" [data/benchmarks/adpcm/adpcm.c:392]   --->   Operation 538 'load' 'h_ptr_2_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 24> <ROM>
ST_25 : Operation 539 [1/1] (0.00ns)   --->   "%sext_ln392_1 = sext i15 %h_ptr_2_load" [data/benchmarks/adpcm/adpcm.c:392]   --->   Operation 539 'sext' 'sext_ln392_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 540 [1/1] (3.17ns)   --->   "%mul_ln392 = mul i47 %sext_ln392_1, i47 %sext_ln392" [data/benchmarks/adpcm/adpcm.c:392]   --->   Operation 540 'mul' 'mul_ln392' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 541 [1/1] (0.00ns)   --->   "%sext_ln392_2 = sext i47 %mul_ln392" [data/benchmarks/adpcm/adpcm.c:392]   --->   Operation 541 'sext' 'sext_ln392_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 542 [1/1] (0.95ns)   --->   "%xa2_5 = add i50 %sext_ln392_2, i50 %xa2_2_load_1" [data/benchmarks/adpcm/adpcm.c:392]   --->   Operation 542 'add' 'xa2_5' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 543 [1/1] (0.38ns)   --->   "%store_ln333 = store i50 %xa1_5, i50 %xa1_2" [data/benchmarks/adpcm/adpcm.c:333]   --->   Operation 543 'store' 'store_ln333' <Predicate = true> <Delay = 0.38>
ST_25 : Operation 544 [1/1] (0.38ns)   --->   "%store_ln333 = store i50 %xa2_5, i50 %xa2_2" [data/benchmarks/adpcm/adpcm.c:333]   --->   Operation 544 'store' 'store_ln333' <Predicate = true> <Delay = 0.38>
ST_25 : Operation 545 [1/1] (0.00ns)   --->   "%br_ln389 = br void %for.inc" [data/benchmarks/adpcm/adpcm.c:389]   --->   Operation 545 'br' 'br_ln389' <Predicate = true> <Delay = 0.00>

State 26 <SV = 18> <Delay = 4.82>
ST_26 : Operation 546 [1/1] (0.00ns)   --->   "%xa2_2_load = load i50 %xa2_2" [data/benchmarks/adpcm/adpcm.c:389]   --->   Operation 546 'load' 'xa2_2_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 547 [1/1] (0.00ns)   --->   "%xa1_2_load = load i50 %xa1_2" [data/benchmarks/adpcm/adpcm.c:389]   --->   Operation 547 'load' 'xa1_2_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 548 [1/1] (0.00ns)   --->   "%trunc_ln389 = trunc i50 %xa2_2_load" [data/benchmarks/adpcm/adpcm.c:389]   --->   Operation 548 'trunc' 'trunc_ln389' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 549 [1/1] (0.00ns)   --->   "%trunc_ln389_1 = trunc i50 %xa1_2_load" [data/benchmarks/adpcm/adpcm.c:389]   --->   Operation 549 'trunc' 'trunc_ln389_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 550 [1/2] (0.69ns)   --->   "%accumc_load = load i32 10" [data/benchmarks/adpcm/adpcm.c:395]   --->   Operation 550 'load' 'accumc_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_26 : Operation 551 [1/1] (0.00ns)   --->   "%sext_ln395 = sext i32 %accumc_load" [data/benchmarks/adpcm/adpcm.c:395]   --->   Operation 551 'sext' 'sext_ln395' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 552 [1/1] (3.17ns)   --->   "%mul_ln395 = mul i39 %sext_ln395, i39 549755813844" [data/benchmarks/adpcm/adpcm.c:395]   --->   Operation 552 'mul' 'mul_ln395' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 553 [1/1] (0.00ns)   --->   "%sext_ln395_1 = sext i39 %mul_ln395" [data/benchmarks/adpcm/adpcm.c:395]   --->   Operation 553 'sext' 'sext_ln395_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 554 [1/1] (0.95ns)   --->   "%xa1_4 = add i46 %sext_ln395_1, i46 %trunc_ln389_1" [data/benchmarks/adpcm/adpcm.c:395]   --->   Operation 554 'add' 'xa1_4' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 555 [1/2] (0.69ns)   --->   "%accumd_load = load i32 10" [data/benchmarks/adpcm/adpcm.c:396]   --->   Operation 555 'load' 'accumd_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_26 : Operation 556 [1/1] (0.00ns)   --->   "%shl_ln7 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %accumd_load, i4 0" [data/benchmarks/adpcm/adpcm.c:396]   --->   Operation 556 'bitconcatenate' 'shl_ln7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 557 [1/1] (0.00ns)   --->   "%sext_ln396 = sext i36 %shl_ln7" [data/benchmarks/adpcm/adpcm.c:396]   --->   Operation 557 'sext' 'sext_ln396' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 558 [1/1] (0.00ns)   --->   "%shl_ln396_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %accumd_load, i2 0" [data/benchmarks/adpcm/adpcm.c:396]   --->   Operation 558 'bitconcatenate' 'shl_ln396_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 559 [1/1] (0.00ns)   --->   "%sext_ln396_1 = sext i34 %shl_ln396_1" [data/benchmarks/adpcm/adpcm.c:396]   --->   Operation 559 'sext' 'sext_ln396_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 560 [1/1] (0.92ns)   --->   "%sub_ln396 = sub i37 %sext_ln396, i37 %sext_ln396_1" [data/benchmarks/adpcm/adpcm.c:396]   --->   Operation 560 'sub' 'sub_ln396' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 561 [1/1] (0.00ns)   --->   "%sext_ln396_2 = sext i37 %sub_ln396" [data/benchmarks/adpcm/adpcm.c:396]   --->   Operation 561 'sext' 'sext_ln396_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 562 [1/1] (0.95ns)   --->   "%xa2_4 = add i46 %sext_ln396_2, i46 %trunc_ln389" [data/benchmarks/adpcm/adpcm.c:396]   --->   Operation 562 'add' 'xa2_4' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 563 [1/1] (0.00ns)   --->   "%trunc_ln20 = partselect i32 @_ssdm_op_PartSelect.i32.i46.i32.i32, i46 %xa1_4, i32 14, i32 45" [data/benchmarks/adpcm/adpcm.c:397]   --->   Operation 563 'partselect' 'trunc_ln20' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 564 [1/1] (0.00ns)   --->   "%store_ln397 = store i32 %trunc_ln20, i32 %xout1" [data/benchmarks/adpcm/adpcm.c:397]   --->   Operation 564 'store' 'store_ln397' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 565 [1/1] (0.00ns)   --->   "%trunc_ln21 = partselect i32 @_ssdm_op_PartSelect.i32.i46.i32.i32, i46 %xa2_4, i32 14, i32 45" [data/benchmarks/adpcm/adpcm.c:398]   --->   Operation 565 'partselect' 'trunc_ln21' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 566 [1/1] (0.00ns)   --->   "%store_ln398 = store i32 %trunc_ln21, i32 %xout2" [data/benchmarks/adpcm/adpcm.c:398]   --->   Operation 566 'store' 'store_ln398' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 567 [1/1] (0.00ns)   --->   "%br_ln405 = br void %for.inc78" [data/benchmarks/adpcm/adpcm.c:405]   --->   Operation 567 'br' 'br_ln405' <Predicate = true> <Delay = 0.00>

State 27 <SV = 19> <Delay = 1.40>
ST_27 : Operation 568 [1/1] (0.00ns)   --->   "%i_32 = load i4 %i_15" [data/benchmarks/adpcm/adpcm.c:405]   --->   Operation 568 'load' 'i_32' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 569 [1/1] (0.70ns)   --->   "%icmp_ln405 = icmp_eq  i4 %i_32, i4 10" [data/benchmarks/adpcm/adpcm.c:405]   --->   Operation 569 'icmp' 'icmp_ln405' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 570 [1/1] (0.70ns)   --->   "%i_33 = add i4 %i_32, i4 1" [data/benchmarks/adpcm/adpcm.c:405]   --->   Operation 570 'add' 'i_33' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 571 [1/1] (0.00ns)   --->   "%br_ln405 = br i1 %icmp_ln405, void %for.inc78.split, void %for.end80" [data/benchmarks/adpcm/adpcm.c:405]   --->   Operation 571 'br' 'br_ln405' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 572 [1/1] (0.00ns)   --->   "%idx213_load = load i5 %idx213" [data/benchmarks/adpcm/adpcm.c:405]   --->   Operation 572 'load' 'idx213_load' <Predicate = (!icmp_ln405)> <Delay = 0.00>
ST_27 : Operation 573 [1/1] (0.00ns)   --->   "%trunc_ln405 = trunc i5 %idx213_load" [data/benchmarks/adpcm/adpcm.c:405]   --->   Operation 573 'trunc' 'trunc_ln405' <Predicate = (!icmp_ln405)> <Delay = 0.00>
ST_27 : Operation 574 [1/1] (0.70ns)   --->   "%add_ln335_2 = add i4 %trunc_ln405, i4 9" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 574 'add' 'add_ln335_2' <Predicate = (!icmp_ln405)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 575 [1/1] (0.00ns)   --->   "%zext_ln335_2 = zext i4 %add_ln335_2" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 575 'zext' 'zext_ln335_2' <Predicate = (!icmp_ln405)> <Delay = 0.00>
ST_27 : Operation 576 [1/1] (0.00ns)   --->   "%ac_ptr1 = getelementptr i32 %accumc, i64 0, i64 %zext_ln335_2" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 576 'getelementptr' 'ac_ptr1' <Predicate = (!icmp_ln405)> <Delay = 0.00>
ST_27 : Operation 577 [1/1] (0.00ns)   --->   "%ad_ptr1 = getelementptr i32 %accumd, i64 0, i64 %zext_ln335_2" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 577 'getelementptr' 'ad_ptr1' <Predicate = (!icmp_ln405)> <Delay = 0.00>
ST_27 : Operation 578 [2/2] (0.69ns)   --->   "%ac_ptr1_load = load i4 %ac_ptr1" [data/benchmarks/adpcm/adpcm.c:407]   --->   Operation 578 'load' 'ac_ptr1_load' <Predicate = (!icmp_ln405)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_27 : Operation 579 [2/2] (0.69ns)   --->   "%ad_ptr1_load = load i4 %ad_ptr1" [data/benchmarks/adpcm/adpcm.c:408]   --->   Operation 579 'load' 'ad_ptr1_load' <Predicate = (!icmp_ln405)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_27 : Operation 580 [1/1] (0.70ns)   --->   "%add_ln405 = add i5 %idx213_load, i5 31" [data/benchmarks/adpcm/adpcm.c:405]   --->   Operation 580 'add' 'add_ln405' <Predicate = (!icmp_ln405)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 581 [1/1] (0.38ns)   --->   "%store_ln332 = store i4 %i_33, i4 %i_15" [data/benchmarks/adpcm/adpcm.c:332]   --->   Operation 581 'store' 'store_ln332' <Predicate = (!icmp_ln405)> <Delay = 0.38>
ST_27 : Operation 582 [1/1] (0.38ns)   --->   "%store_ln405 = store i5 %add_ln405, i5 %idx213" [data/benchmarks/adpcm/adpcm.c:405]   --->   Operation 582 'store' 'store_ln405' <Predicate = (!icmp_ln405)> <Delay = 0.38>
ST_27 : Operation 583 [1/1] (0.69ns)   --->   "%store_ln411 = store i32 %sub_ln378, i32 0" [data/benchmarks/adpcm/adpcm.c:411]   --->   Operation 583 'store' 'store_ln411' <Predicate = (icmp_ln405)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_27 : Operation 584 [1/1] (0.69ns)   --->   "%store_ln412 = store i32 %add_ln379, i32 0" [data/benchmarks/adpcm/adpcm.c:412]   --->   Operation 584 'store' 'store_ln412' <Predicate = (icmp_ln405)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_27 : Operation 585 [1/1] (0.00ns)   --->   "%ret_ln413 = ret" [data/benchmarks/adpcm/adpcm.c:413]   --->   Operation 585 'ret' 'ret_ln413' <Predicate = (icmp_ln405)> <Delay = 0.00>

State 28 <SV = 20> <Delay = 1.40>
ST_28 : Operation 586 [1/1] (0.00ns)   --->   "%speclooptripcount_ln406 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [data/benchmarks/adpcm/adpcm.c:406]   --->   Operation 586 'speclooptripcount' 'speclooptripcount_ln406' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 587 [1/1] (0.00ns)   --->   "%specloopname_ln409 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [data/benchmarks/adpcm/adpcm.c:409]   --->   Operation 587 'specloopname' 'specloopname_ln409' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 588 [1/1] (0.70ns)   --->   "%add_ln335_1 = add i4 %trunc_ln405, i4 10" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 588 'add' 'add_ln335_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln335_1 = zext i4 %add_ln335_1" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 589 'zext' 'zext_ln335_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 590 [1/1] (0.00ns)   --->   "%ad_ptr_1 = getelementptr i32 %accumd, i64 0, i64 %zext_ln335_1" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 590 'getelementptr' 'ad_ptr_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 591 [1/1] (0.00ns)   --->   "%ac_ptr_1 = getelementptr i32 %accumc, i64 0, i64 %zext_ln335_1" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 591 'getelementptr' 'ac_ptr_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 592 [1/2] (0.69ns)   --->   "%ac_ptr1_load = load i4 %ac_ptr1" [data/benchmarks/adpcm/adpcm.c:407]   --->   Operation 592 'load' 'ac_ptr1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_28 : Operation 593 [1/1] (0.69ns)   --->   "%store_ln407 = store i32 %ac_ptr1_load, i4 %ac_ptr_1" [data/benchmarks/adpcm/adpcm.c:407]   --->   Operation 593 'store' 'store_ln407' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_28 : Operation 594 [1/2] (0.69ns)   --->   "%ad_ptr1_load = load i4 %ad_ptr1" [data/benchmarks/adpcm/adpcm.c:408]   --->   Operation 594 'load' 'ad_ptr1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_28 : Operation 595 [1/1] (0.69ns)   --->   "%store_ln408 = store i32 %ad_ptr1_load, i4 %ad_ptr_1" [data/benchmarks/adpcm/adpcm.c:408]   --->   Operation 595 'store' 'store_ln408' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_28 : Operation 596 [1/1] (0.00ns)   --->   "%br_ln405 = br void %for.inc78" [data/benchmarks/adpcm/adpcm.c:405]   --->   Operation 596 'br' 'br_ln405' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 0.699ns
The critical path consists of the following:
	'load' operation 32 bit ('dec_del_bpl_load', data/benchmarks/adpcm/adpcm.c:461->data/benchmarks/adpcm/adpcm.c:342) on array 'dec_del_bpl' [36]  (0.699 ns)

 <State 2>: 4.256ns
The critical path consists of the following:
	'load' operation 32 bit ('dec_del_bpl_load', data/benchmarks/adpcm/adpcm.c:461->data/benchmarks/adpcm/adpcm.c:342) on array 'dec_del_bpl' [36]  (0.699 ns)
	'mul' operation 48 bit ('zl', data/benchmarks/adpcm/adpcm.c:461->data/benchmarks/adpcm/adpcm.c:342) [40]  (3.170 ns)
	'store' operation 0 bit ('store_ln460', data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:342) of variable 'sext_ln460', data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:342 on local variable 'zl', data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:342 [43]  (0.387 ns)

 <State 3>: 0.992ns
The critical path consists of the following:
	'load' operation 3 bit ('i', data/benchmarks/adpcm/adpcm.c:464->data/benchmarks/adpcm/adpcm.c:342) on local variable 'i', data/benchmarks/adpcm/adpcm.c:459->data/benchmarks/adpcm/adpcm.c:342 [47]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln464', data/benchmarks/adpcm/adpcm.c:464->data/benchmarks/adpcm/adpcm.c:342) [48]  (0.572 ns)
	'store' operation 0 bit ('store_ln532', data/benchmarks/adpcm/adpcm.c:532->data/benchmarks/adpcm/adpcm.c:351) of constant 0 on local variable 'i', data/benchmarks/adpcm/adpcm.c:532->data/benchmarks/adpcm/adpcm.c:351 [144]  (0.420 ns)

 <State 4>: 5.213ns
The critical path consists of the following:
	'load' operation 32 bit ('dec_del_bpl_load_3', data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:342) on array 'dec_del_bpl' [58]  (0.699 ns)
	'mul' operation 48 bit ('mul_ln466', data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:342) [62]  (3.170 ns)
	'add' operation 50 bit ('zl', data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:342) [64]  (0.957 ns)
	'store' operation 0 bit ('store_ln460', data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:342) of variable 'zl', data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:342 on local variable 'zl', data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:342 [68]  (0.387 ns)

 <State 5>: 4.129ns
The critical path consists of the following:
	'load' operation 31 bit ('rlt1', data/benchmarks/adpcm/adpcm.c:343) on static variable 'dec_rlt1' [75]  (0.000 ns)
	'mul' operation 47 bit ('mul_ln475', data/benchmarks/adpcm/adpcm.c:475->data/benchmarks/adpcm/adpcm.c:343) [83]  (3.170 ns)
	'add' operation 47 bit ('pl', data/benchmarks/adpcm/adpcm.c:479->data/benchmarks/adpcm/adpcm.c:343) [89]  (0.959 ns)

 <State 6>: 3.503ns
The critical path consists of the following:
	'load' operation 16 bit ('qq6_code6_table_load', data/benchmarks/adpcm/adpcm.c:346) on array 'qq6_code6_table' [107]  (0.683 ns)
	'mul' operation 31 bit ('mul_ln346', data/benchmarks/adpcm/adpcm.c:346) [109]  (1.940 ns)
	'add' operation 32 bit ('add_ln347', data/benchmarks/adpcm/adpcm.c:347) [112]  (0.880 ns)

 <State 7>: 4.151ns
The critical path consists of the following:
	'load' operation 32 bit ('plt2', data/benchmarks/adpcm/adpcm.c:352) on static variable 'dec_plt2' [213]  (0.000 ns)
	'mul' operation 64 bit ('mul_ln574', data/benchmarks/adpcm/adpcm.c:574->data/benchmarks/adpcm/adpcm.c:352) [227]  (3.170 ns)
	'select' operation 17 bit ('select_ln580', data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:352) [234]  (0.303 ns)
	'add' operation 17 bit ('add_ln580', data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:352) [235]  (0.000 ns)
	'add' operation 17 bit ('apl2', data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:352) [236]  (0.678 ns)

 <State 8>: 4.202ns
The critical path consists of the following:
	'load' operation 16 bit ('dec_del_dltx_load_1', data/benchmarks/adpcm/adpcm.c:545->data/benchmarks/adpcm/adpcm.c:351) on array 'dec_del_dltx' [158]  (0.683 ns)
	'mul' operation 32 bit ('mul_ln545', data/benchmarks/adpcm/adpcm.c:545->data/benchmarks/adpcm/adpcm.c:351) [160]  (1.940 ns)
	'select' operation 32 bit ('select_ln549', data/benchmarks/adpcm/adpcm.c:549->data/benchmarks/adpcm/adpcm.c:351) [163]  (0.000 ns)
	'add' operation 32 bit ('add_ln550', data/benchmarks/adpcm/adpcm.c:550->data/benchmarks/adpcm/adpcm.c:351) [170]  (0.880 ns)
	'store' operation 0 bit ('store_ln550', data/benchmarks/adpcm/adpcm.c:550->data/benchmarks/adpcm/adpcm.c:351) of variable 'add_ln550', data/benchmarks/adpcm/adpcm.c:550->data/benchmarks/adpcm/adpcm.c:351 on array 'dec_del_bpl' [171]  (0.699 ns)

 <State 9>: 2.362ns
The critical path consists of the following:
	'load' operation 32 bit ('dec_del_bpl_load_1', data/benchmarks/adpcm/adpcm.c:539->data/benchmarks/adpcm/adpcm.c:351) on array 'dec_del_bpl' [188]  (0.699 ns)
	'sub' operation 40 bit ('sub_ln539', data/benchmarks/adpcm/adpcm.c:539->data/benchmarks/adpcm/adpcm.c:351) [191]  (0.964 ns)
	'store' operation 0 bit ('store_ln539', data/benchmarks/adpcm/adpcm.c:539->data/benchmarks/adpcm/adpcm.c:351) of variable 'trunc_ln16', data/benchmarks/adpcm/adpcm.c:539->data/benchmarks/adpcm/adpcm.c:351 on array 'dec_del_bpl' [193]  (0.699 ns)

 <State 10>: 5.048ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln583', data/benchmarks/adpcm/adpcm.c:583->data/benchmarks/adpcm/adpcm.c:352) [237]  (0.791 ns)
	'select' operation 17 bit ('apl2', data/benchmarks/adpcm/adpcm.c:583->data/benchmarks/adpcm/adpcm.c:352) [238]  (0.268 ns)
	'icmp' operation 1 bit ('icmp_ln585', data/benchmarks/adpcm/adpcm.c:585->data/benchmarks/adpcm/adpcm.c:352) [240]  (0.791 ns)
	'select' operation 15 bit ('apl2', data/benchmarks/adpcm/adpcm.c:585->data/benchmarks/adpcm/adpcm.c:352) [241]  (0.292 ns)
	'sub' operation 15 bit ('wd3', data/benchmarks/adpcm/adpcm.c:606->data/benchmarks/adpcm/adpcm.c:353) [250]  (0.775 ns)
	'icmp' operation 1 bit ('icmp_ln607', data/benchmarks/adpcm/adpcm.c:607->data/benchmarks/adpcm/adpcm.c:353) [253]  (0.797 ns)
	'select' operation 18 bit ('apl1', data/benchmarks/adpcm/adpcm.c:607->data/benchmarks/adpcm/adpcm.c:353) [254]  (0.293 ns)
	'icmp' operation 1 bit ('icmp_ln609', data/benchmarks/adpcm/adpcm.c:609->data/benchmarks/adpcm/adpcm.c:353) [258]  (0.797 ns)
	'select' operation 16 bit ('apl1', data/benchmarks/adpcm/adpcm.c:609->data/benchmarks/adpcm/adpcm.c:353) [259]  (0.243 ns)

 <State 11>: 0.683ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln555', data/benchmarks/adpcm/adpcm.c:555->data/benchmarks/adpcm/adpcm.c:351) of variable 'dec_del_dltx_load_2', data/benchmarks/adpcm/adpcm.c:555->data/benchmarks/adpcm/adpcm.c:351 on array 'dec_del_dltx' [203]  (0.683 ns)

 <State 12>: 0.699ns
The critical path consists of the following:
	'load' operation 32 bit ('dec_del_bph_load', data/benchmarks/adpcm/adpcm.c:461->data/benchmarks/adpcm/adpcm.c:361) on array 'dec_del_bph' [266]  (0.699 ns)

 <State 13>: 4.256ns
The critical path consists of the following:
	'load' operation 32 bit ('dec_del_bph_load', data/benchmarks/adpcm/adpcm.c:461->data/benchmarks/adpcm/adpcm.c:361) on array 'dec_del_bph' [266]  (0.699 ns)
	'mul' operation 46 bit ('zl', data/benchmarks/adpcm/adpcm.c:461->data/benchmarks/adpcm/adpcm.c:361) [270]  (3.170 ns)
	'store' operation 0 bit ('store_ln460', data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:361) of variable 'sext_ln460_2', data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:361 on local variable 'zl', data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:361 [273]  (0.387 ns)

 <State 14>: 3.640ns
The critical path consists of the following:
	'load' operation 15 bit ('nbh', data/benchmarks/adpcm/adpcm.c:620->data/benchmarks/adpcm/adpcm.c:365) on static variable 'dec_nbh' [327]  (0.000 ns)
	'sub' operation 23 bit ('sub_ln620', data/benchmarks/adpcm/adpcm.c:620->data/benchmarks/adpcm/adpcm.c:365) [331]  (0.821 ns)
	'add' operation 17 bit ('nbh', data/benchmarks/adpcm/adpcm.c:621->data/benchmarks/adpcm/adpcm.c:365) [336]  (0.785 ns)
	'select' operation 17 bit ('nbh', data/benchmarks/adpcm/adpcm.c:622->data/benchmarks/adpcm/adpcm.c:365) [339]  (0.268 ns)
	'icmp' operation 1 bit ('icmp_ln624', data/benchmarks/adpcm/adpcm.c:624->data/benchmarks/adpcm/adpcm.c:365) [341]  (0.791 ns)
	'select' operation 15 bit ('nbh', data/benchmarks/adpcm/adpcm.c:624->data/benchmarks/adpcm/adpcm.c:365) [342]  (0.292 ns)
	'getelementptr' operation 5 bit ('ilb_table_addr_2', data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:366) [347]  (0.000 ns)
	'load' operation 12 bit ('ilb_table_load_2', data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:366) on array 'ilb_table' [348]  (0.683 ns)

 <State 15>: 5.214ns
The critical path consists of the following:
	'load' operation 32 bit ('dec_del_bph_load_3', data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:361) on array 'dec_del_bph' [288]  (0.699 ns)
	'mul' operation 46 bit ('mul_ln466_2', data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:361) [292]  (3.170 ns)
	'add' operation 48 bit ('zl', data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:361) [294]  (0.958 ns)
	'store' operation 0 bit ('store_ln460', data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:361) of variable 'zl', data/benchmarks/adpcm/adpcm.c:466->data/benchmarks/adpcm/adpcm.c:361 on local variable 'zl', data/benchmarks/adpcm/adpcm.c:460->data/benchmarks/adpcm/adpcm.c:361 [298]  (0.387 ns)

 <State 16>: 4.129ns
The critical path consists of the following:
	'load' operation 31 bit ('rlt1', data/benchmarks/adpcm/adpcm.c:362) on static variable 'dec_rh1' [304]  (0.000 ns)
	'mul' operation 47 bit ('mul_ln475_2', data/benchmarks/adpcm/adpcm.c:475->data/benchmarks/adpcm/adpcm.c:362) [312]  (3.170 ns)
	'add' operation 47 bit ('pl', data/benchmarks/adpcm/adpcm.c:479->data/benchmarks/adpcm/adpcm.c:362) [318]  (0.959 ns)

 <State 17>: 4.151ns
The critical path consists of the following:
	'load' operation 32 bit ('plt2', data/benchmarks/adpcm/adpcm.c:369) on static variable 'dec_ph2' [429]  (0.000 ns)
	'mul' operation 64 bit ('mul_ln574_2', data/benchmarks/adpcm/adpcm.c:574->data/benchmarks/adpcm/adpcm.c:369) [443]  (3.170 ns)
	'select' operation 17 bit ('select_ln580_2', data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:369) [450]  (0.303 ns)
	'add' operation 17 bit ('add_ln580_5', data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:369) [451]  (0.000 ns)
	'add' operation 17 bit ('apl2', data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:369) [452]  (0.678 ns)

 <State 18>: 4.170ns
The critical path consists of the following:
	'load' operation 14 bit ('dec_del_dhx_load_1', data/benchmarks/adpcm/adpcm.c:545->data/benchmarks/adpcm/adpcm.c:368) on array 'dec_del_dhx' [372]  (0.683 ns)
	'mul' operation 28 bit ('mul_ln545_2', data/benchmarks/adpcm/adpcm.c:545->data/benchmarks/adpcm/adpcm.c:368) [374]  (1.908 ns)
	'select' operation 32 bit ('select_ln549_2', data/benchmarks/adpcm/adpcm.c:549->data/benchmarks/adpcm/adpcm.c:368) [377]  (0.000 ns)
	'add' operation 32 bit ('add_ln550_2', data/benchmarks/adpcm/adpcm.c:550->data/benchmarks/adpcm/adpcm.c:368) [384]  (0.880 ns)
	'store' operation 0 bit ('store_ln550', data/benchmarks/adpcm/adpcm.c:550->data/benchmarks/adpcm/adpcm.c:368) of variable 'add_ln550_2', data/benchmarks/adpcm/adpcm.c:550->data/benchmarks/adpcm/adpcm.c:368 on array 'dec_del_bph' [385]  (0.699 ns)

 <State 19>: 2.362ns
The critical path consists of the following:
	'load' operation 32 bit ('dec_del_bph_load_1', data/benchmarks/adpcm/adpcm.c:539->data/benchmarks/adpcm/adpcm.c:368) on array 'dec_del_bph' [403]  (0.699 ns)
	'sub' operation 40 bit ('sub_ln539_2', data/benchmarks/adpcm/adpcm.c:539->data/benchmarks/adpcm/adpcm.c:368) [406]  (0.964 ns)
	'store' operation 0 bit ('store_ln539', data/benchmarks/adpcm/adpcm.c:539->data/benchmarks/adpcm/adpcm.c:368) of variable 'trunc_ln539_2', data/benchmarks/adpcm/adpcm.c:539->data/benchmarks/adpcm/adpcm.c:368 on array 'dec_del_bph' [408]  (0.699 ns)

 <State 20>: 5.048ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln583_2', data/benchmarks/adpcm/adpcm.c:583->data/benchmarks/adpcm/adpcm.c:369) [453]  (0.791 ns)
	'select' operation 17 bit ('apl2', data/benchmarks/adpcm/adpcm.c:583->data/benchmarks/adpcm/adpcm.c:369) [454]  (0.268 ns)
	'icmp' operation 1 bit ('icmp_ln585_2', data/benchmarks/adpcm/adpcm.c:585->data/benchmarks/adpcm/adpcm.c:369) [456]  (0.791 ns)
	'select' operation 15 bit ('apl2', data/benchmarks/adpcm/adpcm.c:585->data/benchmarks/adpcm/adpcm.c:369) [457]  (0.292 ns)
	'sub' operation 15 bit ('wd3', data/benchmarks/adpcm/adpcm.c:606->data/benchmarks/adpcm/adpcm.c:370) [466]  (0.775 ns)
	'icmp' operation 1 bit ('icmp_ln607_2', data/benchmarks/adpcm/adpcm.c:607->data/benchmarks/adpcm/adpcm.c:370) [469]  (0.797 ns)
	'select' operation 18 bit ('apl1', data/benchmarks/adpcm/adpcm.c:607->data/benchmarks/adpcm/adpcm.c:370) [470]  (0.293 ns)
	'icmp' operation 1 bit ('icmp_ln609_2', data/benchmarks/adpcm/adpcm.c:609->data/benchmarks/adpcm/adpcm.c:370) [474]  (0.797 ns)
	'select' operation 16 bit ('apl1', data/benchmarks/adpcm/adpcm.c:609->data/benchmarks/adpcm/adpcm.c:370) [475]  (0.243 ns)

 <State 21>: 0.683ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln555', data/benchmarks/adpcm/adpcm.c:555->data/benchmarks/adpcm/adpcm.c:368) of variable 'dec_del_dhx_load_2', data/benchmarks/adpcm/adpcm.c:555->data/benchmarks/adpcm/adpcm.c:368 on array 'dec_del_dhx' [419]  (0.683 ns)

 <State 22>: 0.683ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln556', data/benchmarks/adpcm/adpcm.c:556->data/benchmarks/adpcm/adpcm.c:368) of variable 'dec_del_dhx_load_3', data/benchmarks/adpcm/adpcm.c:556->data/benchmarks/adpcm/adpcm.c:368 on array 'dec_del_dhx' [421]  (0.683 ns)

 <State 23>: 4.437ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln379', data/benchmarks/adpcm/adpcm.c:379) [484]  (0.880 ns)
	'mul' operation 39 bit ('xa2', data/benchmarks/adpcm/adpcm.c:386) [492]  (3.170 ns)
	'store' operation 0 bit ('store_ln333', data/benchmarks/adpcm/adpcm.c:333) of variable 'sext_ln333_1', data/benchmarks/adpcm/adpcm.c:333 on local variable 'xa2', data/benchmarks/adpcm/adpcm.c:333 [496]  (0.387 ns)

 <State 24>: 1.390ns
The critical path consists of the following:
	'load' operation 5 bit ('idx204_load', data/benchmarks/adpcm/adpcm.c:335) on local variable 'idx204' [505]  (0.000 ns)
	'add' operation 5 bit ('add_ln335', data/benchmarks/adpcm/adpcm.c:335) [513]  (0.707 ns)
	'getelementptr' operation 5 bit ('h_ptr', data/benchmarks/adpcm/adpcm.c:335) [515]  (0.000 ns)
	'load' operation 15 bit ('h_ptr_load', data/benchmarks/adpcm/adpcm.c:391) on array 'h' [521]  (0.683 ns)

 <State 25>: 5.213ns
The critical path consists of the following:
	'load' operation 32 bit ('ac_ptr_load', data/benchmarks/adpcm/adpcm.c:391) on array 'accumc' [516]  (0.699 ns)
	'mul' operation 47 bit ('mul_ln391', data/benchmarks/adpcm/adpcm.c:391) [523]  (3.170 ns)
	'add' operation 50 bit ('xa1', data/benchmarks/adpcm/adpcm.c:391) [525]  (0.957 ns)
	'store' operation 0 bit ('store_ln333', data/benchmarks/adpcm/adpcm.c:333) of variable 'xa1', data/benchmarks/adpcm/adpcm.c:391 on local variable 'xa1', data/benchmarks/adpcm/adpcm.c:333 [534]  (0.387 ns)

 <State 26>: 4.828ns
The critical path consists of the following:
	'load' operation 32 bit ('accumc_load', data/benchmarks/adpcm/adpcm.c:395) on array 'accumc' [545]  (0.699 ns)
	'mul' operation 39 bit ('mul_ln395', data/benchmarks/adpcm/adpcm.c:395) [547]  (3.170 ns)
	'add' operation 46 bit ('xa1', data/benchmarks/adpcm/adpcm.c:395) [549]  (0.959 ns)

 <State 27>: 1.407ns
The critical path consists of the following:
	'load' operation 5 bit ('idx213_load', data/benchmarks/adpcm/adpcm.c:405) on local variable 'idx213' [571]  (0.000 ns)
	'add' operation 4 bit ('add_ln335_2', data/benchmarks/adpcm/adpcm.c:335) [578]  (0.708 ns)
	'getelementptr' operation 4 bit ('ac_ptr1', data/benchmarks/adpcm/adpcm.c:335) [580]  (0.000 ns)
	'load' operation 32 bit ('ac_ptr1_load', data/benchmarks/adpcm/adpcm.c:407) on array 'accumc' [583]  (0.699 ns)

 <State 28>: 1.407ns
The critical path consists of the following:
	'add' operation 4 bit ('add_ln335_1', data/benchmarks/adpcm/adpcm.c:335) [575]  (0.708 ns)
	'getelementptr' operation 4 bit ('ac_ptr', data/benchmarks/adpcm/adpcm.c:335) [581]  (0.000 ns)
	'store' operation 0 bit ('store_ln407', data/benchmarks/adpcm/adpcm.c:407) of variable 'ac_ptr1_load', data/benchmarks/adpcm/adpcm.c:407 on array 'accumc' [584]  (0.699 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
