Analysis & Synthesis report for top
Wed Aug  9 11:09:15 2017
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis IP Cores Summary
  7. Partition Status Summary
  8. Dependent File Changes for Partition ram_top:memories_21__ram_top_i
  9. Dependent File Changes for Partition ram_top:memories_2__ram_top_i
 10. Dependent File Changes for Partition ram_top:memories_6__ram_top_i
 11. Dependent File Changes for Partition ram_top:memories_10__ram_top_i
 12. Dependent File Changes for Partition ram_top:memories_14__ram_top_i
 13. Dependent File Changes for Partition ram_top:memories_18__ram_top_i
 14. Dependent File Changes for Partition ram_top:memories_22__ram_top_i
 15. Dependent File Changes for Partition ram_top:memories_3__ram_top_i
 16. Dependent File Changes for Partition ram_top:memories_7__ram_top_i
 17. Dependent File Changes for Partition ram_top:memories_11__ram_top_i
 18. Dependent File Changes for Partition ram_top:memories_15__ram_top_i
 19. Dependent File Changes for Partition ram_top:memories_19__ram_top_i
 20. Dependent File Changes for Partition ram_top:memories_0__ram_top_i
 21. Dependent File Changes for Partition ram_top:memories_23__ram_top_i
 22. Dependent File Changes for Partition ram_top:memories_4__ram_top_i
 23. Dependent File Changes for Partition ram_top:memories_8__ram_top_i
 24. Dependent File Changes for Partition ram_top:memories_12__ram_top_i
 25. Dependent File Changes for Partition ram_top:memories_16__ram_top_i
 26. Dependent File Changes for Partition ram_top:memories_20__ram_top_i
 27. Dependent File Changes for Partition ram_top:memories_1__ram_top_i
 28. Dependent File Changes for Partition ram_top:memories_5__ram_top_i
 29. Dependent File Changes for Partition ram_top:memories_9__ram_top_i
 30. Dependent File Changes for Partition ram_top:memories_13__ram_top_i
 31. Dependent File Changes for Partition ram_top:memories_17__ram_top_i
 32. Partition for Top-Level Resource Utilization by Entity
 33. State Machine - |top|pll:pll1|state
 34. Registers Protected by Synthesis
 35. Registers Removed During Synthesis
 36. Removed Registers Triggering Further Register Optimizations
 37. Multiplexer Restructuring Statistics (Restructuring Performed)
 38. Source assignments for pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component
 39. Source assignments for pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|altsyncram:altsyncram4|altsyncram_5lv:auto_generated
 40. Source assignments for RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram
 41. Source assignments for RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram
 42. Parameter Settings for User Entity Instance: pll:pll1|reconfig_pll:pll1|altpll:altpll_component
 43. Parameter Settings for User Entity Instance: pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|altsyncram:altsyncram4
 44. Parameter Settings for User Entity Instance: pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_add_sub:add_sub5
 45. Parameter Settings for User Entity Instance: pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_add_sub:add_sub6
 46. Parameter Settings for User Entity Instance: pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_compare:cmpr7
 47. Parameter Settings for User Entity Instance: pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr1
 48. Parameter Settings for User Entity Instance: pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr12
 49. Parameter Settings for User Entity Instance: pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr13
 50. Parameter Settings for User Entity Instance: pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14
 51. Parameter Settings for User Entity Instance: pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr15
 52. Parameter Settings for User Entity Instance: pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr2
 53. Parameter Settings for User Entity Instance: pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr3
 54. Parameter Settings for User Entity Instance: pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_decode:decode11
 55. Parameter Settings for User Entity Instance: RS232UART:UART|RS232UART_rs232_0:rs232_0
 56. Parameter Settings for User Entity Instance: RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer
 57. Parameter Settings for User Entity Instance: RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters
 58. Parameter Settings for User Entity Instance: RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO
 59. Parameter Settings for User Entity Instance: RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO
 60. Parameter Settings for User Entity Instance: RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer
 61. Parameter Settings for User Entity Instance: RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters
 62. Parameter Settings for User Entity Instance: RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO
 63. Parameter Settings for User Entity Instance: RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO
 64. Partition Dependent Files
 65. Post-Synthesis Netlist Statistics for Top Partition
 66. Partition "ram_top:memories_0__ram_top_i" Resource Utilization by Entity
 67. State Machine - |top|ram_top:memories[0].ram_top_i|state_b
 68. State Machine - |top|ram_top:memories[0].ram_top_i|state_a
 69. State Machine - |top|ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|state
 70. User-Specified and Inferred Latches
 71. Registers Removed During Synthesis
 72. Registers Packed Into Inferred Megafunctions
 73. Multiplexer Restructuring Statistics (Restructuring Performed)
 74. Source assignments for ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated
 75. Source assignments for ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2
 76. Source assignments for ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2
 77. Parameter Settings for User Entity Instance: ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component
 78. Parameter Settings for Inferred Entity Instance: ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0
 79. Parameter Settings for Inferred Entity Instance: ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0
 80. Partition Dependent Files
 81. Post-Synthesis Netlist Statistics for Partition ram_top:memories_0__ram_top_i
 82. Partition "ram_top:memories_10__ram_top_i" Resource Utilization by Entity
 83. State Machine - |top|ram_top:memories[10].ram_top_i|state_b
 84. State Machine - |top|ram_top:memories[10].ram_top_i|state_a
 85. State Machine - |top|ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|state
 86. User-Specified and Inferred Latches
 87. Registers Removed During Synthesis
 88. Registers Packed Into Inferred Megafunctions
 89. Multiplexer Restructuring Statistics (Restructuring Performed)
 90. Source assignments for ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated
 91. Source assignments for ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2
 92. Source assignments for ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2
 93. Parameter Settings for User Entity Instance: ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component
 94. Parameter Settings for Inferred Entity Instance: ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0
 95. Parameter Settings for Inferred Entity Instance: ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0
 96. Partition Dependent Files
 97. Post-Synthesis Netlist Statistics for Partition ram_top:memories_10__ram_top_i
 98. Partition "ram_top:memories_11__ram_top_i" Resource Utilization by Entity
 99. State Machine - |top|ram_top:memories[11].ram_top_i|state_b
100. State Machine - |top|ram_top:memories[11].ram_top_i|state_a
101. State Machine - |top|ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|state
102. User-Specified and Inferred Latches
103. Registers Removed During Synthesis
104. Registers Packed Into Inferred Megafunctions
105. Multiplexer Restructuring Statistics (Restructuring Performed)
106. Source assignments for ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated
107. Source assignments for ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2
108. Source assignments for ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2
109. Parameter Settings for User Entity Instance: ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component
110. Parameter Settings for Inferred Entity Instance: ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0
111. Parameter Settings for Inferred Entity Instance: ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0
112. Partition Dependent Files
113. Post-Synthesis Netlist Statistics for Partition ram_top:memories_11__ram_top_i
114. Partition "ram_top:memories_12__ram_top_i" Resource Utilization by Entity
115. State Machine - |top|ram_top:memories[12].ram_top_i|state_b
116. State Machine - |top|ram_top:memories[12].ram_top_i|state_a
117. State Machine - |top|ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|state
118. User-Specified and Inferred Latches
119. Registers Removed During Synthesis
120. Registers Packed Into Inferred Megafunctions
121. Multiplexer Restructuring Statistics (Restructuring Performed)
122. Source assignments for ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated
123. Source assignments for ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2
124. Source assignments for ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2
125. Parameter Settings for User Entity Instance: ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component
126. Parameter Settings for Inferred Entity Instance: ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0
127. Parameter Settings for Inferred Entity Instance: ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0
128. Partition Dependent Files
129. Post-Synthesis Netlist Statistics for Partition ram_top:memories_12__ram_top_i
130. Partition "ram_top:memories_13__ram_top_i" Resource Utilization by Entity
131. State Machine - |top|ram_top:memories[13].ram_top_i|state_b
132. State Machine - |top|ram_top:memories[13].ram_top_i|state_a
133. State Machine - |top|ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|state
134. User-Specified and Inferred Latches
135. Registers Removed During Synthesis
136. Registers Packed Into Inferred Megafunctions
137. Multiplexer Restructuring Statistics (Restructuring Performed)
138. Source assignments for ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated
139. Source assignments for ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2
140. Source assignments for ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2
141. Parameter Settings for User Entity Instance: ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component
142. Parameter Settings for Inferred Entity Instance: ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0
143. Parameter Settings for Inferred Entity Instance: ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0
144. Partition Dependent Files
145. Post-Synthesis Netlist Statistics for Partition ram_top:memories_13__ram_top_i
146. Partition "ram_top:memories_14__ram_top_i" Resource Utilization by Entity
147. State Machine - |top|ram_top:memories[14].ram_top_i|state_b
148. State Machine - |top|ram_top:memories[14].ram_top_i|state_a
149. State Machine - |top|ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|state
150. User-Specified and Inferred Latches
151. Registers Removed During Synthesis
152. Registers Packed Into Inferred Megafunctions
153. Multiplexer Restructuring Statistics (Restructuring Performed)
154. Source assignments for ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated
155. Source assignments for ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2
156. Source assignments for ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2
157. Parameter Settings for User Entity Instance: ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component
158. Parameter Settings for Inferred Entity Instance: ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0
159. Parameter Settings for Inferred Entity Instance: ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0
160. Partition Dependent Files
161. Post-Synthesis Netlist Statistics for Partition ram_top:memories_14__ram_top_i
162. Partition "ram_top:memories_15__ram_top_i" Resource Utilization by Entity
163. State Machine - |top|ram_top:memories[15].ram_top_i|state_b
164. State Machine - |top|ram_top:memories[15].ram_top_i|state_a
165. State Machine - |top|ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|state
166. User-Specified and Inferred Latches
167. Registers Removed During Synthesis
168. Registers Packed Into Inferred Megafunctions
169. Multiplexer Restructuring Statistics (Restructuring Performed)
170. Source assignments for ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated
171. Source assignments for ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2
172. Source assignments for ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2
173. Parameter Settings for User Entity Instance: ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component
174. Parameter Settings for Inferred Entity Instance: ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0
175. Parameter Settings for Inferred Entity Instance: ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0
176. Partition Dependent Files
177. Post-Synthesis Netlist Statistics for Partition ram_top:memories_15__ram_top_i
178. Partition "ram_top:memories_16__ram_top_i" Resource Utilization by Entity
179. State Machine - |top|ram_top:memories[16].ram_top_i|state_b
180. State Machine - |top|ram_top:memories[16].ram_top_i|state_a
181. State Machine - |top|ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|state
182. User-Specified and Inferred Latches
183. Registers Removed During Synthesis
184. Registers Packed Into Inferred Megafunctions
185. Multiplexer Restructuring Statistics (Restructuring Performed)
186. Source assignments for ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated
187. Source assignments for ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2
188. Source assignments for ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2
189. Parameter Settings for User Entity Instance: ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component
190. Parameter Settings for Inferred Entity Instance: ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0
191. Parameter Settings for Inferred Entity Instance: ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0
192. Partition Dependent Files
193. Post-Synthesis Netlist Statistics for Partition ram_top:memories_16__ram_top_i
194. Partition "ram_top:memories_17__ram_top_i" Resource Utilization by Entity
195. State Machine - |top|ram_top:memories[17].ram_top_i|state_b
196. State Machine - |top|ram_top:memories[17].ram_top_i|state_a
197. State Machine - |top|ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|state
198. User-Specified and Inferred Latches
199. Registers Removed During Synthesis
200. Registers Packed Into Inferred Megafunctions
201. Multiplexer Restructuring Statistics (Restructuring Performed)
202. Source assignments for ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated
203. Source assignments for ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2
204. Source assignments for ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2
205. Parameter Settings for User Entity Instance: ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component
206. Parameter Settings for Inferred Entity Instance: ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0
207. Parameter Settings for Inferred Entity Instance: ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0
208. Partition Dependent Files
209. Post-Synthesis Netlist Statistics for Partition ram_top:memories_17__ram_top_i
210. Partition "ram_top:memories_18__ram_top_i" Resource Utilization by Entity
211. State Machine - |top|ram_top:memories[18].ram_top_i|state_b
212. State Machine - |top|ram_top:memories[18].ram_top_i|state_a
213. State Machine - |top|ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|state
214. User-Specified and Inferred Latches
215. Registers Removed During Synthesis
216. Registers Packed Into Inferred Megafunctions
217. Multiplexer Restructuring Statistics (Restructuring Performed)
218. Source assignments for ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated
219. Source assignments for ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2
220. Source assignments for ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2
221. Parameter Settings for User Entity Instance: ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component
222. Parameter Settings for Inferred Entity Instance: ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0
223. Parameter Settings for Inferred Entity Instance: ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0
224. Partition Dependent Files
225. Post-Synthesis Netlist Statistics for Partition ram_top:memories_18__ram_top_i
226. Partition "ram_top:memories_19__ram_top_i" Resource Utilization by Entity
227. State Machine - |top|ram_top:memories[19].ram_top_i|state_b
228. State Machine - |top|ram_top:memories[19].ram_top_i|state_a
229. State Machine - |top|ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|state
230. User-Specified and Inferred Latches
231. Registers Removed During Synthesis
232. Registers Packed Into Inferred Megafunctions
233. Multiplexer Restructuring Statistics (Restructuring Performed)
234. Source assignments for ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated
235. Source assignments for ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2
236. Source assignments for ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2
237. Parameter Settings for User Entity Instance: ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component
238. Parameter Settings for Inferred Entity Instance: ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0
239. Parameter Settings for Inferred Entity Instance: ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0
240. Partition Dependent Files
241. Post-Synthesis Netlist Statistics for Partition ram_top:memories_19__ram_top_i
242. Partition "ram_top:memories_1__ram_top_i" Resource Utilization by Entity
243. State Machine - |top|ram_top:memories[1].ram_top_i|state_b
244. State Machine - |top|ram_top:memories[1].ram_top_i|state_a
245. State Machine - |top|ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|state
246. User-Specified and Inferred Latches
247. Registers Removed During Synthesis
248. Registers Packed Into Inferred Megafunctions
249. Multiplexer Restructuring Statistics (Restructuring Performed)
250. Source assignments for ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated
251. Source assignments for ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2
252. Source assignments for ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2
253. Parameter Settings for User Entity Instance: ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component
254. Parameter Settings for Inferred Entity Instance: ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0
255. Parameter Settings for Inferred Entity Instance: ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0
256. Partition Dependent Files
257. Post-Synthesis Netlist Statistics for Partition ram_top:memories_1__ram_top_i
258. Partition "ram_top:memories_20__ram_top_i" Resource Utilization by Entity
259. State Machine - |top|ram_top:memories[20].ram_top_i|state_b
260. State Machine - |top|ram_top:memories[20].ram_top_i|state_a
261. State Machine - |top|ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|state
262. User-Specified and Inferred Latches
263. Registers Removed During Synthesis
264. Registers Packed Into Inferred Megafunctions
265. Multiplexer Restructuring Statistics (Restructuring Performed)
266. Source assignments for ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated
267. Source assignments for ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2
268. Source assignments for ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2
269. Parameter Settings for User Entity Instance: ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component
270. Parameter Settings for Inferred Entity Instance: ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0
271. Parameter Settings for Inferred Entity Instance: ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0
272. Partition Dependent Files
273. Post-Synthesis Netlist Statistics for Partition ram_top:memories_20__ram_top_i
274. Partition "ram_top:memories_21__ram_top_i" Resource Utilization by Entity
275. State Machine - |top|ram_top:memories[21].ram_top_i|state_b
276. State Machine - |top|ram_top:memories[21].ram_top_i|state_a
277. State Machine - |top|ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|state
278. User-Specified and Inferred Latches
279. Registers Removed During Synthesis
280. Registers Packed Into Inferred Megafunctions
281. Multiplexer Restructuring Statistics (Restructuring Performed)
282. Source assignments for ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated
283. Source assignments for ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2
284. Source assignments for ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2
285. Parameter Settings for User Entity Instance: ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component
286. Parameter Settings for Inferred Entity Instance: ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0
287. Parameter Settings for Inferred Entity Instance: ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0
288. Partition Dependent Files
289. Post-Synthesis Netlist Statistics for Partition ram_top:memories_21__ram_top_i
290. Partition "ram_top:memories_22__ram_top_i" Resource Utilization by Entity
291. State Machine - |top|ram_top:memories[22].ram_top_i|state_b
292. State Machine - |top|ram_top:memories[22].ram_top_i|state_a
293. State Machine - |top|ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|state
294. User-Specified and Inferred Latches
295. Registers Removed During Synthesis
296. Registers Packed Into Inferred Megafunctions
297. Multiplexer Restructuring Statistics (Restructuring Performed)
298. Source assignments for ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated
299. Source assignments for ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2
300. Source assignments for ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2
301. Parameter Settings for User Entity Instance: ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component
302. Parameter Settings for Inferred Entity Instance: ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0
303. Parameter Settings for Inferred Entity Instance: ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0
304. Partition Dependent Files
305. Post-Synthesis Netlist Statistics for Partition ram_top:memories_22__ram_top_i
306. Partition "ram_top:memories_23__ram_top_i" Resource Utilization by Entity
307. State Machine - |top|ram_top:memories[23].ram_top_i|state_b
308. State Machine - |top|ram_top:memories[23].ram_top_i|state_a
309. State Machine - |top|ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|state
310. User-Specified and Inferred Latches
311. Registers Removed During Synthesis
312. Registers Packed Into Inferred Megafunctions
313. Multiplexer Restructuring Statistics (Restructuring Performed)
314. Source assignments for ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated
315. Source assignments for ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2
316. Source assignments for ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2
317. Parameter Settings for User Entity Instance: ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component
318. Parameter Settings for Inferred Entity Instance: ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0
319. Parameter Settings for Inferred Entity Instance: ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0
320. Partition Dependent Files
321. Post-Synthesis Netlist Statistics for Partition ram_top:memories_23__ram_top_i
322. Partition "ram_top:memories_2__ram_top_i" Resource Utilization by Entity
323. State Machine - |top|ram_top:memories[2].ram_top_i|state_b
324. State Machine - |top|ram_top:memories[2].ram_top_i|state_a
325. State Machine - |top|ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|state
326. User-Specified and Inferred Latches
327. Registers Removed During Synthesis
328. Registers Packed Into Inferred Megafunctions
329. Multiplexer Restructuring Statistics (Restructuring Performed)
330. Source assignments for ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated
331. Source assignments for ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2
332. Source assignments for ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2
333. Parameter Settings for User Entity Instance: ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component
334. Parameter Settings for Inferred Entity Instance: ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0
335. Parameter Settings for Inferred Entity Instance: ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0
336. Partition Dependent Files
337. Post-Synthesis Netlist Statistics for Partition ram_top:memories_2__ram_top_i
338. Partition "ram_top:memories_3__ram_top_i" Resource Utilization by Entity
339. State Machine - |top|ram_top:memories[3].ram_top_i|state_b
340. State Machine - |top|ram_top:memories[3].ram_top_i|state_a
341. State Machine - |top|ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|state
342. User-Specified and Inferred Latches
343. Registers Removed During Synthesis
344. Registers Packed Into Inferred Megafunctions
345. Multiplexer Restructuring Statistics (Restructuring Performed)
346. Source assignments for ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated
347. Source assignments for ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2
348. Source assignments for ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2
349. Parameter Settings for User Entity Instance: ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component
350. Parameter Settings for Inferred Entity Instance: ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0
351. Parameter Settings for Inferred Entity Instance: ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0
352. Partition Dependent Files
353. Post-Synthesis Netlist Statistics for Partition ram_top:memories_3__ram_top_i
354. Partition "ram_top:memories_4__ram_top_i" Resource Utilization by Entity
355. State Machine - |top|ram_top:memories[4].ram_top_i|state_b
356. State Machine - |top|ram_top:memories[4].ram_top_i|state_a
357. State Machine - |top|ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|state
358. User-Specified and Inferred Latches
359. Registers Removed During Synthesis
360. Registers Packed Into Inferred Megafunctions
361. Multiplexer Restructuring Statistics (Restructuring Performed)
362. Source assignments for ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated
363. Source assignments for ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2
364. Source assignments for ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2
365. Parameter Settings for User Entity Instance: ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component
366. Parameter Settings for Inferred Entity Instance: ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0
367. Parameter Settings for Inferred Entity Instance: ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0
368. Partition Dependent Files
369. Post-Synthesis Netlist Statistics for Partition ram_top:memories_4__ram_top_i
370. Partition "ram_top:memories_5__ram_top_i" Resource Utilization by Entity
371. State Machine - |top|ram_top:memories[5].ram_top_i|state_b
372. State Machine - |top|ram_top:memories[5].ram_top_i|state_a
373. State Machine - |top|ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|state
374. User-Specified and Inferred Latches
375. Registers Removed During Synthesis
376. Registers Packed Into Inferred Megafunctions
377. Multiplexer Restructuring Statistics (Restructuring Performed)
378. Source assignments for ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated
379. Source assignments for ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2
380. Source assignments for ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2
381. Parameter Settings for User Entity Instance: ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component
382. Parameter Settings for Inferred Entity Instance: ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0
383. Parameter Settings for Inferred Entity Instance: ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0
384. Partition Dependent Files
385. Post-Synthesis Netlist Statistics for Partition ram_top:memories_5__ram_top_i
386. Partition "ram_top:memories_6__ram_top_i" Resource Utilization by Entity
387. State Machine - |top|ram_top:memories[6].ram_top_i|state_b
388. State Machine - |top|ram_top:memories[6].ram_top_i|state_a
389. State Machine - |top|ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|state
390. User-Specified and Inferred Latches
391. Registers Removed During Synthesis
392. Registers Packed Into Inferred Megafunctions
393. Multiplexer Restructuring Statistics (Restructuring Performed)
394. Source assignments for ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated
395. Source assignments for ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2
396. Source assignments for ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2
397. Parameter Settings for User Entity Instance: ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component
398. Parameter Settings for Inferred Entity Instance: ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0
399. Parameter Settings for Inferred Entity Instance: ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0
400. Partition Dependent Files
401. Post-Synthesis Netlist Statistics for Partition ram_top:memories_6__ram_top_i
402. Partition "ram_top:memories_7__ram_top_i" Resource Utilization by Entity
403. State Machine - |top|ram_top:memories[7].ram_top_i|state_b
404. State Machine - |top|ram_top:memories[7].ram_top_i|state_a
405. State Machine - |top|ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|state
406. User-Specified and Inferred Latches
407. Registers Removed During Synthesis
408. Registers Packed Into Inferred Megafunctions
409. Multiplexer Restructuring Statistics (Restructuring Performed)
410. Source assignments for ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated
411. Source assignments for ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2
412. Source assignments for ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2
413. Parameter Settings for User Entity Instance: ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component
414. Parameter Settings for Inferred Entity Instance: ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0
415. Parameter Settings for Inferred Entity Instance: ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0
416. Partition Dependent Files
417. Post-Synthesis Netlist Statistics for Partition ram_top:memories_7__ram_top_i
418. Partition "ram_top:memories_8__ram_top_i" Resource Utilization by Entity
419. State Machine - |top|ram_top:memories[8].ram_top_i|state_b
420. State Machine - |top|ram_top:memories[8].ram_top_i|state_a
421. State Machine - |top|ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|state
422. User-Specified and Inferred Latches
423. Registers Removed During Synthesis
424. Registers Packed Into Inferred Megafunctions
425. Multiplexer Restructuring Statistics (Restructuring Performed)
426. Source assignments for ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated
427. Source assignments for ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2
428. Source assignments for ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2
429. Parameter Settings for User Entity Instance: ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component
430. Parameter Settings for Inferred Entity Instance: ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0
431. Parameter Settings for Inferred Entity Instance: ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0
432. Partition Dependent Files
433. Post-Synthesis Netlist Statistics for Partition ram_top:memories_8__ram_top_i
434. Partition "ram_top:memories_9__ram_top_i" Resource Utilization by Entity
435. State Machine - |top|ram_top:memories[9].ram_top_i|state_b
436. State Machine - |top|ram_top:memories[9].ram_top_i|state_a
437. State Machine - |top|ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|state
438. User-Specified and Inferred Latches
439. Registers Removed During Synthesis
440. Registers Packed Into Inferred Megafunctions
441. Multiplexer Restructuring Statistics (Restructuring Performed)
442. Source assignments for ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated
443. Source assignments for ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2
444. Source assignments for ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2
445. Parameter Settings for User Entity Instance: ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component
446. Parameter Settings for Inferred Entity Instance: ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0
447. Parameter Settings for Inferred Entity Instance: ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0
448. Partition Dependent Files
449. Post-Synthesis Netlist Statistics for Partition ram_top:memories_9__ram_top_i
450. Port Connectivity Checks: "RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters"
451. Port Connectivity Checks: "RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters"
452. Port Connectivity Checks: "RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer"
453. Port Connectivity Checks: "RS232UART:UART"
454. Port Connectivity Checks: "ram_top:memories[23].ram_top_i"
455. Port Connectivity Checks: "ram_top:memories[22].ram_top_i"
456. Port Connectivity Checks: "ram_top:memories[21].ram_top_i"
457. Port Connectivity Checks: "ram_top:memories[20].ram_top_i"
458. Port Connectivity Checks: "ram_top:memories[19].ram_top_i"
459. Port Connectivity Checks: "ram_top:memories[18].ram_top_i"
460. Port Connectivity Checks: "ram_top:memories[17].ram_top_i"
461. Port Connectivity Checks: "ram_top:memories[16].ram_top_i"
462. Port Connectivity Checks: "ram_top:memories[15].ram_top_i"
463. Port Connectivity Checks: "ram_top:memories[14].ram_top_i"
464. Port Connectivity Checks: "ram_top:memories[13].ram_top_i"
465. Port Connectivity Checks: "ram_top:memories[12].ram_top_i"
466. Port Connectivity Checks: "ram_top:memories[11].ram_top_i"
467. Port Connectivity Checks: "ram_top:memories[10].ram_top_i"
468. Port Connectivity Checks: "ram_top:memories[9].ram_top_i"
469. Port Connectivity Checks: "ram_top:memories[8].ram_top_i"
470. Port Connectivity Checks: "ram_top:memories[7].ram_top_i"
471. Port Connectivity Checks: "ram_top:memories[6].ram_top_i"
472. Port Connectivity Checks: "ram_top:memories[5].ram_top_i"
473. Port Connectivity Checks: "ram_top:memories[4].ram_top_i"
474. Port Connectivity Checks: "ram_top:memories[3].ram_top_i"
475. Port Connectivity Checks: "ram_top:memories[2].ram_top_i"
476. Port Connectivity Checks: "ram_top:memories[1].ram_top_i"
477. Port Connectivity Checks: "ram_top:memories[0].ram_top_i|hex_display:hexa5"
478. Port Connectivity Checks: "ram_top:memories[0].ram_top_i|hex_display:hexa2"
479. Port Connectivity Checks: "ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1"
480. Port Connectivity Checks: "ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1"
481. Port Connectivity Checks: "ram_top:memories[0].ram_top_i"
482. Port Connectivity Checks: "pll:pll1|pll_reconfig:pll_reconfig_inst"
483. Port Connectivity Checks: "pll:pll1"
484. Elapsed Time Per Partition
485. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Aug  9 11:09:15 2017           ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Standard Edition ;
; Revision Name                      ; top                                             ;
; Top-level Entity Name              ; top                                             ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; top                ; top                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 3.52        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  85.9%      ;
;     Processor 3            ;  83.7%      ;
;     Processor 4            ;  82.6%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                            ;
+-----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                           ; Library   ;
+-----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------+-----------+
; RS232UART_rs232_0.v               ; yes             ; User Verilog HDL File                  ; /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/RS232UART_rs232_0.v               ;           ;
; altera_up_sync_fifo.v             ; yes             ; User Verilog HDL File                  ; /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/altera_up_sync_fifo.v             ;           ;
; altera_up_rs232_out_serializer.v  ; yes             ; User Verilog HDL File                  ; /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/altera_up_rs232_out_serializer.v  ;           ;
; altera_up_rs232_in_deserializer.v ; yes             ; User Verilog HDL File                  ; /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/altera_up_rs232_in_deserializer.v ;           ;
; altera_up_rs232_counters.v        ; yes             ; User Verilog HDL File                  ; /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/altera_up_rs232_counters.v        ;           ;
; RS232UART.v                       ; yes             ; User Verilog HDL File                  ; /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/RS232UART.v                       ; RS232UART ;
; ram_1_port.v                      ; yes             ; User Wizard-Generated File             ; /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/ram_1_port.v                      ;           ;
; pll_reconfig.v                    ; yes             ; User Wizard-Generated File             ; /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/pll_reconfig.v                    ;           ;
; reconfig_pll.v                    ; yes             ; User Wizard-Generated File             ; /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/reconfig_pll.v                    ;           ;
; Error_Check_Tree.v                ; yes             ; User Verilog HDL File                  ; /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/Error_Check_Tree.v                ;           ;
; pll.v                             ; yes             ; User Verilog HDL File                  ; /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/pll.v                             ;           ;
; top.v                             ; yes             ; User Verilog HDL File                  ; /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v                             ;           ;
; RAM_Controller.v                  ; yes             ; User Verilog HDL File                  ; /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/RAM_Controller.v                  ;           ;
; RAM.v                             ; yes             ; User Verilog HDL File                  ; /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/RAM.v                             ;           ;
; altpll.tdf                        ; yes             ; Megafunction                           ; /home/jmeijers/altera/15.1/quartus/libraries/megafunctions/altpll.tdf                                  ;           ;
; aglobal151.inc                    ; yes             ; Megafunction                           ; /home/jmeijers/altera/15.1/quartus/libraries/megafunctions/aglobal151.inc                              ;           ;
; stratix_pll.inc                   ; yes             ; Megafunction                           ; /home/jmeijers/altera/15.1/quartus/libraries/megafunctions/stratix_pll.inc                             ;           ;
; stratixii_pll.inc                 ; yes             ; Megafunction                           ; /home/jmeijers/altera/15.1/quartus/libraries/megafunctions/stratixii_pll.inc                           ;           ;
; cycloneii_pll.inc                 ; yes             ; Megafunction                           ; /home/jmeijers/altera/15.1/quartus/libraries/megafunctions/cycloneii_pll.inc                           ;           ;
; db/reconfig_pll_altpll.v          ; yes             ; Auto-Generated Megafunction            ; /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/reconfig_pll_altpll.v          ;           ;
; altsyncram.tdf                    ; yes             ; Megafunction                           ; /home/jmeijers/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf                              ;           ;
; stratix_ram_block.inc             ; yes             ; Megafunction                           ; /home/jmeijers/altera/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc                       ;           ;
; lpm_mux.inc                       ; yes             ; Megafunction                           ; /home/jmeijers/altera/15.1/quartus/libraries/megafunctions/lpm_mux.inc                                 ;           ;
; lpm_decode.inc                    ; yes             ; Megafunction                           ; /home/jmeijers/altera/15.1/quartus/libraries/megafunctions/lpm_decode.inc                              ;           ;
; a_rdenreg.inc                     ; yes             ; Megafunction                           ; /home/jmeijers/altera/15.1/quartus/libraries/megafunctions/a_rdenreg.inc                               ;           ;
; altrom.inc                        ; yes             ; Megafunction                           ; /home/jmeijers/altera/15.1/quartus/libraries/megafunctions/altrom.inc                                  ;           ;
; altram.inc                        ; yes             ; Megafunction                           ; /home/jmeijers/altera/15.1/quartus/libraries/megafunctions/altram.inc                                  ;           ;
; altdpram.inc                      ; yes             ; Megafunction                           ; /home/jmeijers/altera/15.1/quartus/libraries/megafunctions/altdpram.inc                                ;           ;
; db/altsyncram_5lv.tdf             ; yes             ; Auto-Generated Megafunction            ; /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_5lv.tdf             ;           ;
; lpm_add_sub.tdf                   ; yes             ; Megafunction                           ; /home/jmeijers/altera/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                             ;           ;
; addcore.inc                       ; yes             ; Megafunction                           ; /home/jmeijers/altera/15.1/quartus/libraries/megafunctions/addcore.inc                                 ;           ;
; look_add.inc                      ; yes             ; Megafunction                           ; /home/jmeijers/altera/15.1/quartus/libraries/megafunctions/look_add.inc                                ;           ;
; bypassff.inc                      ; yes             ; Megafunction                           ; /home/jmeijers/altera/15.1/quartus/libraries/megafunctions/bypassff.inc                                ;           ;
; altshift.inc                      ; yes             ; Megafunction                           ; /home/jmeijers/altera/15.1/quartus/libraries/megafunctions/altshift.inc                                ;           ;
; alt_stratix_add_sub.inc           ; yes             ; Megafunction                           ; /home/jmeijers/altera/15.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                     ;           ;
; db/add_sub_qqa.tdf                ; yes             ; Auto-Generated Megafunction            ; /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/add_sub_qqa.tdf                ;           ;
; db/add_sub_t9a.tdf                ; yes             ; Auto-Generated Megafunction            ; /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/add_sub_t9a.tdf                ;           ;
; lpm_compare.tdf                   ; yes             ; Megafunction                           ; /home/jmeijers/altera/15.1/quartus/libraries/megafunctions/lpm_compare.tdf                             ;           ;
; comptree.inc                      ; yes             ; Megafunction                           ; /home/jmeijers/altera/15.1/quartus/libraries/megafunctions/comptree.inc                                ;           ;
; db/cmpr_6pd.tdf                   ; yes             ; Auto-Generated Megafunction            ; /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_6pd.tdf                   ;           ;
; lpm_counter.tdf                   ; yes             ; Megafunction                           ; /home/jmeijers/altera/15.1/quartus/libraries/megafunctions/lpm_counter.tdf                             ;           ;
; lpm_constant.inc                  ; yes             ; Megafunction                           ; /home/jmeijers/altera/15.1/quartus/libraries/megafunctions/lpm_constant.inc                            ;           ;
; lpm_add_sub.inc                   ; yes             ; Megafunction                           ; /home/jmeijers/altera/15.1/quartus/libraries/megafunctions/lpm_add_sub.inc                             ;           ;
; cmpconst.inc                      ; yes             ; Megafunction                           ; /home/jmeijers/altera/15.1/quartus/libraries/megafunctions/cmpconst.inc                                ;           ;
; lpm_compare.inc                   ; yes             ; Megafunction                           ; /home/jmeijers/altera/15.1/quartus/libraries/megafunctions/lpm_compare.inc                             ;           ;
; lpm_counter.inc                   ; yes             ; Megafunction                           ; /home/jmeijers/altera/15.1/quartus/libraries/megafunctions/lpm_counter.inc                             ;           ;
; dffeea.inc                        ; yes             ; Megafunction                           ; /home/jmeijers/altera/15.1/quartus/libraries/megafunctions/dffeea.inc                                  ;           ;
; alt_counter_stratix.inc           ; yes             ; Megafunction                           ; /home/jmeijers/altera/15.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                     ;           ;
; db/cntr_c1l.tdf                   ; yes             ; Auto-Generated Megafunction            ; /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_c1l.tdf                   ;           ;
; db/cntr_3kj.tdf                   ; yes             ; Auto-Generated Megafunction            ; /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_3kj.tdf                   ;           ;
; db/cntr_2kj.tdf                   ; yes             ; Auto-Generated Megafunction            ; /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_2kj.tdf                   ;           ;
; db/cntr_idj.tdf                   ; yes             ; Auto-Generated Megafunction            ; /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_idj.tdf                   ;           ;
; lpm_decode.tdf                    ; yes             ; Megafunction                           ; /home/jmeijers/altera/15.1/quartus/libraries/megafunctions/lpm_decode.tdf                              ;           ;
; declut.inc                        ; yes             ; Megafunction                           ; /home/jmeijers/altera/15.1/quartus/libraries/megafunctions/declut.inc                                  ;           ;
; db/decode_bbf.tdf                 ; yes             ; Auto-Generated Megafunction            ; /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/decode_bbf.tdf                 ;           ;
; db/altsyncram_ttj1.tdf            ; yes             ; Auto-Generated Megafunction            ; /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_ttj1.tdf            ;           ;
; ram.mif                           ; yes             ; Auto-Found Memory Initialization File  ; /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/ram.mif                           ;           ;
; scfifo.tdf                        ; yes             ; Megafunction                           ; /home/jmeijers/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf                                  ;           ;
; a_regfifo.inc                     ; yes             ; Megafunction                           ; /home/jmeijers/altera/15.1/quartus/libraries/megafunctions/a_regfifo.inc                               ;           ;
; a_dpfifo.inc                      ; yes             ; Megafunction                           ; /home/jmeijers/altera/15.1/quartus/libraries/megafunctions/a_dpfifo.inc                                ;           ;
; a_i2fifo.inc                      ; yes             ; Megafunction                           ; /home/jmeijers/altera/15.1/quartus/libraries/megafunctions/a_i2fifo.inc                                ;           ;
; a_fffifo.inc                      ; yes             ; Megafunction                           ; /home/jmeijers/altera/15.1/quartus/libraries/megafunctions/a_fffifo.inc                                ;           ;
; a_f2fifo.inc                      ; yes             ; Megafunction                           ; /home/jmeijers/altera/15.1/quartus/libraries/megafunctions/a_f2fifo.inc                                ;           ;
; db/scfifo_a341.tdf                ; yes             ; Auto-Generated Megafunction            ; /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/scfifo_a341.tdf                ;           ;
; db/a_dpfifo_tq31.tdf              ; yes             ; Auto-Generated Megafunction            ; /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/a_dpfifo_tq31.tdf              ;           ;
; db/altsyncram_dqb1.tdf            ; yes             ; Auto-Generated Megafunction            ; /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_dqb1.tdf            ;           ;
; db/cmpr_ks8.tdf                   ; yes             ; Auto-Generated Megafunction            ; /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ks8.tdf                   ;           ;
; db/cntr_v9b.tdf                   ; yes             ; Auto-Generated Megafunction            ; /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_v9b.tdf                   ;           ;
; db/cntr_ca7.tdf                   ; yes             ; Auto-Generated Megafunction            ; /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_ca7.tdf                   ;           ;
; db/cntr_0ab.tdf                   ; yes             ; Auto-Generated Megafunction            ; /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_0ab.tdf                   ;           ;
+-----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------+----------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                ; IP Include File      ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------+----------------------+
; N/A    ; Qsys         ; 15.1    ; N/A          ; N/A          ; |top|RS232UART:UART                                                                            ; ../../RS232UART.qsys ;
; Altera ; RAM: 1-PORT  ; 15.1    ; N/A          ; N/A          ; |top|ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram  ; ram_1_port.v         ;
; Altera ; RAM: 1-PORT  ; 15.1    ; N/A          ; N/A          ; |top|ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram  ; ram_1_port.v         ;
; Altera ; RAM: 1-PORT  ; 15.1    ; N/A          ; N/A          ; |top|ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram  ; ram_1_port.v         ;
; Altera ; RAM: 1-PORT  ; 15.1    ; N/A          ; N/A          ; |top|ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram  ; ram_1_port.v         ;
; Altera ; RAM: 1-PORT  ; 15.1    ; N/A          ; N/A          ; |top|ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram  ; ram_1_port.v         ;
; Altera ; RAM: 1-PORT  ; 15.1    ; N/A          ; N/A          ; |top|ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram  ; ram_1_port.v         ;
; Altera ; RAM: 1-PORT  ; 15.1    ; N/A          ; N/A          ; |top|ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram  ; ram_1_port.v         ;
; Altera ; RAM: 1-PORT  ; 15.1    ; N/A          ; N/A          ; |top|ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram  ; ram_1_port.v         ;
; Altera ; RAM: 1-PORT  ; 15.1    ; N/A          ; N/A          ; |top|ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram  ; ram_1_port.v         ;
; Altera ; RAM: 1-PORT  ; 15.1    ; N/A          ; N/A          ; |top|ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram  ; ram_1_port.v         ;
; Altera ; RAM: 1-PORT  ; 15.1    ; N/A          ; N/A          ; |top|ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram ; ram_1_port.v         ;
; Altera ; RAM: 1-PORT  ; 15.1    ; N/A          ; N/A          ; |top|ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram ; ram_1_port.v         ;
; Altera ; RAM: 1-PORT  ; 15.1    ; N/A          ; N/A          ; |top|ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram ; ram_1_port.v         ;
; Altera ; RAM: 1-PORT  ; 15.1    ; N/A          ; N/A          ; |top|ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram ; ram_1_port.v         ;
; Altera ; RAM: 1-PORT  ; 15.1    ; N/A          ; N/A          ; |top|ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram ; ram_1_port.v         ;
; Altera ; RAM: 1-PORT  ; 15.1    ; N/A          ; N/A          ; |top|ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram ; ram_1_port.v         ;
; Altera ; RAM: 1-PORT  ; 15.1    ; N/A          ; N/A          ; |top|ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram ; ram_1_port.v         ;
; Altera ; RAM: 1-PORT  ; 15.1    ; N/A          ; N/A          ; |top|ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram ; ram_1_port.v         ;
; Altera ; RAM: 1-PORT  ; 15.1    ; N/A          ; N/A          ; |top|ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram ; ram_1_port.v         ;
; Altera ; RAM: 1-PORT  ; 15.1    ; N/A          ; N/A          ; |top|ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram ; ram_1_port.v         ;
; Altera ; RAM: 1-PORT  ; 15.1    ; N/A          ; N/A          ; |top|ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram ; ram_1_port.v         ;
; Altera ; RAM: 1-PORT  ; 15.1    ; N/A          ; N/A          ; |top|ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram ; ram_1_port.v         ;
; Altera ; RAM: 1-PORT  ; 15.1    ; N/A          ; N/A          ; |top|ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram ; ram_1_port.v         ;
; Altera ; RAM: 1-PORT  ; 15.1    ; N/A          ; N/A          ; |top|ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram ; ram_1_port.v         ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------+----------------------+


+------------------------------------------------------------------------+
; Partition Status Summary                                               ;
+--------------------------------+-------------+-------------------------+
; Partition Name                 ; Synthesized ; Reason                  ;
+--------------------------------+-------------+-------------------------+
; Top                            ; yes         ; Dependent files changed ;
; ram_top:memories_21__ram_top_i ; yes         ; Dependent files changed ;
; ram_top:memories_2__ram_top_i  ; yes         ; Dependent files changed ;
; ram_top:memories_6__ram_top_i  ; yes         ; Dependent files changed ;
; ram_top:memories_10__ram_top_i ; yes         ; Dependent files changed ;
; ram_top:memories_14__ram_top_i ; yes         ; Dependent files changed ;
; ram_top:memories_18__ram_top_i ; yes         ; Dependent files changed ;
; ram_top:memories_22__ram_top_i ; yes         ; Dependent files changed ;
; ram_top:memories_3__ram_top_i  ; yes         ; Dependent files changed ;
; ram_top:memories_7__ram_top_i  ; yes         ; Dependent files changed ;
; ram_top:memories_11__ram_top_i ; yes         ; Dependent files changed ;
; ram_top:memories_15__ram_top_i ; yes         ; Dependent files changed ;
; ram_top:memories_19__ram_top_i ; yes         ; Dependent files changed ;
; ram_top:memories_0__ram_top_i  ; yes         ; Dependent files changed ;
; ram_top:memories_23__ram_top_i ; yes         ; Dependent files changed ;
; ram_top:memories_4__ram_top_i  ; yes         ; Dependent files changed ;
; ram_top:memories_8__ram_top_i  ; yes         ; Dependent files changed ;
; ram_top:memories_12__ram_top_i ; yes         ; Dependent files changed ;
; ram_top:memories_16__ram_top_i ; yes         ; Dependent files changed ;
; ram_top:memories_20__ram_top_i ; yes         ; Dependent files changed ;
; ram_top:memories_1__ram_top_i  ; yes         ; Dependent files changed ;
; ram_top:memories_5__ram_top_i  ; yes         ; Dependent files changed ;
; ram_top:memories_9__ram_top_i  ; yes         ; Dependent files changed ;
; ram_top:memories_13__ram_top_i ; yes         ; Dependent files changed ;
; ram_top:memories_17__ram_top_i ; yes         ; Dependent files changed ;
+--------------------------------+-------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition ram_top:memories_21__ram_top_i                                                                                               ;
+--------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy                                        ; File Name ; Relative Location ; Change   ; Old                              ; New                              ;
+--------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; ram_top:memories[21].ram_top_i                   ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[21].ram_top_i|hex_display:hexa0 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[21].ram_top_i|hex_display:hexa1 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[21].ram_top_i|hex_display:hexa2 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[21].ram_top_i|hex_display:hexa3 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[21].ram_top_i|hex_display:hexa4 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[21].ram_top_i|hex_display:hexa5 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
+--------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition ram_top:memories_2__ram_top_i                                                                                               ;
+-------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy                                       ; File Name ; Relative Location ; Change   ; Old                              ; New                              ;
+-------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; ram_top:memories[2].ram_top_i                   ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[2].ram_top_i|hex_display:hexa0 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[2].ram_top_i|hex_display:hexa1 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[2].ram_top_i|hex_display:hexa2 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[2].ram_top_i|hex_display:hexa3 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[2].ram_top_i|hex_display:hexa4 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[2].ram_top_i|hex_display:hexa5 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
+-------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition ram_top:memories_6__ram_top_i                                                                                               ;
+-------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy                                       ; File Name ; Relative Location ; Change   ; Old                              ; New                              ;
+-------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; ram_top:memories[6].ram_top_i                   ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[6].ram_top_i|hex_display:hexa0 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[6].ram_top_i|hex_display:hexa1 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[6].ram_top_i|hex_display:hexa2 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[6].ram_top_i|hex_display:hexa3 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[6].ram_top_i|hex_display:hexa4 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[6].ram_top_i|hex_display:hexa5 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
+-------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition ram_top:memories_10__ram_top_i                                                                                               ;
+--------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy                                        ; File Name ; Relative Location ; Change   ; Old                              ; New                              ;
+--------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; ram_top:memories[10].ram_top_i                   ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[10].ram_top_i|hex_display:hexa0 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[10].ram_top_i|hex_display:hexa1 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[10].ram_top_i|hex_display:hexa2 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[10].ram_top_i|hex_display:hexa3 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[10].ram_top_i|hex_display:hexa4 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[10].ram_top_i|hex_display:hexa5 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
+--------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition ram_top:memories_14__ram_top_i                                                                                               ;
+--------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy                                        ; File Name ; Relative Location ; Change   ; Old                              ; New                              ;
+--------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; ram_top:memories[14].ram_top_i                   ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[14].ram_top_i|hex_display:hexa0 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[14].ram_top_i|hex_display:hexa1 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[14].ram_top_i|hex_display:hexa2 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[14].ram_top_i|hex_display:hexa3 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[14].ram_top_i|hex_display:hexa4 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[14].ram_top_i|hex_display:hexa5 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
+--------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition ram_top:memories_18__ram_top_i                                                                                               ;
+--------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy                                        ; File Name ; Relative Location ; Change   ; Old                              ; New                              ;
+--------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; ram_top:memories[18].ram_top_i                   ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[18].ram_top_i|hex_display:hexa0 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[18].ram_top_i|hex_display:hexa1 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[18].ram_top_i|hex_display:hexa2 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[18].ram_top_i|hex_display:hexa3 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[18].ram_top_i|hex_display:hexa4 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[18].ram_top_i|hex_display:hexa5 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
+--------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition ram_top:memories_22__ram_top_i                                                                                               ;
+--------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy                                        ; File Name ; Relative Location ; Change   ; Old                              ; New                              ;
+--------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; ram_top:memories[22].ram_top_i                   ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[22].ram_top_i|hex_display:hexa0 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[22].ram_top_i|hex_display:hexa1 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[22].ram_top_i|hex_display:hexa2 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[22].ram_top_i|hex_display:hexa3 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[22].ram_top_i|hex_display:hexa4 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[22].ram_top_i|hex_display:hexa5 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
+--------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition ram_top:memories_3__ram_top_i                                                                                               ;
+-------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy                                       ; File Name ; Relative Location ; Change   ; Old                              ; New                              ;
+-------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; ram_top:memories[3].ram_top_i                   ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[3].ram_top_i|hex_display:hexa0 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[3].ram_top_i|hex_display:hexa1 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[3].ram_top_i|hex_display:hexa2 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[3].ram_top_i|hex_display:hexa3 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[3].ram_top_i|hex_display:hexa4 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[3].ram_top_i|hex_display:hexa5 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
+-------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition ram_top:memories_7__ram_top_i                                                                                               ;
+-------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy                                       ; File Name ; Relative Location ; Change   ; Old                              ; New                              ;
+-------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; ram_top:memories[7].ram_top_i                   ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[7].ram_top_i|hex_display:hexa0 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[7].ram_top_i|hex_display:hexa1 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[7].ram_top_i|hex_display:hexa2 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[7].ram_top_i|hex_display:hexa3 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[7].ram_top_i|hex_display:hexa4 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[7].ram_top_i|hex_display:hexa5 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
+-------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition ram_top:memories_11__ram_top_i                                                                                               ;
+--------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy                                        ; File Name ; Relative Location ; Change   ; Old                              ; New                              ;
+--------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; ram_top:memories[11].ram_top_i                   ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[11].ram_top_i|hex_display:hexa0 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[11].ram_top_i|hex_display:hexa1 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[11].ram_top_i|hex_display:hexa2 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[11].ram_top_i|hex_display:hexa3 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[11].ram_top_i|hex_display:hexa4 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[11].ram_top_i|hex_display:hexa5 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
+--------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition ram_top:memories_15__ram_top_i                                                                                               ;
+--------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy                                        ; File Name ; Relative Location ; Change   ; Old                              ; New                              ;
+--------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; ram_top:memories[15].ram_top_i                   ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[15].ram_top_i|hex_display:hexa0 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[15].ram_top_i|hex_display:hexa1 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[15].ram_top_i|hex_display:hexa2 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[15].ram_top_i|hex_display:hexa3 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[15].ram_top_i|hex_display:hexa4 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[15].ram_top_i|hex_display:hexa5 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
+--------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition ram_top:memories_19__ram_top_i                                                                                               ;
+--------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy                                        ; File Name ; Relative Location ; Change   ; Old                              ; New                              ;
+--------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; ram_top:memories[19].ram_top_i                   ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[19].ram_top_i|hex_display:hexa0 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[19].ram_top_i|hex_display:hexa1 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[19].ram_top_i|hex_display:hexa2 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[19].ram_top_i|hex_display:hexa3 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[19].ram_top_i|hex_display:hexa4 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[19].ram_top_i|hex_display:hexa5 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
+--------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition ram_top:memories_0__ram_top_i                                                                                               ;
+-------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy                                       ; File Name ; Relative Location ; Change   ; Old                              ; New                              ;
+-------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; ram_top:memories[0].ram_top_i                   ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[0].ram_top_i|hex_display:hexa0 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[0].ram_top_i|hex_display:hexa1 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[0].ram_top_i|hex_display:hexa2 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[0].ram_top_i|hex_display:hexa3 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[0].ram_top_i|hex_display:hexa4 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[0].ram_top_i|hex_display:hexa5 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
+-------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition ram_top:memories_23__ram_top_i                                                                                               ;
+--------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy                                        ; File Name ; Relative Location ; Change   ; Old                              ; New                              ;
+--------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; ram_top:memories[23].ram_top_i                   ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[23].ram_top_i|hex_display:hexa0 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[23].ram_top_i|hex_display:hexa1 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[23].ram_top_i|hex_display:hexa2 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[23].ram_top_i|hex_display:hexa3 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[23].ram_top_i|hex_display:hexa4 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[23].ram_top_i|hex_display:hexa5 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
+--------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition ram_top:memories_4__ram_top_i                                                                                               ;
+-------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy                                       ; File Name ; Relative Location ; Change   ; Old                              ; New                              ;
+-------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; ram_top:memories[4].ram_top_i                   ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[4].ram_top_i|hex_display:hexa0 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[4].ram_top_i|hex_display:hexa1 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[4].ram_top_i|hex_display:hexa2 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[4].ram_top_i|hex_display:hexa3 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[4].ram_top_i|hex_display:hexa4 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[4].ram_top_i|hex_display:hexa5 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
+-------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition ram_top:memories_8__ram_top_i                                                                                               ;
+-------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy                                       ; File Name ; Relative Location ; Change   ; Old                              ; New                              ;
+-------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; ram_top:memories[8].ram_top_i                   ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[8].ram_top_i|hex_display:hexa0 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[8].ram_top_i|hex_display:hexa1 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[8].ram_top_i|hex_display:hexa2 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[8].ram_top_i|hex_display:hexa3 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[8].ram_top_i|hex_display:hexa4 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[8].ram_top_i|hex_display:hexa5 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
+-------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition ram_top:memories_12__ram_top_i                                                                                               ;
+--------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy                                        ; File Name ; Relative Location ; Change   ; Old                              ; New                              ;
+--------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; ram_top:memories[12].ram_top_i                   ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[12].ram_top_i|hex_display:hexa0 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[12].ram_top_i|hex_display:hexa1 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[12].ram_top_i|hex_display:hexa2 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[12].ram_top_i|hex_display:hexa3 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[12].ram_top_i|hex_display:hexa4 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[12].ram_top_i|hex_display:hexa5 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
+--------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition ram_top:memories_16__ram_top_i                                                                                               ;
+--------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy                                        ; File Name ; Relative Location ; Change   ; Old                              ; New                              ;
+--------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; ram_top:memories[16].ram_top_i                   ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[16].ram_top_i|hex_display:hexa0 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[16].ram_top_i|hex_display:hexa1 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[16].ram_top_i|hex_display:hexa2 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[16].ram_top_i|hex_display:hexa3 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[16].ram_top_i|hex_display:hexa4 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[16].ram_top_i|hex_display:hexa5 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
+--------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition ram_top:memories_20__ram_top_i                                                                                               ;
+--------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy                                        ; File Name ; Relative Location ; Change   ; Old                              ; New                              ;
+--------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; ram_top:memories[20].ram_top_i                   ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[20].ram_top_i|hex_display:hexa0 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[20].ram_top_i|hex_display:hexa1 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[20].ram_top_i|hex_display:hexa2 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[20].ram_top_i|hex_display:hexa3 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[20].ram_top_i|hex_display:hexa4 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[20].ram_top_i|hex_display:hexa5 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
+--------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition ram_top:memories_1__ram_top_i                                                                                               ;
+-------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy                                       ; File Name ; Relative Location ; Change   ; Old                              ; New                              ;
+-------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; ram_top:memories[1].ram_top_i                   ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[1].ram_top_i|hex_display:hexa0 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[1].ram_top_i|hex_display:hexa1 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[1].ram_top_i|hex_display:hexa2 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[1].ram_top_i|hex_display:hexa3 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[1].ram_top_i|hex_display:hexa4 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[1].ram_top_i|hex_display:hexa5 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
+-------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition ram_top:memories_5__ram_top_i                                                                                               ;
+-------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy                                       ; File Name ; Relative Location ; Change   ; Old                              ; New                              ;
+-------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; ram_top:memories[5].ram_top_i                   ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[5].ram_top_i|hex_display:hexa0 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[5].ram_top_i|hex_display:hexa1 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[5].ram_top_i|hex_display:hexa2 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[5].ram_top_i|hex_display:hexa3 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[5].ram_top_i|hex_display:hexa4 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[5].ram_top_i|hex_display:hexa5 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
+-------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition ram_top:memories_9__ram_top_i                                                                                               ;
+-------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy                                       ; File Name ; Relative Location ; Change   ; Old                              ; New                              ;
+-------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; ram_top:memories[9].ram_top_i                   ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[9].ram_top_i|hex_display:hexa0 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[9].ram_top_i|hex_display:hexa1 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[9].ram_top_i|hex_display:hexa2 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[9].ram_top_i|hex_display:hexa3 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[9].ram_top_i|hex_display:hexa4 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[9].ram_top_i|hex_display:hexa5 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
+-------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition ram_top:memories_13__ram_top_i                                                                                               ;
+--------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy                                        ; File Name ; Relative Location ; Change   ; Old                              ; New                              ;
+--------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; ram_top:memories[13].ram_top_i                   ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[13].ram_top_i|hex_display:hexa0 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[13].ram_top_i|hex_display:hexa1 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[13].ram_top_i|hex_display:hexa2 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[13].ram_top_i|hex_display:hexa3 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[13].ram_top_i|hex_display:hexa4 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[13].ram_top_i|hex_display:hexa5 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
+--------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition ram_top:memories_17__ram_top_i                                                                                               ;
+--------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy                                        ; File Name ; Relative Location ; Change   ; Old                              ; New                              ;
+--------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; ram_top:memories[17].ram_top_i                   ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[17].ram_top_i|hex_display:hexa0 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[17].ram_top_i|hex_display:hexa1 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[17].ram_top_i|hex_display:hexa2 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[17].ram_top_i|hex_display:hexa3 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[17].ram_top_i|hex_display:hexa4 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
; ram_top:memories[17].ram_top_i|hex_display:hexa5 ; top.v     ; Project Directory ; Checksum ; 8844421cf1b14c604c6a28c9e0eed023 ; d567d5c992c8f95fe12542619fdc3487 ;
+--------------------------------------------------+-----------+-------------------+----------+----------------------------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                               ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                           ; Library Name ;
+--------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                                                     ; 1262 (858)        ; 250 (0)      ; 1168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top                                                                                                                                                                                                                          ; work         ;
;    |RS232UART:UART|                                                      ; 106 (0)           ; 67 (0)       ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RS232UART:UART                                                                                                                                                                                                           ; RS232UART    ;
;       |RS232UART_rs232_0:rs232_0|                                        ; 106 (2)           ; 67 (0)       ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RS232UART:UART|RS232UART_rs232_0:rs232_0                                                                                                                                                                                 ; work         ;
;          |altera_up_rs232_out_serializer:RS232_Out_Serializer|           ; 104 (27)          ; 67 (19)      ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer                                                                                                                             ; work         ;
;             |altera_up_rs232_counters:RS232_Out_Counters|                ; 25 (25)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters                                                                                 ; work         ;
;             |altera_up_sync_fifo:RS232_Out_FIFO|                         ; 52 (0)            ; 33 (0)       ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO                                                                                          ; work         ;
;                |scfifo:Sync_FIFO|                                        ; 52 (0)            ; 33 (0)       ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO                                                                         ; work         ;
;                   |scfifo_a341:auto_generated|                           ; 52 (0)            ; 33 (0)       ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated                                              ; work         ;
;                      |a_dpfifo_tq31:dpfifo|                              ; 52 (29)           ; 33 (13)      ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo                         ; work         ;
;                         |altsyncram_dqb1:FIFOram|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram ; work         ;
;                         |cntr_0ab:wr_ptr|                                ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr         ; work         ;
;                         |cntr_ca7:usedw_counter|                         ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter  ; work         ;
;                         |cntr_v9b:rd_ptr_msb|                            ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_v9b:rd_ptr_msb     ; work         ;
;    |pll:pll1|                                                            ; 298 (107)         ; 183 (73)     ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:pll1                                                                                                                                                                                                                 ; work         ;
;       |pll_reconfig:pll_reconfig_inst|                                   ; 191 (0)           ; 109 (0)      ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:pll1|pll_reconfig:pll_reconfig_inst                                                                                                                                                                                  ; work         ;
;          |pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component| ; 191 (117)         ; 109 (69)     ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component                                                                                                                    ; work         ;
;             |altsyncram:altsyncram4|                                     ; 0 (0)             ; 0 (0)        ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|altsyncram:altsyncram4                                                                                             ; work         ;
;                |altsyncram_5lv:auto_generated|                           ; 0 (0)             ; 0 (0)        ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|altsyncram:altsyncram4|altsyncram_5lv:auto_generated                                                               ; work         ;
;             |lpm_compare:cmpr7|                                          ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_compare:cmpr7                                                                                                  ; work         ;
;                |cmpr_6pd:auto_generated|                                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_compare:cmpr7|cmpr_6pd:auto_generated                                                                          ; work         ;
;             |lpm_counter:cntr12|                                         ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr12                                                                                                 ; work         ;
;                |cntr_c1l:auto_generated|                                 ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr12|cntr_c1l:auto_generated                                                                         ; work         ;
;             |lpm_counter:cntr13|                                         ; 7 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr13                                                                                                 ; work         ;
;                |cntr_3kj:auto_generated|                                 ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr13|cntr_3kj:auto_generated                                                                         ; work         ;
;             |lpm_counter:cntr14|                                         ; 5 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14                                                                                                 ; work         ;
;                |cntr_2kj:auto_generated|                                 ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated                                                                         ; work         ;
;             |lpm_counter:cntr15|                                         ; 18 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr15                                                                                                 ; work         ;
;                |cntr_c1l:auto_generated|                                 ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr15|cntr_c1l:auto_generated                                                                         ; work         ;
;             |lpm_counter:cntr1|                                          ; 26 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr1                                                                                                  ; work         ;
;                |cntr_c1l:auto_generated|                                 ; 26 (26)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr1|cntr_c1l:auto_generated                                                                          ; work         ;
;             |lpm_counter:cntr3|                                          ; 5 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr3                                                                                                  ; work         ;
;                |cntr_2kj:auto_generated|                                 ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr3|cntr_2kj:auto_generated                                                                          ; work         ;
;       |reconfig_pll:pll1|                                                ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:pll1|reconfig_pll:pll1                                                                                                                                                                                               ; work         ;
;          |altpll:altpll_component|                                       ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:pll1|reconfig_pll:pll1|altpll:altpll_component                                                                                                                                                                       ; work         ;
;             |reconfig_pll_altpll:auto_generated|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated                                                                                                                                    ; work         ;
+--------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|pll:pll1|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+--------------------+-------------------+------------------------+--------------------+---------------------+--------------------+-------------------------+---------------------+--------------------+-------------------+------------------------+--------------------+---------------------+--------------------+-------------------------+---------------------+-------------------+------------------+-----------------------+-------------------+--------------------+-------------------+------------------------+--------------------+-------------------+----------------------+--------------------+-------------------+------------------------+--------------------+---------------+--------------+-------------------+---------------+---------------+--------------+-------------------+---------------+-------------------+
; Name                    ; state.cycle_C2_low ; state.hold_C2_low ; state.wait_busy_C2_low ; state.write_C2_low ; state.cycle_C2_high ; state.hold_C2_high ; state.wait_busy_C2_high ; state.write_C2_high ; state.cycle_C1_low ; state.hold_C1_low ; state.wait_busy_C1_low ; state.write_C1_low ; state.cycle_C1_high ; state.hold_C1_high ; state.wait_busy_C1_high ; state.write_C1_high ; state.cycle_C_low ; state.hold_C_low ; state.wait_busy_C_low ; state.write_C_low ; state.cycle_C_high ; state.hold_C_high ; state.wait_busy_C_high ; state.write_C_high ; state.wait_button ; state.hold_frequency ; state.cycle_config ; state.hold_config ; state.wait_busy_config ; state.write_config ; state.cycle_M ; state.hold_M ; state.wait_busy_M ; state.write_M ; state.cycle_N ; state.hold_N ; state.wait_busy_N ; state.write_N ; state.begin_sweep ;
+-------------------------+--------------------+-------------------+------------------------+--------------------+---------------------+--------------------+-------------------------+---------------------+--------------------+-------------------+------------------------+--------------------+---------------------+--------------------+-------------------------+---------------------+-------------------+------------------+-----------------------+-------------------+--------------------+-------------------+------------------------+--------------------+-------------------+----------------------+--------------------+-------------------+------------------------+--------------------+---------------+--------------+-------------------+---------------+---------------+--------------+-------------------+---------------+-------------------+
; state.begin_sweep       ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                 ; 0                ; 0                     ; 0                 ; 0                  ; 0                 ; 0                      ; 0                  ; 0                 ; 0                    ; 0                  ; 0                 ; 0                      ; 0                  ; 0             ; 0            ; 0                 ; 0             ; 0             ; 0            ; 0                 ; 0             ; 0                 ;
; state.write_N           ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                 ; 0                ; 0                     ; 0                 ; 0                  ; 0                 ; 0                      ; 0                  ; 0                 ; 0                    ; 0                  ; 0                 ; 0                      ; 0                  ; 0             ; 0            ; 0                 ; 0             ; 0             ; 0            ; 0                 ; 1             ; 1                 ;
; state.wait_busy_N       ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                 ; 0                ; 0                     ; 0                 ; 0                  ; 0                 ; 0                      ; 0                  ; 0                 ; 0                    ; 0                  ; 0                 ; 0                      ; 0                  ; 0             ; 0            ; 0                 ; 0             ; 0             ; 0            ; 1                 ; 0             ; 1                 ;
; state.hold_N            ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                 ; 0                ; 0                     ; 0                 ; 0                  ; 0                 ; 0                      ; 0                  ; 0                 ; 0                    ; 0                  ; 0                 ; 0                      ; 0                  ; 0             ; 0            ; 0                 ; 0             ; 0             ; 1            ; 0                 ; 0             ; 1                 ;
; state.cycle_N           ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                 ; 0                ; 0                     ; 0                 ; 0                  ; 0                 ; 0                      ; 0                  ; 0                 ; 0                    ; 0                  ; 0                 ; 0                      ; 0                  ; 0             ; 0            ; 0                 ; 0             ; 1             ; 0            ; 0                 ; 0             ; 1                 ;
; state.write_M           ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                 ; 0                ; 0                     ; 0                 ; 0                  ; 0                 ; 0                      ; 0                  ; 0                 ; 0                    ; 0                  ; 0                 ; 0                      ; 0                  ; 0             ; 0            ; 0                 ; 1             ; 0             ; 0            ; 0                 ; 0             ; 1                 ;
; state.wait_busy_M       ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                 ; 0                ; 0                     ; 0                 ; 0                  ; 0                 ; 0                      ; 0                  ; 0                 ; 0                    ; 0                  ; 0                 ; 0                      ; 0                  ; 0             ; 0            ; 1                 ; 0             ; 0             ; 0            ; 0                 ; 0             ; 1                 ;
; state.hold_M            ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                 ; 0                ; 0                     ; 0                 ; 0                  ; 0                 ; 0                      ; 0                  ; 0                 ; 0                    ; 0                  ; 0                 ; 0                      ; 0                  ; 0             ; 1            ; 0                 ; 0             ; 0             ; 0            ; 0                 ; 0             ; 1                 ;
; state.cycle_M           ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                 ; 0                ; 0                     ; 0                 ; 0                  ; 0                 ; 0                      ; 0                  ; 0                 ; 0                    ; 0                  ; 0                 ; 0                      ; 0                  ; 1             ; 0            ; 0                 ; 0             ; 0             ; 0            ; 0                 ; 0             ; 1                 ;
; state.write_config      ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                 ; 0                ; 0                     ; 0                 ; 0                  ; 0                 ; 0                      ; 0                  ; 0                 ; 0                    ; 0                  ; 0                 ; 0                      ; 1                  ; 0             ; 0            ; 0                 ; 0             ; 0             ; 0            ; 0                 ; 0             ; 1                 ;
; state.wait_busy_config  ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                 ; 0                ; 0                     ; 0                 ; 0                  ; 0                 ; 0                      ; 0                  ; 0                 ; 0                    ; 0                  ; 0                 ; 1                      ; 0                  ; 0             ; 0            ; 0                 ; 0             ; 0             ; 0            ; 0                 ; 0             ; 1                 ;
; state.hold_config       ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                 ; 0                ; 0                     ; 0                 ; 0                  ; 0                 ; 0                      ; 0                  ; 0                 ; 0                    ; 0                  ; 1                 ; 0                      ; 0                  ; 0             ; 0            ; 0                 ; 0             ; 0             ; 0            ; 0                 ; 0             ; 1                 ;
; state.cycle_config      ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                 ; 0                ; 0                     ; 0                 ; 0                  ; 0                 ; 0                      ; 0                  ; 0                 ; 0                    ; 1                  ; 0                 ; 0                      ; 0                  ; 0             ; 0            ; 0                 ; 0             ; 0             ; 0            ; 0                 ; 0             ; 1                 ;
; state.hold_frequency    ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                 ; 0                ; 0                     ; 0                 ; 0                  ; 0                 ; 0                      ; 0                  ; 0                 ; 1                    ; 0                  ; 0                 ; 0                      ; 0                  ; 0             ; 0            ; 0                 ; 0             ; 0             ; 0            ; 0                 ; 0             ; 1                 ;
; state.wait_button       ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                 ; 0                ; 0                     ; 0                 ; 0                  ; 0                 ; 0                      ; 0                  ; 1                 ; 0                    ; 0                  ; 0                 ; 0                      ; 0                  ; 0             ; 0            ; 0                 ; 0             ; 0             ; 0            ; 0                 ; 0             ; 1                 ;
; state.write_C_high      ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                 ; 0                ; 0                     ; 0                 ; 0                  ; 0                 ; 0                      ; 1                  ; 0                 ; 0                    ; 0                  ; 0                 ; 0                      ; 0                  ; 0             ; 0            ; 0                 ; 0             ; 0             ; 0            ; 0                 ; 0             ; 1                 ;
; state.wait_busy_C_high  ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                 ; 0                ; 0                     ; 0                 ; 0                  ; 0                 ; 1                      ; 0                  ; 0                 ; 0                    ; 0                  ; 0                 ; 0                      ; 0                  ; 0             ; 0            ; 0                 ; 0             ; 0             ; 0            ; 0                 ; 0             ; 1                 ;
; state.hold_C_high       ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                 ; 0                ; 0                     ; 0                 ; 0                  ; 1                 ; 0                      ; 0                  ; 0                 ; 0                    ; 0                  ; 0                 ; 0                      ; 0                  ; 0             ; 0            ; 0                 ; 0             ; 0             ; 0            ; 0                 ; 0             ; 1                 ;
; state.cycle_C_high      ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                 ; 0                ; 0                     ; 0                 ; 1                  ; 0                 ; 0                      ; 0                  ; 0                 ; 0                    ; 0                  ; 0                 ; 0                      ; 0                  ; 0             ; 0            ; 0                 ; 0             ; 0             ; 0            ; 0                 ; 0             ; 1                 ;
; state.write_C_low       ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                 ; 0                ; 0                     ; 1                 ; 0                  ; 0                 ; 0                      ; 0                  ; 0                 ; 0                    ; 0                  ; 0                 ; 0                      ; 0                  ; 0             ; 0            ; 0                 ; 0             ; 0             ; 0            ; 0                 ; 0             ; 1                 ;
; state.wait_busy_C_low   ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                 ; 0                ; 1                     ; 0                 ; 0                  ; 0                 ; 0                      ; 0                  ; 0                 ; 0                    ; 0                  ; 0                 ; 0                      ; 0                  ; 0             ; 0            ; 0                 ; 0             ; 0             ; 0            ; 0                 ; 0             ; 1                 ;
; state.hold_C_low        ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                 ; 1                ; 0                     ; 0                 ; 0                  ; 0                 ; 0                      ; 0                  ; 0                 ; 0                    ; 0                  ; 0                 ; 0                      ; 0                  ; 0             ; 0            ; 0                 ; 0             ; 0             ; 0            ; 0                 ; 0             ; 1                 ;
; state.cycle_C_low       ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 1                 ; 0                ; 0                     ; 0                 ; 0                  ; 0                 ; 0                      ; 0                  ; 0                 ; 0                    ; 0                  ; 0                 ; 0                      ; 0                  ; 0             ; 0            ; 0                 ; 0             ; 0             ; 0            ; 0                 ; 0             ; 1                 ;
; state.write_C1_high     ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 1                   ; 0                 ; 0                ; 0                     ; 0                 ; 0                  ; 0                 ; 0                      ; 0                  ; 0                 ; 0                    ; 0                  ; 0                 ; 0                      ; 0                  ; 0             ; 0            ; 0                 ; 0             ; 0             ; 0            ; 0                 ; 0             ; 1                 ;
; state.wait_busy_C1_high ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 1                       ; 0                   ; 0                 ; 0                ; 0                     ; 0                 ; 0                  ; 0                 ; 0                      ; 0                  ; 0                 ; 0                    ; 0                  ; 0                 ; 0                      ; 0                  ; 0             ; 0            ; 0                 ; 0             ; 0             ; 0            ; 0                 ; 0             ; 1                 ;
; state.hold_C1_high      ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 1                  ; 0                       ; 0                   ; 0                 ; 0                ; 0                     ; 0                 ; 0                  ; 0                 ; 0                      ; 0                  ; 0                 ; 0                    ; 0                  ; 0                 ; 0                      ; 0                  ; 0             ; 0            ; 0                 ; 0             ; 0             ; 0            ; 0                 ; 0             ; 1                 ;
; state.cycle_C1_high     ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                  ; 0                 ; 0                      ; 0                  ; 1                   ; 0                  ; 0                       ; 0                   ; 0                 ; 0                ; 0                     ; 0                 ; 0                  ; 0                 ; 0                      ; 0                  ; 0                 ; 0                    ; 0                  ; 0                 ; 0                      ; 0                  ; 0             ; 0            ; 0                 ; 0             ; 0             ; 0            ; 0                 ; 0             ; 1                 ;
; state.write_C1_low      ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                  ; 0                 ; 0                      ; 1                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                 ; 0                ; 0                     ; 0                 ; 0                  ; 0                 ; 0                      ; 0                  ; 0                 ; 0                    ; 0                  ; 0                 ; 0                      ; 0                  ; 0             ; 0            ; 0                 ; 0             ; 0             ; 0            ; 0                 ; 0             ; 1                 ;
; state.wait_busy_C1_low  ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                  ; 0                 ; 1                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                 ; 0                ; 0                     ; 0                 ; 0                  ; 0                 ; 0                      ; 0                  ; 0                 ; 0                    ; 0                  ; 0                 ; 0                      ; 0                  ; 0             ; 0            ; 0                 ; 0             ; 0             ; 0            ; 0                 ; 0             ; 1                 ;
; state.hold_C1_low       ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                  ; 1                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                 ; 0                ; 0                     ; 0                 ; 0                  ; 0                 ; 0                      ; 0                  ; 0                 ; 0                    ; 0                  ; 0                 ; 0                      ; 0                  ; 0             ; 0            ; 0                 ; 0             ; 0             ; 0            ; 0                 ; 0             ; 1                 ;
; state.cycle_C1_low      ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 1                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                 ; 0                ; 0                     ; 0                 ; 0                  ; 0                 ; 0                      ; 0                  ; 0                 ; 0                    ; 0                  ; 0                 ; 0                      ; 0                  ; 0             ; 0            ; 0                 ; 0             ; 0             ; 0            ; 0                 ; 0             ; 1                 ;
; state.write_C2_high     ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 1                   ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                 ; 0                ; 0                     ; 0                 ; 0                  ; 0                 ; 0                      ; 0                  ; 0                 ; 0                    ; 0                  ; 0                 ; 0                      ; 0                  ; 0             ; 0            ; 0                 ; 0             ; 0             ; 0            ; 0                 ; 0             ; 1                 ;
; state.wait_busy_C2_high ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 1                       ; 0                   ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                 ; 0                ; 0                     ; 0                 ; 0                  ; 0                 ; 0                      ; 0                  ; 0                 ; 0                    ; 0                  ; 0                 ; 0                      ; 0                  ; 0             ; 0            ; 0                 ; 0             ; 0             ; 0            ; 0                 ; 0             ; 1                 ;
; state.hold_C2_high      ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 1                  ; 0                       ; 0                   ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                 ; 0                ; 0                     ; 0                 ; 0                  ; 0                 ; 0                      ; 0                  ; 0                 ; 0                    ; 0                  ; 0                 ; 0                      ; 0                  ; 0             ; 0            ; 0                 ; 0             ; 0             ; 0            ; 0                 ; 0             ; 1                 ;
; state.cycle_C2_high     ; 0                  ; 0                 ; 0                      ; 0                  ; 1                   ; 0                  ; 0                       ; 0                   ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                 ; 0                ; 0                     ; 0                 ; 0                  ; 0                 ; 0                      ; 0                  ; 0                 ; 0                    ; 0                  ; 0                 ; 0                      ; 0                  ; 0             ; 0            ; 0                 ; 0             ; 0             ; 0            ; 0                 ; 0             ; 1                 ;
; state.write_C2_low      ; 0                  ; 0                 ; 0                      ; 1                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                 ; 0                ; 0                     ; 0                 ; 0                  ; 0                 ; 0                      ; 0                  ; 0                 ; 0                    ; 0                  ; 0                 ; 0                      ; 0                  ; 0             ; 0            ; 0                 ; 0             ; 0             ; 0            ; 0                 ; 0             ; 1                 ;
; state.wait_busy_C2_low  ; 0                  ; 0                 ; 1                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                 ; 0                ; 0                     ; 0                 ; 0                  ; 0                 ; 0                      ; 0                  ; 0                 ; 0                    ; 0                  ; 0                 ; 0                      ; 0                  ; 0             ; 0            ; 0                 ; 0             ; 0             ; 0            ; 0                 ; 0             ; 1                 ;
; state.hold_C2_low       ; 0                  ; 1                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                 ; 0                ; 0                     ; 0                 ; 0                  ; 0                 ; 0                      ; 0                  ; 0                 ; 0                    ; 0                  ; 0                 ; 0                      ; 0                  ; 0             ; 0            ; 0                 ; 0             ; 0             ; 0            ; 0                 ; 0             ; 1                 ;
; state.cycle_C2_low      ; 1                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                  ; 0                 ; 0                      ; 0                  ; 0                   ; 0                  ; 0                       ; 0                   ; 0                 ; 0                ; 0                     ; 0                 ; 0                  ; 0                 ; 0                      ; 0                  ; 0                 ; 0                    ; 0                  ; 0                 ; 0                      ; 0                  ; 0             ; 0            ; 0                 ; 0             ; 0             ; 0            ; 0                 ; 0             ; 1                 ;
+-------------------------+--------------------+-------------------+------------------------+--------------------+---------------------+--------------------+-------------------------+---------------------+--------------------+-------------------+------------------------+--------------------+---------------------+--------------------+-------------------------+---------------------+-------------------+------------------+-----------------------+-------------------+--------------------+-------------------+------------------------+--------------------+-------------------+----------------------+--------------------+-------------------+------------------------+--------------------+---------------+--------------+-------------------+---------------+---------------+--------------+-------------------+---------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                       ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_state                                                  ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                           ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                           ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state                                       ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C0_data_state                                                 ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C1_data_state                                                 ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C2_data_state                                                 ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C3_data_state                                                 ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C4_data_state                                                 ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[4] ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[3] ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[2] ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[1] ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[0] ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|configupdate3_state                                           ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|configupdate_state                                            ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                    ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                           ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[5] ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[4] ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[3] ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[2] ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[1] ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[0] ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state                                        ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C0_ena_state                                                  ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C1_ena_state                                                  ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C2_ena_state                                                  ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C3_ena_state                                                  ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C4_ena_state                                                  ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state                                           ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state                                              ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg17[0]                                                ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2]                                    ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[0]                                    ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[2]                                     ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[1]                                     ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[0]                                     ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[0]  ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[0] ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[0] ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[1]  ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[1] ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[1] ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[2]  ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[2] ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[2] ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[3]  ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[3] ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[3] ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[4]  ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[4] ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[4] ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[5]  ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[5] ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[5] ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[6]  ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[6] ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[6] ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[7]  ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[7] ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[7] ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|configupdate2_state                                           ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr3|cntr_2kj:auto_generated|counter_reg_bit[4]  ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr3|cntr_2kj:auto_generated|counter_reg_bit[3]  ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr3|cntr_2kj:auto_generated|counter_reg_bit[2]  ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr3|cntr_2kj:auto_generated|counter_reg_bit[1]  ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr3|cntr_2kj:auto_generated|counter_reg_bit[0]  ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reset_state                                                   ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|tmp_seq_ena_state                                             ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_init_state                                           ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state                                      ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_state                                              ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]                                              ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]                                                ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state                                        ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]                                              ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg15[0]                                                ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]                                              ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]                                                ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]                                              ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]                                                ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]                                              ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]                                                ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]                                              ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg11[0]                                                ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]                                              ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg10[0]                                                ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]                                              ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg9[0]                                                 ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data8[0]                                              ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg8[0]                                                 ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data9[0]                                              ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg7[0]                                                 ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]                                             ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg6[0]                                                 ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]                                             ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg5[0]                                                 ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]                                             ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]                                                 ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]                                             ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]                                                 ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]                                             ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg2[0]                                                 ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]                                             ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg1[0]                                                 ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]                                             ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]                                                 ; no                                                               ; yes                                        ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data17[0]                                             ; no                                                               ; yes                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                  ; Reason for Removal                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|empty_dff                                    ; Lost fanout                                                                                                                                  ;
; pll:pll1|counter_type[3]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                       ;
; pll:pll1|read_param_sig                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                       ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[3]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                       ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|read_init_nominal_state                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                       ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|read_init_state                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                       ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|read_first_nominal_state                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                       ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|read_first_state                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                       ;
; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[1]                                                                                                                            ; Lost fanout                                                                                                                                  ;
; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|receiving_data                                                                                                                                  ; Lost fanout                                                                                                                                  ;
; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[2..9]                                                                                                                         ; Lost fanout                                                                                                                                  ;
; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|full_dff                                     ; Lost fanout                                                                                                                                  ;
; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[0..6]                           ; Lost fanout                                                                                                                                  ;
; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|rd_ptr_lsb                                   ; Lost fanout                                                                                                                                  ;
; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|usedw_is_0_dff                               ; Lost fanout                                                                                                                                  ;
; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|usedw_is_1_dff                               ; Lost fanout                                                                                                                                  ;
; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|usedw_is_2_dff                               ; Lost fanout                                                                                                                                  ;
; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0..6]        ; Lost fanout                                                                                                                                  ;
; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0..6] ; Lost fanout                                                                                                                                  ;
; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0..5]    ; Lost fanout                                                                                                                                  ;
; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                                       ; Lost fanout                                                                                                                                  ;
; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[0]                                                                                      ; Lost fanout                                                                                                                                  ;
; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                                       ; Lost fanout                                                                                                                                  ;
; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|all_bits_transmitted                                                                                 ; Lost fanout                                                                                                                                  ;
; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_clock_falling_edge                                                                              ; Lost fanout                                                                                                                                  ;
; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0,3]                                                                                     ; Lost fanout                                                                                                                                  ;
; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[1..8]                                                                                   ; Lost fanout                                                                                                                                  ;
; pll:pll1|counter_param_sig[1,2]                                                                                                                                                                                                                ; Merged with pll:pll1|counter_type[2]                                                                                                         ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[1]                                                                                                               ; Merged with pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2] ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|read_data_state                                                                                                                          ; Merged with pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|read_data_nominal_state    ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|read_last_state                                                                                                                          ; Merged with pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|read_last_nominal_state    ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|read_data_nominal_state                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                       ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|read_last_nominal_state                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                       ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr2|cntr_idj:auto_generated|counter_reg_bit[0..7]                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                  ;
; pll:pll1|state~2                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                  ;
; pll:pll1|state~3                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                  ;
; pll:pll1|state~4                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                  ;
; pll:pll1|state~5                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                  ;
; pll:pll1|state~6                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                  ;
; pll:pll1|state~7                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                  ;
; Total Number of Removed Registers = 86                                                                                                                                                                                                         ;                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                               ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pll:pll1|counter_type[3]                                                                                                                                                                                    ; Stuck at GND              ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[3],                                                                            ;
;                                                                                                                                                                                                             ; due to stuck port data_in ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|read_init_nominal_state,                                                                              ;
;                                                                                                                                                                                                             ;                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|read_init_state,                                                                                      ;
;                                                                                                                                                                                                             ;                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|read_first_state,                                                                                     ;
;                                                                                                                                                                                                             ;                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr2|cntr_idj:auto_generated|counter_reg_bit[7],                                         ;
;                                                                                                                                                                                                             ;                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr2|cntr_idj:auto_generated|counter_reg_bit[6],                                         ;
;                                                                                                                                                                                                             ;                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr2|cntr_idj:auto_generated|counter_reg_bit[5],                                         ;
;                                                                                                                                                                                                             ;                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr2|cntr_idj:auto_generated|counter_reg_bit[4],                                         ;
;                                                                                                                                                                                                             ;                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr2|cntr_idj:auto_generated|counter_reg_bit[3],                                         ;
;                                                                                                                                                                                                             ;                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr2|cntr_idj:auto_generated|counter_reg_bit[2],                                         ;
;                                                                                                                                                                                                             ;                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr2|cntr_idj:auto_generated|counter_reg_bit[1],                                         ;
;                                                                                                                                                                                                             ;                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr2|cntr_idj:auto_generated|counter_reg_bit[0]                                          ;
; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                    ; Lost Fanouts              ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1],                                                   ;
;                                                                                                                                                                                                             ;                           ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3],                                                   ;
;                                                                                                                                                                                                             ;                           ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[5],                                                  ;
;                                                                                                                                                                                                             ;                           ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[7],                                                  ;
;                                                                                                                                                                                                             ;                           ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[8]                                                   ;
; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|empty_dff ; Lost Fanouts              ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|full_dff, ;
;                                                                                                                                                                                                             ;                           ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|all_bits_transmitted                                              ;
; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|read_first_nominal_state                                                                              ; Stuck at GND              ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|read_data_nominal_state,                                                                              ;
;                                                                                                                                                                                                             ; due to stuck port data_in ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|read_last_nominal_state                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|pll:pll1|M[5]                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|pll:pll1|frequency[6]                                                                                                                                    ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top|RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[6]                                       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[0] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top|RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]  ;
; 32:1               ; 53 bits   ; 1113 LEs      ; 848 LEs              ; 265 LEs                ; No         ; |top|Mux19                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                            ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                             ;
; POWER_UP_LEVEL          ; LOW         ; -    ; idle_state                                                                    ;
; POWER_UP_LEVEL          ; LOW         ; -    ; read_data_nominal_state                                                       ;
; POWER_UP_LEVEL          ; LOW         ; -    ; read_data_state                                                               ;
; POWER_UP_LEVEL          ; LOW         ; -    ; read_first_nominal_state                                                      ;
; POWER_UP_LEVEL          ; LOW         ; -    ; read_first_state                                                              ;
; POWER_UP_LEVEL          ; LOW         ; -    ; read_init_nominal_state                                                       ;
; POWER_UP_LEVEL          ; LOW         ; -    ; read_init_state                                                               ;
; POWER_UP_LEVEL          ; LOW         ; -    ; read_last_nominal_state                                                       ;
; POWER_UP_LEVEL          ; LOW         ; -    ; read_last_state                                                               ;
; POWER_UP_LEVEL          ; LOW         ; -    ; reconfig_counter_state                                                        ;
; POWER_UP_LEVEL          ; LOW         ; -    ; reconfig_init_state                                                           ;
; POWER_UP_LEVEL          ; LOW         ; -    ; reconfig_post_state                                                           ;
; POWER_UP_LEVEL          ; LOW         ; -    ; reconfig_seq_data_state                                                       ;
; POWER_UP_LEVEL          ; LOW         ; -    ; reconfig_seq_ena_state                                                        ;
; POWER_UP_LEVEL          ; LOW         ; -    ; reconfig_wait_state                                                           ;
; POWER_UP_LEVEL          ; HIGH        ; -    ; reset_state                                                                   ;
; POWER_UP_LEVEL          ; LOW         ; -    ; write_nominal_state                                                           ;
; POWER_UP_LEVEL          ; LOW         ; -    ; write_data_state                                                              ;
; POWER_UP_LEVEL          ; LOW         ; -    ; write_init_nominal_state                                                      ;
; POWER_UP_LEVEL          ; LOW         ; -    ; write_init_state                                                              ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|altsyncram:altsyncram4|altsyncram_5lv:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll1|reconfig_pll:pll1|altpll:altpll_component ;
+-------------------------------+--------------------------------+--------------------------------+
; Parameter Name                ; Value                          ; Type                           ;
+-------------------------------+--------------------------------+--------------------------------+
; OPERATION_MODE                ; NORMAL                         ; Untyped                        ;
; PLL_TYPE                      ; AUTO                           ; Untyped                        ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=reconfig_pll ; Untyped                        ;
; QUALIFY_CONF_DONE             ; OFF                            ; Untyped                        ;
; COMPENSATE_CLOCK              ; CLK0                           ; Untyped                        ;
; SCAN_CHAIN                    ; LONG                           ; Untyped                        ;
; PRIMARY_CLOCK                 ; INCLK0                         ; Untyped                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000                          ; Signed Integer                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                              ; Untyped                        ;
; GATE_LOCK_SIGNAL              ; NO                             ; Untyped                        ;
; GATE_LOCK_COUNTER             ; 0                              ; Untyped                        ;
; LOCK_HIGH                     ; 1                              ; Untyped                        ;
; LOCK_LOW                      ; 1                              ; Untyped                        ;
; VALID_LOCK_MULTIPLIER         ; 1                              ; Untyped                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                              ; Untyped                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                            ; Untyped                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                            ; Untyped                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                            ; Untyped                        ;
; SKIP_VCO                      ; OFF                            ; Untyped                        ;
; SWITCH_OVER_COUNTER           ; 0                              ; Untyped                        ;
; SWITCH_OVER_TYPE              ; AUTO                           ; Untyped                        ;
; FEEDBACK_SOURCE               ; EXTCLK0                        ; Untyped                        ;
; BANDWIDTH                     ; 0                              ; Untyped                        ;
; BANDWIDTH_TYPE                ; AUTO                           ; Untyped                        ;
; SPREAD_FREQUENCY              ; 0                              ; Untyped                        ;
; DOWN_SPREAD                   ; 0                              ; Untyped                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                            ; Untyped                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                            ; Untyped                        ;
; CLK9_MULTIPLY_BY              ; 0                              ; Untyped                        ;
; CLK8_MULTIPLY_BY              ; 0                              ; Untyped                        ;
; CLK7_MULTIPLY_BY              ; 0                              ; Untyped                        ;
; CLK6_MULTIPLY_BY              ; 0                              ; Untyped                        ;
; CLK5_MULTIPLY_BY              ; 1                              ; Untyped                        ;
; CLK4_MULTIPLY_BY              ; 1                              ; Untyped                        ;
; CLK3_MULTIPLY_BY              ; 1                              ; Untyped                        ;
; CLK2_MULTIPLY_BY              ; 1                              ; Untyped                        ;
; CLK1_MULTIPLY_BY              ; 1                              ; Untyped                        ;
; CLK0_MULTIPLY_BY              ; 1                              ; Untyped                        ;
; CLK9_DIVIDE_BY                ; 0                              ; Untyped                        ;
; CLK8_DIVIDE_BY                ; 0                              ; Untyped                        ;
; CLK7_DIVIDE_BY                ; 0                              ; Untyped                        ;
; CLK6_DIVIDE_BY                ; 0                              ; Untyped                        ;
; CLK5_DIVIDE_BY                ; 1                              ; Untyped                        ;
; CLK4_DIVIDE_BY                ; 1                              ; Untyped                        ;
; CLK3_DIVIDE_BY                ; 1                              ; Untyped                        ;
; CLK2_DIVIDE_BY                ; 1                              ; Untyped                        ;
; CLK1_DIVIDE_BY                ; 1                              ; Untyped                        ;
; CLK0_DIVIDE_BY                ; 1                              ; Untyped                        ;
; CLK9_PHASE_SHIFT              ; 0                              ; Untyped                        ;
; CLK8_PHASE_SHIFT              ; 0                              ; Untyped                        ;
; CLK7_PHASE_SHIFT              ; 0                              ; Untyped                        ;
; CLK6_PHASE_SHIFT              ; 0                              ; Untyped                        ;
; CLK5_PHASE_SHIFT              ; 0                              ; Untyped                        ;
; CLK4_PHASE_SHIFT              ; 0                              ; Untyped                        ;
; CLK3_PHASE_SHIFT              ; 0                              ; Untyped                        ;
; CLK2_PHASE_SHIFT              ; 0                              ; Untyped                        ;
; CLK1_PHASE_SHIFT              ; 0                              ; Untyped                        ;
; CLK0_PHASE_SHIFT              ; 0                              ; Untyped                        ;
; CLK5_TIME_DELAY               ; 0                              ; Untyped                        ;
; CLK4_TIME_DELAY               ; 0                              ; Untyped                        ;
; CLK3_TIME_DELAY               ; 0                              ; Untyped                        ;
; CLK2_TIME_DELAY               ; 0                              ; Untyped                        ;
; CLK1_TIME_DELAY               ; 0                              ; Untyped                        ;
; CLK0_TIME_DELAY               ; 0                              ; Untyped                        ;
; CLK9_DUTY_CYCLE               ; 50                             ; Untyped                        ;
; CLK8_DUTY_CYCLE               ; 50                             ; Untyped                        ;
; CLK7_DUTY_CYCLE               ; 50                             ; Untyped                        ;
; CLK6_DUTY_CYCLE               ; 50                             ; Untyped                        ;
; CLK5_DUTY_CYCLE               ; 50                             ; Untyped                        ;
; CLK4_DUTY_CYCLE               ; 50                             ; Untyped                        ;
; CLK3_DUTY_CYCLE               ; 50                             ; Untyped                        ;
; CLK2_DUTY_CYCLE               ; 50                             ; Untyped                        ;
; CLK1_DUTY_CYCLE               ; 50                             ; Untyped                        ;
; CLK0_DUTY_CYCLE               ; 50                             ; Untyped                        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                        ;
; LOCK_WINDOW_UI                ;  0.05                          ; Untyped                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                         ; Untyped                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                         ; Untyped                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                         ; Untyped                        ;
; DPA_MULTIPLY_BY               ; 0                              ; Untyped                        ;
; DPA_DIVIDE_BY                 ; 1                              ; Untyped                        ;
; DPA_DIVIDER                   ; 0                              ; Untyped                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                              ; Untyped                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                              ; Untyped                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                              ; Untyped                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                              ; Untyped                        ;
; EXTCLK3_DIVIDE_BY             ; 1                              ; Untyped                        ;
; EXTCLK2_DIVIDE_BY             ; 1                              ; Untyped                        ;
; EXTCLK1_DIVIDE_BY             ; 1                              ; Untyped                        ;
; EXTCLK0_DIVIDE_BY             ; 1                              ; Untyped                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                              ; Untyped                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                              ; Untyped                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                              ; Untyped                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                              ; Untyped                        ;
; EXTCLK3_TIME_DELAY            ; 0                              ; Untyped                        ;
; EXTCLK2_TIME_DELAY            ; 0                              ; Untyped                        ;
; EXTCLK1_TIME_DELAY            ; 0                              ; Untyped                        ;
; EXTCLK0_TIME_DELAY            ; 0                              ; Untyped                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                             ; Untyped                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                             ; Untyped                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                             ; Untyped                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                             ; Untyped                        ;
; VCO_MULTIPLY_BY               ; 0                              ; Untyped                        ;
; VCO_DIVIDE_BY                 ; 0                              ; Untyped                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                              ; Untyped                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                              ; Untyped                        ;
; VCO_MIN                       ; 0                              ; Untyped                        ;
; VCO_MAX                       ; 0                              ; Untyped                        ;
; VCO_CENTER                    ; 0                              ; Untyped                        ;
; PFD_MIN                       ; 0                              ; Untyped                        ;
; PFD_MAX                       ; 0                              ; Untyped                        ;
; M_INITIAL                     ; 1                              ; Signed Integer                 ;
; M                             ; 101                            ; Signed Integer                 ;
; N                             ; 5                              ; Signed Integer                 ;
; M2                            ; 1                              ; Untyped                        ;
; N2                            ; 1                              ; Untyped                        ;
; SS                            ; 1                              ; Untyped                        ;
; C0_HIGH                       ; 5                              ; Signed Integer                 ;
; C1_HIGH                       ; 10                             ; Signed Integer                 ;
; C2_HIGH                       ; 10                             ; Signed Integer                 ;
; C3_HIGH                       ; 0                              ; Untyped                        ;
; C4_HIGH                       ; 0                              ; Untyped                        ;
; C5_HIGH                       ; 0                              ; Untyped                        ;
; C6_HIGH                       ; 0                              ; Untyped                        ;
; C7_HIGH                       ; 0                              ; Untyped                        ;
; C8_HIGH                       ; 0                              ; Untyped                        ;
; C9_HIGH                       ; 0                              ; Untyped                        ;
; C0_LOW                        ; 5                              ; Signed Integer                 ;
; C1_LOW                        ; 10                             ; Signed Integer                 ;
; C2_LOW                        ; 10                             ; Signed Integer                 ;
; C3_LOW                        ; 0                              ; Untyped                        ;
; C4_LOW                        ; 0                              ; Untyped                        ;
; C5_LOW                        ; 0                              ; Untyped                        ;
; C6_LOW                        ; 0                              ; Untyped                        ;
; C7_LOW                        ; 0                              ; Untyped                        ;
; C8_LOW                        ; 0                              ; Untyped                        ;
; C9_LOW                        ; 0                              ; Untyped                        ;
; C0_INITIAL                    ; 1                              ; Signed Integer                 ;
; C1_INITIAL                    ; 1                              ; Signed Integer                 ;
; C2_INITIAL                    ; 11                             ; Signed Integer                 ;
; C3_INITIAL                    ; 0                              ; Untyped                        ;
; C4_INITIAL                    ; 0                              ; Untyped                        ;
; C5_INITIAL                    ; 0                              ; Untyped                        ;
; C6_INITIAL                    ; 0                              ; Untyped                        ;
; C7_INITIAL                    ; 0                              ; Untyped                        ;
; C8_INITIAL                    ; 0                              ; Untyped                        ;
; C9_INITIAL                    ; 0                              ; Untyped                        ;
; C0_MODE                       ; even                           ; Untyped                        ;
; C1_MODE                       ; even                           ; Untyped                        ;
; C2_MODE                       ; even                           ; Untyped                        ;
; C3_MODE                       ; BYPASS                         ; Untyped                        ;
; C4_MODE                       ; BYPASS                         ; Untyped                        ;
; C5_MODE                       ; BYPASS                         ; Untyped                        ;
; C6_MODE                       ; BYPASS                         ; Untyped                        ;
; C7_MODE                       ; BYPASS                         ; Untyped                        ;
; C8_MODE                       ; BYPASS                         ; Untyped                        ;
; C9_MODE                       ; BYPASS                         ; Untyped                        ;
; C0_PH                         ; 0                              ; Signed Integer                 ;
; C1_PH                         ; 0                              ; Signed Integer                 ;
; C2_PH                         ; 0                              ; Signed Integer                 ;
; C3_PH                         ; 0                              ; Untyped                        ;
; C4_PH                         ; 0                              ; Untyped                        ;
; C5_PH                         ; 0                              ; Untyped                        ;
; C6_PH                         ; 0                              ; Untyped                        ;
; C7_PH                         ; 0                              ; Untyped                        ;
; C8_PH                         ; 0                              ; Untyped                        ;
; C9_PH                         ; 0                              ; Untyped                        ;
; L0_HIGH                       ; 1                              ; Untyped                        ;
; L1_HIGH                       ; 1                              ; Untyped                        ;
; G0_HIGH                       ; 1                              ; Untyped                        ;
; G1_HIGH                       ; 1                              ; Untyped                        ;
; G2_HIGH                       ; 1                              ; Untyped                        ;
; G3_HIGH                       ; 1                              ; Untyped                        ;
; E0_HIGH                       ; 1                              ; Untyped                        ;
; E1_HIGH                       ; 1                              ; Untyped                        ;
; E2_HIGH                       ; 1                              ; Untyped                        ;
; E3_HIGH                       ; 1                              ; Untyped                        ;
; L0_LOW                        ; 1                              ; Untyped                        ;
; L1_LOW                        ; 1                              ; Untyped                        ;
; G0_LOW                        ; 1                              ; Untyped                        ;
; G1_LOW                        ; 1                              ; Untyped                        ;
; G2_LOW                        ; 1                              ; Untyped                        ;
; G3_LOW                        ; 1                              ; Untyped                        ;
; E0_LOW                        ; 1                              ; Untyped                        ;
; E1_LOW                        ; 1                              ; Untyped                        ;
; E2_LOW                        ; 1                              ; Untyped                        ;
; E3_LOW                        ; 1                              ; Untyped                        ;
; L0_INITIAL                    ; 1                              ; Untyped                        ;
; L1_INITIAL                    ; 1                              ; Untyped                        ;
; G0_INITIAL                    ; 1                              ; Untyped                        ;
; G1_INITIAL                    ; 1                              ; Untyped                        ;
; G2_INITIAL                    ; 1                              ; Untyped                        ;
; G3_INITIAL                    ; 1                              ; Untyped                        ;
; E0_INITIAL                    ; 1                              ; Untyped                        ;
; E1_INITIAL                    ; 1                              ; Untyped                        ;
; E2_INITIAL                    ; 1                              ; Untyped                        ;
; E3_INITIAL                    ; 1                              ; Untyped                        ;
; L0_MODE                       ; BYPASS                         ; Untyped                        ;
; L1_MODE                       ; BYPASS                         ; Untyped                        ;
; G0_MODE                       ; BYPASS                         ; Untyped                        ;
; G1_MODE                       ; BYPASS                         ; Untyped                        ;
; G2_MODE                       ; BYPASS                         ; Untyped                        ;
; G3_MODE                       ; BYPASS                         ; Untyped                        ;
; E0_MODE                       ; BYPASS                         ; Untyped                        ;
; E1_MODE                       ; BYPASS                         ; Untyped                        ;
; E2_MODE                       ; BYPASS                         ; Untyped                        ;
; E3_MODE                       ; BYPASS                         ; Untyped                        ;
; L0_PH                         ; 0                              ; Untyped                        ;
; L1_PH                         ; 0                              ; Untyped                        ;
; G0_PH                         ; 0                              ; Untyped                        ;
; G1_PH                         ; 0                              ; Untyped                        ;
; G2_PH                         ; 0                              ; Untyped                        ;
; G3_PH                         ; 0                              ; Untyped                        ;
; E0_PH                         ; 0                              ; Untyped                        ;
; E1_PH                         ; 0                              ; Untyped                        ;
; E2_PH                         ; 0                              ; Untyped                        ;
; E3_PH                         ; 0                              ; Untyped                        ;
; M_PH                          ; 0                              ; Signed Integer                 ;
; C1_USE_CASC_IN                ; OFF                            ; Untyped                        ;
; C2_USE_CASC_IN                ; OFF                            ; Untyped                        ;
; C3_USE_CASC_IN                ; OFF                            ; Untyped                        ;
; C4_USE_CASC_IN                ; OFF                            ; Untyped                        ;
; C5_USE_CASC_IN                ; OFF                            ; Untyped                        ;
; C6_USE_CASC_IN                ; OFF                            ; Untyped                        ;
; C7_USE_CASC_IN                ; OFF                            ; Untyped                        ;
; C8_USE_CASC_IN                ; OFF                            ; Untyped                        ;
; C9_USE_CASC_IN                ; OFF                            ; Untyped                        ;
; CLK0_COUNTER                  ; c0                             ; Untyped                        ;
; CLK1_COUNTER                  ; c1                             ; Untyped                        ;
; CLK2_COUNTER                  ; c2                             ; Untyped                        ;
; CLK3_COUNTER                  ; G0                             ; Untyped                        ;
; CLK4_COUNTER                  ; G0                             ; Untyped                        ;
; CLK5_COUNTER                  ; G0                             ; Untyped                        ;
; CLK6_COUNTER                  ; E0                             ; Untyped                        ;
; CLK7_COUNTER                  ; E1                             ; Untyped                        ;
; CLK8_COUNTER                  ; E2                             ; Untyped                        ;
; CLK9_COUNTER                  ; E3                             ; Untyped                        ;
; L0_TIME_DELAY                 ; 0                              ; Untyped                        ;
; L1_TIME_DELAY                 ; 0                              ; Untyped                        ;
; G0_TIME_DELAY                 ; 0                              ; Untyped                        ;
; G1_TIME_DELAY                 ; 0                              ; Untyped                        ;
; G2_TIME_DELAY                 ; 0                              ; Untyped                        ;
; G3_TIME_DELAY                 ; 0                              ; Untyped                        ;
; E0_TIME_DELAY                 ; 0                              ; Untyped                        ;
; E1_TIME_DELAY                 ; 0                              ; Untyped                        ;
; E2_TIME_DELAY                 ; 0                              ; Untyped                        ;
; E3_TIME_DELAY                 ; 0                              ; Untyped                        ;
; M_TIME_DELAY                  ; 0                              ; Untyped                        ;
; N_TIME_DELAY                  ; 0                              ; Untyped                        ;
; EXTCLK3_COUNTER               ; E3                             ; Untyped                        ;
; EXTCLK2_COUNTER               ; E2                             ; Untyped                        ;
; EXTCLK1_COUNTER               ; E1                             ; Untyped                        ;
; EXTCLK0_COUNTER               ; E0                             ; Untyped                        ;
; ENABLE0_COUNTER               ; L0                             ; Untyped                        ;
; ENABLE1_COUNTER               ; L0                             ; Untyped                        ;
; CHARGE_PUMP_CURRENT           ; 2                              ; Untyped                        ;
; LOOP_FILTER_R                 ;  1.000000                      ; Untyped                        ;
; LOOP_FILTER_C                 ; 5                              ; Untyped                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 1                              ; Signed Integer                 ;
; LOOP_FILTER_R_BITS            ; 19                             ; Signed Integer                 ;
; LOOP_FILTER_C_BITS            ; 0                              ; Signed Integer                 ;
; VCO_POST_SCALE                ; 1                              ; Signed Integer                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                              ; Untyped                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                              ; Untyped                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                              ; Untyped                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                   ; Untyped                        ;
; PORT_CLKENA0                  ; PORT_UNUSED                    ; Untyped                        ;
; PORT_CLKENA1                  ; PORT_UNUSED                    ; Untyped                        ;
; PORT_CLKENA2                  ; PORT_UNUSED                    ; Untyped                        ;
; PORT_CLKENA3                  ; PORT_UNUSED                    ; Untyped                        ;
; PORT_CLKENA4                  ; PORT_UNUSED                    ; Untyped                        ;
; PORT_CLKENA5                  ; PORT_UNUSED                    ; Untyped                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY              ; Untyped                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY              ; Untyped                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY              ; Untyped                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY              ; Untyped                        ;
; PORT_EXTCLK0                  ; PORT_UNUSED                    ; Untyped                        ;
; PORT_EXTCLK1                  ; PORT_UNUSED                    ; Untyped                        ;
; PORT_EXTCLK2                  ; PORT_UNUSED                    ; Untyped                        ;
; PORT_EXTCLK3                  ; PORT_UNUSED                    ; Untyped                        ;
; PORT_CLKBAD0                  ; PORT_UNUSED                    ; Untyped                        ;
; PORT_CLKBAD1                  ; PORT_UNUSED                    ; Untyped                        ;
; PORT_CLK0                     ; PORT_USED                      ; Untyped                        ;
; PORT_CLK1                     ; PORT_USED                      ; Untyped                        ;
; PORT_CLK2                     ; PORT_USED                      ; Untyped                        ;
; PORT_CLK3                     ; PORT_UNUSED                    ; Untyped                        ;
; PORT_CLK4                     ; PORT_UNUSED                    ; Untyped                        ;
; PORT_CLK5                     ; PORT_UNUSED                    ; Untyped                        ;
; PORT_CLK6                     ; PORT_UNUSED                    ; Untyped                        ;
; PORT_CLK7                     ; PORT_UNUSED                    ; Untyped                        ;
; PORT_CLK8                     ; PORT_UNUSED                    ; Untyped                        ;
; PORT_CLK9                     ; PORT_UNUSED                    ; Untyped                        ;
; PORT_SCANDATA                 ; PORT_USED                      ; Untyped                        ;
; PORT_SCANDATAOUT              ; PORT_USED                      ; Untyped                        ;
; PORT_SCANDONE                 ; PORT_USED                      ; Untyped                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY              ; Untyped                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY              ; Untyped                        ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                    ; Untyped                        ;
; PORT_CLKLOSS                  ; PORT_UNUSED                    ; Untyped                        ;
; PORT_INCLK1                   ; PORT_UNUSED                    ; Untyped                        ;
; PORT_INCLK0                   ; PORT_USED                      ; Untyped                        ;
; PORT_FBIN                     ; PORT_UNUSED                    ; Untyped                        ;
; PORT_PLLENA                   ; PORT_UNUSED                    ; Untyped                        ;
; PORT_CLKSWITCH                ; PORT_UNUSED                    ; Untyped                        ;
; PORT_ARESET                   ; PORT_USED                      ; Untyped                        ;
; PORT_PFDENA                   ; PORT_UNUSED                    ; Untyped                        ;
; PORT_SCANCLK                  ; PORT_USED                      ; Untyped                        ;
; PORT_SCANACLR                 ; PORT_UNUSED                    ; Untyped                        ;
; PORT_SCANREAD                 ; PORT_UNUSED                    ; Untyped                        ;
; PORT_SCANWRITE                ; PORT_UNUSED                    ; Untyped                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY              ; Untyped                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY              ; Untyped                        ;
; PORT_LOCKED                   ; PORT_USED                      ; Untyped                        ;
; PORT_CONFIGUPDATE             ; PORT_USED                      ; Untyped                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY              ; Untyped                        ;
; PORT_PHASEDONE                ; PORT_UNUSED                    ; Untyped                        ;
; PORT_PHASESTEP                ; PORT_UNUSED                    ; Untyped                        ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                    ; Untyped                        ;
; PORT_SCANCLKENA               ; PORT_USED                      ; Untyped                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                    ; Untyped                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY              ; Untyped                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY              ; Untyped                        ;
; M_TEST_SOURCE                 ; 5                              ; Untyped                        ;
; C0_TEST_SOURCE                ; 5                              ; Untyped                        ;
; C1_TEST_SOURCE                ; 5                              ; Untyped                        ;
; C2_TEST_SOURCE                ; 5                              ; Untyped                        ;
; C3_TEST_SOURCE                ; 5                              ; Untyped                        ;
; C4_TEST_SOURCE                ; 5                              ; Untyped                        ;
; C5_TEST_SOURCE                ; 5                              ; Untyped                        ;
; C6_TEST_SOURCE                ; 5                              ; Untyped                        ;
; C7_TEST_SOURCE                ; 5                              ; Untyped                        ;
; C8_TEST_SOURCE                ; 5                              ; Untyped                        ;
; C9_TEST_SOURCE                ; 5                              ; Untyped                        ;
; CBXI_PARAMETER                ; reconfig_pll_altpll            ; Untyped                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO                           ; Untyped                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                              ; Untyped                        ;
; WIDTH_CLOCK                   ; 5                              ; Signed Integer                 ;
; WIDTH_PHASECOUNTERSELECT      ; 4                              ; Untyped                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF                            ; Untyped                        ;
; DEVICE_FAMILY                 ; Cyclone IV E                   ; Untyped                        ;
; SCAN_CHAIN_MIF_FILE           ; reconfig_pll.mif               ; Untyped                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                            ; Untyped                        ;
; AUTO_CARRY_CHAINS             ; ON                             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS          ; OFF                            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS           ; ON                             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF                            ; IGNORE_CASCADE                 ;
+-------------------------------+--------------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|altsyncram:altsyncram4 ;
+------------------------------------+-------------------------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                               ; Type                                                                                           ;
+------------------------------------+-------------------------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped                                                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT                         ; Untyped                                                                                        ;
; WIDTH_A                            ; 1                                   ; Signed Integer                                                                                 ;
; WIDTHAD_A                          ; 8                                   ; Signed Integer                                                                                 ;
; NUMWORDS_A                         ; 144                                 ; Signed Integer                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                        ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped                                                                                        ;
; WIDTH_B                            ; 1                                   ; Untyped                                                                                        ;
; WIDTHAD_B                          ; 1                                   ; Untyped                                                                                        ;
; NUMWORDS_B                         ; 1                                   ; Untyped                                                                                        ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1                              ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                                   ; Signed Integer                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                                ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                                   ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped                                                                                        ;
; INIT_FILE                          ; /home/meijersj/PLL/reconfig_pll.mif ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                                   ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                              ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                              ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                               ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                               ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E                        ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_5lv                      ; Untyped                                                                                        ;
+------------------------------------+-------------------------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_add_sub:add_sub5 ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                            ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                                                  ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                         ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                         ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                         ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                         ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                         ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                         ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                         ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                         ;
; STYLE                  ; FAST         ; Untyped                                                                                                                         ;
; CBXI_PARAMETER         ; add_sub_qqa  ; Untyped                                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                  ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_add_sub:add_sub6 ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                            ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 8            ; Signed Integer                                                                                                                  ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                         ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                         ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                         ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                         ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                         ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                         ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                         ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                         ;
; STYLE                  ; FAST         ; Untyped                                                                                                                         ;
; CBXI_PARAMETER         ; add_sub_t9a  ; Untyped                                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                  ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_compare:cmpr7 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                         ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8            ; Signed Integer                                                                                                               ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                                                                      ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                      ;
; CHAIN_SIZE             ; 8            ; Untyped                                                                                                                      ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                      ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                           ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                      ;
; CBXI_PARAMETER         ; cmpr_6pd     ; Untyped                                                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                               ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr1 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                         ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                               ;
; LPM_WIDTH              ; 8            ; Signed Integer                                                                                                               ;
; LPM_DIRECTION          ; DOWN         ; Untyped                                                                                                                      ;
; LPM_MODULUS            ; 144          ; Signed Integer                                                                                                               ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                                                      ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                                                      ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                           ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                                                           ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                                                                      ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                                                                      ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                                                                      ;
; CBXI_PARAMETER         ; cntr_c1l     ; Untyped                                                                                                                      ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr12 ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                          ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                ;
; LPM_WIDTH              ; 8            ; Signed Integer                                                                                                                ;
; LPM_DIRECTION          ; DOWN         ; Untyped                                                                                                                       ;
; LPM_MODULUS            ; 144          ; Signed Integer                                                                                                                ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                                                       ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                                                       ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                       ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                       ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                            ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                                                            ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                                                                       ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                                                                       ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                                                                       ;
; CBXI_PARAMETER         ; cntr_c1l     ; Untyped                                                                                                                       ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr13 ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                          ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                ;
; LPM_WIDTH              ; 6            ; Signed Integer                                                                                                                ;
; LPM_DIRECTION          ; DOWN         ; Untyped                                                                                                                       ;
; LPM_MODULUS            ; 0            ; Untyped                                                                                                                       ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                                                       ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                                                       ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                       ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                       ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                            ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                                                            ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                                                                       ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                                                                       ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                                                                       ;
; CBXI_PARAMETER         ; cntr_3kj     ; Untyped                                                                                                                       ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14 ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                          ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                ;
; LPM_WIDTH              ; 5            ; Signed Integer                                                                                                                ;
; LPM_DIRECTION          ; DOWN         ; Untyped                                                                                                                       ;
; LPM_MODULUS            ; 0            ; Untyped                                                                                                                       ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                                                       ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                                                       ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                       ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                       ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                            ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                                                            ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                                                                       ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                                                                       ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                                                                       ;
; CBXI_PARAMETER         ; cntr_2kj     ; Untyped                                                                                                                       ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr15 ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                          ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                ;
; LPM_WIDTH              ; 8            ; Signed Integer                                                                                                                ;
; LPM_DIRECTION          ; DOWN         ; Untyped                                                                                                                       ;
; LPM_MODULUS            ; 144          ; Signed Integer                                                                                                                ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                                                       ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                                                       ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                       ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                       ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                            ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                                                            ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                                                                       ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                                                                       ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                                                                       ;
; CBXI_PARAMETER         ; cntr_c1l     ; Untyped                                                                                                                       ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr2 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                         ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                               ;
; LPM_WIDTH              ; 8            ; Signed Integer                                                                                                               ;
; LPM_DIRECTION          ; UP           ; Untyped                                                                                                                      ;
; LPM_MODULUS            ; 0            ; Untyped                                                                                                                      ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                                                      ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                                                      ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                           ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                                                           ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                                                                      ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                                                                      ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                                                                      ;
; CBXI_PARAMETER         ; cntr_idj     ; Untyped                                                                                                                      ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr3 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                         ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                               ;
; LPM_WIDTH              ; 5            ; Signed Integer                                                                                                               ;
; LPM_DIRECTION          ; DOWN         ; Untyped                                                                                                                      ;
; LPM_MODULUS            ; 0            ; Untyped                                                                                                                      ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                                                      ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                                                      ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                           ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                                                           ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                                                                      ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                                                                      ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                                                                      ;
; CBXI_PARAMETER         ; cntr_2kj     ; Untyped                                                                                                                      ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_decode:decode11 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                           ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 3            ; Signed Integer                                                                                                                 ;
; LPM_DECODES            ; 5            ; Signed Integer                                                                                                                 ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                        ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                        ;
; CBXI_PARAMETER         ; decode_bbf   ; Untyped                                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RS232UART:UART|RS232UART_rs232_0:rs232_0 ;
+----------------------+-------+--------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                   ;
+----------------------+-------+--------------------------------------------------------+
; CW                   ; 9     ; Signed Integer                                         ;
; BAUD_TICK_COUNT      ; 434   ; Signed Integer                                         ;
; HALF_BAUD_TICK_COUNT ; 217   ; Signed Integer                                         ;
; TDW                  ; 10    ; Signed Integer                                         ;
; DW                   ; 8     ; Signed Integer                                         ;
; ODD_PARITY           ; 0     ; Unsigned Binary                                        ;
+----------------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                         ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------+
; CW                   ; 9     ; Signed Integer                                                                                               ;
; BAUD_TICK_COUNT      ; 434   ; Signed Integer                                                                                               ;
; HALF_BAUD_TICK_COUNT ; 217   ; Signed Integer                                                                                               ;
; TDW                  ; 10    ; Signed Integer                                                                                               ;
; DW                   ; 7     ; Signed Integer                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; CW                   ; 9     ; Signed Integer                                                                                                                                          ;
; BAUD_TICK_COUNT      ; 434   ; Signed Integer                                                                                                                                          ;
; HALF_BAUD_TICK_COUNT ; 217   ; Signed Integer                                                                                                                                          ;
; TDW                  ; 10    ; Signed Integer                                                                                                                                          ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 7     ; Signed Integer                                                                                                                                       ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                       ;
; AW             ; 6     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                  ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                        ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                                        ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                        ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                        ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                               ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_a341  ; Untyped                                                                                                                                               ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                       ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------+
; CW                   ; 9     ; Signed Integer                                                                                             ;
; BAUD_TICK_COUNT      ; 434   ; Signed Integer                                                                                             ;
; HALF_BAUD_TICK_COUNT ; 217   ; Signed Integer                                                                                             ;
; TDW                  ; 10    ; Signed Integer                                                                                             ;
; DW                   ; 7     ; Signed Integer                                                                                             ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                   ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; CW                   ; 9     ; Signed Integer                                                                                                                                         ;
; BAUD_TICK_COUNT      ; 434   ; Signed Integer                                                                                                                                         ;
; HALF_BAUD_TICK_COUNT ; 217   ; Signed Integer                                                                                                                                         ;
; TDW                  ; 10    ; Signed Integer                                                                                                                                         ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 7     ; Signed Integer                                                                                                                                      ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                      ;
; AW             ; 6     ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                 ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                       ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                                       ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                       ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                       ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                              ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                              ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                              ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                              ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                              ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                              ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                              ;
; CBXI_PARAMETER          ; scfifo_a341  ; Untyped                                                                                                                                              ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                              ;
+-------------------------------------------------+-----------------------+-----------+----------------------------------+
; File                                            ; Location              ; Library   ; Checksum                         ;
+-------------------------------------------------+-----------------------+-----------+----------------------------------+
; RS232UART.v                                     ; Project Directory     ; RS232UART ; 538e7b67e69b99aec4b7158c868f13f1 ;
; RS232UART_rs232_0.v                             ; Project Directory     ; work      ; b29f97b1bd83a5de6804d2afbbe0443a ;
; altera_up_rs232_counters.v                      ; Project Directory     ; work      ; 2cb7dc19115e830165fc81565426c313 ;
; altera_up_rs232_in_deserializer.v               ; Project Directory     ; work      ; c23174b12ec633da2e1212bcb7fd04ca ;
; altera_up_rs232_out_serializer.v                ; Project Directory     ; work      ; 18f4a1dabfd79e0ca5b4a51ec917b09a ;
; altera_up_sync_fifo.v                           ; Project Directory     ; work      ; 65b5ce0e6fe91c00a2fba6abef9c25bf ;
; db/a_dpfifo_tq31.tdf                            ; Project Directory     ; work      ; 61c5464705f4cbff00440c836008a738 ;
; db/add_sub_qqa.tdf                              ; Project Directory     ; work      ; 2bde984e724d112c58b29003c7c746cf ;
; db/add_sub_t9a.tdf                              ; Project Directory     ; work      ; 761027841cff2c4261467ddba304e19e ;
; db/altsyncram_5lv.tdf                           ; Project Directory     ; work      ; c384f35a87b15a89745d0c07272db596 ;
; db/altsyncram_dqb1.tdf                          ; Project Directory     ; work      ; 64264a20b16d9079de9f248a92f04641 ;
; db/cmpr_6pd.tdf                                 ; Project Directory     ; work      ; dbb77f57b0792745952230b883a23e71 ;
; db/cmpr_ks8.tdf                                 ; Project Directory     ; work      ; 58b8cb5b6fcd604be2afbd3c005ab86f ;
; db/cntr_0ab.tdf                                 ; Project Directory     ; work      ; d4d62d93fda23c526e9bf2d818937c21 ;
; db/cntr_2kj.tdf                                 ; Project Directory     ; work      ; a09f26de778c9cabd94feff70b25ce2b ;
; db/cntr_3kj.tdf                                 ; Project Directory     ; work      ; 0744d4b158fce958e0ea04f3c13ca2f4 ;
; db/cntr_c1l.tdf                                 ; Project Directory     ; work      ; cec13b61e1d81c471cba892f0c6c2e8f ;
; db/cntr_ca7.tdf                                 ; Project Directory     ; work      ; 96535c9a9e2945f90f2cc9319c861c1e ;
; db/cntr_idj.tdf                                 ; Project Directory     ; work      ; a3809b86911afe36e0447c27446d8a5a ;
; db/cntr_v9b.tdf                                 ; Project Directory     ; work      ; 2b3b3e00a1a90030f4417eb08a7e1d29 ;
; db/decode_bbf.tdf                               ; Project Directory     ; work      ; 029d022c7a3a9d372730c859d8037684 ;
; db/reconfig_pll_altpll.v                        ; Project Directory     ; work      ; 7df109128f703c77d09cdad3eb3da3ab ;
; db/scfifo_a341.tdf                              ; Project Directory     ; work      ; 79b7f4c575a04f80c5b89eda818a8a29 ;
; pll.v                                           ; Project Directory     ; work      ; abe20e696822d257fde17fcd40d0f4e0 ;
; pll_reconfig.v                                  ; Project Directory     ; work      ; 77f2cdf1af6b5242df9701ea2cd6555c ;
; reconfig_pll.v                                  ; Project Directory     ; work      ; 08e407d71ff3a74f05795043a263a6b7 ;
; top.v                                           ; Project Directory     ; work      ; d567d5c992c8f95fe12542619fdc3487 ;
; libraries/megafunctions/a_dpfifo.inc            ; Quartus Prime Install ; work      ; 0748303753a041187a5d4113b5f62acf ;
; libraries/megafunctions/a_f2fifo.inc            ; Quartus Prime Install ; work      ; 9bc132bd4e9e2ef10fb96303f6a7420f ;
; libraries/megafunctions/a_fffifo.inc            ; Quartus Prime Install ; work      ; ebf62e69b8fb10b5db33a57861298d55 ;
; libraries/megafunctions/a_i2fifo.inc            ; Quartus Prime Install ; work      ; ca5bb76c5a051df22b24c8b01cbcc918 ;
; libraries/megafunctions/a_rdenreg.inc           ; Quartus Prime Install ; work      ; 60d2293400bc3c24acb0a137b4849830 ;
; libraries/megafunctions/a_regfifo.inc           ; Quartus Prime Install ; work      ; af0e6b0fc54c15224ce61beaea9e71dc ;
; libraries/megafunctions/addcore.inc             ; Quartus Prime Install ; work      ; ff795e21e4847824c03218724f1a1252 ;
; libraries/megafunctions/aglobal151.inc          ; Quartus Prime Install ; work      ; 6487dc11726724597188295b0ef537f0 ;
; libraries/megafunctions/alt_counter_stratix.inc ; Quartus Prime Install ; work      ; 2251b94d26afaa53635df1aff6b6e7be ;
; libraries/megafunctions/alt_stratix_add_sub.inc ; Quartus Prime Install ; work      ; c08f604aef0ba5b4f1f5540e565113c6 ;
; libraries/megafunctions/altdpram.inc            ; Quartus Prime Install ; work      ; ef8da121368208b56cc93fbf1bd671b8 ;
; libraries/megafunctions/altpll.tdf              ; Quartus Prime Install ; work      ; 57b59407ce194f432c81803427b782a5 ;
; libraries/megafunctions/altram.inc              ; Quartus Prime Install ; work      ; e66a83eccf67170bed97c99d891ad085 ;
; libraries/megafunctions/altrom.inc              ; Quartus Prime Install ; work      ; d4e3a69a331d3a99d3281790d99a1ebd ;
; libraries/megafunctions/altshift.inc            ; Quartus Prime Install ; work      ; 70fa13aee7d6d160ef20b20de328130a ;
; libraries/megafunctions/altsyncram.tdf          ; Quartus Prime Install ; work      ; e6265526fa502a8b616c94a12acfb3f7 ;
; libraries/megafunctions/bypassff.inc            ; Quartus Prime Install ; work      ; 8e8df160d449a63ec15dc86ecf2b373f ;
; libraries/megafunctions/cmpconst.inc            ; Quartus Prime Install ; work      ; e6187454076808138e6fc0b49ff80760 ;
; libraries/megafunctions/comptree.inc            ; Quartus Prime Install ; work      ; da21447b8e66c26bd34c85b6cdda8169 ;
; libraries/megafunctions/cycloneii_pll.inc       ; Quartus Prime Install ; work      ; 39a0d9d1237d1d0b39c8480c3f9faffc ;
; libraries/megafunctions/declut.inc              ; Quartus Prime Install ; work      ; b1d5939399e5c04dfe1d209af8cc0490 ;
; libraries/megafunctions/dffeea.inc              ; Quartus Prime Install ; work      ; 55d29d200f7e852c37746bec4e2495ec ;
; libraries/megafunctions/look_add.inc            ; Quartus Prime Install ; work      ; ab9f577d30c50ef3166fab06c1c32c4a ;
; libraries/megafunctions/lpm_add_sub.inc         ; Quartus Prime Install ; work      ; 7d9a330dd309f13aa690c3d0edd88351 ;
; libraries/megafunctions/lpm_add_sub.tdf         ; Quartus Prime Install ; work      ; 40bafde74b4e7fb8392d0eb945f1dae3 ;
; libraries/megafunctions/lpm_compare.inc         ; Quartus Prime Install ; work      ; aec4ea1b78f4cda1c3effe18f1abbf63 ;
; libraries/megafunctions/lpm_compare.tdf         ; Quartus Prime Install ; work      ; e2038d14e52a81176a30ebdff813e78a ;
; libraries/megafunctions/lpm_constant.inc        ; Quartus Prime Install ; work      ; dcde044eee59335c1e2fe75d574f9646 ;
; libraries/megafunctions/lpm_counter.inc         ; Quartus Prime Install ; work      ; 7f888b1305ddf66f00653c044cb18ac5 ;
; libraries/megafunctions/lpm_counter.tdf         ; Quartus Prime Install ; work      ; b376d397a53d921fe3140b80685611e0 ;
; libraries/megafunctions/lpm_decode.inc          ; Quartus Prime Install ; work      ; 0bd0e20f5e001c1bd360461dceb53d48 ;
; libraries/megafunctions/lpm_decode.tdf          ; Quartus Prime Install ; work      ; b84d2c329d977a2bff1ec03db0a826e2 ;
; libraries/megafunctions/lpm_mux.inc             ; Quartus Prime Install ; work      ; c22bfd353214c01495b560fc34e47d79 ;
; libraries/megafunctions/scfifo.tdf              ; Quartus Prime Install ; work      ; 96d38d0dd730713db25ed6a7314b31af ;
; libraries/megafunctions/stratix_pll.inc         ; Quartus Prime Install ; work      ; 5f8211898149ceae8264a0ea5036254f ;
; libraries/megafunctions/stratix_ram_block.inc   ; Quartus Prime Install ; work      ; 2263a3bdfffeb150af0977ee13902f70 ;
; libraries/megafunctions/stratixii_pll.inc       ; Quartus Prime Install ; work      ; 6d1985e16ab5f59a1fd6b0ae20978a4e ;
; ../../../../meijersj/PLL/reconfig_pll.mif       ; Quartus Prime Install ; work      ;                                  ;
+-------------------------------------------------+-----------------------+-----------+----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+------------------------------------+----------------+
; Type                               ; Count          ;
+------------------------------------+----------------+
; blackbox                           ; 24             ;
;     ram_top:memories[0].ram_top_i  ; 1              ;
;     ram_top:memories[10].ram_top_i ; 1              ;
;     ram_top:memories[11].ram_top_i ; 1              ;
;     ram_top:memories[12].ram_top_i ; 1              ;
;     ram_top:memories[13].ram_top_i ; 1              ;
;     ram_top:memories[14].ram_top_i ; 1              ;
;     ram_top:memories[15].ram_top_i ; 1              ;
;     ram_top:memories[16].ram_top_i ; 1              ;
;     ram_top:memories[17].ram_top_i ; 1              ;
;     ram_top:memories[18].ram_top_i ; 1              ;
;     ram_top:memories[19].ram_top_i ; 1              ;
;     ram_top:memories[1].ram_top_i  ; 1              ;
;     ram_top:memories[20].ram_top_i ; 1              ;
;     ram_top:memories[21].ram_top_i ; 1              ;
;     ram_top:memories[22].ram_top_i ; 1              ;
;     ram_top:memories[23].ram_top_i ; 1              ;
;     ram_top:memories[2].ram_top_i  ; 1              ;
;     ram_top:memories[3].ram_top_i  ; 1              ;
;     ram_top:memories[4].ram_top_i  ; 1              ;
;     ram_top:memories[5].ram_top_i  ; 1              ;
;     ram_top:memories[6].ram_top_i  ; 1              ;
;     ram_top:memories[7].ram_top_i  ; 1              ;
;     ram_top:memories[8].ram_top_i  ; 1              ;
;     ram_top:memories[9].ram_top_i  ; 1              ;
; boundary_port                      ; 93             ;
; cycloneiii_ff                      ; 250            ;
;     CLR                            ; 31             ;
;     ENA                            ; 7              ;
;     ENA CLR                        ; 23             ;
;     ENA SLD                        ; 67             ;
;     SCLR                           ; 31             ;
;     SLD                            ; 2              ;
;     plain                          ; 89             ;
; cycloneiii_lcell_comb              ; 1265           ;
;     arith                          ; 92             ;
;         1 data inputs              ; 6              ;
;         2 data inputs              ; 79             ;
;         3 data inputs              ; 7              ;
;     normal                         ; 1173           ;
;         0 data inputs              ; 4              ;
;         1 data inputs              ; 14             ;
;         2 data inputs              ; 50             ;
;         3 data inputs              ; 115            ;
;         4 data inputs              ; 990            ;
; cycloneiii_pll                     ; 1              ;
; cycloneiii_ram_block               ; 9              ;
;                                    ;                ;
; Max LUT depth                      ; 9.00           ;
; Average LUT depth                  ; 4.78           ;
+------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "ram_top:memories_0__ram_top_i" Resource Utilization by Entity                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                          ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                               ; 303 (0)           ; 185 (0)      ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top                                                                                                                                                         ; work         ;
;    |ram_top:memories[0].ram_top_i|                 ; 303 (217)         ; 185 (97)     ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[0].ram_top_i                                                                                                                           ; work         ;
;       |RAM_Controller:RAM_Controller1|             ; 54 (16)           ; 88 (32)      ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1                                                                                            ; work         ;
;          |RAM:RAM1|                                ; 0 (0)             ; 24 (24)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1                                                                                   ; work         ;
;             |ram_1_port:the_ram|                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram                                                                ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component                                ; work         ;
;                   |altsyncram_ttj1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated ; work         ;
;          |altshift_taps:even_add_1_rtl_0|          ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0                                                             ; work         ;
;             |shift_taps_96m:auto_generated|        ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated                               ; work         ;
;                |altsyncram_md81:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2   ; work         ;
;                |cntr_6pf:cntr1|                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                ; work         ;
;          |altshift_taps:odd_add_1_rtl_0|           ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0                                                              ; work         ;
;             |shift_taps_96m:auto_generated|        ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated                                ; work         ;
;                |altsyncram_md81:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2    ; work         ;
;                |cntr_6pf:cntr1|                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                 ; work         ;
;          |error_check_tree:check_evena|            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena                                                               ; work         ;
;          |error_check_tree:check_evenb|            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb                                                               ; work         ;
;          |error_check_tree:check_odda|             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda                                                                ; work         ;
;          |error_check_tree:check_oddb|             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb                                                                ; work         ;
;       |hex_display:hexa0|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[0].ram_top_i|hex_display:hexa0                                                                                                         ; work         ;
;       |hex_display:hexa1|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[0].ram_top_i|hex_display:hexa1                                                                                                         ; work         ;
;       |hex_display:hexa3|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[0].ram_top_i|hex_display:hexa3                                                                                                         ; work         ;
;       |hex_display:hexa4|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[0].ram_top_i|hex_display:hexa4                                                                                                         ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[0].ram_top_i|state_b                                                                                                                                                                              ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+
; Name                   ; state_b.wait_for_write ; state_b.start_setup ; state_b.wait_write ; state_b.reset_lock ; state_b.wait_lock ; state_b.cycle_PLL ; state_b.run_test ; state_b.wait_setup ; state_b.write_ram ; state_b.reset_PLL ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+
; state_b.reset_PLL      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 0                 ;
; state_b.write_ram      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 1                 ; 1                 ;
; state_b.wait_setup     ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 1                  ; 0                 ; 1                 ;
; state_b.run_test       ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ; 0                  ; 0                 ; 1                 ;
; state_b.cycle_PLL      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 1                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_lock      ; 0                      ; 0                   ; 0                  ; 0                  ; 1                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.reset_lock     ; 0                      ; 0                   ; 0                  ; 1                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_write     ; 0                      ; 0                   ; 1                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.start_setup    ; 0                      ; 1                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_for_write ; 1                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[0].ram_top_i|state_a                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+
; Name                     ; state_a.wait_to_continue ; state_a.wait_start_freq ; state_a.write_start_freq ; state_a.wait_start_err ; state_a.write_start_err ; state_a.hold ; state_a.done_write_freq ; state_a.wait_err_4 ; state_a.write_err_4 ; state_a.wait_err_3 ; state_a.write_err_3 ; state_a.wait_err_2 ; state_a.write_err_2 ; state_a.wait_err_1 ; state_a.write_err_1 ; state_a.wait_frequency ; state_a.write_frequency ; state_a.wait_for_error ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+
; state_a.wait_for_error   ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 0                      ;
; state_a.write_frequency  ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 1                       ; 1                      ;
; state_a.wait_frequency   ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                      ; 0                       ; 1                      ;
; state_a.write_err_1      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_1       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_2      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_2       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_3      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_3       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_4      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_4       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.done_write_freq  ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 1                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.hold             ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 1            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_start_err  ; 0                        ; 0                       ; 0                        ; 0                      ; 1                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_start_err   ; 0                        ; 0                       ; 0                        ; 1                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_start_freq ; 0                        ; 0                       ; 1                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_start_freq  ; 0                        ; 1                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_to_continue ; 1                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|state             ;
+----------------------+----------------------+-----------------+------------------+------------------+
; Name                 ; state.reset_to_write ; state.read_data ; state.align_read ; state.write_data ;
+----------------------+----------------------+-----------------+------------------+------------------+
; state.reset_to_write ; 0                    ; 0               ; 0                ; 0                ;
; state.write_data     ; 1                    ; 0               ; 0                ; 1                ;
; state.align_read     ; 1                    ; 0               ; 1                ; 0                ;
; state.read_data      ; 1                    ; 1               ; 0                ; 0                ;
+----------------------+----------------------+-----------------+------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                               ;
+-------------------------------------------------------+--------------------------------------------------+------------------------+
; Latch Name                                            ; Latch Enable Signal                              ; Free of Timing Hazards ;
+-------------------------------------------------------+--------------------------------------------------+------------------------+
; ram_top:memories[0].ram_top_i|first_fail_freq[0]      ; ram_top:memories[0].ram_top_i|always12           ; yes                    ;
; ram_top:memories[0].ram_top_i|first_fail_freq[1]      ; ram_top:memories[0].ram_top_i|always12           ; yes                    ;
; ram_top:memories[0].ram_top_i|first_fail_freq[2]      ; ram_top:memories[0].ram_top_i|always12           ; yes                    ;
; ram_top:memories[0].ram_top_i|first_fail_freq[3]      ; ram_top:memories[0].ram_top_i|always12           ; yes                    ;
; ram_top:memories[0].ram_top_i|first_fail_freq[4]      ; ram_top:memories[0].ram_top_i|always12           ; yes                    ;
; ram_top:memories[0].ram_top_i|first_fail_freq[5]      ; ram_top:memories[0].ram_top_i|always12           ; yes                    ;
; ram_top:memories[0].ram_top_i|first_fail_freq[6]      ; ram_top:memories[0].ram_top_i|always12           ; yes                    ;
; ram_top:memories[0].ram_top_i|first_fail_freq[7]      ; ram_top:memories[0].ram_top_i|always12           ; yes                    ;
; ram_top:memories[0].ram_top_i|first_fail_freq[8]      ; ram_top:memories[0].ram_top_i|always12           ; yes                    ;
; ram_top:memories[0].ram_top_i|address_latch_2[6]      ; ram_top:memories[0].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[0].ram_top_i|address_latch_2[0]      ; ram_top:memories[0].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[0].ram_top_i|address_latch_1[6]      ; ram_top:memories[0].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[0].ram_top_i|address_latch_1[0]      ; ram_top:memories[0].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[0].ram_top_i|address_latch_2[7]      ; ram_top:memories[0].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[0].ram_top_i|address_latch_2[1]      ; ram_top:memories[0].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[0].ram_top_i|address_latch_1[7]      ; ram_top:memories[0].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[0].ram_top_i|address_latch_1[1]      ; ram_top:memories[0].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[0].ram_top_i|address_latch_2[8]      ; ram_top:memories[0].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[0].ram_top_i|address_latch_2[2]      ; ram_top:memories[0].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[0].ram_top_i|address_latch_1[8]      ; ram_top:memories[0].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[0].ram_top_i|address_latch_1[2]      ; ram_top:memories[0].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[0].ram_top_i|address_latch_2[9]      ; ram_top:memories[0].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[0].ram_top_i|address_latch_2[3]      ; ram_top:memories[0].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[0].ram_top_i|address_latch_1[9]      ; ram_top:memories[0].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[0].ram_top_i|address_latch_1[3]      ; ram_top:memories[0].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[0].ram_top_i|address_latch_1[4]      ; ram_top:memories[0].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[0].ram_top_i|address_latch_2[4]      ; ram_top:memories[0].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[0].ram_top_i|address_latch_1[5]      ; ram_top:memories[0].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[0].ram_top_i|address_latch_2[5]      ; ram_top:memories[0].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[0].ram_top_i|error_latch_2           ; ram_top:memories[0].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[0].ram_top_i|error_latch_1           ; ram_top:memories[0].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[0].ram_top_i|next_past_address_latch ; GND                                              ; yes                    ;
; Number of user-specified and inferred latches = 32    ;                                                  ;                        ;
+-------------------------------------------------------+--------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                            ;
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; Register name                                                                     ; Reason for Removal                                                                        ;
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; ram_top:memories[0].ram_top_i|UART_data[7]~reg0                                   ; Stuck at GND due to stuck port data_in                                                    ;
; ram_top:memories[0].ram_top_i|sense_errors                                        ; Merged with ram_top:memories[0].ram_top_i|run_error_test                                  ;
; ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|address[9]           ; Merged with ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|address_last_bit ;
; ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|prev_add[9]          ; Merged with ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|address_last_bit ;
; ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[2,4,6] ; Merged with ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0] ;
; ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[3,5,7] ; Merged with ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[1] ;
; ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|state.align_read     ; Lost fanout                                                                               ;
; ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|state.read_data      ; Lost fanout                                                                               ;
; ram_top:memories[0].ram_top_i|state_b~2                                           ; Lost fanout                                                                               ;
; ram_top:memories[0].ram_top_i|state_b~3                                           ; Lost fanout                                                                               ;
; ram_top:memories[0].ram_top_i|state_b~4                                           ; Lost fanout                                                                               ;
; ram_top:memories[0].ram_top_i|state_b~5                                           ; Lost fanout                                                                               ;
; ram_top:memories[0].ram_top_i|state_b~6                                           ; Lost fanout                                                                               ;
; ram_top:memories[0].ram_top_i|state_a~2                                           ; Lost fanout                                                                               ;
; ram_top:memories[0].ram_top_i|state_a~3                                           ; Lost fanout                                                                               ;
; ram_top:memories[0].ram_top_i|state_a~4                                           ; Lost fanout                                                                               ;
; ram_top:memories[0].ram_top_i|state_a~5                                           ; Lost fanout                                                                               ;
; ram_top:memories[0].ram_top_i|state_a~6                                           ; Lost fanout                                                                               ;
; ram_top:memories[0].ram_top_i|state_a~7                                           ; Lost fanout                                                                               ;
; ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|state~6              ; Lost fanout                                                                               ;
; ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|wren                 ; Merged with ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data ;
; Total Number of Removed Registers = 25                                            ;                                                                                           ;
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                    ;
+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+
; Register Name                                                                      ; Megafunction                                                                  ; Type       ;
+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+
; ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|error_address_1[0..9] ; ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|even_add_4[0..9]      ; ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|even_add_3[0..9]      ; ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|even_add_2[0..9]      ; ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1[0..9]      ; ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|error_address_2[0..9] ; ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_4[0..9]       ; ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_3[0..9]       ; ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_2[0..9]       ; ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1[0..9]       ; ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|ram_top:memories[0].ram_top_i|UART_data[5]~reg0                               ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |top|ram_top:memories[0].ram_top_i|error_address[8]                                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|ram_top:memories[0].ram_top_i|UART_data[0]~reg0                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|state            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; INIT_FILE                          ; ram.mif              ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_ttj1      ; Untyped                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                       ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                    ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                    ;
; WIDTH          ; 10             ; Untyped                                                                                                    ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                                    ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0 ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                      ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                   ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                   ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                   ;
; WIDTH          ; 10             ; Untyped                                                                                                   ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                   ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                                   ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                          ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; File                                          ; Location              ; Library ; Checksum                         ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; Error_Check_Tree.v                            ; Project Directory     ; work    ; c1646cb6dbb3d6f7c41d4ef2e58a411f ;
; RAM.v                                         ; Project Directory     ; work    ; 8d6aae00cf030d6b06e6be349559f34a ;
; RAM_Controller.v                              ; Project Directory     ; work    ; 6d4dd0cebe20622218f77b295e429070 ;
; db/altsyncram_ttj1.tdf                        ; Project Directory     ; work    ; 4a1c933ee7b7cbd6dc1186d7d4864b94 ;
; ram.mif                                       ; Project Directory     ; work    ; 3b20122bae569721899f4d0f39d06d67 ;
; ram_1_port.v                                  ; Project Directory     ; work    ; 3cda89794d19461b131983b25ae052f0 ;
; top.v                                         ; Project Directory     ; work    ; d567d5c992c8f95fe12542619fdc3487 ;
; libraries/megafunctions/a_rdenreg.inc         ; Quartus Prime Install ; work    ; 60d2293400bc3c24acb0a137b4849830 ;
; libraries/megafunctions/aglobal151.inc        ; Quartus Prime Install ; work    ; 6487dc11726724597188295b0ef537f0 ;
; libraries/megafunctions/altdpram.inc          ; Quartus Prime Install ; work    ; ef8da121368208b56cc93fbf1bd671b8 ;
; libraries/megafunctions/altram.inc            ; Quartus Prime Install ; work    ; e66a83eccf67170bed97c99d891ad085 ;
; libraries/megafunctions/altrom.inc            ; Quartus Prime Install ; work    ; d4e3a69a331d3a99d3281790d99a1ebd ;
; libraries/megafunctions/altsyncram.tdf        ; Quartus Prime Install ; work    ; e6265526fa502a8b616c94a12acfb3f7 ;
; libraries/megafunctions/lpm_decode.inc        ; Quartus Prime Install ; work    ; 0bd0e20f5e001c1bd360461dceb53d48 ;
; libraries/megafunctions/lpm_mux.inc           ; Quartus Prime Install ; work    ; c22bfd353214c01495b560fc34e47d79 ;
; libraries/megafunctions/stratix_ram_block.inc ; Quartus Prime Install ; work    ; 2263a3bdfffeb150af0977ee13902f70 ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+


+-------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition ram_top:memories_0__ram_top_i ;
+-----------------------+-------------------------------------------------------+
; Type                  ; Count                                                 ;
+-----------------------+-------------------------------------------------------+
; boundary_port         ; 116                                                   ;
; cycloneiii_ff         ; 185                                                   ;
;     ENA               ; 10                                                    ;
;     SCLR              ; 62                                                    ;
;     plain             ; 113                                                   ;
; cycloneiii_lcell_comb ; 303                                                   ;
;     arith             ; 46                                                    ;
;         2 data inputs ; 45                                                    ;
;         3 data inputs ; 1                                                     ;
;     normal            ; 257                                                   ;
;         0 data inputs ; 4                                                     ;
;         1 data inputs ; 14                                                    ;
;         2 data inputs ; 50                                                    ;
;         3 data inputs ; 42                                                    ;
;         4 data inputs ; 147                                                   ;
; cycloneiii_ram_block  ; 28                                                    ;
;                       ;                                                       ;
; Max LUT depth         ; 6.00                                                  ;
; Average LUT depth     ; 2.13                                                  ;
+-----------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "ram_top:memories_10__ram_top_i" Resource Utilization by Entity                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                           ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                               ; 303 (0)           ; 185 (0)      ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top                                                                                                                                                          ; work         ;
;    |ram_top:memories[10].ram_top_i|                ; 303 (217)         ; 185 (97)     ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[10].ram_top_i                                                                                                                           ; work         ;
;       |RAM_Controller:RAM_Controller1|             ; 54 (16)           ; 88 (32)      ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1                                                                                            ; work         ;
;          |RAM:RAM1|                                ; 0 (0)             ; 24 (24)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1                                                                                   ; work         ;
;             |ram_1_port:the_ram|                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram                                                                ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component                                ; work         ;
;                   |altsyncram_ttj1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated ; work         ;
;          |altshift_taps:even_add_1_rtl_0|          ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0                                                             ; work         ;
;             |shift_taps_96m:auto_generated|        ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated                               ; work         ;
;                |altsyncram_md81:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2   ; work         ;
;                |cntr_6pf:cntr1|                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                ; work         ;
;          |altshift_taps:odd_add_1_rtl_0|           ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0                                                              ; work         ;
;             |shift_taps_96m:auto_generated|        ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated                                ; work         ;
;                |altsyncram_md81:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2    ; work         ;
;                |cntr_6pf:cntr1|                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                 ; work         ;
;          |error_check_tree:check_evena|            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena                                                               ; work         ;
;          |error_check_tree:check_evenb|            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb                                                               ; work         ;
;          |error_check_tree:check_odda|             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda                                                                ; work         ;
;          |error_check_tree:check_oddb|             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb                                                                ; work         ;
;       |hex_display:hexa0|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[10].ram_top_i|hex_display:hexa0                                                                                                         ; work         ;
;       |hex_display:hexa1|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[10].ram_top_i|hex_display:hexa1                                                                                                         ; work         ;
;       |hex_display:hexa3|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[10].ram_top_i|hex_display:hexa3                                                                                                         ; work         ;
;       |hex_display:hexa4|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[10].ram_top_i|hex_display:hexa4                                                                                                         ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[10].ram_top_i|state_b                                                                                                                                                                             ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+
; Name                   ; state_b.wait_for_write ; state_b.start_setup ; state_b.wait_write ; state_b.reset_lock ; state_b.wait_lock ; state_b.cycle_PLL ; state_b.run_test ; state_b.wait_setup ; state_b.write_ram ; state_b.reset_PLL ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+
; state_b.reset_PLL      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 0                 ;
; state_b.write_ram      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 1                 ; 1                 ;
; state_b.wait_setup     ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 1                  ; 0                 ; 1                 ;
; state_b.run_test       ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ; 0                  ; 0                 ; 1                 ;
; state_b.cycle_PLL      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 1                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_lock      ; 0                      ; 0                   ; 0                  ; 0                  ; 1                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.reset_lock     ; 0                      ; 0                   ; 0                  ; 1                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_write     ; 0                      ; 0                   ; 1                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.start_setup    ; 0                      ; 1                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_for_write ; 1                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[10].ram_top_i|state_a                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+
; Name                     ; state_a.wait_to_continue ; state_a.wait_start_freq ; state_a.write_start_freq ; state_a.wait_start_err ; state_a.write_start_err ; state_a.hold ; state_a.done_write_freq ; state_a.wait_err_4 ; state_a.write_err_4 ; state_a.wait_err_3 ; state_a.write_err_3 ; state_a.wait_err_2 ; state_a.write_err_2 ; state_a.wait_err_1 ; state_a.write_err_1 ; state_a.wait_frequency ; state_a.write_frequency ; state_a.wait_for_error ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+
; state_a.wait_for_error   ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 0                      ;
; state_a.write_frequency  ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 1                       ; 1                      ;
; state_a.wait_frequency   ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                      ; 0                       ; 1                      ;
; state_a.write_err_1      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_1       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_2      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_2       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_3      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_3       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_4      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_4       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.done_write_freq  ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 1                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.hold             ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 1            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_start_err  ; 0                        ; 0                       ; 0                        ; 0                      ; 1                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_start_err   ; 0                        ; 0                       ; 0                        ; 1                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_start_freq ; 0                        ; 0                       ; 1                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_start_freq  ; 0                        ; 1                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_to_continue ; 1                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|state            ;
+----------------------+----------------------+-----------------+------------------+------------------+
; Name                 ; state.reset_to_write ; state.read_data ; state.align_read ; state.write_data ;
+----------------------+----------------------+-----------------+------------------+------------------+
; state.reset_to_write ; 0                    ; 0               ; 0                ; 0                ;
; state.write_data     ; 1                    ; 0               ; 0                ; 1                ;
; state.align_read     ; 1                    ; 0               ; 1                ; 0                ;
; state.read_data      ; 1                    ; 1               ; 0                ; 0                ;
+----------------------+----------------------+-----------------+------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                 ;
+--------------------------------------------------------+---------------------------------------------------+------------------------+
; Latch Name                                             ; Latch Enable Signal                               ; Free of Timing Hazards ;
+--------------------------------------------------------+---------------------------------------------------+------------------------+
; ram_top:memories[10].ram_top_i|first_fail_freq[0]      ; ram_top:memories[10].ram_top_i|always12           ; yes                    ;
; ram_top:memories[10].ram_top_i|first_fail_freq[1]      ; ram_top:memories[10].ram_top_i|always12           ; yes                    ;
; ram_top:memories[10].ram_top_i|first_fail_freq[2]      ; ram_top:memories[10].ram_top_i|always12           ; yes                    ;
; ram_top:memories[10].ram_top_i|first_fail_freq[3]      ; ram_top:memories[10].ram_top_i|always12           ; yes                    ;
; ram_top:memories[10].ram_top_i|first_fail_freq[4]      ; ram_top:memories[10].ram_top_i|always12           ; yes                    ;
; ram_top:memories[10].ram_top_i|first_fail_freq[5]      ; ram_top:memories[10].ram_top_i|always12           ; yes                    ;
; ram_top:memories[10].ram_top_i|first_fail_freq[6]      ; ram_top:memories[10].ram_top_i|always12           ; yes                    ;
; ram_top:memories[10].ram_top_i|first_fail_freq[7]      ; ram_top:memories[10].ram_top_i|always12           ; yes                    ;
; ram_top:memories[10].ram_top_i|first_fail_freq[8]      ; ram_top:memories[10].ram_top_i|always12           ; yes                    ;
; ram_top:memories[10].ram_top_i|address_latch_2[6]      ; ram_top:memories[10].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[10].ram_top_i|address_latch_2[0]      ; ram_top:memories[10].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[10].ram_top_i|address_latch_1[6]      ; ram_top:memories[10].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[10].ram_top_i|address_latch_1[0]      ; ram_top:memories[10].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[10].ram_top_i|address_latch_2[7]      ; ram_top:memories[10].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[10].ram_top_i|address_latch_2[1]      ; ram_top:memories[10].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[10].ram_top_i|address_latch_1[7]      ; ram_top:memories[10].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[10].ram_top_i|address_latch_1[1]      ; ram_top:memories[10].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[10].ram_top_i|address_latch_2[8]      ; ram_top:memories[10].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[10].ram_top_i|address_latch_2[2]      ; ram_top:memories[10].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[10].ram_top_i|address_latch_1[8]      ; ram_top:memories[10].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[10].ram_top_i|address_latch_1[2]      ; ram_top:memories[10].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[10].ram_top_i|address_latch_2[9]      ; ram_top:memories[10].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[10].ram_top_i|address_latch_2[3]      ; ram_top:memories[10].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[10].ram_top_i|address_latch_1[9]      ; ram_top:memories[10].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[10].ram_top_i|address_latch_1[3]      ; ram_top:memories[10].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[10].ram_top_i|address_latch_1[4]      ; ram_top:memories[10].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[10].ram_top_i|address_latch_2[4]      ; ram_top:memories[10].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[10].ram_top_i|address_latch_1[5]      ; ram_top:memories[10].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[10].ram_top_i|address_latch_2[5]      ; ram_top:memories[10].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[10].ram_top_i|error_latch_2           ; ram_top:memories[10].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[10].ram_top_i|error_latch_1           ; ram_top:memories[10].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[10].ram_top_i|next_past_address_latch ; GND                                               ; yes                    ;
; Number of user-specified and inferred latches = 32     ;                                                   ;                        ;
+--------------------------------------------------------+---------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                              ;
+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; Register name                                                                      ; Reason for Removal                                                                         ;
+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; ram_top:memories[10].ram_top_i|UART_data[7]~reg0                                   ; Stuck at GND due to stuck port data_in                                                     ;
; ram_top:memories[10].ram_top_i|sense_errors                                        ; Merged with ram_top:memories[10].ram_top_i|run_error_test                                  ;
; ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|address[9]           ; Merged with ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|address_last_bit ;
; ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|prev_add[9]          ; Merged with ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|address_last_bit ;
; ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[2,4,6] ; Merged with ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0] ;
; ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[3,5,7] ; Merged with ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[1] ;
; ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|state.align_read     ; Lost fanout                                                                                ;
; ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|state.read_data      ; Lost fanout                                                                                ;
; ram_top:memories[10].ram_top_i|state_b~2                                           ; Lost fanout                                                                                ;
; ram_top:memories[10].ram_top_i|state_b~3                                           ; Lost fanout                                                                                ;
; ram_top:memories[10].ram_top_i|state_b~4                                           ; Lost fanout                                                                                ;
; ram_top:memories[10].ram_top_i|state_b~5                                           ; Lost fanout                                                                                ;
; ram_top:memories[10].ram_top_i|state_b~6                                           ; Lost fanout                                                                                ;
; ram_top:memories[10].ram_top_i|state_a~2                                           ; Lost fanout                                                                                ;
; ram_top:memories[10].ram_top_i|state_a~3                                           ; Lost fanout                                                                                ;
; ram_top:memories[10].ram_top_i|state_a~4                                           ; Lost fanout                                                                                ;
; ram_top:memories[10].ram_top_i|state_a~5                                           ; Lost fanout                                                                                ;
; ram_top:memories[10].ram_top_i|state_a~6                                           ; Lost fanout                                                                                ;
; ram_top:memories[10].ram_top_i|state_a~7                                           ; Lost fanout                                                                                ;
; ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|state~6              ; Lost fanout                                                                                ;
; ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|wren                 ; Merged with ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data ;
; Total Number of Removed Registers = 25                                             ;                                                                                            ;
+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                      ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+
; Register Name                                                                       ; Megafunction                                                                   ; Type       ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+
; ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|error_address_1[0..9] ; ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|even_add_4[0..9]      ; ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|even_add_3[0..9]      ; ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|even_add_2[0..9]      ; ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1[0..9]      ; ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|error_address_2[0..9] ; ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_4[0..9]       ; ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_3[0..9]       ; ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_2[0..9]       ; ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1[0..9]       ; ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|ram_top:memories[10].ram_top_i|UART_data[5]~reg0                               ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |top|ram_top:memories[10].ram_top_i|error_address[8]                                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|ram_top:memories[10].ram_top_i|UART_data[0]~reg0                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|state            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                             ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                             ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; ram.mif              ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_ttj1      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                        ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                     ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                     ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                     ;
; WIDTH          ; 10             ; Untyped                                                                                                     ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                     ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                                     ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                       ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                    ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                    ;
; WIDTH          ; 10             ; Untyped                                                                                                    ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                                    ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                          ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; File                                          ; Location              ; Library ; Checksum                         ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; Error_Check_Tree.v                            ; Project Directory     ; work    ; c1646cb6dbb3d6f7c41d4ef2e58a411f ;
; RAM.v                                         ; Project Directory     ; work    ; 8d6aae00cf030d6b06e6be349559f34a ;
; RAM_Controller.v                              ; Project Directory     ; work    ; 6d4dd0cebe20622218f77b295e429070 ;
; db/altsyncram_ttj1.tdf                        ; Project Directory     ; work    ; 4a1c933ee7b7cbd6dc1186d7d4864b94 ;
; ram.mif                                       ; Project Directory     ; work    ; 3b20122bae569721899f4d0f39d06d67 ;
; ram_1_port.v                                  ; Project Directory     ; work    ; 3cda89794d19461b131983b25ae052f0 ;
; top.v                                         ; Project Directory     ; work    ; d567d5c992c8f95fe12542619fdc3487 ;
; libraries/megafunctions/a_rdenreg.inc         ; Quartus Prime Install ; work    ; 60d2293400bc3c24acb0a137b4849830 ;
; libraries/megafunctions/aglobal151.inc        ; Quartus Prime Install ; work    ; 6487dc11726724597188295b0ef537f0 ;
; libraries/megafunctions/altdpram.inc          ; Quartus Prime Install ; work    ; ef8da121368208b56cc93fbf1bd671b8 ;
; libraries/megafunctions/altram.inc            ; Quartus Prime Install ; work    ; e66a83eccf67170bed97c99d891ad085 ;
; libraries/megafunctions/altrom.inc            ; Quartus Prime Install ; work    ; d4e3a69a331d3a99d3281790d99a1ebd ;
; libraries/megafunctions/altsyncram.tdf        ; Quartus Prime Install ; work    ; e6265526fa502a8b616c94a12acfb3f7 ;
; libraries/megafunctions/lpm_decode.inc        ; Quartus Prime Install ; work    ; 0bd0e20f5e001c1bd360461dceb53d48 ;
; libraries/megafunctions/lpm_mux.inc           ; Quartus Prime Install ; work    ; c22bfd353214c01495b560fc34e47d79 ;
; libraries/megafunctions/stratix_ram_block.inc ; Quartus Prime Install ; work    ; 2263a3bdfffeb150af0977ee13902f70 ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition ram_top:memories_10__ram_top_i ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 116                                                    ;
; cycloneiii_ff         ; 185                                                    ;
;     ENA               ; 10                                                     ;
;     SCLR              ; 62                                                     ;
;     plain             ; 113                                                    ;
; cycloneiii_lcell_comb ; 303                                                    ;
;     arith             ; 46                                                     ;
;         2 data inputs ; 45                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 257                                                    ;
;         0 data inputs ; 4                                                      ;
;         1 data inputs ; 14                                                     ;
;         2 data inputs ; 50                                                     ;
;         3 data inputs ; 42                                                     ;
;         4 data inputs ; 147                                                    ;
; cycloneiii_ram_block  ; 28                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 6.00                                                   ;
; Average LUT depth     ; 2.13                                                   ;
+-----------------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "ram_top:memories_11__ram_top_i" Resource Utilization by Entity                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                           ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                               ; 303 (0)           ; 185 (0)      ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top                                                                                                                                                          ; work         ;
;    |ram_top:memories[11].ram_top_i|                ; 303 (217)         ; 185 (97)     ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[11].ram_top_i                                                                                                                           ; work         ;
;       |RAM_Controller:RAM_Controller1|             ; 54 (16)           ; 88 (32)      ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1                                                                                            ; work         ;
;          |RAM:RAM1|                                ; 0 (0)             ; 24 (24)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1                                                                                   ; work         ;
;             |ram_1_port:the_ram|                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram                                                                ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component                                ; work         ;
;                   |altsyncram_ttj1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated ; work         ;
;          |altshift_taps:even_add_1_rtl_0|          ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0                                                             ; work         ;
;             |shift_taps_96m:auto_generated|        ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated                               ; work         ;
;                |altsyncram_md81:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2   ; work         ;
;                |cntr_6pf:cntr1|                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                ; work         ;
;          |altshift_taps:odd_add_1_rtl_0|           ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0                                                              ; work         ;
;             |shift_taps_96m:auto_generated|        ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated                                ; work         ;
;                |altsyncram_md81:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2    ; work         ;
;                |cntr_6pf:cntr1|                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                 ; work         ;
;          |error_check_tree:check_evena|            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena                                                               ; work         ;
;          |error_check_tree:check_evenb|            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb                                                               ; work         ;
;          |error_check_tree:check_odda|             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda                                                                ; work         ;
;          |error_check_tree:check_oddb|             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb                                                                ; work         ;
;       |hex_display:hexa0|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[11].ram_top_i|hex_display:hexa0                                                                                                         ; work         ;
;       |hex_display:hexa1|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[11].ram_top_i|hex_display:hexa1                                                                                                         ; work         ;
;       |hex_display:hexa3|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[11].ram_top_i|hex_display:hexa3                                                                                                         ; work         ;
;       |hex_display:hexa4|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[11].ram_top_i|hex_display:hexa4                                                                                                         ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[11].ram_top_i|state_b                                                                                                                                                                             ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+
; Name                   ; state_b.wait_for_write ; state_b.start_setup ; state_b.wait_write ; state_b.reset_lock ; state_b.wait_lock ; state_b.cycle_PLL ; state_b.run_test ; state_b.wait_setup ; state_b.write_ram ; state_b.reset_PLL ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+
; state_b.reset_PLL      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 0                 ;
; state_b.write_ram      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 1                 ; 1                 ;
; state_b.wait_setup     ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 1                  ; 0                 ; 1                 ;
; state_b.run_test       ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ; 0                  ; 0                 ; 1                 ;
; state_b.cycle_PLL      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 1                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_lock      ; 0                      ; 0                   ; 0                  ; 0                  ; 1                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.reset_lock     ; 0                      ; 0                   ; 0                  ; 1                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_write     ; 0                      ; 0                   ; 1                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.start_setup    ; 0                      ; 1                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_for_write ; 1                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[11].ram_top_i|state_a                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+
; Name                     ; state_a.wait_to_continue ; state_a.wait_start_freq ; state_a.write_start_freq ; state_a.wait_start_err ; state_a.write_start_err ; state_a.hold ; state_a.done_write_freq ; state_a.wait_err_4 ; state_a.write_err_4 ; state_a.wait_err_3 ; state_a.write_err_3 ; state_a.wait_err_2 ; state_a.write_err_2 ; state_a.wait_err_1 ; state_a.write_err_1 ; state_a.wait_frequency ; state_a.write_frequency ; state_a.wait_for_error ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+
; state_a.wait_for_error   ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 0                      ;
; state_a.write_frequency  ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 1                       ; 1                      ;
; state_a.wait_frequency   ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                      ; 0                       ; 1                      ;
; state_a.write_err_1      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_1       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_2      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_2       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_3      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_3       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_4      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_4       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.done_write_freq  ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 1                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.hold             ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 1            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_start_err  ; 0                        ; 0                       ; 0                        ; 0                      ; 1                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_start_err   ; 0                        ; 0                       ; 0                        ; 1                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_start_freq ; 0                        ; 0                       ; 1                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_start_freq  ; 0                        ; 1                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_to_continue ; 1                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|state            ;
+----------------------+----------------------+-----------------+------------------+------------------+
; Name                 ; state.reset_to_write ; state.read_data ; state.align_read ; state.write_data ;
+----------------------+----------------------+-----------------+------------------+------------------+
; state.reset_to_write ; 0                    ; 0               ; 0                ; 0                ;
; state.write_data     ; 1                    ; 0               ; 0                ; 1                ;
; state.align_read     ; 1                    ; 0               ; 1                ; 0                ;
; state.read_data      ; 1                    ; 1               ; 0                ; 0                ;
+----------------------+----------------------+-----------------+------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                 ;
+--------------------------------------------------------+---------------------------------------------------+------------------------+
; Latch Name                                             ; Latch Enable Signal                               ; Free of Timing Hazards ;
+--------------------------------------------------------+---------------------------------------------------+------------------------+
; ram_top:memories[11].ram_top_i|first_fail_freq[0]      ; ram_top:memories[11].ram_top_i|always12           ; yes                    ;
; ram_top:memories[11].ram_top_i|first_fail_freq[1]      ; ram_top:memories[11].ram_top_i|always12           ; yes                    ;
; ram_top:memories[11].ram_top_i|first_fail_freq[2]      ; ram_top:memories[11].ram_top_i|always12           ; yes                    ;
; ram_top:memories[11].ram_top_i|first_fail_freq[3]      ; ram_top:memories[11].ram_top_i|always12           ; yes                    ;
; ram_top:memories[11].ram_top_i|first_fail_freq[4]      ; ram_top:memories[11].ram_top_i|always12           ; yes                    ;
; ram_top:memories[11].ram_top_i|first_fail_freq[5]      ; ram_top:memories[11].ram_top_i|always12           ; yes                    ;
; ram_top:memories[11].ram_top_i|first_fail_freq[6]      ; ram_top:memories[11].ram_top_i|always12           ; yes                    ;
; ram_top:memories[11].ram_top_i|first_fail_freq[7]      ; ram_top:memories[11].ram_top_i|always12           ; yes                    ;
; ram_top:memories[11].ram_top_i|first_fail_freq[8]      ; ram_top:memories[11].ram_top_i|always12           ; yes                    ;
; ram_top:memories[11].ram_top_i|address_latch_2[6]      ; ram_top:memories[11].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[11].ram_top_i|address_latch_2[0]      ; ram_top:memories[11].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[11].ram_top_i|address_latch_1[6]      ; ram_top:memories[11].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[11].ram_top_i|address_latch_1[0]      ; ram_top:memories[11].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[11].ram_top_i|address_latch_2[7]      ; ram_top:memories[11].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[11].ram_top_i|address_latch_2[1]      ; ram_top:memories[11].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[11].ram_top_i|address_latch_1[7]      ; ram_top:memories[11].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[11].ram_top_i|address_latch_1[1]      ; ram_top:memories[11].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[11].ram_top_i|address_latch_2[8]      ; ram_top:memories[11].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[11].ram_top_i|address_latch_2[2]      ; ram_top:memories[11].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[11].ram_top_i|address_latch_1[8]      ; ram_top:memories[11].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[11].ram_top_i|address_latch_1[2]      ; ram_top:memories[11].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[11].ram_top_i|address_latch_2[9]      ; ram_top:memories[11].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[11].ram_top_i|address_latch_2[3]      ; ram_top:memories[11].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[11].ram_top_i|address_latch_1[9]      ; ram_top:memories[11].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[11].ram_top_i|address_latch_1[3]      ; ram_top:memories[11].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[11].ram_top_i|address_latch_1[4]      ; ram_top:memories[11].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[11].ram_top_i|address_latch_2[4]      ; ram_top:memories[11].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[11].ram_top_i|address_latch_1[5]      ; ram_top:memories[11].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[11].ram_top_i|address_latch_2[5]      ; ram_top:memories[11].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[11].ram_top_i|error_latch_2           ; ram_top:memories[11].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[11].ram_top_i|error_latch_1           ; ram_top:memories[11].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[11].ram_top_i|next_past_address_latch ; GND                                               ; yes                    ;
; Number of user-specified and inferred latches = 32     ;                                                   ;                        ;
+--------------------------------------------------------+---------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                              ;
+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; Register name                                                                      ; Reason for Removal                                                                         ;
+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; ram_top:memories[11].ram_top_i|UART_data[7]~reg0                                   ; Stuck at GND due to stuck port data_in                                                     ;
; ram_top:memories[11].ram_top_i|sense_errors                                        ; Merged with ram_top:memories[11].ram_top_i|run_error_test                                  ;
; ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|address[9]           ; Merged with ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|address_last_bit ;
; ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|prev_add[9]          ; Merged with ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|address_last_bit ;
; ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[2,4,6] ; Merged with ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0] ;
; ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[3,5,7] ; Merged with ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[1] ;
; ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|state.align_read     ; Lost fanout                                                                                ;
; ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|state.read_data      ; Lost fanout                                                                                ;
; ram_top:memories[11].ram_top_i|state_b~2                                           ; Lost fanout                                                                                ;
; ram_top:memories[11].ram_top_i|state_b~3                                           ; Lost fanout                                                                                ;
; ram_top:memories[11].ram_top_i|state_b~4                                           ; Lost fanout                                                                                ;
; ram_top:memories[11].ram_top_i|state_b~5                                           ; Lost fanout                                                                                ;
; ram_top:memories[11].ram_top_i|state_b~6                                           ; Lost fanout                                                                                ;
; ram_top:memories[11].ram_top_i|state_a~2                                           ; Lost fanout                                                                                ;
; ram_top:memories[11].ram_top_i|state_a~3                                           ; Lost fanout                                                                                ;
; ram_top:memories[11].ram_top_i|state_a~4                                           ; Lost fanout                                                                                ;
; ram_top:memories[11].ram_top_i|state_a~5                                           ; Lost fanout                                                                                ;
; ram_top:memories[11].ram_top_i|state_a~6                                           ; Lost fanout                                                                                ;
; ram_top:memories[11].ram_top_i|state_a~7                                           ; Lost fanout                                                                                ;
; ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|state~6              ; Lost fanout                                                                                ;
; ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|wren                 ; Merged with ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data ;
; Total Number of Removed Registers = 25                                             ;                                                                                            ;
+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                      ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+
; Register Name                                                                       ; Megafunction                                                                   ; Type       ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+
; ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|error_address_1[0..9] ; ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|even_add_4[0..9]      ; ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|even_add_3[0..9]      ; ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|even_add_2[0..9]      ; ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1[0..9]      ; ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|error_address_2[0..9] ; ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_4[0..9]       ; ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_3[0..9]       ; ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_2[0..9]       ; ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1[0..9]       ; ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|ram_top:memories[11].ram_top_i|UART_data[5]~reg0                               ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |top|ram_top:memories[11].ram_top_i|error_address[8]                                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|ram_top:memories[11].ram_top_i|UART_data[0]~reg0                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|state            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                             ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                             ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; ram.mif              ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_ttj1      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                        ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                     ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                     ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                     ;
; WIDTH          ; 10             ; Untyped                                                                                                     ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                     ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                                     ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                       ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                    ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                    ;
; WIDTH          ; 10             ; Untyped                                                                                                    ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                                    ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                          ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; File                                          ; Location              ; Library ; Checksum                         ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; Error_Check_Tree.v                            ; Project Directory     ; work    ; c1646cb6dbb3d6f7c41d4ef2e58a411f ;
; RAM.v                                         ; Project Directory     ; work    ; 8d6aae00cf030d6b06e6be349559f34a ;
; RAM_Controller.v                              ; Project Directory     ; work    ; 6d4dd0cebe20622218f77b295e429070 ;
; db/altsyncram_ttj1.tdf                        ; Project Directory     ; work    ; 4a1c933ee7b7cbd6dc1186d7d4864b94 ;
; ram.mif                                       ; Project Directory     ; work    ; 3b20122bae569721899f4d0f39d06d67 ;
; ram_1_port.v                                  ; Project Directory     ; work    ; 3cda89794d19461b131983b25ae052f0 ;
; top.v                                         ; Project Directory     ; work    ; d567d5c992c8f95fe12542619fdc3487 ;
; libraries/megafunctions/a_rdenreg.inc         ; Quartus Prime Install ; work    ; 60d2293400bc3c24acb0a137b4849830 ;
; libraries/megafunctions/aglobal151.inc        ; Quartus Prime Install ; work    ; 6487dc11726724597188295b0ef537f0 ;
; libraries/megafunctions/altdpram.inc          ; Quartus Prime Install ; work    ; ef8da121368208b56cc93fbf1bd671b8 ;
; libraries/megafunctions/altram.inc            ; Quartus Prime Install ; work    ; e66a83eccf67170bed97c99d891ad085 ;
; libraries/megafunctions/altrom.inc            ; Quartus Prime Install ; work    ; d4e3a69a331d3a99d3281790d99a1ebd ;
; libraries/megafunctions/altsyncram.tdf        ; Quartus Prime Install ; work    ; e6265526fa502a8b616c94a12acfb3f7 ;
; libraries/megafunctions/lpm_decode.inc        ; Quartus Prime Install ; work    ; 0bd0e20f5e001c1bd360461dceb53d48 ;
; libraries/megafunctions/lpm_mux.inc           ; Quartus Prime Install ; work    ; c22bfd353214c01495b560fc34e47d79 ;
; libraries/megafunctions/stratix_ram_block.inc ; Quartus Prime Install ; work    ; 2263a3bdfffeb150af0977ee13902f70 ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition ram_top:memories_11__ram_top_i ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 116                                                    ;
; cycloneiii_ff         ; 185                                                    ;
;     ENA               ; 10                                                     ;
;     SCLR              ; 62                                                     ;
;     plain             ; 113                                                    ;
; cycloneiii_lcell_comb ; 303                                                    ;
;     arith             ; 46                                                     ;
;         2 data inputs ; 45                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 257                                                    ;
;         0 data inputs ; 4                                                      ;
;         1 data inputs ; 14                                                     ;
;         2 data inputs ; 50                                                     ;
;         3 data inputs ; 42                                                     ;
;         4 data inputs ; 147                                                    ;
; cycloneiii_ram_block  ; 28                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 6.00                                                   ;
; Average LUT depth     ; 2.13                                                   ;
+-----------------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "ram_top:memories_12__ram_top_i" Resource Utilization by Entity                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                           ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                               ; 303 (0)           ; 185 (0)      ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top                                                                                                                                                          ; work         ;
;    |ram_top:memories[12].ram_top_i|                ; 303 (217)         ; 185 (97)     ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[12].ram_top_i                                                                                                                           ; work         ;
;       |RAM_Controller:RAM_Controller1|             ; 54 (16)           ; 88 (32)      ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1                                                                                            ; work         ;
;          |RAM:RAM1|                                ; 0 (0)             ; 24 (24)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1                                                                                   ; work         ;
;             |ram_1_port:the_ram|                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram                                                                ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component                                ; work         ;
;                   |altsyncram_ttj1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated ; work         ;
;          |altshift_taps:even_add_1_rtl_0|          ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0                                                             ; work         ;
;             |shift_taps_96m:auto_generated|        ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated                               ; work         ;
;                |altsyncram_md81:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2   ; work         ;
;                |cntr_6pf:cntr1|                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                ; work         ;
;          |altshift_taps:odd_add_1_rtl_0|           ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0                                                              ; work         ;
;             |shift_taps_96m:auto_generated|        ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated                                ; work         ;
;                |altsyncram_md81:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2    ; work         ;
;                |cntr_6pf:cntr1|                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                 ; work         ;
;          |error_check_tree:check_evena|            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena                                                               ; work         ;
;          |error_check_tree:check_evenb|            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb                                                               ; work         ;
;          |error_check_tree:check_odda|             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda                                                                ; work         ;
;          |error_check_tree:check_oddb|             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb                                                                ; work         ;
;       |hex_display:hexa0|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[12].ram_top_i|hex_display:hexa0                                                                                                         ; work         ;
;       |hex_display:hexa1|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[12].ram_top_i|hex_display:hexa1                                                                                                         ; work         ;
;       |hex_display:hexa3|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[12].ram_top_i|hex_display:hexa3                                                                                                         ; work         ;
;       |hex_display:hexa4|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[12].ram_top_i|hex_display:hexa4                                                                                                         ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[12].ram_top_i|state_b                                                                                                                                                                             ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+
; Name                   ; state_b.wait_for_write ; state_b.start_setup ; state_b.wait_write ; state_b.reset_lock ; state_b.wait_lock ; state_b.cycle_PLL ; state_b.run_test ; state_b.wait_setup ; state_b.write_ram ; state_b.reset_PLL ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+
; state_b.reset_PLL      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 0                 ;
; state_b.write_ram      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 1                 ; 1                 ;
; state_b.wait_setup     ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 1                  ; 0                 ; 1                 ;
; state_b.run_test       ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ; 0                  ; 0                 ; 1                 ;
; state_b.cycle_PLL      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 1                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_lock      ; 0                      ; 0                   ; 0                  ; 0                  ; 1                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.reset_lock     ; 0                      ; 0                   ; 0                  ; 1                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_write     ; 0                      ; 0                   ; 1                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.start_setup    ; 0                      ; 1                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_for_write ; 1                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[12].ram_top_i|state_a                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+
; Name                     ; state_a.wait_to_continue ; state_a.wait_start_freq ; state_a.write_start_freq ; state_a.wait_start_err ; state_a.write_start_err ; state_a.hold ; state_a.done_write_freq ; state_a.wait_err_4 ; state_a.write_err_4 ; state_a.wait_err_3 ; state_a.write_err_3 ; state_a.wait_err_2 ; state_a.write_err_2 ; state_a.wait_err_1 ; state_a.write_err_1 ; state_a.wait_frequency ; state_a.write_frequency ; state_a.wait_for_error ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+
; state_a.wait_for_error   ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 0                      ;
; state_a.write_frequency  ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 1                       ; 1                      ;
; state_a.wait_frequency   ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                      ; 0                       ; 1                      ;
; state_a.write_err_1      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_1       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_2      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_2       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_3      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_3       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_4      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_4       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.done_write_freq  ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 1                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.hold             ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 1            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_start_err  ; 0                        ; 0                       ; 0                        ; 0                      ; 1                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_start_err   ; 0                        ; 0                       ; 0                        ; 1                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_start_freq ; 0                        ; 0                       ; 1                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_start_freq  ; 0                        ; 1                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_to_continue ; 1                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|state            ;
+----------------------+----------------------+-----------------+------------------+------------------+
; Name                 ; state.reset_to_write ; state.read_data ; state.align_read ; state.write_data ;
+----------------------+----------------------+-----------------+------------------+------------------+
; state.reset_to_write ; 0                    ; 0               ; 0                ; 0                ;
; state.write_data     ; 1                    ; 0               ; 0                ; 1                ;
; state.align_read     ; 1                    ; 0               ; 1                ; 0                ;
; state.read_data      ; 1                    ; 1               ; 0                ; 0                ;
+----------------------+----------------------+-----------------+------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                 ;
+--------------------------------------------------------+---------------------------------------------------+------------------------+
; Latch Name                                             ; Latch Enable Signal                               ; Free of Timing Hazards ;
+--------------------------------------------------------+---------------------------------------------------+------------------------+
; ram_top:memories[12].ram_top_i|first_fail_freq[0]      ; ram_top:memories[12].ram_top_i|always12           ; yes                    ;
; ram_top:memories[12].ram_top_i|first_fail_freq[1]      ; ram_top:memories[12].ram_top_i|always12           ; yes                    ;
; ram_top:memories[12].ram_top_i|first_fail_freq[2]      ; ram_top:memories[12].ram_top_i|always12           ; yes                    ;
; ram_top:memories[12].ram_top_i|first_fail_freq[3]      ; ram_top:memories[12].ram_top_i|always12           ; yes                    ;
; ram_top:memories[12].ram_top_i|first_fail_freq[4]      ; ram_top:memories[12].ram_top_i|always12           ; yes                    ;
; ram_top:memories[12].ram_top_i|first_fail_freq[5]      ; ram_top:memories[12].ram_top_i|always12           ; yes                    ;
; ram_top:memories[12].ram_top_i|first_fail_freq[6]      ; ram_top:memories[12].ram_top_i|always12           ; yes                    ;
; ram_top:memories[12].ram_top_i|first_fail_freq[7]      ; ram_top:memories[12].ram_top_i|always12           ; yes                    ;
; ram_top:memories[12].ram_top_i|first_fail_freq[8]      ; ram_top:memories[12].ram_top_i|always12           ; yes                    ;
; ram_top:memories[12].ram_top_i|address_latch_2[6]      ; ram_top:memories[12].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[12].ram_top_i|address_latch_2[0]      ; ram_top:memories[12].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[12].ram_top_i|address_latch_1[6]      ; ram_top:memories[12].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[12].ram_top_i|address_latch_1[0]      ; ram_top:memories[12].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[12].ram_top_i|address_latch_2[7]      ; ram_top:memories[12].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[12].ram_top_i|address_latch_2[1]      ; ram_top:memories[12].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[12].ram_top_i|address_latch_1[7]      ; ram_top:memories[12].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[12].ram_top_i|address_latch_1[1]      ; ram_top:memories[12].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[12].ram_top_i|address_latch_2[8]      ; ram_top:memories[12].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[12].ram_top_i|address_latch_2[2]      ; ram_top:memories[12].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[12].ram_top_i|address_latch_1[8]      ; ram_top:memories[12].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[12].ram_top_i|address_latch_1[2]      ; ram_top:memories[12].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[12].ram_top_i|address_latch_2[9]      ; ram_top:memories[12].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[12].ram_top_i|address_latch_2[3]      ; ram_top:memories[12].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[12].ram_top_i|address_latch_1[9]      ; ram_top:memories[12].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[12].ram_top_i|address_latch_1[3]      ; ram_top:memories[12].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[12].ram_top_i|address_latch_1[4]      ; ram_top:memories[12].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[12].ram_top_i|address_latch_2[4]      ; ram_top:memories[12].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[12].ram_top_i|address_latch_1[5]      ; ram_top:memories[12].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[12].ram_top_i|address_latch_2[5]      ; ram_top:memories[12].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[12].ram_top_i|error_latch_2           ; ram_top:memories[12].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[12].ram_top_i|error_latch_1           ; ram_top:memories[12].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[12].ram_top_i|next_past_address_latch ; GND                                               ; yes                    ;
; Number of user-specified and inferred latches = 32     ;                                                   ;                        ;
+--------------------------------------------------------+---------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                              ;
+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; Register name                                                                      ; Reason for Removal                                                                         ;
+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; ram_top:memories[12].ram_top_i|UART_data[7]~reg0                                   ; Stuck at GND due to stuck port data_in                                                     ;
; ram_top:memories[12].ram_top_i|sense_errors                                        ; Merged with ram_top:memories[12].ram_top_i|run_error_test                                  ;
; ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|address[9]           ; Merged with ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|address_last_bit ;
; ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|prev_add[9]          ; Merged with ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|address_last_bit ;
; ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[2,4,6] ; Merged with ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0] ;
; ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[3,5,7] ; Merged with ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[1] ;
; ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|state.align_read     ; Lost fanout                                                                                ;
; ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|state.read_data      ; Lost fanout                                                                                ;
; ram_top:memories[12].ram_top_i|state_b~2                                           ; Lost fanout                                                                                ;
; ram_top:memories[12].ram_top_i|state_b~3                                           ; Lost fanout                                                                                ;
; ram_top:memories[12].ram_top_i|state_b~4                                           ; Lost fanout                                                                                ;
; ram_top:memories[12].ram_top_i|state_b~5                                           ; Lost fanout                                                                                ;
; ram_top:memories[12].ram_top_i|state_b~6                                           ; Lost fanout                                                                                ;
; ram_top:memories[12].ram_top_i|state_a~2                                           ; Lost fanout                                                                                ;
; ram_top:memories[12].ram_top_i|state_a~3                                           ; Lost fanout                                                                                ;
; ram_top:memories[12].ram_top_i|state_a~4                                           ; Lost fanout                                                                                ;
; ram_top:memories[12].ram_top_i|state_a~5                                           ; Lost fanout                                                                                ;
; ram_top:memories[12].ram_top_i|state_a~6                                           ; Lost fanout                                                                                ;
; ram_top:memories[12].ram_top_i|state_a~7                                           ; Lost fanout                                                                                ;
; ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|state~6              ; Lost fanout                                                                                ;
; ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|wren                 ; Merged with ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data ;
; Total Number of Removed Registers = 25                                             ;                                                                                            ;
+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                      ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+
; Register Name                                                                       ; Megafunction                                                                   ; Type       ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+
; ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|error_address_1[0..9] ; ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|even_add_4[0..9]      ; ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|even_add_3[0..9]      ; ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|even_add_2[0..9]      ; ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1[0..9]      ; ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|error_address_2[0..9] ; ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_4[0..9]       ; ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_3[0..9]       ; ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_2[0..9]       ; ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1[0..9]       ; ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|ram_top:memories[12].ram_top_i|UART_data[5]~reg0                               ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |top|ram_top:memories[12].ram_top_i|error_address[8]                                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|ram_top:memories[12].ram_top_i|UART_data[0]~reg0                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|state            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                             ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                             ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; ram.mif              ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_ttj1      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                        ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                     ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                     ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                     ;
; WIDTH          ; 10             ; Untyped                                                                                                     ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                     ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                                     ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                       ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                    ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                    ;
; WIDTH          ; 10             ; Untyped                                                                                                    ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                                    ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                          ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; File                                          ; Location              ; Library ; Checksum                         ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; Error_Check_Tree.v                            ; Project Directory     ; work    ; c1646cb6dbb3d6f7c41d4ef2e58a411f ;
; RAM.v                                         ; Project Directory     ; work    ; 8d6aae00cf030d6b06e6be349559f34a ;
; RAM_Controller.v                              ; Project Directory     ; work    ; 6d4dd0cebe20622218f77b295e429070 ;
; db/altsyncram_ttj1.tdf                        ; Project Directory     ; work    ; 4a1c933ee7b7cbd6dc1186d7d4864b94 ;
; ram.mif                                       ; Project Directory     ; work    ; 3b20122bae569721899f4d0f39d06d67 ;
; ram_1_port.v                                  ; Project Directory     ; work    ; 3cda89794d19461b131983b25ae052f0 ;
; top.v                                         ; Project Directory     ; work    ; d567d5c992c8f95fe12542619fdc3487 ;
; libraries/megafunctions/a_rdenreg.inc         ; Quartus Prime Install ; work    ; 60d2293400bc3c24acb0a137b4849830 ;
; libraries/megafunctions/aglobal151.inc        ; Quartus Prime Install ; work    ; 6487dc11726724597188295b0ef537f0 ;
; libraries/megafunctions/altdpram.inc          ; Quartus Prime Install ; work    ; ef8da121368208b56cc93fbf1bd671b8 ;
; libraries/megafunctions/altram.inc            ; Quartus Prime Install ; work    ; e66a83eccf67170bed97c99d891ad085 ;
; libraries/megafunctions/altrom.inc            ; Quartus Prime Install ; work    ; d4e3a69a331d3a99d3281790d99a1ebd ;
; libraries/megafunctions/altsyncram.tdf        ; Quartus Prime Install ; work    ; e6265526fa502a8b616c94a12acfb3f7 ;
; libraries/megafunctions/lpm_decode.inc        ; Quartus Prime Install ; work    ; 0bd0e20f5e001c1bd360461dceb53d48 ;
; libraries/megafunctions/lpm_mux.inc           ; Quartus Prime Install ; work    ; c22bfd353214c01495b560fc34e47d79 ;
; libraries/megafunctions/stratix_ram_block.inc ; Quartus Prime Install ; work    ; 2263a3bdfffeb150af0977ee13902f70 ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition ram_top:memories_12__ram_top_i ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 116                                                    ;
; cycloneiii_ff         ; 185                                                    ;
;     ENA               ; 10                                                     ;
;     SCLR              ; 62                                                     ;
;     plain             ; 113                                                    ;
; cycloneiii_lcell_comb ; 303                                                    ;
;     arith             ; 46                                                     ;
;         2 data inputs ; 45                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 257                                                    ;
;         0 data inputs ; 4                                                      ;
;         1 data inputs ; 14                                                     ;
;         2 data inputs ; 50                                                     ;
;         3 data inputs ; 42                                                     ;
;         4 data inputs ; 147                                                    ;
; cycloneiii_ram_block  ; 28                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 6.00                                                   ;
; Average LUT depth     ; 2.13                                                   ;
+-----------------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "ram_top:memories_13__ram_top_i" Resource Utilization by Entity                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                           ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                               ; 303 (0)           ; 185 (0)      ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top                                                                                                                                                          ; work         ;
;    |ram_top:memories[13].ram_top_i|                ; 303 (217)         ; 185 (97)     ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[13].ram_top_i                                                                                                                           ; work         ;
;       |RAM_Controller:RAM_Controller1|             ; 54 (16)           ; 88 (32)      ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1                                                                                            ; work         ;
;          |RAM:RAM1|                                ; 0 (0)             ; 24 (24)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1                                                                                   ; work         ;
;             |ram_1_port:the_ram|                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram                                                                ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component                                ; work         ;
;                   |altsyncram_ttj1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated ; work         ;
;          |altshift_taps:even_add_1_rtl_0|          ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0                                                             ; work         ;
;             |shift_taps_96m:auto_generated|        ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated                               ; work         ;
;                |altsyncram_md81:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2   ; work         ;
;                |cntr_6pf:cntr1|                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                ; work         ;
;          |altshift_taps:odd_add_1_rtl_0|           ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0                                                              ; work         ;
;             |shift_taps_96m:auto_generated|        ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated                                ; work         ;
;                |altsyncram_md81:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2    ; work         ;
;                |cntr_6pf:cntr1|                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                 ; work         ;
;          |error_check_tree:check_evena|            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena                                                               ; work         ;
;          |error_check_tree:check_evenb|            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb                                                               ; work         ;
;          |error_check_tree:check_odda|             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda                                                                ; work         ;
;          |error_check_tree:check_oddb|             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb                                                                ; work         ;
;       |hex_display:hexa0|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[13].ram_top_i|hex_display:hexa0                                                                                                         ; work         ;
;       |hex_display:hexa1|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[13].ram_top_i|hex_display:hexa1                                                                                                         ; work         ;
;       |hex_display:hexa3|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[13].ram_top_i|hex_display:hexa3                                                                                                         ; work         ;
;       |hex_display:hexa4|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[13].ram_top_i|hex_display:hexa4                                                                                                         ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[13].ram_top_i|state_b                                                                                                                                                                             ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+
; Name                   ; state_b.wait_for_write ; state_b.start_setup ; state_b.wait_write ; state_b.reset_lock ; state_b.wait_lock ; state_b.cycle_PLL ; state_b.run_test ; state_b.wait_setup ; state_b.write_ram ; state_b.reset_PLL ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+
; state_b.reset_PLL      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 0                 ;
; state_b.write_ram      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 1                 ; 1                 ;
; state_b.wait_setup     ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 1                  ; 0                 ; 1                 ;
; state_b.run_test       ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ; 0                  ; 0                 ; 1                 ;
; state_b.cycle_PLL      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 1                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_lock      ; 0                      ; 0                   ; 0                  ; 0                  ; 1                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.reset_lock     ; 0                      ; 0                   ; 0                  ; 1                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_write     ; 0                      ; 0                   ; 1                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.start_setup    ; 0                      ; 1                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_for_write ; 1                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[13].ram_top_i|state_a                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+
; Name                     ; state_a.wait_to_continue ; state_a.wait_start_freq ; state_a.write_start_freq ; state_a.wait_start_err ; state_a.write_start_err ; state_a.hold ; state_a.done_write_freq ; state_a.wait_err_4 ; state_a.write_err_4 ; state_a.wait_err_3 ; state_a.write_err_3 ; state_a.wait_err_2 ; state_a.write_err_2 ; state_a.wait_err_1 ; state_a.write_err_1 ; state_a.wait_frequency ; state_a.write_frequency ; state_a.wait_for_error ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+
; state_a.wait_for_error   ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 0                      ;
; state_a.write_frequency  ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 1                       ; 1                      ;
; state_a.wait_frequency   ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                      ; 0                       ; 1                      ;
; state_a.write_err_1      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_1       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_2      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_2       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_3      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_3       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_4      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_4       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.done_write_freq  ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 1                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.hold             ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 1            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_start_err  ; 0                        ; 0                       ; 0                        ; 0                      ; 1                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_start_err   ; 0                        ; 0                       ; 0                        ; 1                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_start_freq ; 0                        ; 0                       ; 1                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_start_freq  ; 0                        ; 1                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_to_continue ; 1                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|state            ;
+----------------------+----------------------+-----------------+------------------+------------------+
; Name                 ; state.reset_to_write ; state.read_data ; state.align_read ; state.write_data ;
+----------------------+----------------------+-----------------+------------------+------------------+
; state.reset_to_write ; 0                    ; 0               ; 0                ; 0                ;
; state.write_data     ; 1                    ; 0               ; 0                ; 1                ;
; state.align_read     ; 1                    ; 0               ; 1                ; 0                ;
; state.read_data      ; 1                    ; 1               ; 0                ; 0                ;
+----------------------+----------------------+-----------------+------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                 ;
+--------------------------------------------------------+---------------------------------------------------+------------------------+
; Latch Name                                             ; Latch Enable Signal                               ; Free of Timing Hazards ;
+--------------------------------------------------------+---------------------------------------------------+------------------------+
; ram_top:memories[13].ram_top_i|first_fail_freq[0]      ; ram_top:memories[13].ram_top_i|always12           ; yes                    ;
; ram_top:memories[13].ram_top_i|first_fail_freq[1]      ; ram_top:memories[13].ram_top_i|always12           ; yes                    ;
; ram_top:memories[13].ram_top_i|first_fail_freq[2]      ; ram_top:memories[13].ram_top_i|always12           ; yes                    ;
; ram_top:memories[13].ram_top_i|first_fail_freq[3]      ; ram_top:memories[13].ram_top_i|always12           ; yes                    ;
; ram_top:memories[13].ram_top_i|first_fail_freq[4]      ; ram_top:memories[13].ram_top_i|always12           ; yes                    ;
; ram_top:memories[13].ram_top_i|first_fail_freq[5]      ; ram_top:memories[13].ram_top_i|always12           ; yes                    ;
; ram_top:memories[13].ram_top_i|first_fail_freq[6]      ; ram_top:memories[13].ram_top_i|always12           ; yes                    ;
; ram_top:memories[13].ram_top_i|first_fail_freq[7]      ; ram_top:memories[13].ram_top_i|always12           ; yes                    ;
; ram_top:memories[13].ram_top_i|first_fail_freq[8]      ; ram_top:memories[13].ram_top_i|always12           ; yes                    ;
; ram_top:memories[13].ram_top_i|address_latch_2[6]      ; ram_top:memories[13].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[13].ram_top_i|address_latch_2[0]      ; ram_top:memories[13].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[13].ram_top_i|address_latch_1[6]      ; ram_top:memories[13].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[13].ram_top_i|address_latch_1[0]      ; ram_top:memories[13].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[13].ram_top_i|address_latch_2[7]      ; ram_top:memories[13].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[13].ram_top_i|address_latch_2[1]      ; ram_top:memories[13].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[13].ram_top_i|address_latch_1[7]      ; ram_top:memories[13].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[13].ram_top_i|address_latch_1[1]      ; ram_top:memories[13].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[13].ram_top_i|address_latch_2[8]      ; ram_top:memories[13].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[13].ram_top_i|address_latch_2[2]      ; ram_top:memories[13].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[13].ram_top_i|address_latch_1[8]      ; ram_top:memories[13].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[13].ram_top_i|address_latch_1[2]      ; ram_top:memories[13].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[13].ram_top_i|address_latch_2[9]      ; ram_top:memories[13].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[13].ram_top_i|address_latch_2[3]      ; ram_top:memories[13].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[13].ram_top_i|address_latch_1[9]      ; ram_top:memories[13].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[13].ram_top_i|address_latch_1[3]      ; ram_top:memories[13].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[13].ram_top_i|address_latch_1[4]      ; ram_top:memories[13].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[13].ram_top_i|address_latch_2[4]      ; ram_top:memories[13].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[13].ram_top_i|address_latch_1[5]      ; ram_top:memories[13].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[13].ram_top_i|address_latch_2[5]      ; ram_top:memories[13].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[13].ram_top_i|error_latch_2           ; ram_top:memories[13].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[13].ram_top_i|error_latch_1           ; ram_top:memories[13].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[13].ram_top_i|next_past_address_latch ; GND                                               ; yes                    ;
; Number of user-specified and inferred latches = 32     ;                                                   ;                        ;
+--------------------------------------------------------+---------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                              ;
+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; Register name                                                                      ; Reason for Removal                                                                         ;
+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; ram_top:memories[13].ram_top_i|UART_data[7]~reg0                                   ; Stuck at GND due to stuck port data_in                                                     ;
; ram_top:memories[13].ram_top_i|sense_errors                                        ; Merged with ram_top:memories[13].ram_top_i|run_error_test                                  ;
; ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|address[9]           ; Merged with ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|address_last_bit ;
; ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|prev_add[9]          ; Merged with ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|address_last_bit ;
; ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[2,4,6] ; Merged with ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0] ;
; ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[3,5,7] ; Merged with ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[1] ;
; ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|state.align_read     ; Lost fanout                                                                                ;
; ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|state.read_data      ; Lost fanout                                                                                ;
; ram_top:memories[13].ram_top_i|state_b~2                                           ; Lost fanout                                                                                ;
; ram_top:memories[13].ram_top_i|state_b~3                                           ; Lost fanout                                                                                ;
; ram_top:memories[13].ram_top_i|state_b~4                                           ; Lost fanout                                                                                ;
; ram_top:memories[13].ram_top_i|state_b~5                                           ; Lost fanout                                                                                ;
; ram_top:memories[13].ram_top_i|state_b~6                                           ; Lost fanout                                                                                ;
; ram_top:memories[13].ram_top_i|state_a~2                                           ; Lost fanout                                                                                ;
; ram_top:memories[13].ram_top_i|state_a~3                                           ; Lost fanout                                                                                ;
; ram_top:memories[13].ram_top_i|state_a~4                                           ; Lost fanout                                                                                ;
; ram_top:memories[13].ram_top_i|state_a~5                                           ; Lost fanout                                                                                ;
; ram_top:memories[13].ram_top_i|state_a~6                                           ; Lost fanout                                                                                ;
; ram_top:memories[13].ram_top_i|state_a~7                                           ; Lost fanout                                                                                ;
; ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|state~6              ; Lost fanout                                                                                ;
; ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|wren                 ; Merged with ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data ;
; Total Number of Removed Registers = 25                                             ;                                                                                            ;
+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                      ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+
; Register Name                                                                       ; Megafunction                                                                   ; Type       ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+
; ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|error_address_1[0..9] ; ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|even_add_4[0..9]      ; ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|even_add_3[0..9]      ; ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|even_add_2[0..9]      ; ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1[0..9]      ; ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|error_address_2[0..9] ; ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_4[0..9]       ; ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_3[0..9]       ; ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_2[0..9]       ; ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1[0..9]       ; ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|ram_top:memories[13].ram_top_i|UART_data[5]~reg0                               ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |top|ram_top:memories[13].ram_top_i|error_address[8]                                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|ram_top:memories[13].ram_top_i|UART_data[0]~reg0                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|state            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                             ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                             ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; ram.mif              ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_ttj1      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                        ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                     ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                     ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                     ;
; WIDTH          ; 10             ; Untyped                                                                                                     ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                     ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                                     ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                       ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                    ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                    ;
; WIDTH          ; 10             ; Untyped                                                                                                    ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                                    ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                          ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; File                                          ; Location              ; Library ; Checksum                         ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; Error_Check_Tree.v                            ; Project Directory     ; work    ; c1646cb6dbb3d6f7c41d4ef2e58a411f ;
; RAM.v                                         ; Project Directory     ; work    ; 8d6aae00cf030d6b06e6be349559f34a ;
; RAM_Controller.v                              ; Project Directory     ; work    ; 6d4dd0cebe20622218f77b295e429070 ;
; db/altsyncram_ttj1.tdf                        ; Project Directory     ; work    ; 4a1c933ee7b7cbd6dc1186d7d4864b94 ;
; ram.mif                                       ; Project Directory     ; work    ; 3b20122bae569721899f4d0f39d06d67 ;
; ram_1_port.v                                  ; Project Directory     ; work    ; 3cda89794d19461b131983b25ae052f0 ;
; top.v                                         ; Project Directory     ; work    ; d567d5c992c8f95fe12542619fdc3487 ;
; libraries/megafunctions/a_rdenreg.inc         ; Quartus Prime Install ; work    ; 60d2293400bc3c24acb0a137b4849830 ;
; libraries/megafunctions/aglobal151.inc        ; Quartus Prime Install ; work    ; 6487dc11726724597188295b0ef537f0 ;
; libraries/megafunctions/altdpram.inc          ; Quartus Prime Install ; work    ; ef8da121368208b56cc93fbf1bd671b8 ;
; libraries/megafunctions/altram.inc            ; Quartus Prime Install ; work    ; e66a83eccf67170bed97c99d891ad085 ;
; libraries/megafunctions/altrom.inc            ; Quartus Prime Install ; work    ; d4e3a69a331d3a99d3281790d99a1ebd ;
; libraries/megafunctions/altsyncram.tdf        ; Quartus Prime Install ; work    ; e6265526fa502a8b616c94a12acfb3f7 ;
; libraries/megafunctions/lpm_decode.inc        ; Quartus Prime Install ; work    ; 0bd0e20f5e001c1bd360461dceb53d48 ;
; libraries/megafunctions/lpm_mux.inc           ; Quartus Prime Install ; work    ; c22bfd353214c01495b560fc34e47d79 ;
; libraries/megafunctions/stratix_ram_block.inc ; Quartus Prime Install ; work    ; 2263a3bdfffeb150af0977ee13902f70 ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition ram_top:memories_13__ram_top_i ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 116                                                    ;
; cycloneiii_ff         ; 185                                                    ;
;     ENA               ; 10                                                     ;
;     SCLR              ; 62                                                     ;
;     plain             ; 113                                                    ;
; cycloneiii_lcell_comb ; 303                                                    ;
;     arith             ; 46                                                     ;
;         2 data inputs ; 45                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 257                                                    ;
;         0 data inputs ; 4                                                      ;
;         1 data inputs ; 14                                                     ;
;         2 data inputs ; 50                                                     ;
;         3 data inputs ; 42                                                     ;
;         4 data inputs ; 147                                                    ;
; cycloneiii_ram_block  ; 28                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 6.00                                                   ;
; Average LUT depth     ; 2.13                                                   ;
+-----------------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "ram_top:memories_14__ram_top_i" Resource Utilization by Entity                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                           ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                               ; 303 (0)           ; 185 (0)      ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top                                                                                                                                                          ; work         ;
;    |ram_top:memories[14].ram_top_i|                ; 303 (217)         ; 185 (97)     ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[14].ram_top_i                                                                                                                           ; work         ;
;       |RAM_Controller:RAM_Controller1|             ; 54 (16)           ; 88 (32)      ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1                                                                                            ; work         ;
;          |RAM:RAM1|                                ; 0 (0)             ; 24 (24)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1                                                                                   ; work         ;
;             |ram_1_port:the_ram|                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram                                                                ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component                                ; work         ;
;                   |altsyncram_ttj1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated ; work         ;
;          |altshift_taps:even_add_1_rtl_0|          ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0                                                             ; work         ;
;             |shift_taps_96m:auto_generated|        ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated                               ; work         ;
;                |altsyncram_md81:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2   ; work         ;
;                |cntr_6pf:cntr1|                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                ; work         ;
;          |altshift_taps:odd_add_1_rtl_0|           ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0                                                              ; work         ;
;             |shift_taps_96m:auto_generated|        ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated                                ; work         ;
;                |altsyncram_md81:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2    ; work         ;
;                |cntr_6pf:cntr1|                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                 ; work         ;
;          |error_check_tree:check_evena|            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena                                                               ; work         ;
;          |error_check_tree:check_evenb|            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb                                                               ; work         ;
;          |error_check_tree:check_odda|             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda                                                                ; work         ;
;          |error_check_tree:check_oddb|             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb                                                                ; work         ;
;       |hex_display:hexa0|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[14].ram_top_i|hex_display:hexa0                                                                                                         ; work         ;
;       |hex_display:hexa1|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[14].ram_top_i|hex_display:hexa1                                                                                                         ; work         ;
;       |hex_display:hexa3|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[14].ram_top_i|hex_display:hexa3                                                                                                         ; work         ;
;       |hex_display:hexa4|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[14].ram_top_i|hex_display:hexa4                                                                                                         ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[14].ram_top_i|state_b                                                                                                                                                                             ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+
; Name                   ; state_b.wait_for_write ; state_b.start_setup ; state_b.wait_write ; state_b.reset_lock ; state_b.wait_lock ; state_b.cycle_PLL ; state_b.run_test ; state_b.wait_setup ; state_b.write_ram ; state_b.reset_PLL ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+
; state_b.reset_PLL      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 0                 ;
; state_b.write_ram      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 1                 ; 1                 ;
; state_b.wait_setup     ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 1                  ; 0                 ; 1                 ;
; state_b.run_test       ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ; 0                  ; 0                 ; 1                 ;
; state_b.cycle_PLL      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 1                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_lock      ; 0                      ; 0                   ; 0                  ; 0                  ; 1                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.reset_lock     ; 0                      ; 0                   ; 0                  ; 1                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_write     ; 0                      ; 0                   ; 1                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.start_setup    ; 0                      ; 1                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_for_write ; 1                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[14].ram_top_i|state_a                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+
; Name                     ; state_a.wait_to_continue ; state_a.wait_start_freq ; state_a.write_start_freq ; state_a.wait_start_err ; state_a.write_start_err ; state_a.hold ; state_a.done_write_freq ; state_a.wait_err_4 ; state_a.write_err_4 ; state_a.wait_err_3 ; state_a.write_err_3 ; state_a.wait_err_2 ; state_a.write_err_2 ; state_a.wait_err_1 ; state_a.write_err_1 ; state_a.wait_frequency ; state_a.write_frequency ; state_a.wait_for_error ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+
; state_a.wait_for_error   ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 0                      ;
; state_a.write_frequency  ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 1                       ; 1                      ;
; state_a.wait_frequency   ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                      ; 0                       ; 1                      ;
; state_a.write_err_1      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_1       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_2      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_2       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_3      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_3       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_4      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_4       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.done_write_freq  ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 1                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.hold             ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 1            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_start_err  ; 0                        ; 0                       ; 0                        ; 0                      ; 1                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_start_err   ; 0                        ; 0                       ; 0                        ; 1                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_start_freq ; 0                        ; 0                       ; 1                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_start_freq  ; 0                        ; 1                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_to_continue ; 1                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|state            ;
+----------------------+----------------------+-----------------+------------------+------------------+
; Name                 ; state.reset_to_write ; state.read_data ; state.align_read ; state.write_data ;
+----------------------+----------------------+-----------------+------------------+------------------+
; state.reset_to_write ; 0                    ; 0               ; 0                ; 0                ;
; state.write_data     ; 1                    ; 0               ; 0                ; 1                ;
; state.align_read     ; 1                    ; 0               ; 1                ; 0                ;
; state.read_data      ; 1                    ; 1               ; 0                ; 0                ;
+----------------------+----------------------+-----------------+------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                 ;
+--------------------------------------------------------+---------------------------------------------------+------------------------+
; Latch Name                                             ; Latch Enable Signal                               ; Free of Timing Hazards ;
+--------------------------------------------------------+---------------------------------------------------+------------------------+
; ram_top:memories[14].ram_top_i|first_fail_freq[0]      ; ram_top:memories[14].ram_top_i|always12           ; yes                    ;
; ram_top:memories[14].ram_top_i|first_fail_freq[1]      ; ram_top:memories[14].ram_top_i|always12           ; yes                    ;
; ram_top:memories[14].ram_top_i|first_fail_freq[2]      ; ram_top:memories[14].ram_top_i|always12           ; yes                    ;
; ram_top:memories[14].ram_top_i|first_fail_freq[3]      ; ram_top:memories[14].ram_top_i|always12           ; yes                    ;
; ram_top:memories[14].ram_top_i|first_fail_freq[4]      ; ram_top:memories[14].ram_top_i|always12           ; yes                    ;
; ram_top:memories[14].ram_top_i|first_fail_freq[5]      ; ram_top:memories[14].ram_top_i|always12           ; yes                    ;
; ram_top:memories[14].ram_top_i|first_fail_freq[6]      ; ram_top:memories[14].ram_top_i|always12           ; yes                    ;
; ram_top:memories[14].ram_top_i|first_fail_freq[7]      ; ram_top:memories[14].ram_top_i|always12           ; yes                    ;
; ram_top:memories[14].ram_top_i|first_fail_freq[8]      ; ram_top:memories[14].ram_top_i|always12           ; yes                    ;
; ram_top:memories[14].ram_top_i|address_latch_2[6]      ; ram_top:memories[14].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[14].ram_top_i|address_latch_2[0]      ; ram_top:memories[14].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[14].ram_top_i|address_latch_1[6]      ; ram_top:memories[14].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[14].ram_top_i|address_latch_1[0]      ; ram_top:memories[14].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[14].ram_top_i|address_latch_2[7]      ; ram_top:memories[14].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[14].ram_top_i|address_latch_2[1]      ; ram_top:memories[14].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[14].ram_top_i|address_latch_1[7]      ; ram_top:memories[14].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[14].ram_top_i|address_latch_1[1]      ; ram_top:memories[14].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[14].ram_top_i|address_latch_2[8]      ; ram_top:memories[14].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[14].ram_top_i|address_latch_2[2]      ; ram_top:memories[14].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[14].ram_top_i|address_latch_1[8]      ; ram_top:memories[14].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[14].ram_top_i|address_latch_1[2]      ; ram_top:memories[14].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[14].ram_top_i|address_latch_2[9]      ; ram_top:memories[14].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[14].ram_top_i|address_latch_2[3]      ; ram_top:memories[14].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[14].ram_top_i|address_latch_1[9]      ; ram_top:memories[14].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[14].ram_top_i|address_latch_1[3]      ; ram_top:memories[14].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[14].ram_top_i|address_latch_1[4]      ; ram_top:memories[14].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[14].ram_top_i|address_latch_2[4]      ; ram_top:memories[14].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[14].ram_top_i|address_latch_1[5]      ; ram_top:memories[14].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[14].ram_top_i|address_latch_2[5]      ; ram_top:memories[14].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[14].ram_top_i|error_latch_2           ; ram_top:memories[14].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[14].ram_top_i|error_latch_1           ; ram_top:memories[14].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[14].ram_top_i|next_past_address_latch ; GND                                               ; yes                    ;
; Number of user-specified and inferred latches = 32     ;                                                   ;                        ;
+--------------------------------------------------------+---------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                              ;
+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; Register name                                                                      ; Reason for Removal                                                                         ;
+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; ram_top:memories[14].ram_top_i|UART_data[7]~reg0                                   ; Stuck at GND due to stuck port data_in                                                     ;
; ram_top:memories[14].ram_top_i|sense_errors                                        ; Merged with ram_top:memories[14].ram_top_i|run_error_test                                  ;
; ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|address[9]           ; Merged with ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|address_last_bit ;
; ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|prev_add[9]          ; Merged with ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|address_last_bit ;
; ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[2,4,6] ; Merged with ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0] ;
; ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[3,5,7] ; Merged with ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[1] ;
; ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|state.align_read     ; Lost fanout                                                                                ;
; ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|state.read_data      ; Lost fanout                                                                                ;
; ram_top:memories[14].ram_top_i|state_b~2                                           ; Lost fanout                                                                                ;
; ram_top:memories[14].ram_top_i|state_b~3                                           ; Lost fanout                                                                                ;
; ram_top:memories[14].ram_top_i|state_b~4                                           ; Lost fanout                                                                                ;
; ram_top:memories[14].ram_top_i|state_b~5                                           ; Lost fanout                                                                                ;
; ram_top:memories[14].ram_top_i|state_b~6                                           ; Lost fanout                                                                                ;
; ram_top:memories[14].ram_top_i|state_a~2                                           ; Lost fanout                                                                                ;
; ram_top:memories[14].ram_top_i|state_a~3                                           ; Lost fanout                                                                                ;
; ram_top:memories[14].ram_top_i|state_a~4                                           ; Lost fanout                                                                                ;
; ram_top:memories[14].ram_top_i|state_a~5                                           ; Lost fanout                                                                                ;
; ram_top:memories[14].ram_top_i|state_a~6                                           ; Lost fanout                                                                                ;
; ram_top:memories[14].ram_top_i|state_a~7                                           ; Lost fanout                                                                                ;
; ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|state~6              ; Lost fanout                                                                                ;
; ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|wren                 ; Merged with ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data ;
; Total Number of Removed Registers = 25                                             ;                                                                                            ;
+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                      ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+
; Register Name                                                                       ; Megafunction                                                                   ; Type       ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+
; ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|error_address_1[0..9] ; ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|even_add_4[0..9]      ; ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|even_add_3[0..9]      ; ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|even_add_2[0..9]      ; ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1[0..9]      ; ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|error_address_2[0..9] ; ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_4[0..9]       ; ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_3[0..9]       ; ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_2[0..9]       ; ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1[0..9]       ; ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|ram_top:memories[14].ram_top_i|UART_data[5]~reg0                               ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |top|ram_top:memories[14].ram_top_i|error_address[8]                                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|ram_top:memories[14].ram_top_i|UART_data[0]~reg0                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|state            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                             ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                             ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; ram.mif              ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_ttj1      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                        ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                     ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                     ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                     ;
; WIDTH          ; 10             ; Untyped                                                                                                     ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                     ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                                     ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                       ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                    ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                    ;
; WIDTH          ; 10             ; Untyped                                                                                                    ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                                    ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                          ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; File                                          ; Location              ; Library ; Checksum                         ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; Error_Check_Tree.v                            ; Project Directory     ; work    ; c1646cb6dbb3d6f7c41d4ef2e58a411f ;
; RAM.v                                         ; Project Directory     ; work    ; 8d6aae00cf030d6b06e6be349559f34a ;
; RAM_Controller.v                              ; Project Directory     ; work    ; 6d4dd0cebe20622218f77b295e429070 ;
; db/altsyncram_ttj1.tdf                        ; Project Directory     ; work    ; 4a1c933ee7b7cbd6dc1186d7d4864b94 ;
; ram.mif                                       ; Project Directory     ; work    ; 3b20122bae569721899f4d0f39d06d67 ;
; ram_1_port.v                                  ; Project Directory     ; work    ; 3cda89794d19461b131983b25ae052f0 ;
; top.v                                         ; Project Directory     ; work    ; d567d5c992c8f95fe12542619fdc3487 ;
; libraries/megafunctions/a_rdenreg.inc         ; Quartus Prime Install ; work    ; 60d2293400bc3c24acb0a137b4849830 ;
; libraries/megafunctions/aglobal151.inc        ; Quartus Prime Install ; work    ; 6487dc11726724597188295b0ef537f0 ;
; libraries/megafunctions/altdpram.inc          ; Quartus Prime Install ; work    ; ef8da121368208b56cc93fbf1bd671b8 ;
; libraries/megafunctions/altram.inc            ; Quartus Prime Install ; work    ; e66a83eccf67170bed97c99d891ad085 ;
; libraries/megafunctions/altrom.inc            ; Quartus Prime Install ; work    ; d4e3a69a331d3a99d3281790d99a1ebd ;
; libraries/megafunctions/altsyncram.tdf        ; Quartus Prime Install ; work    ; e6265526fa502a8b616c94a12acfb3f7 ;
; libraries/megafunctions/lpm_decode.inc        ; Quartus Prime Install ; work    ; 0bd0e20f5e001c1bd360461dceb53d48 ;
; libraries/megafunctions/lpm_mux.inc           ; Quartus Prime Install ; work    ; c22bfd353214c01495b560fc34e47d79 ;
; libraries/megafunctions/stratix_ram_block.inc ; Quartus Prime Install ; work    ; 2263a3bdfffeb150af0977ee13902f70 ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition ram_top:memories_14__ram_top_i ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 116                                                    ;
; cycloneiii_ff         ; 185                                                    ;
;     ENA               ; 10                                                     ;
;     SCLR              ; 62                                                     ;
;     plain             ; 113                                                    ;
; cycloneiii_lcell_comb ; 303                                                    ;
;     arith             ; 46                                                     ;
;         2 data inputs ; 45                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 257                                                    ;
;         0 data inputs ; 4                                                      ;
;         1 data inputs ; 14                                                     ;
;         2 data inputs ; 50                                                     ;
;         3 data inputs ; 42                                                     ;
;         4 data inputs ; 147                                                    ;
; cycloneiii_ram_block  ; 28                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 6.00                                                   ;
; Average LUT depth     ; 2.13                                                   ;
+-----------------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "ram_top:memories_15__ram_top_i" Resource Utilization by Entity                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                           ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                               ; 303 (0)           ; 185 (0)      ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top                                                                                                                                                          ; work         ;
;    |ram_top:memories[15].ram_top_i|                ; 303 (217)         ; 185 (97)     ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[15].ram_top_i                                                                                                                           ; work         ;
;       |RAM_Controller:RAM_Controller1|             ; 54 (16)           ; 88 (32)      ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1                                                                                            ; work         ;
;          |RAM:RAM1|                                ; 0 (0)             ; 24 (24)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1                                                                                   ; work         ;
;             |ram_1_port:the_ram|                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram                                                                ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component                                ; work         ;
;                   |altsyncram_ttj1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated ; work         ;
;          |altshift_taps:even_add_1_rtl_0|          ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0                                                             ; work         ;
;             |shift_taps_96m:auto_generated|        ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated                               ; work         ;
;                |altsyncram_md81:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2   ; work         ;
;                |cntr_6pf:cntr1|                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                ; work         ;
;          |altshift_taps:odd_add_1_rtl_0|           ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0                                                              ; work         ;
;             |shift_taps_96m:auto_generated|        ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated                                ; work         ;
;                |altsyncram_md81:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2    ; work         ;
;                |cntr_6pf:cntr1|                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                 ; work         ;
;          |error_check_tree:check_evena|            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena                                                               ; work         ;
;          |error_check_tree:check_evenb|            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb                                                               ; work         ;
;          |error_check_tree:check_odda|             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda                                                                ; work         ;
;          |error_check_tree:check_oddb|             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb                                                                ; work         ;
;       |hex_display:hexa0|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[15].ram_top_i|hex_display:hexa0                                                                                                         ; work         ;
;       |hex_display:hexa1|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[15].ram_top_i|hex_display:hexa1                                                                                                         ; work         ;
;       |hex_display:hexa3|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[15].ram_top_i|hex_display:hexa3                                                                                                         ; work         ;
;       |hex_display:hexa4|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[15].ram_top_i|hex_display:hexa4                                                                                                         ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[15].ram_top_i|state_b                                                                                                                                                                             ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+
; Name                   ; state_b.wait_for_write ; state_b.start_setup ; state_b.wait_write ; state_b.reset_lock ; state_b.wait_lock ; state_b.cycle_PLL ; state_b.run_test ; state_b.wait_setup ; state_b.write_ram ; state_b.reset_PLL ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+
; state_b.reset_PLL      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 0                 ;
; state_b.write_ram      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 1                 ; 1                 ;
; state_b.wait_setup     ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 1                  ; 0                 ; 1                 ;
; state_b.run_test       ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ; 0                  ; 0                 ; 1                 ;
; state_b.cycle_PLL      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 1                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_lock      ; 0                      ; 0                   ; 0                  ; 0                  ; 1                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.reset_lock     ; 0                      ; 0                   ; 0                  ; 1                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_write     ; 0                      ; 0                   ; 1                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.start_setup    ; 0                      ; 1                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_for_write ; 1                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[15].ram_top_i|state_a                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+
; Name                     ; state_a.wait_to_continue ; state_a.wait_start_freq ; state_a.write_start_freq ; state_a.wait_start_err ; state_a.write_start_err ; state_a.hold ; state_a.done_write_freq ; state_a.wait_err_4 ; state_a.write_err_4 ; state_a.wait_err_3 ; state_a.write_err_3 ; state_a.wait_err_2 ; state_a.write_err_2 ; state_a.wait_err_1 ; state_a.write_err_1 ; state_a.wait_frequency ; state_a.write_frequency ; state_a.wait_for_error ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+
; state_a.wait_for_error   ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 0                      ;
; state_a.write_frequency  ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 1                       ; 1                      ;
; state_a.wait_frequency   ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                      ; 0                       ; 1                      ;
; state_a.write_err_1      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_1       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_2      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_2       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_3      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_3       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_4      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_4       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.done_write_freq  ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 1                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.hold             ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 1            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_start_err  ; 0                        ; 0                       ; 0                        ; 0                      ; 1                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_start_err   ; 0                        ; 0                       ; 0                        ; 1                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_start_freq ; 0                        ; 0                       ; 1                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_start_freq  ; 0                        ; 1                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_to_continue ; 1                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|state            ;
+----------------------+----------------------+-----------------+------------------+------------------+
; Name                 ; state.reset_to_write ; state.read_data ; state.align_read ; state.write_data ;
+----------------------+----------------------+-----------------+------------------+------------------+
; state.reset_to_write ; 0                    ; 0               ; 0                ; 0                ;
; state.write_data     ; 1                    ; 0               ; 0                ; 1                ;
; state.align_read     ; 1                    ; 0               ; 1                ; 0                ;
; state.read_data      ; 1                    ; 1               ; 0                ; 0                ;
+----------------------+----------------------+-----------------+------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                 ;
+--------------------------------------------------------+---------------------------------------------------+------------------------+
; Latch Name                                             ; Latch Enable Signal                               ; Free of Timing Hazards ;
+--------------------------------------------------------+---------------------------------------------------+------------------------+
; ram_top:memories[15].ram_top_i|first_fail_freq[0]      ; ram_top:memories[15].ram_top_i|always12           ; yes                    ;
; ram_top:memories[15].ram_top_i|first_fail_freq[1]      ; ram_top:memories[15].ram_top_i|always12           ; yes                    ;
; ram_top:memories[15].ram_top_i|first_fail_freq[2]      ; ram_top:memories[15].ram_top_i|always12           ; yes                    ;
; ram_top:memories[15].ram_top_i|first_fail_freq[3]      ; ram_top:memories[15].ram_top_i|always12           ; yes                    ;
; ram_top:memories[15].ram_top_i|first_fail_freq[4]      ; ram_top:memories[15].ram_top_i|always12           ; yes                    ;
; ram_top:memories[15].ram_top_i|first_fail_freq[5]      ; ram_top:memories[15].ram_top_i|always12           ; yes                    ;
; ram_top:memories[15].ram_top_i|first_fail_freq[6]      ; ram_top:memories[15].ram_top_i|always12           ; yes                    ;
; ram_top:memories[15].ram_top_i|first_fail_freq[7]      ; ram_top:memories[15].ram_top_i|always12           ; yes                    ;
; ram_top:memories[15].ram_top_i|first_fail_freq[8]      ; ram_top:memories[15].ram_top_i|always12           ; yes                    ;
; ram_top:memories[15].ram_top_i|address_latch_2[6]      ; ram_top:memories[15].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[15].ram_top_i|address_latch_2[0]      ; ram_top:memories[15].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[15].ram_top_i|address_latch_1[6]      ; ram_top:memories[15].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[15].ram_top_i|address_latch_1[0]      ; ram_top:memories[15].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[15].ram_top_i|address_latch_2[7]      ; ram_top:memories[15].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[15].ram_top_i|address_latch_2[1]      ; ram_top:memories[15].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[15].ram_top_i|address_latch_1[7]      ; ram_top:memories[15].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[15].ram_top_i|address_latch_1[1]      ; ram_top:memories[15].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[15].ram_top_i|address_latch_2[8]      ; ram_top:memories[15].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[15].ram_top_i|address_latch_2[2]      ; ram_top:memories[15].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[15].ram_top_i|address_latch_1[8]      ; ram_top:memories[15].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[15].ram_top_i|address_latch_1[2]      ; ram_top:memories[15].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[15].ram_top_i|address_latch_2[9]      ; ram_top:memories[15].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[15].ram_top_i|address_latch_2[3]      ; ram_top:memories[15].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[15].ram_top_i|address_latch_1[9]      ; ram_top:memories[15].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[15].ram_top_i|address_latch_1[3]      ; ram_top:memories[15].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[15].ram_top_i|address_latch_1[4]      ; ram_top:memories[15].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[15].ram_top_i|address_latch_2[4]      ; ram_top:memories[15].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[15].ram_top_i|address_latch_1[5]      ; ram_top:memories[15].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[15].ram_top_i|address_latch_2[5]      ; ram_top:memories[15].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[15].ram_top_i|error_latch_2           ; ram_top:memories[15].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[15].ram_top_i|error_latch_1           ; ram_top:memories[15].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[15].ram_top_i|next_past_address_latch ; GND                                               ; yes                    ;
; Number of user-specified and inferred latches = 32     ;                                                   ;                        ;
+--------------------------------------------------------+---------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                              ;
+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; Register name                                                                      ; Reason for Removal                                                                         ;
+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; ram_top:memories[15].ram_top_i|UART_data[7]~reg0                                   ; Stuck at GND due to stuck port data_in                                                     ;
; ram_top:memories[15].ram_top_i|sense_errors                                        ; Merged with ram_top:memories[15].ram_top_i|run_error_test                                  ;
; ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|address[9]           ; Merged with ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|address_last_bit ;
; ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|prev_add[9]          ; Merged with ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|address_last_bit ;
; ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[2,4,6] ; Merged with ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0] ;
; ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[3,5,7] ; Merged with ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[1] ;
; ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|state.align_read     ; Lost fanout                                                                                ;
; ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|state.read_data      ; Lost fanout                                                                                ;
; ram_top:memories[15].ram_top_i|state_b~2                                           ; Lost fanout                                                                                ;
; ram_top:memories[15].ram_top_i|state_b~3                                           ; Lost fanout                                                                                ;
; ram_top:memories[15].ram_top_i|state_b~4                                           ; Lost fanout                                                                                ;
; ram_top:memories[15].ram_top_i|state_b~5                                           ; Lost fanout                                                                                ;
; ram_top:memories[15].ram_top_i|state_b~6                                           ; Lost fanout                                                                                ;
; ram_top:memories[15].ram_top_i|state_a~2                                           ; Lost fanout                                                                                ;
; ram_top:memories[15].ram_top_i|state_a~3                                           ; Lost fanout                                                                                ;
; ram_top:memories[15].ram_top_i|state_a~4                                           ; Lost fanout                                                                                ;
; ram_top:memories[15].ram_top_i|state_a~5                                           ; Lost fanout                                                                                ;
; ram_top:memories[15].ram_top_i|state_a~6                                           ; Lost fanout                                                                                ;
; ram_top:memories[15].ram_top_i|state_a~7                                           ; Lost fanout                                                                                ;
; ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|state~6              ; Lost fanout                                                                                ;
; ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|wren                 ; Merged with ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data ;
; Total Number of Removed Registers = 25                                             ;                                                                                            ;
+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                      ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+
; Register Name                                                                       ; Megafunction                                                                   ; Type       ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+
; ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|error_address_1[0..9] ; ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|even_add_4[0..9]      ; ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|even_add_3[0..9]      ; ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|even_add_2[0..9]      ; ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1[0..9]      ; ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|error_address_2[0..9] ; ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_4[0..9]       ; ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_3[0..9]       ; ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_2[0..9]       ; ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1[0..9]       ; ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|ram_top:memories[15].ram_top_i|UART_data[5]~reg0                               ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |top|ram_top:memories[15].ram_top_i|error_address[8]                                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|ram_top:memories[15].ram_top_i|UART_data[0]~reg0                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|state            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                             ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                             ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; ram.mif              ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_ttj1      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                        ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                     ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                     ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                     ;
; WIDTH          ; 10             ; Untyped                                                                                                     ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                     ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                                     ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                       ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                    ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                    ;
; WIDTH          ; 10             ; Untyped                                                                                                    ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                                    ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                          ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; File                                          ; Location              ; Library ; Checksum                         ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; Error_Check_Tree.v                            ; Project Directory     ; work    ; c1646cb6dbb3d6f7c41d4ef2e58a411f ;
; RAM.v                                         ; Project Directory     ; work    ; 8d6aae00cf030d6b06e6be349559f34a ;
; RAM_Controller.v                              ; Project Directory     ; work    ; 6d4dd0cebe20622218f77b295e429070 ;
; db/altsyncram_ttj1.tdf                        ; Project Directory     ; work    ; 4a1c933ee7b7cbd6dc1186d7d4864b94 ;
; ram.mif                                       ; Project Directory     ; work    ; 3b20122bae569721899f4d0f39d06d67 ;
; ram_1_port.v                                  ; Project Directory     ; work    ; 3cda89794d19461b131983b25ae052f0 ;
; top.v                                         ; Project Directory     ; work    ; d567d5c992c8f95fe12542619fdc3487 ;
; libraries/megafunctions/a_rdenreg.inc         ; Quartus Prime Install ; work    ; 60d2293400bc3c24acb0a137b4849830 ;
; libraries/megafunctions/aglobal151.inc        ; Quartus Prime Install ; work    ; 6487dc11726724597188295b0ef537f0 ;
; libraries/megafunctions/altdpram.inc          ; Quartus Prime Install ; work    ; ef8da121368208b56cc93fbf1bd671b8 ;
; libraries/megafunctions/altram.inc            ; Quartus Prime Install ; work    ; e66a83eccf67170bed97c99d891ad085 ;
; libraries/megafunctions/altrom.inc            ; Quartus Prime Install ; work    ; d4e3a69a331d3a99d3281790d99a1ebd ;
; libraries/megafunctions/altsyncram.tdf        ; Quartus Prime Install ; work    ; e6265526fa502a8b616c94a12acfb3f7 ;
; libraries/megafunctions/lpm_decode.inc        ; Quartus Prime Install ; work    ; 0bd0e20f5e001c1bd360461dceb53d48 ;
; libraries/megafunctions/lpm_mux.inc           ; Quartus Prime Install ; work    ; c22bfd353214c01495b560fc34e47d79 ;
; libraries/megafunctions/stratix_ram_block.inc ; Quartus Prime Install ; work    ; 2263a3bdfffeb150af0977ee13902f70 ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition ram_top:memories_15__ram_top_i ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 116                                                    ;
; cycloneiii_ff         ; 185                                                    ;
;     ENA               ; 10                                                     ;
;     SCLR              ; 62                                                     ;
;     plain             ; 113                                                    ;
; cycloneiii_lcell_comb ; 303                                                    ;
;     arith             ; 46                                                     ;
;         2 data inputs ; 45                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 257                                                    ;
;         0 data inputs ; 4                                                      ;
;         1 data inputs ; 14                                                     ;
;         2 data inputs ; 50                                                     ;
;         3 data inputs ; 42                                                     ;
;         4 data inputs ; 147                                                    ;
; cycloneiii_ram_block  ; 28                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 6.00                                                   ;
; Average LUT depth     ; 2.13                                                   ;
+-----------------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "ram_top:memories_16__ram_top_i" Resource Utilization by Entity                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                           ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                               ; 303 (0)           ; 185 (0)      ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top                                                                                                                                                          ; work         ;
;    |ram_top:memories[16].ram_top_i|                ; 303 (217)         ; 185 (97)     ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[16].ram_top_i                                                                                                                           ; work         ;
;       |RAM_Controller:RAM_Controller1|             ; 54 (16)           ; 88 (32)      ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1                                                                                            ; work         ;
;          |RAM:RAM1|                                ; 0 (0)             ; 24 (24)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1                                                                                   ; work         ;
;             |ram_1_port:the_ram|                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram                                                                ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component                                ; work         ;
;                   |altsyncram_ttj1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated ; work         ;
;          |altshift_taps:even_add_1_rtl_0|          ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0                                                             ; work         ;
;             |shift_taps_96m:auto_generated|        ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated                               ; work         ;
;                |altsyncram_md81:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2   ; work         ;
;                |cntr_6pf:cntr1|                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                ; work         ;
;          |altshift_taps:odd_add_1_rtl_0|           ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0                                                              ; work         ;
;             |shift_taps_96m:auto_generated|        ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated                                ; work         ;
;                |altsyncram_md81:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2    ; work         ;
;                |cntr_6pf:cntr1|                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                 ; work         ;
;          |error_check_tree:check_evena|            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena                                                               ; work         ;
;          |error_check_tree:check_evenb|            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb                                                               ; work         ;
;          |error_check_tree:check_odda|             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda                                                                ; work         ;
;          |error_check_tree:check_oddb|             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb                                                                ; work         ;
;       |hex_display:hexa0|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[16].ram_top_i|hex_display:hexa0                                                                                                         ; work         ;
;       |hex_display:hexa1|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[16].ram_top_i|hex_display:hexa1                                                                                                         ; work         ;
;       |hex_display:hexa3|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[16].ram_top_i|hex_display:hexa3                                                                                                         ; work         ;
;       |hex_display:hexa4|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[16].ram_top_i|hex_display:hexa4                                                                                                         ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[16].ram_top_i|state_b                                                                                                                                                                             ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+
; Name                   ; state_b.wait_for_write ; state_b.start_setup ; state_b.wait_write ; state_b.reset_lock ; state_b.wait_lock ; state_b.cycle_PLL ; state_b.run_test ; state_b.wait_setup ; state_b.write_ram ; state_b.reset_PLL ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+
; state_b.reset_PLL      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 0                 ;
; state_b.write_ram      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 1                 ; 1                 ;
; state_b.wait_setup     ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 1                  ; 0                 ; 1                 ;
; state_b.run_test       ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ; 0                  ; 0                 ; 1                 ;
; state_b.cycle_PLL      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 1                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_lock      ; 0                      ; 0                   ; 0                  ; 0                  ; 1                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.reset_lock     ; 0                      ; 0                   ; 0                  ; 1                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_write     ; 0                      ; 0                   ; 1                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.start_setup    ; 0                      ; 1                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_for_write ; 1                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[16].ram_top_i|state_a                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+
; Name                     ; state_a.wait_to_continue ; state_a.wait_start_freq ; state_a.write_start_freq ; state_a.wait_start_err ; state_a.write_start_err ; state_a.hold ; state_a.done_write_freq ; state_a.wait_err_4 ; state_a.write_err_4 ; state_a.wait_err_3 ; state_a.write_err_3 ; state_a.wait_err_2 ; state_a.write_err_2 ; state_a.wait_err_1 ; state_a.write_err_1 ; state_a.wait_frequency ; state_a.write_frequency ; state_a.wait_for_error ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+
; state_a.wait_for_error   ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 0                      ;
; state_a.write_frequency  ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 1                       ; 1                      ;
; state_a.wait_frequency   ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                      ; 0                       ; 1                      ;
; state_a.write_err_1      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_1       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_2      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_2       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_3      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_3       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_4      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_4       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.done_write_freq  ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 1                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.hold             ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 1            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_start_err  ; 0                        ; 0                       ; 0                        ; 0                      ; 1                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_start_err   ; 0                        ; 0                       ; 0                        ; 1                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_start_freq ; 0                        ; 0                       ; 1                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_start_freq  ; 0                        ; 1                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_to_continue ; 1                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|state            ;
+----------------------+----------------------+-----------------+------------------+------------------+
; Name                 ; state.reset_to_write ; state.read_data ; state.align_read ; state.write_data ;
+----------------------+----------------------+-----------------+------------------+------------------+
; state.reset_to_write ; 0                    ; 0               ; 0                ; 0                ;
; state.write_data     ; 1                    ; 0               ; 0                ; 1                ;
; state.align_read     ; 1                    ; 0               ; 1                ; 0                ;
; state.read_data      ; 1                    ; 1               ; 0                ; 0                ;
+----------------------+----------------------+-----------------+------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                 ;
+--------------------------------------------------------+---------------------------------------------------+------------------------+
; Latch Name                                             ; Latch Enable Signal                               ; Free of Timing Hazards ;
+--------------------------------------------------------+---------------------------------------------------+------------------------+
; ram_top:memories[16].ram_top_i|first_fail_freq[0]      ; ram_top:memories[16].ram_top_i|always12           ; yes                    ;
; ram_top:memories[16].ram_top_i|first_fail_freq[1]      ; ram_top:memories[16].ram_top_i|always12           ; yes                    ;
; ram_top:memories[16].ram_top_i|first_fail_freq[2]      ; ram_top:memories[16].ram_top_i|always12           ; yes                    ;
; ram_top:memories[16].ram_top_i|first_fail_freq[3]      ; ram_top:memories[16].ram_top_i|always12           ; yes                    ;
; ram_top:memories[16].ram_top_i|first_fail_freq[4]      ; ram_top:memories[16].ram_top_i|always12           ; yes                    ;
; ram_top:memories[16].ram_top_i|first_fail_freq[5]      ; ram_top:memories[16].ram_top_i|always12           ; yes                    ;
; ram_top:memories[16].ram_top_i|first_fail_freq[6]      ; ram_top:memories[16].ram_top_i|always12           ; yes                    ;
; ram_top:memories[16].ram_top_i|first_fail_freq[7]      ; ram_top:memories[16].ram_top_i|always12           ; yes                    ;
; ram_top:memories[16].ram_top_i|first_fail_freq[8]      ; ram_top:memories[16].ram_top_i|always12           ; yes                    ;
; ram_top:memories[16].ram_top_i|address_latch_2[6]      ; ram_top:memories[16].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[16].ram_top_i|address_latch_2[0]      ; ram_top:memories[16].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[16].ram_top_i|address_latch_1[6]      ; ram_top:memories[16].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[16].ram_top_i|address_latch_1[0]      ; ram_top:memories[16].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[16].ram_top_i|address_latch_2[7]      ; ram_top:memories[16].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[16].ram_top_i|address_latch_2[1]      ; ram_top:memories[16].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[16].ram_top_i|address_latch_1[7]      ; ram_top:memories[16].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[16].ram_top_i|address_latch_1[1]      ; ram_top:memories[16].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[16].ram_top_i|address_latch_2[8]      ; ram_top:memories[16].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[16].ram_top_i|address_latch_2[2]      ; ram_top:memories[16].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[16].ram_top_i|address_latch_1[8]      ; ram_top:memories[16].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[16].ram_top_i|address_latch_1[2]      ; ram_top:memories[16].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[16].ram_top_i|address_latch_2[9]      ; ram_top:memories[16].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[16].ram_top_i|address_latch_2[3]      ; ram_top:memories[16].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[16].ram_top_i|address_latch_1[9]      ; ram_top:memories[16].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[16].ram_top_i|address_latch_1[3]      ; ram_top:memories[16].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[16].ram_top_i|address_latch_1[4]      ; ram_top:memories[16].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[16].ram_top_i|address_latch_2[4]      ; ram_top:memories[16].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[16].ram_top_i|address_latch_1[5]      ; ram_top:memories[16].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[16].ram_top_i|address_latch_2[5]      ; ram_top:memories[16].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[16].ram_top_i|error_latch_2           ; ram_top:memories[16].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[16].ram_top_i|error_latch_1           ; ram_top:memories[16].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[16].ram_top_i|next_past_address_latch ; GND                                               ; yes                    ;
; Number of user-specified and inferred latches = 32     ;                                                   ;                        ;
+--------------------------------------------------------+---------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                              ;
+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; Register name                                                                      ; Reason for Removal                                                                         ;
+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; ram_top:memories[16].ram_top_i|UART_data[7]~reg0                                   ; Stuck at GND due to stuck port data_in                                                     ;
; ram_top:memories[16].ram_top_i|sense_errors                                        ; Merged with ram_top:memories[16].ram_top_i|run_error_test                                  ;
; ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|address[9]           ; Merged with ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|address_last_bit ;
; ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|prev_add[9]          ; Merged with ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|address_last_bit ;
; ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[2,4,6] ; Merged with ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0] ;
; ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[3,5,7] ; Merged with ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[1] ;
; ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|state.align_read     ; Lost fanout                                                                                ;
; ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|state.read_data      ; Lost fanout                                                                                ;
; ram_top:memories[16].ram_top_i|state_b~2                                           ; Lost fanout                                                                                ;
; ram_top:memories[16].ram_top_i|state_b~3                                           ; Lost fanout                                                                                ;
; ram_top:memories[16].ram_top_i|state_b~4                                           ; Lost fanout                                                                                ;
; ram_top:memories[16].ram_top_i|state_b~5                                           ; Lost fanout                                                                                ;
; ram_top:memories[16].ram_top_i|state_b~6                                           ; Lost fanout                                                                                ;
; ram_top:memories[16].ram_top_i|state_a~2                                           ; Lost fanout                                                                                ;
; ram_top:memories[16].ram_top_i|state_a~3                                           ; Lost fanout                                                                                ;
; ram_top:memories[16].ram_top_i|state_a~4                                           ; Lost fanout                                                                                ;
; ram_top:memories[16].ram_top_i|state_a~5                                           ; Lost fanout                                                                                ;
; ram_top:memories[16].ram_top_i|state_a~6                                           ; Lost fanout                                                                                ;
; ram_top:memories[16].ram_top_i|state_a~7                                           ; Lost fanout                                                                                ;
; ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|state~6              ; Lost fanout                                                                                ;
; ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|wren                 ; Merged with ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data ;
; Total Number of Removed Registers = 25                                             ;                                                                                            ;
+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                      ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+
; Register Name                                                                       ; Megafunction                                                                   ; Type       ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+
; ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|error_address_1[0..9] ; ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|even_add_4[0..9]      ; ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|even_add_3[0..9]      ; ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|even_add_2[0..9]      ; ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1[0..9]      ; ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|error_address_2[0..9] ; ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_4[0..9]       ; ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_3[0..9]       ; ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_2[0..9]       ; ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1[0..9]       ; ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|ram_top:memories[16].ram_top_i|UART_data[5]~reg0                               ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |top|ram_top:memories[16].ram_top_i|error_address[8]                                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|ram_top:memories[16].ram_top_i|UART_data[0]~reg0                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|state            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                             ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                             ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; ram.mif              ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_ttj1      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                        ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                     ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                     ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                     ;
; WIDTH          ; 10             ; Untyped                                                                                                     ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                     ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                                     ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                       ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                    ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                    ;
; WIDTH          ; 10             ; Untyped                                                                                                    ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                                    ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                          ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; File                                          ; Location              ; Library ; Checksum                         ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; Error_Check_Tree.v                            ; Project Directory     ; work    ; c1646cb6dbb3d6f7c41d4ef2e58a411f ;
; RAM.v                                         ; Project Directory     ; work    ; 8d6aae00cf030d6b06e6be349559f34a ;
; RAM_Controller.v                              ; Project Directory     ; work    ; 6d4dd0cebe20622218f77b295e429070 ;
; db/altsyncram_ttj1.tdf                        ; Project Directory     ; work    ; 4a1c933ee7b7cbd6dc1186d7d4864b94 ;
; ram.mif                                       ; Project Directory     ; work    ; 3b20122bae569721899f4d0f39d06d67 ;
; ram_1_port.v                                  ; Project Directory     ; work    ; 3cda89794d19461b131983b25ae052f0 ;
; top.v                                         ; Project Directory     ; work    ; d567d5c992c8f95fe12542619fdc3487 ;
; libraries/megafunctions/a_rdenreg.inc         ; Quartus Prime Install ; work    ; 60d2293400bc3c24acb0a137b4849830 ;
; libraries/megafunctions/aglobal151.inc        ; Quartus Prime Install ; work    ; 6487dc11726724597188295b0ef537f0 ;
; libraries/megafunctions/altdpram.inc          ; Quartus Prime Install ; work    ; ef8da121368208b56cc93fbf1bd671b8 ;
; libraries/megafunctions/altram.inc            ; Quartus Prime Install ; work    ; e66a83eccf67170bed97c99d891ad085 ;
; libraries/megafunctions/altrom.inc            ; Quartus Prime Install ; work    ; d4e3a69a331d3a99d3281790d99a1ebd ;
; libraries/megafunctions/altsyncram.tdf        ; Quartus Prime Install ; work    ; e6265526fa502a8b616c94a12acfb3f7 ;
; libraries/megafunctions/lpm_decode.inc        ; Quartus Prime Install ; work    ; 0bd0e20f5e001c1bd360461dceb53d48 ;
; libraries/megafunctions/lpm_mux.inc           ; Quartus Prime Install ; work    ; c22bfd353214c01495b560fc34e47d79 ;
; libraries/megafunctions/stratix_ram_block.inc ; Quartus Prime Install ; work    ; 2263a3bdfffeb150af0977ee13902f70 ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition ram_top:memories_16__ram_top_i ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 116                                                    ;
; cycloneiii_ff         ; 185                                                    ;
;     ENA               ; 10                                                     ;
;     SCLR              ; 62                                                     ;
;     plain             ; 113                                                    ;
; cycloneiii_lcell_comb ; 303                                                    ;
;     arith             ; 46                                                     ;
;         2 data inputs ; 45                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 257                                                    ;
;         0 data inputs ; 4                                                      ;
;         1 data inputs ; 14                                                     ;
;         2 data inputs ; 50                                                     ;
;         3 data inputs ; 42                                                     ;
;         4 data inputs ; 147                                                    ;
; cycloneiii_ram_block  ; 28                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 6.00                                                   ;
; Average LUT depth     ; 2.13                                                   ;
+-----------------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "ram_top:memories_17__ram_top_i" Resource Utilization by Entity                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                           ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                               ; 303 (0)           ; 185 (0)      ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top                                                                                                                                                          ; work         ;
;    |ram_top:memories[17].ram_top_i|                ; 303 (217)         ; 185 (97)     ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[17].ram_top_i                                                                                                                           ; work         ;
;       |RAM_Controller:RAM_Controller1|             ; 54 (16)           ; 88 (32)      ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1                                                                                            ; work         ;
;          |RAM:RAM1|                                ; 0 (0)             ; 24 (24)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1                                                                                   ; work         ;
;             |ram_1_port:the_ram|                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram                                                                ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component                                ; work         ;
;                   |altsyncram_ttj1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated ; work         ;
;          |altshift_taps:even_add_1_rtl_0|          ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0                                                             ; work         ;
;             |shift_taps_96m:auto_generated|        ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated                               ; work         ;
;                |altsyncram_md81:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2   ; work         ;
;                |cntr_6pf:cntr1|                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                ; work         ;
;          |altshift_taps:odd_add_1_rtl_0|           ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0                                                              ; work         ;
;             |shift_taps_96m:auto_generated|        ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated                                ; work         ;
;                |altsyncram_md81:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2    ; work         ;
;                |cntr_6pf:cntr1|                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                 ; work         ;
;          |error_check_tree:check_evena|            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena                                                               ; work         ;
;          |error_check_tree:check_evenb|            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb                                                               ; work         ;
;          |error_check_tree:check_odda|             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda                                                                ; work         ;
;          |error_check_tree:check_oddb|             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb                                                                ; work         ;
;       |hex_display:hexa0|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[17].ram_top_i|hex_display:hexa0                                                                                                         ; work         ;
;       |hex_display:hexa1|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[17].ram_top_i|hex_display:hexa1                                                                                                         ; work         ;
;       |hex_display:hexa3|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[17].ram_top_i|hex_display:hexa3                                                                                                         ; work         ;
;       |hex_display:hexa4|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[17].ram_top_i|hex_display:hexa4                                                                                                         ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[17].ram_top_i|state_b                                                                                                                                                                             ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+
; Name                   ; state_b.wait_for_write ; state_b.start_setup ; state_b.wait_write ; state_b.reset_lock ; state_b.wait_lock ; state_b.cycle_PLL ; state_b.run_test ; state_b.wait_setup ; state_b.write_ram ; state_b.reset_PLL ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+
; state_b.reset_PLL      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 0                 ;
; state_b.write_ram      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 1                 ; 1                 ;
; state_b.wait_setup     ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 1                  ; 0                 ; 1                 ;
; state_b.run_test       ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ; 0                  ; 0                 ; 1                 ;
; state_b.cycle_PLL      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 1                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_lock      ; 0                      ; 0                   ; 0                  ; 0                  ; 1                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.reset_lock     ; 0                      ; 0                   ; 0                  ; 1                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_write     ; 0                      ; 0                   ; 1                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.start_setup    ; 0                      ; 1                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_for_write ; 1                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[17].ram_top_i|state_a                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+
; Name                     ; state_a.wait_to_continue ; state_a.wait_start_freq ; state_a.write_start_freq ; state_a.wait_start_err ; state_a.write_start_err ; state_a.hold ; state_a.done_write_freq ; state_a.wait_err_4 ; state_a.write_err_4 ; state_a.wait_err_3 ; state_a.write_err_3 ; state_a.wait_err_2 ; state_a.write_err_2 ; state_a.wait_err_1 ; state_a.write_err_1 ; state_a.wait_frequency ; state_a.write_frequency ; state_a.wait_for_error ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+
; state_a.wait_for_error   ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 0                      ;
; state_a.write_frequency  ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 1                       ; 1                      ;
; state_a.wait_frequency   ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                      ; 0                       ; 1                      ;
; state_a.write_err_1      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_1       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_2      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_2       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_3      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_3       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_4      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_4       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.done_write_freq  ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 1                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.hold             ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 1            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_start_err  ; 0                        ; 0                       ; 0                        ; 0                      ; 1                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_start_err   ; 0                        ; 0                       ; 0                        ; 1                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_start_freq ; 0                        ; 0                       ; 1                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_start_freq  ; 0                        ; 1                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_to_continue ; 1                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|state            ;
+----------------------+----------------------+-----------------+------------------+------------------+
; Name                 ; state.reset_to_write ; state.read_data ; state.align_read ; state.write_data ;
+----------------------+----------------------+-----------------+------------------+------------------+
; state.reset_to_write ; 0                    ; 0               ; 0                ; 0                ;
; state.write_data     ; 1                    ; 0               ; 0                ; 1                ;
; state.align_read     ; 1                    ; 0               ; 1                ; 0                ;
; state.read_data      ; 1                    ; 1               ; 0                ; 0                ;
+----------------------+----------------------+-----------------+------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                 ;
+--------------------------------------------------------+---------------------------------------------------+------------------------+
; Latch Name                                             ; Latch Enable Signal                               ; Free of Timing Hazards ;
+--------------------------------------------------------+---------------------------------------------------+------------------------+
; ram_top:memories[17].ram_top_i|first_fail_freq[0]      ; ram_top:memories[17].ram_top_i|always12           ; yes                    ;
; ram_top:memories[17].ram_top_i|first_fail_freq[1]      ; ram_top:memories[17].ram_top_i|always12           ; yes                    ;
; ram_top:memories[17].ram_top_i|first_fail_freq[2]      ; ram_top:memories[17].ram_top_i|always12           ; yes                    ;
; ram_top:memories[17].ram_top_i|first_fail_freq[3]      ; ram_top:memories[17].ram_top_i|always12           ; yes                    ;
; ram_top:memories[17].ram_top_i|first_fail_freq[4]      ; ram_top:memories[17].ram_top_i|always12           ; yes                    ;
; ram_top:memories[17].ram_top_i|first_fail_freq[5]      ; ram_top:memories[17].ram_top_i|always12           ; yes                    ;
; ram_top:memories[17].ram_top_i|first_fail_freq[6]      ; ram_top:memories[17].ram_top_i|always12           ; yes                    ;
; ram_top:memories[17].ram_top_i|first_fail_freq[7]      ; ram_top:memories[17].ram_top_i|always12           ; yes                    ;
; ram_top:memories[17].ram_top_i|first_fail_freq[8]      ; ram_top:memories[17].ram_top_i|always12           ; yes                    ;
; ram_top:memories[17].ram_top_i|address_latch_2[6]      ; ram_top:memories[17].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[17].ram_top_i|address_latch_2[0]      ; ram_top:memories[17].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[17].ram_top_i|address_latch_1[6]      ; ram_top:memories[17].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[17].ram_top_i|address_latch_1[0]      ; ram_top:memories[17].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[17].ram_top_i|address_latch_2[7]      ; ram_top:memories[17].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[17].ram_top_i|address_latch_2[1]      ; ram_top:memories[17].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[17].ram_top_i|address_latch_1[7]      ; ram_top:memories[17].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[17].ram_top_i|address_latch_1[1]      ; ram_top:memories[17].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[17].ram_top_i|address_latch_2[8]      ; ram_top:memories[17].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[17].ram_top_i|address_latch_2[2]      ; ram_top:memories[17].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[17].ram_top_i|address_latch_1[8]      ; ram_top:memories[17].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[17].ram_top_i|address_latch_1[2]      ; ram_top:memories[17].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[17].ram_top_i|address_latch_2[9]      ; ram_top:memories[17].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[17].ram_top_i|address_latch_2[3]      ; ram_top:memories[17].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[17].ram_top_i|address_latch_1[9]      ; ram_top:memories[17].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[17].ram_top_i|address_latch_1[3]      ; ram_top:memories[17].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[17].ram_top_i|address_latch_1[4]      ; ram_top:memories[17].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[17].ram_top_i|address_latch_2[4]      ; ram_top:memories[17].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[17].ram_top_i|address_latch_1[5]      ; ram_top:memories[17].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[17].ram_top_i|address_latch_2[5]      ; ram_top:memories[17].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[17].ram_top_i|error_latch_2           ; ram_top:memories[17].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[17].ram_top_i|error_latch_1           ; ram_top:memories[17].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[17].ram_top_i|next_past_address_latch ; GND                                               ; yes                    ;
; Number of user-specified and inferred latches = 32     ;                                                   ;                        ;
+--------------------------------------------------------+---------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                              ;
+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; Register name                                                                      ; Reason for Removal                                                                         ;
+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; ram_top:memories[17].ram_top_i|UART_data[7]~reg0                                   ; Stuck at GND due to stuck port data_in                                                     ;
; ram_top:memories[17].ram_top_i|sense_errors                                        ; Merged with ram_top:memories[17].ram_top_i|run_error_test                                  ;
; ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|address[9]           ; Merged with ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|address_last_bit ;
; ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|prev_add[9]          ; Merged with ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|address_last_bit ;
; ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[2,4,6] ; Merged with ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0] ;
; ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[3,5,7] ; Merged with ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[1] ;
; ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|state.align_read     ; Lost fanout                                                                                ;
; ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|state.read_data      ; Lost fanout                                                                                ;
; ram_top:memories[17].ram_top_i|state_b~2                                           ; Lost fanout                                                                                ;
; ram_top:memories[17].ram_top_i|state_b~3                                           ; Lost fanout                                                                                ;
; ram_top:memories[17].ram_top_i|state_b~4                                           ; Lost fanout                                                                                ;
; ram_top:memories[17].ram_top_i|state_b~5                                           ; Lost fanout                                                                                ;
; ram_top:memories[17].ram_top_i|state_b~6                                           ; Lost fanout                                                                                ;
; ram_top:memories[17].ram_top_i|state_a~2                                           ; Lost fanout                                                                                ;
; ram_top:memories[17].ram_top_i|state_a~3                                           ; Lost fanout                                                                                ;
; ram_top:memories[17].ram_top_i|state_a~4                                           ; Lost fanout                                                                                ;
; ram_top:memories[17].ram_top_i|state_a~5                                           ; Lost fanout                                                                                ;
; ram_top:memories[17].ram_top_i|state_a~6                                           ; Lost fanout                                                                                ;
; ram_top:memories[17].ram_top_i|state_a~7                                           ; Lost fanout                                                                                ;
; ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|state~6              ; Lost fanout                                                                                ;
; ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|wren                 ; Merged with ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data ;
; Total Number of Removed Registers = 25                                             ;                                                                                            ;
+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                      ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+
; Register Name                                                                       ; Megafunction                                                                   ; Type       ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+
; ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|error_address_1[0..9] ; ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|even_add_4[0..9]      ; ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|even_add_3[0..9]      ; ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|even_add_2[0..9]      ; ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1[0..9]      ; ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|error_address_2[0..9] ; ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_4[0..9]       ; ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_3[0..9]       ; ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_2[0..9]       ; ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1[0..9]       ; ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|ram_top:memories[17].ram_top_i|UART_data[5]~reg0                               ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |top|ram_top:memories[17].ram_top_i|error_address[8]                                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|ram_top:memories[17].ram_top_i|UART_data[0]~reg0                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|state            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                             ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                             ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; ram.mif              ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_ttj1      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                        ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                     ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                     ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                     ;
; WIDTH          ; 10             ; Untyped                                                                                                     ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                     ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                                     ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                       ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                    ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                    ;
; WIDTH          ; 10             ; Untyped                                                                                                    ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                                    ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                          ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; File                                          ; Location              ; Library ; Checksum                         ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; Error_Check_Tree.v                            ; Project Directory     ; work    ; c1646cb6dbb3d6f7c41d4ef2e58a411f ;
; RAM.v                                         ; Project Directory     ; work    ; 8d6aae00cf030d6b06e6be349559f34a ;
; RAM_Controller.v                              ; Project Directory     ; work    ; 6d4dd0cebe20622218f77b295e429070 ;
; db/altsyncram_ttj1.tdf                        ; Project Directory     ; work    ; 4a1c933ee7b7cbd6dc1186d7d4864b94 ;
; ram.mif                                       ; Project Directory     ; work    ; 3b20122bae569721899f4d0f39d06d67 ;
; ram_1_port.v                                  ; Project Directory     ; work    ; 3cda89794d19461b131983b25ae052f0 ;
; top.v                                         ; Project Directory     ; work    ; d567d5c992c8f95fe12542619fdc3487 ;
; libraries/megafunctions/a_rdenreg.inc         ; Quartus Prime Install ; work    ; 60d2293400bc3c24acb0a137b4849830 ;
; libraries/megafunctions/aglobal151.inc        ; Quartus Prime Install ; work    ; 6487dc11726724597188295b0ef537f0 ;
; libraries/megafunctions/altdpram.inc          ; Quartus Prime Install ; work    ; ef8da121368208b56cc93fbf1bd671b8 ;
; libraries/megafunctions/altram.inc            ; Quartus Prime Install ; work    ; e66a83eccf67170bed97c99d891ad085 ;
; libraries/megafunctions/altrom.inc            ; Quartus Prime Install ; work    ; d4e3a69a331d3a99d3281790d99a1ebd ;
; libraries/megafunctions/altsyncram.tdf        ; Quartus Prime Install ; work    ; e6265526fa502a8b616c94a12acfb3f7 ;
; libraries/megafunctions/lpm_decode.inc        ; Quartus Prime Install ; work    ; 0bd0e20f5e001c1bd360461dceb53d48 ;
; libraries/megafunctions/lpm_mux.inc           ; Quartus Prime Install ; work    ; c22bfd353214c01495b560fc34e47d79 ;
; libraries/megafunctions/stratix_ram_block.inc ; Quartus Prime Install ; work    ; 2263a3bdfffeb150af0977ee13902f70 ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition ram_top:memories_17__ram_top_i ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 116                                                    ;
; cycloneiii_ff         ; 185                                                    ;
;     ENA               ; 10                                                     ;
;     SCLR              ; 62                                                     ;
;     plain             ; 113                                                    ;
; cycloneiii_lcell_comb ; 303                                                    ;
;     arith             ; 46                                                     ;
;         2 data inputs ; 45                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 257                                                    ;
;         0 data inputs ; 4                                                      ;
;         1 data inputs ; 14                                                     ;
;         2 data inputs ; 50                                                     ;
;         3 data inputs ; 42                                                     ;
;         4 data inputs ; 147                                                    ;
; cycloneiii_ram_block  ; 28                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 6.00                                                   ;
; Average LUT depth     ; 2.13                                                   ;
+-----------------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "ram_top:memories_18__ram_top_i" Resource Utilization by Entity                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                           ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                               ; 303 (0)           ; 185 (0)      ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top                                                                                                                                                          ; work         ;
;    |ram_top:memories[18].ram_top_i|                ; 303 (217)         ; 185 (97)     ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[18].ram_top_i                                                                                                                           ; work         ;
;       |RAM_Controller:RAM_Controller1|             ; 54 (16)           ; 88 (32)      ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1                                                                                            ; work         ;
;          |RAM:RAM1|                                ; 0 (0)             ; 24 (24)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1                                                                                   ; work         ;
;             |ram_1_port:the_ram|                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram                                                                ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component                                ; work         ;
;                   |altsyncram_ttj1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated ; work         ;
;          |altshift_taps:even_add_1_rtl_0|          ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0                                                             ; work         ;
;             |shift_taps_96m:auto_generated|        ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated                               ; work         ;
;                |altsyncram_md81:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2   ; work         ;
;                |cntr_6pf:cntr1|                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                ; work         ;
;          |altshift_taps:odd_add_1_rtl_0|           ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0                                                              ; work         ;
;             |shift_taps_96m:auto_generated|        ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated                                ; work         ;
;                |altsyncram_md81:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2    ; work         ;
;                |cntr_6pf:cntr1|                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                 ; work         ;
;          |error_check_tree:check_evena|            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena                                                               ; work         ;
;          |error_check_tree:check_evenb|            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb                                                               ; work         ;
;          |error_check_tree:check_odda|             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda                                                                ; work         ;
;          |error_check_tree:check_oddb|             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb                                                                ; work         ;
;       |hex_display:hexa0|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[18].ram_top_i|hex_display:hexa0                                                                                                         ; work         ;
;       |hex_display:hexa1|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[18].ram_top_i|hex_display:hexa1                                                                                                         ; work         ;
;       |hex_display:hexa3|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[18].ram_top_i|hex_display:hexa3                                                                                                         ; work         ;
;       |hex_display:hexa4|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[18].ram_top_i|hex_display:hexa4                                                                                                         ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[18].ram_top_i|state_b                                                                                                                                                                             ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+
; Name                   ; state_b.wait_for_write ; state_b.start_setup ; state_b.wait_write ; state_b.reset_lock ; state_b.wait_lock ; state_b.cycle_PLL ; state_b.run_test ; state_b.wait_setup ; state_b.write_ram ; state_b.reset_PLL ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+
; state_b.reset_PLL      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 0                 ;
; state_b.write_ram      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 1                 ; 1                 ;
; state_b.wait_setup     ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 1                  ; 0                 ; 1                 ;
; state_b.run_test       ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ; 0                  ; 0                 ; 1                 ;
; state_b.cycle_PLL      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 1                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_lock      ; 0                      ; 0                   ; 0                  ; 0                  ; 1                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.reset_lock     ; 0                      ; 0                   ; 0                  ; 1                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_write     ; 0                      ; 0                   ; 1                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.start_setup    ; 0                      ; 1                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_for_write ; 1                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[18].ram_top_i|state_a                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+
; Name                     ; state_a.wait_to_continue ; state_a.wait_start_freq ; state_a.write_start_freq ; state_a.wait_start_err ; state_a.write_start_err ; state_a.hold ; state_a.done_write_freq ; state_a.wait_err_4 ; state_a.write_err_4 ; state_a.wait_err_3 ; state_a.write_err_3 ; state_a.wait_err_2 ; state_a.write_err_2 ; state_a.wait_err_1 ; state_a.write_err_1 ; state_a.wait_frequency ; state_a.write_frequency ; state_a.wait_for_error ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+
; state_a.wait_for_error   ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 0                      ;
; state_a.write_frequency  ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 1                       ; 1                      ;
; state_a.wait_frequency   ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                      ; 0                       ; 1                      ;
; state_a.write_err_1      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_1       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_2      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_2       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_3      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_3       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_4      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_4       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.done_write_freq  ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 1                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.hold             ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 1            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_start_err  ; 0                        ; 0                       ; 0                        ; 0                      ; 1                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_start_err   ; 0                        ; 0                       ; 0                        ; 1                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_start_freq ; 0                        ; 0                       ; 1                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_start_freq  ; 0                        ; 1                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_to_continue ; 1                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|state            ;
+----------------------+----------------------+-----------------+------------------+------------------+
; Name                 ; state.reset_to_write ; state.read_data ; state.align_read ; state.write_data ;
+----------------------+----------------------+-----------------+------------------+------------------+
; state.reset_to_write ; 0                    ; 0               ; 0                ; 0                ;
; state.write_data     ; 1                    ; 0               ; 0                ; 1                ;
; state.align_read     ; 1                    ; 0               ; 1                ; 0                ;
; state.read_data      ; 1                    ; 1               ; 0                ; 0                ;
+----------------------+----------------------+-----------------+------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                 ;
+--------------------------------------------------------+---------------------------------------------------+------------------------+
; Latch Name                                             ; Latch Enable Signal                               ; Free of Timing Hazards ;
+--------------------------------------------------------+---------------------------------------------------+------------------------+
; ram_top:memories[18].ram_top_i|first_fail_freq[0]      ; ram_top:memories[18].ram_top_i|always12           ; yes                    ;
; ram_top:memories[18].ram_top_i|first_fail_freq[1]      ; ram_top:memories[18].ram_top_i|always12           ; yes                    ;
; ram_top:memories[18].ram_top_i|first_fail_freq[2]      ; ram_top:memories[18].ram_top_i|always12           ; yes                    ;
; ram_top:memories[18].ram_top_i|first_fail_freq[3]      ; ram_top:memories[18].ram_top_i|always12           ; yes                    ;
; ram_top:memories[18].ram_top_i|first_fail_freq[4]      ; ram_top:memories[18].ram_top_i|always12           ; yes                    ;
; ram_top:memories[18].ram_top_i|first_fail_freq[5]      ; ram_top:memories[18].ram_top_i|always12           ; yes                    ;
; ram_top:memories[18].ram_top_i|first_fail_freq[6]      ; ram_top:memories[18].ram_top_i|always12           ; yes                    ;
; ram_top:memories[18].ram_top_i|first_fail_freq[7]      ; ram_top:memories[18].ram_top_i|always12           ; yes                    ;
; ram_top:memories[18].ram_top_i|first_fail_freq[8]      ; ram_top:memories[18].ram_top_i|always12           ; yes                    ;
; ram_top:memories[18].ram_top_i|address_latch_2[6]      ; ram_top:memories[18].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[18].ram_top_i|address_latch_2[0]      ; ram_top:memories[18].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[18].ram_top_i|address_latch_1[6]      ; ram_top:memories[18].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[18].ram_top_i|address_latch_1[0]      ; ram_top:memories[18].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[18].ram_top_i|address_latch_2[7]      ; ram_top:memories[18].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[18].ram_top_i|address_latch_2[1]      ; ram_top:memories[18].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[18].ram_top_i|address_latch_1[7]      ; ram_top:memories[18].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[18].ram_top_i|address_latch_1[1]      ; ram_top:memories[18].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[18].ram_top_i|address_latch_2[8]      ; ram_top:memories[18].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[18].ram_top_i|address_latch_2[2]      ; ram_top:memories[18].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[18].ram_top_i|address_latch_1[8]      ; ram_top:memories[18].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[18].ram_top_i|address_latch_1[2]      ; ram_top:memories[18].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[18].ram_top_i|address_latch_2[9]      ; ram_top:memories[18].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[18].ram_top_i|address_latch_2[3]      ; ram_top:memories[18].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[18].ram_top_i|address_latch_1[9]      ; ram_top:memories[18].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[18].ram_top_i|address_latch_1[3]      ; ram_top:memories[18].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[18].ram_top_i|address_latch_1[4]      ; ram_top:memories[18].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[18].ram_top_i|address_latch_2[4]      ; ram_top:memories[18].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[18].ram_top_i|address_latch_1[5]      ; ram_top:memories[18].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[18].ram_top_i|address_latch_2[5]      ; ram_top:memories[18].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[18].ram_top_i|error_latch_2           ; ram_top:memories[18].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[18].ram_top_i|error_latch_1           ; ram_top:memories[18].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[18].ram_top_i|next_past_address_latch ; GND                                               ; yes                    ;
; Number of user-specified and inferred latches = 32     ;                                                   ;                        ;
+--------------------------------------------------------+---------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                              ;
+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; Register name                                                                      ; Reason for Removal                                                                         ;
+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; ram_top:memories[18].ram_top_i|UART_data[7]~reg0                                   ; Stuck at GND due to stuck port data_in                                                     ;
; ram_top:memories[18].ram_top_i|sense_errors                                        ; Merged with ram_top:memories[18].ram_top_i|run_error_test                                  ;
; ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|address[9]           ; Merged with ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|address_last_bit ;
; ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|prev_add[9]          ; Merged with ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|address_last_bit ;
; ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[2,4,6] ; Merged with ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0] ;
; ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[3,5,7] ; Merged with ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[1] ;
; ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|state.align_read     ; Lost fanout                                                                                ;
; ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|state.read_data      ; Lost fanout                                                                                ;
; ram_top:memories[18].ram_top_i|state_b~2                                           ; Lost fanout                                                                                ;
; ram_top:memories[18].ram_top_i|state_b~3                                           ; Lost fanout                                                                                ;
; ram_top:memories[18].ram_top_i|state_b~4                                           ; Lost fanout                                                                                ;
; ram_top:memories[18].ram_top_i|state_b~5                                           ; Lost fanout                                                                                ;
; ram_top:memories[18].ram_top_i|state_b~6                                           ; Lost fanout                                                                                ;
; ram_top:memories[18].ram_top_i|state_a~2                                           ; Lost fanout                                                                                ;
; ram_top:memories[18].ram_top_i|state_a~3                                           ; Lost fanout                                                                                ;
; ram_top:memories[18].ram_top_i|state_a~4                                           ; Lost fanout                                                                                ;
; ram_top:memories[18].ram_top_i|state_a~5                                           ; Lost fanout                                                                                ;
; ram_top:memories[18].ram_top_i|state_a~6                                           ; Lost fanout                                                                                ;
; ram_top:memories[18].ram_top_i|state_a~7                                           ; Lost fanout                                                                                ;
; ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|state~6              ; Lost fanout                                                                                ;
; ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|wren                 ; Merged with ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data ;
; Total Number of Removed Registers = 25                                             ;                                                                                            ;
+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                      ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+
; Register Name                                                                       ; Megafunction                                                                   ; Type       ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+
; ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|error_address_1[0..9] ; ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|even_add_4[0..9]      ; ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|even_add_3[0..9]      ; ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|even_add_2[0..9]      ; ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1[0..9]      ; ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|error_address_2[0..9] ; ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_4[0..9]       ; ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_3[0..9]       ; ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_2[0..9]       ; ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1[0..9]       ; ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|ram_top:memories[18].ram_top_i|UART_data[5]~reg0                               ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |top|ram_top:memories[18].ram_top_i|error_address[8]                                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|ram_top:memories[18].ram_top_i|UART_data[0]~reg0                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|state            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                             ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                             ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; ram.mif              ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_ttj1      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                        ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                     ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                     ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                     ;
; WIDTH          ; 10             ; Untyped                                                                                                     ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                     ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                                     ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                       ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                    ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                    ;
; WIDTH          ; 10             ; Untyped                                                                                                    ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                                    ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                          ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; File                                          ; Location              ; Library ; Checksum                         ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; Error_Check_Tree.v                            ; Project Directory     ; work    ; c1646cb6dbb3d6f7c41d4ef2e58a411f ;
; RAM.v                                         ; Project Directory     ; work    ; 8d6aae00cf030d6b06e6be349559f34a ;
; RAM_Controller.v                              ; Project Directory     ; work    ; 6d4dd0cebe20622218f77b295e429070 ;
; db/altsyncram_ttj1.tdf                        ; Project Directory     ; work    ; 4a1c933ee7b7cbd6dc1186d7d4864b94 ;
; ram.mif                                       ; Project Directory     ; work    ; 3b20122bae569721899f4d0f39d06d67 ;
; ram_1_port.v                                  ; Project Directory     ; work    ; 3cda89794d19461b131983b25ae052f0 ;
; top.v                                         ; Project Directory     ; work    ; d567d5c992c8f95fe12542619fdc3487 ;
; libraries/megafunctions/a_rdenreg.inc         ; Quartus Prime Install ; work    ; 60d2293400bc3c24acb0a137b4849830 ;
; libraries/megafunctions/aglobal151.inc        ; Quartus Prime Install ; work    ; 6487dc11726724597188295b0ef537f0 ;
; libraries/megafunctions/altdpram.inc          ; Quartus Prime Install ; work    ; ef8da121368208b56cc93fbf1bd671b8 ;
; libraries/megafunctions/altram.inc            ; Quartus Prime Install ; work    ; e66a83eccf67170bed97c99d891ad085 ;
; libraries/megafunctions/altrom.inc            ; Quartus Prime Install ; work    ; d4e3a69a331d3a99d3281790d99a1ebd ;
; libraries/megafunctions/altsyncram.tdf        ; Quartus Prime Install ; work    ; e6265526fa502a8b616c94a12acfb3f7 ;
; libraries/megafunctions/lpm_decode.inc        ; Quartus Prime Install ; work    ; 0bd0e20f5e001c1bd360461dceb53d48 ;
; libraries/megafunctions/lpm_mux.inc           ; Quartus Prime Install ; work    ; c22bfd353214c01495b560fc34e47d79 ;
; libraries/megafunctions/stratix_ram_block.inc ; Quartus Prime Install ; work    ; 2263a3bdfffeb150af0977ee13902f70 ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition ram_top:memories_18__ram_top_i ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 116                                                    ;
; cycloneiii_ff         ; 185                                                    ;
;     ENA               ; 10                                                     ;
;     SCLR              ; 62                                                     ;
;     plain             ; 113                                                    ;
; cycloneiii_lcell_comb ; 303                                                    ;
;     arith             ; 46                                                     ;
;         2 data inputs ; 45                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 257                                                    ;
;         0 data inputs ; 4                                                      ;
;         1 data inputs ; 14                                                     ;
;         2 data inputs ; 50                                                     ;
;         3 data inputs ; 42                                                     ;
;         4 data inputs ; 147                                                    ;
; cycloneiii_ram_block  ; 28                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 6.00                                                   ;
; Average LUT depth     ; 2.13                                                   ;
+-----------------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "ram_top:memories_19__ram_top_i" Resource Utilization by Entity                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                           ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                               ; 303 (0)           ; 185 (0)      ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top                                                                                                                                                          ; work         ;
;    |ram_top:memories[19].ram_top_i|                ; 303 (217)         ; 185 (97)     ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[19].ram_top_i                                                                                                                           ; work         ;
;       |RAM_Controller:RAM_Controller1|             ; 54 (16)           ; 88 (32)      ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1                                                                                            ; work         ;
;          |RAM:RAM1|                                ; 0 (0)             ; 24 (24)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1                                                                                   ; work         ;
;             |ram_1_port:the_ram|                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram                                                                ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component                                ; work         ;
;                   |altsyncram_ttj1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated ; work         ;
;          |altshift_taps:even_add_1_rtl_0|          ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0                                                             ; work         ;
;             |shift_taps_96m:auto_generated|        ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated                               ; work         ;
;                |altsyncram_md81:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2   ; work         ;
;                |cntr_6pf:cntr1|                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                ; work         ;
;          |altshift_taps:odd_add_1_rtl_0|           ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0                                                              ; work         ;
;             |shift_taps_96m:auto_generated|        ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated                                ; work         ;
;                |altsyncram_md81:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2    ; work         ;
;                |cntr_6pf:cntr1|                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                 ; work         ;
;          |error_check_tree:check_evena|            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena                                                               ; work         ;
;          |error_check_tree:check_evenb|            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb                                                               ; work         ;
;          |error_check_tree:check_odda|             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda                                                                ; work         ;
;          |error_check_tree:check_oddb|             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb                                                                ; work         ;
;       |hex_display:hexa0|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[19].ram_top_i|hex_display:hexa0                                                                                                         ; work         ;
;       |hex_display:hexa1|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[19].ram_top_i|hex_display:hexa1                                                                                                         ; work         ;
;       |hex_display:hexa3|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[19].ram_top_i|hex_display:hexa3                                                                                                         ; work         ;
;       |hex_display:hexa4|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[19].ram_top_i|hex_display:hexa4                                                                                                         ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[19].ram_top_i|state_b                                                                                                                                                                             ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+
; Name                   ; state_b.wait_for_write ; state_b.start_setup ; state_b.wait_write ; state_b.reset_lock ; state_b.wait_lock ; state_b.cycle_PLL ; state_b.run_test ; state_b.wait_setup ; state_b.write_ram ; state_b.reset_PLL ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+
; state_b.reset_PLL      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 0                 ;
; state_b.write_ram      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 1                 ; 1                 ;
; state_b.wait_setup     ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 1                  ; 0                 ; 1                 ;
; state_b.run_test       ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ; 0                  ; 0                 ; 1                 ;
; state_b.cycle_PLL      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 1                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_lock      ; 0                      ; 0                   ; 0                  ; 0                  ; 1                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.reset_lock     ; 0                      ; 0                   ; 0                  ; 1                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_write     ; 0                      ; 0                   ; 1                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.start_setup    ; 0                      ; 1                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_for_write ; 1                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[19].ram_top_i|state_a                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+
; Name                     ; state_a.wait_to_continue ; state_a.wait_start_freq ; state_a.write_start_freq ; state_a.wait_start_err ; state_a.write_start_err ; state_a.hold ; state_a.done_write_freq ; state_a.wait_err_4 ; state_a.write_err_4 ; state_a.wait_err_3 ; state_a.write_err_3 ; state_a.wait_err_2 ; state_a.write_err_2 ; state_a.wait_err_1 ; state_a.write_err_1 ; state_a.wait_frequency ; state_a.write_frequency ; state_a.wait_for_error ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+
; state_a.wait_for_error   ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 0                      ;
; state_a.write_frequency  ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 1                       ; 1                      ;
; state_a.wait_frequency   ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                      ; 0                       ; 1                      ;
; state_a.write_err_1      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_1       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_2      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_2       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_3      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_3       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_4      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_4       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.done_write_freq  ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 1                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.hold             ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 1            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_start_err  ; 0                        ; 0                       ; 0                        ; 0                      ; 1                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_start_err   ; 0                        ; 0                       ; 0                        ; 1                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_start_freq ; 0                        ; 0                       ; 1                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_start_freq  ; 0                        ; 1                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_to_continue ; 1                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|state            ;
+----------------------+----------------------+-----------------+------------------+------------------+
; Name                 ; state.reset_to_write ; state.read_data ; state.align_read ; state.write_data ;
+----------------------+----------------------+-----------------+------------------+------------------+
; state.reset_to_write ; 0                    ; 0               ; 0                ; 0                ;
; state.write_data     ; 1                    ; 0               ; 0                ; 1                ;
; state.align_read     ; 1                    ; 0               ; 1                ; 0                ;
; state.read_data      ; 1                    ; 1               ; 0                ; 0                ;
+----------------------+----------------------+-----------------+------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                 ;
+--------------------------------------------------------+---------------------------------------------------+------------------------+
; Latch Name                                             ; Latch Enable Signal                               ; Free of Timing Hazards ;
+--------------------------------------------------------+---------------------------------------------------+------------------------+
; ram_top:memories[19].ram_top_i|first_fail_freq[0]      ; ram_top:memories[19].ram_top_i|always12           ; yes                    ;
; ram_top:memories[19].ram_top_i|first_fail_freq[1]      ; ram_top:memories[19].ram_top_i|always12           ; yes                    ;
; ram_top:memories[19].ram_top_i|first_fail_freq[2]      ; ram_top:memories[19].ram_top_i|always12           ; yes                    ;
; ram_top:memories[19].ram_top_i|first_fail_freq[3]      ; ram_top:memories[19].ram_top_i|always12           ; yes                    ;
; ram_top:memories[19].ram_top_i|first_fail_freq[4]      ; ram_top:memories[19].ram_top_i|always12           ; yes                    ;
; ram_top:memories[19].ram_top_i|first_fail_freq[5]      ; ram_top:memories[19].ram_top_i|always12           ; yes                    ;
; ram_top:memories[19].ram_top_i|first_fail_freq[6]      ; ram_top:memories[19].ram_top_i|always12           ; yes                    ;
; ram_top:memories[19].ram_top_i|first_fail_freq[7]      ; ram_top:memories[19].ram_top_i|always12           ; yes                    ;
; ram_top:memories[19].ram_top_i|first_fail_freq[8]      ; ram_top:memories[19].ram_top_i|always12           ; yes                    ;
; ram_top:memories[19].ram_top_i|address_latch_2[6]      ; ram_top:memories[19].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[19].ram_top_i|address_latch_2[0]      ; ram_top:memories[19].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[19].ram_top_i|address_latch_1[6]      ; ram_top:memories[19].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[19].ram_top_i|address_latch_1[0]      ; ram_top:memories[19].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[19].ram_top_i|address_latch_2[7]      ; ram_top:memories[19].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[19].ram_top_i|address_latch_2[1]      ; ram_top:memories[19].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[19].ram_top_i|address_latch_1[7]      ; ram_top:memories[19].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[19].ram_top_i|address_latch_1[1]      ; ram_top:memories[19].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[19].ram_top_i|address_latch_2[8]      ; ram_top:memories[19].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[19].ram_top_i|address_latch_2[2]      ; ram_top:memories[19].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[19].ram_top_i|address_latch_1[8]      ; ram_top:memories[19].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[19].ram_top_i|address_latch_1[2]      ; ram_top:memories[19].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[19].ram_top_i|address_latch_2[9]      ; ram_top:memories[19].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[19].ram_top_i|address_latch_2[3]      ; ram_top:memories[19].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[19].ram_top_i|address_latch_1[9]      ; ram_top:memories[19].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[19].ram_top_i|address_latch_1[3]      ; ram_top:memories[19].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[19].ram_top_i|address_latch_1[4]      ; ram_top:memories[19].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[19].ram_top_i|address_latch_2[4]      ; ram_top:memories[19].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[19].ram_top_i|address_latch_1[5]      ; ram_top:memories[19].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[19].ram_top_i|address_latch_2[5]      ; ram_top:memories[19].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[19].ram_top_i|error_latch_2           ; ram_top:memories[19].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[19].ram_top_i|error_latch_1           ; ram_top:memories[19].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[19].ram_top_i|next_past_address_latch ; GND                                               ; yes                    ;
; Number of user-specified and inferred latches = 32     ;                                                   ;                        ;
+--------------------------------------------------------+---------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                              ;
+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; Register name                                                                      ; Reason for Removal                                                                         ;
+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; ram_top:memories[19].ram_top_i|UART_data[7]~reg0                                   ; Stuck at GND due to stuck port data_in                                                     ;
; ram_top:memories[19].ram_top_i|sense_errors                                        ; Merged with ram_top:memories[19].ram_top_i|run_error_test                                  ;
; ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|address[9]           ; Merged with ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|address_last_bit ;
; ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|prev_add[9]          ; Merged with ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|address_last_bit ;
; ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[2,4,6] ; Merged with ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0] ;
; ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[3,5,7] ; Merged with ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[1] ;
; ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|state.align_read     ; Lost fanout                                                                                ;
; ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|state.read_data      ; Lost fanout                                                                                ;
; ram_top:memories[19].ram_top_i|state_b~2                                           ; Lost fanout                                                                                ;
; ram_top:memories[19].ram_top_i|state_b~3                                           ; Lost fanout                                                                                ;
; ram_top:memories[19].ram_top_i|state_b~4                                           ; Lost fanout                                                                                ;
; ram_top:memories[19].ram_top_i|state_b~5                                           ; Lost fanout                                                                                ;
; ram_top:memories[19].ram_top_i|state_b~6                                           ; Lost fanout                                                                                ;
; ram_top:memories[19].ram_top_i|state_a~2                                           ; Lost fanout                                                                                ;
; ram_top:memories[19].ram_top_i|state_a~3                                           ; Lost fanout                                                                                ;
; ram_top:memories[19].ram_top_i|state_a~4                                           ; Lost fanout                                                                                ;
; ram_top:memories[19].ram_top_i|state_a~5                                           ; Lost fanout                                                                                ;
; ram_top:memories[19].ram_top_i|state_a~6                                           ; Lost fanout                                                                                ;
; ram_top:memories[19].ram_top_i|state_a~7                                           ; Lost fanout                                                                                ;
; ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|state~6              ; Lost fanout                                                                                ;
; ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|wren                 ; Merged with ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data ;
; Total Number of Removed Registers = 25                                             ;                                                                                            ;
+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                      ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+
; Register Name                                                                       ; Megafunction                                                                   ; Type       ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+
; ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|error_address_1[0..9] ; ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|even_add_4[0..9]      ; ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|even_add_3[0..9]      ; ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|even_add_2[0..9]      ; ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1[0..9]      ; ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|error_address_2[0..9] ; ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_4[0..9]       ; ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_3[0..9]       ; ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_2[0..9]       ; ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1[0..9]       ; ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|ram_top:memories[19].ram_top_i|UART_data[5]~reg0                               ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |top|ram_top:memories[19].ram_top_i|error_address[8]                                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|ram_top:memories[19].ram_top_i|UART_data[0]~reg0                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|state            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                             ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                             ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; ram.mif              ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_ttj1      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                        ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                     ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                     ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                     ;
; WIDTH          ; 10             ; Untyped                                                                                                     ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                     ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                                     ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                       ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                    ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                    ;
; WIDTH          ; 10             ; Untyped                                                                                                    ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                                    ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                          ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; File                                          ; Location              ; Library ; Checksum                         ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; Error_Check_Tree.v                            ; Project Directory     ; work    ; c1646cb6dbb3d6f7c41d4ef2e58a411f ;
; RAM.v                                         ; Project Directory     ; work    ; 8d6aae00cf030d6b06e6be349559f34a ;
; RAM_Controller.v                              ; Project Directory     ; work    ; 6d4dd0cebe20622218f77b295e429070 ;
; db/altsyncram_ttj1.tdf                        ; Project Directory     ; work    ; 4a1c933ee7b7cbd6dc1186d7d4864b94 ;
; ram.mif                                       ; Project Directory     ; work    ; 3b20122bae569721899f4d0f39d06d67 ;
; ram_1_port.v                                  ; Project Directory     ; work    ; 3cda89794d19461b131983b25ae052f0 ;
; top.v                                         ; Project Directory     ; work    ; d567d5c992c8f95fe12542619fdc3487 ;
; libraries/megafunctions/a_rdenreg.inc         ; Quartus Prime Install ; work    ; 60d2293400bc3c24acb0a137b4849830 ;
; libraries/megafunctions/aglobal151.inc        ; Quartus Prime Install ; work    ; 6487dc11726724597188295b0ef537f0 ;
; libraries/megafunctions/altdpram.inc          ; Quartus Prime Install ; work    ; ef8da121368208b56cc93fbf1bd671b8 ;
; libraries/megafunctions/altram.inc            ; Quartus Prime Install ; work    ; e66a83eccf67170bed97c99d891ad085 ;
; libraries/megafunctions/altrom.inc            ; Quartus Prime Install ; work    ; d4e3a69a331d3a99d3281790d99a1ebd ;
; libraries/megafunctions/altsyncram.tdf        ; Quartus Prime Install ; work    ; e6265526fa502a8b616c94a12acfb3f7 ;
; libraries/megafunctions/lpm_decode.inc        ; Quartus Prime Install ; work    ; 0bd0e20f5e001c1bd360461dceb53d48 ;
; libraries/megafunctions/lpm_mux.inc           ; Quartus Prime Install ; work    ; c22bfd353214c01495b560fc34e47d79 ;
; libraries/megafunctions/stratix_ram_block.inc ; Quartus Prime Install ; work    ; 2263a3bdfffeb150af0977ee13902f70 ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition ram_top:memories_19__ram_top_i ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 116                                                    ;
; cycloneiii_ff         ; 185                                                    ;
;     ENA               ; 10                                                     ;
;     SCLR              ; 62                                                     ;
;     plain             ; 113                                                    ;
; cycloneiii_lcell_comb ; 303                                                    ;
;     arith             ; 46                                                     ;
;         2 data inputs ; 45                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 257                                                    ;
;         0 data inputs ; 4                                                      ;
;         1 data inputs ; 14                                                     ;
;         2 data inputs ; 50                                                     ;
;         3 data inputs ; 42                                                     ;
;         4 data inputs ; 147                                                    ;
; cycloneiii_ram_block  ; 28                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 6.00                                                   ;
; Average LUT depth     ; 2.13                                                   ;
+-----------------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "ram_top:memories_1__ram_top_i" Resource Utilization by Entity                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                          ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                               ; 303 (0)           ; 185 (0)      ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top                                                                                                                                                         ; work         ;
;    |ram_top:memories[1].ram_top_i|                 ; 303 (217)         ; 185 (97)     ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[1].ram_top_i                                                                                                                           ; work         ;
;       |RAM_Controller:RAM_Controller1|             ; 54 (16)           ; 88 (32)      ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1                                                                                            ; work         ;
;          |RAM:RAM1|                                ; 0 (0)             ; 24 (24)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1                                                                                   ; work         ;
;             |ram_1_port:the_ram|                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram                                                                ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component                                ; work         ;
;                   |altsyncram_ttj1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated ; work         ;
;          |altshift_taps:even_add_1_rtl_0|          ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0                                                             ; work         ;
;             |shift_taps_96m:auto_generated|        ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated                               ; work         ;
;                |altsyncram_md81:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2   ; work         ;
;                |cntr_6pf:cntr1|                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                ; work         ;
;          |altshift_taps:odd_add_1_rtl_0|           ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0                                                              ; work         ;
;             |shift_taps_96m:auto_generated|        ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated                                ; work         ;
;                |altsyncram_md81:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2    ; work         ;
;                |cntr_6pf:cntr1|                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                 ; work         ;
;          |error_check_tree:check_evena|            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena                                                               ; work         ;
;          |error_check_tree:check_evenb|            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb                                                               ; work         ;
;          |error_check_tree:check_odda|             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda                                                                ; work         ;
;          |error_check_tree:check_oddb|             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb                                                                ; work         ;
;       |hex_display:hexa0|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[1].ram_top_i|hex_display:hexa0                                                                                                         ; work         ;
;       |hex_display:hexa1|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[1].ram_top_i|hex_display:hexa1                                                                                                         ; work         ;
;       |hex_display:hexa3|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[1].ram_top_i|hex_display:hexa3                                                                                                         ; work         ;
;       |hex_display:hexa4|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[1].ram_top_i|hex_display:hexa4                                                                                                         ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[1].ram_top_i|state_b                                                                                                                                                                              ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+
; Name                   ; state_b.wait_for_write ; state_b.start_setup ; state_b.wait_write ; state_b.reset_lock ; state_b.wait_lock ; state_b.cycle_PLL ; state_b.run_test ; state_b.wait_setup ; state_b.write_ram ; state_b.reset_PLL ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+
; state_b.reset_PLL      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 0                 ;
; state_b.write_ram      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 1                 ; 1                 ;
; state_b.wait_setup     ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 1                  ; 0                 ; 1                 ;
; state_b.run_test       ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ; 0                  ; 0                 ; 1                 ;
; state_b.cycle_PLL      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 1                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_lock      ; 0                      ; 0                   ; 0                  ; 0                  ; 1                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.reset_lock     ; 0                      ; 0                   ; 0                  ; 1                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_write     ; 0                      ; 0                   ; 1                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.start_setup    ; 0                      ; 1                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_for_write ; 1                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[1].ram_top_i|state_a                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+
; Name                     ; state_a.wait_to_continue ; state_a.wait_start_freq ; state_a.write_start_freq ; state_a.wait_start_err ; state_a.write_start_err ; state_a.hold ; state_a.done_write_freq ; state_a.wait_err_4 ; state_a.write_err_4 ; state_a.wait_err_3 ; state_a.write_err_3 ; state_a.wait_err_2 ; state_a.write_err_2 ; state_a.wait_err_1 ; state_a.write_err_1 ; state_a.wait_frequency ; state_a.write_frequency ; state_a.wait_for_error ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+
; state_a.wait_for_error   ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 0                      ;
; state_a.write_frequency  ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 1                       ; 1                      ;
; state_a.wait_frequency   ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                      ; 0                       ; 1                      ;
; state_a.write_err_1      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_1       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_2      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_2       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_3      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_3       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_4      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_4       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.done_write_freq  ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 1                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.hold             ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 1            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_start_err  ; 0                        ; 0                       ; 0                        ; 0                      ; 1                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_start_err   ; 0                        ; 0                       ; 0                        ; 1                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_start_freq ; 0                        ; 0                       ; 1                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_start_freq  ; 0                        ; 1                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_to_continue ; 1                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|state             ;
+----------------------+----------------------+-----------------+------------------+------------------+
; Name                 ; state.reset_to_write ; state.read_data ; state.align_read ; state.write_data ;
+----------------------+----------------------+-----------------+------------------+------------------+
; state.reset_to_write ; 0                    ; 0               ; 0                ; 0                ;
; state.write_data     ; 1                    ; 0               ; 0                ; 1                ;
; state.align_read     ; 1                    ; 0               ; 1                ; 0                ;
; state.read_data      ; 1                    ; 1               ; 0                ; 0                ;
+----------------------+----------------------+-----------------+------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                               ;
+-------------------------------------------------------+--------------------------------------------------+------------------------+
; Latch Name                                            ; Latch Enable Signal                              ; Free of Timing Hazards ;
+-------------------------------------------------------+--------------------------------------------------+------------------------+
; ram_top:memories[1].ram_top_i|first_fail_freq[0]      ; ram_top:memories[1].ram_top_i|always12           ; yes                    ;
; ram_top:memories[1].ram_top_i|first_fail_freq[1]      ; ram_top:memories[1].ram_top_i|always12           ; yes                    ;
; ram_top:memories[1].ram_top_i|first_fail_freq[2]      ; ram_top:memories[1].ram_top_i|always12           ; yes                    ;
; ram_top:memories[1].ram_top_i|first_fail_freq[3]      ; ram_top:memories[1].ram_top_i|always12           ; yes                    ;
; ram_top:memories[1].ram_top_i|first_fail_freq[4]      ; ram_top:memories[1].ram_top_i|always12           ; yes                    ;
; ram_top:memories[1].ram_top_i|first_fail_freq[5]      ; ram_top:memories[1].ram_top_i|always12           ; yes                    ;
; ram_top:memories[1].ram_top_i|first_fail_freq[6]      ; ram_top:memories[1].ram_top_i|always12           ; yes                    ;
; ram_top:memories[1].ram_top_i|first_fail_freq[7]      ; ram_top:memories[1].ram_top_i|always12           ; yes                    ;
; ram_top:memories[1].ram_top_i|first_fail_freq[8]      ; ram_top:memories[1].ram_top_i|always12           ; yes                    ;
; ram_top:memories[1].ram_top_i|address_latch_2[6]      ; ram_top:memories[1].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[1].ram_top_i|address_latch_2[0]      ; ram_top:memories[1].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[1].ram_top_i|address_latch_1[6]      ; ram_top:memories[1].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[1].ram_top_i|address_latch_1[0]      ; ram_top:memories[1].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[1].ram_top_i|address_latch_2[7]      ; ram_top:memories[1].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[1].ram_top_i|address_latch_2[1]      ; ram_top:memories[1].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[1].ram_top_i|address_latch_1[7]      ; ram_top:memories[1].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[1].ram_top_i|address_latch_1[1]      ; ram_top:memories[1].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[1].ram_top_i|address_latch_2[8]      ; ram_top:memories[1].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[1].ram_top_i|address_latch_2[2]      ; ram_top:memories[1].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[1].ram_top_i|address_latch_1[8]      ; ram_top:memories[1].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[1].ram_top_i|address_latch_1[2]      ; ram_top:memories[1].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[1].ram_top_i|address_latch_2[9]      ; ram_top:memories[1].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[1].ram_top_i|address_latch_2[3]      ; ram_top:memories[1].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[1].ram_top_i|address_latch_1[9]      ; ram_top:memories[1].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[1].ram_top_i|address_latch_1[3]      ; ram_top:memories[1].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[1].ram_top_i|address_latch_1[4]      ; ram_top:memories[1].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[1].ram_top_i|address_latch_2[4]      ; ram_top:memories[1].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[1].ram_top_i|address_latch_1[5]      ; ram_top:memories[1].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[1].ram_top_i|address_latch_2[5]      ; ram_top:memories[1].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[1].ram_top_i|error_latch_2           ; ram_top:memories[1].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[1].ram_top_i|error_latch_1           ; ram_top:memories[1].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[1].ram_top_i|next_past_address_latch ; GND                                              ; yes                    ;
; Number of user-specified and inferred latches = 32    ;                                                  ;                        ;
+-------------------------------------------------------+--------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                            ;
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; Register name                                                                     ; Reason for Removal                                                                        ;
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; ram_top:memories[1].ram_top_i|UART_data[7]~reg0                                   ; Stuck at GND due to stuck port data_in                                                    ;
; ram_top:memories[1].ram_top_i|sense_errors                                        ; Merged with ram_top:memories[1].ram_top_i|run_error_test                                  ;
; ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|address[9]           ; Merged with ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|address_last_bit ;
; ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|prev_add[9]          ; Merged with ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|address_last_bit ;
; ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[2,4,6] ; Merged with ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0] ;
; ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[3,5,7] ; Merged with ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[1] ;
; ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|state.align_read     ; Lost fanout                                                                               ;
; ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|state.read_data      ; Lost fanout                                                                               ;
; ram_top:memories[1].ram_top_i|state_b~2                                           ; Lost fanout                                                                               ;
; ram_top:memories[1].ram_top_i|state_b~3                                           ; Lost fanout                                                                               ;
; ram_top:memories[1].ram_top_i|state_b~4                                           ; Lost fanout                                                                               ;
; ram_top:memories[1].ram_top_i|state_b~5                                           ; Lost fanout                                                                               ;
; ram_top:memories[1].ram_top_i|state_b~6                                           ; Lost fanout                                                                               ;
; ram_top:memories[1].ram_top_i|state_a~2                                           ; Lost fanout                                                                               ;
; ram_top:memories[1].ram_top_i|state_a~3                                           ; Lost fanout                                                                               ;
; ram_top:memories[1].ram_top_i|state_a~4                                           ; Lost fanout                                                                               ;
; ram_top:memories[1].ram_top_i|state_a~5                                           ; Lost fanout                                                                               ;
; ram_top:memories[1].ram_top_i|state_a~6                                           ; Lost fanout                                                                               ;
; ram_top:memories[1].ram_top_i|state_a~7                                           ; Lost fanout                                                                               ;
; ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|state~6              ; Lost fanout                                                                               ;
; ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|wren                 ; Merged with ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data ;
; Total Number of Removed Registers = 25                                            ;                                                                                           ;
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                    ;
+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+
; Register Name                                                                      ; Megafunction                                                                  ; Type       ;
+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+
; ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|error_address_1[0..9] ; ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|even_add_4[0..9]      ; ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|even_add_3[0..9]      ; ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|even_add_2[0..9]      ; ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1[0..9]      ; ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|error_address_2[0..9] ; ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_4[0..9]       ; ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_3[0..9]       ; ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_2[0..9]       ; ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1[0..9]       ; ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|ram_top:memories[1].ram_top_i|UART_data[5]~reg0                               ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |top|ram_top:memories[1].ram_top_i|error_address[8]                                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|ram_top:memories[1].ram_top_i|UART_data[0]~reg0                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|state            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; INIT_FILE                          ; ram.mif              ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_ttj1      ; Untyped                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                       ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                    ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                    ;
; WIDTH          ; 10             ; Untyped                                                                                                    ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                                    ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0 ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                      ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                   ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                   ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                   ;
; WIDTH          ; 10             ; Untyped                                                                                                   ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                   ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                                   ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                          ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; File                                          ; Location              ; Library ; Checksum                         ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; Error_Check_Tree.v                            ; Project Directory     ; work    ; c1646cb6dbb3d6f7c41d4ef2e58a411f ;
; RAM.v                                         ; Project Directory     ; work    ; 8d6aae00cf030d6b06e6be349559f34a ;
; RAM_Controller.v                              ; Project Directory     ; work    ; 6d4dd0cebe20622218f77b295e429070 ;
; db/altsyncram_ttj1.tdf                        ; Project Directory     ; work    ; 4a1c933ee7b7cbd6dc1186d7d4864b94 ;
; ram.mif                                       ; Project Directory     ; work    ; 3b20122bae569721899f4d0f39d06d67 ;
; ram_1_port.v                                  ; Project Directory     ; work    ; 3cda89794d19461b131983b25ae052f0 ;
; top.v                                         ; Project Directory     ; work    ; d567d5c992c8f95fe12542619fdc3487 ;
; libraries/megafunctions/a_rdenreg.inc         ; Quartus Prime Install ; work    ; 60d2293400bc3c24acb0a137b4849830 ;
; libraries/megafunctions/aglobal151.inc        ; Quartus Prime Install ; work    ; 6487dc11726724597188295b0ef537f0 ;
; libraries/megafunctions/altdpram.inc          ; Quartus Prime Install ; work    ; ef8da121368208b56cc93fbf1bd671b8 ;
; libraries/megafunctions/altram.inc            ; Quartus Prime Install ; work    ; e66a83eccf67170bed97c99d891ad085 ;
; libraries/megafunctions/altrom.inc            ; Quartus Prime Install ; work    ; d4e3a69a331d3a99d3281790d99a1ebd ;
; libraries/megafunctions/altsyncram.tdf        ; Quartus Prime Install ; work    ; e6265526fa502a8b616c94a12acfb3f7 ;
; libraries/megafunctions/lpm_decode.inc        ; Quartus Prime Install ; work    ; 0bd0e20f5e001c1bd360461dceb53d48 ;
; libraries/megafunctions/lpm_mux.inc           ; Quartus Prime Install ; work    ; c22bfd353214c01495b560fc34e47d79 ;
; libraries/megafunctions/stratix_ram_block.inc ; Quartus Prime Install ; work    ; 2263a3bdfffeb150af0977ee13902f70 ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+


+-------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition ram_top:memories_1__ram_top_i ;
+-----------------------+-------------------------------------------------------+
; Type                  ; Count                                                 ;
+-----------------------+-------------------------------------------------------+
; boundary_port         ; 116                                                   ;
; cycloneiii_ff         ; 185                                                   ;
;     ENA               ; 10                                                    ;
;     SCLR              ; 62                                                    ;
;     plain             ; 113                                                   ;
; cycloneiii_lcell_comb ; 303                                                   ;
;     arith             ; 46                                                    ;
;         2 data inputs ; 45                                                    ;
;         3 data inputs ; 1                                                     ;
;     normal            ; 257                                                   ;
;         0 data inputs ; 4                                                     ;
;         1 data inputs ; 14                                                    ;
;         2 data inputs ; 50                                                    ;
;         3 data inputs ; 42                                                    ;
;         4 data inputs ; 147                                                   ;
; cycloneiii_ram_block  ; 28                                                    ;
;                       ;                                                       ;
; Max LUT depth         ; 6.00                                                  ;
; Average LUT depth     ; 2.13                                                  ;
+-----------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "ram_top:memories_20__ram_top_i" Resource Utilization by Entity                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                           ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                               ; 303 (0)           ; 185 (0)      ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top                                                                                                                                                          ; work         ;
;    |ram_top:memories[20].ram_top_i|                ; 303 (217)         ; 185 (97)     ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[20].ram_top_i                                                                                                                           ; work         ;
;       |RAM_Controller:RAM_Controller1|             ; 54 (16)           ; 88 (32)      ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1                                                                                            ; work         ;
;          |RAM:RAM1|                                ; 0 (0)             ; 24 (24)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1                                                                                   ; work         ;
;             |ram_1_port:the_ram|                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram                                                                ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component                                ; work         ;
;                   |altsyncram_ttj1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated ; work         ;
;          |altshift_taps:even_add_1_rtl_0|          ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0                                                             ; work         ;
;             |shift_taps_96m:auto_generated|        ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated                               ; work         ;
;                |altsyncram_md81:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2   ; work         ;
;                |cntr_6pf:cntr1|                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                ; work         ;
;          |altshift_taps:odd_add_1_rtl_0|           ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0                                                              ; work         ;
;             |shift_taps_96m:auto_generated|        ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated                                ; work         ;
;                |altsyncram_md81:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2    ; work         ;
;                |cntr_6pf:cntr1|                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                 ; work         ;
;          |error_check_tree:check_evena|            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena                                                               ; work         ;
;          |error_check_tree:check_evenb|            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb                                                               ; work         ;
;          |error_check_tree:check_odda|             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda                                                                ; work         ;
;          |error_check_tree:check_oddb|             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb                                                                ; work         ;
;       |hex_display:hexa0|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[20].ram_top_i|hex_display:hexa0                                                                                                         ; work         ;
;       |hex_display:hexa1|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[20].ram_top_i|hex_display:hexa1                                                                                                         ; work         ;
;       |hex_display:hexa3|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[20].ram_top_i|hex_display:hexa3                                                                                                         ; work         ;
;       |hex_display:hexa4|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[20].ram_top_i|hex_display:hexa4                                                                                                         ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[20].ram_top_i|state_b                                                                                                                                                                             ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+
; Name                   ; state_b.wait_for_write ; state_b.start_setup ; state_b.wait_write ; state_b.reset_lock ; state_b.wait_lock ; state_b.cycle_PLL ; state_b.run_test ; state_b.wait_setup ; state_b.write_ram ; state_b.reset_PLL ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+
; state_b.reset_PLL      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 0                 ;
; state_b.write_ram      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 1                 ; 1                 ;
; state_b.wait_setup     ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 1                  ; 0                 ; 1                 ;
; state_b.run_test       ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ; 0                  ; 0                 ; 1                 ;
; state_b.cycle_PLL      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 1                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_lock      ; 0                      ; 0                   ; 0                  ; 0                  ; 1                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.reset_lock     ; 0                      ; 0                   ; 0                  ; 1                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_write     ; 0                      ; 0                   ; 1                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.start_setup    ; 0                      ; 1                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_for_write ; 1                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[20].ram_top_i|state_a                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+
; Name                     ; state_a.wait_to_continue ; state_a.wait_start_freq ; state_a.write_start_freq ; state_a.wait_start_err ; state_a.write_start_err ; state_a.hold ; state_a.done_write_freq ; state_a.wait_err_4 ; state_a.write_err_4 ; state_a.wait_err_3 ; state_a.write_err_3 ; state_a.wait_err_2 ; state_a.write_err_2 ; state_a.wait_err_1 ; state_a.write_err_1 ; state_a.wait_frequency ; state_a.write_frequency ; state_a.wait_for_error ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+
; state_a.wait_for_error   ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 0                      ;
; state_a.write_frequency  ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 1                       ; 1                      ;
; state_a.wait_frequency   ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                      ; 0                       ; 1                      ;
; state_a.write_err_1      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_1       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_2      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_2       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_3      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_3       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_4      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_4       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.done_write_freq  ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 1                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.hold             ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 1            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_start_err  ; 0                        ; 0                       ; 0                        ; 0                      ; 1                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_start_err   ; 0                        ; 0                       ; 0                        ; 1                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_start_freq ; 0                        ; 0                       ; 1                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_start_freq  ; 0                        ; 1                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_to_continue ; 1                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|state            ;
+----------------------+----------------------+-----------------+------------------+------------------+
; Name                 ; state.reset_to_write ; state.read_data ; state.align_read ; state.write_data ;
+----------------------+----------------------+-----------------+------------------+------------------+
; state.reset_to_write ; 0                    ; 0               ; 0                ; 0                ;
; state.write_data     ; 1                    ; 0               ; 0                ; 1                ;
; state.align_read     ; 1                    ; 0               ; 1                ; 0                ;
; state.read_data      ; 1                    ; 1               ; 0                ; 0                ;
+----------------------+----------------------+-----------------+------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                 ;
+--------------------------------------------------------+---------------------------------------------------+------------------------+
; Latch Name                                             ; Latch Enable Signal                               ; Free of Timing Hazards ;
+--------------------------------------------------------+---------------------------------------------------+------------------------+
; ram_top:memories[20].ram_top_i|first_fail_freq[0]      ; ram_top:memories[20].ram_top_i|always12           ; yes                    ;
; ram_top:memories[20].ram_top_i|first_fail_freq[1]      ; ram_top:memories[20].ram_top_i|always12           ; yes                    ;
; ram_top:memories[20].ram_top_i|first_fail_freq[2]      ; ram_top:memories[20].ram_top_i|always12           ; yes                    ;
; ram_top:memories[20].ram_top_i|first_fail_freq[3]      ; ram_top:memories[20].ram_top_i|always12           ; yes                    ;
; ram_top:memories[20].ram_top_i|first_fail_freq[4]      ; ram_top:memories[20].ram_top_i|always12           ; yes                    ;
; ram_top:memories[20].ram_top_i|first_fail_freq[5]      ; ram_top:memories[20].ram_top_i|always12           ; yes                    ;
; ram_top:memories[20].ram_top_i|first_fail_freq[6]      ; ram_top:memories[20].ram_top_i|always12           ; yes                    ;
; ram_top:memories[20].ram_top_i|first_fail_freq[7]      ; ram_top:memories[20].ram_top_i|always12           ; yes                    ;
; ram_top:memories[20].ram_top_i|first_fail_freq[8]      ; ram_top:memories[20].ram_top_i|always12           ; yes                    ;
; ram_top:memories[20].ram_top_i|address_latch_2[6]      ; ram_top:memories[20].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[20].ram_top_i|address_latch_2[0]      ; ram_top:memories[20].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[20].ram_top_i|address_latch_1[6]      ; ram_top:memories[20].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[20].ram_top_i|address_latch_1[0]      ; ram_top:memories[20].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[20].ram_top_i|address_latch_2[7]      ; ram_top:memories[20].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[20].ram_top_i|address_latch_2[1]      ; ram_top:memories[20].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[20].ram_top_i|address_latch_1[7]      ; ram_top:memories[20].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[20].ram_top_i|address_latch_1[1]      ; ram_top:memories[20].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[20].ram_top_i|address_latch_2[8]      ; ram_top:memories[20].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[20].ram_top_i|address_latch_2[2]      ; ram_top:memories[20].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[20].ram_top_i|address_latch_1[8]      ; ram_top:memories[20].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[20].ram_top_i|address_latch_1[2]      ; ram_top:memories[20].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[20].ram_top_i|address_latch_2[9]      ; ram_top:memories[20].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[20].ram_top_i|address_latch_2[3]      ; ram_top:memories[20].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[20].ram_top_i|address_latch_1[9]      ; ram_top:memories[20].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[20].ram_top_i|address_latch_1[3]      ; ram_top:memories[20].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[20].ram_top_i|address_latch_1[4]      ; ram_top:memories[20].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[20].ram_top_i|address_latch_2[4]      ; ram_top:memories[20].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[20].ram_top_i|address_latch_1[5]      ; ram_top:memories[20].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[20].ram_top_i|address_latch_2[5]      ; ram_top:memories[20].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[20].ram_top_i|error_latch_2           ; ram_top:memories[20].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[20].ram_top_i|error_latch_1           ; ram_top:memories[20].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[20].ram_top_i|next_past_address_latch ; GND                                               ; yes                    ;
; Number of user-specified and inferred latches = 32     ;                                                   ;                        ;
+--------------------------------------------------------+---------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                              ;
+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; Register name                                                                      ; Reason for Removal                                                                         ;
+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; ram_top:memories[20].ram_top_i|UART_data[7]~reg0                                   ; Stuck at GND due to stuck port data_in                                                     ;
; ram_top:memories[20].ram_top_i|sense_errors                                        ; Merged with ram_top:memories[20].ram_top_i|run_error_test                                  ;
; ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|address[9]           ; Merged with ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|address_last_bit ;
; ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|prev_add[9]          ; Merged with ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|address_last_bit ;
; ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[2,4,6] ; Merged with ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0] ;
; ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[3,5,7] ; Merged with ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[1] ;
; ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|state.align_read     ; Lost fanout                                                                                ;
; ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|state.read_data      ; Lost fanout                                                                                ;
; ram_top:memories[20].ram_top_i|state_b~2                                           ; Lost fanout                                                                                ;
; ram_top:memories[20].ram_top_i|state_b~3                                           ; Lost fanout                                                                                ;
; ram_top:memories[20].ram_top_i|state_b~4                                           ; Lost fanout                                                                                ;
; ram_top:memories[20].ram_top_i|state_b~5                                           ; Lost fanout                                                                                ;
; ram_top:memories[20].ram_top_i|state_b~6                                           ; Lost fanout                                                                                ;
; ram_top:memories[20].ram_top_i|state_a~2                                           ; Lost fanout                                                                                ;
; ram_top:memories[20].ram_top_i|state_a~3                                           ; Lost fanout                                                                                ;
; ram_top:memories[20].ram_top_i|state_a~4                                           ; Lost fanout                                                                                ;
; ram_top:memories[20].ram_top_i|state_a~5                                           ; Lost fanout                                                                                ;
; ram_top:memories[20].ram_top_i|state_a~6                                           ; Lost fanout                                                                                ;
; ram_top:memories[20].ram_top_i|state_a~7                                           ; Lost fanout                                                                                ;
; ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|state~6              ; Lost fanout                                                                                ;
; ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|wren                 ; Merged with ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data ;
; Total Number of Removed Registers = 25                                             ;                                                                                            ;
+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                      ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+
; Register Name                                                                       ; Megafunction                                                                   ; Type       ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+
; ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|error_address_1[0..9] ; ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|even_add_4[0..9]      ; ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|even_add_3[0..9]      ; ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|even_add_2[0..9]      ; ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1[0..9]      ; ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|error_address_2[0..9] ; ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_4[0..9]       ; ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_3[0..9]       ; ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_2[0..9]       ; ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1[0..9]       ; ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|ram_top:memories[20].ram_top_i|UART_data[5]~reg0                               ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |top|ram_top:memories[20].ram_top_i|error_address[8]                                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|ram_top:memories[20].ram_top_i|UART_data[0]~reg0                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|state            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                             ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                             ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; ram.mif              ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_ttj1      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                        ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                     ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                     ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                     ;
; WIDTH          ; 10             ; Untyped                                                                                                     ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                     ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                                     ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                       ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                    ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                    ;
; WIDTH          ; 10             ; Untyped                                                                                                    ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                                    ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                          ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; File                                          ; Location              ; Library ; Checksum                         ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; Error_Check_Tree.v                            ; Project Directory     ; work    ; c1646cb6dbb3d6f7c41d4ef2e58a411f ;
; RAM.v                                         ; Project Directory     ; work    ; 8d6aae00cf030d6b06e6be349559f34a ;
; RAM_Controller.v                              ; Project Directory     ; work    ; 6d4dd0cebe20622218f77b295e429070 ;
; db/altsyncram_ttj1.tdf                        ; Project Directory     ; work    ; 4a1c933ee7b7cbd6dc1186d7d4864b94 ;
; ram.mif                                       ; Project Directory     ; work    ; 3b20122bae569721899f4d0f39d06d67 ;
; ram_1_port.v                                  ; Project Directory     ; work    ; 3cda89794d19461b131983b25ae052f0 ;
; top.v                                         ; Project Directory     ; work    ; d567d5c992c8f95fe12542619fdc3487 ;
; libraries/megafunctions/a_rdenreg.inc         ; Quartus Prime Install ; work    ; 60d2293400bc3c24acb0a137b4849830 ;
; libraries/megafunctions/aglobal151.inc        ; Quartus Prime Install ; work    ; 6487dc11726724597188295b0ef537f0 ;
; libraries/megafunctions/altdpram.inc          ; Quartus Prime Install ; work    ; ef8da121368208b56cc93fbf1bd671b8 ;
; libraries/megafunctions/altram.inc            ; Quartus Prime Install ; work    ; e66a83eccf67170bed97c99d891ad085 ;
; libraries/megafunctions/altrom.inc            ; Quartus Prime Install ; work    ; d4e3a69a331d3a99d3281790d99a1ebd ;
; libraries/megafunctions/altsyncram.tdf        ; Quartus Prime Install ; work    ; e6265526fa502a8b616c94a12acfb3f7 ;
; libraries/megafunctions/lpm_decode.inc        ; Quartus Prime Install ; work    ; 0bd0e20f5e001c1bd360461dceb53d48 ;
; libraries/megafunctions/lpm_mux.inc           ; Quartus Prime Install ; work    ; c22bfd353214c01495b560fc34e47d79 ;
; libraries/megafunctions/stratix_ram_block.inc ; Quartus Prime Install ; work    ; 2263a3bdfffeb150af0977ee13902f70 ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition ram_top:memories_20__ram_top_i ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 116                                                    ;
; cycloneiii_ff         ; 185                                                    ;
;     ENA               ; 10                                                     ;
;     SCLR              ; 62                                                     ;
;     plain             ; 113                                                    ;
; cycloneiii_lcell_comb ; 303                                                    ;
;     arith             ; 46                                                     ;
;         2 data inputs ; 45                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 257                                                    ;
;         0 data inputs ; 4                                                      ;
;         1 data inputs ; 14                                                     ;
;         2 data inputs ; 50                                                     ;
;         3 data inputs ; 42                                                     ;
;         4 data inputs ; 147                                                    ;
; cycloneiii_ram_block  ; 28                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 6.00                                                   ;
; Average LUT depth     ; 2.13                                                   ;
+-----------------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "ram_top:memories_21__ram_top_i" Resource Utilization by Entity                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                           ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                               ; 303 (0)           ; 185 (0)      ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top                                                                                                                                                          ; work         ;
;    |ram_top:memories[21].ram_top_i|                ; 303 (217)         ; 185 (97)     ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[21].ram_top_i                                                                                                                           ; work         ;
;       |RAM_Controller:RAM_Controller1|             ; 54 (16)           ; 88 (32)      ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1                                                                                            ; work         ;
;          |RAM:RAM1|                                ; 0 (0)             ; 24 (24)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1                                                                                   ; work         ;
;             |ram_1_port:the_ram|                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram                                                                ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component                                ; work         ;
;                   |altsyncram_ttj1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated ; work         ;
;          |altshift_taps:even_add_1_rtl_0|          ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0                                                             ; work         ;
;             |shift_taps_96m:auto_generated|        ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated                               ; work         ;
;                |altsyncram_md81:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2   ; work         ;
;                |cntr_6pf:cntr1|                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                ; work         ;
;          |altshift_taps:odd_add_1_rtl_0|           ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0                                                              ; work         ;
;             |shift_taps_96m:auto_generated|        ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated                                ; work         ;
;                |altsyncram_md81:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2    ; work         ;
;                |cntr_6pf:cntr1|                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                 ; work         ;
;          |error_check_tree:check_evena|            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena                                                               ; work         ;
;          |error_check_tree:check_evenb|            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb                                                               ; work         ;
;          |error_check_tree:check_odda|             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda                                                                ; work         ;
;          |error_check_tree:check_oddb|             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb                                                                ; work         ;
;       |hex_display:hexa0|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[21].ram_top_i|hex_display:hexa0                                                                                                         ; work         ;
;       |hex_display:hexa1|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[21].ram_top_i|hex_display:hexa1                                                                                                         ; work         ;
;       |hex_display:hexa3|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[21].ram_top_i|hex_display:hexa3                                                                                                         ; work         ;
;       |hex_display:hexa4|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[21].ram_top_i|hex_display:hexa4                                                                                                         ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[21].ram_top_i|state_b                                                                                                                                                                             ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+
; Name                   ; state_b.wait_for_write ; state_b.start_setup ; state_b.wait_write ; state_b.reset_lock ; state_b.wait_lock ; state_b.cycle_PLL ; state_b.run_test ; state_b.wait_setup ; state_b.write_ram ; state_b.reset_PLL ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+
; state_b.reset_PLL      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 0                 ;
; state_b.write_ram      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 1                 ; 1                 ;
; state_b.wait_setup     ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 1                  ; 0                 ; 1                 ;
; state_b.run_test       ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ; 0                  ; 0                 ; 1                 ;
; state_b.cycle_PLL      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 1                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_lock      ; 0                      ; 0                   ; 0                  ; 0                  ; 1                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.reset_lock     ; 0                      ; 0                   ; 0                  ; 1                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_write     ; 0                      ; 0                   ; 1                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.start_setup    ; 0                      ; 1                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_for_write ; 1                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[21].ram_top_i|state_a                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+
; Name                     ; state_a.wait_to_continue ; state_a.wait_start_freq ; state_a.write_start_freq ; state_a.wait_start_err ; state_a.write_start_err ; state_a.hold ; state_a.done_write_freq ; state_a.wait_err_4 ; state_a.write_err_4 ; state_a.wait_err_3 ; state_a.write_err_3 ; state_a.wait_err_2 ; state_a.write_err_2 ; state_a.wait_err_1 ; state_a.write_err_1 ; state_a.wait_frequency ; state_a.write_frequency ; state_a.wait_for_error ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+
; state_a.wait_for_error   ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 0                      ;
; state_a.write_frequency  ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 1                       ; 1                      ;
; state_a.wait_frequency   ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                      ; 0                       ; 1                      ;
; state_a.write_err_1      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_1       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_2      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_2       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_3      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_3       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_4      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_4       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.done_write_freq  ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 1                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.hold             ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 1            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_start_err  ; 0                        ; 0                       ; 0                        ; 0                      ; 1                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_start_err   ; 0                        ; 0                       ; 0                        ; 1                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_start_freq ; 0                        ; 0                       ; 1                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_start_freq  ; 0                        ; 1                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_to_continue ; 1                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|state            ;
+----------------------+----------------------+-----------------+------------------+------------------+
; Name                 ; state.reset_to_write ; state.read_data ; state.align_read ; state.write_data ;
+----------------------+----------------------+-----------------+------------------+------------------+
; state.reset_to_write ; 0                    ; 0               ; 0                ; 0                ;
; state.write_data     ; 1                    ; 0               ; 0                ; 1                ;
; state.align_read     ; 1                    ; 0               ; 1                ; 0                ;
; state.read_data      ; 1                    ; 1               ; 0                ; 0                ;
+----------------------+----------------------+-----------------+------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                 ;
+--------------------------------------------------------+---------------------------------------------------+------------------------+
; Latch Name                                             ; Latch Enable Signal                               ; Free of Timing Hazards ;
+--------------------------------------------------------+---------------------------------------------------+------------------------+
; ram_top:memories[21].ram_top_i|first_fail_freq[0]      ; ram_top:memories[21].ram_top_i|always12           ; yes                    ;
; ram_top:memories[21].ram_top_i|first_fail_freq[1]      ; ram_top:memories[21].ram_top_i|always12           ; yes                    ;
; ram_top:memories[21].ram_top_i|first_fail_freq[2]      ; ram_top:memories[21].ram_top_i|always12           ; yes                    ;
; ram_top:memories[21].ram_top_i|first_fail_freq[3]      ; ram_top:memories[21].ram_top_i|always12           ; yes                    ;
; ram_top:memories[21].ram_top_i|first_fail_freq[4]      ; ram_top:memories[21].ram_top_i|always12           ; yes                    ;
; ram_top:memories[21].ram_top_i|first_fail_freq[5]      ; ram_top:memories[21].ram_top_i|always12           ; yes                    ;
; ram_top:memories[21].ram_top_i|first_fail_freq[6]      ; ram_top:memories[21].ram_top_i|always12           ; yes                    ;
; ram_top:memories[21].ram_top_i|first_fail_freq[7]      ; ram_top:memories[21].ram_top_i|always12           ; yes                    ;
; ram_top:memories[21].ram_top_i|first_fail_freq[8]      ; ram_top:memories[21].ram_top_i|always12           ; yes                    ;
; ram_top:memories[21].ram_top_i|address_latch_2[6]      ; ram_top:memories[21].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[21].ram_top_i|address_latch_2[0]      ; ram_top:memories[21].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[21].ram_top_i|address_latch_1[6]      ; ram_top:memories[21].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[21].ram_top_i|address_latch_1[0]      ; ram_top:memories[21].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[21].ram_top_i|address_latch_2[7]      ; ram_top:memories[21].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[21].ram_top_i|address_latch_2[1]      ; ram_top:memories[21].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[21].ram_top_i|address_latch_1[7]      ; ram_top:memories[21].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[21].ram_top_i|address_latch_1[1]      ; ram_top:memories[21].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[21].ram_top_i|address_latch_2[8]      ; ram_top:memories[21].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[21].ram_top_i|address_latch_2[2]      ; ram_top:memories[21].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[21].ram_top_i|address_latch_1[8]      ; ram_top:memories[21].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[21].ram_top_i|address_latch_1[2]      ; ram_top:memories[21].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[21].ram_top_i|address_latch_2[9]      ; ram_top:memories[21].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[21].ram_top_i|address_latch_2[3]      ; ram_top:memories[21].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[21].ram_top_i|address_latch_1[9]      ; ram_top:memories[21].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[21].ram_top_i|address_latch_1[3]      ; ram_top:memories[21].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[21].ram_top_i|address_latch_1[4]      ; ram_top:memories[21].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[21].ram_top_i|address_latch_2[4]      ; ram_top:memories[21].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[21].ram_top_i|address_latch_1[5]      ; ram_top:memories[21].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[21].ram_top_i|address_latch_2[5]      ; ram_top:memories[21].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[21].ram_top_i|error_latch_2           ; ram_top:memories[21].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[21].ram_top_i|error_latch_1           ; ram_top:memories[21].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[21].ram_top_i|next_past_address_latch ; GND                                               ; yes                    ;
; Number of user-specified and inferred latches = 32     ;                                                   ;                        ;
+--------------------------------------------------------+---------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                              ;
+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; Register name                                                                      ; Reason for Removal                                                                         ;
+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; ram_top:memories[21].ram_top_i|UART_data[7]~reg0                                   ; Stuck at GND due to stuck port data_in                                                     ;
; ram_top:memories[21].ram_top_i|sense_errors                                        ; Merged with ram_top:memories[21].ram_top_i|run_error_test                                  ;
; ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|address[9]           ; Merged with ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|address_last_bit ;
; ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|prev_add[9]          ; Merged with ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|address_last_bit ;
; ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[2,4,6] ; Merged with ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0] ;
; ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[3,5,7] ; Merged with ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[1] ;
; ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|state.align_read     ; Lost fanout                                                                                ;
; ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|state.read_data      ; Lost fanout                                                                                ;
; ram_top:memories[21].ram_top_i|state_b~2                                           ; Lost fanout                                                                                ;
; ram_top:memories[21].ram_top_i|state_b~3                                           ; Lost fanout                                                                                ;
; ram_top:memories[21].ram_top_i|state_b~4                                           ; Lost fanout                                                                                ;
; ram_top:memories[21].ram_top_i|state_b~5                                           ; Lost fanout                                                                                ;
; ram_top:memories[21].ram_top_i|state_b~6                                           ; Lost fanout                                                                                ;
; ram_top:memories[21].ram_top_i|state_a~2                                           ; Lost fanout                                                                                ;
; ram_top:memories[21].ram_top_i|state_a~3                                           ; Lost fanout                                                                                ;
; ram_top:memories[21].ram_top_i|state_a~4                                           ; Lost fanout                                                                                ;
; ram_top:memories[21].ram_top_i|state_a~5                                           ; Lost fanout                                                                                ;
; ram_top:memories[21].ram_top_i|state_a~6                                           ; Lost fanout                                                                                ;
; ram_top:memories[21].ram_top_i|state_a~7                                           ; Lost fanout                                                                                ;
; ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|state~6              ; Lost fanout                                                                                ;
; ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|wren                 ; Merged with ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data ;
; Total Number of Removed Registers = 25                                             ;                                                                                            ;
+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                      ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+
; Register Name                                                                       ; Megafunction                                                                   ; Type       ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+
; ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|error_address_1[0..9] ; ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|even_add_4[0..9]      ; ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|even_add_3[0..9]      ; ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|even_add_2[0..9]      ; ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1[0..9]      ; ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|error_address_2[0..9] ; ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_4[0..9]       ; ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_3[0..9]       ; ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_2[0..9]       ; ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1[0..9]       ; ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|ram_top:memories[21].ram_top_i|UART_data[5]~reg0                               ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |top|ram_top:memories[21].ram_top_i|error_address[8]                                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|ram_top:memories[21].ram_top_i|UART_data[0]~reg0                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|state            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                             ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                             ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; ram.mif              ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_ttj1      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                        ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                     ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                     ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                     ;
; WIDTH          ; 10             ; Untyped                                                                                                     ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                     ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                                     ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                       ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                    ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                    ;
; WIDTH          ; 10             ; Untyped                                                                                                    ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                                    ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                          ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; File                                          ; Location              ; Library ; Checksum                         ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; Error_Check_Tree.v                            ; Project Directory     ; work    ; c1646cb6dbb3d6f7c41d4ef2e58a411f ;
; RAM.v                                         ; Project Directory     ; work    ; 8d6aae00cf030d6b06e6be349559f34a ;
; RAM_Controller.v                              ; Project Directory     ; work    ; 6d4dd0cebe20622218f77b295e429070 ;
; db/altsyncram_ttj1.tdf                        ; Project Directory     ; work    ; 4a1c933ee7b7cbd6dc1186d7d4864b94 ;
; ram.mif                                       ; Project Directory     ; work    ; 3b20122bae569721899f4d0f39d06d67 ;
; ram_1_port.v                                  ; Project Directory     ; work    ; 3cda89794d19461b131983b25ae052f0 ;
; top.v                                         ; Project Directory     ; work    ; d567d5c992c8f95fe12542619fdc3487 ;
; libraries/megafunctions/a_rdenreg.inc         ; Quartus Prime Install ; work    ; 60d2293400bc3c24acb0a137b4849830 ;
; libraries/megafunctions/aglobal151.inc        ; Quartus Prime Install ; work    ; 6487dc11726724597188295b0ef537f0 ;
; libraries/megafunctions/altdpram.inc          ; Quartus Prime Install ; work    ; ef8da121368208b56cc93fbf1bd671b8 ;
; libraries/megafunctions/altram.inc            ; Quartus Prime Install ; work    ; e66a83eccf67170bed97c99d891ad085 ;
; libraries/megafunctions/altrom.inc            ; Quartus Prime Install ; work    ; d4e3a69a331d3a99d3281790d99a1ebd ;
; libraries/megafunctions/altsyncram.tdf        ; Quartus Prime Install ; work    ; e6265526fa502a8b616c94a12acfb3f7 ;
; libraries/megafunctions/lpm_decode.inc        ; Quartus Prime Install ; work    ; 0bd0e20f5e001c1bd360461dceb53d48 ;
; libraries/megafunctions/lpm_mux.inc           ; Quartus Prime Install ; work    ; c22bfd353214c01495b560fc34e47d79 ;
; libraries/megafunctions/stratix_ram_block.inc ; Quartus Prime Install ; work    ; 2263a3bdfffeb150af0977ee13902f70 ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition ram_top:memories_21__ram_top_i ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 116                                                    ;
; cycloneiii_ff         ; 185                                                    ;
;     ENA               ; 10                                                     ;
;     SCLR              ; 62                                                     ;
;     plain             ; 113                                                    ;
; cycloneiii_lcell_comb ; 303                                                    ;
;     arith             ; 46                                                     ;
;         2 data inputs ; 45                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 257                                                    ;
;         0 data inputs ; 4                                                      ;
;         1 data inputs ; 14                                                     ;
;         2 data inputs ; 50                                                     ;
;         3 data inputs ; 42                                                     ;
;         4 data inputs ; 147                                                    ;
; cycloneiii_ram_block  ; 28                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 6.00                                                   ;
; Average LUT depth     ; 2.13                                                   ;
+-----------------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "ram_top:memories_22__ram_top_i" Resource Utilization by Entity                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                           ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                               ; 303 (0)           ; 185 (0)      ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top                                                                                                                                                          ; work         ;
;    |ram_top:memories[22].ram_top_i|                ; 303 (217)         ; 185 (97)     ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[22].ram_top_i                                                                                                                           ; work         ;
;       |RAM_Controller:RAM_Controller1|             ; 54 (16)           ; 88 (32)      ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1                                                                                            ; work         ;
;          |RAM:RAM1|                                ; 0 (0)             ; 24 (24)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1                                                                                   ; work         ;
;             |ram_1_port:the_ram|                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram                                                                ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component                                ; work         ;
;                   |altsyncram_ttj1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated ; work         ;
;          |altshift_taps:even_add_1_rtl_0|          ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0                                                             ; work         ;
;             |shift_taps_96m:auto_generated|        ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated                               ; work         ;
;                |altsyncram_md81:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2   ; work         ;
;                |cntr_6pf:cntr1|                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                ; work         ;
;          |altshift_taps:odd_add_1_rtl_0|           ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0                                                              ; work         ;
;             |shift_taps_96m:auto_generated|        ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated                                ; work         ;
;                |altsyncram_md81:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2    ; work         ;
;                |cntr_6pf:cntr1|                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                 ; work         ;
;          |error_check_tree:check_evena|            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena                                                               ; work         ;
;          |error_check_tree:check_evenb|            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb                                                               ; work         ;
;          |error_check_tree:check_odda|             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda                                                                ; work         ;
;          |error_check_tree:check_oddb|             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb                                                                ; work         ;
;       |hex_display:hexa0|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[22].ram_top_i|hex_display:hexa0                                                                                                         ; work         ;
;       |hex_display:hexa1|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[22].ram_top_i|hex_display:hexa1                                                                                                         ; work         ;
;       |hex_display:hexa3|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[22].ram_top_i|hex_display:hexa3                                                                                                         ; work         ;
;       |hex_display:hexa4|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[22].ram_top_i|hex_display:hexa4                                                                                                         ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[22].ram_top_i|state_b                                                                                                                                                                             ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+
; Name                   ; state_b.wait_for_write ; state_b.start_setup ; state_b.wait_write ; state_b.reset_lock ; state_b.wait_lock ; state_b.cycle_PLL ; state_b.run_test ; state_b.wait_setup ; state_b.write_ram ; state_b.reset_PLL ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+
; state_b.reset_PLL      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 0                 ;
; state_b.write_ram      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 1                 ; 1                 ;
; state_b.wait_setup     ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 1                  ; 0                 ; 1                 ;
; state_b.run_test       ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ; 0                  ; 0                 ; 1                 ;
; state_b.cycle_PLL      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 1                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_lock      ; 0                      ; 0                   ; 0                  ; 0                  ; 1                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.reset_lock     ; 0                      ; 0                   ; 0                  ; 1                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_write     ; 0                      ; 0                   ; 1                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.start_setup    ; 0                      ; 1                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_for_write ; 1                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[22].ram_top_i|state_a                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+
; Name                     ; state_a.wait_to_continue ; state_a.wait_start_freq ; state_a.write_start_freq ; state_a.wait_start_err ; state_a.write_start_err ; state_a.hold ; state_a.done_write_freq ; state_a.wait_err_4 ; state_a.write_err_4 ; state_a.wait_err_3 ; state_a.write_err_3 ; state_a.wait_err_2 ; state_a.write_err_2 ; state_a.wait_err_1 ; state_a.write_err_1 ; state_a.wait_frequency ; state_a.write_frequency ; state_a.wait_for_error ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+
; state_a.wait_for_error   ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 0                      ;
; state_a.write_frequency  ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 1                       ; 1                      ;
; state_a.wait_frequency   ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                      ; 0                       ; 1                      ;
; state_a.write_err_1      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_1       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_2      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_2       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_3      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_3       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_4      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_4       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.done_write_freq  ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 1                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.hold             ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 1            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_start_err  ; 0                        ; 0                       ; 0                        ; 0                      ; 1                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_start_err   ; 0                        ; 0                       ; 0                        ; 1                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_start_freq ; 0                        ; 0                       ; 1                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_start_freq  ; 0                        ; 1                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_to_continue ; 1                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|state            ;
+----------------------+----------------------+-----------------+------------------+------------------+
; Name                 ; state.reset_to_write ; state.read_data ; state.align_read ; state.write_data ;
+----------------------+----------------------+-----------------+------------------+------------------+
; state.reset_to_write ; 0                    ; 0               ; 0                ; 0                ;
; state.write_data     ; 1                    ; 0               ; 0                ; 1                ;
; state.align_read     ; 1                    ; 0               ; 1                ; 0                ;
; state.read_data      ; 1                    ; 1               ; 0                ; 0                ;
+----------------------+----------------------+-----------------+------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                 ;
+--------------------------------------------------------+---------------------------------------------------+------------------------+
; Latch Name                                             ; Latch Enable Signal                               ; Free of Timing Hazards ;
+--------------------------------------------------------+---------------------------------------------------+------------------------+
; ram_top:memories[22].ram_top_i|first_fail_freq[0]      ; ram_top:memories[22].ram_top_i|always12           ; yes                    ;
; ram_top:memories[22].ram_top_i|first_fail_freq[1]      ; ram_top:memories[22].ram_top_i|always12           ; yes                    ;
; ram_top:memories[22].ram_top_i|first_fail_freq[2]      ; ram_top:memories[22].ram_top_i|always12           ; yes                    ;
; ram_top:memories[22].ram_top_i|first_fail_freq[3]      ; ram_top:memories[22].ram_top_i|always12           ; yes                    ;
; ram_top:memories[22].ram_top_i|first_fail_freq[4]      ; ram_top:memories[22].ram_top_i|always12           ; yes                    ;
; ram_top:memories[22].ram_top_i|first_fail_freq[5]      ; ram_top:memories[22].ram_top_i|always12           ; yes                    ;
; ram_top:memories[22].ram_top_i|first_fail_freq[6]      ; ram_top:memories[22].ram_top_i|always12           ; yes                    ;
; ram_top:memories[22].ram_top_i|first_fail_freq[7]      ; ram_top:memories[22].ram_top_i|always12           ; yes                    ;
; ram_top:memories[22].ram_top_i|first_fail_freq[8]      ; ram_top:memories[22].ram_top_i|always12           ; yes                    ;
; ram_top:memories[22].ram_top_i|address_latch_2[6]      ; ram_top:memories[22].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[22].ram_top_i|address_latch_2[0]      ; ram_top:memories[22].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[22].ram_top_i|address_latch_1[6]      ; ram_top:memories[22].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[22].ram_top_i|address_latch_1[0]      ; ram_top:memories[22].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[22].ram_top_i|address_latch_2[7]      ; ram_top:memories[22].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[22].ram_top_i|address_latch_2[1]      ; ram_top:memories[22].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[22].ram_top_i|address_latch_1[7]      ; ram_top:memories[22].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[22].ram_top_i|address_latch_1[1]      ; ram_top:memories[22].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[22].ram_top_i|address_latch_2[8]      ; ram_top:memories[22].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[22].ram_top_i|address_latch_2[2]      ; ram_top:memories[22].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[22].ram_top_i|address_latch_1[8]      ; ram_top:memories[22].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[22].ram_top_i|address_latch_1[2]      ; ram_top:memories[22].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[22].ram_top_i|address_latch_2[9]      ; ram_top:memories[22].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[22].ram_top_i|address_latch_2[3]      ; ram_top:memories[22].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[22].ram_top_i|address_latch_1[9]      ; ram_top:memories[22].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[22].ram_top_i|address_latch_1[3]      ; ram_top:memories[22].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[22].ram_top_i|address_latch_1[4]      ; ram_top:memories[22].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[22].ram_top_i|address_latch_2[4]      ; ram_top:memories[22].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[22].ram_top_i|address_latch_1[5]      ; ram_top:memories[22].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[22].ram_top_i|address_latch_2[5]      ; ram_top:memories[22].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[22].ram_top_i|error_latch_2           ; ram_top:memories[22].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[22].ram_top_i|error_latch_1           ; ram_top:memories[22].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[22].ram_top_i|next_past_address_latch ; GND                                               ; yes                    ;
; Number of user-specified and inferred latches = 32     ;                                                   ;                        ;
+--------------------------------------------------------+---------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                              ;
+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; Register name                                                                      ; Reason for Removal                                                                         ;
+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; ram_top:memories[22].ram_top_i|UART_data[7]~reg0                                   ; Stuck at GND due to stuck port data_in                                                     ;
; ram_top:memories[22].ram_top_i|sense_errors                                        ; Merged with ram_top:memories[22].ram_top_i|run_error_test                                  ;
; ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|address[9]           ; Merged with ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|address_last_bit ;
; ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|prev_add[9]          ; Merged with ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|address_last_bit ;
; ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[2,4,6] ; Merged with ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0] ;
; ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[3,5,7] ; Merged with ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[1] ;
; ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|state.align_read     ; Lost fanout                                                                                ;
; ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|state.read_data      ; Lost fanout                                                                                ;
; ram_top:memories[22].ram_top_i|state_b~2                                           ; Lost fanout                                                                                ;
; ram_top:memories[22].ram_top_i|state_b~3                                           ; Lost fanout                                                                                ;
; ram_top:memories[22].ram_top_i|state_b~4                                           ; Lost fanout                                                                                ;
; ram_top:memories[22].ram_top_i|state_b~5                                           ; Lost fanout                                                                                ;
; ram_top:memories[22].ram_top_i|state_b~6                                           ; Lost fanout                                                                                ;
; ram_top:memories[22].ram_top_i|state_a~2                                           ; Lost fanout                                                                                ;
; ram_top:memories[22].ram_top_i|state_a~3                                           ; Lost fanout                                                                                ;
; ram_top:memories[22].ram_top_i|state_a~4                                           ; Lost fanout                                                                                ;
; ram_top:memories[22].ram_top_i|state_a~5                                           ; Lost fanout                                                                                ;
; ram_top:memories[22].ram_top_i|state_a~6                                           ; Lost fanout                                                                                ;
; ram_top:memories[22].ram_top_i|state_a~7                                           ; Lost fanout                                                                                ;
; ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|state~6              ; Lost fanout                                                                                ;
; ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|wren                 ; Merged with ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data ;
; Total Number of Removed Registers = 25                                             ;                                                                                            ;
+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                      ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+
; Register Name                                                                       ; Megafunction                                                                   ; Type       ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+
; ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|error_address_1[0..9] ; ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|even_add_4[0..9]      ; ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|even_add_3[0..9]      ; ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|even_add_2[0..9]      ; ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1[0..9]      ; ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|error_address_2[0..9] ; ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_4[0..9]       ; ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_3[0..9]       ; ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_2[0..9]       ; ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1[0..9]       ; ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|ram_top:memories[22].ram_top_i|UART_data[5]~reg0                               ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |top|ram_top:memories[22].ram_top_i|error_address[8]                                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|ram_top:memories[22].ram_top_i|UART_data[0]~reg0                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|state            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                             ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                             ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; ram.mif              ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_ttj1      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                        ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                     ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                     ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                     ;
; WIDTH          ; 10             ; Untyped                                                                                                     ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                     ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                                     ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                       ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                    ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                    ;
; WIDTH          ; 10             ; Untyped                                                                                                    ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                                    ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                          ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; File                                          ; Location              ; Library ; Checksum                         ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; Error_Check_Tree.v                            ; Project Directory     ; work    ; c1646cb6dbb3d6f7c41d4ef2e58a411f ;
; RAM.v                                         ; Project Directory     ; work    ; 8d6aae00cf030d6b06e6be349559f34a ;
; RAM_Controller.v                              ; Project Directory     ; work    ; 6d4dd0cebe20622218f77b295e429070 ;
; db/altsyncram_ttj1.tdf                        ; Project Directory     ; work    ; 4a1c933ee7b7cbd6dc1186d7d4864b94 ;
; ram.mif                                       ; Project Directory     ; work    ; 3b20122bae569721899f4d0f39d06d67 ;
; ram_1_port.v                                  ; Project Directory     ; work    ; 3cda89794d19461b131983b25ae052f0 ;
; top.v                                         ; Project Directory     ; work    ; d567d5c992c8f95fe12542619fdc3487 ;
; libraries/megafunctions/a_rdenreg.inc         ; Quartus Prime Install ; work    ; 60d2293400bc3c24acb0a137b4849830 ;
; libraries/megafunctions/aglobal151.inc        ; Quartus Prime Install ; work    ; 6487dc11726724597188295b0ef537f0 ;
; libraries/megafunctions/altdpram.inc          ; Quartus Prime Install ; work    ; ef8da121368208b56cc93fbf1bd671b8 ;
; libraries/megafunctions/altram.inc            ; Quartus Prime Install ; work    ; e66a83eccf67170bed97c99d891ad085 ;
; libraries/megafunctions/altrom.inc            ; Quartus Prime Install ; work    ; d4e3a69a331d3a99d3281790d99a1ebd ;
; libraries/megafunctions/altsyncram.tdf        ; Quartus Prime Install ; work    ; e6265526fa502a8b616c94a12acfb3f7 ;
; libraries/megafunctions/lpm_decode.inc        ; Quartus Prime Install ; work    ; 0bd0e20f5e001c1bd360461dceb53d48 ;
; libraries/megafunctions/lpm_mux.inc           ; Quartus Prime Install ; work    ; c22bfd353214c01495b560fc34e47d79 ;
; libraries/megafunctions/stratix_ram_block.inc ; Quartus Prime Install ; work    ; 2263a3bdfffeb150af0977ee13902f70 ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition ram_top:memories_22__ram_top_i ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 116                                                    ;
; cycloneiii_ff         ; 185                                                    ;
;     ENA               ; 10                                                     ;
;     SCLR              ; 62                                                     ;
;     plain             ; 113                                                    ;
; cycloneiii_lcell_comb ; 303                                                    ;
;     arith             ; 46                                                     ;
;         2 data inputs ; 45                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 257                                                    ;
;         0 data inputs ; 4                                                      ;
;         1 data inputs ; 14                                                     ;
;         2 data inputs ; 50                                                     ;
;         3 data inputs ; 42                                                     ;
;         4 data inputs ; 147                                                    ;
; cycloneiii_ram_block  ; 28                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 6.00                                                   ;
; Average LUT depth     ; 2.13                                                   ;
+-----------------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "ram_top:memories_23__ram_top_i" Resource Utilization by Entity                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                           ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                               ; 303 (0)           ; 185 (0)      ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top                                                                                                                                                          ; work         ;
;    |ram_top:memories[23].ram_top_i|                ; 303 (217)         ; 185 (97)     ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[23].ram_top_i                                                                                                                           ; work         ;
;       |RAM_Controller:RAM_Controller1|             ; 54 (16)           ; 88 (32)      ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1                                                                                            ; work         ;
;          |RAM:RAM1|                                ; 0 (0)             ; 24 (24)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1                                                                                   ; work         ;
;             |ram_1_port:the_ram|                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram                                                                ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component                                ; work         ;
;                   |altsyncram_ttj1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated ; work         ;
;          |altshift_taps:even_add_1_rtl_0|          ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0                                                             ; work         ;
;             |shift_taps_96m:auto_generated|        ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated                               ; work         ;
;                |altsyncram_md81:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2   ; work         ;
;                |cntr_6pf:cntr1|                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                ; work         ;
;          |altshift_taps:odd_add_1_rtl_0|           ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0                                                              ; work         ;
;             |shift_taps_96m:auto_generated|        ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated                                ; work         ;
;                |altsyncram_md81:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2    ; work         ;
;                |cntr_6pf:cntr1|                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                 ; work         ;
;          |error_check_tree:check_evena|            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena                                                               ; work         ;
;          |error_check_tree:check_evenb|            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb                                                               ; work         ;
;          |error_check_tree:check_odda|             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda                                                                ; work         ;
;          |error_check_tree:check_oddb|             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb                                                                ; work         ;
;       |hex_display:hexa0|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[23].ram_top_i|hex_display:hexa0                                                                                                         ; work         ;
;       |hex_display:hexa1|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[23].ram_top_i|hex_display:hexa1                                                                                                         ; work         ;
;       |hex_display:hexa3|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[23].ram_top_i|hex_display:hexa3                                                                                                         ; work         ;
;       |hex_display:hexa4|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[23].ram_top_i|hex_display:hexa4                                                                                                         ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[23].ram_top_i|state_b                                                                                                                                                                             ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+
; Name                   ; state_b.wait_for_write ; state_b.start_setup ; state_b.wait_write ; state_b.reset_lock ; state_b.wait_lock ; state_b.cycle_PLL ; state_b.run_test ; state_b.wait_setup ; state_b.write_ram ; state_b.reset_PLL ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+
; state_b.reset_PLL      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 0                 ;
; state_b.write_ram      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 1                 ; 1                 ;
; state_b.wait_setup     ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 1                  ; 0                 ; 1                 ;
; state_b.run_test       ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ; 0                  ; 0                 ; 1                 ;
; state_b.cycle_PLL      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 1                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_lock      ; 0                      ; 0                   ; 0                  ; 0                  ; 1                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.reset_lock     ; 0                      ; 0                   ; 0                  ; 1                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_write     ; 0                      ; 0                   ; 1                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.start_setup    ; 0                      ; 1                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_for_write ; 1                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[23].ram_top_i|state_a                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+
; Name                     ; state_a.wait_to_continue ; state_a.wait_start_freq ; state_a.write_start_freq ; state_a.wait_start_err ; state_a.write_start_err ; state_a.hold ; state_a.done_write_freq ; state_a.wait_err_4 ; state_a.write_err_4 ; state_a.wait_err_3 ; state_a.write_err_3 ; state_a.wait_err_2 ; state_a.write_err_2 ; state_a.wait_err_1 ; state_a.write_err_1 ; state_a.wait_frequency ; state_a.write_frequency ; state_a.wait_for_error ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+
; state_a.wait_for_error   ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 0                      ;
; state_a.write_frequency  ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 1                       ; 1                      ;
; state_a.wait_frequency   ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                      ; 0                       ; 1                      ;
; state_a.write_err_1      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_1       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_2      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_2       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_3      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_3       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_4      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_4       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.done_write_freq  ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 1                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.hold             ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 1            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_start_err  ; 0                        ; 0                       ; 0                        ; 0                      ; 1                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_start_err   ; 0                        ; 0                       ; 0                        ; 1                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_start_freq ; 0                        ; 0                       ; 1                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_start_freq  ; 0                        ; 1                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_to_continue ; 1                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|state            ;
+----------------------+----------------------+-----------------+------------------+------------------+
; Name                 ; state.reset_to_write ; state.read_data ; state.align_read ; state.write_data ;
+----------------------+----------------------+-----------------+------------------+------------------+
; state.reset_to_write ; 0                    ; 0               ; 0                ; 0                ;
; state.write_data     ; 1                    ; 0               ; 0                ; 1                ;
; state.align_read     ; 1                    ; 0               ; 1                ; 0                ;
; state.read_data      ; 1                    ; 1               ; 0                ; 0                ;
+----------------------+----------------------+-----------------+------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                 ;
+--------------------------------------------------------+---------------------------------------------------+------------------------+
; Latch Name                                             ; Latch Enable Signal                               ; Free of Timing Hazards ;
+--------------------------------------------------------+---------------------------------------------------+------------------------+
; ram_top:memories[23].ram_top_i|first_fail_freq[0]      ; ram_top:memories[23].ram_top_i|always12           ; yes                    ;
; ram_top:memories[23].ram_top_i|first_fail_freq[1]      ; ram_top:memories[23].ram_top_i|always12           ; yes                    ;
; ram_top:memories[23].ram_top_i|first_fail_freq[2]      ; ram_top:memories[23].ram_top_i|always12           ; yes                    ;
; ram_top:memories[23].ram_top_i|first_fail_freq[3]      ; ram_top:memories[23].ram_top_i|always12           ; yes                    ;
; ram_top:memories[23].ram_top_i|first_fail_freq[4]      ; ram_top:memories[23].ram_top_i|always12           ; yes                    ;
; ram_top:memories[23].ram_top_i|first_fail_freq[5]      ; ram_top:memories[23].ram_top_i|always12           ; yes                    ;
; ram_top:memories[23].ram_top_i|first_fail_freq[6]      ; ram_top:memories[23].ram_top_i|always12           ; yes                    ;
; ram_top:memories[23].ram_top_i|first_fail_freq[7]      ; ram_top:memories[23].ram_top_i|always12           ; yes                    ;
; ram_top:memories[23].ram_top_i|first_fail_freq[8]      ; ram_top:memories[23].ram_top_i|always12           ; yes                    ;
; ram_top:memories[23].ram_top_i|address_latch_2[6]      ; ram_top:memories[23].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[23].ram_top_i|address_latch_2[0]      ; ram_top:memories[23].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[23].ram_top_i|address_latch_1[6]      ; ram_top:memories[23].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[23].ram_top_i|address_latch_1[0]      ; ram_top:memories[23].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[23].ram_top_i|address_latch_2[7]      ; ram_top:memories[23].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[23].ram_top_i|address_latch_2[1]      ; ram_top:memories[23].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[23].ram_top_i|address_latch_1[7]      ; ram_top:memories[23].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[23].ram_top_i|address_latch_1[1]      ; ram_top:memories[23].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[23].ram_top_i|address_latch_2[8]      ; ram_top:memories[23].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[23].ram_top_i|address_latch_2[2]      ; ram_top:memories[23].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[23].ram_top_i|address_latch_1[8]      ; ram_top:memories[23].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[23].ram_top_i|address_latch_1[2]      ; ram_top:memories[23].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[23].ram_top_i|address_latch_2[9]      ; ram_top:memories[23].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[23].ram_top_i|address_latch_2[3]      ; ram_top:memories[23].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[23].ram_top_i|address_latch_1[9]      ; ram_top:memories[23].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[23].ram_top_i|address_latch_1[3]      ; ram_top:memories[23].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[23].ram_top_i|address_latch_1[4]      ; ram_top:memories[23].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[23].ram_top_i|address_latch_2[4]      ; ram_top:memories[23].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[23].ram_top_i|address_latch_1[5]      ; ram_top:memories[23].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[23].ram_top_i|address_latch_2[5]      ; ram_top:memories[23].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[23].ram_top_i|error_latch_2           ; ram_top:memories[23].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[23].ram_top_i|error_latch_1           ; ram_top:memories[23].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[23].ram_top_i|next_past_address_latch ; GND                                               ; yes                    ;
; Number of user-specified and inferred latches = 32     ;                                                   ;                        ;
+--------------------------------------------------------+---------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                              ;
+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; Register name                                                                      ; Reason for Removal                                                                         ;
+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; ram_top:memories[23].ram_top_i|UART_data[7]~reg0                                   ; Stuck at GND due to stuck port data_in                                                     ;
; ram_top:memories[23].ram_top_i|sense_errors                                        ; Merged with ram_top:memories[23].ram_top_i|run_error_test                                  ;
; ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|address[9]           ; Merged with ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|address_last_bit ;
; ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|prev_add[9]          ; Merged with ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|address_last_bit ;
; ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[2,4,6] ; Merged with ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0] ;
; ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[3,5,7] ; Merged with ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[1] ;
; ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|state.align_read     ; Lost fanout                                                                                ;
; ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|state.read_data      ; Lost fanout                                                                                ;
; ram_top:memories[23].ram_top_i|state_b~2                                           ; Lost fanout                                                                                ;
; ram_top:memories[23].ram_top_i|state_b~3                                           ; Lost fanout                                                                                ;
; ram_top:memories[23].ram_top_i|state_b~4                                           ; Lost fanout                                                                                ;
; ram_top:memories[23].ram_top_i|state_b~5                                           ; Lost fanout                                                                                ;
; ram_top:memories[23].ram_top_i|state_b~6                                           ; Lost fanout                                                                                ;
; ram_top:memories[23].ram_top_i|state_a~2                                           ; Lost fanout                                                                                ;
; ram_top:memories[23].ram_top_i|state_a~3                                           ; Lost fanout                                                                                ;
; ram_top:memories[23].ram_top_i|state_a~4                                           ; Lost fanout                                                                                ;
; ram_top:memories[23].ram_top_i|state_a~5                                           ; Lost fanout                                                                                ;
; ram_top:memories[23].ram_top_i|state_a~6                                           ; Lost fanout                                                                                ;
; ram_top:memories[23].ram_top_i|state_a~7                                           ; Lost fanout                                                                                ;
; ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|state~6              ; Lost fanout                                                                                ;
; ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|wren                 ; Merged with ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data ;
; Total Number of Removed Registers = 25                                             ;                                                                                            ;
+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                      ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+
; Register Name                                                                       ; Megafunction                                                                   ; Type       ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+
; ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|error_address_1[0..9] ; ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|even_add_4[0..9]      ; ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|even_add_3[0..9]      ; ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|even_add_2[0..9]      ; ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1[0..9]      ; ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|error_address_2[0..9] ; ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_4[0..9]       ; ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_3[0..9]       ; ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_2[0..9]       ; ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1[0..9]       ; ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|ram_top:memories[23].ram_top_i|UART_data[5]~reg0                               ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |top|ram_top:memories[23].ram_top_i|error_address[8]                                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|ram_top:memories[23].ram_top_i|UART_data[0]~reg0                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|state            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                             ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                             ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; ram.mif              ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_ttj1      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                        ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                     ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                     ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                     ;
; WIDTH          ; 10             ; Untyped                                                                                                     ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                     ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                                     ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                       ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                    ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                    ;
; WIDTH          ; 10             ; Untyped                                                                                                    ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                                    ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                          ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; File                                          ; Location              ; Library ; Checksum                         ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; Error_Check_Tree.v                            ; Project Directory     ; work    ; c1646cb6dbb3d6f7c41d4ef2e58a411f ;
; RAM.v                                         ; Project Directory     ; work    ; 8d6aae00cf030d6b06e6be349559f34a ;
; RAM_Controller.v                              ; Project Directory     ; work    ; 6d4dd0cebe20622218f77b295e429070 ;
; db/altsyncram_ttj1.tdf                        ; Project Directory     ; work    ; 4a1c933ee7b7cbd6dc1186d7d4864b94 ;
; ram.mif                                       ; Project Directory     ; work    ; 3b20122bae569721899f4d0f39d06d67 ;
; ram_1_port.v                                  ; Project Directory     ; work    ; 3cda89794d19461b131983b25ae052f0 ;
; top.v                                         ; Project Directory     ; work    ; d567d5c992c8f95fe12542619fdc3487 ;
; libraries/megafunctions/a_rdenreg.inc         ; Quartus Prime Install ; work    ; 60d2293400bc3c24acb0a137b4849830 ;
; libraries/megafunctions/aglobal151.inc        ; Quartus Prime Install ; work    ; 6487dc11726724597188295b0ef537f0 ;
; libraries/megafunctions/altdpram.inc          ; Quartus Prime Install ; work    ; ef8da121368208b56cc93fbf1bd671b8 ;
; libraries/megafunctions/altram.inc            ; Quartus Prime Install ; work    ; e66a83eccf67170bed97c99d891ad085 ;
; libraries/megafunctions/altrom.inc            ; Quartus Prime Install ; work    ; d4e3a69a331d3a99d3281790d99a1ebd ;
; libraries/megafunctions/altsyncram.tdf        ; Quartus Prime Install ; work    ; e6265526fa502a8b616c94a12acfb3f7 ;
; libraries/megafunctions/lpm_decode.inc        ; Quartus Prime Install ; work    ; 0bd0e20f5e001c1bd360461dceb53d48 ;
; libraries/megafunctions/lpm_mux.inc           ; Quartus Prime Install ; work    ; c22bfd353214c01495b560fc34e47d79 ;
; libraries/megafunctions/stratix_ram_block.inc ; Quartus Prime Install ; work    ; 2263a3bdfffeb150af0977ee13902f70 ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition ram_top:memories_23__ram_top_i ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 116                                                    ;
; cycloneiii_ff         ; 185                                                    ;
;     ENA               ; 10                                                     ;
;     SCLR              ; 62                                                     ;
;     plain             ; 113                                                    ;
; cycloneiii_lcell_comb ; 303                                                    ;
;     arith             ; 46                                                     ;
;         2 data inputs ; 45                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 257                                                    ;
;         0 data inputs ; 4                                                      ;
;         1 data inputs ; 14                                                     ;
;         2 data inputs ; 50                                                     ;
;         3 data inputs ; 42                                                     ;
;         4 data inputs ; 147                                                    ;
; cycloneiii_ram_block  ; 28                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 6.00                                                   ;
; Average LUT depth     ; 2.13                                                   ;
+-----------------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "ram_top:memories_2__ram_top_i" Resource Utilization by Entity                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                          ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                               ; 303 (0)           ; 185 (0)      ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top                                                                                                                                                         ; work         ;
;    |ram_top:memories[2].ram_top_i|                 ; 303 (217)         ; 185 (97)     ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[2].ram_top_i                                                                                                                           ; work         ;
;       |RAM_Controller:RAM_Controller1|             ; 54 (16)           ; 88 (32)      ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1                                                                                            ; work         ;
;          |RAM:RAM1|                                ; 0 (0)             ; 24 (24)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1                                                                                   ; work         ;
;             |ram_1_port:the_ram|                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram                                                                ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component                                ; work         ;
;                   |altsyncram_ttj1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated ; work         ;
;          |altshift_taps:even_add_1_rtl_0|          ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0                                                             ; work         ;
;             |shift_taps_96m:auto_generated|        ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated                               ; work         ;
;                |altsyncram_md81:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2   ; work         ;
;                |cntr_6pf:cntr1|                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                ; work         ;
;          |altshift_taps:odd_add_1_rtl_0|           ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0                                                              ; work         ;
;             |shift_taps_96m:auto_generated|        ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated                                ; work         ;
;                |altsyncram_md81:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2    ; work         ;
;                |cntr_6pf:cntr1|                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                 ; work         ;
;          |error_check_tree:check_evena|            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena                                                               ; work         ;
;          |error_check_tree:check_evenb|            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb                                                               ; work         ;
;          |error_check_tree:check_odda|             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda                                                                ; work         ;
;          |error_check_tree:check_oddb|             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb                                                                ; work         ;
;       |hex_display:hexa0|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[2].ram_top_i|hex_display:hexa0                                                                                                         ; work         ;
;       |hex_display:hexa1|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[2].ram_top_i|hex_display:hexa1                                                                                                         ; work         ;
;       |hex_display:hexa3|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[2].ram_top_i|hex_display:hexa3                                                                                                         ; work         ;
;       |hex_display:hexa4|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[2].ram_top_i|hex_display:hexa4                                                                                                         ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[2].ram_top_i|state_b                                                                                                                                                                              ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+
; Name                   ; state_b.wait_for_write ; state_b.start_setup ; state_b.wait_write ; state_b.reset_lock ; state_b.wait_lock ; state_b.cycle_PLL ; state_b.run_test ; state_b.wait_setup ; state_b.write_ram ; state_b.reset_PLL ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+
; state_b.reset_PLL      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 0                 ;
; state_b.write_ram      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 1                 ; 1                 ;
; state_b.wait_setup     ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 1                  ; 0                 ; 1                 ;
; state_b.run_test       ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ; 0                  ; 0                 ; 1                 ;
; state_b.cycle_PLL      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 1                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_lock      ; 0                      ; 0                   ; 0                  ; 0                  ; 1                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.reset_lock     ; 0                      ; 0                   ; 0                  ; 1                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_write     ; 0                      ; 0                   ; 1                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.start_setup    ; 0                      ; 1                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_for_write ; 1                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[2].ram_top_i|state_a                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+
; Name                     ; state_a.wait_to_continue ; state_a.wait_start_freq ; state_a.write_start_freq ; state_a.wait_start_err ; state_a.write_start_err ; state_a.hold ; state_a.done_write_freq ; state_a.wait_err_4 ; state_a.write_err_4 ; state_a.wait_err_3 ; state_a.write_err_3 ; state_a.wait_err_2 ; state_a.write_err_2 ; state_a.wait_err_1 ; state_a.write_err_1 ; state_a.wait_frequency ; state_a.write_frequency ; state_a.wait_for_error ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+
; state_a.wait_for_error   ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 0                      ;
; state_a.write_frequency  ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 1                       ; 1                      ;
; state_a.wait_frequency   ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                      ; 0                       ; 1                      ;
; state_a.write_err_1      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_1       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_2      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_2       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_3      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_3       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_4      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_4       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.done_write_freq  ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 1                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.hold             ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 1            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_start_err  ; 0                        ; 0                       ; 0                        ; 0                      ; 1                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_start_err   ; 0                        ; 0                       ; 0                        ; 1                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_start_freq ; 0                        ; 0                       ; 1                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_start_freq  ; 0                        ; 1                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_to_continue ; 1                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|state             ;
+----------------------+----------------------+-----------------+------------------+------------------+
; Name                 ; state.reset_to_write ; state.read_data ; state.align_read ; state.write_data ;
+----------------------+----------------------+-----------------+------------------+------------------+
; state.reset_to_write ; 0                    ; 0               ; 0                ; 0                ;
; state.write_data     ; 1                    ; 0               ; 0                ; 1                ;
; state.align_read     ; 1                    ; 0               ; 1                ; 0                ;
; state.read_data      ; 1                    ; 1               ; 0                ; 0                ;
+----------------------+----------------------+-----------------+------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                               ;
+-------------------------------------------------------+--------------------------------------------------+------------------------+
; Latch Name                                            ; Latch Enable Signal                              ; Free of Timing Hazards ;
+-------------------------------------------------------+--------------------------------------------------+------------------------+
; ram_top:memories[2].ram_top_i|first_fail_freq[0]      ; ram_top:memories[2].ram_top_i|always12           ; yes                    ;
; ram_top:memories[2].ram_top_i|first_fail_freq[1]      ; ram_top:memories[2].ram_top_i|always12           ; yes                    ;
; ram_top:memories[2].ram_top_i|first_fail_freq[2]      ; ram_top:memories[2].ram_top_i|always12           ; yes                    ;
; ram_top:memories[2].ram_top_i|first_fail_freq[3]      ; ram_top:memories[2].ram_top_i|always12           ; yes                    ;
; ram_top:memories[2].ram_top_i|first_fail_freq[4]      ; ram_top:memories[2].ram_top_i|always12           ; yes                    ;
; ram_top:memories[2].ram_top_i|first_fail_freq[5]      ; ram_top:memories[2].ram_top_i|always12           ; yes                    ;
; ram_top:memories[2].ram_top_i|first_fail_freq[6]      ; ram_top:memories[2].ram_top_i|always12           ; yes                    ;
; ram_top:memories[2].ram_top_i|first_fail_freq[7]      ; ram_top:memories[2].ram_top_i|always12           ; yes                    ;
; ram_top:memories[2].ram_top_i|first_fail_freq[8]      ; ram_top:memories[2].ram_top_i|always12           ; yes                    ;
; ram_top:memories[2].ram_top_i|address_latch_2[6]      ; ram_top:memories[2].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[2].ram_top_i|address_latch_2[0]      ; ram_top:memories[2].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[2].ram_top_i|address_latch_1[6]      ; ram_top:memories[2].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[2].ram_top_i|address_latch_1[0]      ; ram_top:memories[2].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[2].ram_top_i|address_latch_2[7]      ; ram_top:memories[2].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[2].ram_top_i|address_latch_2[1]      ; ram_top:memories[2].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[2].ram_top_i|address_latch_1[7]      ; ram_top:memories[2].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[2].ram_top_i|address_latch_1[1]      ; ram_top:memories[2].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[2].ram_top_i|address_latch_2[8]      ; ram_top:memories[2].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[2].ram_top_i|address_latch_2[2]      ; ram_top:memories[2].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[2].ram_top_i|address_latch_1[8]      ; ram_top:memories[2].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[2].ram_top_i|address_latch_1[2]      ; ram_top:memories[2].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[2].ram_top_i|address_latch_2[9]      ; ram_top:memories[2].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[2].ram_top_i|address_latch_2[3]      ; ram_top:memories[2].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[2].ram_top_i|address_latch_1[9]      ; ram_top:memories[2].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[2].ram_top_i|address_latch_1[3]      ; ram_top:memories[2].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[2].ram_top_i|address_latch_1[4]      ; ram_top:memories[2].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[2].ram_top_i|address_latch_2[4]      ; ram_top:memories[2].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[2].ram_top_i|address_latch_1[5]      ; ram_top:memories[2].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[2].ram_top_i|address_latch_2[5]      ; ram_top:memories[2].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[2].ram_top_i|error_latch_2           ; ram_top:memories[2].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[2].ram_top_i|error_latch_1           ; ram_top:memories[2].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[2].ram_top_i|next_past_address_latch ; GND                                              ; yes                    ;
; Number of user-specified and inferred latches = 32    ;                                                  ;                        ;
+-------------------------------------------------------+--------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                            ;
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; Register name                                                                     ; Reason for Removal                                                                        ;
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; ram_top:memories[2].ram_top_i|UART_data[7]~reg0                                   ; Stuck at GND due to stuck port data_in                                                    ;
; ram_top:memories[2].ram_top_i|sense_errors                                        ; Merged with ram_top:memories[2].ram_top_i|run_error_test                                  ;
; ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|address[9]           ; Merged with ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|address_last_bit ;
; ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|prev_add[9]          ; Merged with ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|address_last_bit ;
; ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[2,4,6] ; Merged with ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0] ;
; ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[3,5,7] ; Merged with ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[1] ;
; ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|state.align_read     ; Lost fanout                                                                               ;
; ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|state.read_data      ; Lost fanout                                                                               ;
; ram_top:memories[2].ram_top_i|state_b~2                                           ; Lost fanout                                                                               ;
; ram_top:memories[2].ram_top_i|state_b~3                                           ; Lost fanout                                                                               ;
; ram_top:memories[2].ram_top_i|state_b~4                                           ; Lost fanout                                                                               ;
; ram_top:memories[2].ram_top_i|state_b~5                                           ; Lost fanout                                                                               ;
; ram_top:memories[2].ram_top_i|state_b~6                                           ; Lost fanout                                                                               ;
; ram_top:memories[2].ram_top_i|state_a~2                                           ; Lost fanout                                                                               ;
; ram_top:memories[2].ram_top_i|state_a~3                                           ; Lost fanout                                                                               ;
; ram_top:memories[2].ram_top_i|state_a~4                                           ; Lost fanout                                                                               ;
; ram_top:memories[2].ram_top_i|state_a~5                                           ; Lost fanout                                                                               ;
; ram_top:memories[2].ram_top_i|state_a~6                                           ; Lost fanout                                                                               ;
; ram_top:memories[2].ram_top_i|state_a~7                                           ; Lost fanout                                                                               ;
; ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|state~6              ; Lost fanout                                                                               ;
; ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|wren                 ; Merged with ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data ;
; Total Number of Removed Registers = 25                                            ;                                                                                           ;
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                    ;
+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+
; Register Name                                                                      ; Megafunction                                                                  ; Type       ;
+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+
; ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|error_address_1[0..9] ; ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|even_add_4[0..9]      ; ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|even_add_3[0..9]      ; ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|even_add_2[0..9]      ; ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1[0..9]      ; ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|error_address_2[0..9] ; ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_4[0..9]       ; ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_3[0..9]       ; ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_2[0..9]       ; ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1[0..9]       ; ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|ram_top:memories[2].ram_top_i|UART_data[5]~reg0                               ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |top|ram_top:memories[2].ram_top_i|error_address[8]                                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|ram_top:memories[2].ram_top_i|UART_data[0]~reg0                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|state            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; INIT_FILE                          ; ram.mif              ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_ttj1      ; Untyped                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                       ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                    ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                    ;
; WIDTH          ; 10             ; Untyped                                                                                                    ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                                    ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0 ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                      ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                   ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                   ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                   ;
; WIDTH          ; 10             ; Untyped                                                                                                   ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                   ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                                   ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                          ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; File                                          ; Location              ; Library ; Checksum                         ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; Error_Check_Tree.v                            ; Project Directory     ; work    ; c1646cb6dbb3d6f7c41d4ef2e58a411f ;
; RAM.v                                         ; Project Directory     ; work    ; 8d6aae00cf030d6b06e6be349559f34a ;
; RAM_Controller.v                              ; Project Directory     ; work    ; 6d4dd0cebe20622218f77b295e429070 ;
; db/altsyncram_ttj1.tdf                        ; Project Directory     ; work    ; 4a1c933ee7b7cbd6dc1186d7d4864b94 ;
; ram.mif                                       ; Project Directory     ; work    ; 3b20122bae569721899f4d0f39d06d67 ;
; ram_1_port.v                                  ; Project Directory     ; work    ; 3cda89794d19461b131983b25ae052f0 ;
; top.v                                         ; Project Directory     ; work    ; d567d5c992c8f95fe12542619fdc3487 ;
; libraries/megafunctions/a_rdenreg.inc         ; Quartus Prime Install ; work    ; 60d2293400bc3c24acb0a137b4849830 ;
; libraries/megafunctions/aglobal151.inc        ; Quartus Prime Install ; work    ; 6487dc11726724597188295b0ef537f0 ;
; libraries/megafunctions/altdpram.inc          ; Quartus Prime Install ; work    ; ef8da121368208b56cc93fbf1bd671b8 ;
; libraries/megafunctions/altram.inc            ; Quartus Prime Install ; work    ; e66a83eccf67170bed97c99d891ad085 ;
; libraries/megafunctions/altrom.inc            ; Quartus Prime Install ; work    ; d4e3a69a331d3a99d3281790d99a1ebd ;
; libraries/megafunctions/altsyncram.tdf        ; Quartus Prime Install ; work    ; e6265526fa502a8b616c94a12acfb3f7 ;
; libraries/megafunctions/lpm_decode.inc        ; Quartus Prime Install ; work    ; 0bd0e20f5e001c1bd360461dceb53d48 ;
; libraries/megafunctions/lpm_mux.inc           ; Quartus Prime Install ; work    ; c22bfd353214c01495b560fc34e47d79 ;
; libraries/megafunctions/stratix_ram_block.inc ; Quartus Prime Install ; work    ; 2263a3bdfffeb150af0977ee13902f70 ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+


+-------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition ram_top:memories_2__ram_top_i ;
+-----------------------+-------------------------------------------------------+
; Type                  ; Count                                                 ;
+-----------------------+-------------------------------------------------------+
; boundary_port         ; 116                                                   ;
; cycloneiii_ff         ; 185                                                   ;
;     ENA               ; 10                                                    ;
;     SCLR              ; 62                                                    ;
;     plain             ; 113                                                   ;
; cycloneiii_lcell_comb ; 303                                                   ;
;     arith             ; 46                                                    ;
;         2 data inputs ; 45                                                    ;
;         3 data inputs ; 1                                                     ;
;     normal            ; 257                                                   ;
;         0 data inputs ; 4                                                     ;
;         1 data inputs ; 14                                                    ;
;         2 data inputs ; 50                                                    ;
;         3 data inputs ; 42                                                    ;
;         4 data inputs ; 147                                                   ;
; cycloneiii_ram_block  ; 28                                                    ;
;                       ;                                                       ;
; Max LUT depth         ; 6.00                                                  ;
; Average LUT depth     ; 2.13                                                  ;
+-----------------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "ram_top:memories_3__ram_top_i" Resource Utilization by Entity                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                          ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                               ; 303 (0)           ; 185 (0)      ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top                                                                                                                                                         ; work         ;
;    |ram_top:memories[3].ram_top_i|                 ; 303 (217)         ; 185 (97)     ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[3].ram_top_i                                                                                                                           ; work         ;
;       |RAM_Controller:RAM_Controller1|             ; 54 (16)           ; 88 (32)      ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1                                                                                            ; work         ;
;          |RAM:RAM1|                                ; 0 (0)             ; 24 (24)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1                                                                                   ; work         ;
;             |ram_1_port:the_ram|                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram                                                                ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component                                ; work         ;
;                   |altsyncram_ttj1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated ; work         ;
;          |altshift_taps:even_add_1_rtl_0|          ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0                                                             ; work         ;
;             |shift_taps_96m:auto_generated|        ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated                               ; work         ;
;                |altsyncram_md81:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2   ; work         ;
;                |cntr_6pf:cntr1|                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                ; work         ;
;          |altshift_taps:odd_add_1_rtl_0|           ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0                                                              ; work         ;
;             |shift_taps_96m:auto_generated|        ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated                                ; work         ;
;                |altsyncram_md81:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2    ; work         ;
;                |cntr_6pf:cntr1|                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                 ; work         ;
;          |error_check_tree:check_evena|            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena                                                               ; work         ;
;          |error_check_tree:check_evenb|            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb                                                               ; work         ;
;          |error_check_tree:check_odda|             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda                                                                ; work         ;
;          |error_check_tree:check_oddb|             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb                                                                ; work         ;
;       |hex_display:hexa0|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[3].ram_top_i|hex_display:hexa0                                                                                                         ; work         ;
;       |hex_display:hexa1|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[3].ram_top_i|hex_display:hexa1                                                                                                         ; work         ;
;       |hex_display:hexa3|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[3].ram_top_i|hex_display:hexa3                                                                                                         ; work         ;
;       |hex_display:hexa4|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[3].ram_top_i|hex_display:hexa4                                                                                                         ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[3].ram_top_i|state_b                                                                                                                                                                              ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+
; Name                   ; state_b.wait_for_write ; state_b.start_setup ; state_b.wait_write ; state_b.reset_lock ; state_b.wait_lock ; state_b.cycle_PLL ; state_b.run_test ; state_b.wait_setup ; state_b.write_ram ; state_b.reset_PLL ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+
; state_b.reset_PLL      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 0                 ;
; state_b.write_ram      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 1                 ; 1                 ;
; state_b.wait_setup     ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 1                  ; 0                 ; 1                 ;
; state_b.run_test       ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ; 0                  ; 0                 ; 1                 ;
; state_b.cycle_PLL      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 1                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_lock      ; 0                      ; 0                   ; 0                  ; 0                  ; 1                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.reset_lock     ; 0                      ; 0                   ; 0                  ; 1                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_write     ; 0                      ; 0                   ; 1                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.start_setup    ; 0                      ; 1                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_for_write ; 1                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[3].ram_top_i|state_a                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+
; Name                     ; state_a.wait_to_continue ; state_a.wait_start_freq ; state_a.write_start_freq ; state_a.wait_start_err ; state_a.write_start_err ; state_a.hold ; state_a.done_write_freq ; state_a.wait_err_4 ; state_a.write_err_4 ; state_a.wait_err_3 ; state_a.write_err_3 ; state_a.wait_err_2 ; state_a.write_err_2 ; state_a.wait_err_1 ; state_a.write_err_1 ; state_a.wait_frequency ; state_a.write_frequency ; state_a.wait_for_error ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+
; state_a.wait_for_error   ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 0                      ;
; state_a.write_frequency  ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 1                       ; 1                      ;
; state_a.wait_frequency   ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                      ; 0                       ; 1                      ;
; state_a.write_err_1      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_1       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_2      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_2       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_3      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_3       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_4      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_4       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.done_write_freq  ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 1                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.hold             ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 1            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_start_err  ; 0                        ; 0                       ; 0                        ; 0                      ; 1                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_start_err   ; 0                        ; 0                       ; 0                        ; 1                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_start_freq ; 0                        ; 0                       ; 1                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_start_freq  ; 0                        ; 1                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_to_continue ; 1                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|state             ;
+----------------------+----------------------+-----------------+------------------+------------------+
; Name                 ; state.reset_to_write ; state.read_data ; state.align_read ; state.write_data ;
+----------------------+----------------------+-----------------+------------------+------------------+
; state.reset_to_write ; 0                    ; 0               ; 0                ; 0                ;
; state.write_data     ; 1                    ; 0               ; 0                ; 1                ;
; state.align_read     ; 1                    ; 0               ; 1                ; 0                ;
; state.read_data      ; 1                    ; 1               ; 0                ; 0                ;
+----------------------+----------------------+-----------------+------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                               ;
+-------------------------------------------------------+--------------------------------------------------+------------------------+
; Latch Name                                            ; Latch Enable Signal                              ; Free of Timing Hazards ;
+-------------------------------------------------------+--------------------------------------------------+------------------------+
; ram_top:memories[3].ram_top_i|first_fail_freq[0]      ; ram_top:memories[3].ram_top_i|always12           ; yes                    ;
; ram_top:memories[3].ram_top_i|first_fail_freq[1]      ; ram_top:memories[3].ram_top_i|always12           ; yes                    ;
; ram_top:memories[3].ram_top_i|first_fail_freq[2]      ; ram_top:memories[3].ram_top_i|always12           ; yes                    ;
; ram_top:memories[3].ram_top_i|first_fail_freq[3]      ; ram_top:memories[3].ram_top_i|always12           ; yes                    ;
; ram_top:memories[3].ram_top_i|first_fail_freq[4]      ; ram_top:memories[3].ram_top_i|always12           ; yes                    ;
; ram_top:memories[3].ram_top_i|first_fail_freq[5]      ; ram_top:memories[3].ram_top_i|always12           ; yes                    ;
; ram_top:memories[3].ram_top_i|first_fail_freq[6]      ; ram_top:memories[3].ram_top_i|always12           ; yes                    ;
; ram_top:memories[3].ram_top_i|first_fail_freq[7]      ; ram_top:memories[3].ram_top_i|always12           ; yes                    ;
; ram_top:memories[3].ram_top_i|first_fail_freq[8]      ; ram_top:memories[3].ram_top_i|always12           ; yes                    ;
; ram_top:memories[3].ram_top_i|address_latch_2[6]      ; ram_top:memories[3].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[3].ram_top_i|address_latch_2[0]      ; ram_top:memories[3].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[3].ram_top_i|address_latch_1[6]      ; ram_top:memories[3].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[3].ram_top_i|address_latch_1[0]      ; ram_top:memories[3].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[3].ram_top_i|address_latch_2[7]      ; ram_top:memories[3].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[3].ram_top_i|address_latch_2[1]      ; ram_top:memories[3].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[3].ram_top_i|address_latch_1[7]      ; ram_top:memories[3].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[3].ram_top_i|address_latch_1[1]      ; ram_top:memories[3].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[3].ram_top_i|address_latch_2[8]      ; ram_top:memories[3].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[3].ram_top_i|address_latch_2[2]      ; ram_top:memories[3].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[3].ram_top_i|address_latch_1[8]      ; ram_top:memories[3].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[3].ram_top_i|address_latch_1[2]      ; ram_top:memories[3].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[3].ram_top_i|address_latch_2[9]      ; ram_top:memories[3].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[3].ram_top_i|address_latch_2[3]      ; ram_top:memories[3].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[3].ram_top_i|address_latch_1[9]      ; ram_top:memories[3].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[3].ram_top_i|address_latch_1[3]      ; ram_top:memories[3].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[3].ram_top_i|address_latch_1[4]      ; ram_top:memories[3].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[3].ram_top_i|address_latch_2[4]      ; ram_top:memories[3].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[3].ram_top_i|address_latch_1[5]      ; ram_top:memories[3].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[3].ram_top_i|address_latch_2[5]      ; ram_top:memories[3].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[3].ram_top_i|error_latch_2           ; ram_top:memories[3].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[3].ram_top_i|error_latch_1           ; ram_top:memories[3].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[3].ram_top_i|next_past_address_latch ; GND                                              ; yes                    ;
; Number of user-specified and inferred latches = 32    ;                                                  ;                        ;
+-------------------------------------------------------+--------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                            ;
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; Register name                                                                     ; Reason for Removal                                                                        ;
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; ram_top:memories[3].ram_top_i|UART_data[7]~reg0                                   ; Stuck at GND due to stuck port data_in                                                    ;
; ram_top:memories[3].ram_top_i|sense_errors                                        ; Merged with ram_top:memories[3].ram_top_i|run_error_test                                  ;
; ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|address[9]           ; Merged with ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|address_last_bit ;
; ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|prev_add[9]          ; Merged with ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|address_last_bit ;
; ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[2,4,6] ; Merged with ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0] ;
; ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[3,5,7] ; Merged with ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[1] ;
; ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|state.align_read     ; Lost fanout                                                                               ;
; ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|state.read_data      ; Lost fanout                                                                               ;
; ram_top:memories[3].ram_top_i|state_b~2                                           ; Lost fanout                                                                               ;
; ram_top:memories[3].ram_top_i|state_b~3                                           ; Lost fanout                                                                               ;
; ram_top:memories[3].ram_top_i|state_b~4                                           ; Lost fanout                                                                               ;
; ram_top:memories[3].ram_top_i|state_b~5                                           ; Lost fanout                                                                               ;
; ram_top:memories[3].ram_top_i|state_b~6                                           ; Lost fanout                                                                               ;
; ram_top:memories[3].ram_top_i|state_a~2                                           ; Lost fanout                                                                               ;
; ram_top:memories[3].ram_top_i|state_a~3                                           ; Lost fanout                                                                               ;
; ram_top:memories[3].ram_top_i|state_a~4                                           ; Lost fanout                                                                               ;
; ram_top:memories[3].ram_top_i|state_a~5                                           ; Lost fanout                                                                               ;
; ram_top:memories[3].ram_top_i|state_a~6                                           ; Lost fanout                                                                               ;
; ram_top:memories[3].ram_top_i|state_a~7                                           ; Lost fanout                                                                               ;
; ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|state~6              ; Lost fanout                                                                               ;
; ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|wren                 ; Merged with ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data ;
; Total Number of Removed Registers = 25                                            ;                                                                                           ;
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                    ;
+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+
; Register Name                                                                      ; Megafunction                                                                  ; Type       ;
+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+
; ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|error_address_1[0..9] ; ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|even_add_4[0..9]      ; ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|even_add_3[0..9]      ; ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|even_add_2[0..9]      ; ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1[0..9]      ; ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|error_address_2[0..9] ; ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_4[0..9]       ; ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_3[0..9]       ; ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_2[0..9]       ; ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1[0..9]       ; ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|ram_top:memories[3].ram_top_i|UART_data[5]~reg0                               ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |top|ram_top:memories[3].ram_top_i|error_address[8]                                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|ram_top:memories[3].ram_top_i|UART_data[0]~reg0                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|state            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; INIT_FILE                          ; ram.mif              ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_ttj1      ; Untyped                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                       ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                    ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                    ;
; WIDTH          ; 10             ; Untyped                                                                                                    ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                                    ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0 ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                      ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                   ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                   ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                   ;
; WIDTH          ; 10             ; Untyped                                                                                                   ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                   ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                                   ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                          ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; File                                          ; Location              ; Library ; Checksum                         ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; Error_Check_Tree.v                            ; Project Directory     ; work    ; c1646cb6dbb3d6f7c41d4ef2e58a411f ;
; RAM.v                                         ; Project Directory     ; work    ; 8d6aae00cf030d6b06e6be349559f34a ;
; RAM_Controller.v                              ; Project Directory     ; work    ; 6d4dd0cebe20622218f77b295e429070 ;
; db/altsyncram_ttj1.tdf                        ; Project Directory     ; work    ; 4a1c933ee7b7cbd6dc1186d7d4864b94 ;
; ram.mif                                       ; Project Directory     ; work    ; 3b20122bae569721899f4d0f39d06d67 ;
; ram_1_port.v                                  ; Project Directory     ; work    ; 3cda89794d19461b131983b25ae052f0 ;
; top.v                                         ; Project Directory     ; work    ; d567d5c992c8f95fe12542619fdc3487 ;
; libraries/megafunctions/a_rdenreg.inc         ; Quartus Prime Install ; work    ; 60d2293400bc3c24acb0a137b4849830 ;
; libraries/megafunctions/aglobal151.inc        ; Quartus Prime Install ; work    ; 6487dc11726724597188295b0ef537f0 ;
; libraries/megafunctions/altdpram.inc          ; Quartus Prime Install ; work    ; ef8da121368208b56cc93fbf1bd671b8 ;
; libraries/megafunctions/altram.inc            ; Quartus Prime Install ; work    ; e66a83eccf67170bed97c99d891ad085 ;
; libraries/megafunctions/altrom.inc            ; Quartus Prime Install ; work    ; d4e3a69a331d3a99d3281790d99a1ebd ;
; libraries/megafunctions/altsyncram.tdf        ; Quartus Prime Install ; work    ; e6265526fa502a8b616c94a12acfb3f7 ;
; libraries/megafunctions/lpm_decode.inc        ; Quartus Prime Install ; work    ; 0bd0e20f5e001c1bd360461dceb53d48 ;
; libraries/megafunctions/lpm_mux.inc           ; Quartus Prime Install ; work    ; c22bfd353214c01495b560fc34e47d79 ;
; libraries/megafunctions/stratix_ram_block.inc ; Quartus Prime Install ; work    ; 2263a3bdfffeb150af0977ee13902f70 ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+


+-------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition ram_top:memories_3__ram_top_i ;
+-----------------------+-------------------------------------------------------+
; Type                  ; Count                                                 ;
+-----------------------+-------------------------------------------------------+
; boundary_port         ; 116                                                   ;
; cycloneiii_ff         ; 185                                                   ;
;     ENA               ; 10                                                    ;
;     SCLR              ; 62                                                    ;
;     plain             ; 113                                                   ;
; cycloneiii_lcell_comb ; 303                                                   ;
;     arith             ; 46                                                    ;
;         2 data inputs ; 45                                                    ;
;         3 data inputs ; 1                                                     ;
;     normal            ; 257                                                   ;
;         0 data inputs ; 4                                                     ;
;         1 data inputs ; 14                                                    ;
;         2 data inputs ; 50                                                    ;
;         3 data inputs ; 42                                                    ;
;         4 data inputs ; 147                                                   ;
; cycloneiii_ram_block  ; 28                                                    ;
;                       ;                                                       ;
; Max LUT depth         ; 6.00                                                  ;
; Average LUT depth     ; 2.13                                                  ;
+-----------------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "ram_top:memories_4__ram_top_i" Resource Utilization by Entity                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                          ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                               ; 303 (0)           ; 185 (0)      ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top                                                                                                                                                         ; work         ;
;    |ram_top:memories[4].ram_top_i|                 ; 303 (217)         ; 185 (97)     ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[4].ram_top_i                                                                                                                           ; work         ;
;       |RAM_Controller:RAM_Controller1|             ; 54 (16)           ; 88 (32)      ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1                                                                                            ; work         ;
;          |RAM:RAM1|                                ; 0 (0)             ; 24 (24)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1                                                                                   ; work         ;
;             |ram_1_port:the_ram|                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram                                                                ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component                                ; work         ;
;                   |altsyncram_ttj1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated ; work         ;
;          |altshift_taps:even_add_1_rtl_0|          ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0                                                             ; work         ;
;             |shift_taps_96m:auto_generated|        ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated                               ; work         ;
;                |altsyncram_md81:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2   ; work         ;
;                |cntr_6pf:cntr1|                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                ; work         ;
;          |altshift_taps:odd_add_1_rtl_0|           ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0                                                              ; work         ;
;             |shift_taps_96m:auto_generated|        ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated                                ; work         ;
;                |altsyncram_md81:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2    ; work         ;
;                |cntr_6pf:cntr1|                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                 ; work         ;
;          |error_check_tree:check_evena|            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena                                                               ; work         ;
;          |error_check_tree:check_evenb|            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb                                                               ; work         ;
;          |error_check_tree:check_odda|             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda                                                                ; work         ;
;          |error_check_tree:check_oddb|             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb                                                                ; work         ;
;       |hex_display:hexa0|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[4].ram_top_i|hex_display:hexa0                                                                                                         ; work         ;
;       |hex_display:hexa1|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[4].ram_top_i|hex_display:hexa1                                                                                                         ; work         ;
;       |hex_display:hexa3|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[4].ram_top_i|hex_display:hexa3                                                                                                         ; work         ;
;       |hex_display:hexa4|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[4].ram_top_i|hex_display:hexa4                                                                                                         ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[4].ram_top_i|state_b                                                                                                                                                                              ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+
; Name                   ; state_b.wait_for_write ; state_b.start_setup ; state_b.wait_write ; state_b.reset_lock ; state_b.wait_lock ; state_b.cycle_PLL ; state_b.run_test ; state_b.wait_setup ; state_b.write_ram ; state_b.reset_PLL ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+
; state_b.reset_PLL      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 0                 ;
; state_b.write_ram      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 1                 ; 1                 ;
; state_b.wait_setup     ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 1                  ; 0                 ; 1                 ;
; state_b.run_test       ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ; 0                  ; 0                 ; 1                 ;
; state_b.cycle_PLL      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 1                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_lock      ; 0                      ; 0                   ; 0                  ; 0                  ; 1                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.reset_lock     ; 0                      ; 0                   ; 0                  ; 1                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_write     ; 0                      ; 0                   ; 1                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.start_setup    ; 0                      ; 1                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_for_write ; 1                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[4].ram_top_i|state_a                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+
; Name                     ; state_a.wait_to_continue ; state_a.wait_start_freq ; state_a.write_start_freq ; state_a.wait_start_err ; state_a.write_start_err ; state_a.hold ; state_a.done_write_freq ; state_a.wait_err_4 ; state_a.write_err_4 ; state_a.wait_err_3 ; state_a.write_err_3 ; state_a.wait_err_2 ; state_a.write_err_2 ; state_a.wait_err_1 ; state_a.write_err_1 ; state_a.wait_frequency ; state_a.write_frequency ; state_a.wait_for_error ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+
; state_a.wait_for_error   ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 0                      ;
; state_a.write_frequency  ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 1                       ; 1                      ;
; state_a.wait_frequency   ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                      ; 0                       ; 1                      ;
; state_a.write_err_1      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_1       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_2      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_2       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_3      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_3       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_4      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_4       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.done_write_freq  ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 1                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.hold             ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 1            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_start_err  ; 0                        ; 0                       ; 0                        ; 0                      ; 1                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_start_err   ; 0                        ; 0                       ; 0                        ; 1                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_start_freq ; 0                        ; 0                       ; 1                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_start_freq  ; 0                        ; 1                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_to_continue ; 1                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|state             ;
+----------------------+----------------------+-----------------+------------------+------------------+
; Name                 ; state.reset_to_write ; state.read_data ; state.align_read ; state.write_data ;
+----------------------+----------------------+-----------------+------------------+------------------+
; state.reset_to_write ; 0                    ; 0               ; 0                ; 0                ;
; state.write_data     ; 1                    ; 0               ; 0                ; 1                ;
; state.align_read     ; 1                    ; 0               ; 1                ; 0                ;
; state.read_data      ; 1                    ; 1               ; 0                ; 0                ;
+----------------------+----------------------+-----------------+------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                               ;
+-------------------------------------------------------+--------------------------------------------------+------------------------+
; Latch Name                                            ; Latch Enable Signal                              ; Free of Timing Hazards ;
+-------------------------------------------------------+--------------------------------------------------+------------------------+
; ram_top:memories[4].ram_top_i|first_fail_freq[0]      ; ram_top:memories[4].ram_top_i|always12           ; yes                    ;
; ram_top:memories[4].ram_top_i|first_fail_freq[1]      ; ram_top:memories[4].ram_top_i|always12           ; yes                    ;
; ram_top:memories[4].ram_top_i|first_fail_freq[2]      ; ram_top:memories[4].ram_top_i|always12           ; yes                    ;
; ram_top:memories[4].ram_top_i|first_fail_freq[3]      ; ram_top:memories[4].ram_top_i|always12           ; yes                    ;
; ram_top:memories[4].ram_top_i|first_fail_freq[4]      ; ram_top:memories[4].ram_top_i|always12           ; yes                    ;
; ram_top:memories[4].ram_top_i|first_fail_freq[5]      ; ram_top:memories[4].ram_top_i|always12           ; yes                    ;
; ram_top:memories[4].ram_top_i|first_fail_freq[6]      ; ram_top:memories[4].ram_top_i|always12           ; yes                    ;
; ram_top:memories[4].ram_top_i|first_fail_freq[7]      ; ram_top:memories[4].ram_top_i|always12           ; yes                    ;
; ram_top:memories[4].ram_top_i|first_fail_freq[8]      ; ram_top:memories[4].ram_top_i|always12           ; yes                    ;
; ram_top:memories[4].ram_top_i|address_latch_2[6]      ; ram_top:memories[4].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[4].ram_top_i|address_latch_2[0]      ; ram_top:memories[4].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[4].ram_top_i|address_latch_1[6]      ; ram_top:memories[4].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[4].ram_top_i|address_latch_1[0]      ; ram_top:memories[4].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[4].ram_top_i|address_latch_2[7]      ; ram_top:memories[4].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[4].ram_top_i|address_latch_2[1]      ; ram_top:memories[4].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[4].ram_top_i|address_latch_1[7]      ; ram_top:memories[4].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[4].ram_top_i|address_latch_1[1]      ; ram_top:memories[4].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[4].ram_top_i|address_latch_2[8]      ; ram_top:memories[4].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[4].ram_top_i|address_latch_2[2]      ; ram_top:memories[4].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[4].ram_top_i|address_latch_1[8]      ; ram_top:memories[4].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[4].ram_top_i|address_latch_1[2]      ; ram_top:memories[4].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[4].ram_top_i|address_latch_2[9]      ; ram_top:memories[4].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[4].ram_top_i|address_latch_2[3]      ; ram_top:memories[4].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[4].ram_top_i|address_latch_1[9]      ; ram_top:memories[4].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[4].ram_top_i|address_latch_1[3]      ; ram_top:memories[4].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[4].ram_top_i|address_latch_1[4]      ; ram_top:memories[4].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[4].ram_top_i|address_latch_2[4]      ; ram_top:memories[4].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[4].ram_top_i|address_latch_1[5]      ; ram_top:memories[4].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[4].ram_top_i|address_latch_2[5]      ; ram_top:memories[4].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[4].ram_top_i|error_latch_2           ; ram_top:memories[4].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[4].ram_top_i|error_latch_1           ; ram_top:memories[4].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[4].ram_top_i|next_past_address_latch ; GND                                              ; yes                    ;
; Number of user-specified and inferred latches = 32    ;                                                  ;                        ;
+-------------------------------------------------------+--------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                            ;
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; Register name                                                                     ; Reason for Removal                                                                        ;
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; ram_top:memories[4].ram_top_i|UART_data[7]~reg0                                   ; Stuck at GND due to stuck port data_in                                                    ;
; ram_top:memories[4].ram_top_i|sense_errors                                        ; Merged with ram_top:memories[4].ram_top_i|run_error_test                                  ;
; ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|address[9]           ; Merged with ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|address_last_bit ;
; ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|prev_add[9]          ; Merged with ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|address_last_bit ;
; ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[2,4,6] ; Merged with ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0] ;
; ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[3,5,7] ; Merged with ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[1] ;
; ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|state.align_read     ; Lost fanout                                                                               ;
; ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|state.read_data      ; Lost fanout                                                                               ;
; ram_top:memories[4].ram_top_i|state_b~2                                           ; Lost fanout                                                                               ;
; ram_top:memories[4].ram_top_i|state_b~3                                           ; Lost fanout                                                                               ;
; ram_top:memories[4].ram_top_i|state_b~4                                           ; Lost fanout                                                                               ;
; ram_top:memories[4].ram_top_i|state_b~5                                           ; Lost fanout                                                                               ;
; ram_top:memories[4].ram_top_i|state_b~6                                           ; Lost fanout                                                                               ;
; ram_top:memories[4].ram_top_i|state_a~2                                           ; Lost fanout                                                                               ;
; ram_top:memories[4].ram_top_i|state_a~3                                           ; Lost fanout                                                                               ;
; ram_top:memories[4].ram_top_i|state_a~4                                           ; Lost fanout                                                                               ;
; ram_top:memories[4].ram_top_i|state_a~5                                           ; Lost fanout                                                                               ;
; ram_top:memories[4].ram_top_i|state_a~6                                           ; Lost fanout                                                                               ;
; ram_top:memories[4].ram_top_i|state_a~7                                           ; Lost fanout                                                                               ;
; ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|state~6              ; Lost fanout                                                                               ;
; ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|wren                 ; Merged with ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data ;
; Total Number of Removed Registers = 25                                            ;                                                                                           ;
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                    ;
+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+
; Register Name                                                                      ; Megafunction                                                                  ; Type       ;
+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+
; ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|error_address_1[0..9] ; ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|even_add_4[0..9]      ; ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|even_add_3[0..9]      ; ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|even_add_2[0..9]      ; ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1[0..9]      ; ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|error_address_2[0..9] ; ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_4[0..9]       ; ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_3[0..9]       ; ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_2[0..9]       ; ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1[0..9]       ; ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|ram_top:memories[4].ram_top_i|UART_data[5]~reg0                               ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |top|ram_top:memories[4].ram_top_i|error_address[8]                                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|ram_top:memories[4].ram_top_i|UART_data[0]~reg0                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|state            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; INIT_FILE                          ; ram.mif              ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_ttj1      ; Untyped                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                       ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                    ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                    ;
; WIDTH          ; 10             ; Untyped                                                                                                    ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                                    ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0 ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                      ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                   ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                   ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                   ;
; WIDTH          ; 10             ; Untyped                                                                                                   ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                   ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                                   ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                          ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; File                                          ; Location              ; Library ; Checksum                         ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; Error_Check_Tree.v                            ; Project Directory     ; work    ; c1646cb6dbb3d6f7c41d4ef2e58a411f ;
; RAM.v                                         ; Project Directory     ; work    ; 8d6aae00cf030d6b06e6be349559f34a ;
; RAM_Controller.v                              ; Project Directory     ; work    ; 6d4dd0cebe20622218f77b295e429070 ;
; db/altsyncram_ttj1.tdf                        ; Project Directory     ; work    ; 4a1c933ee7b7cbd6dc1186d7d4864b94 ;
; ram.mif                                       ; Project Directory     ; work    ; 3b20122bae569721899f4d0f39d06d67 ;
; ram_1_port.v                                  ; Project Directory     ; work    ; 3cda89794d19461b131983b25ae052f0 ;
; top.v                                         ; Project Directory     ; work    ; d567d5c992c8f95fe12542619fdc3487 ;
; libraries/megafunctions/a_rdenreg.inc         ; Quartus Prime Install ; work    ; 60d2293400bc3c24acb0a137b4849830 ;
; libraries/megafunctions/aglobal151.inc        ; Quartus Prime Install ; work    ; 6487dc11726724597188295b0ef537f0 ;
; libraries/megafunctions/altdpram.inc          ; Quartus Prime Install ; work    ; ef8da121368208b56cc93fbf1bd671b8 ;
; libraries/megafunctions/altram.inc            ; Quartus Prime Install ; work    ; e66a83eccf67170bed97c99d891ad085 ;
; libraries/megafunctions/altrom.inc            ; Quartus Prime Install ; work    ; d4e3a69a331d3a99d3281790d99a1ebd ;
; libraries/megafunctions/altsyncram.tdf        ; Quartus Prime Install ; work    ; e6265526fa502a8b616c94a12acfb3f7 ;
; libraries/megafunctions/lpm_decode.inc        ; Quartus Prime Install ; work    ; 0bd0e20f5e001c1bd360461dceb53d48 ;
; libraries/megafunctions/lpm_mux.inc           ; Quartus Prime Install ; work    ; c22bfd353214c01495b560fc34e47d79 ;
; libraries/megafunctions/stratix_ram_block.inc ; Quartus Prime Install ; work    ; 2263a3bdfffeb150af0977ee13902f70 ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+


+-------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition ram_top:memories_4__ram_top_i ;
+-----------------------+-------------------------------------------------------+
; Type                  ; Count                                                 ;
+-----------------------+-------------------------------------------------------+
; boundary_port         ; 116                                                   ;
; cycloneiii_ff         ; 185                                                   ;
;     ENA               ; 10                                                    ;
;     SCLR              ; 62                                                    ;
;     plain             ; 113                                                   ;
; cycloneiii_lcell_comb ; 303                                                   ;
;     arith             ; 46                                                    ;
;         2 data inputs ; 45                                                    ;
;         3 data inputs ; 1                                                     ;
;     normal            ; 257                                                   ;
;         0 data inputs ; 4                                                     ;
;         1 data inputs ; 14                                                    ;
;         2 data inputs ; 50                                                    ;
;         3 data inputs ; 42                                                    ;
;         4 data inputs ; 147                                                   ;
; cycloneiii_ram_block  ; 28                                                    ;
;                       ;                                                       ;
; Max LUT depth         ; 6.00                                                  ;
; Average LUT depth     ; 2.13                                                  ;
+-----------------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "ram_top:memories_5__ram_top_i" Resource Utilization by Entity                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                          ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                               ; 303 (0)           ; 185 (0)      ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top                                                                                                                                                         ; work         ;
;    |ram_top:memories[5].ram_top_i|                 ; 303 (217)         ; 185 (97)     ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[5].ram_top_i                                                                                                                           ; work         ;
;       |RAM_Controller:RAM_Controller1|             ; 54 (16)           ; 88 (32)      ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1                                                                                            ; work         ;
;          |RAM:RAM1|                                ; 0 (0)             ; 24 (24)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1                                                                                   ; work         ;
;             |ram_1_port:the_ram|                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram                                                                ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component                                ; work         ;
;                   |altsyncram_ttj1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated ; work         ;
;          |altshift_taps:even_add_1_rtl_0|          ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0                                                             ; work         ;
;             |shift_taps_96m:auto_generated|        ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated                               ; work         ;
;                |altsyncram_md81:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2   ; work         ;
;                |cntr_6pf:cntr1|                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                ; work         ;
;          |altshift_taps:odd_add_1_rtl_0|           ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0                                                              ; work         ;
;             |shift_taps_96m:auto_generated|        ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated                                ; work         ;
;                |altsyncram_md81:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2    ; work         ;
;                |cntr_6pf:cntr1|                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                 ; work         ;
;          |error_check_tree:check_evena|            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena                                                               ; work         ;
;          |error_check_tree:check_evenb|            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb                                                               ; work         ;
;          |error_check_tree:check_odda|             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda                                                                ; work         ;
;          |error_check_tree:check_oddb|             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb                                                                ; work         ;
;       |hex_display:hexa0|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[5].ram_top_i|hex_display:hexa0                                                                                                         ; work         ;
;       |hex_display:hexa1|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[5].ram_top_i|hex_display:hexa1                                                                                                         ; work         ;
;       |hex_display:hexa3|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[5].ram_top_i|hex_display:hexa3                                                                                                         ; work         ;
;       |hex_display:hexa4|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[5].ram_top_i|hex_display:hexa4                                                                                                         ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[5].ram_top_i|state_b                                                                                                                                                                              ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+
; Name                   ; state_b.wait_for_write ; state_b.start_setup ; state_b.wait_write ; state_b.reset_lock ; state_b.wait_lock ; state_b.cycle_PLL ; state_b.run_test ; state_b.wait_setup ; state_b.write_ram ; state_b.reset_PLL ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+
; state_b.reset_PLL      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 0                 ;
; state_b.write_ram      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 1                 ; 1                 ;
; state_b.wait_setup     ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 1                  ; 0                 ; 1                 ;
; state_b.run_test       ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ; 0                  ; 0                 ; 1                 ;
; state_b.cycle_PLL      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 1                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_lock      ; 0                      ; 0                   ; 0                  ; 0                  ; 1                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.reset_lock     ; 0                      ; 0                   ; 0                  ; 1                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_write     ; 0                      ; 0                   ; 1                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.start_setup    ; 0                      ; 1                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_for_write ; 1                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[5].ram_top_i|state_a                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+
; Name                     ; state_a.wait_to_continue ; state_a.wait_start_freq ; state_a.write_start_freq ; state_a.wait_start_err ; state_a.write_start_err ; state_a.hold ; state_a.done_write_freq ; state_a.wait_err_4 ; state_a.write_err_4 ; state_a.wait_err_3 ; state_a.write_err_3 ; state_a.wait_err_2 ; state_a.write_err_2 ; state_a.wait_err_1 ; state_a.write_err_1 ; state_a.wait_frequency ; state_a.write_frequency ; state_a.wait_for_error ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+
; state_a.wait_for_error   ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 0                      ;
; state_a.write_frequency  ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 1                       ; 1                      ;
; state_a.wait_frequency   ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                      ; 0                       ; 1                      ;
; state_a.write_err_1      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_1       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_2      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_2       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_3      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_3       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_4      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_4       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.done_write_freq  ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 1                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.hold             ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 1            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_start_err  ; 0                        ; 0                       ; 0                        ; 0                      ; 1                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_start_err   ; 0                        ; 0                       ; 0                        ; 1                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_start_freq ; 0                        ; 0                       ; 1                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_start_freq  ; 0                        ; 1                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_to_continue ; 1                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|state             ;
+----------------------+----------------------+-----------------+------------------+------------------+
; Name                 ; state.reset_to_write ; state.read_data ; state.align_read ; state.write_data ;
+----------------------+----------------------+-----------------+------------------+------------------+
; state.reset_to_write ; 0                    ; 0               ; 0                ; 0                ;
; state.write_data     ; 1                    ; 0               ; 0                ; 1                ;
; state.align_read     ; 1                    ; 0               ; 1                ; 0                ;
; state.read_data      ; 1                    ; 1               ; 0                ; 0                ;
+----------------------+----------------------+-----------------+------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                               ;
+-------------------------------------------------------+--------------------------------------------------+------------------------+
; Latch Name                                            ; Latch Enable Signal                              ; Free of Timing Hazards ;
+-------------------------------------------------------+--------------------------------------------------+------------------------+
; ram_top:memories[5].ram_top_i|first_fail_freq[0]      ; ram_top:memories[5].ram_top_i|always12           ; yes                    ;
; ram_top:memories[5].ram_top_i|first_fail_freq[1]      ; ram_top:memories[5].ram_top_i|always12           ; yes                    ;
; ram_top:memories[5].ram_top_i|first_fail_freq[2]      ; ram_top:memories[5].ram_top_i|always12           ; yes                    ;
; ram_top:memories[5].ram_top_i|first_fail_freq[3]      ; ram_top:memories[5].ram_top_i|always12           ; yes                    ;
; ram_top:memories[5].ram_top_i|first_fail_freq[4]      ; ram_top:memories[5].ram_top_i|always12           ; yes                    ;
; ram_top:memories[5].ram_top_i|first_fail_freq[5]      ; ram_top:memories[5].ram_top_i|always12           ; yes                    ;
; ram_top:memories[5].ram_top_i|first_fail_freq[6]      ; ram_top:memories[5].ram_top_i|always12           ; yes                    ;
; ram_top:memories[5].ram_top_i|first_fail_freq[7]      ; ram_top:memories[5].ram_top_i|always12           ; yes                    ;
; ram_top:memories[5].ram_top_i|first_fail_freq[8]      ; ram_top:memories[5].ram_top_i|always12           ; yes                    ;
; ram_top:memories[5].ram_top_i|address_latch_2[6]      ; ram_top:memories[5].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[5].ram_top_i|address_latch_2[0]      ; ram_top:memories[5].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[5].ram_top_i|address_latch_1[6]      ; ram_top:memories[5].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[5].ram_top_i|address_latch_1[0]      ; ram_top:memories[5].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[5].ram_top_i|address_latch_2[7]      ; ram_top:memories[5].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[5].ram_top_i|address_latch_2[1]      ; ram_top:memories[5].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[5].ram_top_i|address_latch_1[7]      ; ram_top:memories[5].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[5].ram_top_i|address_latch_1[1]      ; ram_top:memories[5].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[5].ram_top_i|address_latch_2[8]      ; ram_top:memories[5].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[5].ram_top_i|address_latch_2[2]      ; ram_top:memories[5].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[5].ram_top_i|address_latch_1[8]      ; ram_top:memories[5].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[5].ram_top_i|address_latch_1[2]      ; ram_top:memories[5].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[5].ram_top_i|address_latch_2[9]      ; ram_top:memories[5].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[5].ram_top_i|address_latch_2[3]      ; ram_top:memories[5].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[5].ram_top_i|address_latch_1[9]      ; ram_top:memories[5].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[5].ram_top_i|address_latch_1[3]      ; ram_top:memories[5].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[5].ram_top_i|address_latch_1[4]      ; ram_top:memories[5].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[5].ram_top_i|address_latch_2[4]      ; ram_top:memories[5].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[5].ram_top_i|address_latch_1[5]      ; ram_top:memories[5].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[5].ram_top_i|address_latch_2[5]      ; ram_top:memories[5].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[5].ram_top_i|error_latch_2           ; ram_top:memories[5].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[5].ram_top_i|error_latch_1           ; ram_top:memories[5].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[5].ram_top_i|next_past_address_latch ; GND                                              ; yes                    ;
; Number of user-specified and inferred latches = 32    ;                                                  ;                        ;
+-------------------------------------------------------+--------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                            ;
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; Register name                                                                     ; Reason for Removal                                                                        ;
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; ram_top:memories[5].ram_top_i|UART_data[7]~reg0                                   ; Stuck at GND due to stuck port data_in                                                    ;
; ram_top:memories[5].ram_top_i|sense_errors                                        ; Merged with ram_top:memories[5].ram_top_i|run_error_test                                  ;
; ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|address[9]           ; Merged with ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|address_last_bit ;
; ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|prev_add[9]          ; Merged with ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|address_last_bit ;
; ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[2,4,6] ; Merged with ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0] ;
; ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[3,5,7] ; Merged with ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[1] ;
; ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|state.align_read     ; Lost fanout                                                                               ;
; ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|state.read_data      ; Lost fanout                                                                               ;
; ram_top:memories[5].ram_top_i|state_b~2                                           ; Lost fanout                                                                               ;
; ram_top:memories[5].ram_top_i|state_b~3                                           ; Lost fanout                                                                               ;
; ram_top:memories[5].ram_top_i|state_b~4                                           ; Lost fanout                                                                               ;
; ram_top:memories[5].ram_top_i|state_b~5                                           ; Lost fanout                                                                               ;
; ram_top:memories[5].ram_top_i|state_b~6                                           ; Lost fanout                                                                               ;
; ram_top:memories[5].ram_top_i|state_a~2                                           ; Lost fanout                                                                               ;
; ram_top:memories[5].ram_top_i|state_a~3                                           ; Lost fanout                                                                               ;
; ram_top:memories[5].ram_top_i|state_a~4                                           ; Lost fanout                                                                               ;
; ram_top:memories[5].ram_top_i|state_a~5                                           ; Lost fanout                                                                               ;
; ram_top:memories[5].ram_top_i|state_a~6                                           ; Lost fanout                                                                               ;
; ram_top:memories[5].ram_top_i|state_a~7                                           ; Lost fanout                                                                               ;
; ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|state~6              ; Lost fanout                                                                               ;
; ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|wren                 ; Merged with ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data ;
; Total Number of Removed Registers = 25                                            ;                                                                                           ;
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                    ;
+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+
; Register Name                                                                      ; Megafunction                                                                  ; Type       ;
+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+
; ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|error_address_1[0..9] ; ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|even_add_4[0..9]      ; ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|even_add_3[0..9]      ; ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|even_add_2[0..9]      ; ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1[0..9]      ; ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|error_address_2[0..9] ; ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_4[0..9]       ; ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_3[0..9]       ; ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_2[0..9]       ; ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1[0..9]       ; ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|ram_top:memories[5].ram_top_i|UART_data[5]~reg0                               ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |top|ram_top:memories[5].ram_top_i|error_address[8]                                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|ram_top:memories[5].ram_top_i|UART_data[0]~reg0                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|state            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; INIT_FILE                          ; ram.mif              ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_ttj1      ; Untyped                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                       ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                    ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                    ;
; WIDTH          ; 10             ; Untyped                                                                                                    ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                                    ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0 ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                      ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                   ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                   ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                   ;
; WIDTH          ; 10             ; Untyped                                                                                                   ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                   ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                                   ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                          ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; File                                          ; Location              ; Library ; Checksum                         ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; Error_Check_Tree.v                            ; Project Directory     ; work    ; c1646cb6dbb3d6f7c41d4ef2e58a411f ;
; RAM.v                                         ; Project Directory     ; work    ; 8d6aae00cf030d6b06e6be349559f34a ;
; RAM_Controller.v                              ; Project Directory     ; work    ; 6d4dd0cebe20622218f77b295e429070 ;
; db/altsyncram_ttj1.tdf                        ; Project Directory     ; work    ; 4a1c933ee7b7cbd6dc1186d7d4864b94 ;
; ram.mif                                       ; Project Directory     ; work    ; 3b20122bae569721899f4d0f39d06d67 ;
; ram_1_port.v                                  ; Project Directory     ; work    ; 3cda89794d19461b131983b25ae052f0 ;
; top.v                                         ; Project Directory     ; work    ; d567d5c992c8f95fe12542619fdc3487 ;
; libraries/megafunctions/a_rdenreg.inc         ; Quartus Prime Install ; work    ; 60d2293400bc3c24acb0a137b4849830 ;
; libraries/megafunctions/aglobal151.inc        ; Quartus Prime Install ; work    ; 6487dc11726724597188295b0ef537f0 ;
; libraries/megafunctions/altdpram.inc          ; Quartus Prime Install ; work    ; ef8da121368208b56cc93fbf1bd671b8 ;
; libraries/megafunctions/altram.inc            ; Quartus Prime Install ; work    ; e66a83eccf67170bed97c99d891ad085 ;
; libraries/megafunctions/altrom.inc            ; Quartus Prime Install ; work    ; d4e3a69a331d3a99d3281790d99a1ebd ;
; libraries/megafunctions/altsyncram.tdf        ; Quartus Prime Install ; work    ; e6265526fa502a8b616c94a12acfb3f7 ;
; libraries/megafunctions/lpm_decode.inc        ; Quartus Prime Install ; work    ; 0bd0e20f5e001c1bd360461dceb53d48 ;
; libraries/megafunctions/lpm_mux.inc           ; Quartus Prime Install ; work    ; c22bfd353214c01495b560fc34e47d79 ;
; libraries/megafunctions/stratix_ram_block.inc ; Quartus Prime Install ; work    ; 2263a3bdfffeb150af0977ee13902f70 ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+


+-------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition ram_top:memories_5__ram_top_i ;
+-----------------------+-------------------------------------------------------+
; Type                  ; Count                                                 ;
+-----------------------+-------------------------------------------------------+
; boundary_port         ; 116                                                   ;
; cycloneiii_ff         ; 185                                                   ;
;     ENA               ; 10                                                    ;
;     SCLR              ; 62                                                    ;
;     plain             ; 113                                                   ;
; cycloneiii_lcell_comb ; 303                                                   ;
;     arith             ; 46                                                    ;
;         2 data inputs ; 45                                                    ;
;         3 data inputs ; 1                                                     ;
;     normal            ; 257                                                   ;
;         0 data inputs ; 4                                                     ;
;         1 data inputs ; 14                                                    ;
;         2 data inputs ; 50                                                    ;
;         3 data inputs ; 42                                                    ;
;         4 data inputs ; 147                                                   ;
; cycloneiii_ram_block  ; 28                                                    ;
;                       ;                                                       ;
; Max LUT depth         ; 6.00                                                  ;
; Average LUT depth     ; 2.13                                                  ;
+-----------------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "ram_top:memories_6__ram_top_i" Resource Utilization by Entity                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                          ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                               ; 303 (0)           ; 185 (0)      ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top                                                                                                                                                         ; work         ;
;    |ram_top:memories[6].ram_top_i|                 ; 303 (217)         ; 185 (97)     ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[6].ram_top_i                                                                                                                           ; work         ;
;       |RAM_Controller:RAM_Controller1|             ; 54 (16)           ; 88 (32)      ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1                                                                                            ; work         ;
;          |RAM:RAM1|                                ; 0 (0)             ; 24 (24)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1                                                                                   ; work         ;
;             |ram_1_port:the_ram|                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram                                                                ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component                                ; work         ;
;                   |altsyncram_ttj1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated ; work         ;
;          |altshift_taps:even_add_1_rtl_0|          ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0                                                             ; work         ;
;             |shift_taps_96m:auto_generated|        ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated                               ; work         ;
;                |altsyncram_md81:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2   ; work         ;
;                |cntr_6pf:cntr1|                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                ; work         ;
;          |altshift_taps:odd_add_1_rtl_0|           ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0                                                              ; work         ;
;             |shift_taps_96m:auto_generated|        ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated                                ; work         ;
;                |altsyncram_md81:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2    ; work         ;
;                |cntr_6pf:cntr1|                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                 ; work         ;
;          |error_check_tree:check_evena|            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena                                                               ; work         ;
;          |error_check_tree:check_evenb|            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb                                                               ; work         ;
;          |error_check_tree:check_odda|             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda                                                                ; work         ;
;          |error_check_tree:check_oddb|             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb                                                                ; work         ;
;       |hex_display:hexa0|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[6].ram_top_i|hex_display:hexa0                                                                                                         ; work         ;
;       |hex_display:hexa1|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[6].ram_top_i|hex_display:hexa1                                                                                                         ; work         ;
;       |hex_display:hexa3|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[6].ram_top_i|hex_display:hexa3                                                                                                         ; work         ;
;       |hex_display:hexa4|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[6].ram_top_i|hex_display:hexa4                                                                                                         ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[6].ram_top_i|state_b                                                                                                                                                                              ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+
; Name                   ; state_b.wait_for_write ; state_b.start_setup ; state_b.wait_write ; state_b.reset_lock ; state_b.wait_lock ; state_b.cycle_PLL ; state_b.run_test ; state_b.wait_setup ; state_b.write_ram ; state_b.reset_PLL ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+
; state_b.reset_PLL      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 0                 ;
; state_b.write_ram      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 1                 ; 1                 ;
; state_b.wait_setup     ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 1                  ; 0                 ; 1                 ;
; state_b.run_test       ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ; 0                  ; 0                 ; 1                 ;
; state_b.cycle_PLL      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 1                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_lock      ; 0                      ; 0                   ; 0                  ; 0                  ; 1                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.reset_lock     ; 0                      ; 0                   ; 0                  ; 1                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_write     ; 0                      ; 0                   ; 1                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.start_setup    ; 0                      ; 1                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_for_write ; 1                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[6].ram_top_i|state_a                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+
; Name                     ; state_a.wait_to_continue ; state_a.wait_start_freq ; state_a.write_start_freq ; state_a.wait_start_err ; state_a.write_start_err ; state_a.hold ; state_a.done_write_freq ; state_a.wait_err_4 ; state_a.write_err_4 ; state_a.wait_err_3 ; state_a.write_err_3 ; state_a.wait_err_2 ; state_a.write_err_2 ; state_a.wait_err_1 ; state_a.write_err_1 ; state_a.wait_frequency ; state_a.write_frequency ; state_a.wait_for_error ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+
; state_a.wait_for_error   ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 0                      ;
; state_a.write_frequency  ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 1                       ; 1                      ;
; state_a.wait_frequency   ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                      ; 0                       ; 1                      ;
; state_a.write_err_1      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_1       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_2      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_2       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_3      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_3       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_4      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_4       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.done_write_freq  ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 1                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.hold             ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 1            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_start_err  ; 0                        ; 0                       ; 0                        ; 0                      ; 1                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_start_err   ; 0                        ; 0                       ; 0                        ; 1                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_start_freq ; 0                        ; 0                       ; 1                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_start_freq  ; 0                        ; 1                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_to_continue ; 1                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|state             ;
+----------------------+----------------------+-----------------+------------------+------------------+
; Name                 ; state.reset_to_write ; state.read_data ; state.align_read ; state.write_data ;
+----------------------+----------------------+-----------------+------------------+------------------+
; state.reset_to_write ; 0                    ; 0               ; 0                ; 0                ;
; state.write_data     ; 1                    ; 0               ; 0                ; 1                ;
; state.align_read     ; 1                    ; 0               ; 1                ; 0                ;
; state.read_data      ; 1                    ; 1               ; 0                ; 0                ;
+----------------------+----------------------+-----------------+------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                               ;
+-------------------------------------------------------+--------------------------------------------------+------------------------+
; Latch Name                                            ; Latch Enable Signal                              ; Free of Timing Hazards ;
+-------------------------------------------------------+--------------------------------------------------+------------------------+
; ram_top:memories[6].ram_top_i|first_fail_freq[0]      ; ram_top:memories[6].ram_top_i|always12           ; yes                    ;
; ram_top:memories[6].ram_top_i|first_fail_freq[1]      ; ram_top:memories[6].ram_top_i|always12           ; yes                    ;
; ram_top:memories[6].ram_top_i|first_fail_freq[2]      ; ram_top:memories[6].ram_top_i|always12           ; yes                    ;
; ram_top:memories[6].ram_top_i|first_fail_freq[3]      ; ram_top:memories[6].ram_top_i|always12           ; yes                    ;
; ram_top:memories[6].ram_top_i|first_fail_freq[4]      ; ram_top:memories[6].ram_top_i|always12           ; yes                    ;
; ram_top:memories[6].ram_top_i|first_fail_freq[5]      ; ram_top:memories[6].ram_top_i|always12           ; yes                    ;
; ram_top:memories[6].ram_top_i|first_fail_freq[6]      ; ram_top:memories[6].ram_top_i|always12           ; yes                    ;
; ram_top:memories[6].ram_top_i|first_fail_freq[7]      ; ram_top:memories[6].ram_top_i|always12           ; yes                    ;
; ram_top:memories[6].ram_top_i|first_fail_freq[8]      ; ram_top:memories[6].ram_top_i|always12           ; yes                    ;
; ram_top:memories[6].ram_top_i|address_latch_2[6]      ; ram_top:memories[6].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[6].ram_top_i|address_latch_2[0]      ; ram_top:memories[6].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[6].ram_top_i|address_latch_1[6]      ; ram_top:memories[6].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[6].ram_top_i|address_latch_1[0]      ; ram_top:memories[6].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[6].ram_top_i|address_latch_2[7]      ; ram_top:memories[6].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[6].ram_top_i|address_latch_2[1]      ; ram_top:memories[6].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[6].ram_top_i|address_latch_1[7]      ; ram_top:memories[6].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[6].ram_top_i|address_latch_1[1]      ; ram_top:memories[6].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[6].ram_top_i|address_latch_2[8]      ; ram_top:memories[6].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[6].ram_top_i|address_latch_2[2]      ; ram_top:memories[6].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[6].ram_top_i|address_latch_1[8]      ; ram_top:memories[6].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[6].ram_top_i|address_latch_1[2]      ; ram_top:memories[6].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[6].ram_top_i|address_latch_2[9]      ; ram_top:memories[6].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[6].ram_top_i|address_latch_2[3]      ; ram_top:memories[6].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[6].ram_top_i|address_latch_1[9]      ; ram_top:memories[6].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[6].ram_top_i|address_latch_1[3]      ; ram_top:memories[6].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[6].ram_top_i|address_latch_1[4]      ; ram_top:memories[6].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[6].ram_top_i|address_latch_2[4]      ; ram_top:memories[6].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[6].ram_top_i|address_latch_1[5]      ; ram_top:memories[6].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[6].ram_top_i|address_latch_2[5]      ; ram_top:memories[6].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[6].ram_top_i|error_latch_2           ; ram_top:memories[6].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[6].ram_top_i|error_latch_1           ; ram_top:memories[6].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[6].ram_top_i|next_past_address_latch ; GND                                              ; yes                    ;
; Number of user-specified and inferred latches = 32    ;                                                  ;                        ;
+-------------------------------------------------------+--------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                            ;
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; Register name                                                                     ; Reason for Removal                                                                        ;
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; ram_top:memories[6].ram_top_i|UART_data[7]~reg0                                   ; Stuck at GND due to stuck port data_in                                                    ;
; ram_top:memories[6].ram_top_i|sense_errors                                        ; Merged with ram_top:memories[6].ram_top_i|run_error_test                                  ;
; ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|address[9]           ; Merged with ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|address_last_bit ;
; ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|prev_add[9]          ; Merged with ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|address_last_bit ;
; ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[2,4,6] ; Merged with ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0] ;
; ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[3,5,7] ; Merged with ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[1] ;
; ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|state.align_read     ; Lost fanout                                                                               ;
; ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|state.read_data      ; Lost fanout                                                                               ;
; ram_top:memories[6].ram_top_i|state_b~2                                           ; Lost fanout                                                                               ;
; ram_top:memories[6].ram_top_i|state_b~3                                           ; Lost fanout                                                                               ;
; ram_top:memories[6].ram_top_i|state_b~4                                           ; Lost fanout                                                                               ;
; ram_top:memories[6].ram_top_i|state_b~5                                           ; Lost fanout                                                                               ;
; ram_top:memories[6].ram_top_i|state_b~6                                           ; Lost fanout                                                                               ;
; ram_top:memories[6].ram_top_i|state_a~2                                           ; Lost fanout                                                                               ;
; ram_top:memories[6].ram_top_i|state_a~3                                           ; Lost fanout                                                                               ;
; ram_top:memories[6].ram_top_i|state_a~4                                           ; Lost fanout                                                                               ;
; ram_top:memories[6].ram_top_i|state_a~5                                           ; Lost fanout                                                                               ;
; ram_top:memories[6].ram_top_i|state_a~6                                           ; Lost fanout                                                                               ;
; ram_top:memories[6].ram_top_i|state_a~7                                           ; Lost fanout                                                                               ;
; ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|state~6              ; Lost fanout                                                                               ;
; ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|wren                 ; Merged with ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data ;
; Total Number of Removed Registers = 25                                            ;                                                                                           ;
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                    ;
+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+
; Register Name                                                                      ; Megafunction                                                                  ; Type       ;
+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+
; ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|error_address_1[0..9] ; ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|even_add_4[0..9]      ; ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|even_add_3[0..9]      ; ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|even_add_2[0..9]      ; ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1[0..9]      ; ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|error_address_2[0..9] ; ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_4[0..9]       ; ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_3[0..9]       ; ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_2[0..9]       ; ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1[0..9]       ; ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|ram_top:memories[6].ram_top_i|UART_data[5]~reg0                               ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |top|ram_top:memories[6].ram_top_i|error_address[8]                                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|ram_top:memories[6].ram_top_i|UART_data[0]~reg0                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|state            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; INIT_FILE                          ; ram.mif              ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_ttj1      ; Untyped                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                       ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                    ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                    ;
; WIDTH          ; 10             ; Untyped                                                                                                    ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                                    ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0 ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                      ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                   ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                   ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                   ;
; WIDTH          ; 10             ; Untyped                                                                                                   ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                   ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                                   ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                          ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; File                                          ; Location              ; Library ; Checksum                         ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; Error_Check_Tree.v                            ; Project Directory     ; work    ; c1646cb6dbb3d6f7c41d4ef2e58a411f ;
; RAM.v                                         ; Project Directory     ; work    ; 8d6aae00cf030d6b06e6be349559f34a ;
; RAM_Controller.v                              ; Project Directory     ; work    ; 6d4dd0cebe20622218f77b295e429070 ;
; db/altsyncram_ttj1.tdf                        ; Project Directory     ; work    ; 4a1c933ee7b7cbd6dc1186d7d4864b94 ;
; ram.mif                                       ; Project Directory     ; work    ; 3b20122bae569721899f4d0f39d06d67 ;
; ram_1_port.v                                  ; Project Directory     ; work    ; 3cda89794d19461b131983b25ae052f0 ;
; top.v                                         ; Project Directory     ; work    ; d567d5c992c8f95fe12542619fdc3487 ;
; libraries/megafunctions/a_rdenreg.inc         ; Quartus Prime Install ; work    ; 60d2293400bc3c24acb0a137b4849830 ;
; libraries/megafunctions/aglobal151.inc        ; Quartus Prime Install ; work    ; 6487dc11726724597188295b0ef537f0 ;
; libraries/megafunctions/altdpram.inc          ; Quartus Prime Install ; work    ; ef8da121368208b56cc93fbf1bd671b8 ;
; libraries/megafunctions/altram.inc            ; Quartus Prime Install ; work    ; e66a83eccf67170bed97c99d891ad085 ;
; libraries/megafunctions/altrom.inc            ; Quartus Prime Install ; work    ; d4e3a69a331d3a99d3281790d99a1ebd ;
; libraries/megafunctions/altsyncram.tdf        ; Quartus Prime Install ; work    ; e6265526fa502a8b616c94a12acfb3f7 ;
; libraries/megafunctions/lpm_decode.inc        ; Quartus Prime Install ; work    ; 0bd0e20f5e001c1bd360461dceb53d48 ;
; libraries/megafunctions/lpm_mux.inc           ; Quartus Prime Install ; work    ; c22bfd353214c01495b560fc34e47d79 ;
; libraries/megafunctions/stratix_ram_block.inc ; Quartus Prime Install ; work    ; 2263a3bdfffeb150af0977ee13902f70 ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+


+-------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition ram_top:memories_6__ram_top_i ;
+-----------------------+-------------------------------------------------------+
; Type                  ; Count                                                 ;
+-----------------------+-------------------------------------------------------+
; boundary_port         ; 116                                                   ;
; cycloneiii_ff         ; 185                                                   ;
;     ENA               ; 10                                                    ;
;     SCLR              ; 62                                                    ;
;     plain             ; 113                                                   ;
; cycloneiii_lcell_comb ; 303                                                   ;
;     arith             ; 46                                                    ;
;         2 data inputs ; 45                                                    ;
;         3 data inputs ; 1                                                     ;
;     normal            ; 257                                                   ;
;         0 data inputs ; 4                                                     ;
;         1 data inputs ; 14                                                    ;
;         2 data inputs ; 50                                                    ;
;         3 data inputs ; 42                                                    ;
;         4 data inputs ; 147                                                   ;
; cycloneiii_ram_block  ; 28                                                    ;
;                       ;                                                       ;
; Max LUT depth         ; 6.00                                                  ;
; Average LUT depth     ; 2.13                                                  ;
+-----------------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "ram_top:memories_7__ram_top_i" Resource Utilization by Entity                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                          ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                               ; 303 (0)           ; 185 (0)      ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top                                                                                                                                                         ; work         ;
;    |ram_top:memories[7].ram_top_i|                 ; 303 (217)         ; 185 (97)     ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[7].ram_top_i                                                                                                                           ; work         ;
;       |RAM_Controller:RAM_Controller1|             ; 54 (16)           ; 88 (32)      ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1                                                                                            ; work         ;
;          |RAM:RAM1|                                ; 0 (0)             ; 24 (24)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1                                                                                   ; work         ;
;             |ram_1_port:the_ram|                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram                                                                ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component                                ; work         ;
;                   |altsyncram_ttj1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated ; work         ;
;          |altshift_taps:even_add_1_rtl_0|          ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0                                                             ; work         ;
;             |shift_taps_96m:auto_generated|        ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated                               ; work         ;
;                |altsyncram_md81:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2   ; work         ;
;                |cntr_6pf:cntr1|                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                ; work         ;
;          |altshift_taps:odd_add_1_rtl_0|           ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0                                                              ; work         ;
;             |shift_taps_96m:auto_generated|        ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated                                ; work         ;
;                |altsyncram_md81:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2    ; work         ;
;                |cntr_6pf:cntr1|                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                 ; work         ;
;          |error_check_tree:check_evena|            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena                                                               ; work         ;
;          |error_check_tree:check_evenb|            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb                                                               ; work         ;
;          |error_check_tree:check_odda|             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda                                                                ; work         ;
;          |error_check_tree:check_oddb|             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb                                                                ; work         ;
;       |hex_display:hexa0|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[7].ram_top_i|hex_display:hexa0                                                                                                         ; work         ;
;       |hex_display:hexa1|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[7].ram_top_i|hex_display:hexa1                                                                                                         ; work         ;
;       |hex_display:hexa3|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[7].ram_top_i|hex_display:hexa3                                                                                                         ; work         ;
;       |hex_display:hexa4|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[7].ram_top_i|hex_display:hexa4                                                                                                         ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[7].ram_top_i|state_b                                                                                                                                                                              ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+
; Name                   ; state_b.wait_for_write ; state_b.start_setup ; state_b.wait_write ; state_b.reset_lock ; state_b.wait_lock ; state_b.cycle_PLL ; state_b.run_test ; state_b.wait_setup ; state_b.write_ram ; state_b.reset_PLL ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+
; state_b.reset_PLL      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 0                 ;
; state_b.write_ram      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 1                 ; 1                 ;
; state_b.wait_setup     ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 1                  ; 0                 ; 1                 ;
; state_b.run_test       ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ; 0                  ; 0                 ; 1                 ;
; state_b.cycle_PLL      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 1                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_lock      ; 0                      ; 0                   ; 0                  ; 0                  ; 1                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.reset_lock     ; 0                      ; 0                   ; 0                  ; 1                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_write     ; 0                      ; 0                   ; 1                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.start_setup    ; 0                      ; 1                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_for_write ; 1                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[7].ram_top_i|state_a                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+
; Name                     ; state_a.wait_to_continue ; state_a.wait_start_freq ; state_a.write_start_freq ; state_a.wait_start_err ; state_a.write_start_err ; state_a.hold ; state_a.done_write_freq ; state_a.wait_err_4 ; state_a.write_err_4 ; state_a.wait_err_3 ; state_a.write_err_3 ; state_a.wait_err_2 ; state_a.write_err_2 ; state_a.wait_err_1 ; state_a.write_err_1 ; state_a.wait_frequency ; state_a.write_frequency ; state_a.wait_for_error ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+
; state_a.wait_for_error   ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 0                      ;
; state_a.write_frequency  ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 1                       ; 1                      ;
; state_a.wait_frequency   ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                      ; 0                       ; 1                      ;
; state_a.write_err_1      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_1       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_2      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_2       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_3      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_3       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_4      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_4       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.done_write_freq  ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 1                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.hold             ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 1            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_start_err  ; 0                        ; 0                       ; 0                        ; 0                      ; 1                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_start_err   ; 0                        ; 0                       ; 0                        ; 1                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_start_freq ; 0                        ; 0                       ; 1                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_start_freq  ; 0                        ; 1                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_to_continue ; 1                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|state             ;
+----------------------+----------------------+-----------------+------------------+------------------+
; Name                 ; state.reset_to_write ; state.read_data ; state.align_read ; state.write_data ;
+----------------------+----------------------+-----------------+------------------+------------------+
; state.reset_to_write ; 0                    ; 0               ; 0                ; 0                ;
; state.write_data     ; 1                    ; 0               ; 0                ; 1                ;
; state.align_read     ; 1                    ; 0               ; 1                ; 0                ;
; state.read_data      ; 1                    ; 1               ; 0                ; 0                ;
+----------------------+----------------------+-----------------+------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                               ;
+-------------------------------------------------------+--------------------------------------------------+------------------------+
; Latch Name                                            ; Latch Enable Signal                              ; Free of Timing Hazards ;
+-------------------------------------------------------+--------------------------------------------------+------------------------+
; ram_top:memories[7].ram_top_i|first_fail_freq[0]      ; ram_top:memories[7].ram_top_i|always12           ; yes                    ;
; ram_top:memories[7].ram_top_i|first_fail_freq[1]      ; ram_top:memories[7].ram_top_i|always12           ; yes                    ;
; ram_top:memories[7].ram_top_i|first_fail_freq[2]      ; ram_top:memories[7].ram_top_i|always12           ; yes                    ;
; ram_top:memories[7].ram_top_i|first_fail_freq[3]      ; ram_top:memories[7].ram_top_i|always12           ; yes                    ;
; ram_top:memories[7].ram_top_i|first_fail_freq[4]      ; ram_top:memories[7].ram_top_i|always12           ; yes                    ;
; ram_top:memories[7].ram_top_i|first_fail_freq[5]      ; ram_top:memories[7].ram_top_i|always12           ; yes                    ;
; ram_top:memories[7].ram_top_i|first_fail_freq[6]      ; ram_top:memories[7].ram_top_i|always12           ; yes                    ;
; ram_top:memories[7].ram_top_i|first_fail_freq[7]      ; ram_top:memories[7].ram_top_i|always12           ; yes                    ;
; ram_top:memories[7].ram_top_i|first_fail_freq[8]      ; ram_top:memories[7].ram_top_i|always12           ; yes                    ;
; ram_top:memories[7].ram_top_i|address_latch_2[6]      ; ram_top:memories[7].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[7].ram_top_i|address_latch_2[0]      ; ram_top:memories[7].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[7].ram_top_i|address_latch_1[6]      ; ram_top:memories[7].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[7].ram_top_i|address_latch_1[0]      ; ram_top:memories[7].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[7].ram_top_i|address_latch_2[7]      ; ram_top:memories[7].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[7].ram_top_i|address_latch_2[1]      ; ram_top:memories[7].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[7].ram_top_i|address_latch_1[7]      ; ram_top:memories[7].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[7].ram_top_i|address_latch_1[1]      ; ram_top:memories[7].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[7].ram_top_i|address_latch_2[8]      ; ram_top:memories[7].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[7].ram_top_i|address_latch_2[2]      ; ram_top:memories[7].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[7].ram_top_i|address_latch_1[8]      ; ram_top:memories[7].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[7].ram_top_i|address_latch_1[2]      ; ram_top:memories[7].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[7].ram_top_i|address_latch_2[9]      ; ram_top:memories[7].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[7].ram_top_i|address_latch_2[3]      ; ram_top:memories[7].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[7].ram_top_i|address_latch_1[9]      ; ram_top:memories[7].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[7].ram_top_i|address_latch_1[3]      ; ram_top:memories[7].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[7].ram_top_i|address_latch_1[4]      ; ram_top:memories[7].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[7].ram_top_i|address_latch_2[4]      ; ram_top:memories[7].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[7].ram_top_i|address_latch_1[5]      ; ram_top:memories[7].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[7].ram_top_i|address_latch_2[5]      ; ram_top:memories[7].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[7].ram_top_i|error_latch_2           ; ram_top:memories[7].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[7].ram_top_i|error_latch_1           ; ram_top:memories[7].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[7].ram_top_i|next_past_address_latch ; GND                                              ; yes                    ;
; Number of user-specified and inferred latches = 32    ;                                                  ;                        ;
+-------------------------------------------------------+--------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                            ;
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; Register name                                                                     ; Reason for Removal                                                                        ;
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; ram_top:memories[7].ram_top_i|UART_data[7]~reg0                                   ; Stuck at GND due to stuck port data_in                                                    ;
; ram_top:memories[7].ram_top_i|sense_errors                                        ; Merged with ram_top:memories[7].ram_top_i|run_error_test                                  ;
; ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|address[9]           ; Merged with ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|address_last_bit ;
; ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|prev_add[9]          ; Merged with ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|address_last_bit ;
; ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[2,4,6] ; Merged with ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0] ;
; ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[3,5,7] ; Merged with ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[1] ;
; ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|state.align_read     ; Lost fanout                                                                               ;
; ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|state.read_data      ; Lost fanout                                                                               ;
; ram_top:memories[7].ram_top_i|state_b~2                                           ; Lost fanout                                                                               ;
; ram_top:memories[7].ram_top_i|state_b~3                                           ; Lost fanout                                                                               ;
; ram_top:memories[7].ram_top_i|state_b~4                                           ; Lost fanout                                                                               ;
; ram_top:memories[7].ram_top_i|state_b~5                                           ; Lost fanout                                                                               ;
; ram_top:memories[7].ram_top_i|state_b~6                                           ; Lost fanout                                                                               ;
; ram_top:memories[7].ram_top_i|state_a~2                                           ; Lost fanout                                                                               ;
; ram_top:memories[7].ram_top_i|state_a~3                                           ; Lost fanout                                                                               ;
; ram_top:memories[7].ram_top_i|state_a~4                                           ; Lost fanout                                                                               ;
; ram_top:memories[7].ram_top_i|state_a~5                                           ; Lost fanout                                                                               ;
; ram_top:memories[7].ram_top_i|state_a~6                                           ; Lost fanout                                                                               ;
; ram_top:memories[7].ram_top_i|state_a~7                                           ; Lost fanout                                                                               ;
; ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|state~6              ; Lost fanout                                                                               ;
; ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|wren                 ; Merged with ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data ;
; Total Number of Removed Registers = 25                                            ;                                                                                           ;
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                    ;
+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+
; Register Name                                                                      ; Megafunction                                                                  ; Type       ;
+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+
; ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|error_address_1[0..9] ; ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|even_add_4[0..9]      ; ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|even_add_3[0..9]      ; ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|even_add_2[0..9]      ; ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1[0..9]      ; ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|error_address_2[0..9] ; ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_4[0..9]       ; ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_3[0..9]       ; ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_2[0..9]       ; ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1[0..9]       ; ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|ram_top:memories[7].ram_top_i|UART_data[5]~reg0                               ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |top|ram_top:memories[7].ram_top_i|error_address[8]                                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|ram_top:memories[7].ram_top_i|UART_data[0]~reg0                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|state            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; INIT_FILE                          ; ram.mif              ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_ttj1      ; Untyped                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                       ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                    ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                    ;
; WIDTH          ; 10             ; Untyped                                                                                                    ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                                    ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0 ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                      ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                   ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                   ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                   ;
; WIDTH          ; 10             ; Untyped                                                                                                   ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                   ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                                   ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                          ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; File                                          ; Location              ; Library ; Checksum                         ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; Error_Check_Tree.v                            ; Project Directory     ; work    ; c1646cb6dbb3d6f7c41d4ef2e58a411f ;
; RAM.v                                         ; Project Directory     ; work    ; 8d6aae00cf030d6b06e6be349559f34a ;
; RAM_Controller.v                              ; Project Directory     ; work    ; 6d4dd0cebe20622218f77b295e429070 ;
; db/altsyncram_ttj1.tdf                        ; Project Directory     ; work    ; 4a1c933ee7b7cbd6dc1186d7d4864b94 ;
; ram.mif                                       ; Project Directory     ; work    ; 3b20122bae569721899f4d0f39d06d67 ;
; ram_1_port.v                                  ; Project Directory     ; work    ; 3cda89794d19461b131983b25ae052f0 ;
; top.v                                         ; Project Directory     ; work    ; d567d5c992c8f95fe12542619fdc3487 ;
; libraries/megafunctions/a_rdenreg.inc         ; Quartus Prime Install ; work    ; 60d2293400bc3c24acb0a137b4849830 ;
; libraries/megafunctions/aglobal151.inc        ; Quartus Prime Install ; work    ; 6487dc11726724597188295b0ef537f0 ;
; libraries/megafunctions/altdpram.inc          ; Quartus Prime Install ; work    ; ef8da121368208b56cc93fbf1bd671b8 ;
; libraries/megafunctions/altram.inc            ; Quartus Prime Install ; work    ; e66a83eccf67170bed97c99d891ad085 ;
; libraries/megafunctions/altrom.inc            ; Quartus Prime Install ; work    ; d4e3a69a331d3a99d3281790d99a1ebd ;
; libraries/megafunctions/altsyncram.tdf        ; Quartus Prime Install ; work    ; e6265526fa502a8b616c94a12acfb3f7 ;
; libraries/megafunctions/lpm_decode.inc        ; Quartus Prime Install ; work    ; 0bd0e20f5e001c1bd360461dceb53d48 ;
; libraries/megafunctions/lpm_mux.inc           ; Quartus Prime Install ; work    ; c22bfd353214c01495b560fc34e47d79 ;
; libraries/megafunctions/stratix_ram_block.inc ; Quartus Prime Install ; work    ; 2263a3bdfffeb150af0977ee13902f70 ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+


+-------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition ram_top:memories_7__ram_top_i ;
+-----------------------+-------------------------------------------------------+
; Type                  ; Count                                                 ;
+-----------------------+-------------------------------------------------------+
; boundary_port         ; 116                                                   ;
; cycloneiii_ff         ; 185                                                   ;
;     ENA               ; 10                                                    ;
;     SCLR              ; 62                                                    ;
;     plain             ; 113                                                   ;
; cycloneiii_lcell_comb ; 303                                                   ;
;     arith             ; 46                                                    ;
;         2 data inputs ; 45                                                    ;
;         3 data inputs ; 1                                                     ;
;     normal            ; 257                                                   ;
;         0 data inputs ; 4                                                     ;
;         1 data inputs ; 14                                                    ;
;         2 data inputs ; 50                                                    ;
;         3 data inputs ; 42                                                    ;
;         4 data inputs ; 147                                                   ;
; cycloneiii_ram_block  ; 28                                                    ;
;                       ;                                                       ;
; Max LUT depth         ; 6.00                                                  ;
; Average LUT depth     ; 2.13                                                  ;
+-----------------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "ram_top:memories_8__ram_top_i" Resource Utilization by Entity                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                          ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                               ; 303 (0)           ; 185 (0)      ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top                                                                                                                                                         ; work         ;
;    |ram_top:memories[8].ram_top_i|                 ; 303 (217)         ; 185 (97)     ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[8].ram_top_i                                                                                                                           ; work         ;
;       |RAM_Controller:RAM_Controller1|             ; 54 (16)           ; 88 (32)      ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1                                                                                            ; work         ;
;          |RAM:RAM1|                                ; 0 (0)             ; 24 (24)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1                                                                                   ; work         ;
;             |ram_1_port:the_ram|                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram                                                                ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component                                ; work         ;
;                   |altsyncram_ttj1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated ; work         ;
;          |altshift_taps:even_add_1_rtl_0|          ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0                                                             ; work         ;
;             |shift_taps_96m:auto_generated|        ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated                               ; work         ;
;                |altsyncram_md81:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2   ; work         ;
;                |cntr_6pf:cntr1|                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                ; work         ;
;          |altshift_taps:odd_add_1_rtl_0|           ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0                                                              ; work         ;
;             |shift_taps_96m:auto_generated|        ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated                                ; work         ;
;                |altsyncram_md81:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2    ; work         ;
;                |cntr_6pf:cntr1|                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                 ; work         ;
;          |error_check_tree:check_evena|            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena                                                               ; work         ;
;          |error_check_tree:check_evenb|            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb                                                               ; work         ;
;          |error_check_tree:check_odda|             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda                                                                ; work         ;
;          |error_check_tree:check_oddb|             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb                                                                ; work         ;
;       |hex_display:hexa0|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[8].ram_top_i|hex_display:hexa0                                                                                                         ; work         ;
;       |hex_display:hexa1|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[8].ram_top_i|hex_display:hexa1                                                                                                         ; work         ;
;       |hex_display:hexa3|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[8].ram_top_i|hex_display:hexa3                                                                                                         ; work         ;
;       |hex_display:hexa4|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[8].ram_top_i|hex_display:hexa4                                                                                                         ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[8].ram_top_i|state_b                                                                                                                                                                              ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+
; Name                   ; state_b.wait_for_write ; state_b.start_setup ; state_b.wait_write ; state_b.reset_lock ; state_b.wait_lock ; state_b.cycle_PLL ; state_b.run_test ; state_b.wait_setup ; state_b.write_ram ; state_b.reset_PLL ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+
; state_b.reset_PLL      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 0                 ;
; state_b.write_ram      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 1                 ; 1                 ;
; state_b.wait_setup     ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 1                  ; 0                 ; 1                 ;
; state_b.run_test       ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ; 0                  ; 0                 ; 1                 ;
; state_b.cycle_PLL      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 1                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_lock      ; 0                      ; 0                   ; 0                  ; 0                  ; 1                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.reset_lock     ; 0                      ; 0                   ; 0                  ; 1                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_write     ; 0                      ; 0                   ; 1                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.start_setup    ; 0                      ; 1                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_for_write ; 1                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[8].ram_top_i|state_a                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+
; Name                     ; state_a.wait_to_continue ; state_a.wait_start_freq ; state_a.write_start_freq ; state_a.wait_start_err ; state_a.write_start_err ; state_a.hold ; state_a.done_write_freq ; state_a.wait_err_4 ; state_a.write_err_4 ; state_a.wait_err_3 ; state_a.write_err_3 ; state_a.wait_err_2 ; state_a.write_err_2 ; state_a.wait_err_1 ; state_a.write_err_1 ; state_a.wait_frequency ; state_a.write_frequency ; state_a.wait_for_error ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+
; state_a.wait_for_error   ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 0                      ;
; state_a.write_frequency  ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 1                       ; 1                      ;
; state_a.wait_frequency   ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                      ; 0                       ; 1                      ;
; state_a.write_err_1      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_1       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_2      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_2       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_3      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_3       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_4      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_4       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.done_write_freq  ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 1                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.hold             ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 1            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_start_err  ; 0                        ; 0                       ; 0                        ; 0                      ; 1                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_start_err   ; 0                        ; 0                       ; 0                        ; 1                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_start_freq ; 0                        ; 0                       ; 1                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_start_freq  ; 0                        ; 1                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_to_continue ; 1                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|state             ;
+----------------------+----------------------+-----------------+------------------+------------------+
; Name                 ; state.reset_to_write ; state.read_data ; state.align_read ; state.write_data ;
+----------------------+----------------------+-----------------+------------------+------------------+
; state.reset_to_write ; 0                    ; 0               ; 0                ; 0                ;
; state.write_data     ; 1                    ; 0               ; 0                ; 1                ;
; state.align_read     ; 1                    ; 0               ; 1                ; 0                ;
; state.read_data      ; 1                    ; 1               ; 0                ; 0                ;
+----------------------+----------------------+-----------------+------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                               ;
+-------------------------------------------------------+--------------------------------------------------+------------------------+
; Latch Name                                            ; Latch Enable Signal                              ; Free of Timing Hazards ;
+-------------------------------------------------------+--------------------------------------------------+------------------------+
; ram_top:memories[8].ram_top_i|first_fail_freq[0]      ; ram_top:memories[8].ram_top_i|always12           ; yes                    ;
; ram_top:memories[8].ram_top_i|first_fail_freq[1]      ; ram_top:memories[8].ram_top_i|always12           ; yes                    ;
; ram_top:memories[8].ram_top_i|first_fail_freq[2]      ; ram_top:memories[8].ram_top_i|always12           ; yes                    ;
; ram_top:memories[8].ram_top_i|first_fail_freq[3]      ; ram_top:memories[8].ram_top_i|always12           ; yes                    ;
; ram_top:memories[8].ram_top_i|first_fail_freq[4]      ; ram_top:memories[8].ram_top_i|always12           ; yes                    ;
; ram_top:memories[8].ram_top_i|first_fail_freq[5]      ; ram_top:memories[8].ram_top_i|always12           ; yes                    ;
; ram_top:memories[8].ram_top_i|first_fail_freq[6]      ; ram_top:memories[8].ram_top_i|always12           ; yes                    ;
; ram_top:memories[8].ram_top_i|first_fail_freq[7]      ; ram_top:memories[8].ram_top_i|always12           ; yes                    ;
; ram_top:memories[8].ram_top_i|first_fail_freq[8]      ; ram_top:memories[8].ram_top_i|always12           ; yes                    ;
; ram_top:memories[8].ram_top_i|address_latch_2[6]      ; ram_top:memories[8].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[8].ram_top_i|address_latch_2[0]      ; ram_top:memories[8].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[8].ram_top_i|address_latch_1[6]      ; ram_top:memories[8].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[8].ram_top_i|address_latch_1[0]      ; ram_top:memories[8].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[8].ram_top_i|address_latch_2[7]      ; ram_top:memories[8].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[8].ram_top_i|address_latch_2[1]      ; ram_top:memories[8].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[8].ram_top_i|address_latch_1[7]      ; ram_top:memories[8].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[8].ram_top_i|address_latch_1[1]      ; ram_top:memories[8].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[8].ram_top_i|address_latch_2[8]      ; ram_top:memories[8].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[8].ram_top_i|address_latch_2[2]      ; ram_top:memories[8].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[8].ram_top_i|address_latch_1[8]      ; ram_top:memories[8].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[8].ram_top_i|address_latch_1[2]      ; ram_top:memories[8].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[8].ram_top_i|address_latch_2[9]      ; ram_top:memories[8].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[8].ram_top_i|address_latch_2[3]      ; ram_top:memories[8].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[8].ram_top_i|address_latch_1[9]      ; ram_top:memories[8].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[8].ram_top_i|address_latch_1[3]      ; ram_top:memories[8].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[8].ram_top_i|address_latch_1[4]      ; ram_top:memories[8].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[8].ram_top_i|address_latch_2[4]      ; ram_top:memories[8].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[8].ram_top_i|address_latch_1[5]      ; ram_top:memories[8].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[8].ram_top_i|address_latch_2[5]      ; ram_top:memories[8].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[8].ram_top_i|error_latch_2           ; ram_top:memories[8].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[8].ram_top_i|error_latch_1           ; ram_top:memories[8].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[8].ram_top_i|next_past_address_latch ; GND                                              ; yes                    ;
; Number of user-specified and inferred latches = 32    ;                                                  ;                        ;
+-------------------------------------------------------+--------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                            ;
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; Register name                                                                     ; Reason for Removal                                                                        ;
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; ram_top:memories[8].ram_top_i|UART_data[7]~reg0                                   ; Stuck at GND due to stuck port data_in                                                    ;
; ram_top:memories[8].ram_top_i|sense_errors                                        ; Merged with ram_top:memories[8].ram_top_i|run_error_test                                  ;
; ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|address[9]           ; Merged with ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|address_last_bit ;
; ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|prev_add[9]          ; Merged with ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|address_last_bit ;
; ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[2,4,6] ; Merged with ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0] ;
; ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[3,5,7] ; Merged with ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[1] ;
; ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|state.align_read     ; Lost fanout                                                                               ;
; ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|state.read_data      ; Lost fanout                                                                               ;
; ram_top:memories[8].ram_top_i|state_b~2                                           ; Lost fanout                                                                               ;
; ram_top:memories[8].ram_top_i|state_b~3                                           ; Lost fanout                                                                               ;
; ram_top:memories[8].ram_top_i|state_b~4                                           ; Lost fanout                                                                               ;
; ram_top:memories[8].ram_top_i|state_b~5                                           ; Lost fanout                                                                               ;
; ram_top:memories[8].ram_top_i|state_b~6                                           ; Lost fanout                                                                               ;
; ram_top:memories[8].ram_top_i|state_a~2                                           ; Lost fanout                                                                               ;
; ram_top:memories[8].ram_top_i|state_a~3                                           ; Lost fanout                                                                               ;
; ram_top:memories[8].ram_top_i|state_a~4                                           ; Lost fanout                                                                               ;
; ram_top:memories[8].ram_top_i|state_a~5                                           ; Lost fanout                                                                               ;
; ram_top:memories[8].ram_top_i|state_a~6                                           ; Lost fanout                                                                               ;
; ram_top:memories[8].ram_top_i|state_a~7                                           ; Lost fanout                                                                               ;
; ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|state~6              ; Lost fanout                                                                               ;
; ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|wren                 ; Merged with ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data ;
; Total Number of Removed Registers = 25                                            ;                                                                                           ;
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                    ;
+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+
; Register Name                                                                      ; Megafunction                                                                  ; Type       ;
+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+
; ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|error_address_1[0..9] ; ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|even_add_4[0..9]      ; ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|even_add_3[0..9]      ; ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|even_add_2[0..9]      ; ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1[0..9]      ; ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|error_address_2[0..9] ; ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_4[0..9]       ; ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_3[0..9]       ; ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_2[0..9]       ; ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1[0..9]       ; ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|ram_top:memories[8].ram_top_i|UART_data[5]~reg0                               ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |top|ram_top:memories[8].ram_top_i|error_address[8]                                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|ram_top:memories[8].ram_top_i|UART_data[0]~reg0                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|state            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; INIT_FILE                          ; ram.mif              ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_ttj1      ; Untyped                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                       ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                    ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                    ;
; WIDTH          ; 10             ; Untyped                                                                                                    ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                                    ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0 ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                      ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                   ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                   ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                   ;
; WIDTH          ; 10             ; Untyped                                                                                                   ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                   ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                                   ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                          ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; File                                          ; Location              ; Library ; Checksum                         ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; Error_Check_Tree.v                            ; Project Directory     ; work    ; c1646cb6dbb3d6f7c41d4ef2e58a411f ;
; RAM.v                                         ; Project Directory     ; work    ; 8d6aae00cf030d6b06e6be349559f34a ;
; RAM_Controller.v                              ; Project Directory     ; work    ; 6d4dd0cebe20622218f77b295e429070 ;
; db/altsyncram_ttj1.tdf                        ; Project Directory     ; work    ; 4a1c933ee7b7cbd6dc1186d7d4864b94 ;
; ram.mif                                       ; Project Directory     ; work    ; 3b20122bae569721899f4d0f39d06d67 ;
; ram_1_port.v                                  ; Project Directory     ; work    ; 3cda89794d19461b131983b25ae052f0 ;
; top.v                                         ; Project Directory     ; work    ; d567d5c992c8f95fe12542619fdc3487 ;
; libraries/megafunctions/a_rdenreg.inc         ; Quartus Prime Install ; work    ; 60d2293400bc3c24acb0a137b4849830 ;
; libraries/megafunctions/aglobal151.inc        ; Quartus Prime Install ; work    ; 6487dc11726724597188295b0ef537f0 ;
; libraries/megafunctions/altdpram.inc          ; Quartus Prime Install ; work    ; ef8da121368208b56cc93fbf1bd671b8 ;
; libraries/megafunctions/altram.inc            ; Quartus Prime Install ; work    ; e66a83eccf67170bed97c99d891ad085 ;
; libraries/megafunctions/altrom.inc            ; Quartus Prime Install ; work    ; d4e3a69a331d3a99d3281790d99a1ebd ;
; libraries/megafunctions/altsyncram.tdf        ; Quartus Prime Install ; work    ; e6265526fa502a8b616c94a12acfb3f7 ;
; libraries/megafunctions/lpm_decode.inc        ; Quartus Prime Install ; work    ; 0bd0e20f5e001c1bd360461dceb53d48 ;
; libraries/megafunctions/lpm_mux.inc           ; Quartus Prime Install ; work    ; c22bfd353214c01495b560fc34e47d79 ;
; libraries/megafunctions/stratix_ram_block.inc ; Quartus Prime Install ; work    ; 2263a3bdfffeb150af0977ee13902f70 ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+


+-------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition ram_top:memories_8__ram_top_i ;
+-----------------------+-------------------------------------------------------+
; Type                  ; Count                                                 ;
+-----------------------+-------------------------------------------------------+
; boundary_port         ; 116                                                   ;
; cycloneiii_ff         ; 185                                                   ;
;     ENA               ; 10                                                    ;
;     SCLR              ; 62                                                    ;
;     plain             ; 113                                                   ;
; cycloneiii_lcell_comb ; 303                                                   ;
;     arith             ; 46                                                    ;
;         2 data inputs ; 45                                                    ;
;         3 data inputs ; 1                                                     ;
;     normal            ; 257                                                   ;
;         0 data inputs ; 4                                                     ;
;         1 data inputs ; 14                                                    ;
;         2 data inputs ; 50                                                    ;
;         3 data inputs ; 42                                                    ;
;         4 data inputs ; 147                                                   ;
; cycloneiii_ram_block  ; 28                                                    ;
;                       ;                                                       ;
; Max LUT depth         ; 6.00                                                  ;
; Average LUT depth     ; 2.13                                                  ;
+-----------------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "ram_top:memories_9__ram_top_i" Resource Utilization by Entity                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                          ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                               ; 303 (0)           ; 185 (0)      ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top                                                                                                                                                         ; work         ;
;    |ram_top:memories[9].ram_top_i|                 ; 303 (217)         ; 185 (97)     ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[9].ram_top_i                                                                                                                           ; work         ;
;       |RAM_Controller:RAM_Controller1|             ; 54 (16)           ; 88 (32)      ; 8252        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1                                                                                            ; work         ;
;          |RAM:RAM1|                                ; 0 (0)             ; 24 (24)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1                                                                                   ; work         ;
;             |ram_1_port:the_ram|                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram                                                                ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component                                ; work         ;
;                   |altsyncram_ttj1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated ; work         ;
;          |altshift_taps:even_add_1_rtl_0|          ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0                                                             ; work         ;
;             |shift_taps_96m:auto_generated|        ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated                               ; work         ;
;                |altsyncram_md81:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2   ; work         ;
;                |cntr_6pf:cntr1|                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                ; work         ;
;          |altshift_taps:odd_add_1_rtl_0|           ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0                                                              ; work         ;
;             |shift_taps_96m:auto_generated|        ; 5 (0)             ; 2 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated                                ; work         ;
;                |altsyncram_md81:altsyncram2|       ; 0 (0)             ; 0 (0)        ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2    ; work         ;
;                |cntr_6pf:cntr1|                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                 ; work         ;
;          |error_check_tree:check_evena|            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena                                                               ; work         ;
;          |error_check_tree:check_evenb|            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb                                                               ; work         ;
;          |error_check_tree:check_odda|             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda                                                                ; work         ;
;          |error_check_tree:check_oddb|             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb                                                                ; work         ;
;       |hex_display:hexa0|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[9].ram_top_i|hex_display:hexa0                                                                                                         ; work         ;
;       |hex_display:hexa1|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[9].ram_top_i|hex_display:hexa1                                                                                                         ; work         ;
;       |hex_display:hexa3|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[9].ram_top_i|hex_display:hexa3                                                                                                         ; work         ;
;       |hex_display:hexa4|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram_top:memories[9].ram_top_i|hex_display:hexa4                                                                                                         ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[9].ram_top_i|state_b                                                                                                                                                                              ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+
; Name                   ; state_b.wait_for_write ; state_b.start_setup ; state_b.wait_write ; state_b.reset_lock ; state_b.wait_lock ; state_b.cycle_PLL ; state_b.run_test ; state_b.wait_setup ; state_b.write_ram ; state_b.reset_PLL ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+
; state_b.reset_PLL      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 0                 ;
; state_b.write_ram      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 1                 ; 1                 ;
; state_b.wait_setup     ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 1                  ; 0                 ; 1                 ;
; state_b.run_test       ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ; 0                  ; 0                 ; 1                 ;
; state_b.cycle_PLL      ; 0                      ; 0                   ; 0                  ; 0                  ; 0                 ; 1                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_lock      ; 0                      ; 0                   ; 0                  ; 0                  ; 1                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.reset_lock     ; 0                      ; 0                   ; 0                  ; 1                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_write     ; 0                      ; 0                   ; 1                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.start_setup    ; 0                      ; 1                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
; state_b.wait_for_write ; 1                      ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ; 0                  ; 0                 ; 1                 ;
+------------------------+------------------------+---------------------+--------------------+--------------------+-------------------+-------------------+------------------+--------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[9].ram_top_i|state_a                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+
; Name                     ; state_a.wait_to_continue ; state_a.wait_start_freq ; state_a.write_start_freq ; state_a.wait_start_err ; state_a.write_start_err ; state_a.hold ; state_a.done_write_freq ; state_a.wait_err_4 ; state_a.write_err_4 ; state_a.wait_err_3 ; state_a.write_err_3 ; state_a.wait_err_2 ; state_a.write_err_2 ; state_a.wait_err_1 ; state_a.write_err_1 ; state_a.wait_frequency ; state_a.write_frequency ; state_a.wait_for_error ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+
; state_a.wait_for_error   ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 0                      ;
; state_a.write_frequency  ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 1                       ; 1                      ;
; state_a.wait_frequency   ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                      ; 0                       ; 1                      ;
; state_a.write_err_1      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_1       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_2      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_2       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_3      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_3       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_err_4      ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_err_4       ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.done_write_freq  ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 1                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.hold             ; 0                        ; 0                       ; 0                        ; 0                      ; 0                       ; 1            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_start_err  ; 0                        ; 0                       ; 0                        ; 0                      ; 1                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_start_err   ; 0                        ; 0                       ; 0                        ; 1                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.write_start_freq ; 0                        ; 0                       ; 1                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_start_freq  ; 0                        ; 1                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
; state_a.wait_to_continue ; 1                        ; 0                       ; 0                        ; 0                      ; 0                       ; 0            ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                      ; 0                       ; 1                      ;
+--------------------------+--------------------------+-------------------------+--------------------------+------------------------+-------------------------+--------------+-------------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+------------------------+-------------------------+------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|state             ;
+----------------------+----------------------+-----------------+------------------+------------------+
; Name                 ; state.reset_to_write ; state.read_data ; state.align_read ; state.write_data ;
+----------------------+----------------------+-----------------+------------------+------------------+
; state.reset_to_write ; 0                    ; 0               ; 0                ; 0                ;
; state.write_data     ; 1                    ; 0               ; 0                ; 1                ;
; state.align_read     ; 1                    ; 0               ; 1                ; 0                ;
; state.read_data      ; 1                    ; 1               ; 0                ; 0                ;
+----------------------+----------------------+-----------------+------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                               ;
+-------------------------------------------------------+--------------------------------------------------+------------------------+
; Latch Name                                            ; Latch Enable Signal                              ; Free of Timing Hazards ;
+-------------------------------------------------------+--------------------------------------------------+------------------------+
; ram_top:memories[9].ram_top_i|first_fail_freq[0]      ; ram_top:memories[9].ram_top_i|always12           ; yes                    ;
; ram_top:memories[9].ram_top_i|first_fail_freq[1]      ; ram_top:memories[9].ram_top_i|always12           ; yes                    ;
; ram_top:memories[9].ram_top_i|first_fail_freq[2]      ; ram_top:memories[9].ram_top_i|always12           ; yes                    ;
; ram_top:memories[9].ram_top_i|first_fail_freq[3]      ; ram_top:memories[9].ram_top_i|always12           ; yes                    ;
; ram_top:memories[9].ram_top_i|first_fail_freq[4]      ; ram_top:memories[9].ram_top_i|always12           ; yes                    ;
; ram_top:memories[9].ram_top_i|first_fail_freq[5]      ; ram_top:memories[9].ram_top_i|always12           ; yes                    ;
; ram_top:memories[9].ram_top_i|first_fail_freq[6]      ; ram_top:memories[9].ram_top_i|always12           ; yes                    ;
; ram_top:memories[9].ram_top_i|first_fail_freq[7]      ; ram_top:memories[9].ram_top_i|always12           ; yes                    ;
; ram_top:memories[9].ram_top_i|first_fail_freq[8]      ; ram_top:memories[9].ram_top_i|always12           ; yes                    ;
; ram_top:memories[9].ram_top_i|address_latch_2[6]      ; ram_top:memories[9].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[9].ram_top_i|address_latch_2[0]      ; ram_top:memories[9].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[9].ram_top_i|address_latch_1[6]      ; ram_top:memories[9].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[9].ram_top_i|address_latch_1[0]      ; ram_top:memories[9].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[9].ram_top_i|address_latch_2[7]      ; ram_top:memories[9].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[9].ram_top_i|address_latch_2[1]      ; ram_top:memories[9].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[9].ram_top_i|address_latch_1[7]      ; ram_top:memories[9].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[9].ram_top_i|address_latch_1[1]      ; ram_top:memories[9].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[9].ram_top_i|address_latch_2[8]      ; ram_top:memories[9].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[9].ram_top_i|address_latch_2[2]      ; ram_top:memories[9].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[9].ram_top_i|address_latch_1[8]      ; ram_top:memories[9].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[9].ram_top_i|address_latch_1[2]      ; ram_top:memories[9].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[9].ram_top_i|address_latch_2[9]      ; ram_top:memories[9].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[9].ram_top_i|address_latch_2[3]      ; ram_top:memories[9].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[9].ram_top_i|address_latch_1[9]      ; ram_top:memories[9].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[9].ram_top_i|address_latch_1[3]      ; ram_top:memories[9].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[9].ram_top_i|address_latch_1[4]      ; ram_top:memories[9].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[9].ram_top_i|address_latch_2[4]      ; ram_top:memories[9].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[9].ram_top_i|address_latch_1[5]      ; ram_top:memories[9].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[9].ram_top_i|address_latch_2[5]      ; ram_top:memories[9].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[9].ram_top_i|error_latch_2           ; ram_top:memories[9].ram_top_i|error_latch_2      ; yes                    ;
; ram_top:memories[9].ram_top_i|error_latch_1           ; ram_top:memories[9].ram_top_i|address_latch_1[9] ; yes                    ;
; ram_top:memories[9].ram_top_i|next_past_address_latch ; GND                                              ; yes                    ;
; Number of user-specified and inferred latches = 32    ;                                                  ;                        ;
+-------------------------------------------------------+--------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                            ;
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; Register name                                                                     ; Reason for Removal                                                                        ;
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; ram_top:memories[9].ram_top_i|UART_data[7]~reg0                                   ; Stuck at GND due to stuck port data_in                                                    ;
; ram_top:memories[9].ram_top_i|sense_errors                                        ; Merged with ram_top:memories[9].ram_top_i|run_error_test                                  ;
; ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|address[9]           ; Merged with ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|address_last_bit ;
; ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|prev_add[9]          ; Merged with ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|address_last_bit ;
; ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[2,4,6] ; Merged with ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0] ;
; ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[3,5,7] ; Merged with ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[1] ;
; ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|state.align_read     ; Lost fanout                                                                               ;
; ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|state.read_data      ; Lost fanout                                                                               ;
; ram_top:memories[9].ram_top_i|state_b~2                                           ; Lost fanout                                                                               ;
; ram_top:memories[9].ram_top_i|state_b~3                                           ; Lost fanout                                                                               ;
; ram_top:memories[9].ram_top_i|state_b~4                                           ; Lost fanout                                                                               ;
; ram_top:memories[9].ram_top_i|state_b~5                                           ; Lost fanout                                                                               ;
; ram_top:memories[9].ram_top_i|state_b~6                                           ; Lost fanout                                                                               ;
; ram_top:memories[9].ram_top_i|state_a~2                                           ; Lost fanout                                                                               ;
; ram_top:memories[9].ram_top_i|state_a~3                                           ; Lost fanout                                                                               ;
; ram_top:memories[9].ram_top_i|state_a~4                                           ; Lost fanout                                                                               ;
; ram_top:memories[9].ram_top_i|state_a~5                                           ; Lost fanout                                                                               ;
; ram_top:memories[9].ram_top_i|state_a~6                                           ; Lost fanout                                                                               ;
; ram_top:memories[9].ram_top_i|state_a~7                                           ; Lost fanout                                                                               ;
; ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|state~6              ; Lost fanout                                                                               ;
; ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|wren                 ; Merged with ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data ;
; Total Number of Removed Registers = 25                                            ;                                                                                           ;
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                    ;
+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+
; Register Name                                                                      ; Megafunction                                                                  ; Type       ;
+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+
; ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|error_address_1[0..9] ; ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|even_add_4[0..9]      ; ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|even_add_3[0..9]      ; ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|even_add_2[0..9]      ; ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1[0..9]      ; ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0 ; SHIFT_TAPS ;
; ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|error_address_2[0..9] ; ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_4[0..9]       ; ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_3[0..9]       ; ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_2[0..9]       ; ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
; ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1[0..9]       ; ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0  ; SHIFT_TAPS ;
+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|ram_top:memories[9].ram_top_i|UART_data[5]~reg0                               ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |top|ram_top:memories[9].ram_top_i|error_address[8]                                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|ram_top:memories[9].ram_top_i|UART_data[0]~reg0                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|state            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; INIT_FILE                          ; ram.mif              ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_ttj1      ; Untyped                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                       ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                    ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                    ;
; WIDTH          ; 10             ; Untyped                                                                                                    ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                                    ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0 ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                      ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                   ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                   ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                   ;
; WIDTH          ; 10             ; Untyped                                                                                                   ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                   ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                                   ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                          ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; File                                          ; Location              ; Library ; Checksum                         ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; Error_Check_Tree.v                            ; Project Directory     ; work    ; c1646cb6dbb3d6f7c41d4ef2e58a411f ;
; RAM.v                                         ; Project Directory     ; work    ; 8d6aae00cf030d6b06e6be349559f34a ;
; RAM_Controller.v                              ; Project Directory     ; work    ; 6d4dd0cebe20622218f77b295e429070 ;
; db/altsyncram_ttj1.tdf                        ; Project Directory     ; work    ; 4a1c933ee7b7cbd6dc1186d7d4864b94 ;
; ram.mif                                       ; Project Directory     ; work    ; 3b20122bae569721899f4d0f39d06d67 ;
; ram_1_port.v                                  ; Project Directory     ; work    ; 3cda89794d19461b131983b25ae052f0 ;
; top.v                                         ; Project Directory     ; work    ; d567d5c992c8f95fe12542619fdc3487 ;
; libraries/megafunctions/a_rdenreg.inc         ; Quartus Prime Install ; work    ; 60d2293400bc3c24acb0a137b4849830 ;
; libraries/megafunctions/aglobal151.inc        ; Quartus Prime Install ; work    ; 6487dc11726724597188295b0ef537f0 ;
; libraries/megafunctions/altdpram.inc          ; Quartus Prime Install ; work    ; ef8da121368208b56cc93fbf1bd671b8 ;
; libraries/megafunctions/altram.inc            ; Quartus Prime Install ; work    ; e66a83eccf67170bed97c99d891ad085 ;
; libraries/megafunctions/altrom.inc            ; Quartus Prime Install ; work    ; d4e3a69a331d3a99d3281790d99a1ebd ;
; libraries/megafunctions/altsyncram.tdf        ; Quartus Prime Install ; work    ; e6265526fa502a8b616c94a12acfb3f7 ;
; libraries/megafunctions/lpm_decode.inc        ; Quartus Prime Install ; work    ; 0bd0e20f5e001c1bd360461dceb53d48 ;
; libraries/megafunctions/lpm_mux.inc           ; Quartus Prime Install ; work    ; c22bfd353214c01495b560fc34e47d79 ;
; libraries/megafunctions/stratix_ram_block.inc ; Quartus Prime Install ; work    ; 2263a3bdfffeb150af0977ee13902f70 ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+


+-------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition ram_top:memories_9__ram_top_i ;
+-----------------------+-------------------------------------------------------+
; Type                  ; Count                                                 ;
+-----------------------+-------------------------------------------------------+
; boundary_port         ; 116                                                   ;
; cycloneiii_ff         ; 185                                                   ;
;     ENA               ; 10                                                    ;
;     SCLR              ; 62                                                    ;
;     plain             ; 113                                                   ;
; cycloneiii_lcell_comb ; 303                                                   ;
;     arith             ; 46                                                    ;
;         2 data inputs ; 45                                                    ;
;         3 data inputs ; 1                                                     ;
;     normal            ; 257                                                   ;
;         0 data inputs ; 4                                                     ;
;         1 data inputs ; 14                                                    ;
;         2 data inputs ; 50                                                    ;
;         3 data inputs ; 42                                                    ;
;         4 data inputs ; 147                                                   ;
; cycloneiii_ram_block  ; 28                                                    ;
;                       ;                                                       ;
; Max LUT depth         ; 6.00                                                  ;
; Average LUT depth     ; 2.13                                                  ;
+-----------------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; baud_clock_falling_edge ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; baud_clock_rising_edge ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer" ;
+---------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                          ;
+---------------------+--------+----------+----------------------------------------------------------------------------------+
; fifo_read_available ; Output ; Info     ; Explicitly unconnected                                                           ;
+---------------------+--------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RS232UART:UART"                                                                                                                                         ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; from_uart_ready ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; from_uart_data  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; from_uart_error ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; from_uart_valid ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; to_uart_error   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; to_uart_ready   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; UART_RXD        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_top:memories[23].ram_top_i"                                                                                                                 ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type             ; Severity ; Details                                                                                                                               ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; LEDG ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
; LEDR ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_top:memories[22].ram_top_i"                                                                                                                 ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type             ; Severity ; Details                                                                                                                               ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; LEDG ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
; LEDR ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_top:memories[21].ram_top_i"                                                                                                                 ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type             ; Severity ; Details                                                                                                                               ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; LEDG ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
; LEDR ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_top:memories[20].ram_top_i"                                                                                                                 ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type             ; Severity ; Details                                                                                                                               ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; LEDG ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
; LEDR ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_top:memories[19].ram_top_i"                                                                                                                 ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type             ; Severity ; Details                                                                                                                               ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; LEDG ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
; LEDR ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_top:memories[18].ram_top_i"                                                                                                                 ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type             ; Severity ; Details                                                                                                                               ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; LEDG ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
; LEDR ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_top:memories[17].ram_top_i"                                                                                                                 ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type             ; Severity ; Details                                                                                                                               ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; LEDG ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
; LEDR ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_top:memories[16].ram_top_i"                                                                                                                 ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type             ; Severity ; Details                                                                                                                               ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; LEDG ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
; LEDR ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_top:memories[15].ram_top_i"                                                                                                                 ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type             ; Severity ; Details                                                                                                                               ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; LEDG ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
; LEDR ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_top:memories[14].ram_top_i"                                                                                                                 ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type             ; Severity ; Details                                                                                                                               ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; LEDG ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
; LEDR ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_top:memories[13].ram_top_i"                                                                                                                 ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type             ; Severity ; Details                                                                                                                               ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; LEDG ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
; LEDR ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_top:memories[12].ram_top_i"                                                                                                                 ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type             ; Severity ; Details                                                                                                                               ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; LEDG ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
; LEDR ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_top:memories[11].ram_top_i"                                                                                                                 ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type             ; Severity ; Details                                                                                                                               ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; LEDG ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
; LEDR ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_top:memories[10].ram_top_i"                                                                                                                 ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type             ; Severity ; Details                                                                                                                               ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; LEDG ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
; LEDR ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_top:memories[9].ram_top_i"                                                                                                                  ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type             ; Severity ; Details                                                                                                                               ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; LEDG ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
; LEDR ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_top:memories[8].ram_top_i"                                                                                                                  ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type             ; Severity ; Details                                                                                                                               ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; LEDG ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
; LEDR ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_top:memories[7].ram_top_i"                                                                                                                  ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type             ; Severity ; Details                                                                                                                               ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; LEDG ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
; LEDR ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_top:memories[6].ram_top_i"                                                                                                                  ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type             ; Severity ; Details                                                                                                                               ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; LEDG ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
; LEDR ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_top:memories[5].ram_top_i"                                                                                                                  ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type             ; Severity ; Details                                                                                                                               ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; LEDG ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
; LEDR ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_top:memories[4].ram_top_i"                                                                                                                  ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type             ; Severity ; Details                                                                                                                               ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; LEDG ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
; LEDR ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_top:memories[3].ram_top_i"                                                                                                                  ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type             ; Severity ; Details                                                                                                                               ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; LEDG ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
; LEDR ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_top:memories[2].ram_top_i"                                                                                                                  ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type             ; Severity ; Details                                                                                                                               ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; LEDG ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
; LEDR ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_top:memories[1].ram_top_i"                                                                                                                  ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type             ; Severity ; Details                                                                                                                               ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; LEDG ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
; LEDR ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_top:memories[0].ram_top_i|hex_display:hexa5" ;
+--------------+-------+----------+-------------------------------------------+
; Port         ; Type  ; Severity ; Details                                   ;
+--------------+-------+----------+-------------------------------------------+
; number[3..1] ; Input ; Info     ; Stuck at GND                              ;
+--------------+-------+----------+-------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_top:memories[0].ram_top_i|hex_display:hexa2" ;
+--------------+-------+----------+-------------------------------------------+
; Port         ; Type  ; Severity ; Details                                   ;
+--------------+-------+----------+-------------------------------------------+
; number[3..1] ; Input ; Info     ; Stuck at GND                              ;
+--------------+-------+----------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1" ;
+------------+-------+----------+-------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                           ;
+------------+-------+----------+-------------------------------------------------------------------+
; clk_enable ; Input ; Info     ; Stuck at VCC                                                      ;
+------------+-------+----------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1"                                              ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; q_odd  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; q_even ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_top:memories[0].ram_top_i"                                                                                                                  ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type             ; Severity ; Details                                                                                                                               ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; LEDG ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
; LEDR ; Partition Output ; Warning  ; Declared by entity but not connected by instance. Logic connected to a dangling partition output or bidir will not be optimized away. ;
+------+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:pll1|pll_reconfig:pll_reconfig_inst"                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; data_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:pll1"                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; add[3..1]  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; add[0]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; curr_state ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:13     ;
; ram_top:memories_0__ram_top_i  ; 00:00:14     ;
; ram_top:memories_1__ram_top_i  ; 00:00:13     ;
; ram_top:memories_2__ram_top_i  ; 00:00:13     ;
; ram_top:memories_3__ram_top_i  ; 00:00:13     ;
; ram_top:memories_4__ram_top_i  ; 00:00:13     ;
; ram_top:memories_5__ram_top_i  ; 00:00:14     ;
; ram_top:memories_6__ram_top_i  ; 00:00:13     ;
; ram_top:memories_7__ram_top_i  ; 00:00:12     ;
; ram_top:memories_8__ram_top_i  ; 00:00:12     ;
; ram_top:memories_9__ram_top_i  ; 00:00:13     ;
; ram_top:memories_10__ram_top_i ; 00:00:13     ;
; ram_top:memories_11__ram_top_i ; 00:00:10     ;
; ram_top:memories_12__ram_top_i ; 00:00:12     ;
; ram_top:memories_13__ram_top_i ; 00:00:12     ;
; ram_top:memories_14__ram_top_i ; 00:00:12     ;
; ram_top:memories_15__ram_top_i ; 00:00:09     ;
; ram_top:memories_16__ram_top_i ; 00:00:10     ;
; ram_top:memories_17__ram_top_i ; 00:00:11     ;
; ram_top:memories_18__ram_top_i ; 00:00:11     ;
; ram_top:memories_19__ram_top_i ; 00:00:09     ;
; ram_top:memories_20__ram_top_i ; 00:00:10     ;
; ram_top:memories_21__ram_top_i ; 00:00:11     ;
; ram_top:memories_22__ram_top_i ; 00:00:11     ;
; ram_top:memories_23__ram_top_i ; 00:00:09     ;
+--------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Wed Aug  9 11:07:42 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file RS232UART_rs232_0.v
    Info (12023): Found entity 1: RS232UART_rs232_0 File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/RS232UART_rs232_0.v Line: 29
Warning (10275): Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/altera_up_sync_fifo.v Line: 138
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_sync_fifo.v
    Info (12023): Found entity 1: altera_up_sync_fifo File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/altera_up_sync_fifo.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_rs232_out_serializer.v
    Info (12023): Found entity 1: altera_up_rs232_out_serializer File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/altera_up_rs232_out_serializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_rs232_in_deserializer.v
    Info (12023): Found entity 1: altera_up_rs232_in_deserializer File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/altera_up_rs232_in_deserializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_rs232_counters.v
    Info (12023): Found entity 1: altera_up_rs232_counters File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/altera_up_rs232_counters.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file RS232UART.v
    Info (12023): Found entity 1: RS232UART File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/RS232UART.v Line: 6
Warning (12019): Can't analyze file -- file submodules/altera_up_rs232_counters.v is missing
Warning (12019): Can't analyze file -- file submodules/altera_up_rs232_in_deserializer.v is missing
Warning (12019): Can't analyze file -- file submodules/altera_up_rs232_out_serializer.v is missing
Warning (12019): Can't analyze file -- file submodules/altera_up_sync_fifo.v is missing
Warning (12019): Can't analyze file -- file submodules/RS232UART_rs232_0.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file ram_1_port.v
    Info (12023): Found entity 1: ram_1_port File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/ram_1_port.v Line: 40
Info (12021): Found 2 design units, including 2 entities, in source file pll_reconfig.v
    Info (12023): Found entity 1: pll_reconfig_pllrcfg_kr01 File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/pll_reconfig.v Line: 48
    Info (12023): Found entity 2: pll_reconfig File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/pll_reconfig.v Line: 1329
Info (12021): Found 1 design units, including 1 entities, in source file reconfig_pll.v
    Info (12023): Found entity 1: reconfig_pll File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/reconfig_pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file Error_Check_Tree.v
    Info (12023): Found entity 1: error_check_tree File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/Error_Check_Tree.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/pll.v Line: 2
Warning (10229): Verilog HDL Expression warning at top.v(549): truncated literal to match 7 bits File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 549
Info (12021): Found 3 design units, including 3 entities, in source file top.v
    Info (12023): Found entity 1: top File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 1
    Info (12023): Found entity 2: ram_top File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 397
    Info (12023): Found entity 3: hex_display File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 865
Info (12021): Found 1 design units, including 1 entities, in source file RAM_Controller.v
    Info (12023): Found entity 1: RAM_Controller File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/RAM_Controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file RAM.v
    Info (12023): Found entity 1: RAM File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/RAM.v Line: 1
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10034): Output port "LEDG" at top.v(5) has no driver File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 5
Warning (10034): Output port "LEDR" at top.v(6) has no driver File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 6
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll1" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 35
Info (10264): Verilog HDL Case Statement information at pll.v(224): all case item expressions in this case statement are onehot File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/pll.v Line: 224
Info (12128): Elaborating entity "reconfig_pll" for hierarchy "pll:pll1|reconfig_pll:pll1" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/pll.v Line: 40
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll1|reconfig_pll:pll1|altpll:altpll_component" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/reconfig_pll.v Line: 131
Info (12130): Elaborated megafunction instantiation "pll:pll1|reconfig_pll:pll1|altpll:altpll_component" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/reconfig_pll.v Line: 131
Info (12133): Instantiated megafunction "pll:pll1|reconfig_pll:pll1|altpll:altpll_component" with the following parameter: File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/reconfig_pll.v Line: 131
    Info (12134): Parameter "charge_pump_current_bits" = "1"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "loop_filter_c_bits" = "0"
    Info (12134): Parameter "loop_filter_r_bits" = "19"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=reconfig_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "m" = "101"
    Info (12134): Parameter "m_initial" = "1"
    Info (12134): Parameter "m_ph" = "0"
    Info (12134): Parameter "n" = "5"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_USED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_USED"
    Info (12134): Parameter "port_scanclkena" = "PORT_USED"
    Info (12134): Parameter "port_scandata" = "PORT_USED"
    Info (12134): Parameter "port_scandataout" = "PORT_USED"
    Info (12134): Parameter "port_scandone" = "PORT_USED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "vco_post_scale" = "1"
    Info (12134): Parameter "width_clock" = "5"
    Info (12134): Parameter "c0_high" = "5"
    Info (12134): Parameter "c0_initial" = "1"
    Info (12134): Parameter "c0_low" = "5"
    Info (12134): Parameter "c0_mode" = "even"
    Info (12134): Parameter "c0_ph" = "0"
    Info (12134): Parameter "c1_high" = "10"
    Info (12134): Parameter "c1_initial" = "1"
    Info (12134): Parameter "c1_low" = "10"
    Info (12134): Parameter "c1_mode" = "even"
    Info (12134): Parameter "c1_ph" = "0"
    Info (12134): Parameter "c2_high" = "10"
    Info (12134): Parameter "c2_initial" = "11"
    Info (12134): Parameter "c2_low" = "10"
    Info (12134): Parameter "c2_mode" = "even"
    Info (12134): Parameter "c2_ph" = "0"
    Info (12134): Parameter "clk0_counter" = "c0"
    Info (12134): Parameter "clk1_counter" = "c1"
    Info (12134): Parameter "clk2_counter" = "c2"
    Info (12134): Parameter "scan_chain_mif_file" = "reconfig_pll.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/reconfig_pll_altpll.v
    Info (12023): Found entity 1: reconfig_pll_altpll File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/reconfig_pll_altpll.v Line: 31
Info (12128): Elaborating entity "reconfig_pll_altpll" for hierarchy "pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated" File: /home/jmeijers/altera/15.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "pll_reconfig" for hierarchy "pll:pll1|pll_reconfig:pll_reconfig_inst" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/pll.v Line: 62
Info (12128): Elaborating entity "pll_reconfig_pllrcfg_kr01" for hierarchy "pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/pll_reconfig.v Line: 1408
Info (12128): Elaborating entity "altsyncram" for hierarchy "pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|altsyncram:altsyncram4" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/pll_reconfig.v Line: 327
Info (12130): Elaborated megafunction instantiation "pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|altsyncram:altsyncram4" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/pll_reconfig.v Line: 327
Info (12133): Instantiated megafunction "pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|altsyncram:altsyncram4" with the following parameter: File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/pll_reconfig.v Line: 327
    Info (12134): Parameter "init_file" = "/home/meijersj/PLL/reconfig_pll.mif"
    Info (12134): Parameter "numwords_a" = "144"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5lv.tdf
    Info (12023): Found entity 1: altsyncram_5lv File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_5lv.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_5lv" for hierarchy "pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|altsyncram:altsyncram4|altsyncram_5lv:auto_generated" File: /home/jmeijers/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_add_sub:add_sub5" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/pll_reconfig.v Line: 947
Info (12130): Elaborated megafunction instantiation "pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_add_sub:add_sub5" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/pll_reconfig.v Line: 947
Info (12133): Instantiated megafunction "pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_add_sub:add_sub5" with the following parameter: File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/pll_reconfig.v Line: 947
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qqa.tdf
    Info (12023): Found entity 1: add_sub_qqa File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/add_sub_qqa.tdf Line: 23
Info (12128): Elaborating entity "add_sub_qqa" for hierarchy "pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_add_sub:add_sub5|add_sub_qqa:auto_generated" File: /home/jmeijers/altera/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_add_sub:add_sub6" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/pll_reconfig.v Line: 970
Info (12130): Elaborated megafunction instantiation "pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_add_sub:add_sub6" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/pll_reconfig.v Line: 970
Info (12133): Instantiated megafunction "pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_add_sub:add_sub6" with the following parameter: File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/pll_reconfig.v Line: 970
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t9a.tdf
    Info (12023): Found entity 1: add_sub_t9a File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/add_sub_t9a.tdf Line: 23
Info (12128): Elaborating entity "add_sub_t9a" for hierarchy "pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_add_sub:add_sub6|add_sub_t9a:auto_generated" File: /home/jmeijers/altera/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "lpm_compare" for hierarchy "pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_compare:cmpr7" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/pll_reconfig.v Line: 994
Info (12130): Elaborated megafunction instantiation "pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_compare:cmpr7" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/pll_reconfig.v Line: 994
Info (12133): Instantiated megafunction "pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_compare:cmpr7" with the following parameter: File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/pll_reconfig.v Line: 994
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6pd.tdf
    Info (12023): Found entity 1: cmpr_6pd File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_6pd.tdf Line: 23
Info (12128): Elaborating entity "cmpr_6pd" for hierarchy "pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_compare:cmpr7|cmpr_6pd:auto_generated" File: /home/jmeijers/altera/15.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 281
Info (12128): Elaborating entity "lpm_counter" for hierarchy "pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr1" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/pll_reconfig.v Line: 1022
Info (12130): Elaborated megafunction instantiation "pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr1" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/pll_reconfig.v Line: 1022
Info (12133): Instantiated megafunction "pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr1" with the following parameter: File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/pll_reconfig.v Line: 1022
    Info (12134): Parameter "lpm_direction" = "DOWN"
    Info (12134): Parameter "lpm_modulus" = "144"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_c1l.tdf
    Info (12023): Found entity 1: cntr_c1l File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_c1l.tdf Line: 26
Info (12128): Elaborating entity "cntr_c1l" for hierarchy "pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr1|cntr_c1l:auto_generated" File: /home/jmeijers/altera/15.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "lpm_counter" for hierarchy "pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr13" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/pll_reconfig.v Line: 1084
Info (12130): Elaborated megafunction instantiation "pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr13" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/pll_reconfig.v Line: 1084
Info (12133): Instantiated megafunction "pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr13" with the following parameter: File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/pll_reconfig.v Line: 1084
    Info (12134): Parameter "lpm_direction" = "DOWN"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3kj.tdf
    Info (12023): Found entity 1: cntr_3kj File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_3kj.tdf Line: 26
Info (12128): Elaborating entity "cntr_3kj" for hierarchy "pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr13|cntr_3kj:auto_generated" File: /home/jmeijers/altera/15.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "lpm_counter" for hierarchy "pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/pll_reconfig.v Line: 1114
Info (12130): Elaborated megafunction instantiation "pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/pll_reconfig.v Line: 1114
Info (12133): Instantiated megafunction "pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14" with the following parameter: File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/pll_reconfig.v Line: 1114
    Info (12134): Parameter "lpm_direction" = "DOWN"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_width" = "5"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2kj.tdf
    Info (12023): Found entity 1: cntr_2kj File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_2kj.tdf Line: 26
Info (12128): Elaborating entity "cntr_2kj" for hierarchy "pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated" File: /home/jmeijers/altera/15.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "lpm_counter" for hierarchy "pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr2" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/pll_reconfig.v Line: 1175
Info (12130): Elaborated megafunction instantiation "pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr2" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/pll_reconfig.v Line: 1175
Info (12133): Instantiated megafunction "pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr2" with the following parameter: File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/pll_reconfig.v Line: 1175
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_idj.tdf
    Info (12023): Found entity 1: cntr_idj File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_idj.tdf Line: 26
Info (12128): Elaborating entity "cntr_idj" for hierarchy "pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr2|cntr_idj:auto_generated" File: /home/jmeijers/altera/15.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "lpm_decode" for hierarchy "pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_decode:decode11" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/pll_reconfig.v Line: 1226
Info (12130): Elaborated megafunction instantiation "pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_decode:decode11" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/pll_reconfig.v Line: 1226
Info (12133): Instantiated megafunction "pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_decode:decode11" with the following parameter: File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/pll_reconfig.v Line: 1226
    Info (12134): Parameter "lpm_decodes" = "5"
    Info (12134): Parameter "lpm_width" = "3"
    Info (12134): Parameter "lpm_type" = "lpm_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_bbf.tdf
    Info (12023): Found entity 1: decode_bbf File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/decode_bbf.tdf Line: 23
Info (12128): Elaborating entity "decode_bbf" for hierarchy "pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_decode:decode11|decode_bbf:auto_generated" File: /home/jmeijers/altera/15.1/quartus/libraries/megafunctions/lpm_decode.tdf Line: 77
Info (12128): Elaborating entity "ram_top" for hierarchy "ram_top:memories[0].ram_top_i" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 376
Warning (10240): Verilog HDL Always Construct warning at top.v(637): inferring latch(es) for variable "next_past_address_latch", which holds its previous value in one or more paths through the always construct File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 637
Warning (10240): Verilog HDL Always Construct warning at top.v(814): inferring latch(es) for variable "error_latch_1", which holds its previous value in one or more paths through the always construct File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 814
Warning (10240): Verilog HDL Always Construct warning at top.v(814): inferring latch(es) for variable "address_latch_1", which holds its previous value in one or more paths through the always construct File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 814
Warning (10240): Verilog HDL Always Construct warning at top.v(814): inferring latch(es) for variable "error_latch_2", which holds its previous value in one or more paths through the always construct File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 814
Warning (10240): Verilog HDL Always Construct warning at top.v(814): inferring latch(es) for variable "address_latch_2", which holds its previous value in one or more paths through the always construct File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 814
Warning (10240): Verilog HDL Always Construct warning at top.v(853): inferring latch(es) for variable "first_fail_freq", which holds its previous value in one or more paths through the always construct File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 853
Warning (10034): Output port "LEDG[7..6]" at top.v(401) has no driver File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
Warning (10034): Output port "LEDR" at top.v(402) has no driver File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
Info (10041): Inferred latch for "first_fail_freq[0]" at top.v(854) File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 854
Info (10041): Inferred latch for "first_fail_freq[1]" at top.v(854) File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 854
Info (10041): Inferred latch for "first_fail_freq[2]" at top.v(854) File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 854
Info (10041): Inferred latch for "first_fail_freq[3]" at top.v(854) File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 854
Info (10041): Inferred latch for "first_fail_freq[4]" at top.v(854) File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 854
Info (10041): Inferred latch for "first_fail_freq[5]" at top.v(854) File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 854
Info (10041): Inferred latch for "first_fail_freq[6]" at top.v(854) File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 854
Info (10041): Inferred latch for "first_fail_freq[7]" at top.v(854) File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 854
Info (10041): Inferred latch for "first_fail_freq[8]" at top.v(854) File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 854
Info (10041): Inferred latch for "first_fail_freq[9]" at top.v(854) File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 854
Info (10041): Inferred latch for "address_latch_2[0]" at top.v(814) File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 814
Info (10041): Inferred latch for "address_latch_2[1]" at top.v(814) File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 814
Info (10041): Inferred latch for "address_latch_2[2]" at top.v(814) File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 814
Info (10041): Inferred latch for "address_latch_2[3]" at top.v(814) File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 814
Info (10041): Inferred latch for "address_latch_2[4]" at top.v(814) File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 814
Info (10041): Inferred latch for "address_latch_2[5]" at top.v(814) File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 814
Info (10041): Inferred latch for "address_latch_2[6]" at top.v(814) File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 814
Info (10041): Inferred latch for "address_latch_2[7]" at top.v(814) File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 814
Info (10041): Inferred latch for "address_latch_2[8]" at top.v(814) File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 814
Info (10041): Inferred latch for "address_latch_2[9]" at top.v(814) File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 814
Info (10041): Inferred latch for "error_latch_2" at top.v(814) File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 814
Info (10041): Inferred latch for "address_latch_1[0]" at top.v(814) File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 814
Info (10041): Inferred latch for "address_latch_1[1]" at top.v(814) File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 814
Info (10041): Inferred latch for "address_latch_1[2]" at top.v(814) File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 814
Info (10041): Inferred latch for "address_latch_1[3]" at top.v(814) File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 814
Info (10041): Inferred latch for "address_latch_1[4]" at top.v(814) File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 814
Info (10041): Inferred latch for "address_latch_1[5]" at top.v(814) File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 814
Info (10041): Inferred latch for "address_latch_1[6]" at top.v(814) File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 814
Info (10041): Inferred latch for "address_latch_1[7]" at top.v(814) File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 814
Info (10041): Inferred latch for "address_latch_1[8]" at top.v(814) File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 814
Info (10041): Inferred latch for "address_latch_1[9]" at top.v(814) File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 814
Info (10041): Inferred latch for "error_latch_1" at top.v(814) File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 814
Info (10041): Inferred latch for "next_past_address_latch" at top.v(637) File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 637
Info (12128): Elaborating entity "RAM_Controller" for hierarchy "ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 436
Info (12128): Elaborating entity "RAM" for hierarchy "ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/RAM_Controller.v Line: 43
Info (12128): Elaborating entity "ram_1_port" for hierarchy "ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/RAM.v Line: 24
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/ram_1_port.v Line: 89
Info (12130): Elaborated megafunction instantiation "ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/ram_1_port.v Line: 89
Info (12133): Instantiated megafunction "ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component" with the following parameter: File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/ram_1_port.v Line: 89
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "init_file" = "ram.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ttj1.tdf
    Info (12023): Found entity 1: altsyncram_ttj1 File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_ttj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ttj1" for hierarchy "ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|RAM:RAM1|ram_1_port:the_ram|altsyncram:altsyncram_component|altsyncram_ttj1:auto_generated" File: /home/jmeijers/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "error_check_tree" for hierarchy "ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/RAM_Controller.v Line: 143
Info (12128): Elaborating entity "hex_display" for hierarchy "ram_top:memories[0].ram_top_i|hex_display:hexa0" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 752
Info (12128): Elaborating entity "RS232UART" for hierarchy "RS232UART:UART" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 389
Info (12128): Elaborating entity "RS232UART_rs232_0" for hierarchy "RS232UART:UART|RS232UART_rs232_0:rs232_0" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/RS232UART.v Line: 34
Warning (10036): Verilog HDL or VHDL warning at RS232UART_rs232_0.v(103): object "write_data_parity" assigned a value but never read File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/RS232UART_rs232_0.v Line: 103
Info (12128): Elaborating entity "altera_up_rs232_in_deserializer" for hierarchy "RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/RS232UART_rs232_0.v Line: 156
Info (12128): Elaborating entity "altera_up_rs232_counters" for hierarchy "RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/altera_up_rs232_in_deserializer.v Line: 162
Warning (10230): Verilog HDL assignment warning at altera_up_rs232_counters.v(105): truncated value with size 32 to match size of target (9) File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/altera_up_rs232_counters.v Line: 105
Info (12128): Elaborating entity "altera_up_sync_fifo" for hierarchy "RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/altera_up_rs232_in_deserializer.v Line: 187
Info (12128): Elaborating entity "scfifo" for hierarchy "RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/altera_up_sync_fifo.v Line: 138
Info (12130): Elaborated megafunction instantiation "RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/altera_up_sync_fifo.v Line: 138
Info (12133): Instantiated megafunction "RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO" with the following parameter: File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/altera_up_sync_fifo.v Line: 138
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_a341.tdf
    Info (12023): Found entity 1: scfifo_a341 File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/scfifo_a341.tdf Line: 25
Info (12128): Elaborating entity "scfifo_a341" for hierarchy "RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated" File: /home/jmeijers/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_tq31.tdf
    Info (12023): Found entity 1: a_dpfifo_tq31 File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/a_dpfifo_tq31.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_tq31" for hierarchy "RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/scfifo_a341.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dqb1.tdf
    Info (12023): Found entity 1: altsyncram_dqb1 File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_dqb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_dqb1" for hierarchy "RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/a_dpfifo_tq31.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf
    Info (12023): Found entity 1: cmpr_ks8 File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ks8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cmpr_ks8:almost_full_comparer" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/a_dpfifo_tq31.tdf Line: 55
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cmpr_ks8:three_comparison" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/a_dpfifo_tq31.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf
    Info (12023): Found entity 1: cntr_v9b File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_v9b.tdf Line: 26
Info (12128): Elaborating entity "cntr_v9b" for hierarchy "RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_v9b:rd_ptr_msb" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/a_dpfifo_tq31.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf
    Info (12023): Found entity 1: cntr_ca7 File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_ca7.tdf Line: 26
Info (12128): Elaborating entity "cntr_ca7" for hierarchy "RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/a_dpfifo_tq31.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf
    Info (12023): Found entity 1: cntr_0ab File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_0ab.tdf Line: 26
Info (12128): Elaborating entity "cntr_0ab" for hierarchy "RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/a_dpfifo_tq31.tdf Line: 59
Info (12128): Elaborating entity "altera_up_rs232_out_serializer" for hierarchy "RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/RS232UART_rs232_0.v Line: 178
Info (12206): 25 design partitions require synthesis
    Info (12211): Partition "Top" requires synthesis because there were changes to its dependent source files
    Info (12211): Partition "ram_top:memories_21__ram_top_i" requires synthesis because there were changes to its dependent source files
    Info (12211): Partition "ram_top:memories_2__ram_top_i" requires synthesis because there were changes to its dependent source files
    Info (12211): Partition "ram_top:memories_6__ram_top_i" requires synthesis because there were changes to its dependent source files
    Info (12211): Partition "ram_top:memories_10__ram_top_i" requires synthesis because there were changes to its dependent source files
    Info (12211): Partition "ram_top:memories_14__ram_top_i" requires synthesis because there were changes to its dependent source files
    Info (12211): Partition "ram_top:memories_18__ram_top_i" requires synthesis because there were changes to its dependent source files
    Info (12211): Partition "ram_top:memories_22__ram_top_i" requires synthesis because there were changes to its dependent source files
    Info (12211): Partition "ram_top:memories_3__ram_top_i" requires synthesis because there were changes to its dependent source files
    Info (12211): Partition "ram_top:memories_7__ram_top_i" requires synthesis because there were changes to its dependent source files
    Info (12211): Partition "ram_top:memories_11__ram_top_i" requires synthesis because there were changes to its dependent source files
    Info (12211): Partition "ram_top:memories_15__ram_top_i" requires synthesis because there were changes to its dependent source files
    Info (12211): Partition "ram_top:memories_19__ram_top_i" requires synthesis because there were changes to its dependent source files
    Info (12211): Partition "ram_top:memories_0__ram_top_i" requires synthesis because there were changes to its dependent source files
    Info (12211): Partition "ram_top:memories_23__ram_top_i" requires synthesis because there were changes to its dependent source files
    Info (12211): Partition "ram_top:memories_4__ram_top_i" requires synthesis because there were changes to its dependent source files
    Info (12211): Partition "ram_top:memories_8__ram_top_i" requires synthesis because there were changes to its dependent source files
    Info (12211): Partition "ram_top:memories_12__ram_top_i" requires synthesis because there were changes to its dependent source files
    Info (12211): Partition "ram_top:memories_16__ram_top_i" requires synthesis because there were changes to its dependent source files
    Info (12211): Partition "ram_top:memories_20__ram_top_i" requires synthesis because there were changes to its dependent source files
    Info (12211): Partition "ram_top:memories_1__ram_top_i" requires synthesis because there were changes to its dependent source files
    Info (12211): Partition "ram_top:memories_5__ram_top_i" requires synthesis because there were changes to its dependent source files
    Info (12211): Partition "ram_top:memories_9__ram_top_i" requires synthesis because there were changes to its dependent source files
    Info (12211): Partition "ram_top:memories_13__ram_top_i" requires synthesis because there were changes to its dependent source files
    Info (12211): Partition "ram_top:memories_17__ram_top_i" requires synthesis because there were changes to its dependent source files
Info (12209): No design partitions will skip synthesis in the current incremental compilation
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|q_b[0]" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_dqb1.tdf Line: 38
        Warning (14320): Synthesized away node "RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|q_b[1]" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_dqb1.tdf Line: 68
        Warning (14320): Synthesized away node "RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|q_b[2]" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_dqb1.tdf Line: 98
        Warning (14320): Synthesized away node "RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|q_b[3]" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_dqb1.tdf Line: 128
        Warning (14320): Synthesized away node "RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|q_b[4]" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_dqb1.tdf Line: 158
        Warning (14320): Synthesized away node "RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|q_b[5]" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_dqb1.tdf Line: 188
        Warning (14320): Synthesized away node "RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|q_b[6]" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_dqb1.tdf Line: 218
        Warning (14320): Synthesized away node "RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|q_b[7]" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_dqb1.tdf Line: 248
Warning (12241): 27 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (281037): Using 4 processors to synthesize 25 partitions in parallel
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Wed Aug  9 11:08:04 2017
Info: Command: quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top top -c top
Info (281020): Starting Logic Optimization and Technology Mapping for Top Partition
Info (13000): Registers with preset signals will power-up high File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/pll_reconfig.v Line: 172
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 5
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 5
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 5
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 5
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 5
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 5
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 5
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 5
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 6
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 6
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 6
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 6
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 6
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 6
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 6
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 6
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 6
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 6
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 6
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 6
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 6
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 6
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 6
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 6
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 6
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 6
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 64 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire[0]" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/pll_reconfig.v Line: 361
    Info (17048): Logic cell "pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire[1]" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/pll_reconfig.v Line: 376
    Info (17048): Logic cell "pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|cuda_combout_wire[2]" File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/pll_reconfig.v Line: 346
Info (21057): Implemented 1417 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 69 output pins
    Info (21061): Implemented 1290 logic cells
    Info (21064): Implemented 9 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21071): Implemented 24 partitions
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 1219 megabytes
    Info: Processing ended: Wed Aug  9 11:08:08 2017
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Wed Aug  9 11:08:06 2017
Info: Command: quartus_map --parallel=1 --helper=1 --helper_type=user_partition --partition=ram_top:memories_0__ram_top_i top -c top
Info (19000): Inferred 2 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 10
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 10
Info (12130): Elaborated megafunction instantiation "ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0"
Info (12133): Instantiated megafunction "ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "5"
    Info (12134): Parameter "WIDTH" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf
    Info (12023): Found entity 1: shift_taps_96m File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/shift_taps_96m.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_md81.tdf
    Info (12023): Found entity 1: altsyncram_md81 File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_md81.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_6pf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ogc.tdf Line: 23
Info (281019): Starting Logic Optimization and Technology Mapping for Partition ram_top:memories_0__ram_top_i File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 376
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ram_top:memories[0].ram_top_i|LEDG[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[0].ram_top_i|LEDG[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[0].ram_top_i|LEDG[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[0].ram_top_i|LEDR[0]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[0].ram_top_i|LEDR[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[0].ram_top_i|LEDR[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[0].ram_top_i|LEDR[3]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[0].ram_top_i|LEDR[4]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[0].ram_top_i|LEDR[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[0].ram_top_i|LEDR[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[0].ram_top_i|LEDR[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[0].ram_top_i|LEDR[8]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[0].ram_top_i|LEDR[9]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[0].ram_top_i|LEDR[10]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[0].ram_top_i|LEDR[11]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[0].ram_top_i|LEDR[12]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[0].ram_top_i|LEDR[13]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[0].ram_top_i|LEDR[14]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[0].ram_top_i|LEDR[15]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[0].ram_top_i|LEDR[16]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[0].ram_top_i|LEDR[17]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[0].ram_top_i|HEX2[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[0].ram_top_i|HEX2[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[0].ram_top_i|HEX2[6]" is stuck at VCC File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[0].ram_top_i|HEX5[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[0].ram_top_i|HEX5[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[0].ram_top_i|HEX5[6]" is stuck at VCC File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[0].ram_top_i|UART_data[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 523
Info (286031): Timing-Driven Synthesis is running on partition "ram_top:memories_0__ram_top_i"
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 498 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 37 input pins
    Info (21059): Implemented 79 output pins
    Info (21061): Implemented 354 logic cells
    Info (21064): Implemented 28 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 1253 megabytes
    Info: Processing ended: Wed Aug  9 11:08:09 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Wed Aug  9 11:08:33 2017
Info: Command: quartus_map --parallel=1 --helper=2 --helper_type=user_partition --partition=ram_top:memories_10__ram_top_i top -c top
Info (19000): Inferred 2 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 10
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 10
Info (12130): Elaborated megafunction instantiation "ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0"
Info (12133): Instantiated megafunction "ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "5"
    Info (12134): Parameter "WIDTH" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf
    Info (12023): Found entity 1: shift_taps_96m File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/shift_taps_96m.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_md81.tdf
    Info (12023): Found entity 1: altsyncram_md81 File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_md81.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_6pf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ogc.tdf Line: 23
Info (281019): Starting Logic Optimization and Technology Mapping for Partition ram_top:memories_10__ram_top_i File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 376
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ram_top:memories[10].ram_top_i|LEDG[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[10].ram_top_i|LEDG[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[10].ram_top_i|LEDG[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[10].ram_top_i|LEDR[0]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[10].ram_top_i|LEDR[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[10].ram_top_i|LEDR[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[10].ram_top_i|LEDR[3]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[10].ram_top_i|LEDR[4]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[10].ram_top_i|LEDR[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[10].ram_top_i|LEDR[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[10].ram_top_i|LEDR[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[10].ram_top_i|LEDR[8]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[10].ram_top_i|LEDR[9]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[10].ram_top_i|LEDR[10]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[10].ram_top_i|LEDR[11]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[10].ram_top_i|LEDR[12]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[10].ram_top_i|LEDR[13]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[10].ram_top_i|LEDR[14]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[10].ram_top_i|LEDR[15]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[10].ram_top_i|LEDR[16]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[10].ram_top_i|LEDR[17]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[10].ram_top_i|HEX2[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[10].ram_top_i|HEX2[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[10].ram_top_i|HEX2[6]" is stuck at VCC File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[10].ram_top_i|HEX5[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[10].ram_top_i|HEX5[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[10].ram_top_i|HEX5[6]" is stuck at VCC File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[10].ram_top_i|UART_data[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 523
Info (286031): Timing-Driven Synthesis is running on partition "ram_top:memories_10__ram_top_i"
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 498 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 37 input pins
    Info (21059): Implemented 79 output pins
    Info (21061): Implemented 354 logic cells
    Info (21064): Implemented 28 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 1254 megabytes
    Info: Processing ended: Wed Aug  9 11:08:36 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Wed Aug  9 11:08:42 2017
Info: Command: quartus_map --parallel=1 --helper=3 --helper_type=user_partition --partition=ram_top:memories_11__ram_top_i top -c top
Info (19000): Inferred 2 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 10
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 10
Info (12130): Elaborated megafunction instantiation "ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0"
Info (12133): Instantiated megafunction "ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "5"
    Info (12134): Parameter "WIDTH" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf
    Info (12023): Found entity 1: shift_taps_96m File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/shift_taps_96m.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_md81.tdf
    Info (12023): Found entity 1: altsyncram_md81 File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_md81.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_6pf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ogc.tdf Line: 23
Info (281019): Starting Logic Optimization and Technology Mapping for Partition ram_top:memories_11__ram_top_i File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 376
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ram_top:memories[11].ram_top_i|LEDG[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[11].ram_top_i|LEDG[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[11].ram_top_i|LEDG[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[11].ram_top_i|LEDR[0]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[11].ram_top_i|LEDR[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[11].ram_top_i|LEDR[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[11].ram_top_i|LEDR[3]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[11].ram_top_i|LEDR[4]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[11].ram_top_i|LEDR[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[11].ram_top_i|LEDR[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[11].ram_top_i|LEDR[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[11].ram_top_i|LEDR[8]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[11].ram_top_i|LEDR[9]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[11].ram_top_i|LEDR[10]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[11].ram_top_i|LEDR[11]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[11].ram_top_i|LEDR[12]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[11].ram_top_i|LEDR[13]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[11].ram_top_i|LEDR[14]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[11].ram_top_i|LEDR[15]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[11].ram_top_i|LEDR[16]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[11].ram_top_i|LEDR[17]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[11].ram_top_i|HEX2[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[11].ram_top_i|HEX2[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[11].ram_top_i|HEX2[6]" is stuck at VCC File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[11].ram_top_i|HEX5[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[11].ram_top_i|HEX5[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[11].ram_top_i|HEX5[6]" is stuck at VCC File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[11].ram_top_i|UART_data[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 523
Info (286031): Timing-Driven Synthesis is running on partition "ram_top:memories_11__ram_top_i"
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 498 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 37 input pins
    Info (21059): Implemented 79 output pins
    Info (21061): Implemented 354 logic cells
    Info (21064): Implemented 28 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 1251 megabytes
    Info: Processing ended: Wed Aug  9 11:08:45 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Wed Aug  9 11:08:44 2017
Info: Command: quartus_map --parallel=1 --helper=4 --helper_type=user_partition --partition=ram_top:memories_12__ram_top_i top -c top
Info (19000): Inferred 2 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 10
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 10
Info (12130): Elaborated megafunction instantiation "ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0"
Info (12133): Instantiated megafunction "ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "5"
    Info (12134): Parameter "WIDTH" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf
    Info (12023): Found entity 1: shift_taps_96m File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/shift_taps_96m.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_md81.tdf
    Info (12023): Found entity 1: altsyncram_md81 File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_md81.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_6pf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ogc.tdf Line: 23
Info (281019): Starting Logic Optimization and Technology Mapping for Partition ram_top:memories_12__ram_top_i File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 376
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ram_top:memories[12].ram_top_i|LEDG[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[12].ram_top_i|LEDG[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[12].ram_top_i|LEDG[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[12].ram_top_i|LEDR[0]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[12].ram_top_i|LEDR[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[12].ram_top_i|LEDR[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[12].ram_top_i|LEDR[3]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[12].ram_top_i|LEDR[4]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[12].ram_top_i|LEDR[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[12].ram_top_i|LEDR[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[12].ram_top_i|LEDR[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[12].ram_top_i|LEDR[8]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[12].ram_top_i|LEDR[9]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[12].ram_top_i|LEDR[10]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[12].ram_top_i|LEDR[11]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[12].ram_top_i|LEDR[12]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[12].ram_top_i|LEDR[13]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[12].ram_top_i|LEDR[14]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[12].ram_top_i|LEDR[15]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[12].ram_top_i|LEDR[16]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[12].ram_top_i|LEDR[17]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[12].ram_top_i|HEX2[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[12].ram_top_i|HEX2[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[12].ram_top_i|HEX2[6]" is stuck at VCC File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[12].ram_top_i|HEX5[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[12].ram_top_i|HEX5[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[12].ram_top_i|HEX5[6]" is stuck at VCC File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[12].ram_top_i|UART_data[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 523
Info (286031): Timing-Driven Synthesis is running on partition "ram_top:memories_12__ram_top_i"
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 498 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 37 input pins
    Info (21059): Implemented 79 output pins
    Info (21061): Implemented 354 logic cells
    Info (21064): Implemented 28 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 1251 megabytes
    Info: Processing ended: Wed Aug  9 11:08:47 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Wed Aug  9 11:08:45 2017
Info: Command: quartus_map --parallel=1 --helper=5 --helper_type=user_partition --partition=ram_top:memories_13__ram_top_i top -c top
Info (19000): Inferred 2 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 10
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 10
Info (12130): Elaborated megafunction instantiation "ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0"
Info (12133): Instantiated megafunction "ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "5"
    Info (12134): Parameter "WIDTH" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf
    Info (12023): Found entity 1: shift_taps_96m File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/shift_taps_96m.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_md81.tdf
    Info (12023): Found entity 1: altsyncram_md81 File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_md81.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_6pf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ogc.tdf Line: 23
Info (281019): Starting Logic Optimization and Technology Mapping for Partition ram_top:memories_13__ram_top_i File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 376
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ram_top:memories[13].ram_top_i|LEDG[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[13].ram_top_i|LEDG[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[13].ram_top_i|LEDG[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[13].ram_top_i|LEDR[0]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[13].ram_top_i|LEDR[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[13].ram_top_i|LEDR[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[13].ram_top_i|LEDR[3]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[13].ram_top_i|LEDR[4]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[13].ram_top_i|LEDR[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[13].ram_top_i|LEDR[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[13].ram_top_i|LEDR[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[13].ram_top_i|LEDR[8]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[13].ram_top_i|LEDR[9]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[13].ram_top_i|LEDR[10]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[13].ram_top_i|LEDR[11]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[13].ram_top_i|LEDR[12]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[13].ram_top_i|LEDR[13]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[13].ram_top_i|LEDR[14]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[13].ram_top_i|LEDR[15]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[13].ram_top_i|LEDR[16]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[13].ram_top_i|LEDR[17]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[13].ram_top_i|HEX2[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[13].ram_top_i|HEX2[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[13].ram_top_i|HEX2[6]" is stuck at VCC File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[13].ram_top_i|HEX5[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[13].ram_top_i|HEX5[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[13].ram_top_i|HEX5[6]" is stuck at VCC File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[13].ram_top_i|UART_data[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 523
Info (286031): Timing-Driven Synthesis is running on partition "ram_top:memories_13__ram_top_i"
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 498 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 37 input pins
    Info (21059): Implemented 79 output pins
    Info (21061): Implemented 354 logic cells
    Info (21064): Implemented 28 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 1253 megabytes
    Info: Processing ended: Wed Aug  9 11:08:48 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Wed Aug  9 11:08:45 2017
Info: Command: quartus_map --parallel=1 --helper=6 --helper_type=user_partition --partition=ram_top:memories_14__ram_top_i top -c top
Info (19000): Inferred 2 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 10
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 10
Info (12130): Elaborated megafunction instantiation "ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0"
Info (12133): Instantiated megafunction "ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "5"
    Info (12134): Parameter "WIDTH" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf
    Info (12023): Found entity 1: shift_taps_96m File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/shift_taps_96m.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_md81.tdf
    Info (12023): Found entity 1: altsyncram_md81 File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_md81.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_6pf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ogc.tdf Line: 23
Info (281019): Starting Logic Optimization and Technology Mapping for Partition ram_top:memories_14__ram_top_i File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 376
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ram_top:memories[14].ram_top_i|LEDG[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[14].ram_top_i|LEDG[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[14].ram_top_i|LEDG[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[14].ram_top_i|LEDR[0]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[14].ram_top_i|LEDR[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[14].ram_top_i|LEDR[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[14].ram_top_i|LEDR[3]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[14].ram_top_i|LEDR[4]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[14].ram_top_i|LEDR[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[14].ram_top_i|LEDR[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[14].ram_top_i|LEDR[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[14].ram_top_i|LEDR[8]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[14].ram_top_i|LEDR[9]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[14].ram_top_i|LEDR[10]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[14].ram_top_i|LEDR[11]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[14].ram_top_i|LEDR[12]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[14].ram_top_i|LEDR[13]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[14].ram_top_i|LEDR[14]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[14].ram_top_i|LEDR[15]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[14].ram_top_i|LEDR[16]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[14].ram_top_i|LEDR[17]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[14].ram_top_i|HEX2[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[14].ram_top_i|HEX2[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[14].ram_top_i|HEX2[6]" is stuck at VCC File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[14].ram_top_i|HEX5[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[14].ram_top_i|HEX5[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[14].ram_top_i|HEX5[6]" is stuck at VCC File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[14].ram_top_i|UART_data[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 523
Info (286031): Timing-Driven Synthesis is running on partition "ram_top:memories_14__ram_top_i"
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 498 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 37 input pins
    Info (21059): Implemented 79 output pins
    Info (21061): Implemented 354 logic cells
    Info (21064): Implemented 28 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 1252 megabytes
    Info: Processing ended: Wed Aug  9 11:08:49 2017
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Wed Aug  9 11:08:51 2017
Info: Command: quartus_map --parallel=1 --helper=7 --helper_type=user_partition --partition=ram_top:memories_15__ram_top_i top -c top
Info (19000): Inferred 2 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 10
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 10
Info (12130): Elaborated megafunction instantiation "ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0"
Info (12133): Instantiated megafunction "ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "5"
    Info (12134): Parameter "WIDTH" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf
    Info (12023): Found entity 1: shift_taps_96m File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/shift_taps_96m.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_md81.tdf
    Info (12023): Found entity 1: altsyncram_md81 File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_md81.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_6pf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ogc.tdf Line: 23
Info (281019): Starting Logic Optimization and Technology Mapping for Partition ram_top:memories_15__ram_top_i File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 376
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ram_top:memories[15].ram_top_i|LEDG[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[15].ram_top_i|LEDG[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[15].ram_top_i|LEDG[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[15].ram_top_i|LEDR[0]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[15].ram_top_i|LEDR[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[15].ram_top_i|LEDR[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[15].ram_top_i|LEDR[3]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[15].ram_top_i|LEDR[4]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[15].ram_top_i|LEDR[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[15].ram_top_i|LEDR[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[15].ram_top_i|LEDR[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[15].ram_top_i|LEDR[8]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[15].ram_top_i|LEDR[9]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[15].ram_top_i|LEDR[10]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[15].ram_top_i|LEDR[11]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[15].ram_top_i|LEDR[12]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[15].ram_top_i|LEDR[13]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[15].ram_top_i|LEDR[14]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[15].ram_top_i|LEDR[15]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[15].ram_top_i|LEDR[16]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[15].ram_top_i|LEDR[17]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[15].ram_top_i|HEX2[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[15].ram_top_i|HEX2[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[15].ram_top_i|HEX2[6]" is stuck at VCC File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[15].ram_top_i|HEX5[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[15].ram_top_i|HEX5[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[15].ram_top_i|HEX5[6]" is stuck at VCC File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[15].ram_top_i|UART_data[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 523
Info (286031): Timing-Driven Synthesis is running on partition "ram_top:memories_15__ram_top_i"
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 498 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 37 input pins
    Info (21059): Implemented 79 output pins
    Info (21061): Implemented 354 logic cells
    Info (21064): Implemented 28 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 1252 megabytes
    Info: Processing ended: Wed Aug  9 11:08:54 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Wed Aug  9 11:08:54 2017
Info: Command: quartus_map --parallel=1 --helper=8 --helper_type=user_partition --partition=ram_top:memories_16__ram_top_i top -c top
Info (19000): Inferred 2 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 10
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 10
Info (12130): Elaborated megafunction instantiation "ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0"
Info (12133): Instantiated megafunction "ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "5"
    Info (12134): Parameter "WIDTH" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf
    Info (12023): Found entity 1: shift_taps_96m File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/shift_taps_96m.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_md81.tdf
    Info (12023): Found entity 1: altsyncram_md81 File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_md81.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_6pf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ogc.tdf Line: 23
Info (281019): Starting Logic Optimization and Technology Mapping for Partition ram_top:memories_16__ram_top_i File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 376
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ram_top:memories[16].ram_top_i|LEDG[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[16].ram_top_i|LEDG[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[16].ram_top_i|LEDG[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[16].ram_top_i|LEDR[0]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[16].ram_top_i|LEDR[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[16].ram_top_i|LEDR[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[16].ram_top_i|LEDR[3]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[16].ram_top_i|LEDR[4]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[16].ram_top_i|LEDR[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[16].ram_top_i|LEDR[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[16].ram_top_i|LEDR[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[16].ram_top_i|LEDR[8]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[16].ram_top_i|LEDR[9]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[16].ram_top_i|LEDR[10]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[16].ram_top_i|LEDR[11]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[16].ram_top_i|LEDR[12]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[16].ram_top_i|LEDR[13]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[16].ram_top_i|LEDR[14]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[16].ram_top_i|LEDR[15]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[16].ram_top_i|LEDR[16]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[16].ram_top_i|LEDR[17]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[16].ram_top_i|HEX2[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[16].ram_top_i|HEX2[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[16].ram_top_i|HEX2[6]" is stuck at VCC File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[16].ram_top_i|HEX5[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[16].ram_top_i|HEX5[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[16].ram_top_i|HEX5[6]" is stuck at VCC File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[16].ram_top_i|UART_data[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 523
Info (286031): Timing-Driven Synthesis is running on partition "ram_top:memories_16__ram_top_i"
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 498 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 37 input pins
    Info (21059): Implemented 79 output pins
    Info (21061): Implemented 354 logic cells
    Info (21064): Implemented 28 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 1253 megabytes
    Info: Processing ended: Wed Aug  9 11:08:57 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Wed Aug  9 11:08:56 2017
Info: Command: quartus_map --parallel=1 --helper=9 --helper_type=user_partition --partition=ram_top:memories_17__ram_top_i top -c top
Info (19000): Inferred 2 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 10
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 10
Info (12130): Elaborated megafunction instantiation "ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0"
Info (12133): Instantiated megafunction "ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "5"
    Info (12134): Parameter "WIDTH" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf
    Info (12023): Found entity 1: shift_taps_96m File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/shift_taps_96m.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_md81.tdf
    Info (12023): Found entity 1: altsyncram_md81 File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_md81.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_6pf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ogc.tdf Line: 23
Info (281019): Starting Logic Optimization and Technology Mapping for Partition ram_top:memories_17__ram_top_i File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 376
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ram_top:memories[17].ram_top_i|LEDG[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[17].ram_top_i|LEDG[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[17].ram_top_i|LEDG[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[17].ram_top_i|LEDR[0]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[17].ram_top_i|LEDR[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[17].ram_top_i|LEDR[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[17].ram_top_i|LEDR[3]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[17].ram_top_i|LEDR[4]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[17].ram_top_i|LEDR[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[17].ram_top_i|LEDR[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[17].ram_top_i|LEDR[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[17].ram_top_i|LEDR[8]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[17].ram_top_i|LEDR[9]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[17].ram_top_i|LEDR[10]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[17].ram_top_i|LEDR[11]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[17].ram_top_i|LEDR[12]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[17].ram_top_i|LEDR[13]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[17].ram_top_i|LEDR[14]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[17].ram_top_i|LEDR[15]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[17].ram_top_i|LEDR[16]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[17].ram_top_i|LEDR[17]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[17].ram_top_i|HEX2[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[17].ram_top_i|HEX2[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[17].ram_top_i|HEX2[6]" is stuck at VCC File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[17].ram_top_i|HEX5[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[17].ram_top_i|HEX5[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[17].ram_top_i|HEX5[6]" is stuck at VCC File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[17].ram_top_i|UART_data[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 523
Info (286031): Timing-Driven Synthesis is running on partition "ram_top:memories_17__ram_top_i"
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 498 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 37 input pins
    Info (21059): Implemented 79 output pins
    Info (21061): Implemented 354 logic cells
    Info (21064): Implemented 28 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 1251 megabytes
    Info: Processing ended: Wed Aug  9 11:09:00 2017
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Wed Aug  9 11:08:57 2017
Info: Command: quartus_map --parallel=1 --helper=10 --helper_type=user_partition --partition=ram_top:memories_18__ram_top_i top -c top
Info (19000): Inferred 2 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 10
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 10
Info (12130): Elaborated megafunction instantiation "ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0"
Info (12133): Instantiated megafunction "ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "5"
    Info (12134): Parameter "WIDTH" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf
    Info (12023): Found entity 1: shift_taps_96m File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/shift_taps_96m.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_md81.tdf
    Info (12023): Found entity 1: altsyncram_md81 File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_md81.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_6pf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ogc.tdf Line: 23
Info (281019): Starting Logic Optimization and Technology Mapping for Partition ram_top:memories_18__ram_top_i File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 376
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ram_top:memories[18].ram_top_i|LEDG[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[18].ram_top_i|LEDG[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[18].ram_top_i|LEDG[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[18].ram_top_i|LEDR[0]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[18].ram_top_i|LEDR[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[18].ram_top_i|LEDR[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[18].ram_top_i|LEDR[3]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[18].ram_top_i|LEDR[4]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[18].ram_top_i|LEDR[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[18].ram_top_i|LEDR[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[18].ram_top_i|LEDR[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[18].ram_top_i|LEDR[8]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[18].ram_top_i|LEDR[9]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[18].ram_top_i|LEDR[10]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[18].ram_top_i|LEDR[11]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[18].ram_top_i|LEDR[12]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[18].ram_top_i|LEDR[13]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[18].ram_top_i|LEDR[14]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[18].ram_top_i|LEDR[15]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[18].ram_top_i|LEDR[16]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[18].ram_top_i|LEDR[17]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[18].ram_top_i|HEX2[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[18].ram_top_i|HEX2[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[18].ram_top_i|HEX2[6]" is stuck at VCC File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[18].ram_top_i|HEX5[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[18].ram_top_i|HEX5[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[18].ram_top_i|HEX5[6]" is stuck at VCC File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[18].ram_top_i|UART_data[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 523
Info (286031): Timing-Driven Synthesis is running on partition "ram_top:memories_18__ram_top_i"
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 498 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 37 input pins
    Info (21059): Implemented 79 output pins
    Info (21061): Implemented 354 logic cells
    Info (21064): Implemented 28 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 1252 megabytes
    Info: Processing ended: Wed Aug  9 11:09:00 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Wed Aug  9 11:09:01 2017
Info: Command: quartus_map --parallel=1 --helper=11 --helper_type=user_partition --partition=ram_top:memories_19__ram_top_i top -c top
Info (19000): Inferred 2 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 10
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 10
Info (12130): Elaborated megafunction instantiation "ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0"
Info (12133): Instantiated megafunction "ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "5"
    Info (12134): Parameter "WIDTH" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf
    Info (12023): Found entity 1: shift_taps_96m File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/shift_taps_96m.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_md81.tdf
    Info (12023): Found entity 1: altsyncram_md81 File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_md81.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_6pf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ogc.tdf Line: 23
Info (281019): Starting Logic Optimization and Technology Mapping for Partition ram_top:memories_19__ram_top_i File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 376
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ram_top:memories[19].ram_top_i|LEDG[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[19].ram_top_i|LEDG[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[19].ram_top_i|LEDG[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[19].ram_top_i|LEDR[0]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[19].ram_top_i|LEDR[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[19].ram_top_i|LEDR[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[19].ram_top_i|LEDR[3]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[19].ram_top_i|LEDR[4]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[19].ram_top_i|LEDR[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[19].ram_top_i|LEDR[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[19].ram_top_i|LEDR[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[19].ram_top_i|LEDR[8]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[19].ram_top_i|LEDR[9]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[19].ram_top_i|LEDR[10]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[19].ram_top_i|LEDR[11]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[19].ram_top_i|LEDR[12]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[19].ram_top_i|LEDR[13]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[19].ram_top_i|LEDR[14]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[19].ram_top_i|LEDR[15]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[19].ram_top_i|LEDR[16]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[19].ram_top_i|LEDR[17]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[19].ram_top_i|HEX2[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[19].ram_top_i|HEX2[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[19].ram_top_i|HEX2[6]" is stuck at VCC File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[19].ram_top_i|HEX5[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[19].ram_top_i|HEX5[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[19].ram_top_i|HEX5[6]" is stuck at VCC File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[19].ram_top_i|UART_data[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 523
Info (286031): Timing-Driven Synthesis is running on partition "ram_top:memories_19__ram_top_i"
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 498 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 37 input pins
    Info (21059): Implemented 79 output pins
    Info (21061): Implemented 354 logic cells
    Info (21064): Implemented 28 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 1252 megabytes
    Info: Processing ended: Wed Aug  9 11:09:04 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Wed Aug  9 11:08:05 2017
Info: Command: quartus_map --parallel=1 --helper=12 --helper_type=user_partition --partition=ram_top:memories_1__ram_top_i top -c top
Info (19000): Inferred 2 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 10
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 10
Info (12130): Elaborated megafunction instantiation "ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0"
Info (12133): Instantiated megafunction "ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "5"
    Info (12134): Parameter "WIDTH" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf
    Info (12023): Found entity 1: shift_taps_96m File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/shift_taps_96m.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_md81.tdf
    Info (12023): Found entity 1: altsyncram_md81 File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_md81.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_6pf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ogc.tdf Line: 23
Info (281019): Starting Logic Optimization and Technology Mapping for Partition ram_top:memories_1__ram_top_i File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 376
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ram_top:memories[1].ram_top_i|LEDG[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[1].ram_top_i|LEDG[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[1].ram_top_i|LEDG[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[1].ram_top_i|LEDR[0]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[1].ram_top_i|LEDR[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[1].ram_top_i|LEDR[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[1].ram_top_i|LEDR[3]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[1].ram_top_i|LEDR[4]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[1].ram_top_i|LEDR[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[1].ram_top_i|LEDR[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[1].ram_top_i|LEDR[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[1].ram_top_i|LEDR[8]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[1].ram_top_i|LEDR[9]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[1].ram_top_i|LEDR[10]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[1].ram_top_i|LEDR[11]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[1].ram_top_i|LEDR[12]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[1].ram_top_i|LEDR[13]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[1].ram_top_i|LEDR[14]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[1].ram_top_i|LEDR[15]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[1].ram_top_i|LEDR[16]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[1].ram_top_i|LEDR[17]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[1].ram_top_i|HEX2[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[1].ram_top_i|HEX2[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[1].ram_top_i|HEX2[6]" is stuck at VCC File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[1].ram_top_i|HEX5[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[1].ram_top_i|HEX5[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[1].ram_top_i|HEX5[6]" is stuck at VCC File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[1].ram_top_i|UART_data[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 523
Info (286031): Timing-Driven Synthesis is running on partition "ram_top:memories_1__ram_top_i"
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 498 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 37 input pins
    Info (21059): Implemented 79 output pins
    Info (21061): Implemented 354 logic cells
    Info (21064): Implemented 28 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 1251 megabytes
    Info: Processing ended: Wed Aug  9 11:08:09 2017
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Wed Aug  9 11:09:04 2017
Info: Command: quartus_map --parallel=1 --helper=13 --helper_type=user_partition --partition=ram_top:memories_20__ram_top_i top -c top
Info (19000): Inferred 2 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 10
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 10
Info (12130): Elaborated megafunction instantiation "ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0"
Info (12133): Instantiated megafunction "ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "5"
    Info (12134): Parameter "WIDTH" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf
    Info (12023): Found entity 1: shift_taps_96m File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/shift_taps_96m.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_md81.tdf
    Info (12023): Found entity 1: altsyncram_md81 File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_md81.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_6pf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ogc.tdf Line: 23
Info (281019): Starting Logic Optimization and Technology Mapping for Partition ram_top:memories_20__ram_top_i File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 376
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ram_top:memories[20].ram_top_i|LEDG[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[20].ram_top_i|LEDG[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[20].ram_top_i|LEDG[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[20].ram_top_i|LEDR[0]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[20].ram_top_i|LEDR[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[20].ram_top_i|LEDR[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[20].ram_top_i|LEDR[3]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[20].ram_top_i|LEDR[4]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[20].ram_top_i|LEDR[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[20].ram_top_i|LEDR[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[20].ram_top_i|LEDR[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[20].ram_top_i|LEDR[8]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[20].ram_top_i|LEDR[9]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[20].ram_top_i|LEDR[10]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[20].ram_top_i|LEDR[11]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[20].ram_top_i|LEDR[12]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[20].ram_top_i|LEDR[13]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[20].ram_top_i|LEDR[14]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[20].ram_top_i|LEDR[15]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[20].ram_top_i|LEDR[16]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[20].ram_top_i|LEDR[17]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[20].ram_top_i|HEX2[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[20].ram_top_i|HEX2[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[20].ram_top_i|HEX2[6]" is stuck at VCC File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[20].ram_top_i|HEX5[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[20].ram_top_i|HEX5[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[20].ram_top_i|HEX5[6]" is stuck at VCC File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[20].ram_top_i|UART_data[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 523
Info (286031): Timing-Driven Synthesis is running on partition "ram_top:memories_20__ram_top_i"
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 498 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 37 input pins
    Info (21059): Implemented 79 output pins
    Info (21061): Implemented 354 logic cells
    Info (21064): Implemented 28 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 1251 megabytes
    Info: Processing ended: Wed Aug  9 11:09:08 2017
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Wed Aug  9 11:09:08 2017
Info: Command: quartus_map --parallel=1 --helper=14 --helper_type=user_partition --partition=ram_top:memories_21__ram_top_i top -c top
Info (19000): Inferred 2 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 10
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 10
Info (12130): Elaborated megafunction instantiation "ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0"
Info (12133): Instantiated megafunction "ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "5"
    Info (12134): Parameter "WIDTH" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf
    Info (12023): Found entity 1: shift_taps_96m File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/shift_taps_96m.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_md81.tdf
    Info (12023): Found entity 1: altsyncram_md81 File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_md81.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_6pf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ogc.tdf Line: 23
Info (281019): Starting Logic Optimization and Technology Mapping for Partition ram_top:memories_21__ram_top_i File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 376
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ram_top:memories[21].ram_top_i|LEDG[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[21].ram_top_i|LEDG[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[21].ram_top_i|LEDG[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[21].ram_top_i|LEDR[0]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[21].ram_top_i|LEDR[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[21].ram_top_i|LEDR[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[21].ram_top_i|LEDR[3]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[21].ram_top_i|LEDR[4]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[21].ram_top_i|LEDR[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[21].ram_top_i|LEDR[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[21].ram_top_i|LEDR[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[21].ram_top_i|LEDR[8]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[21].ram_top_i|LEDR[9]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[21].ram_top_i|LEDR[10]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[21].ram_top_i|LEDR[11]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[21].ram_top_i|LEDR[12]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[21].ram_top_i|LEDR[13]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[21].ram_top_i|LEDR[14]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[21].ram_top_i|LEDR[15]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[21].ram_top_i|LEDR[16]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[21].ram_top_i|LEDR[17]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[21].ram_top_i|HEX2[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[21].ram_top_i|HEX2[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[21].ram_top_i|HEX2[6]" is stuck at VCC File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[21].ram_top_i|HEX5[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[21].ram_top_i|HEX5[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[21].ram_top_i|HEX5[6]" is stuck at VCC File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[21].ram_top_i|UART_data[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 523
Info (286031): Timing-Driven Synthesis is running on partition "ram_top:memories_21__ram_top_i"
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 498 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 37 input pins
    Info (21059): Implemented 79 output pins
    Info (21061): Implemented 354 logic cells
    Info (21064): Implemented 28 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 1251 megabytes
    Info: Processing ended: Wed Aug  9 11:09:11 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Wed Aug  9 11:09:09 2017
Info: Command: quartus_map --parallel=1 --helper=15 --helper_type=user_partition --partition=ram_top:memories_22__ram_top_i top -c top
Info (19000): Inferred 2 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 10
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 10
Info (12130): Elaborated megafunction instantiation "ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0"
Info (12133): Instantiated megafunction "ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "5"
    Info (12134): Parameter "WIDTH" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf
    Info (12023): Found entity 1: shift_taps_96m File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/shift_taps_96m.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_md81.tdf
    Info (12023): Found entity 1: altsyncram_md81 File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_md81.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_6pf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ogc.tdf Line: 23
Info (281019): Starting Logic Optimization and Technology Mapping for Partition ram_top:memories_22__ram_top_i File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 376
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ram_top:memories[22].ram_top_i|LEDG[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[22].ram_top_i|LEDG[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[22].ram_top_i|LEDG[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[22].ram_top_i|LEDR[0]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[22].ram_top_i|LEDR[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[22].ram_top_i|LEDR[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[22].ram_top_i|LEDR[3]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[22].ram_top_i|LEDR[4]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[22].ram_top_i|LEDR[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[22].ram_top_i|LEDR[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[22].ram_top_i|LEDR[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[22].ram_top_i|LEDR[8]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[22].ram_top_i|LEDR[9]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[22].ram_top_i|LEDR[10]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[22].ram_top_i|LEDR[11]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[22].ram_top_i|LEDR[12]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[22].ram_top_i|LEDR[13]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[22].ram_top_i|LEDR[14]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[22].ram_top_i|LEDR[15]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[22].ram_top_i|LEDR[16]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[22].ram_top_i|LEDR[17]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[22].ram_top_i|HEX2[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[22].ram_top_i|HEX2[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[22].ram_top_i|HEX2[6]" is stuck at VCC File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[22].ram_top_i|HEX5[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[22].ram_top_i|HEX5[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[22].ram_top_i|HEX5[6]" is stuck at VCC File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[22].ram_top_i|UART_data[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 523
Info (286031): Timing-Driven Synthesis is running on partition "ram_top:memories_22__ram_top_i"
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 498 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 37 input pins
    Info (21059): Implemented 79 output pins
    Info (21061): Implemented 354 logic cells
    Info (21064): Implemented 28 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 1252 megabytes
    Info: Processing ended: Wed Aug  9 11:09:12 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Wed Aug  9 11:09:11 2017
Info: Command: quartus_map --parallel=1 --helper=16 --helper_type=user_partition --partition=ram_top:memories_23__ram_top_i top -c top
Info (19000): Inferred 2 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 10
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 10
Info (12130): Elaborated megafunction instantiation "ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0"
Info (12133): Instantiated megafunction "ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "5"
    Info (12134): Parameter "WIDTH" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf
    Info (12023): Found entity 1: shift_taps_96m File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/shift_taps_96m.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_md81.tdf
    Info (12023): Found entity 1: altsyncram_md81 File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_md81.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_6pf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ogc.tdf Line: 23
Info (281019): Starting Logic Optimization and Technology Mapping for Partition ram_top:memories_23__ram_top_i File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 376
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ram_top:memories[23].ram_top_i|LEDG[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[23].ram_top_i|LEDG[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[23].ram_top_i|LEDG[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[23].ram_top_i|LEDR[0]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[23].ram_top_i|LEDR[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[23].ram_top_i|LEDR[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[23].ram_top_i|LEDR[3]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[23].ram_top_i|LEDR[4]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[23].ram_top_i|LEDR[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[23].ram_top_i|LEDR[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[23].ram_top_i|LEDR[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[23].ram_top_i|LEDR[8]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[23].ram_top_i|LEDR[9]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[23].ram_top_i|LEDR[10]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[23].ram_top_i|LEDR[11]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[23].ram_top_i|LEDR[12]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[23].ram_top_i|LEDR[13]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[23].ram_top_i|LEDR[14]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[23].ram_top_i|LEDR[15]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[23].ram_top_i|LEDR[16]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[23].ram_top_i|LEDR[17]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[23].ram_top_i|HEX2[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[23].ram_top_i|HEX2[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[23].ram_top_i|HEX2[6]" is stuck at VCC File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[23].ram_top_i|HEX5[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[23].ram_top_i|HEX5[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[23].ram_top_i|HEX5[6]" is stuck at VCC File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[23].ram_top_i|UART_data[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 523
Info (286031): Timing-Driven Synthesis is running on partition "ram_top:memories_23__ram_top_i"
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 498 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 37 input pins
    Info (21059): Implemented 79 output pins
    Info (21061): Implemented 354 logic cells
    Info (21064): Implemented 28 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 1255 megabytes
    Info: Processing ended: Wed Aug  9 11:09:14 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Wed Aug  9 11:08:05 2017
Info: Command: quartus_map --parallel=1 --helper=17 --helper_type=user_partition --partition=ram_top:memories_2__ram_top_i top -c top
Info (19000): Inferred 2 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 10
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 10
Info (12130): Elaborated megafunction instantiation "ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0"
Info (12133): Instantiated megafunction "ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "5"
    Info (12134): Parameter "WIDTH" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf
    Info (12023): Found entity 1: shift_taps_96m File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/shift_taps_96m.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_md81.tdf
    Info (12023): Found entity 1: altsyncram_md81 File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_md81.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_6pf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ogc.tdf Line: 23
Info (281019): Starting Logic Optimization and Technology Mapping for Partition ram_top:memories_2__ram_top_i File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 376
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ram_top:memories[2].ram_top_i|LEDG[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[2].ram_top_i|LEDG[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[2].ram_top_i|LEDG[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[2].ram_top_i|LEDR[0]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[2].ram_top_i|LEDR[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[2].ram_top_i|LEDR[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[2].ram_top_i|LEDR[3]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[2].ram_top_i|LEDR[4]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[2].ram_top_i|LEDR[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[2].ram_top_i|LEDR[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[2].ram_top_i|LEDR[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[2].ram_top_i|LEDR[8]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[2].ram_top_i|LEDR[9]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[2].ram_top_i|LEDR[10]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[2].ram_top_i|LEDR[11]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[2].ram_top_i|LEDR[12]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[2].ram_top_i|LEDR[13]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[2].ram_top_i|LEDR[14]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[2].ram_top_i|LEDR[15]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[2].ram_top_i|LEDR[16]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[2].ram_top_i|LEDR[17]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[2].ram_top_i|HEX2[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[2].ram_top_i|HEX2[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[2].ram_top_i|HEX2[6]" is stuck at VCC File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[2].ram_top_i|HEX5[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[2].ram_top_i|HEX5[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[2].ram_top_i|HEX5[6]" is stuck at VCC File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[2].ram_top_i|UART_data[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 523
Info (286031): Timing-Driven Synthesis is running on partition "ram_top:memories_2__ram_top_i"
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 498 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 37 input pins
    Info (21059): Implemented 79 output pins
    Info (21061): Implemented 354 logic cells
    Info (21064): Implemented 28 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 1254 megabytes
    Info: Processing ended: Wed Aug  9 11:08:09 2017
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Wed Aug  9 11:08:19 2017
Info: Command: quartus_map --parallel=1 --helper=18 --helper_type=user_partition --partition=ram_top:memories_3__ram_top_i top -c top
Info (19000): Inferred 2 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 10
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 10
Info (12130): Elaborated megafunction instantiation "ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0"
Info (12133): Instantiated megafunction "ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "5"
    Info (12134): Parameter "WIDTH" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf
    Info (12023): Found entity 1: shift_taps_96m File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/shift_taps_96m.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_md81.tdf
    Info (12023): Found entity 1: altsyncram_md81 File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_md81.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_6pf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ogc.tdf Line: 23
Info (281019): Starting Logic Optimization and Technology Mapping for Partition ram_top:memories_3__ram_top_i File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 376
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ram_top:memories[3].ram_top_i|LEDG[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[3].ram_top_i|LEDG[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[3].ram_top_i|LEDG[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[3].ram_top_i|LEDR[0]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[3].ram_top_i|LEDR[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[3].ram_top_i|LEDR[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[3].ram_top_i|LEDR[3]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[3].ram_top_i|LEDR[4]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[3].ram_top_i|LEDR[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[3].ram_top_i|LEDR[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[3].ram_top_i|LEDR[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[3].ram_top_i|LEDR[8]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[3].ram_top_i|LEDR[9]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[3].ram_top_i|LEDR[10]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[3].ram_top_i|LEDR[11]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[3].ram_top_i|LEDR[12]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[3].ram_top_i|LEDR[13]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[3].ram_top_i|LEDR[14]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[3].ram_top_i|LEDR[15]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[3].ram_top_i|LEDR[16]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[3].ram_top_i|LEDR[17]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[3].ram_top_i|HEX2[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[3].ram_top_i|HEX2[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[3].ram_top_i|HEX2[6]" is stuck at VCC File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[3].ram_top_i|HEX5[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[3].ram_top_i|HEX5[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[3].ram_top_i|HEX5[6]" is stuck at VCC File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[3].ram_top_i|UART_data[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 523
Info (286031): Timing-Driven Synthesis is running on partition "ram_top:memories_3__ram_top_i"
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 498 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 37 input pins
    Info (21059): Implemented 79 output pins
    Info (21061): Implemented 354 logic cells
    Info (21064): Implemented 28 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 1251 megabytes
    Info: Processing ended: Wed Aug  9 11:08:22 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Wed Aug  9 11:08:19 2017
Info: Command: quartus_map --parallel=1 --helper=19 --helper_type=user_partition --partition=ram_top:memories_4__ram_top_i top -c top
Info (19000): Inferred 2 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 10
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 10
Info (12130): Elaborated megafunction instantiation "ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0"
Info (12133): Instantiated megafunction "ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "5"
    Info (12134): Parameter "WIDTH" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf
    Info (12023): Found entity 1: shift_taps_96m File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/shift_taps_96m.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_md81.tdf
    Info (12023): Found entity 1: altsyncram_md81 File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_md81.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_6pf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ogc.tdf Line: 23
Info (281019): Starting Logic Optimization and Technology Mapping for Partition ram_top:memories_4__ram_top_i File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 376
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ram_top:memories[4].ram_top_i|LEDG[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[4].ram_top_i|LEDG[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[4].ram_top_i|LEDG[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[4].ram_top_i|LEDR[0]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[4].ram_top_i|LEDR[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[4].ram_top_i|LEDR[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[4].ram_top_i|LEDR[3]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[4].ram_top_i|LEDR[4]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[4].ram_top_i|LEDR[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[4].ram_top_i|LEDR[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[4].ram_top_i|LEDR[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[4].ram_top_i|LEDR[8]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[4].ram_top_i|LEDR[9]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[4].ram_top_i|LEDR[10]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[4].ram_top_i|LEDR[11]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[4].ram_top_i|LEDR[12]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[4].ram_top_i|LEDR[13]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[4].ram_top_i|LEDR[14]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[4].ram_top_i|LEDR[15]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[4].ram_top_i|LEDR[16]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[4].ram_top_i|LEDR[17]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[4].ram_top_i|HEX2[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[4].ram_top_i|HEX2[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[4].ram_top_i|HEX2[6]" is stuck at VCC File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[4].ram_top_i|HEX5[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[4].ram_top_i|HEX5[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[4].ram_top_i|HEX5[6]" is stuck at VCC File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[4].ram_top_i|UART_data[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 523
Info (286031): Timing-Driven Synthesis is running on partition "ram_top:memories_4__ram_top_i"
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 498 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 37 input pins
    Info (21059): Implemented 79 output pins
    Info (21061): Implemented 354 logic cells
    Info (21064): Implemented 28 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 1252 megabytes
    Info: Processing ended: Wed Aug  9 11:08:23 2017
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Wed Aug  9 11:08:20 2017
Info: Command: quartus_map --parallel=1 --helper=20 --helper_type=user_partition --partition=ram_top:memories_5__ram_top_i top -c top
Info (19000): Inferred 2 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 10
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 10
Info (12130): Elaborated megafunction instantiation "ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0"
Info (12133): Instantiated megafunction "ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "5"
    Info (12134): Parameter "WIDTH" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf
    Info (12023): Found entity 1: shift_taps_96m File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/shift_taps_96m.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_md81.tdf
    Info (12023): Found entity 1: altsyncram_md81 File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_md81.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_6pf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ogc.tdf Line: 23
Info (281019): Starting Logic Optimization and Technology Mapping for Partition ram_top:memories_5__ram_top_i File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 376
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ram_top:memories[5].ram_top_i|LEDG[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[5].ram_top_i|LEDG[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[5].ram_top_i|LEDG[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[5].ram_top_i|LEDR[0]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[5].ram_top_i|LEDR[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[5].ram_top_i|LEDR[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[5].ram_top_i|LEDR[3]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[5].ram_top_i|LEDR[4]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[5].ram_top_i|LEDR[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[5].ram_top_i|LEDR[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[5].ram_top_i|LEDR[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[5].ram_top_i|LEDR[8]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[5].ram_top_i|LEDR[9]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[5].ram_top_i|LEDR[10]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[5].ram_top_i|LEDR[11]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[5].ram_top_i|LEDR[12]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[5].ram_top_i|LEDR[13]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[5].ram_top_i|LEDR[14]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[5].ram_top_i|LEDR[15]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[5].ram_top_i|LEDR[16]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[5].ram_top_i|LEDR[17]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[5].ram_top_i|HEX2[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[5].ram_top_i|HEX2[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[5].ram_top_i|HEX2[6]" is stuck at VCC File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[5].ram_top_i|HEX5[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[5].ram_top_i|HEX5[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[5].ram_top_i|HEX5[6]" is stuck at VCC File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[5].ram_top_i|UART_data[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 523
Info (286031): Timing-Driven Synthesis is running on partition "ram_top:memories_5__ram_top_i"
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 498 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 37 input pins
    Info (21059): Implemented 79 output pins
    Info (21061): Implemented 354 logic cells
    Info (21064): Implemented 28 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 1251 megabytes
    Info: Processing ended: Wed Aug  9 11:08:23 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Wed Aug  9 11:08:19 2017
Info: Command: quartus_map --parallel=1 --helper=21 --helper_type=user_partition --partition=ram_top:memories_6__ram_top_i top -c top
Info (19000): Inferred 2 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 10
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 10
Info (12130): Elaborated megafunction instantiation "ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0"
Info (12133): Instantiated megafunction "ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "5"
    Info (12134): Parameter "WIDTH" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf
    Info (12023): Found entity 1: shift_taps_96m File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/shift_taps_96m.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_md81.tdf
    Info (12023): Found entity 1: altsyncram_md81 File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_md81.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_6pf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ogc.tdf Line: 23
Info (281019): Starting Logic Optimization and Technology Mapping for Partition ram_top:memories_6__ram_top_i File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 376
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ram_top:memories[6].ram_top_i|LEDG[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[6].ram_top_i|LEDG[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[6].ram_top_i|LEDG[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[6].ram_top_i|LEDR[0]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[6].ram_top_i|LEDR[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[6].ram_top_i|LEDR[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[6].ram_top_i|LEDR[3]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[6].ram_top_i|LEDR[4]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[6].ram_top_i|LEDR[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[6].ram_top_i|LEDR[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[6].ram_top_i|LEDR[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[6].ram_top_i|LEDR[8]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[6].ram_top_i|LEDR[9]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[6].ram_top_i|LEDR[10]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[6].ram_top_i|LEDR[11]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[6].ram_top_i|LEDR[12]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[6].ram_top_i|LEDR[13]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[6].ram_top_i|LEDR[14]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[6].ram_top_i|LEDR[15]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[6].ram_top_i|LEDR[16]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[6].ram_top_i|LEDR[17]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[6].ram_top_i|HEX2[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[6].ram_top_i|HEX2[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[6].ram_top_i|HEX2[6]" is stuck at VCC File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[6].ram_top_i|HEX5[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[6].ram_top_i|HEX5[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[6].ram_top_i|HEX5[6]" is stuck at VCC File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[6].ram_top_i|UART_data[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 523
Info (286031): Timing-Driven Synthesis is running on partition "ram_top:memories_6__ram_top_i"
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 498 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 37 input pins
    Info (21059): Implemented 79 output pins
    Info (21061): Implemented 354 logic cells
    Info (21064): Implemented 28 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 1250 megabytes
    Info: Processing ended: Wed Aug  9 11:08:22 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Wed Aug  9 11:08:32 2017
Info: Command: quartus_map --parallel=1 --helper=22 --helper_type=user_partition --partition=ram_top:memories_7__ram_top_i top -c top
Info (19000): Inferred 2 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 10
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 10
Info (12130): Elaborated megafunction instantiation "ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0"
Info (12133): Instantiated megafunction "ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "5"
    Info (12134): Parameter "WIDTH" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf
    Info (12023): Found entity 1: shift_taps_96m File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/shift_taps_96m.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_md81.tdf
    Info (12023): Found entity 1: altsyncram_md81 File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_md81.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_6pf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ogc.tdf Line: 23
Info (281019): Starting Logic Optimization and Technology Mapping for Partition ram_top:memories_7__ram_top_i File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 376
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ram_top:memories[7].ram_top_i|LEDG[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[7].ram_top_i|LEDG[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[7].ram_top_i|LEDG[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[7].ram_top_i|LEDR[0]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[7].ram_top_i|LEDR[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[7].ram_top_i|LEDR[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[7].ram_top_i|LEDR[3]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[7].ram_top_i|LEDR[4]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[7].ram_top_i|LEDR[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[7].ram_top_i|LEDR[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[7].ram_top_i|LEDR[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[7].ram_top_i|LEDR[8]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[7].ram_top_i|LEDR[9]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[7].ram_top_i|LEDR[10]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[7].ram_top_i|LEDR[11]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[7].ram_top_i|LEDR[12]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[7].ram_top_i|LEDR[13]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[7].ram_top_i|LEDR[14]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[7].ram_top_i|LEDR[15]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[7].ram_top_i|LEDR[16]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[7].ram_top_i|LEDR[17]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[7].ram_top_i|HEX2[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[7].ram_top_i|HEX2[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[7].ram_top_i|HEX2[6]" is stuck at VCC File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[7].ram_top_i|HEX5[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[7].ram_top_i|HEX5[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[7].ram_top_i|HEX5[6]" is stuck at VCC File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[7].ram_top_i|UART_data[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 523
Info (286031): Timing-Driven Synthesis is running on partition "ram_top:memories_7__ram_top_i"
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 498 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 37 input pins
    Info (21059): Implemented 79 output pins
    Info (21061): Implemented 354 logic cells
    Info (21064): Implemented 28 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 1254 megabytes
    Info: Processing ended: Wed Aug  9 11:08:35 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Wed Aug  9 11:08:31 2017
Info: Command: quartus_map --parallel=1 --helper=23 --helper_type=user_partition --partition=ram_top:memories_8__ram_top_i top -c top
Info (19000): Inferred 2 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 10
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 10
Info (12130): Elaborated megafunction instantiation "ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0"
Info (12133): Instantiated megafunction "ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "5"
    Info (12134): Parameter "WIDTH" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf
    Info (12023): Found entity 1: shift_taps_96m File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/shift_taps_96m.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_md81.tdf
    Info (12023): Found entity 1: altsyncram_md81 File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_md81.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_6pf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ogc.tdf Line: 23
Info (281019): Starting Logic Optimization and Technology Mapping for Partition ram_top:memories_8__ram_top_i File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 376
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ram_top:memories[8].ram_top_i|LEDG[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[8].ram_top_i|LEDG[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[8].ram_top_i|LEDG[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[8].ram_top_i|LEDR[0]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[8].ram_top_i|LEDR[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[8].ram_top_i|LEDR[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[8].ram_top_i|LEDR[3]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[8].ram_top_i|LEDR[4]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[8].ram_top_i|LEDR[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[8].ram_top_i|LEDR[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[8].ram_top_i|LEDR[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[8].ram_top_i|LEDR[8]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[8].ram_top_i|LEDR[9]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[8].ram_top_i|LEDR[10]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[8].ram_top_i|LEDR[11]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[8].ram_top_i|LEDR[12]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[8].ram_top_i|LEDR[13]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[8].ram_top_i|LEDR[14]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[8].ram_top_i|LEDR[15]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[8].ram_top_i|LEDR[16]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[8].ram_top_i|LEDR[17]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[8].ram_top_i|HEX2[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[8].ram_top_i|HEX2[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[8].ram_top_i|HEX2[6]" is stuck at VCC File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[8].ram_top_i|HEX5[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[8].ram_top_i|HEX5[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[8].ram_top_i|HEX5[6]" is stuck at VCC File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[8].ram_top_i|UART_data[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 523
Info (286031): Timing-Driven Synthesis is running on partition "ram_top:memories_8__ram_top_i"
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 498 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 37 input pins
    Info (21059): Implemented 79 output pins
    Info (21061): Implemented 354 logic cells
    Info (21064): Implemented 28 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 1253 megabytes
    Info: Processing ended: Wed Aug  9 11:08:34 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Wed Aug  9 11:08:33 2017
Info: Command: quartus_map --parallel=1 --helper=24 --helper_type=user_partition --partition=ram_top:memories_9__ram_top_i top -c top
Info (19000): Inferred 2 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|even_add_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 10
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|odd_add_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 10
Info (12130): Elaborated megafunction instantiation "ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0"
Info (12133): Instantiated megafunction "ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "5"
    Info (12134): Parameter "WIDTH" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf
    Info (12023): Found entity 1: shift_taps_96m File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/shift_taps_96m.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_md81.tdf
    Info (12023): Found entity 1: altsyncram_md81 File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/altsyncram_md81.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cntr_6pf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/db/cmpr_ogc.tdf Line: 23
Info (281019): Starting Logic Optimization and Technology Mapping for Partition ram_top:memories_9__ram_top_i File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 376
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ram_top:memories[9].ram_top_i|LEDG[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[9].ram_top_i|LEDG[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[9].ram_top_i|LEDG[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 401
    Warning (13410): Pin "ram_top:memories[9].ram_top_i|LEDR[0]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[9].ram_top_i|LEDR[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[9].ram_top_i|LEDR[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[9].ram_top_i|LEDR[3]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[9].ram_top_i|LEDR[4]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[9].ram_top_i|LEDR[5]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[9].ram_top_i|LEDR[6]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[9].ram_top_i|LEDR[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[9].ram_top_i|LEDR[8]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[9].ram_top_i|LEDR[9]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[9].ram_top_i|LEDR[10]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[9].ram_top_i|LEDR[11]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[9].ram_top_i|LEDR[12]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[9].ram_top_i|LEDR[13]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[9].ram_top_i|LEDR[14]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[9].ram_top_i|LEDR[15]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[9].ram_top_i|LEDR[16]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[9].ram_top_i|LEDR[17]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 402
    Warning (13410): Pin "ram_top:memories[9].ram_top_i|HEX2[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[9].ram_top_i|HEX2[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[9].ram_top_i|HEX2[6]" is stuck at VCC File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 405
    Warning (13410): Pin "ram_top:memories[9].ram_top_i|HEX5[1]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[9].ram_top_i|HEX5[2]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[9].ram_top_i|HEX5[6]" is stuck at VCC File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 408
    Warning (13410): Pin "ram_top:memories[9].ram_top_i|UART_data[7]" is stuck at GND File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.v Line: 523
Info (286031): Timing-Driven Synthesis is running on partition "ram_top:memories_9__ram_top_i"
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 498 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 37 input pins
    Info (21059): Implemented 79 output pins
    Info (21061): Implemented 354 logic cells
    Info (21064): Implemented 28 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 1252 megabytes
    Info: Processing ended: Wed Aug  9 11:08:36 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03
Info (281038): Finished parallel synthesis of all partitions
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 753 warnings
    Info: Peak virtual memory: 1345 megabytes
    Info: Processing ended: Wed Aug  9 11:09:15 2017
    Info: Elapsed time: 00:01:33
    Info: Total CPU time (on all processors): 00:05:02


