Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 18:48:59 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -file postRoute.timing.rpt
| Design       : sv_chip1_hierarchy_no_mem
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.731ns  (required time - arrival time)
  Source:                 wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_7/lrexrre_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 1.169ns (39.413%)  route 1.797ns (60.587%))
  Logic Levels:           8  (CARRY8=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.262ns = ( 4.762 - 2.500 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.092ns (routing 0.862ns, distribution 1.230ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.787ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y23                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.519     0.519 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.552    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.552 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.871    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.938 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=11401, routed)       2.092     3.030    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/tm3_clk_v0_IBUF_BUFG
    SLICE_X49Y154                                                     r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y154        FDRE (Prop_FDRE_C_Q)         0.102     3.132 r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/dout_1_reg[2]/Q
                         net (fo=176, routed)         0.310     3.442    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/I6[2]
    SLICE_X49Y150        LUT4 (Prop_LUT4_I3_O)        0.035     3.477 r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/lrexrre_reg[2]_i_7__48/O
                         net (fo=1, routed)           0.714     4.191    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/I176[0]
    SLICE_X48Y149        CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     4.508 r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg_reg[2]_i_1__48/CO[7]
                         net (fo=1, routed)           0.013     4.521    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/n_0_lrexrre_reg_reg[2]_i_1__48
    SLICE_X48Y150        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.626 r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg_reg[15]_i_16__48/O[0]
                         net (fo=3, routed)           0.279     4.905    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/I5[0]
    SLICE_X47Y149        LUT4 (Prop_LUT4_I0_O)        0.123     5.028 r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/lrexrre_reg[10]_i_17__52/O
                         net (fo=2, routed)           0.231     5.259    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/n_0_lrexrre_reg[10]_i_17__52
    SLICE_X46Y149        LUT6 (Prop_LUT6_I4_O)        0.063     5.322 r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/lrexrre_reg[10]_i_3__48/O
                         net (fo=2, routed)           0.123     5.445    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/n_0_lrexrre_reg[10]_i_3__48
    SLICE_X45Y149        LUT5 (Prop_LUT5_I0_O)        0.101     5.546 r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/lrexrre_reg[10]_i_8__48/O
                         net (fo=1, routed)           0.001     5.547    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/n_0_lrexrre_reg[10]_i_8__48
    SLICE_X45Y149        CARRY8 (Prop_CARRY8_S[6]_CO[7])
                                                      0.181     5.728 r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_7/lrexrre_reg_reg[10]_i_1__48/CO[7]
                         net (fo=1, routed)           0.094     5.822    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/I182[0]
    SLICE_X45Y150        CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.142     5.964 r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_sh_reg_r_1/lrexrre_reg_reg[15]_i_1__48/O[4]
                         net (fo=1, routed)           0.032     5.996    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_7/I4[11]
    SLICE_X45Y150        FDRE                                         r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_7/lrexrre_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500 r  
    Y23                                               0.000     2.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     2.500    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     2.709 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     2.736    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     2.736 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     3.004    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.059     3.063 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=11401, routed)       1.699     4.762    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_7/tm3_clk_v0_IBUF_BUFG
    SLICE_X45Y150                                                     r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_7/lrexrre_reg_reg[15]/C
                         clock pessimism              0.491     5.253    
                         clock uncertainty           -0.035     5.218    
    SLICE_X45Y150        FDRE (Setup_FDRE_C_D)        0.047     5.265    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_7/lrexrre_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          5.265    
                         arrival time                          -5.996    
  -------------------------------------------------------------------
                         slack                                 -0.731    




