{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2011 Altera Corporation. All rights reserved. " "Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Info: Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "Info: and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "Info: functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "Info: (including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "Info: associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "Info: to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Info: Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Info: Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "Info: without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "Info: programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Info: Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "Info: applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 31 15:33:19 2015 " "Info: Processing started: Sun May 31 15:33:19 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit fir --effort=fast --part=EP2C35F672C7 " "Info: Command: quartus_fit fir --effort=fast --part=EP2C35F672C7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "fir EP2C35F672C7 " "Info: Selected device EP2C35F672C7 for design \"fir\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C7 " "Info: Device EP2C50F672C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C7 " "Info: Device EP2C70F672C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab2/uw_tmp/" { { 0 { 0 ""} 0 334 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab2/uw_tmp/" { { 0 { 0 ""} 0 335 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab2/uw_tmp/" { { 0 { 0 ""} 0 336 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "33 33 " "Critical Warning: No exact pin location assignment(s) for 33 pins of 33 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[0\] " "Info: Pin o_data\[0\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { o_data[0] } } } { "fir_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_logic.edf" 1289 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab2/uw_tmp/" { { 0 { 0 ""} 0 24 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[1\] " "Info: Pin o_data\[1\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { o_data[1] } } } { "fir_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_logic.edf" 1281 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab2/uw_tmp/" { { 0 { 0 ""} 0 25 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[2\] " "Info: Pin o_data\[2\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { o_data[2] } } } { "fir_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_logic.edf" 1225 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab2/uw_tmp/" { { 0 { 0 ""} 0 26 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[3\] " "Info: Pin o_data\[3\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { o_data[3] } } } { "fir_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_logic.edf" 1217 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab2/uw_tmp/" { { 0 { 0 ""} 0 27 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[4\] " "Info: Pin o_data\[4\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { o_data[4] } } } { "fir_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_logic.edf" 1209 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab2/uw_tmp/" { { 0 { 0 ""} 0 28 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[5\] " "Info: Pin o_data\[5\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { o_data[5] } } } { "fir_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_logic.edf" 1201 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab2/uw_tmp/" { { 0 { 0 ""} 0 29 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[6\] " "Info: Pin o_data\[6\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { o_data[6] } } } { "fir_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_logic.edf" 1193 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab2/uw_tmp/" { { 0 { 0 ""} 0 30 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[7\] " "Info: Pin o_data\[7\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { o_data[7] } } } { "fir_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_logic.edf" 1185 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab2/uw_tmp/" { { 0 { 0 ""} 0 31 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[8\] " "Info: Pin o_data\[8\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { o_data[8] } } } { "fir_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_logic.edf" 1177 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab2/uw_tmp/" { { 0 { 0 ""} 0 32 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[9\] " "Info: Pin o_data\[9\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { o_data[9] } } } { "fir_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_logic.edf" 1169 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab2/uw_tmp/" { { 0 { 0 ""} 0 33 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[10\] " "Info: Pin o_data\[10\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { o_data[10] } } } { "fir_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_logic.edf" 1273 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab2/uw_tmp/" { { 0 { 0 ""} 0 34 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[11\] " "Info: Pin o_data\[11\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { o_data[11] } } } { "fir_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_logic.edf" 1265 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab2/uw_tmp/" { { 0 { 0 ""} 0 35 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[12\] " "Info: Pin o_data\[12\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { o_data[12] } } } { "fir_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_logic.edf" 1257 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab2/uw_tmp/" { { 0 { 0 ""} 0 36 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[13\] " "Info: Pin o_data\[13\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { o_data[13] } } } { "fir_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_logic.edf" 1249 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab2/uw_tmp/" { { 0 { 0 ""} 0 37 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[14\] " "Info: Pin o_data\[14\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { o_data[14] } } } { "fir_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_logic.edf" 1241 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab2/uw_tmp/" { { 0 { 0 ""} 0 38 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_data\[15\] " "Info: Pin o_data\[15\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { o_data[15] } } } { "fir_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_logic.edf" 1233 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab2/uw_tmp/" { { 0 { 0 ""} 0 39 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[2\] " "Info: Pin i_data\[2\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { i_data[2] } } } { "fir_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_logic.edf" 1353 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab2/uw_tmp/" { { 0 { 0 ""} 0 10 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[3\] " "Info: Pin i_data\[3\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { i_data[3] } } } { "fir_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_logic.edf" 1345 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab2/uw_tmp/" { { 0 { 0 ""} 0 11 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[4\] " "Info: Pin i_data\[4\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { i_data[4] } } } { "fir_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_logic.edf" 1337 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab2/uw_tmp/" { { 0 { 0 ""} 0 12 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[5\] " "Info: Pin i_data\[5\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { i_data[5] } } } { "fir_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_logic.edf" 1329 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab2/uw_tmp/" { { 0 { 0 ""} 0 13 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[6\] " "Info: Pin i_data\[6\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { i_data[6] } } } { "fir_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_logic.edf" 1321 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab2/uw_tmp/" { { 0 { 0 ""} 0 14 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[7\] " "Info: Pin i_data\[7\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { i_data[7] } } } { "fir_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_logic.edf" 1313 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab2/uw_tmp/" { { 0 { 0 ""} 0 15 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[8\] " "Info: Pin i_data\[8\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { i_data[8] } } } { "fir_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_logic.edf" 1305 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab2/uw_tmp/" { { 0 { 0 ""} 0 16 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[9\] " "Info: Pin i_data\[9\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { i_data[9] } } } { "fir_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_logic.edf" 1297 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab2/uw_tmp/" { { 0 { 0 ""} 0 17 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[10\] " "Info: Pin i_data\[10\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { i_data[10] } } } { "fir_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_logic.edf" 1401 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab2/uw_tmp/" { { 0 { 0 ""} 0 18 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[11\] " "Info: Pin i_data\[11\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { i_data[11] } } } { "fir_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_logic.edf" 1393 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab2/uw_tmp/" { { 0 { 0 ""} 0 19 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[12\] " "Info: Pin i_data\[12\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { i_data[12] } } } { "fir_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_logic.edf" 1385 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab2/uw_tmp/" { { 0 { 0 ""} 0 20 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[13\] " "Info: Pin i_data\[13\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { i_data[13] } } } { "fir_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_logic.edf" 1377 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab2/uw_tmp/" { { 0 { 0 ""} 0 21 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[14\] " "Info: Pin i_data\[14\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { i_data[14] } } } { "fir_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_logic.edf" 1369 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab2/uw_tmp/" { { 0 { 0 ""} 0 22 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[15\] " "Info: Pin i_data\[15\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { i_data[15] } } } { "fir_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_logic.edf" 1361 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab2/uw_tmp/" { { 0 { 0 ""} 0 23 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { clk } } } { "fir_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_logic.edf" 1409 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab2/uw_tmp/" { { 0 { 0 ""} 0 40 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[0\] " "Info: Pin i_data\[0\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { i_data[0] } } } { "fir_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_logic.edf" 1120 0 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab2/uw_tmp/" { { 0 { 0 ""} 0 8 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[1\] " "Info: Pin i_data\[1\] not assigned to an exact location on the device" {  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { i_data[1] } } } { "fir_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_logic.edf" 1120 0 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab2/uw_tmp/" { { 0 { 0 ""} 0 9 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fir.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'fir.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Info: Assuming a default timing requirement" {  } {  } 0 0 "Assuming a default timing requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Info: Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "Info:    1.000          clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/software/altera/10.1/quartus/bin/pin_planner.ppl" { clk } } } { "fir_logic.edf" "" { Text "P:/ece327/lab2/uw_tmp/fir_logic.edf" 1409 16 0 } } { "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/10.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "P:/ece327/lab2/uw_tmp/" { { 0 { 0 ""} 0 40 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 3.3V 16 16 0 " "Info: Number of I/O pins in group: 32 (unused VREF, 3.3V VCCIO, 16 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y0 X10_Y11 " "Info: Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Info: Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Warning: Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[0\] 0 " "Info: Pin \"o_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[1\] 0 " "Info: Pin \"o_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[2\] 0 " "Info: Pin \"o_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[3\] 0 " "Info: Pin \"o_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[4\] 0 " "Info: Pin \"o_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[5\] 0 " "Info: Pin \"o_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[6\] 0 " "Info: Pin \"o_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[7\] 0 " "Info: Pin \"o_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[8\] 0 " "Info: Pin \"o_data\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[9\] 0 " "Info: Pin \"o_data\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[10\] 0 " "Info: Pin \"o_data\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[11\] 0 " "Info: Pin \"o_data\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[12\] 0 " "Info: Pin \"o_data\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[13\] 0 " "Info: Pin \"o_data\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[14\] 0 " "Info: Pin \"o_data\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_data\[15\] 0 " "Info: Pin \"o_data\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "P:/ece327/lab2/uw_tmp/fir.fit.smsg " "Info: Generated suppressed messages file P:/ece327/lab2/uw_tmp/fir.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "365 " "Info: Peak virtual memory: 365 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 31 15:33:33 2015 " "Info: Processing ended: Sun May 31 15:33:33 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
