# SYNCHRONUS-FIFO
A robust implementation of a synchronous FIFO in Verilog. Features a parameterized design for depth/width and includes a detailed testbench for verifying corner cases like full and empty conditions.
