
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003556                       # Number of seconds simulated
sim_ticks                                  3556062159                       # Number of ticks simulated
final_tick                               530548500771                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 173800                       # Simulator instruction rate (inst/s)
host_op_rate                                   219780                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 306234                       # Simulator tick rate (ticks/s)
host_mem_usage                               16892468                       # Number of bytes of host memory used
host_seconds                                 11612.23                       # Real time elapsed on the host
sim_insts                                  2018207878                       # Number of instructions simulated
sim_ops                                    2552134602                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       198912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        96768                       # Number of bytes read from this memory
system.physmem.bytes_read::total               306176                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10496                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       150912                       # Number of bytes written to this memory
system.physmem.bytes_written::total            150912                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1554                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          756                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2392                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1179                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1179                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1511785                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     55936030                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1439795                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     27212123                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                86099732                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1511785                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1439795                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2951579                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          42437953                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               42437953                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          42437953                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1511785                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     55936030                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1439795                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     27212123                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              128537686                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8527728                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3144290                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2550449                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214516                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1306681                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1236468                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          334886                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9247                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3293622                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17328397                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3144290                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1571354                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3656720                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1127555                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        556827                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           41                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1622224                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       100273                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8415300                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.538326                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.328111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4758580     56.55%     56.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          229098      2.72%     59.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          258923      3.08%     62.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          474862      5.64%     67.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          214308      2.55%     70.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          329323      3.91%     74.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          180591      2.15%     76.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          155066      1.84%     78.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1814549     21.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8415300                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.368714                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.032006                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3474975                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       508682                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3490561                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        35055                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        906026                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       535294                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2082                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20630047                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4962                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        906026                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3665113                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         134550                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       115762                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3331087                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       262757                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19814573                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         3601                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        141150                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76945                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          686                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27753640                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92294126                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92294126                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17060667                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10692958                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4193                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2533                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           675334                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1846026                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       943556                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        13101                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       279984                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18614729                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         4190                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14987498                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29699                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6288898                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18825216                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          820                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8415300                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.780982                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.925342                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2933636     34.86%     34.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1792550     21.30%     56.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1208583     14.36%     70.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       845352     10.05%     80.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       712949      8.47%     89.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       380189      4.52%     93.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       380022      4.52%     98.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        87299      1.04%     99.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        74720      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8415300                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108838     76.58%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             2      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     76.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15085     10.61%     87.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        18203     12.81%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12492892     83.36%     83.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212299      1.42%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1650      0.01%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1493945      9.97%     94.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       786712      5.25%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14987498                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.757502                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             142128                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009483                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38562120                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24907974                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14550433                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15129626                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        29296                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       720685                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          213                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          164                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       238338                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        906026                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          55529                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         9161                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18618924                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        65792                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1846026                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       943556                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2510                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          6735                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          164                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       127059                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       122931                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       249990                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14701474                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1393191                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       286021                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2147966                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2081902                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            754775                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.723961                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14562079                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14550433                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9523705                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26717713                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.706250                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356457                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12281692                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6337275                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3370                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       217280                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7509274                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.635537                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.163523                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2947442     39.25%     39.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2053696     27.35%     66.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       843540     11.23%     77.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       420497      5.60%     83.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       427655      5.70%     89.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       167438      2.23%     91.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       183077      2.44%     93.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        94279      1.26%     95.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       371650      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7509274                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12281692                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1830556                       # Number of memory references committed
system.switch_cpus0.commit.loads              1125341                       # Number of loads committed
system.switch_cpus0.commit.membars               1676                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1765816                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11064716                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249906                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       371650                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25756422                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38144790                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4298                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 112428                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12281692                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.852773                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.852773                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.172646                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.172646                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66093954                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20116840                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19084907                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3362                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8527728                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3129948                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2549270                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       209390                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1268778                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1209106                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          330807                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9237                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3117648                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17270566                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3129948                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1539913                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3800847                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1129099                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        597510                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           48                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1526701                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        89125                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8431821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.535511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.312659                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4630974     54.92%     54.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          331004      3.93%     58.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          270273      3.21%     62.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          652184      7.73%     69.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          176173      2.09%     71.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          234055      2.78%     74.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          162689      1.93%     76.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           95982      1.14%     77.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1878487     22.28%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8431821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367032                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.025225                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3254747                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       583021                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3655240                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23332                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        915471                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       531300                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          322                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20699759                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1655                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        915471                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3493481                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         107197                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       131233                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3434926                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       349504                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19967738                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          152                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        140032                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       113761                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27907996                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     93233416                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     93233416                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17116907                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10791047                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4232                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2561                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           980287                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1883142                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       976241                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        19457                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       285893                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18852570                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4241                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14947572                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        31230                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6499027                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20023353                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          830                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8431821                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.772757                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.899628                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2924079     34.68%     34.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1822738     21.62%     56.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1157469     13.73%     70.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       879109     10.43%     80.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       767710      9.10%     89.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       398446      4.73%     94.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       340454      4.04%     98.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        67753      0.80%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74063      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8431821                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          88857     69.08%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         20223     15.72%     84.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        19545     15.20%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12419876     83.09%     83.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       208472      1.39%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1668      0.01%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1492991      9.99%     94.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       824565      5.52%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14947572                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.752820                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             128626                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008605                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38486816                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25356026                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14564534                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15076198                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        57165                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       749042                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          383                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          194                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       248995                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           10                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        915471                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          59735                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8289                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18856816                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        41991                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1883142                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       976241                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2542                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6766                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           13                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          194                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125522                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       121089                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       246611                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14711315                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1400244                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       236252                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2202671                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2072792                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            802427                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.725115                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14574642                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14564534                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9475145                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26922692                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.707903                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351939                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10031708                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12329714                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6527262                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3411                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       212871                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7516350                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.640386                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150202                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2889579     38.44%     38.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2095801     27.88%     66.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       846851     11.27%     77.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       485754      6.46%     84.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       386750      5.15%     89.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       160663      2.14%     91.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       190284      2.53%     93.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        94414      1.26%     95.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       366254      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7516350                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10031708                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12329714                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1861346                       # Number of memory references committed
system.switch_cpus1.commit.loads              1134100                       # Number of loads committed
system.switch_cpus1.commit.membars               1694                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1768457                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11113018                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       251357                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       366254                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26006903                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38630077                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3216                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  95907                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10031708                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12329714                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10031708                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.850077                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.850077                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.176364                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.176364                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66186547                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20103488                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19081537                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3408                       # number of misc regfile writes
system.l2.replacements                           2391                       # number of replacements
system.l2.tagsinuse                      32764.741279                       # Cycle average of tags in use
system.l2.total_refs                          1373197                       # Total number of references to valid blocks.
system.l2.sampled_refs                          35159                       # Sample count of references to valid blocks.
system.l2.avg_refs                          39.056771                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          4824.977552                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     38.329132                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    804.571666                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     36.954068                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    383.276633                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          13658.507239                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          13018.124989                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.147247                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001170                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.024554                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001128                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.011697                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.416825                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.397282                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999901                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         5949                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4867                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   10821                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             5240                       # number of Writeback hits
system.l2.Writeback_hits::total                  5240                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           60                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   112                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         6009                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4919                       # number of demand (read+write) hits
system.l2.demand_hits::total                    10933                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         6009                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4919                       # number of overall hits
system.l2.overall_hits::total                   10933                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1554                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          754                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2390                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1554                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          756                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2392                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1554                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          756                       # number of overall misses
system.l2.overall_misses::total                  2392                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1922485                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     70247898                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1757071                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     34938220                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       108865674                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data        77420                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         77420                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1922485                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     70247898                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1757071                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     35015640                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        108943094                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1922485                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     70247898                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1757071                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     35015640                       # number of overall miss cycles
system.l2.overall_miss_latency::total       108943094                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7503                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5621                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               13211                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         5240                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              5240                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           60                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           54                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               114                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7563                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5675                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                13325                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7563                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5675                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               13325                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.913043                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.207117                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.134140                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.180910                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.037037                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.017544                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.913043                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.205474                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.133216                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.179512                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.913043                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.205474                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.133216                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.179512                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 45773.452381                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 45204.567568                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 43926.775000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46337.161804                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45550.491213                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data        38710                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        38710                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 45773.452381                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 45204.567568                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 43926.775000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46316.984127                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45544.771739                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 45773.452381                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 45204.567568                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 43926.775000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46316.984127                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45544.771739                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1179                       # number of writebacks
system.l2.writebacks::total                      1179                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1554                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          754                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2390                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1554                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          756                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2392                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1554                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          756                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2392                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1684006                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     61231698                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1527654                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     30557030                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     95000388                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data        65809                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        65809                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1684006                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     61231698                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1527654                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     30622839                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     95066197                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1684006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     61231698                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1527654                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     30622839                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     95066197                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.207117                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.134140                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.180910                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.037037                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.017544                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.913043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.205474                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.133216                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.179512                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.913043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.205474                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.133216                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.179512                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 40095.380952                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39402.637066                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 38191.350000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40526.564987                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39749.116318                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 32904.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 32904.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 40095.380952                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 39402.637066                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 38191.350000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40506.400794                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39743.393395                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 40095.380952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 39402.637066                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 38191.350000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40506.400794                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39743.393395                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               514.985579                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001630889                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1933650.364865                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.985579                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          472                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.068887                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.756410                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.825297                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1622162                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1622162                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1622162                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1622162                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1622162                       # number of overall hits
system.cpu0.icache.overall_hits::total        1622162                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           62                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           62                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            62                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           62                       # number of overall misses
system.cpu0.icache.overall_misses::total           62                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2809368                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2809368                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2809368                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2809368                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2809368                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2809368                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1622224                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1622224                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1622224                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1622224                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1622224                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1622224                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 45312.387097                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 45312.387097                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 45312.387097                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 45312.387097                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 45312.387097                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 45312.387097                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           16                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2269026                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2269026                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2269026                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2269026                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2269026                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2269026                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 49326.652174                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 49326.652174                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 49326.652174                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 49326.652174                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 49326.652174                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 49326.652174                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7563                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164581278                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7819                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21048.890907                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   227.491532                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    28.508468                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.888639                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.111361                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1086464                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1086464                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       701555                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        701555                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2431                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2431                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1681                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1681                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1788019                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1788019                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1788019                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1788019                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        14600                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        14600                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          225                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          225                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        14825                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         14825                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        14825                       # number of overall misses
system.cpu0.dcache.overall_misses::total        14825                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    413761780                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    413761780                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8637515                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8637515                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    422399295                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    422399295                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    422399295                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    422399295                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1101064                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1101064                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       701780                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       701780                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2431                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2431                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1681                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1681                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1802844                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1802844                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1802844                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1802844                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.013260                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013260                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000321                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000321                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008223                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008223                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008223                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008223                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 28339.847945                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28339.847945                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 38388.955556                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38388.955556                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 28492.363912                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28492.363912                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 28492.363912                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28492.363912                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2413                       # number of writebacks
system.cpu0.dcache.writebacks::total             2413                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         7097                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         7097                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          165                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          165                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         7262                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         7262                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         7262                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         7262                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7503                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7503                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           60                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           60                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7563                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7563                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7563                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7563                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    128694260                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    128694260                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1522583                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1522583                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    130216843                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    130216843                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    130216843                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    130216843                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006814                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006814                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000085                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000085                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004195                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004195                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004195                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004195                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 17152.373717                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17152.373717                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 25376.383333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25376.383333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 17217.617744                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17217.617744                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 17217.617744                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17217.617744                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               511.940447                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999711619                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1941187.609709                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    37.940447                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          474                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.060802                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.759615                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.820417                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1526646                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1526646                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1526646                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1526646                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1526646                       # number of overall hits
system.cpu1.icache.overall_hits::total        1526646                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           55                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           55                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           55                       # number of overall misses
system.cpu1.icache.overall_misses::total           55                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2620046                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2620046                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2620046                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2620046                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2620046                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2620046                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1526701                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1526701                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1526701                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1526701                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1526701                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1526701                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 47637.200000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 47637.200000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 47637.200000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 47637.200000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 47637.200000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 47637.200000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           14                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           14                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1940426                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1940426                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1940426                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1940426                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1940426                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1940426                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 47327.463415                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 47327.463415                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 47327.463415                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 47327.463415                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 47327.463415                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 47327.463415                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5675                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157427692                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5931                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              26543.195414                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.074056                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.925944                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.883102                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.116898                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1063124                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1063124                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       723145                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        723145                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1894                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1894                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1704                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1704                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1786269                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1786269                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1786269                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1786269                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14546                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14546                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          513                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          513                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15059                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15059                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15059                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15059                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    430231619                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    430231619                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     24884819                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     24884819                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    455116438                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    455116438                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    455116438                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    455116438                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1077670                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1077670                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       723658                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       723658                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1894                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1894                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1704                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1704                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1801328                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1801328                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1801328                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1801328                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013498                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013498                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000709                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000709                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008360                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008360                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008360                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008360                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 29577.314657                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 29577.314657                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 48508.419103                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 48508.419103                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 30222.221794                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30222.221794                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 30222.221794                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30222.221794                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        37540                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        37540                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2827                       # number of writebacks
system.cpu1.dcache.writebacks::total             2827                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8925                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8925                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          459                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          459                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         9384                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9384                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         9384                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9384                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5621                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5621                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           54                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           54                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5675                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5675                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5675                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5675                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     80123277                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     80123277                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1175772                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1175772                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     81299049                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     81299049                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     81299049                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     81299049                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005216                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005216                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003150                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003150                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003150                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003150                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 14254.274506                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14254.274506                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 21773.555556                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 21773.555556                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 14325.823612                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14325.823612                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 14325.823612                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14325.823612                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
