

================================================================
== Vitis HLS Report for 'entry_proc'
================================================================
* Date:           Thu May  9 19:06:44 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  0.901 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|       2|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        -|     -|        -|       -|    -|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|      10|    -|
|Register         |        -|     -|        3|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|     0|        3|      12|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|     0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |HwReg_frm_buffer2_c_blk_n   |   2|          2|    1|          2|
    |HwReg_frm_buffer_c_blk_n    |   2|          2|    1|          2|
    |WidthInBytes_val2_c9_blk_n  |   2|          2|    1|          2|
    |ap_done                     |   2|          2|    1|          2|
    |real_start                  |   2|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  10|         10|    5|         10|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+----------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                               |   in|    1|  ap_ctrl_hs|            entry_proc|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|            entry_proc|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|            entry_proc|  return value|
|start_full_n                         |   in|    1|  ap_ctrl_hs|            entry_proc|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|            entry_proc|  return value|
|ap_continue                          |   in|    1|  ap_ctrl_hs|            entry_proc|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|            entry_proc|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|            entry_proc|  return value|
|start_out                            |  out|    1|  ap_ctrl_hs|            entry_proc|  return value|
|start_write                          |  out|    1|  ap_ctrl_hs|            entry_proc|  return value|
|HwReg_frm_buffer                     |   in|   32|     ap_none|      HwReg_frm_buffer|        scalar|
|HwReg_frm_buffer_c_din               |  out|   32|     ap_fifo|    HwReg_frm_buffer_c|       pointer|
|HwReg_frm_buffer_c_num_data_valid    |   in|    3|     ap_fifo|    HwReg_frm_buffer_c|       pointer|
|HwReg_frm_buffer_c_fifo_cap          |   in|    3|     ap_fifo|    HwReg_frm_buffer_c|       pointer|
|HwReg_frm_buffer_c_full_n            |   in|    1|     ap_fifo|    HwReg_frm_buffer_c|       pointer|
|HwReg_frm_buffer_c_write             |  out|    1|     ap_fifo|    HwReg_frm_buffer_c|       pointer|
|HwReg_frm_buffer2                    |   in|   32|     ap_none|     HwReg_frm_buffer2|        scalar|
|HwReg_frm_buffer2_c_din              |  out|   32|     ap_fifo|   HwReg_frm_buffer2_c|       pointer|
|HwReg_frm_buffer2_c_num_data_valid   |   in|    3|     ap_fifo|   HwReg_frm_buffer2_c|       pointer|
|HwReg_frm_buffer2_c_fifo_cap         |   in|    3|     ap_fifo|   HwReg_frm_buffer2_c|       pointer|
|HwReg_frm_buffer2_c_full_n           |   in|    1|     ap_fifo|   HwReg_frm_buffer2_c|       pointer|
|HwReg_frm_buffer2_c_write            |  out|    1|     ap_fifo|   HwReg_frm_buffer2_c|       pointer|
|WidthInBytes_val2                    |   in|   16|     ap_none|     WidthInBytes_val2|        scalar|
|WidthInBytes_val2_c9_din             |  out|   16|     ap_fifo|  WidthInBytes_val2_c9|       pointer|
|WidthInBytes_val2_c9_num_data_valid  |   in|    3|     ap_fifo|  WidthInBytes_val2_c9|       pointer|
|WidthInBytes_val2_c9_fifo_cap        |   in|    3|     ap_fifo|  WidthInBytes_val2_c9|       pointer|
|WidthInBytes_val2_c9_full_n          |   in|    1|     ap_fifo|  WidthInBytes_val2_c9|       pointer|
|WidthInBytes_val2_c9_write           |  out|    1|     ap_fifo|  WidthInBytes_val2_c9|       pointer|
+-------------------------------------+-----+-----+------------+----------------------+--------------+

