Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Jun  4 16:07:18 2024
| Host         : cadlab-04 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file calculator_control_sets_placed.rpt
| Design       : calculator
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    53 |
|    Minimum number of control sets                        |    53 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   102 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    53 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |    11 |
| >= 6 to < 8        |    14 |
| >= 8 to < 10       |    20 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     2 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             108 |           59 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              34 |           10 |
| Yes          | No                    | No                     |             164 |           63 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             232 |           75 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+-----------------------------------------+---------------------------------------+------------------+----------------+--------------+
|      Clock Signal     |              Enable Signal              |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+-----------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  clkExtPort_IBUF_BUFG |                                         |                                       |                1 |              1 |         1.00 |
|  clkGen/clkPort       | toAns/intData[13]_i_2__0_n_0            | toAns/intData[13]                     |                2 |              4 |         2.00 |
|  clkGen/clkPort       | toNum/intData[13]_i_2_n_0               |                                       |                3 |              4 |         1.33 |
|  clkGen/clkPort       | rec/convert                             | rec/resetReg                          |                2 |              4 |         2.00 |
|  clkGen/clkPort       | rec/writeNumReg                         | rec/resetReg                          |                1 |              4 |         4.00 |
|  clkGen/clkPort       | rec/shiftEn                             | rec/bitClr                            |                1 |              4 |         4.00 |
|  clkGen/clkPort       | toAns/intData[13]_i_2__0_n_0            |                                       |                3 |              4 |         1.33 |
|  clkGen/clkPort       | rec/convert                             | rec/datapath.num[3]_i_1_n_0           |                1 |              4 |         4.00 |
|  clkGen/clkPort       | toNum/intData[13]_i_2_n_0               | toNum/intData[10]                     |                2 |              4 |         2.00 |
|  clkGen/clkPort       | path/E[0]                               |                                       |                2 |              5 |         2.50 |
|  clkGen/clkPort       | controller/FSM_sequential_cs[4]_i_1_n_0 |                                       |                3 |              5 |         1.67 |
|  clkGen/clkPort       | trans/bitCtr[4]_i_1_n_0                 | toOut/Q[0]                            |                1 |              5 |         5.00 |
|  clkGen/clkPort       | toNum/intReg[9][5]_i_2_n_0              | toNum/intReg[9][5]_i_1_n_0            |                1 |              6 |         6.00 |
|  clkGen/clkPort       | toOut/FSM_onehot_cs[8]_i_1_n_0          |                                       |                2 |              6 |         3.00 |
|  clkExtPort_IBUF_BUFG |                                         | clkGen/clkDividerCtr[5]_i_1_n_0       |                2 |              6 |         3.00 |
|  clkGen/clkPort       | toNum/intReg[0][5]_i_2_n_0              | toNum/intReg[0][5]_i_1_n_0            |                2 |              6 |         3.00 |
|  clkGen/clkPort       | toNum/intReg[1][5]_i_2_n_0              | toNum/intReg[1][5]_i_1_n_0            |                3 |              6 |         2.00 |
|  clkGen/clkPort       | toNum/intReg[2][5]_i_2_n_0              | toNum/intReg[2][5]_i_1_n_0            |                2 |              6 |         3.00 |
|  clkGen/clkPort       | toNum/intReg[4][5]_i_2_n_0              | toNum/intReg[4][5]_i_1_n_0            |                2 |              6 |         3.00 |
|  clkGen/clkPort       | toNum/intReg[5][5]_i_2_n_0              | toNum/intReg[5][5]_i_1_n_0            |                2 |              6 |         3.00 |
|  clkGen/clkPort       | toNum/intReg[6][5]_i_2_n_0              | toNum/intReg[6][5]_i_1_n_0            |                2 |              6 |         3.00 |
|  clkGen/clkPort       | toNum/intReg[3][5]_i_2_n_0              | toNum/intReg[3][5]_i_1_n_0            |                2 |              6 |         3.00 |
|  clkGen/clkPort       | toNum/intReg[8][5]_i_2_n_0              | toNum/intReg[8][5]_i_1_n_0            |                3 |              6 |         2.00 |
|  clkGen/clkPort       | toNum/intReg[7][5]_i_2_n_0              | toNum/intReg[7][5]_i_1_n_0            |                2 |              6 |         3.00 |
|  clkGen/clkPort       | toAns/intAddr[7]_i_2__0_n_0             | toAns/intAddr0_in[5]                  |                4 |              7 |         1.75 |
|  clkGen/clkPort       | toOut/read                              |                                       |                3 |              7 |         2.33 |
|  clkGen/clkPort       | controller/CEA2                         | controller/FSM_sequential_cs_reg[4]_2 |                2 |              8 |         4.00 |
|  clkGen/clkPort       | controller/FSM_sequential_cs_reg[4]_0   | controller/FSM_sequential_cs_reg[4]_1 |                2 |              8 |         4.00 |
|  clkGen/clkPort       | rec/intData[7]_i_1__2_n_0               |                                       |                2 |              8 |         4.00 |
|  clkGen/clkPort       | rec/ns                                  |                                       |                2 |              8 |         4.00 |
|  clkGen/clkPort       | rec/numReg[0][7]_i_1_n_0                | rec/resetReg                          |                2 |              8 |         4.00 |
|  clkGen/clkPort       | rec/numReg[10]_9                        | rec/resetReg                          |                2 |              8 |         4.00 |
|  clkGen/clkPort       | rec/numReg[1]_0                         | rec/resetReg                          |                2 |              8 |         4.00 |
|  clkGen/clkPort       | rec/numReg[2]_1                         | rec/resetReg                          |                4 |              8 |         2.00 |
|  clkGen/clkPort       | toNum/FSM_onehot_cs[3]_i_1_n_0          |                                       |                2 |              8 |         4.00 |
|  clkGen/clkPort       | toNum/intAddr[7]_i_2_n_0                | toNum/intAddr                         |                5 |              8 |         1.60 |
|  clkGen/clkPort       | rec/numReg[9]_8                         | rec/resetReg                          |                2 |              8 |         4.00 |
|  clkGen/clkPort       | rec/number[7]_i_1_n_0                   |                                       |                4 |              8 |         2.00 |
|  clkGen/clkPort       | rec/numReg[5]_4                         | rec/resetReg                          |                2 |              8 |         4.00 |
|  clkGen/clkPort       | rec/numReg[7]_6                         | rec/resetReg                          |                3 |              8 |         2.67 |
|  clkGen/clkPort       | rec/numReg[3]_2                         | rec/resetReg                          |                2 |              8 |         4.00 |
|  clkGen/clkPort       | rec/numReg[4]_3                         | rec/resetReg                          |                2 |              8 |         4.00 |
|  clkGen/clkPort       | toOut/read                              | toOut/clr                             |                2 |              8 |         4.00 |
|  clkGen/clkPort       | rec/numReg[8]_7                         | rec/resetReg                          |                1 |              8 |         8.00 |
|  clkGen/clkPort       | rec/numReg[6]_5                         | rec/resetReg                          |                2 |              8 |         4.00 |
|  clkGen/clkPort       | toOut/E[0]                              |                                       |                2 |              9 |         4.50 |
|  clkGen/clkPort       | toAns/FSM_onehot_cs[10]_i_1_n_0         |                                       |                6 |             11 |         1.83 |
|  clkGen/clkPort       | toNum/FSM_onehot_cs[11]_i_1_n_0         |                                       |                5 |             12 |         2.40 |
|  clkGen/clkPort       |                                         | rec/baudClr                           |                4 |             14 |         3.50 |
|  clkGen/clkPort       |                                         | trans/baudCtr[0]_i_1__0_n_0           |                4 |             14 |         3.50 |
|  clkGen/clkPort       | controller/E[0]                         | controller/SR[0]                      |                5 |             16 |         3.20 |
|  clkGen/clkPort       | toOut/intMaxAddr_0                      |                                       |               24 |             69 |         2.88 |
|  clkGen/clkPort       |                                         |                                       |               58 |            107 |         1.84 |
+-----------------------+-----------------------------------------+---------------------------------------+------------------+----------------+--------------+


