#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Sat May 23 12:34:39 2015
# Process ID: 7268
# Log file: C:/Users/Owner/Desktop/SVM/SMO/smosynth/smosynth/smo_linear/smo_linear.runs/impl_1/smo_linear_system_wrapper.vdi
# Journal file: C:/Users/Owner/Desktop/SVM/SMO/smosynth/smosynth/smo_linear/smo_linear.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source smo_linear_system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 653 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Owner/Desktop/SVM/SMO/smosynth/smosynth/smo_linear/smo_linear.srcs/sources_1/bd/smo_linear_system/ip/smo_linear_system_processing_system7_0_0/smo_linear_system_processing_system7_0_0.xdc] for cell 'smo_linear_system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Owner/Desktop/SVM/SMO/smosynth/smosynth/smo_linear/smo_linear.srcs/sources_1/bd/smo_linear_system/ip/smo_linear_system_processing_system7_0_0/smo_linear_system_processing_system7_0_0.xdc] for cell 'smo_linear_system_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Owner/Desktop/SVM/SMO/smosynth/smosynth/smo_linear/smo_linear.srcs/sources_1/bd/smo_linear_system/ip/smo_linear_system_rst_processing_system7_0_100M_0/smo_linear_system_rst_processing_system7_0_100M_0_board.xdc] for cell 'smo_linear_system_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/Owner/Desktop/SVM/SMO/smosynth/smosynth/smo_linear/smo_linear.srcs/sources_1/bd/smo_linear_system/ip/smo_linear_system_rst_processing_system7_0_100M_0/smo_linear_system_rst_processing_system7_0_100M_0_board.xdc] for cell 'smo_linear_system_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Users/Owner/Desktop/SVM/SMO/smosynth/smosynth/smo_linear/smo_linear.srcs/sources_1/bd/smo_linear_system/ip/smo_linear_system_rst_processing_system7_0_100M_0/smo_linear_system_rst_processing_system7_0_100M_0.xdc] for cell 'smo_linear_system_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/Owner/Desktop/SVM/SMO/smosynth/smosynth/smo_linear/smo_linear.srcs/sources_1/bd/smo_linear_system/ip/smo_linear_system_rst_processing_system7_0_100M_0/smo_linear_system_rst_processing_system7_0_100M_0.xdc] for cell 'smo_linear_system_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Users/Owner/Desktop/SVM/SMO/smosynth/smosynth/smo_linear/smo_linear.srcs/sources_1/bd/smo_linear_system/ip/smo_linear_system_axi_gpio_0_1/smo_linear_system_axi_gpio_0_1_board.xdc] for cell 'smo_linear_system_i/start_comp/U0'
Finished Parsing XDC File [c:/Users/Owner/Desktop/SVM/SMO/smosynth/smosynth/smo_linear/smo_linear.srcs/sources_1/bd/smo_linear_system/ip/smo_linear_system_axi_gpio_0_1/smo_linear_system_axi_gpio_0_1_board.xdc] for cell 'smo_linear_system_i/start_comp/U0'
Parsing XDC File [c:/Users/Owner/Desktop/SVM/SMO/smosynth/smosynth/smo_linear/smo_linear.srcs/sources_1/bd/smo_linear_system/ip/smo_linear_system_axi_gpio_0_1/smo_linear_system_axi_gpio_0_1.xdc] for cell 'smo_linear_system_i/start_comp/U0'
Finished Parsing XDC File [c:/Users/Owner/Desktop/SVM/SMO/smosynth/smosynth/smo_linear/smo_linear.srcs/sources_1/bd/smo_linear_system/ip/smo_linear_system_axi_gpio_0_1/smo_linear_system_axi_gpio_0_1.xdc] for cell 'smo_linear_system_i/start_comp/U0'
Parsing XDC File [c:/Users/Owner/Desktop/SVM/SMO/smosynth/smosynth/smo_linear/smo_linear.srcs/sources_1/bd/smo_linear_system/ip/smo_linear_system_axi_gpio_0_2/smo_linear_system_axi_gpio_0_2_board.xdc] for cell 'smo_linear_system_i/finish_comp/U0'
Finished Parsing XDC File [c:/Users/Owner/Desktop/SVM/SMO/smosynth/smosynth/smo_linear/smo_linear.srcs/sources_1/bd/smo_linear_system/ip/smo_linear_system_axi_gpio_0_2/smo_linear_system_axi_gpio_0_2_board.xdc] for cell 'smo_linear_system_i/finish_comp/U0'
Parsing XDC File [c:/Users/Owner/Desktop/SVM/SMO/smosynth/smosynth/smo_linear/smo_linear.srcs/sources_1/bd/smo_linear_system/ip/smo_linear_system_axi_gpio_0_2/smo_linear_system_axi_gpio_0_2.xdc] for cell 'smo_linear_system_i/finish_comp/U0'
Finished Parsing XDC File [c:/Users/Owner/Desktop/SVM/SMO/smosynth/smosynth/smo_linear/smo_linear.srcs/sources_1/bd/smo_linear_system/ip/smo_linear_system_axi_gpio_0_2/smo_linear_system_axi_gpio_0_2.xdc] for cell 'smo_linear_system_i/finish_comp/U0'
Parsing XDC File [C:/Users/Owner/Desktop/SVM/SMO/smosynth/smosynth/smosynth.prj/zed_smo_constraints.xdc]
Finished Parsing XDC File [C:/Users/Owner/Desktop/SVM/SMO/smosynth/smosynth/smosynth.prj/zed_smo_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 584.613 ; gain = 367.973
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.600 . Memory (MB): peak = 588.652 ; gain = 1.121
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 8 inverter(s) to 21 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 25f35cef8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1109.598 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 79 cells.
Phase 2 Constant Propagation | Checksum: 1dd18462b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1109.598 ; gain = 0.000

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_fptrunc_64ns_32_1_U52/synth_top_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/CARRYS_OUT[0].
WARNING: [Opt 31-6] Deleting driverless net: smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_fptrunc_64ns_32_1_U52/synth_top_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/RND_BIT_GEN/CARRYS_OUT[0].
WARNING: [Opt 31-6] Deleting driverless net: smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_fptrunc_64ns_32_1_U52/synth_top_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.Z_DET_REQ.DET_ZERO/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_fptrunc_64ns_32_1_U0/synth_top_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/CARRYS_OUT[0].
WARNING: [Opt 31-6] Deleting driverless net: smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_fptrunc_64ns_32_1_U0/synth_top_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/RND_BIT_GEN/CARRYS_OUT[0].
WARNING: [Opt 31-6] Deleting driverless net: smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_fptrunc_64ns_32_1_U0/synth_top_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.Z_DET_REQ.DET_ZERO/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_fadd_32ns_32ns_32_5_full_dsp_U24/synth_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_fptrunc_64ns_32_1_U26/synth_top_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/CARRYS_OUT[0].
WARNING: [Opt 31-6] Deleting driverless net: smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_fptrunc_64ns_32_1_U26/synth_top_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/RND_BIT_GEN/CARRYS_OUT[0].
WARNING: [Opt 31-6] Deleting driverless net: smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_fptrunc_64ns_32_1_U26/synth_top_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.Z_DET_REQ.DET_ZERO/CARRY_OUT.
INFO: [Opt 31-12] Eliminated 10932 unconnected nets.
INFO: [Opt 31-11] Eliminated 319 unconnected cells.
Phase 3 Sweep | Checksum: 180d083e5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1109.598 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.127 . Memory (MB): peak = 1109.598 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 180d083e5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1109.598 ; gain = 0.000
Implement Debug Cores | Checksum: 15ab52a4b
Logic Optimization | Checksum: 15ab52a4b

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 32 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 1b810d69c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.162 . Memory (MB): peak = 1168.730 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1b810d69c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1168.730 ; gain = 59.133
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:16 . Memory (MB): peak = 1168.730 ; gain = 584.117
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.314 . Memory (MB): peak = 1168.730 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.730 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Owner/Desktop/SVM/SMO/smosynth/smosynth/smo_linear/smo_linear.runs/impl_1/smo_linear_system_wrapper_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1168.730 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: fa29d80d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.515 . Memory (MB): peak = 1168.730 ; gain = 0.000

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.355 . Memory (MB): peak = 1168.730 ; gain = 0.000
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1168.730 ; gain = 0.000

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: ebdde96a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1168.730 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS18
	FIXED_IO_mio[12] of IOStandard LVCMOS18
	FIXED_IO_mio[11] of IOStandard LVCMOS18
	FIXED_IO_mio[10] of IOStandard LVCMOS18
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS18
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS18
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: ebdde96a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1168.730 ; gain = 0.000

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: ebdde96a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1168.730 ; gain = 0.000

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: c8194bde

Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1168.730 ; gain = 0.000
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15633f793

Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1168.730 ; gain = 0.000

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 1d1ccc1a8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1168.730 ; gain = 0.000
Phase 2.2.1 Place Init Design | Checksum: 1b446cb20

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 1223.207 ; gain = 54.477
Phase 2.2 Build Placer Netlist Model | Checksum: 1b446cb20

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 1223.207 ; gain = 54.477

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 1b446cb20

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 1223.207 ; gain = 54.477
Phase 2.3 Constrain Clocks/Macros | Checksum: 1b446cb20

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 1223.207 ; gain = 54.477
Phase 2 Placer Initialization | Checksum: 1b446cb20

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 1223.207 ; gain = 54.477

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 15e9bc581

Time (s): cpu = 00:01:20 ; elapsed = 00:01:01 . Memory (MB): peak = 1248.531 ; gain = 79.801

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 15e9bc581

Time (s): cpu = 00:01:20 ; elapsed = 00:01:01 . Memory (MB): peak = 1248.531 ; gain = 79.801

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: df0c4883

Time (s): cpu = 00:01:34 ; elapsed = 00:01:09 . Memory (MB): peak = 1248.531 ; gain = 79.801

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 12d236c32

Time (s): cpu = 00:01:34 ; elapsed = 00:01:10 . Memory (MB): peak = 1248.531 ; gain = 79.801

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 12d236c32

Time (s): cpu = 00:01:34 ; elapsed = 00:01:10 . Memory (MB): peak = 1248.531 ; gain = 79.801

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: cad6d71d

Time (s): cpu = 00:01:40 ; elapsed = 00:01:13 . Memory (MB): peak = 1248.531 ; gain = 79.801

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 10a86389c

Time (s): cpu = 00:01:40 ; elapsed = 00:01:14 . Memory (MB): peak = 1248.531 ; gain = 79.801

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1970e474f

Time (s): cpu = 00:01:49 ; elapsed = 00:01:23 . Memory (MB): peak = 1248.531 ; gain = 79.801
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1970e474f

Time (s): cpu = 00:01:50 ; elapsed = 00:01:23 . Memory (MB): peak = 1248.531 ; gain = 79.801

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1970e474f

Time (s): cpu = 00:01:50 ; elapsed = 00:01:23 . Memory (MB): peak = 1248.531 ; gain = 79.801

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1970e474f

Time (s): cpu = 00:01:50 ; elapsed = 00:01:23 . Memory (MB): peak = 1248.531 ; gain = 79.801
Phase 4.6 Small Shape Detail Placement | Checksum: 1970e474f

Time (s): cpu = 00:01:50 ; elapsed = 00:01:23 . Memory (MB): peak = 1248.531 ; gain = 79.801

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1970e474f

Time (s): cpu = 00:01:52 ; elapsed = 00:01:25 . Memory (MB): peak = 1248.531 ; gain = 79.801
Phase 4 Detail Placement | Checksum: 1970e474f

Time (s): cpu = 00:01:52 ; elapsed = 00:01:25 . Memory (MB): peak = 1248.531 ; gain = 79.801

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 24d7b3e92

Time (s): cpu = 00:01:53 ; elapsed = 00:01:26 . Memory (MB): peak = 1248.531 ; gain = 79.801

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 24d7b3e92

Time (s): cpu = 00:01:53 ; elapsed = 00:01:26 . Memory (MB): peak = 1248.531 ; gain = 79.801

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: 115db30d1

Time (s): cpu = 00:02:10 ; elapsed = 00:01:38 . Memory (MB): peak = 1248.531 ; gain = 79.801
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.336. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 115db30d1

Time (s): cpu = 00:02:10 ; elapsed = 00:01:39 . Memory (MB): peak = 1248.531 ; gain = 79.801
Phase 5.2.2 Post Placement Optimization | Checksum: 115db30d1

Time (s): cpu = 00:02:10 ; elapsed = 00:01:39 . Memory (MB): peak = 1248.531 ; gain = 79.801
Phase 5.2 Post Commit Optimization | Checksum: 115db30d1

Time (s): cpu = 00:02:10 ; elapsed = 00:01:39 . Memory (MB): peak = 1248.531 ; gain = 79.801

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 115db30d1

Time (s): cpu = 00:02:10 ; elapsed = 00:01:39 . Memory (MB): peak = 1248.531 ; gain = 79.801

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 115db30d1

Time (s): cpu = 00:02:11 ; elapsed = 00:01:39 . Memory (MB): peak = 1248.531 ; gain = 79.801

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 115db30d1

Time (s): cpu = 00:02:11 ; elapsed = 00:01:39 . Memory (MB): peak = 1248.531 ; gain = 79.801
Phase 5.5 Placer Reporting | Checksum: 115db30d1

Time (s): cpu = 00:02:11 ; elapsed = 00:01:39 . Memory (MB): peak = 1248.531 ; gain = 79.801

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 15b6cbd97

Time (s): cpu = 00:02:11 ; elapsed = 00:01:39 . Memory (MB): peak = 1248.531 ; gain = 79.801
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 15b6cbd97

Time (s): cpu = 00:02:11 ; elapsed = 00:01:39 . Memory (MB): peak = 1248.531 ; gain = 79.801
Ending Placer Task | Checksum: 11b547197

Time (s): cpu = 00:02:11 ; elapsed = 00:01:39 . Memory (MB): peak = 1248.531 ; gain = 79.801
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:17 ; elapsed = 00:02:02 . Memory (MB): peak = 1248.531 ; gain = 79.801
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:41 ; elapsed = 00:00:24 . Memory (MB): peak = 1248.531 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 1248.531 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 1248.531 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.633 . Memory (MB): peak = 1248.531 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1248.531 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard LVCMOS18; FIXED_IO_mio[26] of IOStandard LVCMOS18; FIXED_IO_mio[25] of IOStandard LVCMOS18; FIXED_IO_mio[24] of IOStandard LVCMOS18; FIXED_IO_mio[23] of IOStandard LVCMOS18; FIXED_IO_mio[22] of IOStandard LVCMOS18; FIXED_IO_mio[21] of IOStandard LVCMOS18; FIXED_IO_mio[20] of IOStandard LVCMOS18; FIXED_IO_mio[19] of IOStandard LVCMOS18; FIXED_IO_mio[18] of IOStandard LVCMOS18; FIXED_IO_mio[17] of IOStandard LVCMOS18; FIXED_IO_mio[16] of IOStandard LVCMOS18; FIXED_IO_mio[15] of IOStandard LVCMOS18; FIXED_IO_mio[14] of IOStandard LVCMOS18; FIXED_IO_mio[13] of IOStandard LVCMOS18; FIXED_IO_mio[12] of IOStandard LVCMOS18; FIXED_IO_mio[11] of IOStandard LVCMOS18; FIXED_IO_mio[10] of IOStandard LVCMOS18; FIXED_IO_mio[9] of IOStandard LVCMOS18; FIXED_IO_mio[8] of IOStandard LVCMOS18; FIXED_IO_mio[7] of IOStandard LVCMOS18; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS18;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e31a6617

Time (s): cpu = 00:01:02 ; elapsed = 00:00:50 . Memory (MB): peak = 1284.395 ; gain = 35.863

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e31a6617

Time (s): cpu = 00:01:03 ; elapsed = 00:00:51 . Memory (MB): peak = 1290.645 ; gain = 42.113

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: e31a6617

Time (s): cpu = 00:01:04 ; elapsed = 00:00:52 . Memory (MB): peak = 1298.879 ; gain = 50.348
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1a4fb8506

Time (s): cpu = 00:01:28 ; elapsed = 00:01:07 . Memory (MB): peak = 1347.527 ; gain = 98.996
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.446  | TNS=0.000  | WHS=-0.237 | THS=-129.456|

Phase 2 Router Initialization | Checksum: 11d38c622

Time (s): cpu = 00:01:38 ; elapsed = 00:01:13 . Memory (MB): peak = 1388.352 ; gain = 139.820

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c2bc544f

Time (s): cpu = 00:01:50 ; elapsed = 00:01:19 . Memory (MB): peak = 1388.352 ; gain = 139.820

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3404
 Number of Nodes with overlaps = 825
 Number of Nodes with overlaps = 175
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
INFO: [Route 35-325] The following overlapped node exist in the design and there is low overall congestion. 
1. INT_L_X42Y50/IMUX_L30
Overlapping nets: 2
	smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dadd_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q_reg[0]
	smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dadd_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[1]_i_3__0_n_4

 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 94dc2dc4

Time (s): cpu = 00:02:46 ; elapsed = 00:01:57 . Memory (MB): peak = 1388.352 ; gain = 139.820
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.031  | TNS=0.000  | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 1a4875079

Time (s): cpu = 00:02:47 ; elapsed = 00:01:58 . Memory (MB): peak = 1388.352 ; gain = 139.820

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 1888da6b7

Time (s): cpu = 00:02:49 ; elapsed = 00:02:00 . Memory (MB): peak = 1388.352 ; gain = 139.820
Phase 4.1.2 GlobIterForTiming | Checksum: 206fe16d2

Time (s): cpu = 00:02:49 ; elapsed = 00:02:00 . Memory (MB): peak = 1388.352 ; gain = 139.820
Phase 4.1 Global Iteration 0 | Checksum: 206fe16d2

Time (s): cpu = 00:02:49 ; elapsed = 00:02:01 . Memory (MB): peak = 1388.352 ; gain = 139.820

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: b94928e6

Time (s): cpu = 00:02:57 ; elapsed = 00:02:08 . Memory (MB): peak = 1388.352 ; gain = 139.820
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.162  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 167b5f5dc

Time (s): cpu = 00:02:58 ; elapsed = 00:02:08 . Memory (MB): peak = 1388.352 ; gain = 139.820
Phase 4 Rip-up And Reroute | Checksum: 167b5f5dc

Time (s): cpu = 00:02:58 ; elapsed = 00:02:08 . Memory (MB): peak = 1388.352 ; gain = 139.820

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 119c4953a

Time (s): cpu = 00:03:01 ; elapsed = 00:02:10 . Memory (MB): peak = 1388.352 ; gain = 139.820
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.176  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 119c4953a

Time (s): cpu = 00:03:01 ; elapsed = 00:02:10 . Memory (MB): peak = 1388.352 ; gain = 139.820

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 119c4953a

Time (s): cpu = 00:03:01 ; elapsed = 00:02:10 . Memory (MB): peak = 1388.352 ; gain = 139.820
Phase 5 Delay and Skew Optimization | Checksum: 119c4953a

Time (s): cpu = 00:03:01 ; elapsed = 00:02:10 . Memory (MB): peak = 1388.352 ; gain = 139.820

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 174713470

Time (s): cpu = 00:03:06 ; elapsed = 00:02:13 . Memory (MB): peak = 1388.352 ; gain = 139.820
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.176  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 16cf9500d

Time (s): cpu = 00:03:06 ; elapsed = 00:02:13 . Memory (MB): peak = 1388.352 ; gain = 139.820

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.88133 %
  Global Horizontal Routing Utilization  = 7.69566 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16b59fa0b

Time (s): cpu = 00:03:06 ; elapsed = 00:02:14 . Memory (MB): peak = 1388.352 ; gain = 139.820

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16b59fa0b

Time (s): cpu = 00:03:06 ; elapsed = 00:02:14 . Memory (MB): peak = 1388.352 ; gain = 139.820

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c07c7d77

Time (s): cpu = 00:03:09 ; elapsed = 00:02:17 . Memory (MB): peak = 1388.352 ; gain = 139.820

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.176  | TNS=0.000  | WHS=0.013  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1c07c7d77

Time (s): cpu = 00:03:09 ; elapsed = 00:02:17 . Memory (MB): peak = 1388.352 ; gain = 139.820
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:09 ; elapsed = 00:02:17 . Memory (MB): peak = 1388.352 ; gain = 139.820

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:14 ; elapsed = 00:02:39 . Memory (MB): peak = 1388.352 ; gain = 139.820
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 1388.352 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 1388.352 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Owner/Desktop/SVM/SMO/smosynth/smosynth/smo_linear/smo_linear.runs/impl_1/smo_linear_system_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1388.352 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1388.352 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1388.352 ; gain = 0.000
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dadd_64ns_64ns_64_5_full_dsp_U54/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dadd_64ns_64ns_64_5_full_dsp_U54/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dadd_64ns_64ns_64_5_full_dsp_U54/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dmul_64ns_64ns_64_6_max_dsp_U55/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dmul_64ns_64ns_64_6_max_dsp_U55/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dmul_64ns_64ns_64_6_max_dsp_U55/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dmul_64ns_64ns_64_6_max_dsp_U55/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dadd_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dadd_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dadd_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dmul_64ns_64ns_64_6_max_dsp_U3/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dmul_64ns_64ns_64_6_max_dsp_U3/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dmul_64ns_64ns_64_6_max_dsp_U3/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dmul_64ns_64ns_64_6_max_dsp_U3/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dadd_64ns_64ns_64_5_full_dsp_U28/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dadd_64ns_64ns_64_5_full_dsp_U28/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dadd_64ns_64ns_64_5_full_dsp_U28/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dexp_64ns_64ns_64_18_full_dsp_U31/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dexp_64ns_64ns_64_18_full_dsp_U31/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 input B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dexp_64ns_64ns_64_18_full_dsp_U31/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dexp_64ns_64ns_64_18_full_dsp_U31/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dexp_64ns_64ns_64_18_full_dsp_U31/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dexp_64ns_64ns_64_18_full_dsp_U31/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dexp_64ns_64ns_64_18_full_dsp_U31/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dexp_64ns_64ns_64_18_full_dsp_U31/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dexp_64ns_64ns_64_18_full_dsp_U31/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dexp_64ns_64ns_64_18_full_dsp_U31/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP input B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dexp_64ns_64ns_64_18_full_dsp_U31/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dexp_64ns_64ns_64_18_full_dsp_U31/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dexp_64ns_64ns_64_18_full_dsp_U31/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 input B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dexp_64ns_64ns_64_18_full_dsp_U31/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dexp_64ns_64ns_64_18_full_dsp_U31/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dexp_64ns_64ns_64_18_full_dsp_U31/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dexp_64ns_64ns_64_18_full_dsp_U31/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dexp_64ns_64ns_64_18_full_dsp_U31/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dexp_64ns_64ns_64_18_full_dsp_U31/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dexp_64ns_64ns_64_18_full_dsp_U31/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dexp_64ns_64ns_64_18_full_dsp_U31/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dexp_64ns_64ns_64_18_full_dsp_U31/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dexp_64ns_64ns_64_18_full_dsp_U31/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dexp_64ns_64ns_64_18_full_dsp_U31/synth_top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dlog_64ns_64ns_64_31_full_dsp_U30/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rounder/use_rounder.rounder/dsp.two.dsp48e1_add_lo/DSP input B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dlog_64ns_64ns_64_31_full_dsp_U30/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dlog_64ns_64ns_64_31_full_dsp_U30/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dlog_64ns_64ns_64_31_full_dsp_U30/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/bez_add/dsp.two.dsp48e1_add_lo/DSP input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dlog_64ns_64ns_64_31_full_dsp_U30/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/zi_add_no_combined_adder.zi_add/dsp.two.dsp48e1_add_lo/DSP input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dlog_64ns_64ns_64_31_full_dsp_U30/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dlog_64ns_64ns_64_31_full_dsp_U30/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dlog_64ns_64ns_64_31_full_dsp_U30/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dlog_64ns_64ns_64_31_full_dsp_U30/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/zi_add_no_combined_adder.zi_add/dsp.two.dsp48e1_add_lo/DSP input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dlog_64ns_64ns_64_31_full_dsp_U30/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dlog_64ns_64ns_64_31_full_dsp_U30/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dlog_64ns_64ns_64_31_full_dsp_U30/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dlog_64ns_64ns_64_31_full_dsp_U30/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/zi_add_no_combined_adder.zi_add/dsp.two.dsp48e1_add_lo/DSP input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dlog_64ns_64ns_64_31_full_dsp_U30/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dlog_64ns_64ns_64_31_full_dsp_U30/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dlog_64ns_64ns_64_31_full_dsp_U30/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/bez_add/dsp.two.dsp48e1_add_lo/DSP input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dlog_64ns_64ns_64_31_full_dsp_U30/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dlog_64ns_64ns_64_31_full_dsp_U30/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/az_mult_no_combined_adder.az_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input A C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dlog_64ns_64ns_64_31_full_dsp_U30/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/bez_add/dsp.two.dsp48e1_add_hi/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dlog_64ns_64ns_64_31_full_dsp_U30/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/bez_add/dsp.two.dsp48e1_add_lo/DSP input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dlog_64ns_64ns_64_31_full_dsp_U30/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/z1_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dlog_64ns_64ns_64_31_full_dsp_U30/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/z1_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dlog_64ns_64ns_64_31_full_dsp_U30/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_combiner_dsp48.addsub_comb/dsp.two.dsp48e1_add_lo/DSP input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dlog_64ns_64ns_64_31_full_dsp_U30/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dlog_64ns_64ns_64_31_full_dsp_U30/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dlog_64ns_64ns_64_31_full_dsp_U30/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/squarer/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dlog_64ns_64ns_64_31_full_dsp_U30/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/z_plus_L_adder/dsp.two.dsp48e1_add_hi/DSP input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dlog_64ns_64ns_64_31_full_dsp_U30/synth_top_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/z_plus_L_adder/dsp.two.dsp48e1_add_lo/DSP input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dmul_64ns_64ns_64_6_max_dsp_U29/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dmul_64ns_64ns_64_6_max_dsp_U29/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dmul_64ns_64ns_64_6_max_dsp_U29/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_dmul_64ns_64ns_64_6_max_dsp_U29/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_fadd_32ns_32ns_32_5_full_dsp_U24/synth_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_fadd_32ns_32ns_32_5_full_dsp_U24/synth_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_fmul_32ns_32ns_32_4_max_dsp_U25/synth_top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input A is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_fmul_32ns_32ns_32_4_max_dsp_U25/synth_top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/synth_top_fmul_32ns_32ns_32_4_max_dsp_U25/synth_top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input A C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dadd_64ns_64ns_64_5_full_dsp_U54/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dadd_64ns_64ns_64_5_full_dsp_U54/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dadd_64ns_64ns_64_5_full_dsp_U54/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dmul_64ns_64ns_64_6_max_dsp_U55/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dmul_64ns_64ns_64_6_max_dsp_U55/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dmul_64ns_64ns_64_6_max_dsp_U55/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dmul_64ns_64ns_64_6_max_dsp_U55/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dmul_64ns_64ns_64_6_max_dsp_U55/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dmul_64ns_64ns_64_6_max_dsp_U55/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dmul_64ns_64ns_64_6_max_dsp_U55/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dmul_64ns_64ns_64_6_max_dsp_U55/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dmul_64ns_64ns_64_6_max_dsp_U55/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dmul_64ns_64ns_64_6_max_dsp_U55/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyLinear_fu_193/synth_top_dmul_64ns_64ns_64_6_max_dsp_U55/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dadd_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dadd_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dadd_64ns_64ns_64_5_full_dsp_U2/synth_top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dmul_64ns_64ns_64_6_max_dsp_U3/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dmul_64ns_64ns_64_6_max_dsp_U3/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dmul_64ns_64ns_64_6_max_dsp_U3/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP smo_linear_system_i/synth_top_0/inst/synth_top_writeResult_U0/grp_synth_top_classifyPoly_fu_149/grp_synth_top_dotProduct_fu_253/synth_top_dmul_64ns_64ns_64_6_max_dsp_U3/synth_top_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 217 Warnings, 195 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./smo_linear_system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'C:/Users/Owner/Desktop/SVM/SMO/smosynth/smosynth/smo_linear/smo_linear.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat May 23 12:44:36 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:01:18 ; elapsed = 00:01:45 . Memory (MB): peak = 1753.883 ; gain = 365.531
INFO: [Common 17-206] Exiting Vivado at Sat May 23 12:44:36 2015...
