m255
K4
z2
13
cModel Technology
Z0 dE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/prj/modelsim
!s112 0.1
!i10d 8192
!i10e 25
!i10f 100
varb_mux
Z1 V`JN@9S9cnhjKRR_L]QIcM3
r1
31
I8^bDBWV=c@2>J<b3W0JA@3
Z2 dE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/prj/modelsim
Z3 w1466968161
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/arb_mux.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/arb_mux.v
L0 69
Z4 OL;L;10.2c;57
Z5 o-work ddrlib -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
!s85 0
!i10b 1
!s100 d@B4nM`I8oPOF>GzR1JCe1
!s108 1468584336.710000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/arb_mux.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/arb_mux.v|
!i111 0
varb_row_col
R1
r1
31
I]00Mc@bGDHbJhmhQg_fU21
R2
R3
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/arb_row_col.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/arb_row_col.v
L0 84
R4
R5
!s85 0
!i10b 1
!s100 8E@;6J=RlGSCDgfi]C7213
!s108 1468584334.425000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/arb_row_col.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/arb_row_col.v|
!i111 0
varb_select
R1
r1
31
I@mB_iAgJkjLm8Hf6HE05<0
R2
R3
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/arb_select.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/arb_select.v
L0 75
R4
R5
!s85 0
!i10b 1
!s100 WPL7cICE?n8VS<Z?P4GD20
!s108 1468584334.476000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/arb_select.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/arb_select.v|
!i111 0
vaxi4_tg
Z6 !s110 1468584339
I0L4R6=H9=1UO58BEWCm583
R1
R2
Z7 w1381688244
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/sim/axi4_tg.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/sim/axi4_tg.v
L0 69
R4
r1
31
R5
!i10b 1
!s100 i@3;C9nMd27ccoEh]LI]^1
!s85 0
!s108 1468584339.977000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/sim/axi4_tg.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/sim/axi4_tg.v|
!i111 0
vaxi4_wrapper
IDR`>FNLA9KSX0MCE56P]b3
R1
R2
R7
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/sim/axi4_wrapper.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/sim/axi4_wrapper.v
L0 69
R4
r1
31
R5
Z8 !s110 1468584340
!i10b 1
!s100 ?M>^2ECmgD?WBH1oH0BbL0
!s85 0
!s108 1468584340.029000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/sim/axi4_wrapper.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/sim/axi4_wrapper.v|
!i111 0
vaxi_ctrl_addr_decode
Z9 !s110 1468584332
IBBM@T7WB=6?YQO:fYgmj10
R1
R2
Z10 w1466968162
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_ctrl_addr_decode.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_ctrl_addr_decode.v
L0 61
R4
r1
31
R5
!i10b 1
!s100 X1HMabLK8?]@@E18ED7F10
!s85 0
!s108 1468584332.366000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_ctrl_addr_decode.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_ctrl_addr_decode.v|
!i111 0
vaxi_ctrl_read
R9
Ikg@]86iW1ZQzAoQ@[4o8V2
R1
R2
R10
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_ctrl_read.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_ctrl_read.v
L0 68
R4
r1
31
R5
!i10b 1
!s100 SNZcW82eN2@WmiG2Si@5L3
!s85 0
!s108 1468584332.425000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_ctrl_read.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_ctrl_read.v|
!i111 0
vaxi_ctrl_reg
R9
IVMo@:J7S_bo_dPjQ;Tm3K2
R1
R2
R10
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_ctrl_reg.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_ctrl_reg.v
L0 73
R4
r1
31
R5
!i10b 1
!s100 DdF4LdAMCE?WFK?6BC`nP0
!s85 0
!s108 1468584332.483000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_ctrl_reg.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_ctrl_reg.v|
!i111 0
vaxi_ctrl_reg_bank
R9
I_XzV?O4B2KMD@8^Zl3V8G1
R1
R2
R10
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_ctrl_reg_bank.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_ctrl_reg_bank.v
L0 61
R4
r1
31
R5
!i10b 1
!s100 BUnlm7F]oGOlWB0[kUI==3
!s85 0
!s108 1468584332.558000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_ctrl_reg_bank.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_ctrl_reg_bank.v|
!i111 0
vaxi_ctrl_top
R9
IVR_?:b?beZK6l316dzad[2
R1
R2
R10
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_ctrl_top.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_ctrl_top.v
L0 68
R4
r1
31
R5
!i10b 1
!s100 Fo12F^o7klT6aA=b:QQ302
!s85 0
!s108 1468584332.610000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_ctrl_top.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_ctrl_top.v|
!i111 0
vaxi_ctrl_write
R9
I:A^Pi?mT047C=W:gzbWYT1
R1
R2
R10
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_ctrl_write.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_ctrl_write.v
L0 68
R4
r1
31
R5
!i10b 1
!s100 zTIRYiff_3k5[J5U@nZJY1
!s85 0
!s108 1468584332.668000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_ctrl_write.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_ctrl_write.v|
!i111 0
Eaxi_ddr3_v6
Z11 w1468594134
Z12 DPx6 ddrlib 9 types_ddr 0 22 7fgi8zMQ<A=;8d]9IG32D2
Z13 DPx7 ambalib 11 types_amba4 0 22 ?km8mT[XNiI;aaSfeQF6G0
Z14 DPx7 techmap 9 types_pll 0 22 G4D33;27^CS=7O0ihQ6n33
Z15 DPx7 techmap 7 gencomp 0 22 MEBZF8MjYzhR9GNKbV^NX0
Z16 DPx9 commonlib 12 types_common 0 22 2nT<HT6l6WTkV@j07g9R[2
Z17 DPx4 ieee 11 numeric_std 0 22 WES[o8HS0jHV[MIXQk2Ha1
Z18 DPx6 unisim 11 vcomponents 0 22 zILO@h1i8ioFOa0X<bk2=0
Z19 DPx3 std 6 textio 0 22 Y8d?=bLj9m4jiPLbo;>GT0
Z20 DPx4 ieee 14 std_logic_1164 0 22 1bm?@Gd;P>[>_lN8Do9gP3
R2
Z21 8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi_ddr3_v6.vhd
Z22 FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi_ddr3_v6.vhd
l0
L16
VU8mXMJID`PLjIel<[gQ3T1
Z23 OL;C;10.2c;57
32
Z24 !s110 1468594140
Z25 !s108 1468594140.257000
Z26 !s90 -reportprogress|300|-work|ddrlib|-2002|-explicit|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi_ddr3_v6.vhd|
Z27 !s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi_ddr3_v6.vhd|
Z28 o-work ddrlib -2002 -explicit
Z29 tExplicit 1
!s100 m;Sj>;9Xl03]8RlO;IH@^1
!i10b 1
!i111 0
Aarch_axi_ddr3_v6
R12
R13
R14
R15
R16
R17
R18
R19
R20
DEx4 work 11 axi_ddr3_v6 0 22 U8mXMJID`PLjIel<[gQ3T1
32
R24
l234
L51
VjWRePQlnTd?77mD;dLBdN2
R23
R25
R26
R27
R28
R29
!s100 7NVN3eE54Ji[gdAcVQ:^D1
!i10b 1
!i111 0
vaxi_mc
R1
r1
31
IjeeP<Q]gB0h>oS]P?FKXV2
R2
R10
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc.v
L0 90
R4
R5
!s85 0
!i10b 1
!s100 icB3Z_6_2]FG;I5ddWdCo0
!s108 1468584332.725000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc.v|
!i111 0
vaxi_mc_ar_channel
R1
r1
31
I75G@<Ak<ZO^6oB[HHe6XQ1
R2
R10
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc_ar_channel.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc_ar_channel.v
L0 57
R4
R5
!s85 0
!i10b 1
!s100 2<7CM^C=9LW]94=9c35DQ0
!s108 1468584332.776000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc_ar_channel.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc_ar_channel.v|
!i111 0
vaxi_mc_aw_channel
R1
r1
31
I<IF=7^PDQEm<`ZYE9IIll0
R2
R10
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc_aw_channel.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc_aw_channel.v
L0 57
R4
R5
!s85 0
!i10b 1
!s100 RFKkLcA1]Un@T3JTE>]QU2
!s108 1468584332.833000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc_aw_channel.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc_aw_channel.v|
!i111 0
vaxi_mc_b_channel
R1
r1
31
I]<EL]l`4hSZzTR0L<>7940
R2
R10
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc_b_channel.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc_b_channel.v
L0 83
R4
R5
!s85 0
!i10b 1
!s100 zMNmel]Veb;V>CG0K?kE81
!s108 1468584332.893000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc_b_channel.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc_b_channel.v|
!i111 0
vaxi_mc_cmd_arbiter
R1
r1
31
Inf6CCCnNekPFgkWiSA7730
R2
R10
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc_cmd_arbiter.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc_cmd_arbiter.v
L0 61
R4
R5
!s85 0
!i10b 1
!s100 CMaK=3z]WQDdYXYzogk0`2
!s108 1468584333.081000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc_cmd_arbiter.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc_cmd_arbiter.v|
!i111 0
vaxi_mc_cmd_fsm
R1
r1
31
IC6l1]99lS4ZLC^jdJKK>k1
R2
R10
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc_cmd_fsm.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc_cmd_fsm.v
L0 76
R4
R5
!s85 0
!i10b 1
!s100 0E`Q@AioM@adOUBV^W56g2
!s108 1468584333.152000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc_cmd_fsm.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc_cmd_fsm.v|
!i111 0
vaxi_mc_cmd_translator
R1
r1
31
Ii7U;hm^j1S>]<>6eFd8@J0
R2
R10
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc_cmd_translator.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc_cmd_translator.v
L0 62
R4
R5
!s85 0
!i10b 1
!s100 Kz^08Km7HkQOmoW`4njin3
!s108 1468584333.210000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc_cmd_translator.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc_cmd_translator.v|
!i111 0
vaxi_mc_incr_cmd
R1
r1
31
Ih4@PJ>N?JVPL7A]HPgQHg2
R2
R10
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc_incr_cmd.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc_incr_cmd.v
L0 64
R4
R5
!s85 0
!i10b 1
!s100 :N@ELK1S1a8h^0L<3HhoC0
!s108 1468584333.268000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc_incr_cmd.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc_incr_cmd.v|
!i111 0
vaxi_mc_r_channel
R1
r1
31
I:80Do=G=EEAN?ZHh^;HbX3
R2
R10
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc_r_channel.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc_r_channel.v
L0 67
R4
R5
!s85 0
!i10b 1
!s100 9GXhXk<T3j8eeUMiRF?O;3
!s108 1468584333.326000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc_r_channel.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc_r_channel.v|
!i111 0
vaxi_mc_simple_fifo
R1
r1
31
IgKENZkTf@3``]aoz]nKY^1
R2
R10
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc_simple_fifo.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc_simple_fifo.v
L0 70
R4
R5
!s85 0
!i10b 1
!s100 NJT7hLQLjlD7[MaknJ;^R3
!s108 1468584333.377000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc_simple_fifo.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc_simple_fifo.v|
!i111 0
vaxi_mc_w_channel
R1
r1
31
I_47laZQl1N75H1:OcWo0n2
R2
R10
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc_w_channel.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc_w_channel.v
L0 64
R4
R5
!s85 0
!i10b 1
!s100 gi:0n[L1f3BOVkXJdIM]K1
!s108 1468584333.435000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc_w_channel.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc_w_channel.v|
!i111 0
vaxi_mc_wr_cmd_fsm
R1
r1
31
IXg3QS3<nS?Q1MC7UM?1=`2
R2
R10
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc_wr_cmd_fsm.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc_wr_cmd_fsm.v
L0 76
R4
R5
!s85 0
!i10b 1
!s100 U>6R[V0EONVcLkP>fCnB]3
!s108 1468584333.486000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc_wr_cmd_fsm.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc_wr_cmd_fsm.v|
!i111 0
vaxi_mc_wrap_cmd
R1
r1
31
I:G3iTfFh<kEDPV2>kokF?2
R2
R10
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc_wrap_cmd.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc_wrap_cmd.v
L0 97
R4
R5
!s85 0
!i10b 1
!s100 KU5b55gg6>Q9SV<Wj??>F2
!s108 1468584333.543000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc_wrap_cmd.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/axi_mc_wrap_cmd.v|
!i111 0
vbank_cntrl
R1
r1
31
In0ZS<hS[E_2MmM1iMlB500
R2
R3
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/bank_cntrl.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/bank_cntrl.v
L0 70
R4
R5
!s85 0
!i10b 1
!s100 Km4P:><Al;N_KC6Obk_2;3
!s108 1468584334.525000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/bank_cntrl.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/bank_cntrl.v|
!i111 0
vbank_common
R1
r1
31
ILfTcbP43Td=eCb7A;gcP01
R2
R3
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/bank_common.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/bank_common.v
L0 73
R4
R5
!s85 0
!i10b 1
!s100 BWE7giK^mPTlV0FU=Q4RA1
!s108 1468584334.576000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/bank_common.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/bank_common.v|
!i111 0
vbank_compare
R1
r1
31
ILcV3LAXo17z0z^T_MAMlC3
R2
R3
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/bank_compare.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/bank_compare.v
L0 74
R4
R5
!s85 0
!i10b 1
!s100 eRC^j0^k[95K=W_oa4<9h1
!s108 1468584334.770000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/bank_compare.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/bank_compare.v|
!i111 0
vbank_mach
R1
r1
31
Im_:V^NIZg9c?XFGdo:4;j2
R2
R3
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/bank_mach.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/bank_mach.v
L0 72
R4
R5
!s85 0
!i10b 1
!s100 CZ183Y93@^jPz]o^MA?hT1
!s108 1468584334.834000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/bank_mach.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/bank_mach.v|
!i111 0
vbank_queue
R1
r1
31
ILc182`zkW]Z2?[M@hf@W<3
R2
R3
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/bank_queue.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/bank_queue.v
L0 174
R4
R5
!s85 0
!i10b 1
!s100 k]VK8HK=G82RKbcASg_QU1
!s108 1468584334.885000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/bank_queue.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/bank_queue.v|
!i111 0
vbank_state
R1
r1
31
IzBXAQTS9@Gc8M>>WPgaz40
R2
R3
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/bank_state.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/bank_state.v
L0 141
R4
R5
!s85 0
!i10b 1
!s100 Sai6Jb965a6XzkL;WGanZ2
!s108 1468584335.142000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/bank_state.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/bank_state.v|
!i111 0
vcirc_buffer
R1
r1
31
IhOg9Sh4:>eUnJD_FR`B:m0
R2
R3
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/circ_buffer.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/circ_buffer.v
L0 89
R4
R5
!s85 0
!i10b 1
!s100 VgfEaJ>YRXIE?1UWS6^kQ2
!s108 1468584338.800000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/circ_buffer.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/circ_buffer.v|
!i111 0
vclk_ibuf
Z30 DXx6 sv_std 3 std 0 22 `a<MJET1=lN@jzbA7kHm;1
R6
I=Bh6Y7AzNM=1_o8CQGGfP3
R1
S1
R2
w1467748395
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/ip_top/clk_ibuf.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/ip_top/clk_ibuf.v
L0 68
R4
r1
31
Z31 o-work ddrlib -sv -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
!i10b 1
!s100 F19lEC86EQGCginl:3fK51
!s105 clk_ibuf_v_unit
!s85 0
!s108 1468584339.529000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/ip_top/clk_ibuf.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|-sv|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/ip_top/clk_ibuf.v|
!i111 0
vcmd_prbs_gen_axi
R8
IK:3cfjV735o6h><8=:Q?L0
R1
R2
R7
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/sim/cmd_prbs_gen_axi.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/sim/cmd_prbs_gen_axi.v
L0 71
R4
r1
31
R5
!i10b 1
!s100 _1b1k[ZM7<:fl>dg@aH]T3
!s85 0
!s108 1468584340.092000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/sim/cmd_prbs_gen_axi.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/sim/cmd_prbs_gen_axi.v|
!i111 0
vcol_mach
R1
r1
31
I1CWelll1ZHJ<V3PJ?RgAd0
R2
R3
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/col_mach.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/col_mach.v
L0 88
R4
R5
!s85 0
!i10b 1
!s100 Mi`I]Hz>g1Ij=X5GN2UR@2
!s108 1468584335.513000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/col_mach.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/col_mach.v|
!i111 0
vdata_gen_chk
R8
I<GCz?BBDGBMb2jh:kDfmf1
R1
R2
R7
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/sim/data_gen_chk.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/sim/data_gen_chk.v
L0 69
R4
r1
31
R5
!i10b 1
!s100 R]iaS_z?k<4jQfo0n@AcQ3
!s85 0
!s108 1468584340.144000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/sim/data_gen_chk.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/sim/data_gen_chk.v|
!i111 0
vddr3_model
R30
R1
r1
31
I0kkYXFCkdkG`8jg]YkbNE0
S1
R2
w1467660275
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/sim/ddr3_model.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/sim/ddr3_model.v
F../../ddrlib/sim/ddr3_model_parameters.vh
L0 84
R4
R31
Z32 !s92 -work ddrlib -sv +define+x1Gb +define+sg187E +define+x16 -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
!s85 0
!i10b 1
!s100 _GJ<mdc_NI7]H5lOF27:m2
!s105 ddr3_model_v_unit
!s108 1468584340.245000
!s107 ../../ddrlib/sim/ddr3_model_parameters.vh|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/sim/ddr3_model.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|-sv|+define+x1Gb|+define+sg187E|+define+x16|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/sim/ddr3_model.v|
!i111 0
Xddr3_model_parameters_vh_unit
R30
R8
IgCFXP[YV[n0mCe<kUM<Fi2
VgCFXP[YV[n0mCe<kUM<Fi2
S1
R2
w1467660231
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/sim/ddr3_model_parameters.vh
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/sim/ddr3_model_parameters.vh
L0 2339
R4
r1
31
R31
R32
!i10b 1
!s100 QUZE8bb<oRFhGckhY0aIE1
!i103 1
!s85 0
!s108 1468584340.199000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/sim/ddr3_model_parameters.vh|
!s90 -reportprogress|300|-work|ddrlib|-vopt|-sv|+define+x1Gb|+define+sg187E|+define+x16|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/sim/ddr3_model_parameters.vh|
!i111 0
vddr_a_upsizer
R1
r1
31
IR?:]dfK:j`j]=_1@6_EVa1
R2
R10
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_a_upsizer.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_a_upsizer.v
L0 62
R4
R5
!s85 0
!i10b 1
!s100 OZ^egW[z_iUGXUg@UG`@f2
!s108 1468584333.593000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_a_upsizer.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_a_upsizer.v|
!i111 0
vddr_axi_register_slice
R1
r1
31
I2n14ff`fOE<k:jaI5ff7L1
R2
R3
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_axi_register_slice.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_axi_register_slice.v
L0 63
R4
R5
!s85 0
!i10b 1
!s100 W^;]Vic9_AZ8e36`eUzn20
!s108 1468584333.644000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_axi_register_slice.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_axi_register_slice.v|
!i111 0
vddr_axi_upsizer
R1
r1
31
Ib9RC_bXjY@MN<6]oO`Kha0
R2
R10
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_axi_upsizer.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_axi_upsizer.v
L0 71
R4
R5
!s85 0
!i10b 1
!s100 VdNT:0<<<SE=7UaCIa_ol2
!s108 1468584333.702000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_axi_upsizer.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_axi_upsizer.v|
!i111 0
vddr_axic_register_slice
R1
r1
31
I4n<:=gf]NLi=cJncoKbcB1
R2
R3
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_axic_register_slice.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_axic_register_slice.v
L0 61
R4
R5
!s85 0
!i10b 1
!s100 oeK7:A1O8Vl2k?TGn887D0
!s108 1468584333.760000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_axic_register_slice.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_axic_register_slice.v|
!i111 0
vddr_carry_and
R1
r1
31
I6Z]=j[UZola5<@0R?DO3G3
R2
R10
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_carry_and.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_carry_and.v
L0 61
R4
R5
!s85 0
!i10b 1
!s100 gHJj34MZV14IjTUIiej<Z2
!s108 1468584333.811000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_carry_and.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_carry_and.v|
!i111 0
vddr_carry_latch_and
R1
r1
31
IbF6okRU8fY5T<SIPPVNEf3
R2
R10
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_carry_latch_and.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_carry_latch_and.v
L0 61
R4
R5
!s85 0
!i10b 1
!s100 mT8dZjZ1eIl^L8Joa0oa52
!s108 1468584333.867000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_carry_latch_and.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_carry_latch_and.v|
!i111 0
vddr_carry_latch_or
R1
r1
31
ISz21[252N3<b5oJGh0Mga1
R2
R10
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_carry_latch_or.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_carry_latch_or.v
L0 61
R4
R5
!s85 0
!i10b 1
!s100 UbDW`S;C__A;X5`JeW5dM0
!s108 1468584333.926000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_carry_latch_or.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_carry_latch_or.v|
!i111 0
vddr_carry_or
R1
r1
31
I;<40dF01^iz0`AJkVOPfH2
R2
R10
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_carry_or.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_carry_or.v
L0 61
R4
R5
!s85 0
!i10b 1
!s100 jdhEi?EO<kgG3f?MWC8KH0
!s108 1468584333.984000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_carry_or.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_carry_or.v|
!i111 0
vddr_command_fifo
R1
r1
31
IU=7Z[@J5j4B^?:>2f[d[T1
R2
R10
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_command_fifo.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_command_fifo.v
L0 61
R4
R5
!s85 0
!i10b 1
!s100 >B^dBlVfe<3`l7UgOc_ZK0
!s108 1468584334.042000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_command_fifo.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_command_fifo.v|
!i111 0
vddr_comparator
Z33 !s110 1468584334
I?z^D371STH6]XQ7C^_]JL0
R1
R2
R10
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_comparator.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_comparator.v
L0 60
R4
r1
31
R5
!i10b 1
!s100 ]mnQ6AhILEPl==0Oie6<<0
!s85 0
!s108 1468584334.093000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_comparator.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_comparator.v|
!i111 0
vddr_comparator_sel
R1
r1
31
I2n5>dE2TgQd_hZ?I77Zij0
R2
R10
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_comparator_sel.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_comparator_sel.v
L0 60
R4
R5
!s85 0
!i10b 1
!s100 77E8Q7mXFW1@^R8MmEcA<0
!s108 1468584334.151000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_comparator_sel.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_comparator_sel.v|
!i111 0
vddr_comparator_sel_static
R1
r1
31
IA_CefW`=cZIMI0YKEB;DR2
R2
R10
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_comparator_sel_static.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_comparator_sel_static.v
L0 60
R4
R5
!s85 0
!i10b 1
!s100 3f8C8ZnV6W;J?OG>RK9z_0
!s108 1468584334.209000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_comparator_sel_static.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_comparator_sel_static.v|
!i111 0
vddr_r_upsizer
R1
r1
31
ITl_C2Kz1;4=Qk5U>oYQfA1
R2
R10
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_r_upsizer.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_r_upsizer.v
L0 61
R4
R5
!s85 0
!i10b 1
!s100 BM;Z]L49VOW2_hKR1@elG2
!s108 1468584334.267000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_r_upsizer.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_r_upsizer.v|
!i111 0
vddr_w_upsizer
R1
r1
31
IIX?K_laXKl`?f6ScCB0k[3
R2
R10
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_w_upsizer.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_w_upsizer.v
L0 63
R4
R5
!s85 0
!i10b 1
!s100 kRGifRK<h?fgzfUig;5Hm1
!s108 1468584334.318000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_w_upsizer.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ddr_w_upsizer.v|
!i111 0
vecc_buf
Z34 !s110 1468584336
IFe`Y:P^_T8I3DjOKdgB030
R1
R2
R3
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/ecc/ecc_buf.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/ecc/ecc_buf.v
L0 68
R4
r1
31
R5
!i10b 1
!s100 Rf^[JTXhFoLE9O;mOYP?D0
!s85 0
!s108 1468584336.759000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/ecc/ecc_buf.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/ecc/ecc_buf.v|
!i111 0
vecc_dec_fix
R34
IBBH0KOOYeF4mXOeCQ=5IS1
R1
R2
R3
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/ecc/ecc_dec_fix.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/ecc/ecc_dec_fix.v
L0 67
R4
r1
31
R5
!i10b 1
!s100 kM`5Mee8TYhe1=Pk>G2V83
!s85 0
!s108 1468584336.818000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/ecc/ecc_dec_fix.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/ecc/ecc_dec_fix.v|
!i111 0
vecc_gen
R34
I]N4oBgiJ]WT<72j=f^6Ri3
R1
R2
R3
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/ecc/ecc_gen.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/ecc/ecc_gen.v
L0 104
R4
r1
31
R5
!i10b 1
!s100 fi^km<^m@EV:VYARZ_1N73
!s85 0
!s108 1468584336.877000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/ecc/ecc_gen.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/ecc/ecc_gen.v|
!i111 0
vecc_merge_enc
I8WO8kGWAf@mX=e;4nQz8L0
R1
R2
R3
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/ecc/ecc_merge_enc.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/ecc/ecc_merge_enc.v
L0 68
R4
r1
31
R5
!s110 1468584337
!i10b 1
!s100 l>0ezAnRT]QOfe12K7Z>@1
!s85 0
!s108 1468584337.164000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/ecc/ecc_merge_enc.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/ecc/ecc_merge_enc.v|
!i111 0
Eff_ar
Z35 w1468165312
R16
R13
R17
R18
R19
R20
R2
Z36 8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ff_ar.vhd
Z37 FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ff_ar.vhd
l0
L9
V9KBOlO>zBVeTSh2NM0OR^1
R23
32
R8
Z38 !s108 1468584340.600000
Z39 !s90 -reportprogress|300|-work|ddrlib|-2002|-explicit|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ff_ar.vhd|
Z40 !s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ff_ar.vhd|
R28
R29
!s100 ALVe;eI2UD>Gn=7YbK5WK1
!i10b 1
!i111 0
Aarch_ff_ar
R16
R13
R17
R18
R19
R20
DEx4 work 5 ff_ar 0 22 9KBOlO>zBVeTSh2NM0OR^1
32
R8
l42
L29
VAYWZ^_?E?mUQ8_7Bh_`Tg1
R23
R38
R39
R40
R28
R29
!s100 YZgXb;YQ22o?dkLfJz?2^0
!i10b 1
!i111 0
Eff_aw
Z41 w1468163906
R16
R13
R17
R18
R19
R20
R2
Z42 8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ff_aw.vhd
Z43 FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ff_aw.vhd
l0
L9
Ve>bAR5[9Nil[e[D=<UN6P3
R23
32
R8
Z44 !s108 1468584340.673000
Z45 !s90 -reportprogress|300|-work|ddrlib|-2002|-explicit|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ff_aw.vhd|
Z46 !s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ff_aw.vhd|
R28
R29
!s100 :aWcZ>_1<mI>mZf?o?gYI2
!i10b 1
!i111 0
Aarch_ff_aw
R16
R13
R17
R18
R19
R20
DEx4 work 5 ff_aw 0 22 e>bAR5[9Nil[e[D=<UN6P3
32
R8
l43
L30
V3dNWPGgEcgn?a;Xo<MhXj2
R23
R44
R45
R46
R28
R29
!s100 EEFD`cO<DMcl?5?lzOSni0
!i10b 1
!i111 0
Eff_b
Z47 w1468165725
R16
R13
R17
R18
R19
R20
R2
Z48 8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ff_b.vhd
Z49 FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ff_b.vhd
l0
L9
VocBk:OlD;:49XYU>]knT83
R23
32
R8
Z50 !s108 1468584340.825000
Z51 !s90 -reportprogress|300|-work|ddrlib|-2002|-explicit|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ff_b.vhd|
Z52 !s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ff_b.vhd|
R28
R29
!s100 W8ZEoSn9A]4P61oje^21M2
!i10b 1
!i111 0
Aarch_ff_b
R16
R13
R17
R18
R19
R20
DEx4 work 4 ff_b 0 22 ocBk:OlD;:49XYU>]knT83
32
R8
l40
L29
V^^;Z7S55i3icfl8@>_SkZ3
R23
R50
R51
R52
R28
R29
!s100 =V[a7QaV;8imY:VbV:]h83
!i10b 1
!i111 0
Eff_r
Z53 w1468165211
R16
R13
R17
R18
R19
R20
R2
Z54 8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ff_r.vhd
Z55 FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ff_r.vhd
l0
L9
VZCGHTG3NSJIH=U2?`K[4W0
R23
32
R8
Z56 !s108 1468584340.529000
Z57 !s90 -reportprogress|300|-work|ddrlib|-2002|-explicit|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ff_r.vhd|
Z58 !s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ff_r.vhd|
R28
R29
!s100 7Y[0=GIkC1magWR=?i8z?3
!i10b 1
!i111 0
Aarch_ff_r
R16
R13
R17
R18
R19
R20
DEx4 work 4 ff_r 0 22 ZCGHTG3NSJIH=U2?`K[4W0
32
R8
l46
L33
V0FT68DQC`DD1mWJG`DgS?2
R23
R56
R57
R58
R28
R29
!s100 ^P_Y_31ilTfQ4I3G4>:EU3
!i10b 1
!i111 0
Eff_w
Z59 w1468423628
R16
R13
R17
R18
R19
R20
R2
Z60 8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ff_w.vhd
Z61 FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ff_w.vhd
l0
L9
VLK4[_o?587kY162Lmm>2m2
R23
32
R8
Z62 !s108 1468584340.754000
Z63 !s90 -reportprogress|300|-work|ddrlib|-2002|-explicit|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ff_w.vhd|
Z64 !s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/ff_w.vhd|
R28
R29
!s100 b3Hf63cZ95;e?>GG`eai52
!i10b 1
!i111 0
Aarch_ff_w
R16
R13
R17
R18
R19
R20
DEx4 work 4 ff_w 0 22 LK4[_o?587kY162Lmm>2m2
32
R8
l45
L31
V>L]:8OXVA7g41398O7PX:2
R23
R62
R63
R64
R28
R29
!s100 db5PU2g:UY99a3R9]P;:21
!i10b 1
!i111 0
vfi_xor
R33
IBIeR;LcRYFX<h3OJjAZMi1
R1
R2
R10
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/fi_xor.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/fi_xor.v
L0 55
R4
r1
31
R5
!i10b 1
!s100 bBB;<bLHbD[LjXSoYoaKG1
!s85 0
!s108 1468584334.368000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/fi_xor.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/axi/fi_xor.v|
!i111 0
vicon5
R30
R6
IA_@;__F9o@bM`3:aV6dcn3
R1
Z65 !s105 ddr2_ddr3_chipscope_v_unit
S1
R2
R3
Z66 8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/ip_top/ddr2_ddr3_chipscope.v
Z67 FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/ip_top/ddr2_ddr3_chipscope.v
L0 72
R4
r1
31
Z68 !s108 1468584339.583000
Z69 !s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/ip_top/ddr2_ddr3_chipscope.v|
Z70 !s90 -reportprogress|300|-work|ddrlib|-vopt|-sv|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/ip_top/ddr2_ddr3_chipscope.v|
R31
!i10b 1
!s100 lP0mAS=AhalMBBiF4NE9[0
!s85 0
!i111 0
vila384_8
R30
R6
IS5he7Fg<1k?Slm3`U0[lF1
R1
R65
S1
R2
R3
R66
R67
L0 82
R4
r1
31
R68
R69
R70
R31
!i10b 1
!s100 PoQSIFz^36aFFo1RddP_<3
!s85 0
!i111 0
vinfrastructure
R30
R1
r1
31
I_0;Nll7Kz8IiP8z2Maj8Z1
S1
R2
w1468580434
8E:\Projects\VHDLProjects\riscv_vhdl\rocket_soc\ddrlib\ip_top\infrastructure.v
FE:\Projects\VHDLProjects\riscv_vhdl\rocket_soc\ddrlib\ip_top\infrastructure.v
L0 78
R4
R31
!s85 0
!i10b 1
!s100 UWUodhfGE_TToC9R06e:c1
!s105 infrastructure_v_unit
!s108 1468584339.643000
!s107 E:\Projects\VHDLProjects\riscv_vhdl\rocket_soc\ddrlib\ip_top\infrastructure.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|-sv|E:\Projects\VHDLProjects\riscv_vhdl\rocket_soc\ddrlib\ip_top\infrastructure.v|
!i111 0
viodelay_ctrl
R30
R1
r1
31
IJO:j@U`Vb]O_07Kzcb_jH0
S1
R2
w1467829807
8E:\Projects\VHDLProjects\riscv_vhdl\rocket_soc\ddrlib\ip_top\iodelay_ctrl.v
FE:\Projects\VHDLProjects\riscv_vhdl\rocket_soc\ddrlib\ip_top\iodelay_ctrl.v
L0 80
R4
R31
!s85 0
!i10b 1
!s100 e;T4obN_b2@JgdhRLG33S0
!s105 iodelay_ctrl_v_unit
!s108 1468584339.703000
!s107 E:\Projects\VHDLProjects\riscv_vhdl\rocket_soc\ddrlib\ip_top\iodelay_ctrl.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|-sv|E:\Projects\VHDLProjects\riscv_vhdl\rocket_soc\ddrlib\ip_top\iodelay_ctrl.v|
!i111 0
vmc
R1
r1
31
Ih>caid2zPHPBe4Nd3d9[L2
R2
R3
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/mc.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/mc.v
L0 71
R4
R5
!s85 0
!i10b 1
!s100 h_MVlj2gmab@zEf5_gQYb3
!s108 1468584335.996000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/mc.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/mc.v|
!i111 0
vmem_intfc
R30
R1
r1
31
I]`ECmz0WIcjj5Z@j:@S9>3
S1
R2
R3
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/ip_top/mem_intfc.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/ip_top/mem_intfc.v
L0 70
R4
R31
!s85 0
!i10b 1
!s100 hkaRDWm679:ez:FG]Mz[=1
!s105 mem_intfc_v_unit
!s108 1468584339.751000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/ip_top/mem_intfc.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|-sv|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/ip_top/mem_intfc.v|
!i111 0
vmemc_ui_top
R30
R1
r1
31
I[KH^5jkzDnIJkz9:l_<;k0
S1
R2
R10
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/ip_top/memc_ui_top.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/ip_top/memc_ui_top.v
L0 71
R4
R31
!s85 0
!i10b 1
!s100 Y57N?WUPZE<[?kYR4_=2?0
!s105 memc_ui_top_v_unit
!s108 1468584339.869000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/ip_top/memc_ui_top.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|-sv|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/ip_top/memc_ui_top.v|
!i111 0
vmig_ml605
R30
R1
r1
31
IoKFcjebgV[6Xz3M^;kWm>2
S1
R2
w1468581029
8E:\Projects\VHDLProjects\riscv_vhdl\rocket_soc\ddrlib\ip_top\mig_ml605.v
FE:\Projects\VHDLProjects\riscv_vhdl\rocket_soc\ddrlib\ip_top\mig_ml605.v
L0 77
R4
R31
!s85 0
!i10b 1
!s100 8dKL_OO0FAJ>>>Xme6M7l0
!s105 mig_ml605_v_unit
!s108 1468584339.920000
!s107 E:\Projects\VHDLProjects\riscv_vhdl\rocket_soc\ddrlib\ip_top\mig_ml605.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|-sv|E:\Projects\VHDLProjects\riscv_vhdl\rocket_soc\ddrlib\ip_top\mig_ml605.v|
!i111 0
vphy_ck_iob
R1
r1
31
Ib4d[5V5nF[c:6F@Ikc10W2
R2
R3
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_ck_iob.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_ck_iob.v
L0 77
R4
R5
!s85 0
!i10b 1
!s100 T4JLzVLV<^COoJ]JfQ6fX3
!s108 1468584338.860000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_ck_iob.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_ck_iob.v|
!i111 0
vphy_clock_io
R1
r1
31
IogCJIWN=BiX6oHKQ8^7LD0
R2
R3
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_clock_io.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_clock_io.v
L0 78
R4
R5
!s85 0
!i10b 1
!s100 Vdehh<6YZ=j[z<V:Kf4m@2
!s108 1468584338.909000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_clock_io.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_clock_io.v|
!i111 0
vphy_control_io
R1
r1
31
IzjLoMMna0;I43TeOGz9Iz1
R2
R3
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_control_io.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_control_io.v
L0 78
R4
R5
!s85 0
!i10b 1
!s100 6Q@Z>8DK9i=ZW>HjGCBMe3
!s108 1468584339.148000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_control_io.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_control_io.v|
!i111 0
vphy_data_io
R1
r1
31
IjOmLIUk7CeYcb:QTQQUU52
R2
R3
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_data_io.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_data_io.v
L0 77
R4
R5
!s85 0
!i10b 1
!s100 ?F2AdEnBgioQ<:=z=`zfR0
!s108 1468584337.574000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_data_io.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_data_io.v|
!i111 0
vphy_dly_ctrl
R1
r1
31
InnOSzWc>B87cXo04Rd4V02
R2
R3
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_dly_ctrl.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_dly_ctrl.v
L0 90
R4
R5
!s85 0
!i10b 1
!s100 @K?iBe53Fn=j0CPJe886j0
!s108 1468584337.675000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_dly_ctrl.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_dly_ctrl.v|
!i111 0
vphy_dm_iob
R1
r1
31
ICjcdMRWM1S]k`PMf:a>>U1
R2
w1467749241
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_dm_iob.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_dm_iob.v
L0 77
R4
R5
!s85 0
!i10b 1
!s100 QQ2Oi6WY^9eIEQd9Di1`11
!s108 1468584337.792000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_dm_iob.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_dm_iob.v|
!i111 0
vphy_dq_iob
R1
r1
31
I<7XQlP1G4^lHLCR2I`7mC1
R2
w1467749097
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_dq_iob.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_dq_iob.v
L0 79
R4
R5
!s85 0
!i10b 1
!s100 VQfVGcaQHmcP`E6_JG`QO1
!s108 1468584337.855000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_dq_iob.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_dq_iob.v|
!i111 0
vphy_dqs_iob
R1
r1
31
IU4hSYjX4SWnR<6ReDOOH[1
R2
w1467749071
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_dqs_iob.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_dqs_iob.v
L0 78
R4
R5
!s85 0
!i10b 1
!s100 dff6O82KGV>DL;z8W36H93
!s108 1468584337.911000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_dqs_iob.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_dqs_iob.v|
!i111 0
vphy_init
R1
r1
31
I:F<7AlAn2SCaM:k:?@FQI2
R2
R3
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_init.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_init.v
L0 93
R4
R5
!s85 0
!i10b 1
!s100 CT918SYgm6d3N2XkYZGZL1
!s108 1468584337.960000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_init.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_init.v|
!i111 0
vphy_pd
R1
r1
31
IEc<@J3IN5a`JKZzlc6A^[2
R2
R3
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_pd.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_pd.v
L0 81
R4
R5
!s85 0
!i10b 1
!s100 bjjhEC85SUH?l0@JT>;Lb3
!s108 1468584338.134000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_pd.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_pd.v|
!i111 0
vphy_pd_top
R1
r1
31
I>H49EhjgZ5i_39iPcT7m11
R2
R3
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_pd_top.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_pd_top.v
L0 78
R4
R5
!s85 0
!i10b 1
!s100 W6DJ7YGJL[GI[4jMz6SaA0
!s108 1468584338.184000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_pd_top.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_pd_top.v|
!i111 0
vphy_rdclk_gen
R1
r1
31
IcWYMDcoKTEikChM@oGZ533
R2
w1467749414
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_rdclk_gen.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_rdclk_gen.v
L0 82
R4
R5
!s85 0
!i10b 1
!s100 0:jf@Vb:cP44c[4]oRD=W1
!s108 1468584338.237000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_rdclk_gen.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_rdclk_gen.v|
!i111 0
vphy_rdctrl_sync
R1
r1
31
I[YKCnWAW]iWVICEQmLWS^1
R2
R3
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_rdctrl_sync.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_rdctrl_sync.v
L0 80
R4
R5
!s85 0
!i10b 1
!s100 ]BJ]ln7kGAMkKKh>EK?B>3
!s108 1468584338.285000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_rdctrl_sync.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_rdctrl_sync.v|
!i111 0
vphy_rddata_sync
R1
r1
31
IDZUYRIUhAIVCa`88L8b011
R2
R3
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_rddata_sync.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_rddata_sync.v
L0 79
R4
R5
!s85 0
!i10b 1
!s100 ;mTz2hkPC`VS;L1IjIf;83
!s108 1468584338.343000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_rddata_sync.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_rddata_sync.v|
!i111 0
vphy_rdlvl
R1
r1
31
I^NF=5Ae44?g3djO0?IOX]3
R2
R3
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_rdlvl.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_rdlvl.v
L0 79
R4
R5
!s85 0
!i10b 1
!s100 6TlK5YDF:WU^m@jTmIfD11
!s108 1468584338.392000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_rdlvl.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_rdlvl.v|
!i111 0
vphy_read
R1
r1
31
Ik;Re9?Gfe>F0fK4oKcEj02
R2
R3
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_read.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_read.v
L0 80
R4
R5
!s85 0
!i10b 1
!s100 mna9<]n6mcoX@Xke<@5B:1
!s108 1468584338.445000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_read.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_read.v|
!i111 0
vphy_top
R1
r1
31
Id972YD;EA][U`X@B9UZ5f0
R2
R3
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_top.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_top.v
L0 82
R4
R5
!s85 0
!i10b 1
!s100 kanVd7?94PnDaTW30SVQT2
!s108 1468584338.501000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_top.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_top.v|
!i111 0
vphy_write
R1
r1
31
I=78D0j^i`cf6eA6QS=gd@2
R2
R3
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_write.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_write.v
L0 81
R4
R5
!s85 0
!i10b 1
!s100 B7N64eNe9oA<@6Rf`BSW52
!s108 1468584338.551000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_write.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_write.v|
!i111 0
vphy_wrlvl
R1
r1
31
IAHKoj?`E0i8bR^V?JHS2U2
R2
R3
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_wrlvl.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_wrlvl.v
L0 90
R4
R5
!s85 0
!i10b 1
!s100 X9hmOX5ob]54CQ5DDI^QH2
!s108 1468584338.692000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_wrlvl.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/phy_wrlvl.v|
!i111 0
vrank_cntrl
R1
r1
31
IOk9Gaog?o2MA3WEnZkKz:0
R2
R3
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/rank_cntrl.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/rank_cntrl.v
L0 77
R4
R5
!s85 0
!i10b 1
!s100 X:Q[UkO:::Sn;]U<S[F]H1
!s108 1468584336.478000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/rank_cntrl.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/rank_cntrl.v|
!i111 0
vrank_common
R1
r1
31
I?gNk]J3Z`gIIDR^Zg1Bkl2
R2
R3
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/rank_common.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/rank_common.v
L0 72
R4
R5
!s85 0
!i10b 1
!s100 R0S0TM34IZBXU>]aNccHe0
!s108 1468584336.536000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/rank_common.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/rank_common.v|
!i111 0
vrank_mach
R1
r1
31
IX8CCYWZ^FS24WJZno0:dc1
R2
R3
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/rank_mach.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/rank_mach.v
L0 71
R4
R5
!s85 0
!i10b 1
!s100 CNGO5j7PO9X^W8I;Od;iU1
!s108 1468584336.593000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/rank_mach.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/rank_mach.v|
!i111 0
vrd_bitslip
R1
r1
31
I`<mERz5N8MSm8Seb<NX7I1
R2
R3
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/rd_bitslip.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/rd_bitslip.v
L0 80
R4
R5
!s85 0
!i10b 1
!s100 O9kFnH4Whdk<Z3HiDT]kT2
!s108 1468584338.746000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/rd_bitslip.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/phy/rd_bitslip.v|
!i111 0
vround_robin_arb
R1
r1
31
ICh9WjeJ:YaA040cYf:Z<61
R2
R3
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/round_robin_arb.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/round_robin_arb.v
L0 121
R4
R5
!s85 0
!i10b 1
!s100 Y:f[8Z>TjeAP^3@CAD^`T2
!s108 1468584336.651000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/round_robin_arb.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/controller/round_robin_arb.v|
!i111 0
vtg
R8
I3[cJ8EG_oAHmKH^PMP5lL3
R1
R2
R7
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/sim/tg.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/sim/tg.v
L0 68
R4
r1
31
R5
!i10b 1
!s100 A4ii5F7Md@EIAH=IiBOzm0
!s85 0
!s108 1468584340.420000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/sim/tg.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/sim/tg.v|
!i111 0
Ptypes_ddr
R13
R15
R16
R17
R19
R20
32
R9
w1468582500
R2
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/types_ddr.vhd
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/types_ddr.vhd
l0
L22
V7fgi8zMQ<A=;8d]9IG32D2
R23
R28
R29
!s100 7T@JjkPVfV3>eiFW0Q5aR2
!i10b 1
!s108 1468584332.309000
!s90 -reportprogress|300|-work|ddrlib|-2002|-explicit|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/types_ddr.vhd|
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/types_ddr.vhd|
!i111 0
vui_cmd
R30
R1
r1
31
IzkPU1n:Y5XA@b1lf2U0hL3
S1
R2
R3
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/ui/ui_cmd.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/ui/ui_cmd.v
L0 70
R4
R31
!s85 0
!i10b 1
!s100 Y@GZd]d3YA^;lDkLiAJXA3
!s105 ui_cmd_v_unit
!s108 1468584339.295000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/ui/ui_cmd.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|-sv|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/ui/ui_cmd.v|
!i111 0
vui_rd_data
R30
R1
r1
31
I=AzbTHS8IJ1ODZ36LSo?i2
S1
R2
R3
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/ui/ui_rd_data.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/ui/ui_rd_data.v
L0 140
R4
R31
!s85 0
!i10b 1
!s100 3a^E4@W4lYLN6UTK]Hgj<3
!s105 ui_rd_data_v_unit
!s108 1468584339.361000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/ui/ui_rd_data.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|-sv|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/ui/ui_rd_data.v|
!i111 0
vui_top
R30
R1
r1
31
IBBhkQMBR=Cz=P<IRUT;jD3
S1
R2
R3
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/ui/ui_top.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/ui/ui_top.v
L0 71
R4
R31
!s85 0
!i10b 1
!s100 ZPKKS;6T:i_4]PcjSO0YA2
!s105 ui_top_v_unit
!s108 1468584339.420000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/ui/ui_top.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|-sv|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/ui/ui_top.v|
!i111 0
vui_wr_data
R30
R1
r1
31
Ick0aE4NG[>8fNLkY@1SWA3
S1
R2
R3
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/ui/ui_wr_data.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/ui/ui_wr_data.v
L0 131
R4
R31
!s85 0
!i10b 1
!s100 TR?7lcbUiBA@@hXLcFmbh0
!s105 ui_wr_data_v_unit
!s108 1468584339.476000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/ui/ui_wr_data.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|-sv|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/ui/ui_wr_data.v|
!i111 0
vvio_async_in256
R30
R6
I8K0eHRBJV?<`2g@:9^Y:S3
R1
R65
S1
R2
R3
R66
R67
L0 91
R4
r1
31
R68
R69
R70
R31
!i10b 1
!s100 ]?JiD64EFQWWFBK=nBNPi1
!s85 0
!i111 0
vvio_sync_out32
R30
R6
IePOPSca8=F0ZZzlRN7jga3
R1
R65
S1
R2
R3
R66
R67
L0 98
R4
r1
31
R68
R69
R70
R31
!i10b 1
!s100 8JSC_;NRQG;CHB^N`]=z<0
!s85 0
!i111 0
vWireDelay
R1
r1
31
Im557I]H=[l]AA@O3nOCCf3
R2
R10
8E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/sim/wiredly.v
FE:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/sim/wiredly.v
L0 91
R4
R5
n@wire@delay
!s85 0
!i10b 1
!s100 kzgHiBCP>KBKNeh>W`JcS2
!s108 1468584340.364000
!s107 E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/sim/wiredly.v|
!s90 -reportprogress|300|-work|ddrlib|-vopt|E:/Projects/VHDLProjects/riscv_vhdl/rocket_soc/ddrlib/sim/wiredly.v|
!i111 0
