

================================================================
== Vitis HLS Report for 'two_full_adders_cascaded'
================================================================
* Date:           Mon Apr  1 06:59:20 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        two_full_adders_cascaded
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  0.296 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       14|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|        -|    -|
|Register             |        -|     -|        -|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        0|       14|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|        0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |and_ln5_1_fu_149_p2  |       and|   0|  0|   2|           1|           1|
    |and_ln5_fu_143_p2    |       and|   0|  0|   2|           1|           1|
    |cout0_fu_98_p2       |       and|   0|  0|   2|           1|           1|
    |cout                 |        or|   0|  0|   2|           1|           1|
    |xor_ln4_1_fu_120_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln4_2_fu_126_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln4_fu_82_p2     |       xor|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  14|           7|           7|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+--------------+-----+-----+------------+--------------------------+--------------+
|ap_start      |   in|    1|  ap_ctrl_hs|  two_full_adders_cascaded|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  two_full_adders_cascaded|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  two_full_adders_cascaded|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  two_full_adders_cascaded|  return value|
|x             |   in|    4|     ap_none|                         x|       pointer|
|y             |   in|    4|     ap_none|                         y|       pointer|
|cout          |  out|    1|      ap_vld|                      cout|       pointer|
|cout_ap_vld   |  out|    1|      ap_vld|                      cout|       pointer|
|sum_i         |   in|    4|     ap_ovld|                       sum|       pointer|
|sum_o         |  out|    4|     ap_ovld|                       sum|       pointer|
|sum_o_ap_vld  |  out|    1|     ap_ovld|                       sum|       pointer|
+--------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.29>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [two_full_adders_cascaded.cpp:3]   --->   Operation 2 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %x"   --->   Operation 3 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %y"   --->   Operation 5 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cout"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cout, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %sum"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %sum, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_read = read i4 @_ssdm_op_Read.ap_auto.i4P0A, i4 %x" [two_full_adders_cascaded.cpp:6]   --->   Operation 11 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln6 = trunc i4 %x_read" [two_full_adders_cascaded.cpp:6]   --->   Operation 12 'trunc' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%y_read = read i4 @_ssdm_op_Read.ap_auto.i4P0A, i4 %y" [two_full_adders_cascaded.cpp:6]   --->   Operation 13 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln6_1 = trunc i4 %y_read" [two_full_adders_cascaded.cpp:6]   --->   Operation 14 'trunc' 'trunc_ln6_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.14ns)   --->   "%xor_ln4 = xor i1 %trunc_ln6, i1 %trunc_ln6_1" [full_adder.cpp:4->two_full_adders_cascaded.cpp:6]   --->   Operation 15 'xor' 'xor_ln4' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sum_read = read i4 @_ssdm_op_Read.ap_auto.i4P0A, i4 %sum" [full_adder.cpp:4->two_full_adders_cascaded.cpp:6]   --->   Operation 16 'read' 'sum_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %sum_read, i32 2, i32 3" [full_adder.cpp:4->two_full_adders_cascaded.cpp:6]   --->   Operation 17 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.14ns)   --->   "%cout0 = and i1 %trunc_ln6_1, i1 %trunc_ln6" [full_adder.cpp:5->two_full_adders_cascaded.cpp:6]   --->   Operation 18 'and' 'cout0' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %x_read, i32 1" [two_full_adders_cascaded.cpp:7]   --->   Operation 19 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %y_read, i32 1" [two_full_adders_cascaded.cpp:7]   --->   Operation 20 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.14ns)   --->   "%xor_ln4_1 = xor i1 %tmp_1, i1 %tmp_2" [full_adder.cpp:4->two_full_adders_cascaded.cpp:7]   --->   Operation 21 'xor' 'xor_ln4_1' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.14ns)   --->   "%xor_ln4_2 = xor i1 %xor_ln4_1, i1 %cout0" [full_adder.cpp:4->two_full_adders_cascaded.cpp:7]   --->   Operation 22 'xor' 'xor_ln4_2' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%or_ln4_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i1.i1, i2 %tmp, i1 %xor_ln4_2, i1 %xor_ln4" [full_adder.cpp:4->two_full_adders_cascaded.cpp:7]   --->   Operation 23 'bitconcatenate' 'or_ln4_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%write_ln4 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %sum, i4 %or_ln4_1" [full_adder.cpp:4->two_full_adders_cascaded.cpp:7]   --->   Operation 24 'write' 'write_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node cout1)   --->   "%and_ln5 = and i1 %tmp_2, i1 %tmp_1" [full_adder.cpp:5->two_full_adders_cascaded.cpp:7]   --->   Operation 25 'and' 'and_ln5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node cout1)   --->   "%and_ln5_1 = and i1 %xor_ln4_1, i1 %cout0" [full_adder.cpp:5->two_full_adders_cascaded.cpp:7]   --->   Operation 26 'and' 'and_ln5_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.14ns) (out node of the LUT)   --->   "%cout1 = or i1 %and_ln5_1, i1 %and_ln5" [full_adder.cpp:5->two_full_adders_cascaded.cpp:7]   --->   Operation 27 'or' 'cout1' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%write_ln8 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %cout, i1 %cout1" [two_full_adders_cascaded.cpp:8]   --->   Operation 28 'write' 'write_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln9 = ret" [two_full_adders_cascaded.cpp:9]   --->   Operation 29 'ret' 'ret_ln9' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cout]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sum]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln3 (spectopmodule ) [ 00]
specbitsmap_ln0   (specbitsmap   ) [ 00]
specinterface_ln0 (specinterface ) [ 00]
specbitsmap_ln0   (specbitsmap   ) [ 00]
specinterface_ln0 (specinterface ) [ 00]
specbitsmap_ln0   (specbitsmap   ) [ 00]
specinterface_ln0 (specinterface ) [ 00]
specbitsmap_ln0   (specbitsmap   ) [ 00]
specinterface_ln0 (specinterface ) [ 00]
x_read            (read          ) [ 00]
trunc_ln6         (trunc         ) [ 00]
y_read            (read          ) [ 00]
trunc_ln6_1       (trunc         ) [ 00]
xor_ln4           (xor           ) [ 00]
sum_read          (read          ) [ 00]
tmp               (partselect    ) [ 00]
cout0             (and           ) [ 00]
tmp_1             (bitselect     ) [ 00]
tmp_2             (bitselect     ) [ 00]
xor_ln4_1         (xor           ) [ 00]
xor_ln4_2         (xor           ) [ 00]
or_ln4_1          (bitconcatenate) [ 00]
write_ln4         (write         ) [ 00]
and_ln5           (and           ) [ 00]
and_ln5_1         (and           ) [ 00]
cout1             (or            ) [ 00]
write_ln8         (write         ) [ 00]
ret_ln9           (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cout">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cout"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sum">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="x_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="4" slack="0"/>
<pin id="44" dir="0" index="1" bw="4" slack="0"/>
<pin id="45" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="y_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="4" slack="0"/>
<pin id="50" dir="0" index="1" bw="4" slack="0"/>
<pin id="51" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="sum_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="4" slack="0"/>
<pin id="56" dir="0" index="1" bw="4" slack="0"/>
<pin id="57" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="write_ln4_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="4" slack="0"/>
<pin id="63" dir="0" index="2" bw="4" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln4/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="write_ln8_write_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="0" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="1" slack="0"/>
<pin id="71" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln8/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="trunc_ln6_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="4" slack="0"/>
<pin id="76" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln6/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="trunc_ln6_1_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="4" slack="0"/>
<pin id="80" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln6_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="xor_ln4_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln4/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="2" slack="0"/>
<pin id="90" dir="0" index="1" bw="4" slack="0"/>
<pin id="91" dir="0" index="2" bw="3" slack="0"/>
<pin id="92" dir="0" index="3" bw="3" slack="0"/>
<pin id="93" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="cout0_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="cout0/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_1_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="4" slack="0"/>
<pin id="107" dir="0" index="2" bw="1" slack="0"/>
<pin id="108" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_2_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="4" slack="0"/>
<pin id="115" dir="0" index="2" bw="1" slack="0"/>
<pin id="116" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="xor_ln4_1_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln4_1/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="xor_ln4_2_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln4_2/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="or_ln4_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="0"/>
<pin id="134" dir="0" index="1" bw="2" slack="0"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="0" index="3" bw="1" slack="0"/>
<pin id="137" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln4_1/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="and_ln5_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln5/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="and_ln5_1_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln5_1/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="cout1_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="cout1/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="24" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="24" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="24" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="38" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="40" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="77"><net_src comp="42" pin="2"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="48" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="74" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="78" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="26" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="54" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="96"><net_src comp="28" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="97"><net_src comp="30" pin="0"/><net_sink comp="88" pin=3"/></net>

<net id="102"><net_src comp="78" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="74" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="32" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="42" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="34" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="117"><net_src comp="32" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="48" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="34" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="124"><net_src comp="104" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="112" pin="3"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="120" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="98" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="36" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="88" pin="4"/><net_sink comp="132" pin=1"/></net>

<net id="140"><net_src comp="126" pin="2"/><net_sink comp="132" pin=2"/></net>

<net id="141"><net_src comp="82" pin="2"/><net_sink comp="132" pin=3"/></net>

<net id="142"><net_src comp="132" pin="4"/><net_sink comp="60" pin=2"/></net>

<net id="147"><net_src comp="112" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="104" pin="3"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="120" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="98" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="149" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="143" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="161"><net_src comp="155" pin="2"/><net_sink comp="67" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cout | {1 }
	Port: sum | {1 }
 - Input state : 
	Port: two_full_adders_cascaded : x | {1 }
	Port: two_full_adders_cascaded : y | {1 }
	Port: two_full_adders_cascaded : sum | {1 }
  - Chain level:
	State 1
		xor_ln4 : 1
		cout0 : 1
		xor_ln4_1 : 1
		xor_ln4_2 : 1
		or_ln4_1 : 1
		write_ln4 : 2
		and_ln5 : 1
		and_ln5_1 : 1
		cout1 : 1
		write_ln8 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |     xor_ln4_fu_82     |    0    |    2    |
|    xor   |    xor_ln4_1_fu_120   |    0    |    2    |
|          |    xor_ln4_2_fu_126   |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |      cout0_fu_98      |    0    |    2    |
|    and   |     and_ln5_fu_143    |    0    |    2    |
|          |    and_ln5_1_fu_149   |    0    |    2    |
|----------|-----------------------|---------|---------|
|    or    |      cout1_fu_155     |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |   x_read_read_fu_42   |    0    |    0    |
|   read   |   y_read_read_fu_48   |    0    |    0    |
|          |  sum_read_read_fu_54  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  | write_ln4_write_fu_60 |    0    |    0    |
|          | write_ln8_write_fu_67 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |    trunc_ln6_fu_74    |    0    |    0    |
|          |   trunc_ln6_1_fu_78   |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|       tmp_fu_88       |    0    |    0    |
|----------|-----------------------|---------|---------|
| bitselect|      tmp_1_fu_104     |    0    |    0    |
|          |      tmp_2_fu_112     |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|    or_ln4_1_fu_132    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    14   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   14   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   14   |
+-----------+--------+--------+
