!SESSION 2021-11-10 21:31:58.453 -----------------------------------------------
eclipse.buildId=2021.1
java.version=11.0.2
java.vendor=Oracle Corporation
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Command-line arguments:  -os linux -ws gtk -arch x86_64

!ENTRY org.eclipse.ui 4 4 2021-11-10 21:33:39.925
!MESSAGE Plug-in 'org.eclipse.ui.editors' contributed an invalid Menu Extension (Path: 'navigate' is invalid): org.eclipse.ui.edit.text.gotoLastEditPosition

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:33:48.005
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-0: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:33:48.050
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-15

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:33:48.050
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-21

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:33:48.147
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-15

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:33:51.680
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-0: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:33:51.685
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-21

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:33:51.686
!MESSAGE XSCT Command: [setws /home/user/lab5/vitis_workspace], Thread: Thread-21

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:33:51.686
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-0: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:33:51.687
!MESSAGE XSCT command with result: [setws /home/user/lab5/vitis_workspace], Result: [null, ]. Thread: Thread-21

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:33:51.687
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, /home/software/Xilinx/Vitis/2021.1/data]. Thread: Worker-0: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 1 0 2021-11-10 21:34:05.434
!MESSAGE Opening file dialog using preferences. Current path: /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/lib/fixed_hwplatforms, Local preference: scw_hwspec, Group preference: null

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:13.455
!MESSAGE XSCT Command: [::hsi::utils::openhw /tmp/hwspec_lab4_system_wrapper11708977567867149652/lab4_system_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:14.695
!MESSAGE XSCT command with result: [::hsi::utils::openhw /tmp/hwspec_lab4_system_wrapper11708977567867149652/lab4_system_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:14.701
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json /tmp/hwspec_lab4_system_wrapper11708977567867149652/lab4_system_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:14.707
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json /tmp/hwspec_lab4_system_wrapper11708977567867149652/lab4_system_wrapper.xsa], Result: [null, {"device": "7z010",
"family": "zynq",
"timestamp": "Wed Nov 10 21:26:08 2021",
"vivado_version": "2021.1",
"part": "xc7z010clg400-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:14.710
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /tmp/hwspec_lab4_system_wrapper11708977567867149652/lab4_system_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:14.720
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /tmp/hwspec_lab4_system_wrapper11708977567867149652/lab4_system_wrapper.xsa], Result: [null, {"axi_bram_ctrl_0": {"hier_name": "axi_bram_ctrl_0",
"type": "axi_bram_ctrl",
"version": "4.1",
"ip_type": "MEMORY_CNTLR",
},
"axi_bram_ctrl_0_bram": {"hier_name": "axi_bram_ctrl_0_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"axi_bram_ctrl_1": {"hier_name": "axi_bram_ctrl_1",
"type": "axi_bram_ctrl",
"version": "4.1",
"ip_type": "MEMORY_CNTLR",
},
"axi_cdma_0": {"hier_name": "axi_cdma_0",
"type": "axi_cdma",
"version": "4.1",
"ip_type": "PERIPHERAL",
},
"axi_mem_intercon": {"hier_name": "axi_mem_intercon",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_mem_intercon_1": {"hier_name": "axi_mem_intercon_1",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"leds": {"hier_name": "leds",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"processing_system7_0_axi_periph": {"hier_name": "processing_system7_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rst_processing_system7_0_100M": {"hier_name": "rst_processing_system7_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_processing_system7_0_140M": {"hier_name": "rst_processing_system7_0_140M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"switches": {"hier_name": "switches",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_1": {"hier_name": "ps7_uart_1",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp1": {"hier_name": "ps7_m_axi_gp1",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:32.694
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json /tmp/hwspec_lab4_system_wrapper11708977567867149652/lab4_system_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:32.701
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json /tmp/hwspec_lab4_system_wrapper11708977567867149652/lab4_system_wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"freertos10_xilinx_v1_9": {"name": "freertos10_xilinx",
"version": "1.9",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.4.3",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_9",
},
"standalone_v7_5": {"name": "standalone",
"version": "7.5",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/lib/bsp/standalone_v7_5",
},
},
"ps7_cortexa9_1": {"freertos10_xilinx_v1_9": {"name": "freertos10_xilinx",
"version": "1.9",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.4.3",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_9",
},
"standalone_v7_5": {"name": "standalone",
"version": "7.5",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/lib/bsp/standalone_v7_5",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:34.326
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:34.335
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexa72 psv_cortexr5",
"supp_os": "standalone",
"path": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
"bsp_constraints": "false",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
"bsp_constraints": "false",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
"bsp_constraints": "true",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
"bsp_constraints": "true",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72",
"supp_os": "standalone xilkernel",
"path": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
"bsp_constraints": "false",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze psv_cortexa72 psv_cortexr5",
"supp_os": "standalone xilkernel",
"path": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
"bsp_constraints": "false",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
"bsp_constraints": "false",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
"bsp_constraints": "true",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
"bsp_constraints": "true",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "freertos10_xilinx",
"path": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
"bsp_constraints": "false",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
"bsp_constraints": "true",
},
"empty_application": {"userdefname": "Empty Application(C)",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
"bsp_constraints": "false",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program for baremetal environment.",
"supp_proc": "microblaze psu_cortexa53 ps7_cortexa9 psv_cortexa72 psu_cortexr5 psv_cortexr5",
"supp_os": "standalone",
"path": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
"bsp_constraints": "false",
},
"img_rcvry": {"userdefname": "Image Recovery",
"description": "Image Recovery tool which writes  user selected images on the board.",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/lib/sw_apps/img_rcvry",
"os": "standalone",
"bsp_constraints": "true",
},
"versal_plm": {"userdefname": "versal PLM",
"description": "Platform Loader and Manager for versal.",
"supp_proc": "psu_pmc psv_pmc",
"supp_os": "standalone",
"path": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/lib/sw_apps/versal_plm",
"os": "standalone",
"bsp_constraints": "true",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5 psv_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
"bsp_constraints": "true",
},
"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
"bsp_constraints": "true",
},
"versal_psmfw": {"userdefname": "versal PSM Firmware",
"description": "Processing System Management Unit Firmware for versal.",
"supp_proc": "psu_psm psv_psm",
"supp_os": "standalone",
"path": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/lib/sw_apps/versal_psmfw",
"os": "standalone",
"bsp_constraints": "true",
},
"imgsel": {"userdefname": "Image Selector",
"description": "ImgSel for Zynq Ultrascale+ MPSoC. The Image Selector  selects the image based on configuration parameters",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/lib/sw_apps/imgsel",
"os": "standalone",
"bsp_constraints": "true",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
"bsp_constraints": "false",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
"bsp_constraints": "false",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
"bsp_constraints": "false",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:34.397
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/hwspec_lab4_system_wrapper11708977567867149652/lab4_system_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:34.420
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/hwspec_lab4_system_wrapper11708977567867149652/lab4_system_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:34.421
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/hwspec_lab4_system_wrapper11708977567867149652/lab4_system_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:34.441
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/hwspec_lab4_system_wrapper11708977567867149652/lab4_system_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:35.587
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/hwspec_lab4_system_wrapper11708977567867149652/lab4_system_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app empty_application -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:35.606
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/hwspec_lab4_system_wrapper11708977567867149652/lab4_system_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app empty_application -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:36.994
!MESSAGE XSCT Command: [platform create -name {lab4_system_wrapper} -hw {/home/user/lab5/vivado/lab4_system_wrapper.xsa} -out {/home/user/lab5/vitis_workspace};platform write], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:42.502
!MESSAGE XSCT command with result: [platform create -name {lab4_system_wrapper} -hw {/home/user/lab5/vivado/lab4_system_wrapper.xsa} -out {/home/user/lab5/vitis_workspace};platform write], Result: [null, Successfully saved  the platform at "/home/user/lab5/vitis_workspace/lab4_system_wrapper/platform.spr"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:42.534
!MESSAGE XSCT Command: [domain create -name {standalone_ps7_cortexa9_0} -display-name {standalone_ps7_cortexa9_0} -os {standalone} -proc {ps7_cortexa9_0} -runtime {cpp} -arch {32-bit} -support-app {empty_application}], Thread: ModalContext

!ENTRY org.eclipse.e4.ui.workbench 4 0 2021-11-10 21:34:42.557
!MESSAGE 
!STACK 0
java.lang.NullPointerException
	at org.eclipse.ui.part.IntroPart.dispose(IntroPart.java:99)
	at org.eclipse.ui.internal.ViewIntroAdapterPart.dispose(ViewIntroAdapterPart.java:153)
	at org.eclipse.ui.internal.e4.compatibility.CompatibilityPart.invalidate(CompatibilityPart.java:260)
	at org.eclipse.ui.internal.e4.compatibility.CompatibilityPart.destroy(CompatibilityPart.java:417)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.base/java.lang.reflect.Method.invoke(Method.java:566)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:58)
	at org.eclipse.e4.core.internal.di.InjectorImpl.processAnnotated(InjectorImpl.java:1002)
	at org.eclipse.e4.core.internal.di.InjectorImpl.processAnnotated(InjectorImpl.java:967)
	at org.eclipse.e4.core.internal.di.InjectorImpl.uninject(InjectorImpl.java:200)
	at org.eclipse.e4.core.internal.di.Requestor.uninject(Requestor.java:176)
	at org.eclipse.e4.core.internal.contexts.ContextObjectSupplier$ContextInjectionListener.update(ContextObjectSupplier.java:89)
	at org.eclipse.e4.core.internal.contexts.TrackableComputationExt.update(TrackableComputationExt.java:105)
	at org.eclipse.e4.core.internal.contexts.EclipseContext.removeListenersTo(EclipseContext.java:491)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.uninject(ContextInjectionFactory.java:184)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeRemoveGui(PartRenderingEngine.java:954)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.access$1(PartRenderingEngine.java:873)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:868)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.removeGui(PartRenderingEngine.java:852)
	at org.eclipse.e4.ui.workbench.renderers.swt.ElementReferenceRenderer.disposeWidget(ElementReferenceRenderer.java:115)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeRemoveGui(PartRenderingEngine.java:945)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.access$1(PartRenderingEngine.java:873)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:868)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.removeGui(PartRenderingEngine.java:852)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.subscribeTopicToBeRendered(PartRenderingEngine.java:187)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.base/java.lang.reflect.Method.invoke(Method.java:566)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:58)
	at org.eclipse.e4.core.di.internal.extensions.EventObjectSupplier$DIEventHandler.handleEvent(EventObjectSupplier.java:92)
	at org.eclipse.equinox.internal.event.EventHandlerWrapper.handleEvent(EventHandlerWrapper.java:205)
	at org.eclipse.equinox.internal.event.EventHandlerTracker.dispatchEvent(EventHandlerTracker.java:203)
	at org.eclipse.equinox.internal.event.EventHandlerTracker.dispatchEvent(EventHandlerTracker.java:1)
	at org.eclipse.osgi.framework.eventmgr.EventManager.dispatchEvent(EventManager.java:234)
	at org.eclipse.osgi.framework.eventmgr.ListenerQueue.dispatchEventSynchronous(ListenerQueue.java:151)
	at org.eclipse.equinox.internal.event.EventAdminImpl.dispatchEvent(EventAdminImpl.java:132)
	at org.eclipse.equinox.internal.event.EventAdminImpl.sendEvent(EventAdminImpl.java:75)
	at org.eclipse.equinox.internal.event.EventComponent.sendEvent(EventComponent.java:44)
	at org.eclipse.e4.ui.services.internal.events.EventBroker.send(EventBroker.java:55)
	at org.eclipse.e4.ui.internal.workbench.UIEventPublisher.notifyChanged(UIEventPublisher.java:63)
	at org.eclipse.emf.common.notify.impl.BasicNotifierImpl.eNotify(BasicNotifierImpl.java:424)
	at org.eclipse.e4.ui.model.application.ui.impl.UIElementImpl.setToBeRendered(UIElementImpl.java:314)
	at org.eclipse.e4.ui.internal.workbench.PartServiceImpl.hidePart(PartServiceImpl.java:1406)
	at org.eclipse.ui.internal.WorkbenchPage.hidePart(WorkbenchPage.java:1537)
	at org.eclipse.ui.internal.WorkbenchPage.hidePart(WorkbenchPage.java:1496)
	at org.eclipse.ui.internal.WorkbenchPage.hideView(WorkbenchPage.java:2609)
	at org.eclipse.ui.internal.WorkbenchIntroManager.closeIntro(WorkbenchIntroManager.java:98)
	at com.xilinx.sdx.ui.utils.SWTUtils.closeWelcomeView(SWTUtils.java:529)
	at com.xilinx.sdx.scw.project.ScwProjectCreationHandler$1.run(ScwProjectCreationHandler.java:71)
	at org.eclipse.swt.widgets.RunnableLock.run(RunnableLock.java:40)
	at org.eclipse.swt.widgets.Synchronizer.runAsyncMessages(Synchronizer.java:185)
	at org.eclipse.swt.widgets.Display.runAsyncMessages(Display.java:4930)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4451)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.block(ModalContext.java:166)
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:368)
	at org.eclipse.jface.wizard.WizardDialog.run(WizardDialog.java:1033)
	at com.xilinx.sdx.npw.NewProjectCreationHandler.execute(NewProjectCreationHandler.java:105)
	at com.xilinx.sdx.npw.NewProjectWizard._createApplicationProject(NewProjectWizard.java:214)
	at com.xilinx.sdx.npw.NewProjectWizard.performFinish(NewProjectWizard.java:161)
	at org.eclipse.jface.wizard.WizardDialog.finishPressed(WizardDialog.java:832)
	at org.eclipse.jface.wizard.WizardDialog.buttonPressed(WizardDialog.java:472)
	at org.eclipse.jface.dialogs.Dialog.lambda$0(Dialog.java:619)
	at org.eclipse.swt.events.SelectionListener$1.widgetSelected(SelectionListener.java:84)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:252)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:89)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:5687)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1423)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4955)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4448)
	at org.eclipse.jface.window.Window.runEventLoop(Window.java:823)
	at org.eclipse.jface.window.Window.open(Window.java:799)
	at org.eclipse.ui.internal.actions.NewWizardShortcutAction.run(NewWizardShortcutAction.java:130)
	at org.eclipse.jface.action.Action.runWithEvent(Action.java:474)
	at org.eclipse.jface.action.ActionContributionItem.handleWidgetSelection(ActionContributionItem.java:579)
	at org.eclipse.jface.action.ActionContributionItem.lambda$4(ActionContributionItem.java:413)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:89)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:5687)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1423)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4955)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4448)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$5.run(PartRenderingEngine.java:1160)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:338)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1049)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:155)
	at org.eclipse.ui.internal.Workbench.lambda$3(Workbench.java:658)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:338)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:557)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:154)
	at com.xilinx.ide.application.ui.Application.start(Application.java:80)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:137)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:107)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:401)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.base/java.lang.reflect.Method.invoke(Method.java:566)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:657)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:594)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1447)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1420)

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:42.812
!MESSAGE XSCT command with result: [domain create -name {standalone_ps7_cortexa9_0} -display-name {standalone_ps7_cortexa9_0} -os {standalone} -proc {ps7_cortexa9_0} -runtime {cpp} -arch {32-bit} -support-app {empty_application}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:42.815
!MESSAGE XSCT Command: [platform write], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:42.822
!MESSAGE XSCT command with result: [platform write], Result: [null, Successfully saved  the platform at "/home/user/lab5/vitis_workspace/lab4_system_wrapper/platform.spr"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:42.836
!MESSAGE XSCT Command: [platform active {lab4_system_wrapper}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:42.836
!MESSAGE XSCT command with result: [platform active {lab4_system_wrapper}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:42.837
!MESSAGE XSCT Command: [domain active {zynq_fsbl}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:42.838
!MESSAGE XSCT command with result: [domain active {zynq_fsbl}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:42.839
!MESSAGE XSCT Command: [domain active {standalone_ps7_cortexa9_0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:42.840
!MESSAGE XSCT command with result: [domain active {standalone_ps7_cortexa9_0}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:42.840
!MESSAGE XSCT Command: [platform generate -quick], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:42.850
!MESSAGE XSCT command with result: [platform generate -quick], Result: [null, Successfully generated platform at "/home/user/lab5/vitis_workspace"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:43.283
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:44.527
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:44.528
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:44.544
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa], Result: [null, {"axi_bram_ctrl_0": {"hier_name": "axi_bram_ctrl_0",
"type": "axi_bram_ctrl",
"version": "4.1",
"ip_type": "MEMORY_CNTLR",
},
"axi_bram_ctrl_0_bram": {"hier_name": "axi_bram_ctrl_0_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"axi_bram_ctrl_1": {"hier_name": "axi_bram_ctrl_1",
"type": "axi_bram_ctrl",
"version": "4.1",
"ip_type": "MEMORY_CNTLR",
},
"axi_cdma_0": {"hier_name": "axi_cdma_0",
"type": "axi_cdma",
"version": "4.1",
"ip_type": "PERIPHERAL",
},
"axi_mem_intercon": {"hier_name": "axi_mem_intercon",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_mem_intercon_1": {"hier_name": "axi_mem_intercon_1",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"leds": {"hier_name": "leds",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"processing_system7_0_axi_periph": {"hier_name": "processing_system7_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rst_processing_system7_0_100M": {"hier_name": "rst_processing_system7_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_processing_system7_0_140M": {"hier_name": "rst_processing_system7_0_140M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"switches": {"hier_name": "switches",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_1": {"hier_name": "ps7_uart_1",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp1": {"hier_name": "ps7_m_axi_gp1",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:44.562
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa /home/user/lab5/vitis_workspace/lab5/system.mss ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:44.565
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa /home/user/lab5/vitis_workspace/lab5/system.mss ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:44.565
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa /home/user/lab5/vitis_workspace/lab5/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:44.567
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa /home/user/lab5/vitis_workspace/lab5/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.5",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:45.766
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:45.773
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"freertos10_xilinx_v1_9": {"name": "freertos10_xilinx",
"version": "1.9",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.4.3",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_9",
},
"standalone_v7_5": {"name": "standalone",
"version": "7.5",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/lib/bsp/standalone_v7_5",
},
},
"ps7_cortexa9_1": {"freertos10_xilinx_v1_9": {"name": "freertos10_xilinx",
"version": "1.9",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.4.3",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_9",
},
"standalone_v7_5": {"name": "standalone",
"version": "7.5",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/lib/bsp/standalone_v7_5",
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:45.774
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa /home/user/lab5/vitis_workspace/lab5/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:45.775
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa /home/user/lab5/vitis_workspace/lab5/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:45.775
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa /home/user/lab5/vitis_workspace/lab5/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:45.776
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa /home/user/lab5/vitis_workspace/lab5/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:45.777
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa ps7_cortexa9_0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:45.778
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa ps7_cortexa9_0], Result: [null, axi_bram_ctrl_0 axi_cdma_0 leds ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_qspi_0 ps7_qspi_linear_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_slcr_0 ps7_uart_1 ps7_xadc_0 switches]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:45.778
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa /home/user/lab5/vitis_workspace/lab5/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:45.782
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa /home/user/lab5/vitis_workspace/lab5/system.mss], Result: [null, {"axi_bram_ctrl_0": {"name": "bram",
"ver": "4.6",
},
"axi_cdma_0": {"name": "axicdma",
"ver": "4.9",
},
"leds": {"name": "gpio",
"ver": "4.8",
},
"ps7_afi_0": {"name": "generic",
"ver": "3.0",
},
"ps7_afi_1": {"name": "generic",
"ver": "3.0",
},
"ps7_afi_2": {"name": "generic",
"ver": "3.0",
},
"ps7_afi_3": {"name": "generic",
"ver": "3.0",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.8",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.2",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "3.0",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.7",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.8",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.8",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "3.0",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.9",
},
"ps7_gpv_0": {"name": "generic",
"ver": "3.0",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "3.0",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "3.0",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "3.0",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "3.0",
},
"ps7_pl310_0": {"name": "generic",
"ver": "3.0",
},
"ps7_pmu_0": {"name": "generic",
"ver": "3.0",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.9",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "3.0",
},
"ps7_ram_0": {"name": "generic",
"ver": "3.0",
},
"ps7_ram_1": {"name": "generic",
"ver": "3.0",
},
"ps7_scuc_0": {"name": "generic",
"ver": "3.0",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "4.5",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.3",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.4",
},
"ps7_slcr_0": {"name": "generic",
"ver": "3.0",
},
"ps7_uart_1": {"name": "uartps",
"ver": "3.11",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.6",
},
"switches": {"name": "gpio",
"ver": "4.8",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.11",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:45.783
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:45.885
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa], Result: [null, {"axi_bram_ctrl_0": {"version": "4.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0",
},
"bram_v4_6": {"name": "bram",
"version": "4.6",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_bram_ctrl_0_bram": {"version": "8.4",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0",
},
},
},
"axi_bram_ctrl_1": {"version": "4.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0",
},
"bram_v4_6": {"name": "bram",
"version": "4.6",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_cdma_0": {"version": "4.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0",
},
"axicdma_v4_9": {"name": "axicdma",
"version": "4.9",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/axicdma_v4_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_mem_intercon": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0",
},
},
},
"axi_mem_intercon_1": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0",
},
},
},
"leds": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0",
},
"gpio_v4_8": {"name": "gpio",
"version": "4.8",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"processing_system7_0": {"version": "5.5",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0",
},
},
},
"processing_system7_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0",
},
},
},
"rst_processing_system7_0_100M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0",
},
},
},
"rst_processing_system7_0_140M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0",
},
},
},
"switches": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0",
},
"gpio_v4_8": {"name": "gpio",
"version": "4.8",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_clockc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0",
},
},
},
"ps7_uart_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0",
},
"uartps_v3_11": {"name": "uartps",
"version": "3.11",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/uartps_v3_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_pl310_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0",
},
},
},
"ps7_pmu_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0",
},
},
},
"ps7_qspi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0",
},
"qspips_v3_9": {"name": "qspips",
"version": "3.9",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/qspips_v3_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_qspi_linear_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0",
},
},
},
"ps7_axi_interconnect_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0",
},
},
},
"ps7_cortexa9_0": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0",
},
"cpu_cortexa9_v2_11": {"name": "cpu_cortexa9",
"version": "2.11",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_cortexa9_1": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0",
},
"cpu_cortexa9_v2_11": {"name": "cpu_cortexa9",
"version": "2.11",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0",
},
"ddrps_v1_2": {"name": "ddrps",
"version": "1.2",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ddrps_v1_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpio_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0",
},
"gpiops_v3_9": {"name": "gpiops",
"version": "3.9",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/gpiops_v3_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddrc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0",
},
},
},
"ps7_dev_cfg_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0",
},
"devcfg_v3_7": {"name": "devcfg",
"version": "3.7",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/devcfg_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_xadc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0",
},
"xadcps_v2_6": {"name": "xadcps",
"version": "2.6",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/xadcps_v2_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ocmc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0",
},
},
},
"ps7_coresight_comp_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0",
},
"coresightps_dcc_v1_8": {"name": "coresightps_dcc",
"version": "1.8",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/coresightps_dcc_v1_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpv_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0",
},
},
},
"ps7_scuc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0",
},
},
},
"ps7_globaltimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0",
},
},
},
"ps7_intc_dist_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0",
},
},
},
"ps7_l2cachec_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0",
},
},
},
"ps7_dma_s": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0",
},
"dmaps_v2_8": {"name": "dmaps",
"version": "2.8",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_iop_bus_config_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0",
},
},
},
"ps7_ram_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0",
},
},
},
"ps7_ram_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0",
},
},
},
"ps7_scugic_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0",
},
"scugic_v4_5": {"name": "scugic",
"version": "4.5",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/scugic_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scutimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0",
},
"scutimer_v2_3": {"name": "scutimer",
"version": "2.3",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/scutimer_v2_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scuwdt_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0",
},
"scuwdt_v2_4": {"name": "scuwdt",
"version": "2.4",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/scuwdt_v2_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_slcr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0",
},
},
},
"ps7_dma_ns": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0",
},
"dmaps_v2_8": {"name": "dmaps",
"version": "2.8",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_afi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0",
},
},
},
"ps7_afi_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0",
},
},
},
"ps7_afi_2": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0",
},
},
},
"ps7_afi_3": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0",
},
},
},
"ps7_m_axi_gp0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0",
},
},
},
"ps7_m_axi_gp1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0",
"repo": "/home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1 /home/software/Xilinx/Vitis/2021.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0",
},
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:45.889
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa /home/user/lab5/vitis_workspace/lab5/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:45.890
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa /home/user/lab5/vitis_workspace/lab5/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:45.890
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa /home/user/lab5/vitis_workspace/lab5/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:45.891
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa /home/user/lab5/vitis_workspace/lab5/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:45.924
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:45.926
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:45.926
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/user/lab5/vitis_workspace/lab5/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:45.927
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/user/lab5/vitis_workspace/lab5/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:45.927
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa -sw /home/user/lab5/vitis_workspace/lab5/system.mss -app empty_application -processor ps7_cortexa9_0 -os standalone -dir /home/user/lab5/vitis_workspace/lab5/src], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:45.954
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa -sw /home/user/lab5/vitis_workspace/lab5/system.mss -app empty_application -processor ps7_cortexa9_0 -os standalone -dir /home/user/lab5/vitis_workspace/lab5/src], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:46.007
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {/home/user/lab5/vitis_workspace/lab5/_ide/bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:46.021
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {/home/user/lab5/vitis_workspace/lab5/_ide/bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:46.021
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:46.024
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa], Result: [null, {"device": "7z010",
"family": "zynq",
"timestamp": "Wed Nov 10 21:26:08 2021",
"vivado_version": "2021.1",
"part": "xc7z010clg400-1",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:46.025
!MESSAGE XSCT Command: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {/home/user/lab5/vitis_workspace/lab5/_ide/psinit} -quiet], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:49.627
!MESSAGE XSCT command with result: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {/home/user/lab5/vitis_workspace/lab5/_ide/psinit} -quiet], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:49.758
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/user/lab5/vitis_workspace/lab5/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:49.759
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/user/lab5/vitis_workspace/lab5/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 1 0 2021-11-10 21:34:49.825
!MESSAGE Generating MD5 hash for file: /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/sw/lab4_system_wrapper/standalone_ps7_cortexa9_0/system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:50.164
!MESSAGE XSCT Command: [::hsi::utils::closehw /tmp/hwspec_lab4_system_wrapper11708977567867149652/lab4_system_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:34:50.193
!MESSAGE XSCT command with result: [::hsi::utils::closehw /tmp/hwspec_lab4_system_wrapper11708977567867149652/lab4_system_wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY org.eclipse.cdt.core 1 0 2021-11-10 21:34:56.931
!MESSAGE Indexed 'lab4_system_wrapper' (469 sources, 406 headers) in 6.59 sec: 15,347 declarations; 79,968 references; 226 unresolved inclusions; 80 syntax errors; 603 unresolved names (0.63%)

!ENTRY org.eclipse.cdt.core 1 0 2021-11-10 21:34:56.933
!MESSAGE Indexed 'lab5' (0 sources, 0 headers) in 0 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.cdt.core 1 0 2021-11-10 21:34:56.939
!MESSAGE Indexed 'lab5_system' (0 sources, 0 headers) in 0 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.launchbar.core 2 0 2021-11-10 21:35:25.848
!MESSAGE Enablement expression is missing for descriptor type org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2021-11-10 21:35:25.849
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2021-11-10 21:35:25.849
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:36:38.109
!MESSAGE XSCT Command: [::hsi::utils::get_addr_tag_info -json /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:36:38.112
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_tag_info -json /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa ], Result: [null, {"ps7_cortexa9_0": "system_i/ps7_cortexa9_0:system_i",
"ps7_cortexa9_1": "system_i/ps7_cortexa9_1:system_i",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:36:40.348
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:36:40.351
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa ], Result: [null, axi_bram_ctrl_0 axi_bram_ctrl_1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:36:40.354
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:36:40.984
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:36:40.986
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:36:41.131
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279A7924BA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:36:41.134
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:36:41.141
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279A7924BA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:36:41.142
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279A7924BA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:36:41.154
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279A7924BA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:36:41.156
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:36:41.157
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:36:41.157
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:36:41.161
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279A7924BA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:36:41.162
!MESSAGE XSCT Command: [proc fetch_device_jtag_ctx { node_id } {
foreach t [jtag ta -ta] {
if {[dict get $t node_id] == $node_id} {
return [dict get $t target_ctx]
}
}
error cannot find a jtag device with node id $node_id}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:36:41.162
!MESSAGE XSCT command with result: [proc fetch_device_jtag_ctx { node_id } {
foreach t [jtag ta -ta] {
if {[dict get $t node_id] == $node_id} {
return [dict get $t target_ctx]
}
}
error cannot find a jtag device with node id $node_id}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:36:41.163
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:36:41.169
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279A7924BA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:36:41.169
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279A7924BA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:36:41.182
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279A7924BA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:36:41.182
!MESSAGE XSCT Command: [fetch_device_jtag_ctx 2], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:36:41.184
!MESSAGE XSCT command with result: [fetch_device_jtag_ctx 2], Result: [null, jsn-Zybo-210279A7924BA-4ba00477-0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:36:41.184
!MESSAGE XSCT Command: [fetch_device_jtag_ctx 3], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:36:41.186
!MESSAGE XSCT command with result: [fetch_device_jtag_ctx 3], Result: [null, jsn-Zybo-210279A7924BA-13722093-0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:36:41.216
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A7924BA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A7924BA-13722093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:36:41.299
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A7924BA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A7924BA-13722093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:36:41.300
!MESSAGE XSCT Command: [fpga -file /home/user/lab5/vitis_workspace/lab5/_ide/bitstream/lab4_system_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:36:42.507
!MESSAGE XSCT command with result: [fpga -file /home/user/lab5/vitis_workspace/lab5/_ide/bitstream/lab4_system_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:36:43.308
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:36:43.310
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa ], Result: [null, axi_bram_ctrl_0 axi_bram_ctrl_1]. Thread: ModalContext

!ENTRY org.eclipse.ui 2 2 2021-11-10 21:37:19.709
!MESSAGE Invalid preference category path: com.xilinx.sdk.ui.preferences.page (bundle: com.xilinx.sdk.ui.customize, page: com.xilinx.sdk.ui.customize.sdkCustomizationPreferences)

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:37:22.858
!MESSAGE XSCT Command: [::hsi::utils::closehw /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa], Thread: Worker-3: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:37:23.684
!MESSAGE XSCT command with result: [::hsi::utils::closehw /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa], Result: [null, ]. Thread: Worker-3: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:37:23.686
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa], Thread: Worker-3: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:37:25.574
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa], Result: [null, ]. Thread: Worker-3: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:37:25.576
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/sw/lab4_system_wrapper/standalone_ps7_cortexa9_0/system.mss ], Thread: Worker-3: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:37:25.608
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/sw/lab4_system_wrapper/standalone_ps7_cortexa9_0/system.mss ], Result: [null, ]. Thread: Worker-3: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:37:25.609
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/sw/lab4_system_wrapper/standalone_ps7_cortexa9_0/system.mss], Thread: Worker-3: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:37:25.619
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/sw/lab4_system_wrapper/standalone_ps7_cortexa9_0/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.5",
}]. Thread: Worker-3: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2021-11-10 21:37:25.621
!MESSAGE Generating MD5 hash for file: /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/sw/lab4_system_wrapper/standalone_ps7_cortexa9_0/system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:37:25.625
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/sw/lab4_system_wrapper/standalone_ps7_cortexa9_0/system.mss], Thread: Worker-3: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:37:25.627
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/sw/lab4_system_wrapper/standalone_ps7_cortexa9_0/system.mss], Result: [null, ]. Thread: Worker-3: Build Project
!SESSION 2021-11-10 21:37:46.424 -----------------------------------------------
eclipse.buildId=2021.1
java.version=11.0.2
java.vendor=Oracle Corporation
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Command-line arguments:  -data file:/home/user/lab5/vitis_workspace/ -os linux -ws gtk -arch x86_64

!ENTRY org.eclipse.ui 4 4 2021-11-10 21:37:50.892
!MESSAGE Plug-in 'org.eclipse.ui.editors' contributed an invalid Menu Extension (Path: 'navigate' is invalid): org.eclipse.ui.edit.text.gotoLastEditPosition

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:38:01.007
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-6: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:38:01.342
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-10

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:38:01.342
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:38:03.014
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-6: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:38:03.014
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-10

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:38:03.015
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:38:03.015
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-6: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:38:03.015
!MESSAGE XSCT Command: [setws /home/user/lab5/vitis_workspace], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:38:03.016
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, /home/software/Xilinx/Vitis/2021.1/data]. Thread: Worker-6: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:38:03.017
!MESSAGE XSCT command with result: [setws /home/user/lab5/vitis_workspace], Result: [null, ]. Thread: Thread-24

!ENTRY org.eclipse.ui 2 2 2021-11-10 21:38:13.915
!MESSAGE Invalid preference category path: com.xilinx.sdk.ui.preferences.page (bundle: com.xilinx.sdk.ui.customize, page: com.xilinx.sdk.ui.customize.sdkCustomizationPreferences)

!ENTRY org.eclipse.launchbar.core 2 0 2021-11-10 21:39:20.496
!MESSAGE Enablement expression is missing for descriptor type org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2021-11-10 21:39:20.497
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2021-11-10 21:39:20.497
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:28.559
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa], Thread: Worker-10: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:29.716
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa], Result: [null, ]. Thread: Worker-10: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:29.720
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/sw/lab4_system_wrapper/standalone_ps7_cortexa9_0/system.mss ], Thread: Worker-10: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:29.723
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/sw/lab4_system_wrapper/standalone_ps7_cortexa9_0/system.mss ], Result: [null, ]. Thread: Worker-10: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:29.723
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/sw/lab4_system_wrapper/standalone_ps7_cortexa9_0/system.mss], Thread: Worker-10: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:29.725
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/sw/lab4_system_wrapper/standalone_ps7_cortexa9_0/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.5",
}]. Thread: Worker-10: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2021-11-10 21:39:29.727
!MESSAGE Generating MD5 hash for file: /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/sw/lab4_system_wrapper/standalone_ps7_cortexa9_0/system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:29.735
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/sw/lab4_system_wrapper/standalone_ps7_cortexa9_0/system.mss], Thread: Worker-10: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:29.736
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/sw/lab4_system_wrapper/standalone_ps7_cortexa9_0/system.mss], Result: [null, ]. Thread: Worker-10: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:38.548
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:38.558
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa], Result: [null, {"axi_bram_ctrl_0": {"hier_name": "axi_bram_ctrl_0",
"type": "axi_bram_ctrl",
"version": "4.1",
"ip_type": "MEMORY_CNTLR",
},
"axi_bram_ctrl_0_bram": {"hier_name": "axi_bram_ctrl_0_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"axi_bram_ctrl_1": {"hier_name": "axi_bram_ctrl_1",
"type": "axi_bram_ctrl",
"version": "4.1",
"ip_type": "MEMORY_CNTLR",
},
"axi_cdma_0": {"hier_name": "axi_cdma_0",
"type": "axi_cdma",
"version": "4.1",
"ip_type": "PERIPHERAL",
},
"axi_mem_intercon": {"hier_name": "axi_mem_intercon",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_mem_intercon_1": {"hier_name": "axi_mem_intercon_1",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"leds": {"hier_name": "leds",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"processing_system7_0_axi_periph": {"hier_name": "processing_system7_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rst_processing_system7_0_100M": {"hier_name": "rst_processing_system7_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_processing_system7_0_140M": {"hier_name": "rst_processing_system7_0_140M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"switches": {"hier_name": "switches",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_1": {"hier_name": "ps7_uart_1",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp1": {"hier_name": "ps7_m_axi_gp1",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:38.561
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:38.563
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa], Result: [null, {"device": "7z010",
"family": "zynq",
"timestamp": "Wed Nov 10 21:26:08 2021",
"vivado_version": "2021.1",
"part": "xc7z010clg400-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:39.499
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:39.503
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa], Result: [null, {"PCW_APU_PERIPHERAL_FREQMHZ": "650",
"PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)",
"PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15",
"PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_DDR_PORT0_HPR_ENABLE": "0",
"PCW_DDR_PORT1_HPR_ENABLE": "0",
"PCW_DDR_PORT2_HPR_ENABLE": "0",
"PCW_DDR_PORT3_HPR_ENABLE": "0",
"PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_FPGA0_PERIPHERAL_FREQMHZ": "100",
"PCW_UIPARAM_DDR_BUS_WIDTH": "32 Bit",
"PCW_UIPARAM_DDR_FREQ_MHZ": "525",
}]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:39.503
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa ps7_cortexa9_0], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:39.533
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa ps7_cortexa9_0], Result: [null, {"axi_bram_ctrl_0": {},
"axi_cdma_0": {"CDMACR": {"description": "CDMA Control Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"TailPntrEn": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates tail pointer mode is enabled to the SG Engine. This bit is fixed to 1 and always read as 1 when SG is included. If the CDMA is built with SG disabled (Simple Mode Only), the default value of the port is 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset control for the AXI CDMA core. Setting this bit to a 1 causes the AXI CDMA to be reset. Reset is accomplished gracefully. Committed AXI4 transfers are then completed. Other queued transfers are flushed. After completion of a soft reset, all registers and bits are in the Reset State.  
  0 - Reset NOT in progress – Normal operation      1 - Reset in progress
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGMode": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit controls the transfer mode of the CDMA. Setting this bit to a 1 causes the AXI CDMA to operate in a Scatter Gather mode if the Scatter Gather engine is included.   0 - Simple DMA Mode   1 - Scatter Gather Mode This bit must only be changed when the CDMA engine is idle (CDMASR.IDLE = 1). Changing the state of this bit at any other time has undefined results.
This bit must be set to a 0 then back to 1 by the software application to force the CDMA SG engine to use a new value written to the CURDESC_PNTR register.
This bit must be set prior to setting the CDMACR.Dly_IrqEn bit. Otherwise, the CDMACR.Dly_IrqEn bit does not get set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Key_Hole_Read": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Writing 1 to this enables the keyhole read (FIXED address AXI transaction). This value should not be changed when a transfer is in progress. This value should remain constant until all the descriptors are processed (for SG = 1).
CDMA shows unexpected behavior if this value is changed in the middle of a transfer. It is the responsibility of the slave device to enforce the functionality. When enabling Key Hole operation, the MAX BURST LENGTH should be set to 16.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Key_Hole_Write": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing 1 to this enables the keyhole write (FIXED address AXI transaction). This value should not be changed when a transfer is in progress. This value should remain constant until all the descriptors are processed (for SG = 1).
CDMA shows unexpected behavior if this value is changed in the middle of a transfer. It is the responsibility of the slave device to enforce the functionality. When enabling Key Hole operation, the MAX BURST LENGTH should be set to 16.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, you can use the CDMA in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this feature, you can use the same BDs in cyclic manner without worrying about any errors.
This bit should be set before updating the TAILDESC register. Changing this bit while the transfer is in progress will generate undefined results.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Complete Interrupt Enable. When set to 1, it allows CDMASR.IOC_Irq to generate an interrupt out for completed DMA transfers.   0 - IOC Interrupt disabled   1 - IOC Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Delay Timer Interrupt Enable. When set to 1, it allows CDMASR.Dly_Irq to generate an interrupt out. This is only used with Scatter Gather assisted transfers.     0 - Delay Interrupt disabled    1 - Delay Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Error Interrupt Enable. When set to 1, it allows the CDMASR.Err_Irq to generate an interrupt out.      0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.
Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.
Note: This is irrelevant when Scatter Gather is excluded.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Timeout. This value is used for setting the interrupt delay timeout value. The interrupt timeout is a mechanism for causing the CDMA engine to generate an interrupt after the delay time period has expired.
Timer begins counting at the end of a packet and resets with the receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: This is irrelevant when Scatter Gather is excluded.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2116026368,
},
"CDMASR": {"description": "CDMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "CDMA Idle. Indicates the state of AXI CDMA operations.
When set and in Simple DMA mode, the bit indicates the programmed transfer has completed and the CDMA is waiting for a new transfer to be programmed. Writing to the bytes to transfer (BTT) register in Simple DMA mode causes the CDMA to start (not Idle).
When set and in SG mode, the bit indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts CDMA SG operations.      0 - Not Idle – Simple or SG DMA operations are in progress.      1 - Idle – Simple or SG operations completed or not started.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "SG Included. This bit indicates if the AXI CDMA has been implemented with Scatter Gather support included. This is used by application software (drivers) to determine if SG Mode can be utilized.   0 - Scatter Gather not included. Only Simple DMA operations are supported.   1 - Scatter Gather is included. Both Simple DMA and Scatter Gather operations are supported.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. This bit indicates that a internal error has been encountered by the DataMover on the data transport channel. This error can occur if a 0 value BTT (bytes to transfer) is fed to the AXI DataMover or DataMover has an internal processing error. A BTT of 0 only happens if the BTT register is written with zeros (in Simple DMA mode) or a BTT specified in the Control word of a fetched descriptor is set to 0 (SG Mode). This error condition causes the AXI CDMA to halt gracefully. The CDMASR.IDLE bit is set to 1 when the CDMA has completed shut down.
CURDESC_PNTR register is updated with the descriptor pointer value when this error is detected.      0 - No CDMA Internal Errors.      1 - CDMA Internal Error detected. CDMA Engine halts.  A reset (soft or hard) must be issued to clear the error condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This bit indicates that an AXI slave error response has been received by the AXI DataMover during an AXI transfer (read or write). This error condition causes the AXI CDMA to halt gracefully. The CDMASR.IDLE bit is set to 1 when the CDMA has completed shutdown. The CURDESC_PNTR register is updated with the descriptor pointer value when this error is detected.      0 - No CDMA Slave Errors.   1 - CDMA Slave Error detected. CDMA Engine halts.  A reset (soft or hard) must be issued to clear the error condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This bit indicates that an AXI decode error has been received by the AXI DataMover. This error occurs if the DataMover issues an address request to an invalid location.
This error condition causes the AXI CDMA to halt gracefully. The CDMASR.IDLE bit is set to 1 when the CDMA has completed shut down. The CURDESC_PNTR register is updated with the descriptor pointer value when this error is detected.      0 - No CDMA Decode Errors.      1 - CDMA Decode Error detected. CDMA Engine halts.  A reset (soft or hard) must be issued to clear the error condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This bit indicates that an internal error has been encountered by the SG Engine. This error condition causes the AXI CDMA to halt gracefully. The CDMASR.IDLE bit is set to 1 when the CDMA has completed shutdown. The CURDESC_PNTR register is updated with the descriptor pointer value when this error is detected.      0 - No SG Internal Errors      1 - SG Internal Error detected. CDMA Engine halts.  A reset (soft or hard) must be issued to clear the error condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvEr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This bit indicates that an AXI slave error response has been received by the SG Engine during an AXI transfer (transfer descriptor read or write). This error condition causes the AXI CDMA to halt gracefully. The CDMASR.IDLE bit is set to 1 when the CDMA has completed shut down. The CURDESC_PNTR register is updated with the descriptor pointer value when this error is detected.      0 - No SG Slave Errors      1 - SG Slave Error detected. CDMA Engine halts.  A reset (soft or hard) must be issued to clear the error condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This bit indicates that an AXI decode error has been received by the SG Engine during an AXI transfer (transfer descriptor read or write). This error occurs if the SG Engine issues an address request to an invalid location. This error condition causes the AXI CDMA to gracefully halt. The CDMASR.IDLE bit is set to 1 when the CDMA has completed shut down. The CURDESC_PNTR register is updated with the descriptor pointer value when this error is detected.      0 - No SG Decode Errors      1 - SG Decode Error detected. CDMA Engine halts.  A reset (soft or hard) must be issued to clear the error condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1, this bit indicates an interrupt event has been generated on completion of a DMA transfer (either a Simple or SG). If the corresponding enable bit is set (CDMACR.IOC_IrqEn = 1), an interrupt out is generated from the AXI CDMA.      0 - No IOC Interrupt      1 - IOC Interrupt active When operating in SG mode, the criteria specified by the interrupt threshold must also be met.  Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, this bit indicates an interrupt event has been generated on a delay timer timeout. If the corresponding enable bit is set (CDMACR.Dly_IrqEn = 1), an interrupt out is generated from the AXI CDMA.
  0 - No Delay Interrupt      1 - Delay Interrupt active Writing a 1 to this bit will clear it. This bit is cleared whenever CDMACR.SGMode is set to 0
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, this bit indicates an interrupt event has been generated due to an error condition. If the corresponding enable bit is set (CDMACR.Err_IrqEn = 1), an interrupt out is generated from the AXI CDMA.
  0 - No error Interrupt      1 - Error interrupt active Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. This field reflects the current interrupt threshold value in the SG Engine.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. This field reflects the current interrupt delay timer value in the SG Engine.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2116026372,
},
"CURDESC_PNTR": {"description": "CDMA Current Descriptor Pointer Register",
"address_offset": "0x08",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Current_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "26",
"desc": "Current Descriptor Pointer. Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing to the TAILDESC_PTR register. Failure to do so results in an undefined operation by the CDMA.
When the CDMA SG Engine is running (CDMASR.IDLE = 0), the CURDESC_PNTR register is updated by the SG Engine to reflect the starting address of the current descriptor being executed.
On error detection, the CURDESC_PNTR register is updated to reflect the descriptor associated with the detected error.
The register should only be written by the software application when the AXI CDMA is idle (CDMASR.IDLE = 1). Descriptor addresses written to this field must be aligned to 64-byte boundaries (sixteen 32-bit words).
Examples are 0x00, 0x40, 0x80. Any other alignment has undefined results.
This register is cleared when CDMACR.SGMode = 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2116026376,
},
"CURDESC_PNTR_MSB": {"description": "CDMA Current Descriptor Pointer Register",
"address_offset": "0x0C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Current_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Current Descriptor Pointer. Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing to the TAILDESC_PTR register. Failure to do so results in an undefined operation by the CDMA.
When the CDMA SG Engine is running (CDMASR.IDLE = 0), the CURDESC_PNTR register is updated by the SG Engine to reflect the starting address of the current descriptor being executed.
On error detection, the CURDESC_PNTR register is updated to reflect the descriptor associated with the detected error.
The register should only be written by the software application when the AXI CDMA is idle (CDMASR.IDLE = 1). Descriptor addresses written to this field must be aligned to 64-byte boundaries (sixteen 32-bit words).
Examples are 0x00, 0x40, 0x80. Any other alignment has undefined results.
This register is cleared when CDMACR.SGMode = 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2116026380,
},
"TAILDESC_PNTR": {"description": "CDMA Tail Descriptor Pointer Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Tail_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "26",
"desc": "Tail Descriptor Pointer. Indicates pause pointer for descriptor chain execution. The AXI CDMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.
When the AXI CDMA is in SG Mode and the address space is 32 bits (CDMACR.SGMode = 1), a write by the software application to the TAILDESC_PNTR register causes the AXI CDMA SG Engine to start fetching descriptors starting from the CURDESC_PNTR register value. If the SG engine is paused at a tail pointer pause point, the SG engine restarts descriptor execution at the next sequential transfer descriptor. If the AXI CDMA is not idle (CDMASR.IDLE = 0), writing to the TAILDESC_PNTR has no effect except to reposition the SG pause point.
This register is cleared when CDMACR.SGMode = 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2116026384,
},
"TAILDESC_PNTR_MSB": {"description": "CDMA Tail Descriptor Pointer Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Tail_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Tail Descriptor Pointer. Indicates pause pointer for descriptor chain execution. The AXI CDMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.
When the AXI CDMA is in SG Mode and the address space is 32 bits (CDMACR.SGMode = 1), a write by the software application to the TAILDESC_PNTR register causes the AXI CDMA SG Engine to start fetching descriptors starting from the CURDESC_PNTR register value. If the SG engine is paused at a tail pointer pause point, the SG engine restarts descriptor execution at the next sequential transfer descriptor. If the AXI CDMA is not idle (CDMASR.IDLE = 0), writing to the TAILDESC_PNTR has no effect except to reposition the SG pause point.
This register is cleared when CDMACR.SGMode = 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2116026388,
},
"SA": {"description": "CDMA Source Address Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Source Address Register. This register is used by Simple DMA operations (CDMACR.SGMode = 0) as the starting read address for DMA data transfers. The address value written can be at any byte offset.
The software application should only write to this register when the AXI CDMA is idle (CDMASR.IDLE = 1).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2116026392,
},
"SA_MSB": {"description": "CDMA Source Address Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Source Address Register. This register is used by Simple DMA operations (CDMACR.SGMode = 0) as the starting read address for DMA data transfers. The address value written can be at any byte offset.
The software application should only write to this register when the AXI CDMA is idle (CDMASR.IDLE = 1).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2116026396,
},
"DA": {"description": "CDMA Destination Address Register",
"address_offset": "0x20",
"access": "read-only",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Destination Address Register. This register is used by Simple DMA operations as the starting write address for DMA data transfers. The address value written has restrictions relative to the Source Address and Data Realignment Engine (DRE) inclusion as follows.
If DRE is not included in the AXI CDMA or the data width is 128 or 256 bits, then the address offset of the Destination address must match that of the Source Address register value. Offset is defined as that portion of a system address that is used to designate a byte position within a single data beat width. For example, a 32-bit data bus has four addressable byte positions within a single data beat (0, 1, 2, and 3). The portion of the address that designates these positions is the offset. The number of address bits used for the offset varies with the transfer bus data width.
The software application should only write to this register when the AXI CDMA is idle (CDMASR.IDLE = 1).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2116026400,
},
"DA_MSB": {"description": "CDMA Destination Address Register",
"address_offset": "0x24",
"access": "read-only",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Destination Address Register. This register is used by Simple DMA operations as the starting write address for DMA data transfers. 
The software application should only write to this register when the AXI CDMA is idle (CDMASR.IDLE = 1).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2116026404,
},
"BTT": {"description": "CDMA Bytes To Transfer Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"BTT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "Bytes to Transfer. This register field is used for Simple DMA transfers and indicates the desired number of bytes to DMA from the Source Address to the Destination Address. A maximum of 8,388,607 bytes of data can be specified by this field for the associated transfer.
Writing to the BTT register also initiates the Simple DMA transfer.
Note: A value of zero (0) is not allowed and causes a DMA internal error to be set by AXI CDMA. The software application should only write to this register when the AXI CDMA is idle (CDMASR.IDLE = 1).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2116026408,
},
},
"leds": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681728,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681732,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681736,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681740,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682012,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682024,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682016,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_slcr_0": {},
"ps7_uart_1": {},
"ps7_xadc_0": {},
"switches": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616476,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616488,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616480,
},
},
}]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:39.541
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa ps7_cortexa9_0], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:39.559
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa ps7_cortexa9_0], Result: [null, {"switches_S_AXI": {"name": "switches",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"leds_S_AXI": {"name": "leds",
"base": "0x41210000",
"high": "0x4121FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_cdma_0_S_AXI_LITE": {"name": "axi_cdma_0",
"base": "0x7E200000",
"high": "0x7E20FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_1": {"name": "ps7_uart_1",
"base": "0xE0001000",
"high": "0xE0001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_bram_ctrl_0_S_AXI_Mem0": {"name": "axi_bram_ctrl_0",
"base": "0x80000000",
"high": "0x8000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "7",
"segment": "Mem0",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:39.561
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:39.563
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:39.563
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:39.565
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:39.565
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:39.567
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:39.568
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:39.569
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:39.570
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa ps7_cortexa9_0 C_FREQ], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:39.571
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa ps7_cortexa9_0 C_FREQ], Result: [null, ]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:39.572
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:39.573
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Result: [null, 650000000]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:39.573
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:39.577
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"bscan": "",
"index": "0",
},
"ps7_cortexa9_1": {"bscan": "",
"index": "1",
},
}]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:39.577
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa ps7_cortexa9_1], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:39.611
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa ps7_cortexa9_1], Result: [null, {"axi_bram_ctrl_0": {},
"axi_cdma_0": {"CDMACR": {"description": "CDMA Control Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"TailPntrEn": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates tail pointer mode is enabled to the SG Engine. This bit is fixed to 1 and always read as 1 when SG is included. If the CDMA is built with SG disabled (Simple Mode Only), the default value of the port is 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset control for the AXI CDMA core. Setting this bit to a 1 causes the AXI CDMA to be reset. Reset is accomplished gracefully. Committed AXI4 transfers are then completed. Other queued transfers are flushed. After completion of a soft reset, all registers and bits are in the Reset State.  
  0 - Reset NOT in progress – Normal operation      1 - Reset in progress
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGMode": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit controls the transfer mode of the CDMA. Setting this bit to a 1 causes the AXI CDMA to operate in a Scatter Gather mode if the Scatter Gather engine is included.   0 - Simple DMA Mode   1 - Scatter Gather Mode This bit must only be changed when the CDMA engine is idle (CDMASR.IDLE = 1). Changing the state of this bit at any other time has undefined results.
This bit must be set to a 0 then back to 1 by the software application to force the CDMA SG engine to use a new value written to the CURDESC_PNTR register.
This bit must be set prior to setting the CDMACR.Dly_IrqEn bit. Otherwise, the CDMACR.Dly_IrqEn bit does not get set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Key_Hole_Read": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Writing 1 to this enables the keyhole read (FIXED address AXI transaction). This value should not be changed when a transfer is in progress. This value should remain constant until all the descriptors are processed (for SG = 1).
CDMA shows unexpected behavior if this value is changed in the middle of a transfer. It is the responsibility of the slave device to enforce the functionality. When enabling Key Hole operation, the MAX BURST LENGTH should be set to 16.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Key_Hole_Write": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing 1 to this enables the keyhole write (FIXED address AXI transaction). This value should not be changed when a transfer is in progress. This value should remain constant until all the descriptors are processed (for SG = 1).
CDMA shows unexpected behavior if this value is changed in the middle of a transfer. It is the responsibility of the slave device to enforce the functionality. When enabling Key Hole operation, the MAX BURST LENGTH should be set to 16.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, you can use the CDMA in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this feature, you can use the same BDs in cyclic manner without worrying about any errors.
This bit should be set before updating the TAILDESC register. Changing this bit while the transfer is in progress will generate undefined results.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Complete Interrupt Enable. When set to 1, it allows CDMASR.IOC_Irq to generate an interrupt out for completed DMA transfers.   0 - IOC Interrupt disabled   1 - IOC Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Delay Timer Interrupt Enable. When set to 1, it allows CDMASR.Dly_Irq to generate an interrupt out. This is only used with Scatter Gather assisted transfers.     0 - Delay Interrupt disabled    1 - Delay Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Error Interrupt Enable. When set to 1, it allows the CDMASR.Err_Irq to generate an interrupt out.      0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.
Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.
Note: This is irrelevant when Scatter Gather is excluded.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Timeout. This value is used for setting the interrupt delay timeout value. The interrupt timeout is a mechanism for causing the CDMA engine to generate an interrupt after the delay time period has expired.
Timer begins counting at the end of a packet and resets with the receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: This is irrelevant when Scatter Gather is excluded.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2116026368,
},
"CDMASR": {"description": "CDMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "CDMA Idle. Indicates the state of AXI CDMA operations.
When set and in Simple DMA mode, the bit indicates the programmed transfer has completed and the CDMA is waiting for a new transfer to be programmed. Writing to the bytes to transfer (BTT) register in Simple DMA mode causes the CDMA to start (not Idle).
When set and in SG mode, the bit indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts CDMA SG operations.      0 - Not Idle – Simple or SG DMA operations are in progress.      1 - Idle – Simple or SG operations completed or not started.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "SG Included. This bit indicates if the AXI CDMA has been implemented with Scatter Gather support included. This is used by application software (drivers) to determine if SG Mode can be utilized.   0 - Scatter Gather not included. Only Simple DMA operations are supported.   1 - Scatter Gather is included. Both Simple DMA and Scatter Gather operations are supported.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. This bit indicates that a internal error has been encountered by the DataMover on the data transport channel. This error can occur if a 0 value BTT (bytes to transfer) is fed to the AXI DataMover or DataMover has an internal processing error. A BTT of 0 only happens if the BTT register is written with zeros (in Simple DMA mode) or a BTT specified in the Control word of a fetched descriptor is set to 0 (SG Mode). This error condition causes the AXI CDMA to halt gracefully. The CDMASR.IDLE bit is set to 1 when the CDMA has completed shut down.
CURDESC_PNTR register is updated with the descriptor pointer value when this error is detected.      0 - No CDMA Internal Errors.      1 - CDMA Internal Error detected. CDMA Engine halts.  A reset (soft or hard) must be issued to clear the error condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This bit indicates that an AXI slave error response has been received by the AXI DataMover during an AXI transfer (read or write). This error condition causes the AXI CDMA to halt gracefully. The CDMASR.IDLE bit is set to 1 when the CDMA has completed shutdown. The CURDESC_PNTR register is updated with the descriptor pointer value when this error is detected.      0 - No CDMA Slave Errors.   1 - CDMA Slave Error detected. CDMA Engine halts.  A reset (soft or hard) must be issued to clear the error condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This bit indicates that an AXI decode error has been received by the AXI DataMover. This error occurs if the DataMover issues an address request to an invalid location.
This error condition causes the AXI CDMA to halt gracefully. The CDMASR.IDLE bit is set to 1 when the CDMA has completed shut down. The CURDESC_PNTR register is updated with the descriptor pointer value when this error is detected.      0 - No CDMA Decode Errors.      1 - CDMA Decode Error detected. CDMA Engine halts.  A reset (soft or hard) must be issued to clear the error condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This bit indicates that an internal error has been encountered by the SG Engine. This error condition causes the AXI CDMA to halt gracefully. The CDMASR.IDLE bit is set to 1 when the CDMA has completed shutdown. The CURDESC_PNTR register is updated with the descriptor pointer value when this error is detected.      0 - No SG Internal Errors      1 - SG Internal Error detected. CDMA Engine halts.  A reset (soft or hard) must be issued to clear the error condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvEr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This bit indicates that an AXI slave error response has been received by the SG Engine during an AXI transfer (transfer descriptor read or write). This error condition causes the AXI CDMA to halt gracefully. The CDMASR.IDLE bit is set to 1 when the CDMA has completed shut down. The CURDESC_PNTR register is updated with the descriptor pointer value when this error is detected.      0 - No SG Slave Errors      1 - SG Slave Error detected. CDMA Engine halts.  A reset (soft or hard) must be issued to clear the error condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This bit indicates that an AXI decode error has been received by the SG Engine during an AXI transfer (transfer descriptor read or write). This error occurs if the SG Engine issues an address request to an invalid location. This error condition causes the AXI CDMA to gracefully halt. The CDMASR.IDLE bit is set to 1 when the CDMA has completed shut down. The CURDESC_PNTR register is updated with the descriptor pointer value when this error is detected.      0 - No SG Decode Errors      1 - SG Decode Error detected. CDMA Engine halts.  A reset (soft or hard) must be issued to clear the error condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1, this bit indicates an interrupt event has been generated on completion of a DMA transfer (either a Simple or SG). If the corresponding enable bit is set (CDMACR.IOC_IrqEn = 1), an interrupt out is generated from the AXI CDMA.      0 - No IOC Interrupt      1 - IOC Interrupt active When operating in SG mode, the criteria specified by the interrupt threshold must also be met.  Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, this bit indicates an interrupt event has been generated on a delay timer timeout. If the corresponding enable bit is set (CDMACR.Dly_IrqEn = 1), an interrupt out is generated from the AXI CDMA.
  0 - No Delay Interrupt      1 - Delay Interrupt active Writing a 1 to this bit will clear it. This bit is cleared whenever CDMACR.SGMode is set to 0
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, this bit indicates an interrupt event has been generated due to an error condition. If the corresponding enable bit is set (CDMACR.Err_IrqEn = 1), an interrupt out is generated from the AXI CDMA.
  0 - No error Interrupt      1 - Error interrupt active Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. This field reflects the current interrupt threshold value in the SG Engine.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. This field reflects the current interrupt delay timer value in the SG Engine.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2116026372,
},
"CURDESC_PNTR": {"description": "CDMA Current Descriptor Pointer Register",
"address_offset": "0x08",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Current_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "26",
"desc": "Current Descriptor Pointer. Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing to the TAILDESC_PTR register. Failure to do so results in an undefined operation by the CDMA.
When the CDMA SG Engine is running (CDMASR.IDLE = 0), the CURDESC_PNTR register is updated by the SG Engine to reflect the starting address of the current descriptor being executed.
On error detection, the CURDESC_PNTR register is updated to reflect the descriptor associated with the detected error.
The register should only be written by the software application when the AXI CDMA is idle (CDMASR.IDLE = 1). Descriptor addresses written to this field must be aligned to 64-byte boundaries (sixteen 32-bit words).
Examples are 0x00, 0x40, 0x80. Any other alignment has undefined results.
This register is cleared when CDMACR.SGMode = 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2116026376,
},
"CURDESC_PNTR_MSB": {"description": "CDMA Current Descriptor Pointer Register",
"address_offset": "0x0C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Current_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Current Descriptor Pointer. Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing to the TAILDESC_PTR register. Failure to do so results in an undefined operation by the CDMA.
When the CDMA SG Engine is running (CDMASR.IDLE = 0), the CURDESC_PNTR register is updated by the SG Engine to reflect the starting address of the current descriptor being executed.
On error detection, the CURDESC_PNTR register is updated to reflect the descriptor associated with the detected error.
The register should only be written by the software application when the AXI CDMA is idle (CDMASR.IDLE = 1). Descriptor addresses written to this field must be aligned to 64-byte boundaries (sixteen 32-bit words).
Examples are 0x00, 0x40, 0x80. Any other alignment has undefined results.
This register is cleared when CDMACR.SGMode = 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2116026380,
},
"TAILDESC_PNTR": {"description": "CDMA Tail Descriptor Pointer Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Tail_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "26",
"desc": "Tail Descriptor Pointer. Indicates pause pointer for descriptor chain execution. The AXI CDMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.
When the AXI CDMA is in SG Mode and the address space is 32 bits (CDMACR.SGMode = 1), a write by the software application to the TAILDESC_PNTR register causes the AXI CDMA SG Engine to start fetching descriptors starting from the CURDESC_PNTR register value. If the SG engine is paused at a tail pointer pause point, the SG engine restarts descriptor execution at the next sequential transfer descriptor. If the AXI CDMA is not idle (CDMASR.IDLE = 0), writing to the TAILDESC_PNTR has no effect except to reposition the SG pause point.
This register is cleared when CDMACR.SGMode = 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2116026384,
},
"TAILDESC_PNTR_MSB": {"description": "CDMA Tail Descriptor Pointer Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Tail_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Tail Descriptor Pointer. Indicates pause pointer for descriptor chain execution. The AXI CDMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.
When the AXI CDMA is in SG Mode and the address space is 32 bits (CDMACR.SGMode = 1), a write by the software application to the TAILDESC_PNTR register causes the AXI CDMA SG Engine to start fetching descriptors starting from the CURDESC_PNTR register value. If the SG engine is paused at a tail pointer pause point, the SG engine restarts descriptor execution at the next sequential transfer descriptor. If the AXI CDMA is not idle (CDMASR.IDLE = 0), writing to the TAILDESC_PNTR has no effect except to reposition the SG pause point.
This register is cleared when CDMACR.SGMode = 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2116026388,
},
"SA": {"description": "CDMA Source Address Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Source Address Register. This register is used by Simple DMA operations (CDMACR.SGMode = 0) as the starting read address for DMA data transfers. The address value written can be at any byte offset.
The software application should only write to this register when the AXI CDMA is idle (CDMASR.IDLE = 1).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2116026392,
},
"SA_MSB": {"description": "CDMA Source Address Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Source Address Register. This register is used by Simple DMA operations (CDMACR.SGMode = 0) as the starting read address for DMA data transfers. The address value written can be at any byte offset.
The software application should only write to this register when the AXI CDMA is idle (CDMASR.IDLE = 1).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2116026396,
},
"DA": {"description": "CDMA Destination Address Register",
"address_offset": "0x20",
"access": "read-only",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Destination Address Register. This register is used by Simple DMA operations as the starting write address for DMA data transfers. The address value written has restrictions relative to the Source Address and Data Realignment Engine (DRE) inclusion as follows.
If DRE is not included in the AXI CDMA or the data width is 128 or 256 bits, then the address offset of the Destination address must match that of the Source Address register value. Offset is defined as that portion of a system address that is used to designate a byte position within a single data beat width. For example, a 32-bit data bus has four addressable byte positions within a single data beat (0, 1, 2, and 3). The portion of the address that designates these positions is the offset. The number of address bits used for the offset varies with the transfer bus data width.
The software application should only write to this register when the AXI CDMA is idle (CDMASR.IDLE = 1).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2116026400,
},
"DA_MSB": {"description": "CDMA Destination Address Register",
"address_offset": "0x24",
"access": "read-only",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Destination Address Register. This register is used by Simple DMA operations as the starting write address for DMA data transfers. 
The software application should only write to this register when the AXI CDMA is idle (CDMASR.IDLE = 1).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2116026404,
},
"BTT": {"description": "CDMA Bytes To Transfer Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"BTT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "Bytes to Transfer. This register field is used for Simple DMA transfers and indicates the desired number of bytes to DMA from the Source Address to the Destination Address. A maximum of 8,388,607 bytes of data can be specified by this field for the associated transfer.
Writing to the BTT register also initiates the Simple DMA transfer.
Note: A value of zero (0) is not allowed and causes a DMA internal error to be set by AXI CDMA. The software application should only write to this register when the AXI CDMA is idle (CDMASR.IDLE = 1).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2116026408,
},
},
"leds": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681728,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681732,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681736,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681740,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682012,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682024,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682016,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_slcr_0": {},
"ps7_uart_1": {},
"ps7_xadc_0": {},
"switches": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616476,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616488,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616480,
},
},
}]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:39.618
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa ps7_cortexa9_1], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:39.633
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa ps7_cortexa9_1], Result: [null, {"switches_S_AXI": {"name": "switches",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"leds_S_AXI": {"name": "leds",
"base": "0x41210000",
"high": "0x4121FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_cdma_0_S_AXI_LITE": {"name": "axi_cdma_0",
"base": "0x7E200000",
"high": "0x7E20FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_1": {"name": "ps7_uart_1",
"base": "0xE0001000",
"high": "0xE0001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_bram_ctrl_0_S_AXI_Mem0": {"name": "axi_bram_ctrl_0",
"base": "0x80000000",
"high": "0x8000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "7",
"segment": "Mem0",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:39.635
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:39.637
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:39.637
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:39.639
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:39.639
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:39.641
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:39.641
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:39.643
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:39.643
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa ps7_cortexa9_1 C_FREQ], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:39.645
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa ps7_cortexa9_1 C_FREQ], Result: [null, ]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:39.645
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:39.646
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Result: [null, 650000000]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:39.648
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa ps7_cortexa9_0], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:39.649
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa ps7_cortexa9_0], Result: [null, axi_bram_ctrl_0 axi_cdma_0 leds ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_qspi_0 ps7_qspi_linear_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_slcr_0 ps7_uart_1 ps7_xadc_0 switches]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:39.662
!MESSAGE XSCT Command: [::hsi::utils::get_hw_files_on_hw /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa bit], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:39.665
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_files_on_hw /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa bit], Result: [null, lab4_system_wrapper.bit]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:39.666
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:40.225
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:40.226
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:40.363
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279A7924BA]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:40.364
!MESSAGE XSCT Command: [version -server], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:40.367
!MESSAGE XSCT command with result: [version -server], Result: [null, 2021.1.0]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:40.367
!MESSAGE XSCT Command: [version], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:40.367
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2021.1
SW Build 3246112 on 2021-06-09-14:19:56
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:40.370
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:40.374
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279A7924BA]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:40.374
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279A7924BA" && level==1}], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:40.386
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279A7924BA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:40.390
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:40.394
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279A7924BA]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:40.395
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279A7924BA" && level==1}], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:40.408
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279A7924BA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:40.409
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:40.413
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279A7924BA]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:40.413
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279A7924BA" && level==1}], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:40.425
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279A7924BA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:40.427
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:40.431
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279A7924BA]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:40.432
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279A7924BA" && level==1}], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:40.444
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279A7924BA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:40.444
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:40.448
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279A7924BA]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:40.448
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279A7924BA" && level==1}], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:40.460
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279A7924BA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:40.461
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:40.465
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279A7924BA]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:40.466
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279A7924BA" && level==1}], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:40.477
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279A7924BA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:40.478
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Zybo 210279A7924BA" && level == 0}], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:40.490
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Zybo 210279A7924BA" && level == 0}], Result: [null, ]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:40.490
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:40.491
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:40.492
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:40.499
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:40.499
!MESSAGE XSCT Command: [rst -system], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:40.557
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:40.557
!MESSAGE XSCT Command: [after 3000], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:43.558
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:43.570
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:43.574
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279A7924BA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:43.574
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279A7924BA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:43.586
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279A7924BA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:43.590
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A7924BA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A7924BA-13722093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:43.625
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A7924BA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A7924BA-13722093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:43.626
!MESSAGE XSCT Command: [fpga -file /home/user/lab5/vitis_workspace/lab5/_ide/bitstream/lab4_system_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:44.844
!MESSAGE XSCT command with result: [fpga -file /home/user/lab5/vitis_workspace/lab5/_ide/bitstream/lab4_system_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:44.858
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:44.867
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:44.868
!MESSAGE XSCT Command: [loadhw -hw /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:44.958
!MESSAGE XSCT command with result: [loadhw -hw /home/user/lab5/vitis_workspace/lab4_system_wrapper/export/lab4_system_wrapper/hw/lab4_system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, system_wrapper]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:44.958
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:44.963
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:44.963
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:44.972
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:44.974
!MESSAGE XSCT Command: [source /home/user/lab5/vitis_workspace/lab5/_ide/psinit/ps7_init.tcl], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:44.976
!MESSAGE XSCT command with result: [source /home/user/lab5/vitis_workspace/lab5/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:44.982
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:45.239
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:45.239
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:45.243
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:45.244
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:45.263
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:45.263
!MESSAGE XSCT Command: [dow /home/user/lab5/vitis_workspace/lab5/Debug/lab5.elf], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:45.429
!MESSAGE XSCT command with result: [dow /home/user/lab5/vitis_workspace/lab5/Debug/lab5.elf], Result: [null, ]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:45.430
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY com.xilinx.sdk.utils 0 0 2021-11-10 21:39:45.463
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-8: Launching Debugger_lab5-GDB

!ENTRY org.eclipse.remote.console 4 0 2021-11-10 21:42:01.173
!MESSAGE Error opening /dev/ttyUSB1: Device or resource busy
!STACK 0
java.io.IOException: Error opening /dev/ttyUSB1: Device or resource busy
	at org.eclipse.cdt.serial.SerialPort.open0(Native Method)
	at org.eclipse.cdt.serial.SerialPort.open(SerialPort.java:312)
	at org.eclipse.remote.serial.core.SerialPortCommandShell.<init>(SerialPortCommandShell.java:31)
	at org.eclipse.remote.serial.core.SerialPortConnection.getCommandShell(SerialPortConnection.java:90)
	at org.eclipse.remote.internal.console.TerminalConsoleConnector$1.run(TerminalConsoleConnector.java:137)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)

!ENTRY org.eclipse.cdt.dsf 4 -1 2021-11-10 22:00:05.990
!MESSAGE Invocation exception when calling a service event handler method
!STACK 0
java.lang.reflect.InvocationTargetException
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.base/java.lang.reflect.Method.invoke(Method.java:566)
	at org.eclipse.cdt.dsf.service.DsfSession.doDispatchEvent(DsfSession.java:531)
	at org.eclipse.cdt.dsf.service.DsfSession.access$2(DsfSession.java:475)
	at org.eclipse.cdt.dsf.service.DsfSession$3.run(DsfSession.java:398)
	at java.base/java.util.concurrent.Executors$RunnableAdapter.call(Executors.java:515)
	at java.base/java.util.concurrent.FutureTask.run(FutureTask.java:264)
	at java.base/java.util.concurrent.ScheduledThreadPoolExecutor$ScheduledFutureTask.run(ScheduledThreadPoolExecutor.java:304)
	at java.base/java.util.concurrent.ThreadPoolExecutor.runWorker(ThreadPoolExecutor.java:1128)
	at java.base/java.util.concurrent.ThreadPoolExecutor$Worker.run(ThreadPoolExecutor.java:628)
	at java.base/java.lang.Thread.run(Thread.java:834)
Caused by: java.lang.NullPointerException
	at org.eclipse.cdt.dsf.gdb.service.GDBBackend.getUpdateThreadListOnSuspend(GDBBackend.java:273)
	at org.eclipse.cdt.dsf.gdb.service.GDBProcesses_7_0.eventDispatched(GDBProcesses_7_0.java:1901)
	... 13 more
Root exception:
java.lang.NullPointerException
	at org.eclipse.cdt.dsf.gdb.service.GDBBackend.getUpdateThreadListOnSuspend(GDBBackend.java:273)
	at org.eclipse.cdt.dsf.gdb.service.GDBProcesses_7_0.eventDispatched(GDBProcesses_7_0.java:1901)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.base/java.lang.reflect.Method.invoke(Method.java:566)
	at org.eclipse.cdt.dsf.service.DsfSession.doDispatchEvent(DsfSession.java:531)
	at org.eclipse.cdt.dsf.service.DsfSession.access$2(DsfSession.java:475)
	at org.eclipse.cdt.dsf.service.DsfSession$3.run(DsfSession.java:398)
	at java.base/java.util.concurrent.Executors$RunnableAdapter.call(Executors.java:515)
	at java.base/java.util.concurrent.FutureTask.run(FutureTask.java:264)
	at java.base/java.util.concurrent.ScheduledThreadPoolExecutor$ScheduledFutureTask.run(ScheduledThreadPoolExecutor.java:304)
	at java.base/java.util.concurrent.ThreadPoolExecutor.runWorker(ThreadPoolExecutor.java:1128)
	at java.base/java.util.concurrent.ThreadPoolExecutor$Worker.run(ThreadPoolExecutor.java:628)
	at java.base/java.lang.Thread.run(Thread.java:834)

!ENTRY org.eclipse.core.resources 2 10035 2021-11-10 22:00:06.713
!MESSAGE The workspace will exit with unsaved changes in this session.

!ENTRY org.eclipse.core.jobs 2 2 2021-11-10 22:00:07.024
!MESSAGE Job found still running after platform shutdown.  Jobs should be canceled by the plugin that scheduled them during shutdown: org.eclipse.cdt.dsf.gdb.internal.ui.console.GdbBasicCliConsole$InputReadJob
