INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/maken/Documents/ELC Lab 2137/DL202010_meyers/Lab10/Lab10_7seg_TDM/Lab10_7seg_TDM.srcs/sources_1/new/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/maken/Documents/ELC Lab 2137/DL202010_meyers/Lab10/Lab10_7seg_TDM/Lab10_7seg_TDM.srcs/sim_1/new/counter_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_test
