Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Oct 23 13:13:01 2024
| Host         : DESKTOP-26ONRPF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MASTER_FILE_timing_summary_routed.rpt -pb MASTER_FILE_timing_summary_routed.pb -rpx MASTER_FILE_timing_summary_routed.rpx -warn_on_violation
| Design       : MASTER_FILE
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       66          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (112)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (126)
5. checking no_input_delay (30)
6. checking no_output_delay (43)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (112)
--------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: Ext_ADC_RDY (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Ext_CLK_FROM_INT_MEM (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: Ext_CLK_IN (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Ext_DnB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_DIST1/trig_pulse_byte1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_DIST1/trig_pulse_byte2_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: PulseGen1/active_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (126)
--------------------------------------------------
 There are 126 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (30)
-------------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (43)
--------------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.187        0.000                      0                   61        0.223        0.000                      0                   61        2.000        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
PLL_1/inst/clk_in1    {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0  {0.000 2.500}        5.000           200.001         
  clkfbout_clk_wiz_0  {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
PLL_1/inst/clk_in1                                                                                                                                                     16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0        2.187        0.000                      0                   61        0.223        0.000                      0                   61        2.000        0.000                       0                    50  
  clkfbout_clk_wiz_0                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  PLL_1/inst/clk_in1
  To Clock:  PLL_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PLL_1/inst/clk_in1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { PLL_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.187ns  (required time - arrival time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 0.746ns (34.588%)  route 1.411ns (65.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 2.065 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.566    -2.403    MEM_DIST1/clk_out1
    SLICE_X39Y48         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.419    -1.984 r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=10, routed)          0.871    -1.113    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER
    SLICE_X37Y47         LUT5 (Prop_lut5_I0_O)        0.327    -0.786 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[15]_i_1/O
                         net (fo=16, routed)          0.540    -0.246    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X37Y48         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                  IBUF                         0.000     5.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.162     6.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -1.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.527    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.618 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.446     2.065    MEM_DIST1/clk_out1
    SLICE_X37Y48         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C
                         clock pessimism              0.507     2.572    
                         clock uncertainty           -0.224     2.348    
    SLICE_X37Y48         FDRE (Setup_fdre_C_CE)      -0.407     1.941    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]
  -------------------------------------------------------------------
                         required time                          1.941    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  2.187    

Slack (MET) :             2.213ns  (required time - arrival time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.746ns (35.243%)  route 1.371ns (64.757%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 2.066 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.566    -2.403    MEM_DIST1/clk_out1
    SLICE_X39Y48         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.419    -1.984 r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=10, routed)          0.856    -1.128    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER
    SLICE_X39Y46         LUT3 (Prop_lut3_I1_O)        0.327    -0.801 r  MEM_DIST1/__7/i_/O
                         net (fo=8, routed)           0.515    -0.286    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER0
    SLICE_X40Y43         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                  IBUF                         0.000     5.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.162     6.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -1.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.527    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.618 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.447     2.066    MEM_DIST1/clk_out1
    SLICE_X40Y43         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[2]/C
                         clock pessimism              0.492     2.558    
                         clock uncertainty           -0.224     2.334    
    SLICE_X40Y43         FDRE (Setup_fdre_C_CE)      -0.407     1.927    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[2]
  -------------------------------------------------------------------
                         required time                          1.927    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  2.213    

Slack (MET) :             2.213ns  (required time - arrival time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.746ns (35.243%)  route 1.371ns (64.757%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 2.066 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.566    -2.403    MEM_DIST1/clk_out1
    SLICE_X39Y48         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.419    -1.984 r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=10, routed)          0.856    -1.128    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER
    SLICE_X39Y46         LUT3 (Prop_lut3_I1_O)        0.327    -0.801 r  MEM_DIST1/__7/i_/O
                         net (fo=8, routed)           0.515    -0.286    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER0
    SLICE_X40Y43         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                  IBUF                         0.000     5.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.162     6.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -1.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.527    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.618 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.447     2.066    MEM_DIST1/clk_out1
    SLICE_X40Y43         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[3]/C
                         clock pessimism              0.492     2.558    
                         clock uncertainty           -0.224     2.334    
    SLICE_X40Y43         FDRE (Setup_fdre_C_CE)      -0.407     1.927    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[3]
  -------------------------------------------------------------------
                         required time                          1.927    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  2.213    

Slack (MET) :             2.213ns  (required time - arrival time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.746ns (35.243%)  route 1.371ns (64.757%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 2.066 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.566    -2.403    MEM_DIST1/clk_out1
    SLICE_X39Y48         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.419    -1.984 r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=10, routed)          0.856    -1.128    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER
    SLICE_X39Y46         LUT3 (Prop_lut3_I1_O)        0.327    -0.801 r  MEM_DIST1/__7/i_/O
                         net (fo=8, routed)           0.515    -0.286    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER0
    SLICE_X40Y43         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                  IBUF                         0.000     5.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.162     6.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -1.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.527    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.618 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.447     2.066    MEM_DIST1/clk_out1
    SLICE_X40Y43         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[4]/C
                         clock pessimism              0.492     2.558    
                         clock uncertainty           -0.224     2.334    
    SLICE_X40Y43         FDRE (Setup_fdre_C_CE)      -0.407     1.927    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[4]
  -------------------------------------------------------------------
                         required time                          1.927    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  2.213    

Slack (MET) :             2.213ns  (required time - arrival time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.746ns (35.243%)  route 1.371ns (64.757%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 2.066 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.566    -2.403    MEM_DIST1/clk_out1
    SLICE_X39Y48         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.419    -1.984 r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=10, routed)          0.856    -1.128    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER
    SLICE_X39Y46         LUT3 (Prop_lut3_I1_O)        0.327    -0.801 r  MEM_DIST1/__7/i_/O
                         net (fo=8, routed)           0.515    -0.286    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER0
    SLICE_X40Y43         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                  IBUF                         0.000     5.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.162     6.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -1.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.527    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.618 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.447     2.066    MEM_DIST1/clk_out1
    SLICE_X40Y43         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[5]/C
                         clock pessimism              0.492     2.558    
                         clock uncertainty           -0.224     2.334    
    SLICE_X40Y43         FDRE (Setup_fdre_C_CE)      -0.407     1.927    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[5]
  -------------------------------------------------------------------
                         required time                          1.927    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  2.213    

Slack (MET) :             2.213ns  (required time - arrival time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.746ns (35.243%)  route 1.371ns (64.757%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 2.066 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.566    -2.403    MEM_DIST1/clk_out1
    SLICE_X39Y48         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.419    -1.984 r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=10, routed)          0.856    -1.128    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER
    SLICE_X39Y46         LUT3 (Prop_lut3_I1_O)        0.327    -0.801 r  MEM_DIST1/__7/i_/O
                         net (fo=8, routed)           0.515    -0.286    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER0
    SLICE_X40Y43         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                  IBUF                         0.000     5.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.162     6.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -1.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.527    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.618 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.447     2.066    MEM_DIST1/clk_out1
    SLICE_X40Y43         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[6]/C
                         clock pessimism              0.492     2.558    
                         clock uncertainty           -0.224     2.334    
    SLICE_X40Y43         FDRE (Setup_fdre_C_CE)      -0.407     1.927    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[6]
  -------------------------------------------------------------------
                         required time                          1.927    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  2.213    

Slack (MET) :             2.213ns  (required time - arrival time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.746ns (35.243%)  route 1.371ns (64.757%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 2.066 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.566    -2.403    MEM_DIST1/clk_out1
    SLICE_X39Y48         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.419    -1.984 r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=10, routed)          0.856    -1.128    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER
    SLICE_X39Y46         LUT3 (Prop_lut3_I1_O)        0.327    -0.801 r  MEM_DIST1/__7/i_/O
                         net (fo=8, routed)           0.515    -0.286    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER0
    SLICE_X40Y43         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                  IBUF                         0.000     5.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.162     6.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -1.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.527    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.618 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.447     2.066    MEM_DIST1/clk_out1
    SLICE_X40Y43         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[7]/C
                         clock pessimism              0.492     2.558    
                         clock uncertainty           -0.224     2.334    
    SLICE_X40Y43         FDRE (Setup_fdre_C_CE)      -0.407     1.927    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[7]
  -------------------------------------------------------------------
                         required time                          1.927    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  2.213    

Slack (MET) :             2.236ns  (required time - arrival time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.746ns (35.396%)  route 1.362ns (64.604%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 2.064 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.566    -2.403    MEM_DIST1/clk_out1
    SLICE_X39Y48         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.419    -1.984 r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=10, routed)          0.871    -1.113    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER
    SLICE_X37Y47         LUT5 (Prop_lut5_I0_O)        0.327    -0.786 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[15]_i_1/O
                         net (fo=16, routed)          0.491    -0.295    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X37Y46         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                  IBUF                         0.000     5.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.162     6.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -1.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.527    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.618 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.445     2.064    MEM_DIST1/clk_out1
    SLICE_X37Y46         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/C
                         clock pessimism              0.507     2.571    
                         clock uncertainty           -0.224     2.347    
    SLICE_X37Y46         FDRE (Setup_fdre_C_CE)      -0.407     1.940    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[1]
  -------------------------------------------------------------------
                         required time                          1.940    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  2.236    

Slack (MET) :             2.236ns  (required time - arrival time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.746ns (35.396%)  route 1.362ns (64.604%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 2.064 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.566    -2.403    MEM_DIST1/clk_out1
    SLICE_X39Y48         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.419    -1.984 r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=10, routed)          0.871    -1.113    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER
    SLICE_X37Y47         LUT5 (Prop_lut5_I0_O)        0.327    -0.786 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[15]_i_1/O
                         net (fo=16, routed)          0.491    -0.295    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X37Y46         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                  IBUF                         0.000     5.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.162     6.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -1.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.527    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.618 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.445     2.064    MEM_DIST1/clk_out1
    SLICE_X37Y46         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/C
                         clock pessimism              0.507     2.571    
                         clock uncertainty           -0.224     2.347    
    SLICE_X37Y46         FDRE (Setup_fdre_C_CE)      -0.407     1.940    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[2]
  -------------------------------------------------------------------
                         required time                          1.940    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  2.236    

Slack (MET) :             2.236ns  (required time - arrival time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.746ns (35.396%)  route 1.362ns (64.604%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 2.064 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.566    -2.403    MEM_DIST1/clk_out1
    SLICE_X39Y48         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.419    -1.984 r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=10, routed)          0.871    -1.113    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER
    SLICE_X37Y47         LUT5 (Prop_lut5_I0_O)        0.327    -0.786 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[15]_i_1/O
                         net (fo=16, routed)          0.491    -0.295    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X37Y46         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                  IBUF                         0.000     5.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.162     6.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -1.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.527    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.618 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.445     2.064    MEM_DIST1/clk_out1
    SLICE_X37Y46         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/C
                         clock pessimism              0.507     2.571    
                         clock uncertainty           -0.224     2.347    
    SLICE_X37Y46         FDRE (Setup_fdre_C_CE)      -0.407     1.940    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[3]
  -------------------------------------------------------------------
                         required time                          1.940    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  2.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/FSM_onehot_s_byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.262%)  route 0.157ns (52.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.564    -0.844    MEM_DIST1/clk_out1
    SLICE_X39Y48         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.703 r  MEM_DIST1/FSM_onehot_s_byte_reg[3]/Q
                         net (fo=2, routed)           0.157    -0.545    MEM_DIST1/trig_pulse_byte2
    SLICE_X39Y48         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.833    -1.270    MEM_DIST1/clk_out1
    SLICE_X39Y48         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                         clock pessimism              0.426    -0.844    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.075    -0.769    MEM_DIST1/FSM_onehot_s_byte_reg[4]
  -------------------------------------------------------------------
                         required time                          0.769    
                         arrival time                          -0.545    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.798%)  route 0.166ns (47.202%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.564    -0.844    MEM_DIST1/clk_out1
    SLICE_X39Y48         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.703 r  MEM_DIST1/FSM_onehot_s_byte_reg[1]/Q
                         net (fo=10, routed)          0.166    -0.537    MEM_DIST1/trig_pulse_byte1
    SLICE_X40Y47         LUT5 (Prop_lut5_I0_O)        0.045    -0.492 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.492    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_2_n_0
    SLICE_X40Y47         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.834    -1.269    MEM_DIST1/clk_out1
    SLICE_X40Y47         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[7]/C
                         clock pessimism              0.461    -0.808    
    SLICE_X40Y47         FDSE (Hold_fdse_C_D)         0.092    -0.716    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[7]
  -------------------------------------------------------------------
                         required time                          0.716    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/FSM_onehot_s_byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.128ns (55.697%)  route 0.102ns (44.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.564    -0.844    MEM_DIST1/clk_out1
    SLICE_X39Y48         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.716 r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=10, routed)          0.102    -0.614    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER
    SLICE_X39Y48         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.833    -1.270    MEM_DIST1/clk_out1
    SLICE_X39Y48         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/C
                         clock pessimism              0.426    -0.844    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)        -0.008    -0.852    MEM_DIST1/FSM_onehot_s_byte_reg[0]
  -------------------------------------------------------------------
                         required time                          0.852    
                         arrival time                          -0.614    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.711%)  route 0.204ns (52.289%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.564    -0.844    MEM_DIST1/clk_out1
    SLICE_X39Y48         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.703 r  MEM_DIST1/FSM_onehot_s_byte_reg[1]/Q
                         net (fo=10, routed)          0.204    -0.499    MEM_DIST1/trig_pulse_byte1
    SLICE_X41Y47         LUT5 (Prop_lut5_I0_O)        0.045    -0.454 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.454    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[6]_i_1_n_0
    SLICE_X41Y47         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.834    -1.269    MEM_DIST1/clk_out1
    SLICE_X41Y47         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[6]/C
                         clock pessimism              0.461    -0.808    
    SLICE_X41Y47         FDSE (Hold_fdse_C_D)         0.092    -0.716    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[6]
  -------------------------------------------------------------------
                         required time                          0.716    
                         arrival time                          -0.454    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 MEM_DIST1/trig_pulse_byte1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/trig_pulse_byte1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.564    -0.844    MEM_DIST1/clk_out1
    SLICE_X39Y47         FDRE                                         r  MEM_DIST1/trig_pulse_byte1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.703 r  MEM_DIST1/trig_pulse_byte1_reg/Q
                         net (fo=2, routed)           0.167    -0.536    MEM_DIST1/trig_pulse_byte1_reg_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I5_O)        0.045    -0.491 r  MEM_DIST1/trig_pulse_byte1_i_1/O
                         net (fo=1, routed)           0.000    -0.491    MEM_DIST1/trig_pulse_byte1_i_1_n_0
    SLICE_X39Y47         FDRE                                         r  MEM_DIST1/trig_pulse_byte1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.833    -1.270    MEM_DIST1/clk_out1
    SLICE_X39Y47         FDRE                                         r  MEM_DIST1/trig_pulse_byte1_reg/C
                         clock pessimism              0.426    -0.844    
    SLICE_X39Y47         FDRE (Hold_fdre_C_D)         0.091    -0.753    MEM_DIST1/trig_pulse_byte1_reg
  -------------------------------------------------------------------
                         required time                          0.753    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.582%)  route 0.205ns (52.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.564    -0.844    MEM_DIST1/clk_out1
    SLICE_X39Y48         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.703 r  MEM_DIST1/FSM_onehot_s_byte_reg[2]/Q
                         net (fo=15, routed)          0.205    -0.498    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER
    SLICE_X41Y47         LUT5 (Prop_lut5_I4_O)        0.045    -0.453 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.453    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[4]_i_1_n_0
    SLICE_X41Y47         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.834    -1.269    MEM_DIST1/clk_out1
    SLICE_X41Y47         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/C
                         clock pessimism              0.461    -0.808    
    SLICE_X41Y47         FDSE (Hold_fdse_C_D)         0.092    -0.716    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[4]
  -------------------------------------------------------------------
                         required time                          0.716    
                         arrival time                          -0.453    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.346%)  route 0.207ns (52.654%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.564    -0.844    MEM_DIST1/clk_out1
    SLICE_X39Y48         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.703 r  MEM_DIST1/FSM_onehot_s_byte_reg[1]/Q
                         net (fo=10, routed)          0.207    -0.496    MEM_DIST1/trig_pulse_byte1
    SLICE_X41Y47         LUT5 (Prop_lut5_I0_O)        0.045    -0.451 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.451    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[0]_i_1_n_0
    SLICE_X41Y47         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.834    -1.269    MEM_DIST1/clk_out1
    SLICE_X41Y47         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C
                         clock pessimism              0.461    -0.808    
    SLICE_X41Y47         FDSE (Hold_fdse_C_D)         0.092    -0.716    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]
  -------------------------------------------------------------------
                         required time                          0.716    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.460%)  route 0.206ns (52.540%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.564    -0.844    MEM_DIST1/clk_out1
    SLICE_X39Y48         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.703 r  MEM_DIST1/FSM_onehot_s_byte_reg[2]/Q
                         net (fo=15, routed)          0.206    -0.497    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER
    SLICE_X41Y47         LUT5 (Prop_lut5_I4_O)        0.045    -0.452 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.452    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[2]_i_1_n_0
    SLICE_X41Y47         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.834    -1.269    MEM_DIST1/clk_out1
    SLICE_X41Y47         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/C
                         clock pessimism              0.461    -0.808    
    SLICE_X41Y47         FDSE (Hold_fdse_C_D)         0.091    -0.717    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[2]
  -------------------------------------------------------------------
                         required time                          0.717    
                         arrival time                          -0.452    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.700%)  route 0.212ns (53.300%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.564    -0.844    MEM_DIST1/clk_out1
    SLICE_X39Y48         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.703 r  MEM_DIST1/FSM_onehot_s_byte_reg[2]/Q
                         net (fo=15, routed)          0.212    -0.491    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER
    SLICE_X40Y47         LUT5 (Prop_lut5_I4_O)        0.045    -0.446 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.446    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[3]_i_1_n_0
    SLICE_X40Y47         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.834    -1.269    MEM_DIST1/clk_out1
    SLICE_X40Y47         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/C
                         clock pessimism              0.461    -0.808    
    SLICE_X40Y47         FDSE (Hold_fdse_C_D)         0.092    -0.716    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]
  -------------------------------------------------------------------
                         required time                          0.716    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.607%)  route 0.213ns (53.393%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           0.440     0.440    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.564    -0.844    MEM_DIST1/clk_out1
    SLICE_X39Y48         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.703 r  MEM_DIST1/FSM_onehot_s_byte_reg[1]/Q
                         net (fo=10, routed)          0.213    -0.490    MEM_DIST1/trig_pulse_byte1
    SLICE_X40Y47         LUT5 (Prop_lut5_I0_O)        0.045    -0.445 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.445    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[5]_i_1_n_0
    SLICE_X40Y47         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.834    -1.269    MEM_DIST1/clk_out1
    SLICE_X40Y47         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[5]/C
                         clock pessimism              0.461    -0.808    
    SLICE_X40Y47         FDSE (Hold_fdse_C_D)         0.092    -0.716    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[5]
  -------------------------------------------------------------------
                         required time                          0.716    
                         arrival time                          -0.445    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLL_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    PLL_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X37Y48     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X36Y48     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X36Y48     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X36Y48     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X36Y48     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X36Y48     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X36Y48     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X36Y46     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[18]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X37Y48     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X37Y48     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y48     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y48     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y48     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y48     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y48     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y48     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y48     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y48     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X37Y48     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X37Y48     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y48     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y48     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y48     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y48     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y48     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y48     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y48     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y48     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { PLL_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y3    PLL_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           143 Endpoints
Min Delay           143 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_DATA_OUTPUT[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.555ns  (logic 5.361ns (46.393%)  route 6.194ns (53.607%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    U5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Ext_DnB_IBUF_inst/O
                         net (fo=64, routed)          2.936     4.402    IV_SAVER1/Ext_DnB_IBUF
    SLICE_X40Y42         LUT2 (Prop_lut2_I0_O)        0.152     4.554 r  IV_SAVER1/Ext_DATA_OUTPUT_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           3.258     7.811    Ext_DATA_OUTPUT_OBUF[15]
    V8                   OBUF (Prop_obuf_I_O)         3.744    11.555 r  Ext_DATA_OUTPUT_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.555    Ext_DATA_OUTPUT[15]
    V8                                                                r  Ext_DATA_OUTPUT[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_DATA_OUTPUT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.543ns  (logic 5.352ns (46.366%)  route 6.191ns (53.634%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    U5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Ext_DnB_IBUF_inst/O
                         net (fo=64, routed)          3.225     4.690    IV_SAVER1/Ext_DnB_IBUF
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.150     4.840 r  IV_SAVER1/Ext_DATA_OUTPUT_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.966     7.806    Ext_DATA_OUTPUT_OBUF[7]
    W5                   OBUF (Prop_obuf_I_O)         3.737    11.543 r  Ext_DATA_OUTPUT_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.543    Ext_DATA_OUTPUT[7]
    W5                                                                r  Ext_DATA_OUTPUT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_Mem_IO_ext[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.397ns  (logic 5.111ns (44.842%)  route 6.286ns (55.158%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    U5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Ext_DnB_IBUF_inst/O
                         net (fo=64, routed)          2.233     3.698    EXT_MEM_RW1/Ext_DnB_IBUF
    SLICE_X37Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.822 f  EXT_MEM_RW1/FSM_onehot_s_write[3]_i_1/O
                         net (fo=12, routed)          4.053     7.875    gen_io_port_extRam[7].IOBUF_inst/T
    U14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.521    11.397 r  gen_io_port_extRam[7].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.397    Ext_Mem_IO_ext[7]
    U14                                                               r  Ext_Mem_IO_ext[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_DATA_OUTPUT[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.326ns  (logic 5.284ns (46.655%)  route 6.042ns (53.345%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    U5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Ext_DnB_IBUF_inst/O
                         net (fo=64, routed)          3.035     4.500    IV_SAVER1/Ext_DnB_IBUF
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.116     4.616 r  IV_SAVER1/Ext_DATA_OUTPUT_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.007     7.623    Ext_DATA_OUTPUT_OBUF[9]
    U4                   OBUF (Prop_obuf_I_O)         3.703    11.326 r  Ext_DATA_OUTPUT_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.326    Ext_DATA_OUTPUT[9]
    U4                                                                r  Ext_DATA_OUTPUT[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_DATA_OUTPUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.325ns  (logic 5.344ns (47.191%)  route 5.981ns (52.809%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    U5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Ext_DnB_IBUF_inst/O
                         net (fo=64, routed)          3.267     4.732    IV_SAVER1/Ext_DnB_IBUF
    SLICE_X42Y42         LUT2 (Prop_lut2_I0_O)        0.150     4.882 r  IV_SAVER1/Ext_DATA_OUTPUT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.714     7.596    Ext_DATA_OUTPUT_OBUF[5]
    W3                   OBUF (Prop_obuf_I_O)         3.729    11.325 r  Ext_DATA_OUTPUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.325    Ext_DATA_OUTPUT[5]
    W3                                                                r  Ext_DATA_OUTPUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_DATA_OUTPUT[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.290ns  (logic 5.112ns (45.281%)  route 6.178ns (54.719%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    U5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Ext_DnB_IBUF_inst/O
                         net (fo=64, routed)          3.035     4.500    IV_SAVER1/Ext_DnB_IBUF
    SLICE_X42Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.624 r  IV_SAVER1/Ext_DATA_OUTPUT_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.143     7.767    Ext_DATA_OUTPUT_OBUF[8]
    V4                   OBUF (Prop_obuf_I_O)         3.523    11.290 r  Ext_DATA_OUTPUT_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.290    Ext_DATA_OUTPUT[8]
    V4                                                                r  Ext_DATA_OUTPUT[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_Mem_IO_ext[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.251ns  (logic 5.105ns (45.373%)  route 6.146ns (54.627%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    U5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Ext_DnB_IBUF_inst/O
                         net (fo=64, routed)          2.233     3.698    EXT_MEM_RW1/Ext_DnB_IBUF
    SLICE_X37Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.822 f  EXT_MEM_RW1/FSM_onehot_s_write[3]_i_1/O
                         net (fo=12, routed)          3.913     7.735    gen_io_port_extRam[6].IOBUF_inst/T
    V14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.516    11.251 r  gen_io_port_extRam[6].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.251    Ext_Mem_IO_ext[6]
    V14                                                               r  Ext_Mem_IO_ext[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_DATA_OUTPUT[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.236ns  (logic 5.124ns (45.605%)  route 6.112ns (54.395%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    U5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Ext_DnB_IBUF_inst/O
                         net (fo=64, routed)          2.936     4.402    IV_SAVER1/Ext_DnB_IBUF
    SLICE_X40Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.526 r  IV_SAVER1/Ext_DATA_OUTPUT_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.175     7.701    Ext_DATA_OUTPUT_OBUF[14]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.236 r  Ext_DATA_OUTPUT_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.236    Ext_DATA_OUTPUT[14]
    U8                                                                r  Ext_DATA_OUTPUT[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_DATA_OUTPUT[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.178ns  (logic 5.321ns (47.602%)  route 5.857ns (52.398%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    U5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Ext_DnB_IBUF_inst/O
                         net (fo=64, routed)          2.939     4.404    IV_SAVER1/Ext_DnB_IBUF
    SLICE_X41Y43         LUT2 (Prop_lut2_I0_O)        0.150     4.554 r  IV_SAVER1/Ext_DATA_OUTPUT_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.918     7.472    Ext_DATA_OUTPUT_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.706    11.178 r  Ext_DATA_OUTPUT_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.178    Ext_DATA_OUTPUT[11]
    U3                                                                r  Ext_DATA_OUTPUT[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_DATA_OUTPUT[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.125ns  (logic 5.121ns (46.027%)  route 6.005ns (53.973%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    U5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Ext_DnB_IBUF_inst/O
                         net (fo=64, routed)          2.722     4.187    IV_SAVER1/Ext_DnB_IBUF
    SLICE_X40Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.311 r  IV_SAVER1/Ext_DATA_OUTPUT_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.283     7.594    Ext_DATA_OUTPUT_OBUF[12]
    U7                   OBUF (Prop_obuf_I_O)         3.531    11.125 r  Ext_DATA_OUTPUT_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.125    Ext_DATA_OUTPUT[12]
    U7                                                                r  Ext_DATA_OUTPUT[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EXT_MEM_RW1/FSM_onehot_s_write_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXT_MEM_RW1/FSM_onehot_s_write_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.493%)  route 0.133ns (48.507%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE                         0.000     0.000 r  EXT_MEM_RW1/FSM_onehot_s_write_reg[3]/C
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXT_MEM_RW1/FSM_onehot_s_write_reg[3]/Q
                         net (fo=3, routed)           0.133     0.274    EXT_MEM_RW1/FSM_onehot_s_write_reg_n_0_[3]
    SLICE_X40Y45         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PulseGen1/done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            PulseGen1/run_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.128ns (43.939%)  route 0.163ns (56.061%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE                         0.000     0.000 r  PulseGen1/done_reg/C
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  PulseGen1/done_reg/Q
                         net (fo=1, routed)           0.163     0.291    PulseGen1/done
    SLICE_X39Y45         FDCE                                         f  PulseGen1/run_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/FSM_onehot_s_read_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXT_MEM_RW1/FSM_onehot_s_read_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.141ns (48.157%)  route 0.152ns (51.843%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE                         0.000     0.000 r  EXT_MEM_RW1/FSM_onehot_s_read_reg[3]/C
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXT_MEM_RW1/FSM_onehot_s_read_reg[3]/Q
                         net (fo=4, routed)           0.152     0.293    EXT_MEM_RW1/FSM_onehot_s_read_reg_n_0_[3]
    SLICE_X40Y46         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PulseGen1/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            PulseGen1/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.186ns (59.926%)  route 0.124ns (40.074%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE                         0.000     0.000 r  PulseGen1/run_reg/C
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PulseGen1/run_reg/Q
                         net (fo=13, routed)          0.124     0.265    PulseGen1/sig_PulseGen1_BUSY
    SLICE_X37Y45         LUT3 (Prop_lut3_I2_O)        0.045     0.310 r  PulseGen1/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.310    PulseGen1/count[1]_i_1_n_0
    SLICE_X37Y45         FDRE                                         r  PulseGen1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/FSM_onehot_s_write_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXT_MEM_RW1/FSM_onehot_s_write_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.770%)  route 0.181ns (56.230%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE                         0.000     0.000 r  EXT_MEM_RW1/FSM_onehot_s_write_reg[1]/C
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXT_MEM_RW1/FSM_onehot_s_write_reg[1]/Q
                         net (fo=2, routed)           0.181     0.322    EXT_MEM_RW1/FSM_onehot_s_write_reg_n_0_[1]
    SLICE_X40Y45         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/FSM_onehot_s_read_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXT_MEM_RW1/FSM_onehot_s_read_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.623%)  route 0.182ns (56.377%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE                         0.000     0.000 r  EXT_MEM_RW1/FSM_onehot_s_read_reg[2]/C
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXT_MEM_RW1/FSM_onehot_s_read_reg[2]/Q
                         net (fo=1, routed)           0.182     0.323    EXT_MEM_RW1/FSM_onehot_s_read_reg_n_0_[2]
    SLICE_X40Y46         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_read_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/FSM_onehot_s_read_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXT_MEM_RW1/FSM_onehot_s_read_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.141ns (43.441%)  route 0.184ns (56.559%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE                         0.000     0.000 r  EXT_MEM_RW1/FSM_onehot_s_read_reg[1]/C
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXT_MEM_RW1/FSM_onehot_s_read_reg[1]/Q
                         net (fo=2, routed)           0.184     0.325    EXT_MEM_RW1/FSM_onehot_s_read_reg_n_0_[1]
    SLICE_X40Y46         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_read_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/FSM_onehot_s_write_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXT_MEM_RW1/FSM_onehot_s_write_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.141ns (43.121%)  route 0.186ns (56.879%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE                         0.000     0.000 r  EXT_MEM_RW1/FSM_onehot_s_write_reg[0]/C
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXT_MEM_RW1/FSM_onehot_s_write_reg[0]/Q
                         net (fo=4, routed)           0.186     0.327    EXT_MEM_RW1/FSM_onehot_s_write_reg_n_0_[0]
    SLICE_X40Y45         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/FSM_onehot_s_write_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXT_MEM_RW1/FSM_onehot_s_write_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.141ns (42.126%)  route 0.194ns (57.874%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE                         0.000     0.000 r  EXT_MEM_RW1/FSM_onehot_s_write_reg[2]/C
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXT_MEM_RW1/FSM_onehot_s_write_reg[2]/Q
                         net (fo=2, routed)           0.194     0.335    EXT_MEM_RW1/FSM_onehot_s_write_reg_n_0_[2]
    SLICE_X40Y45         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PulseGen1/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            PulseGen1/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.010%)  route 0.158ns (45.990%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE                         0.000     0.000 r  PulseGen1/run_reg/C
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PulseGen1/run_reg/Q
                         net (fo=13, routed)          0.158     0.299    PulseGen1/sig_PulseGen1_BUSY
    SLICE_X37Y45         LUT4 (Prop_lut4_I3_O)        0.045     0.344 r  PulseGen1/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.344    PulseGen1/count[0]_i_1_n_0
    SLICE_X37Y45         FDRE                                         r  PulseGen1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Ext_DATA_OUTPUT[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.388ns  (logic 4.488ns (53.500%)  route 3.900ns (46.500%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.566    -2.403    MEM_DIST1/clk_out1
    SLICE_X40Y43         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.419    -1.984 r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[7]/Q
                         net (fo=1, routed)           0.643    -1.341    IV_SAVER1/Ext_DATA_OUTPUT[15][7]
    SLICE_X40Y42         LUT2 (Prop_lut2_I1_O)        0.325    -1.016 r  IV_SAVER1/Ext_DATA_OUTPUT_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           3.258     2.241    Ext_DATA_OUTPUT_OBUF[15]
    V8                   OBUF (Prop_obuf_I_O)         3.744     5.985 r  Ext_DATA_OUTPUT_OBUF[15]_inst/O
                         net (fo=0)                   0.000     5.985    Ext_DATA_OUTPUT[15]
    V8                                                                r  Ext_DATA_OUTPUT[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Ext_DATA_OUTPUT[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.301ns  (logic 4.321ns (52.048%)  route 3.981ns (47.952%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.566    -2.403    MEM_DIST1/clk_out1
    SLICE_X40Y43         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[5]/Q
                         net (fo=1, routed)           0.942    -1.005    IV_SAVER1/Ext_DATA_OUTPUT[15][5]
    SLICE_X40Y42         LUT2 (Prop_lut2_I1_O)        0.152    -0.853 r  IV_SAVER1/Ext_DATA_OUTPUT_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           3.039     2.186    Ext_DATA_OUTPUT_OBUF[13]
    W7                   OBUF (Prop_obuf_I_O)         3.713     5.898 r  Ext_DATA_OUTPUT_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.898    Ext_DATA_OUTPUT[13]
    W7                                                                r  Ext_DATA_OUTPUT[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Ext_DATA_OUTPUT[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.221ns  (logic 4.111ns (50.009%)  route 4.110ns (49.991%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.566    -2.403    MEM_DIST1/clk_out1
    SLICE_X40Y43         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[4]/Q
                         net (fo=1, routed)           0.827    -1.120    IV_SAVER1/Ext_DATA_OUTPUT[15][4]
    SLICE_X40Y42         LUT2 (Prop_lut2_I1_O)        0.124    -0.996 r  IV_SAVER1/Ext_DATA_OUTPUT_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.283     2.287    Ext_DATA_OUTPUT_OBUF[12]
    U7                   OBUF (Prop_obuf_I_O)         3.531     5.818 r  Ext_DATA_OUTPUT_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.818    Ext_DATA_OUTPUT[12]
    U7                                                                r  Ext_DATA_OUTPUT[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Ext_DATA_OUTPUT[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.151ns  (logic 4.250ns (52.144%)  route 3.901ns (47.856%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.566    -2.403    MEM_DIST1/clk_out1
    SLICE_X40Y43         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.419    -1.984 r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[6]/Q
                         net (fo=1, routed)           0.725    -1.259    IV_SAVER1/Ext_DATA_OUTPUT[15][6]
    SLICE_X40Y42         LUT2 (Prop_lut2_I1_O)        0.296    -0.963 r  IV_SAVER1/Ext_DATA_OUTPUT_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.175     2.213    Ext_DATA_OUTPUT_OBUF[14]
    U8                   OBUF (Prop_obuf_I_O)         3.535     5.748 r  Ext_DATA_OUTPUT_OBUF[14]_inst/O
                         net (fo=0)                   0.000     5.748    Ext_DATA_OUTPUT[14]
    U8                                                                r  Ext_DATA_OUTPUT[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Ext_DATA_OUTPUT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.130ns  (logic 4.345ns (53.448%)  route 3.785ns (46.552%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.566    -2.403    MEM_DIST1/clk_out1
    SLICE_X41Y43         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]/Q
                         net (fo=1, routed)           0.818    -1.128    IV_SAVER1/Q[7]
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.152    -0.976 r  IV_SAVER1/Ext_DATA_OUTPUT_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.966     1.990    Ext_DATA_OUTPUT_OBUF[7]
    W5                   OBUF (Prop_obuf_I_O)         3.737     5.727 r  Ext_DATA_OUTPUT_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.727    Ext_DATA_OUTPUT[7]
    W5                                                                r  Ext_DATA_OUTPUT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Ext_DATA_OUTPUT[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.036ns  (logic 4.367ns (54.347%)  route 3.668ns (45.653%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.566    -2.403    MEM_DIST1/clk_out1
    SLICE_X42Y46         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.518    -1.885 r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[1]/Q
                         net (fo=1, routed)           0.661    -1.224    IV_SAVER1/Ext_DATA_OUTPUT[15][1]
    SLICE_X42Y46         LUT2 (Prop_lut2_I1_O)        0.146    -1.078 r  IV_SAVER1/Ext_DATA_OUTPUT_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.007     1.930    Ext_DATA_OUTPUT_OBUF[9]
    U4                   OBUF (Prop_obuf_I_O)         3.703     5.633 r  Ext_DATA_OUTPUT_OBUF[9]_inst/O
                         net (fo=0)                   0.000     5.633    Ext_DATA_OUTPUT[9]
    U4                                                                r  Ext_DATA_OUTPUT[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Ext_DATA_OUTPUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.855ns  (logic 4.331ns (55.143%)  route 3.523ns (44.857%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.566    -2.403    MEM_DIST1/clk_out1
    SLICE_X41Y43         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[5]/Q
                         net (fo=1, routed)           0.809    -1.137    IV_SAVER1/Q[5]
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.146    -0.991 r  IV_SAVER1/Ext_DATA_OUTPUT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.714     1.723    Ext_DATA_OUTPUT_OBUF[5]
    W3                   OBUF (Prop_obuf_I_O)         3.729     5.452 r  Ext_DATA_OUTPUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.452    Ext_DATA_OUTPUT[5]
    W3                                                                r  Ext_DATA_OUTPUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Ext_DATA_OUTPUT[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.829ns  (logic 4.165ns (53.199%)  route 3.664ns (46.801%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.566    -2.403    MEM_DIST1/clk_out1
    SLICE_X42Y46         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.518    -1.885 r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[0]/Q
                         net (fo=1, routed)           0.521    -1.364    IV_SAVER1/Ext_DATA_OUTPUT[15][0]
    SLICE_X42Y46         LUT2 (Prop_lut2_I1_O)        0.124    -1.240 r  IV_SAVER1/Ext_DATA_OUTPUT_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.143     1.903    Ext_DATA_OUTPUT_OBUF[8]
    V4                   OBUF (Prop_obuf_I_O)         3.523     5.426 r  Ext_DATA_OUTPUT_OBUF[8]_inst/O
                         net (fo=0)                   0.000     5.426    Ext_DATA_OUTPUT[8]
    V4                                                                r  Ext_DATA_OUTPUT[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Ext_DATA_OUTPUT[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.665ns  (logic 4.312ns (56.254%)  route 3.353ns (43.746%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.566    -2.403    MEM_DIST1/clk_out1
    SLICE_X40Y43         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[3]/Q
                         net (fo=1, routed)           0.435    -1.512    IV_SAVER1/Ext_DATA_OUTPUT[15][3]
    SLICE_X41Y43         LUT2 (Prop_lut2_I1_O)        0.150    -1.362 r  IV_SAVER1/Ext_DATA_OUTPUT_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.918     1.556    Ext_DATA_OUTPUT_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.706     5.262 r  Ext_DATA_OUTPUT_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.262    Ext_DATA_OUTPUT[11]
    U3                                                                r  Ext_DATA_OUTPUT[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Ext_DATA_OUTPUT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.441ns  (logic 4.088ns (54.945%)  route 3.352ns (45.055%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.566    -2.403    MEM_DIST1/clk_out1
    SLICE_X41Y43         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[6]/Q
                         net (fo=1, routed)           0.928    -1.019    IV_SAVER1/Q[6]
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.124    -0.895 r  IV_SAVER1/Ext_DATA_OUTPUT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.424     1.530    Ext_DATA_OUTPUT_OBUF[6]
    V3                   OBUF (Prop_obuf_I_O)         3.508     5.038 r  Ext_DATA_OUTPUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.038    Ext_DATA_OUTPUT[6]
    V3                                                                r  Ext_DATA_OUTPUT[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.617ns  (logic 0.337ns (54.584%)  route 0.280ns (45.416%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.445    -2.936    MEM_DIST1/clk_out1
    SLICE_X37Y46         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.337    -2.599 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[8]/Q
                         net (fo=1, routed)           0.280    -2.319    EXT_MEM_RW1/ExtMemAdrToRam_reg[18]_1[8]
    SLICE_X36Y45         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.624ns  (logic 0.367ns (58.802%)  route 0.257ns (41.198%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.446    -2.935    MEM_DIST1/clk_out1
    SLICE_X36Y48         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.367    -2.568 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[10]/Q
                         net (fo=1, routed)           0.257    -2.311    EXT_MEM_RW1/ExtMemAdrToRam_reg[18]_1[10]
    SLICE_X36Y47         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.625ns  (logic 0.337ns (53.898%)  route 0.288ns (46.102%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.446    -2.935    MEM_DIST1/clk_out1
    SLICE_X36Y48         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.337    -2.598 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[12]/Q
                         net (fo=1, routed)           0.288    -2.310    EXT_MEM_RW1/ExtMemAdrToRam_reg[18]_1[12]
    SLICE_X36Y47         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.652ns  (logic 0.367ns (56.288%)  route 0.285ns (43.712%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.445    -2.936    MEM_DIST1/clk_out1
    SLICE_X37Y46         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.367    -2.569 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/Q
                         net (fo=1, routed)           0.285    -2.284    EXT_MEM_RW1/ExtMemAdrToRam_reg[18]_1[3]
    SLICE_X36Y45         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.656ns  (logic 0.367ns (55.924%)  route 0.289ns (44.076%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.445    -2.936    MEM_DIST1/clk_out1
    SLICE_X37Y46         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.367    -2.569 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/Q
                         net (fo=1, routed)           0.289    -2.280    EXT_MEM_RW1/ExtMemAdrToRam_reg[18]_1[1]
    SLICE_X34Y46         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.656ns  (logic 0.367ns (55.924%)  route 0.289ns (44.076%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.445    -2.936    MEM_DIST1/clk_out1
    SLICE_X37Y46         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.367    -2.569 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[5]/Q
                         net (fo=1, routed)           0.289    -2.280    EXT_MEM_RW1/ExtMemAdrToRam_reg[18]_1[5]
    SLICE_X34Y46         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.662ns  (logic 0.367ns (55.458%)  route 0.295ns (44.542%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.446    -2.935    MEM_DIST1/clk_out1
    SLICE_X37Y48         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.367    -2.568 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/Q
                         net (fo=1, routed)           0.295    -2.273    EXT_MEM_RW1/ExtMemAdrToRam_reg[18]_1[0]
    SLICE_X36Y47         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.733ns  (logic 0.337ns (45.972%)  route 0.396ns (54.028%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.445    -2.936    MEM_DIST1/clk_out1
    SLICE_X37Y46         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.337    -2.599 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/Q
                         net (fo=1, routed)           0.396    -2.203    EXT_MEM_RW1/ExtMemAdrToRam_reg[18]_1[2]
    SLICE_X34Y46         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.735ns  (logic 0.337ns (45.838%)  route 0.398ns (54.162%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.445    -2.936    MEM_DIST1/clk_out1
    SLICE_X37Y46         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.337    -2.599 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/Q
                         net (fo=1, routed)           0.398    -2.201    EXT_MEM_RW1/ExtMemAdrToRam_reg[18]_1[4]
    SLICE_X34Y46         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.744ns  (logic 0.337ns (45.266%)  route 0.407ns (54.734%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.446    -2.935    MEM_DIST1/clk_out1
    SLICE_X36Y48         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.337    -2.598 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[9]/Q
                         net (fo=1, routed)           0.407    -2.191    EXT_MEM_RW1/ExtMemAdrToRam_reg[18]_1[9]
    SLICE_X36Y47         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PLL_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                  IBUF                         0.000    41.667 f  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           0.480    42.147    PLL_1/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.001 f  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.535    PLL_1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    39.564 f  PLL_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.380    PLL_1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  PLL_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PLL_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.162     1.162    PLL_1/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -2.926    PLL_1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  PLL_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            88 Endpoints
Min Delay            88 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Ext_DATA_INPUT[7]
                            (input port)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.086ns  (logic 1.589ns (22.425%)  route 5.497ns (77.575%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -2.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  Ext_DATA_INPUT[7] (IN)
                         net (fo=0)                   0.000     0.000    Ext_DATA_INPUT[7]
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Ext_DATA_INPUT_IBUF[7]_inst/O
                         net (fo=1, routed)           5.497     6.962    MEM_DIST1/Ext_DATA_INPUT_IBUF[7]
    SLICE_X40Y47         LUT5 (Prop_lut5_I1_O)        0.124     7.086 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_2/O
                         net (fo=1, routed)           0.000     7.086    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_2_n_0
    SLICE_X40Y47         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.448    -2.933    MEM_DIST1/clk_out1
    SLICE_X40Y47         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[7]/C

Slack:                    inf
  Source:                 Ext_DATA_INPUT[9]
                            (input port)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.867ns  (logic 1.572ns (22.894%)  route 5.295ns (77.106%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -2.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  Ext_DATA_INPUT[9] (IN)
                         net (fo=0)                   0.000     0.000    Ext_DATA_INPUT[9]
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  Ext_DATA_INPUT_IBUF[9]_inst/O
                         net (fo=1, routed)           5.295     6.743    MEM_DIST1/Ext_DATA_INPUT_IBUF[9]
    SLICE_X40Y47         LUT5 (Prop_lut5_I3_O)        0.124     6.867 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[1]_i_1/O
                         net (fo=1, routed)           0.000     6.867    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[1]_i_1_n_0
    SLICE_X40Y47         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.448    -2.933    MEM_DIST1/clk_out1
    SLICE_X40Y47         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/C

Slack:                    inf
  Source:                 Ext_DATA_INPUT[8]
                            (input port)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.390ns  (logic 1.594ns (24.944%)  route 4.796ns (75.056%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -2.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  Ext_DATA_INPUT[8] (IN)
                         net (fo=0)                   0.000     0.000    Ext_DATA_INPUT[8]
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  Ext_DATA_INPUT_IBUF[8]_inst/O
                         net (fo=1, routed)           4.796     6.266    MEM_DIST1/Ext_DATA_INPUT_IBUF[8]
    SLICE_X41Y47         LUT5 (Prop_lut5_I3_O)        0.124     6.390 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[0]_i_1/O
                         net (fo=1, routed)           0.000     6.390    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[0]_i_1_n_0
    SLICE_X41Y47         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.448    -2.933    MEM_DIST1/clk_out1
    SLICE_X41Y47         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C

Slack:                    inf
  Source:                 Ext_DATA_INPUT[11]
                            (input port)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.290ns  (logic 1.574ns (25.027%)  route 4.715ns (74.973%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -2.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  Ext_DATA_INPUT[11] (IN)
                         net (fo=0)                   0.000     0.000    Ext_DATA_INPUT[11]
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  Ext_DATA_INPUT_IBUF[11]_inst/O
                         net (fo=1, routed)           4.715     6.166    MEM_DIST1/Ext_DATA_INPUT_IBUF[11]
    SLICE_X40Y47         LUT5 (Prop_lut5_I3_O)        0.124     6.290 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[3]_i_1/O
                         net (fo=1, routed)           0.000     6.290    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[3]_i_1_n_0
    SLICE_X40Y47         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.448    -2.933    MEM_DIST1/clk_out1
    SLICE_X40Y47         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/C

Slack:                    inf
  Source:                 Ext_DATA_INPUT[13]
                            (input port)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.164ns  (logic 1.581ns (25.650%)  route 4.583ns (74.350%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -2.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  Ext_DATA_INPUT[13] (IN)
                         net (fo=0)                   0.000     0.000    Ext_DATA_INPUT[13]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  Ext_DATA_INPUT_IBUF[13]_inst/O
                         net (fo=1, routed)           4.583     6.040    MEM_DIST1/Ext_DATA_INPUT_IBUF[13]
    SLICE_X40Y47         LUT5 (Prop_lut5_I3_O)        0.124     6.164 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[5]_i_1/O
                         net (fo=1, routed)           0.000     6.164    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[5]_i_1_n_0
    SLICE_X40Y47         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.448    -2.933    MEM_DIST1/clk_out1
    SLICE_X40Y47         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[5]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.975ns  (logic 1.589ns (26.593%)  route 4.386ns (73.407%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    U5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 f  Ext_DnB_IBUF_inst/O
                         net (fo=64, routed)          3.849     5.315    MEM_DIST1/Ext_DnB_IBUF
    SLICE_X39Y47         LUT6 (Prop_lut6_I5_O)        0.124     5.439 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_1/O
                         net (fo=8, routed)           0.537     5.975    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X40Y47         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.448    -2.933    MEM_DIST1/clk_out1
    SLICE_X40Y47         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.975ns  (logic 1.589ns (26.593%)  route 4.386ns (73.407%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    U5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 f  Ext_DnB_IBUF_inst/O
                         net (fo=64, routed)          3.849     5.315    MEM_DIST1/Ext_DnB_IBUF
    SLICE_X39Y47         LUT6 (Prop_lut6_I5_O)        0.124     5.439 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_1/O
                         net (fo=8, routed)           0.537     5.975    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X40Y47         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.448    -2.933    MEM_DIST1/clk_out1
    SLICE_X40Y47         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.975ns  (logic 1.589ns (26.593%)  route 4.386ns (73.407%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    U5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 f  Ext_DnB_IBUF_inst/O
                         net (fo=64, routed)          3.849     5.315    MEM_DIST1/Ext_DnB_IBUF
    SLICE_X39Y47         LUT6 (Prop_lut6_I5_O)        0.124     5.439 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_1/O
                         net (fo=8, routed)           0.537     5.975    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X40Y47         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.448    -2.933    MEM_DIST1/clk_out1
    SLICE_X40Y47         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[5]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.975ns  (logic 1.589ns (26.593%)  route 4.386ns (73.407%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    U5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 f  Ext_DnB_IBUF_inst/O
                         net (fo=64, routed)          3.849     5.315    MEM_DIST1/Ext_DnB_IBUF
    SLICE_X39Y47         LUT6 (Prop_lut6_I5_O)        0.124     5.439 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_1/O
                         net (fo=8, routed)           0.537     5.975    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X40Y47         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.448    -2.933    MEM_DIST1/clk_out1
    SLICE_X40Y47         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[7]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.968ns  (logic 1.589ns (26.627%)  route 4.379ns (73.373%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -2.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    U5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Ext_DnB_IBUF_inst/O
                         net (fo=64, routed)          3.732     5.197    MEM_DIST1/Ext_DnB_IBUF
    SLICE_X39Y46         LUT5 (Prop_lut5_I4_O)        0.124     5.321 r  MEM_DIST1/__6/i_/O
                         net (fo=8, routed)           0.646     5.968    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER0
    SLICE_X41Y43         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          1.447    -2.934    MEM_DIST1/clk_out1
    SLICE_X41Y43         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EXT_MEM_RW1/SampleByteFromRam_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.718%)  route 0.126ns (47.282%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE                         0.000     0.000 r  EXT_MEM_RW1/SampleByteFromRam_reg[4]/C
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXT_MEM_RW1/SampleByteFromRam_reg[4]/Q
                         net (fo=2, routed)           0.126     0.267    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]_0[4]
    SLICE_X41Y43         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.833    -1.270    MEM_DIST1/clk_out1
    SLICE_X41Y43         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[4]/C

Slack:                    inf
  Source:                 EXT_MEM_RW1/SampleByteFromRam_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.287%)  route 0.129ns (47.713%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE                         0.000     0.000 r  EXT_MEM_RW1/SampleByteFromRam_reg[7]/C
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXT_MEM_RW1/SampleByteFromRam_reg[7]/Q
                         net (fo=2, routed)           0.129     0.270    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]_0[7]
    SLICE_X40Y43         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.833    -1.270    MEM_DIST1/clk_out1
    SLICE_X40Y43         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[7]/C

Slack:                    inf
  Source:                 EXT_MEM_RW1/SampleByteFromRam_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.125%)  route 0.130ns (47.875%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE                         0.000     0.000 r  EXT_MEM_RW1/SampleByteFromRam_reg[6]/C
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXT_MEM_RW1/SampleByteFromRam_reg[6]/Q
                         net (fo=2, routed)           0.130     0.271    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]_0[6]
    SLICE_X41Y43         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.833    -1.270    MEM_DIST1/clk_out1
    SLICE_X41Y43         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[6]/C

Slack:                    inf
  Source:                 EXT_MEM_RW1/SampleByteFromRam_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.356%)  route 0.122ns (42.644%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE                         0.000     0.000 r  EXT_MEM_RW1/SampleByteFromRam_reg[2]/C
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  EXT_MEM_RW1/SampleByteFromRam_reg[2]/Q
                         net (fo=2, routed)           0.122     0.286    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]_0[2]
    SLICE_X39Y43         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.832    -1.271    MEM_DIST1/clk_out1
    SLICE_X39Y43         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[2]/C

Slack:                    inf
  Source:                 EXT_MEM_RW1/SampleByteFromRam_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE                         0.000     0.000 r  EXT_MEM_RW1/SampleByteFromRam_reg[3]/C
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  EXT_MEM_RW1/SampleByteFromRam_reg[3]/Q
                         net (fo=2, routed)           0.124     0.288    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]_0[3]
    SLICE_X39Y43         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.832    -1.271    MEM_DIST1/clk_out1
    SLICE_X39Y43         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[3]/C

Slack:                    inf
  Source:                 EXT_MEM_RW1/SampleByteFromRam_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.510%)  route 0.183ns (56.490%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE                         0.000     0.000 r  EXT_MEM_RW1/SampleByteFromRam_reg[6]/C
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXT_MEM_RW1/SampleByteFromRam_reg[6]/Q
                         net (fo=2, routed)           0.183     0.324    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]_0[6]
    SLICE_X40Y43         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.833    -1.270    MEM_DIST1/clk_out1
    SLICE_X40Y43         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[6]/C

Slack:                    inf
  Source:                 EXT_MEM_RW1/SampleByteFromRam_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.705%)  route 0.189ns (57.295%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE                         0.000     0.000 r  EXT_MEM_RW1/SampleByteFromRam_reg[4]/C
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXT_MEM_RW1/SampleByteFromRam_reg[4]/Q
                         net (fo=2, routed)           0.189     0.330    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]_0[4]
    SLICE_X40Y43         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.833    -1.270    MEM_DIST1/clk_out1
    SLICE_X40Y43         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[4]/C

Slack:                    inf
  Source:                 EXT_MEM_RW1/SampleByteFromRam_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.885%)  route 0.204ns (59.115%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE                         0.000     0.000 r  EXT_MEM_RW1/SampleByteFromRam_reg[0]/C
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXT_MEM_RW1/SampleByteFromRam_reg[0]/Q
                         net (fo=2, routed)           0.204     0.345    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]_0[0]
    SLICE_X42Y46         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.833    -1.270    MEM_DIST1/clk_out1
    SLICE_X42Y46         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[0]/C

Slack:                    inf
  Source:                 EXT_MEM_RW1/SampleByteFromRam_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.885%)  route 0.204ns (59.115%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE                         0.000     0.000 r  EXT_MEM_RW1/SampleByteFromRam_reg[1]/C
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXT_MEM_RW1/SampleByteFromRam_reg[1]/Q
                         net (fo=2, routed)           0.204     0.345    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]_0[1]
    SLICE_X43Y46         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.833    -1.270    MEM_DIST1/clk_out1
    SLICE_X43Y46         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[1]/C

Slack:                    inf
  Source:                 IV_SAVER1/sample_count_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.216ns (61.279%)  route 0.136ns (38.721%))
  Logic Levels:           2  (FDPE=1 LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDPE                         0.000     0.000 r  IV_SAVER1/sample_count_reg[4]/C
    SLICE_X38Y47         FDPE (Prop_fdpe_C_Q)         0.167     0.167 r  IV_SAVER1/sample_count_reg[4]/Q
                         net (fo=2, routed)           0.136     0.303    IV_SAVER1/sample_count_reg[4]
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.049     0.352 r  IV_SAVER1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[4]_i_1/O
                         net (fo=1, routed)           0.000     0.352    MEM_DIST1/sig_addr_to_mem_dist_from_IV_SAVER[4]
    SLICE_X37Y46         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=7, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=48, routed)          0.832    -1.271    MEM_DIST1/clk_out1
    SLICE_X37Y46         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/C





