read_verilog -sv boards/ulx3s/toplevel.sv
read_verilog -sv src/*.sv

synth_ecp5 -top toplevel -noccu2 -nomux -nodram -json build/ulx3s/yosys_output.json
