<?xml version="1.0" encoding="ISO-8859-1"?>
<BiblioData DataBase="ESPACENET" Version="221" Datum="2012-07-14">
<SubDatabase>
espacenet
</SubDatabase>
<Title>
METHODS AND DEVICES FOR FORMING NANOSTRUCTURE MONOLAYERS AND DEVICES INCLUDING SUCH MONOLAYERS
</Title>
<PublicationNumber>
EP2052407A2
</PublicationNumber>
<Inventor>
<Name>
NALLABOLU MADHURI L [US]
</Name>
<Name>
LIU CHAO [US]
</Name>
<Name>
DUAN XIANGFENG [US]
</Name>
<Name>
CHEN JIAN [US]
</Name>
<Name>
PARCE J WALLACE [US]
</Name>
<Name>
CRUDEN KAREN CHU [US]
</Name>
<Name>
RANGANATHAN SRIKANTH [US]
</Name>
<Name>
NALLABOLU, MADHURI, L
</Name>
<Name>
LIU, CHAO
</Name>
<Name>
DUAN, XIANGFENG
</Name>
<Name>
CHEN, JIAN
</Name>
<Name>
PARCE, J., WALLACE
</Name>
<Name>
CRUDEN, KAREN, CHU
</Name>
<Name>
RANGANATHAN, SRIKANTH
</Name>
</Inventor>
<Applicant>
<Name>
NANOSYS INC [US]
</Name>
<Name>
NANOSYS, INC
</Name>
</Applicant>
<RequestedPatent>
EP2052407
</RequestedPatent>
<ApplicationElem>
<Number>
EP20070797046
</Number>
</ApplicationElem>
<ApplicationDate>
2007-07-27
</ApplicationDate>
<PriorityElem>
<PriorityNumber>
WO2007US16948
</PriorityNumber>
<PriorityDate>
2007-07-27
</PriorityDate>
<PriorityNumber>
US20060495188
</PriorityNumber>
<PriorityDate>
2006-07-28
</PriorityDate>
</PriorityElem>
<IPC>
<Class>
H01L21/28
</Class>
<Class>
H01L21/82
</Class>
<Class>
H01L27/10
</Class>
<Class>
H01L29/739
</Class>
</IPC>
<NCL>
<Class>
B82Y10/00
</Class>
<Class>
B82Y30/00
</Class>
<Class>
H01L21/28F
</Class>
</NCL>
<Abstract>
Methods for forming or patterning nanostructure arrays are provided. The methods involve formation of arrays on coatings comprising nanostructure association groups, formation of arrays in spin-on-dielectrics, solvent annealing after nanostructure deposition, patterning using resist, and/or use of devices that facilitate array formation. Related devices for forming nanostructure arrays are also provided, as are devices including nanostructure arrays (e.g., memory devices).
</Abstract>
<Claims>
<P>
What is claimed is:
</P>
<P>
1. A method for patterning a nanostructure monolayer, the method comprising:
</P>
<P>
a) disposing resist and a monolayer of nanostructures on a first layer, wherein the nanostructures are embedded in the resist, to provide a resist layer;
</P>
<P>
b) exposing a predetermined pattern on the resist layer, to provide exposed resist in at least a first region of the resist layer and unexposed resist in at least a second region of the resist layer; and
</P>
<P>
c) i) removing the exposed resist and its embedded nanostructures from the first layer without removing the unexposed resist and its embedded nanostructures, or ii) removing the unexposed resist and its embedded nanostructures from the first layer without removing the exposed resist and its embedded nanostructures,
</P>
<P>
whereby at least one nanostructure monolayer array defined by the first region remains on the first layer.
</P>
<P>
2. The method of claim 1, wherein disposing the resist and the monolayer of nanostructures on the first layer comprises spin coating the first layer with a solution comprising the resist and the nanostructures.
</P>
<P>
3. The method of claim 1, comprising step c) ii).
</P>
<P>
4. The method of claim 3, wherein the resist comprises a silicon compound, and wherein the exposed resist comprises silicon oxide.
</P>
<P>
5. The method of claim 3, wherein the resist comprises a silsesquioxane.
</P>
<P>
6. The method of claim 5, wherein the resist comprises mercapto-propyl-cyclohexyl polyhedral oligomeric silsesquioxane, hydrogen silsesquioxane, octavinyl dimethyl silyl silsesquioxane, octasilane silsesquioxane, or octavinyl-T8 silsesquioxane.
</P>
<P>
7. The method of claim 3, wherein the exposed resist is provided in 10 or more, 50 or more, 100 or more, 1000 or more, 1*10&amp;lt;4 &amp;gt; or more, 1*10&amp;lt;6 &amp;gt; or more, 1*10&amp;lt;9 &amp;gt; or more, or 1*10&amp;lt;12 &amp;gt; or more discrete first regions of the resist layer, and wherein 10 or more, 50 or more, 100 or more, 1000 or more, 1*10&amp;lt;4 &amp;gt; or more, 1*10&amp;lt;6 &amp;gt; or more, 1*10&amp;lt;9 &amp;gt; or more, or 1*10&amp;lt;12 &amp;gt; or more discrete nanostructure monolayer arrays remain on the first layer.
</P>
<P>
8. The method of claim 1, wherein the first layer comprises a dielectric material, an oxide, a nitride, silicon oxide, silicon nitride, hafnium oxide, or alumina.
</P>
<P>
9. The method of claim 8, wherein the first layer comprises silicon oxide coated with hexamethyldisilizane, or wherein the first layer comprises silicon nitride coated with hexamethyldisilizane.
</P>
<P>
10. The method of claim 1, wherein the first layer is disposed on a substrate.
</P>
<P>
11. The method of claim 10, wherein the substrate comprises a semiconductor.
</P>
<P>
12. The method of claim 11, wherein the first layer comprises a dielectric material and has a thickness of between about 1 nm and about 10 nm.
</P>
<P>
13. The method of claim 12, wherein the substrate comprises a source region, a drain region, and a channel region between the source and drain regions and underlying the monolayer array of nanostructures; wherein the unexposed or exposed resist in which the at least one nanostructure monolayer array remaining on the first layer is embedded comprises a dielectric material; the method comprising disposing a gate electrode on the unexposed or exposed resist.
</P>
<P>
14. The method of claim 13, the method comprising disposing a dielectric layer on the unexposed or exposed resist prior to disposing the gate electrode on the unexposed or exposed resist.
</P>
<P>
15. The method of claim 1, wherein the nanostructure monolayer array comprises a disordered array.
</P>
<P>
16. A device comprising:
</P>
<P>
a first layer;
</P>
<P>
a monolayer array of nanostructures disposed on the first layer; and
</P>
<P>
resist disposed on the first layer.
</P>
<P>
17. The device of claim 16, wherein the monolayer array of nanostructures is embedded in the resist.
</P>
<P>
18. A method for forming a nanostructure array, the method comprising:
</P>
<P>
providing a first layer;
</P>
<P>
providing nanostructures dispersed in a solution comprising a liquid form of a spin-on-dielectric;
</P>
<P>
disposing the solution on the first layer, whereby the nanostructures form a monolayer array on the first layer; and
</P>
<P>
curing the liquid form-of the spin-on-dielectric to provide a solid form of the spin-on-dielectric.
</P>
<P>
19. The method of claim 18, wherein the first layer comprises a material selected from the group consisting of: a dielectric material, an oxide, a nitride, silicon oxide, silicon nitride, hafnium oxide, and alumina.
</P>
<P>
20. The method of claim 19, wherein the first layer comprises silicon oxide coated with hexamethyldisilizane, or wherein the first layer comprises silicon nitride coated with hexamethyldisilizane.
</P>
<P>
21. The method of claim 18, wherein the first layer is disposed on a substrate.
</P>
<P>
22. The method of claim 21, wherein the substrate comprises a semiconductor.
</P>
<P>
23. The method of claim 22, wherein the first layer comprises a dielectric material and has a thickness of between about 1 nm and about 10 nm.
</P>
<P>
24. The method of claim 23, wherein the substrate comprises a source region, a drain region, and a channel region between the source and drain regions and underlying the monolayer array of nanostructures; the method comprising disposing a gate electrode on the solid form of the spin-on-dielectric.
</P>
<P>
25. The method of claim 24, the method comprising disposing a dielectric layer on the solid form of the spin-on-dielectric prior to disposing the gate electrode on the solid form of the spin-on-dielectric.
</P>
<P>
26. The method of claim 18, wherein disposing the solution on the first layer comprises spin coating the first layer with the solution.
</P>
<P>
27. The method of claim 18, wherein the solid form of the spin-on-dielectric comprises silicon oxide, aluminum oxide, hafnium oxide, lanthanum oxide, or tantalum oxide.
</P>
<P>
28. The method of claim 18, wherein the liquid form of the spin-on-dielectric comprises aluminum i-propoxide, tri-methyl aluminum, tri-ethyl aluminum, hafnium t-butoxide, hafnium ethoxide, tetrabenzyl hafnium, tris(cyclopentadienyl)lanthanum, tris(i-propylcyclopentadienyl)lanthanum, pentakis(dimethylamino)tantalum, tantalum methoxide, or tantalum ethoxide.
</P>
<P>
29. The method of claim 18, wherein the liquid form of the spin-on-dielectric is a liquid form of a spin-on-glass, and wherein the solid form of the spin-on-dielectric is a solid form of a spin-on-glass.
</P>
<P>
30. The method of claim 29, wherein the liquid form of the spin-on-glass comprises a silsesquioxane.
</P>
<P>
31. The method of claim 30, wherein the silsesquioxane is mercapto-propyl-cyclohexyl polyhedral oligomeric silsesquioxane, hydrogen silsesquioxane, octavinyl dimethyl silyl silsesquioxane, octasilane silsesquioxane, or octavinyl-T8 silsesquioxane.
</P>
<P>
32. The method of claim 18, wherein the liquid form of the spin-on-dielectric comprises a photopolymerizable compound.
</P>
<P>
33. The method of claim 32, comprising:
</P>
<P>
exposing at least a first region of the first layer and the solution disposed thereon to light of an appropriate wavelength, thereby curing the spin-on-dielectric in the first region, while simultaneously protecting at least a second region of the first layer and the solution disposed thereon from the light, whereby the spin-on-dielectric in the second region remains uncured; and
</P>
<P>
removing the uncured spin-on-dielectric and the nanostructures therein from the first layer without removing the cured spin-on-dielectric and the nanostructures therein.
</P>
<P>
34. The method of claim 33, wherein exposing at least a first region of the first layer and the solution disposed thereon to the light comprises exposing 10 or more, 50 or more, 100 or more, 1000 or more, 1*10&amp;lt;4 &amp;gt; or more, 1*10&amp;lt;6 &amp;gt; or more, 1*10&amp;lt;9 &amp;gt; or more, or 1*10&amp;lt;12 &amp;gt; or more discrete regions.
</P>
<P>
35. The method of claim 18, wherein the monolayer array of nanostructures comprises a disordered array.
</P>
<P>
36. The method of claim 18, wherein the monolayer array of nanostructures has a density greater than about 1*10&amp;lt;10 &amp;gt; nanostructures/cm&amp;lt;2&amp;gt; , greater than about 1*10&amp;lt;11 &amp;gt; nanostructures/cm&amp;lt;2&amp;gt; , greater than about 1*10&amp;lt;12 &amp;gt; nanostructures/cm&amp;lt;2&amp;gt; , or greater than about 1*10&amp;lt;13 &amp;gt; nanostructures/cm&amp;lt;2&amp;gt; .
</P>
<P>
37. The method of claim 18, wherein variation in density of the nanostructures in the monolayer array is less than 10% across the monolayer.
</P>
<P>
38. The method of claim 18, wherein the nanostructures comprise substantially spherical nanostructures or quantum dots.
</P>
<P>
39. The method of claim 18, wherein the nanostructures have a work function of about 4.5 eV or higher.
</P>
<P>
40. The method of claim 18, wherein the nanostructures comprise palladium, nickel, or ruthenium.
</P>
<P>
41. A device comprising:
</P>
<P>
a substrate; and
</P>
<P>
two or more nanostructure arrays disposed on the substrate, wherein each nanostructure array is disposed at a predetermined position on the substrate, and wherein each nanostructure array comprises a monolayer.
</P>
<P>
42. The device of claim 41, wherein each nanostructure array comprises a disordered array.
</P>
<P>
43. The device of claim 41, wherein the nanostructure arrays are embedded in a solid form of a spin-on-dielectric or a solid form of a spin-on-glass.
</P>
<P>
44. A device comprising:
</P>
<P>
a first layer;
</P>
<P>
a liquid or solid form of a spin-on-dielectric disposed on the first layer; and
</P>
<P>
a monolayer of nanostructures disposed on the first layer in the spin-on-dielectric.
</P>
<P>
45. The device of claim 44, wherein the spin-on-dielectric is a spin-on-glass.
</P>
<P>
46. The device of claim 45, wherein the liquid form of the spin-on-glass comprises a silsesquioxane.
</P>
<P>
47. The device of claim 44, wherein the solid form of the spin-on-dielectric comprises silicon oxide, aluminum oxide, hafnium oxide, lanthanum oxide, or tantalum oxide.
</P>
<P>
48. The device of claim 44, wherein the liquid form of the spin-on-dielectric comprises aluminum i-propoxide, tri-methyl aluminum, tri-ethyl aluminum, hafnium t-butoxide, hafnium ethoxide, tetrabenzyl hafnium, tris(cyclopentadienyl)lanthanum, tris(i-propylcyclopentadienyl)lanthanum, pentakis(dimethylamino)tantalum, tantalum methoxide, or tantalum ethoxide.
</P>
<P>
49. A method for forming a nanostructure array, the method comprising:
</P>
<P>
providing a first layer;
</P>
<P>
depositing a population of nanostructures on the first layer; and
</P>
<P>
exposing the nanostructures deposited on the first layer to extrinsic solvent vapor, whereby the nanostructures assemble into a monolayer array.
</P>
<P>
50. The method of claim 49, wherein exposing the nanostructures to extrinsic solvent vapor comprises providing a first solvent in liquid form and heating the first solvent to produce the solvent vapor.
</P>
<P>
51. The method of claim 50, wherein the first solvent is heated to a temperature between 50[deg.] C. and the boiling point of the first solvent.
</P>
<P>
52. The method of claim 49, wherein depositing a population of nanostructures on the first layer comprises: dispersing the nanostructures in a solution comprising at least one second solvent, and disposing the solution on the first layer.
</P>
<P>
53. The method of claim 52, comprising evaporating the second solvent to provide dry nanostructures deposited on the first layer, after disposing the solution on the first layer and prior to exposing the nanostructures to the solvent vapor.
</P>
<P>
54. The method of claim 53, comprising exposing the dry nanostructures deposited on the first layer to air, prior to exposing the nanostructures to the solvent vapor.
</P>
<P>
55. The method of claim 52, wherein disposing the solution on the first layer comprises spin coating, spray coating, flow coating, capillary coating, dip coating, or roll coating the first layer with the solution.
</P>
<P>
56. The method of claim 49, wherein the first layer comprises a material selected from the group consisting of: a dielectric material, an oxide, a nitride, silicon oxide, hafnium oxide, and alumina.
</P>
<P>
57. The method of claim 49, wherein the first layer is disposed on a substrate.
</P>
<P>
58. The method of claim 49, wherein the monolayer array of nanostructures comprises an ordered array.
</P>
<P>
59. The method of claim 49, wherein the monolayer array of nanostructures comprises a disordered array.
</P>
<P>
60. The method of claim 49, wherein the monolayer array of nanostructures has a density greater than about 1*10&amp;lt;10 &amp;gt; nanostructures/cm&amp;lt;2&amp;gt; , greater than about 1*10&amp;lt;11 &amp;gt; nanostructures/cm&amp;lt;2&amp;gt; , greater than about 1*10&amp;lt;12 &amp;gt; nanostructures/cm&amp;lt;2&amp;gt; , or greater than about 1*10&amp;lt;13 &amp;gt; nanostructures/cm&amp;lt;2&amp;gt; .
</P>
<P>
61. The method of claim 49, wherein the nanostructures comprise substantially spherical nanostructures or quantum dots.
</P>
<P>
62. The method of claim 49, wherein the nanostructures have a work function of about 4.5 eV or higher.
</P>
</Claims>
<Also_published_as>
EP2052407A4;US2007032091A1;US7776758B2;WO2008013959A2;WO2008013959A3;US2011034038A1;KR20090046871A;JP2009545883A;CN101512754A;CN101512754B
</Also_published_as>
</BiblioData>
