ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 1


   1              		.arch armv8.1-m.main
   2              		.fpu fpv5-d16
   3              		.arch_extension dsp
   4              		.arch_extension fp
   5              		.arch_extension fp.dp
   6              		.arch_extension mve
   7              		.arch_extension mve.fp
   8              		.eabi_attribute 5, "cortex-m55"
   9              		.eabi_attribute 28, 1
  10              		.eabi_attribute 20, 1
  11              		.eabi_attribute 21, 1
  12              		.eabi_attribute 23, 3
  13              		.eabi_attribute 24, 1
  14              		.eabi_attribute 25, 1
  15              		.eabi_attribute 26, 1
  16              		.eabi_attribute 30, 4
  17              		.eabi_attribute 34, 1
  18              		.eabi_attribute 38, 1
  19              		.eabi_attribute 18, 4
  20              		.file	"stm32n6xx_hal_cortex.c"
  21              		.text
  22              	.Ltext0:
  23              		.cfi_sections	.debug_frame
  24              		.file 1 "STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c"
  25              		.section	.rodata.MPU_ConfigRegion.str1.1,"aMS",%progbits,1
  26              	.LC0:
  27 0000 53544D33 		.ascii	"STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/st"
  27      32437562 
  27      655F4657 
  27      5F4E362F 
  27      44726976 
  28 0033 6D33326E 		.ascii	"m32n6xx_hal_cortex.c\000"
  28      3678785F 
  28      68616C5F 
  28      636F7274 
  28      65782E63 
  29              		.section	.text.MPU_ConfigRegion,"ax",%progbits
  30              		.align	1
  31              		.syntax unified
  32              		.thumb
  33              		.thumb_func
  35              	MPU_ConfigRegion:
  36              	.LVL0:
  37              	.LFB890:
   1:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
   2:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   ******************************************************************************
   3:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @file    stm32n6xx_hal_cortex.c
   4:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @author  MCD Application Team
   5:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief   CORTEX HAL module driver.
   6:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *          This file provides firmware functions to manage the following
   7:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *          functionalities of the CORTEX:
   8:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *           + Initialization and Configuration functions
   9:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *           + Peripheral Control functions
  10:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *
  11:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   ******************************************************************************
  12:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @attention
  13:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 2


  14:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * Copyright (c) 2023 STMicroelectronics.
  15:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * All rights reserved.
  16:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *
  17:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * This software is licensed under terms that can be found in the LICENSE file
  18:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * in the root directory of this software component.
  19:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  20:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *
  21:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   ******************************************************************************
  22:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   @verbatim
  23:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   ==============================================================================
  24:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                         ##### How to use this driver #####
  25:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   ==============================================================================
  26:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
  27:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     [..]
  28:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     *** How to configure Interrupts using CORTEX HAL driver ***
  29:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     ===========================================================
  30:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     [..]
  31:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     This section provides functions allowing to configure the NVIC interrupts (IRQ).
  32:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     The Cortex-M55 exceptions are managed by CMSIS functions.
  33:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
  34:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Configure the NVIC Priority Grouping using HAL_NVIC_SetPriorityGrouping() function.
  35:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Configure the priority of the selected IRQ Channels using HAL_NVIC_SetPriority().
  36:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Enable the selected IRQ Channels using HAL_NVIC_EnableIRQ().
  37:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
  38:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****      -@- When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  39:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****          The pending IRQ priority will be managed only by the sub priority.
  40:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
  41:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****      -@- IRQ priority order (sorted by highest to lowest priority):
  42:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****         (+@) Lowest pre-emption priority
  43:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****         (+@) Lowest sub priority
  44:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****         (+@) Lowest hardware priority (IRQ number)
  45:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
  46:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     [..]
  47:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     *** How to configure SysTick using CORTEX HAL driver ***
  48:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     ========================================================
  49:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     [..]
  50:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     Setup SysTick Timer for time base.
  51:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
  52:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****    (+) The HAL_SYSTICK_Config() function calls the SysTick_Config() function which
  53:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****        is a CMSIS function that:
  54:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****         (++) Configures the SysTick Reload register with value passed as function parameter.
  55:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****         (++) Configures the SysTick IRQ priority to the lowest value (0x0F).
  56:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****         (++) Resets the SysTick Counter register.
  57:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****         (++) Configures the SysTick Counter clock source to be Core Clock Source (HCLK).
  58:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****         (++) Enables the SysTick Interrupt.
  59:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****         (++) Starts the SysTick Counter.
  60:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
  61:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****    (+) You can change the SysTick Clock source to be HCLK_Div8 by calling the macro
  62:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****        __HAL_CORTEX_SYSTICKCLK_CONFIG(SYSTICK_CLKSOURCE_HCLK_DIV8) just after the
  63:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****        HAL_SYSTICK_Config() function call. The __HAL_CORTEX_SYSTICKCLK_CONFIG() macro is defined
  64:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****        inside the stm32n6xx_hal_cortex.h file.
  65:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
  66:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****    (+) You can change the SysTick IRQ priority by calling the
  67:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****        HAL_NVIC_SetPriority(SysTick_IRQn,...) function just after the HAL_SYSTICK_Config() function
  68:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****        call. The HAL_NVIC_SetPriority() call the NVIC_SetPriority() function which is a CMSIS funct
  69:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
  70:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****    (+) To adjust the SysTick time base, use the following formula:
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 3


  71:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
  72:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****        Reload Value = SysTick Counter Clock (Hz) x  Desired Time base (s)
  73:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****        (++) Reload Value is the parameter to be passed for HAL_SYSTICK_Config() function
  74:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****        (++) Reload Value should not exceed 0xFFFFFF
  75:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
  76:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     [..]
  77:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     *** How to configure MPU (secure and non secure) using CORTEX HAL driver ***
  78:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     ============================================================================
  79:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     [..]
  80:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     This section provides functions allowing to configure both secure and non-secure MPUs.
  81:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
  82:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Enable the MPU using HAL_MPU_Enable() function.
  83:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Disable the MPU using HAL_MPU_Disable() function.
  84:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Enable the MPU using HAL_MPU_Enable_NS() function to address the non secure MPU.
  85:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Disable the MPU using HAL_MPU_Disable_NS() function to address the non secure MPU.
  86:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Configure the MPU region using HAL_MPU_ConfigRegion()
  87:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****         and HAL_MPU_ConfigRegion_NS() to address the non secure MPU.
  88:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Configure the MPU Memory attributes using HAL_MPU_ConfigMemoryAttributes()
  89:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****         and HAL_MPU_ConfigMemoryAttributes_NS() to address the non secure MPU.
  90:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
  91:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     A device memory has the following attributes:
  92:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) G or nG: gathering or non-gathering. (multiple accesses to a device can be merged into a si
  93:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     transaction except for operations with memory ordering semantics, for example, memory barrier
  94:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     instructions, load acquire/store release).
  95:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) R or nR: reordering
  96:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) E or nE: early write acknowledge (similar to bufferable)
  97:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
  98:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     Only four combinations of these attributes are valid:
  99:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) device-nGnRnE: equivalent to Armv7-M strongly ordered memory type
 100:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) device-nGnRE: equivalent to Armv7-M device memory
 101:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) device-nGRE: new to Armv8-M
 102:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) device-GRE: new to Armv8-M
 103:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 104:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     A normal memory has the following attributes:
 105:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Cache Allocation attribute : set when a cache line is allocated (no allocation, read/write/
 106:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Cache write policy : write through (write to cache AND memory), write back (memory is writt
 107:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Transient : indicates that the region will be used for a short period of time
 108:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     For normal memory, attributes can be set for inner and outer caches separately.
 109:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     Note that outer attributes set to 0 change the memory to device mode. Both inner and outer attr
 110:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 111:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     Sample configurations
 112:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Inner-outer cacheable, write back, read-write allocate INNER_OUTER(MPU_RW_ALLOCATE | MPU_WR
 113:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Inner write back, read allocation, outer non-cacheable (MPU_R_ALLOCATE | MPU_WRITE_BACK) | 
 114:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     For detail on memory attributes, refer to the ARMv8-m MPU documentation.
 115:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 116:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     On STM32N6xx, the MPUs are split memory into regions (up to sixteen for both Secure and Non-Sec
 117:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     The secure MPU is only available when TrustZone is activated.
 118:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 119:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Enable the MPU using HAL_MPU_Enable() function or HAL_MPU_Enable_NS function for non-secure
 120:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Disable the MPU using HAL_MPU_Disable() function or HAL_MPU_Disable_NS function for non-sec
 121:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Enable the MPU region using HAL_MPU_EnableRegion() function or HAL_MPU_EnableRegion_NS func
 122:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Disable the MPU region using HAL_MPU_DisableRegion() function or HAL_MPU_DisableRegion_NS f
 123:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Configure the MPU region using HAL_MPU_ConfigRegion() function or HAL_MPU_ConfigRegion_NS f
 124:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****         for non-secure MPU.
 125:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Configure the MPU memory attributes using HAL_MPU_ConfigMemoryAttributes() function or
 126:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****         HAL_MPU_ConfigMemoryAttributes_NS function for non-secure MPU.
 127:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 4


 128:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) The HAL_MPU_XXX_NS functions are only available when TrustZone is activated and CPU in secu
 129:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****         _NS functions are targeting non secure MPU, in any other cases APIs without NS shall be use
 130:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 131:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   @endverbatim
 132:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   ******************************************************************************
 133:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 134:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   The table below gives the allowed values of the pre-emption priority and subpriority according
 135:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   to the Priority Grouping configuration performed by HAL_NVIC_SetPriorityGrouping() function.
 136:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 137:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     ===============================================================================================
 138:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****       NVIC_PriorityGroup   | NVIC_IRQChannelPreemptionPriority | NVIC_IRQChannelSubPriority  |     
 139:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     ===============================================================================================
 140:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****      NVIC_PRIORITYGROUP_0  |                0                  |            0-15             | 0 bi
 141:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                            |                                   |                             | 4 bi
 142:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     -----------------------------------------------------------------------------------------------
 143:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****      NVIC_PRIORITYGROUP_1  |                0-1                |            0-7              | 1 bi
 144:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                            |                                   |                             | 3 bi
 145:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     -----------------------------------------------------------------------------------------------
 146:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****      NVIC_PRIORITYGROUP_2  |                0-3                |            0-3              | 2 bi
 147:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                            |                                   |                             | 2 bi
 148:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     -----------------------------------------------------------------------------------------------
 149:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****      NVIC_PRIORITYGROUP_3  |                0-7                |            0-1              | 3 bi
 150:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                            |                                   |                             | 1 bi
 151:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     -----------------------------------------------------------------------------------------------
 152:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****      NVIC_PRIORITYGROUP_4  |                0-15               |            0                | 4 bi
 153:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                            |                                   |                             | 0 bi
 154:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     ===============================================================================================
 155:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 156:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 157:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /* Includes ------------------------------------------------------------------*/
 158:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #include "stm32n6xx_hal.h"
 159:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 160:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /** @addtogroup STM32N6xx_HAL_Driver
 161:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @{
 162:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 163:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 164:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /** @addtogroup CORTEX
 165:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief CORTEX HAL module driver
 166:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @{
 167:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 168:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 169:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #ifdef HAL_CORTEX_MODULE_ENABLED
 170:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 171:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /* Private types -------------------------------------------------------------*/
 172:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /* Private variables ---------------------------------------------------------*/
 173:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /* Private constants ---------------------------------------------------------*/
 174:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /* Private macros ------------------------------------------------------------*/
 175:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /* Private functions ---------------------------------------------------------*/
 176:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /** @defgroup CORTEX_Private_Functions CORTEX Private Functions
 177:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @{
 178:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 179:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** static void MPU_ConfigRegion(MPU_Type *MPUx, const MPU_Region_InitTypeDef *pMPU_RegionInit);
 180:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** static void MPU_ConfigMemoryAttributes(MPU_Type *MPUx, const MPU_Attributes_InitTypeDef *pMPU_Attri
 181:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 182:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @}
 183:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 184:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 5


 185:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /* Exported functions --------------------------------------------------------*/
 186:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 187:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /** @addtogroup CORTEX_Exported_Functions
 188:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @{
 189:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 190:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 191:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 192:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /** @addtogroup CORTEX_Exported_Functions_Group1
 193:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *  @brief    Initialization and Configuration functions
 194:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *
 195:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** @verbatim
 196:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   ==============================================================================
 197:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****               ##### Initialization and Configuration functions #####
 198:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   ==============================================================================
 199:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     [..]
 200:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****       This section provides the CORTEX HAL driver functions allowing to configure Interrupts
 201:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****       SysTick functionalities
 202:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 203:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** @endverbatim
 204:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @{
 205:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 206:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 207:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 208:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 209:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Set the priority grouping field (pre-emption priority and subpriority)
 210:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         using the required unlock sequence.
 211:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  PriorityGroup The priority grouping bits length.
 212:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 213:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_0  0 bit  for pre-emption priority,
 214:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                                    4 bits for subpriority
 215:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_1  1 bit  for pre-emption priority,
 216:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                                    3 bits for subpriority
 217:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_2  2 bits for pre-emption priority,
 218:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                                    2 bits for subpriority
 219:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_3  3 bits for pre-emption priority,
 220:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                                    1 bit  for subpriority
 221:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_4  4 bits for pre-emption priority,
 222:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                                    0 bit  for subpriority
 223:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
 224:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         The pending IRQ priority will be managed only by the subpriority.
 225:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 226:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 227:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
 228:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 229:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 230:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 231:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 232:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
 233:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   NVIC_SetPriorityGrouping(PriorityGroup);
 234:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 235:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 236:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 237:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Set the priority of an interrupt.
 238:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 239:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 240:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer
 241:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         to the appropriate CMSIS device file (stm32n6xxxx.h))
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 6


 242:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  PreemptPriority The pre-emption priority for the IRQn channel.
 243:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         This parameter can be a value between 0 and 15
 244:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         A lower priority value indicates a higher priority
 245:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  SubPriority the subpriority level for the IRQ channel.
 246:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         This parameter can be a value between 0 and 15
 247:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         A lower priority value indicates a higher priority.
 248:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 249:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 250:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
 251:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 252:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   uint32_t prioritygroup;
 253:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 254:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 255:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_INTERRUPT(IRQn));
 256:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 257:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   prioritygroup = (NVIC_GetPriorityGrouping() & 0x7U);
 258:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_NVIC_SUB_PRIORITY(SubPriority, prioritygroup));
 259:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority, prioritygroup));
 260:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 261:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 262:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 263:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 264:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 265:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Enable a device specific interrupt in the NVIC interrupt controller.
 266:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @note   To configure interrupts priority correctly, the NVIC_PriorityGroupConfig()
 267:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         function should be called before.
 268:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 269:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 270:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer
 271:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         to the appropriate CMSIS device file (stm32n6xxxx.h))
 272:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 273:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 274:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
 275:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 276:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 277:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 278:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 279:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Enable interrupt */
 280:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   NVIC_EnableIRQ(IRQn);
 281:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 282:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 283:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 284:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Disable a device specific interrupt in the NVIC interrupt controller.
 285:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 286:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 287:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer
 288:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         to the appropriate CMSIS device file (stm32n6xxxx.h))
 289:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 290:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 291:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
 292:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 293:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 294:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 295:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 296:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Disable interrupt */
 297:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   NVIC_DisableIRQ(IRQn);
 298:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 7


 299:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 300:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 301:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Initiate a system reset request to reset the MCU.
 302:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 303:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 304:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** __NO_RETURN void HAL_NVIC_SystemReset(void)
 305:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 306:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* System Reset */
 307:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   NVIC_SystemReset();
 308:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 309:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 310:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 311:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Initialize the System Timer with interrupt enabled and start the System Tick Timer (Sys
 312:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         Counter is in free running mode to generate periodic interrupts.
 313:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
 314:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval status:  - 0  Function succeeded.
 315:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                  - 1  Function failed.
 316:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 317:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
 318:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 319:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   return SysTick_Config(TicksNumb);
 320:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 321:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 322:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @}
 323:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 324:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 325:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /** @addtogroup CORTEX_Exported_Functions_Group2
 326:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *  @brief   Cortex control functions
 327:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *
 328:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** @verbatim
 329:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   ==============================================================================
 330:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                       ##### Peripheral Control functions #####
 331:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   ==============================================================================
 332:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     [..]
 333:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****       This subsection provides a set of functions allowing to control the CORTEX
 334:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****       (NVIC, SYSTICK, MPU) functionalities.
 335:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 336:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 337:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** @endverbatim
 338:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @{
 339:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 340:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 341:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 342:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Get the priority grouping field from the NVIC Interrupt Controller.
 343:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field)
 344:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 345:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** uint32_t HAL_NVIC_GetPriorityGrouping(void)
 346:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 347:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Get the PRIGROUP[10:8] field value */
 348:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   return NVIC_GetPriorityGrouping();
 349:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 350:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 351:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 352:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Get the priority of an interrupt.
 353:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 354:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 355:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 8


 356:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         to the appropriate CMSIS device file (stm32n6xxxx.h))
 357:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param   PriorityGroup the priority grouping bits length.
 358:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 359:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_0  0 bit for pre-emption priority,
 360:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                                      4 bits for subpriority
 361:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_1  1 bit for pre-emption priority,
 362:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                                      3 bits for subpriority
 363:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_2  2 bits for pre-emption priority,
 364:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                                      2 bits for subpriority
 365:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_3  3 bits for pre-emption priority,
 366:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                                      1 bit for subpriority
 367:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_4  4 bits for pre-emption priority,
 368:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                                      0 bit for subpriority
 369:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  pPreemptPriority Pointer on the Preemptive priority value (starting from 0).
 370:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  pSubPriority Pointer on the Subpriority value (starting from 0).
 371:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 372:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 373:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint3
 374:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 375:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 376:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_INTERRUPT(IRQn));
 377:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 378:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 379:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Get priority for Cortex-M system or device specific interrupts */
 380:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   NVIC_DecodePriority(NVIC_GetPriority(IRQn), PriorityGroup, pPreemptPriority, pSubPriority);
 381:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 382:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 383:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 384:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Set Pending bit of an external interrupt.
 385:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  IRQn External interrupt number
 386:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 387:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer
 388:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         to the appropriate CMSIS device file (stm32n6xxxx.h))
 389:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 390:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 391:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
 392:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 393:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 394:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 395:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 396:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Set interrupt pending */
 397:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   NVIC_SetPendingIRQ(IRQn);
 398:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 399:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 400:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 401:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Get Pending Interrupt (read the pending register in the NVIC
 402:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         and return the pending bit for the specified interrupt).
 403:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 404:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 405:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer
 406:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         to the appropriate CMSIS device file (stm32n6xxxx.h))
 407:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval status: - 0  Interrupt status is not pending.
 408:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                 - 1  Interrupt status is pending.
 409:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 410:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn)
 411:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 412:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 9


 413:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 414:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 415:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Return 1 if pending else 0 */
 416:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   return NVIC_GetPendingIRQ(IRQn);
 417:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 418:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 419:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 420:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Clear the pending bit of an external interrupt.
 421:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 422:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 423:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer
 424:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         to the appropriate CMSIS device file (stm32n6xxxx.h))
 425:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 426:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 427:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 428:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 429:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 430:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 431:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 432:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Clear pending interrupt */
 433:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   NVIC_ClearPendingIRQ(IRQn);
 434:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 435:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 436:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 437:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Get active interrupt (read the active register in NVIC and return the active bit).
 438:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  IRQn External interrupt number
 439:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 440:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer
 441:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         to the appropriate CMSIS device file (stm32n6xxxx.h))
 442:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval status: - 0  Interrupt status is not pending.
 443:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                 - 1  Interrupt status is pending.
 444:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 445:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** uint32_t HAL_NVIC_GetActive(IRQn_Type IRQn)
 446:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 447:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Return 1 if active else 0 */
 448:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   return NVIC_GetActive(IRQn);
 449:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 450:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 451:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 452:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Configure the SysTick clock source.
 453:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  CLKSource specifies the SysTick clock source.
 454:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 455:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK AHB clock selected as SysTick clock source.
 456:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8 AHB clock divided by 8 selected as SysTick clock s
 457:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 458:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 459:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
 460:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 461:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 462:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
 463:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 464:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MODIFY_REG(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk, CLKSource);
 465:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 466:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 467:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 468:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Handle SYSTICK interrupt request.
 469:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 10


 470:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 471:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_SYSTICK_IRQHandler(void)
 472:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 473:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 474:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 475:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 476:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 477:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  SYSTICK callback.
 478:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 479:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 480:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** __weak void HAL_SYSTICK_Callback(void)
 481:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 482:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 483:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****             the HAL_SYSTICK_Callback could be implemented in the user file
 484:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****    */
 485:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 486:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 487:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 488:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Clear pending event(s).
 489:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 490:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 491:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_CORTEX_ClearEvent(void)
 492:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 493:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __SEV();
 494:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __WFE();
 495:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 496:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 497:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 498:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Enable the MPU.
 499:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  MPU_Control Specifies the control mode of the MPU during hard fault,
 500:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                     NMI, FAULTMASK and privileged access to the default memory
 501:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 502:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF_NONE
 503:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *            @arg MPU_HARDFAULT_NMI
 504:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *            @arg MPU_PRIVILEGED_DEFAULT
 505:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF
 506:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 507:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 508:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_MPU_Enable(uint32_t MPU_Control)
 509:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 510:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __DMB(); /* Force any outstanding transfers to complete before enabling MPU */
 511:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 512:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Enable the MPU */
 513:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU->CTRL = (MPU_Control | MPU_CTRL_ENABLE_Msk);
 514:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 515:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Enable fault exceptions */
 516:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 517:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 518:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Ensure MPU setting take effects */
 519:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __DSB();
 520:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __ISB();
 521:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 522:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 523:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #if defined (CPU_IN_SECURE_STATE)
 524:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 525:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Enable the non-secure MPU.
 526:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  MPU_Control: Specifies the control mode of the MPU during hard fault,
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 11


 527:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                      NMI, FAULTMASK and privileged access to the default memory
 528:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *          This parameter can be one of the following values:
 529:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF_NONE
 530:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *            @arg MPU_HARDFAULT_NMI
 531:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *            @arg MPU_PRIVILEGED_DEFAULT
 532:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF
 533:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 534:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 535:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_MPU_Enable_NS(uint32_t MPU_Control)
 536:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 537:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __DMB(); /* Force any outstanding transfers to complete before enabling MPU */
 538:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 539:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Enable the MPU */
 540:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU_NS->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 541:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 542:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Enable fault exceptions */
 543:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   SCB_NS->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 544:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 545:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Ensure MPU setting take effects */
 546:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __DSB();
 547:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __ISB();
 548:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 549:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #endif /* CPU_IN_SECURE_STATE */
 550:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 551:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 552:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Disable the MPU.
 553:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 554:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 555:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_MPU_Disable(void)
 556:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 557:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __DMB(); /* Force any outstanding transfers to complete before disabling MPU */
 558:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 559:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Disable fault exceptions */
 560:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 561:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 562:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Disable the MPU */
 563:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU->CTRL &= ~MPU_CTRL_ENABLE_Msk;
 564:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 565:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Ensure MPU setting take effects */
 566:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __DSB();
 567:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __ISB();
 568:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 569:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 570:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #if defined (CPU_IN_SECURE_STATE)
 571:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 572:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Disable the non-secure MPU.
 573:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 574:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 575:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_MPU_Disable_NS(void)
 576:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 577:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __DMB(); /* Force any outstanding transfers to complete before disabling MPU */
 578:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 579:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Disable fault exceptions */
 580:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   SCB_NS->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 581:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 582:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Disable the MPU */
 583:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU_NS->CTRL &= ~MPU_CTRL_ENABLE_Msk;
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 12


 584:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 585:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Ensure MPU setting take effects */
 586:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __DSB();
 587:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __ISB();
 588:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 589:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #endif /* CPU_IN_SECURE_STATE */
 590:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 591:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 592:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Enable the MPU Region.
 593:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 594:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 595:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_MPU_EnableRegion(uint32_t RegionNumber)
 596:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 597:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 598:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_NUMBER(RegionNumber));
 599:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 600:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Set the Region number */
 601:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU->RNR = RegionNumber;
 602:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 603:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Enable the Region */
 604:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   SET_BIT(MPU->RLAR, MPU_RLAR_EN_Msk);
 605:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 606:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 607:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #if defined (CPU_IN_SECURE_STATE)
 608:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 609:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Enable the non-secure MPU Region.
 610:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 611:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 612:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_MPU_EnableRegion_NS(uint32_t RegionNumber)
 613:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 614:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_NUMBER(RegionNumber));
 615:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 616:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Set the Region number */
 617:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU_NS->RNR = RegionNumber;
 618:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 619:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Enable the Region */
 620:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   SET_BIT(MPU_NS->RLAR, MPU_RLAR_EN_Msk);
 621:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 622:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #endif /* CPU_IN_SECURE_STATE */
 623:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 624:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 625:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Disable the MPU Region.
 626:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 627:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 628:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_MPU_DisableRegion(uint32_t RegionNumber)
 629:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 630:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 631:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_NUMBER(RegionNumber));
 632:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 633:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Set the Region number */
 634:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU->RNR = RegionNumber;
 635:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 636:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Disable the Region */
 637:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   CLEAR_BIT(MPU->RLAR, MPU_RLAR_EN_Msk);
 638:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 639:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 640:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #if defined (CPU_IN_SECURE_STATE)
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 13


 641:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 642:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Disable the non-secure MPU Region.
 643:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 644:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 645:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_MPU_DisableRegion_NS(uint32_t RegionNumber)
 646:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 647:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 648:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_NUMBER(RegionNumber));
 649:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 650:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Set the Region number */
 651:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU_NS->RNR = RegionNumber;
 652:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 653:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Disable the Region */
 654:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   CLEAR_BIT(MPU_NS->RLAR, MPU_RLAR_EN_Msk);
 655:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 656:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #endif /* CPU_IN_SECURE_STATE */
 657:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 658:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 659:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 660:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Initialize and configure the Region and the memory to be protected.
 661:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  pMPU_RegionInit Pointer to a MPU_Region_InitTypeDef structure that contains
 662:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                         the initialization and configuration information.
 663:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 664:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 665:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *pMPU_RegionInit)
 666:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 667:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU_ConfigRegion(MPU, pMPU_RegionInit);
 668:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 669:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 670:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #if defined (CPU_IN_SECURE_STATE)
 671:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 672:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Initialize and configure the Region and the memory to be protected for non-secure MPU.
 673:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  pMPU_RegionInit Pointer to a MPU_Region_InitTypeDef structure that contains
 674:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                         the initialization and configuration information.
 675:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 676:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 677:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_MPU_ConfigRegion_NS(const MPU_Region_InitTypeDef *pMPU_RegionInit)
 678:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 679:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU_ConfigRegion(MPU_NS, pMPU_RegionInit);
 680:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 681:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #endif /* CPU_IN_SECURE_STATE */
 682:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 683:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 684:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Initialize and configure the memory attributes.
 685:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  pMPU_AttributesInit Pointer to a MPU_Attributes_InitTypeDef structure that contains
 686:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                             the initialization and configuration information.
 687:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 688:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 689:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_MPU_ConfigMemoryAttributes(const MPU_Attributes_InitTypeDef *pMPU_AttributesInit)
 690:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 691:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU_ConfigMemoryAttributes(MPU, pMPU_AttributesInit);
 692:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 693:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 694:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #if defined (CPU_IN_SECURE_STATE)
 695:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 696:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Initialize and configure the memory attributes for non-secure MPU.
 697:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  pMPU_AttributesInit Pointer to a MPU_Attributes_InitTypeDef structure that contains
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 14


 698:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                             the initialization and configuration information.
 699:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 700:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 701:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_MPU_ConfigMemoryAttributes_NS(const MPU_Attributes_InitTypeDef *pMPU_AttributesInit)
 702:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 703:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU_ConfigMemoryAttributes(MPU_NS, pMPU_AttributesInit);
 704:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 705:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #endif /* CPU_IN_SECURE_STATE */
 706:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 707:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 708:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @}
 709:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 710:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 711:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 712:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @}
 713:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 714:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 715:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /** @addtogroup CORTEX_Private_Functions
 716:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @{
 717:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 718:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** static void MPU_ConfigRegion(MPU_Type *MPUx, const MPU_Region_InitTypeDef *pMPU_RegionInit)
 719:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
  38              		.loc 1 719 1 view -0
  39              		.cfi_startproc
  40              		@ args = 0, pretend = 0, frame = 0
  41              		@ frame_needed = 0, uses_anonymous_args = 0
 720:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 721:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_NUMBER(pMPU_RegionInit->Number));
  42              		.loc 1 721 3 view .LVU1
 719:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
  43              		.loc 1 719 1 is_stmt 0 view .LVU2
  44 0000 38B5     		push	{r3, r4, r5, lr}
  45              		.cfi_def_cfa_offset 16
  46              		.cfi_offset 3, -16
  47              		.cfi_offset 4, -12
  48              		.cfi_offset 5, -8
  49              		.cfi_offset 14, -4
  50              		.loc 1 721 3 view .LVU3
  51 0002 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 719:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
  52              		.loc 1 719 1 view .LVU4
  53 0004 0546     		mov	r5, r0
  54              		.loc 1 721 3 view .LVU5
  55 0006 0F2B     		cmp	r3, #15
 719:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
  56              		.loc 1 719 1 view .LVU6
  57 0008 0C46     		mov	r4, r1
  58              		.loc 1 721 3 view .LVU7
  59 000a 04D9     		bls	.L2
  60              		.loc 1 721 3 discriminator 1 view .LVU8
  61 000c 40F2D121 		movw	r1, #721
  62              	.LVL1:
  63              		.loc 1 721 3 discriminator 1 view .LVU9
  64 0010 2948     		ldr	r0, .L12
  65              	.LVL2:
  66              		.loc 1 721 3 discriminator 1 view .LVU10
  67 0012 FFF7FEFF 		bl	assert_failed
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 15


  68              	.LVL3:
  69              	.L2:
 722:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_ENABLE(pMPU_RegionInit->Enable));
  70              		.loc 1 722 3 is_stmt 1 view .LVU11
  71 0016 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
  72 0018 012B     		cmp	r3, #1
  73 001a 04D9     		bls	.L3
  74              		.loc 1 722 3 is_stmt 0 discriminator 1 view .LVU12
  75 001c 40F2D221 		movw	r1, #722
  76 0020 2548     		ldr	r0, .L12
  77 0022 FFF7FEFF 		bl	assert_failed
  78              	.LVL4:
  79              	.L3:
 723:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 724:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Set the Region number */
 725:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPUx->RNR = pMPU_RegionInit->Number;
  80              		.loc 1 725 3 is_stmt 1 view .LVU13
  81              		.loc 1 725 30 is_stmt 0 view .LVU14
  82 0026 6378     		ldrb	r3, [r4, #1]	@ zero_extendqisi2
  83              		.loc 1 725 13 view .LVU15
  84 0028 AB60     		str	r3, [r5, #8]
 726:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 727:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Disable the Region */
 728:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   CLEAR_BIT(MPUx->RLAR, MPU_RLAR_EN_Msk);
  85              		.loc 1 728 3 is_stmt 1 view .LVU16
  86 002a 2B69     		ldr	r3, [r5, #16]
  87 002c 23F00103 		bic	r3, r3, #1
  88 0030 2B61     		str	r3, [r5, #16]
 729:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 730:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 731:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_MPU_INSTRUCTION_ACCESS(pMPU_RegionInit->DisableExec));
  89              		.loc 1 731 3 view .LVU17
  90 0032 637B     		ldrb	r3, [r4, #13]	@ zero_extendqisi2
  91 0034 012B     		cmp	r3, #1
  92 0036 04D9     		bls	.L4
  93              		.loc 1 731 3 is_stmt 0 discriminator 1 view .LVU18
  94 0038 40F2DB21 		movw	r1, #731
  95 003c 1E48     		ldr	r0, .L12
  96 003e FFF7FEFF 		bl	assert_failed
  97              	.LVL5:
  98              	.L4:
 732:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_MPU_PRIV_INSTRUCTION_ACCESS(pMPU_RegionInit->DisablePrivExec));
  99              		.loc 1 732 3 is_stmt 1 view .LVU19
 100 0042 A37B     		ldrb	r3, [r4, #14]	@ zero_extendqisi2
 101 0044 012B     		cmp	r3, #1
 102 0046 04D9     		bls	.L5
 103              		.loc 1 732 3 is_stmt 0 discriminator 1 view .LVU20
 104 0048 4FF43771 		mov	r1, #732
 105 004c 1A48     		ldr	r0, .L12
 106 004e FFF7FEFF 		bl	assert_failed
 107              	.LVL6:
 108              	.L5:
 733:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_PERMISSION_ATTRIBUTE(pMPU_RegionInit->AccessPermission));
 109              		.loc 1 733 3 is_stmt 1 view .LVU21
 110 0052 237B     		ldrb	r3, [r4, #12]	@ zero_extendqisi2
 111 0054 032B     		cmp	r3, #3
 112 0056 04D9     		bls	.L6
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 16


 113              		.loc 1 733 3 is_stmt 0 discriminator 1 view .LVU22
 114 0058 40F2DD21 		movw	r1, #733
 115 005c 1648     		ldr	r0, .L12
 116 005e FFF7FEFF 		bl	assert_failed
 117              	.LVL7:
 118              	.L6:
 734:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_MPU_ACCESS_SHAREABLE(pMPU_RegionInit->IsShareable));
 119              		.loc 1 734 3 is_stmt 1 view .LVU23
 120 0062 E37B     		ldrb	r3, [r4, #15]	@ zero_extendqisi2
 121 0064 9A1E     		subs	r2, r3, #2
 122 0066 012A     		cmp	r2, #1
 123 0068 05D9     		bls	.L7
 124              		.loc 1 734 3 is_stmt 0 discriminator 1 view .LVU24
 125 006a 23B1     		cbz	r3, .L7
 126              		.loc 1 734 3 discriminator 2 view .LVU25
 127 006c 40F2DE21 		movw	r1, #734
 128 0070 1148     		ldr	r0, .L12
 129 0072 FFF7FEFF 		bl	assert_failed
 130              	.LVL8:
 131              	.L7:
 735:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_MPU_ATTRIBUTES_NUMBER(pMPU_RegionInit->AttributesIndex));
 132              		.loc 1 735 3 is_stmt 1 view .LVU26
 133 0076 A378     		ldrb	r3, [r4, #2]	@ zero_extendqisi2
 134 0078 072B     		cmp	r3, #7
 135 007a 04D9     		bls	.L8
 136              		.loc 1 735 3 is_stmt 0 discriminator 1 view .LVU27
 137 007c 40F2DF21 		movw	r1, #735
 138 0080 0D48     		ldr	r0, .L12
 139 0082 FFF7FEFF 		bl	assert_failed
 140              	.LVL9:
 141              	.L8:
 736:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 737:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPUx->RBAR = (((uint32_t)pMPU_RegionInit->BaseAddress & 0xFFFFFFE0UL)  |
 142              		.loc 1 737 3 is_stmt 1 view .LVU28
 143              		.loc 1 737 57 is_stmt 0 view .LVU29
 144 0086 6368     		ldr	r3, [r4, #4]
 738:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->IsShareable      << MPU_RBAR_SH_Pos)  |
 739:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->AccessPermission << MPU_RBAR_AP_Pos)  |
 740:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RBAR_XN_Pos));
 145              		.loc 1 740 62 view .LVU30
 146 0088 627B     		ldrb	r2, [r4, #13]	@ zero_extendqisi2
 737:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->IsShareable      << MPU_RBAR_SH_Pos)  |
 147              		.loc 1 737 57 view .LVU31
 148 008a 23F01F03 		bic	r3, r3, #31
 739:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RBAR_XN_Pos));
 149              		.loc 1 739 83 view .LVU32
 150 008e 1343     		orrs	r3, r3, r2
 738:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->IsShareable      << MPU_RBAR_SH_Pos)  |
 151              		.loc 1 738 18 view .LVU33
 152 0090 E27B     		ldrb	r2, [r4, #15]	@ zero_extendqisi2
 739:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RBAR_XN_Pos));
 153              		.loc 1 739 83 view .LVU34
 154 0092 43EAC203 		orr	r3, r3, r2, lsl #3
 739:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RBAR_XN_Pos));
 155              		.loc 1 739 18 view .LVU35
 156 0096 227B     		ldrb	r2, [r4, #12]	@ zero_extendqisi2
 739:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RBAR_XN_Pos));
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 17


 157              		.loc 1 739 83 view .LVU36
 158 0098 43EA4203 		orr	r3, r3, r2, lsl #1
 737:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->IsShareable      << MPU_RBAR_SH_Pos)  |
 159              		.loc 1 737 14 view .LVU37
 160 009c EB60     		str	r3, [r5, #12]
 741:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 742:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPUx->RLAR = (((uint32_t)pMPU_RegionInit->LimitAddress & 0xFFFFFFE0UL) |
 161              		.loc 1 742 3 is_stmt 1 view .LVU38
 162              		.loc 1 742 58 is_stmt 0 view .LVU39
 163 009e A368     		ldr	r3, [r4, #8]
 743:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->DisablePrivExec << MPU_RLAR_PXN_Pos) |
 744:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->AttributesIndex  << MPU_RLAR_AttrIndx_Pos) |
 745:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->Enable           << MPU_RLAR_EN_Pos));
 164              		.loc 1 745 62 view .LVU40
 165 00a0 2278     		ldrb	r2, [r4]	@ zero_extendqisi2
 742:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->DisablePrivExec << MPU_RLAR_PXN_Pos) |
 166              		.loc 1 742 58 view .LVU41
 167 00a2 23F01F03 		bic	r3, r3, #31
 744:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->Enable           << MPU_RLAR_EN_Pos));
 168              		.loc 1 744 88 view .LVU42
 169 00a6 1343     		orrs	r3, r3, r2
 743:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->DisablePrivExec << MPU_RLAR_PXN_Pos) |
 170              		.loc 1 743 18 view .LVU43
 171 00a8 A27B     		ldrb	r2, [r4, #14]	@ zero_extendqisi2
 744:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->Enable           << MPU_RLAR_EN_Pos));
 172              		.loc 1 744 88 view .LVU44
 173 00aa 43EA0213 		orr	r3, r3, r2, lsl #4
 744:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->Enable           << MPU_RLAR_EN_Pos));
 174              		.loc 1 744 18 view .LVU45
 175 00ae A278     		ldrb	r2, [r4, #2]	@ zero_extendqisi2
 744:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->Enable           << MPU_RLAR_EN_Pos));
 176              		.loc 1 744 88 view .LVU46
 177 00b0 43EA4203 		orr	r3, r3, r2, lsl #1
 742:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->DisablePrivExec << MPU_RLAR_PXN_Pos) |
 178              		.loc 1 742 14 view .LVU47
 179 00b4 2B61     		str	r3, [r5, #16]
 746:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 180              		.loc 1 746 1 view .LVU48
 181 00b6 38BD     		pop	{r3, r4, r5, pc}
 182              	.LVL10:
 183              	.L13:
 184              		.loc 1 746 1 view .LVU49
 185              		.align	2
 186              	.L12:
 187 00b8 00000000 		.word	.LC0
 188              		.cfi_endproc
 189              	.LFE890:
 191              		.section	.text.MPU_ConfigMemoryAttributes,"ax",%progbits
 192              		.align	1
 193              		.syntax unified
 194              		.thumb
 195              		.thumb_func
 197              	MPU_ConfigMemoryAttributes:
 198              	.LVL11:
 199              	.LFB891:
 747:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 748:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** static void MPU_ConfigMemoryAttributes(MPU_Type *MPUx, const MPU_Attributes_InitTypeDef *pMPU_Attri
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 18


 749:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 200              		.loc 1 749 1 is_stmt 1 view -0
 201              		.cfi_startproc
 202              		@ args = 0, pretend = 0, frame = 0
 203              		@ frame_needed = 0, uses_anonymous_args = 0
 750:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __IO uint32_t *p_mair;
 204              		.loc 1 750 3 view .LVU51
 751:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   uint32_t      attr_values;
 205              		.loc 1 751 3 view .LVU52
 752:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   uint32_t      attr_number;
 206              		.loc 1 752 3 view .LVU53
 753:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 754:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 755:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_MPU_ATTRIBUTES_NUMBER(pMPU_AttributesInit->Number));
 207              		.loc 1 755 3 view .LVU54
 749:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __IO uint32_t *p_mair;
 208              		.loc 1 749 1 is_stmt 0 view .LVU55
 209 0000 38B5     		push	{r3, r4, r5, lr}
 210              		.cfi_def_cfa_offset 16
 211              		.cfi_offset 3, -16
 212              		.cfi_offset 4, -12
 213              		.cfi_offset 5, -8
 214              		.cfi_offset 14, -4
 215              		.loc 1 755 3 view .LVU56
 216 0002 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 749:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __IO uint32_t *p_mair;
 217              		.loc 1 749 1 view .LVU57
 218 0004 0446     		mov	r4, r0
 219              		.loc 1 755 3 view .LVU58
 220 0006 072B     		cmp	r3, #7
 749:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __IO uint32_t *p_mair;
 221              		.loc 1 749 1 view .LVU59
 222 0008 0D46     		mov	r5, r1
 223              		.loc 1 755 3 view .LVU60
 224 000a 04D9     		bls	.L15
 225              		.loc 1 755 3 discriminator 1 view .LVU61
 226 000c 40F2F321 		movw	r1, #755
 227              	.LVL12:
 228              		.loc 1 755 3 discriminator 1 view .LVU62
 229 0010 0B48     		ldr	r0, .L18
 230              	.LVL13:
 231              		.loc 1 755 3 discriminator 1 view .LVU63
 232 0012 FFF7FEFF 		bl	assert_failed
 233              	.LVL14:
 234              	.L15:
 756:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* No need to check Attributes value as all 0x0..0xFF possible */
 757:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 758:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   if (pMPU_AttributesInit->Number < MPU_ATTRIBUTES_NUMBER4)
 235              		.loc 1 758 3 is_stmt 1 view .LVU64
 759:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   {
 760:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     /* Program MPU_MAIR0 */
 761:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     p_mair = &(MPUx->MAIR0);
 762:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     attr_number = pMPU_AttributesInit->Number;
 763:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   }
 764:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   else
 765:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   {
 766:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     /* Program MPU_MAIR1 */
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 19


 767:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     p_mair = &(MPUx->MAIR1);
 768:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     attr_number = (uint32_t)pMPU_AttributesInit->Number - 4U;
 769:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   }
 770:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 771:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   attr_values = *(p_mair);
 772:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   attr_values &=  ~(0xFFU << (attr_number * 8U));
 236              		.loc 1 772 27 is_stmt 0 view .LVU65
 237 0016 FF21     		movs	r1, #255
 758:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   {
 238              		.loc 1 758 26 view .LVU66
 239 0018 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 758:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   {
 240              		.loc 1 758 6 view .LVU67
 241 001a 032B     		cmp	r3, #3
 761:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     attr_number = pMPU_AttributesInit->Number;
 242              		.loc 1 761 5 is_stmt 1 view .LVU68
 761:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     attr_number = pMPU_AttributesInit->Number;
 243              		.loc 1 761 12 is_stmt 0 view .LVU69
 244 001c 92BF     		itee	ls
 245 001e 04F13000 		addls	r0, r4, #48
 246              	.LVL15:
 762:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   }
 247              		.loc 1 762 5 is_stmt 1 view .LVU70
 767:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     attr_number = (uint32_t)pMPU_AttributesInit->Number - 4U;
 248              		.loc 1 767 5 view .LVU71
 767:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     attr_number = (uint32_t)pMPU_AttributesInit->Number - 4U;
 249              		.loc 1 767 12 is_stmt 0 view .LVU72
 250 0022 04F13400 		addhi	r0, r4, #52
 251              	.LVL16:
 768:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   }
 252              		.loc 1 768 5 is_stmt 1 view .LVU73
 768:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   }
 253              		.loc 1 768 17 is_stmt 0 view .LVU74
 254 0026 043B     		subhi	r3, r3, #4
 255              	.LVL17:
 771:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   attr_values &=  ~(0xFFU << (attr_number * 8U));
 256              		.loc 1 771 3 is_stmt 1 view .LVU75
 771:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   attr_values &=  ~(0xFFU << (attr_number * 8U));
 257              		.loc 1 771 15 is_stmt 0 view .LVU76
 258 0028 0268     		ldr	r2, [r0]
 259              	.LVL18:
 260              		.loc 1 772 3 is_stmt 1 view .LVU77
 261              		.loc 1 772 43 is_stmt 0 view .LVU78
 262 002a DB00     		lsls	r3, r3, #3
 263              	.LVL19:
 773:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *(p_mair) = attr_values | ((uint32_t)pMPU_AttributesInit->Attributes << (attr_number * 8U));
 264              		.loc 1 773 3 is_stmt 1 view .LVU79
 772:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *(p_mair) = attr_values | ((uint32_t)pMPU_AttributesInit->Attributes << (attr_number * 8U));
 265              		.loc 1 772 27 is_stmt 0 view .LVU80
 266 002c 9940     		lsls	r1, r1, r3
 772:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *(p_mair) = attr_values | ((uint32_t)pMPU_AttributesInit->Attributes << (attr_number * 8U));
 267              		.loc 1 772 15 view .LVU81
 268 002e 22EA0102 		bic	r2, r2, r1
 269              	.LVL20:
 270              		.loc 1 773 30 view .LVU82
 271 0032 6978     		ldrb	r1, [r5, #1]	@ zero_extendqisi2
 272              		.loc 1 773 72 view .LVU83
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 20


 273 0034 01FA03F3 		lsl	r3, r1, r3
 274              		.loc 1 773 27 view .LVU84
 275 0038 1343     		orrs	r3, r3, r2
 276              		.loc 1 773 13 view .LVU85
 277 003a 0360     		str	r3, [r0]
 278              	.LVL21:
 774:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 279              		.loc 1 774 1 view .LVU86
 280 003c 38BD     		pop	{r3, r4, r5, pc}
 281              	.LVL22:
 282              	.L19:
 283              		.loc 1 774 1 view .LVU87
 284 003e 00BF     		.align	2
 285              	.L18:
 286 0040 00000000 		.word	.LC0
 287              		.cfi_endproc
 288              	.LFE891:
 290              		.section	.text.HAL_NVIC_SetPriorityGrouping,"ax",%progbits
 291              		.align	1
 292              		.global	HAL_NVIC_SetPriorityGrouping
 293              		.syntax unified
 294              		.thumb
 295              		.thumb_func
 297              	HAL_NVIC_SetPriorityGrouping:
 298              	.LVL23:
 299              	.LFB862:
 228:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 300              		.loc 1 228 1 is_stmt 1 view -0
 301              		.cfi_startproc
 302              		@ args = 0, pretend = 0, frame = 0
 303              		@ frame_needed = 0, uses_anonymous_args = 0
 230:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 304              		.loc 1 230 3 view .LVU89
 305 0000 C31E     		subs	r3, r0, #3
 306 0002 042B     		cmp	r3, #4
 228:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 307              		.loc 1 228 1 is_stmt 0 view .LVU90
 308 0004 10B5     		push	{r4, lr}
 309              		.cfi_def_cfa_offset 8
 310              		.cfi_offset 4, -8
 311              		.cfi_offset 14, -4
 228:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 312              		.loc 1 228 1 view .LVU91
 313 0006 0446     		mov	r4, r0
 230:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 314              		.loc 1 230 3 view .LVU92
 315 0008 03D9     		bls	.L21
 230:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 316              		.loc 1 230 3 discriminator 1 view .LVU93
 317 000a E621     		movs	r1, #230
 318 000c 0948     		ldr	r0, .L22
 319              	.LVL24:
 230:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 320              		.loc 1 230 3 discriminator 1 view .LVU94
 321 000e FFF7FEFF 		bl	assert_failed
 322              	.LVL25:
 323              	.L21:
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 21


 233:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 324              		.loc 1 233 3 is_stmt 1 view .LVU95
 325              	.LBB38:
 326              	.LBI38:
 327              		.file 2 "STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h"
   1:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*
   2:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * Copyright (c) 2018-2024 Arm Limited. All rights reserved.
   3:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  *
   4:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * SPDX-License-Identifier: Apache-2.0
   5:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  *
   6:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   7:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * not use this file except in compliance with the License.
   8:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * You may obtain a copy of the License at
   9:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  *
  10:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * www.apache.org/licenses/LICENSE-2.0
  11:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  *
  12:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * Unless required by applicable law or agreed to in writing, software
  13:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * See the License for the specific language governing permissions and
  16:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * limitations under the License.
  17:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
  18:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  19:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*
  20:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * CMSIS Cortex-M55 Core Peripheral Access Layer Header File
  21:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
  22:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  23:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if   defined ( __ICCARM__ )
  24:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #pragma system_include                        /* treat file as system include file for MISRA chec
  25:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined (__clang__)
  26:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #pragma clang system_header                   /* treat file as system include file */
  27:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined ( __GNUC__ )
  28:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #pragma GCC diagnostic ignored "-Wpedantic"   /* disable pedantic warning due to unnamed structs/
  29:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
  30:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  31:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifndef __CORE_CM55_H_GENERIC
  32:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define __CORE_CM55_H_GENERIC
  33:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  34:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #include <stdint.h>
  35:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  36:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifdef __cplusplus
  37:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  extern "C" {
  38:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
  39:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  40:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
  41:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  44:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****      Function definitions in header files are used to allow 'inlining'.
  46:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  47:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****      Unions are used for effective representation of core registers.
  49:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  50:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****      Function-like macros are used to allow more efficient code.
  52:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 22


  53:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  54:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  55:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*******************************************************************************
  56:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  *                 CMSIS definitions
  57:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  ******************************************************************************/
  58:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
  59:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup Cortex_M55
  60:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
  61:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
  62:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  63:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #include "cmsis_version.h"
  64:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  65:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* CMSIS CM55 definitions */
  66:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  67:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define __CORTEX_M                (55U)                               /*!< Cortex-M Core */
  68:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  69:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined ( __CC_ARM )
  70:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #error Legacy Arm Compiler does not support Armv8.1-M target architecture.
  71:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  72:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__ARM_FP)
  73:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  74:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
  75:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
  76:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  77:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
  78:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
  79:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
  80:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
  81:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
  82:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  83:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
  84:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
  85:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED       1U
  86:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
  87:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (chec
  88:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED       0U
  89:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
  90:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
  91:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __DSP_USED         0U
  92:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
  93:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  94:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined (__ti__)
  95:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__ARM_FP)
  96:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  97:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
  98:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
  99:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 100:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
 101:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 102:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 103:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
 104:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 105:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 106:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
 107:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
 108:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED       1U
 109:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 23


 110:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (chec
 111:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED       0U
 112:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 113:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 114:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __DSP_USED         0U
 115:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 116:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 117:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined ( __GNUC__ )
 118:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 119:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 120:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
 121:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 122:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 123:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
 124:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 125:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 126:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
 127:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 128:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 129:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
 130:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
 131:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED       1U
 132:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 133:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (chec
 134:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED         0U
 135:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 136:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 137:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __DSP_USED         0U
 138:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 139:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 140:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined ( __ICCARM__ )
 141:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__ARMVFP__)
 142:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 143:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
 144:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 145:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 146:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
 147:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 148:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 149:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
 150:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 151:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 152:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
 153:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
 154:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED       1U
 155:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 156:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (chec
 157:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED         0U
 158:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 159:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 160:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __DSP_USED         0U
 161:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 162:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 163:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined ( __TI_ARM__ )
 164:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__TI_VFP_SUPPORT__)
 165:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 166:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 24


 167:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 168:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 169:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
 170:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 171:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 172:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
 173:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 174:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 175:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined ( __TASKING__ )
 176:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__FPU_VFP__)
 177:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 178:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
 179:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 180:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 181:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
 182:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 183:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 184:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
 185:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 186:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 187:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined ( __CSMC__ )
 188:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if ( __CSMC__ & 0x400U)
 189:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 190:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
 191:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 192:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 193:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
 194:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 195:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 196:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
 197:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 198:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 199:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
 200:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 201:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 202:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 203:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 204:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifdef __cplusplus
 205:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
 206:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
 207:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 208:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif /* __CORE_CM55_H_GENERIC */
 209:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 210:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifndef __CMSIS_GENERIC
 211:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 212:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifndef __CORE_CM55_H_DEPENDANT
 213:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define __CORE_CM55_H_DEPENDANT
 214:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 215:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifdef __cplusplus
 216:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  extern "C" {
 217:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
 218:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 219:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* check device defines and use defaults */
 220:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined __CHECK_DEVICE_DEFINES
 221:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __CM55_REV
 222:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __CM55_REV               0x0000U
 223:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__CM55_REV not defined in device header file; using default!"
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 25


 224:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 225:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 226:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __FPU_PRESENT
 227:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_PRESENT             0U
 228:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 229:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 230:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 231:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if __FPU_PRESENT != 0U
 232:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #ifndef __FPU_DP
 233:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_DP             0U
 234:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #warning "__FPU_DP not defined in device header file; using default!"
 235:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 236:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 237:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 238:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __MPU_PRESENT
 239:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __MPU_PRESENT             0U
 240:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 241:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 242:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 243:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __ICACHE_PRESENT
 244:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __ICACHE_PRESENT          0U
 245:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__ICACHE_PRESENT not defined in device header file; using default!"
 246:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 247:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 248:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __DCACHE_PRESENT
 249:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __DCACHE_PRESENT          0U
 250:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__DCACHE_PRESENT not defined in device header file; using default!"
 251:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 252:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 253:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __VTOR_PRESENT
 254:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __VTOR_PRESENT             1U
 255:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 256:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 257:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 258:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __PMU_PRESENT
 259:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __PMU_PRESENT             0U
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__PMU_PRESENT not defined in device header file; using default!"
 261:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 262:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 263:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if __PMU_PRESENT != 0U
 264:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #ifndef __PMU_NUM_EVENTCNT
 265:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __PMU_NUM_EVENTCNT      8U
 266:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #warning "__PMU_NUM_EVENTCNT not defined in device header file; using default!"
 267:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #elif (__PMU_NUM_EVENTCNT > 8 || __PMU_NUM_EVENTCNT < 2)
 268:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #error "__PMU_NUM_EVENTCNT is out of range in device header file!" */
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 270:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 272:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __SAUREGION_PRESENT
 273:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __SAUREGION_PRESENT       0U
 274:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__SAUREGION_PRESENT not defined in device header file; using default!"
 275:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 276:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 277:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __DSP_PRESENT
 278:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __DSP_PRESENT             0U
 279:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__DSP_PRESENT not defined in device header file; using default!"
 280:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 26


 281:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 282:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __NVIC_PRIO_BITS
 283:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __NVIC_PRIO_BITS          3U
 284:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 285:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 286:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 287:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __Vendor_SysTickConfig
 288:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __Vendor_SysTickConfig    0U
 289:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 290:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 291:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
 292:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 293:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* IO definitions (access restrictions to peripheral registers) */
 294:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 295:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 296:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 297:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     <strong>IO Type Qualifiers</strong> are used
 298:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     \li to specify the access to peripheral variables.
 299:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     \li for automatic generation of peripheral register debug information.
 300:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** */
 301:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifdef __cplusplus
 302:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 303:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #else
 304:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 305:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
 306:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 307:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 308:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 309:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* following defines should be used for structure members */
 310:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 311:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 312:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 313:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 314:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group Cortex_M55 */
 315:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 316:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 317:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 318:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*******************************************************************************
 319:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  *                 Register Abstraction
 320:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   Core Register contain:
 321:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core Register
 322:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core NVIC Register
 323:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core EWIC Register
 324:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core EWIC Interrupt Status Access Register
 325:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core SCB Register
 326:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core SysTick Register
 327:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core Debug Register
 328:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core PMU Register
 329:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core MPU Register
 330:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core SAU Register
 331:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core FPU Register
 332:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  ******************************************************************************/
 333:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 334:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 335:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 336:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** */
 337:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 27


 338:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 339:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup    CMSIS_core_register
 340:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 341:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief      Core Register type definitions.
 342:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
 343:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 344:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 345:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 346:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 347:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 348:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef union
 349:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 350:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   struct
 351:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 352:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 353:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 354:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 355:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 356:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 357:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 358:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 359:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 360:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   } b;                                   /*!< Structure used for bit  access */
 361:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t w;                            /*!< Type      used for word access */
 362:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } APSR_Type;
 363:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 364:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief APSR Register Definitions */
 365:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 366:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 367:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 368:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 369:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 370:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 371:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 372:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 373:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 374:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 375:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 376:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 377:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 378:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 379:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 380:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 381:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 382:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 383:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 384:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 385:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 386:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 387:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef union
 388:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 389:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   struct
 390:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 391:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 392:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 393:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   } b;                                   /*!< Structure used for bit  access */
 394:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t w;                            /*!< Type      used for word access */
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 28


 395:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } IPSR_Type;
 396:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 397:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief IPSR Register Definitions */
 398:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 399:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 400:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 401:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 402:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 403:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 404:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 405:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef union
 406:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 407:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   struct
 408:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 409:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 410:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
 411:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 412:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 413:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 414:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 415:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 416:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 417:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 418:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 419:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 420:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   } b;                                   /*!< Structure used for bit  access */
 421:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t w;                            /*!< Type      used for word access */
 422:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } xPSR_Type;
 423:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 424:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief xPSR Register Definitions */
 425:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 426:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 427:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 428:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 429:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 430:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 431:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 432:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 433:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 434:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 435:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 436:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 437:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 438:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 439:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 440:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 441:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 442:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 443:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 444:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 445:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 446:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 447:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 448:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 449:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 450:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 451:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 29


 452:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 453:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 454:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Union type to access the Control Registers (CONTROL).
 455:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 456:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef union
 457:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 458:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   struct
 459:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 460:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 461:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack-pointer select */
 462:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t FPCA:1;                     /*!< bit:      2  Floating-point context active */
 463:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t SFPA:1;                     /*!< bit:      3  Secure floating-point active */
 464:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t _reserved1:28;              /*!< bit:  4..31  Reserved */
 465:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   } b;                                   /*!< Structure used for bit  access */
 466:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t w;                            /*!< Type      used for word access */
 467:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } CONTROL_Type;
 468:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 469:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief CONTROL Register Definitions */
 470:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_SFPA_Pos                    3U                                            /*!< CONT
 471:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_SFPA_Msk                   (1UL << CONTROL_SFPA_Pos)                      /*!< CONT
 472:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 473:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 474:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 475:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 476:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 477:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 478:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 479:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 480:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 481:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 482:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_CORE */
 483:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 484:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 485:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 486:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup    CMSIS_core_register
 487:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 488:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief      Type definitions for the NVIC Registers
 489:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
 490:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 491:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 492:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 493:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 494:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 495:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
 496:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 497:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ISER[16U];              /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 498:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[16U];
 499:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ICER[16U];              /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 500:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[16U];
 501:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ISPR[16U];              /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 502:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[16U];
 503:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ICPR[16U];              /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 504:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[16U];
 505:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t IABR[16U];              /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 506:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[16U];
 507:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ITNS[16U];              /*!< Offset: 0x280 (R/W)  Interrupt Non-Secure State Regis
 508:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[16U];
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 30


 509:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint8_t  IPR[496U];              /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 510:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED6[580U];
 511:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 512:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }  NVIC_Type;
 513:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 514:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief NVIC Software Triggered Interrupt Register Definitions */
 515:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 516:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 517:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 518:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_NVIC */
 519:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 520:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 521:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 522:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
 523:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 524:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the System Control Block Registers
 525:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
 526:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 527:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 528:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 529:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the System Control Block (SCB).
 530:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 531:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
 532:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 533:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 534:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 535:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 536:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 537:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 538:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 539:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint8_t  SHPR[12U];              /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 540:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 541:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 542:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 543:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 544:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 545:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 546:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 547:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ID_PFR[2U];             /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 548:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ID_DFR;                 /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 549:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ID_AFR;                 /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 550:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ID_MMFR[4U];            /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 551:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ID_ISAR[6U];            /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 552:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CLIDR;                  /*!< Offset: 0x078 (R/ )  Cache Level ID register */
 553:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CTR;                    /*!< Offset: 0x07C (R/ )  Cache Type register */
 554:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CCSIDR;                 /*!< Offset: 0x080 (R/ )  Cache Size ID Register */
 555:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CSSELR;                 /*!< Offset: 0x084 (R/W)  Cache Size Selection Register */
 556:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 557:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t NSACR;                  /*!< Offset: 0x08C (R/W)  Non-Secure Access Control Regist
 558:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED7[21U];
 559:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SFSR;                   /*!< Offset: 0x0E4 (R/W)  Secure Fault Status Register */
 560:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SFAR;                   /*!< Offset: 0x0E8 (R/W)  Secure Fault Address Register */
 561:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[69U];
 562:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0x200 ( /W)  Software Triggered Interrupt Reg
 563:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RFSR;                   /*!< Offset: 0x204 (R/W)  RAS Fault Status Register */
 564:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[14U];
 565:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 31


 566:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1
 567:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 2
 568:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[1U];
 569:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t ICIALLU;                /*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */
 570:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED6[1U];
 571:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t ICIMVAU;                /*!< Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU
 572:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCIMVAC;                /*!< Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC
 573:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCISW;                  /*!< Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way */
 574:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCCMVAU;                /*!< Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU */
 575:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCCMVAC;                /*!< Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC */
 576:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCCSW;                  /*!< Offset: 0x26C ( /W)  D-Cache Clean by Set-way */
 577:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCCIMVAC;               /*!< Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by 
 578:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCCISW;                 /*!< Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by 
 579:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t BPIALL;                 /*!< Offset: 0x278 ( /W)  Branch Predictor Invalidate All 
 580:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } SCB_Type;
 581:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 582:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB CPUID Register Definitions */
 583:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 584:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 585:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 586:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 587:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 588:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 589:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 590:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 591:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 592:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 593:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 594:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 595:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 596:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 597:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 598:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB Interrupt Control State Register Definitions */
 599:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDNMISET_Pos            31U                                            /*!< SCB 
 600:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDNMISET_Msk            (1UL << SCB_ICSR_PENDNMISET_Pos)               /*!< SCB 
 601:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 602:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDNMICLR_Pos            30U                                            /*!< SCB 
 603:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDNMICLR_Msk            (1UL << SCB_ICSR_PENDNMICLR_Pos)               /*!< SCB 
 604:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 605:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 606:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 607:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 608:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 609:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 610:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 611:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 612:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 613:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 614:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 615:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 616:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 617:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_STTNS_Pos                 24U                                            /*!< SCB 
 618:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_STTNS_Msk                 (1UL << SCB_ICSR_STTNS_Pos)                    /*!< SCB 
 619:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 620:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 621:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 622:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 32


 623:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 624:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 625:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 626:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 627:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 628:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 629:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 630:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 631:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 632:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 633:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 634:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 635:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB Vector Table Offset Register Definitions */
 636:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 637:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 638:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 639:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB Application Interrupt and Reset Control Register Definitions */
 640:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 641:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 642:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 643:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 644:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 645:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 646:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_ENDIANNESS_Pos           15U                                            /*!< SCB 
 647:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_ENDIANNESS_Msk           (1UL << SCB_AIRCR_ENDIANNESS_Pos)              /*!< SCB 
 648:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 649:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_PRIS_Pos                 14U                                            /*!< SCB 
 650:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_PRIS_Msk                 (1UL << SCB_AIRCR_PRIS_Pos)                    /*!< SCB 
 651:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 652:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_BFHFNMINS_Pos            13U                                            /*!< SCB 
 653:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_BFHFNMINS_Msk            (1UL << SCB_AIRCR_BFHFNMINS_Pos)               /*!< SCB 
 654:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 655:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 656:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 657:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 658:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_IESB_Pos                  5U                                            /*!< SCB 
 659:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_IESB_Msk                 (1UL << SCB_AIRCR_IESB_Pos)                    /*!< SCB 
 660:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 661:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_DIT_Pos                   4U                                            /*!< SCB 
 662:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_DIT_Msk                  (1UL << SCB_AIRCR_DIT_Pos)                     /*!< SCB 
 663:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 664:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_SYSRESETREQS_Pos          3U                                            /*!< SCB 
 665:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_SYSRESETREQS_Msk         (1UL << SCB_AIRCR_SYSRESETREQS_Pos)            /*!< SCB 
 666:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 667:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 668:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 669:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 670:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 671:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 672:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 673:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB System Control Register Definitions */
 674:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 675:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 676:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 677:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SLEEPDEEPS_Pos              3U                                            /*!< SCB 
 678:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SLEEPDEEPS_Msk             (1UL << SCB_SCR_SLEEPDEEPS_Pos)                /*!< SCB 
 679:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 33


 680:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 681:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 682:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 683:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 684:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 685:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 686:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB Configuration Control Register Definitions */
 687:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_TRD_Pos                    20U                                            /*!< SCB 
 688:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_TRD_Msk                    (1UL << SCB_CCR_TRD_Pos)                       /*!< SCB 
 689:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 690:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_LOB_Pos                    19U                                            /*!< SCB 
 691:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_LOB_Msk                    (1UL << SCB_CCR_LOB_Pos)                       /*!< SCB 
 692:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 693:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_BP_Pos                     18U                                            /*!< SCB 
 694:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB 
 695:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 696:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_IC_Pos                     17U                                            /*!< SCB 
 697:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB 
 698:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 699:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_DC_Pos                     16U                                            /*!< SCB 
 700:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB 
 701:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 702:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_STKOFHFNMIGN_Pos           10U                                            /*!< SCB 
 703:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_STKOFHFNMIGN_Msk           (1UL << SCB_CCR_STKOFHFNMIGN_Pos)              /*!< SCB 
 704:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 705:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 706:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 707:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 708:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 709:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 710:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 711:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 712:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 713:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 714:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 715:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 716:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 717:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB System Handler Control and State Register Definitions */
 718:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_HARDFAULTPENDED_Pos      21U                                            /*!< SCB 
 719:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_HARDFAULTPENDED_Msk      (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos)         /*!< SCB 
 720:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 721:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SECUREFAULTPENDED_Pos    20U                                            /*!< SCB 
 722:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SECUREFAULTPENDED_Msk    (1UL << SCB_SHCSR_SECUREFAULTPENDED_Pos)       /*!< SCB 
 723:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 724:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SECUREFAULTENA_Pos       19U                                            /*!< SCB 
 725:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SECUREFAULTENA_Msk       (1UL << SCB_SHCSR_SECUREFAULTENA_Pos)          /*!< SCB 
 726:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 727:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 728:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 729:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 730:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 731:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 732:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 733:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 734:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 735:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 736:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 34


 737:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 738:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 739:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 740:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 741:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 742:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 743:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 744:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 745:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 746:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 747:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 748:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 749:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 750:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 751:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 752:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 753:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 754:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 755:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 756:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 757:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 758:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 759:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 760:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_NMIACT_Pos                5U                                            /*!< SCB 
 761:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_NMIACT_Msk               (1UL << SCB_SHCSR_NMIACT_Pos)                  /*!< SCB 
 762:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 763:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SECUREFAULTACT_Pos        4U                                            /*!< SCB 
 764:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SECUREFAULTACT_Msk       (1UL << SCB_SHCSR_SECUREFAULTACT_Pos)          /*!< SCB 
 765:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 766:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 767:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 768:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 769:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_HARDFAULTACT_Pos          2U                                            /*!< SCB 
 770:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_HARDFAULTACT_Msk         (1UL << SCB_SHCSR_HARDFAULTACT_Pos)            /*!< SCB 
 771:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 772:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 773:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 774:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 775:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 776:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 777:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 778:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB Configurable Fault Status Register Definitions */
 779:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 780:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 781:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 782:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 783:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 784:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 785:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 786:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 787:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 788:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB MemManage Fault Status Register Definitions (part of SCB Configurable Fault Status R
 789:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 7U)                 /*!< SCB 
 790:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 791:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 792:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 5U)                 /*!< SCB 
 793:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 35


 794:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 795:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 4U)                 /*!< SCB 
 796:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 797:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 798:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 3U)                 /*!< SCB 
 799:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 800:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 801:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 1U)                 /*!< SCB 
 802:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 803:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 804:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 0U)                 /*!< SCB 
 805:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 806:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 807:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB BusFault Status Register Definitions (part of SCB Configurable Fault Status Register
 808:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 809:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 810:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 811:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 812:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 813:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 814:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 815:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 816:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 817:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 818:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 819:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 820:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 821:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 822:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 823:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 824:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 825:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 826:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 827:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 828:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 829:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB UsageFault Status Register Definitions (part of SCB Configurable Fault Status Regist
 830:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 831:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 832:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 833:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 834:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 835:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 836:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_STKOF_Pos                (SCB_CFSR_USGFAULTSR_Pos + 4U)                  /*!< SCB 
 837:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_STKOF_Msk                (1UL << SCB_CFSR_STKOF_Pos)                     /*!< SCB 
 838:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 839:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 840:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 841:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 842:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 843:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 844:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 845:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 846:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 847:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 848:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 849:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 850:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 36


 851:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB Hard Fault Status Register Definitions */
 852:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 853:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 854:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 855:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 856:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 857:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 858:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 859:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 860:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 861:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB Debug Fault Status Register Definitions */
 862:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_PMU_Pos                    5U                                            /*!< SCB 
 863:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_PMU_Msk                   (1UL << SCB_DFSR_PMU_Pos)                      /*!< SCB 
 864:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 865:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 866:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 867:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 868:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 869:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 870:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 871:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 872:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 873:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 874:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 875:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 876:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 877:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 878:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 879:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 880:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB Non-Secure Access Control Register Definitions */
 881:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP11_Pos                 11U                                            /*!< SCB 
 882:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP11_Msk                 (1UL << SCB_NSACR_CP11_Pos)                    /*!< SCB 
 883:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 884:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP10_Pos                 10U                                            /*!< SCB 
 885:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP10_Msk                 (1UL << SCB_NSACR_CP10_Pos)                    /*!< SCB 
 886:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 887:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP7_Pos                   7U                                            /*!< SCB 
 888:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP7_Msk                  (1UL << SCB_NSACR_CP7_Pos)                     /*!< SCB 
 889:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 890:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP6_Pos                   6U                                            /*!< SCB 
 891:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP6_Msk                  (1UL << SCB_NSACR_CP6_Pos)                     /*!< SCB 
 892:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 893:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP5_Pos                   5U                                            /*!< SCB 
 894:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP5_Msk                  (1UL << SCB_NSACR_CP5_Pos)                     /*!< SCB 
 895:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 896:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP4_Pos                   4U                                            /*!< SCB 
 897:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP4_Msk                  (1UL << SCB_NSACR_CP4_Pos)                     /*!< SCB 
 898:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 899:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP3_Pos                   3U                                            /*!< SCB 
 900:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP3_Msk                  (1UL << SCB_NSACR_CP3_Pos)                     /*!< SCB 
 901:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 902:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP2_Pos                   2U                                            /*!< SCB 
 903:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP2_Msk                  (1UL << SCB_NSACR_CP2_Pos)                     /*!< SCB 
 904:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 905:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP1_Pos                   1U                                            /*!< SCB 
 906:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP1_Msk                  (1UL << SCB_NSACR_CP1_Pos)                     /*!< SCB 
 907:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 37


 908:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP0_Pos                   0U                                            /*!< SCB 
 909:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP0_Msk                  (1UL /*<< SCB_NSACR_CP0_Pos*/)                 /*!< SCB 
 910:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 911:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB Debug Feature Register 0 Definitions */
 912:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ID_DFR_UDE_Pos                 28U                                            /*!< SCB 
 913:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ID_DFR_UDE_Msk                 (0xFUL << SCB_ID_DFR_UDE_Pos)                  /*!< SCB 
 914:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 915:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ID_DFR_MProfDbg_Pos            20U                                            /*!< SCB 
 916:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ID_DFR_MProfDbg_Msk            (0xFUL << SCB_ID_DFR_MProfDbg_Pos)             /*!< SCB 
 917:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 918:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB Cache Level ID Register Definitions */
 919:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CLIDR_LOUU_Pos                 27U                                            /*!< SCB 
 920:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CLIDR_LOUU_Msk                 (7UL << SCB_CLIDR_LOUU_Pos)                    /*!< SCB 
 921:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 922:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CLIDR_LOC_Pos                  24U                                            /*!< SCB 
 923:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CLIDR_LOC_Msk                  (7UL << SCB_CLIDR_LOC_Pos)                     /*!< SCB 
 924:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 925:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB Cache Type Register Definitions */
 926:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_FORMAT_Pos                 29U                                            /*!< SCB 
 927:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_FORMAT_Msk                 (7UL << SCB_CTR_FORMAT_Pos)                    /*!< SCB 
 928:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 929:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_CWG_Pos                    24U                                            /*!< SCB 
 930:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_CWG_Msk                    (0xFUL << SCB_CTR_CWG_Pos)                     /*!< SCB 
 931:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 932:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_ERG_Pos                    20U                                            /*!< SCB 
 933:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_ERG_Msk                    (0xFUL << SCB_CTR_ERG_Pos)                     /*!< SCB 
 934:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 935:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_DMINLINE_Pos               16U                                            /*!< SCB 
 936:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_DMINLINE_Msk               (0xFUL << SCB_CTR_DMINLINE_Pos)                /*!< SCB 
 937:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 938:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_IMINLINE_Pos                0U                                            /*!< SCB 
 939:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_IMINLINE_Msk               (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/)            /*!< SCB 
 940:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 941:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB Cache Size ID Register Definitions */
 942:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_WT_Pos                  31U                                            /*!< SCB 
 943:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_WT_Msk                  (1UL << SCB_CCSIDR_WT_Pos)                     /*!< SCB 
 944:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 945:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_WB_Pos                  30U                                            /*!< SCB 
 946:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_WB_Msk                  (1UL << SCB_CCSIDR_WB_Pos)                     /*!< SCB 
 947:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 948:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_RA_Pos                  29U                                            /*!< SCB 
 949:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_RA_Msk                  (1UL << SCB_CCSIDR_RA_Pos)                     /*!< SCB 
 950:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 951:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_WA_Pos                  28U                                            /*!< SCB 
 952:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_WA_Msk                  (1UL << SCB_CCSIDR_WA_Pos)                     /*!< SCB 
 953:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 954:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_NUMSETS_Pos             13U                                            /*!< SCB 
 955:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)           /*!< SCB 
 956:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 957:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            /*!< SCB 
 958:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)      /*!< SCB 
 959:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 960:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_LINESIZE_Pos             0U                                            /*!< SCB 
 961:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_LINESIZE_Msk            (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/)           /*!< SCB 
 962:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 963:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB Cache Size Selection Register Definitions */
 964:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CSSELR_LEVEL_Pos                1U                                            /*!< SCB 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 38


 965:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CSSELR_LEVEL_Msk               (7UL << SCB_CSSELR_LEVEL_Pos)                  /*!< SCB 
 966:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 967:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CSSELR_IND_Pos                  0U                                            /*!< SCB 
 968:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CSSELR_IND_Msk                 (1UL /*<< SCB_CSSELR_IND_Pos*/)                /*!< SCB 
 969:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 970:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB Software Triggered Interrupt Register Definitions */
 971:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_STIR_INTID_Pos                  0U                                            /*!< SCB 
 972:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_STIR_INTID_Msk                 (0x1FFUL /*<< SCB_STIR_INTID_Pos*/)            /*!< SCB 
 973:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 974:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB RAS Fault Status Register Definitions */
 975:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_RFSR_V_Pos                     31U                                            /*!< SCB 
 976:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_RFSR_V_Msk                     (1UL << SCB_RFSR_V_Pos)                        /*!< SCB 
 977:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 978:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_RFSR_IS_Pos                    16U                                            /*!< SCB 
 979:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_RFSR_IS_Msk                    (0x7FFFUL << SCB_RFSR_IS_Pos)                  /*!< SCB 
 980:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 981:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_RFSR_UET_Pos                    0U                                            /*!< SCB 
 982:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_RFSR_UET_Msk                   (3UL /*<< SCB_RFSR_UET_Pos*/)                  /*!< SCB 
 983:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 984:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB D-Cache Invalidate by Set-way Register Definitions */
 985:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCISW_WAY_Pos                  30U                                            /*!< SCB 
 986:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCISW_WAY_Msk                  (3UL << SCB_DCISW_WAY_Pos)                     /*!< SCB 
 987:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 988:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCISW_SET_Pos                   5U                                            /*!< SCB 
 989:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCISW_SET_Msk                  (0x1FFUL << SCB_DCISW_SET_Pos)                 /*!< SCB 
 990:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 991:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB D-Cache Clean by Set-way Register Definitions */
 992:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCSW_WAY_Pos                  30U                                            /*!< SCB 
 993:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCSW_WAY_Msk                  (3UL << SCB_DCCSW_WAY_Pos)                     /*!< SCB 
 994:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 995:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCSW_SET_Pos                   5U                                            /*!< SCB 
 996:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCSW_SET_Msk                  (0x1FFUL << SCB_DCCSW_SET_Pos)                 /*!< SCB 
 997:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 998:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB D-Cache Clean and Invalidate by Set-way Register Definitions */
 999:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCISW_WAY_Pos                 30U                                            /*!< SCB 
1000:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCISW_WAY_Msk                 (3UL << SCB_DCCISW_WAY_Pos)                    /*!< SCB 
1001:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1002:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCISW_SET_Pos                  5U                                            /*!< SCB 
1003:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCISW_SET_Msk                 (0x1FFUL << SCB_DCCISW_SET_Pos)                /*!< SCB 
1004:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1005:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_SCB */
1006:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1007:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1008:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1009:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1010:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_ICB Implementation Control Block register (ICB)
1011:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Implementation Control Block Register
1012:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1013:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1014:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1015:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1016:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Implementation Control Block (ICB).
1017:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1018:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1019:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1020:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[1U];
1021:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 39


1022:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
1023:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CPPWR;                  /*!< Offset: 0x00C (R/W)  Coprocessor Power Control  Regis
1024:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } ICB_Type;
1025:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1026:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief ICB Coprocessor Power Control Register Definitions */
1027:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_CPPWR_SUS11_Pos             23U                                               /*!< CPPW
1028:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_CPPWR_SUS11_Msk             (1UL << ICB_CPPWR_SUS11_Pos)                      /*!< CPPW
1029:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1030:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_CPPWR_SU11_Pos              22U                                               /*!< CPPW
1031:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_CPPWR_SU11_Msk              (1UL << ICB_CPPWR_SU11_Pos)                       /*!< CPPW
1032:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1033:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_CPPWR_SUS10_Pos             21U                                               /*!< CPPW
1034:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_CPPWR_SUS10_Msk             (1UL << ICB_CPPWR_SUS10_Pos)                      /*!< CPPW
1035:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1036:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_CPPWR_SU10_Pos              20U                                               /*!< CPPW
1037:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_CPPWR_SU10_Msk              (1UL << ICB_CPPWR_SU10_Pos)                       /*!< CPPW
1038:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1039:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief ICB Auxiliary Control Register Definitions */
1040:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISCRITAXIRUW_Pos     27U                                               /*!< ACTL
1041:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISCRITAXIRUW_Msk     (1UL << ICB_ACTLR_DISCRITAXIRUW_Pos)              /*!< ACTL
1042:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1043:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISDI_Pos             16U                                               /*!< ACTL
1044:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISDI_Msk             (3UL << ICB_ACTLR_DISDI_Pos)                      /*!< ACTL
1045:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1046:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISCRITAXIRUR_Pos     15U                                               /*!< ACTL
1047:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISCRITAXIRUR_Msk     (1UL << ICB_ACTLR_DISCRITAXIRUR_Pos)              /*!< ACTL
1048:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1049:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_EVENTBUSEN_Pos        14U                                               /*!< ACTL
1050:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_EVENTBUSEN_Msk        (1UL << ICB_ACTLR_EVENTBUSEN_Pos)                 /*!< ACTL
1051:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1052:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_EVENTBUSEN_S_Pos      13U                                               /*!< ACTL
1053:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_EVENTBUSEN_S_Msk      (1UL << ICB_ACTLR_EVENTBUSEN_S_Pos)               /*!< ACTL
1054:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1055:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISITMATBFLUSH_Pos    12U                                               /*!< ACTL
1056:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISITMATBFLUSH_Msk    (1UL << ICB_ACTLR_DISITMATBFLUSH_Pos)             /*!< ACTL
1057:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1058:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISNWAMODE_Pos        11U                                               /*!< ACTL
1059:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISNWAMODE_Msk        (1UL << ICB_ACTLR_DISNWAMODE_Pos)                 /*!< ACTL
1060:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1061:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_FPEXCODIS_Pos         10U                                               /*!< ACTL
1062:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_FPEXCODIS_Msk         (1UL << ICB_ACTLR_FPEXCODIS_Pos)                  /*!< ACTL
1063:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1064:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISOLAP_Pos            7U                                               /*!< ACTL
1065:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISOLAP_Msk           (1UL << ICB_ACTLR_DISOLAP_Pos)                    /*!< ACTL
1066:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1067:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISOLAPS_Pos           6U                                               /*!< ACTL
1068:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISOLAPS_Msk          (1UL << ICB_ACTLR_DISOLAPS_Pos)                   /*!< ACTL
1069:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1070:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISLOBR_Pos            5U                                               /*!< ACTL
1071:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISLOBR_Msk           (1UL << ICB_ACTLR_DISLOBR_Pos)                    /*!< ACTL
1072:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1073:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISLO_Pos              4U                                               /*!< ACTL
1074:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISLO_Msk             (1UL << ICB_ACTLR_DISLO_Pos)                      /*!< ACTL
1075:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1076:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISLOLEP_Pos           3U                                               /*!< ACTL
1077:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISLOLEP_Msk          (1UL << ICB_ACTLR_DISLOLEP_Pos)                   /*!< ACTL
1078:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 40


1079:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISFOLD_Pos            2U                                               /*!< ACTL
1080:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISFOLD_Msk           (1UL << ICB_ACTLR_DISFOLD_Pos)                    /*!< ACTL
1081:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1082:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief ICB Interrupt Controller Type Register Definitions */
1083:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ICTR_INTLINESNUM_Pos         0U                                               /*!< ICTR
1084:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< ICB_ICTR_INTLINESNUM_Pos*/)           /*!< ICTR
1085:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1086:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_ICB */
1087:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1088:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1089:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1090:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1091:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
1092:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the System Timer Registers.
1093:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1094:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1095:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1096:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1097:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the System Timer (SysTick).
1098:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1099:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1100:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1101:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
1102:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
1103:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
1104:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
1105:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } SysTick_Type;
1106:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1107:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SysTick Control / Status Register Definitions */
1108:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
1109:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
1110:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1111:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
1112:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
1113:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1114:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
1115:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
1116:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1117:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
1118:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
1119:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1120:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SysTick Reload Register Definitions */
1121:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
1122:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
1123:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1124:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SysTick Current Register Definitions */
1125:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
1126:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
1127:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1128:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SysTick Calibration Register Definitions */
1129:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
1130:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
1131:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1132:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
1133:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
1134:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1135:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 41


1136:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
1137:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1138:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_SysTick */
1139:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1140:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1141:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1142:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1143:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
1144:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
1145:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1146:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1147:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1148:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1149:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
1150:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1151:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1152:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1153:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  union
1154:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
1155:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  Stimulus Port 8-bit */
1156:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  Stimulus Port 16-bit */
1157:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  Stimulus Port 32-bit */
1158:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  Stimulus Port Registers */
1159:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[864U];
1160:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  Trace Enable Register */
1161:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[15U];
1162:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  Trace Privilege Register */
1163:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[15U];
1164:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  Trace Control Register */
1165:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[27U];
1166:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ITREAD;                 /*!< Offset: 0xEF0 (R/ )  Integration Read Register */
1167:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[1U];
1168:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t ITWRITE;                /*!< Offset: 0xEF8 ( /W)  Integration Write Register */
1169:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[1U];
1170:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control Registe
1171:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED6[46U];
1172:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  Device Architecture Register */
1173:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED7[3U];
1174:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  Device Type Register */
1175:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } ITM_Type;
1176:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1177:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief ITM Stimulus Port Register Definitions */
1178:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_STIM_DISABLED_Pos               1U                                            /*!< ITM 
1179:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_STIM_DISABLED_Msk              (1UL << ITM_STIM_DISABLED_Pos)                 /*!< ITM 
1180:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1181:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_STIM_FIFOREADY_Pos              0U                                            /*!< ITM 
1182:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_STIM_FIFOREADY_Msk             (1UL /*<< ITM_STIM_FIFOREADY_Pos*/)            /*!< ITM 
1183:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1184:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief ITM Trace Privilege Register Definitions */
1185:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
1186:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
1187:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1188:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief ITM Trace Control Register Definitions */
1189:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
1190:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
1191:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1192:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_TRACEBUSID_Pos             16U                                            /*!< ITM 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 42


1193:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_TRACEBUSID_Msk             (0x7FUL << ITM_TCR_TRACEBUSID_Pos)             /*!< ITM 
1194:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1195:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
1196:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
1197:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1198:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_TSPRESCALE_Pos              8U                                            /*!< ITM 
1199:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_TSPRESCALE_Msk             (3UL << ITM_TCR_TSPRESCALE_Pos)                /*!< ITM 
1200:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1201:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_STALLENA_Pos                5U                                            /*!< ITM 
1202:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_STALLENA_Msk               (1UL << ITM_TCR_STALLENA_Pos)                  /*!< ITM 
1203:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1204:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
1205:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
1206:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1207:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
1208:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
1209:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1210:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
1211:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
1212:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1213:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
1214:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
1215:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1216:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
1217:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
1218:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1219:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief ITM Integration Read Register Definitions */
1220:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_ITREAD_AFVALID_Pos              1U                                            /*!< ITM 
1221:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_ITREAD_AFVALID_Msk             (1UL << ITM_ITREAD_AFVALID_Pos)                /*!< ITM 
1222:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1223:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_ITREAD_ATREADY_Pos              0U                                            /*!< ITM 
1224:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_ITREAD_ATREADY_Msk             (1UL /*<< ITM_ITREAD_ATREADY_Pos*/)            /*!< ITM 
1225:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1226:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief ITM Integration Write Register Definitions */
1227:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_ITWRITE_AFVALID_Pos             1U                                            /*!< ITM 
1228:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_ITWRITE_AFVALID_Msk            (1UL << ITM_ITWRITE_AFVALID_Pos)               /*!< ITM 
1229:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1230:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_ITWRITE_ATREADY_Pos             0U                                            /*!< ITM 
1231:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_ITWRITE_ATREADY_Msk            (1UL /*<< ITM_ITWRITE_ATREADY_Pos*/)           /*!< ITM 
1232:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1233:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief ITM Integration Mode Control Register Definitions */
1234:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_ITCTRL_IME_Pos                  0U                                            /*!< ITM 
1235:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_ITCTRL_IME_Msk                 (1UL /*<< ITM_ITCTRL_IME_Pos*/)                /*!< ITM 
1236:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1237:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group CMSIS_ITM */
1238:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1239:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1240:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1241:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1242:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
1243:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
1244:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1245:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1246:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1247:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1248:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
1249:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 43


1250:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1251:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1252:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
1253:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
1254:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
1255:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
1256:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
1257:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
1258:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
1259:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
1260:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
1261:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[1U];
1262:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
1263:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[1U];
1264:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
1265:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[1U];
1266:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
1267:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t VMASK1;                 /*!< Offset: 0x03C (R/W)  Comparator Value Mask 1 */
1268:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
1269:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[1U];
1270:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
1271:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[1U];
1272:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
1273:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED6[1U];
1274:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
1275:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t VMASK3;                 /*!< Offset: 0x05C (R/W)  Comparator Value Mask 3 */
1276:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP4;                  /*!< Offset: 0x060 (R/W)  Comparator Register 4 */
1277:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED7[1U];
1278:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION4;              /*!< Offset: 0x068 (R/W)  Function Register 4 */
1279:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED8[1U];
1280:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP5;                  /*!< Offset: 0x070 (R/W)  Comparator Register 5 */
1281:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED9[1U];
1282:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION5;              /*!< Offset: 0x078 (R/W)  Function Register 5 */
1283:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED10[1U];
1284:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP6;                  /*!< Offset: 0x080 (R/W)  Comparator Register 6 */
1285:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED11[1U];
1286:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION6;              /*!< Offset: 0x088 (R/W)  Function Register 6 */
1287:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED12[1U];
1288:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP7;                  /*!< Offset: 0x090 (R/W)  Comparator Register 7 */
1289:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED13[1U];
1290:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION7;              /*!< Offset: 0x098 (R/W)  Function Register 7 */
1291:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED14[968U];
1292:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  Device Type Architecture Registe
1293:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED15[3U];
1294:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  Device Type Identifier Register 
1295:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } DWT_Type;
1296:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1297:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief DWT Control Register Definitions */
1298:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
1299:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
1300:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1301:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
1302:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOTRCPKT_Msk              (1UL << DWT_CTRL_NOTRCPKT_Pos)              /*!< DWT CTR
1303:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1304:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
1305:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (1UL << DWT_CTRL_NOEXTTRIG_Pos)             /*!< DWT CTR
1306:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 44


1307:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
1308:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOCYCCNT_Msk              (1UL << DWT_CTRL_NOCYCCNT_Pos)              /*!< DWT CTR
1309:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1310:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
1311:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOPRFCNT_Msk              (1UL << DWT_CTRL_NOPRFCNT_Pos)              /*!< DWT CTR
1312:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1313:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCDISS_Pos               23U                                         /*!< DWT CTR
1314:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCDISS_Msk               (1UL << DWT_CTRL_CYCDISS_Pos)               /*!< DWT CTR
1315:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1316:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
1317:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCEVTENA_Msk             (1UL << DWT_CTRL_CYCEVTENA_Pos)             /*!< DWT CTR
1318:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1319:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
1320:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (1UL << DWT_CTRL_FOLDEVTENA_Pos)            /*!< DWT CTR
1321:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1322:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
1323:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_LSUEVTENA_Msk             (1UL << DWT_CTRL_LSUEVTENA_Pos)             /*!< DWT CTR
1324:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1325:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
1326:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (1UL << DWT_CTRL_SLEEPEVTENA_Pos)           /*!< DWT CTR
1327:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1328:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
1329:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_EXCEVTENA_Msk             (1UL << DWT_CTRL_EXCEVTENA_Pos)             /*!< DWT CTR
1330:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1331:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
1332:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CPIEVTENA_Msk             (1UL << DWT_CTRL_CPIEVTENA_Pos)             /*!< DWT CTR
1333:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1334:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
1335:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_EXCTRCENA_Msk             (1UL << DWT_CTRL_EXCTRCENA_Pos)             /*!< DWT CTR
1336:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1337:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
1338:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (1UL << DWT_CTRL_PCSAMPLENA_Pos)            /*!< DWT CTR
1339:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1340:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
1341:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
1342:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1343:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
1344:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCTAP_Msk                (1UL << DWT_CTRL_CYCTAP_Pos)                /*!< DWT CTR
1345:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1346:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
1347:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
1348:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1349:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
1350:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
1351:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1352:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
1353:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCCNTENA_Msk             (1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)         /*!< DWT CTR
1354:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1355:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief DWT CPI Count Register Definitions */
1356:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
1357:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
1358:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1359:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief DWT Exception Overhead Count Register Definitions */
1360:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1361:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1362:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1363:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief DWT Sleep Count Register Definitions */
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 45


1364:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1365:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1366:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1367:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief DWT LSU Count Register Definitions */
1368:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1369:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1370:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1371:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief DWT Folded-instruction Count Register Definitions */
1372:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1373:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1374:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1375:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief DWT Comparator Function Register Definitions */
1376:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_ID_Pos                27U                                         /*!< DWT FUN
1377:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_ID_Msk                (0x1FUL << DWT_FUNCTION_ID_Pos)             /*!< DWT FUN
1378:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1379:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1380:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_MATCHED_Msk           (1UL << DWT_FUNCTION_MATCHED_Pos)           /*!< DWT FUN
1381:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1382:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1383:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1384:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1385:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_ACTION_Pos             4U                                         /*!< DWT FUN
1386:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_ACTION_Msk            (0x3UL << DWT_FUNCTION_ACTION_Pos)          /*!< DWT FUN
1387:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1388:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_MATCH_Pos              0U                                         /*!< DWT FUN
1389:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_MATCH_Msk             (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/)       /*!< DWT FUN
1390:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1391:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group CMSIS_DWT */
1392:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1393:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1394:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1395:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1396:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup MemSysCtl_Type     Memory System Control Registers (IMPLEMENTATION DEFINED)
1397:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Memory System Control Registers (MEMSYSCTL)
1398:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1399:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1400:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1401:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1402:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Memory System Control Registers (MEMSYSCTL).
1403:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1404:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1405:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1406:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t MSCR;                   /*!< Offset: 0x000 (R/W)  Memory System Control Register *
1407:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t PFCR;                   /*!< Offset: 0x004 (R/W)  Prefetcher Control Register */
1408:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[2U];
1409:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ITCMCR;                 /*!< Offset: 0x010 (R/W)  ITCM Control Register */
1410:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DTCMCR;                 /*!< Offset: 0x014 (R/W)  DTCM Control Register */
1411:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t PAHBCR;                 /*!< Offset: 0x018 (R/W)  P-AHB Control Register */
1412:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[313U];
1413:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ITGU_CTRL;              /*!< Offset: 0x500 (R/W)  ITGU Control Register */
1414:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ITGU_CFG;               /*!< Offset: 0x504 (R/W)  ITGU Configuration Register */
1415:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[2U];
1416:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ITGU_LUT[16U];          /*!< Offset: 0x510 (R/W)  ITGU Look Up Table Register */
1417:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[44U];
1418:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DTGU_CTRL;              /*!< Offset: 0x600 (R/W)  DTGU Control Registers */
1419:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DTGU_CFG;               /*!< Offset: 0x604 (R/W)  DTGU Configuration Register */
1420:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[2U];
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 46


1421:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DTGU_LUT[16U];          /*!< Offset: 0x610 (R/W)  DTGU Look Up Table Register */
1422:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } MemSysCtl_Type;
1423:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1424:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief MemSysCtl Memory System Control Register Definitions */
1425:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_CPWRDN_Pos          17U                                         /*!< MEMSYSC
1426:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_CPWRDN_Msk          (1UL << MEMSYSCTL_MSCR_CPWRDN_Pos)          /*!< MEMSYSC
1427:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1428:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_DCCLEAN_Pos         16U                                         /*!< MEMSYSC
1429:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_DCCLEAN_Msk         (1UL << MEMSYSCTL_MSCR_DCCLEAN_Pos)         /*!< MEMSYSC
1430:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1431:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_ICACTIVE_Pos        13U                                         /*!< MEMSYSC
1432:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_ICACTIVE_Msk        (1UL << MEMSYSCTL_MSCR_ICACTIVE_Pos)        /*!< MEMSYSC
1433:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1434:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_DCACTIVE_Pos        12U                                         /*!< MEMSYSC
1435:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_DCACTIVE_Msk        (1UL << MEMSYSCTL_MSCR_DCACTIVE_Pos)        /*!< MEMSYSC
1436:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1437:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_TECCCHKDIS_Pos       4U                                         /*!< MEMSYSC
1438:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_TECCCHKDIS_Msk      (1UL << MEMSYSCTL_MSCR_TECCCHKDIS_Pos)      /*!< MEMSYSC
1439:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1440:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_EVECCFAULT_Pos       3U                                         /*!< MEMSYSC
1441:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_EVECCFAULT_Msk      (1UL << MEMSYSCTL_MSCR_EVECCFAULT_Pos)      /*!< MEMSYSC
1442:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1443:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_FORCEWT_Pos          2U                                         /*!< MEMSYSC
1444:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_FORCEWT_Msk         (1UL << MEMSYSCTL_MSCR_FORCEWT_Pos)         /*!< MEMSYSC
1445:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1446:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_ECCEN_Pos            1U                                         /*!< MEMSYSC
1447:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_ECCEN_Msk           (1UL << MEMSYSCTL_MSCR_ECCEN_Pos)           /*!< MEMSYSC
1448:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1449:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief MemSysCtl Prefetcher Control Register Definitions */
1450:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_MAX_OS_Pos           7U                                         /*!< MEMSYSC
1451:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_MAX_OS_Msk          (0x7UL << MEMSYSCTL_PFCR_MAX_OS_Pos)        /*!< MEMSYSC
1452:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1453:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_MAX_LA_Pos           4U                                         /*!< MEMSYSC
1454:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_MAX_LA_Msk          (0x7UL << MEMSYSCTL_PFCR_MAX_LA_Pos)        /*!< MEMSYSC
1455:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1456:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_MIN_LA_Pos           1U                                         /*!< MEMSYSC
1457:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_MIN_LA_Msk          (0x7UL << MEMSYSCTL_PFCR_MIN_LA_Pos)        /*!< MEMSYSC
1458:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1459:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_ENABLE_Pos           0U                                         /*!< MEMSYSC
1460:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_ENABLE_Msk          (1UL /*<< MEMSYSCTL_PFCR_ENABLE_Pos*/)      /*!< MEMSYSC
1461:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1462:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief MemSysCtl ITCM Control Register Definitions */
1463:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITCMCR_SZ_Pos             3U                                         /*!< MEMSYSC
1464:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITCMCR_SZ_Msk            (0xFUL << MEMSYSCTL_ITCMCR_SZ_Pos)          /*!< MEMSYSC
1465:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1466:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITCMCR_EN_Pos             0U                                         /*!< MEMSYSC
1467:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITCMCR_EN_Msk            (1UL /*<< MEMSYSCTL_ITCMCR_EN_Pos*/)        /*!< MEMSYSC
1468:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1469:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief MemSysCtl DTCM Control Register Definitions */
1470:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTCMCR_SZ_Pos             3U                                         /*!< MEMSYSC
1471:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTCMCR_SZ_Msk            (0xFUL << MEMSYSCTL_DTCMCR_SZ_Pos)          /*!< MEMSYSC
1472:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1473:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTCMCR_EN_Pos             0U                                         /*!< MEMSYSC
1474:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTCMCR_EN_Msk            (1UL /*<< MEMSYSCTL_DTCMCR_EN_Pos*/)        /*!< MEMSYSC
1475:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1476:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief MemSysCtl P-AHB Control Register Definitions */
1477:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PAHBCR_SZ_Pos             1U                                         /*!< MEMSYSC
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 47


1478:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PAHBCR_SZ_Msk            (0x7UL << MEMSYSCTL_PAHBCR_SZ_Pos)          /*!< MEMSYSC
1479:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1480:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PAHBCR_EN_Pos             0U                                         /*!< MEMSYSC
1481:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PAHBCR_EN_Msk            (1UL /*<< MEMSYSCTL_PAHBCR_EN_Pos*/)        /*!< MEMSYSC
1482:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1483:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief MemSysCtl ITGU Control Register Definitions */
1484:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CTRL_DEREN_Pos       1U                                         /*!< MEMSYSC
1485:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CTRL_DEREN_Msk      (1UL << MEMSYSCTL_ITGU_CTRL_DEREN_Pos)      /*!< MEMSYSC
1486:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1487:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CTRL_DBFEN_Pos       0U                                         /*!< MEMSYSC
1488:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CTRL_DBFEN_Msk      (1UL /*<< MEMSYSCTL_ITGU_CTRL_DBFEN_Pos*/)  /*!< MEMSYSC
1489:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1490:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief MemSysCtl ITGU Configuration Register Definitions */
1491:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CFG_PRESENT_Pos     31U                                         /*!< MEMSYSC
1492:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CFG_PRESENT_Msk     (1UL << MEMSYSCTL_ITGU_CFG_PRESENT_Pos)     /*!< MEMSYSC
1493:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1494:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos      8U                                         /*!< MEMSYSC
1495:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CFG_NUMBLKS_Msk     (0xFUL << MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos)   /*!< MEMSYSC
1496:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1497:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CFG_BLKSZ_Pos        0U                                         /*!< MEMSYSC
1498:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CFG_BLKSZ_Msk       (0xFUL /*<< MEMSYSCTL_ITGU_CFG_BLKSZ_Pos*/) /*!< MEMSYSC
1499:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1500:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief MemSysCtl DTGU Control Registers Definitions */
1501:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CTRL_DEREN_Pos       1U                                         /*!< MEMSYSC
1502:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CTRL_DEREN_Msk      (1UL << MEMSYSCTL_DTGU_CTRL_DEREN_Pos)      /*!< MEMSYSC
1503:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1504:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CTRL_DBFEN_Pos       0U                                         /*!< MEMSYSC
1505:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CTRL_DBFEN_Msk      (1UL /*<< MEMSYSCTL_DTGU_CTRL_DBFEN_Pos*/)  /*!< MEMSYSC
1506:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1507:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief MemSysCtl DTGU Configuration Register Definitions */
1508:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CFG_PRESENT_Pos     31U                                         /*!< MEMSYSC
1509:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CFG_PRESENT_Msk     (1UL << MEMSYSCTL_DTGU_CFG_PRESENT_Pos)     /*!< MEMSYSC
1510:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1511:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos      8U                                         /*!< MEMSYSC
1512:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CFG_NUMBLKS_Msk     (0xFUL << MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos)   /*!< MEMSYSC
1513:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1514:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CFG_BLKSZ_Pos        0U                                         /*!< MEMSYSC
1515:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CFG_BLKSZ_Msk       (0xFUL /*<< MEMSYSCTL_DTGU_CFG_BLKSZ_Pos*/) /*!< MEMSYSC
1516:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1517:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group MemSysCtl_Type */
1518:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1519:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1520:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1521:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1522:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup PwrModCtl_Type     Power Mode Control Registers
1523:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Power Mode Control Registers (PWRMODCTL)
1524:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1525:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1526:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1527:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1528:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Power Mode Control Registers (PWRMODCTL).
1529:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1530:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1531:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1532:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CPDLPSTATE;             /*!< Offset: 0x000 (R/W)  Core Power Domain Low Power Stat
1533:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DPDLPSTATE;             /*!< Offset: 0x004 (R/W)  Debug Power Domain Low Power Sta
1534:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } PwrModCtl_Type;
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 48


1535:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1536:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PwrModCtl Core Power Domain Low Power State Register Definitions */
1537:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_CPDLPSTATE_RLPSTATE_Pos   8U                                              /*!< PW
1538:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_CPDLPSTATE_RLPSTATE_Msk  (0x3UL << PWRMODCTL_CPDLPSTATE_RLPSTATE_Pos)     /*!< PW
1539:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1540:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_CPDLPSTATE_ELPSTATE_Pos   4U                                              /*!< PW
1541:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_CPDLPSTATE_ELPSTATE_Msk  (0x3UL << PWRMODCTL_CPDLPSTATE_ELPSTATE_Pos)     /*!< PW
1542:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1543:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_CPDLPSTATE_CLPSTATE_Pos   0U                                              /*!< PW
1544:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_CPDLPSTATE_CLPSTATE_Msk  (0x3UL /*<< PWRMODCTL_CPDLPSTATE_CLPSTATE_Pos*/) /*!< PW
1545:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1546:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PwrModCtl Debug Power Domain Low Power State Register Definitions */
1547:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_DPDLPSTATE_DLPSTATE_Pos   0U                                              /*!< PW
1548:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_DPDLPSTATE_DLPSTATE_Msk  (0x3UL /*<< PWRMODCTL_DPDLPSTATE_DLPSTATE_Pos*/) /*!< PW
1549:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1550:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group PwrModCtl_Type */
1551:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1552:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1553:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1554:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1555:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup EWIC_Type     External Wakeup Interrupt Controller Registers
1556:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the External Wakeup Interrupt Controller Registers (EWIC)
1557:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1558:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1559:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1560:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1561:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the External Wakeup Interrupt Controller Registers (EWIC).
1562:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1563:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1564:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1565:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t EWIC_CR;                /*!< Offset: 0x000 (R/W)  EWIC Control Register */
1566:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t EWIC_ASCR;              /*!< Offset: 0x004 (R/W)  EWIC Automatic Sequence Control 
1567:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t EWIC_CLRMASK;           /*!< Offset: 0x008 ( /W)  EWIC Clear Mask Register */
1568:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t EWIC_NUMID;             /*!< Offset: 0x00C (R/ )  EWIC Event Number ID Register */
1569:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[124U];
1570:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t EWIC_MASKA;             /*!< Offset: 0x200 (R/W)  EWIC MaskA Register */
1571:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t EWIC_MASKn[15];         /*!< Offset: 0x204 (R/W)  EWIC Maskn Registers */
1572:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[112U];
1573:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t EWIC_PENDA;             /*!< Offset: 0x400 (R/ )  EWIC PendA Event Register */
1574:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t EWIC_PENDn[15];         /*!< Offset: 0x404 (R/W)  EWIC Pendn Event Registers */
1575:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[112U];
1576:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t EWIC_PSR;               /*!< Offset: 0x600 (R/ )  EWIC Pend Summary Register */
1577:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } EWIC_Type;
1578:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1579:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief EWIC Control Register Definitions */
1580:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_CR_EN_Pos                 0U                                         /*!< EWIC EW
1581:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_CR_EN_Msk                (1UL /*<< EWIC_EWIC_CR_EN_Pos*/)            /*!< EWIC EW
1582:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1583:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief EWIC Automatic Sequence Control Register Definitions */
1584:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_ASCR_ASPU_Pos             1U                                         /*!< EWIC EW
1585:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_ASCR_ASPU_Msk            (1UL << EWIC_EWIC_ASCR_ASPU_Pos)            /*!< EWIC EW
1586:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1587:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_ASCR_ASPD_Pos             0U                                         /*!< EWIC EW
1588:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_ASCR_ASPD_Msk            (1UL /*<< EWIC_EWIC_ASCR_ASPD_Pos*/)        /*!< EWIC EW
1589:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1590:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief EWIC Event Number ID Register Definitions */
1591:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_NUMID_NUMEVENT_Pos        0U                                         /*!< EWIC_NU
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 49


1592:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_NUMID_NUMEVENT_Msk       (0xFFFFUL /*<< EWIC_EWIC_NUMID_NUMEVENT_Pos*/) /*!< EWIC
1593:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1594:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief EWIC Mask A Register Definitions */
1595:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_MASKA_EDBGREQ_Pos         2U                                         /*!< EWIC EW
1596:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_MASKA_EDBGREQ_Msk        (1UL << EWIC_EWIC_MASKA_EDBGREQ_Pos)        /*!< EWIC EW
1597:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1598:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_MASKA_NMI_Pos             1U                                         /*!< EWIC EW
1599:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_MASKA_NMI_Msk            (1UL << EWIC_EWIC_MASKA_NMI_Pos)            /*!< EWIC EW
1600:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1601:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_MASKA_EVENT_Pos           0U                                         /*!< EWIC EW
1602:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_MASKA_EVENT_Msk          (1UL /*<< EWIC_EWIC_MASKA_EVENT_Pos*/)      /*!< EWIC EW
1603:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1604:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief EWIC Mask n Register Definitions */
1605:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_MASKn_IRQ_Pos             0U                                         /*!< EWIC EW
1606:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_MASKn_IRQ_Msk            (0xFFFFFFFFUL /*<< EWIC_EWIC_MASKn_IRQ_Pos*/) /*!< EWIC 
1607:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1608:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief EWIC Pend A Register Definitions */
1609:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_PENDA_EDBGREQ_Pos         2U                                         /*!< EWIC EW
1610:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_PENDA_EDBGREQ_Msk        (1UL << EWIC_EWIC_PENDA_EDBGREQ_Pos)        /*!< EWIC EW
1611:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1612:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_PENDA_NMI_Pos             1U                                         /*!< EWIC EW
1613:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_PENDA_NMI_Msk            (1UL << EWIC_EWIC_PENDA_NMI_Pos)            /*!< EWIC EW
1614:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1615:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_PENDA_EVENT_Pos           0U                                         /*!< EWIC EW
1616:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_PENDA_EVENT_Msk          (1UL /*<< EWIC_EWIC_PENDA_EVENT_Pos*/)      /*!< EWIC EW
1617:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1618:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief EWIC Pend n Register Definitions */
1619:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_PENDn_IRQ_Pos             0U                                         /*!< EWIC EW
1620:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_PENDn_IRQ_Msk            (0xFFFFFFFFUL /*<< EWIC_EWIC_PENDn_IRQ_Pos*/) /*!< EWIC 
1621:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1622:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief EWIC Pend Summary Register Definitions */
1623:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_PSR_NZ_Pos                1U                                         /*!< EWIC EW
1624:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_PSR_NZ_Msk               (0x7FFFUL << EWIC_EWIC_PSR_NZ_Pos)          /*!< EWIC EW
1625:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1626:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_PSR_NZA_Pos               0U                                         /*!< EWIC EW
1627:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_PSR_NZA_Msk              (1UL /*<< EWIC_EWIC_PSR_NZA_Pos*/)          /*!< EWIC EW
1628:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1629:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group EWIC_Type */
1630:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1631:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1632:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1633:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1634:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup EWIC_ISA_Type     External Wakeup Interrupt Controller (EWIC) interrupt status access r
1635:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the External Wakeup Interrupt Controller interrupt status access r
1636:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1637:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1638:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1639:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1640:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the External Wakeup Interrupt Controller interrupt status access
1641:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1642:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1643:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1644:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t EVENTSPR;               /*!< Offset: 0x000 ( /W)  Event Set Pending Register */
1645:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[31U];
1646:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t EVENTMASKA;             /*!< Offset: 0x080 (R/ )  Event Mask A Register */
1647:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t EVENTMASKn[15];         /*!< Offset: 0x084 (R/ )  Event Mask Register */
1648:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } EWIC_ISA_Type;
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 50


1649:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1650:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief EWIC_ISA Event Set Pending Register Definitions */
1651:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_ISA_EVENTSPR_EDBGREQ_Pos       2U                                         /*!< EWIC_IS
1652:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_ISA_EVENTSPR_EDBGREQ_Msk      (1UL << EWIC_ISA_EVENTSPR_EDBGREQ_Pos)      /*!< EWIC_IS
1653:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1654:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_ISA_EVENTSPR_NMI_Pos           1U                                         /*!< EWIC_IS
1655:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_ISA_EVENTSPR_NMI_Msk          (1UL << EWIC_ISA_EVENTSPR_NMI_Pos)          /*!< EWIC_IS
1656:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1657:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_ISA_EVENTSPR_EVENT_Pos         0U                                         /*!< EWIC_IS
1658:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_ISA_EVENTSPR_EVENT_Msk        (1UL /*<< EWIC_ISA_EVENTSPR_EVENT_Pos*/)    /*!< EWIC_IS
1659:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1660:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief EWIC_ISA Event Mask A Register Definitions */
1661:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_ISA_EVENTMASKA_EDBGREQ_Pos     2U                                         /*!< EWIC_IS
1662:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_ISA_EVENTMASKA_EDBGREQ_Msk    (1UL << EWIC_ISA_EVENTMASKA_EDBGREQ_Pos)    /*!< EWIC_IS
1663:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1664:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_ISA_EVENTMASKA_NMI_Pos         1U                                         /*!< EWIC_IS
1665:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_ISA_EVENTMASKA_NMI_Msk        (1UL << EWIC_ISA_EVENTMASKA_NMI_Pos)        /*!< EWIC_IS
1666:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1667:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_ISA_EVENTMASKA_EVENT_Pos       0U                                         /*!< EWIC_IS
1668:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_ISA_EVENTMASKA_EVENT_Msk      (1UL /*<< EWIC_ISA_EVENTMASKA_EVENT_Pos*/)  /*!< EWIC_IS
1669:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1670:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief EWIC_ISA Event Mask n Register Definitions */
1671:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_ISA_EVENTMASKn_IRQ_Pos         0U                                         /*!< EWIC_IS
1672:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_ISA_EVENTMASKn_IRQ_Msk        (0xFFFFFFFFUL /*<< EWIC_ISA_EVENTMASKn_IRQ_Pos*/) /*!< E
1673:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1674:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group EWIC_ISA_Type */
1675:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1676:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1677:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1678:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1679:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup ErrBnk_Type     Error Banking Registers (IMPLEMENTATION DEFINED)
1680:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Error Banking Registers (ERRBNK)
1681:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1682:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1683:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1684:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1685:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Error Banking Registers (ERRBNK).
1686:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1687:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1688:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1689:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t IEBR0;                  /*!< Offset: 0x000 (R/W)  Instruction Cache Error Bank Reg
1690:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t IEBR1;                  /*!< Offset: 0x004 (R/W)  Instruction Cache Error Bank Reg
1691:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[2U];
1692:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DEBR0;                  /*!< Offset: 0x010 (R/W)  Data Cache Error Bank Register 0
1693:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DEBR1;                  /*!< Offset: 0x014 (R/W)  Data Cache Error Bank Register 1
1694:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[2U];
1695:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t TEBR0;                  /*!< Offset: 0x020 (R/W)  TCM Error Bank Register 0 */
1696:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[1U];
1697:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t TEBR1;                  /*!< Offset: 0x028 (R/W)  TCM Error Bank Register 1 */
1698:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } ErrBnk_Type;
1699:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1700:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief ErrBnk Instruction Cache Error Bank Register 0 Definitions */
1701:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_SWDEF_Pos             30U                                         /*!< ERRBNK 
1702:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_SWDEF_Msk             (0x3UL << ERRBNK_IEBR0_SWDEF_Pos)           /*!< ERRBNK 
1703:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1704:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_BANK_Pos              16U                                         /*!< ERRBNK 
1705:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_BANK_Msk              (1UL << ERRBNK_IEBR0_BANK_Pos)              /*!< ERRBNK 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 51


1706:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1707:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_LOCATION_Pos           2U                                         /*!< ERRBNK 
1708:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_LOCATION_Msk          (0x3FFFUL << ERRBNK_IEBR0_LOCATION_Pos)     /*!< ERRBNK 
1709:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1710:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_LOCKED_Pos             1U                                         /*!< ERRBNK 
1711:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_LOCKED_Msk            (1UL << ERRBNK_IEBR0_LOCKED_Pos)            /*!< ERRBNK 
1712:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1713:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_VALID_Pos              0U                                         /*!< ERRBNK 
1714:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_VALID_Msk             (1UL << /*ERRBNK_IEBR0_VALID_Pos*/)         /*!< ERRBNK 
1715:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1716:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief ErrBnk Instruction Cache Error Bank Register 1 Definitions */
1717:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_SWDEF_Pos             30U                                         /*!< ERRBNK 
1718:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_SWDEF_Msk             (0x3UL << ERRBNK_IEBR1_SWDEF_Pos)           /*!< ERRBNK 
1719:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1720:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_BANK_Pos              16U                                         /*!< ERRBNK 
1721:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_BANK_Msk              (1UL << ERRBNK_IEBR1_BANK_Pos)              /*!< ERRBNK 
1722:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1723:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_LOCATION_Pos           2U                                         /*!< ERRBNK 
1724:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_LOCATION_Msk          (0x3FFFUL << ERRBNK_IEBR1_LOCATION_Pos)     /*!< ERRBNK 
1725:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1726:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_LOCKED_Pos             1U                                         /*!< ERRBNK 
1727:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_LOCKED_Msk            (1UL << ERRBNK_IEBR1_LOCKED_Pos)            /*!< ERRBNK 
1728:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1729:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_VALID_Pos              0U                                         /*!< ERRBNK 
1730:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_VALID_Msk             (1UL << /*ERRBNK_IEBR1_VALID_Pos*/)         /*!< ERRBNK 
1731:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1732:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief ErrBnk Data Cache Error Bank Register 0 Definitions */
1733:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_SWDEF_Pos             30U                                         /*!< ERRBNK 
1734:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_SWDEF_Msk             (0x3UL << ERRBNK_DEBR0_SWDEF_Pos)           /*!< ERRBNK 
1735:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1736:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_TYPE_Pos              17U                                         /*!< ERRBNK 
1737:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_TYPE_Msk              (1UL << ERRBNK_DEBR0_TYPE_Pos)              /*!< ERRBNK 
1738:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1739:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_BANK_Pos              16U                                         /*!< ERRBNK 
1740:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_BANK_Msk              (1UL << ERRBNK_DEBR0_BANK_Pos)              /*!< ERRBNK 
1741:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1742:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_LOCATION_Pos           2U                                         /*!< ERRBNK 
1743:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_LOCATION_Msk          (0x3FFFUL << ERRBNK_DEBR0_LOCATION_Pos)     /*!< ERRBNK 
1744:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1745:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_LOCKED_Pos             1U                                         /*!< ERRBNK 
1746:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_LOCKED_Msk            (1UL << ERRBNK_DEBR0_LOCKED_Pos)            /*!< ERRBNK 
1747:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1748:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_VALID_Pos              0U                                         /*!< ERRBNK 
1749:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_VALID_Msk             (1UL << /*ERRBNK_DEBR0_VALID_Pos*/)         /*!< ERRBNK 
1750:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1751:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief ErrBnk Data Cache Error Bank Register 1 Definitions */
1752:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_SWDEF_Pos             30U                                         /*!< ERRBNK 
1753:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_SWDEF_Msk             (0x3UL << ERRBNK_DEBR1_SWDEF_Pos)           /*!< ERRBNK 
1754:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1755:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_TYPE_Pos              17U                                         /*!< ERRBNK 
1756:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_TYPE_Msk              (1UL << ERRBNK_DEBR1_TYPE_Pos)              /*!< ERRBNK 
1757:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1758:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_BANK_Pos              16U                                         /*!< ERRBNK 
1759:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_BANK_Msk              (1UL << ERRBNK_DEBR1_BANK_Pos)              /*!< ERRBNK 
1760:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1761:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_LOCATION_Pos           2U                                         /*!< ERRBNK 
1762:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_LOCATION_Msk          (0x3FFFUL << ERRBNK_DEBR1_LOCATION_Pos)     /*!< ERRBNK 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 52


1763:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1764:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_LOCKED_Pos             1U                                         /*!< ERRBNK 
1765:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_LOCKED_Msk            (1UL << ERRBNK_DEBR1_LOCKED_Pos)            /*!< ERRBNK 
1766:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1767:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_VALID_Pos              0U                                         /*!< ERRBNK 
1768:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_VALID_Msk             (1UL << /*ERRBNK_DEBR1_VALID_Pos*/)         /*!< ERRBNK 
1769:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1770:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief ErrBnk TCM Error Bank Register 0 Definitions */
1771:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_SWDEF_Pos             30U                                         /*!< ERRBNK 
1772:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_SWDEF_Msk             (0x3UL << ERRBNK_TEBR0_SWDEF_Pos)           /*!< ERRBNK 
1773:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1774:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_POISON_Pos            28U                                         /*!< ERRBNK 
1775:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_POISON_Msk            (1UL << ERRBNK_TEBR0_POISON_Pos)            /*!< ERRBNK 
1776:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1777:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_TYPE_Pos              27U                                         /*!< ERRBNK 
1778:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_TYPE_Msk              (1UL << ERRBNK_TEBR0_TYPE_Pos)              /*!< ERRBNK 
1779:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1780:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_BANK_Pos              24U                                         /*!< ERRBNK 
1781:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_BANK_Msk              (0x7UL << ERRBNK_TEBR0_BANK_Pos)            /*!< ERRBNK 
1782:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1783:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_LOCATION_Pos           2U                                         /*!< ERRBNK 
1784:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_LOCATION_Msk          (0x3FFFFFUL << ERRBNK_TEBR0_LOCATION_Pos)   /*!< ERRBNK 
1785:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1786:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_LOCKED_Pos             1U                                         /*!< ERRBNK 
1787:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_LOCKED_Msk            (1UL << ERRBNK_TEBR0_LOCKED_Pos)            /*!< ERRBNK 
1788:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1789:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_VALID_Pos              0U                                         /*!< ERRBNK 
1790:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_VALID_Msk             (1UL << /*ERRBNK_TEBR0_VALID_Pos*/)         /*!< ERRBNK 
1791:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1792:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief ErrBnk TCM Error Bank Register 1 Definitions */
1793:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_SWDEF_Pos             30U                                         /*!< ERRBNK 
1794:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_SWDEF_Msk             (0x3UL << ERRBNK_TEBR1_SWDEF_Pos)           /*!< ERRBNK 
1795:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1796:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_POISON_Pos            28U                                         /*!< ERRBNK 
1797:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_POISON_Msk            (1UL << ERRBNK_TEBR1_POISON_Pos)            /*!< ERRBNK 
1798:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1799:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_TYPE_Pos              27U                                         /*!< ERRBNK 
1800:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_TYPE_Msk              (1UL << ERRBNK_TEBR1_TYPE_Pos)              /*!< ERRBNK 
1801:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1802:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_BANK_Pos              24U                                         /*!< ERRBNK 
1803:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_BANK_Msk              (0x7UL << ERRBNK_TEBR1_BANK_Pos)            /*!< ERRBNK 
1804:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1805:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_LOCATION_Pos           2U                                         /*!< ERRBNK 
1806:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_LOCATION_Msk          (0x3FFFFFUL << ERRBNK_TEBR1_LOCATION_Pos)   /*!< ERRBNK 
1807:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1808:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_LOCKED_Pos             1U                                         /*!< ERRBNK 
1809:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_LOCKED_Msk            (1UL << ERRBNK_TEBR1_LOCKED_Pos)            /*!< ERRBNK 
1810:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1811:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_VALID_Pos              0U                                         /*!< ERRBNK 
1812:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_VALID_Msk             (1UL << /*ERRBNK_TEBR1_VALID_Pos*/)         /*!< ERRBNK 
1813:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1814:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group ErrBnk_Type */
1815:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1816:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1817:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1818:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1819:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup PrcCfgInf_Type     Processor Configuration Information Registers (IMPLEMENTATION DEFINE
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 53


1820:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Processor Configuration Information Registerss (PRCCFGINF)
1821:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1822:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1823:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1824:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1825:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Processor Configuration Information Registerss (PRCCFGINF).
1826:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1827:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1828:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1829:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t CFGINFOSEL;             /*!< Offset: 0x000 ( /W)  Processor Configuration Informat
1830:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CFGINFORD;              /*!< Offset: 0x004 (R/ )  Processor Configuration Informat
1831:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } PrcCfgInf_Type;
1832:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1833:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PrcCfgInf Processor Configuration Information Selection Register Definitions */
1834:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1835:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PrcCfgInf Processor Configuration Information Read Data Register Definitions */
1836:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1837:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group PrcCfgInf_Type */
1838:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1839:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1840:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1841:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1842:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup STL_Type     Software Test Library Observation Registers
1843:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Software Test Library Observation Registerss (STL)
1844:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1845:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1846:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1847:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1848:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Software Test Library Observation Registerss (STL).
1849:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1850:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1851:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1852:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t STLNVICPENDOR;          /*!< Offset: 0x000 (R/ )  NVIC Pending Priority Tree Regis
1853:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t STLNVICACTVOR;          /*!< Offset: 0x004 (R/ )  NVIC Active Priority Tree Regist
1854:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[2U];
1855:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t STLIDMPUSR;             /*!< Offset: 0x010 ( /W)  MPU Sample Register */
1856:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t STLIMPUOR;              /*!< Offset: 0x014 (R/ )  MPU Region Hit Register */
1857:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t STLD0MPUOR;             /*!< Offset: 0x018 (R/ )  MPU Memory Attributes Register 0
1858:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t STLD1MPUOR;             /*!< Offset: 0x01C (R/ )  MPU Memory Attributes Register 1
1859:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1860:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } STL_Type;
1861:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1862:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief STL NVIC Pending Priority Tree Register Definitions */
1863:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_VALID_Pos        18U                                         /*!< STL STL
1864:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_VALID_Msk        (1UL << STL_STLNVICPENDOR_VALID_Pos)        /*!< STL STL
1865:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1866:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_TARGET_Pos       17U                                         /*!< STL STL
1867:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_TARGET_Msk       (1UL << STL_STLNVICPENDOR_TARGET_Pos)       /*!< STL STL
1868:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1869:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_PRIORITY_Pos      9U                                         /*!< STL STL
1870:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_PRIORITY_Msk     (0xFFUL << STL_STLNVICPENDOR_PRIORITY_Pos)  /*!< STL STL
1871:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1872:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_INTNUM_Pos        0U                                         /*!< STL STL
1873:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_INTNUM_Msk       (0x1FFUL /*<< STL_STLNVICPENDOR_INTNUM_Pos*/) /*!< STL S
1874:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1875:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief STL NVIC Active Priority Tree Register Definitions */
1876:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_VALID_Pos        18U                                         /*!< STL STL
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 54


1877:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_VALID_Msk        (1UL << STL_STLNVICACTVOR_VALID_Pos)        /*!< STL STL
1878:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1879:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_TARGET_Pos       17U                                         /*!< STL STL
1880:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_TARGET_Msk       (1UL << STL_STLNVICACTVOR_TARGET_Pos)       /*!< STL STL
1881:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1882:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_PRIORITY_Pos      9U                                         /*!< STL STL
1883:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_PRIORITY_Msk     (0xFFUL << STL_STLNVICACTVOR_PRIORITY_Pos)  /*!< STL STL
1884:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1885:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_INTNUM_Pos        0U                                         /*!< STL STL
1886:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_INTNUM_Msk       (0x1FFUL /*<< STL_STLNVICACTVOR_INTNUM_Pos*/) /*!< STL S
1887:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1888:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief STL MPU Sample Register Definitions */
1889:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIDMPUSR_ADDR_Pos             5U                                         /*!< STL STL
1890:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIDMPUSR_ADDR_Msk            (0x7FFFFFFUL << STL_STLIDMPUSR_ADDR_Pos)    /*!< STL STL
1891:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1892:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIDMPUSR_INSTR_Pos            2U                                         /*!< STL STL
1893:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIDMPUSR_INSTR_Msk           (1UL << STL_STLIDMPUSR_INSTR_Pos)           /*!< STL STL
1894:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1895:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIDMPUSR_DATA_Pos             1U                                         /*!< STL STL
1896:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIDMPUSR_DATA_Msk            (1UL << STL_STLIDMPUSR_DATA_Pos)            /*!< STL STL
1897:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1898:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief STL MPU Region Hit Register Definitions */
1899:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIMPUOR_HITREGION_Pos         9U                                         /*!< STL STL
1900:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIMPUOR_HITREGION_Msk        (0xFFUL << STL_STLIMPUOR_HITREGION_Pos)     /*!< STL STL
1901:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1902:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIMPUOR_ATTR_Pos              0U                                         /*!< STL STL
1903:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIMPUOR_ATTR_Msk             (0x1FFUL /*<< STL_STLIMPUOR_ATTR_Pos*/)     /*!< STL STL
1904:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1905:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief STL MPU Memory Attributes Register 0 Definitions */
1906:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD0MPUOR_HITREGION_Pos        9U                                         /*!< STL STL
1907:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD0MPUOR_HITREGION_Msk       (0xFFUL << STL_STLD0MPUOR_HITREGION_Pos)    /*!< STL STL
1908:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1909:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD0MPUOR_ATTR_Pos             0U                                         /*!< STL STL
1910:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD0MPUOR_ATTR_Msk            (0x1FFUL /*<< STL_STLD0MPUOR_ATTR_Pos*/)    /*!< STL STL
1911:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1912:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief STL MPU Memory Attributes Register 1 Definitions */
1913:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD1MPUOR_HITREGION_Pos        9U                                         /*!< STL STL
1914:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD1MPUOR_HITREGION_Msk       (0xFFUL << STL_STLD1MPUOR_HITREGION_Pos)    /*!< STL STL
1915:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1916:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD1MPUOR_ATTR_Pos             0U                                         /*!< STL STL
1917:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD1MPUOR_ATTR_Msk            (0x1FFUL /*<< STL_STLD1MPUOR_ATTR_Pos*/)    /*!< STL STL
1918:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1919:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group STL_Type */
1920:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1921:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1922:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1923:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1924:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_TPIU    Trace Port Interface Unit (TPIU)
1925:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Trace Port Interface Unit (TPIU)
1926:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1927:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1928:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1929:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1930:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Trace Port Interface Unit Register (TPIU).
1931:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1932:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1933:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 55


1934:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1935:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1936:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[2U];
1937:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1938:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[55U];
1939:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1940:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[131U];
1941:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1942:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1943:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t PSCR;                   /*!< Offset: 0x308 (R/W)  Periodic Synchronization Control
1944:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[759U];
1945:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1946:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ITFTTD0;                /*!< Offset: 0xEEC (R/ )  Integration Test FIFO Test Data 
1947:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/W)  Integration Test ATB Control Reg
1948:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[1U];
1949:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  Integration Test ATB Control Reg
1950:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ITFTTD1;                /*!< Offset: 0xEFC (R/ )  Integration Test FIFO Test Data 
1951:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1952:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[39U];
1953:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1954:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1955:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED7[8U];
1956:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  Device Configuration Register */
1957:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  Device Type Identifier Register 
1958:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } TPIU_Type;
1959:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1960:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief TPIU Asynchronous Clock Prescaler Register Definitions */
1961:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ACPR_PRESCALER_Pos             0U                                         /*!< TPIU AC
1962:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ACPR_PRESCALER_Msk            (0x1FFFUL /*<< TPIU_ACPR_PRESCALER_Pos*/)   /*!< TPIU AC
1963:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1964:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief TPIU Selected Pin Protocol Register Definitions */
1965:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_SPPR_TXMODE_Pos                0U                                         /*!< TPIU SP
1966:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_SPPR_TXMODE_Msk               (0x3UL /*<< TPIU_SPPR_TXMODE_Pos*/)         /*!< TPIU SP
1967:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1968:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief TPIU Formatter and Flush Status Register Definitions */
1969:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_FFSR_FtNonStop_Pos             3U                                         /*!< TPIU FF
1970:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_FFSR_FtNonStop_Msk            (1UL << TPIU_FFSR_FtNonStop_Pos)            /*!< TPIU FF
1971:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1972:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_FFSR_TCPresent_Pos             2U                                         /*!< TPIU FF
1973:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_FFSR_TCPresent_Msk            (1UL << TPIU_FFSR_TCPresent_Pos)            /*!< TPIU FF
1974:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1975:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_FFSR_FtStopped_Pos             1U                                         /*!< TPIU FF
1976:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_FFSR_FtStopped_Msk            (1UL << TPIU_FFSR_FtStopped_Pos)            /*!< TPIU FF
1977:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1978:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_FFSR_FlInProg_Pos              0U                                         /*!< TPIU FF
1979:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_FFSR_FlInProg_Msk             (1UL /*<< TPIU_FFSR_FlInProg_Pos*/)         /*!< TPIU FF
1980:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1981:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief TPIU Formatter and Flush Control Register Definitions */
1982:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_FFCR_TrigIn_Pos                8U                                         /*!< TPIU FF
1983:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_FFCR_TrigIn_Msk               (1UL << TPIU_FFCR_TrigIn_Pos)               /*!< TPIU FF
1984:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1985:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_FFCR_FOnMan_Pos                6U                                         /*!< TPIU FF
1986:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_FFCR_FOnMan_Msk               (1UL << TPIU_FFCR_FOnMan_Pos)               /*!< TPIU FF
1987:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1988:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_FFCR_EnFCont_Pos               1U                                         /*!< TPIU FF
1989:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_FFCR_EnFCont_Msk              (1UL << TPIU_FFCR_EnFCont_Pos)              /*!< TPIU FF
1990:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 56


1991:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief TPIU Periodic Synchronization Control Register Definitions */
1992:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_PSCR_PSCount_Pos               0U                                         /*!< TPIU PS
1993:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_PSCR_PSCount_Msk              (0x1FUL /*<< TPIU_PSCR_PSCount_Pos*/)       /*!< TPIU PS
1994:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1995:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief TPIU TRIGGER Register Definitions */
1996:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_TRIGGER_TRIGGER_Pos            0U                                         /*!< TPIU TR
1997:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_TRIGGER_TRIGGER_Msk           (1UL /*<< TPIU_TRIGGER_TRIGGER_Pos*/)       /*!< TPIU TR
1998:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1999:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief TPIU Integration Test FIFO Test Data 0 Register Definitions */
2000:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD0_ATB_IF2_ATVALID_Pos   29U                                         /*!< TPIU IT
2001:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD0_ATB_IF2_ATVALID_Msk   (0x3UL << TPIU_ITFTTD0_ATB_IF2_ATVALID_Pos) /*!< TPIU IT
2002:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2003:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD0_ATB_IF2_bytecount_Pos 27U                                         /*!< TPIU IT
2004:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD0_ATB_IF2_bytecount_Msk (0x3UL << TPIU_ITFTTD0_ATB_IF2_bytecount_Pos) /*!< TPIU 
2005:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2006:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD0_ATB_IF1_ATVALID_Pos   26U                                         /*!< TPIU IT
2007:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD0_ATB_IF1_ATVALID_Msk   (0x3UL << TPIU_ITFTTD0_ATB_IF1_ATVALID_Pos) /*!< TPIU IT
2008:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2009:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD0_ATB_IF1_bytecount_Pos 24U                                         /*!< TPIU IT
2010:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD0_ATB_IF1_bytecount_Msk (0x3UL << TPIU_ITFTTD0_ATB_IF1_bytecount_Pos) /*!< TPIU 
2011:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2012:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD0_ATB_IF1_data2_Pos     16U                                         /*!< TPIU IT
2013:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD0_ATB_IF1_data2_Msk     (0xFFUL << TPIU_ITFTTD0_ATB_IF1_data1_Pos)  /*!< TPIU IT
2014:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2015:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD0_ATB_IF1_data1_Pos      8U                                         /*!< TPIU IT
2016:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD0_ATB_IF1_data1_Msk     (0xFFUL << TPIU_ITFTTD0_ATB_IF1_data1_Pos)  /*!< TPIU IT
2017:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2018:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD0_ATB_IF1_data0_Pos      0U                                          /*!< TPIU I
2019:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD0_ATB_IF1_data0_Msk     (0xFFUL /*<< TPIU_ITFTTD0_ATB_IF1_data0_Pos*/) /*!< TPIU
2020:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2021:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief TPIU Integration Test ATB Control Register 2 Register Definitions */
2022:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITATBCTR2_AFVALID2S_Pos        1U                                         /*!< TPIU IT
2023:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITATBCTR2_AFVALID2S_Msk       (1UL << TPIU_ITATBCTR2_AFVALID2S_Pos)       /*!< TPIU IT
2024:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2025:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITATBCTR2_AFVALID1S_Pos        1U                                         /*!< TPIU IT
2026:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITATBCTR2_AFVALID1S_Msk       (1UL << TPIU_ITATBCTR2_AFVALID1S_Pos)       /*!< TPIU IT
2027:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2028:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITATBCTR2_ATREADY2S_Pos        0U                                         /*!< TPIU IT
2029:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITATBCTR2_ATREADY2S_Msk       (1UL /*<< TPIU_ITATBCTR2_ATREADY2S_Pos*/)   /*!< TPIU IT
2030:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2031:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITATBCTR2_ATREADY1S_Pos        0U                                         /*!< TPIU IT
2032:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITATBCTR2_ATREADY1S_Msk       (1UL /*<< TPIU_ITATBCTR2_ATREADY1S_Pos*/)   /*!< TPIU IT
2033:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2034:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief TPIU Integration Test FIFO Test Data 1 Register Definitions */
2035:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD1_ATB_IF2_ATVALID_Pos   29U                                         /*!< TPIU IT
2036:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD1_ATB_IF2_ATVALID_Msk   (0x3UL << TPIU_ITFTTD1_ATB_IF2_ATVALID_Pos) /*!< TPIU IT
2037:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2038:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD1_ATB_IF2_bytecount_Pos 27U                                         /*!< TPIU IT
2039:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD1_ATB_IF2_bytecount_Msk (0x3UL << TPIU_ITFTTD1_ATB_IF2_bytecount_Pos) /*!< TPIU 
2040:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2041:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD1_ATB_IF1_ATVALID_Pos   26U                                         /*!< TPIU IT
2042:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD1_ATB_IF1_ATVALID_Msk   (0x3UL << TPIU_ITFTTD1_ATB_IF1_ATVALID_Pos) /*!< TPIU IT
2043:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2044:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD1_ATB_IF1_bytecount_Pos 24U                                         /*!< TPIU IT
2045:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD1_ATB_IF1_bytecount_Msk (0x3UL << TPIU_ITFTTD1_ATB_IF1_bytecount_Pos) /*!< TPIU 
2046:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2047:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD1_ATB_IF2_data2_Pos     16U                                         /*!< TPIU IT
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 57


2048:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD1_ATB_IF2_data2_Msk     (0xFFUL << TPIU_ITFTTD1_ATB_IF2_data1_Pos)  /*!< TPIU IT
2049:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2050:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD1_ATB_IF2_data1_Pos      8U                                         /*!< TPIU IT
2051:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD1_ATB_IF2_data1_Msk     (0xFFUL << TPIU_ITFTTD1_ATB_IF2_data1_Pos)  /*!< TPIU IT
2052:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2053:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD1_ATB_IF2_data0_Pos      0U                                         /*!< TPIU IT
2054:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD1_ATB_IF2_data0_Msk     (0xFFUL /*<< TPIU_ITFTTD1_ATB_IF2_data0_Pos*/) /*!< TPIU
2055:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2056:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief TPIU Integration Test ATB Control Register 0 Definitions */
2057:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITATBCTR0_AFVALID2S_Pos        1U                                         /*!< TPIU IT
2058:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITATBCTR0_AFVALID2S_Msk       (1UL << TPIU_ITATBCTR0_AFVALID2S_Pos)       /*!< TPIU IT
2059:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2060:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITATBCTR0_AFVALID1S_Pos        1U                                         /*!< TPIU IT
2061:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITATBCTR0_AFVALID1S_Msk       (1UL << TPIU_ITATBCTR0_AFVALID1S_Pos)       /*!< TPIU IT
2062:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2063:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITATBCTR0_ATREADY2S_Pos        0U                                         /*!< TPIU IT
2064:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITATBCTR0_ATREADY2S_Msk       (1UL /*<< TPIU_ITATBCTR0_ATREADY2S_Pos*/)   /*!< TPIU IT
2065:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2066:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITATBCTR0_ATREADY1S_Pos        0U                                         /*!< TPIU IT
2067:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITATBCTR0_ATREADY1S_Msk       (1UL /*<< TPIU_ITATBCTR0_ATREADY1S_Pos*/)   /*!< TPIU IT
2068:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2069:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief TPIU Integration Mode Control Register Definitions */
2070:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITCTRL_Mode_Pos                0U                                         /*!< TPIU IT
2071:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITCTRL_Mode_Msk               (0x3UL /*<< TPIU_ITCTRL_Mode_Pos*/)         /*!< TPIU IT
2072:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2073:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief TPIU Claim Tag Set Register Definitions */
2074:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_CLAIMSET_SET_Pos               0U                                         /*!< TPIU CL
2075:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_CLAIMSET_SET_Msk              (0xFUL /*<< TPIU_CLAIMSET_SET_Pos*/)        /*!< TPIU CL
2076:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2077:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief TPIU Claim Tag Clear Register Definitions */
2078:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_CLAIMCLR_CLR_Pos               0U                                         /*!< TPIU CL
2079:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_CLAIMCLR_CLR_Msk              (0xFUL /*<< TPIU_CLAIMCLR_CLR_Pos*/)        /*!< TPIU CL
2080:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2081:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief TPIU DEVID Register Definitions */
2082:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_DEVID_NRZVALID_Pos            11U                                         /*!< TPIU DE
2083:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_DEVID_NRZVALID_Msk            (1UL << TPIU_DEVID_NRZVALID_Pos)            /*!< TPIU DE
2084:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2085:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_DEVID_MANCVALID_Pos           10U                                         /*!< TPIU DE
2086:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_DEVID_MANCVALID_Msk           (1UL << TPIU_DEVID_MANCVALID_Pos)           /*!< TPIU DE
2087:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2088:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_DEVID_PTINVALID_Pos            9U                                         /*!< TPIU DE
2089:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_DEVID_PTINVALID_Msk           (1UL << TPIU_DEVID_PTINVALID_Pos)           /*!< TPIU DE
2090:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2091:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_DEVID_FIFOSZ_Pos               6U                                         /*!< TPIU DE
2092:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_DEVID_FIFOSZ_Msk              (0x7UL << TPIU_DEVID_FIFOSZ_Pos)            /*!< TPIU DE
2093:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2094:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_DEVID_NrTraceInput_Pos         0U                                         /*!< TPIU DE
2095:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_DEVID_NrTraceInput_Msk        (0x3FUL /*<< TPIU_DEVID_NrTraceInput_Pos*/) /*!< TPIU DE
2096:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2097:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief TPIU DEVTYPE Register Definitions */
2098:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_DEVTYPE_SubType_Pos            4U                                         /*!< TPIU DE
2099:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_DEVTYPE_SubType_Msk           (0xFUL /*<< TPIU_DEVTYPE_SubType_Pos*/)     /*!< TPIU DE
2100:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2101:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_DEVTYPE_MajorType_Pos          0U                                         /*!< TPIU DE
2102:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_DEVTYPE_MajorType_Msk         (0xFUL << TPIU_DEVTYPE_MajorType_Pos)       /*!< TPIU DE
2103:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2104:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group CMSIS_TPIU */
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 58


2105:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2106:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2107:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__PMU_PRESENT) && (__PMU_PRESENT == 1U)
2108:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
2109:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
2110:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_PMU     Performance Monitoring Unit (PMU)
2111:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Performance Monitoring Unit (PMU)
2112:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
2113:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
2114:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2115:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
2116:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Performance Monitoring Unit (PMU).
2117:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
2118:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
2119:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
2120:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t EVCNTR[__PMU_NUM_EVENTCNT];        /*!< Offset: 0x0 (R/W)    Event Counter Registe
2121:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if __PMU_NUM_EVENTCNT<31
2122:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[31U-__PMU_NUM_EVENTCNT];
2123:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
2124:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CCNTR;                             /*!< Offset: 0x7C (R/W)   Cycle Counter Registe
2125:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[224];
2126:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t EVTYPER[__PMU_NUM_EVENTCNT];       /*!< Offset: 0x400 (R/W)  Event Type and Filter
2127:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if __PMU_NUM_EVENTCNT<31
2128:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[31U-__PMU_NUM_EVENTCNT];
2129:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
2130:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CCFILTR;                           /*!< Offset: 0x47C (R/W)  Cycle Counter Filter 
2131:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[480];
2132:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CNTENSET;                          /*!< Offset: 0xC00 (R/W)  Count Enable Set Regi
2133:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[7];
2134:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CNTENCLR;                          /*!< Offset: 0xC20 (R/W)  Count Enable Clear Re
2135:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[7];
2136:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t INTENSET;                          /*!< Offset: 0xC40 (R/W)  Interrupt Enable Set 
2137:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED6[7];
2138:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t INTENCLR;                          /*!< Offset: 0xC60 (R/W)  Interrupt Enable Clea
2139:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED7[7];
2140:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t OVSCLR;                            /*!< Offset: 0xC80 (R/W)  Overflow Flag Status 
2141:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED8[7];
2142:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SWINC;                             /*!< Offset: 0xCA0 (R/W)  Software Increment Re
2143:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED9[7];
2144:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t OVSSET;                            /*!< Offset: 0xCC0 (R/W)  Overflow Flag Status 
2145:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED10[79];
2146:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t TYPE;                              /*!< Offset: 0xE00 (R/W)  Type Register */
2147:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CTRL;                              /*!< Offset: 0xE04 (R/W)  Control Register */
2148:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED11[108];
2149:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t AUTHSTATUS;                        /*!< Offset: 0xFB8 (R/W)  Authentication Status
2150:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DEVARCH;                           /*!< Offset: 0xFBC (R/W)  Device Architecture R
2151:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED12[3];
2152:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DEVTYPE;                           /*!< Offset: 0xFCC (R/W)  Device Type Register 
2153:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } PMU_Type;
2154:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2155:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Event Counter Registers (0-30) Definitions  */
2156:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_EVCNTR_CNT_Pos                    0U                                           /*!< PMU
2157:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_EVCNTR_CNT_Msk                   (0xFFFFUL /*<< PMU_EVCNTRx_CNT_Pos*/)         /*!< PMU
2158:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2159:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Event Type and Filter Registers (0-30) Definitions  */
2160:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_EVTYPER_EVENTTOCNT_Pos            0U                                           /*!< PMU
2161:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_EVTYPER_EVENTTOCNT_Msk           (0xFFFFUL /*<< EVTYPERx_EVENTTOCNT_Pos*/)     /*!< PMU
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 59


2162:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2163:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Count Enable Set Register Definitions */
2164:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT0_ENABLE_Pos          0U                                           /*!< PMU
2165:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT0_ENABLE_Msk         (1UL /*<< PMU_CNTENSET_CNT0_ENABLE_Pos*/)     /*!< PMU
2166:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2167:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT1_ENABLE_Pos          1U                                           /*!< PMU
2168:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT1_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT1_ENABLE_Pos)         /*!< PMU
2169:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2170:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT2_ENABLE_Pos          2U                                           /*!< PMU
2171:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT2_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT2_ENABLE_Pos)         /*!< PMU
2172:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2173:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT3_ENABLE_Pos          3U                                           /*!< PMU
2174:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT3_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT3_ENABLE_Pos)         /*!< PMU
2175:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2176:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT4_ENABLE_Pos          4U                                           /*!< PMU
2177:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT4_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT4_ENABLE_Pos)         /*!< PMU
2178:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2179:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT5_ENABLE_Pos          5U                                           /*!< PMU
2180:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT5_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT5_ENABLE_Pos)         /*!< PMU
2181:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2182:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT6_ENABLE_Pos          6U                                           /*!< PMU
2183:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT6_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT6_ENABLE_Pos)         /*!< PMU
2184:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2185:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT7_ENABLE_Pos          7U                                           /*!< PMU
2186:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT7_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT7_ENABLE_Pos)         /*!< PMU
2187:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2188:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT8_ENABLE_Pos          8U                                           /*!< PMU
2189:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT8_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT8_ENABLE_Pos)         /*!< PMU
2190:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2191:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT9_ENABLE_Pos          9U                                           /*!< PMU
2192:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT9_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT9_ENABLE_Pos)         /*!< PMU
2193:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2194:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT10_ENABLE_Pos         10U                                          /*!< PMU
2195:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT10_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT10_ENABLE_Pos)        /*!< PMU
2196:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2197:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT11_ENABLE_Pos         11U                                          /*!< PMU
2198:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT11_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT11_ENABLE_Pos)        /*!< PMU
2199:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2200:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT12_ENABLE_Pos         12U                                          /*!< PMU
2201:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT12_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT12_ENABLE_Pos)        /*!< PMU
2202:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2203:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT13_ENABLE_Pos         13U                                          /*!< PMU
2204:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT13_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT13_ENABLE_Pos)        /*!< PMU
2205:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2206:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT14_ENABLE_Pos         14U                                          /*!< PMU
2207:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT14_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT14_ENABLE_Pos)        /*!< PMU
2208:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2209:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT15_ENABLE_Pos         15U                                          /*!< PMU
2210:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT15_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT15_ENABLE_Pos)        /*!< PMU
2211:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2212:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT16_ENABLE_Pos         16U                                          /*!< PMU
2213:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT16_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT16_ENABLE_Pos)        /*!< PMU
2214:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2215:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT17_ENABLE_Pos         17U                                          /*!< PMU
2216:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT17_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT17_ENABLE_Pos)        /*!< PMU
2217:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2218:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT18_ENABLE_Pos         18U                                          /*!< PMU
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 60


2219:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT18_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT18_ENABLE_Pos)        /*!< PMU
2220:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2221:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT19_ENABLE_Pos         19U                                          /*!< PMU
2222:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT19_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT19_ENABLE_Pos)        /*!< PMU
2223:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2224:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT20_ENABLE_Pos         20U                                          /*!< PMU
2225:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT20_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT20_ENABLE_Pos)        /*!< PMU
2226:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2227:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT21_ENABLE_Pos         21U                                          /*!< PMU
2228:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT21_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT21_ENABLE_Pos)        /*!< PMU
2229:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2230:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT22_ENABLE_Pos         22U                                          /*!< PMU
2231:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT22_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT22_ENABLE_Pos)        /*!< PMU
2232:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2233:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT23_ENABLE_Pos         23U                                          /*!< PMU
2234:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT23_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT23_ENABLE_Pos)        /*!< PMU
2235:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2236:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT24_ENABLE_Pos         24U                                          /*!< PMU
2237:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT24_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT24_ENABLE_Pos)        /*!< PMU
2238:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2239:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT25_ENABLE_Pos         25U                                          /*!< PMU
2240:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT25_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT25_ENABLE_Pos)        /*!< PMU
2241:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2242:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT26_ENABLE_Pos         26U                                          /*!< PMU
2243:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT26_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT26_ENABLE_Pos)        /*!< PMU
2244:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2245:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT27_ENABLE_Pos         27U                                          /*!< PMU
2246:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT27_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT27_ENABLE_Pos)        /*!< PMU
2247:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2248:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT28_ENABLE_Pos         28U                                          /*!< PMU
2249:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT28_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT28_ENABLE_Pos)        /*!< PMU
2250:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2251:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT29_ENABLE_Pos         29U                                          /*!< PMU
2252:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT29_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT29_ENABLE_Pos)        /*!< PMU
2253:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2254:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT30_ENABLE_Pos         30U                                          /*!< PMU
2255:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT30_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT30_ENABLE_Pos)        /*!< PMU
2256:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2257:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CCNTR_ENABLE_Pos         31U                                          /*!< PMU
2258:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CCNTR_ENABLE_Msk        (1UL << PMU_CNTENSET_CCNTR_ENABLE_Pos)        /*!< PMU
2259:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2260:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Count Enable Clear Register Definitions */
2261:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT0_ENABLE_Pos          0U                                           /*!< PMU
2262:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT0_ENABLE_Msk         (1UL /*<< PMU_CNTENCLR_CNT0_ENABLE_Pos*/)     /*!< PMU
2263:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2264:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT1_ENABLE_Pos          1U                                           /*!< PMU
2265:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT1_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT1_ENABLE_Pos)         /*!< PMU
2266:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2267:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT2_ENABLE_Pos          2U                                           /*!< PMU
2268:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT2_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT2_ENABLE_Pos)         /*!< PMU
2269:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2270:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT3_ENABLE_Pos          3U                                           /*!< PMU
2271:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT3_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT3_ENABLE_Pos)         /*!< PMU
2272:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2273:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT4_ENABLE_Pos          4U                                           /*!< PMU
2274:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT4_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT4_ENABLE_Pos)         /*!< PMU
2275:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 61


2276:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT5_ENABLE_Pos          5U                                           /*!< PMU
2277:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT5_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT5_ENABLE_Pos)         /*!< PMU
2278:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2279:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT6_ENABLE_Pos          6U                                           /*!< PMU
2280:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT6_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT6_ENABLE_Pos)         /*!< PMU
2281:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2282:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT7_ENABLE_Pos          7U                                           /*!< PMU
2283:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT7_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT7_ENABLE_Pos)         /*!< PMU
2284:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2285:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT8_ENABLE_Pos          8U                                           /*!< PMU
2286:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT8_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT8_ENABLE_Pos)         /*!< PMU
2287:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2288:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT9_ENABLE_Pos          9U                                           /*!< PMU
2289:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT9_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT9_ENABLE_Pos)         /*!< PMU
2290:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2291:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT10_ENABLE_Pos         10U                                          /*!< PMU
2292:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT10_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT10_ENABLE_Pos)        /*!< PMU
2293:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2294:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT11_ENABLE_Pos         11U                                          /*!< PMU
2295:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT11_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT11_ENABLE_Pos)        /*!< PMU
2296:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2297:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT12_ENABLE_Pos         12U                                          /*!< PMU
2298:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT12_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT12_ENABLE_Pos)        /*!< PMU
2299:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2300:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT13_ENABLE_Pos         13U                                          /*!< PMU
2301:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT13_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT13_ENABLE_Pos)        /*!< PMU
2302:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2303:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT14_ENABLE_Pos         14U                                          /*!< PMU
2304:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT14_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT14_ENABLE_Pos)        /*!< PMU
2305:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2306:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT15_ENABLE_Pos         15U                                          /*!< PMU
2307:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT15_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT15_ENABLE_Pos)        /*!< PMU
2308:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2309:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT16_ENABLE_Pos         16U                                          /*!< PMU
2310:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT16_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT16_ENABLE_Pos)        /*!< PMU
2311:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2312:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT17_ENABLE_Pos         17U                                          /*!< PMU
2313:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT17_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT17_ENABLE_Pos)        /*!< PMU
2314:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2315:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT18_ENABLE_Pos         18U                                          /*!< PMU
2316:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT18_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT18_ENABLE_Pos)        /*!< PMU
2317:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2318:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT19_ENABLE_Pos         19U                                          /*!< PMU
2319:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT19_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT19_ENABLE_Pos)        /*!< PMU
2320:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2321:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT20_ENABLE_Pos         20U                                          /*!< PMU
2322:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT20_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT20_ENABLE_Pos)        /*!< PMU
2323:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2324:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT21_ENABLE_Pos         21U                                          /*!< PMU
2325:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT21_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT21_ENABLE_Pos)        /*!< PMU
2326:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2327:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT22_ENABLE_Pos         22U                                          /*!< PMU
2328:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT22_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT22_ENABLE_Pos)        /*!< PMU
2329:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2330:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT23_ENABLE_Pos         23U                                          /*!< PMU
2331:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT23_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT23_ENABLE_Pos)        /*!< PMU
2332:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 62


2333:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT24_ENABLE_Pos         24U                                          /*!< PMU
2334:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT24_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT24_ENABLE_Pos)        /*!< PMU
2335:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2336:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT25_ENABLE_Pos         25U                                          /*!< PMU
2337:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT25_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT25_ENABLE_Pos)        /*!< PMU
2338:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2339:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT26_ENABLE_Pos         26U                                          /*!< PMU
2340:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT26_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT26_ENABLE_Pos)        /*!< PMU
2341:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2342:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT27_ENABLE_Pos         27U                                          /*!< PMU
2343:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT27_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT27_ENABLE_Pos)        /*!< PMU
2344:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2345:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT28_ENABLE_Pos         28U                                          /*!< PMU
2346:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT28_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT28_ENABLE_Pos)        /*!< PMU
2347:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2348:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT29_ENABLE_Pos         29U                                          /*!< PMU
2349:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT29_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT29_ENABLE_Pos)        /*!< PMU
2350:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2351:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT30_ENABLE_Pos         30U                                          /*!< PMU
2352:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT30_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT30_ENABLE_Pos)        /*!< PMU
2353:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2354:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CCNTR_ENABLE_Pos         31U                                          /*!< PMU
2355:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CCNTR_ENABLE_Msk        (1UL << PMU_CNTENCLR_CCNTR_ENABLE_Pos)        /*!< PMU
2356:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2357:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Interrupt Enable Set Register Definitions */
2358:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT0_ENABLE_Pos          0U                                           /*!< PMU
2359:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT0_ENABLE_Msk         (1UL /*<< PMU_INTENSET_CNT0_ENABLE_Pos*/)     /*!< PMU
2360:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2361:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT1_ENABLE_Pos          1U                                           /*!< PMU
2362:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT1_ENABLE_Msk         (1UL << PMU_INTENSET_CNT1_ENABLE_Pos)         /*!< PMU
2363:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2364:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT2_ENABLE_Pos          2U                                           /*!< PMU
2365:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT2_ENABLE_Msk         (1UL << PMU_INTENSET_CNT2_ENABLE_Pos)         /*!< PMU
2366:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2367:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT3_ENABLE_Pos          3U                                           /*!< PMU
2368:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT3_ENABLE_Msk         (1UL << PMU_INTENSET_CNT3_ENABLE_Pos)         /*!< PMU
2369:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2370:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT4_ENABLE_Pos          4U                                           /*!< PMU
2371:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT4_ENABLE_Msk         (1UL << PMU_INTENSET_CNT4_ENABLE_Pos)         /*!< PMU
2372:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2373:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT5_ENABLE_Pos          5U                                           /*!< PMU
2374:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT5_ENABLE_Msk         (1UL << PMU_INTENSET_CNT5_ENABLE_Pos)         /*!< PMU
2375:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2376:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT6_ENABLE_Pos          6U                                           /*!< PMU
2377:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT6_ENABLE_Msk         (1UL << PMU_INTENSET_CNT6_ENABLE_Pos)         /*!< PMU
2378:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2379:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT7_ENABLE_Pos          7U                                           /*!< PMU
2380:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT7_ENABLE_Msk         (1UL << PMU_INTENSET_CNT7_ENABLE_Pos)         /*!< PMU
2381:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2382:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT8_ENABLE_Pos          8U                                           /*!< PMU
2383:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT8_ENABLE_Msk         (1UL << PMU_INTENSET_CNT8_ENABLE_Pos)         /*!< PMU
2384:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2385:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT9_ENABLE_Pos          9U                                           /*!< PMU
2386:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT9_ENABLE_Msk         (1UL << PMU_INTENSET_CNT9_ENABLE_Pos)         /*!< PMU
2387:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2388:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT10_ENABLE_Pos         10U                                          /*!< PMU
2389:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT10_ENABLE_Msk        (1UL << PMU_INTENSET_CNT10_ENABLE_Pos)        /*!< PMU
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 63


2390:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2391:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT11_ENABLE_Pos         11U                                          /*!< PMU
2392:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT11_ENABLE_Msk        (1UL << PMU_INTENSET_CNT11_ENABLE_Pos)        /*!< PMU
2393:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2394:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT12_ENABLE_Pos         12U                                          /*!< PMU
2395:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT12_ENABLE_Msk        (1UL << PMU_INTENSET_CNT12_ENABLE_Pos)        /*!< PMU
2396:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2397:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT13_ENABLE_Pos         13U                                          /*!< PMU
2398:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT13_ENABLE_Msk        (1UL << PMU_INTENSET_CNT13_ENABLE_Pos)        /*!< PMU
2399:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2400:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT14_ENABLE_Pos         14U                                          /*!< PMU
2401:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT14_ENABLE_Msk        (1UL << PMU_INTENSET_CNT14_ENABLE_Pos)        /*!< PMU
2402:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2403:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT15_ENABLE_Pos         15U                                          /*!< PMU
2404:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT15_ENABLE_Msk        (1UL << PMU_INTENSET_CNT15_ENABLE_Pos)        /*!< PMU
2405:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2406:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT16_ENABLE_Pos         16U                                          /*!< PMU
2407:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT16_ENABLE_Msk        (1UL << PMU_INTENSET_CNT16_ENABLE_Pos)        /*!< PMU
2408:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2409:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT17_ENABLE_Pos         17U                                          /*!< PMU
2410:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT17_ENABLE_Msk        (1UL << PMU_INTENSET_CNT17_ENABLE_Pos)        /*!< PMU
2411:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2412:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT18_ENABLE_Pos         18U                                          /*!< PMU
2413:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT18_ENABLE_Msk        (1UL << PMU_INTENSET_CNT18_ENABLE_Pos)        /*!< PMU
2414:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2415:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT19_ENABLE_Pos         19U                                          /*!< PMU
2416:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT19_ENABLE_Msk        (1UL << PMU_INTENSET_CNT19_ENABLE_Pos)        /*!< PMU
2417:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2418:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT20_ENABLE_Pos         20U                                          /*!< PMU
2419:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT20_ENABLE_Msk        (1UL << PMU_INTENSET_CNT20_ENABLE_Pos)        /*!< PMU
2420:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2421:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT21_ENABLE_Pos         21U                                          /*!< PMU
2422:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT21_ENABLE_Msk        (1UL << PMU_INTENSET_CNT21_ENABLE_Pos)        /*!< PMU
2423:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2424:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT22_ENABLE_Pos         22U                                          /*!< PMU
2425:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT22_ENABLE_Msk        (1UL << PMU_INTENSET_CNT22_ENABLE_Pos)        /*!< PMU
2426:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2427:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT23_ENABLE_Pos         23U                                          /*!< PMU
2428:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT23_ENABLE_Msk        (1UL << PMU_INTENSET_CNT23_ENABLE_Pos)        /*!< PMU
2429:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2430:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT24_ENABLE_Pos         24U                                          /*!< PMU
2431:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT24_ENABLE_Msk        (1UL << PMU_INTENSET_CNT24_ENABLE_Pos)        /*!< PMU
2432:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2433:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT25_ENABLE_Pos         25U                                          /*!< PMU
2434:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT25_ENABLE_Msk        (1UL << PMU_INTENSET_CNT25_ENABLE_Pos)        /*!< PMU
2435:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2436:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT26_ENABLE_Pos         26U                                          /*!< PMU
2437:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT26_ENABLE_Msk        (1UL << PMU_INTENSET_CNT26_ENABLE_Pos)        /*!< PMU
2438:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2439:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT27_ENABLE_Pos         27U                                          /*!< PMU
2440:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT27_ENABLE_Msk        (1UL << PMU_INTENSET_CNT27_ENABLE_Pos)        /*!< PMU
2441:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2442:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT28_ENABLE_Pos         28U                                          /*!< PMU
2443:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT28_ENABLE_Msk        (1UL << PMU_INTENSET_CNT28_ENABLE_Pos)        /*!< PMU
2444:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2445:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT29_ENABLE_Pos         29U                                          /*!< PMU
2446:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT29_ENABLE_Msk        (1UL << PMU_INTENSET_CNT29_ENABLE_Pos)        /*!< PMU
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 64


2447:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2448:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT30_ENABLE_Pos         30U                                          /*!< PMU
2449:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT30_ENABLE_Msk        (1UL << PMU_INTENSET_CNT30_ENABLE_Pos)        /*!< PMU
2450:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2451:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CYCCNT_ENABLE_Pos        31U                                          /*!< PMU
2452:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CCYCNT_ENABLE_Msk       (1UL << PMU_INTENSET_CYCCNT_ENABLE_Pos)       /*!< PMU
2453:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2454:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Interrupt Enable Clear Register Definitions */
2455:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT0_ENABLE_Pos          0U                                           /*!< PMU
2456:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT0_ENABLE_Msk         (1UL /*<< PMU_INTENCLR_CNT0_ENABLE_Pos*/)     /*!< PMU
2457:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2458:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT1_ENABLE_Pos          1U                                           /*!< PMU
2459:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT1_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT1_ENABLE_Pos)         /*!< PMU
2460:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2461:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT2_ENABLE_Pos          2U                                           /*!< PMU
2462:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT2_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT2_ENABLE_Pos)         /*!< PMU
2463:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2464:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT3_ENABLE_Pos          3U                                           /*!< PMU
2465:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT3_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT3_ENABLE_Pos)         /*!< PMU
2466:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2467:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT4_ENABLE_Pos          4U                                           /*!< PMU
2468:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT4_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT4_ENABLE_Pos)         /*!< PMU
2469:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2470:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT5_ENABLE_Pos          5U                                           /*!< PMU
2471:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT5_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT5_ENABLE_Pos)         /*!< PMU
2472:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2473:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT6_ENABLE_Pos          6U                                           /*!< PMU
2474:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT6_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT6_ENABLE_Pos)         /*!< PMU
2475:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2476:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT7_ENABLE_Pos          7U                                           /*!< PMU
2477:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT7_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT7_ENABLE_Pos)         /*!< PMU
2478:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2479:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT8_ENABLE_Pos          8U                                           /*!< PMU
2480:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT8_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT8_ENABLE_Pos)         /*!< PMU
2481:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2482:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT9_ENABLE_Pos          9U                                           /*!< PMU
2483:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT9_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT9_ENABLE_Pos)         /*!< PMU
2484:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2485:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT10_ENABLE_Pos         10U                                          /*!< PMU
2486:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT10_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT10_ENABLE_Pos)        /*!< PMU
2487:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2488:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT11_ENABLE_Pos         11U                                          /*!< PMU
2489:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT11_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT11_ENABLE_Pos)        /*!< PMU
2490:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2491:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT12_ENABLE_Pos         12U                                          /*!< PMU
2492:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT12_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT12_ENABLE_Pos)        /*!< PMU
2493:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2494:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT13_ENABLE_Pos         13U                                          /*!< PMU
2495:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT13_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT13_ENABLE_Pos)        /*!< PMU
2496:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2497:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT14_ENABLE_Pos         14U                                          /*!< PMU
2498:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT14_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT14_ENABLE_Pos)        /*!< PMU
2499:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2500:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT15_ENABLE_Pos         15U                                          /*!< PMU
2501:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT15_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT15_ENABLE_Pos)        /*!< PMU
2502:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2503:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT16_ENABLE_Pos         16U                                          /*!< PMU
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 65


2504:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT16_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT16_ENABLE_Pos)        /*!< PMU
2505:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2506:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT17_ENABLE_Pos         17U                                          /*!< PMU
2507:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT17_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT17_ENABLE_Pos)        /*!< PMU
2508:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2509:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT18_ENABLE_Pos         18U                                          /*!< PMU
2510:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT18_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT18_ENABLE_Pos)        /*!< PMU
2511:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2512:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT19_ENABLE_Pos         19U                                          /*!< PMU
2513:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT19_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT19_ENABLE_Pos)        /*!< PMU
2514:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2515:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT20_ENABLE_Pos         20U                                          /*!< PMU
2516:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT20_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT20_ENABLE_Pos)        /*!< PMU
2517:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2518:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT21_ENABLE_Pos         21U                                          /*!< PMU
2519:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT21_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT21_ENABLE_Pos)        /*!< PMU
2520:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2521:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT22_ENABLE_Pos         22U                                          /*!< PMU
2522:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT22_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT22_ENABLE_Pos)        /*!< PMU
2523:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2524:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT23_ENABLE_Pos         23U                                          /*!< PMU
2525:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT23_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT23_ENABLE_Pos)        /*!< PMU
2526:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2527:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT24_ENABLE_Pos         24U                                          /*!< PMU
2528:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT24_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT24_ENABLE_Pos)        /*!< PMU
2529:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2530:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT25_ENABLE_Pos         25U                                          /*!< PMU
2531:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT25_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT25_ENABLE_Pos)        /*!< PMU
2532:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2533:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT26_ENABLE_Pos         26U                                          /*!< PMU
2534:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT26_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT26_ENABLE_Pos)        /*!< PMU
2535:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2536:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT27_ENABLE_Pos         27U                                          /*!< PMU
2537:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT27_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT27_ENABLE_Pos)        /*!< PMU
2538:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2539:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT28_ENABLE_Pos         28U                                          /*!< PMU
2540:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT28_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT28_ENABLE_Pos)        /*!< PMU
2541:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2542:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT29_ENABLE_Pos         29U                                          /*!< PMU
2543:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT29_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT29_ENABLE_Pos)        /*!< PMU
2544:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2545:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT30_ENABLE_Pos         30U                                          /*!< PMU
2546:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT30_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT30_ENABLE_Pos)        /*!< PMU
2547:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2548:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CYCCNT_ENABLE_Pos        31U                                          /*!< PMU
2549:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CYCCNT_ENABLE_Msk       (1UL << PMU_INTENCLR_CYCCNT_ENABLE_Pos)       /*!< PMU
2550:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2551:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Overflow Flag Status Set Register Definitions */
2552:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT0_STATUS_Pos            0U                                           /*!< PMU
2553:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT0_STATUS_Msk           (1UL /*<< PMU_OVSSET_CNT0_STATUS_Pos*/)       /*!< PMU
2554:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2555:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT1_STATUS_Pos            1U                                           /*!< PMU
2556:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT1_STATUS_Msk           (1UL << PMU_OVSSET_CNT1_STATUS_Pos)           /*!< PMU
2557:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2558:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT2_STATUS_Pos            2U                                           /*!< PMU
2559:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT2_STATUS_Msk           (1UL << PMU_OVSSET_CNT2_STATUS_Pos)           /*!< PMU
2560:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 66


2561:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT3_STATUS_Pos            3U                                           /*!< PMU
2562:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT3_STATUS_Msk           (1UL << PMU_OVSSET_CNT3_STATUS_Pos)           /*!< PMU
2563:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2564:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT4_STATUS_Pos            4U                                           /*!< PMU
2565:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT4_STATUS_Msk           (1UL << PMU_OVSSET_CNT4_STATUS_Pos)           /*!< PMU
2566:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2567:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT5_STATUS_Pos            5U                                           /*!< PMU
2568:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT5_STATUS_Msk           (1UL << PMU_OVSSET_CNT5_STATUS_Pos)           /*!< PMU
2569:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2570:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT6_STATUS_Pos            6U                                           /*!< PMU
2571:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT6_STATUS_Msk           (1UL << PMU_OVSSET_CNT6_STATUS_Pos)           /*!< PMU
2572:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2573:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT7_STATUS_Pos            7U                                           /*!< PMU
2574:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT7_STATUS_Msk           (1UL << PMU_OVSSET_CNT7_STATUS_Pos)           /*!< PMU
2575:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2576:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT8_STATUS_Pos            8U                                           /*!< PMU
2577:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT8_STATUS_Msk           (1UL << PMU_OVSSET_CNT8_STATUS_Pos)           /*!< PMU
2578:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2579:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT9_STATUS_Pos            9U                                           /*!< PMU
2580:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT9_STATUS_Msk           (1UL << PMU_OVSSET_CNT9_STATUS_Pos)           /*!< PMU
2581:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2582:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT10_STATUS_Pos           10U                                          /*!< PMU
2583:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT10_STATUS_Msk          (1UL << PMU_OVSSET_CNT10_STATUS_Pos)          /*!< PMU
2584:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2585:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT11_STATUS_Pos           11U                                          /*!< PMU
2586:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT11_STATUS_Msk          (1UL << PMU_OVSSET_CNT11_STATUS_Pos)          /*!< PMU
2587:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2588:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT12_STATUS_Pos           12U                                          /*!< PMU
2589:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT12_STATUS_Msk          (1UL << PMU_OVSSET_CNT12_STATUS_Pos)          /*!< PMU
2590:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2591:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT13_STATUS_Pos           13U                                          /*!< PMU
2592:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT13_STATUS_Msk          (1UL << PMU_OVSSET_CNT13_STATUS_Pos)          /*!< PMU
2593:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2594:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT14_STATUS_Pos           14U                                          /*!< PMU
2595:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT14_STATUS_Msk          (1UL << PMU_OVSSET_CNT14_STATUS_Pos)          /*!< PMU
2596:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2597:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT15_STATUS_Pos           15U                                          /*!< PMU
2598:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT15_STATUS_Msk          (1UL << PMU_OVSSET_CNT15_STATUS_Pos)          /*!< PMU
2599:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2600:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT16_STATUS_Pos           16U                                          /*!< PMU
2601:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT16_STATUS_Msk          (1UL << PMU_OVSSET_CNT16_STATUS_Pos)          /*!< PMU
2602:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2603:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT17_STATUS_Pos           17U                                          /*!< PMU
2604:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT17_STATUS_Msk          (1UL << PMU_OVSSET_CNT17_STATUS_Pos)          /*!< PMU
2605:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2606:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT18_STATUS_Pos           18U                                          /*!< PMU
2607:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT18_STATUS_Msk          (1UL << PMU_OVSSET_CNT18_STATUS_Pos)          /*!< PMU
2608:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2609:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT19_STATUS_Pos           19U                                          /*!< PMU
2610:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT19_STATUS_Msk          (1UL << PMU_OVSSET_CNT19_STATUS_Pos)          /*!< PMU
2611:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2612:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT20_STATUS_Pos           20U                                          /*!< PMU
2613:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT20_STATUS_Msk          (1UL << PMU_OVSSET_CNT20_STATUS_Pos)          /*!< PMU
2614:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2615:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT21_STATUS_Pos           21U                                          /*!< PMU
2616:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT21_STATUS_Msk          (1UL << PMU_OVSSET_CNT21_STATUS_Pos)          /*!< PMU
2617:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 67


2618:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT22_STATUS_Pos           22U                                          /*!< PMU
2619:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT22_STATUS_Msk          (1UL << PMU_OVSSET_CNT22_STATUS_Pos)          /*!< PMU
2620:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2621:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT23_STATUS_Pos           23U                                          /*!< PMU
2622:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT23_STATUS_Msk          (1UL << PMU_OVSSET_CNT23_STATUS_Pos)          /*!< PMU
2623:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2624:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT24_STATUS_Pos           24U                                          /*!< PMU
2625:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT24_STATUS_Msk          (1UL << PMU_OVSSET_CNT24_STATUS_Pos)          /*!< PMU
2626:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2627:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT25_STATUS_Pos           25U                                          /*!< PMU
2628:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT25_STATUS_Msk          (1UL << PMU_OVSSET_CNT25_STATUS_Pos)          /*!< PMU
2629:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2630:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT26_STATUS_Pos           26U                                          /*!< PMU
2631:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT26_STATUS_Msk          (1UL << PMU_OVSSET_CNT26_STATUS_Pos)          /*!< PMU
2632:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2633:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT27_STATUS_Pos           27U                                          /*!< PMU
2634:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT27_STATUS_Msk          (1UL << PMU_OVSSET_CNT27_STATUS_Pos)          /*!< PMU
2635:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2636:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT28_STATUS_Pos           28U                                          /*!< PMU
2637:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT28_STATUS_Msk          (1UL << PMU_OVSSET_CNT28_STATUS_Pos)          /*!< PMU
2638:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2639:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT29_STATUS_Pos           29U                                          /*!< PMU
2640:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT29_STATUS_Msk          (1UL << PMU_OVSSET_CNT29_STATUS_Pos)          /*!< PMU
2641:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2642:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT30_STATUS_Pos           30U                                          /*!< PMU
2643:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT30_STATUS_Msk          (1UL << PMU_OVSSET_CNT30_STATUS_Pos)          /*!< PMU
2644:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2645:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CYCCNT_STATUS_Pos          31U                                          /*!< PMU
2646:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CYCCNT_STATUS_Msk         (1UL << PMU_OVSSET_CYCCNT_STATUS_Pos)         /*!< PMU
2647:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2648:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Overflow Flag Status Clear Register Definitions */
2649:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT0_STATUS_Pos            0U                                           /*!< PMU
2650:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT0_STATUS_Msk           (1UL /*<< PMU_OVSCLR_CNT0_STATUS_Pos*/)       /*!< PMU
2651:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2652:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT1_STATUS_Pos            1U                                           /*!< PMU
2653:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT1_STATUS_Msk           (1UL << PMU_OVSCLR_CNT1_STATUS_Pos)           /*!< PMU
2654:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2655:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT2_STATUS_Pos            2U                                           /*!< PMU
2656:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT2_STATUS_Msk           (1UL << PMU_OVSCLR_CNT2_STATUS_Pos)           /*!< PMU
2657:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2658:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT3_STATUS_Pos            3U                                           /*!< PMU
2659:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT3_STATUS_Msk           (1UL << PMU_OVSCLR_CNT3_STATUS_Pos)           /*!< PMU
2660:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2661:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT4_STATUS_Pos            4U                                           /*!< PMU
2662:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT4_STATUS_Msk           (1UL << PMU_OVSCLR_CNT4_STATUS_Pos)           /*!< PMU
2663:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2664:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT5_STATUS_Pos            5U                                           /*!< PMU
2665:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT5_STATUS_Msk           (1UL << PMU_OVSCLR_CNT5_STATUS_Pos)           /*!< PMU
2666:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2667:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT6_STATUS_Pos            6U                                           /*!< PMU
2668:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT6_STATUS_Msk           (1UL << PMU_OVSCLR_CNT6_STATUS_Pos)           /*!< PMU
2669:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2670:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT7_STATUS_Pos            7U                                           /*!< PMU
2671:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT7_STATUS_Msk           (1UL << PMU_OVSCLR_CNT7_STATUS_Pos)           /*!< PMU
2672:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2673:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT8_STATUS_Pos            8U                                           /*!< PMU
2674:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT8_STATUS_Msk           (1UL << PMU_OVSCLR_CNT8_STATUS_Pos)           /*!< PMU
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 68


2675:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2676:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT9_STATUS_Pos            9U                                           /*!< PMU
2677:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT9_STATUS_Msk           (1UL << PMU_OVSCLR_CNT9_STATUS_Pos)           /*!< PMU
2678:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2679:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT10_STATUS_Pos           10U                                          /*!< PMU
2680:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT10_STATUS_Msk          (1UL << PMU_OVSCLR_CNT10_STATUS_Pos)          /*!< PMU
2681:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2682:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT11_STATUS_Pos           11U                                          /*!< PMU
2683:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT11_STATUS_Msk          (1UL << PMU_OVSCLR_CNT11_STATUS_Pos)          /*!< PMU
2684:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2685:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT12_STATUS_Pos           12U                                          /*!< PMU
2686:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT12_STATUS_Msk          (1UL << PMU_OVSCLR_CNT12_STATUS_Pos)          /*!< PMU
2687:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2688:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT13_STATUS_Pos           13U                                          /*!< PMU
2689:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT13_STATUS_Msk          (1UL << PMU_OVSCLR_CNT13_STATUS_Pos)          /*!< PMU
2690:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2691:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT14_STATUS_Pos           14U                                          /*!< PMU
2692:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT14_STATUS_Msk          (1UL << PMU_OVSCLR_CNT14_STATUS_Pos)          /*!< PMU
2693:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2694:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT15_STATUS_Pos           15U                                          /*!< PMU
2695:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT15_STATUS_Msk          (1UL << PMU_OVSCLR_CNT15_STATUS_Pos)          /*!< PMU
2696:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2697:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT16_STATUS_Pos           16U                                          /*!< PMU
2698:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT16_STATUS_Msk          (1UL << PMU_OVSCLR_CNT16_STATUS_Pos)          /*!< PMU
2699:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2700:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT17_STATUS_Pos           17U                                          /*!< PMU
2701:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT17_STATUS_Msk          (1UL << PMU_OVSCLR_CNT17_STATUS_Pos)          /*!< PMU
2702:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2703:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT18_STATUS_Pos           18U                                          /*!< PMU
2704:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT18_STATUS_Msk          (1UL << PMU_OVSCLR_CNT18_STATUS_Pos)          /*!< PMU
2705:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2706:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT19_STATUS_Pos           19U                                          /*!< PMU
2707:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT19_STATUS_Msk          (1UL << PMU_OVSCLR_CNT19_STATUS_Pos)          /*!< PMU
2708:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2709:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT20_STATUS_Pos           20U                                          /*!< PMU
2710:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT20_STATUS_Msk          (1UL << PMU_OVSCLR_CNT20_STATUS_Pos)          /*!< PMU
2711:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2712:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT21_STATUS_Pos           21U                                          /*!< PMU
2713:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT21_STATUS_Msk          (1UL << PMU_OVSCLR_CNT21_STATUS_Pos)          /*!< PMU
2714:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2715:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT22_STATUS_Pos           22U                                          /*!< PMU
2716:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT22_STATUS_Msk          (1UL << PMU_OVSCLR_CNT22_STATUS_Pos)          /*!< PMU
2717:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2718:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT23_STATUS_Pos           23U                                          /*!< PMU
2719:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT23_STATUS_Msk          (1UL << PMU_OVSCLR_CNT23_STATUS_Pos)          /*!< PMU
2720:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2721:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT24_STATUS_Pos           24U                                          /*!< PMU
2722:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT24_STATUS_Msk          (1UL << PMU_OVSCLR_CNT24_STATUS_Pos)          /*!< PMU
2723:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2724:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT25_STATUS_Pos           25U                                          /*!< PMU
2725:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT25_STATUS_Msk          (1UL << PMU_OVSCLR_CNT25_STATUS_Pos)          /*!< PMU
2726:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2727:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT26_STATUS_Pos           26U                                          /*!< PMU
2728:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT26_STATUS_Msk          (1UL << PMU_OVSCLR_CNT26_STATUS_Pos)          /*!< PMU
2729:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2730:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT27_STATUS_Pos           27U                                          /*!< PMU
2731:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT27_STATUS_Msk          (1UL << PMU_OVSCLR_CNT27_STATUS_Pos)          /*!< PMU
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 69


2732:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2733:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT28_STATUS_Pos           28U                                          /*!< PMU
2734:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT28_STATUS_Msk          (1UL << PMU_OVSCLR_CNT28_STATUS_Pos)          /*!< PMU
2735:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2736:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT29_STATUS_Pos           29U                                          /*!< PMU
2737:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT29_STATUS_Msk          (1UL << PMU_OVSCLR_CNT29_STATUS_Pos)          /*!< PMU
2738:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2739:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT30_STATUS_Pos           30U                                          /*!< PMU
2740:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT30_STATUS_Msk          (1UL << PMU_OVSCLR_CNT30_STATUS_Pos)          /*!< PMU
2741:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2742:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CYCCNT_STATUS_Pos          31U                                          /*!< PMU
2743:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CYCCNT_STATUS_Msk         (1UL << PMU_OVSCLR_CYCCNT_STATUS_Pos)         /*!< PMU
2744:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2745:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Software Increment Counter */
2746:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT0_Pos                    0U                                           /*!< PMU
2747:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT0_Msk                   (1UL /*<< PMU_SWINC_CNT0_Pos */)              /*!< PMU
2748:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2749:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT1_Pos                    1U                                           /*!< PMU
2750:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT1_Msk                   (1UL << PMU_SWINC_CNT1_Pos)                   /*!< PMU
2751:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2752:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT2_Pos                    2U                                           /*!< PMU
2753:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT2_Msk                   (1UL << PMU_SWINC_CNT2_Pos)                   /*!< PMU
2754:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2755:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT3_Pos                    3U                                           /*!< PMU
2756:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT3_Msk                   (1UL << PMU_SWINC_CNT3_Pos)                   /*!< PMU
2757:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2758:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT4_Pos                    4U                                           /*!< PMU
2759:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT4_Msk                   (1UL << PMU_SWINC_CNT4_Pos)                   /*!< PMU
2760:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2761:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT5_Pos                    5U                                           /*!< PMU
2762:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT5_Msk                   (1UL << PMU_SWINC_CNT5_Pos)                   /*!< PMU
2763:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2764:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT6_Pos                    6U                                           /*!< PMU
2765:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT6_Msk                   (1UL << PMU_SWINC_CNT6_Pos)                   /*!< PMU
2766:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2767:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT7_Pos                    7U                                           /*!< PMU
2768:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT7_Msk                   (1UL << PMU_SWINC_CNT7_Pos)                   /*!< PMU
2769:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2770:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT8_Pos                    8U                                           /*!< PMU
2771:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT8_Msk                   (1UL << PMU_SWINC_CNT8_Pos)                   /*!< PMU
2772:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2773:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT9_Pos                    9U                                           /*!< PMU
2774:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT9_Msk                   (1UL << PMU_SWINC_CNT9_Pos)                   /*!< PMU
2775:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2776:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT10_Pos                   10U                                          /*!< PMU
2777:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT10_Msk                  (1UL << PMU_SWINC_CNT10_Pos)                  /*!< PMU
2778:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2779:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT11_Pos                   11U                                          /*!< PMU
2780:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT11_Msk                  (1UL << PMU_SWINC_CNT11_Pos)                  /*!< PMU
2781:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2782:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT12_Pos                   12U                                          /*!< PMU
2783:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT12_Msk                  (1UL << PMU_SWINC_CNT12_Pos)                  /*!< PMU
2784:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2785:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT13_Pos                   13U                                          /*!< PMU
2786:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT13_Msk                  (1UL << PMU_SWINC_CNT13_Pos)                  /*!< PMU
2787:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2788:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT14_Pos                   14U                                          /*!< PMU
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 70


2789:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT14_Msk                  (1UL << PMU_SWINC_CNT14_Pos)                  /*!< PMU
2790:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2791:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT15_Pos                   15U                                          /*!< PMU
2792:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT15_Msk                  (1UL << PMU_SWINC_CNT15_Pos)                  /*!< PMU
2793:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2794:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT16_Pos                   16U                                          /*!< PMU
2795:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT16_Msk                  (1UL << PMU_SWINC_CNT16_Pos)                  /*!< PMU
2796:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2797:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT17_Pos                   17U                                          /*!< PMU
2798:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT17_Msk                  (1UL << PMU_SWINC_CNT17_Pos)                  /*!< PMU
2799:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2800:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT18_Pos                   18U                                          /*!< PMU
2801:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT18_Msk                  (1UL << PMU_SWINC_CNT18_Pos)                  /*!< PMU
2802:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2803:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT19_Pos                   19U                                          /*!< PMU
2804:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT19_Msk                  (1UL << PMU_SWINC_CNT19_Pos)                  /*!< PMU
2805:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2806:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT20_Pos                   20U                                          /*!< PMU
2807:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT20_Msk                  (1UL << PMU_SWINC_CNT20_Pos)                  /*!< PMU
2808:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2809:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT21_Pos                   21U                                          /*!< PMU
2810:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT21_Msk                  (1UL << PMU_SWINC_CNT21_Pos)                  /*!< PMU
2811:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2812:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT22_Pos                   22U                                          /*!< PMU
2813:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT22_Msk                  (1UL << PMU_SWINC_CNT22_Pos)                  /*!< PMU
2814:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2815:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT23_Pos                   23U                                          /*!< PMU
2816:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT23_Msk                  (1UL << PMU_SWINC_CNT23_Pos)                  /*!< PMU
2817:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2818:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT24_Pos                   24U                                          /*!< PMU
2819:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT24_Msk                  (1UL << PMU_SWINC_CNT24_Pos)                  /*!< PMU
2820:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2821:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT25_Pos                   25U                                          /*!< PMU
2822:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT25_Msk                  (1UL << PMU_SWINC_CNT25_Pos)                  /*!< PMU
2823:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2824:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT26_Pos                   26U                                          /*!< PMU
2825:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT26_Msk                  (1UL << PMU_SWINC_CNT26_Pos)                  /*!< PMU
2826:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2827:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT27_Pos                   27U                                          /*!< PMU
2828:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT27_Msk                  (1UL << PMU_SWINC_CNT27_Pos)                  /*!< PMU
2829:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2830:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT28_Pos                   28U                                          /*!< PMU
2831:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT28_Msk                  (1UL << PMU_SWINC_CNT28_Pos)                  /*!< PMU
2832:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2833:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT29_Pos                   29U                                          /*!< PMU
2834:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT29_Msk                  (1UL << PMU_SWINC_CNT29_Pos)                  /*!< PMU
2835:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2836:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT30_Pos                   30U                                          /*!< PMU
2837:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT30_Msk                  (1UL << PMU_SWINC_CNT30_Pos)                  /*!< PMU
2838:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2839:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Control Register Definitions */
2840:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_ENABLE_Pos                   0U                                           /*!< PMU
2841:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_ENABLE_Msk                  (1UL /*<< PMU_CTRL_ENABLE_Pos*/)              /*!< PMU
2842:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2843:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_EVENTCNT_RESET_Pos           1U                                           /*!< PMU
2844:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_EVENTCNT_RESET_Msk          (1UL << PMU_CTRL_EVENTCNT_RESET_Pos)          /*!< PMU
2845:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 71


2846:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_CYCCNT_RESET_Pos             2U                                           /*!< PMU
2847:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_CYCCNT_RESET_Msk            (1UL << PMU_CTRL_CYCCNT_RESET_Pos)            /*!< PMU
2848:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2849:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_CYCCNT_DISABLE_Pos           5U                                           /*!< PMU
2850:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_CYCCNT_DISABLE_Msk          (1UL << PMU_CTRL_CYCCNT_DISABLE_Pos)          /*!< PMU
2851:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2852:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_FRZ_ON_OV_Pos                9U                                           /*!< PMU
2853:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_FRZ_ON_OV_Msk               (1UL << PMU_CTRL_FRZ_ON_OVERFLOW_Pos)         /*!< PMU
2854:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2855:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_TRACE_ON_OV_Pos              11U                                          /*!< PMU
2856:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_TRACE_ON_OV_Msk             (1UL << PMU_CTRL_TRACE_ON_OVERFLOW_Pos)       /*!< PMU
2857:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2858:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Type Register Definitions */
2859:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_NUM_CNTS_Pos                 0U                                           /*!< PMU
2860:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_NUM_CNTS_Msk                (0xFFUL /*<< PMU_TYPE_NUM_CNTS_Pos*/)         /*!< PMU
2861:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2862:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_SIZE_CNTS_Pos                8U                                           /*!< PMU
2863:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_SIZE_CNTS_Msk               (0x3FUL << PMU_TYPE_SIZE_CNTS_Pos)            /*!< PMU
2864:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2865:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_CYCCNT_PRESENT_Pos           14U                                          /*!< PMU
2866:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_CYCCNT_PRESENT_Msk          (1UL << PMU_TYPE_CYCCNT_PRESENT_Pos)          /*!< PMU
2867:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2868:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_FRZ_OV_SUPPORT_Pos           21U                                          /*!< PMU
2869:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_FRZ_OV_SUPPORT_Msk          (1UL << PMU_TYPE_FRZ_OV_SUPPORT_Pos)          /*!< PMU
2870:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2871:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_TRACE_ON_OV_SUPPORT_Pos      23U                                          /*!< PMU
2872:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_TRACE_ON_OV_SUPPORT_Msk     (1UL << PMU_TYPE_FRZ_OV_SUPPORT_Pos)          /*!< PMU
2873:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2874:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Authentication Status Register Definitions */
2875:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSID_Pos               0U                                           /*!< PMU
2876:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSID_Msk              (0x3UL /*<< PMU_AUTHSTATUS_NSID_Pos*/)        /*!< PMU
2877:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2878:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSNID_Pos              2U                                           /*!< PMU
2879:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSNID_Msk             (0x3UL << PMU_AUTHSTATUS_NSNID_Pos)           /*!< PMU
2880:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2881:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SID_Pos                4U                                           /*!< PMU
2882:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SID_Msk               (0x3UL << PMU_AUTHSTATUS_SID_Pos)             /*!< PMU
2883:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2884:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SNID_Pos               6U                                           /*!< PMU
2885:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SNID_Msk              (0x3UL << PMU_AUTHSTATUS_SNID_Pos)            /*!< PMU
2886:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2887:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSUID_Pos              16U                                          /*!< PMU
2888:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSUID_Msk             (0x3UL << PMU_AUTHSTATUS_NSUID_Pos)           /*!< PMU
2889:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2890:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSUNID_Pos             18U                                          /*!< PMU
2891:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSUNID_Msk            (0x3UL << PMU_AUTHSTATUS_NSUNID_Pos)          /*!< PMU
2892:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2893:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SUID_Pos               20U                                          /*!< PMU
2894:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SUID_Msk              (0x3UL << PMU_AUTHSTATUS_SUID_Pos)            /*!< PMU
2895:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2896:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SUNID_Pos              22U                                          /*!< PMU
2897:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SUNID_Msk             (0x3UL << PMU_AUTHSTATUS_SUNID_Pos)           /*!< PMU
2898:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2899:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_PMU */
2900:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
2901:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2902:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 72


2903:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
2904:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
2905:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
2906:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
2907:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
2908:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
2909:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
2910:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2911:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
2912:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
2913:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
2914:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
2915:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
2916:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
2917:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
2918:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region Number Register */
2919:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
2920:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  MPU Region Limit Address Registe
2921:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Region Base Address Register
2922:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RLAR_A1;                /*!< Offset: 0x018 (R/W)  MPU Region Limit Address Registe
2923:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Region Base Address Register
2924:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RLAR_A2;                /*!< Offset: 0x020 (R/W)  MPU Region Limit Address Registe
2925:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Region Base Address Register
2926:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RLAR_A3;                /*!< Offset: 0x028 (R/W)  MPU Region Limit Address Registe
2927:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[1];
2928:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   union {
2929:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t MAIR[2];
2930:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   struct {
2931:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t MAIR0;                  /*!< Offset: 0x030 (R/W)  MPU Memory Attribute Indirection
2932:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t MAIR1;                  /*!< Offset: 0x034 (R/W)  MPU Memory Attribute Indirection
2933:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   };
2934:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   };
2935:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } MPU_Type;
2936:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2937:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_RALIASES                  4U
2938:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2939:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief MPU Type Register Definitions */
2940:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
2941:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
2942:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2943:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
2944:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
2945:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2946:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
2947:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
2948:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2949:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief MPU Control Register Definitions */
2950:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
2951:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
2952:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2953:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
2954:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
2955:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2956:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
2957:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
2958:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2959:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief MPU Region Number Register Definitions */
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 73


2960:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
2961:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
2962:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2963:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief MPU Region Base Address Register Definitions */
2964:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_BASE_Pos                   5U                                            /*!< MPU 
2965:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_BASE_Msk                  (0x7FFFFFFUL << MPU_RBAR_BASE_Pos)             /*!< MPU 
2966:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2967:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_SH_Pos                     3U                                            /*!< MPU 
2968:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_SH_Msk                    (0x3UL << MPU_RBAR_SH_Pos)                     /*!< MPU 
2969:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2970:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_AP_Pos                     1U                                            /*!< MPU 
2971:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_AP_Msk                    (0x3UL << MPU_RBAR_AP_Pos)                     /*!< MPU 
2972:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2973:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_XN_Pos                     0U                                            /*!< MPU 
2974:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_XN_Msk                    (01UL /*<< MPU_RBAR_XN_Pos*/)                  /*!< MPU 
2975:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2976:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief MPU Region Limit Address Register Definitions */
2977:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_LIMIT_Pos                  5U                                            /*!< MPU 
2978:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_LIMIT_Msk                 (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos)            /*!< MPU 
2979:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2980:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_PXN_Pos                    4U                                            /*!< MPU 
2981:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_PXN_Msk                   (1UL << MPU_RLAR_PXN_Pos)                      /*!< MPU 
2982:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2983:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_AttrIndx_Pos               1U                                            /*!< MPU 
2984:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_AttrIndx_Msk              (0x7UL << MPU_RLAR_AttrIndx_Pos)               /*!< MPU 
2985:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2986:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_EN_Pos                     0U                                            /*!< MPU 
2987:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_EN_Msk                    (1UL /*<< MPU_RLAR_EN_Pos*/)                   /*!< MPU 
2988:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2989:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief MPU Memory Attribute Indirection Register 0 Definitions */
2990:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr3_Pos                24U                                            /*!< MPU 
2991:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr3_Msk                (0xFFUL << MPU_MAIR0_Attr3_Pos)                /*!< MPU 
2992:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2993:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr2_Pos                16U                                            /*!< MPU 
2994:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr2_Msk                (0xFFUL << MPU_MAIR0_Attr2_Pos)                /*!< MPU 
2995:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2996:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr1_Pos                 8U                                            /*!< MPU 
2997:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr1_Msk                (0xFFUL << MPU_MAIR0_Attr1_Pos)                /*!< MPU 
2998:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2999:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr0_Pos                 0U                                            /*!< MPU 
3000:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr0_Msk                (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/)            /*!< MPU 
3001:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3002:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief MPU Memory Attribute Indirection Register 1 Definitions */
3003:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr7_Pos                24U                                            /*!< MPU 
3004:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr7_Msk                (0xFFUL << MPU_MAIR1_Attr7_Pos)                /*!< MPU 
3005:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3006:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr6_Pos                16U                                            /*!< MPU 
3007:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr6_Msk                (0xFFUL << MPU_MAIR1_Attr6_Pos)                /*!< MPU 
3008:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3009:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr5_Pos                 8U                                            /*!< MPU 
3010:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr5_Msk                (0xFFUL << MPU_MAIR1_Attr5_Pos)                /*!< MPU 
3011:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3012:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr4_Pos                 0U                                            /*!< MPU 
3013:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr4_Msk                (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/)            /*!< MPU 
3014:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3015:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_MPU */
3016:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 74


3017:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3018:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3019:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
3020:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3021:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
3022:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_SAU     Security Attribution Unit (SAU)
3023:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Security Attribution Unit (SAU)
3024:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3025:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3026:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3027:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3028:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Security Attribution Unit (SAU).
3029:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3030:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
3031:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3032:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SAU Control Register */
3033:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x004 (R/ )  SAU Type Register */
3034:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
3035:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  SAU Region Number Register */
3036:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  SAU Region Base Address Register
3037:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  SAU Region Limit Address Registe
3038:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #else
3039:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[3];
3040:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
3041:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SFSR;                   /*!< Offset: 0x014 (R/W)  Secure Fault Status Register */
3042:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SFAR;                   /*!< Offset: 0x018 (R/W)  Secure Fault Address Register */
3043:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } SAU_Type;
3044:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3045:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SAU Control Register Definitions */
3046:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_CTRL_ALLNS_Pos                  1U                                            /*!< SAU 
3047:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_CTRL_ALLNS_Msk                 (1UL << SAU_CTRL_ALLNS_Pos)                    /*!< SAU 
3048:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3049:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_CTRL_ENABLE_Pos                 0U                                            /*!< SAU 
3050:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_CTRL_ENABLE_Msk                (1UL /*<< SAU_CTRL_ENABLE_Pos*/)               /*!< SAU 
3051:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3052:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SAU Type Register Definitions */
3053:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_TYPE_SREGION_Pos                0U                                            /*!< SAU 
3054:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_TYPE_SREGION_Msk               (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/)           /*!< SAU 
3055:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3056:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
3057:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SAU Region Number Register Definitions */
3058:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RNR_REGION_Pos                  0U                                            /*!< SAU 
3059:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RNR_REGION_Msk                 (0xFFUL /*<< SAU_RNR_REGION_Pos*/)             /*!< SAU 
3060:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3061:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SAU Region Base Address Register Definitions */
3062:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RBAR_BADDR_Pos                  5U                                            /*!< SAU 
3063:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RBAR_BADDR_Msk                 (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos)            /*!< SAU 
3064:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3065:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SAU Region Limit Address Register Definitions */
3066:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RLAR_LADDR_Pos                  5U                                            /*!< SAU 
3067:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RLAR_LADDR_Msk                 (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos)            /*!< SAU 
3068:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3069:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RLAR_NSC_Pos                    1U                                            /*!< SAU 
3070:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RLAR_NSC_Msk                   (1UL << SAU_RLAR_NSC_Pos)                      /*!< SAU 
3071:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3072:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RLAR_ENABLE_Pos                 0U                                            /*!< SAU 
3073:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RLAR_ENABLE_Msk                (1UL /*<< SAU_RLAR_ENABLE_Pos*/)               /*!< SAU 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 75


3074:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3075:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */
3076:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3077:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief SAU Secure Fault Status Register Definitions */
3078:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_LSERR_Pos                  7U                                            /*!< SAU 
3079:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_LSERR_Msk                 (1UL << SAU_SFSR_LSERR_Pos)                    /*!< SAU 
3080:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3081:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_SFARVALID_Pos              6U                                            /*!< SAU 
3082:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_SFARVALID_Msk             (1UL << SAU_SFSR_SFARVALID_Pos)                /*!< SAU 
3083:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3084:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_LSPERR_Pos                 5U                                            /*!< SAU 
3085:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_LSPERR_Msk                (1UL << SAU_SFSR_LSPERR_Pos)                   /*!< SAU 
3086:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3087:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVTRAN_Pos                4U                                            /*!< SAU 
3088:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVTRAN_Msk               (1UL << SAU_SFSR_INVTRAN_Pos)                  /*!< SAU 
3089:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3090:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_AUVIOL_Pos                 3U                                            /*!< SAU 
3091:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_AUVIOL_Msk                (1UL << SAU_SFSR_AUVIOL_Pos)                   /*!< SAU 
3092:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3093:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVER_Pos                  2U                                            /*!< SAU 
3094:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVER_Msk                 (1UL << SAU_SFSR_INVER_Pos)                    /*!< SAU 
3095:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3096:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVIS_Pos                  1U                                            /*!< SAU 
3097:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVIS_Msk                 (1UL << SAU_SFSR_INVIS_Pos)                    /*!< SAU 
3098:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3099:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVEP_Pos                  0U                                            /*!< SAU 
3100:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVEP_Msk                 (1UL /*<< SAU_SFSR_INVEP_Pos*/)                /*!< SAU 
3101:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3102:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_SAU */
3103:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
3104:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3105:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3106:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3107:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
3108:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
3109:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
3110:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3111:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3112:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3113:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3114:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
3115:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3116:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
3117:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3118:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[1U];
3119:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
3120:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
3121:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
3122:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and VFP Feature Register 0
3123:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and VFP Feature Register 1
3124:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and VFP Feature Register 2
3125:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } FPU_Type;
3126:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3127:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief FPU Floating-Point Context Control Register Definitions */
3128:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
3129:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
3130:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 76


3131:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
3132:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
3133:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3134:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_LSPENS_Pos               29U                                            /*!< FPCC
3135:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_LSPENS_Msk               (1UL << FPU_FPCCR_LSPENS_Pos)                  /*!< FPCC
3136:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3137:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_CLRONRET_Pos             28U                                            /*!< FPCC
3138:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_CLRONRET_Msk             (1UL << FPU_FPCCR_CLRONRET_Pos)                /*!< FPCC
3139:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3140:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_CLRONRETS_Pos            27U                                            /*!< FPCC
3141:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_CLRONRETS_Msk            (1UL << FPU_FPCCR_CLRONRETS_Pos)               /*!< FPCC
3142:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3143:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_TS_Pos                   26U                                            /*!< FPCC
3144:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_TS_Msk                   (1UL << FPU_FPCCR_TS_Pos)                      /*!< FPCC
3145:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3146:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_UFRDY_Pos                10U                                            /*!< FPCC
3147:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_UFRDY_Msk                (1UL << FPU_FPCCR_UFRDY_Pos)                   /*!< FPCC
3148:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3149:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_SPLIMVIOL_Pos             9U                                            /*!< FPCC
3150:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_SPLIMVIOL_Msk            (1UL << FPU_FPCCR_SPLIMVIOL_Pos)               /*!< FPCC
3151:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3152:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
3153:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
3154:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3155:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_SFRDY_Pos                 7U                                            /*!< FPCC
3156:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_SFRDY_Msk                (1UL << FPU_FPCCR_SFRDY_Pos)                   /*!< FPCC
3157:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3158:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
3159:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
3160:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3161:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
3162:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
3163:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3164:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
3165:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
3166:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3167:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
3168:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
3169:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3170:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_S_Pos                     2U                                            /*!< FPCC
3171:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_S_Msk                    (1UL << FPU_FPCCR_S_Pos)                       /*!< FPCC
3172:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3173:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
3174:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
3175:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3176:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
3177:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
3178:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3179:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief FPU Floating-Point Context Address Register Definitions */
3180:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
3181:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
3182:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3183:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief FPU Floating-Point Default Status Control Register Definitions */
3184:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
3185:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
3186:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3187:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 77


3188:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
3189:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3190:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
3191:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
3192:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3193:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
3194:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
3195:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3196:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_FZ16_Pos                19U                                            /*!< FPDS
3197:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_FZ16_Msk                (1UL << FPU_FPDSCR_FZ16_Pos)                   /*!< FPDS
3198:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3199:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_LTPSIZE_Pos             16U                                            /*!< FPDS
3200:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_LTPSIZE_Msk             (7UL << FPU_FPDSCR_LTPSIZE_Pos)                /*!< FPDS
3201:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3202:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief FPU Media and VFP Feature Register 0 Definitions */
3203:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPRound_Pos              28U                                            /*!< MVFR
3204:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPRound_Msk              (0xFUL << FPU_MVFR0_FPRound_Pos)               /*!< MVFR
3205:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3206:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPSqrt_Pos               20U                                            /*!< MVFR
3207:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPSqrt_Msk               (0xFUL << FPU_MVFR0_FPSqrt_Pos)                /*!< MVFR
3208:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3209:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPDivide_Pos             16U                                            /*!< MVFR
3210:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPDivide_Msk             (0xFUL << FPU_MVFR0_FPDivide_Pos)              /*!< MVFR
3211:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3212:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPDP_Pos                  8U                                            /*!< MVFR
3213:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPDP_Msk                 (0xFUL << FPU_MVFR0_FPDP_Pos)                  /*!< MVFR
3214:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3215:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPSP_Pos                  4U                                            /*!< MVFR
3216:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPSP_Msk                 (0xFUL << FPU_MVFR0_FPSP_Pos)                  /*!< MVFR
3217:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3218:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_SIMDReg_Pos               0U                                            /*!< MVFR
3219:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_SIMDReg_Msk              (0xFUL /*<< FPU_MVFR0_SIMDReg_Pos*/)           /*!< MVFR
3220:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3221:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief FPU Media and VFP Feature Register 1 Definitions */
3222:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FMAC_Pos                 28U                                            /*!< MVFR
3223:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FMAC_Msk                 (0xFUL << FPU_MVFR1_FMAC_Pos)                  /*!< MVFR
3224:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3225:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FPHP_Pos                 24U                                            /*!< MVFR
3226:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FPHP_Msk                 (0xFUL << FPU_MVFR1_FPHP_Pos)                  /*!< MVFR
3227:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3228:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FP16_Pos                 20U                                            /*!< MVFR
3229:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FP16_Msk                 (0xFUL << FPU_MVFR1_FP16_Pos)                  /*!< MVFR
3230:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3231:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_MVE_Pos                   8U                                            /*!< MVFR
3232:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_MVE_Msk                  (0xFUL << FPU_MVFR1_MVE_Pos)                   /*!< MVFR
3233:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3234:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FPDNaN_Pos                4U                                            /*!< MVFR
3235:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FPDNaN_Msk               (0xFUL << FPU_MVFR1_FPDNaN_Pos)                /*!< MVFR
3236:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3237:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FPFtZ_Pos                 0U                                            /*!< MVFR
3238:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FPFtZ_Msk                (0xFUL /*<< FPU_MVFR1_FPFtZ_Pos*/)             /*!< MVFR
3239:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3240:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief FPU Media and VFP Feature Register 2 Definitions */
3241:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR2_FPMisc_Pos                4U                                            /*!< MVFR
3242:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR2_FPMisc_Msk               (0xFUL << FPU_MVFR2_FPMisc_Pos)                /*!< MVFR
3243:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3244:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_FPU */
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 78


3245:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3246:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3247:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3248:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
3249:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_DCB       Debug Control Block
3250:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Debug Control Block Registers
3251:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3252:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3253:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3254:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3255:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Debug Control Block Registers (DCB).
3256:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3257:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
3258:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3259:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
3260:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
3261:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
3262:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
3263:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DSCEMCR;                /*!< Offset: 0x010 ( /W)  Debug Set Clear Exception and Mo
3264:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Reg
3265:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Statu
3266:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } DCB_Type;
3267:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3268:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief DCB Debug Halting Control and Status Register Definitions */
3269:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_DBGKEY_Pos               16U                                            /*!< DCB 
3270:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_DBGKEY_Msk               (0xFFFFUL << DCB_DHCSR_DBGKEY_Pos)             /*!< DCB 
3271:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3272:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_RESTART_ST_Pos         26U                                            /*!< DCB 
3273:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_RESTART_ST_Msk         (1UL << DCB_DHCSR_S_RESTART_ST_Pos)            /*!< DCB 
3274:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3275:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_RESET_ST_Pos           25U                                            /*!< DCB 
3276:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_RESET_ST_Msk           (1UL << DCB_DHCSR_S_RESET_ST_Pos)              /*!< DCB 
3277:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3278:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_RETIRE_ST_Pos          24U                                            /*!< DCB 
3279:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_RETIRE_ST_Msk          (1UL << DCB_DHCSR_S_RETIRE_ST_Pos)             /*!< DCB 
3280:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3281:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_FPD_Pos                23U                                            /*!< DCB 
3282:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_FPD_Msk                (1UL << DCB_DHCSR_S_FPD_Pos)                   /*!< DCB 
3283:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3284:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_SUIDE_Pos              22U                                            /*!< DCB 
3285:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_SUIDE_Msk              (1UL << DCB_DHCSR_S_SUIDE_Pos)                 /*!< DCB 
3286:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3287:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_NSUIDE_Pos             21U                                            /*!< DCB 
3288:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_NSUIDE_Msk             (1UL << DCB_DHCSR_S_NSUIDE_Pos)                /*!< DCB 
3289:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3290:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_SDE_Pos                20U                                            /*!< DCB 
3291:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_SDE_Msk                (1UL << DCB_DHCSR_S_SDE_Pos)                   /*!< DCB 
3292:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3293:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_LOCKUP_Pos             19U                                            /*!< DCB 
3294:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_LOCKUP_Msk             (1UL << DCB_DHCSR_S_LOCKUP_Pos)                /*!< DCB 
3295:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3296:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_SLEEP_Pos              18U                                            /*!< DCB 
3297:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_SLEEP_Msk              (1UL << DCB_DHCSR_S_SLEEP_Pos)                 /*!< DCB 
3298:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3299:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_HALT_Pos               17U                                            /*!< DCB 
3300:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_HALT_Msk               (1UL << DCB_DHCSR_S_HALT_Pos)                  /*!< DCB 
3301:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 79


3302:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_REGRDY_Pos             16U                                            /*!< DCB 
3303:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_REGRDY_Msk             (1UL << DCB_DHCSR_S_REGRDY_Pos)                /*!< DCB 
3304:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3305:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_PMOV_Pos                6U                                            /*!< DCB 
3306:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_PMOV_Msk               (1UL << DCB_DHCSR_C_PMOV_Pos)                  /*!< DCB 
3307:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3308:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_SNAPSTALL_Pos           5U                                            /*!< DCB 
3309:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_SNAPSTALL_Msk          (1UL << DCB_DHCSR_C_SNAPSTALL_Pos)             /*!< DCB 
3310:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3311:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_MASKINTS_Pos            3U                                            /*!< DCB 
3312:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_MASKINTS_Msk           (1UL << DCB_DHCSR_C_MASKINTS_Pos)              /*!< DCB 
3313:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3314:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_STEP_Pos                2U                                            /*!< DCB 
3315:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_STEP_Msk               (1UL << DCB_DHCSR_C_STEP_Pos)                  /*!< DCB 
3316:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3317:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_HALT_Pos                1U                                            /*!< DCB 
3318:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_HALT_Msk               (1UL << DCB_DHCSR_C_HALT_Pos)                  /*!< DCB 
3319:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3320:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_DEBUGEN_Pos             0U                                            /*!< DCB 
3321:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_DEBUGEN_Msk            (1UL /*<< DCB_DHCSR_C_DEBUGEN_Pos*/)           /*!< DCB 
3322:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3323:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief DCB Debug Core Register Selector Register Definitions */
3324:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DCRSR_REGWnR_Pos               16U                                            /*!< DCB 
3325:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DCRSR_REGWnR_Msk               (1UL << DCB_DCRSR_REGWnR_Pos)                  /*!< DCB 
3326:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3327:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DCRSR_REGSEL_Pos                0U                                            /*!< DCB 
3328:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DCRSR_REGSEL_Msk               (0x7FUL /*<< DCB_DCRSR_REGSEL_Pos*/)           /*!< DCB 
3329:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3330:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief DCB Debug Core Register Data Register Definitions */
3331:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DCRDR_DBGTMP_Pos                0U                                            /*!< DCB 
3332:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DCRDR_DBGTMP_Msk               (0xFFFFFFFFUL /*<< DCB_DCRDR_DBGTMP_Pos*/)     /*!< DCB 
3333:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3334:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief DCB Debug Exception and Monitor Control Register Definitions */
3335:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_TRCENA_Pos               24U                                            /*!< DCB 
3336:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_TRCENA_Msk               (1UL << DCB_DEMCR_TRCENA_Pos)                  /*!< DCB 
3337:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3338:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MONPRKEY_Pos             23U                                            /*!< DCB 
3339:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MONPRKEY_Msk             (1UL << DCB_DEMCR_MONPRKEY_Pos)                /*!< DCB 
3340:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3341:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_UMON_EN_Pos              21U                                            /*!< DCB 
3342:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_UMON_EN_Msk              (1UL << DCB_DEMCR_UMON_EN_Pos)                 /*!< DCB 
3343:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3344:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_SDME_Pos                 20U                                            /*!< DCB 
3345:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_SDME_Msk                 (1UL << DCB_DEMCR_SDME_Pos)                    /*!< DCB 
3346:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3347:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_REQ_Pos              19U                                            /*!< DCB 
3348:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_REQ_Msk              (1UL << DCB_DEMCR_MON_REQ_Pos)                 /*!< DCB 
3349:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3350:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_STEP_Pos             18U                                            /*!< DCB 
3351:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_STEP_Msk             (1UL << DCB_DEMCR_MON_STEP_Pos)                /*!< DCB 
3352:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3353:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_PEND_Pos             17U                                            /*!< DCB 
3354:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_PEND_Msk             (1UL << DCB_DEMCR_MON_PEND_Pos)                /*!< DCB 
3355:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3356:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_EN_Pos               16U                                            /*!< DCB 
3357:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_EN_Msk               (1UL << DCB_DEMCR_MON_EN_Pos)                  /*!< DCB 
3358:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 80


3359:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_SFERR_Pos             11U                                            /*!< DCB 
3360:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_SFERR_Msk             (1UL << DCB_DEMCR_VC_SFERR_Pos)                /*!< DCB 
3361:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3362:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_HARDERR_Pos           10U                                            /*!< DCB 
3363:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_HARDERR_Msk           (1UL << DCB_DEMCR_VC_HARDERR_Pos)              /*!< DCB 
3364:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3365:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_INTERR_Pos             9U                                            /*!< DCB 
3366:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_INTERR_Msk            (1UL << DCB_DEMCR_VC_INTERR_Pos)               /*!< DCB 
3367:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3368:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_BUSERR_Pos             8U                                            /*!< DCB 
3369:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_BUSERR_Msk            (1UL << DCB_DEMCR_VC_BUSERR_Pos)               /*!< DCB 
3370:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3371:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_STATERR_Pos            7U                                            /*!< DCB 
3372:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_STATERR_Msk           (1UL << DCB_DEMCR_VC_STATERR_Pos)              /*!< DCB 
3373:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3374:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_CHKERR_Pos             6U                                            /*!< DCB 
3375:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_CHKERR_Msk            (1UL << DCB_DEMCR_VC_CHKERR_Pos)               /*!< DCB 
3376:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3377:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_NOCPERR_Pos            5U                                            /*!< DCB 
3378:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_NOCPERR_Msk           (1UL << DCB_DEMCR_VC_NOCPERR_Pos)              /*!< DCB 
3379:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3380:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_MMERR_Pos              4U                                            /*!< DCB 
3381:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_MMERR_Msk             (1UL << DCB_DEMCR_VC_MMERR_Pos)                /*!< DCB 
3382:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3383:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_CORERESET_Pos          0U                                            /*!< DCB 
3384:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_CORERESET_Msk         (1UL /*<< DCB_DEMCR_VC_CORERESET_Pos*/)        /*!< DCB 
3385:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3386:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief DCB Debug Set Clear Exception and Monitor Control Register Definitions */
3387:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_CLR_MON_REQ_Pos        19U                                            /*!< DCB 
3388:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_CLR_MON_REQ_Msk        (1UL << DCB_DSCEMCR_CLR_MON_REQ_Pos)           /*!< DCB 
3389:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3390:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_CLR_MON_PEND_Pos       17U                                            /*!< DCB 
3391:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_CLR_MON_PEND_Msk       (1UL << DCB_DSCEMCR_CLR_MON_PEND_Pos)          /*!< DCB 
3392:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3393:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_SET_MON_REQ_Pos         3U                                            /*!< DCB 
3394:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_SET_MON_REQ_Msk        (1UL << DCB_DSCEMCR_SET_MON_REQ_Pos)           /*!< DCB 
3395:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3396:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_SET_MON_PEND_Pos        1U                                            /*!< DCB 
3397:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_SET_MON_PEND_Msk       (1UL << DCB_DSCEMCR_SET_MON_PEND_Pos)          /*!< DCB 
3398:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3399:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief DCB Debug Authentication Control Register Definitions */
3400:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_UIDEN_Pos            10U                                            /*!< DCB 
3401:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_UIDEN_Msk            (1UL << DCB_DAUTHCTRL_UIDEN_Pos)               /*!< DCB 
3402:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3403:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_UIDAPEN_Pos           9U                                            /*!< DCB 
3404:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_UIDAPEN_Msk          (1UL << DCB_DAUTHCTRL_UIDAPEN_Pos)             /*!< DCB 
3405:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3406:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_FSDMA_Pos             8U                                            /*!< DCB 
3407:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_FSDMA_Msk            (1UL << DCB_DAUTHCTRL_FSDMA_Pos)               /*!< DCB 
3408:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3409:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_INTSPNIDEN_Pos        3U                                            /*!< DCB 
3410:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_INTSPNIDEN_Msk       (1UL << DCB_DAUTHCTRL_INTSPNIDEN_Pos)          /*!< DCB 
3411:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3412:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_SPNIDENSEL_Pos        2U                                            /*!< DCB 
3413:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_SPNIDENSEL_Msk       (1UL << DCB_DAUTHCTRL_SPNIDENSEL_Pos)          /*!< DCB 
3414:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3415:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_INTSPIDEN_Pos         1U                                            /*!< DCB 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 81


3416:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_INTSPIDEN_Msk        (1UL << DCB_DAUTHCTRL_INTSPIDEN_Pos)           /*!< DCB 
3417:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3418:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_SPIDENSEL_Pos         0U                                            /*!< DCB 
3419:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_SPIDENSEL_Msk        (1UL /*<< DCB_DAUTHCTRL_SPIDENSEL_Pos*/)       /*!< DCB 
3420:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3421:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief DCB Debug Security Control and Status Register Definitions */
3422:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_CDSKEY_Pos               17U                                            /*!< DCB 
3423:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_CDSKEY_Msk               (1UL << DCB_DSCSR_CDSKEY_Pos)                  /*!< DCB 
3424:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3425:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_CDS_Pos                  16U                                            /*!< DCB 
3426:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_CDS_Msk                  (1UL << DCB_DSCSR_CDS_Pos)                     /*!< DCB 
3427:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3428:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_SBRSEL_Pos                1U                                            /*!< DCB 
3429:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_SBRSEL_Msk               (1UL << DCB_DSCSR_SBRSEL_Pos)                  /*!< DCB 
3430:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3431:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_SBRSELEN_Pos              0U                                            /*!< DCB 
3432:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_SBRSELEN_Msk             (1UL /*<< DCB_DSCSR_SBRSELEN_Pos*/)            /*!< DCB 
3433:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3434:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_DCB */
3435:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3436:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3437:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3438:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
3439:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_DIB       Debug Identification Block
3440:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Debug Identification Block Registers
3441:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3442:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3443:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3444:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3445:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Debug Identification Block Registers (DIB).
3446:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3447:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
3448:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3449:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[2U];
3450:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DAUTHSTATUS;            /*!< Offset: 0x008 (R/ )  Debug Authentication Status Regi
3451:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DDEVARCH;               /*!< Offset: 0x00C (R/ )  SCS Device Architecture Register
3452:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[3U];
3453:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DDEVTYPE;               /*!< Offset: 0x01C (R/ )  SCS Device Type Register */
3454:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } DIB_Type;
3455:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3456:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief DIB Debug Authentication Status Register Definitions */
3457:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SUNID_Pos          22U                                            /*!< DIB 
3458:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SUNID_Msk          (0x3UL << DIB_DAUTHSTATUS_SUNID_Pos )          /*!< DIB 
3459:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3460:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SUID_Pos           20U                                            /*!< DIB 
3461:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SUID_Msk           (0x3UL << DIB_DAUTHSTATUS_SUID_Pos )           /*!< DIB 
3462:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3463:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSUNID_Pos         18U                                            /*!< DIB 
3464:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSUNID_Msk         (0x3UL << DIB_DAUTHSTATUS_NSUNID_Pos )         /*!< DIB 
3465:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3466:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSUID_Pos          16U                                            /*!< DIB 
3467:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSUID_Msk          (0x3UL << DIB_DAUTHSTATUS_NSUID_Pos )          /*!< DIB 
3468:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3469:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SNID_Pos            6U                                            /*!< DIB 
3470:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SNID_Msk           (0x3UL << DIB_DAUTHSTATUS_SNID_Pos )           /*!< DIB 
3471:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3472:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SID_Pos             4U                                            /*!< DIB 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 82


3473:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SID_Msk            (0x3UL << DIB_DAUTHSTATUS_SID_Pos )            /*!< DIB 
3474:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3475:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSNID_Pos           2U                                            /*!< DIB 
3476:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSNID_Msk          (0x3UL << DIB_DAUTHSTATUS_NSNID_Pos )          /*!< DIB 
3477:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3478:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSID_Pos            0U                                            /*!< DIB 
3479:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSID_Msk           (0x3UL /*<< DIB_DAUTHSTATUS_NSID_Pos*/)        /*!< DIB 
3480:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3481:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief DIB SCS Device Architecture Register Definitions */
3482:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_ARCHITECT_Pos         21U                                            /*!< DIB 
3483:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_ARCHITECT_Msk         (0x7FFUL << DIB_DDEVARCH_ARCHITECT_Pos )       /*!< DIB 
3484:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3485:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_PRESENT_Pos           20U                                            /*!< DIB 
3486:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_PRESENT_Msk           (0x1FUL << DIB_DDEVARCH_PRESENT_Pos )          /*!< DIB 
3487:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3488:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_REVISION_Pos          16U                                            /*!< DIB 
3489:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_REVISION_Msk          (0xFUL << DIB_DDEVARCH_REVISION_Pos )          /*!< DIB 
3490:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3491:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_ARCHVER_Pos           12U                                            /*!< DIB 
3492:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_ARCHVER_Msk           (0xFUL << DIB_DDEVARCH_ARCHVER_Pos )           /*!< DIB 
3493:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3494:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_ARCHPART_Pos           0U                                            /*!< DIB 
3495:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_ARCHPART_Msk          (0xFFFUL /*<< DIB_DDEVARCH_ARCHPART_Pos*/)     /*!< DIB 
3496:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3497:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief DIB SCS Device Type Register Definitions */
3498:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVTYPE_SUB_Pos                4U                                            /*!< DIB 
3499:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVTYPE_SUB_Msk               (0xFUL << DIB_DDEVTYPE_SUB_Pos )               /*!< DIB 
3500:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3501:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVTYPE_MAJOR_Pos              0U                                            /*!< DIB 
3502:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVTYPE_MAJOR_Msk             (0xFUL /*<< DIB_DDEVTYPE_MAJOR_Pos*/)          /*!< DIB 
3503:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3504:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_DIB */
3505:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3506:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3507:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3508:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup    CMSIS_core_register
3509:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
3510:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
3511:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3512:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3513:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3514:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3515:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
3516:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param[in] field  Name of the register bit field.
3517:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
3518:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return           Masked and shifted value.
3519:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** */
3520:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
3521:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3522:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3523:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief     Mask and shift a register value to extract a bit field value.
3524:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param[in] field  Name of the register bit field.
3525:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
3526:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return           Masked and shifted bit field value.
3527:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** */
3528:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
3529:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 83


3530:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_core_bitfield */
3531:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3532:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3533:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3534:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup    CMSIS_core_register
3535:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup   CMSIS_core_base     Core Definitions
3536:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief      Definitions for base addresses, unions, and structures.
3537:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3538:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3539:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3540:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Memory mapping of Core Hardware */
3541:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SCS_BASE            (0xE000E000UL)                             /*!< System Control Space 
3542:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define ITM_BASE            (0xE0000000UL)                             /*!< ITM Base Address */
3543:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DWT_BASE            (0xE0001000UL)                             /*!< DWT Base Address */
3544:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define MEMSYSCTL_BASE      (0xE001E000UL)                             /*!< Memory System Control
3545:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define ERRBNK_BASE         (0xE001E100UL)                             /*!< Error Banking Base Ad
3546:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define PWRMODCTL_BASE      (0xE001E300UL)                             /*!< Power Mode Control Ba
3547:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define EWIC_ISA_BASE       (0xE001E400UL)                             /*!< External Wakeup Inter
3548:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define PRCCFGINF_BASE      (0xE001E700UL)                             /*!< Processor Configurati
3549:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define STL_BASE            (0xE001E800UL)                             /*!< Software Test Library
3550:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define TPIU_BASE           (0xE0040000UL)                             /*!< TPIU Base Address */
3551:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define EWIC_BASE           (0xE0047000UL)                             /*!< External Wakeup Inter
3552:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DCB_BASE            (0xE000EDF0UL)                             /*!< DCB Base Address */
3553:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DIB_BASE            (0xE000EFB0UL)                             /*!< DIB Base Address */
3554:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SysTick_BASE        (SCS_BASE +  0x0010UL)                     /*!< SysTick Base Address 
3555:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_BASE           (SCS_BASE +  0x0100UL)                     /*!< NVIC Base Address */
3556:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SCB_BASE            (SCS_BASE +  0x0D00UL)                     /*!< System Control Block 
3557:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3558:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define ICB                 ((ICB_Type       *)     SCS_BASE         ) /*!< System control Regist
3559:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SCB                 ((SCB_Type       *)     SCB_BASE         ) /*!< SCB configuration str
3560:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SysTick             ((SysTick_Type   *)     SysTick_BASE     ) /*!< SysTick configuration
3561:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC                ((NVIC_Type      *)     NVIC_BASE        ) /*!< NVIC configuration st
3562:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define ITM                 ((ITM_Type       *)     ITM_BASE         ) /*!< ITM configuration str
3563:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DWT                 ((DWT_Type       *)     DWT_BASE         ) /*!< DWT configuration str
3564:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define TPIU                ((TPIU_Type      *)     TPIU_BASE        ) /*!< TPIU configuration st
3565:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define MEMSYSCTL           ((MemSysCtl_Type *)     MEMSYSCTL_BASE   ) /*!< Memory System Control
3566:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define ERRBNK              ((ErrBnk_Type    *)     ERRBNK_BASE      ) /*!< Error Banking configu
3567:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define PWRMODCTL           ((PwrModCtl_Type *)     PWRMODCTL_BASE   ) /*!< Power Mode Control co
3568:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define EWIC_ISA            ((EWIC_ISA_Type  *)     EWIC_ISA_BASE    ) /*!< EWIC interrupt status
3569:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define EWIC                ((EWIC_Type      *)     EWIC_BASE        ) /*!< EWIC configuration st
3570:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define PRCCFGINF           ((PrcCfgInf_Type *)     PRCCFGINF_BASE   ) /*!< Processor Configurati
3571:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define STL                 ((STL_Type       *)     STL_BASE         ) /*!< Software Test Library
3572:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DCB                 ((DCB_Type       *)     DCB_BASE         ) /*!< DCB configuration str
3573:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DIB                 ((DIB_Type       *)     DIB_BASE         ) /*!< DIB configuration str
3574:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3575:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
3576:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define MPU_BASE          (SCS_BASE +  0x0D90UL)                     /*!< Memory Protection Uni
3577:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define MPU               ((MPU_Type       *)     MPU_BASE         ) /*!< Memory Protection Uni
3578:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
3579:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3580:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__PMU_PRESENT) && (__PMU_PRESENT == 1U)
3581:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define PMU_BASE          (0xE0003000UL)                             /*!< PMU Base Address */
3582:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define PMU               ((PMU_Type       *)     PMU_BASE         ) /*!< PMU configuration str
3583:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
3584:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3585:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
3586:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define SAU_BASE          (SCS_BASE +  0x0DD0UL)                     /*!< Security Attribution 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 84


3587:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define SAU               ((SAU_Type       *)     SAU_BASE         ) /*!< Security Attribution 
3588:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
3589:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3590:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define FPU_BASE            (SCS_BASE +  0x0F30UL)                     /*!< Floating Point Unit *
3591:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define FPU                 ((FPU_Type       *)     FPU_BASE         ) /*!< Floating Point Unit *
3592:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3593:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
3594:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SCS_BASE_NS         (0xE002E000UL)                             /*!< System Control Space 
3595:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DCB_BASE_NS         (0xE002EDF0UL)                             /*!< DCB Base Address     
3596:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DIB_BASE_NS         (0xE002EFB0UL)                             /*!< DIB Base Address     
3597:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SysTick_BASE_NS     (SCS_BASE_NS +  0x0010UL)                  /*!< SysTick Base Address 
3598:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_BASE_NS        (SCS_BASE_NS +  0x0100UL)                  /*!< NVIC Base Address    
3599:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SCB_BASE_NS         (SCS_BASE_NS +  0x0D00UL)                  /*!< System Control Block 
3600:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3601:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define ICB_NS              ((ICB_Type       *)     SCS_BASE_NS      ) /*!< System control Regist
3602:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SCB_NS              ((SCB_Type       *)     SCB_BASE_NS      ) /*!< SCB configuration str
3603:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SysTick_NS          ((SysTick_Type   *)     SysTick_BASE_NS  ) /*!< SysTick configuration
3604:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_NS             ((NVIC_Type      *)     NVIC_BASE_NS     ) /*!< NVIC configuration st
3605:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DCB_NS              ((DCB_Type       *)     DCB_BASE_NS      ) /*!< DCB configuration str
3606:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DIB_NS              ((DIB_Type       *)     DIB_BASE_NS      ) /*!< DIB configuration str
3607:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3608:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
3609:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define MPU_BASE_NS       (SCS_BASE_NS +  0x0D90UL)                  /*!< Memory Protection Uni
3610:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define MPU_NS            ((MPU_Type       *)     MPU_BASE_NS      ) /*!< Memory Protection Uni
3611:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
3612:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3613:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define FPU_BASE_NS         (SCS_BASE_NS +  0x0F30UL)                  /*!< Floating Point Unit  
3614:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define FPU_NS              ((FPU_Type       *)     FPU_BASE_NS      ) /*!< Floating Point Unit  
3615:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3616:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
3617:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} */
3618:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3619:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3620:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3621:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup   CMSIS_deprecated_aliases     Backwards Compatibility Aliases
3622:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief      Alias definitions present for backwards compatibility for deprecated symbols.
3623:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3624:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3625:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  
3626:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifndef CMSIS_DISABLE_DEPRECATED
3627:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3628:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_ENDIANESS_Pos            SCB_AIRCR_ENDIANNESS_Pos
3629:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_ENDIANESS_Msk            SCB_AIRCR_ENDIANNESS_Msk
3630:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3631:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* deprecated, CMSIS_5 backward compatibility */
3632:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
3633:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3634:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DHCSR;
3635:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCRSR;
3636:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DCRDR;
3637:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DEMCR;
3638:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DSCEMCR;
3639:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DAUTHCTRL;
3640:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DSCSR;
3641:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } CoreDebug_Type;
3642:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3643:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Debug Halting Control and Status Register Definitions */
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 85


3644:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         DCB_DHCSR_DBGKEY_Pos
3645:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         DCB_DHCSR_DBGKEY_Msk
3646:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3647:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_RESTART_ST_Pos   DCB_DHCSR_S_RESTART_ST_Pos
3648:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_RESTART_ST_Msk   DCB_DHCSR_S_RESTART_ST_Msk
3649:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3650:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     DCB_DHCSR_S_RESET_ST_Pos
3651:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     DCB_DHCSR_S_RESET_ST_Msk
3652:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3653:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    DCB_DHCSR_S_RETIRE_ST_Pos
3654:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    DCB_DHCSR_S_RETIRE_ST_Msk
3655:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3656:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_FPD_Pos          DCB_DHCSR_S_FPD_Pos
3657:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_FPD_Msk          DCB_DHCSR_S_FPD_Msk
3658:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3659:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_SUIDE_Pos        DCB_DHCSR_S_SUIDE_Pos
3660:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_SUIDE_Msk        DCB_DHCSR_S_SUIDE_Msk
3661:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3662:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_NSUIDE_Pos       DCB_DHCSR_S_NSUIDE_Pos
3663:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_NSUIDE_Msk       DCB_DHCSR_S_NSUIDE_Msk
3664:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3665:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_SDE_Pos          DCB_DHCSR_S_SDE_Pos
3666:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_SDE_Msk          DCB_DHCSR_S_SDE_Msk
3667:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3668:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       DCB_DHCSR_S_LOCKUP_Pos
3669:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       DCB_DHCSR_S_LOCKUP_Msk
3670:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3671:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        DCB_DHCSR_S_SLEEP_Pos
3672:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        DCB_DHCSR_S_SLEEP_Msk
3673:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3674:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_HALT_Pos         DCB_DHCSR_S_HALT_Pos
3675:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_HALT_Msk         DCB_DHCSR_S_HALT_Msk
3676:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3677:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       DCB_DHCSR_S_REGRDY_Pos
3678:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       DCB_DHCSR_S_REGRDY_Msk
3679:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3680:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_PMOV_Pos         DCB_DHCSR_C_PMOV_Pos
3681:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_PMOV_Msk         DCB_DHCSR_C_PMOV_Msk
3682:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3683:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos    DCB_DHCSR_C_SNAPSTALL_Pos
3684:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    DCB_DHCSR_C_SNAPSTALL_Msk
3685:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3686:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos     DCB_DHCSR_C_MASKINTS_Pos
3687:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     DCB_DHCSR_C_MASKINTS_Msk
3688:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3689:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_STEP_Pos         DCB_DHCSR_C_STEP_Pos
3690:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_STEP_Msk         DCB_DHCSR_C_STEP_Msk
3691:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3692:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_HALT_Pos         DCB_DHCSR_C_HALT_Pos
3693:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_HALT_Msk         DCB_DHCSR_C_HALT_Msk
3694:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3695:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos      DCB_DHCSR_C_DEBUGEN_Pos
3696:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      DCB_DHCSR_C_DEBUGEN_Msk
3697:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3698:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Debug Core Register Selector Register Definitions */
3699:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DCRSR_REGWnR_Pos         DCB_DCRSR_REGWnR_Pos
3700:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DCRSR_REGWnR_Msk         DCB_DCRSR_REGWnR_Msk
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 86


3701:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3702:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DCRSR_REGSEL_Pos         DCB_DCRSR_REGSEL_Pos
3703:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DCRSR_REGSEL_Msk         DCB_DCRSR_REGSEL_Msk
3704:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3705:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Debug Exception and Monitor Control Register Definitions */
3706:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_TRCENA_Pos         DCB_DEMCR_TRCENA_Pos
3707:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_TRCENA_Msk         DCB_DEMCR_TRCENA_Msk
3708:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3709:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        DCB_DEMCR_MON_REQ_Pos
3710:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        DCB_DEMCR_MON_REQ_Msk
3711:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3712:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       DCB_DEMCR_MON_STEP_Pos
3713:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       DCB_DEMCR_MON_STEP_Msk
3714:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3715:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       DCB_DEMCR_MON_PEND_Pos
3716:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       DCB_DEMCR_MON_PEND_Msk
3717:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3718:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_EN_Pos         DCB_DEMCR_MON_EN_Pos
3719:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_EN_Msk         DCB_DEMCR_MON_EN_Msk
3720:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3721:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     DCB_DEMCR_VC_HARDERR_Pos
3722:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     DCB_DEMCR_VC_HARDERR_Msk
3723:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3724:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos      DCB_DEMCR_VC_INTERR_Pos
3725:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      DCB_DEMCR_VC_INTERR_Msk
3726:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3727:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos      DCB_DEMCR_VC_BUSERR_Pos
3728:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      DCB_DEMCR_VC_BUSERR_Msk
3729:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3730:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos     DCB_DEMCR_VC_STATERR_Pos
3731:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     DCB_DEMCR_VC_STATERR_Msk
3732:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3733:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos      DCB_DEMCR_VC_CHKERR_Pos
3734:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      DCB_DEMCR_VC_CHKERR_Msk
3735:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3736:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos     DCB_DEMCR_VC_NOCPERR_Pos
3737:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     DCB_DEMCR_VC_NOCPERR_Msk
3738:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3739:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos       DCB_DEMCR_VC_MMERR_Pos
3740:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       DCB_DEMCR_VC_MMERR_Msk
3741:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3742:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos   DCB_DEMCR_VC_CORERESET_Pos
3743:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   DCB_DEMCR_VC_CORERESET_Msk
3744:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3745:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Debug Set Clear Exception and Monitor Control Register Definitions */
3746:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_CLR_MON_REQ_Pos  DCB_DSCEMCR_CLR_MON_REQ_Pos
3747:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_CLR_MON_REQ_Msk  DCB_DSCEMCR_CLR_MON_REQ_Msk
3748:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3749:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_CLR_MON_PEND_Pos DCB_DSCEMCR_CLR_MON_PEND_Pos
3750:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_CLR_MON_PEND_Msk DCB_DSCEMCR_CLR_MON_PEND_Msk
3751:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3752:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_SET_MON_REQ_Pos  DCB_DSCEMCR_SET_MON_REQ_Pos
3753:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_SET_MON_REQ_Msk  DCB_DSCEMCR_SET_MON_REQ_Msk
3754:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3755:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_SET_MON_PEND_Pos DCB_DSCEMCR_SET_MON_PEND_Pos
3756:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_SET_MON_PEND_Msk DCB_DSCEMCR_SET_MON_PEND_Msk
3757:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 87


3758:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Debug Authentication Control Register Definitions */
3759:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_UIDEN_Pos      DCB_DAUTHCTRL_UIDEN_Pos
3760:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_UIDEN_Msk      DCB_DAUTHCTRL_UIDEN_Msk
3761:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3762:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_UIDAPEN_Pos    DCB_DAUTHCTRL_UIDAPEN_Pos
3763:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_UIDAPEN_Msk    DCB_DAUTHCTRL_UIDAPEN_Msk
3764:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3765:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_FSDMA_Pos      DCB_DAUTHCTRL_FSDMA_Pos
3766:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_FSDMA_Msk      DCB_DAUTHCTRL_FSDMA_Msk
3767:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3768:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos DCB_DAUTHCTRL_INTSPNIDEN_Pos
3769:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk DCB_DAUTHCTRL_INTSPNIDEN_Msk
3770:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3771:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos DCB_DAUTHCTRL_SPNIDENSEL_Pos
3772:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk DCB_DAUTHCTRL_SPNIDENSEL_Msk
3773:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3774:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos  DCB_DAUTHCTRL_INTSPIDEN_Pos
3775:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk  DCB_DAUTHCTRL_INTSPIDEN_Msk
3776:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3777:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos  DCB_DAUTHCTRL_SPIDENSEL_Pos
3778:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk  DCB_DAUTHCTRL_SPIDENSEL_Msk
3779:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3780:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Debug Security Control and Status Register Definitions */
3781:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCSR_CDS_Pos            DCB_DSCSR_CDS_Pos
3782:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCSR_CDS_Msk            DCB_DSCSR_CDS_Msk
3783:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3784:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCSR_SBRSEL_Pos         DCB_DSCSR_SBRSEL_Pos
3785:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCSR_SBRSEL_Msk         DCB_DSCSR_SBRSEL_Msk
3786:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3787:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCSR_SBRSELEN_Pos       DCB_DSCSR_SBRSELEN_Pos
3788:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCSR_SBRSELEN_Msk       DCB_DSCSR_SBRSELEN_Msk
3789:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3790:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug           ((CoreDebug_Type *)     DCB_BASE)
3791:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3792:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
3793:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_NS        ((CoreDebug_Type *)     DCB_BASE_NS)
3794:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
3795:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3796:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif // CMSIS_DISABLE_DEPRECATED
3797:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3798:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} */
3799:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3800:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3801:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*******************************************************************************
3802:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  *                Hardware Abstraction Layer
3803:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   Core Function Interface contains:
3804:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core NVIC Functions
3805:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core SysTick Functions
3806:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core Debug Functions
3807:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core Register Access Functions
3808:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  ******************************************************************************/
3809:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3810:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
3811:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** */
3812:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3813:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3814:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 88


3815:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ##########################   NVIC functions  #################################### */
3816:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3817:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_Core_FunctionInterface
3818:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
3819:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
3820:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3821:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3822:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3823:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifdef CMSIS_NVIC_VIRTUAL
3824:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
3825:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
3826:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
3827:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
3828:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #else
3829:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
3830:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
3831:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
3832:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
3833:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
3834:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
3835:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
3836:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
3837:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_GetActive              __NVIC_GetActive
3838:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
3839:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
3840:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
3841:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif /* CMSIS_NVIC_VIRTUAL */
3842:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3843:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifdef CMSIS_VECTAB_VIRTUAL
3844:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
3845:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
3846:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
3847:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
3848:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #else
3849:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_SetVector              __NVIC_SetVector
3850:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_GetVector              __NVIC_GetVector
3851:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
3852:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3853:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define NVIC_USER_IRQ_OFFSET          16
3854:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3855:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3856:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Special LR values for Secure/Non-Secure call handling and exception handling                    
3857:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3858:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secu
3859:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FNC_RETURN                 (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch  
3860:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3861:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */
3862:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_PREFIX          (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN
3863:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_S               (0x00000040UL)     /* bit [6] stack used to push registers: 0=No
3864:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_DCRS            (0x00000020UL)     /* bit [5] stacking rules for called register
3865:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_FTYPE           (0x00000010UL)     /* bit [4] allocate stack for floating-point 
3866:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_MODE            (0x00000008UL)     /* bit [3] processor mode for return: 0=Handl
3867:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_SPSEL           (0x00000004UL)     /* bit [2] stack pointer used to restore cont
3868:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_ES              (0x00000001UL)     /* bit [0] security state exception was taken
3869:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3870:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking 
3871:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)  /* Value for processors with floating-point e
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 89


3872:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_INTEGRITY_SIGNATURE     (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RET
3873:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #else
3874:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_INTEGRITY_SIGNATURE     (0xFEFA125BUL)     /* Value for processors without floating-poi
3875:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
3876:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3877:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3878:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3879:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Set Priority Grouping
3880:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Sets the priority grouping field using the required unlock sequence.
3881:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
3882:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            Only values from 0..7 are used.
3883:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            In case of a conflict between priority grouping and available
3884:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
3885:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      PriorityGroup  Priority grouping field.
3886:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3887:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
 328              		.loc 2 3887 22 view .LVU96
 329              	.LBB39:
3888:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3889:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t reg_value;
 330              		.loc 2 3889 3 view .LVU97
3890:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
 331              		.loc 2 3890 3 view .LVU98
3891:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3892:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
 332              		.loc 2 3892 3 view .LVU99
 333              		.loc 2 3892 14 is_stmt 0 view .LVU100
 334 0012 0949     		ldr	r1, .L22+4
3893:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
3894:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   reg_value  =  (reg_value                                   |
3895:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
3896:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
 335              		.loc 2 3896 35 view .LVU101
 336 0014 2302     		lsls	r3, r4, #8
3892:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
 337              		.loc 2 3892 14 view .LVU102
 338 0016 CA68     		ldr	r2, [r1, #12]
 339              	.LVL26:
3893:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
 340              		.loc 2 3893 3 is_stmt 1 view .LVU103
3894:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 341              		.loc 2 3894 3 view .LVU104
 342              		.loc 2 3896 35 is_stmt 0 view .LVU105
 343 0018 03F4E063 		and	r3, r3, #1792
3893:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
 344              		.loc 2 3893 13 view .LVU106
 345 001c 22F4E062 		bic	r2, r2, #1792
 346              	.LVL27:
3893:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
 347              		.loc 2 3893 13 view .LVU107
 348 0020 1204     		lsls	r2, r2, #16
 349 0022 120C     		lsrs	r2, r2, #16
3895:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
 350              		.loc 2 3895 62 view .LVU108
 351 0024 1343     		orrs	r3, r3, r2
3894:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 352              		.loc 2 3894 14 view .LVU109
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 90


 353 0026 43F0BF63 		orr	r3, r3, #100139008
 354 002a 43F40033 		orr	r3, r3, #131072
 355              	.LVL28:
3897:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   SCB->AIRCR =  reg_value;
 356              		.loc 2 3897 3 is_stmt 1 view .LVU110
 357              		.loc 2 3897 14 is_stmt 0 view .LVU111
 358 002e CB60     		str	r3, [r1, #12]
 359              	.LVL29:
 360              		.loc 2 3897 14 view .LVU112
 361              	.LBE39:
 362              	.LBE38:
 234:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 363              		.loc 1 234 1 view .LVU113
 364 0030 10BD     		pop	{r4, pc}
 365              	.LVL30:
 366              	.L23:
 234:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 367              		.loc 1 234 1 view .LVU114
 368 0032 00BF     		.align	2
 369              	.L22:
 370 0034 00000000 		.word	.LC0
 371 0038 00ED00E0 		.word	-536810240
 372              		.cfi_endproc
 373              	.LFE862:
 375              		.section	.text.HAL_NVIC_SetPriority,"ax",%progbits
 376              		.align	1
 377              		.global	HAL_NVIC_SetPriority
 378              		.syntax unified
 379              		.thumb
 380              		.thumb_func
 382              	HAL_NVIC_SetPriority:
 383              	.LVL31:
 384              	.LFB863:
 251:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   uint32_t prioritygroup;
 385              		.loc 1 251 1 is_stmt 1 view -0
 386              		.cfi_startproc
 387              		@ args = 0, pretend = 0, frame = 0
 388              		@ frame_needed = 0, uses_anonymous_args = 0
 252:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 389              		.loc 1 252 3 view .LVU116
 255:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 390              		.loc 1 255 3 view .LVU117
 391 0000 10F10C0F 		cmn	r0, #12
 251:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   uint32_t prioritygroup;
 392              		.loc 1 251 1 is_stmt 0 view .LVU118
 393 0004 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 394              		.cfi_def_cfa_offset 24
 395              		.cfi_offset 4, -24
 396              		.cfi_offset 5, -20
 397              		.cfi_offset 6, -16
 398              		.cfi_offset 7, -12
 399              		.cfi_offset 8, -8
 400              		.cfi_offset 14, -4
 251:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   uint32_t prioritygroup;
 401              		.loc 1 251 1 view .LVU119
 402 0008 0546     		mov	r5, r0
 403 000a 0C46     		mov	r4, r1
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 91


 404 000c 1746     		mov	r7, r2
 255:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 405              		.loc 1 255 3 view .LVU120
 406 000e 01DB     		blt	.L25
 255:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 407              		.loc 1 255 3 discriminator 2 view .LVU121
 408 0010 031D     		adds	r3, r0, #4
 409 0012 03D1     		bne	.L26
 410              	.L25:
 255:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 411              		.loc 1 255 3 discriminator 3 view .LVU122
 412 0014 FF21     		movs	r1, #255
 413              	.LVL32:
 255:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 414              		.loc 1 255 3 discriminator 3 view .LVU123
 415 0016 2648     		ldr	r0, .L39
 416              	.LVL33:
 255:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 417              		.loc 1 255 3 discriminator 3 view .LVU124
 418 0018 FFF7FEFF 		bl	assert_failed
 419              	.LVL34:
 420              	.L26:
 257:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_NVIC_SUB_PRIORITY(SubPriority, prioritygroup));
 421              		.loc 1 257 3 is_stmt 1 view .LVU125
 422              	.LBB48:
 423              	.LBI48:
3898:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
3899:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3900:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3901:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3902:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Priority Grouping
3903:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
3904:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
3905:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3906:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
 424              		.loc 2 3906 26 view .LVU126
 425              	.LBB49:
3907:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3908:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 426              		.loc 2 3908 3 view .LVU127
 427              		.loc 2 3908 26 is_stmt 0 view .LVU128
 428 001c 254B     		ldr	r3, .L39+4
 429 001e DE68     		ldr	r6, [r3, #12]
 430              		.loc 2 3908 11 view .LVU129
 431 0020 C6F30226 		ubfx	r6, r6, #8, #3
 432              	.LVL35:
 433              		.loc 2 3908 11 view .LVU130
 434              	.LBE49:
 435              	.LBE48:
 258:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority, prioritygroup));
 436              		.loc 1 258 3 is_stmt 1 view .LVU131
 437 0024 022E     		cmp	r6, #2
 438 0026 06D8     		bhi	.L27
 258:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority, prioritygroup));
 439              		.loc 1 258 3 is_stmt 0 discriminator 4 view .LVU132
 440 0028 57B1     		cbz	r7, .L28
 441              	.L29:
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 92


 258:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority, prioritygroup));
 442              		.loc 1 258 3 discriminator 5 view .LVU133
 443 002a 4FF48171 		mov	r1, #258
 444 002e 2048     		ldr	r0, .L39
 445 0030 FFF7FEFF 		bl	assert_failed
 446              	.LVL36:
 447 0034 04E0     		b	.L28
 448              	.L27:
 258:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority, prioritygroup));
 449              		.loc 1 258 3 discriminator 2 view .LVU134
 450 0036 0123     		movs	r3, #1
 451 0038 F21E     		subs	r2, r6, #3
 452 003a 9340     		lsls	r3, r3, r2
 258:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority, prioritygroup));
 453              		.loc 1 258 3 discriminator 4 view .LVU135
 454 003c BB42     		cmp	r3, r7
 455 003e F4D9     		bls	.L29
 456              	.L28:
 259:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 457              		.loc 1 259 3 is_stmt 1 view .LVU136
 458 0040 0F2C     		cmp	r4, #15
 259:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 459              		.loc 1 259 3 is_stmt 0 discriminator 2 view .LVU137
 460 0042 C6F10708 		rsb	r8, r6, #7
 259:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 461              		.loc 1 259 3 view .LVU138
 462 0046 04D8     		bhi	.L30
 259:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 463              		.loc 1 259 3 discriminator 2 view .LVU139
 464 0048 0123     		movs	r3, #1
 465 004a 03FA08F3 		lsl	r3, r3, r8
 466 004e A342     		cmp	r3, r4
 467 0050 04D8     		bhi	.L31
 468              	.L30:
 259:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 469              		.loc 1 259 3 discriminator 3 view .LVU140
 470 0052 40F20311 		movw	r1, #259
 471 0056 1648     		ldr	r0, .L39
 472 0058 FFF7FEFF 		bl	assert_failed
 473              	.LVL37:
 474              	.L31:
 261:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 475              		.loc 1 261 3 is_stmt 1 view .LVU141
 476              	.LBB50:
 477              	.LBI50:
3909:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
3910:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3911:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3912:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3913:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Enable Interrupt
3914:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
3915:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
3916:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
3917:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3918:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
3919:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3920:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 93


3921:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
3922:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __COMPILER_BARRIER();
3923:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
3924:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __COMPILER_BARRIER();
3925:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
3926:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
3927:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3928:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3929:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3930:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Interrupt Enable status
3931:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
3932:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
3933:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             0  Interrupt is not enabled.
3934:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             1  Interrupt is enabled.
3935:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
3936:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3937:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
3938:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3939:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
3940:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
3941:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
3942:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
3943:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   else
3944:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
3945:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return(0U);
3946:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
3947:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
3948:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3949:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3950:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3951:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Disable Interrupt
3952:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
3953:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
3954:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
3955:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3956:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
3957:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3958:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
3959:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
3960:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
3961:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
3962:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __ISB();
3963:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
3964:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
3965:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3966:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3967:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3968:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Pending Interrupt
3969:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
3970:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
3971:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             0  Interrupt status is not pending.
3972:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             1  Interrupt status is pending.
3973:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
3974:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3975:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
3976:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3977:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 94


3978:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
3979:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
3980:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
3981:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   else
3982:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
3983:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return(0U);
3984:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
3985:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
3986:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3987:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3988:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3989:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Set Pending Interrupt
3990:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
3991:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
3992:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
3993:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3994:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
3995:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3996:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
3997:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
3998:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
3999:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4000:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4001:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4002:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4003:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4004:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Clear Pending Interrupt
4005:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
4006:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
4007:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
4008:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4009:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
4010:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4011:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
4012:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4013:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
4014:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4015:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4016:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4017:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4018:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4019:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Active Interrupt
4020:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
4021:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
4022:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             0  Interrupt status is not active.
4023:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             1  Interrupt status is active.
4024:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
4025:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4026:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
4027:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4028:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
4029:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4030:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
4031:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4032:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   else
4033:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4034:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return(0U);
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 95


4035:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4036:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4037:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4038:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4039:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
4040:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4041:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Interrupt Target State
4042:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for th
4043:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
4044:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             0  if interrupt is assigned to Secure
4045:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             1  if interrupt is assigned to Non Secure
4046:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
4047:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4048:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn)
4049:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4050:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
4051:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4052:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
4053:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4054:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   else
4055:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4056:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return(0U);
4057:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4058:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4059:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4060:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4061:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4062:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Set Interrupt Target State
4063:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the
4064:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
4065:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             0  if interrupt is assigned to Secure
4066:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                       1  if interrupt is assigned to Non Secure
4067:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
4068:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4069:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn)
4070:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4071:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
4072:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4073:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
4074:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
4075:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4076:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   else
4077:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4078:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return(0U);
4079:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4080:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4081:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4082:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4083:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4084:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Clear Interrupt Target State
4085:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for t
4086:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
4087:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             0  if interrupt is assigned to Secure
4088:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                       1  if interrupt is assigned to Non Secure
4089:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
4090:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4091:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn)
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 96


4092:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4093:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
4094:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4095:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
4096:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
4097:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4098:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   else
4099:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4100:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return(0U);
4101:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4102:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4103:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
4104:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4105:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4106:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4107:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Set Interrupt Priority
4108:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
4109:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            The interrupt number can be positive to specify a device specific interrupt,
4110:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            or negative to specify a processor exception.
4111:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Interrupt number.
4112:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]  priority  Priority to set.
4113:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    The priority cannot be set for every processor exception.
4114:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4115:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
4116:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4117:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
4118:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4119:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (
4120:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4121:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   else
4122:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4123:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (
4124:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4125:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4126:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4127:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4128:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4129:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Interrupt Priority
4130:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
4131:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            The interrupt number can be positive to specify a device specific interrupt,
4132:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            or negative to specify a processor exception.
4133:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]   IRQn  Interrupt number.
4134:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             Interrupt Priority.
4135:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                       Value is aligned automatically to the implemented priority bits of the microc
4136:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4137:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
4138:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4139:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4140:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
4141:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4142:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return(((uint32_t)NVIC->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
4143:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4144:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   else
4145:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4146:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
4147:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4148:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 97


4149:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4150:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4151:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4152:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Encode Priority
4153:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Encodes the priority for an interrupt with the given priority group,
4154:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            preemptive priority value, and subpriority value.
4155:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            In case of a conflict between priority grouping and available
4156:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
4157:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]     PriorityGroup  Used priority group.
4158:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
4159:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
4160:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
4161:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4162:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
 478              		.loc 2 4162 26 view .LVU142
 479              	.LBB51:
4163:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4164:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
 480              		.loc 2 4164 3 view .LVU143
4165:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t PreemptPriorityBits;
 481              		.loc 2 4165 3 view .LVU144
4166:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t SubPriorityBits;
 482              		.loc 2 4166 3 view .LVU145
4167:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4168:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 483              		.loc 2 4168 3 view .LVU146
 484              		.loc 2 4168 23 is_stmt 0 view .LVU147
 485 005c B8F1040F 		cmp	r8, #4
4169:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 486              		.loc 2 4169 44 view .LVU148
 487 0060 06F10403 		add	r3, r6, #4
4168:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 488              		.loc 2 4168 23 view .LVU149
 489 0064 28BF     		it	cs
 490 0066 4FF00408 		movcs	r8, #4
 491              	.LVL38:
 492              		.loc 2 4169 3 is_stmt 1 view .LVU150
4170:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4171:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   return (
4172:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 493              		.loc 2 4172 30 is_stmt 0 view .LVU151
 494 006a 4FF0FF32 		mov	r2, #-1
4169:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 495              		.loc 2 4169 109 discriminator 1 view .LVU152
 496 006e 062B     		cmp	r3, #6
 497 0070 A6F10306 		sub	r6, r6, #3
 498              	.LVL39:
4169:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 499              		.loc 2 4169 109 discriminator 1 view .LVU153
 500 0074 98BF     		it	ls
 501 0076 0026     		movls	r6, #0
 502              	.LVL40:
4171:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 503              		.loc 2 4171 3 is_stmt 1 view .LVU154
4171:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 504              		.loc 2 4171 3 is_stmt 0 view .LVU155
 505              	.LBE51:
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 98


 506              	.LBE50:
 507              	.LBB54:
 508              	.LBI54:
4115:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 509              		.loc 2 4115 22 is_stmt 1 view .LVU156
 510              	.LBB55:
4117:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 511              		.loc 2 4117 3 view .LVU157
 512              	.LBE55:
 513              	.LBE54:
 514              	.LBB64:
 515              	.LBB52:
 516              		.loc 2 4172 30 is_stmt 0 view .LVU158
 517 0078 02FA08F8 		lsl	r8, r2, r8
 518              	.LVL41:
 519              		.loc 2 4172 30 view .LVU159
 520 007c 24EA0803 		bic	r3, r4, r8
 521              	.LVL42:
4173:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 522              		.loc 2 4173 30 view .LVU160
 523 0080 B240     		lsls	r2, r2, r6
 524 0082 27EA0207 		bic	r7, r7, r2
 525              	.LVL43:
4172:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 526              		.loc 2 4172 82 view .LVU161
 527 0086 B340     		lsls	r3, r3, r6
 528              	.LBE52:
 529              	.LBE64:
 530              	.LBB65:
 531              	.LBB62:
4117:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 532              		.loc 2 4117 6 view .LVU162
 533 0088 002D     		cmp	r5, #0
4119:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 534              		.loc 2 4119 5 is_stmt 1 view .LVU163
 535              	.LBE62:
 536              	.LBE65:
 537              	.LBB66:
 538              	.LBB53:
4172:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 539              		.loc 2 4172 102 is_stmt 0 view .LVU164
 540 008a 43EA0703 		orr	r3, r3, r7
 541              	.LBE53:
 542              	.LBE66:
 543              	.LBB67:
 544              	.LBB63:
4119:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 545              		.loc 2 4119 47 view .LVU165
 546 008e ACBF     		ite	ge
 547 0090 05F16045 		addge	r5, r5, #-536870912
 548              	.LVL44:
 549              	.LBB56:
 550              	.LBB57:
4123:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 551              		.loc 2 4123 47 view .LVU166
 552 0094 084A     		ldrlt	r2, .L39+8
 553              	.LBE57:
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 99


 554              	.LBE56:
4119:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 555              		.loc 2 4119 49 view .LVU167
 556 0096 4FEA0313 		lsl	r3, r3, #4
 557 009a DBB2     		uxtb	r3, r3
4119:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 558              		.loc 2 4119 47 view .LVU168
 559 009c ABBF     		itete	ge
 560 009e 05F56145 		addge	r5, r5, #57600
 561              	.LBB60:
 562              	.LBB58:
4123:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 563              		.loc 2 4123 33 view .LVU169
 564 00a2 05F00F05 		andlt	r5, r5, #15
 565              	.LBE58:
 566              	.LBE60:
4119:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 567              		.loc 2 4119 47 view .LVU170
 568 00a6 85F80033 		strbge	r3, [r5, #768]
 569              	.LVL45:
 570              	.LBB61:
 571              	.LBI56:
4115:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 572              		.loc 2 4115 22 is_stmt 1 view .LVU171
 573              	.LBB59:
4123:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 574              		.loc 2 4123 5 view .LVU172
4123:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 575              		.loc 2 4123 47 is_stmt 0 view .LVU173
 576 00aa 5355     		strblt	r3, [r2, r5]
 577              	.LVL46:
4123:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 578              		.loc 2 4123 47 view .LVU174
 579              	.LBE59:
 580              	.LBE61:
 581              	.LBE63:
 582              	.LBE67:
 262:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 583              		.loc 1 262 1 view .LVU175
 584 00ac BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 585              	.LVL47:
 586              	.L40:
 262:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 587              		.loc 1 262 1 view .LVU176
 588              		.align	2
 589              	.L39:
 590 00b0 00000000 		.word	.LC0
 591 00b4 00ED00E0 		.word	-536810240
 592 00b8 14ED00E0 		.word	-536810220
 593              		.cfi_endproc
 594              	.LFE863:
 596              		.section	.text.HAL_NVIC_EnableIRQ,"ax",%progbits
 597              		.align	1
 598              		.global	HAL_NVIC_EnableIRQ
 599              		.syntax unified
 600              		.thumb
 601              		.thumb_func
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 100


 603              	HAL_NVIC_EnableIRQ:
 604              	.LVL48:
 605              	.LFB864:
 275:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 606              		.loc 1 275 1 is_stmt 1 view -0
 607              		.cfi_startproc
 608              		@ args = 0, pretend = 0, frame = 0
 609              		@ frame_needed = 0, uses_anonymous_args = 0
 610              		@ link register save eliminated.
 277:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 611              		.loc 1 277 3 view .LVU178
 612 0000 0028     		cmp	r0, #0
 277:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 613              		.loc 1 277 3 is_stmt 0 view .LVU179
 614 0002 08DB     		blt	.L42
 280:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 615              		.loc 1 280 3 is_stmt 1 view .LVU180
 616              	.LVL49:
 617              	.LBB70:
 618              	.LBI70:
3918:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 619              		.loc 2 3918 22 view .LVU181
 620              	.LBB71:
3920:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 621              		.loc 2 3920 3 view .LVU182
3922:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 622              		.loc 2 3922 5 view .LVU183
3923:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __COMPILER_BARRIER();
 623              		.loc 2 3923 5 view .LVU184
3923:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __COMPILER_BARRIER();
 624              		.loc 2 3923 45 is_stmt 0 view .LVU185
 625 0004 0123     		movs	r3, #1
3923:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __COMPILER_BARRIER();
 626              		.loc 2 3923 34 view .LVU186
 627 0006 4109     		lsrs	r1, r0, #5
3923:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __COMPILER_BARRIER();
 628              		.loc 2 3923 43 view .LVU187
 629 0008 054A     		ldr	r2, .L45
3923:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __COMPILER_BARRIER();
 630              		.loc 2 3923 81 view .LVU188
 631 000a 00F01F00 		and	r0, r0, #31
 632              	.LVL50:
3923:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __COMPILER_BARRIER();
 633              		.loc 2 3923 45 view .LVU189
 634 000e 8340     		lsls	r3, r3, r0
3923:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __COMPILER_BARRIER();
 635              		.loc 2 3923 43 view .LVU190
 636 0010 42F82130 		str	r3, [r2, r1, lsl #2]
3924:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 637              		.loc 2 3924 5 is_stmt 1 view .LVU191
 638              	.LBE71:
 639              	.LBE70:
 281:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 640              		.loc 1 281 1 is_stmt 0 view .LVU192
 641 0014 7047     		bx	lr
 642              	.LVL51:
 643              	.L42:
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 101


 277:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 644              		.loc 1 277 3 discriminator 1 view .LVU193
 645 0016 40F21511 		movw	r1, #277
 646 001a 0248     		ldr	r0, .L45+4
 647 001c FFF7FEBF 		b	assert_failed
 648              	.LVL52:
 649              	.L46:
 650              		.align	2
 651              	.L45:
 652 0020 00E100E0 		.word	-536813312
 653 0024 00000000 		.word	.LC0
 654              		.cfi_endproc
 655              	.LFE864:
 657              		.section	.text.HAL_NVIC_DisableIRQ,"ax",%progbits
 658              		.align	1
 659              		.global	HAL_NVIC_DisableIRQ
 660              		.syntax unified
 661              		.thumb
 662              		.thumb_func
 664              	HAL_NVIC_DisableIRQ:
 665              	.LVL53:
 666              	.LFB865:
 292:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 667              		.loc 1 292 1 is_stmt 1 view -0
 668              		.cfi_startproc
 669              		@ args = 0, pretend = 0, frame = 0
 670              		@ frame_needed = 0, uses_anonymous_args = 0
 671              		@ link register save eliminated.
 294:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 672              		.loc 1 294 3 view .LVU195
 673 0000 0028     		cmp	r0, #0
 294:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 674              		.loc 1 294 3 is_stmt 0 view .LVU196
 675 0002 0DDB     		blt	.L48
 297:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 676              		.loc 1 297 3 is_stmt 1 view .LVU197
 677              	.LVL54:
 678              	.LBB78:
 679              	.LBI78:
3956:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 680              		.loc 2 3956 22 view .LVU198
 681              	.LBB79:
3958:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 682              		.loc 2 3958 3 view .LVU199
3960:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 683              		.loc 2 3960 5 view .LVU200
3960:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 684              		.loc 2 3960 45 is_stmt 0 view .LVU201
 685 0004 0122     		movs	r2, #1
3960:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 686              		.loc 2 3960 43 view .LVU202
 687 0006 0949     		ldr	r1, .L51
3960:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 688              		.loc 2 3960 34 view .LVU203
 689 0008 4309     		lsrs	r3, r0, #5
3960:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 690              		.loc 2 3960 81 view .LVU204
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 102


 691 000a 00F01F00 		and	r0, r0, #31
 692              	.LVL55:
3960:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 693              		.loc 2 3960 45 view .LVU205
 694 000e 8240     		lsls	r2, r2, r0
3960:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 695              		.loc 2 3960 43 view .LVU206
 696 0010 2033     		adds	r3, r3, #32
 697 0012 41F82320 		str	r2, [r1, r3, lsl #2]
3961:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __ISB();
 698              		.loc 2 3961 5 is_stmt 1 view .LVU207
 699              	.LBB80:
 700              	.LBI80:
 701              		.file 3 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h"
   1:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V6.0.0
   5:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. July 2024
   6:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2023 Arm Limited. All rights reserved.
   9:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC system_header   /* treat file as system include file */
  29:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  30:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #include <arm_acle.h>
  31:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  32:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  33:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  34:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  35:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  36:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  37:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  38:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  39:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  40:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  41:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  42:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  43:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 103


  44:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  45:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  46:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  47:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  48:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  49:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  50:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  51:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  52:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  53:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   CMSIS_DEPRECATED
  54:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define CMSIS_DEPRECATED                       __attribute__((deprecated))
  55:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  56:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  57:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  58:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  59:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  60:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  61:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  62:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  63:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  64:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  65:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  66:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  67:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  68:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  69:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  70:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  71:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  72:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  73:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  74:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  75:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  76:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  77:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  78:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  79:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  80:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  81:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  82:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  83:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  84:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  85:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  86:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  87:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  88:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  89:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  90:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  91:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  92:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  93:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
  94:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  95:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
  96:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  97:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  98:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  99:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 100:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 104


 101:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 102:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 103:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 104:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 105:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 106:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 107:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 108:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 109:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 110:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 111:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 112:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __NO_INIT
 113:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_INIT                              __attribute__ ((section (".noinit")))
 114:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 115:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __ALIAS
 116:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIAS(x)                             __attribute__ ((alias(x)))
 117:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 118:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 119:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 120:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 121:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 122:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 123:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** */
 124:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 125:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 126:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 127:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 128:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 129:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 130:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 131:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 132:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 133:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 134:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 135:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 136:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 137:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 138:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 139:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 140:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 141:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 142:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()         __ASM volatile ("nop")
 143:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 144:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 145:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 146:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 147:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 148:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 149:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()         __ASM volatile ("wfi":::"memory")
 150:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 152:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 153:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 154:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 155:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 156:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 157:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()         __ASM volatile ("wfe":::"memory")
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 105


 158:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 159:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 160:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 161:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 162:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 163:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 164:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()         __ASM volatile ("sev")
 165:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 167:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 168:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 169:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 170:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 171:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 172:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 173:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 174:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 175:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 176:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 177:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 178:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 179:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 180:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 181:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 182:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 183:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 184:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 702              		.loc 3 184 27 view .LVU208
 703              	.LBB81:
 185:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 186:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 704              		.loc 3 186 3 view .LVU209
 705              		.syntax unified
 706              	@ 186 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 707 0016 BFF34F8F 		dsb 0xF
 708              	@ 0 "" 2
 709              		.thumb
 710              		.syntax unified
 711              	.LBE81:
 712              	.LBE80:
3962:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 713              		.loc 2 3962 5 view .LVU210
 714              	.LBB82:
 715              	.LBI82:
 173:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 716              		.loc 3 173 27 view .LVU211
 717              	.LBB83:
 175:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 718              		.loc 3 175 3 view .LVU212
 719              		.syntax unified
 720              	@ 175 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 721 001a BFF36F8F 		isb 0xF
 722              	@ 0 "" 2
 723              		.thumb
 724              		.syntax unified
 725              	.LBE83:
 726              	.LBE82:
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 106


 727              	.LBE79:
 728              	.LBE78:
 298:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 729              		.loc 1 298 1 is_stmt 0 view .LVU213
 730 001e 7047     		bx	lr
 731              	.LVL56:
 732              	.L48:
 294:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 733              		.loc 1 294 3 discriminator 1 view .LVU214
 734 0020 4FF49371 		mov	r1, #294
 735 0024 0248     		ldr	r0, .L51+4
 736 0026 FFF7FEBF 		b	assert_failed
 737              	.LVL57:
 738              	.L52:
 739 002a 00BF     		.align	2
 740              	.L51:
 741 002c 00E100E0 		.word	-536813312
 742 0030 00000000 		.word	.LC0
 743              		.cfi_endproc
 744              	.LFE865:
 746              		.section	.text.HAL_NVIC_SystemReset,"ax",%progbits
 747              		.align	1
 748              		.global	HAL_NVIC_SystemReset
 749              		.syntax unified
 750              		.thumb
 751              		.thumb_func
 753              	HAL_NVIC_SystemReset:
 754              	.LFB866:
 305:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* System Reset */
 755              		.loc 1 305 1 is_stmt 1 view -0
 756              		.cfi_startproc
 757              		@ Volatile: function does not return.
 758              		@ args = 0, pretend = 0, frame = 0
 759              		@ frame_needed = 0, uses_anonymous_args = 0
 760              		@ link register save eliminated.
 307:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 761              		.loc 1 307 3 view .LVU216
 762              	.LBB90:
 763              	.LBI90:
4174:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****          );
4175:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4176:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4177:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4178:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4179:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Decode Priority
4180:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Decodes an interrupt priority value with a given priority group to
4181:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            preemptive priority value and subpriority value.
4182:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            In case of a conflict between priority grouping and available
4183:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
4184:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
4185:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]     PriorityGroup  Used priority group.
4186:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
4187:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
4188:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4189:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
4190:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4191:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 107


4192:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t PreemptPriorityBits;
4193:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t SubPriorityBits;
4194:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4195:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
4196:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
4197:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4198:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
4199:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
4200:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4201:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4202:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4203:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4204:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Set Interrupt Vector
4205:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
4206:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            The interrupt number can be positive to specify a device specific interrupt,
4207:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            or negative to specify a processor exception.
4208:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            VTOR must been relocated to SRAM before.
4209:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]   IRQn      Interrupt number
4210:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]   vector    Address of interrupt handler function
4211:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4212:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
4213:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4214:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t *vectors = (uint32_t *) ((uintptr_t) SCB->VTOR);
4215:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
4216:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __DSB();
4217:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4218:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4219:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4220:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4221:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Interrupt Vector
4222:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Reads an interrupt vector from interrupt vector table.
4223:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            The interrupt number can be positive to specify a device specific interrupt,
4224:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            or negative to specify a processor exception.
4225:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]   IRQn      Interrupt number.
4226:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return                 Address of interrupt handler function
4227:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4228:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
4229:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4230:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t *vectors = (uint32_t *) ((uintptr_t) SCB->VTOR);
4231:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
4232:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4233:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4234:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4235:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4236:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   System Reset
4237:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Initiates a system reset request to reset the MCU.
4238:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4239:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
 764              		.loc 2 4239 34 view .LVU217
 765              	.LBB91:
4240:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4241:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __DSB();                                                          /* Ensure all outstanding memor
 766              		.loc 2 4241 3 view .LVU218
 767              	.LBB92:
 768              	.LBI92:
 184:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 769              		.loc 3 184 27 view .LVU219
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 108


 770              	.LBB93:
 771              		.loc 3 186 3 view .LVU220
 772              		.syntax unified
 773              	@ 186 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 774 0000 BFF34F8F 		dsb 0xF
 775              	@ 0 "" 2
 776              		.thumb
 777              		.syntax unified
 778              	.LBE93:
 779              	.LBE92:
4242:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                                                                        buffered write are completed
4243:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 780              		.loc 2 4243 3 view .LVU221
4244:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 781              		.loc 2 4244 32 is_stmt 0 view .LVU222
 782 0004 0549     		ldr	r1, .L55
4243:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 783              		.loc 2 4243 17 view .LVU223
 784 0006 064B     		ldr	r3, .L55+4
 785              		.loc 2 4244 32 view .LVU224
 786 0008 CA68     		ldr	r2, [r1, #12]
 787              		.loc 2 4244 40 view .LVU225
 788 000a 02F4E062 		and	r2, r2, #1792
4243:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 789              		.loc 2 4243 17 view .LVU226
 790 000e 1343     		orrs	r3, r3, r2
4243:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 791              		.loc 2 4243 15 view .LVU227
 792 0010 CB60     		str	r3, [r1, #12]
4245:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
4246:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __DSB();                                                          /* Ensure completion of memory 
 793              		.loc 2 4246 3 is_stmt 1 view .LVU228
 794              	.LBB94:
 795              	.LBI94:
 184:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 796              		.loc 3 184 27 view .LVU229
 797              	.LBB95:
 798              		.loc 3 186 3 view .LVU230
 799              		.syntax unified
 800              	@ 186 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 801 0012 BFF34F8F 		dsb 0xF
 802              	@ 0 "" 2
 803              		.thumb
 804              		.syntax unified
 805              	.L54:
 806              	.LBE95:
 807              	.LBE94:
4247:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4248:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   for(;;)                                                           /* wait until reset */
 808              		.loc 2 4248 3 view .LVU231
4249:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4250:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __NOP();
 809              		.loc 2 4250 5 discriminator 1 view .LVU232
 810              		.syntax unified
 811              	@ 4250 "STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h" 1
 812 0016 00BF     		nop
 813              	@ 0 "" 2
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 109


4248:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 814              		.loc 2 4248 3 view .LVU233
 815              		.thumb
 816              		.syntax unified
 817 0018 FDE7     		b	.L54
 818              	.L56:
 819 001a 00BF     		.align	2
 820              	.L55:
 821 001c 00ED00E0 		.word	-536810240
 822 0020 0400FA05 		.word	100270084
 823              	.LBE91:
 824              	.LBE90:
 825              		.cfi_endproc
 826              	.LFE866:
 828              		.section	.text.HAL_SYSTICK_Config,"ax",%progbits
 829              		.align	1
 830              		.global	HAL_SYSTICK_Config
 831              		.syntax unified
 832              		.thumb
 833              		.thumb_func
 835              	HAL_SYSTICK_Config:
 836              	.LVL58:
 837              	.LFB867:
 318:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   return SysTick_Config(TicksNumb);
 838              		.loc 1 318 1 view -0
 839              		.cfi_startproc
 840              		@ args = 0, pretend = 0, frame = 0
 841              		@ frame_needed = 0, uses_anonymous_args = 0
 842              		@ link register save eliminated.
 319:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 843              		.loc 1 319 3 view .LVU235
 844              	.LBB102:
 845              	.LBI102:
4251:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4252:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4253:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4254:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
4255:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4256:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Set Priority Grouping (non-secure)
4257:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Sets the non-secure priority grouping field when in secure state using the required unlo
4258:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
4259:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            Only values from 0..7 are used.
4260:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            In case of a conflict between priority grouping and available
4261:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
4262:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      PriorityGroup  Priority grouping field.
4263:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4264:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void TZ_NVIC_SetPriorityGrouping_NS(uint32_t PriorityGroup)
4265:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4266:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t reg_value;
4267:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
4268:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4269:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   reg_value  =  SCB_NS->AIRCR;                                                /* read old register 
4270:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
4271:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   reg_value  =  (reg_value                                   |
4272:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
4273:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
4274:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   SCB_NS->AIRCR =  reg_value;
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 110


4275:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4276:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4277:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4278:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4279:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Priority Grouping (non-secure)
4280:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Reads the priority grouping field from the non-secure NVIC when in secure state.
4281:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
4282:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4283:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(void)
4284:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4285:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   return ((uint32_t)((SCB_NS->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
4286:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4287:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4288:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4289:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4290:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Enable Interrupt (non-secure)
4291:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in 
4292:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
4293:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
4294:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4295:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn)
4296:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4297:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
4298:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4299:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
4300:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4301:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4302:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4303:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4304:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4305:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Interrupt Enable status (non-secure)
4306:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt con
4307:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
4308:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             0  Interrupt is not enabled.
4309:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             1  Interrupt is enabled.
4310:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
4311:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4312:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn)
4313:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4314:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
4315:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4316:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1F
4317:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4318:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   else
4319:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4320:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return(0U);
4321:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4322:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4323:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4324:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4325:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4326:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Disable Interrupt (non-secure)
4327:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in
4328:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
4329:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
4330:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4331:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn)
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 111


4332:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4333:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
4334:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4335:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
4336:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4337:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4338:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4339:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4340:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4341:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Pending Interrupt (non-secure)
4342:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns 
4343:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
4344:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             0  Interrupt status is not pending.
4345:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             1  Interrupt status is pending.
4346:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
4347:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4348:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn)
4349:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4350:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
4351:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4352:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1F
4353:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4354:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   else
4355:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4356:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return(0U);
4357:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4358:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4359:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4360:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4361:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4362:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Set Pending Interrupt (non-secure)
4363:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending regis
4364:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
4365:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
4366:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4367:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn)
4368:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4369:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
4370:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4371:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
4372:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4373:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4374:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4375:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4376:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4377:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Clear Pending Interrupt (non-secure)
4378:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending reg
4379:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
4380:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
4381:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4382:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn)
4383:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4384:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
4385:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4386:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
4387:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4388:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 112


4389:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4390:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4391:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4392:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Active Interrupt (non-secure)
4393:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Reads the active register in non-secure NVIC when in secure state and returns the active
4394:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
4395:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             0  Interrupt status is not active.
4396:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             1  Interrupt status is active.
4397:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
4398:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4399:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn)
4400:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4401:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
4402:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4403:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1F
4404:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4405:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   else
4406:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4407:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return(0U);
4408:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4409:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4410:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4411:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4412:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4413:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Set Interrupt Priority (non-secure)
4414:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Sets the priority of a non-secure device specific interrupt or a non-secure processor ex
4415:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            The interrupt number can be positive to specify a device specific interrupt,
4416:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            or negative to specify a processor exception.
4417:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Interrupt number.
4418:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]  priority  Priority to set.
4419:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    The priority cannot be set for every non-secure processor exception.
4420:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4421:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority)
4422:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4423:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
4424:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4425:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     NVIC_NS->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) 
4426:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4427:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   else
4428:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4429:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) 
4430:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4431:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4432:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4433:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4434:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4435:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Interrupt Priority (non-secure)
4436:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Reads the priority of a non-secure device specific interrupt or a non-secure processor e
4437:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            The interrupt number can be positive to specify a device specific interrupt,
4438:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            or negative to specify a processor exception.
4439:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]   IRQn  Interrupt number.
4440:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             Interrupt Priority. Value is aligned automatically to the implemented priorit
4441:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4442:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn)
4443:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4444:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4445:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 113


4446:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4447:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return(((uint32_t)NVIC_NS->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
4448:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4449:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   else
4450:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4451:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return(((uint32_t)SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
4452:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4453:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4454:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif /*  defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */
4455:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4456:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of CMSIS_Core_NVICFunctions */
4457:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4458:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ##########################  MPU functions  #################################### */
4459:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4460:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
4461:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4462:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #include "m-profile/armv8m_mpu.h"
4463:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4464:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
4465:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4466:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ##########################  PMU functions and events  #################################### */
4467:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4468:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__PMU_PRESENT) && (__PMU_PRESENT == 1U)
4469:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4470:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #include "m-profile/armv8m_pmu.h"
4471:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4472:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4473:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Cortex-M55 PMU events
4474:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    Architectural PMU events can be found in armv8m_pmu.h
4475:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** */
4476:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4477:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_ECC_ERR                          0xC000             /*!< Any ECC error */
4478:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_ECC_ERR_FATAL                    0xC001             /*!< Any fatal ECC error */
4479:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_ECC_ERR_DCACHE                   0xC010             /*!< Any ECC error in the d
4480:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_ECC_ERR_ICACHE                   0xC011             /*!< Any ECC error in the i
4481:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_ECC_ERR_FATAL_DCACHE             0xC012             /*!< Any fatal ECC error in
4482:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_ECC_ERR_FATAL_ICACHE             0xC013             /*!< Any fatal ECC error in
4483:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_ECC_ERR_DTCM                     0xC020             /*!< Any ECC error in the D
4484:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_ECC_ERR_ITCM                     0xC021             /*!< Any ECC error in the I
4485:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_ECC_ERR_FATAL_DTCM               0xC022             /*!< Any fatal ECC error in
4486:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_ECC_ERR_FATAL_ITCM               0xC023             /*!< Any fatal ECC error in
4487:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_PF_LINEFILL                      0xC100             /*!< A prefetcher starts a 
4488:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_PF_CANCEL                        0xC101             /*!< A prefetcher stops pre
4489:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_PF_DROP_LINEFILL                 0xC102             /*!< A linefill triggered b
4490:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_NWAMODE_ENTER                    0xC200             /*!< No write-allocate mode
4491:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_NWAMODE                          0xC201             /*!< Write-allocate store i
4492:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_SAHB_ACCESS                      0xC300             /*!< Read or write access o
4493:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_PAHB_ACCESS                      0xC301             /*!< Read or write access t
4494:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_AXI_WRITE_ACCESS                 0xC302             /*!< Any beat access to M-A
4495:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_AXI_READ_ACCESS                  0xC303             /*!< Any beat access to M-A
4496:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_DOSTIMEOUT_DOUBLE                0xC400             /*!< Denial of Service time
4497:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_DOSTIMEOUT_TRIPLE                0xC401             /*!< Denial of Service time
4498:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_CDE_INST_RETIRED                 0xC402             /*!< CDE instruction archit
4499:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_CDE_CX1_INST_RETIRED             0xC404             /*!< CDE CX1 instruction ar
4500:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_CDE_CX2_INST_RETIRED             0xC406             /*!< CDE CX2 instruction ar
4501:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_CDE_CX3_INST_RETIRED             0xC408             /*!< CDE CX3 instruction ar
4502:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_CDE_VCX1_INST_RETIRED            0xC40A             /*!< CDE VCX1 instruction a
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 114


4503:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_CDE_VCX2_INST_RETIRED            0xC40C             /*!< CDE VCX2 instruction a
4504:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_CDE_VCX3_INST_RETIRED            0xC40E             /*!< CDE VCX3 instruction a
4505:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_CDE_VCX1_VEC_INST_RETIRED        0xC410             /*!< CDE VCX1 Vector instru
4506:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_CDE_VCX2_VEC_INST_RETIRED        0xC412             /*!< CDE VCX2 Vector instru
4507:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_CDE_VCX3_VEC_INST_RETIRED        0xC414             /*!< CDE VCX3 Vector instru
4508:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_CDE_PRED                         0xC416             /*!< Cycles where one or mo
4509:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_CDE_STALL                        0xC417             /*!< Stall cycles caused by
4510:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_CDE_STALL_RESOURCE               0xC418             /*!< Stall cycles caused by
4511:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_CDE_STALL_DEPENDENCY             0xC419             /*!< Stall cycles caused by
4512:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_CDE_STALL_CUSTOM                 0xC41A             /*!< Stall cycles caused by
4513:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_CDE_STALL_OTHER                  0xC41B             /*!< Stall cycles caused by
4514:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_PF_LF_LA_1                       0xC41C             /*!< A data prefetcher line
4515:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_PF_LF_LA_2                       0xC41D             /*!< A data prefetcher line
4516:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_PF_LF_LA_3                       0xC41E             /*!< A data prefetcher line
4517:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_PF_LF_LA_4                       0xC41F             /*!< A data prefetcher line
4518:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_PF_LF_LA_5                       0xC420             /*!< A data prefetcher line
4519:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_PF_LF_LA_6                       0xC421             /*!< A data prefetcher line
4520:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_PF_BUFFER_FULL                   0xC422             /*!< A data prefetcher requ
4521:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_PF_BUFFER_MISS                   0xC423             /*!< A load requires a line
4522:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_PF_BUFFER_HIT                    0xC424             /*!< A load access hits in 
4523:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4524:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
4525:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4526:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ##########################  FPU functions  #################################### */
4527:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4528:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_Core_FunctionInterface
4529:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
4530:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Function that provides FPU type.
4531:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
4532:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4533:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4534:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4535:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   get FPU type
4536:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details returns the FPU type
4537:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \returns
4538:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****    - \b  0: No FPU
4539:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****    - \b  1: Single precision FPU
4540:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****    - \b  2: Double + Single precision FPU
4541:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4542:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
4543:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4544:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t mvfr0;
4545:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4546:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   mvfr0 = FPU->MVFR0;
4547:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if      ((mvfr0 & (FPU_MVFR0_FPSP_Msk | FPU_MVFR0_FPDP_Msk)) == 0x220U)
4548:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4549:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return 2U;           /* Double + Single precision FPU */
4550:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4551:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   else if ((mvfr0 & (FPU_MVFR0_FPSP_Msk | FPU_MVFR0_FPDP_Msk)) == 0x020U)
4552:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4553:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return 1U;           /* Single precision FPU */
4554:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4555:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   else
4556:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4557:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return 0U;           /* No FPU */
4558:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4559:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 115


4560:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4561:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4562:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of CMSIS_Core_FpuFunctions */
4563:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4564:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ##########################  MVE functions  #################################### */
4565:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4566:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_Core_FunctionInterface
4567:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_Core_MveFunctions MVE Functions
4568:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Function that provides MVE type.
4569:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
4570:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4571:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4572:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4573:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   get MVE type
4574:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details returns the MVE type
4575:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \returns
4576:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****    - \b  0: No Vector Extension (MVE)
4577:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****    - \b  1: Integer Vector Extension (MVE-I)
4578:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****    - \b  2: Floating-point Vector Extension (MVE-F)
4579:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4580:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t SCB_GetMVEType(void)
4581:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4582:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   const uint32_t mvfr1 = FPU->MVFR1;
4583:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if      ((mvfr1 & FPU_MVFR1_MVE_Msk) == (0x2U << FPU_MVFR1_MVE_Pos))
4584:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4585:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return 2U;
4586:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4587:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   else if ((mvfr1 & FPU_MVFR1_MVE_Msk) == (0x1U << FPU_MVFR1_MVE_Pos))
4588:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4589:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return 1U;
4590:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4591:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   else
4592:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4593:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return 0U;
4594:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4595:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4596:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4597:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4598:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of CMSIS_Core_MveFunctions */
4599:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4600:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4601:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ##########################  Cache functions  #################################### */
4602:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4603:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if ((defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)) || \
4604:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****      (defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)))
4605:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #include "m-profile/armv7m_cachel1.h"
4606:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
4607:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4608:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4609:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ##########################   SAU functions  #################################### */
4610:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4611:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_Core_FunctionInterface
4612:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_Core_SAUFunctions SAU Functions
4613:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Functions that configure the SAU.
4614:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
4615:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4616:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 116


4617:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
4618:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4619:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4620:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Enable SAU
4621:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Enables the Security Attribution Unit (SAU).
4622:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4623:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void TZ_SAU_Enable(void)
4624:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4625:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     SAU->CTRL |=  (SAU_CTRL_ENABLE_Msk);
4626:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4627:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4628:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4629:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4630:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4631:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Disable SAU
4632:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Disables the Security Attribution Unit (SAU).
4633:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4634:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void TZ_SAU_Disable(void)
4635:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4636:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk);
4637:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4638:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4639:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
4640:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4641:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of CMSIS_Core_SAUFunctions */
4642:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4643:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4644:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4645:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4646:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ##################################    Debug Control function  ##################################
4647:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4648:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_Core_FunctionInterface
4649:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_Core_DCBFunctions Debug Control Functions
4650:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Functions that access the Debug Control Block.
4651:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
4652:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4653:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4654:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4655:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4656:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Set Debug Authentication Control Register
4657:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details writes to Debug Authentication Control register.
4658:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]  value  value to be writen.
4659:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4660:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void DCB_SetAuthCtrl(uint32_t value)
4661:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4662:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
4663:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __ISB();
4664:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     DCB->DAUTHCTRL = value;
4665:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
4666:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __ISB();
4667:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4668:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4669:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4670:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4671:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Debug Authentication Control Register
4672:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Reads Debug Authentication Control register.
4673:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             Debug Authentication Control Register.
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 117


4674:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4675:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t DCB_GetAuthCtrl(void)
4676:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4677:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return (DCB->DAUTHCTRL);
4678:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4679:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4680:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4681:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
4682:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4683:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Set Debug Authentication Control Register (non-secure)
4684:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details writes to non-secure Debug Authentication Control register when in secure state.
4685:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]  value  value to be writen
4686:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4687:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void TZ_DCB_SetAuthCtrl_NS(uint32_t value)
4688:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4689:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
4690:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __ISB();
4691:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     DCB_NS->DAUTHCTRL = value;
4692:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
4693:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __ISB();
4694:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4695:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4696:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4697:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4698:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Debug Authentication Control Register (non-secure)
4699:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Reads non-secure Debug Authentication Control register when in secure state.
4700:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             Debug Authentication Control Register.
4701:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4702:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t TZ_DCB_GetAuthCtrl_NS(void)
4703:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4704:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return (DCB_NS->DAUTHCTRL);
4705:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4706:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
4707:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4708:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of CMSIS_Core_DCBFunctions */
4709:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4710:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4711:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4712:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4713:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ##################################    Debug Identification function  ###########################
4714:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4715:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_Core_FunctionInterface
4716:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_Core_DIBFunctions Debug Identification Functions
4717:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Functions that access the Debug Identification Block.
4718:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
4719:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4720:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4721:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4722:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4723:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Debug Authentication Status Register
4724:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Reads Debug Authentication Status register.
4725:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             Debug Authentication Status Register.
4726:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4727:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t DIB_GetAuthStatus(void)
4728:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4729:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return (DIB->DAUTHSTATUS);
4730:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 118


4731:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4732:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4733:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
4734:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4735:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Debug Authentication Status Register (non-secure)
4736:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Reads non-secure Debug Authentication Status register when in secure state.
4737:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             Debug Authentication Status Register.
4738:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4739:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t TZ_DIB_GetAuthStatus_NS(void)
4740:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4741:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return (DIB_NS->DAUTHSTATUS);
4742:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
4743:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
4744:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4745:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of CMSIS_Core_DCBFunctions */
4746:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4747:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4748:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4749:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4750:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ##################################    SysTick function  ########################################
4751:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4752:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_Core_FunctionInterface
4753:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
4754:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Functions that configure the System.
4755:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
4756:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4757:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4758:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
4759:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4760:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
4761:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   System Tick Configuration
4762:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
4763:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            Counter is in free running mode to generate periodic interrupts.
4764:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]  ticks  Number of ticks between two interrupts.
4765:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return          0  Function succeeded.
4766:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return          1  Function failed.
4767:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
4768:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
4769:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            must contain a vendor-specific implementation of this function.
4770:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
4771:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
 846              		.loc 2 4771 26 view .LVU236
 847              	.LBB103:
4772:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
4773:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 848              		.loc 2 4773 3 view .LVU237
 849              		.loc 2 4773 14 is_stmt 0 view .LVU238
 850 0000 0138     		subs	r0, r0, #1
 851              	.LVL59:
 852              		.loc 2 4773 6 view .LVU239
 853 0002 B0F1807F 		cmp	r0, #16777216
 854 0006 0BD2     		bcs	.L59
4774:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
4775:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return (1UL);                                                   /* Reload value impossible */
4776:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
4777:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
4778:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 119


 855              		.loc 2 4778 3 is_stmt 1 view .LVU240
 856              		.loc 2 4778 18 is_stmt 0 view .LVU241
 857 0008 4FF0E023 		mov	r3, #-536813568
 858              	.LBB104:
 859              	.LBB105:
 860              	.LBB106:
4123:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 861              		.loc 2 4123 47 view .LVU242
 862 000c F021     		movs	r1, #240
 863 000e 054A     		ldr	r2, .L60
 864              	.LBE106:
 865              	.LBE105:
 866              	.LBE104:
 867              		.loc 2 4778 18 view .LVU243
 868 0010 5861     		str	r0, [r3, #20]
4779:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
 869              		.loc 2 4779 3 is_stmt 1 view .LVU244
 870              	.LVL60:
 871              	.LBB109:
 872              	.LBI104:
4115:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 873              		.loc 2 4115 22 view .LVU245
4117:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 874              		.loc 2 4117 3 view .LVU246
 875              	.LBB108:
 876              	.LBI105:
4115:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 877              		.loc 2 4115 22 view .LVU247
 878              	.LBB107:
4123:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 879              		.loc 2 4123 5 view .LVU248
4123:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 880              		.loc 2 4123 47 is_stmt 0 view .LVU249
 881 0012 82F82310 		strb	r1, [r2, #35]
 882              	.LVL61:
4123:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 883              		.loc 2 4123 47 view .LVU250
 884              	.LBE107:
 885              	.LBE108:
 886              	.LBE109:
4780:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 887              		.loc 2 4780 3 is_stmt 1 view .LVU251
 888              		.loc 2 4780 18 is_stmt 0 view .LVU252
 889 0016 0020     		movs	r0, #0
 890              	.LVL62:
4781:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 891              		.loc 2 4781 18 view .LVU253
 892 0018 0722     		movs	r2, #7
4780:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 893              		.loc 2 4780 18 view .LVU254
 894 001a 9861     		str	r0, [r3, #24]
 895              		.loc 2 4781 3 is_stmt 1 view .LVU255
 896              		.loc 2 4781 18 is_stmt 0 view .LVU256
 897 001c 1A61     		str	r2, [r3, #16]
4782:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                    SysTick_CTRL_TICKINT_Msk   |
4783:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                    SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTi
4784:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   return (0UL);                                                     /* Function successful */
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 120


 898              		.loc 2 4784 3 is_stmt 1 view .LVU257
 899              		.loc 2 4784 10 is_stmt 0 view .LVU258
 900 001e 7047     		bx	lr
 901              	.L59:
4775:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 902              		.loc 2 4775 12 view .LVU259
 903 0020 0120     		movs	r0, #1
 904              	.LVL63:
4775:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 905              		.loc 2 4775 12 view .LVU260
 906              	.LBE103:
 907              	.LBE102:
 320:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 908              		.loc 1 320 1 view .LVU261
 909 0022 7047     		bx	lr
 910              	.L61:
 911              		.align	2
 912              	.L60:
 913 0024 00ED00E0 		.word	-536810240
 914              		.cfi_endproc
 915              	.LFE867:
 917              		.section	.text.HAL_NVIC_GetPriorityGrouping,"ax",%progbits
 918              		.align	1
 919              		.global	HAL_NVIC_GetPriorityGrouping
 920              		.syntax unified
 921              		.thumb
 922              		.thumb_func
 924              	HAL_NVIC_GetPriorityGrouping:
 925              	.LFB868:
 346:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Get the PRIGROUP[10:8] field value */
 926              		.loc 1 346 1 is_stmt 1 view -0
 927              		.cfi_startproc
 928              		@ args = 0, pretend = 0, frame = 0
 929              		@ frame_needed = 0, uses_anonymous_args = 0
 930              		@ link register save eliminated.
 348:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 931              		.loc 1 348 3 view .LVU263
 932              	.LBB112:
 933              	.LBI112:
3906:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 934              		.loc 2 3906 26 view .LVU264
 935              	.LBB113:
3908:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
 936              		.loc 2 3908 3 view .LVU265
3908:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
 937              		.loc 2 3908 26 is_stmt 0 view .LVU266
 938 0000 024B     		ldr	r3, .L63
 939 0002 D868     		ldr	r0, [r3, #12]
 940              	.LBE113:
 941              	.LBE112:
 349:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 942              		.loc 1 349 1 view .LVU267
 943 0004 C0F30220 		ubfx	r0, r0, #8, #3
 944 0008 7047     		bx	lr
 945              	.L64:
 946 000a 00BF     		.align	2
 947              	.L63:
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 121


 948 000c 00ED00E0 		.word	-536810240
 949              		.cfi_endproc
 950              	.LFE868:
 952              		.section	.text.HAL_NVIC_GetPriority,"ax",%progbits
 953              		.align	1
 954              		.global	HAL_NVIC_GetPriority
 955              		.syntax unified
 956              		.thumb
 957              		.thumb_func
 959              	HAL_NVIC_GetPriority:
 960              	.LVL64:
 961              	.LFB869:
 374:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 962              		.loc 1 374 1 is_stmt 1 view -0
 963              		.cfi_startproc
 964              		@ args = 0, pretend = 0, frame = 0
 965              		@ frame_needed = 0, uses_anonymous_args = 0
 376:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 966              		.loc 1 376 3 view .LVU269
 967 0000 10F10C0F 		cmn	r0, #12
 374:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 968              		.loc 1 374 1 is_stmt 0 view .LVU270
 969 0004 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 970              		.cfi_def_cfa_offset 24
 971              		.cfi_offset 3, -24
 972              		.cfi_offset 4, -20
 973              		.cfi_offset 5, -16
 974              		.cfi_offset 6, -12
 975              		.cfi_offset 7, -8
 976              		.cfi_offset 14, -4
 374:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 977              		.loc 1 374 1 view .LVU271
 978 0006 0446     		mov	r4, r0
 979 0008 0D46     		mov	r5, r1
 980 000a 1746     		mov	r7, r2
 981 000c 1E46     		mov	r6, r3
 376:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 982              		.loc 1 376 3 view .LVU272
 983 000e 01DB     		blt	.L66
 376:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 984              		.loc 1 376 3 discriminator 2 view .LVU273
 985 0010 031D     		adds	r3, r0, #4
 986              	.LVL65:
 376:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 987              		.loc 1 376 3 discriminator 2 view .LVU274
 988 0012 04D1     		bne	.L67
 989              	.L66:
 376:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 990              		.loc 1 376 3 discriminator 3 view .LVU275
 991 0014 4FF4BC71 		mov	r1, #376
 992              	.LVL66:
 376:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 993              		.loc 1 376 3 discriminator 3 view .LVU276
 994 0018 1948     		ldr	r0, .L74
 995              	.LVL67:
 376:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 996              		.loc 1 376 3 discriminator 3 view .LVU277
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 122


 997 001a FFF7FEFF 		bl	assert_failed
 998              	.LVL68:
 999              	.L67:
 377:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1000              		.loc 1 377 3 is_stmt 1 view .LVU278
 1001 001e EB1E     		subs	r3, r5, #3
 1002 0020 042B     		cmp	r3, #4
 1003 0022 04D9     		bls	.L68
 377:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1004              		.loc 1 377 3 is_stmt 0 discriminator 1 view .LVU279
 1005 0024 40F27911 		movw	r1, #377
 1006 0028 1548     		ldr	r0, .L74
 1007 002a FFF7FEFF 		bl	assert_failed
 1008              	.LVL69:
 1009              	.L68:
 380:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1010              		.loc 1 380 3 is_stmt 1 view .LVU280
 1011              	.LBB118:
 1012              	.LBI118:
4137:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1013              		.loc 2 4137 26 view .LVU281
 1014              	.LBB119:
4140:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 1015              		.loc 2 4140 3 view .LVU282
4140:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 1016              		.loc 2 4140 6 is_stmt 0 view .LVU283
 1017 002e 002C     		cmp	r4, #0
4142:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 1018              		.loc 2 4142 5 is_stmt 1 view .LVU284
4142:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 1019              		.loc 2 4142 32 is_stmt 0 view .LVU285
 1020 0030 ACBF     		ite	ge
 1021 0032 04F16044 		addge	r4, r4, #-536870912
 1022              	.LVL70:
4146:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 1023              		.loc 2 4146 32 view .LVU286
 1024 0036 134B     		ldrlt	r3, .L74+4
 1025              	.LBE119:
 1026              	.LBE118:
 1027              	.LBB122:
 1028              	.LBB123:
4191:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t PreemptPriorityBits;
 1029              		.loc 2 4191 12 view .LVU287
 1030 0038 05F00701 		and	r1, r5, #7
4195:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 1031              		.loc 2 4195 31 view .LVU288
 1032 003c C1F10702 		rsb	r2, r1, #7
 1033              	.LBE123:
 1034              	.LBE122:
 1035              	.LBB126:
 1036              	.LBB120:
4142:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 1037              		.loc 2 4142 32 view .LVU289
 1038 0040 ABBF     		itete	ge
 1039 0042 04F56144 		addge	r4, r4, #57600
4146:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 1040              		.loc 2 4146 51 view .LVU290
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 123


 1041 0046 04F00F04 		andlt	r4, r4, #15
4142:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 1042              		.loc 2 4142 32 view .LVU291
 1043 004a 94F80033 		ldrbge	r3, [r4, #768]	@ zero_extendqisi2
 1044              	.LVL71:
4146:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 1045              		.loc 2 4146 5 is_stmt 1 view .LVU292
4146:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 1046              		.loc 2 4146 32 is_stmt 0 view .LVU293
 1047 004e 1B5D     		ldrblt	r3, [r3, r4]	@ zero_extendqisi2
 1048              	.LBE120:
 1049              	.LBE126:
 1050              	.LBB127:
 1051              	.LBB124:
4196:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 1052              		.loc 2 4196 44 view .LVU294
 1053 0050 081D     		adds	r0, r1, #4
4195:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 1054              		.loc 2 4195 23 view .LVU295
 1055 0052 042A     		cmp	r2, #4
 1056 0054 28BF     		it	cs
 1057 0056 0422     		movcs	r2, #4
4196:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 1058              		.loc 2 4196 109 discriminator 1 view .LVU296
 1059 0058 0628     		cmp	r0, #6
 1060 005a A1F10301 		sub	r1, r1, #3
4198:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 1061              		.loc 2 4198 53 view .LVU297
 1062 005e 4FF0FF30 		mov	r0, #-1
4196:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 1063              		.loc 2 4196 109 discriminator 1 view .LVU298
 1064 0062 98BF     		it	ls
 1065 0064 0021     		movls	r1, #0
 1066              	.LBE124:
 1067              	.LBE127:
 1068              	.LBB128:
 1069              	.LBB121:
4146:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 1070              		.loc 2 4146 65 view .LVU299
 1071 0066 1B09     		lsrs	r3, r3, #4
 1072              	.LVL72:
4146:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 1073              		.loc 2 4146 65 view .LVU300
 1074              	.LBE121:
 1075              	.LBE128:
 1076              	.LBB129:
 1077              	.LBI122:
4189:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1078              		.loc 2 4189 22 is_stmt 1 view .LVU301
 1079              	.LBB125:
4191:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t PreemptPriorityBits;
 1080              		.loc 2 4191 3 view .LVU302
4192:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t SubPriorityBits;
 1081              		.loc 2 4192 3 view .LVU303
4193:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 1082              		.loc 2 4193 3 view .LVU304
4195:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 124


 1083              		.loc 2 4195 3 view .LVU305
4196:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 1084              		.loc 2 4196 3 view .LVU306
4198:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 1085              		.loc 2 4198 3 view .LVU307
4198:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 1086              		.loc 2 4198 53 is_stmt 0 view .LVU308
 1087 0068 00FA02F2 		lsl	r2, r0, r2
 1088              	.LVL73:
4198:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 1089              		.loc 2 4198 33 view .LVU309
 1090 006c 23FA01F4 		lsr	r4, r3, r1
4199:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
 1091              		.loc 2 4199 53 view .LVU310
 1092 0070 8840     		lsls	r0, r0, r1
4198:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 1093              		.loc 2 4198 53 view .LVU311
 1094 0072 24EA0202 		bic	r2, r4, r2
4199:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
 1095              		.loc 2 4199 53 view .LVU312
 1096 0076 23EA0003 		bic	r3, r3, r0
 1097              	.LVL74:
4198:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 1098              		.loc 2 4198 21 view .LVU313
 1099 007a 3A60     		str	r2, [r7]
4199:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
 1100              		.loc 2 4199 3 is_stmt 1 view .LVU314
4199:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
 1101              		.loc 2 4199 21 is_stmt 0 view .LVU315
 1102 007c 3360     		str	r3, [r6]
 1103              	.LVL75:
4199:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
 1104              		.loc 2 4199 21 view .LVU316
 1105              	.LBE125:
 1106              	.LBE129:
 381:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1107              		.loc 1 381 1 view .LVU317
 1108 007e F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1109              	.LVL76:
 1110              	.L75:
 381:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1111              		.loc 1 381 1 view .LVU318
 1112              		.align	2
 1113              	.L74:
 1114 0080 00000000 		.word	.LC0
 1115 0084 14ED00E0 		.word	-536810220
 1116              		.cfi_endproc
 1117              	.LFE869:
 1119              		.section	.text.HAL_NVIC_SetPendingIRQ,"ax",%progbits
 1120              		.align	1
 1121              		.global	HAL_NVIC_SetPendingIRQ
 1122              		.syntax unified
 1123              		.thumb
 1124              		.thumb_func
 1126              	HAL_NVIC_SetPendingIRQ:
 1127              	.LVL77:
 1128              	.LFB870:
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 125


 392:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 1129              		.loc 1 392 1 is_stmt 1 view -0
 1130              		.cfi_startproc
 1131              		@ args = 0, pretend = 0, frame = 0
 1132              		@ frame_needed = 0, uses_anonymous_args = 0
 1133              		@ link register save eliminated.
 394:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1134              		.loc 1 394 3 view .LVU320
 1135 0000 0028     		cmp	r0, #0
 394:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1136              		.loc 1 394 3 is_stmt 0 view .LVU321
 1137 0002 09DB     		blt	.L77
 397:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1138              		.loc 1 397 3 is_stmt 1 view .LVU322
 1139              	.LVL78:
 1140              	.LBB132:
 1141              	.LBI132:
3994:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1142              		.loc 2 3994 22 view .LVU323
 1143              	.LBB133:
3996:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 1144              		.loc 2 3996 3 view .LVU324
3998:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 1145              		.loc 2 3998 5 view .LVU325
3998:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 1146              		.loc 2 3998 45 is_stmt 0 view .LVU326
 1147 0004 0122     		movs	r2, #1
3998:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 1148              		.loc 2 3998 34 view .LVU327
 1149 0006 4309     		lsrs	r3, r0, #5
3998:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 1150              		.loc 2 3998 43 view .LVU328
 1151 0008 0649     		ldr	r1, .L80
3998:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 1152              		.loc 2 3998 81 view .LVU329
 1153 000a 00F01F00 		and	r0, r0, #31
 1154              	.LVL79:
3998:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 1155              		.loc 2 3998 45 view .LVU330
 1156 000e 8240     		lsls	r2, r2, r0
3998:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 1157              		.loc 2 3998 43 view .LVU331
 1158 0010 4033     		adds	r3, r3, #64
 1159 0012 41F82320 		str	r2, [r1, r3, lsl #2]
 1160              	.LBE133:
 1161              	.LBE132:
 398:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1162              		.loc 1 398 1 view .LVU332
 1163 0016 7047     		bx	lr
 1164              	.LVL80:
 1165              	.L77:
 394:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1166              		.loc 1 394 3 discriminator 1 view .LVU333
 1167 0018 4FF4C571 		mov	r1, #394
 1168 001c 0248     		ldr	r0, .L80+4
 1169 001e FFF7FEBF 		b	assert_failed
 1170              	.LVL81:
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 126


 1171              	.L81:
 1172 0022 00BF     		.align	2
 1173              	.L80:
 1174 0024 00E100E0 		.word	-536813312
 1175 0028 00000000 		.word	.LC0
 1176              		.cfi_endproc
 1177              	.LFE870:
 1179              		.section	.text.HAL_NVIC_GetPendingIRQ,"ax",%progbits
 1180              		.align	1
 1181              		.global	HAL_NVIC_GetPendingIRQ
 1182              		.syntax unified
 1183              		.thumb
 1184              		.thumb_func
 1186              	HAL_NVIC_GetPendingIRQ:
 1187              	.LVL82:
 1188              	.LFB871:
 411:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 1189              		.loc 1 411 1 is_stmt 1 view -0
 1190              		.cfi_startproc
 1191              		@ args = 0, pretend = 0, frame = 0
 1192              		@ frame_needed = 0, uses_anonymous_args = 0
 413:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1193              		.loc 1 413 3 view .LVU335
 1194 0000 0028     		cmp	r0, #0
 411:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 1195              		.loc 1 411 1 is_stmt 0 view .LVU336
 1196 0002 08B5     		push	{r3, lr}
 1197              		.cfi_def_cfa_offset 8
 1198              		.cfi_offset 3, -8
 1199              		.cfi_offset 14, -4
 413:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1200              		.loc 1 413 3 view .LVU337
 1201 0004 0BDB     		blt	.L83
 416:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1202              		.loc 1 416 3 is_stmt 1 view .LVU338
 1203              	.LVL83:
 1204              	.LBB136:
 1205              	.LBI136:
3975:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1206              		.loc 2 3975 26 view .LVU339
 1207              	.LBB137:
3977:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 1208              		.loc 2 3977 3 view .LVU340
3979:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 1209              		.loc 2 3979 5 view .LVU341
3979:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 1210              		.loc 2 3979 54 is_stmt 0 view .LVU342
 1211 0006 4309     		lsrs	r3, r0, #5
3979:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 1212              		.loc 2 3979 35 view .LVU343
 1213 0008 084A     		ldr	r2, .L85
 1214 000a 4033     		adds	r3, r3, #64
 1215 000c 52F82330 		ldr	r3, [r2, r3, lsl #2]
3979:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 1216              		.loc 2 3979 91 view .LVU344
 1217 0010 00F01F00 		and	r0, r0, #31
 1218              	.LVL84:
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 127


3979:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 1219              		.loc 2 3979 103 view .LVU345
 1220 0014 23FA00F0 		lsr	r0, r3, r0
3979:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 1221              		.loc 2 3979 12 view .LVU346
 1222 0018 00F00100 		and	r0, r0, #1
 1223              	.LVL85:
 1224              	.L82:
3979:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 1225              		.loc 2 3979 12 view .LVU347
 1226              	.LBE137:
 1227              	.LBE136:
 417:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1228              		.loc 1 417 1 view .LVU348
 1229 001c 08BD     		pop	{r3, pc}
 1230              	.L83:
 413:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1231              		.loc 1 413 3 discriminator 1 view .LVU349
 1232 001e 0448     		ldr	r0, .L85+4
 1233 0020 40F29D11 		movw	r1, #413
 1234 0024 FFF7FEFF 		bl	assert_failed
 1235              	.LVL86:
 416:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1236              		.loc 1 416 3 is_stmt 1 view .LVU350
 1237              	.LBB139:
3975:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1238              		.loc 2 3975 26 view .LVU351
 1239              	.LBB138:
3977:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 1240              		.loc 2 3977 3 view .LVU352
3983:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 1241              		.loc 2 3983 11 is_stmt 0 view .LVU353
 1242 0028 0020     		movs	r0, #0
 1243              	.LVL87:
3983:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 1244              		.loc 2 3983 11 view .LVU354
 1245              	.LBE138:
 1246              	.LBE139:
 416:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1247              		.loc 1 416 10 view .LVU355
 1248 002a F7E7     		b	.L82
 1249              	.L86:
 1250              		.align	2
 1251              	.L85:
 1252 002c 00E100E0 		.word	-536813312
 1253 0030 00000000 		.word	.LC0
 1254              		.cfi_endproc
 1255              	.LFE871:
 1257              		.section	.text.HAL_NVIC_ClearPendingIRQ,"ax",%progbits
 1258              		.align	1
 1259              		.global	HAL_NVIC_ClearPendingIRQ
 1260              		.syntax unified
 1261              		.thumb
 1262              		.thumb_func
 1264              	HAL_NVIC_ClearPendingIRQ:
 1265              	.LVL88:
 1266              	.LFB872:
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 128


 428:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 1267              		.loc 1 428 1 is_stmt 1 view -0
 1268              		.cfi_startproc
 1269              		@ args = 0, pretend = 0, frame = 0
 1270              		@ frame_needed = 0, uses_anonymous_args = 0
 1271              		@ link register save eliminated.
 430:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1272              		.loc 1 430 3 view .LVU357
 1273 0000 0028     		cmp	r0, #0
 430:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1274              		.loc 1 430 3 is_stmt 0 view .LVU358
 1275 0002 09DB     		blt	.L88
 433:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1276              		.loc 1 433 3 is_stmt 1 view .LVU359
 1277              	.LVL89:
 1278              	.LBB142:
 1279              	.LBI142:
4009:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1280              		.loc 2 4009 22 view .LVU360
 1281              	.LBB143:
4011:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 1282              		.loc 2 4011 3 view .LVU361
4013:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 1283              		.loc 2 4013 5 view .LVU362
4013:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 1284              		.loc 2 4013 45 is_stmt 0 view .LVU363
 1285 0004 0122     		movs	r2, #1
4013:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 1286              		.loc 2 4013 34 view .LVU364
 1287 0006 4309     		lsrs	r3, r0, #5
4013:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 1288              		.loc 2 4013 43 view .LVU365
 1289 0008 0649     		ldr	r1, .L91
4013:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 1290              		.loc 2 4013 81 view .LVU366
 1291 000a 00F01F00 		and	r0, r0, #31
 1292              	.LVL90:
4013:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 1293              		.loc 2 4013 45 view .LVU367
 1294 000e 8240     		lsls	r2, r2, r0
4013:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 1295              		.loc 2 4013 43 view .LVU368
 1296 0010 6033     		adds	r3, r3, #96
 1297 0012 41F82320 		str	r2, [r1, r3, lsl #2]
 1298              	.LBE143:
 1299              	.LBE142:
 434:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1300              		.loc 1 434 1 view .LVU369
 1301 0016 7047     		bx	lr
 1302              	.LVL91:
 1303              	.L88:
 430:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1304              		.loc 1 430 3 discriminator 1 view .LVU370
 1305 0018 4FF4D771 		mov	r1, #430
 1306 001c 0248     		ldr	r0, .L91+4
 1307 001e FFF7FEBF 		b	assert_failed
 1308              	.LVL92:
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 129


 1309              	.L92:
 1310 0022 00BF     		.align	2
 1311              	.L91:
 1312 0024 00E100E0 		.word	-536813312
 1313 0028 00000000 		.word	.LC0
 1314              		.cfi_endproc
 1315              	.LFE872:
 1317              		.section	.text.HAL_NVIC_GetActive,"ax",%progbits
 1318              		.align	1
 1319              		.global	HAL_NVIC_GetActive
 1320              		.syntax unified
 1321              		.thumb
 1322              		.thumb_func
 1324              	HAL_NVIC_GetActive:
 1325              	.LVL93:
 1326              	.LFB873:
 446:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Return 1 if active else 0 */
 1327              		.loc 1 446 1 is_stmt 1 view -0
 1328              		.cfi_startproc
 1329              		@ args = 0, pretend = 0, frame = 0
 1330              		@ frame_needed = 0, uses_anonymous_args = 0
 1331              		@ link register save eliminated.
 448:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1332              		.loc 1 448 3 view .LVU372
 1333              	.LBB146:
 1334              	.LBI146:
4026:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1335              		.loc 2 4026 26 view .LVU373
 1336              	.LBB147:
4028:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 1337              		.loc 2 4028 3 view .LVU374
4028:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 1338              		.loc 2 4028 6 is_stmt 0 view .LVU375
 1339 0000 0028     		cmp	r0, #0
4030:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 1340              		.loc 2 4030 5 is_stmt 1 view .LVU376
4030:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 1341              		.loc 2 4030 54 is_stmt 0 view .LVU377
 1342 0002 A1BF     		itttt	ge
 1343 0004 4309     		lsrge	r3, r0, #5
4030:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 1344              		.loc 2 4030 35 view .LVU378
 1345 0006 064A     		ldrge	r2, .L96
 1346 0008 8033     		addge	r3, r3, #128
 1347 000a 52F82330 		ldrge	r3, [r2, r3, lsl #2]
4030:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 1348              		.loc 2 4030 91 view .LVU379
 1349 000e A3BF     		ittte	ge
 1350 0010 00F01F00 		andge	r0, r0, #31
 1351              	.LVL94:
4030:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 1352              		.loc 2 4030 103 view .LVU380
 1353 0014 23FA00F0 		lsrge	r0, r3, r0
4030:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 1354              		.loc 2 4030 12 view .LVU381
 1355 0018 00F00100 		andge	r0, r0, #1
4034:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 130


 1356              		.loc 2 4034 11 view .LVU382
 1357 001c 0020     		movlt	r0, #0
 1358              	.LVL95:
4034:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 1359              		.loc 2 4034 11 view .LVU383
 1360              	.LBE147:
 1361              	.LBE146:
 449:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1362              		.loc 1 449 1 view .LVU384
 1363 001e 7047     		bx	lr
 1364              	.L97:
 1365              		.align	2
 1366              	.L96:
 1367 0020 00E100E0 		.word	-536813312
 1368              		.cfi_endproc
 1369              	.LFE873:
 1371              		.section	.text.HAL_SYSTICK_CLKSourceConfig,"ax",%progbits
 1372              		.align	1
 1373              		.global	HAL_SYSTICK_CLKSourceConfig
 1374              		.syntax unified
 1375              		.thumb
 1376              		.thumb_func
 1378              	HAL_SYSTICK_CLKSourceConfig:
 1379              	.LVL96:
 1380              	.LFB874:
 460:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 1381              		.loc 1 460 1 is_stmt 1 view -0
 1382              		.cfi_startproc
 1383              		@ args = 0, pretend = 0, frame = 0
 1384              		@ frame_needed = 0, uses_anonymous_args = 0
 462:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1385              		.loc 1 462 3 view .LVU386
 1386 0000 30F00403 		bics	r3, r0, #4
 460:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 1387              		.loc 1 460 1 is_stmt 0 view .LVU387
 1388 0004 10B5     		push	{r4, lr}
 1389              		.cfi_def_cfa_offset 8
 1390              		.cfi_offset 4, -8
 1391              		.cfi_offset 14, -4
 460:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 1392              		.loc 1 460 1 view .LVU388
 1393 0006 0446     		mov	r4, r0
 462:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1394              		.loc 1 462 3 view .LVU389
 1395 0008 04D0     		beq	.L99
 462:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1396              		.loc 1 462 3 discriminator 2 view .LVU390
 1397 000a 4FF4E771 		mov	r1, #462
 1398 000e 0548     		ldr	r0, .L103
 1399              	.LVL97:
 462:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1400              		.loc 1 462 3 discriminator 2 view .LVU391
 1401 0010 FFF7FEFF 		bl	assert_failed
 1402              	.LVL98:
 1403              	.L99:
 464:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1404              		.loc 1 464 3 is_stmt 1 view .LVU392
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 131


 1405 0014 4FF0E022 		mov	r2, #-536813568
 1406 0018 1369     		ldr	r3, [r2, #16]
 1407 001a 23F00403 		bic	r3, r3, #4
 1408 001e 2343     		orrs	r3, r3, r4
 1409 0020 1361     		str	r3, [r2, #16]
 465:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1410              		.loc 1 465 1 is_stmt 0 view .LVU393
 1411 0022 10BD     		pop	{r4, pc}
 1412              	.LVL99:
 1413              	.L104:
 465:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1414              		.loc 1 465 1 view .LVU394
 1415              		.align	2
 1416              	.L103:
 1417 0024 00000000 		.word	.LC0
 1418              		.cfi_endproc
 1419              	.LFE874:
 1421              		.section	.text.HAL_SYSTICK_Callback,"ax",%progbits
 1422              		.align	1
 1423              		.weak	HAL_SYSTICK_Callback
 1424              		.syntax unified
 1425              		.thumb
 1426              		.thumb_func
 1428              	HAL_SYSTICK_Callback:
 1429              	.LFB876:
 481:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 1430              		.loc 1 481 1 is_stmt 1 view -0
 1431              		.cfi_startproc
 1432              		@ args = 0, pretend = 0, frame = 0
 1433              		@ frame_needed = 0, uses_anonymous_args = 0
 1434              		@ link register save eliminated.
 485:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1435              		.loc 1 485 1 view .LVU396
 1436 0000 7047     		bx	lr
 1437              		.cfi_endproc
 1438              	.LFE876:
 1440              		.section	.text.HAL_SYSTICK_IRQHandler,"ax",%progbits
 1441              		.align	1
 1442              		.global	HAL_SYSTICK_IRQHandler
 1443              		.syntax unified
 1444              		.thumb
 1445              		.thumb_func
 1447              	HAL_SYSTICK_IRQHandler:
 1448              	.LFB875:
 472:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 1449              		.loc 1 472 1 view -0
 1450              		.cfi_startproc
 1451              		@ args = 0, pretend = 0, frame = 0
 1452              		@ frame_needed = 0, uses_anonymous_args = 0
 473:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1453              		.loc 1 473 3 view .LVU398
 472:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 1454              		.loc 1 472 1 is_stmt 0 view .LVU399
 1455 0000 08B5     		push	{r3, lr}
 1456              		.cfi_def_cfa_offset 8
 1457              		.cfi_offset 3, -8
 1458              		.cfi_offset 14, -4
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 132


 473:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1459              		.loc 1 473 3 view .LVU400
 1460 0002 FFF7FEFF 		bl	HAL_SYSTICK_Callback
 1461              	.LVL100:
 474:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1462              		.loc 1 474 1 view .LVU401
 1463 0006 08BD     		pop	{r3, pc}
 1464              		.cfi_endproc
 1465              	.LFE875:
 1467              		.section	.text.HAL_CORTEX_ClearEvent,"ax",%progbits
 1468              		.align	1
 1469              		.global	HAL_CORTEX_ClearEvent
 1470              		.syntax unified
 1471              		.thumb
 1472              		.thumb_func
 1474              	HAL_CORTEX_ClearEvent:
 1475              	.LFB877:
 492:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __SEV();
 1476              		.loc 1 492 1 is_stmt 1 view -0
 1477              		.cfi_startproc
 1478              		@ args = 0, pretend = 0, frame = 0
 1479              		@ frame_needed = 0, uses_anonymous_args = 0
 1480              		@ link register save eliminated.
 493:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __WFE();
 1481              		.loc 1 493 3 view .LVU403
 1482              		.syntax unified
 1483              	@ 493 "STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c" 1
 1484 0000 40BF     		sev
 1485              	@ 0 "" 2
 494:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1486              		.loc 1 494 3 view .LVU404
 1487              	@ 494 "STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c" 1
 1488 0002 20BF     		wfe
 1489              	@ 0 "" 2
 495:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1490              		.loc 1 495 1 is_stmt 0 view .LVU405
 1491              		.thumb
 1492              		.syntax unified
 1493 0004 7047     		bx	lr
 1494              		.cfi_endproc
 1495              	.LFE877:
 1497              		.section	.text.HAL_MPU_Enable,"ax",%progbits
 1498              		.align	1
 1499              		.global	HAL_MPU_Enable
 1500              		.syntax unified
 1501              		.thumb
 1502              		.thumb_func
 1504              	HAL_MPU_Enable:
 1505              	.LVL101:
 1506              	.LFB878:
 509:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __DMB(); /* Force any outstanding transfers to complete before enabling MPU */
 1507              		.loc 1 509 1 is_stmt 1 view -0
 1508              		.cfi_startproc
 1509              		@ args = 0, pretend = 0, frame = 0
 1510              		@ frame_needed = 0, uses_anonymous_args = 0
 1511              		@ link register save eliminated.
 510:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 133


 1512              		.loc 1 510 3 view .LVU407
 1513              	.LBB148:
 1514              	.LBI148:
 187:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 188:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 189:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 191:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 192:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 193:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 194:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 195:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 1515              		.loc 3 195 27 view .LVU408
 1516              	.LBB149:
 196:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 197:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 1517              		.loc 3 197 3 view .LVU409
 1518              		.syntax unified
 1519              	@ 197 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1520 0000 BFF35F8F 		dmb 0xF
 1521              	@ 0 "" 2
 1522              		.thumb
 1523              		.syntax unified
 1524              	.LBE149:
 1525              	.LBE148:
 513:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1526              		.loc 1 513 3 view .LVU410
 513:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1527              		.loc 1 513 13 is_stmt 0 view .LVU411
 1528 0004 064B     		ldr	r3, .L109
 513:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1529              		.loc 1 513 28 view .LVU412
 1530 0006 40F00100 		orr	r0, r0, #1
 1531              	.LVL102:
 513:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1532              		.loc 1 513 13 view .LVU413
 1533 000a C3F89400 		str	r0, [r3, #148]
 516:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1534              		.loc 1 516 3 is_stmt 1 view .LVU414
 516:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1535              		.loc 1 516 6 is_stmt 0 view .LVU415
 1536 000e 5A6A     		ldr	r2, [r3, #36]
 516:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1537              		.loc 1 516 14 view .LVU416
 1538 0010 42F48032 		orr	r2, r2, #65536
 1539 0014 5A62     		str	r2, [r3, #36]
 519:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __ISB();
 1540              		.loc 1 519 3 is_stmt 1 view .LVU417
 1541              	.LBB150:
 1542              	.LBI150:
 184:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1543              		.loc 3 184 27 view .LVU418
 1544              	.LBB151:
 186:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1545              		.loc 3 186 3 view .LVU419
 1546              		.syntax unified
 1547              	@ 186 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 134


 1548 0016 BFF34F8F 		dsb 0xF
 1549              	@ 0 "" 2
 1550              		.thumb
 1551              		.syntax unified
 1552              	.LBE151:
 1553              	.LBE150:
 520:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1554              		.loc 1 520 3 view .LVU420
 1555              	.LBB152:
 1556              	.LBI152:
 173:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1557              		.loc 3 173 27 view .LVU421
 1558              	.LBB153:
 175:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1559              		.loc 3 175 3 view .LVU422
 1560              		.syntax unified
 1561              	@ 175 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1562 001a BFF36F8F 		isb 0xF
 1563              	@ 0 "" 2
 1564              		.thumb
 1565              		.syntax unified
 1566              	.LBE153:
 1567              	.LBE152:
 521:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1568              		.loc 1 521 1 is_stmt 0 view .LVU423
 1569 001e 7047     		bx	lr
 1570              	.L110:
 1571              		.align	2
 1572              	.L109:
 1573 0020 00ED00E0 		.word	-536810240
 1574              		.cfi_endproc
 1575              	.LFE878:
 1577              		.section	.text.HAL_MPU_Enable_NS,"ax",%progbits
 1578              		.align	1
 1579              		.global	HAL_MPU_Enable_NS
 1580              		.syntax unified
 1581              		.thumb
 1582              		.thumb_func
 1584              	HAL_MPU_Enable_NS:
 1585              	.LVL103:
 1586              	.LFB879:
 536:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __DMB(); /* Force any outstanding transfers to complete before enabling MPU */
 1587              		.loc 1 536 1 is_stmt 1 view -0
 1588              		.cfi_startproc
 1589              		@ args = 0, pretend = 0, frame = 0
 1590              		@ frame_needed = 0, uses_anonymous_args = 0
 1591              		@ link register save eliminated.
 537:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1592              		.loc 1 537 3 view .LVU425
 1593              	.LBB154:
 1594              	.LBI154:
 195:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1595              		.loc 3 195 27 view .LVU426
 1596              	.LBB155:
 1597              		.loc 3 197 3 view .LVU427
 1598              		.syntax unified
 1599              	@ 197 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 135


 1600 0000 BFF35F8F 		dmb 0xF
 1601              	@ 0 "" 2
 1602              		.thumb
 1603              		.syntax unified
 1604              	.LBE155:
 1605              	.LBE154:
 540:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1606              		.loc 1 540 3 view .LVU428
 540:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1607              		.loc 1 540 16 is_stmt 0 view .LVU429
 1608 0004 064B     		ldr	r3, .L112
 540:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1609              		.loc 1 540 30 view .LVU430
 1610 0006 40F00100 		orr	r0, r0, #1
 1611              	.LVL104:
 540:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1612              		.loc 1 540 16 view .LVU431
 1613 000a C3F89400 		str	r0, [r3, #148]
 543:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1614              		.loc 1 543 3 is_stmt 1 view .LVU432
 543:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1615              		.loc 1 543 9 is_stmt 0 view .LVU433
 1616 000e 5A6A     		ldr	r2, [r3, #36]
 543:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1617              		.loc 1 543 17 view .LVU434
 1618 0010 42F48032 		orr	r2, r2, #65536
 1619 0014 5A62     		str	r2, [r3, #36]
 546:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __ISB();
 1620              		.loc 1 546 3 is_stmt 1 view .LVU435
 1621              	.LBB156:
 1622              	.LBI156:
 184:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1623              		.loc 3 184 27 view .LVU436
 1624              	.LBB157:
 186:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1625              		.loc 3 186 3 view .LVU437
 1626              		.syntax unified
 1627              	@ 186 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1628 0016 BFF34F8F 		dsb 0xF
 1629              	@ 0 "" 2
 1630              		.thumb
 1631              		.syntax unified
 1632              	.LBE157:
 1633              	.LBE156:
 547:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1634              		.loc 1 547 3 view .LVU438
 1635              	.LBB158:
 1636              	.LBI158:
 173:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1637              		.loc 3 173 27 view .LVU439
 1638              	.LBB159:
 175:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1639              		.loc 3 175 3 view .LVU440
 1640              		.syntax unified
 1641              	@ 175 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1642 001a BFF36F8F 		isb 0xF
 1643              	@ 0 "" 2
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 136


 1644              		.thumb
 1645              		.syntax unified
 1646              	.LBE159:
 1647              	.LBE158:
 548:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #endif /* CPU_IN_SECURE_STATE */
 1648              		.loc 1 548 1 is_stmt 0 view .LVU441
 1649 001e 7047     		bx	lr
 1650              	.L113:
 1651              		.align	2
 1652              	.L112:
 1653 0020 00ED02E0 		.word	-536679168
 1654              		.cfi_endproc
 1655              	.LFE879:
 1657              		.section	.text.HAL_MPU_Disable,"ax",%progbits
 1658              		.align	1
 1659              		.global	HAL_MPU_Disable
 1660              		.syntax unified
 1661              		.thumb
 1662              		.thumb_func
 1664              	HAL_MPU_Disable:
 1665              	.LFB880:
 556:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __DMB(); /* Force any outstanding transfers to complete before disabling MPU */
 1666              		.loc 1 556 1 is_stmt 1 view -0
 1667              		.cfi_startproc
 1668              		@ args = 0, pretend = 0, frame = 0
 1669              		@ frame_needed = 0, uses_anonymous_args = 0
 1670              		@ link register save eliminated.
 557:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1671              		.loc 1 557 3 view .LVU443
 1672              	.LBB160:
 1673              	.LBI160:
 195:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1674              		.loc 3 195 27 view .LVU444
 1675              	.LBB161:
 1676              		.loc 3 197 3 view .LVU445
 1677              		.syntax unified
 1678              	@ 197 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1679 0000 BFF35F8F 		dmb 0xF
 1680              	@ 0 "" 2
 1681              		.thumb
 1682              		.syntax unified
 1683              	.LBE161:
 1684              	.LBE160:
 560:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1685              		.loc 1 560 3 view .LVU446
 560:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1686              		.loc 1 560 6 is_stmt 0 view .LVU447
 1687 0004 074B     		ldr	r3, .L115
 1688 0006 5A6A     		ldr	r2, [r3, #36]
 560:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1689              		.loc 1 560 14 view .LVU448
 1690 0008 22F48032 		bic	r2, r2, #65536
 1691 000c 5A62     		str	r2, [r3, #36]
 563:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1692              		.loc 1 563 3 is_stmt 1 view .LVU449
 563:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1693              		.loc 1 563 6 is_stmt 0 view .LVU450
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 137


 1694 000e D3F89420 		ldr	r2, [r3, #148]
 563:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1695              		.loc 1 563 13 view .LVU451
 1696 0012 22F00102 		bic	r2, r2, #1
 1697 0016 C3F89420 		str	r2, [r3, #148]
 566:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __ISB();
 1698              		.loc 1 566 3 is_stmt 1 view .LVU452
 1699              	.LBB162:
 1700              	.LBI162:
 184:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1701              		.loc 3 184 27 view .LVU453
 1702              	.LBB163:
 186:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1703              		.loc 3 186 3 view .LVU454
 1704              		.syntax unified
 1705              	@ 186 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1706 001a BFF34F8F 		dsb 0xF
 1707              	@ 0 "" 2
 1708              		.thumb
 1709              		.syntax unified
 1710              	.LBE163:
 1711              	.LBE162:
 567:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1712              		.loc 1 567 3 view .LVU455
 1713              	.LBB164:
 1714              	.LBI164:
 173:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1715              		.loc 3 173 27 view .LVU456
 1716              	.LBB165:
 175:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1717              		.loc 3 175 3 view .LVU457
 1718              		.syntax unified
 1719              	@ 175 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1720 001e BFF36F8F 		isb 0xF
 1721              	@ 0 "" 2
 1722              		.thumb
 1723              		.syntax unified
 1724              	.LBE165:
 1725              	.LBE164:
 568:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1726              		.loc 1 568 1 is_stmt 0 view .LVU458
 1727 0022 7047     		bx	lr
 1728              	.L116:
 1729              		.align	2
 1730              	.L115:
 1731 0024 00ED00E0 		.word	-536810240
 1732              		.cfi_endproc
 1733              	.LFE880:
 1735              		.section	.text.HAL_MPU_Disable_NS,"ax",%progbits
 1736              		.align	1
 1737              		.global	HAL_MPU_Disable_NS
 1738              		.syntax unified
 1739              		.thumb
 1740              		.thumb_func
 1742              	HAL_MPU_Disable_NS:
 1743              	.LFB881:
 576:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __DMB(); /* Force any outstanding transfers to complete before disabling MPU */
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 138


 1744              		.loc 1 576 1 is_stmt 1 view -0
 1745              		.cfi_startproc
 1746              		@ args = 0, pretend = 0, frame = 0
 1747              		@ frame_needed = 0, uses_anonymous_args = 0
 1748              		@ link register save eliminated.
 577:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1749              		.loc 1 577 3 view .LVU460
 1750              	.LBB166:
 1751              	.LBI166:
 195:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1752              		.loc 3 195 27 view .LVU461
 1753              	.LBB167:
 1754              		.loc 3 197 3 view .LVU462
 1755              		.syntax unified
 1756              	@ 197 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1757 0000 BFF35F8F 		dmb 0xF
 1758              	@ 0 "" 2
 1759              		.thumb
 1760              		.syntax unified
 1761              	.LBE167:
 1762              	.LBE166:
 580:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1763              		.loc 1 580 3 view .LVU463
 580:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1764              		.loc 1 580 9 is_stmt 0 view .LVU464
 1765 0004 074B     		ldr	r3, .L118
 1766 0006 5A6A     		ldr	r2, [r3, #36]
 580:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1767              		.loc 1 580 17 view .LVU465
 1768 0008 22F48032 		bic	r2, r2, #65536
 1769 000c 5A62     		str	r2, [r3, #36]
 583:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1770              		.loc 1 583 3 is_stmt 1 view .LVU466
 583:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1771              		.loc 1 583 9 is_stmt 0 view .LVU467
 1772 000e D3F89420 		ldr	r2, [r3, #148]
 583:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1773              		.loc 1 583 16 view .LVU468
 1774 0012 22F00102 		bic	r2, r2, #1
 1775 0016 C3F89420 		str	r2, [r3, #148]
 586:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __ISB();
 1776              		.loc 1 586 3 is_stmt 1 view .LVU469
 1777              	.LBB168:
 1778              	.LBI168:
 184:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1779              		.loc 3 184 27 view .LVU470
 1780              	.LBB169:
 186:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1781              		.loc 3 186 3 view .LVU471
 1782              		.syntax unified
 1783              	@ 186 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1784 001a BFF34F8F 		dsb 0xF
 1785              	@ 0 "" 2
 1786              		.thumb
 1787              		.syntax unified
 1788              	.LBE169:
 1789              	.LBE168:
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 139


 587:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1790              		.loc 1 587 3 view .LVU472
 1791              	.LBB170:
 1792              	.LBI170:
 173:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1793              		.loc 3 173 27 view .LVU473
 1794              	.LBB171:
 175:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1795              		.loc 3 175 3 view .LVU474
 1796              		.syntax unified
 1797              	@ 175 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1798 001e BFF36F8F 		isb 0xF
 1799              	@ 0 "" 2
 1800              		.thumb
 1801              		.syntax unified
 1802              	.LBE171:
 1803              	.LBE170:
 588:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #endif /* CPU_IN_SECURE_STATE */
 1804              		.loc 1 588 1 is_stmt 0 view .LVU475
 1805 0022 7047     		bx	lr
 1806              	.L119:
 1807              		.align	2
 1808              	.L118:
 1809 0024 00ED02E0 		.word	-536679168
 1810              		.cfi_endproc
 1811              	.LFE881:
 1813              		.section	.text.HAL_MPU_EnableRegion,"ax",%progbits
 1814              		.align	1
 1815              		.global	HAL_MPU_EnableRegion
 1816              		.syntax unified
 1817              		.thumb
 1818              		.thumb_func
 1820              	HAL_MPU_EnableRegion:
 1821              	.LVL105:
 1822              	.LFB882:
 596:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 1823              		.loc 1 596 1 is_stmt 1 view -0
 1824              		.cfi_startproc
 1825              		@ args = 0, pretend = 0, frame = 0
 1826              		@ frame_needed = 0, uses_anonymous_args = 0
 598:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1827              		.loc 1 598 3 view .LVU477
 1828 0000 0F28     		cmp	r0, #15
 596:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 1829              		.loc 1 596 1 is_stmt 0 view .LVU478
 1830 0002 10B5     		push	{r4, lr}
 1831              		.cfi_def_cfa_offset 8
 1832              		.cfi_offset 4, -8
 1833              		.cfi_offset 14, -4
 596:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 1834              		.loc 1 596 1 view .LVU479
 1835 0004 0446     		mov	r4, r0
 598:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1836              		.loc 1 598 3 view .LVU480
 1837 0006 04D9     		bls	.L121
 598:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1838              		.loc 1 598 3 discriminator 1 view .LVU481
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 140


 1839 0008 40F25621 		movw	r1, #598
 1840 000c 0648     		ldr	r0, .L122
 1841              	.LVL106:
 598:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1842              		.loc 1 598 3 discriminator 1 view .LVU482
 1843 000e FFF7FEFF 		bl	assert_failed
 1844              	.LVL107:
 1845              	.L121:
 601:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1846              		.loc 1 601 3 is_stmt 1 view .LVU483
 601:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1847              		.loc 1 601 12 is_stmt 0 view .LVU484
 1848 0012 064B     		ldr	r3, .L122+4
 1849 0014 C3F89840 		str	r4, [r3, #152]
 604:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1850              		.loc 1 604 3 is_stmt 1 view .LVU485
 1851 0018 D3F8A020 		ldr	r2, [r3, #160]
 1852 001c 42F00102 		orr	r2, r2, #1
 1853 0020 C3F8A020 		str	r2, [r3, #160]
 605:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1854              		.loc 1 605 1 is_stmt 0 view .LVU486
 1855 0024 10BD     		pop	{r4, pc}
 1856              	.LVL108:
 1857              	.L123:
 605:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1858              		.loc 1 605 1 view .LVU487
 1859 0026 00BF     		.align	2
 1860              	.L122:
 1861 0028 00000000 		.word	.LC0
 1862 002c 00ED00E0 		.word	-536810240
 1863              		.cfi_endproc
 1864              	.LFE882:
 1866              		.section	.text.HAL_MPU_EnableRegion_NS,"ax",%progbits
 1867              		.align	1
 1868              		.global	HAL_MPU_EnableRegion_NS
 1869              		.syntax unified
 1870              		.thumb
 1871              		.thumb_func
 1873              	HAL_MPU_EnableRegion_NS:
 1874              	.LVL109:
 1875              	.LFB883:
 613:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_NUMBER(RegionNumber));
 1876              		.loc 1 613 1 is_stmt 1 view -0
 1877              		.cfi_startproc
 1878              		@ args = 0, pretend = 0, frame = 0
 1879              		@ frame_needed = 0, uses_anonymous_args = 0
 614:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1880              		.loc 1 614 3 view .LVU489
 1881 0000 0F28     		cmp	r0, #15
 613:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_NUMBER(RegionNumber));
 1882              		.loc 1 613 1 is_stmt 0 view .LVU490
 1883 0002 10B5     		push	{r4, lr}
 1884              		.cfi_def_cfa_offset 8
 1885              		.cfi_offset 4, -8
 1886              		.cfi_offset 14, -4
 613:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_NUMBER(RegionNumber));
 1887              		.loc 1 613 1 view .LVU491
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 141


 1888 0004 0446     		mov	r4, r0
 614:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1889              		.loc 1 614 3 view .LVU492
 1890 0006 04D9     		bls	.L125
 614:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1891              		.loc 1 614 3 discriminator 1 view .LVU493
 1892 0008 40F26621 		movw	r1, #614
 1893 000c 0648     		ldr	r0, .L126
 1894              	.LVL110:
 614:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1895              		.loc 1 614 3 discriminator 1 view .LVU494
 1896 000e FFF7FEFF 		bl	assert_failed
 1897              	.LVL111:
 1898              	.L125:
 617:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1899              		.loc 1 617 3 is_stmt 1 view .LVU495
 617:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1900              		.loc 1 617 15 is_stmt 0 view .LVU496
 1901 0012 064B     		ldr	r3, .L126+4
 1902 0014 C3F89840 		str	r4, [r3, #152]
 620:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1903              		.loc 1 620 3 is_stmt 1 view .LVU497
 1904 0018 D3F8A020 		ldr	r2, [r3, #160]
 1905 001c 42F00102 		orr	r2, r2, #1
 1906 0020 C3F8A020 		str	r2, [r3, #160]
 621:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #endif /* CPU_IN_SECURE_STATE */
 1907              		.loc 1 621 1 is_stmt 0 view .LVU498
 1908 0024 10BD     		pop	{r4, pc}
 1909              	.LVL112:
 1910              	.L127:
 621:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #endif /* CPU_IN_SECURE_STATE */
 1911              		.loc 1 621 1 view .LVU499
 1912 0026 00BF     		.align	2
 1913              	.L126:
 1914 0028 00000000 		.word	.LC0
 1915 002c 00ED02E0 		.word	-536679168
 1916              		.cfi_endproc
 1917              	.LFE883:
 1919              		.section	.text.HAL_MPU_DisableRegion,"ax",%progbits
 1920              		.align	1
 1921              		.global	HAL_MPU_DisableRegion
 1922              		.syntax unified
 1923              		.thumb
 1924              		.thumb_func
 1926              	HAL_MPU_DisableRegion:
 1927              	.LVL113:
 1928              	.LFB884:
 629:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 1929              		.loc 1 629 1 is_stmt 1 view -0
 1930              		.cfi_startproc
 1931              		@ args = 0, pretend = 0, frame = 0
 1932              		@ frame_needed = 0, uses_anonymous_args = 0
 631:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1933              		.loc 1 631 3 view .LVU501
 1934 0000 0F28     		cmp	r0, #15
 629:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 1935              		.loc 1 629 1 is_stmt 0 view .LVU502
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 142


 1936 0002 10B5     		push	{r4, lr}
 1937              		.cfi_def_cfa_offset 8
 1938              		.cfi_offset 4, -8
 1939              		.cfi_offset 14, -4
 629:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 1940              		.loc 1 629 1 view .LVU503
 1941 0004 0446     		mov	r4, r0
 631:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1942              		.loc 1 631 3 view .LVU504
 1943 0006 04D9     		bls	.L129
 631:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1944              		.loc 1 631 3 discriminator 1 view .LVU505
 1945 0008 40F27721 		movw	r1, #631
 1946 000c 0648     		ldr	r0, .L130
 1947              	.LVL114:
 631:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1948              		.loc 1 631 3 discriminator 1 view .LVU506
 1949 000e FFF7FEFF 		bl	assert_failed
 1950              	.LVL115:
 1951              	.L129:
 634:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1952              		.loc 1 634 3 is_stmt 1 view .LVU507
 634:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1953              		.loc 1 634 12 is_stmt 0 view .LVU508
 1954 0012 064B     		ldr	r3, .L130+4
 1955 0014 C3F89840 		str	r4, [r3, #152]
 637:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1956              		.loc 1 637 3 is_stmt 1 view .LVU509
 1957 0018 D3F8A020 		ldr	r2, [r3, #160]
 1958 001c 22F00102 		bic	r2, r2, #1
 1959 0020 C3F8A020 		str	r2, [r3, #160]
 638:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1960              		.loc 1 638 1 is_stmt 0 view .LVU510
 1961 0024 10BD     		pop	{r4, pc}
 1962              	.LVL116:
 1963              	.L131:
 638:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1964              		.loc 1 638 1 view .LVU511
 1965 0026 00BF     		.align	2
 1966              	.L130:
 1967 0028 00000000 		.word	.LC0
 1968 002c 00ED00E0 		.word	-536810240
 1969              		.cfi_endproc
 1970              	.LFE884:
 1972              		.section	.text.HAL_MPU_DisableRegion_NS,"ax",%progbits
 1973              		.align	1
 1974              		.global	HAL_MPU_DisableRegion_NS
 1975              		.syntax unified
 1976              		.thumb
 1977              		.thumb_func
 1979              	HAL_MPU_DisableRegion_NS:
 1980              	.LVL117:
 1981              	.LFB885:
 646:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 1982              		.loc 1 646 1 is_stmt 1 view -0
 1983              		.cfi_startproc
 1984              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 143


 1985              		@ frame_needed = 0, uses_anonymous_args = 0
 648:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1986              		.loc 1 648 3 view .LVU513
 1987 0000 0F28     		cmp	r0, #15
 646:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 1988              		.loc 1 646 1 is_stmt 0 view .LVU514
 1989 0002 10B5     		push	{r4, lr}
 1990              		.cfi_def_cfa_offset 8
 1991              		.cfi_offset 4, -8
 1992              		.cfi_offset 14, -4
 646:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 1993              		.loc 1 646 1 view .LVU515
 1994 0004 0446     		mov	r4, r0
 648:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1995              		.loc 1 648 3 view .LVU516
 1996 0006 04D9     		bls	.L133
 648:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1997              		.loc 1 648 3 discriminator 1 view .LVU517
 1998 0008 4FF42271 		mov	r1, #648
 1999 000c 0648     		ldr	r0, .L134
 2000              	.LVL118:
 648:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 2001              		.loc 1 648 3 discriminator 1 view .LVU518
 2002 000e FFF7FEFF 		bl	assert_failed
 2003              	.LVL119:
 2004              	.L133:
 651:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 2005              		.loc 1 651 3 is_stmt 1 view .LVU519
 651:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 2006              		.loc 1 651 15 is_stmt 0 view .LVU520
 2007 0012 064B     		ldr	r3, .L134+4
 2008 0014 C3F89840 		str	r4, [r3, #152]
 654:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 2009              		.loc 1 654 3 is_stmt 1 view .LVU521
 2010 0018 D3F8A020 		ldr	r2, [r3, #160]
 2011 001c 22F00102 		bic	r2, r2, #1
 2012 0020 C3F8A020 		str	r2, [r3, #160]
 655:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #endif /* CPU_IN_SECURE_STATE */
 2013              		.loc 1 655 1 is_stmt 0 view .LVU522
 2014 0024 10BD     		pop	{r4, pc}
 2015              	.LVL120:
 2016              	.L135:
 655:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #endif /* CPU_IN_SECURE_STATE */
 2017              		.loc 1 655 1 view .LVU523
 2018 0026 00BF     		.align	2
 2019              	.L134:
 2020 0028 00000000 		.word	.LC0
 2021 002c 00ED02E0 		.word	-536679168
 2022              		.cfi_endproc
 2023              	.LFE885:
 2025              		.section	.text.HAL_MPU_ConfigRegion,"ax",%progbits
 2026              		.align	1
 2027              		.global	HAL_MPU_ConfigRegion
 2028              		.syntax unified
 2029              		.thumb
 2030              		.thumb_func
 2032              	HAL_MPU_ConfigRegion:
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 144


 2033              	.LVL121:
 2034              	.LFB886:
 666:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU_ConfigRegion(MPU, pMPU_RegionInit);
 2035              		.loc 1 666 1 is_stmt 1 view -0
 2036              		.cfi_startproc
 2037              		@ args = 0, pretend = 0, frame = 0
 2038              		@ frame_needed = 0, uses_anonymous_args = 0
 2039              		@ link register save eliminated.
 667:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 2040              		.loc 1 667 3 view .LVU525
 666:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU_ConfigRegion(MPU, pMPU_RegionInit);
 2041              		.loc 1 666 1 is_stmt 0 view .LVU526
 2042 0000 0146     		mov	r1, r0
 667:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 2043              		.loc 1 667 3 view .LVU527
 2044 0002 0148     		ldr	r0, .L137
 2045              	.LVL122:
 667:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 2046              		.loc 1 667 3 view .LVU528
 2047 0004 FFF7FEBF 		b	MPU_ConfigRegion
 2048              	.LVL123:
 2049              	.L138:
 667:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 2050              		.loc 1 667 3 view .LVU529
 2051              		.align	2
 2052              	.L137:
 2053 0008 90ED00E0 		.word	-536810096
 2054              		.cfi_endproc
 2055              	.LFE886:
 2057              		.section	.text.HAL_MPU_ConfigRegion_NS,"ax",%progbits
 2058              		.align	1
 2059              		.global	HAL_MPU_ConfigRegion_NS
 2060              		.syntax unified
 2061              		.thumb
 2062              		.thumb_func
 2064              	HAL_MPU_ConfigRegion_NS:
 2065              	.LVL124:
 2066              	.LFB887:
 678:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU_ConfigRegion(MPU_NS, pMPU_RegionInit);
 2067              		.loc 1 678 1 is_stmt 1 view -0
 2068              		.cfi_startproc
 2069              		@ args = 0, pretend = 0, frame = 0
 2070              		@ frame_needed = 0, uses_anonymous_args = 0
 2071              		@ link register save eliminated.
 679:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 2072              		.loc 1 679 3 view .LVU531
 678:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU_ConfigRegion(MPU_NS, pMPU_RegionInit);
 2073              		.loc 1 678 1 is_stmt 0 view .LVU532
 2074 0000 0146     		mov	r1, r0
 679:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 2075              		.loc 1 679 3 view .LVU533
 2076 0002 0148     		ldr	r0, .L140
 2077              	.LVL125:
 679:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 2078              		.loc 1 679 3 view .LVU534
 2079 0004 FFF7FEBF 		b	MPU_ConfigRegion
 2080              	.LVL126:
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 145


 2081              	.L141:
 679:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 2082              		.loc 1 679 3 view .LVU535
 2083              		.align	2
 2084              	.L140:
 2085 0008 90ED02E0 		.word	-536679024
 2086              		.cfi_endproc
 2087              	.LFE887:
 2089              		.section	.text.HAL_MPU_ConfigMemoryAttributes,"ax",%progbits
 2090              		.align	1
 2091              		.global	HAL_MPU_ConfigMemoryAttributes
 2092              		.syntax unified
 2093              		.thumb
 2094              		.thumb_func
 2096              	HAL_MPU_ConfigMemoryAttributes:
 2097              	.LVL127:
 2098              	.LFB888:
 690:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU_ConfigMemoryAttributes(MPU, pMPU_AttributesInit);
 2099              		.loc 1 690 1 is_stmt 1 view -0
 2100              		.cfi_startproc
 2101              		@ args = 0, pretend = 0, frame = 0
 2102              		@ frame_needed = 0, uses_anonymous_args = 0
 2103              		@ link register save eliminated.
 691:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 2104              		.loc 1 691 3 view .LVU537
 690:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU_ConfigMemoryAttributes(MPU, pMPU_AttributesInit);
 2105              		.loc 1 690 1 is_stmt 0 view .LVU538
 2106 0000 0146     		mov	r1, r0
 691:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 2107              		.loc 1 691 3 view .LVU539
 2108 0002 0148     		ldr	r0, .L143
 2109              	.LVL128:
 691:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 2110              		.loc 1 691 3 view .LVU540
 2111 0004 FFF7FEBF 		b	MPU_ConfigMemoryAttributes
 2112              	.LVL129:
 2113              	.L144:
 691:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 2114              		.loc 1 691 3 view .LVU541
 2115              		.align	2
 2116              	.L143:
 2117 0008 90ED00E0 		.word	-536810096
 2118              		.cfi_endproc
 2119              	.LFE888:
 2121              		.section	.text.HAL_MPU_ConfigMemoryAttributes_NS,"ax",%progbits
 2122              		.align	1
 2123              		.global	HAL_MPU_ConfigMemoryAttributes_NS
 2124              		.syntax unified
 2125              		.thumb
 2126              		.thumb_func
 2128              	HAL_MPU_ConfigMemoryAttributes_NS:
 2129              	.LVL130:
 2130              	.LFB889:
 702:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU_ConfigMemoryAttributes(MPU_NS, pMPU_AttributesInit);
 2131              		.loc 1 702 1 is_stmt 1 view -0
 2132              		.cfi_startproc
 2133              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 146


 2134              		@ frame_needed = 0, uses_anonymous_args = 0
 2135              		@ link register save eliminated.
 703:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 2136              		.loc 1 703 3 view .LVU543
 702:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU_ConfigMemoryAttributes(MPU_NS, pMPU_AttributesInit);
 2137              		.loc 1 702 1 is_stmt 0 view .LVU544
 2138 0000 0146     		mov	r1, r0
 703:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 2139              		.loc 1 703 3 view .LVU545
 2140 0002 0148     		ldr	r0, .L146
 2141              	.LVL131:
 703:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 2142              		.loc 1 703 3 view .LVU546
 2143 0004 FFF7FEBF 		b	MPU_ConfigMemoryAttributes
 2144              	.LVL132:
 2145              	.L147:
 703:STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 2146              		.loc 1 703 3 view .LVU547
 2147              		.align	2
 2148              	.L146:
 2149 0008 90ED02E0 		.word	-536679024
 2150              		.cfi_endproc
 2151              	.LFE889:
 2153              		.text
 2154              	.Letext0:
 2155              		.file 4 "STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Include/stm32n657xx.h"
 2156              		.file 5 "C:\\ST\\STM32CubeIDE_1.18.1\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltool
 2157              		.file 6 "C:\\ST\\STM32CubeIDE_1.18.1\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltool
 2158              		.file 7 "STM32Cube_FW_N6/Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal_cortex.h"
 2159              		.file 8 "Inc/stm32n6xx_hal_conf.h"
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 147


DEFINED SYMBOLS
                            *ABS*:00000000 stm32n6xx_hal_cortex.c
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:30     .text.MPU_ConfigRegion:00000000 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:35     .text.MPU_ConfigRegion:00000000 MPU_ConfigRegion
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:187    .text.MPU_ConfigRegion:000000b8 $d
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:192    .text.MPU_ConfigMemoryAttributes:00000000 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:197    .text.MPU_ConfigMemoryAttributes:00000000 MPU_ConfigMemoryAttributes
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:286    .text.MPU_ConfigMemoryAttributes:00000040 $d
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:291    .text.HAL_NVIC_SetPriorityGrouping:00000000 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:297    .text.HAL_NVIC_SetPriorityGrouping:00000000 HAL_NVIC_SetPriorityGrouping
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:370    .text.HAL_NVIC_SetPriorityGrouping:00000034 $d
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:376    .text.HAL_NVIC_SetPriority:00000000 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:382    .text.HAL_NVIC_SetPriority:00000000 HAL_NVIC_SetPriority
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:590    .text.HAL_NVIC_SetPriority:000000b0 $d
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:597    .text.HAL_NVIC_EnableIRQ:00000000 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:603    .text.HAL_NVIC_EnableIRQ:00000000 HAL_NVIC_EnableIRQ
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:652    .text.HAL_NVIC_EnableIRQ:00000020 $d
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:658    .text.HAL_NVIC_DisableIRQ:00000000 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:664    .text.HAL_NVIC_DisableIRQ:00000000 HAL_NVIC_DisableIRQ
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:741    .text.HAL_NVIC_DisableIRQ:0000002c $d
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:747    .text.HAL_NVIC_SystemReset:00000000 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:753    .text.HAL_NVIC_SystemReset:00000000 HAL_NVIC_SystemReset
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:821    .text.HAL_NVIC_SystemReset:0000001c $d
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:829    .text.HAL_SYSTICK_Config:00000000 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:835    .text.HAL_SYSTICK_Config:00000000 HAL_SYSTICK_Config
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:913    .text.HAL_SYSTICK_Config:00000024 $d
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:918    .text.HAL_NVIC_GetPriorityGrouping:00000000 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:924    .text.HAL_NVIC_GetPriorityGrouping:00000000 HAL_NVIC_GetPriorityGrouping
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:948    .text.HAL_NVIC_GetPriorityGrouping:0000000c $d
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:953    .text.HAL_NVIC_GetPriority:00000000 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:959    .text.HAL_NVIC_GetPriority:00000000 HAL_NVIC_GetPriority
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:1114   .text.HAL_NVIC_GetPriority:00000080 $d
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:1120   .text.HAL_NVIC_SetPendingIRQ:00000000 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:1126   .text.HAL_NVIC_SetPendingIRQ:00000000 HAL_NVIC_SetPendingIRQ
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:1174   .text.HAL_NVIC_SetPendingIRQ:00000024 $d
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:1180   .text.HAL_NVIC_GetPendingIRQ:00000000 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:1186   .text.HAL_NVIC_GetPendingIRQ:00000000 HAL_NVIC_GetPendingIRQ
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:1252   .text.HAL_NVIC_GetPendingIRQ:0000002c $d
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:1258   .text.HAL_NVIC_ClearPendingIRQ:00000000 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:1264   .text.HAL_NVIC_ClearPendingIRQ:00000000 HAL_NVIC_ClearPendingIRQ
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:1312   .text.HAL_NVIC_ClearPendingIRQ:00000024 $d
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:1318   .text.HAL_NVIC_GetActive:00000000 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:1324   .text.HAL_NVIC_GetActive:00000000 HAL_NVIC_GetActive
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:1367   .text.HAL_NVIC_GetActive:00000020 $d
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:1372   .text.HAL_SYSTICK_CLKSourceConfig:00000000 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:1378   .text.HAL_SYSTICK_CLKSourceConfig:00000000 HAL_SYSTICK_CLKSourceConfig
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:1417   .text.HAL_SYSTICK_CLKSourceConfig:00000024 $d
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:1422   .text.HAL_SYSTICK_Callback:00000000 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:1428   .text.HAL_SYSTICK_Callback:00000000 HAL_SYSTICK_Callback
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:1441   .text.HAL_SYSTICK_IRQHandler:00000000 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:1447   .text.HAL_SYSTICK_IRQHandler:00000000 HAL_SYSTICK_IRQHandler
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:1468   .text.HAL_CORTEX_ClearEvent:00000000 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:1474   .text.HAL_CORTEX_ClearEvent:00000000 HAL_CORTEX_ClearEvent
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:1498   .text.HAL_MPU_Enable:00000000 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:1504   .text.HAL_MPU_Enable:00000000 HAL_MPU_Enable
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:1573   .text.HAL_MPU_Enable:00000020 $d
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:1578   .text.HAL_MPU_Enable_NS:00000000 $t
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 148


C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:1584   .text.HAL_MPU_Enable_NS:00000000 HAL_MPU_Enable_NS
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:1653   .text.HAL_MPU_Enable_NS:00000020 $d
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:1658   .text.HAL_MPU_Disable:00000000 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:1664   .text.HAL_MPU_Disable:00000000 HAL_MPU_Disable
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:1731   .text.HAL_MPU_Disable:00000024 $d
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:1736   .text.HAL_MPU_Disable_NS:00000000 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:1742   .text.HAL_MPU_Disable_NS:00000000 HAL_MPU_Disable_NS
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:1809   .text.HAL_MPU_Disable_NS:00000024 $d
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:1814   .text.HAL_MPU_EnableRegion:00000000 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:1820   .text.HAL_MPU_EnableRegion:00000000 HAL_MPU_EnableRegion
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:1861   .text.HAL_MPU_EnableRegion:00000028 $d
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:1867   .text.HAL_MPU_EnableRegion_NS:00000000 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:1873   .text.HAL_MPU_EnableRegion_NS:00000000 HAL_MPU_EnableRegion_NS
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:1914   .text.HAL_MPU_EnableRegion_NS:00000028 $d
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:1920   .text.HAL_MPU_DisableRegion:00000000 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:1926   .text.HAL_MPU_DisableRegion:00000000 HAL_MPU_DisableRegion
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:1967   .text.HAL_MPU_DisableRegion:00000028 $d
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:1973   .text.HAL_MPU_DisableRegion_NS:00000000 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:1979   .text.HAL_MPU_DisableRegion_NS:00000000 HAL_MPU_DisableRegion_NS
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:2020   .text.HAL_MPU_DisableRegion_NS:00000028 $d
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:2026   .text.HAL_MPU_ConfigRegion:00000000 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:2032   .text.HAL_MPU_ConfigRegion:00000000 HAL_MPU_ConfigRegion
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:2053   .text.HAL_MPU_ConfigRegion:00000008 $d
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:2058   .text.HAL_MPU_ConfigRegion_NS:00000000 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:2064   .text.HAL_MPU_ConfigRegion_NS:00000000 HAL_MPU_ConfigRegion_NS
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:2085   .text.HAL_MPU_ConfigRegion_NS:00000008 $d
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:2090   .text.HAL_MPU_ConfigMemoryAttributes:00000000 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:2096   .text.HAL_MPU_ConfigMemoryAttributes:00000000 HAL_MPU_ConfigMemoryAttributes
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:2117   .text.HAL_MPU_ConfigMemoryAttributes:00000008 $d
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:2122   .text.HAL_MPU_ConfigMemoryAttributes_NS:00000000 $t
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:2128   .text.HAL_MPU_ConfigMemoryAttributes_NS:00000000 HAL_MPU_ConfigMemoryAttributes_NS
C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s:2149   .text.HAL_MPU_ConfigMemoryAttributes_NS:00000008 $d
                           .group:00000000 wm4.0.c530a555507323ed657a04d5a22acbf4
                           .group:00000000 wm4.stm32n6xx_hal_conf.h.21.004a06df6e15ac197e03f723792da58a
                           .group:00000000 wm4.stddef.h.39.0dc9006b34572d4d9cae4c8b422c4971
                           .group:00000000 wm4.arm_cmse.h.103.a0d15a79c4c9a67da8d5831704d7248e
                           .group:00000000 wm4.stm32n6xx.h.34.c523a1ffdf274a69e8802892c6776332
                           .group:00000000 wm4.stm32n657xx.h.26.acd272cb67318cc1a4791ce2f0720ca6
                           .group:00000000 wm4._newlib_version.h.4.411db44ea2338a62eca2f0777f81481b
                           .group:00000000 wm4.features.h.33.e0c9f337c65cb9f22ed5f23d082bc78b
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.cmsis_version.h.30.d128735bf87720f7436b74fefeb5043c
                           .group:00000000 wm4.core_cm55.h.67.25006a3ce7048d64bcddd2996d5fac93
                           .group:00000000 wm4.arm_acle.h.28.ce8f475a5cc50333e54ae4adeb8c0298
                           .group:00000000 wm4.cmsis_gcc.h.39.eba7438bc45fd1a6e6376b63ffe44436
                           .group:00000000 wm4.cmsis_gcc_m.h.24.e590ec51aeda3a1242400351d73f5dce
                           .group:00000000 wm4.core_cm55.h.213.0528f46a674315ef8d35c4477e230358
                           .group:00000000 wm4.armv8m_mpu.h.24.bf28cc25bee30a7ff9d2f7a44a5e2230
                           .group:00000000 wm4.armv8m_pmu.h.24.6ded195d2625055391fd378c0e1d2519
                           .group:00000000 wm4.core_cm55.h.4477.396e822ef855bcfb932819ad48de1c4c
                           .group:00000000 wm4.armv7m_cachel1.h.24.936dd92d6e204a8d0b17d5e4ea4a356e
                           .group:00000000 wm4.stm32n657xx.h.575.78d331c417ec710388ced647138f735f
                           .group:00000000 wm4.stm32n6xx.h.116.b4247d9785590e7c5ec9234ffb2153bf
                           .group:00000000 wm4.stm32_hal_legacy.h.22.e62aae2fd3ae33360b6781c8a72e5b18
ARM GAS  C:\Users\DJESSOU\AppData\Local\Temp\ccDgRCgJ.s 			page 149


                           .group:00000000 wm4.newlib.h.7.a37ffbe9e5aff74303f4e60b1cc1c01b
                           .group:00000000 wm4.ieeefp.h.77.bd5feb87d9990dd328793ced294f6a87
                           .group:00000000 wm4.config.h.224.10ee1ad185d877c6e334e6581faab44d
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.cdefs.h.49.70fc7af612f78ddcace70fdd90b5623b
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.158.6f8e08a347b1cff664332fa350bfceb3
                           .group:00000000 wm4._types.h.127.3bdfe3ff8ea2d0985b03d9cbe93480e3
                           .group:00000000 wm4.reent.h.18.25503cdc8b7e55dd0d6ea7b3e5af7a03
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.78.6b87466b04591b1f1cb88c14fdf2ba9e
                           .group:00000000 wm4.math.h.13.47cfc34cae8a1153323939c4d32cf7c2
                           .group:00000000 wm4.stm32n6xx_hal_def.h.63.3a8f01490e8852464e9fcb69092e9c75
                           .group:00000000 wm4.stm32n6xx_ll_bus.h.38.2366a295ee4cdb04833997d3787fcd2d
                           .group:00000000 wm4.stm32n6xx_ll_rcc.h.21.656bd5637db608589ad16ea57d39430c
                           .group:00000000 wm4.stm32n6xx_hal_rcc.h.194.69b522b1afdf59a82d05a1f71efe03c7
                           .group:00000000 wm4.stm32n6xx_hal_rcc_ex.h.21.cc6be0a7d168882a1a6f470236ba784c
                           .group:00000000 wm4.stm32n6xx_hal_rcc.h.4361.4b490a4a19722e68c21f88cb8a774a30
                           .group:00000000 wm4.stm32n6xx_hal_gpio.h.21.89d54af663b98eb8fc098192053f7eeb
                           .group:00000000 wm4.stm32n6xx_hal_gpio_ex.h.22.f7e795fb05a69a19b87d946b47c8db8b
                           .group:00000000 wm4.stm32n6xx_hal_rif.h.21.33f2c553a8a3fc14dca8c470b213ab19
                           .group:00000000 wm4.stm32n6xx_hal_dma.h.21.61e48c5c2e8d25d22177834b232fe45c
                           .group:00000000 wm4.stm32n6xx_hal_dma_ex.h.21.82f854ecdb6a463b06d0b4e5c217c368
                           .group:00000000 wm4.stm32n6xx_hal_dma.h.1020.87e2180c009560b617c1f8208140c950
                           .group:00000000 wm4.stm32n6xx_hal_cortex.h.21.f493623cc58f9454ab4eae41e395c5cc
                           .group:00000000 wm4.stm32n6xx_hal_bsec.h.21.1ee89319140541f82434908b4267aa30
                           .group:00000000 wm4.stm32n6xx_hal_dcmipp.h.21.e2b87dce83d7d722d696a597f6ac56bf
                           .group:00000000 wm4.stm32n6xx_hal_dma2d.h.21.75c8d46cdbb72970123b3f34ae2043d7
                           .group:00000000 wm4.stm32n6xx_hal_exti.h.21.e0efb23591051684dc14f1f2431c6aab
                           .group:00000000 wm4.stm32n6xx_hal_gfxmmu.h.21.9784a9103143d48bd3c37389d0e0b8e6
                           .group:00000000 wm4.stm32n6xx_hal_i2c.h.21.3f483626ff64c5bf027265bb2e1d1331
                           .group:00000000 wm4.stm32n6xx_hal_i2c_ex.h.21.79e9196c22282cdaf6b4047893638c45
                           .group:00000000 wm4.stm32n6xx_hal_i2c.h.741.1084702632703acc669e4282b3043372
                           .group:00000000 wm4.stm32n6xx_hal_icache.h.21.194b4ec6e76f32b14f65c85616854850
                           .group:00000000 wm4.stm32n6xx_hal_ltdc.h.21.ae1eb09930e7e550e48e418ac5849e4d
                           .group:00000000 wm4.stm32n6xx_hal_ltdc.h.1002.b13ede7fc94ed5ad1c6768a157d2149a
                           .group:00000000 wm4.stm32n6xx_ll_usb.h.21.daaf86158046f2cf02166c495d637480
                           .group:00000000 wm4.stm32n6xx_hal_pcd.h.155.27040aac6844effe2af8c180caf1dd2e
                           .group:00000000 wm4.stm32n6xx_hal_pwr.h.21.cdb73e4869c3fed3fc84f901ec0e5f0a
                           .group:00000000 wm4.stm32n6xx_hal_pwr_ex.h.21.1a673224a58b0c1e5fad8eeda6514208
                           .group:00000000 wm4.stm32n6xx_hal_ramcfg.h.21.a62dfbb4d2c14e9a8c634a215e37bd3d
                           .group:00000000 wm4.stm32n6xx_hal_spi.h.21.9f810303326e2d91749800e9911f8e4d
                           .group:00000000 wm4.stm32n6xx_hal_spi.h.906.8ad9375f39dce09dc0a4db0025ee7a76
                           .group:00000000 wm4.stm32n6xx_hal_tim.h.21.839dd2b2a70382fb2c44f8f293a84d5f
                           .group:00000000 wm4.stm32n6xx_hal_tim_ex.h.21.e372d5ac63c13441211ea4ecbd353150
                           .group:00000000 wm4.stm32n6xx_hal_uart.h.21.230f549bfa0d5ebfd77bfb311b2aca15
                           .group:00000000 wm4.stm32n6xx_hal_uart_ex.h.21.a0d5511e1d0703b7b5278c8f5472b96d
                           .group:00000000 wm4.stm32n6xx_hal_xspi.h.21.7fd922d3bdb871475cf18436a68935bb
                           .group:00000000 wm4.stm32n6xx_hal_cacheaxi.h.21.7c3375b7903ec42376e4883320997f74
                           .group:00000000 wm4.stm32n6xx_hal_gpu2d.h.21.48d0249122abad294a630c39cc4ebaed
                           .group:00000000 wm4.stm32n6xx_hal.h.81.e79d59262ba173c33cf1d69281830d15

UNDEFINED SYMBOLS
assert_failed
