{"Source Block": ["hdl/library/axi_dmac/axi_dmac.v@363:373@HdlIdDef", "wire [BYTES_PER_BURST_WIDTH-1:0] up_req_measured_burst_length;\nwire up_response_partial;\nwire up_response_valid;\nwire up_response_ready;\n\nwire ctrl_enable;\nwire ctrl_pause;\n\nwire up_dma_req_valid;\nwire up_dma_req_ready;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] up_dma_req_dest_address;\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac.v@364:374", "wire up_response_partial;\nwire up_response_valid;\nwire up_response_ready;\n\nwire ctrl_enable;\nwire ctrl_pause;\n\nwire up_dma_req_valid;\nwire up_dma_req_ready;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] up_dma_req_dest_address;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC] up_dma_req_src_address;\n"], ["hdl/library/axi_dmac/axi_dmac_transfer.v@178:188", ");\n\nwire dma_req_valid;\nwire dma_req_ready;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] dma_req_dest_address;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC] dma_req_src_address;\nwire [DMA_LENGTH_WIDTH-1:0] dma_req_length;\nwire [BYTES_PER_BURST_WIDTH-1:0] dma_req_measured_burst_length;\nwire dma_req_eot;\nwire dma_response_valid;\nwire dma_response_ready;\n"], ["hdl/library/axi_dmac/axi_dmac.v@361:371", "\nwire up_req_eot;\nwire [BYTES_PER_BURST_WIDTH-1:0] up_req_measured_burst_length;\nwire up_response_partial;\nwire up_response_valid;\nwire up_response_ready;\n\nwire ctrl_enable;\nwire ctrl_pause;\n\nwire up_dma_req_valid;\n"], ["hdl/library/axi_dmac/axi_dmac_transfer.v@179:189", "\nwire dma_req_valid;\nwire dma_req_ready;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] dma_req_dest_address;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC] dma_req_src_address;\nwire [DMA_LENGTH_WIDTH-1:0] dma_req_length;\nwire [BYTES_PER_BURST_WIDTH-1:0] dma_req_measured_burst_length;\nwire dma_req_eot;\nwire dma_response_valid;\nwire dma_response_ready;\nwire dma_response_partial;\n"], ["hdl/library/axi_dmac/axi_dmac.v@366:376", "wire up_response_ready;\n\nwire ctrl_enable;\nwire ctrl_pause;\n\nwire up_dma_req_valid;\nwire up_dma_req_ready;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] up_dma_req_dest_address;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC] up_dma_req_src_address;\nwire [DMA_LENGTH_WIDTH-1:0] up_dma_req_x_length;\nwire [DMA_LENGTH_WIDTH-1:0] up_dma_req_y_length;\n"]], "Diff Content": {"Delete": [[368, "wire ctrl_enable;\n"]], "Add": []}}