<?xml version="1.0"?>
<tool_log>
	<message>
		<code_num>1037</code_num>
		<severity>NOTE</severity>
		<message_text>Characterizing multiplexors up to 32 bits by 64 inputs.</message_text>
		<phase>sched</phase>
		<order>25</order>
	</message>
	<message>
		<code_num>852</code_num>
		<severity>NOTE</severity>
		<message_text>Created memory wrapper ROM_9X32</message_text>
		<source_path>../GaussFilter.cpp</source_path>
		<source_line>59</source_line>
		<phase>sched</phase>
		<order>26</order>
	</message>
	<resource>
		<res_id>22</res_id>
		<opcode>22</opcode>
		<latency>0</latency>
		<delay>0.1622</delay>
		<module_name>GaussFilter_Mul_2Ux2U_4U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>23.1021</unit_area>
		<comb_area>23.1021</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>23</res_id>
		<opcode>23</opcode>
		<latency>0</latency>
		<delay>0.1974</delay>
		<module_name>GaussFilter_Add_4Ux2U_4U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>27.1377</unit_area>
		<comb_area>27.1377</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>40</res_id>
		<opcode>40</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>GaussFilter_ROM_9X32_mask</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>24</res_id>
		<opcode>24</opcode>
		<latency>0</latency>
		<delay>0.9445</delay>
		<module_name>GaussFilter_Mul_32Sx8U_32S_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>1978.0938</unit_area>
		<comb_area>1978.0938</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>25</res_id>
		<opcode>25</opcode>
		<latency>0</latency>
		<delay>0.3978</delay>
		<module_name>GaussFilter_Add_32Ux32U_32U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>519.6690</unit_area>
		<comb_area>519.6690</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>26</res_id>
		<opcode>26</opcode>
		<latency>0</latency>
		<delay>0.0963</delay>
		<module_name>GaussFilter_Add_2Ux1U_2U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>11.7477</unit_area>
		<comb_area>11.7477</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>27</res_id>
		<opcode>27</opcode>
		<latency>0</latency>
		<delay>0.1075</delay>
		<module_name>GaussFilter_LessThan_2Ux2U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>5.8140</unit_area>
		<comb_area>5.8140</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>28</res_id>
		<opcode>28</opcode>
		<latency>0</latency>
		<delay>0.0681</delay>
		<module_name>GaussFilter_OrReduction_4U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>or_reduce</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>29</res_id>
		<opcode>29</opcode>
		<latency>0</latency>
		<delay>0.0456</delay>
		<module_name>GaussFilter_And_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>30</res_id>
		<opcode>30</opcode>
		<latency>0</latency>
		<delay>0.3212</delay>
		<module_name>GaussFilter_Add_28Sx1U_29S_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>201.2841</unit_area>
		<comb_area>201.2841</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>32</res_id>
		<opcode>32</opcode>
		<latency>0</latency>
		<delay>0.0394</delay>
		<module_name>GaussFilter_N_Mux_29_2_0_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>208.2780</unit_area>
		<comb_area>208.2780</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>33</res_id>
		<opcode>33</opcode>
		<latency>0</latency>
		<delay>0.3567</delay>
		<module_name>GaussFilter_LessThan_29Sx9S_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>156.6360</unit_area>
		<comb_area>156.6360</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>34</res_id>
		<opcode>34</opcode>
		<latency>0</latency>
		<delay>0.0451</delay>
		<module_name>GaussFilter_N_Mux_8_2_1_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>58.0032</unit_area>
		<comb_area>58.0032</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>do_filter</thread>
		<op>
			<id>5367</id>
			<opcode>22</opcode>
			<source_loc>13921,13928,13935</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5368</id>
			<opcode>23</opcode>
			<source_loc>13921,13928,13935</source_loc>
			<port>
				<name>in2</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5404</id>
			<opcode>40</opcode>
			<source_loc>13921,13928,13935</source_loc>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5370</id>
			<opcode>24</opcode>
			<source_loc>2219</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5371</id>
			<opcode>25</opcode>
			<source_loc>2220</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5372</id>
			<opcode>24</opcode>
			<source_loc>2228</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5373</id>
			<opcode>25</opcode>
			<source_loc>2229</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5374</id>
			<opcode>24</opcode>
			<source_loc>2237</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5375</id>
			<opcode>25</opcode>
			<source_loc>2238</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5376</id>
			<opcode>26</opcode>
			<source_loc>2240</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5377</id>
			<opcode>27</opcode>
			<source_loc>2198</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5378</id>
			<opcode>26</opcode>
			<source_loc>2243</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5379</id>
			<opcode>27</opcode>
			<source_loc>2193</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5380</id>
			<opcode>28</opcode>
			<source_loc>2251</source_loc>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5381</id>
			<opcode>29</opcode>
			<source_loc>2251</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5382</id>
			<opcode>30</opcode>
			<source_loc>2251</source_loc>
			<port>
				<name>in2</name>
				<datatype W="28">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="29">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>5383</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2254,2253</sub_loc>
		</source_loc>
		<op>
			<id>5384</id>
			<opcode>32</opcode>
			<source_loc>2254,2253</source_loc>
			<port>
				<name>in2</name>
				<datatype W="29">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="29">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5385</id>
			<opcode>28</opcode>
			<source_loc>2262</source_loc>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5386</id>
			<opcode>29</opcode>
			<source_loc>2262</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5387</id>
			<opcode>30</opcode>
			<source_loc>2262</source_loc>
			<port>
				<name>in2</name>
				<datatype W="28">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="29">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>5388</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2265,2264</sub_loc>
		</source_loc>
		<op>
			<id>5389</id>
			<opcode>32</opcode>
			<source_loc>2265,2264</source_loc>
			<port>
				<name>in2</name>
				<datatype W="29">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="29">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5390</id>
			<opcode>28</opcode>
			<source_loc>2273</source_loc>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5391</id>
			<opcode>29</opcode>
			<source_loc>2273</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5392</id>
			<opcode>30</opcode>
			<source_loc>2273</source_loc>
			<port>
				<name>in2</name>
				<datatype W="28">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="29">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>5393</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2276,2275</sub_loc>
		</source_loc>
		<op>
			<id>5394</id>
			<opcode>32</opcode>
			<source_loc>2276,2275</source_loc>
			<port>
				<name>in2</name>
				<datatype W="29">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="29">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5395</id>
			<opcode>33</opcode>
			<source_loc>2256</source_loc>
			<port>
				<name>in2</name>
				<datatype W="29">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5396</id>
			<opcode>33</opcode>
			<source_loc>2267</source_loc>
			<port>
				<name>in2</name>
				<datatype W="29">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5397</id>
			<opcode>33</opcode>
			<source_loc>2278</source_loc>
			<port>
				<name>in2</name>
				<datatype W="29">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>5398</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2256,2255</sub_loc>
		</source_loc>
		<op>
			<id>5399</id>
			<opcode>34</opcode>
			<source_loc>2256,2255</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>5400</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2267,2266</sub_loc>
		</source_loc>
		<op>
			<id>5401</id>
			<opcode>34</opcode>
			<source_loc>2267,2266</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>5402</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2278,2277</sub_loc>
		</source_loc>
		<op>
			<id>5403</id>
			<opcode>34</opcode>
			<source_loc>2278,2277</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>35</res_id>
		<opcode>35</opcode>
		<latency>0</latency>
		<delay>0.1016</delay>
		<module_name>GaussFilter_gen_busy_r_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<unit_area>17.7840</unit_area>
		<comb_area>17.7840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_busy</thread>
		<op>
			<id>5418</id>
			<opcode>35</opcode>
			<source_loc>10235,10234,10233,10232,14649,10264,10265,10266,10268,10267,5683,10262,10295,10298,10297,10296,10294,10307,10308,10310,10309</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>36</res_id>
		<opcode>36</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>GaussFilter_N_Muxb_1_2_2_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>11.7477</unit_area>
		<comb_area>11.7477</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_unvalidated_req</thread>
		<op>
			<id>5419</id>
			<opcode>36</opcode>
			<source_loc>14651</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_stall_reg_full</thread>
		<op>
			<id>5420</id>
			<opcode>29</opcode>
			<source_loc>9348</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_reg_vld</thread>
		<op>
			<id>5421</id>
			<opcode>36</opcode>
			<source_loc>14652</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>37</res_id>
		<opcode>37</opcode>
		<latency>0</latency>
		<delay>0.0515</delay>
		<module_name>GaussFilter_Or_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_vld</thread>
		<op>
			<id>5422</id>
			<opcode>37</opcode>
			<source_loc>8197</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_unacked_req</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_stalling</thread>
		<op>
			<id>5423</id>
			<opcode>29</opcode>
			<source_loc>7701</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>38</res_id>
		<opcode>38</opcode>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>GaussFilter_Xor_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>^</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_active</thread>
		<op>
			<id>5424</id>
			<opcode>38</opcode>
			<source_loc>7550</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_prev_trig_reg</thread>
	</pm_ops>
	<resource>
		<res_id>39</res_id>
		<opcode>39</opcode>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>GaussFilter_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_next_trig_reg</thread>
		<op>
			<id>5425</id>
			<opcode>39</opcode>
			<source_loc>6902</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<phase_complete>pm</phase_complete>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 9 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>30</order>
	</message>
	<message>
		<code_num>2588</code_num>
		<severity>WARNING</severity>
		<message_text>The HLS_SET_OUTPUT_OPTIONS directive has been applied to non-output 'i_rgb.m_use_stall_reg_ip' and will be ignored.
</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>1701</source_line>
		<phase>sched</phase>
		<order>2</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rgb.data&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>494</source_line>
		<phase>sched</phase>
		<order>3</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rgb.vld&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>493</source_line>
		<phase>sched</phase>
		<order>4</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rst&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>../GaussFilter.h</source_path>
		<source_line>16</source_line>
		<phase>sched</phase>
		<order>5</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;o_rgb.busy&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>4307</source_line>
		<phase>sched</phase>
		<order>6</order>
	</message>
	<sched_order>
		<thread>gen_prev_trig_reg</thread>
		<value>1</value>
	</sched_order>
	<sched_order>
		<thread>gen_active</thread>
		<value>2</value>
	</sched_order>
	<sched_order>
		<thread>gen_vld</thread>
		<value>3</value>
	</sched_order>
	<sched_order>
		<thread>gen_next_trig_reg</thread>
		<value>4</value>
	</sched_order>
	<sched_order>
		<thread>gen_unvalidated_req</thread>
		<value>5</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_stall_reg_full</thread>
		<value>6</value>
	</sched_order>
	<sched_order>
		<thread>do_filter</thread>
		<value>7</value>
	</sched_order>
	<sched_order>
		<thread>gen_stalling</thread>
		<value>8</value>
	</sched_order>
	<sched_order>
		<thread>gen_unacked_req</thread>
		<value>9</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_reg_vld</thread>
		<value>10</value>
	</sched_order>
	<sched_order>
		<thread>gen_busy</thread>
		<value>11</value>
	</sched_order>
	<source_loc>
		<id>5426</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>7537</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr</path>
		<name>pre_sched</name>
		<thread>gen_prev_trig_reg</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_prev_trig_reg</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_prev_trig_reg</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_prev_trig_reg</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_prev_trig_reg</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_prev_trig_reg</thread>
		<io_op>
			<id>5427</id>
			<source_loc>7534</source_loc>
			<order>1</order>
			<sig_name>o_rgb_m_req_m_prev_trig_req</sig_name>
			<label>o_rgb.m_req.m_prev_trig_req:o_rgb_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>o_rgb_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5428</id>
			<source_loc>7538</source_loc>
			<order>2</order>
			<sig_name>o_rgb_m_req_m_trig_req</sig_name>
			<label>o_rgb.m_req.m_trig_req:o_rgb_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1</id>
				<op_kind>input</op_kind>
				<object>o_rgb_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5429</id>
			<source_loc>5426</source_loc>
			<order>3</order>
			<sig_name>o_rgb_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_rgb_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>2</id>
				<op_kind>output</op_kind>
				<object>o_rgb_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr</path>
		<name>post_sched</name>
		<thread>gen_prev_trig_reg</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_prev_trig_reg</thread>
		<timing_path>
			<name>gen_prev_trig_reg_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_req_m_prev_trig_req</port_name>
				<state>11</state>
				<source_loc>5429</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_req_m_trig_req</port_name>
				<state>11</state>
				<source_loc>5428</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_req_m_prev_trig_req</port_name>
				<state>5</state>
				<source_loc>5427</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_prev_trig_reg</thread>
		<timing_path>
			<name>gen_prev_trig_reg_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_prev_trig_reg</thread>
		<reg_op>
			<id>5433</id>
			<source_loc>5427</source_loc>
			<name>o_rgb_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_rgb_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5434</id>
			<source_loc>5429</source_loc>
			<name>o_rgb_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_rgb_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>2</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5651</source_loc>
		<loop>
			<id>59</id>
			<thread>gen_prev_trig_reg</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1339</source_line>
			<source_loc>14176</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>59</id>
			<thread>gen_prev_trig_reg</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5696</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5435</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>7542,7542</sub_loc>
	</source_loc>
	<source_loc>
		<id>5436</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13240</opcode>
		<sub_loc>7542,7542</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.1</path>
		<name>pre_sched</name>
		<thread>gen_active</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_active</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_active</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_active</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_active</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_active</thread>
		<io_op>
			<id>5439</id>
			<source_loc>7548</source_loc>
			<order>1</order>
			<sig_name>o_rgb_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_rgb_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>3</id>
				<op_kind>input</op_kind>
				<object>o_rgb_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5440</id>
			<source_loc>7549</source_loc>
			<order>2</order>
			<sig_name>o_rgb_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_rgb_m_req_m_prev_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>4</id>
				<op_kind>input</op_kind>
				<object>o_rgb_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5441</id>
			<source_loc>5424</source_loc>
			<order>3</order>
			<instance_name>GaussFilter_Xor_1Ux1U_1U_1_1</instance_name>
			<opcode>38</opcode>
			<label>^</label>
			<op>
				<id>5</id>
				<op_kind>xor</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5442</id>
			<source_loc>5436</source_loc>
			<order>4</order>
			<sig_name>o_rgb_m_req_active_s</sig_name>
			<label>o_rgb.m_req_active:o_rgb_m_req_active_s:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>6</id>
				<op_kind>output</op_kind>
				<object>o_rgb_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2503000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.1</path>
		<name>post_sched</name>
		<thread>gen_active</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_active</thread>
		<timing_path>
			<name>gen_active_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>5440</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>5442</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>5439</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>5442</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>5440</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>5439</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_active</thread>
		<timing_path>
			<name>gen_active_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_m_req_m_prev_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>GaussFilter_Xor_1Ux1U_1U_1_1</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>GaussFilter_Xor_1Ux1U_1U_1_1</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_active</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_active</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5651</source_loc>
		<loop>
			<id>56</id>
			<thread>gen_active</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1328</source_line>
			<source_loc>14175</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_active</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>56</id>
			<thread>gen_active</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5695</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5445</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8194,8194</sub_loc>
	</source_loc>
	<source_loc>
		<id>5446</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13161</opcode>
		<sub_loc>8194,8194</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.2</path>
		<name>pre_sched</name>
		<thread>gen_vld</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_vld</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_vld</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_vld</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>18</res_id>
		<opcode>18</opcode>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>GaussFilter_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_vld</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_vld</thread>
		<io_op>
			<id>5449</id>
			<source_loc>8195</source_loc>
			<order>1</order>
			<sig_name>o_rgb_m_unacked_req</sig_name>
			<label>o_rgb.m_unacked_req:o_rgb_m_unacked_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>9</id>
				<op_kind>input</op_kind>
				<object>o_rgb_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5450</id>
			<source_loc>8196</source_loc>
			<order>2</order>
			<sig_name>o_rgb_m_req_active_s</sig_name>
			<label>m_req_active:o_rgb_m_req_active_s:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>10</id>
				<op_kind>input</op_kind>
				<object>o_rgb_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5451</id>
			<source_loc>5422</source_loc>
			<order>3</order>
			<instance_name>GaussFilter_Or_1Ux1U_1U_4_2</instance_name>
			<opcode>37</opcode>
			<label>|</label>
			<op>
				<id>11</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2363000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5452</id>
			<source_loc>5446</source_loc>
			<order>4</order>
			<sig_name>o_rgb_vld</sig_name>
			<label>o_rgb.vld:o_rgb_vld:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>12</id>
				<op_kind>output</op_kind>
				<object>o_rgb_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3018000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.2</path>
		<name>post_sched</name>
		<thread>gen_vld</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_vld</thread>
		<timing_path>
			<name>gen_vld_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_rgb_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>5450</source_loc>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_rgb_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>5450</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_vld</port_name>
				<state>3</state>
				<source_loc>5452</source_loc>
			</path_node>
			<delay>0.3018</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>5449</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_vld</port_name>
				<state>3</state>
				<source_loc>5452</source_loc>
			</path_node>
			<delay>0.2310</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>5449</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_vld</thread>
		<timing_path>
			<name>gen_vld_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_rgb_m_req_active_s</port_name>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_rgb_m_req_active_s</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>GaussFilter_Or_1Ux1U_1U_4_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_vld</port_name>
			</path_node>
			<delay>0.3199</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_m_unacked_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>GaussFilter_Or_1Ux1U_1U_4_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_vld</port_name>
			</path_node>
			<delay>0.2491</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_unacked_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_vld</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_vld</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5651</source_loc>
		<loop>
			<id>47</id>
			<thread>gen_vld</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5139</source_line>
			<source_loc>14171</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_vld</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>47</id>
			<thread>gen_vld</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5690</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5458</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>6900,6900</sub_loc>
	</source_loc>
	<source_loc>
		<id>5459</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13219</opcode>
		<sub_loc>6900,6900</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.3</path>
		<name>pre_sched</name>
		<thread>gen_next_trig_reg</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_next_trig_reg</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_next_trig_reg</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_next_trig_reg</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_next_trig_reg</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_next_trig_reg</thread>
		<io_op>
			<id>5461</id>
			<source_loc>6901</source_loc>
			<order>1</order>
			<sig_name>o_rgb_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_rgb_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>15</id>
				<op_kind>input</op_kind>
				<object>o_rgb_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5462</id>
			<source_loc>5425</source_loc>
			<order>2</order>
			<instance_name>GaussFilter_Not_1U_1U_1_3</instance_name>
			<opcode>39</opcode>
			<label>!</label>
			<op>
				<id>16</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5463</id>
			<source_loc>5459</source_loc>
			<order>3</order>
			<sig_name>o_rgb_m_req_m_next_trig_req</sig_name>
			<label>o_rgb.m_req.m_next_trig_req:o_rgb_m_req_m_next_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>17</id>
				<op_kind>output</op_kind>
				<object>o_rgb_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.3</path>
		<name>post_sched</name>
		<thread>gen_next_trig_reg</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_next_trig_reg</thread>
		<timing_path>
			<name>gen_next_trig_reg_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>5461</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0194</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_req_m_next_trig_req</port_name>
				<state>2</state>
				<source_loc>5463</source_loc>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>5461</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_next_trig_reg</thread>
		<timing_path>
			<name>gen_next_trig_reg_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0194</delay>
				<instance_name>GaussFilter_Not_1U_1U_1_3</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_next_trig_reg</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5651</source_loc>
		<loop>
			<id>64</id>
			<thread>gen_next_trig_reg</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1365</source_line>
			<source_loc>14178</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>64</id>
			<thread>gen_next_trig_reg</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5698</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5466</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>10188,10188</sub_loc>
	</source_loc>
	<source_loc>
		<id>5467</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13222</opcode>
		<sub_loc>10188,10188</sub_loc>
	</source_loc>
	<source_loc>
		<id>5469</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14393</sub_loc>
	</source_loc>
	<source_loc>
		<id>5468</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14393</sub_loc>
	</source_loc>
	<source_loc>
		<id>5471</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10188</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.4</path>
		<name>pre_sched</name>
		<thread>gen_unvalidated_req</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unvalidated_req</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unvalidated_req</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unvalidated_req</thread>
		<value>11</value>
	</intrinsic_muxing>
	<resource>
		<res_id>16</res_id>
		<opcode>16</opcode>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>GaussFilter_N_Muxb_1_2_2_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_unvalidated_req</thread>
		<op>
			<id>5481</id>
			<opcode>16</opcode>
			<source_loc>14651</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_unvalidated_req</thread>
		<io_op>
			<id>5474</id>
			<source_loc>10160</source_loc>
			<order>1</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>i_rgb.m_unvalidated_req:i_rgb_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>19</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5475</id>
			<source_loc>14393</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>20</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5476</id>
			<source_loc>5471</source_loc>
			<order>3</order>
			<sig_name>gen_unvalidated_req_i_rgb_m_unvalidated_req_next</sig_name>
			<label>i_rgb.m_unvalidated_req:gen_unvalidated_req_i_rgb_m_unvalidated_req_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>21</id>
				<op_kind>output</op_kind>
				<object>gen_unvalidated_req_i_rgb_m_unvalidated_req_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5477</id>
			<source_loc>10174</source_loc>
			<order>4</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>i_rgb.m_busy_req_0:i_rgb_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>22</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5478</id>
			<source_loc>10185</source_loc>
			<order>5</order>
			<sig_name>i_rgb_vld</sig_name>
			<label>i_rgb.vld:i_rgb_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>23</id>
				<op_kind>input</op_kind>
				<object>i_rgb_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5479</id>
			<source_loc>5419</source_loc>
			<order>6</order>
			<instance_name>GaussFilter_N_Muxb_1_2_2_4_4</instance_name>
			<opcode>16</opcode>
			<label>MUX(2)</label>
			<op>
				<id>24</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5480</id>
			<source_loc>5467</source_loc>
			<order>7</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>25</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.4</path>
		<name>post_sched</name>
		<thread>gen_unvalidated_req</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unvalidated_req</thread>
		<timing_path>
			<name>gen_unvalidated_req_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_vld</port_name>
				<state>13</state>
				<source_loc>5478</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>13</state>
				<source_loc>5477</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>10</state>
				<source_loc>10188</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>13</state>
				<source_loc>5480</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>9</state>
				<source_loc>5470</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>7</state>
				<source_loc>5474</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unvalidated_req</thread>
		<timing_path>
			<name>gen_unvalidated_req_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unvalidated_req</thread>
		<reg_op>
			<id>5488</id>
			<source_loc>5474</source_loc>
			<name>i_rgb_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_unvalidated_req</instance_name>
			<op>
				<id>19</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5489</id>
			<source_loc>5480</source_loc>
			<name>i_rgb_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_m_unvalidated_req</instance_name>
			<op>
				<id>25</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5651</source_loc>
		<loop>
			<id>31</id>
			<thread>gen_unvalidated_req</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1807</source_line>
			<source_loc>14165</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>31</id>
			<thread>gen_unvalidated_req</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5684</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5491</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>9345,9345</sub_loc>
	</source_loc>
	<source_loc>
		<id>5492</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13202</opcode>
		<sub_loc>9345,9345</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.5</path>
		<name>pre_sched</name>
		<thread>gen_do_stall_reg_full</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_stall_reg_full</thread>
		<value>5</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_stall_reg_full</thread>
		<value>4</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_stall_reg_full</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>9</res_id>
		<opcode>9</opcode>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>GaussFilter_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_do_stall_reg_full</thread>
		<op>
			<id>5500</id>
			<opcode>9</opcode>
			<source_loc>9348</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_stall_reg_full</thread>
		<io_op>
			<id>5495</id>
			<source_loc>9338</source_loc>
			<order>1</order>
			<sig_name>i_rgb_m_stall_reg_full</sig_name>
			<label>i_rgb.m_stall_reg_full:i_rgb_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>29</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5496</id>
			<source_loc>9346</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_data_is_valid</sig_name>
			<label>i_rgb.m_data_is_valid:i_rgb_m_data_is_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>30</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5497</id>
			<source_loc>9347</source_loc>
			<order>3</order>
			<sig_name>i_rgb_m_stalling</sig_name>
			<label>i_rgb.m_stalling:i_rgb_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>31</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5498</id>
			<source_loc>5420</source_loc>
			<order>4</order>
			<instance_name>GaussFilter_And_1Ux1U_1U_4_5</instance_name>
			<opcode>9</opcode>
			<label>&amp;</label>
			<op>
				<id>32</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1854000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5499</id>
			<source_loc>5492</source_loc>
			<order>5</order>
			<sig_name>i_rgb_m_stall_reg_full</sig_name>
			<label>m_stall_reg_full:i_rgb_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>33</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2509000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.5</path>
		<name>post_sched</name>
		<thread>gen_do_stall_reg_full</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_stall_reg_full</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_stalling</port_name>
				<state>11</state>
				<source_loc>5497</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>11</state>
				<source_loc>5496</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
				<state>11</state>
				<source_loc>5499</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
				<state>5</state>
				<source_loc>5495</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_stall_reg_full</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_stalling</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_stall_reg_full</thread>
		<reg_op>
			<id>5506</id>
			<source_loc>5495</source_loc>
			<name>i_rgb_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_stall_reg_full</instance_name>
			<op>
				<id>29</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5507</id>
			<source_loc>5499</source_loc>
			<name>i_rgb_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_m_stall_reg_full</instance_name>
			<op>
				<id>33</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5651</source_loc>
		<loop>
			<id>39</id>
			<thread>gen_do_stall_reg_full</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1839</source_line>
			<source_loc>14168</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>39</id>
			<thread>gen_do_stall_reg_full</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5687</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5180</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14048,11008</sub_loc>
	</source_loc>
	<source_loc>
		<id>5181</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14052,11019</sub_loc>
	</source_loc>
	<source_loc>
		<id>5182</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14053,11053</sub_loc>
	</source_loc>
	<source_loc>
		<id>5531</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2218</sub_loc>
	</source_loc>
	<source_loc>
		<id>5555</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2290</sub_loc>
	</source_loc>
	<source_loc>
		<id>5557</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5555</sub_loc>
	</source_loc>
	<source_loc>
		<id>5556</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5555</sub_loc>
	</source_loc>
	<source_loc>
		<id>934</id>
		<loc_kind>DECL</loc_kind>
		<label>red</label>
		<file_id>2</file_id>
		<line>30</line>
		<col>6</col>
	</source_loc>
	<source_loc>
		<id>5184</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>934,2183</sub_loc>
	</source_loc>
	<source_loc>
		<id>935</id>
		<loc_kind>DECL</loc_kind>
		<label>green</label>
		<file_id>2</file_id>
		<line>30</line>
		<col>11</col>
	</source_loc>
	<source_loc>
		<id>5185</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>935,2185</sub_loc>
	</source_loc>
	<source_loc>
		<id>936</id>
		<loc_kind>DECL</loc_kind>
		<label>blue</label>
		<file_id>2</file_id>
		<line>30</line>
		<col>18</col>
	</source_loc>
	<source_loc>
		<id>5186</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>936,2187</sub_loc>
	</source_loc>
	<source_loc>
		<id>5535</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>934,2244</sub_loc>
	</source_loc>
	<source_loc>
		<id>5537</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5535</sub_loc>
	</source_loc>
	<source_loc>
		<id>5536</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5535</sub_loc>
	</source_loc>
	<source_loc>
		<id>5539</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>935,2244</sub_loc>
	</source_loc>
	<source_loc>
		<id>5541</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5539</sub_loc>
	</source_loc>
	<source_loc>
		<id>5540</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5539</sub_loc>
	</source_loc>
	<source_loc>
		<id>5543</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>936,2244</sub_loc>
	</source_loc>
	<source_loc>
		<id>5545</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5543</sub_loc>
	</source_loc>
	<source_loc>
		<id>5544</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5543</sub_loc>
	</source_loc>
	<source_loc>
		<id>5547</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2168,2242</sub_loc>
	</source_loc>
	<source_loc>
		<id>5549</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5547</sub_loc>
	</source_loc>
	<source_loc>
		<id>5548</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5547</sub_loc>
	</source_loc>
	<source_loc>
		<id>5551</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,2244</sub_loc>
	</source_loc>
	<source_loc>
		<id>5553</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5551</sub_loc>
	</source_loc>
	<source_loc>
		<id>5552</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5551</sub_loc>
	</source_loc>
	<source_loc>
		<id>5515</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>934,2212</sub_loc>
	</source_loc>
	<source_loc>
		<id>5517</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5515</sub_loc>
	</source_loc>
	<source_loc>
		<id>5516</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5515</sub_loc>
	</source_loc>
	<source_loc>
		<id>5519</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>935,2221</sub_loc>
	</source_loc>
	<source_loc>
		<id>5521</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5519</sub_loc>
	</source_loc>
	<source_loc>
		<id>5520</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5519</sub_loc>
	</source_loc>
	<source_loc>
		<id>5523</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>936,2230</sub_loc>
	</source_loc>
	<source_loc>
		<id>5525</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5523</sub_loc>
	</source_loc>
	<source_loc>
		<id>5524</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5523</sub_loc>
	</source_loc>
	<source_loc>
		<id>5527</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2169,2239</sub_loc>
	</source_loc>
	<source_loc>
		<id>5529</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5527</sub_loc>
	</source_loc>
	<source_loc>
		<id>5528</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5527</sub_loc>
	</source_loc>
	<source_loc>
		<id>5533</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5531</sub_loc>
	</source_loc>
	<source_loc>
		<id>5532</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5531</sub_loc>
	</source_loc>
	<source_loc>
		<id>5188</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14048,11128</sub_loc>
	</source_loc>
	<source_loc>
		<id>5509</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4140,14212</sub_loc>
	</source_loc>
	<source_loc>
		<id>5510</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>932,5509</sub_loc>
	</source_loc>
	<source_loc>
		<id>5190</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2301,14212</sub_loc>
	</source_loc>
	<source_loc>
		<id>5192</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14048,11217</sub_loc>
	</source_loc>
	<source_loc>
		<id>5177</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>939,11272</sub_loc>
	</source_loc>
	<source_loc>
		<id>5183</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>942,11506</sub_loc>
	</source_loc>
	<source_loc>
		<id>5511</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3464,11525</sub_loc>
	</source_loc>
	<source_loc>
		<id>5512</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>933,5511</sub_loc>
	</source_loc>
	<source_loc>
		<id>5202</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14053,11526</sub_loc>
	</source_loc>
	<source_loc>
		<id>5513</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4922,14320</sub_loc>
	</source_loc>
	<source_loc>
		<id>5514</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>933,5513</sub_loc>
	</source_loc>
	<source_loc>
		<id>5204</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2301,14320</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.6</path>
		<name>pre_sched</name>
		<thread>do_filter</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>do_filter</thread>
		<value>66</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>do_filter</thread>
		<value>33</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>do_filter</thread>
		<value>798</value>
	</intrinsic_muxing>
	<resource>
		<res_id>1</res_id>
		<opcode>1</opcode>
		<latency>0</latency>
		<delay>0.1945</delay>
		<module_name>GaussFilter_Mul_2Ux2U_4U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>11.2860</unit_area>
		<comb_area>11.2860</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>6</res_id>
		<opcode>6</opcode>
		<latency>0</latency>
		<delay>0.1353</delay>
		<module_name>GaussFilter_Add_2Ux1U_2U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>6.1560</unit_area>
		<comb_area>6.1560</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>2</res_id>
		<opcode>2</opcode>
		<latency>0</latency>
		<delay>0.3137</delay>
		<module_name>GaussFilter_Add_4Ux2U_4U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>15.0480</unit_area>
		<comb_area>15.0480</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>4</res_id>
		<opcode>4</opcode>
		<latency>0</latency>
		<delay>2.0558</delay>
		<module_name>GaussFilter_Mul_32Sx8U_32S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>1239.7500</unit_area>
		<comb_area>1239.7500</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>5</res_id>
		<opcode>5</opcode>
		<latency>0</latency>
		<delay>1.5801</delay>
		<module_name>GaussFilter_Add_32Ux32U_32U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>269.8380</unit_area>
		<comb_area>269.8380</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>8</res_id>
		<opcode>8</opcode>
		<latency>0</latency>
		<delay>0.1684</delay>
		<module_name>GaussFilter_OrReduction_4U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>or_reduce</label>
		<unit_area>2.0520</unit_area>
		<comb_area>2.0520</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>7</res_id>
		<opcode>7</opcode>
		<latency>0</latency>
		<delay>0.1216</delay>
		<module_name>GaussFilter_LessThan_2Ux2U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>5.1300</unit_area>
		<comb_area>5.1300</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>10</res_id>
		<opcode>10</opcode>
		<latency>0</latency>
		<delay>1.6213</delay>
		<module_name>GaussFilter_Add_28Sx1U_29S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>113.8860</unit_area>
		<comb_area>113.8860</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>12</res_id>
		<opcode>12</opcode>
		<latency>0</latency>
		<delay>0.0629</delay>
		<module_name>GaussFilter_N_Mux_29_2_0_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>39.6720</unit_area>
		<comb_area>39.6720</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>13</res_id>
		<opcode>13</opcode>
		<latency>0</latency>
		<delay>0.6575</delay>
		<module_name>GaussFilter_LessThan_29Sx9S_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>110.4660</unit_area>
		<comb_area>110.4660</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>14</res_id>
		<opcode>14</opcode>
		<latency>0</latency>
		<delay>0.0626</delay>
		<module_name>GaussFilter_N_Mux_8_2_1_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>10.9440</unit_area>
		<comb_area>10.9440</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>do_filter</thread>
		<op>
			<id>5636</id>
			<opcode>4</opcode>
			<source_loc>2219</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5654</id>
			<opcode>5</opcode>
			<source_loc>2220</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5640</id>
			<opcode>4</opcode>
			<source_loc>2228</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5656</id>
			<opcode>5</opcode>
			<source_loc>2229</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5642</id>
			<opcode>4</opcode>
			<source_loc>2237</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5658</id>
			<opcode>5</opcode>
			<source_loc>2238</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5646</id>
			<opcode>12</opcode>
			<source_loc>2254,2253</source_loc>
			<port>
				<name>in2</name>
				<datatype W="29">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="29">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5648</id>
			<opcode>12</opcode>
			<source_loc>2265,2264</source_loc>
			<port>
				<name>in2</name>
				<datatype W="29">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="29">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5650</id>
			<opcode>12</opcode>
			<source_loc>2276,2275</source_loc>
			<port>
				<name>in2</name>
				<datatype W="29">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="29">sc_int</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>do_filter</thread>
		<io_op>
			<id>5565</id>
			<source_loc>5180</source_loc>
			<order>1</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>36</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5566</id>
			<source_loc>5181</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_stalling</sig_name>
			<label>m_stalling:i_rgb_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>37</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_stalling</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.1469000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5567</id>
			<source_loc>5182</source_loc>
			<order>3</order>
			<sig_name>o_rgb_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_rgb_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>38</id>
				<op_kind>output</op_kind>
				<object>o_rgb_m_req_m_trig_req</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>5568</id>
			<source_loc>5555</source_loc>
			<order>4</order>
			<sig_name>mask</sig_name>
			<label>mask:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>39</id>
				<op_kind>wire</op_kind>
				<object>mask</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5572</id>
			<source_loc>13887</source_loc>
			<order>5</order>
			<sig_name>v</sig_name>
			<label>v:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>43</id>
				<op_kind>wire</op_kind>
				<object>v</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5569</id>
			<source_loc>5184</source_loc>
			<order>6</order>
			<sig_name>red</sig_name>
			<label>red:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>40</id>
				<op_kind>wire</op_kind>
				<object>red</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5570</id>
			<source_loc>5185</source_loc>
			<order>7</order>
			<sig_name>green</sig_name>
			<label>green:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>41</id>
				<op_kind>wire</op_kind>
				<object>green</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5571</id>
			<source_loc>5186</source_loc>
			<order>8</order>
			<sig_name>blue</sig_name>
			<label>blue:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>42</id>
				<op_kind>wire</op_kind>
				<object>blue</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5664</id>
			<source_loc>5537</source_loc>
			<order>9</order>
			<sig_name>lp_ctrl</sig_name>
			<label>red:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>104</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5573</id>
			<source_loc>5535</source_loc>
			<order>10</order>
			<sig_name>red</sig_name>
			<label>red:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>44</id>
				<op_kind>wire</op_kind>
				<object>red</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>19</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5574</id>
			<source_loc>5539</source_loc>
			<order>11</order>
			<sig_name>green</sig_name>
			<label>green:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>45</id>
				<op_kind>wire</op_kind>
				<object>green</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>19</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5575</id>
			<source_loc>5543</source_loc>
			<order>12</order>
			<sig_name>blue</sig_name>
			<label>blue:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>46</id>
				<op_kind>wire</op_kind>
				<object>blue</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>19</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5576</id>
			<source_loc>5547</source_loc>
			<order>13</order>
			<sig_name>v_u0</sig_name>
			<label>v:v_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>47</id>
				<op_kind>wire</op_kind>
				<object>v_u0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>19</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5577</id>
			<source_loc>5551</source_loc>
			<order>14</order>
			<sig_name>mask</sig_name>
			<label>mask:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>48</id>
				<op_kind>wire</op_kind>
				<object>mask</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>19</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5578</id>
			<source_loc>13889</source_loc>
			<order>15</order>
			<sig_name>u</sig_name>
			<label>u:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>49</id>
				<op_kind>wire</op_kind>
				<object>u</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>19</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5666</id>
			<source_loc>5517</source_loc>
			<order>16</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>red:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>106</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>19</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5579</id>
			<source_loc>5515</source_loc>
			<order>17</order>
			<sig_name>red_u0</sig_name>
			<label>red:red_u0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>50</id>
				<op_kind>wire</op_kind>
				<object>red_u0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>19</cycle_id>
			<chain_time>0.1330000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5580</id>
			<source_loc>5519</source_loc>
			<order>18</order>
			<sig_name>green_u0</sig_name>
			<label>green:green_u0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>51</id>
				<op_kind>wire</op_kind>
				<object>green_u0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>19</cycle_id>
			<chain_time>0.1330000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5581</id>
			<source_loc>5523</source_loc>
			<order>19</order>
			<sig_name>blue_u0</sig_name>
			<label>blue:blue_u0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>52</id>
				<op_kind>wire</op_kind>
				<object>blue_u0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>19</cycle_id>
			<chain_time>0.1330000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5582</id>
			<source_loc>5527</source_loc>
			<order>20</order>
			<sig_name>u_u0</sig_name>
			<label>u:u_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>53</id>
				<op_kind>wire</op_kind>
				<object>u_u0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>19</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5583</id>
			<source_loc>5531</source_loc>
			<order>21</order>
			<sig_name>mask</sig_name>
			<label>mask:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>54</id>
				<op_kind>wire</op_kind>
				<object>mask</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>19</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>5589</id>
			<source_loc>5367</source_loc>
			<order>22</order>
			<instance_name>GaussFilter_Mul_2Ux2U_4U_4_6</instance_name>
			<opcode>22</opcode>
			<label>*</label>
			<op>
				<id>60</id>
				<op_kind>mul</op_kind>
				<in_widths>2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>19</cycle_id>
			<chain_time>2.1273000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5598</id>
			<source_loc>5376</source_loc>
			<order>23</order>
			<instance_name>GaussFilter_Add_2Ux1U_2U_4_7</instance_name>
			<opcode>26</opcode>
			<label>+</label>
			<op>
				<id>69</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>19</cycle_id>
			<chain_time>0.1678000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5584</id>
			<source_loc>5188</source_loc>
			<order>24</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>55</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>19</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5585</id>
			<source_loc>5510</source_loc>
			<order>25</order>
			<sig_name>i_rgb_m_data_is_invalid</sig_name>
			<label>i_rgb.m_data_is_invalid:i_rgb_m_data_is_invalid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>56</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_data_is_invalid</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5586</id>
			<source_loc>5190</source_loc>
			<order>26</order>
			<sig_name>stall0</sig_name>
			<label>do_filter:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>57</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5590</id>
			<source_loc>5368</source_loc>
			<order>27</order>
			<instance_name>GaussFilter_Add_4Ux2U_4U_4_8</instance_name>
			<opcode>23</opcode>
			<label>+</label>
			<op>
				<id>61</id>
				<op_kind>add</op_kind>
				<in_widths>4 2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5587</id>
			<source_loc>5192</source_loc>
			<order>28</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>58</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5601</id>
			<source_loc>5378</source_loc>
			<order>29</order>
			<instance_name>GaussFilter_Add_2Ux1U_2U_4_9</instance_name>
			<opcode>26</opcode>
			<label>+</label>
			<op>
				<id>72</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5588</id>
			<source_loc>5177</source_loc>
			<order>30</order>
			<sig_name>i_rgb_data</sig_name>
			<label>i_rgb.data:i_rgb_data:read</label>
			<datatype W="24">sc_uint</datatype>
			<input_read/>
			<op>
				<id>59</id>
				<op_kind>input</op_kind>
				<object>i_rgb_data</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5591</id>
			<source_loc>5404</source_loc>
			<order>31</order>
			<instance_name>mask</instance_name>
			<opcode>40</opcode>
			<label>mask:read</label>
			<op>
				<id>62</id>
				<op_kind>array_read</op_kind>
				<object>mask</object>
				<in_widths>4 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5592</id>
			<source_loc>5370</source_loc>
			<order>32</order>
			<instance_name>GaussFilter_Mul_32Sx8U_32S_4_10</instance_name>
			<opcode>4</opcode>
			<label>*</label>
			<op>
				<id>63</id>
				<op_kind>mul</op_kind>
				<in_widths>32 24</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>2.1698000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5593</id>
			<source_loc>5371</source_loc>
			<order>33</order>
			<instance_name>GaussFilter_Add_32Ux32U_32U_4_11</instance_name>
			<opcode>5</opcode>
			<label>+</label>
			<op>
				<id>64</id>
				<op_kind>add</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>3.7499000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5594</id>
			<source_loc>5372</source_loc>
			<order>34</order>
			<instance_name>GaussFilter_Mul_32Sx8U_32S_4_10</instance_name>
			<opcode>4</opcode>
			<label>*</label>
			<op>
				<id>65</id>
				<op_kind>mul</op_kind>
				<in_widths>32 24</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>17</cycle_id>
			<chain_time>2.1698000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5595</id>
			<source_loc>5373</source_loc>
			<order>35</order>
			<instance_name>GaussFilter_Add_32Ux32U_32U_4_11</instance_name>
			<opcode>5</opcode>
			<label>+</label>
			<op>
				<id>66</id>
				<op_kind>add</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>17</cycle_id>
			<chain_time>3.7499000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5604</id>
			<source_loc>5380</source_loc>
			<order>36</order>
			<instance_name>GaussFilter_OrReduction_4U_1U_4_14</instance_name>
			<opcode>28</opcode>
			<label>or_reduce</label>
			<op>
				<id>75</id>
				<op_kind>or</op_kind>
				<in_widths>32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>18</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>5596</id>
			<source_loc>5374</source_loc>
			<order>37</order>
			<instance_name>GaussFilter_Mul_32Sx8U_32S_4_10</instance_name>
			<opcode>4</opcode>
			<label>*</label>
			<op>
				<id>67</id>
				<op_kind>mul</op_kind>
				<in_widths>32 24</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>18</cycle_id>
			<chain_time>2.1698000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5597</id>
			<source_loc>5375</source_loc>
			<order>38</order>
			<instance_name>GaussFilter_Add_32Ux32U_32U_4_11</instance_name>
			<opcode>5</opcode>
			<label>+</label>
			<op>
				<id>68</id>
				<op_kind>add</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>18</cycle_id>
			<chain_time>3.7499000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5599</id>
			<source_loc>5377</source_loc>
			<order>39</order>
			<instance_name>GaussFilter_LessThan_2Ux2U_1U_4_17</instance_name>
			<opcode>27</opcode>
			<label>&lt;</label>
			<op>
				<id>70</id>
				<op_kind>lt</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>19</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>5605</id>
			<source_loc>5381</source_loc>
			<order>41</order>
			<instance_name>GaussFilter_And_1Ux1U_1U_4_18</instance_name>
			<opcode>29</opcode>
			<label>&amp;</label>
			<op>
				<id>76</id>
				<op_kind>and</op_kind>
				<in_widths>1 32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>19</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>5667</id>
			<source_loc>5516</source_loc>
			<order>42</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>red:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>107</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>19</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>5602</id>
			<source_loc>5379</source_loc>
			<order>43</order>
			<instance_name>GaussFilter_LessThan_2Ux2U_1U_4_19</instance_name>
			<opcode>27</opcode>
			<label>&lt;</label>
			<op>
				<id>73</id>
				<op_kind>lt</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>19</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>5665</id>
			<source_loc>5536</source_loc>
			<order>44</order>
			<sig_name>lp_ctrl</sig_name>
			<label>red:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>105</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>19</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>5609</id>
			<source_loc>5385</source_loc>
			<order>45</order>
			<instance_name>GaussFilter_OrReduction_4U_1U_4_20</instance_name>
			<opcode>28</opcode>
			<label>or_reduce</label>
			<op>
				<id>80</id>
				<op_kind>or</op_kind>
				<in_widths>32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>19</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>5606</id>
			<source_loc>5382</source_loc>
			<order>46</order>
			<instance_name>GaussFilter_Add_28Sx1U_29S_4_21</instance_name>
			<opcode>30</opcode>
			<label>+</label>
			<op>
				<id>77</id>
				<op_kind>add</op_kind>
				<in_widths>32 1</in_widths>
				<out_widths>29</out_widths>
			</op>
			<cycle_id>19</cycle_id>
			<chain_time>1.6941000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>5607</id>
			<source_loc>2254</source_loc>
			<order>47</order>
			<sig_name>dmux_ctrl_001</sig_name>
			<label>max:dmux_ctrl_001:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>78</id>
				<op_kind>wire</op_kind>
				<object>dmux_ctrl_001</object>
			</op>
			<cycle_id>19</cycle_id>
			<chain_time>1.6941000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>5608</id>
			<source_loc>5384</source_loc>
			<order>48</order>
			<instance_name>GaussFilter_N_Mux_29_2_0_4_22</instance_name>
			<opcode>12</opcode>
			<label>MUX(2)</label>
			<op>
				<id>79</id>
				<op_kind>mux</op_kind>
				<in_widths>29 1</in_widths>
				<out_widths>29</out_widths>
			</op>
			<cycle_id>19</cycle_id>
			<chain_time>1.7570000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5619</id>
			<source_loc>5395</source_loc>
			<order>49</order>
			<instance_name>GaussFilter_LessThan_29Sx9S_1U_4_23</instance_name>
			<opcode>33</opcode>
			<label>&lt;</label>
			<op>
				<id>90</id>
				<op_kind>lt</op_kind>
				<in_widths>29</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>19</cycle_id>
			<chain_time>2.1137000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5622</id>
			<source_loc>5399</source_loc>
			<order>50</order>
			<instance_name>GaussFilter_N_Mux_8_2_1_4_24</instance_name>
			<opcode>34</opcode>
			<label>MUX(2)</label>
			<op>
				<id>93</id>
				<op_kind>mux</op_kind>
				<in_widths>29 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>19</cycle_id>
			<chain_time>2.1588000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5610</id>
			<source_loc>5386</source_loc>
			<order>51</order>
			<instance_name>GaussFilter_And_1Ux1U_1U_4_18</instance_name>
			<opcode>29</opcode>
			<label>&amp;</label>
			<op>
				<id>81</id>
				<op_kind>and</op_kind>
				<in_widths>1 32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>24</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>5614</id>
			<source_loc>5390</source_loc>
			<order>52</order>
			<instance_name>GaussFilter_OrReduction_4U_1U_4_26</instance_name>
			<opcode>28</opcode>
			<label>or_reduce</label>
			<op>
				<id>85</id>
				<op_kind>or</op_kind>
				<in_widths>32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>24</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>5611</id>
			<source_loc>5387</source_loc>
			<order>53</order>
			<instance_name>GaussFilter_Add_28Sx1U_29S_4_21</instance_name>
			<opcode>30</opcode>
			<label>+</label>
			<op>
				<id>82</id>
				<op_kind>add</op_kind>
				<in_widths>32 1</in_widths>
				<out_widths>29</out_widths>
			</op>
			<cycle_id>24</cycle_id>
			<chain_time>1.6941000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>5612</id>
			<source_loc>2265</source_loc>
			<order>54</order>
			<sig_name>dmux_ctrl_002</sig_name>
			<label>max:dmux_ctrl_002:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>83</id>
				<op_kind>wire</op_kind>
				<object>dmux_ctrl_002</object>
			</op>
			<cycle_id>24</cycle_id>
			<chain_time>1.6941000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>5613</id>
			<source_loc>5389</source_loc>
			<order>55</order>
			<instance_name>GaussFilter_N_Mux_29_2_0_4_22</instance_name>
			<opcode>12</opcode>
			<label>MUX(2)</label>
			<op>
				<id>84</id>
				<op_kind>mux</op_kind>
				<in_widths>29 1</in_widths>
				<out_widths>29</out_widths>
			</op>
			<cycle_id>24</cycle_id>
			<chain_time>1.7570000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5620</id>
			<source_loc>5396</source_loc>
			<order>56</order>
			<instance_name>GaussFilter_LessThan_29Sx9S_1U_4_23</instance_name>
			<opcode>33</opcode>
			<label>&lt;</label>
			<op>
				<id>91</id>
				<op_kind>lt</op_kind>
				<in_widths>29</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>24</cycle_id>
			<chain_time>2.1137000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5623</id>
			<source_loc>5401</source_loc>
			<order>57</order>
			<instance_name>GaussFilter_N_Mux_8_2_1_4_24</instance_name>
			<opcode>34</opcode>
			<label>MUX(2)</label>
			<op>
				<id>94</id>
				<op_kind>mux</op_kind>
				<in_widths>29 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>24</cycle_id>
			<chain_time>2.1588000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5615</id>
			<source_loc>5391</source_loc>
			<order>58</order>
			<instance_name>GaussFilter_And_1Ux1U_1U_4_18</instance_name>
			<opcode>29</opcode>
			<label>&amp;</label>
			<op>
				<id>86</id>
				<op_kind>and</op_kind>
				<in_widths>1 32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>25</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>5616</id>
			<source_loc>5392</source_loc>
			<order>59</order>
			<instance_name>GaussFilter_Add_28Sx1U_29S_4_21</instance_name>
			<opcode>30</opcode>
			<label>+</label>
			<op>
				<id>87</id>
				<op_kind>add</op_kind>
				<in_widths>32 1</in_widths>
				<out_widths>29</out_widths>
			</op>
			<cycle_id>25</cycle_id>
			<chain_time>1.6941000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>5617</id>
			<source_loc>2276</source_loc>
			<order>60</order>
			<sig_name>dmux_ctrl_003</sig_name>
			<label>max:dmux_ctrl_003:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>88</id>
				<op_kind>wire</op_kind>
				<object>dmux_ctrl_003</object>
			</op>
			<cycle_id>25</cycle_id>
			<chain_time>1.6941000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>5618</id>
			<source_loc>5394</source_loc>
			<order>61</order>
			<instance_name>GaussFilter_N_Mux_29_2_0_4_22</instance_name>
			<opcode>12</opcode>
			<label>MUX(2)</label>
			<op>
				<id>89</id>
				<op_kind>mux</op_kind>
				<in_widths>29 1</in_widths>
				<out_widths>29</out_widths>
			</op>
			<cycle_id>25</cycle_id>
			<chain_time>1.7570000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5621</id>
			<source_loc>5397</source_loc>
			<order>62</order>
			<instance_name>GaussFilter_LessThan_29Sx9S_1U_4_23</instance_name>
			<opcode>33</opcode>
			<label>&lt;</label>
			<op>
				<id>92</id>
				<op_kind>lt</op_kind>
				<in_widths>29</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>25</cycle_id>
			<chain_time>2.1137000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5624</id>
			<source_loc>5403</source_loc>
			<order>63</order>
			<instance_name>GaussFilter_N_Mux_8_2_1_4_24</instance_name>
			<opcode>34</opcode>
			<label>MUX(2)</label>
			<op>
				<id>95</id>
				<op_kind>mux</op_kind>
				<in_widths>29 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>25</cycle_id>
			<chain_time>2.1588000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>5625</id>
			<source_loc>13949</source_loc>
			<order>64</order>
			<sig_name>rgb</sig_name>
			<label>rgb:wire</label>
			<datatype W="24">sc_uint</datatype>
			<op>
				<id>96</id>
				<op_kind>wire</op_kind>
				<object>rgb</object>
			</op>
			<cycle_id>25</cycle_id>
			<chain_time>2.1588000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>5626</id>
			<source_loc>5183</source_loc>
			<order>65</order>
			<sig_name>o_rgb_data</sig_name>
			<label>o_rgb.data:o_rgb_data:write</label>
			<datatype W="24">sc_uint</datatype>
			<output_write/>
			<op>
				<id>97</id>
				<op_kind>output</op_kind>
				<object>o_rgb_data</object>
			</op>
			<cycle_id>25</cycle_id>
			<chain_time>2.2243000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5628</id>
			<source_loc>5512</source_loc>
			<order>66</order>
			<sig_name>o_rgb_m_req_m_next_trig_req</sig_name>
			<label>m_next_trig_req:o_rgb_m_req_m_next_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>98</id>
				<op_kind>input</op_kind>
				<object>o_rgb_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>25</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5629</id>
			<source_loc>5202</source_loc>
			<order>67</order>
			<sig_name>o_rgb_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_rgb_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>99</id>
				<op_kind>output</op_kind>
				<object>o_rgb_m_req_m_trig_req</object>
			</op>
			<cycle_id>25</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5632</id>
			<source_loc>5514</source_loc>
			<order>68</order>
			<sig_name>o_rgb_m_stalling</sig_name>
			<label>o_rgb.m_stalling:o_rgb_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>100</id>
				<op_kind>input</op_kind>
				<object>o_rgb_m_stalling</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5633</id>
			<source_loc>5204</source_loc>
			<order>69</order>
			<sig_name>stall0</sig_name>
			<label>do_filter::get:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>101</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>5600</id>
			<source_loc>14258</source_loc>
			<order>70</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>71</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>19</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5603</id>
			<source_loc>14265</source_loc>
			<order>71</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>74</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>19</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.6</path>
		<name>post_sched</name>
		<thread>do_filter</thread>
	</cdfg>
	<timing_paths>
		<thread>do_filter</thread>
		<timing_path>
			<name>do_filter_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_rgb_m_req_m_next_trig_req</port_name>
				<state>19</state>
				<source_loc>5628</source_loc>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_rgb_m_stalling</port_name>
				<state>21</state>
				<source_loc>5632</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>9</state>
				<source_loc>5585</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.0558</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5801</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>3.8154</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.0558</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5801</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>3.8154</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.0558</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5801</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>3.8154</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.0558</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5801</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>3.8154</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.0558</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5801</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>3.8154</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.0558</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5801</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>3.8154</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.0558</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.2968</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>do_filter</thread>
		<timing_path>
			<name>do_filter_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_rgb_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_rgb_m_stalling</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1229</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.0558</delay>
				<instance_name>GaussFilter_Mul_32Sx8U_32S_4_10</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.5801</delay>
				<instance_name>GaussFilter_Add_32Ux32U_32U_4_11</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.0550</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1229</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.0558</delay>
				<instance_name>GaussFilter_Mul_32Sx8U_32S_4_10</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.5801</delay>
				<instance_name>GaussFilter_Add_32Ux32U_32U_4_11</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.0550</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1229</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.0558</delay>
				<instance_name>GaussFilter_Mul_32Sx8U_32S_4_10</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.5801</delay>
				<instance_name>GaussFilter_Add_32Ux32U_32U_4_11</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.0550</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.0558</delay>
				<instance_name>GaussFilter_Mul_32Sx8U_32S_4_10</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.5801</delay>
				<instance_name>GaussFilter_Add_32Ux32U_32U_4_11</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>3.9935</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1140</delay>
				<instance_name>mask</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.0558</delay>
				<instance_name>GaussFilter_Mul_32Sx8U_32S_4_10</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.5801</delay>
				<instance_name>GaussFilter_Add_32Ux32U_32U_4_11</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>3.9935</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.0558</delay>
				<instance_name>GaussFilter_Mul_32Sx8U_32S_4_10</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.5801</delay>
				<instance_name>GaussFilter_Add_32Ux32U_32U_4_11</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>3.9935</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1140</delay>
				<instance_name>mask</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.0558</delay>
				<instance_name>GaussFilter_Mul_32Sx8U_32S_4_10</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.5801</delay>
				<instance_name>GaussFilter_Add_32Ux32U_32U_4_11</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>3.9935</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>do_filter</thread>
		<timing_path>
			<name>do_filter_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>3.8154</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>5591</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.0558</delay>
				<source_loc>5592</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5801</delay>
				<source_loc>5593</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>3.8154</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.0558</delay>
				<source_loc>5594</source_loc>
				<state>14</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5801</delay>
				<source_loc>5595</source_loc>
				<state>14</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_3</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>3.8154</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.0558</delay>
				<source_loc>5596</source_loc>
				<state>14</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5801</delay>
				<source_loc>5597</source_loc>
				<state>14</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_4</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>2.2699</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
				<source_loc>5615</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5801</delay>
				<source_loc>5616</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>5617</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0629</delay>
				<source_loc>5618</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3567</delay>
				<source_loc>5621</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0451</delay>
				<source_loc>5624</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>5625</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>5626</source_loc>
				<state>19</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_5</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>2.2699</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
				<source_loc>5615</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5801</delay>
				<source_loc>5616</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0629</delay>
				<source_loc>5618</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3567</delay>
				<source_loc>5621</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0451</delay>
				<source_loc>5624</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>5625</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>5626</source_loc>
				<state>19</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_6</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>2.2699</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
				<source_loc>5605</source_loc>
				<state>14</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5801</delay>
				<source_loc>5606</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>5607</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0629</delay>
				<source_loc>5608</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3567</delay>
				<source_loc>5619</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0451</delay>
				<source_loc>5622</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_7</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>2.2699</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
				<source_loc>5605</source_loc>
				<state>14</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5801</delay>
				<source_loc>5606</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0629</delay>
				<source_loc>5608</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3567</delay>
				<source_loc>5619</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0451</delay>
				<source_loc>5622</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_8</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>2.2699</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
				<source_loc>5610</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5801</delay>
				<source_loc>5611</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0629</delay>
				<source_loc>5613</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3567</delay>
				<source_loc>5620</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0451</delay>
				<source_loc>5623</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_9</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>2.2699</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
				<source_loc>5610</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5801</delay>
				<source_loc>5611</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>5612</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0629</delay>
				<source_loc>5613</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3567</delay>
				<source_loc>5620</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0451</delay>
				<source_loc>5623</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_10</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>2.1828</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>5578</source_loc>
				<state>5</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>5582</source_loc>
				<state>6</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.0558</delay>
				<source_loc>5589</source_loc>
				<state>6</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>do_filter</thread>
		<reg_op>
			<id>5672</id>
			<source_loc>5565</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,5,19</livein>
			<liveout>1,5,19</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>36</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5673</id>
			<source_loc>5584</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,5,19</livein>
			<liveout>1,5,19</liveout>
			<reg_deffed>1,5,19</reg_deffed>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>55</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5674</id>
			<source_loc>5587</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>2,3,17</livein>
			<liveout>2,3</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>58</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5676</id>
			<source_loc>5588</source_loc>
			<name>u_g_n_480</name>
			<datatype W="24">sc_uint</datatype>
			<livein>3,17,18</livein>
			<liveout>2,3,17</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>o_rgb_data</instance_name>
			<op>
				<id>59</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_data</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5677</id>
			<source_loc>5626</source_loc>
			<name>o_rgb_data</name>
			<datatype W="24">sc_uint</datatype>
			<livein>4,25</livein>
			<liveout>25</liveout>
			<reg_deffed>25</reg_deffed>
			<instance_name>o_rgb_data</instance_name>
			<op>
				<id>97</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_data</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5679</id>
			<source_loc>5567</source_loc>
			<name>o_rgb_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,5,19</livein>
			<liveout>1,5,19</liveout>
			<reg_deffed/>
			<instance_name>o_rgb_m_req_m_trig_req</instance_name>
			<op>
				<id>38</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5680</id>
			<source_loc>5629</source_loc>
			<name>o_rgb_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>4,5,25</livein>
			<liveout>4,25</liveout>
			<reg_deffed>25</reg_deffed>
			<instance_name>o_rgb_m_req_m_trig_req</instance_name>
			<op>
				<id>99</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5682</id>
			<source_loc>5576</source_loc>
			<name>v_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>1,2,3,5,17,18,19</livein>
			<liveout>1,2,3,5,17,18,19</liveout>
			<reg_deffed>1,5,19</reg_deffed>
			<instance_name>s_reg_24</instance_name>
			<op>
				<id>47</id>
				<op_kind>reg</op_kind>
				<object>s_reg_24</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5700</id>
			<source_loc>5579</source_loc>
			<name>red_u0</name>
			<datatype W="32">sc_int</datatype>
			<livein>1,2,3,5,19</livein>
			<liveout>1,2,5,19</liveout>
			<reg_deffed>1,5,19</reg_deffed>
			<instance_name>s_reg_25</instance_name>
			<op>
				<id>50</id>
				<op_kind>reg</op_kind>
				<object>s_reg_25</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5701</id>
			<source_loc>5593</source_loc>
			<name>red_mi13</name>
			<datatype W="32">sc_int</datatype>
			<livein>1,5,17,18,19</livein>
			<liveout>1,3,5,17,18,19</liveout>
			<reg_deffed>3</reg_deffed>
			<instance_name>s_reg_25</instance_name>
			<op>
				<id>64</id>
				<op_kind>reg</op_kind>
				<object>s_reg_25</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5703</id>
			<source_loc>5580</source_loc>
			<name>green_u0</name>
			<datatype W="32">sc_int</datatype>
			<livein>1,2,3,5,17,19</livein>
			<liveout>1,2,3,5,19</liveout>
			<reg_deffed>1,5,19</reg_deffed>
			<instance_name>s_reg_26</instance_name>
			<op>
				<id>51</id>
				<op_kind>reg</op_kind>
				<object>s_reg_26</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5704</id>
			<source_loc>5595</source_loc>
			<name>green_mi14</name>
			<datatype W="32">sc_int</datatype>
			<livein>1,5,18,19,24</livein>
			<liveout>1,5,17,18,19</liveout>
			<reg_deffed>17</reg_deffed>
			<instance_name>s_reg_26</instance_name>
			<op>
				<id>66</id>
				<op_kind>reg</op_kind>
				<object>s_reg_26</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5706</id>
			<source_loc>5581</source_loc>
			<name>blue_u0</name>
			<datatype W="32">sc_int</datatype>
			<livein>1,2,3,5,17,18,19</livein>
			<liveout>1,2,3,5,17,19</liveout>
			<reg_deffed>1,5,19</reg_deffed>
			<instance_name>s_reg_27</instance_name>
			<op>
				<id>52</id>
				<op_kind>reg</op_kind>
				<object>s_reg_27</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5707</id>
			<source_loc>5597</source_loc>
			<name>blue_mi14</name>
			<datatype W="32">sc_int</datatype>
			<livein>1,5,19,24,25</livein>
			<liveout>1,5,18,19,24,25</liveout>
			<reg_deffed>18</reg_deffed>
			<instance_name>s_reg_27</instance_name>
			<op>
				<id>68</id>
				<op_kind>reg</op_kind>
				<object>s_reg_27</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5709</id>
			<source_loc>5589</source_loc>
			<name>CynTemp_1</name>
			<datatype W="4">sc_uint</datatype>
			<livein>1,2,5,19</livein>
			<liveout>1,2,5,19</liveout>
			<reg_deffed>1,5,19</reg_deffed>
			<instance_name>s_reg_28</instance_name>
			<op>
				<id>60</id>
				<op_kind>reg</op_kind>
				<object>s_reg_28</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5710</id>
			<source_loc>5622</source_loc>
			<name>CynTemp_11</name>
			<datatype W="8">sc_uint</datatype>
			<livein>24,25</livein>
			<liveout>19,24,25</liveout>
			<reg_deffed>19</reg_deffed>
			<instance_name>s_reg_28</instance_name>
			<op>
				<id>93</id>
				<op_kind>reg</op_kind>
				<object>s_reg_28</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5712</id>
			<source_loc>5598</source_loc>
			<name>u_mi6</name>
			<datatype W="2">sc_uint</datatype>
			<livein>1,2,3,5,17,18,19</livein>
			<liveout>1,2,3,5,17,18,19</liveout>
			<reg_deffed>1,5,19</reg_deffed>
			<instance_name>s_reg_29</instance_name>
			<op>
				<id>69</id>
				<op_kind>reg</op_kind>
				<object>s_reg_29</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5714</id>
			<source_loc>5601</source_loc>
			<name>v_mi12</name>
			<datatype W="2">sc_uint</datatype>
			<livein>3,17,18,19</livein>
			<liveout>2,3,17,18,19</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_30</instance_name>
			<op>
				<id>72</id>
				<op_kind>reg</op_kind>
				<object>s_reg_30</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5716</id>
			<source_loc>5591</source_loc>
			<name>mask_ut3pv</name>
			<datatype W="32">sc_int</datatype>
			<livein>17,18</livein>
			<liveout>3,17</liveout>
			<reg_deffed>3</reg_deffed>
			<instance_name>s_reg_31</instance_name>
			<op>
				<id>62</id>
				<op_kind>reg</op_kind>
				<object>s_reg_31</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5718</id>
			<source_loc>5604</source_loc>
			<name>CynTemp_5</name>
			<datatype W="1">sc_uint</datatype>
			<livein>19</livein>
			<liveout>18,19</liveout>
			<reg_deffed>18</reg_deffed>
			<instance_name>s_reg_32</instance_name>
			<op>
				<id>75</id>
				<op_kind>reg</op_kind>
				<object>s_reg_32</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5719</id>
			<source_loc>5609</source_loc>
			<name>CynTemp_7</name>
			<datatype W="1">sc_uint</datatype>
			<livein>24</livein>
			<liveout>19</liveout>
			<reg_deffed>19</reg_deffed>
			<instance_name>s_reg_32</instance_name>
			<op>
				<id>80</id>
				<op_kind>reg</op_kind>
				<object>s_reg_32</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5720</id>
			<source_loc>5614</source_loc>
			<name>CynTemp_9</name>
			<datatype W="1">sc_uint</datatype>
			<livein>25</livein>
			<liveout>24,25</liveout>
			<reg_deffed>24</reg_deffed>
			<instance_name>s_reg_32</instance_name>
			<op>
				<id>85</id>
				<op_kind>reg</op_kind>
				<object>s_reg_32</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5722</id>
			<source_loc>5623</source_loc>
			<name>CynTemp_12</name>
			<datatype W="8">sc_uint</datatype>
			<livein>25</livein>
			<liveout>24,25</liveout>
			<reg_deffed>24</reg_deffed>
			<instance_name>s_reg_33</instance_name>
			<op>
				<id>94</id>
				<op_kind>reg</op_kind>
				<object>s_reg_33</object>
			</op>
		</reg_op>
	</reg_ops>
	<resource>
		<res_id>3</res_id>
		<opcode>3</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>ROM_9X32</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<loop>
		<id>1</id>
		<thread>do_filter</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5651</source_loc>
		<loop>
			<id>26</id>
			<thread>do_filter</thread>
			<source_path>../GaussFilter.cpp</source_path>
			<source_line>35</source_line>
			<source_loc>2290</source_loc>
			<start_cycle>1</start_cycle>
			<max_path>9</max_path>
			<latency>49</latency>
			<loop>
				<id>18</id>
				<thread>do_filter</thread>
				<loop_iterations>3</loop_iterations>
				<source_path>../GaussFilter.cpp</source_path>
				<source_line>39</source_line>
				<source_loc>2244</source_loc>
				<start_cycle>0</start_cycle>
				<max_path>5</max_path>
				<latency>45</latency>
				<loop>
					<id>17</id>
					<thread>do_filter</thread>
					<loop_iterations>3</loop_iterations>
					<source_path>../GaussFilter.cpp</source_path>
					<source_line>40</source_line>
					<source_loc>2241</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>5</max_path>
					<latency>45</latency>
				</loop>
			</loop>
		</loop>
	</loop>
	<cycle_slack>0.0000</cycle_slack>
	<cycle_time>10.0000</cycle_time>
	<loop>
		<id>1</id>
		<thread>do_filter</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<cycle>
			<cycle_id>1</cycle_id>
			<cyn_protocol/>
			<source_loc>2180</source_loc>
			<start_cycle>0</start_cycle>
			<latency>1</latency>
		</cycle>
		<loop>
			<id>26</id>
			<thread>do_filter</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>24</cycle_id>
				<start_cycle>5</start_cycle>
				<latency>47</latency>
			</cycle>
			<cycle>
				<cycle_id>25</cycle_id>
				<start_cycle>6</start_cycle>
				<latency>48</latency>
			</cycle>
			<cycle>
				<cycle_id>4</cycle_id>
				<cyn_protocol/>
				<source_loc>11557</source_loc>
				<start_cycle>7</start_cycle>
				<latency>49</latency>
			</cycle>
			<cycle>
				<cycle_id>5</cycle_id>
				<cyn_protocol/>
				<source_loc>2288</source_loc>
				<start_cycle>8</start_cycle>
				<latency>50</latency>
			</cycle>
			<loop>
				<id>18</id>
				<thread>do_filter</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<loop>
					<id>17</id>
					<thread>do_filter</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>2</cycle_id>
						<cyn_protocol/>
						<source_loc>11187</source_loc>
						<start_cycle>0</start_cycle>
						<latency>10</latency>
					</cycle>
					<cycle>
						<cycle_id>3</cycle_id>
						<cyn_protocol/>
						<source_loc>2210</source_loc>
						<start_cycle>1</start_cycle>
						<latency>19</latency>
					</cycle>
					<cycle>
						<cycle_id>17</cycle_id>
						<start_cycle>2</start_cycle>
						<latency>28</latency>
					</cycle>
					<cycle>
						<cycle_id>18</cycle_id>
						<start_cycle>3</start_cycle>
						<latency>37</latency>
					</cycle>
					<cycle>
						<cycle_id>19</cycle_id>
						<start_cycle>4</start_cycle>
						<latency>46</latency>
					</cycle>
				</loop>
			</loop>
		</loop>
	</loop>
	<source_loc>
		<id>5807</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>7700</sub_loc>
	</source_loc>
	<source_loc>
		<id>5805</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>7698,7698</sub_loc>
	</source_loc>
	<source_loc>
		<id>5806</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13207</opcode>
		<sub_loc>7698,7698</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.7</path>
		<name>pre_sched</name>
		<thread>gen_stalling</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_stalling</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_stalling</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_stalling</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_stalling</thread>
		<op>
			<id>5813</id>
			<opcode>9</opcode>
			<source_loc>7701</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_stalling</thread>
		<io_op>
			<id>5809</id>
			<source_loc>5807</source_loc>
			<order>1</order>
			<sig_name>gen_stalling_o_rgb_vld_prev</sig_name>
			<label>o_rgb.vld:gen_stalling_o_rgb_vld_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>193</id>
				<op_kind>output</op_kind>
				<object>gen_stalling_o_rgb_vld_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2544000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5810</id>
			<source_loc>7699</source_loc>
			<order>2</order>
			<sig_name>o_rgb_busy</sig_name>
			<label>o_rgb.busy:o_rgb_busy:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>194</id>
				<op_kind>input</op_kind>
				<object>o_rgb_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5811</id>
			<source_loc>5423</source_loc>
			<order>3</order>
			<instance_name>GaussFilter_And_1Ux1U_1U_4_36</instance_name>
			<opcode>9</opcode>
			<label>&amp;</label>
			<op>
				<id>195</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1854000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5812</id>
			<source_loc>5806</source_loc>
			<order>4</order>
			<sig_name>o_rgb_m_stalling</sig_name>
			<label>m_stalling:o_rgb_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>196</id>
				<op_kind>output</op_kind>
				<object>o_rgb_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2509000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.7</path>
		<name>post_sched</name>
		<thread>gen_stalling</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_stalling</thread>
		<timing_path>
			<name>gen_stalling_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_rgb_vld</port_name>
				<state>4</state>
				<source_loc>7700</source_loc>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_rgb_busy</port_name>
				<state>5</state>
				<source_loc>5810</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_rgb_vld</port_name>
				<state>4</state>
				<source_loc>7700</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_stalling</port_name>
				<state>5</state>
				<source_loc>5812</source_loc>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_busy</port_name>
				<state>5</state>
				<source_loc>5810</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_stalling</port_name>
				<state>5</state>
				<source_loc>5812</source_loc>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_stalling</thread>
		<timing_path>
			<name>gen_stalling_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_rgb_vld</port_name>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_rgb_busy</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>GaussFilter_And_1Ux1U_1U_4_36</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_stalling</port_name>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_busy</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>GaussFilter_And_1Ux1U_1U_4_36</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_stalling</port_name>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_stalling</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_stalling</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5651</source_loc>
		<loop>
			<id>52</id>
			<thread>gen_stalling</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5166</source_line>
			<source_loc>14173</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_stalling</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>52</id>
			<thread>gen_stalling</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5692</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5818</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>8182</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.8</path>
		<name>pre_sched</name>
		<thread>gen_unacked_req</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unacked_req</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unacked_req</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unacked_req</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_unacked_req</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_unacked_req</thread>
		<io_op>
			<id>5819</id>
			<source_loc>8175</source_loc>
			<order>1</order>
			<sig_name>o_rgb_m_unacked_req</sig_name>
			<label>m_unacked_req:o_rgb_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>199</id>
				<op_kind>output</op_kind>
				<object>o_rgb_m_unacked_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5820</id>
			<source_loc>8183</source_loc>
			<order>2</order>
			<sig_name>o_rgb_m_stalling</sig_name>
			<label>m_stalling:o_rgb_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>200</id>
				<op_kind>input</op_kind>
				<object>o_rgb_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5821</id>
			<source_loc>5818</source_loc>
			<order>3</order>
			<sig_name>o_rgb_m_unacked_req</sig_name>
			<label>m_unacked_req:o_rgb_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>201</id>
				<op_kind>output</op_kind>
				<object>o_rgb_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.8</path>
		<name>post_sched</name>
		<thread>gen_unacked_req</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unacked_req</thread>
		<timing_path>
			<name>gen_unacked_req_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_unacked_req</port_name>
				<state>11</state>
				<source_loc>5821</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_stalling</port_name>
				<state>11</state>
				<source_loc>5820</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_unacked_req</port_name>
				<state>5</state>
				<source_loc>5819</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unacked_req</thread>
		<timing_path>
			<name>gen_unacked_req_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_stalling</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unacked_req</thread>
		<reg_op>
			<id>5823</id>
			<source_loc>5819</source_loc>
			<name>o_rgb_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_rgb_m_unacked_req</instance_name>
			<op>
				<id>199</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5824</id>
			<source_loc>5821</source_loc>
			<name>o_rgb_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_rgb_m_unacked_req</instance_name>
			<op>
				<id>201</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5651</source_loc>
		<loop>
			<id>50</id>
			<thread>gen_unacked_req</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5150</source_line>
			<source_loc>14172</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>50</id>
			<thread>gen_unacked_req</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5691</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5825</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8681,8681</sub_loc>
	</source_loc>
	<source_loc>
		<id>5826</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13221</opcode>
		<sub_loc>8681,8681</sub_loc>
	</source_loc>
	<source_loc>
		<id>5828</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14535</sub_loc>
	</source_loc>
	<source_loc>
		<id>5827</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14535</sub_loc>
	</source_loc>
	<source_loc>
		<id>5830</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>8681</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.9</path>
		<name>pre_sched</name>
		<thread>gen_do_reg_vld</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_reg_vld</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_reg_vld</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_reg_vld</thread>
		<value>11</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_do_reg_vld</thread>
		<op>
			<id>5841</id>
			<opcode>16</opcode>
			<source_loc>14652</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_reg_vld</thread>
		<io_op>
			<id>5834</id>
			<source_loc>8671</source_loc>
			<order>1</order>
			<sig_name>i_rgb_m_vld_reg</sig_name>
			<label>i_rgb.m_vld_reg:i_rgb_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>202</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5835</id>
			<source_loc>14535</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_vld_reg</sig_name>
			<label>m_vld_reg:i_rgb_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>203</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5836</id>
			<source_loc>5830</source_loc>
			<order>3</order>
			<sig_name>gen_do_reg_vld_i_rgb_m_vld_reg_next</sig_name>
			<label>i_rgb.m_vld_reg:gen_do_reg_vld_i_rgb_m_vld_reg_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>204</id>
				<op_kind>output</op_kind>
				<object>gen_do_reg_vld_i_rgb_m_vld_reg_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5837</id>
			<source_loc>8678</source_loc>
			<order>4</order>
			<sig_name>i_rgb_m_busy_internal</sig_name>
			<label>i_rgb.m_busy_internal:i_rgb_m_busy_internal:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>205</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5838</id>
			<source_loc>8682</source_loc>
			<order>5</order>
			<sig_name>i_rgb_vld</sig_name>
			<label>vld:i_rgb_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>206</id>
				<op_kind>input</op_kind>
				<object>i_rgb_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5839</id>
			<source_loc>5421</source_loc>
			<order>6</order>
			<instance_name>GaussFilter_N_Muxb_1_2_2_4_37</instance_name>
			<opcode>16</opcode>
			<label>MUX(2)</label>
			<op>
				<id>207</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5840</id>
			<source_loc>5826</source_loc>
			<order>7</order>
			<sig_name>i_rgb_m_vld_reg</sig_name>
			<label>m_vld_reg:i_rgb_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>208</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.9</path>
		<name>post_sched</name>
		<thread>gen_do_reg_vld</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_reg_vld</thread>
		<timing_path>
			<name>gen_do_reg_vld_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>13</state>
				<source_loc>5837</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_vld</port_name>
				<state>13</state>
				<source_loc>5838</source_loc>
			</path_node>
			<delay>0.1555</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>10</state>
				<source_loc>8681</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>13</state>
				<source_loc>5840</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>9</state>
				<source_loc>5829</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>7</state>
				<source_loc>5834</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_reg_vld</thread>
		<timing_path>
			<name>gen_do_reg_vld_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<delay>0.1555</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_reg_vld</thread>
		<reg_op>
			<id>5847</id>
			<source_loc>5834</source_loc>
			<name>i_rgb_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_vld_reg</instance_name>
			<op>
				<id>202</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5848</id>
			<source_loc>5840</source_loc>
			<name>i_rgb_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_m_vld_reg</instance_name>
			<op>
				<id>208</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5651</source_loc>
		<loop>
			<id>45</id>
			<thread>gen_do_reg_vld</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1887</source_line>
			<source_loc>14170</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>45</id>
			<thread>gen_do_reg_vld</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5689</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5853</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10308</sub_loc>
	</source_loc>
	<source_loc>
		<id>5854</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10308</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.10</path>
		<name>pre_sched</name>
		<thread>gen_busy</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_busy</thread>
		<value>11</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_busy</thread>
		<value>10</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_busy</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>15</res_id>
		<opcode>15</opcode>
		<latency>0</latency>
		<delay>0.1649</delay>
		<module_name>GaussFilter_gen_busy_r_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_busy</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_busy</thread>
		<io_op>
			<id>5855</id>
			<source_loc>14649</source_loc>
			<order>1</order>
			<sig_name>i_rgb_vld</sig_name>
			<label>vld:i_rgb_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>212</id>
				<op_kind>input</op_kind>
				<object>i_rgb_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5856</id>
			<source_loc>10265</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>213</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5857</id>
			<source_loc>10266</source_loc>
			<order>3</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_m_unvalidated_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>214</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5858</id>
			<source_loc>5418</source_loc>
			<order>4</order>
			<instance_name>GaussFilter_gen_busy_r_4_38</instance_name>
			<opcode>35</opcode>
			<label>dpopt(gen_busy_r)</label>
			<op>
				<id>215</id>
				<op_kind>dpopt</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>5859</id>
			<source_loc>10264</source_loc>
			<order>5</order>
			<sig_name>gnew_req</sig_name>
			<label>i_rgb.gen_busy::new_req:gnew_req:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>216</id>
				<op_kind>wire</op_kind>
				<object>gnew_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5860</id>
			<source_loc>10295</source_loc>
			<order>6</order>
			<sig_name>gdiv</sig_name>
			<label>i_rgb.gen_busy::div:gdiv:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>217</id>
				<op_kind>wire</op_kind>
				<object>gdiv</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5861</id>
			<source_loc>5853</source_loc>
			<order>7</order>
			<sig_name>gen_busy_i_rgb_m_data_is_invalid_next</sig_name>
			<label>i_rgb.m_data_is_invalid:gen_busy_i_rgb_m_data_is_invalid_next:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>218</id>
				<op_kind>wire</op_kind>
				<object>gen_busy_i_rgb_m_data_is_invalid_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>5862</id>
			<source_loc>10282</source_loc>
			<order>8</order>
			<sig_name>i_rgb_m_busy_internal</sig_name>
			<label>m_busy_internal:i_rgb_m_busy_internal:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>219</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3711000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5863</id>
			<source_loc>10285</source_loc>
			<order>9</order>
			<sig_name>i_rgb_busy</sig_name>
			<label>i_rgb.busy:i_rgb_busy:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>220</id>
				<op_kind>output</op_kind>
				<object>i_rgb_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5864</id>
			<source_loc>10305</source_loc>
			<order>10</order>
			<sig_name>i_rgb_m_data_is_valid</sig_name>
			<label>m_data_is_valid:i_rgb_m_data_is_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>221</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3525000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5865</id>
			<source_loc>5854</source_loc>
			<order>11</order>
			<sig_name>i_rgb_m_data_is_invalid</sig_name>
			<label>m_data_is_invalid:i_rgb_m_data_is_invalid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>222</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_data_is_invalid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.10</path>
		<name>post_sched</name>
		<thread>gen_busy</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_busy</thread>
		<timing_path>
			<name>gen_busy_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>6</state>
				<source_loc>5855</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>5862</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>5856</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>5862</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>5857</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>5862</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>6</state>
				<source_loc>5855</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>5864</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>5856</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>5864</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>5857</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>5864</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>6</state>
				<source_loc>5855</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>5865</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>5856</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>5865</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>5857</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>5865</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>6</state>
				<source_loc>5855</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_busy</port_name>
				<state>7</state>
				<source_loc>5863</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_busy</thread>
		<timing_path>
			<name>gen_busy_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GaussFilter_gen_busy_r_4_38</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GaussFilter_gen_busy_r_4_38</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GaussFilter_gen_busy_r_4_38</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GaussFilter_gen_busy_r_4_38</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GaussFilter_gen_busy_r_4_38</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GaussFilter_gen_busy_r_4_38</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GaussFilter_gen_busy_r_4_38</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GaussFilter_gen_busy_r_4_38</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GaussFilter_gen_busy_r_4_38</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GaussFilter_gen_busy_r_4_38</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_busy</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_busy</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_busy</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5651</source_loc>
		<loop>
			<id>28</id>
			<thread>gen_busy</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1733</source_line>
			<source_loc>14164</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_busy</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>28</id>
			<thread>gen_busy</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5683</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<snapshot>
		<path>bdr/sched.snapshot.bdr</path>
		<name>sched</name>
	</snapshot>
	<stable_time>
		<name>i_rgb_m_stalling</name>
		<time> 9.863</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_busy_req_0</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_data</name>
		<time> 0.114</time>
	</stable_time>
	<input_delay>
		<name>i_rgb_data</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>o_rgb_m_req_m_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_rgb_data</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_data_is_invalid</name>
		<time> 9.934</time>
	</stable_time>
	<stable_time>
		<name>o_rgb_m_req_m_next_trig_req</name>
		<time> 0.133</time>
	</stable_time>
	<stable_time>
		<name>o_rgb_m_stalling</name>
		<time> 9.934</time>
	</stable_time>
	<stable_time>
		<name>i_rst</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_vld</name>
		<time> 9.743</time>
	</stable_time>
	<input_delay>
		<name>i_rgb_vld</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>i_rgb_m_unvalidated_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_busy_internal</name>
		<time> 9.845</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_busy</name>
		<time> 0.279</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_data_is_valid</name>
		<time> 9.863</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_stall_reg_full</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_vld_reg</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_rgb_m_unacked_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_rgb_m_req_active_s</name>
		<time> 0.185</time>
	</stable_time>
	<stable_time>
		<name>o_rgb_vld</name>
		<time> 0.254</time>
	</stable_time>
	<stable_time>
		<name>o_rgb_busy</name>
		<time> 9.863</time>
	</stable_time>
	<input_delay>
		<name>o_rgb_busy</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>o_rgb_m_req_m_prev_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<phase_complete>sched</phase_complete>
	<phase_summary>
		<phase_complete>sched</phase_complete>
		<summary>Scheduling and allocation complete: 11 threads, 122 ops.</summary>
	</phase_summary>
</tool_log>
