Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/xinlinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto ea2daaf3ad3c48e6be0730b8f5f5a710 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fft_test_behav xil_defaultlib.tb_fft_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dual_port_sync(ADDR_WIDTH=9,DATA...
Compiling module xil_defaultlib.asyn_fifo(DATA_WIDTH=24,FIFO_DEP...
Compiling module xil_defaultlib.fft_ctrl
Compiling module xil_defaultlib.fft_test
Compiling module xil_defaultlib.tb_fft_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fft_test_behav
