/***************************************************************
** Copyright (C), 2024, OPLUS Mobile Comm Corp., Ltd
**
** File : oplus_defs.h
** Description : oplus defs header
** Version : 1.0
** Date : 2024/05/09
** Author : Display
******************************************************************/
#ifndef _OPLUS_DEFS_H_
#define _OPLUS_DEFS_H_

/**
 * enum dsi_cmd_set_type  - DSI command set type
 * @DSI_CMD_SET_PRE_ON:	                   Panel pre on
 * @DSI_CMD_SET_ON:                        Panel on
 * @DSI_CMD_SET_VID_ON:                    Video mode panel on
 * @DSI_CMD_SET_CMD_ON:                    Command mode panel on
 * @DSI_CMD_SET_POST_ON:                   Panel post on
 * @DSI_CMD_SET_PRE_OFF:                   Panel pre off
 * @DSI_CMD_SET_OFF:                       Panel off
 * @DSI_CMD_SET_POST_OFF:                  Panel post off
 * @DSI_CMD_SET_PRE_RES_SWITCH:            Pre resolution switch
 * @DSI_CMD_SET_RES_SWITCH:                Resolution switch
 * @DSI_CMD_SET_POST_RES_SWITCH:           Post resolution switch
 * @DSI_CMD_SET_VID_SWITCH_IN:             Video mode switch in
 * @DSI_CMD_SET_VID_SWITCH_OUT:            Video mode switch out
 * @DSI_CMD_SET_CMD_SWITCH_IN:             Cmd mode switch in
 * @DSI_CMD_SET_CMD_SWITCH_OUT:            Cmd mode switch out
 * @DSI_CMD_SET_PANEL_STATUS:              Panel status
 * @DSI_CMD_SET_LP1:                       Low power mode 1
 * @DSI_CMD_SET_LP2:                       Low power mode 2
 * @DSI_CMD_SET_NOLP:                      Low power mode disable
 * @DSI_CMD_SET_PPS:                       DSC PPS command
 * @DSI_CMD_SET_ROI:			   Panel ROI update
 * @DSI_CMD_SET_TIMING_SWITCH:             Timing switch
 * @DSI_CMD_SET_POST_TIMING_SWITCH:        Post timing switch
 * @DSI_CMD_SET_QSYNC_ON                   Enable qsync mode
 * @DSI_CMD_SET_QSYNC_OFF                  Disable qsync mode
 * @DSI_CMD_SET_ESYNC_POST_ON:             Panel exit sleep
 * @DSI_CMD_SET_ARP_MODE3_HW_TE_ON:        ARP panel HW TE to drive frequnecy stepping
 * @DSI_CMD_SET_ARP_MODE1_HW_TE_OFF:       ARP panel HW TE mode is turned off.
 *                                         SW to drive any frequnecy stepping
 * @DSI_CMD_SET_FI_PATTAREN1_CHANGE:       Command to change to frequency pattern1
 * @DSI_CMD_SET_FI_PATTAREN1_CHANGE:       Command to change to frequency pattern2
 * @DSI_CMD_SET_FI_PATTAREN1_CHANGE:       Command to change to frequency pattern3
 * @DSI_CMD_SET_FI_PATTAREN1_CHANGE:       Command to change to frequency pattern4
 * @DSI_CMD_SET_FI_PATTAREN1_CHANGE:       Command to change to frequency pattern5
 * @DSI_CMD_SET_STICKY_STILL_EN            This would enable still indication(copy frame to GRAM)
 *                                         for all the frames until disable.
 * @DSI_CMD_SET_STICKY_STILL_DISABLE       Still indiaction disable command
 * @DSI_CMD_SET_STICKY_ON_FLY:             Still indication enable for only one frame
 * @DSI_CMD_SET_TRIGGER_SELF_REFRESH:      Trigger self refresh from Gram
 * @DSI_CMD_SET_MAX
 */
enum dsi_cmd_set_type {
	DSI_CMD_SET_PRE_ON = 0,
	DSI_CMD_SET_ON,
	DSI_CMD_SET_VID_ON,
	DSI_CMD_SET_CMD_ON,
	DSI_CMD_SET_POST_ON,
	DSI_CMD_SET_PRE_OFF,
	DSI_CMD_SET_OFF,
	DSI_CMD_SET_POST_OFF,
	DSI_CMD_SET_PRE_RES_SWITCH,
	DSI_CMD_SET_RES_SWITCH,
	DSI_CMD_SET_POST_RES_SWITCH,
	DSI_CMD_SET_VID_SWITCH_IN,
	DSI_CMD_SET_VID_SWITCH_OUT,
	DSI_CMD_SET_CMD_SWITCH_IN,
	DSI_CMD_SET_CMD_SWITCH_OUT,
	DSI_CMD_SET_PANEL_STATUS,
	DSI_CMD_SET_LP1,
	DSI_CMD_SET_LP2,
	DSI_CMD_SET_NOLP,
	DSI_CMD_SET_PPS,
	DSI_CMD_SET_ROI,
	DSI_CMD_SET_TIMING_SWITCH,
	DSI_CMD_SET_POST_TIMING_SWITCH,
	DSI_CMD_SET_QSYNC_ON,
	DSI_CMD_SET_QSYNC_OFF,
	DSI_CMD_SET_ESYNC_POST_ON,
	DSI_CMD_SET_ARP_MODE3_HW_TE_ON,
	DSI_CMD_SET_ARP_MODE1_HW_TE_OFF,
	DSI_CMD_SET_FI_PATTAREN1_CHANGE,
	DSI_CMD_SET_FI_PATTAREN2_CHANGE,
	DSI_CMD_SET_FI_PATTAREN3_CHANGE,
	DSI_CMD_SET_FI_PATTAREN4_CHANGE,
	DSI_CMD_SET_FI_PATTAREN5_CHANGE,
	DSI_CMD_SET_STICKY_STILL_EN,
	DSI_CMD_SET_STICKY_STILL_DISABLE,
	DSI_CMD_SET_STICKY_ON_FLY,
	DSI_CMD_SET_TRIGGER_SELF_REFRESH,
	DSI_CMD_SET_FPS_SWITCH,
#ifdef OPLUS_FEATURE_DISPLAY_ADFR
	DSI_CMD_ADFR_AUTO_ON,
	DSI_CMD_ADFR_AUTO_OFF,
	DSI_CMD_ADFR_MIN_FPS_0,
	DSI_CMD_ADFR_MIN_FPS_1,
	DSI_CMD_ADFR_MIN_FPS_2,
	DSI_CMD_ADFR_MIN_FPS_3,
	DSI_CMD_ADFR_MIN_FPS_4,
	DSI_CMD_ADFR_MIN_FPS_5,
	DSI_CMD_ADFR_MIN_FPS_6,
	DSI_CMD_ADFR_MIN_FPS_7,
	DSI_CMD_ADFR_MIN_FPS_8,
	DSI_CMD_ADFR_MIN_FPS_9,
	DSI_CMD_ADFR_MIN_FPS_10,
	DSI_CMD_ADFR_MIN_FPS_11,
	DSI_CMD_ADFR_MIN_FPS_12,
	DSI_CMD_ADFR_MIN_FPS_13,
	DSI_CMD_ADFR_MIN_FPS_14,
	DSI_CMD_HPWM_ADFR_MIN_FPS_0,
	DSI_CMD_HPWM_ADFR_MIN_FPS_1,
	DSI_CMD_HPWM_ADFR_MIN_FPS_2,
	DSI_CMD_HPWM_ADFR_MIN_FPS_3,
	DSI_CMD_HPWM_ADFR_MIN_FPS_4,
	DSI_CMD_HPWM_ADFR_MIN_FPS_5,
	DSI_CMD_HPWM_ADFR_MIN_FPS_6,
	DSI_CMD_HPWM_ADFR_MIN_FPS_7,
	DSI_CMD_HPWM_ADFR_MIN_FPS_8,
	DSI_CMD_HPWM_ADFR_MIN_FPS_9,
	DSI_CMD_HPWM_ADFR_MIN_FPS_10,
	DSI_CMD_HPWM_ADFR_MIN_FPS_11,
	DSI_CMD_HPWM_ADFR_MIN_FPS_12,
	DSI_CMD_HPWM_ADFR_MIN_FPS_13,
	DSI_CMD_HPWM_ADFR_MIN_FPS_14,
	DSI_CMD_BIGDC_ADFR_MIN_FPS_0,
	DSI_CMD_BIGDC_ADFR_MIN_FPS_1,
	DSI_CMD_BIGDC_ADFR_MIN_FPS_2,
	DSI_CMD_BIGDC_ADFR_MIN_FPS_3,
	DSI_CMD_BIGDC_ADFR_MIN_FPS_4,
	DSI_CMD_BIGDC_ADFR_MIN_FPS_5,
	DSI_CMD_BIGDC_ADFR_MIN_FPS_6,
	DSI_CMD_BIGDC_ADFR_MIN_FPS_7,
	DSI_CMD_BIGDC_ADFR_MIN_FPS_8,
	DSI_CMD_BIGDC_ADFR_MIN_FPS_9,
	DSI_CMD_BIGDC_ADFR_MIN_FPS_10,
	DSI_CMD_BIGDC_ADFR_MIN_FPS_11,
	DSI_CMD_BIGDC_ADFR_MIN_FPS_12,
	DSI_CMD_BIGDC_ADFR_MIN_FPS_13,
	DSI_CMD_BIGDC_ADFR_MIN_FPS_14,
	DSI_CMD_ADFR_PRE_SWITCH,
#endif /* OPLUS_FEATURE_DISPLAY_ADFR */
#ifdef OPLUS_FEATURE_DISPLAY_HIGH_PRECISION
	DSI_CMD_ADFR_HIGH_PRECISION_FPS_0,
	DSI_CMD_ADFR_HIGH_PRECISION_FPS_1,
	DSI_CMD_ADFR_HIGH_PRECISION_FPS_2,
	DSI_CMD_ADFR_HIGH_PRECISION_FPS_3,
	DSI_CMD_HPWM_ADFR_HIGH_PRECISION_FPS_0,
	DSI_CMD_HPWM_ADFR_HIGH_PRECISION_FPS_1,
	DSI_CMD_HPWM_ADFR_HIGH_PRECISION_FPS_2,
	DSI_CMD_HPWM_ADFR_HIGH_PRECISION_FPS_3,
	DSI_CMD_BIGDC_ADFR_HIGH_PRECISION_FPS_0,
	DSI_CMD_BIGDC_ADFR_HIGH_PRECISION_FPS_1,
	DSI_CMD_BIGDC_ADFR_HIGH_PRECISION_FPS_2,
	DSI_CMD_BIGDC_ADFR_HIGH_PRECISION_FPS_3,
	DSI_CMD_ADFR_HIGH_PRECISION_TE_SHIFT_ON,
	DSI_CMD_ADFR_HIGH_PRECISION_TE_SHIFT_OFF,
#endif /* OPLUS_FEATURE_DISPLAY_HIGH_PRECISION */
#ifdef OPLUS_FEATURE_DISPLAY_TEMP_COMPENSATION
	DSI_CMD_READ_TEMP_COMPENSATION_REG,
	DSI_CMD_TEMPERATURE_COMPENSATION,
#endif /* OPLUS_FEATURE_DISPLAY_TEMP_COMPENSATION */
#ifdef OPLUS_FEATURE_DISPLAY_ONSCREENFINGERPRINT
	DSI_CMD_HBM_ON,
	DSI_CMD_HBM_ON_ONEPULSE,
	DSI_CMD_HBM_OFF,
	DSI_CMD_LHBM_PRESSED_ICON_GAMMA,
	DSI_CMD_LHBM_PRESSED_ICON_GRAYSCALE,
	DSI_CMD_LHBM_PRESSED_ICON_ON,
	DSI_CMD_LHBM_PRESSED_ICON_OFF,
	DSI_CMD_LHBM_UPDATE_VDC,
	DSI_CMD_LHBM_DBV_ALPHA,
	DSI_CMD_AOR_ON,
	DSI_CMD_AOR_OFF,
	DSI_CMD_AOD_HIGH_LIGHT_MODE,
	DSI_CMD_AOD_LOW_LIGHT_MODE,
	DSI_CMD_ULTRA_LOW_POWER_AOD_ON,
	DSI_CMD_ULTRA_LOW_POWER_AOD_OFF,
	DSI_CMD_AOD_ON_1PULSE,
	DSI_CMD_AOD_OFF_1PULSE,
	DSI_CMD_AOD_OFF_COMPENSATION,
	DSI_CMD_AOD_OFF_COMPENSATION_ONEPULSE,
#endif /* OPLUS_FEATURE_DISPLAY_ONSCREENFINGERPRINT */
#ifdef OPLUS_FEATURE_DISPLAY
	DSI_CMD_POST_ON_BACKLIGHT,
	DSI_CMD_SEED_MODE0,
	DSI_CMD_SEED_MODE1,
	DSI_CMD_SEED_MODE2,
	DSI_CMD_SEED_MODE3,
	DSI_CMD_SEED_MODE4,
	DSI_CMD_SEED_MODE8,
	DSI_CMD_SEED_OFF,
	DSI_CMD_SPR_MODE0,
	DSI_CMD_SPR_MODE1,
	DSI_CMD_SPR_MODE2,
	DSI_CMD_DATA_DIMMING_ON,
	DSI_CMD_DATA_DIMMING_OFF,
	DSI_CMD_OSC_CLK_MODEO0,
	DSI_CMD_OSC_CLK_MODEO1,
	DSI_CMD_OSC_TRACK_ON,
	DSI_CMD_OSC_TRACK_OFF,
	DSI_CMD_FFC_MODE0,
	DSI_CMD_FFC_MODE1,
	DSI_CMD_FFC_MODE2,
	DSI_CMD_FFC_MODE3,
	DSI_CMD_SET_PANEL_ID1,
	DSI_CMD_PANEL_READ_REGISTER_OPEN,
	DSI_CMD_PANEL_READ_REGISTER_CLOSE,
	DSI_CMD_LOADING_EFFECT_MODE1,
	DSI_CMD_LOADING_EFFECT_MODE2,
	DSI_CMD_LOADING_EFFECT_OFF,
	DSI_CMD_HBM_ENTER_SWITCH,
	DSI_CMD_HBM_EXIT_SWITCH,
	DSI_CMD_HBM_MAX,
	DSI_CMD_EXIT_HBM_MAX,
	DSI_CMD_CHANGE_VOLTAGE_BEFORE_BL_0,
	DSI_CMD_PWM_SWITCH_MODE0,
	DSI_CMD_PWM_SWITCH_MODE1,
	DSI_CMD_PWM_SWITCH_MODE2,
	DSI_CMD_PWM_STATE_L1TOL2,
	DSI_CMD_PWM_STATE_L1TOL3,
	DSI_CMD_PWM_STATE_L2TOL1,
	DSI_CMD_PWM_STATE_L2TOL3,
	DSI_CMD_PWM_STATE_L3TOL1,
	DSI_CMD_PWM_STATE_L3TOL2,
	DSI_CMD_PWM_SWITCH_MODE0_PANEL_ON,
	DSI_CMD_PWM_SWITCH_MODE1_PANEL_ON,
	DSI_CMD_PWM_SWITCH_MODE2_PANEL_ON,
	DSI_CMD_PWM_TIMMING_SWITCH_L1,
	DSI_CMD_PWM_TIMMING_SWITCH_L2,
	DSI_CMD_PWM_TIMMING_SWITCH_L3,
	DSI_CMD_TIMMING_PWM_SWITCH_ONEPULSE,
	DSI_CMD_PWM_DBV_THRESHOLD_EXTEND,
	DSI_CMD_PWM_SWITCH_LOW_BL,
	DSI_CMD_PWM_SWITCH_HIGH_BL,
	DSI_CMD_DLY_ON,
	DSI_CMD_DLY_OFF,
	DSI_CMD_CABC_OFF,
	DSI_CMD_CABC_UI,
	DSI_CMD_CABC_IMAGE,
	DSI_CMD_CABC_VIDEO,
	DSI_CMD_ESD_SWITCH_PAGE,
	DSI_CMD_PANEL_DATE_SWITCH,
	DSI_CMD_PANEL_BTB_SWITCH,
	DSI_CMD_PANEL_INFO_SWITCH_PAGE,
	DSI_CMD_PANEL_INIT,
	DSI_CMD_SET_COMPATIBILITY_ON,
	DSI_CMD_VID_120_SWITCH,
	DSI_CMD_VID_60_SWITCH,
	DSI_CMD_DEFAULT_SWITCH_PAGE,
	DSI_CMD_SKIPFRAME_DBV,
	DSI_CMD_DEMURA_DBV_MODE0,
	DSI_CMD_DEMURA_DBV_MODE1,
	DSI_CMD_DEMURA_DBV_MODE2,
	DSI_CMD_DEMURA_DBV_MODE3,
	DSI_CMD_DEMURA_DBV_MODE4,
	DSI_CMD_DEMURA_DBV_MODE5,
	DSI_CMD_DEMURA_DBV_MODE6,
	DSI_CMD_DEMURA_DBV_MODE7,
	DSI_CMD_SET_DEMURA2_OFFSET0,
	DSI_CMD_SET_DEMURA2_OFFSET1,
	DSI_CMD_SET_DEMURA2_OFFSET2,
	DSI_CMD_SET_DEMURA2_OFFSET3,
	DSI_CMD_SET_DEMURA2_OFFSET4,
	DSI_CMD_UIR_ON_LOADING_EFFECT_MODE1,
	DSI_CMD_UIR_ON_LOADING_EFFECT_MODE2,
	DSI_CMD_UIR_ON_LOADING_EFFECT_MODE3,
	DSI_CMD_UIR_OFF_LOADING_EFFECT_MODE1,
	DSI_CMD_UIR_OFF_LOADING_EFFECT_MODE2,
	DSI_CMD_UIR_OFF_LOADING_EFFECT_MODE3,
	DSI_CMD_UIR_LOADING_EFFECT_MODE1,
	DSI_CMD_UIR_LOADING_EFFECT_MODE2,
	DSI_CMD_UIR_LOADING_EFFECT_MODE3,
	DSI_CMD_SET_DC_ON,
	DSI_CMD_MIPI_ERR_CHECK_PAGE,
	DSI_CMD_PCD_CHECK_ENTER,
	DSI_CMD_PCD_CHECK_EXIT,
	DSI_CMD_LVD_CHECK_ENTER,
	DSI_CMD_LVD_CHECK_EXIT,
	DSI_CMD_GAMMA_COMPENSATION_PAGE0,
	DSI_CMD_GAMMA_COMPENSATION_PAGE1,
	DSI_CMD_GAMMA_COMPENSATION,
#endif /* OPLUS_FEATURE_DISPLAY */
	DSI_CMD_SET_MAX
};

#endif /* _OPLUS_DEFS_H_ */
