<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `/home/runner/.cargo/registry/src/index.crates.io-6f17d22bba15001f/rp2040-pac-0.6.0/src/dma.rs`."><title>dma.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-46f98efaafac5295.ttf.woff2,FiraSans-Regular-018c141bf0843ffd.woff2,FiraSans-Medium-8f9a781e4970d388.woff2,SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2,SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../static.files/rustdoc-492a78a4a87dcc01.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="rp2040_pac" data-themes="" data-resource-suffix="" data-rustdoc-version="1.82.0 (f6e511eec 2024-10-15)" data-channel="1.82.0" data-search-js="search-a99f1315e7cc5121.js" data-settings-js="settings-4313503d2e1961c2.js" ><script src="../../static.files/storage-118b08c4c78b968e.js"></script><script defer src="../../static.files/src-script-e66d777a5a92e9b2.js"></script><script defer src="../../src-files.js"></script><script defer src="../../static.files/main-921df33f47b8780c.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-3b12f09e550e0385.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer"></div><main><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="example-wrap"><div data-nosnippet><pre class="src-line-numbers"><a href="#1" id="1">1</a>
<a href="#2" id="2">2</a>
<a href="#3" id="3">3</a>
<a href="#4" id="4">4</a>
<a href="#5" id="5">5</a>
<a href="#6" id="6">6</a>
<a href="#7" id="7">7</a>
<a href="#8" id="8">8</a>
<a href="#9" id="9">9</a>
<a href="#10" id="10">10</a>
<a href="#11" id="11">11</a>
<a href="#12" id="12">12</a>
<a href="#13" id="13">13</a>
<a href="#14" id="14">14</a>
<a href="#15" id="15">15</a>
<a href="#16" id="16">16</a>
<a href="#17" id="17">17</a>
<a href="#18" id="18">18</a>
<a href="#19" id="19">19</a>
<a href="#20" id="20">20</a>
<a href="#21" id="21">21</a>
<a href="#22" id="22">22</a>
<a href="#23" id="23">23</a>
<a href="#24" id="24">24</a>
<a href="#25" id="25">25</a>
<a href="#26" id="26">26</a>
<a href="#27" id="27">27</a>
<a href="#28" id="28">28</a>
<a href="#29" id="29">29</a>
<a href="#30" id="30">30</a>
<a href="#31" id="31">31</a>
<a href="#32" id="32">32</a>
<a href="#33" id="33">33</a>
<a href="#34" id="34">34</a>
<a href="#35" id="35">35</a>
<a href="#36" id="36">36</a>
<a href="#37" id="37">37</a>
<a href="#38" id="38">38</a>
<a href="#39" id="39">39</a>
<a href="#40" id="40">40</a>
<a href="#41" id="41">41</a>
<a href="#42" id="42">42</a>
<a href="#43" id="43">43</a>
<a href="#44" id="44">44</a>
<a href="#45" id="45">45</a>
<a href="#46" id="46">46</a>
<a href="#47" id="47">47</a>
<a href="#48" id="48">48</a>
<a href="#49" id="49">49</a>
<a href="#50" id="50">50</a>
<a href="#51" id="51">51</a>
<a href="#52" id="52">52</a>
<a href="#53" id="53">53</a>
<a href="#54" id="54">54</a>
<a href="#55" id="55">55</a>
<a href="#56" id="56">56</a>
<a href="#57" id="57">57</a>
<a href="#58" id="58">58</a>
<a href="#59" id="59">59</a>
<a href="#60" id="60">60</a>
<a href="#61" id="61">61</a>
<a href="#62" id="62">62</a>
<a href="#63" id="63">63</a>
<a href="#64" id="64">64</a>
<a href="#65" id="65">65</a>
<a href="#66" id="66">66</a>
<a href="#67" id="67">67</a>
<a href="#68" id="68">68</a>
<a href="#69" id="69">69</a>
<a href="#70" id="70">70</a>
<a href="#71" id="71">71</a>
<a href="#72" id="72">72</a>
<a href="#73" id="73">73</a>
<a href="#74" id="74">74</a>
<a href="#75" id="75">75</a>
<a href="#76" id="76">76</a>
<a href="#77" id="77">77</a>
<a href="#78" id="78">78</a>
<a href="#79" id="79">79</a>
<a href="#80" id="80">80</a>
<a href="#81" id="81">81</a>
<a href="#82" id="82">82</a>
<a href="#83" id="83">83</a>
<a href="#84" id="84">84</a>
<a href="#85" id="85">85</a>
<a href="#86" id="86">86</a>
<a href="#87" id="87">87</a>
<a href="#88" id="88">88</a>
<a href="#89" id="89">89</a>
<a href="#90" id="90">90</a>
<a href="#91" id="91">91</a>
<a href="#92" id="92">92</a>
<a href="#93" id="93">93</a>
<a href="#94" id="94">94</a>
<a href="#95" id="95">95</a>
<a href="#96" id="96">96</a>
<a href="#97" id="97">97</a>
<a href="#98" id="98">98</a>
<a href="#99" id="99">99</a>
<a href="#100" id="100">100</a>
<a href="#101" id="101">101</a>
<a href="#102" id="102">102</a>
<a href="#103" id="103">103</a>
<a href="#104" id="104">104</a>
<a href="#105" id="105">105</a>
<a href="#106" id="106">106</a>
<a href="#107" id="107">107</a>
<a href="#108" id="108">108</a>
<a href="#109" id="109">109</a>
<a href="#110" id="110">110</a>
<a href="#111" id="111">111</a>
<a href="#112" id="112">112</a>
<a href="#113" id="113">113</a>
<a href="#114" id="114">114</a>
<a href="#115" id="115">115</a>
<a href="#116" id="116">116</a>
<a href="#117" id="117">117</a>
<a href="#118" id="118">118</a>
<a href="#119" id="119">119</a>
<a href="#120" id="120">120</a>
<a href="#121" id="121">121</a>
<a href="#122" id="122">122</a>
<a href="#123" id="123">123</a>
<a href="#124" id="124">124</a>
<a href="#125" id="125">125</a>
<a href="#126" id="126">126</a>
<a href="#127" id="127">127</a>
<a href="#128" id="128">128</a>
<a href="#129" id="129">129</a>
<a href="#130" id="130">130</a>
<a href="#131" id="131">131</a>
<a href="#132" id="132">132</a>
<a href="#133" id="133">133</a>
<a href="#134" id="134">134</a>
<a href="#135" id="135">135</a>
<a href="#136" id="136">136</a>
<a href="#137" id="137">137</a>
<a href="#138" id="138">138</a>
<a href="#139" id="139">139</a>
<a href="#140" id="140">140</a>
<a href="#141" id="141">141</a>
<a href="#142" id="142">142</a>
<a href="#143" id="143">143</a>
<a href="#144" id="144">144</a>
<a href="#145" id="145">145</a>
<a href="#146" id="146">146</a>
<a href="#147" id="147">147</a>
<a href="#148" id="148">148</a>
<a href="#149" id="149">149</a>
<a href="#150" id="150">150</a>
<a href="#151" id="151">151</a>
<a href="#152" id="152">152</a>
<a href="#153" id="153">153</a>
<a href="#154" id="154">154</a>
<a href="#155" id="155">155</a>
<a href="#156" id="156">156</a>
<a href="#157" id="157">157</a>
<a href="#158" id="158">158</a>
<a href="#159" id="159">159</a>
<a href="#160" id="160">160</a>
<a href="#161" id="161">161</a>
<a href="#162" id="162">162</a>
<a href="#163" id="163">163</a>
<a href="#164" id="164">164</a>
<a href="#165" id="165">165</a>
<a href="#166" id="166">166</a>
<a href="#167" id="167">167</a>
<a href="#168" id="168">168</a>
<a href="#169" id="169">169</a>
<a href="#170" id="170">170</a>
<a href="#171" id="171">171</a>
<a href="#172" id="172">172</a>
<a href="#173" id="173">173</a>
<a href="#174" id="174">174</a>
<a href="#175" id="175">175</a>
<a href="#176" id="176">176</a>
<a href="#177" id="177">177</a>
<a href="#178" id="178">178</a>
<a href="#179" id="179">179</a>
<a href="#180" id="180">180</a>
<a href="#181" id="181">181</a>
<a href="#182" id="182">182</a>
<a href="#183" id="183">183</a>
<a href="#184" id="184">184</a>
<a href="#185" id="185">185</a>
<a href="#186" id="186">186</a>
<a href="#187" id="187">187</a>
<a href="#188" id="188">188</a>
<a href="#189" id="189">189</a>
<a href="#190" id="190">190</a>
<a href="#191" id="191">191</a>
<a href="#192" id="192">192</a>
<a href="#193" id="193">193</a>
<a href="#194" id="194">194</a>
<a href="#195" id="195">195</a>
<a href="#196" id="196">196</a>
<a href="#197" id="197">197</a>
<a href="#198" id="198">198</a>
<a href="#199" id="199">199</a>
<a href="#200" id="200">200</a>
<a href="#201" id="201">201</a>
<a href="#202" id="202">202</a>
<a href="#203" id="203">203</a>
<a href="#204" id="204">204</a>
<a href="#205" id="205">205</a>
<a href="#206" id="206">206</a>
<a href="#207" id="207">207</a>
<a href="#208" id="208">208</a>
<a href="#209" id="209">209</a>
<a href="#210" id="210">210</a>
<a href="#211" id="211">211</a>
<a href="#212" id="212">212</a>
<a href="#213" id="213">213</a>
<a href="#214" id="214">214</a>
<a href="#215" id="215">215</a>
<a href="#216" id="216">216</a>
<a href="#217" id="217">217</a>
<a href="#218" id="218">218</a>
<a href="#219" id="219">219</a>
<a href="#220" id="220">220</a>
<a href="#221" id="221">221</a>
<a href="#222" id="222">222</a>
<a href="#223" id="223">223</a>
<a href="#224" id="224">224</a>
<a href="#225" id="225">225</a>
<a href="#226" id="226">226</a>
<a href="#227" id="227">227</a>
<a href="#228" id="228">228</a>
<a href="#229" id="229">229</a>
<a href="#230" id="230">230</a>
<a href="#231" id="231">231</a>
<a href="#232" id="232">232</a>
<a href="#233" id="233">233</a>
<a href="#234" id="234">234</a>
<a href="#235" id="235">235</a>
<a href="#236" id="236">236</a>
<a href="#237" id="237">237</a>
<a href="#238" id="238">238</a>
<a href="#239" id="239">239</a>
<a href="#240" id="240">240</a>
<a href="#241" id="241">241</a>
<a href="#242" id="242">242</a>
<a href="#243" id="243">243</a>
<a href="#244" id="244">244</a>
<a href="#245" id="245">245</a>
<a href="#246" id="246">246</a>
<a href="#247" id="247">247</a>
<a href="#248" id="248">248</a>
<a href="#249" id="249">249</a>
<a href="#250" id="250">250</a>
<a href="#251" id="251">251</a>
<a href="#252" id="252">252</a>
<a href="#253" id="253">253</a>
<a href="#254" id="254">254</a>
<a href="#255" id="255">255</a>
<a href="#256" id="256">256</a>
<a href="#257" id="257">257</a>
<a href="#258" id="258">258</a>
<a href="#259" id="259">259</a>
<a href="#260" id="260">260</a>
<a href="#261" id="261">261</a>
<a href="#262" id="262">262</a>
<a href="#263" id="263">263</a>
<a href="#264" id="264">264</a>
<a href="#265" id="265">265</a>
<a href="#266" id="266">266</a>
<a href="#267" id="267">267</a>
<a href="#268" id="268">268</a>
<a href="#269" id="269">269</a>
<a href="#270" id="270">270</a>
<a href="#271" id="271">271</a>
<a href="#272" id="272">272</a>
<a href="#273" id="273">273</a>
<a href="#274" id="274">274</a>
<a href="#275" id="275">275</a>
<a href="#276" id="276">276</a>
<a href="#277" id="277">277</a>
<a href="#278" id="278">278</a>
<a href="#279" id="279">279</a>
<a href="#280" id="280">280</a>
<a href="#281" id="281">281</a>
<a href="#282" id="282">282</a>
<a href="#283" id="283">283</a>
<a href="#284" id="284">284</a>
<a href="#285" id="285">285</a>
<a href="#286" id="286">286</a>
<a href="#287" id="287">287</a>
<a href="#288" id="288">288</a>
<a href="#289" id="289">289</a>
<a href="#290" id="290">290</a>
<a href="#291" id="291">291</a>
<a href="#292" id="292">292</a>
<a href="#293" id="293">293</a>
<a href="#294" id="294">294</a>
<a href="#295" id="295">295</a>
<a href="#296" id="296">296</a>
<a href="#297" id="297">297</a>
<a href="#298" id="298">298</a>
<a href="#299" id="299">299</a>
<a href="#300" id="300">300</a>
<a href="#301" id="301">301</a>
<a href="#302" id="302">302</a>
<a href="#303" id="303">303</a>
<a href="#304" id="304">304</a>
<a href="#305" id="305">305</a>
<a href="#306" id="306">306</a>
<a href="#307" id="307">307</a>
<a href="#308" id="308">308</a>
<a href="#309" id="309">309</a>
<a href="#310" id="310">310</a>
<a href="#311" id="311">311</a>
<a href="#312" id="312">312</a>
<a href="#313" id="313">313</a>
<a href="#314" id="314">314</a>
<a href="#315" id="315">315</a>
<a href="#316" id="316">316</a>
<a href="#317" id="317">317</a>
<a href="#318" id="318">318</a>
<a href="#319" id="319">319</a>
<a href="#320" id="320">320</a>
<a href="#321" id="321">321</a>
<a href="#322" id="322">322</a>
<a href="#323" id="323">323</a>
<a href="#324" id="324">324</a>
<a href="#325" id="325">325</a>
<a href="#326" id="326">326</a>
<a href="#327" id="327">327</a>
<a href="#328" id="328">328</a>
<a href="#329" id="329">329</a>
<a href="#330" id="330">330</a>
<a href="#331" id="331">331</a>
<a href="#332" id="332">332</a>
<a href="#333" id="333">333</a>
<a href="#334" id="334">334</a>
<a href="#335" id="335">335</a>
<a href="#336" id="336">336</a>
<a href="#337" id="337">337</a>
<a href="#338" id="338">338</a>
<a href="#339" id="339">339</a>
<a href="#340" id="340">340</a>
<a href="#341" id="341">341</a>
<a href="#342" id="342">342</a>
<a href="#343" id="343">343</a>
<a href="#344" id="344">344</a>
<a href="#345" id="345">345</a>
<a href="#346" id="346">346</a>
<a href="#347" id="347">347</a>
<a href="#348" id="348">348</a>
<a href="#349" id="349">349</a>
<a href="#350" id="350">350</a>
<a href="#351" id="351">351</a>
<a href="#352" id="352">352</a>
<a href="#353" id="353">353</a>
<a href="#354" id="354">354</a>
<a href="#355" id="355">355</a>
<a href="#356" id="356">356</a>
<a href="#357" id="357">357</a>
<a href="#358" id="358">358</a>
<a href="#359" id="359">359</a>
<a href="#360" id="360">360</a>
<a href="#361" id="361">361</a>
<a href="#362" id="362">362</a>
<a href="#363" id="363">363</a>
<a href="#364" id="364">364</a>
<a href="#365" id="365">365</a>
<a href="#366" id="366">366</a>
<a href="#367" id="367">367</a>
<a href="#368" id="368">368</a>
<a href="#369" id="369">369</a>
<a href="#370" id="370">370</a>
<a href="#371" id="371">371</a>
<a href="#372" id="372">372</a>
<a href="#373" id="373">373</a>
<a href="#374" id="374">374</a>
<a href="#375" id="375">375</a>
<a href="#376" id="376">376</a>
<a href="#377" id="377">377</a>
<a href="#378" id="378">378</a>
<a href="#379" id="379">379</a>
<a href="#380" id="380">380</a>
<a href="#381" id="381">381</a>
<a href="#382" id="382">382</a>
<a href="#383" id="383">383</a>
<a href="#384" id="384">384</a>
<a href="#385" id="385">385</a>
<a href="#386" id="386">386</a>
<a href="#387" id="387">387</a>
<a href="#388" id="388">388</a>
<a href="#389" id="389">389</a>
<a href="#390" id="390">390</a>
<a href="#391" id="391">391</a>
<a href="#392" id="392">392</a>
<a href="#393" id="393">393</a>
<a href="#394" id="394">394</a>
<a href="#395" id="395">395</a>
<a href="#396" id="396">396</a>
<a href="#397" id="397">397</a>
<a href="#398" id="398">398</a>
<a href="#399" id="399">399</a>
<a href="#400" id="400">400</a>
<a href="#401" id="401">401</a>
<a href="#402" id="402">402</a>
<a href="#403" id="403">403</a>
<a href="#404" id="404">404</a>
<a href="#405" id="405">405</a>
<a href="#406" id="406">406</a>
<a href="#407" id="407">407</a>
<a href="#408" id="408">408</a>
<a href="#409" id="409">409</a>
<a href="#410" id="410">410</a>
<a href="#411" id="411">411</a>
<a href="#412" id="412">412</a>
<a href="#413" id="413">413</a>
<a href="#414" id="414">414</a>
<a href="#415" id="415">415</a>
<a href="#416" id="416">416</a>
<a href="#417" id="417">417</a>
<a href="#418" id="418">418</a>
<a href="#419" id="419">419</a>
<a href="#420" id="420">420</a>
<a href="#421" id="421">421</a>
<a href="#422" id="422">422</a>
<a href="#423" id="423">423</a>
<a href="#424" id="424">424</a>
<a href="#425" id="425">425</a>
<a href="#426" id="426">426</a>
<a href="#427" id="427">427</a>
<a href="#428" id="428">428</a>
<a href="#429" id="429">429</a>
<a href="#430" id="430">430</a>
<a href="#431" id="431">431</a>
<a href="#432" id="432">432</a>
<a href="#433" id="433">433</a>
<a href="#434" id="434">434</a>
<a href="#435" id="435">435</a>
<a href="#436" id="436">436</a>
<a href="#437" id="437">437</a>
<a href="#438" id="438">438</a>
<a href="#439" id="439">439</a>
<a href="#440" id="440">440</a>
<a href="#441" id="441">441</a>
<a href="#442" id="442">442</a>
<a href="#443" id="443">443</a>
<a href="#444" id="444">444</a>
<a href="#445" id="445">445</a>
<a href="#446" id="446">446</a>
<a href="#447" id="447">447</a>
<a href="#448" id="448">448</a>
<a href="#449" id="449">449</a>
<a href="#450" id="450">450</a>
<a href="#451" id="451">451</a>
<a href="#452" id="452">452</a>
<a href="#453" id="453">453</a>
<a href="#454" id="454">454</a>
<a href="#455" id="455">455</a>
<a href="#456" id="456">456</a>
<a href="#457" id="457">457</a>
<a href="#458" id="458">458</a>
<a href="#459" id="459">459</a>
<a href="#460" id="460">460</a>
<a href="#461" id="461">461</a>
<a href="#462" id="462">462</a>
<a href="#463" id="463">463</a>
<a href="#464" id="464">464</a>
<a href="#465" id="465">465</a>
<a href="#466" id="466">466</a>
<a href="#467" id="467">467</a>
<a href="#468" id="468">468</a>
<a href="#469" id="469">469</a>
<a href="#470" id="470">470</a>
<a href="#471" id="471">471</a>
<a href="#472" id="472">472</a>
<a href="#473" id="473">473</a>
<a href="#474" id="474">474</a>
<a href="#475" id="475">475</a>
<a href="#476" id="476">476</a>
<a href="#477" id="477">477</a>
<a href="#478" id="478">478</a>
<a href="#479" id="479">479</a>
<a href="#480" id="480">480</a>
<a href="#481" id="481">481</a>
<a href="#482" id="482">482</a>
<a href="#483" id="483">483</a>
<a href="#484" id="484">484</a>
<a href="#485" id="485">485</a>
<a href="#486" id="486">486</a>
<a href="#487" id="487">487</a>
<a href="#488" id="488">488</a>
<a href="#489" id="489">489</a>
<a href="#490" id="490">490</a>
<a href="#491" id="491">491</a>
<a href="#492" id="492">492</a>
<a href="#493" id="493">493</a>
<a href="#494" id="494">494</a>
<a href="#495" id="495">495</a>
<a href="#496" id="496">496</a>
<a href="#497" id="497">497</a>
<a href="#498" id="498">498</a>
<a href="#499" id="499">499</a>
<a href="#500" id="500">500</a>
<a href="#501" id="501">501</a>
<a href="#502" id="502">502</a>
<a href="#503" id="503">503</a>
<a href="#504" id="504">504</a>
<a href="#505" id="505">505</a>
<a href="#506" id="506">506</a>
<a href="#507" id="507">507</a>
<a href="#508" id="508">508</a>
<a href="#509" id="509">509</a>
<a href="#510" id="510">510</a>
<a href="#511" id="511">511</a>
<a href="#512" id="512">512</a>
<a href="#513" id="513">513</a>
<a href="#514" id="514">514</a>
<a href="#515" id="515">515</a>
<a href="#516" id="516">516</a>
<a href="#517" id="517">517</a>
<a href="#518" id="518">518</a>
<a href="#519" id="519">519</a>
<a href="#520" id="520">520</a>
<a href="#521" id="521">521</a>
<a href="#522" id="522">522</a>
<a href="#523" id="523">523</a>
<a href="#524" id="524">524</a>
<a href="#525" id="525">525</a>
<a href="#526" id="526">526</a>
<a href="#527" id="527">527</a>
<a href="#528" id="528">528</a>
<a href="#529" id="529">529</a>
<a href="#530" id="530">530</a>
<a href="#531" id="531">531</a>
<a href="#532" id="532">532</a>
<a href="#533" id="533">533</a>
<a href="#534" id="534">534</a>
<a href="#535" id="535">535</a>
<a href="#536" id="536">536</a>
<a href="#537" id="537">537</a>
<a href="#538" id="538">538</a>
<a href="#539" id="539">539</a>
<a href="#540" id="540">540</a>
<a href="#541" id="541">541</a>
<a href="#542" id="542">542</a>
<a href="#543" id="543">543</a>
<a href="#544" id="544">544</a>
<a href="#545" id="545">545</a>
<a href="#546" id="546">546</a>
<a href="#547" id="547">547</a>
<a href="#548" id="548">548</a>
<a href="#549" id="549">549</a>
<a href="#550" id="550">550</a>
<a href="#551" id="551">551</a>
<a href="#552" id="552">552</a>
<a href="#553" id="553">553</a>
<a href="#554" id="554">554</a>
<a href="#555" id="555">555</a>
<a href="#556" id="556">556</a>
<a href="#557" id="557">557</a>
<a href="#558" id="558">558</a>
<a href="#559" id="559">559</a>
<a href="#560" id="560">560</a>
<a href="#561" id="561">561</a>
<a href="#562" id="562">562</a>
<a href="#563" id="563">563</a>
<a href="#564" id="564">564</a>
<a href="#565" id="565">565</a>
<a href="#566" id="566">566</a>
<a href="#567" id="567">567</a>
<a href="#568" id="568">568</a>
<a href="#569" id="569">569</a>
<a href="#570" id="570">570</a>
<a href="#571" id="571">571</a>
<a href="#572" id="572">572</a>
<a href="#573" id="573">573</a>
<a href="#574" id="574">574</a>
<a href="#575" id="575">575</a>
<a href="#576" id="576">576</a>
<a href="#577" id="577">577</a>
<a href="#578" id="578">578</a>
<a href="#579" id="579">579</a>
<a href="#580" id="580">580</a>
<a href="#581" id="581">581</a>
<a href="#582" id="582">582</a>
<a href="#583" id="583">583</a>
<a href="#584" id="584">584</a>
<a href="#585" id="585">585</a>
<a href="#586" id="586">586</a>
<a href="#587" id="587">587</a>
<a href="#588" id="588">588</a>
<a href="#589" id="589">589</a>
<a href="#590" id="590">590</a>
<a href="#591" id="591">591</a>
<a href="#592" id="592">592</a>
<a href="#593" id="593">593</a>
<a href="#594" id="594">594</a>
<a href="#595" id="595">595</a>
<a href="#596" id="596">596</a>
<a href="#597" id="597">597</a>
<a href="#598" id="598">598</a>
<a href="#599" id="599">599</a>
<a href="#600" id="600">600</a>
<a href="#601" id="601">601</a>
<a href="#602" id="602">602</a>
<a href="#603" id="603">603</a>
<a href="#604" id="604">604</a>
<a href="#605" id="605">605</a>
<a href="#606" id="606">606</a>
<a href="#607" id="607">607</a>
<a href="#608" id="608">608</a>
<a href="#609" id="609">609</a>
<a href="#610" id="610">610</a>
<a href="#611" id="611">611</a>
<a href="#612" id="612">612</a>
<a href="#613" id="613">613</a>
<a href="#614" id="614">614</a>
<a href="#615" id="615">615</a>
<a href="#616" id="616">616</a>
<a href="#617" id="617">617</a>
<a href="#618" id="618">618</a>
<a href="#619" id="619">619</a>
<a href="#620" id="620">620</a>
<a href="#621" id="621">621</a>
<a href="#622" id="622">622</a>
<a href="#623" id="623">623</a>
<a href="#624" id="624">624</a>
<a href="#625" id="625">625</a>
<a href="#626" id="626">626</a>
<a href="#627" id="627">627</a>
<a href="#628" id="628">628</a>
<a href="#629" id="629">629</a>
<a href="#630" id="630">630</a>
<a href="#631" id="631">631</a>
<a href="#632" id="632">632</a>
<a href="#633" id="633">633</a>
<a href="#634" id="634">634</a>
<a href="#635" id="635">635</a>
<a href="#636" id="636">636</a>
<a href="#637" id="637">637</a>
<a href="#638" id="638">638</a>
<a href="#639" id="639">639</a>
<a href="#640" id="640">640</a>
<a href="#641" id="641">641</a>
<a href="#642" id="642">642</a>
<a href="#643" id="643">643</a>
<a href="#644" id="644">644</a>
<a href="#645" id="645">645</a>
<a href="#646" id="646">646</a>
<a href="#647" id="647">647</a>
<a href="#648" id="648">648</a>
<a href="#649" id="649">649</a>
<a href="#650" id="650">650</a>
<a href="#651" id="651">651</a>
<a href="#652" id="652">652</a>
<a href="#653" id="653">653</a>
<a href="#654" id="654">654</a>
<a href="#655" id="655">655</a>
<a href="#656" id="656">656</a>
<a href="#657" id="657">657</a>
<a href="#658" id="658">658</a>
<a href="#659" id="659">659</a>
<a href="#660" id="660">660</a>
<a href="#661" id="661">661</a>
<a href="#662" id="662">662</a>
<a href="#663" id="663">663</a>
<a href="#664" id="664">664</a>
<a href="#665" id="665">665</a>
<a href="#666" id="666">666</a>
<a href="#667" id="667">667</a>
<a href="#668" id="668">668</a>
</pre></div><pre class="rust"><code><span class="attr">#[doc = <span class="string">r"Register block"</span>]
#[repr(C)]
</span><span class="kw">pub struct </span>RegisterBlock {
    ch: [CH; <span class="number">12</span>],
    _reserved1: [u8; <span class="number">0x0100</span>],
    intr: INTR,
    inte0: INTE0,
    intf0: INTF0,
    ints0: INTS0,
    _reserved5: [u8; <span class="number">0x04</span>],
    inte1: INTE1,
    intf1: INTF1,
    ints1: INTS1,
    timer0: TIMER0,
    timer1: TIMER1,
    timer2: TIMER2,
    timer3: TIMER3,
    multi_chan_trigger: MULTI_CHAN_TRIGGER,
    sniff_ctrl: SNIFF_CTRL,
    sniff_data: SNIFF_DATA,
    _reserved15: [u8; <span class="number">0x04</span>],
    fifo_levels: FIFO_LEVELS,
    chan_abort: CHAN_ABORT,
    n_channels: N_CHANNELS,
    _reserved18: [u8; <span class="number">0x03b4</span>],
    ch0_dbg_ctdreq: CH0_DBG_CTDREQ,
    ch0_dbg_tcr: CH0_DBG_TCR,
    _reserved20: [u8; <span class="number">0x38</span>],
    ch1_dbg_ctdreq: CH1_DBG_CTDREQ,
    ch1_dbg_tcr: CH1_DBG_TCR,
    _reserved22: [u8; <span class="number">0x38</span>],
    ch2_dbg_ctdreq: CH2_DBG_CTDREQ,
    ch2_dbg_tcr: CH2_DBG_TCR,
    _reserved24: [u8; <span class="number">0x38</span>],
    ch3_dbg_ctdreq: CH3_DBG_CTDREQ,
    ch3_dbg_tcr: CH3_DBG_TCR,
    _reserved26: [u8; <span class="number">0x38</span>],
    ch4_dbg_ctdreq: CH4_DBG_CTDREQ,
    ch4_dbg_tcr: CH4_DBG_TCR,
    _reserved28: [u8; <span class="number">0x38</span>],
    ch5_dbg_ctdreq: CH5_DBG_CTDREQ,
    ch5_dbg_tcr: CH5_DBG_TCR,
    _reserved30: [u8; <span class="number">0x38</span>],
    ch6_dbg_ctdreq: CH6_DBG_CTDREQ,
    ch6_dbg_tcr: CH6_DBG_TCR,
    _reserved32: [u8; <span class="number">0x38</span>],
    ch7_dbg_ctdreq: CH7_DBG_CTDREQ,
    ch7_dbg_tcr: CH7_DBG_TCR,
    _reserved34: [u8; <span class="number">0x38</span>],
    ch8_dbg_ctdreq: CH8_DBG_CTDREQ,
    ch8_dbg_tcr: CH8_DBG_TCR,
    _reserved36: [u8; <span class="number">0x38</span>],
    ch9_dbg_ctdreq: CH9_DBG_CTDREQ,
    ch9_dbg_tcr: CH9_DBG_TCR,
    _reserved38: [u8; <span class="number">0x38</span>],
    ch10_dbg_ctdreq: CH10_DBG_CTDREQ,
    ch10_dbg_tcr: CH10_DBG_TCR,
    _reserved40: [u8; <span class="number">0x38</span>],
    ch11_dbg_ctdreq: CH11_DBG_CTDREQ,
    ch11_dbg_tcr: CH11_DBG_TCR,
}
<span class="kw">impl </span>RegisterBlock {
    <span class="attr">#[doc = <span class="string">"0x00..0x300 - Cluster CH%s, containing CH?_READ_ADDR,CH??_READ_ADDR, CH?_WRITE_ADDR,CH??_WRITE_ADDR, CH?_TRANS_COUNT,CH??_TRANS_COUNT, CH?_CTRL_TRIG,CH??_CTRL_TRIG, CH?_AL1_CTRL,CH??_AL1_CTRL, CH?_AL1_READ_ADDR,CH??_AL1_READ_ADDR, CH?_AL1_WRITE_ADDR,CH??_AL1_WRITE_ADDR, CH?_AL1_TRANS_COUNT_TRIG,CH??_AL1_TRANS_COUNT_TRIG, CH?_AL2_CTRL,CH??_AL2_CTRL, CH?_AL2_TRANS_COUNT,CH??_AL2_TRANS_COUNT, CH?_AL2_READ_ADDR,CH??_AL2_READ_ADDR, CH?_AL2_WRITE_ADDR_TRIG,CH??_AL2_WRITE_ADDR_TRIG, CH?_AL3_CTRL,CH??_AL3_CTRL, CH?_AL3_WRITE_ADDR,CH??_AL3_WRITE_ADDR, CH?_AL3_TRANS_COUNT,CH??_AL3_TRANS_COUNT, CH?_AL3_READ_ADDR_TRIG,CH??_AL3_READ_ADDR_TRIG"</span>]
    #[inline(always)]
    </span><span class="kw">pub const fn </span>ch(<span class="kw-2">&amp;</span><span class="self">self</span>, n: usize) -&gt; <span class="kw-2">&amp;</span>CH {
        <span class="kw-2">&amp;</span><span class="self">self</span>.ch[n]
    }
    <span class="attr">#[doc = <span class="string">"Iterator for array of:"</span>]
    #[doc = <span class="string">"0x00..0x300 - Cluster CH%s, containing CH?_READ_ADDR,CH??_READ_ADDR, CH?_WRITE_ADDR,CH??_WRITE_ADDR, CH?_TRANS_COUNT,CH??_TRANS_COUNT, CH?_CTRL_TRIG,CH??_CTRL_TRIG, CH?_AL1_CTRL,CH??_AL1_CTRL, CH?_AL1_READ_ADDR,CH??_AL1_READ_ADDR, CH?_AL1_WRITE_ADDR,CH??_AL1_WRITE_ADDR, CH?_AL1_TRANS_COUNT_TRIG,CH??_AL1_TRANS_COUNT_TRIG, CH?_AL2_CTRL,CH??_AL2_CTRL, CH?_AL2_TRANS_COUNT,CH??_AL2_TRANS_COUNT, CH?_AL2_READ_ADDR,CH??_AL2_READ_ADDR, CH?_AL2_WRITE_ADDR_TRIG,CH??_AL2_WRITE_ADDR_TRIG, CH?_AL3_CTRL,CH??_AL3_CTRL, CH?_AL3_WRITE_ADDR,CH??_AL3_WRITE_ADDR, CH?_AL3_TRANS_COUNT,CH??_AL3_TRANS_COUNT, CH?_AL3_READ_ADDR_TRIG,CH??_AL3_READ_ADDR_TRIG"</span>]
    #[inline(always)]
    </span><span class="kw">pub fn </span>ch_iter(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw">impl </span>Iterator&lt;Item = <span class="kw-2">&amp;</span>CH&gt; {
        <span class="self">self</span>.ch.iter()
    }
    <span class="attr">#[doc = <span class="string">"0x400 - Interrupt Status (raw)"</span>]
    #[inline(always)]
    </span><span class="kw">pub const fn </span>intr(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>INTR {
        <span class="kw-2">&amp;</span><span class="self">self</span>.intr
    }
    <span class="attr">#[doc = <span class="string">"0x404 - Interrupt Enables for IRQ 0"</span>]
    #[inline(always)]
    </span><span class="kw">pub const fn </span>inte0(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>INTE0 {
        <span class="kw-2">&amp;</span><span class="self">self</span>.inte0
    }
    <span class="attr">#[doc = <span class="string">"0x408 - Force Interrupts"</span>]
    #[inline(always)]
    </span><span class="kw">pub const fn </span>intf0(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>INTF0 {
        <span class="kw-2">&amp;</span><span class="self">self</span>.intf0
    }
    <span class="attr">#[doc = <span class="string">"0x40c - Interrupt Status for IRQ 0"</span>]
    #[inline(always)]
    </span><span class="kw">pub const fn </span>ints0(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>INTS0 {
        <span class="kw-2">&amp;</span><span class="self">self</span>.ints0
    }
    <span class="attr">#[doc = <span class="string">"0x414 - Interrupt Enables for IRQ 1"</span>]
    #[inline(always)]
    </span><span class="kw">pub const fn </span>inte1(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>INTE1 {
        <span class="kw-2">&amp;</span><span class="self">self</span>.inte1
    }
    <span class="attr">#[doc = <span class="string">"0x418 - Force Interrupts for IRQ 1"</span>]
    #[inline(always)]
    </span><span class="kw">pub const fn </span>intf1(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>INTF1 {
        <span class="kw-2">&amp;</span><span class="self">self</span>.intf1
    }
    <span class="attr">#[doc = <span class="string">"0x41c - Interrupt Status (masked) for IRQ 1"</span>]
    #[inline(always)]
    </span><span class="kw">pub const fn </span>ints1(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>INTS1 {
        <span class="kw-2">&amp;</span><span class="self">self</span>.ints1
    }
    <span class="attr">#[doc = <span class="string">"0x420 - Pacing (X/Y) Fractional Timer  
 The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk). This equation is evaluated every sys_clk cycles and therefore can only generate TREQs at a rate of 1 per sys_clk (i.e. permanent TREQ) or less."</span>]
    #[inline(always)]
    </span><span class="kw">pub const fn </span>timer0(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>TIMER0 {
        <span class="kw-2">&amp;</span><span class="self">self</span>.timer0
    }
    <span class="attr">#[doc = <span class="string">"0x424 - Pacing (X/Y) Fractional Timer  
 The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk). This equation is evaluated every sys_clk cycles and therefore can only generate TREQs at a rate of 1 per sys_clk (i.e. permanent TREQ) or less."</span>]
    #[inline(always)]
    </span><span class="kw">pub const fn </span>timer1(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>TIMER1 {
        <span class="kw-2">&amp;</span><span class="self">self</span>.timer1
    }
    <span class="attr">#[doc = <span class="string">"0x428 - Pacing (X/Y) Fractional Timer  
 The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk). This equation is evaluated every sys_clk cycles and therefore can only generate TREQs at a rate of 1 per sys_clk (i.e. permanent TREQ) or less."</span>]
    #[inline(always)]
    </span><span class="kw">pub const fn </span>timer2(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>TIMER2 {
        <span class="kw-2">&amp;</span><span class="self">self</span>.timer2
    }
    <span class="attr">#[doc = <span class="string">"0x42c - Pacing (X/Y) Fractional Timer  
 The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk). This equation is evaluated every sys_clk cycles and therefore can only generate TREQs at a rate of 1 per sys_clk (i.e. permanent TREQ) or less."</span>]
    #[inline(always)]
    </span><span class="kw">pub const fn </span>timer3(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>TIMER3 {
        <span class="kw-2">&amp;</span><span class="self">self</span>.timer3
    }
    <span class="attr">#[doc = <span class="string">"0x430 - Trigger one or more channels simultaneously"</span>]
    #[inline(always)]
    </span><span class="kw">pub const fn </span>multi_chan_trigger(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>MULTI_CHAN_TRIGGER {
        <span class="kw-2">&amp;</span><span class="self">self</span>.multi_chan_trigger
    }
    <span class="attr">#[doc = <span class="string">"0x434 - Sniffer Control"</span>]
    #[inline(always)]
    </span><span class="kw">pub const fn </span>sniff_ctrl(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>SNIFF_CTRL {
        <span class="kw-2">&amp;</span><span class="self">self</span>.sniff_ctrl
    }
    <span class="attr">#[doc = <span class="string">"0x438 - Data accumulator for sniff hardware  
 Write an initial seed value here before starting a DMA transfer on the channel indicated by SNIFF_CTRL_DMACH. The hardware will update this register each time it observes a read from the indicated channel. Once the channel completes, the final result can be read from this register."</span>]
    #[inline(always)]
    </span><span class="kw">pub const fn </span>sniff_data(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>SNIFF_DATA {
        <span class="kw-2">&amp;</span><span class="self">self</span>.sniff_data
    }
    <span class="attr">#[doc = <span class="string">"0x440 - Debug RAF, WAF, TDF levels"</span>]
    #[inline(always)]
    </span><span class="kw">pub const fn </span>fifo_levels(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>FIFO_LEVELS {
        <span class="kw-2">&amp;</span><span class="self">self</span>.fifo_levels
    }
    <span class="attr">#[doc = <span class="string">"0x444 - Abort an in-progress transfer sequence on one or more channels"</span>]
    #[inline(always)]
    </span><span class="kw">pub const fn </span>chan_abort(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>CHAN_ABORT {
        <span class="kw-2">&amp;</span><span class="self">self</span>.chan_abort
    }
    <span class="attr">#[doc = <span class="string">"0x448 - The number of channels this DMA instance is equipped with. This DMA supports up to 16 hardware channels, but can be configured with as few as one, to minimise silicon area."</span>]
    #[inline(always)]
    </span><span class="kw">pub const fn </span>n_channels(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>N_CHANNELS {
        <span class="kw-2">&amp;</span><span class="self">self</span>.n_channels
    }
    <span class="attr">#[doc = <span class="string">"0x800 - Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake."</span>]
    #[inline(always)]
    </span><span class="kw">pub const fn </span>ch0_dbg_ctdreq(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>CH0_DBG_CTDREQ {
        <span class="kw-2">&amp;</span><span class="self">self</span>.ch0_dbg_ctdreq
    }
    <span class="attr">#[doc = <span class="string">"0x804 - Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer"</span>]
    #[inline(always)]
    </span><span class="kw">pub const fn </span>ch0_dbg_tcr(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>CH0_DBG_TCR {
        <span class="kw-2">&amp;</span><span class="self">self</span>.ch0_dbg_tcr
    }
    <span class="attr">#[doc = <span class="string">"0x840 - Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake."</span>]
    #[inline(always)]
    </span><span class="kw">pub const fn </span>ch1_dbg_ctdreq(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>CH1_DBG_CTDREQ {
        <span class="kw-2">&amp;</span><span class="self">self</span>.ch1_dbg_ctdreq
    }
    <span class="attr">#[doc = <span class="string">"0x844 - Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer"</span>]
    #[inline(always)]
    </span><span class="kw">pub const fn </span>ch1_dbg_tcr(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>CH1_DBG_TCR {
        <span class="kw-2">&amp;</span><span class="self">self</span>.ch1_dbg_tcr
    }
    <span class="attr">#[doc = <span class="string">"0x880 - Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake."</span>]
    #[inline(always)]
    </span><span class="kw">pub const fn </span>ch2_dbg_ctdreq(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>CH2_DBG_CTDREQ {
        <span class="kw-2">&amp;</span><span class="self">self</span>.ch2_dbg_ctdreq
    }
    <span class="attr">#[doc = <span class="string">"0x884 - Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer"</span>]
    #[inline(always)]
    </span><span class="kw">pub const fn </span>ch2_dbg_tcr(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>CH2_DBG_TCR {
        <span class="kw-2">&amp;</span><span class="self">self</span>.ch2_dbg_tcr
    }
    <span class="attr">#[doc = <span class="string">"0x8c0 - Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake."</span>]
    #[inline(always)]
    </span><span class="kw">pub const fn </span>ch3_dbg_ctdreq(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>CH3_DBG_CTDREQ {
        <span class="kw-2">&amp;</span><span class="self">self</span>.ch3_dbg_ctdreq
    }
    <span class="attr">#[doc = <span class="string">"0x8c4 - Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer"</span>]
    #[inline(always)]
    </span><span class="kw">pub const fn </span>ch3_dbg_tcr(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>CH3_DBG_TCR {
        <span class="kw-2">&amp;</span><span class="self">self</span>.ch3_dbg_tcr
    }
    <span class="attr">#[doc = <span class="string">"0x900 - Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake."</span>]
    #[inline(always)]
    </span><span class="kw">pub const fn </span>ch4_dbg_ctdreq(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>CH4_DBG_CTDREQ {
        <span class="kw-2">&amp;</span><span class="self">self</span>.ch4_dbg_ctdreq
    }
    <span class="attr">#[doc = <span class="string">"0x904 - Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer"</span>]
    #[inline(always)]
    </span><span class="kw">pub const fn </span>ch4_dbg_tcr(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>CH4_DBG_TCR {
        <span class="kw-2">&amp;</span><span class="self">self</span>.ch4_dbg_tcr
    }
    <span class="attr">#[doc = <span class="string">"0x940 - Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake."</span>]
    #[inline(always)]
    </span><span class="kw">pub const fn </span>ch5_dbg_ctdreq(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>CH5_DBG_CTDREQ {
        <span class="kw-2">&amp;</span><span class="self">self</span>.ch5_dbg_ctdreq
    }
    <span class="attr">#[doc = <span class="string">"0x944 - Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer"</span>]
    #[inline(always)]
    </span><span class="kw">pub const fn </span>ch5_dbg_tcr(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>CH5_DBG_TCR {
        <span class="kw-2">&amp;</span><span class="self">self</span>.ch5_dbg_tcr
    }
    <span class="attr">#[doc = <span class="string">"0x980 - Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake."</span>]
    #[inline(always)]
    </span><span class="kw">pub const fn </span>ch6_dbg_ctdreq(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>CH6_DBG_CTDREQ {
        <span class="kw-2">&amp;</span><span class="self">self</span>.ch6_dbg_ctdreq
    }
    <span class="attr">#[doc = <span class="string">"0x984 - Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer"</span>]
    #[inline(always)]
    </span><span class="kw">pub const fn </span>ch6_dbg_tcr(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>CH6_DBG_TCR {
        <span class="kw-2">&amp;</span><span class="self">self</span>.ch6_dbg_tcr
    }
    <span class="attr">#[doc = <span class="string">"0x9c0 - Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake."</span>]
    #[inline(always)]
    </span><span class="kw">pub const fn </span>ch7_dbg_ctdreq(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>CH7_DBG_CTDREQ {
        <span class="kw-2">&amp;</span><span class="self">self</span>.ch7_dbg_ctdreq
    }
    <span class="attr">#[doc = <span class="string">"0x9c4 - Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer"</span>]
    #[inline(always)]
    </span><span class="kw">pub const fn </span>ch7_dbg_tcr(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>CH7_DBG_TCR {
        <span class="kw-2">&amp;</span><span class="self">self</span>.ch7_dbg_tcr
    }
    <span class="attr">#[doc = <span class="string">"0xa00 - Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake."</span>]
    #[inline(always)]
    </span><span class="kw">pub const fn </span>ch8_dbg_ctdreq(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>CH8_DBG_CTDREQ {
        <span class="kw-2">&amp;</span><span class="self">self</span>.ch8_dbg_ctdreq
    }
    <span class="attr">#[doc = <span class="string">"0xa04 - Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer"</span>]
    #[inline(always)]
    </span><span class="kw">pub const fn </span>ch8_dbg_tcr(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>CH8_DBG_TCR {
        <span class="kw-2">&amp;</span><span class="self">self</span>.ch8_dbg_tcr
    }
    <span class="attr">#[doc = <span class="string">"0xa40 - Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake."</span>]
    #[inline(always)]
    </span><span class="kw">pub const fn </span>ch9_dbg_ctdreq(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>CH9_DBG_CTDREQ {
        <span class="kw-2">&amp;</span><span class="self">self</span>.ch9_dbg_ctdreq
    }
    <span class="attr">#[doc = <span class="string">"0xa44 - Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer"</span>]
    #[inline(always)]
    </span><span class="kw">pub const fn </span>ch9_dbg_tcr(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>CH9_DBG_TCR {
        <span class="kw-2">&amp;</span><span class="self">self</span>.ch9_dbg_tcr
    }
    <span class="attr">#[doc = <span class="string">"0xa80 - Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake."</span>]
    #[inline(always)]
    </span><span class="kw">pub const fn </span>ch10_dbg_ctdreq(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>CH10_DBG_CTDREQ {
        <span class="kw-2">&amp;</span><span class="self">self</span>.ch10_dbg_ctdreq
    }
    <span class="attr">#[doc = <span class="string">"0xa84 - Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer"</span>]
    #[inline(always)]
    </span><span class="kw">pub const fn </span>ch10_dbg_tcr(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>CH10_DBG_TCR {
        <span class="kw-2">&amp;</span><span class="self">self</span>.ch10_dbg_tcr
    }
    <span class="attr">#[doc = <span class="string">"0xac0 - Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake."</span>]
    #[inline(always)]
    </span><span class="kw">pub const fn </span>ch11_dbg_ctdreq(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>CH11_DBG_CTDREQ {
        <span class="kw-2">&amp;</span><span class="self">self</span>.ch11_dbg_ctdreq
    }
    <span class="attr">#[doc = <span class="string">"0xac4 - Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer"</span>]
    #[inline(always)]
    </span><span class="kw">pub const fn </span>ch11_dbg_tcr(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>CH11_DBG_TCR {
        <span class="kw-2">&amp;</span><span class="self">self</span>.ch11_dbg_tcr
    }
}
<span class="attr">#[doc = <span class="string">"Cluster CH%s, containing CH?_READ_ADDR,CH??_READ_ADDR, CH?_WRITE_ADDR,CH??_WRITE_ADDR, CH?_TRANS_COUNT,CH??_TRANS_COUNT, CH?_CTRL_TRIG,CH??_CTRL_TRIG, CH?_AL1_CTRL,CH??_AL1_CTRL, CH?_AL1_READ_ADDR,CH??_AL1_READ_ADDR, CH?_AL1_WRITE_ADDR,CH??_AL1_WRITE_ADDR, CH?_AL1_TRANS_COUNT_TRIG,CH??_AL1_TRANS_COUNT_TRIG, CH?_AL2_CTRL,CH??_AL2_CTRL, CH?_AL2_TRANS_COUNT,CH??_AL2_TRANS_COUNT, CH?_AL2_READ_ADDR,CH??_AL2_READ_ADDR, CH?_AL2_WRITE_ADDR_TRIG,CH??_AL2_WRITE_ADDR_TRIG, CH?_AL3_CTRL,CH??_AL3_CTRL, CH?_AL3_WRITE_ADDR,CH??_AL3_WRITE_ADDR, CH?_AL3_TRANS_COUNT,CH??_AL3_TRANS_COUNT, CH?_AL3_READ_ADDR_TRIG,CH??_AL3_READ_ADDR_TRIG"</span>]
</span><span class="kw">pub use </span><span class="self">self</span>::ch::CH;
<span class="attr">#[doc = <span class="string">r"Cluster"</span>]
#[doc = <span class="string">"Cluster CH%s, containing CH?_READ_ADDR,CH??_READ_ADDR, CH?_WRITE_ADDR,CH??_WRITE_ADDR, CH?_TRANS_COUNT,CH??_TRANS_COUNT, CH?_CTRL_TRIG,CH??_CTRL_TRIG, CH?_AL1_CTRL,CH??_AL1_CTRL, CH?_AL1_READ_ADDR,CH??_AL1_READ_ADDR, CH?_AL1_WRITE_ADDR,CH??_AL1_WRITE_ADDR, CH?_AL1_TRANS_COUNT_TRIG,CH??_AL1_TRANS_COUNT_TRIG, CH?_AL2_CTRL,CH??_AL2_CTRL, CH?_AL2_TRANS_COUNT,CH??_AL2_TRANS_COUNT, CH?_AL2_READ_ADDR,CH??_AL2_READ_ADDR, CH?_AL2_WRITE_ADDR_TRIG,CH??_AL2_WRITE_ADDR_TRIG, CH?_AL3_CTRL,CH??_AL3_CTRL, CH?_AL3_WRITE_ADDR,CH??_AL3_WRITE_ADDR, CH?_AL3_TRANS_COUNT,CH??_AL3_TRANS_COUNT, CH?_AL3_READ_ADDR_TRIG,CH??_AL3_READ_ADDR_TRIG"</span>]
</span><span class="kw">pub mod </span>ch;
<span class="attr">#[doc = <span class="string">"INTR (rw) register accessor: Interrupt Status (raw)  

You can [`read`](crate::generic::Reg::read) this register and get [`intr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`intr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  

For information about available fields see [`mod@intr`]
module"</span>]
</span><span class="kw">pub type </span>INTR = <span class="kw">crate</span>::Reg&lt;intr::INTR_SPEC&gt;;
<span class="attr">#[doc = <span class="string">"Interrupt Status (raw)"</span>]
</span><span class="kw">pub mod </span>intr;
<span class="attr">#[doc = <span class="string">"INTE0 (rw) register accessor: Interrupt Enables for IRQ 0  

You can [`read`](crate::generic::Reg::read) this register and get [`inte0::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`inte0::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  

For information about available fields see [`mod@inte0`]
module"</span>]
</span><span class="kw">pub type </span>INTE0 = <span class="kw">crate</span>::Reg&lt;inte0::INTE0_SPEC&gt;;
<span class="attr">#[doc = <span class="string">"Interrupt Enables for IRQ 0"</span>]
</span><span class="kw">pub mod </span>inte0;
<span class="attr">#[doc = <span class="string">"INTF0 (rw) register accessor: Force Interrupts  

You can [`read`](crate::generic::Reg::read) this register and get [`intf0::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`intf0::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  

For information about available fields see [`mod@intf0`]
module"</span>]
</span><span class="kw">pub type </span>INTF0 = <span class="kw">crate</span>::Reg&lt;intf0::INTF0_SPEC&gt;;
<span class="attr">#[doc = <span class="string">"Force Interrupts"</span>]
</span><span class="kw">pub mod </span>intf0;
<span class="attr">#[doc = <span class="string">"INTS0 (rw) register accessor: Interrupt Status for IRQ 0  

You can [`read`](crate::generic::Reg::read) this register and get [`ints0::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ints0::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  

For information about available fields see [`mod@ints0`]
module"</span>]
</span><span class="kw">pub type </span>INTS0 = <span class="kw">crate</span>::Reg&lt;ints0::INTS0_SPEC&gt;;
<span class="attr">#[doc = <span class="string">"Interrupt Status for IRQ 0"</span>]
</span><span class="kw">pub mod </span>ints0;
<span class="attr">#[doc = <span class="string">"INTE1 (rw) register accessor: Interrupt Enables for IRQ 1  

You can [`read`](crate::generic::Reg::read) this register and get [`inte1::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`inte1::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  

For information about available fields see [`mod@inte1`]
module"</span>]
</span><span class="kw">pub type </span>INTE1 = <span class="kw">crate</span>::Reg&lt;inte1::INTE1_SPEC&gt;;
<span class="attr">#[doc = <span class="string">"Interrupt Enables for IRQ 1"</span>]
</span><span class="kw">pub mod </span>inte1;
<span class="attr">#[doc = <span class="string">"INTF1 (rw) register accessor: Force Interrupts for IRQ 1  

You can [`read`](crate::generic::Reg::read) this register and get [`intf1::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`intf1::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  

For information about available fields see [`mod@intf1`]
module"</span>]
</span><span class="kw">pub type </span>INTF1 = <span class="kw">crate</span>::Reg&lt;intf1::INTF1_SPEC&gt;;
<span class="attr">#[doc = <span class="string">"Force Interrupts for IRQ 1"</span>]
</span><span class="kw">pub mod </span>intf1;
<span class="attr">#[doc = <span class="string">"INTS1 (rw) register accessor: Interrupt Status (masked) for IRQ 1  

You can [`read`](crate::generic::Reg::read) this register and get [`ints1::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ints1::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  

For information about available fields see [`mod@ints1`]
module"</span>]
</span><span class="kw">pub type </span>INTS1 = <span class="kw">crate</span>::Reg&lt;ints1::INTS1_SPEC&gt;;
<span class="attr">#[doc = <span class="string">"Interrupt Status (masked) for IRQ 1"</span>]
</span><span class="kw">pub mod </span>ints1;
<span class="attr">#[doc = <span class="string">"TIMER0 (rw) register accessor: Pacing (X/Y) Fractional Timer  
 The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk). This equation is evaluated every sys_clk cycles and therefore can only generate TREQs at a rate of 1 per sys_clk (i.e. permanent TREQ) or less.  

You can [`read`](crate::generic::Reg::read) this register and get [`timer0::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`timer0::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  

For information about available fields see [`mod@timer0`]
module"</span>]
</span><span class="kw">pub type </span>TIMER0 = <span class="kw">crate</span>::Reg&lt;timer0::TIMER0_SPEC&gt;;
<span class="attr">#[doc = <span class="string">"Pacing (X/Y) Fractional Timer  
 The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk). This equation is evaluated every sys_clk cycles and therefore can only generate TREQs at a rate of 1 per sys_clk (i.e. permanent TREQ) or less."</span>]
</span><span class="kw">pub mod </span>timer0;
<span class="attr">#[doc = <span class="string">"TIMER1 (rw) register accessor: Pacing (X/Y) Fractional Timer  
 The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk). This equation is evaluated every sys_clk cycles and therefore can only generate TREQs at a rate of 1 per sys_clk (i.e. permanent TREQ) or less.  

You can [`read`](crate::generic::Reg::read) this register and get [`timer1::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`timer1::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  

For information about available fields see [`mod@timer1`]
module"</span>]
</span><span class="kw">pub type </span>TIMER1 = <span class="kw">crate</span>::Reg&lt;timer1::TIMER1_SPEC&gt;;
<span class="attr">#[doc = <span class="string">"Pacing (X/Y) Fractional Timer  
 The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk). This equation is evaluated every sys_clk cycles and therefore can only generate TREQs at a rate of 1 per sys_clk (i.e. permanent TREQ) or less."</span>]
</span><span class="kw">pub mod </span>timer1;
<span class="attr">#[doc = <span class="string">"TIMER2 (rw) register accessor: Pacing (X/Y) Fractional Timer  
 The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk). This equation is evaluated every sys_clk cycles and therefore can only generate TREQs at a rate of 1 per sys_clk (i.e. permanent TREQ) or less.  

You can [`read`](crate::generic::Reg::read) this register and get [`timer2::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`timer2::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  

For information about available fields see [`mod@timer2`]
module"</span>]
</span><span class="kw">pub type </span>TIMER2 = <span class="kw">crate</span>::Reg&lt;timer2::TIMER2_SPEC&gt;;
<span class="attr">#[doc = <span class="string">"Pacing (X/Y) Fractional Timer  
 The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk). This equation is evaluated every sys_clk cycles and therefore can only generate TREQs at a rate of 1 per sys_clk (i.e. permanent TREQ) or less."</span>]
</span><span class="kw">pub mod </span>timer2;
<span class="attr">#[doc = <span class="string">"TIMER3 (rw) register accessor: Pacing (X/Y) Fractional Timer  
 The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk). This equation is evaluated every sys_clk cycles and therefore can only generate TREQs at a rate of 1 per sys_clk (i.e. permanent TREQ) or less.  

You can [`read`](crate::generic::Reg::read) this register and get [`timer3::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`timer3::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  

For information about available fields see [`mod@timer3`]
module"</span>]
</span><span class="kw">pub type </span>TIMER3 = <span class="kw">crate</span>::Reg&lt;timer3::TIMER3_SPEC&gt;;
<span class="attr">#[doc = <span class="string">"Pacing (X/Y) Fractional Timer  
 The pacing timer produces TREQ assertions at a rate set by ((X/Y) * sys_clk). This equation is evaluated every sys_clk cycles and therefore can only generate TREQs at a rate of 1 per sys_clk (i.e. permanent TREQ) or less."</span>]
</span><span class="kw">pub mod </span>timer3;
<span class="attr">#[doc = <span class="string">"MULTI_CHAN_TRIGGER (rw) register accessor: Trigger one or more channels simultaneously  

You can [`read`](crate::generic::Reg::read) this register and get [`multi_chan_trigger::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`multi_chan_trigger::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  

For information about available fields see [`mod@multi_chan_trigger`]
module"</span>]
</span><span class="kw">pub type </span>MULTI_CHAN_TRIGGER = <span class="kw">crate</span>::Reg&lt;multi_chan_trigger::MULTI_CHAN_TRIGGER_SPEC&gt;;
<span class="attr">#[doc = <span class="string">"Trigger one or more channels simultaneously"</span>]
</span><span class="kw">pub mod </span>multi_chan_trigger;
<span class="attr">#[doc = <span class="string">"SNIFF_CTRL (rw) register accessor: Sniffer Control  

You can [`read`](crate::generic::Reg::read) this register and get [`sniff_ctrl::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`sniff_ctrl::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  

For information about available fields see [`mod@sniff_ctrl`]
module"</span>]
</span><span class="kw">pub type </span>SNIFF_CTRL = <span class="kw">crate</span>::Reg&lt;sniff_ctrl::SNIFF_CTRL_SPEC&gt;;
<span class="attr">#[doc = <span class="string">"Sniffer Control"</span>]
</span><span class="kw">pub mod </span>sniff_ctrl;
<span class="attr">#[doc = <span class="string">"SNIFF_DATA (rw) register accessor: Data accumulator for sniff hardware  
 Write an initial seed value here before starting a DMA transfer on the channel indicated by SNIFF_CTRL_DMACH. The hardware will update this register each time it observes a read from the indicated channel. Once the channel completes, the final result can be read from this register.  

You can [`read`](crate::generic::Reg::read) this register and get [`sniff_data::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`sniff_data::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  

For information about available fields see [`mod@sniff_data`]
module"</span>]
</span><span class="kw">pub type </span>SNIFF_DATA = <span class="kw">crate</span>::Reg&lt;sniff_data::SNIFF_DATA_SPEC&gt;;
<span class="attr">#[doc = <span class="string">"Data accumulator for sniff hardware  
 Write an initial seed value here before starting a DMA transfer on the channel indicated by SNIFF_CTRL_DMACH. The hardware will update this register each time it observes a read from the indicated channel. Once the channel completes, the final result can be read from this register."</span>]
</span><span class="kw">pub mod </span>sniff_data;
<span class="attr">#[doc = <span class="string">"FIFO_LEVELS (r) register accessor: Debug RAF, WAF, TDF levels  

You can [`read`](crate::generic::Reg::read) this register and get [`fifo_levels::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).  

For information about available fields see [`mod@fifo_levels`]
module"</span>]
</span><span class="kw">pub type </span>FIFO_LEVELS = <span class="kw">crate</span>::Reg&lt;fifo_levels::FIFO_LEVELS_SPEC&gt;;
<span class="attr">#[doc = <span class="string">"Debug RAF, WAF, TDF levels"</span>]
</span><span class="kw">pub mod </span>fifo_levels;
<span class="attr">#[doc = <span class="string">"CHAN_ABORT (rw) register accessor: Abort an in-progress transfer sequence on one or more channels  

You can [`read`](crate::generic::Reg::read) this register and get [`chan_abort::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`chan_abort::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  

For information about available fields see [`mod@chan_abort`]
module"</span>]
</span><span class="kw">pub type </span>CHAN_ABORT = <span class="kw">crate</span>::Reg&lt;chan_abort::CHAN_ABORT_SPEC&gt;;
<span class="attr">#[doc = <span class="string">"Abort an in-progress transfer sequence on one or more channels"</span>]
</span><span class="kw">pub mod </span>chan_abort;
<span class="attr">#[doc = <span class="string">"N_CHANNELS (r) register accessor: The number of channels this DMA instance is equipped with. This DMA supports up to 16 hardware channels, but can be configured with as few as one, to minimise silicon area.  

You can [`read`](crate::generic::Reg::read) this register and get [`n_channels::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).  

For information about available fields see [`mod@n_channels`]
module"</span>]
</span><span class="kw">pub type </span>N_CHANNELS = <span class="kw">crate</span>::Reg&lt;n_channels::N_CHANNELS_SPEC&gt;;
<span class="attr">#[doc = <span class="string">"The number of channels this DMA instance is equipped with. This DMA supports up to 16 hardware channels, but can be configured with as few as one, to minimise silicon area."</span>]
</span><span class="kw">pub mod </span>n_channels;
<span class="attr">#[doc = <span class="string">"CH0_DBG_CTDREQ (rw) register accessor: Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.  

You can [`read`](crate::generic::Reg::read) this register and get [`ch0_dbg_ctdreq::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ch0_dbg_ctdreq::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  

For information about available fields see [`mod@ch0_dbg_ctdreq`]
module"</span>]
</span><span class="kw">pub type </span>CH0_DBG_CTDREQ = <span class="kw">crate</span>::Reg&lt;ch0_dbg_ctdreq::CH0_DBG_CTDREQ_SPEC&gt;;
<span class="attr">#[doc = <span class="string">"Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake."</span>]
</span><span class="kw">pub mod </span>ch0_dbg_ctdreq;
<span class="attr">#[doc = <span class="string">"CH0_DBG_TCR (r) register accessor: Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer  

You can [`read`](crate::generic::Reg::read) this register and get [`ch0_dbg_tcr::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).  

For information about available fields see [`mod@ch0_dbg_tcr`]
module"</span>]
</span><span class="kw">pub type </span>CH0_DBG_TCR = <span class="kw">crate</span>::Reg&lt;ch0_dbg_tcr::CH0_DBG_TCR_SPEC&gt;;
<span class="attr">#[doc = <span class="string">"Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer"</span>]
</span><span class="kw">pub mod </span>ch0_dbg_tcr;
<span class="attr">#[doc = <span class="string">"CH1_DBG_CTDREQ (rw) register accessor: Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.  

You can [`read`](crate::generic::Reg::read) this register and get [`ch1_dbg_ctdreq::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ch1_dbg_ctdreq::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  

For information about available fields see [`mod@ch1_dbg_ctdreq`]
module"</span>]
</span><span class="kw">pub type </span>CH1_DBG_CTDREQ = <span class="kw">crate</span>::Reg&lt;ch1_dbg_ctdreq::CH1_DBG_CTDREQ_SPEC&gt;;
<span class="attr">#[doc = <span class="string">"Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake."</span>]
</span><span class="kw">pub mod </span>ch1_dbg_ctdreq;
<span class="attr">#[doc = <span class="string">"CH1_DBG_TCR (r) register accessor: Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer  

You can [`read`](crate::generic::Reg::read) this register and get [`ch1_dbg_tcr::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).  

For information about available fields see [`mod@ch1_dbg_tcr`]
module"</span>]
</span><span class="kw">pub type </span>CH1_DBG_TCR = <span class="kw">crate</span>::Reg&lt;ch1_dbg_tcr::CH1_DBG_TCR_SPEC&gt;;
<span class="attr">#[doc = <span class="string">"Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer"</span>]
</span><span class="kw">pub mod </span>ch1_dbg_tcr;
<span class="attr">#[doc = <span class="string">"CH2_DBG_CTDREQ (rw) register accessor: Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.  

You can [`read`](crate::generic::Reg::read) this register and get [`ch2_dbg_ctdreq::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ch2_dbg_ctdreq::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  

For information about available fields see [`mod@ch2_dbg_ctdreq`]
module"</span>]
</span><span class="kw">pub type </span>CH2_DBG_CTDREQ = <span class="kw">crate</span>::Reg&lt;ch2_dbg_ctdreq::CH2_DBG_CTDREQ_SPEC&gt;;
<span class="attr">#[doc = <span class="string">"Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake."</span>]
</span><span class="kw">pub mod </span>ch2_dbg_ctdreq;
<span class="attr">#[doc = <span class="string">"CH2_DBG_TCR (r) register accessor: Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer  

You can [`read`](crate::generic::Reg::read) this register and get [`ch2_dbg_tcr::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).  

For information about available fields see [`mod@ch2_dbg_tcr`]
module"</span>]
</span><span class="kw">pub type </span>CH2_DBG_TCR = <span class="kw">crate</span>::Reg&lt;ch2_dbg_tcr::CH2_DBG_TCR_SPEC&gt;;
<span class="attr">#[doc = <span class="string">"Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer"</span>]
</span><span class="kw">pub mod </span>ch2_dbg_tcr;
<span class="attr">#[doc = <span class="string">"CH3_DBG_CTDREQ (rw) register accessor: Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.  

You can [`read`](crate::generic::Reg::read) this register and get [`ch3_dbg_ctdreq::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ch3_dbg_ctdreq::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  

For information about available fields see [`mod@ch3_dbg_ctdreq`]
module"</span>]
</span><span class="kw">pub type </span>CH3_DBG_CTDREQ = <span class="kw">crate</span>::Reg&lt;ch3_dbg_ctdreq::CH3_DBG_CTDREQ_SPEC&gt;;
<span class="attr">#[doc = <span class="string">"Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake."</span>]
</span><span class="kw">pub mod </span>ch3_dbg_ctdreq;
<span class="attr">#[doc = <span class="string">"CH3_DBG_TCR (r) register accessor: Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer  

You can [`read`](crate::generic::Reg::read) this register and get [`ch3_dbg_tcr::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).  

For information about available fields see [`mod@ch3_dbg_tcr`]
module"</span>]
</span><span class="kw">pub type </span>CH3_DBG_TCR = <span class="kw">crate</span>::Reg&lt;ch3_dbg_tcr::CH3_DBG_TCR_SPEC&gt;;
<span class="attr">#[doc = <span class="string">"Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer"</span>]
</span><span class="kw">pub mod </span>ch3_dbg_tcr;
<span class="attr">#[doc = <span class="string">"CH4_DBG_CTDREQ (rw) register accessor: Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.  

You can [`read`](crate::generic::Reg::read) this register and get [`ch4_dbg_ctdreq::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ch4_dbg_ctdreq::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  

For information about available fields see [`mod@ch4_dbg_ctdreq`]
module"</span>]
</span><span class="kw">pub type </span>CH4_DBG_CTDREQ = <span class="kw">crate</span>::Reg&lt;ch4_dbg_ctdreq::CH4_DBG_CTDREQ_SPEC&gt;;
<span class="attr">#[doc = <span class="string">"Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake."</span>]
</span><span class="kw">pub mod </span>ch4_dbg_ctdreq;
<span class="attr">#[doc = <span class="string">"CH4_DBG_TCR (r) register accessor: Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer  

You can [`read`](crate::generic::Reg::read) this register and get [`ch4_dbg_tcr::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).  

For information about available fields see [`mod@ch4_dbg_tcr`]
module"</span>]
</span><span class="kw">pub type </span>CH4_DBG_TCR = <span class="kw">crate</span>::Reg&lt;ch4_dbg_tcr::CH4_DBG_TCR_SPEC&gt;;
<span class="attr">#[doc = <span class="string">"Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer"</span>]
</span><span class="kw">pub mod </span>ch4_dbg_tcr;
<span class="attr">#[doc = <span class="string">"CH5_DBG_CTDREQ (rw) register accessor: Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.  

You can [`read`](crate::generic::Reg::read) this register and get [`ch5_dbg_ctdreq::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ch5_dbg_ctdreq::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  

For information about available fields see [`mod@ch5_dbg_ctdreq`]
module"</span>]
</span><span class="kw">pub type </span>CH5_DBG_CTDREQ = <span class="kw">crate</span>::Reg&lt;ch5_dbg_ctdreq::CH5_DBG_CTDREQ_SPEC&gt;;
<span class="attr">#[doc = <span class="string">"Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake."</span>]
</span><span class="kw">pub mod </span>ch5_dbg_ctdreq;
<span class="attr">#[doc = <span class="string">"CH5_DBG_TCR (r) register accessor: Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer  

You can [`read`](crate::generic::Reg::read) this register and get [`ch5_dbg_tcr::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).  

For information about available fields see [`mod@ch5_dbg_tcr`]
module"</span>]
</span><span class="kw">pub type </span>CH5_DBG_TCR = <span class="kw">crate</span>::Reg&lt;ch5_dbg_tcr::CH5_DBG_TCR_SPEC&gt;;
<span class="attr">#[doc = <span class="string">"Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer"</span>]
</span><span class="kw">pub mod </span>ch5_dbg_tcr;
<span class="attr">#[doc = <span class="string">"CH6_DBG_CTDREQ (rw) register accessor: Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.  

You can [`read`](crate::generic::Reg::read) this register and get [`ch6_dbg_ctdreq::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ch6_dbg_ctdreq::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  

For information about available fields see [`mod@ch6_dbg_ctdreq`]
module"</span>]
</span><span class="kw">pub type </span>CH6_DBG_CTDREQ = <span class="kw">crate</span>::Reg&lt;ch6_dbg_ctdreq::CH6_DBG_CTDREQ_SPEC&gt;;
<span class="attr">#[doc = <span class="string">"Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake."</span>]
</span><span class="kw">pub mod </span>ch6_dbg_ctdreq;
<span class="attr">#[doc = <span class="string">"CH6_DBG_TCR (r) register accessor: Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer  

You can [`read`](crate::generic::Reg::read) this register and get [`ch6_dbg_tcr::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).  

For information about available fields see [`mod@ch6_dbg_tcr`]
module"</span>]
</span><span class="kw">pub type </span>CH6_DBG_TCR = <span class="kw">crate</span>::Reg&lt;ch6_dbg_tcr::CH6_DBG_TCR_SPEC&gt;;
<span class="attr">#[doc = <span class="string">"Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer"</span>]
</span><span class="kw">pub mod </span>ch6_dbg_tcr;
<span class="attr">#[doc = <span class="string">"CH7_DBG_CTDREQ (rw) register accessor: Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.  

You can [`read`](crate::generic::Reg::read) this register and get [`ch7_dbg_ctdreq::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ch7_dbg_ctdreq::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  

For information about available fields see [`mod@ch7_dbg_ctdreq`]
module"</span>]
</span><span class="kw">pub type </span>CH7_DBG_CTDREQ = <span class="kw">crate</span>::Reg&lt;ch7_dbg_ctdreq::CH7_DBG_CTDREQ_SPEC&gt;;
<span class="attr">#[doc = <span class="string">"Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake."</span>]
</span><span class="kw">pub mod </span>ch7_dbg_ctdreq;
<span class="attr">#[doc = <span class="string">"CH7_DBG_TCR (r) register accessor: Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer  

You can [`read`](crate::generic::Reg::read) this register and get [`ch7_dbg_tcr::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).  

For information about available fields see [`mod@ch7_dbg_tcr`]
module"</span>]
</span><span class="kw">pub type </span>CH7_DBG_TCR = <span class="kw">crate</span>::Reg&lt;ch7_dbg_tcr::CH7_DBG_TCR_SPEC&gt;;
<span class="attr">#[doc = <span class="string">"Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer"</span>]
</span><span class="kw">pub mod </span>ch7_dbg_tcr;
<span class="attr">#[doc = <span class="string">"CH8_DBG_CTDREQ (rw) register accessor: Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.  

You can [`read`](crate::generic::Reg::read) this register and get [`ch8_dbg_ctdreq::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ch8_dbg_ctdreq::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  

For information about available fields see [`mod@ch8_dbg_ctdreq`]
module"</span>]
</span><span class="kw">pub type </span>CH8_DBG_CTDREQ = <span class="kw">crate</span>::Reg&lt;ch8_dbg_ctdreq::CH8_DBG_CTDREQ_SPEC&gt;;
<span class="attr">#[doc = <span class="string">"Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake."</span>]
</span><span class="kw">pub mod </span>ch8_dbg_ctdreq;
<span class="attr">#[doc = <span class="string">"CH8_DBG_TCR (r) register accessor: Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer  

You can [`read`](crate::generic::Reg::read) this register and get [`ch8_dbg_tcr::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).  

For information about available fields see [`mod@ch8_dbg_tcr`]
module"</span>]
</span><span class="kw">pub type </span>CH8_DBG_TCR = <span class="kw">crate</span>::Reg&lt;ch8_dbg_tcr::CH8_DBG_TCR_SPEC&gt;;
<span class="attr">#[doc = <span class="string">"Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer"</span>]
</span><span class="kw">pub mod </span>ch8_dbg_tcr;
<span class="attr">#[doc = <span class="string">"CH9_DBG_CTDREQ (rw) register accessor: Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.  

You can [`read`](crate::generic::Reg::read) this register and get [`ch9_dbg_ctdreq::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ch9_dbg_ctdreq::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  

For information about available fields see [`mod@ch9_dbg_ctdreq`]
module"</span>]
</span><span class="kw">pub type </span>CH9_DBG_CTDREQ = <span class="kw">crate</span>::Reg&lt;ch9_dbg_ctdreq::CH9_DBG_CTDREQ_SPEC&gt;;
<span class="attr">#[doc = <span class="string">"Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake."</span>]
</span><span class="kw">pub mod </span>ch9_dbg_ctdreq;
<span class="attr">#[doc = <span class="string">"CH9_DBG_TCR (r) register accessor: Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer  

You can [`read`](crate::generic::Reg::read) this register and get [`ch9_dbg_tcr::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).  

For information about available fields see [`mod@ch9_dbg_tcr`]
module"</span>]
</span><span class="kw">pub type </span>CH9_DBG_TCR = <span class="kw">crate</span>::Reg&lt;ch9_dbg_tcr::CH9_DBG_TCR_SPEC&gt;;
<span class="attr">#[doc = <span class="string">"Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer"</span>]
</span><span class="kw">pub mod </span>ch9_dbg_tcr;
<span class="attr">#[doc = <span class="string">"CH10_DBG_CTDREQ (rw) register accessor: Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.  

You can [`read`](crate::generic::Reg::read) this register and get [`ch10_dbg_ctdreq::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ch10_dbg_ctdreq::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  

For information about available fields see [`mod@ch10_dbg_ctdreq`]
module"</span>]
</span><span class="kw">pub type </span>CH10_DBG_CTDREQ = <span class="kw">crate</span>::Reg&lt;ch10_dbg_ctdreq::CH10_DBG_CTDREQ_SPEC&gt;;
<span class="attr">#[doc = <span class="string">"Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake."</span>]
</span><span class="kw">pub mod </span>ch10_dbg_ctdreq;
<span class="attr">#[doc = <span class="string">"CH10_DBG_TCR (r) register accessor: Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer  

You can [`read`](crate::generic::Reg::read) this register and get [`ch10_dbg_tcr::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).  

For information about available fields see [`mod@ch10_dbg_tcr`]
module"</span>]
</span><span class="kw">pub type </span>CH10_DBG_TCR = <span class="kw">crate</span>::Reg&lt;ch10_dbg_tcr::CH10_DBG_TCR_SPEC&gt;;
<span class="attr">#[doc = <span class="string">"Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer"</span>]
</span><span class="kw">pub mod </span>ch10_dbg_tcr;
<span class="attr">#[doc = <span class="string">"CH11_DBG_CTDREQ (rw) register accessor: Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake.  

You can [`read`](crate::generic::Reg::read) this register and get [`ch11_dbg_ctdreq::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ch11_dbg_ctdreq::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  

For information about available fields see [`mod@ch11_dbg_ctdreq`]
module"</span>]
</span><span class="kw">pub type </span>CH11_DBG_CTDREQ = <span class="kw">crate</span>::Reg&lt;ch11_dbg_ctdreq::CH11_DBG_CTDREQ_SPEC&gt;;
<span class="attr">#[doc = <span class="string">"Read: get channel DREQ counter (i.e. how many accesses the DMA expects it can perform on the peripheral without overflow/underflow. Write any value: clears the counter, and cause channel to re-initiate DREQ handshake."</span>]
</span><span class="kw">pub mod </span>ch11_dbg_ctdreq;
<span class="attr">#[doc = <span class="string">"CH11_DBG_TCR (r) register accessor: Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer  

You can [`read`](crate::generic::Reg::read) this register and get [`ch11_dbg_tcr::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).  

For information about available fields see [`mod@ch11_dbg_tcr`]
module"</span>]
</span><span class="kw">pub type </span>CH11_DBG_TCR = <span class="kw">crate</span>::Reg&lt;ch11_dbg_tcr::CH11_DBG_TCR_SPEC&gt;;
<span class="attr">#[doc = <span class="string">"Read to get channel TRANS_COUNT reload value, i.e. the length of the next transfer"</span>]
</span><span class="kw">pub mod </span>ch11_dbg_tcr;
</code></pre></div></section></main></body></html>