{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559552823173 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559552823174 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 03 03:07:02 2019 " "Processing started: Mon Jun 03 03:07:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559552823174 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1559552823174 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GAME_ARMV4_MODULE -c GAME_ARMV4_MODULE --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off GAME_ARMV4_MODULE -c GAME_ARMV4_MODULE --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1559552823174 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1559552824967 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1559552824967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "area_verificator_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file area_verificator_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AREA_VERIFICATOR_MODULE " "Found entity 1: AREA_VERIFICATOR_MODULE" {  } { { "AREA_VERIFICATOR_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/AREA_VERIFICATOR_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552841861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552841861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stored_images_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file stored_images_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 STORED_IMAGES_DECODER " "Found entity 1: STORED_IMAGES_DECODER" {  } { { "STORED_IMAGES_DECODER.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/STORED_IMAGES_DECODER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552841873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552841873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEMORY_MODULE " "Found entity 1: MEMORY_MODULE" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/MEMORY_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552841883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552841883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller_module/counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller_module/counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_MODULE " "Found entity 1: COUNTER_MODULE" {  } { { "VGA_CONTROLLER_MODULE/COUNTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/VGA_CONTROLLER_MODULE/COUNTER_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552841894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552841894 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CLK_HALF_DIV_MODULE.sv(7) " "Verilog HDL information at CLK_HALF_DIV_MODULE.sv(7): always construct contains both blocking and non-blocking assignments" {  } { { "VGA_CONTROLLER_MODULE/CLK_HALF_DIV_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/VGA_CONTROLLER_MODULE/CLK_HALF_DIV_MODULE.sv" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1559552841902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller_module/clk_half_div_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller_module/clk_half_div_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_HALF_DIV_MODULE " "Found entity 1: CLK_HALF_DIV_MODULE" {  } { { "VGA_CONTROLLER_MODULE/CLK_HALF_DIV_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/VGA_CONTROLLER_MODULE/CLK_HALF_DIV_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552841906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552841906 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I i ENABLE_MODULE.sv(2) " "Verilog HDL Declaration information at ENABLE_MODULE.sv(2): object \"I\" differs only in case from object \"i\" in the same scope" {  } { { "ENABLE_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/ENABLE_MODULE.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1559552841913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enable_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file enable_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ENABLE_MODULE " "Found entity 1: ENABLE_MODULE" {  } { { "ENABLE_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/ENABLE_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552841917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552841917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equal_comparator_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file equal_comparator_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EQUAL_COMPARATOR_MODULE " "Found entity 1: EQUAL_COMPARATOR_MODULE" {  } { { "EQUAL_COMPARATOR_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/EQUAL_COMPARATOR_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552841926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552841926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_demux_module/two_bits_select_four_n_bits_demux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_demux_module/two_bits_select_four_n_bits_demux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TWO_BITS_SELECT_FOUR_N_BITS_DEMUX_MODULE " "Found entity 1: TWO_BITS_SELECT_FOUR_N_BITS_DEMUX_MODULE" {  } { { "N_BITS_DEMUX_MODULE/TWO_BITS_SELECT_FOUR_N_BITS_DEMUX_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_DEMUX_MODULE/TWO_BITS_SELECT_FOUR_N_BITS_DEMUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552841937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552841937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_demux_module/two_bits_select_four_demux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_demux_module/two_bits_select_four_demux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TWO_BITS_SELECT_FOUR_DEMUX_MODULE " "Found entity 1: TWO_BITS_SELECT_FOUR_DEMUX_MODULE" {  } { { "N_BITS_DEMUX_MODULE/TWO_BITS_SELECT_FOUR_DEMUX_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_DEMUX_MODULE/TWO_BITS_SELECT_FOUR_DEMUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552841948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552841948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_subtrator_module/full_one_bit_subtractor_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_subtrator_module/full_one_bit_subtractor_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FULL_ONE_BIT_SUBTRACTOR_MODULE " "Found entity 1: FULL_ONE_BIT_SUBTRACTOR_MODULE" {  } { { "N_BITS_SUBTRATOR_MODULE/FULL_ONE_BIT_SUBTRACTOR_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_SUBTRATOR_MODULE/FULL_ONE_BIT_SUBTRACTOR_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552841958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552841958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_subtrator_module/full_n_bits_subtractor_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_subtrator_module/full_n_bits_subtractor_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FULL_N_BITS_SUBTRACTOR_MODULE " "Found entity 1: FULL_N_BITS_SUBTRACTOR_MODULE" {  } { { "N_BITS_SUBTRATOR_MODULE/FULL_N_BITS_SUBTRACTOR_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_SUBTRATOR_MODULE/FULL_N_BITS_SUBTRACTOR_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552841969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552841969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_mux_module/one_bit_mux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_mux_module/one_bit_mux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ONE_BIT_MUX_MODULE " "Found entity 1: ONE_BIT_MUX_MODULE" {  } { { "N_BITS_MUX_MODULE/ONE_BIT_MUX_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_MUX_MODULE/ONE_BIT_MUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552841979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552841979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_mux_module/n_bits_one_select_mux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_mux_module/n_bits_one_select_mux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_BITS_ONE_SELECT_MUX_MODULE " "Found entity 1: N_BITS_ONE_SELECT_MUX_MODULE" {  } { { "N_BITS_MUX_MODULE/N_BITS_ONE_SELECT_MUX_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_MUX_MODULE/N_BITS_ONE_SELECT_MUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552841990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552841990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_mux_module/four_n_bits_inputs_two_bits_select_mux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_mux_module/four_n_bits_inputs_two_bits_select_mux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FOUR_N_BITS_INPUTS_TWO_BITS_SELECT_MUX_MODULE " "Found entity 1: FOUR_N_BITS_INPUTS_TWO_BITS_SELECT_MUX_MODULE" {  } { { "N_BITS_MUX_MODULE/FOUR_N_BITS_INPUTS_TWO_BITS_SELECT_MUX_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_MUX_MODULE/FOUR_N_BITS_INPUTS_TWO_BITS_SELECT_MUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552842005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552842005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_add_sub_module/two_complementer_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_add_sub_module/two_complementer_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TWO_COMPLEMENTER_MODULE " "Found entity 1: TWO_COMPLEMENTER_MODULE" {  } { { "N_BITS_ADD_SUB_MODULE/TWO_COMPLEMENTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_ADD_SUB_MODULE/TWO_COMPLEMENTER_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552842017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552842017 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I i ONE_COMPLEMENTER_MODULE.sv(3) " "Verilog HDL Declaration information at ONE_COMPLEMENTER_MODULE.sv(3): object \"I\" differs only in case from object \"i\" in the same scope" {  } { { "N_BITS_ADD_SUB_MODULE/ONE_COMPLEMENTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_ADD_SUB_MODULE/ONE_COMPLEMENTER_MODULE.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1559552842024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_add_sub_module/one_complementer_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_add_sub_module/one_complementer_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ONE_COMPLEMENTER_MODULE " "Found entity 1: ONE_COMPLEMENTER_MODULE" {  } { { "N_BITS_ADD_SUB_MODULE/ONE_COMPLEMENTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_ADD_SUB_MODULE/ONE_COMPLEMENTER_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552842029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552842029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_add_sub_module/one_bit_adder_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_add_sub_module/one_bit_adder_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ONE_BIT_ADDER_MODULE " "Found entity 1: ONE_BIT_ADDER_MODULE" {  } { { "N_BITS_ADD_SUB_MODULE/ONE_BIT_ADDER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_ADD_SUB_MODULE/ONE_BIT_ADDER_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552842040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552842040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_add_sub_module/adder_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_add_sub_module/adder_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER_MODULE " "Found entity 1: ADDER_MODULE" {  } { { "N_BITS_ADD_SUB_MODULE/ADDER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_ADD_SUB_MODULE/ADDER_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552842051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552842051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_xor.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_xor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_XOR " "Found entity 1: N_XOR" {  } { { "LOGIC_MODULES/N_XOR.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/N_XOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552842062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552842062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_or.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_or.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_OR " "Found entity 1: N_OR" {  } { { "LOGIC_MODULES/N_OR.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/N_OR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552842073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552842073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_not.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_not.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_NOT " "Found entity 1: N_NOT" {  } { { "LOGIC_MODULES/N_NOT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/N_NOT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552842083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552842083 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I i N_INPUTS_OR.sv(3) " "Verilog HDL Declaration information at N_INPUTS_OR.sv(3): object \"I\" differs only in case from object \"i\" in the same scope" {  } { { "LOGIC_MODULES/N_INPUTS_OR.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/N_INPUTS_OR.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1559552842090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_inputs_or.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_inputs_or.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_INPUTS_OR " "Found entity 1: N_INPUTS_OR" {  } { { "LOGIC_MODULES/N_INPUTS_OR.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/N_INPUTS_OR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552842095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552842095 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I i N_INPUTS_AND.sv(3) " "Verilog HDL Declaration information at N_INPUTS_AND.sv(3): object \"I\" differs only in case from object \"i\" in the same scope" {  } { { "LOGIC_MODULES/N_INPUTS_AND.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/N_INPUTS_AND.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1559552842101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_inputs_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_inputs_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_INPUTS_AND " "Found entity 1: N_INPUTS_AND" {  } { { "LOGIC_MODULES/N_INPUTS_AND.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/N_INPUTS_AND.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552842107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552842107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_bits_logic_shift_right.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_bits_logic_shift_right.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_BITS_LOGIC_SHIFT_RIGHT " "Found entity 1: N_BITS_LOGIC_SHIFT_RIGHT" {  } { { "LOGIC_MODULES/N_BITS_LOGIC_SHIFT_RIGHT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/N_BITS_LOGIC_SHIFT_RIGHT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552842118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552842118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_bits_logic_shift_left.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_bits_logic_shift_left.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_BITS_LOGIC_SHIFT_LEFT " "Found entity 1: N_BITS_LOGIC_SHIFT_LEFT" {  } { { "LOGIC_MODULES/N_BITS_LOGIC_SHIFT_LEFT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/N_BITS_LOGIC_SHIFT_LEFT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552842130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552842130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_bits_aritmetic_shift_right.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_bits_aritmetic_shift_right.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_BITS_ARITMETIC_SHIFT_RIGHT " "Found entity 1: N_BITS_ARITMETIC_SHIFT_RIGHT" {  } { { "LOGIC_MODULES/N_BITS_ARITMETIC_SHIFT_RIGHT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/N_BITS_ARITMETIC_SHIFT_RIGHT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552842142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552842142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_AND " "Found entity 1: N_AND" {  } { { "LOGIC_MODULES/N_AND.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/N_AND.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552842153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552842153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/_xor.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/_xor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 _XOR " "Found entity 1: _XOR" {  } { { "LOGIC_MODULES/_XOR.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/_XOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552842164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552842164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/_xnor.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/_xnor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 _XNOR " "Found entity 1: _XNOR" {  } { { "LOGIC_MODULES/_XNOR.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/_XNOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552842175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552842175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/_or.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/_or.sv" { { "Info" "ISGN_ENTITY_NAME" "1 _OR " "Found entity 1: _OR" {  } { { "LOGIC_MODULES/_OR.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/_OR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552842186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552842186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/_not.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/_not.sv" { { "Info" "ISGN_ENTITY_NAME" "1 _NOT " "Found entity 1: _NOT" {  } { { "LOGIC_MODULES/_NOT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/_NOT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552842198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552842198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/_nor.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/_nor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 _NOR " "Found entity 1: _NOR" {  } { { "LOGIC_MODULES/_NOR.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/_NOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552842209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552842209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/_nand.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/_nand.sv" { { "Info" "ISGN_ENTITY_NAME" "1 _NAND " "Found entity 1: _NAND" {  } { { "LOGIC_MODULES/_NAND.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/_NAND.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552842221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552842221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 _AND " "Found entity 1: _AND" {  } { { "LOGIC_MODULES/_AND.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/_AND.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552842237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552842237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_add_sub_module/n_bits_add_sub_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_add_sub_module/n_bits_add_sub_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_BITS_ADD_SUB_MODULE " "Found entity 1: N_BITS_ADD_SUB_MODULE" {  } { { "N_BITS_ADD_SUB_MODULE/N_BITS_ADD_SUB_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_ADD_SUB_MODULE/N_BITS_ADD_SUB_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552842251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552842251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TESTBENCH_MODULE " "Found entity 1: TESTBENCH_MODULE" {  } { { "TESTBENCH_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/TESTBENCH_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552842263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552842263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_mux_module/eight_n_bits_inputs_three_bits_select_mux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_mux_module/eight_n_bits_inputs_three_bits_select_mux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EIGHT_N_BITS_INPUTS_THREE_BITS_SELECT_MUX_MODULE " "Found entity 1: EIGHT_N_BITS_INPUTS_THREE_BITS_SELECT_MUX_MODULE" {  } { { "N_BITS_MUX_MODULE/EIGHT_N_BITS_INPUTS_THREE_BITS_SELECT_MUX_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_MUX_MODULE/EIGHT_N_BITS_INPUTS_THREE_BITS_SELECT_MUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552842275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552842275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_mux_module/sixteen_n_bits_inputs_four_bits_select_mux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_mux_module/sixteen_n_bits_inputs_four_bits_select_mux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIXTEEN_N_BITS_INPUTS_FOUR_BITS_SELECT_MUX_MODULE " "Found entity 1: SIXTEEN_N_BITS_INPUTS_FOUR_BITS_SELECT_MUX_MODULE" {  } { { "N_BITS_MUX_MODULE/SIXTEEN_N_BITS_INPUTS_FOUR_BITS_SELECT_MUX_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_MUX_MODULE/SIXTEEN_N_BITS_INPUTS_FOUR_BITS_SELECT_MUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552842287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552842287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_bits_aritmetic_shift_left.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_bits_aritmetic_shift_left.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_BITS_ARITMETIC_SHIFT_LEFT " "Found entity 1: N_BITS_ARITMETIC_SHIFT_LEFT" {  } { { "LOGIC_MODULES/N_BITS_ARITMETIC_SHIFT_LEFT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/N_BITS_ARITMETIC_SHIFT_LEFT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552842298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552842298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_alu_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_alu_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_BITS_ALU_MODULE " "Found entity 1: N_BITS_ALU_MODULE" {  } { { "N_BITS_ALU_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_ALU_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552842310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552842310 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SYNC_MODULE.sv(10) " "Verilog HDL information at SYNC_MODULE.sv(10): always construct contains both blocking and non-blocking assignments" {  } { { "VGA_CONTROLLER_MODULE/SYNC_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/VGA_CONTROLLER_MODULE/SYNC_MODULE.sv" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1559552842317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller_module/sync_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller_module/sync_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SYNC_MODULE " "Found entity 1: SYNC_MODULE" {  } { { "VGA_CONTROLLER_MODULE/SYNC_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/VGA_CONTROLLER_MODULE/SYNC_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552842326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552842326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller_module/vga_controller_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller_module/vga_controller_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_CONTROLLER_MODULE " "Found entity 1: VGA_CONTROLLER_MODULE" {  } { { "VGA_CONTROLLER_MODULE/VGA_CONTROLLER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/VGA_CONTROLLER_MODULE/VGA_CONTROLLER_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552842342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552842342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_demux_module/four_bits_select_sixteen_demux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_demux_module/four_bits_select_sixteen_demux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE " "Found entity 1: FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE" {  } { { "N_BITS_DEMUX_MODULE/FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_DEMUX_MODULE/FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552842359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552842359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_instruction_verificator.sv 1 1 " "Found 1 design units, including 1 entities, in source file new_instruction_verificator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NEW_INSTRUCTION_VERIFICATOR " "Found entity 1: NEW_INSTRUCTION_VERIFICATOR" {  } { { "NEW_INSTRUCTION_VERIFICATOR.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/NEW_INSTRUCTION_VERIFICATOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552842373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552842373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_MODULE " "Found entity 1: REGISTER_MODULE" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/REGISTER_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552842386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552842386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_CONTROL_UNIT " "Found entity 1: INSTRUCTION_CONTROL_UNIT" {  } { { "INSTRUCTION_CONTROL_UNIT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/INSTRUCTION_CONTROL_UNIT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552842399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552842399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_FILE_MODULE " "Found entity 1: REGISTER_FILE_MODULE" {  } { { "REGISTER_FILE_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/REGISTER_FILE_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552842411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552842411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_mux_module/thirty_two_n_bits_inputs_five_bits_select_mux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_mux_module/thirty_two_n_bits_inputs_five_bits_select_mux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 THIRTY_TWO_N_BITS_INPUTS_FIVE_BITS_SELECT_MUX_MODULE " "Found entity 1: THIRTY_TWO_N_BITS_INPUTS_FIVE_BITS_SELECT_MUX_MODULE" {  } { { "N_BITS_MUX_MODULE/THIRTY_TWO_N_BITS_INPUTS_FIVE_BITS_SELECT_MUX_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_MUX_MODULE/THIRTY_TWO_N_BITS_INPUTS_FIVE_BITS_SELECT_MUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552842423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552842423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_mux_module/sixty_four_n_bits_inputs_six_bits_select_mux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_mux_module/sixty_four_n_bits_inputs_six_bits_select_mux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIXTY_FOUR_N_BITS_INPUTS_SIX_BITS_SELECT_MUX_MODULE " "Found entity 1: SIXTY_FOUR_N_BITS_INPUTS_SIX_BITS_SELECT_MUX_MODULE" {  } { { "N_BITS_MUX_MODULE/SIXTY_FOUR_N_BITS_INPUTS_SIX_BITS_SELECT_MUX_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_MUX_MODULE/SIXTY_FOUR_N_BITS_INPUTS_SIX_BITS_SELECT_MUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552842438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552842438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphic_instruction_memory_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file graphic_instruction_memory_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GRAPHIC_INSTRUCTION_MEMORY_MODULE " "Found entity 1: GRAPHIC_INSTRUCTION_MEMORY_MODULE" {  } { { "GRAPHIC_INSTRUCTION_MEMORY_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_INSTRUCTION_MEMORY_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552842455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552842455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_demux_module/six_bits_select_sixty_four_demux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_demux_module/six_bits_select_sixty_four_demux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIX_BITS_SELECT_SIXTY_FOUR_DEMUX_MODULE " "Found entity 1: SIX_BITS_SELECT_SIXTY_FOUR_DEMUX_MODULE" {  } { { "N_BITS_DEMUX_MODULE/SIX_BITS_SELECT_SIXTY_FOUR_DEMUX_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_DEMUX_MODULE/SIX_BITS_SELECT_SIXTY_FOUR_DEMUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552842470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552842470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_demux_module/one_bits_select_two_demux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_demux_module/one_bits_select_two_demux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ONE_BITS_SELECT_TWO_DEMUX_MODULE " "Found entity 1: ONE_BITS_SELECT_TWO_DEMUX_MODULE" {  } { { "N_BITS_DEMUX_MODULE/ONE_BITS_SELECT_TWO_DEMUX_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_DEMUX_MODULE/ONE_BITS_SELECT_TWO_DEMUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552842483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552842483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_demux_module/five_bits_select_thirty_two_demux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_demux_module/five_bits_select_thirty_two_demux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIVE_BITS_SELECT_THIRTY_TWO_DEMUX_MODULE " "Found entity 1: FIVE_BITS_SELECT_THIRTY_TWO_DEMUX_MODULE" {  } { { "N_BITS_DEMUX_MODULE/FIVE_BITS_SELECT_THIRTY_TWO_DEMUX_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_DEMUX_MODULE/FIVE_BITS_SELECT_THIRTY_TWO_DEMUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552842495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552842495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphic_register_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file graphic_register_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GRAPHIC_REGISTER_MODULE " "Found entity 1: GRAPHIC_REGISTER_MODULE" {  } { { "GRAPHIC_REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_REGISTER_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552842508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552842508 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TESTBENCH_MODULE " "Elaborating entity \"TESTBENCH_MODULE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1559552842862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INSTRUCTION_CONTROL_UNIT INSTRUCTION_CONTROL_UNIT:ICU " "Elaborating entity \"INSTRUCTION_CONTROL_UNIT\" for hierarchy \"INSTRUCTION_CONTROL_UNIT:ICU\"" {  } { { "TESTBENCH_MODULE.sv" "ICU" { Text "C:/Users/aaron/Desktop/ARMv4/TESTBENCH_MODULE.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1559552842871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NEW_INSTRUCTION_VERIFICATOR INSTRUCTION_CONTROL_UNIT:ICU\|NEW_INSTRUCTION_VERIFICATOR:NIV " "Elaborating entity \"NEW_INSTRUCTION_VERIFICATOR\" for hierarchy \"INSTRUCTION_CONTROL_UNIT:ICU\|NEW_INSTRUCTION_VERIFICATOR:NIV\"" {  } { { "INSTRUCTION_CONTROL_UNIT.sv" "NIV" { Text "C:/Users/aaron/Desktop/ARMv4/INSTRUCTION_CONTROL_UNIT.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1559552842879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EQUAL_COMPARATOR_MODULE INSTRUCTION_CONTROL_UNIT:ICU\|NEW_INSTRUCTION_VERIFICATOR:NIV\|EQUAL_COMPARATOR_MODULE:EQU_CMP " "Elaborating entity \"EQUAL_COMPARATOR_MODULE\" for hierarchy \"INSTRUCTION_CONTROL_UNIT:ICU\|NEW_INSTRUCTION_VERIFICATOR:NIV\|EQUAL_COMPARATOR_MODULE:EQU_CMP\"" {  } { { "NEW_INSTRUCTION_VERIFICATOR.sv" "EQU_CMP" { Text "C:/Users/aaron/Desktop/ARMv4/NEW_INSTRUCTION_VERIFICATOR.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1559552842885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_XNOR INSTRUCTION_CONTROL_UNIT:ICU\|NEW_INSTRUCTION_VERIFICATOR:NIV\|EQUAL_COMPARATOR_MODULE:EQU_CMP\|_XNOR:generate_block_identifier\[0\].XNOR " "Elaborating entity \"_XNOR\" for hierarchy \"INSTRUCTION_CONTROL_UNIT:ICU\|NEW_INSTRUCTION_VERIFICATOR:NIV\|EQUAL_COMPARATOR_MODULE:EQU_CMP\|_XNOR:generate_block_identifier\[0\].XNOR\"" {  } { { "EQUAL_COMPARATOR_MODULE.sv" "generate_block_identifier\[0\].XNOR" { Text "C:/Users/aaron/Desktop/ARMv4/EQUAL_COMPARATOR_MODULE.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1559552842890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_INPUTS_AND INSTRUCTION_CONTROL_UNIT:ICU\|NEW_INSTRUCTION_VERIFICATOR:NIV\|EQUAL_COMPARATOR_MODULE:EQU_CMP\|N_INPUTS_AND:NIA " "Elaborating entity \"N_INPUTS_AND\" for hierarchy \"INSTRUCTION_CONTROL_UNIT:ICU\|NEW_INSTRUCTION_VERIFICATOR:NIV\|EQUAL_COMPARATOR_MODULE:EQU_CMP\|N_INPUTS_AND:NIA\"" {  } { { "EQUAL_COMPARATOR_MODULE.sv" "NIA" { Text "C:/Users/aaron/Desktop/ARMv4/EQUAL_COMPARATOR_MODULE.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1559552843004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_AND INSTRUCTION_CONTROL_UNIT:ICU\|NEW_INSTRUCTION_VERIFICATOR:NIV\|EQUAL_COMPARATOR_MODULE:EQU_CMP\|N_INPUTS_AND:NIA\|_AND:FIRST_AND " "Elaborating entity \"_AND\" for hierarchy \"INSTRUCTION_CONTROL_UNIT:ICU\|NEW_INSTRUCTION_VERIFICATOR:NIV\|EQUAL_COMPARATOR_MODULE:EQU_CMP\|N_INPUTS_AND:NIA\|_AND:FIRST_AND\"" {  } { { "LOGIC_MODULES/N_INPUTS_AND.sv" "FIRST_AND" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/N_INPUTS_AND.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1559552843010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER_MODULE INSTRUCTION_CONTROL_UNIT:ICU\|NEW_INSTRUCTION_VERIFICATOR:NIV\|REGISTER_MODULE:MM " "Elaborating entity \"REGISTER_MODULE\" for hierarchy \"INSTRUCTION_CONTROL_UNIT:ICU\|NEW_INSTRUCTION_VERIFICATOR:NIV\|REGISTER_MODULE:MM\"" {  } { { "NEW_INSTRUCTION_VERIFICATOR.sv" "MM" { Text "C:/Users/aaron/Desktop/ARMv4/NEW_INSTRUCTION_VERIFICATOR.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1559552843143 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "REGISTER_MODULE.sv(12) " "Verilog HDL warning at REGISTER_MODULE.sv(12): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/REGISTER_MODULE.sv" 12 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Design Software" 0 -1 1559552843145 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MEMORY REGISTER_MODULE.sv(9) " "Verilog HDL Always Construct warning at REGISTER_MODULE.sv(9): inferring latch(es) for variable \"MEMORY\", which holds its previous value in one or more paths through the always construct" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1559552843145 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[0\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[0\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559552843145 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[1\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[1\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559552843145 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[2\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[2\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559552843145 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[3\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[3\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559552843145 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[4\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[4\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559552843145 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[5\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[5\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559552843145 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[6\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[6\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559552843145 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[7\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[7\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559552843146 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[8\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[8\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559552843146 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[9\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[9\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559552843146 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[10\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[10\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559552843146 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[11\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[11\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559552843146 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[12\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[12\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559552843146 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[13\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[13\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559552843146 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[14\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[14\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559552843146 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[15\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[15\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559552843146 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[16\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[16\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559552843146 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[17\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[17\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559552843146 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[18\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[18\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559552843146 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[19\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[19\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559552843146 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[20\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[20\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559552843146 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[21\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[21\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559552843146 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[22\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[22\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559552843146 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[23\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[23\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559552843146 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[24\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[24\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559552843146 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[25\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[25\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559552843146 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[26\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[26\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559552843146 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[27\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[27\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559552843146 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[28\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[28\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559552843146 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[29\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[29\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559552843146 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[30\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[30\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559552843147 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEMORY\[31\] REGISTER_MODULE.sv(9) " "Inferred latch for \"MEMORY\[31\]\" at REGISTER_MODULE.sv(9)" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/REGISTER_MODULE.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1559552843147 "|TESTBENCH_MODULE|INSTRUCTION_CONTROL_UNIT:ICU|NEW_INSTRUCTION_VERIFICATOR:NIV|REGISTER_MODULE:MM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER_MODULE INSTRUCTION_CONTROL_UNIT:ICU\|COUNTER_MODULE:NEW_INS_CM " "Elaborating entity \"COUNTER_MODULE\" for hierarchy \"INSTRUCTION_CONTROL_UNIT:ICU\|COUNTER_MODULE:NEW_INS_CM\"" {  } { { "INSTRUCTION_CONTROL_UNIT.sv" "NEW_INS_CM" { Text "C:/Users/aaron/Desktop/ARMv4/INSTRUCTION_CONTROL_UNIT.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1559552843151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GRAPHIC_INSTRUCTION_MEMORY_MODULE INSTRUCTION_CONTROL_UNIT:ICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY " "Elaborating entity \"GRAPHIC_INSTRUCTION_MEMORY_MODULE\" for hierarchy \"INSTRUCTION_CONTROL_UNIT:ICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\"" {  } { { "INSTRUCTION_CONTROL_UNIT.sv" "GRAPHIC_INSTRUCTION_MEMORY" { Text "C:/Users/aaron/Desktop/ARMv4/INSTRUCTION_CONTROL_UNIT.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1559552843157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIX_BITS_SELECT_SIXTY_FOUR_DEMUX_MODULE INSTRUCTION_CONTROL_UNIT:ICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|SIX_BITS_SELECT_SIXTY_FOUR_DEMUX_MODULE:SBSSFDM " "Elaborating entity \"SIX_BITS_SELECT_SIXTY_FOUR_DEMUX_MODULE\" for hierarchy \"INSTRUCTION_CONTROL_UNIT:ICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|SIX_BITS_SELECT_SIXTY_FOUR_DEMUX_MODULE:SBSSFDM\"" {  } { { "GRAPHIC_INSTRUCTION_MEMORY_MODULE.sv" "SBSSFDM" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_INSTRUCTION_MEMORY_MODULE.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1559552843172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE INSTRUCTION_CONTROL_UNIT:ICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|SIX_BITS_SELECT_SIXTY_FOUR_DEMUX_MODULE:SBSSFDM\|FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE:MAIN_DEMUX " "Elaborating entity \"FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE\" for hierarchy \"INSTRUCTION_CONTROL_UNIT:ICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|SIX_BITS_SELECT_SIXTY_FOUR_DEMUX_MODULE:SBSSFDM\|FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE:MAIN_DEMUX\"" {  } { { "N_BITS_DEMUX_MODULE/SIX_BITS_SELECT_SIXTY_FOUR_DEMUX_MODULE.sv" "MAIN_DEMUX" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_DEMUX_MODULE/SIX_BITS_SELECT_SIXTY_FOUR_DEMUX_MODULE.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1559552843179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TWO_BITS_SELECT_FOUR_DEMUX_MODULE INSTRUCTION_CONTROL_UNIT:ICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|SIX_BITS_SELECT_SIXTY_FOUR_DEMUX_MODULE:SBSSFDM\|FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE:MAIN_DEMUX\|TWO_BITS_SELECT_FOUR_DEMUX_MODULE:MAIN_DEMUX " "Elaborating entity \"TWO_BITS_SELECT_FOUR_DEMUX_MODULE\" for hierarchy \"INSTRUCTION_CONTROL_UNIT:ICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|SIX_BITS_SELECT_SIXTY_FOUR_DEMUX_MODULE:SBSSFDM\|FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE:MAIN_DEMUX\|TWO_BITS_SELECT_FOUR_DEMUX_MODULE:MAIN_DEMUX\"" {  } { { "N_BITS_DEMUX_MODULE/FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE.sv" "MAIN_DEMUX" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_DEMUX_MODULE/FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1559552843184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_NOT INSTRUCTION_CONTROL_UNIT:ICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|SIX_BITS_SELECT_SIXTY_FOUR_DEMUX_MODULE:SBSSFDM\|FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE:MAIN_DEMUX\|TWO_BITS_SELECT_FOUR_DEMUX_MODULE:MAIN_DEMUX\|_NOT:_NOT_S0 " "Elaborating entity \"_NOT\" for hierarchy \"INSTRUCTION_CONTROL_UNIT:ICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|SIX_BITS_SELECT_SIXTY_FOUR_DEMUX_MODULE:SBSSFDM\|FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE:MAIN_DEMUX\|TWO_BITS_SELECT_FOUR_DEMUX_MODULE:MAIN_DEMUX\|_NOT:_NOT_S0\"" {  } { { "N_BITS_DEMUX_MODULE/TWO_BITS_SELECT_FOUR_DEMUX_MODULE.sv" "_NOT_S0" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_DEMUX_MODULE/TWO_BITS_SELECT_FOUR_DEMUX_MODULE.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1559552843189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_INPUTS_AND INSTRUCTION_CONTROL_UNIT:ICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|SIX_BITS_SELECT_SIXTY_FOUR_DEMUX_MODULE:SBSSFDM\|FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE:MAIN_DEMUX\|TWO_BITS_SELECT_FOUR_DEMUX_MODULE:MAIN_DEMUX\|N_INPUTS_AND:FISRT_AND " "Elaborating entity \"N_INPUTS_AND\" for hierarchy \"INSTRUCTION_CONTROL_UNIT:ICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|SIX_BITS_SELECT_SIXTY_FOUR_DEMUX_MODULE:SBSSFDM\|FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE:MAIN_DEMUX\|TWO_BITS_SELECT_FOUR_DEMUX_MODULE:MAIN_DEMUX\|N_INPUTS_AND:FISRT_AND\"" {  } { { "N_BITS_DEMUX_MODULE/TWO_BITS_SELECT_FOUR_DEMUX_MODULE.sv" "FISRT_AND" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_DEMUX_MODULE/TWO_BITS_SELECT_FOUR_DEMUX_MODULE.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1559552843199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GRAPHIC_REGISTER_MODULE INSTRUCTION_CONTROL_UNIT:ICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|GRAPHIC_REGISTER_MODULE:FIRST_GRM " "Elaborating entity \"GRAPHIC_REGISTER_MODULE\" for hierarchy \"INSTRUCTION_CONTROL_UNIT:ICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|GRAPHIC_REGISTER_MODULE:FIRST_GRM\"" {  } { { "GRAPHIC_INSTRUCTION_MEMORY_MODULE.sv" "FIRST_GRM" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_INSTRUCTION_MEMORY_MODULE.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1559552848254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AREA_VERIFICATOR_MODULE INSTRUCTION_CONTROL_UNIT:ICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|GRAPHIC_REGISTER_MODULE:FIRST_GRM\|AREA_VERIFICATOR_MODULE:AVM " "Elaborating entity \"AREA_VERIFICATOR_MODULE\" for hierarchy \"INSTRUCTION_CONTROL_UNIT:ICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|GRAPHIC_REGISTER_MODULE:FIRST_GRM\|AREA_VERIFICATOR_MODULE:AVM\"" {  } { { "GRAPHIC_REGISTER_MODULE.sv" "AVM" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_REGISTER_MODULE.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1559552848267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULL_N_BITS_SUBTRACTOR_MODULE INSTRUCTION_CONTROL_UNIT:ICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|GRAPHIC_REGISTER_MODULE:FIRST_GRM\|AREA_VERIFICATOR_MODULE:AVM\|FULL_N_BITS_SUBTRACTOR_MODULE:POSX_GT_X " "Elaborating entity \"FULL_N_BITS_SUBTRACTOR_MODULE\" for hierarchy \"INSTRUCTION_CONTROL_UNIT:ICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|GRAPHIC_REGISTER_MODULE:FIRST_GRM\|AREA_VERIFICATOR_MODULE:AVM\|FULL_N_BITS_SUBTRACTOR_MODULE:POSX_GT_X\"" {  } { { "AREA_VERIFICATOR_MODULE.sv" "POSX_GT_X" { Text "C:/Users/aaron/Desktop/ARMv4/AREA_VERIFICATOR_MODULE.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1559552848297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULL_ONE_BIT_SUBTRACTOR_MODULE INSTRUCTION_CONTROL_UNIT:ICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|GRAPHIC_REGISTER_MODULE:FIRST_GRM\|AREA_VERIFICATOR_MODULE:AVM\|FULL_N_BITS_SUBTRACTOR_MODULE:POSX_GT_X\|FULL_ONE_BIT_SUBTRACTOR_MODULE:FIRST_FOBSM " "Elaborating entity \"FULL_ONE_BIT_SUBTRACTOR_MODULE\" for hierarchy \"INSTRUCTION_CONTROL_UNIT:ICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|GRAPHIC_REGISTER_MODULE:FIRST_GRM\|AREA_VERIFICATOR_MODULE:AVM\|FULL_N_BITS_SUBTRACTOR_MODULE:POSX_GT_X\|FULL_ONE_BIT_SUBTRACTOR_MODULE:FIRST_FOBSM\"" {  } { { "N_BITS_SUBTRATOR_MODULE/FULL_N_BITS_SUBTRACTOR_MODULE.sv" "FIRST_FOBSM" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_SUBTRATOR_MODULE/FULL_N_BITS_SUBTRACTOR_MODULE.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1559552848302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_XOR INSTRUCTION_CONTROL_UNIT:ICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|GRAPHIC_REGISTER_MODULE:FIRST_GRM\|AREA_VERIFICATOR_MODULE:AVM\|FULL_N_BITS_SUBTRACTOR_MODULE:POSX_GT_X\|FULL_ONE_BIT_SUBTRACTOR_MODULE:FIRST_FOBSM\|_XOR:FIRST_XOR " "Elaborating entity \"_XOR\" for hierarchy \"INSTRUCTION_CONTROL_UNIT:ICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|GRAPHIC_REGISTER_MODULE:FIRST_GRM\|AREA_VERIFICATOR_MODULE:AVM\|FULL_N_BITS_SUBTRACTOR_MODULE:POSX_GT_X\|FULL_ONE_BIT_SUBTRACTOR_MODULE:FIRST_FOBSM\|_XOR:FIRST_XOR\"" {  } { { "N_BITS_SUBTRATOR_MODULE/FULL_ONE_BIT_SUBTRACTOR_MODULE.sv" "FIRST_XOR" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_SUBTRATOR_MODULE/FULL_ONE_BIT_SUBTRACTOR_MODULE.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1559552848308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_OR INSTRUCTION_CONTROL_UNIT:ICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|GRAPHIC_REGISTER_MODULE:FIRST_GRM\|AREA_VERIFICATOR_MODULE:AVM\|FULL_N_BITS_SUBTRACTOR_MODULE:POSX_GT_X\|FULL_ONE_BIT_SUBTRACTOR_MODULE:FIRST_FOBSM\|_OR:OR " "Elaborating entity \"_OR\" for hierarchy \"INSTRUCTION_CONTROL_UNIT:ICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|GRAPHIC_REGISTER_MODULE:FIRST_GRM\|AREA_VERIFICATOR_MODULE:AVM\|FULL_N_BITS_SUBTRACTOR_MODULE:POSX_GT_X\|FULL_ONE_BIT_SUBTRACTOR_MODULE:FIRST_FOBSM\|_OR:OR\"" {  } { { "N_BITS_SUBTRATOR_MODULE/FULL_ONE_BIT_SUBTRACTOR_MODULE.sv" "OR" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_SUBTRATOR_MODULE/FULL_ONE_BIT_SUBTRACTOR_MODULE.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1559552848352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_NOR INSTRUCTION_CONTROL_UNIT:ICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|GRAPHIC_REGISTER_MODULE:FIRST_GRM\|AREA_VERIFICATOR_MODULE:AVM\|_NOR:X_AREA_NOR " "Elaborating entity \"_NOR\" for hierarchy \"INSTRUCTION_CONTROL_UNIT:ICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|GRAPHIC_REGISTER_MODULE:FIRST_GRM\|AREA_VERIFICATOR_MODULE:AVM\|_NOR:X_AREA_NOR\"" {  } { { "AREA_VERIFICATOR_MODULE.sv" "X_AREA_NOR" { Text "C:/Users/aaron/Desktop/ARMv4/AREA_VERIFICATOR_MODULE.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1559552849989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_BITS_ONE_SELECT_MUX_MODULE INSTRUCTION_CONTROL_UNIT:ICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|GRAPHIC_REGISTER_MODULE:FIRST_GRM\|N_BITS_ONE_SELECT_MUX_MODULE:MUX " "Elaborating entity \"N_BITS_ONE_SELECT_MUX_MODULE\" for hierarchy \"INSTRUCTION_CONTROL_UNIT:ICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|GRAPHIC_REGISTER_MODULE:FIRST_GRM\|N_BITS_ONE_SELECT_MUX_MODULE:MUX\"" {  } { { "GRAPHIC_REGISTER_MODULE.sv" "MUX" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_REGISTER_MODULE.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1559552850012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ONE_BIT_MUX_MODULE INSTRUCTION_CONTROL_UNIT:ICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|GRAPHIC_REGISTER_MODULE:FIRST_GRM\|N_BITS_ONE_SELECT_MUX_MODULE:MUX\|ONE_BIT_MUX_MODULE:generate_block_identifier\[0\].OBMM " "Elaborating entity \"ONE_BIT_MUX_MODULE\" for hierarchy \"INSTRUCTION_CONTROL_UNIT:ICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|GRAPHIC_REGISTER_MODULE:FIRST_GRM\|N_BITS_ONE_SELECT_MUX_MODULE:MUX\|ONE_BIT_MUX_MODULE:generate_block_identifier\[0\].OBMM\"" {  } { { "N_BITS_MUX_MODULE/N_BITS_ONE_SELECT_MUX_MODULE.sv" "generate_block_identifier\[0\].OBMM" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_MUX_MODULE/N_BITS_ONE_SELECT_MUX_MODULE.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1559552850020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_INPUTS_AND INSTRUCTION_CONTROL_UNIT:ICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|GRAPHIC_REGISTER_MODULE:FIRST_GRM\|N_INPUTS_AND:INVISIBLE_AND " "Elaborating entity \"N_INPUTS_AND\" for hierarchy \"INSTRUCTION_CONTROL_UNIT:ICU\|GRAPHIC_INSTRUCTION_MEMORY_MODULE:GRAPHIC_INSTRUCTION_MEMORY\|GRAPHIC_REGISTER_MODULE:FIRST_GRM\|N_INPUTS_AND:INVISIBLE_AND\"" {  } { { "GRAPHIC_REGISTER_MODULE.sv" "INVISIBLE_AND" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_REGISTER_MODULE.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1559552850434 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "17 " "17 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1559552965288 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aaron/Desktop/ARMv4/output_files/GAME_ARMV4_MODULE.map.smsg " "Generated suppressed messages file C:/Users/aaron/Desktop/ARMv4/output_files/GAME_ARMV4_MODULE.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1559552965675 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5042 " "Peak virtual memory: 5042 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559552965877 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 03 03:09:25 2019 " "Processing ended: Mon Jun 03 03:09:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559552965877 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:23 " "Elapsed time: 00:02:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559552965877 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:44 " "Total CPU time (on all processors): 00:02:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559552965877 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1559552965877 ""}
