
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.127281                       # Number of seconds simulated
sim_ticks                                127280696515                       # Number of ticks simulated
final_tick                               1268916032146                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  89512                       # Simulator instruction rate (inst/s)
host_op_rate                                   114619                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2436407                       # Simulator tick rate (ticks/s)
host_mem_usage                               16928860                       # Number of bytes of host memory used
host_seconds                                 52241.15                       # Real time elapsed on the host
sim_insts                                  4676215004                       # Number of instructions simulated
sim_ops                                    5987802496                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2163072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1105152                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       818688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1662592                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5757184                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2560                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7680                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2502016                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2502016                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16899                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8634                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           20                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         6396                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        12989                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 44978                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           19547                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                19547                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14079                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16994502                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14079                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      8682793                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        20113                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      6432146                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        12068                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     13062405                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                45232185                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14079                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14079                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        20113                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        12068                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              60339                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          19657466                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               19657466                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          19657466                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14079                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16994502                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14079                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      8682793                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        20113                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      6432146                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        12068                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     13062405                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               64889651                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               152797956                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22317901                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19559629                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1739576                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11036615                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10775591                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1553334                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54156                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117689746                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             124047017                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22317901                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12328925                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25239256                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5699899                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2239954                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13413169                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1095224                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    149119092                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.946322                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.315579                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123879836     83.07%     83.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1271167      0.85%     83.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2326283      1.56%     85.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1946241      1.31%     86.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3567560      2.39%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3863233      2.59%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          843924      0.57%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          664466      0.45%     92.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10756382      7.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    149119092                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.146062                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.811837                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116721332                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3399811                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25027539                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25446                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3944956                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2399399                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5182                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     140022353                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1308                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3944956                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117192916                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1728838                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       801747                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24569708                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       880920                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     139032730                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         90016                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       544895                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184638535                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630834996                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630834996                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35742324                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19860                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9939                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2741181                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23152648                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4493762                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82770                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1000789                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137431501                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19861                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129090792                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       104055                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22876886                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49059555                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    149119092                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.865689                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.477440                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     95374727     63.96%     63.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21908362     14.69%     78.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10988753      7.37%     86.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7195619      4.83%     90.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7506345      5.03%     95.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3880390      2.60%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1745862      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       436707      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82327      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    149119092                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         324521     59.62%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        139139     25.56%     85.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80614     14.81%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101910965     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1082008      0.84%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21627564     16.75%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4460334      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129090792                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.844846                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             544274                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004216                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407949001                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160328560                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126171222                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129635066                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       242686                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4222577                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           85                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          312                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       140407                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3944956                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1190164                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        53115                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137451362                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        49845                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23152648                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4493762                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9939                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34404                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          190                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          312                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       837158                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1038355                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1875513                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127706614                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21293782                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1384174                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25753912                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19672233                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4460130                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.835787                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126284073                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126171222                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72873733                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        173028320                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.825739                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421167                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23840780                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1744341                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    145174136                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.782588                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.658986                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102970659     70.93%     70.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16387092     11.29%     82.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11833585      8.15%     90.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2647071      1.82%     92.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3012725      2.08%     94.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1069279      0.74%     95.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4454993      3.07%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       900995      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1897737      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    145174136                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1897737                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280728768                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278849796                       # The number of ROB writes
system.switch_cpus0.timesIdled                  43463                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3678864                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.527979                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.527979                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.654459                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.654459                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590763413                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165761874                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146834763                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               152797956                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25363916                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20567116                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2167035                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10035220                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9722480                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2722765                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        99306                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    110605027                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             138760366                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25363916                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12445245                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             30514169                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7085135                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3424259                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         12923560                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1700675                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    149433987                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.136463                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.541273                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       118919818     79.58%     79.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2140249      1.43%     81.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3919437      2.62%     83.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3567131      2.39%     86.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2286938      1.53%     87.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1840790      1.23%     88.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1076870      0.72%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1129347      0.76%     90.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14553407      9.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    149433987                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.165996                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.908130                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       109483924                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4895934                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         30117888                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        51763                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4884477                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4386026                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6040                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     167848034                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        47840                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4884477                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       110373092                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1169092                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2468922                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         29260598                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1277804                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     165955486                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        244977                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       550625                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    234734800                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    772800139                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    772800139                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    185488725                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        49246040                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36527                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18264                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4581433                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15738143                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7798167                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        87942                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1753497                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         162798957                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36528                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        151141766                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       169628                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     28775018                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     63384846                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    149433987                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.011428                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.559109                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     86154084     57.65%     57.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26024109     17.42%     75.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13679104      9.15%     84.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7937234      5.31%     89.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8770547      5.87%     95.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3251044      2.18%     97.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2890522      1.93%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       551537      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       175806      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    149433987                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         603716     68.63%     68.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        127146     14.45%     83.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       148860     16.92%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    127281843     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2137333      1.41%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18263      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13944043      9.23%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7760284      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     151141766                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.989161                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             879722                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005821                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    452766867                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    191610727                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    147831342                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     152021488                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       290659                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3646276                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          224                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       138266                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4884477                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         754016                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       116579                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    162835486                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        63114                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15738143                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7798167                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18264                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        101306                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          224                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1200797                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1217261                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2418058                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    148658926                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13391214                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2482838                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21151135                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21146632                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7759921                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.972912                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             147965972                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            147831342                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         86239100                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        242314806                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.967496                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.355897                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    108028590                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    133014788                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     29821128                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36528                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2188394                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    144549510                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.920202                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.691763                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     89833465     62.15%     62.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25350873     17.54%     79.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12589070      8.71%     88.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4277685      2.96%     91.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5279176      3.65%     95.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1844397      1.28%     96.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1303935      0.90%     97.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1076851      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2994058      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    144549510                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    108028590                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     133014788                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19751768                       # Number of memory references committed
system.switch_cpus1.commit.loads             12091867                       # Number of loads committed
system.switch_cpus1.commit.membars              18264                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19199484                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        119835897                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2743478                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2994058                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           304391368                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          330556519                       # The number of ROB writes
system.switch_cpus1.timesIdled                  45982                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3363969                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          108028590                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            133014788                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    108028590                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.414421                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.414421                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.707003                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.707003                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       669353923                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      206914116                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      156429008                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36528                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               152797956                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        25553351                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20935520                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2170636                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10498445                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        10116374                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2617461                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        99907                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    113567319                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             137224578                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           25553351                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12733835                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             29729434                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6475291                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4665090                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         13283544                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1695031                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    152247724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.102606                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.527604                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       122518290     80.47%     80.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2396760      1.57%     82.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4082549      2.68%     84.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2366935      1.55%     86.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1856240      1.22%     87.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1636391      1.07%     88.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1003974      0.66%     89.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2516801      1.65%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13869784      9.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    152247724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.167236                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.898079                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       112851099                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5933863                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         29099024                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        78271                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4285455                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4184988                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          429                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     165358453                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2392                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4285455                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       113422594                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         652485                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      4304282                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         28587107                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       995790                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     164229153                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        101705                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       575799                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    231848190                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    764054829                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    764054829                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    185842365                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46005820                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36935                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18495                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2896310                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15244129                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7808991                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        81951                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1824513                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         158851068                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36935                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        149225362                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        94184                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     23479001                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     51925188                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           55                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    152247724                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.980148                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.544013                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     91334746     59.99%     59.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23368935     15.35%     75.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12641964      8.30%     83.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9333588      6.13%     89.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9098128      5.98%     95.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3373759      2.22%     97.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2559010      1.68%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       344384      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       193210      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    152247724                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         133684     28.14%     28.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             9      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        177400     37.35%     65.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       163922     34.51%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    125935346     84.39%     84.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2023630      1.36%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18440      0.01%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13468275      9.03%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7779671      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     149225362                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.976619                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             475015                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003183                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    451267647                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    182367384                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146047940                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     149700377                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       307196                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3152672                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          383                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       125784                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           19                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4285455                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         436344                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        58420                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    158888003                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       828745                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15244129                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7808991                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18495                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         47313                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          383                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1253028                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1147463                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2400491                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    146902683                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13133290                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2322679                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20912669                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20783177                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7779379                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.961418                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146048067                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146047940                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         86353907                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        239110666                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.955824                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.361146                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    108080318                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    133220734                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     25667563                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36880                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2188705                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    147962269                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.900370                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.710900                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     94101321     63.60%     63.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25945191     17.54%     81.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10152857      6.86%     87.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5347490      3.61%     91.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4543356      3.07%     94.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2192896      1.48%     96.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1025486      0.69%     96.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1592837      1.08%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3060835      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    147962269                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    108080318                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     133220734                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19774661                       # Number of memory references committed
system.switch_cpus2.commit.loads             12091454                       # Number of loads committed
system.switch_cpus2.commit.membars              18440                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19322713                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        119933551                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2752965                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3060835                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           303789731                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          322063889                       # The number of ROB writes
system.switch_cpus2.timesIdled                  25460                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 550232                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          108080318                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            133220734                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    108080318                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.413745                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.413745                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.707341                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.707341                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       660703878                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      203873291                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      154456019                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36880                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               152797956                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        23331965                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19234315                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2079355                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9573857                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8950104                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2447731                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        91831                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    113616039                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             128156427                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           23331965                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11397835                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             26789389                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6160769                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4266697                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         13181514                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1720919                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    148718830                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.058069                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.478524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       121929441     81.99%     81.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1397856      0.94%     82.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1978528      1.33%     84.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2583654      1.74%     85.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2898462      1.95%     87.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2158976      1.45%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1246565      0.84%     90.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1821957      1.23%     91.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12703391      8.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    148718830                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.152698                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.838731                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       112361768                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5939140                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         26309972                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        61475                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4046474                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3726806                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     154639320                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1284                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4046474                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       113143527                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1131776                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3409465                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         25592496                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1395091                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     153609651                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1123                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        281728                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       576514                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          945                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    214204298                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    717643887                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    717643887                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    175006226                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        39198047                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        40465                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23381                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4219250                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14594191                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7582790                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       125398                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1648467                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         149294094                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40450                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        139699688                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        27250                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     21504214                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     50756602                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6282                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    148718830                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.939354                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.502655                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     89604049     60.25%     60.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     23811111     16.01%     76.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     13189127      8.87%     85.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8504754      5.72%     90.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7806113      5.25%     96.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3111751      2.09%     98.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1891668      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       539210      0.36%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       261047      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    148718830                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          67315     22.81%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         98305     33.32%     56.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       129439     43.87%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    117285996     83.96%     83.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2132562      1.53%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17084      0.01%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12739468      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7524578      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     139699688                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.914277                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             295059                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002112                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    428440513                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    170839109                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    137035976                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     139994747                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       341383                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3045565                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          130                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          351                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       181117                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          237                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4046474                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         876837                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       114774                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    149334544                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1435435                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14594191                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7582790                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23366                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         87734                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          351                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1221268                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1174440                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2395708                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    137814883                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12566183                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1884803                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20089336                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19314062                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7523153                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.901942                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             137036216                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            137035976                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         80276167                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        218067212                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.896844                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368126                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    102494839                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125969886                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     23374745                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34168                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2113320                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    144672356                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.870725                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.679521                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     93610699     64.71%     64.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24551559     16.97%     81.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9642813      6.67%     88.34% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4959271      3.43%     91.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4330493      2.99%     94.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2079795      1.44%     96.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1800062      1.24%     97.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       847743      0.59%     98.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2849921      1.97%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    144672356                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    102494839                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125969886                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18950299                       # Number of memory references committed
system.switch_cpus3.commit.loads             11548626                       # Number of loads committed
system.switch_cpus3.commit.membars              17084                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18067799                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        113543946                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2570343                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2849921                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           291167066                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          302735792                       # The number of ROB writes
system.switch_cpus3.timesIdled                  48264                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                4079126                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          102494839                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125969886                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    102494839                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.490787                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.490787                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.670787                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.670787                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       620998852                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      190121741                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      144857855                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34168                       # number of misc regfile writes
system.l20.replacements                         16915                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          172626                       # Total number of references to valid blocks.
system.l20.sampled_refs                         21011                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.215982                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           66.007527                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     2.305730                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3133.379872                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           894.306871                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.016115                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000563                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.764985                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.218337                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        32616                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  32616                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8167                       # number of Writeback hits
system.l20.Writeback_hits::total                 8167                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        32616                       # number of demand (read+write) hits
system.l20.demand_hits::total                   32616                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        32616                       # number of overall hits
system.l20.overall_hits::total                  32616                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        16899                       # number of ReadReq misses
system.l20.ReadReq_misses::total                16913                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        16899                       # number of demand (read+write) misses
system.l20.demand_misses::total                 16913                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        16899                       # number of overall misses
system.l20.overall_misses::total                16913                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4436711                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5057407876                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5061844587                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4436711                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5057407876                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5061844587                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4436711                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5057407876                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5061844587                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49515                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49529                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8167                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8167                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49515                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49529                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49515                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49529                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.341291                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.341477                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.341291                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.341477                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.341291                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.341477                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 316907.928571                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 299272.612344                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 299287.210252                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 316907.928571                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 299272.612344                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 299287.210252                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 316907.928571                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 299272.612344                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 299287.210252                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2643                       # number of writebacks
system.l20.writebacks::total                     2643                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        16899                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           16913                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        16899                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            16913                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        16899                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           16913                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3541765                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3977689235                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3981231000                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3541765                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3977689235                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3981231000                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3541765                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3977689235                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3981231000                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.341291                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.341477                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.341291                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.341477                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.341291                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.341477                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 252983.214286                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 235380.154743                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 235394.725950                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 252983.214286                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 235380.154743                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 235394.725950                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 252983.214286                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 235380.154743                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 235394.725950                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          8650                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          316605                       # Total number of references to valid blocks.
system.l21.sampled_refs                         12746                       # Sample count of references to valid blocks.
system.l21.avg_refs                         24.839558                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           83.792215                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     4.388582                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2499.386160                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1508.433043                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.020457                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001071                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.610202                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.368270                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        33350                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  33350                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10543                       # number of Writeback hits
system.l21.Writeback_hits::total                10543                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        33350                       # number of demand (read+write) hits
system.l21.demand_hits::total                   33350                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        33350                       # number of overall hits
system.l21.overall_hits::total                  33350                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         8634                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 8648                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         8634                       # number of demand (read+write) misses
system.l21.demand_misses::total                  8648                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         8634                       # number of overall misses
system.l21.overall_misses::total                 8648                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4414773                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2980703773                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2985118546                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4414773                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2980703773                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2985118546                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4414773                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2980703773                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2985118546                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        41984                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              41998                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10543                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10543                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        41984                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               41998                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        41984                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              41998                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.205650                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.205915                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.205650                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.205915                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.205650                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.205915                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 315340.928571                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 345228.604702                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 345180.220398                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 315340.928571                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 345228.604702                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 345180.220398                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 315340.928571                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 345228.604702                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 345180.220398                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4634                       # number of writebacks
system.l21.writebacks::total                     4634                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         8634                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            8648                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         8634                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             8648                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         8634                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            8648                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3516434                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2428579317                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2432095751                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3516434                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2428579317                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2432095751                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3516434                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2428579317                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2432095751                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.205650                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.205915                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.205650                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.205915                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.205650                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.205915                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 251173.857143                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 281280.903058                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 281232.163622                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 251173.857143                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 281280.903058                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 281232.163622                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 251173.857143                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 281280.903058                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 281232.163622                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          6415                       # number of replacements
system.l22.tagsinuse                      4095.907088                       # Cycle average of tags in use
system.l22.total_refs                          295739                       # Total number of references to valid blocks.
system.l22.sampled_refs                         10511                       # Sample count of references to valid blocks.
system.l22.avg_refs                         28.136143                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          117.655925                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     8.730325                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2228.407807                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1741.113031                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.028725                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.002131                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.544045                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.425076                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999977                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        29434                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  29434                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9618                       # number of Writeback hits
system.l22.Writeback_hits::total                 9618                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        29434                       # number of demand (read+write) hits
system.l22.demand_hits::total                   29434                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        29434                       # number of overall hits
system.l22.overall_hits::total                  29434                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         6375                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 6395                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data           21                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                 21                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         6396                       # number of demand (read+write) misses
system.l22.demand_misses::total                  6416                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         6396                       # number of overall misses
system.l22.overall_misses::total                 6416                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      6278291                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1963197063                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1969475354                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      6382913                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      6382913                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      6278291                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1969579976                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1975858267                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      6278291                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1969579976                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1975858267                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           20                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        35809                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              35829                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9618                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9618                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           21                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               21                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           20                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        35830                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               35850                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           20                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        35830                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              35850                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.178028                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.178487                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.178510                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.178968                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.178510                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.178968                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 313914.550000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 307952.480471                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 307971.126505                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 303948.238095                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 303948.238095                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 313914.550000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 307939.333333                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 307957.959320                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 313914.550000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 307939.333333                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 307957.959320                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3861                       # number of writebacks
system.l22.writebacks::total                     3861                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           20                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         6375                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            6395                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data           21                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total            21                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           20                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         6396                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             6416                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           20                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         6396                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            6416                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      5000301                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1555870704                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1560871005                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      5041049                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      5041049                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      5000301                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1560911753                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1565912054                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      5000301                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1560911753                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1565912054                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.178028                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.178487                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.178510                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.178968                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.178510                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.178968                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 250015.050000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 244058.149647                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 244076.779515                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 240049.952381                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 240049.952381                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 250015.050000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 244044.989525                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 244063.599439                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 250015.050000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 244044.989525                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 244063.599439                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         13004                       # number of replacements
system.l23.tagsinuse                      4095.993879                       # Cycle average of tags in use
system.l23.total_refs                          418012                       # Total number of references to valid blocks.
system.l23.sampled_refs                         17100                       # Sample count of references to valid blocks.
system.l23.avg_refs                         24.445146                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           84.512942                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     3.474038                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2762.937846                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1245.069053                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.020633                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000848                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.674545                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.303972                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        40520                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  40520                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           23970                       # number of Writeback hits
system.l23.Writeback_hits::total                23970                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        40520                       # number of demand (read+write) hits
system.l23.demand_hits::total                   40520                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        40520                       # number of overall hits
system.l23.overall_hits::total                  40520                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           12                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        12988                       # number of ReadReq misses
system.l23.ReadReq_misses::total                13000                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           12                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        12989                       # number of demand (read+write) misses
system.l23.demand_misses::total                 13001                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           12                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        12989                       # number of overall misses
system.l23.overall_misses::total                13001                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3960270                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   4320789357                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     4324749627                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       370976                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       370976                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3960270                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   4321160333                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      4325120603                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3960270                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   4321160333                       # number of overall miss cycles
system.l23.overall_miss_latency::total     4325120603                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           12                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        53508                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              53520                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        23970                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            23970                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           12                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        53509                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               53521                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           12                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        53509                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              53521                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.242730                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.242900                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.242744                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.242914                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.242744                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.242914                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 330022.500000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 332675.497151                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 332673.048231                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       370976                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       370976                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 330022.500000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 332678.445839                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 332675.994385                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 330022.500000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 332678.445839                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 332675.994385                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                8409                       # number of writebacks
system.l23.writebacks::total                     8409                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           12                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        12988                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           13000                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           12                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        12989                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            13001                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           12                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        12989                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           13001                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3193551                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   3490618124                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   3493811675                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       306575                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       306575                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3193551                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   3490924699                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   3494118250                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3193551                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   3490924699                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   3494118250                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.242730                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.242900                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.242744                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.242914                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.242744                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.242914                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 266129.250000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 268757.170003                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 268754.744231                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       306575                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       306575                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 266129.250000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 268760.081531                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 268757.653257                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 266129.250000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 268760.081531                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 268757.653257                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.880636                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013445266                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873281.452865                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.880636                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022245                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866796                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13413152                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13413152                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13413152                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13413152                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13413152                       # number of overall hits
system.cpu0.icache.overall_hits::total       13413152                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5746934                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5746934                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5746934                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5746934                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5746934                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5746934                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13413169                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13413169                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13413169                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13413169                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13413169                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13413169                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 338054.941176                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 338054.941176                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 338054.941176                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 338054.941176                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 338054.941176                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 338054.941176                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4552911                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4552911                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4552911                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4552911                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4552911                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4552911                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 325207.928571                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 325207.928571                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 325207.928571                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 325207.928571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 325207.928571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 325207.928571                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49515                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245040100                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49771                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4923.350947                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.614857                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.385143                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.826621                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.173379                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19257330                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19257330                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9940                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9940                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23590822                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23590822                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23590822                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23590822                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       190613                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       190613                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       190613                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        190613                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       190613                       # number of overall misses
system.cpu0.dcache.overall_misses::total       190613                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  33765701454                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  33765701454                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  33765701454                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  33765701454                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  33765701454                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  33765701454                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19447943                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19447943                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23781435                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23781435                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23781435                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23781435                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009801                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009801                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008015                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008015                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008015                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008015                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 177142.699889                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 177142.699889                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 177142.699889                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 177142.699889                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 177142.699889                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 177142.699889                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8167                       # number of writebacks
system.cpu0.dcache.writebacks::total             8167                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       141098                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       141098                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       141098                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       141098                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       141098                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       141098                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49515                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49515                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49515                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49515                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49515                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49515                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7323345295                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7323345295                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7323345295                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7323345295                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7323345295                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7323345295                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002546                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002546                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002082                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002082                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002082                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002082                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147901.550944                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 147901.550944                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 147901.550944                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 147901.550944                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 147901.550944                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 147901.550944                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997227                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1097563229                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2370546.930886                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997227                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12923545                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12923545                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12923545                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12923545                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12923545                       # number of overall hits
system.cpu1.icache.overall_hits::total       12923545                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5100447                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5100447                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5100447                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5100447                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5100447                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5100447                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12923560                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12923560                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12923560                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12923560                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12923560                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12923560                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 340029.800000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 340029.800000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 340029.800000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 340029.800000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 340029.800000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 340029.800000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4530973                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4530973                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4530973                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4530973                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4530973                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4530973                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 323640.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 323640.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 323640.928571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 323640.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 323640.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 323640.928571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 41984                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               182291677                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 42240                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4315.617353                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.651091                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.348909                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.908793                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.091207                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10074754                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10074754                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7623953                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7623953                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18264                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18264                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18264                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18264                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17698707                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17698707                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17698707                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17698707                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       127248                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       127248                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       127248                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        127248                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       127248                       # number of overall misses
system.cpu1.dcache.overall_misses::total       127248                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  19152371045                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  19152371045                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  19152371045                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  19152371045                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  19152371045                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  19152371045                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10202002                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10202002                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7623953                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7623953                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18264                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18264                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17825955                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17825955                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17825955                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17825955                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012473                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012473                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007138                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007138                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007138                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007138                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 150512.157716                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 150512.157716                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 150512.157716                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 150512.157716                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 150512.157716                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 150512.157716                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10543                       # number of writebacks
system.cpu1.dcache.writebacks::total            10543                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        85264                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        85264                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        85264                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        85264                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        85264                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        85264                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        41984                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        41984                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        41984                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        41984                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        41984                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        41984                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5222089141                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5222089141                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5222089141                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5222089141                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5222089141                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5222089141                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004115                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004115                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002355                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002355                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002355                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002355                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 124382.839677                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 124382.839677                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 124382.839677                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 124382.839677                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 124382.839677                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 124382.839677                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               463.488206                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1101224809                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2363143.366953                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    17.488206                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.028026                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.742770                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13283522                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13283522                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13283522                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13283522                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13283522                       # number of overall hits
system.cpu2.icache.overall_hits::total       13283522                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           22                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           22                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            22                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           22                       # number of overall misses
system.cpu2.icache.overall_misses::total           22                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7285725                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7285725                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7285725                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7285725                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7285725                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7285725                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13283544                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13283544                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13283544                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13283544                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13283544                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13283544                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 331169.318182                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 331169.318182                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 331169.318182                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 331169.318182                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 331169.318182                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 331169.318182                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           20                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           20                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           20                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           20                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           20                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           20                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6444291                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6444291                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6444291                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6444291                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6444291                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6444291                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 322214.550000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 322214.550000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 322214.550000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 322214.550000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 322214.550000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 322214.550000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 35830                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               177065572                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 36086                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4906.766391                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.181870                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.818130                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.903054                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.096946                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9797107                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9797107                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7645887                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7645887                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18469                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18469                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18440                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18440                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17442994                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17442994                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17442994                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17442994                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        91676                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        91676                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          170                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          170                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        91846                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         91846                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        91846                       # number of overall misses
system.cpu2.dcache.overall_misses::total        91846                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  10304249030                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  10304249030                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     56972738                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     56972738                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  10361221768                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  10361221768                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  10361221768                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  10361221768                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9888783                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9888783                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7646057                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7646057                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18469                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18469                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18440                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18440                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17534840                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17534840                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17534840                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17534840                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009271                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009271                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000022                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000022                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005238                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005238                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005238                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005238                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 112398.545203                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 112398.545203                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 335133.752941                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 335133.752941                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 112810.811227                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 112810.811227                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 112810.811227                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 112810.811227                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       684690                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets       342345                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9618                       # number of writebacks
system.cpu2.dcache.writebacks::total             9618                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        55867                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        55867                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          149                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          149                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        56016                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        56016                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        56016                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        56016                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        35809                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        35809                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           21                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           21                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        35830                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        35830                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        35830                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        35830                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3935557677                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3935557677                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      6560335                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      6560335                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3942118012                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3942118012                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3942118012                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3942118012                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003621                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003621                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002043                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002043                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002043                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002043                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 109904.149152                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 109904.149152                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 312396.904762                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 312396.904762                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 110022.830366                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 110022.830366                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 110022.830366                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 110022.830366                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               494.997321                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1098234694                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2218655.947475                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    11.997321                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.019226                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.793265                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     13181499                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13181499                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     13181499                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13181499                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     13181499                       # number of overall hits
system.cpu3.icache.overall_hits::total       13181499                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           15                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           15                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           15                       # number of overall misses
system.cpu3.icache.overall_misses::total           15                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5084819                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5084819                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5084819                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5084819                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5084819                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5084819                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     13181514                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13181514                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     13181514                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13181514                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     13181514                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13181514                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 338987.933333                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 338987.933333                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 338987.933333                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 338987.933333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 338987.933333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 338987.933333                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           12                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           12                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           12                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4059870                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4059870                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4059870                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4059870                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4059870                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4059870                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 338322.500000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 338322.500000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 338322.500000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 338322.500000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 338322.500000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 338322.500000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 53509                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               185836886                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 53765                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3456.465842                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.714508                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.285492                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912947                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087053                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9357129                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9357129                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7363432                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7363432                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18062                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18062                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17084                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17084                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16720561                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16720561                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16720561                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16720561                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       155253                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       155253                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3092                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3092                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       158345                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        158345                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       158345                       # number of overall misses
system.cpu3.dcache.overall_misses::total       158345                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  24537056859                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  24537056859                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    818926215                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    818926215                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  25355983074                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  25355983074                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  25355983074                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  25355983074                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9512382                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9512382                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7366524                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7366524                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18062                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18062                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17084                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17084                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16878906                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16878906                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16878906                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16878906                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016321                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016321                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000420                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000420                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009381                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009381                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009381                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009381                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 158045.621399                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 158045.621399                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 264853.239004                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 264853.239004                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 160131.251849                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 160131.251849                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 160131.251849                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 160131.251849                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      3482950                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             15                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 232196.666667                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        23970                       # number of writebacks
system.cpu3.dcache.writebacks::total            23970                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       101745                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       101745                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3091                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3091                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       104836                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       104836                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       104836                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       104836                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        53508                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        53508                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        53509                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        53509                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        53509                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        53509                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   7082640078                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   7082640078                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       379276                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       379276                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   7083019354                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   7083019354                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   7083019354                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   7083019354                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005625                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005625                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003170                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003170                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003170                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003170                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 132366.002803                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 132366.002803                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data       379276                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total       379276                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 132370.617167                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 132370.617167                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 132370.617167                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 132370.617167                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
