mkdir: cannot create directory `/scratch/077-hpca4se-bioinf/jlenis/results/SNAP-Interleave': File exists
> Benchmarks for snap-beta.18: NIST7086_CGTACTAG_L002_R2_001
catwoman
#################################################################
# Warm up - 64 threads - T1
#################################################################
WarmUp.2593057.SNAP-Interleave.catwoman.t64
Welcome to SNAP version 1.0beta.23.

Loading index from directory... 26s.  3137208264 bases, seed size 20
Aligning.
Total Reads    Aligned, MAPQ >= 10    Aligned, MAPQ < 10     Unaligned              Too Short/Too Many Ns     Reads/s   Time in Aligner (s)
21,535,062     17,333,608 (80.49%)    2,875,797 (13.35%)     576,575 (2.68%)        749,082 (3.48%)           593,448   36

 Performance counter stats for './snap-aligner single /tmp/data/indexes/HG_index_snap /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq -t 64 -o /scratch/077-hpca4se-bioinf/jlenis/results/SNAP-Interleave/WarmUp.2593057.SNAP-Interleave.catwoman.t64.sam':

S0       16      2,149,821,787 cache-misses                                                  (21.11%)
S0       16  1,288,998,805,108 cycles                    #    0.000 GHz                      (21.41%)
S0       16    562,046,924,792 instructions              #    6.81  insns per cycle        
                                             #    0.03  stalled cycles per insn  (27.18%)
S0       16            103,029 cs                                                            (100.00%)
S0       16              1,017 migrations                                                    (100.00%)
S0       16            363,575 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    172,759,190,570 idle-cycles-frontend      #  209.41% frontend cycles idle     (17.79%)
S0       16    274,056,990,301 idle-cycles-backend       #  332.20% backend  cycles idle     (17.60%)
S0       16    248,589,098,604 L1-dcache-loads                                               (23.24%)
S0       16      3,761,881,362 L1-dcache-load-misses     #   24.60% of all L1-dcache hits    (29.21%)
S0       16      4,229,797,361 L1-dcache-stores                                              (29.23%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (29.16%)
S0       16      1,860,434,910 L1-icache-load-misses                                         (29.02%)
S0       16      6,430,227,096 LLC-loads                                                     (10.73%)
S0       16      1,723,405,337 LLC-stores                                                    (10.88%)
S0       16    <not supported> LLC-prefetches          
S0       16    275,789,041,760 dTLB-loads                                                    (16.23%)
S0       16        170,344,729 dTLB-load-misses          #    1.08% of all dTLB cache hits   (16.35%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    235,866,973,797 iTLB-loads                                                    (15.70%)
S0       16          2,127,830 iTLB-load-misses          #    0.02% of all iTLB cache hits   (10.28%)
S0       16     88,431,507,668 branch-loads                                                  (15.82%)
S0       16      7,335,519,227 branch-load-misses                                            (20.29%)
S1       16      1,283,636,100 cache-misses                                                  (19.48%)
S1       16  1,312,274,749,956 cycles                    #    0.000 GHz                      (20.59%)
S1       16    568,388,542,178 instructions              #    0.00  insns per cycle          (26.28%)
S1       16             50,295 cs                                                            (100.00%)
S1       16                 77 migrations                                                    (100.00%)
S1       16            375,434 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    148,332,715,447 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.19%)
S1       16    291,534,788,482 idle-cycles-backend       #    0.00% backend  cycles idle     (15.99%)
S1       16    251,327,209,475 L1-dcache-loads                                               (22.03%)
S1       16      3,255,766,784 L1-dcache-load-misses                                         (26.88%)
S1       16      3,621,580,574 L1-dcache-stores                                              (26.64%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.28%)
S1       16      1,151,980,955 L1-icache-load-misses                                         (27.77%)
S1       16      4,499,304,674 LLC-loads                                                     (12.06%)
S1       16      1,241,845,590 LLC-stores                                                    (11.72%)
S1       16    <not supported> LLC-prefetches          
S1       16    242,741,473,209 dTLB-loads                                                    (17.36%)
S1       16        159,503,222 dTLB-load-misses                                              (17.71%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    197,735,637,093 iTLB-loads                                                    (18.45%)
S1       16          1,619,207 iTLB-load-misses                                              (11.79%)
S1       16     73,567,844,586 branch-loads                                                  (17.41%)
S1       16      6,657,565,203 branch-load-misses                                            (21.68%)
S2       16      1,370,519,365 cache-misses                                                  (20.86%)
S2       16  1,260,894,599,515 cycles                    #    0.000 GHz                      (19.61%)
S2       16    547,681,858,845 instructions              #    0.00  insns per cycle          (27.13%)
S2       16            102,508 cs                                                            (100.00%)
S2       16              2,933 migrations                                                    (100.00%)
S2       16            377,102 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    126,727,203,696 idle-cycles-frontend      #    0.00% frontend cycles idle     (20.40%)
S2       16    273,425,679,526 idle-cycles-backend       #    0.00% backend  cycles idle     (17.11%)
S2       16    243,861,408,486 L1-dcache-loads                                               (23.86%)
S2       16      3,138,865,738 L1-dcache-load-misses                                         (27.77%)
S2       16      3,451,919,563 L1-dcache-stores                                              (28.96%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (25.97%)
S2       16      1,247,204,710 L1-icache-load-misses                                         (25.36%)
S2       16      5,014,303,415 LLC-loads                                                     (13.80%)
S2       16      1,339,433,335 LLC-stores                                                    (13.18%)
S2       16    <not supported> LLC-prefetches          
S2       16    253,893,336,820 dTLB-loads                                                    (19.09%)
S2       16        166,587,631 dTLB-load-misses                                              (17.84%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    235,029,479,889 iTLB-loads                                                    (15.64%)
S2       16          2,119,906 iTLB-load-misses                                              (10.27%)
S2       16     85,180,264,053 branch-loads                                                  (15.08%)
S2       16      7,396,819,995 branch-load-misses                                            (19.58%)
S3       16      1,304,684,881 cache-misses                                                  (18.18%)
S3       16  1,417,640,899,257 cycles                    #    0.000 GHz                      (18.62%)
S3       16    535,094,543,971 instructions              #    0.00  insns per cycle          (25.57%)
S3       16             83,334 cs                                                            (100.00%)
S3       16                684 migrations                                                    (100.00%)
S3       16            359,588 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    221,809,297,369 idle-cycles-frontend      #    0.00% frontend cycles idle     (19.47%)
S3       16    332,539,607,926 idle-cycles-backend       #    0.00% backend  cycles idle     (17.73%)
S3       16    234,945,785,787 L1-dcache-loads                                               (23.48%)
S3       16      3,088,932,097 L1-dcache-load-misses                                         (27.61%)
S3       16      4,707,024,461 L1-dcache-stores                                              (28.78%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (26.91%)
S3       16      1,068,986,953 L1-icache-load-misses                                         (28.03%)
S3       16      5,665,484,650 LLC-loads                                                     (14.73%)
S3       16      2,745,378,357 LLC-stores                                                    (11.88%)
S3       16    <not supported> LLC-prefetches          
S3       16    236,608,094,343 dTLB-loads                                                    (17.89%)
S3       16        148,846,372 dTLB-load-misses                                              (16.97%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    201,785,392,189 iTLB-loads                                                    (16.40%)
S3       16          1,729,774 iTLB-load-misses                                              (10.75%)
S3       16     78,677,609,619 branch-loads                                                  (15.19%)
S3       16      6,644,039,334 branch-load-misses                                            (19.79%)

      63.022988181 seconds time elapsed

#################################################################
# Test multi-threading - 8 threads - T2
#################################################################
2593057.SNAP-Interleave.catwoman.t8
Welcome to SNAP version 1.0beta.23.

Loading index from directory... 114s.  3137208264 bases, seed size 20
Aligning.
Total Reads    Aligned, MAPQ >= 10    Aligned, MAPQ < 10     Unaligned              Too Short/Too Many Ns     Reads/s   Time in Aligner (s)
21,535,062     17,333,608 (80.49%)    2,875,797 (13.35%)     576,575 (2.68%)        749,082 (3.48%)           170,757   126

 Performance counter stats for 'numactl --interleave=0,1 --physcpubind=0-7 ./snap-aligner single /tmp/data/indexes/HG_index_snap /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq -t 8 -o /scratch/077-hpca4se-bioinf/jlenis/results/SNAP-Interleave/2593057.SNAP-Interleave.catwoman.t8.sam':

S0       16      5,261,338,267 cache-misses                                                  (21.79%)
S0       16  2,536,214,952,241 cycles                    #    0.000 GHz                      (21.43%)
S0       16  2,042,391,418,084 instructions              #   49.59  insns per cycle        
                                             #    0.01  stalled cycles per insn  (28.70%)
S0       16            364,486 cs                                                            (100.00%)
S0       16                471 migrations                                                    (100.00%)
S0       16          1,417,615 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    723,030,629,912 idle-cycles-frontend      #  1755.71% frontend cycles idle     (19.10%)
S0       16    263,099,981,980 idle-cycles-backend       #  638.88% backend  cycles idle     (16.59%)
S0       16    914,042,066,650 L1-dcache-loads                                               (23.65%)
S0       16     13,120,897,849 L1-dcache-load-misses     #   90.62% of all L1-dcache hits    (27.55%)
S0       16     17,740,363,090 L1-dcache-stores                                              (28.11%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (26.53%)
S0       16      4,886,913,432 L1-icache-load-misses                                         (27.31%)
S0       16     22,513,716,457 LLC-loads                                                     (13.47%)
S0       16      7,645,322,981 LLC-stores                                                    (11.40%)
S0       16    <not supported> LLC-prefetches          
S0       16    968,879,387,032 dTLB-loads                                                    (17.35%)
S0       16        602,202,598 dTLB-load-misses          #    3.92% of all dTLB cache hits   (16.31%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    870,632,857,760 iTLB-loads                                                    (15.58%)
S0       16            881,754 iTLB-load-misses          #    0.01% of all iTLB cache hits   (10.50%)
S0       16    314,982,580,403 branch-loads                                                  (16.22%)
S0       16     25,541,628,036 branch-load-misses                                            (21.71%)
S1       16         67,090,344 cache-misses                                                  (22.55%)
S1       16     18,181,488,650 cycles                    #    0.000 GHz                      (22.40%)
S1       16      3,010,365,055 instructions              #    0.00  insns per cycle          (28.30%)
S1       16             21,419 cs                                                            (100.00%)
S1       16                237 migrations                                                    (100.00%)
S1       16              9,273 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    139,588,383,651 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.83%)
S1       16      5,620,724,030 idle-cycles-backend       #    0.00% backend  cycles idle     (16.72%)
S1       16      1,375,769,188 L1-dcache-loads                                               (21.94%)
S1       16         91,400,502 L1-dcache-load-misses                                         (27.23%)
S1       16        101,777,547 L1-dcache-stores                                              (26.79%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.13%)
S1       16         60,047,323 L1-icache-load-misses                                         (27.41%)
S1       16        167,606,987 LLC-loads                                                     (11.25%)
S1       16        140,294,814 LLC-stores                                                    (11.14%)
S1       16    <not supported> LLC-prefetches          
S1       16      2,436,547,713 dTLB-loads                                                    (16.73%)
S1       16             63,690 dTLB-load-misses                                              (16.54%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16      1,196,834,794 iTLB-loads                                                    (16.59%)
S1       16             50,312 iTLB-load-misses                                              (11.44%)
S1       16        480,016,553 branch-loads                                                  (17.09%)
S1       16          7,318,755 branch-load-misses                                            (22.44%)
S2       16        183,729,602 cache-misses                                                  (22.82%)
S2       16     48,825,856,749 cycles                    #    0.000 GHz                      (21.61%)
S2       16     13,288,417,047 instructions              #    0.00  insns per cycle          (27.82%)
S2       16             82,211 cs                                                            (100.00%)
S2       16              7,931 migrations                                                    (100.00%)
S2       16              8,646 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    230,311,521,002 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.22%)
S2       16     15,538,338,858 idle-cycles-backend       #    0.00% backend  cycles idle     (16.60%)
S2       16      4,801,791,970 L1-dcache-loads                                               (22.42%)
S2       16        237,247,985 L1-dcache-load-misses                                         (27.83%)
S2       16        245,907,264 L1-dcache-stores                                              (28.31%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (28.56%)
S2       16        150,184,705 L1-icache-load-misses                                         (28.17%)
S2       16        460,776,968 LLC-loads                                                     (10.83%)
S2       16        212,872,314 LLC-stores                                                    (10.98%)
S2       16    <not supported> LLC-prefetches          
S2       16      5,471,095,750 dTLB-loads                                                    (16.13%)
S2       16            692,302 dTLB-load-misses                                              (16.19%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16      3,041,774,833 iTLB-loads                                                    (16.15%)
S2       16             69,547 iTLB-load-misses                                              (10.88%)
S2       16      2,691,551,529 branch-loads                                                  (16.60%)
S2       16         24,213,000 branch-load-misses                                            (22.14%)
S3       16        186,956,056 cache-misses                                                  (22.06%)
S3       16     32,403,175,778 cycles                    #    0.000 GHz                      (22.19%)
S3       16     11,574,985,648 instructions              #    0.00  insns per cycle          (27.67%)
S3       16             51,580 cs                                                            (100.00%)
S3       16              1,061 migrations                                                    (100.00%)
S3       16             13,777 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    189,370,538,233 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.93%)
S3       16     12,821,743,162 idle-cycles-backend       #    0.00% backend  cycles idle     (16.66%)
S3       16      6,448,132,927 L1-dcache-loads                                               (22.71%)
S3       16        318,127,581 L1-dcache-load-misses                                         (27.70%)
S3       16        325,934,847 L1-dcache-stores                                              (28.28%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.32%)
S3       16        188,794,252 L1-icache-load-misses                                         (28.13%)
S3       16        459,319,958 LLC-loads                                                     (11.61%)
S3       16        145,433,826 LLC-stores                                                    (10.70%)
S3       16    <not supported> LLC-prefetches          
S3       16      5,957,348,318 dTLB-loads                                                    (16.45%)
S3       16            506,602 dTLB-load-misses                                              (16.99%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      3,496,390,944 iTLB-loads                                                    (16.27%)
S3       16            132,591 iTLB-load-misses                                              (10.79%)
S3       16      2,104,275,365 branch-loads                                                  (16.11%)
S3       16         66,921,066 branch-load-misses                                            (22.11%)

     240.637590988 seconds time elapsed

#################################################################
# Test multi-threading - 16 threads - T3
#################################################################
2593057.SNAP-Interleave.catwoman.t16
Welcome to SNAP version 1.0beta.23.

Loading index from directory... 555s.  3137208264 bases, seed size 20
Aligning.
Total Reads    Aligned, MAPQ >= 10    Aligned, MAPQ < 10     Unaligned              Too Short/Too Many Ns     Reads/s   Time in Aligner (s)
21,535,062     17,333,608 (80.49%)    2,875,797 (13.35%)     576,575 (2.68%)        749,082 (3.48%)           261,002   83

 Performance counter stats for 'numactl --interleave=0,1 --physcpubind=0-15 ./snap-aligner single /tmp/data/indexes/HG_index_snap /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq -t 16 -o /scratch/077-hpca4se-bioinf/jlenis/results/SNAP-Interleave/2593057.SNAP-Interleave.catwoman.t16.sam':

S0       16      6,390,724,828 cache-misses                                                  (21.34%)
S0       16  4,026,533,042,299 cycles                    #    0.000 GHz                      (21.86%)
S0       16  2,873,583,222,531 instructions              #   43.23  insns per cycle        
                                             #    0.02  stalled cycles per insn  (27.35%)
S0       16          1,013,725 cs                                                            (100.00%)
S0       16              1,995 migrations                                                    (100.00%)
S0       16          1,431,892 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  2,527,220,645,870 idle-cycles-frontend      #  3802.23% frontend cycles idle     (17.40%)
S0       16    992,882,361,024 idle-cycles-backend       #  1493.80% backend  cycles idle     (17.07%)
S0       16  1,330,347,670,654 L1-dcache-loads                                               (22.59%)
S0       16     23,199,045,279 L1-dcache-load-misses     #  108.88% of all L1-dcache hits    (28.19%)
S0       16     27,815,523,639 L1-dcache-stores                                              (28.19%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.96%)
S0       16      6,338,602,993 L1-icache-load-misses                                         (27.67%)
S0       16     34,613,933,967 LLC-loads                                                     (10.93%)
S0       16      9,325,832,683 LLC-stores                                                    (11.09%)
S0       16    <not supported> LLC-prefetches          
S0       16  1,357,011,853,072 dTLB-loads                                                    (16.59%)
S0       16        557,389,359 dTLB-load-misses          #    2.57% of all dTLB cache hits   (16.79%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    994,272,698,001 iTLB-loads                                                    (16.73%)
S0       16          1,338,706 iTLB-load-misses          #    0.01% of all iTLB cache hits   (11.16%)
S0       16    437,704,162,616 branch-loads                                                  (16.60%)
S0       16     25,726,676,699 branch-load-misses                                            (22.18%)
S1       16        208,806,178 cache-misses                                                  (22.07%)
S1       16     66,323,973,221 cycles                    #    0.000 GHz                      (21.97%)
S1       16     12,947,266,807 instructions              #    0.00  insns per cycle          (27.37%)
S1       16             40,634 cs                                                            (100.00%)
S1       16                859 migrations                                                    (100.00%)
S1       16             32,984 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    324,651,355,075 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.41%)
S1       16     35,871,083,997 idle-cycles-backend       #    0.00% backend  cycles idle     (16.71%)
S1       16      6,478,194,549 L1-dcache-loads                                               (22.37%)
S1       16        284,904,106 L1-dcache-load-misses                                         (28.26%)
S1       16        288,398,405 L1-dcache-stores                                              (28.42%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.20%)
S1       16        189,944,089 L1-icache-load-misses                                         (28.27%)
S1       16        474,851,527 LLC-loads                                                     (11.16%)
S1       16        246,237,601 LLC-stores                                                    (11.03%)
S1       16    <not supported> LLC-prefetches          
S1       16      7,208,089,179 dTLB-loads                                                    (16.55%)
S1       16            118,772 dTLB-load-misses                                              (16.62%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16      4,470,840,075 iTLB-loads                                                    (16.61%)
S1       16             95,078 iTLB-load-misses                                              (10.96%)
S1       16      2,097,514,349 branch-loads                                                  (16.37%)
S1       16         27,465,897 branch-load-misses                                            (22.00%)
S2       16        267,248,736 cache-misses                                                  (22.10%)
S2       16     74,046,841,929 cycles                    #    0.000 GHz                      (21.36%)
S2       16     16,965,652,017 instructions              #    0.00  insns per cycle          (27.91%)
S2       16            124,432 cs                                                            (100.00%)
S2       16              9,269 migrations                                                    (100.00%)
S2       16             29,963 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    348,920,274,219 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.39%)
S2       16     38,596,514,190 idle-cycles-backend       #    0.00% backend  cycles idle     (16.41%)
S2       16      9,328,398,762 L1-dcache-loads                                               (22.16%)
S2       16        421,194,810 L1-dcache-load-misses                                         (27.48%)
S2       16        445,550,086 L1-dcache-stores                                              (27.34%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (25.95%)
S2       16        291,650,871 L1-icache-load-misses                                         (26.03%)
S2       16        694,659,438 LLC-loads                                                     (12.18%)
S2       16        313,314,715 LLC-stores                                                    (12.74%)
S2       16    <not supported> LLC-prefetches          
S2       16      8,563,379,067 dTLB-loads                                                    (18.29%)
S2       16            190,588 dTLB-load-misses                                              (17.68%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16      4,733,714,872 iTLB-loads                                                    (16.06%)
S2       16            142,027 iTLB-load-misses                                              (11.10%)
S2       16      2,948,264,406 branch-loads                                                  (16.48%)
S2       16         33,106,498 branch-load-misses                                            (22.00%)
S3       16        554,798,633 cache-misses                                                  (22.33%)
S3       16     86,976,782,691 cycles                    #    0.000 GHz                      (22.61%)
S3       16     29,297,088,427 instructions              #    0.00  insns per cycle          (28.27%)
S3       16             97,621 cs                                                            (100.00%)
S3       16              1,837 migrations                                                    (100.00%)
S3       16             46,519 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    379,833,395,386 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.22%)
S3       16     41,866,743,579 idle-cycles-backend       #    0.00% backend  cycles idle     (16.93%)
S3       16     17,440,391,450 L1-dcache-loads                                               (22.75%)
S3       16        780,767,704 L1-dcache-load-misses                                         (28.41%)
S3       16        800,622,012 L1-dcache-stores                                              (28.21%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.98%)
S3       16        581,343,415 L1-icache-load-misses                                         (28.03%)
S3       16      1,431,232,487 LLC-loads                                                     (10.78%)
S3       16        275,298,984 LLC-stores                                                    (10.61%)
S3       16    <not supported> LLC-prefetches          
S3       16     17,486,784,343 dTLB-loads                                                    (16.13%)
S3       16            959,946 dTLB-load-misses                                              (16.26%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16     10,372,304,627 iTLB-loads                                                    (16.34%)
S3       16            643,643 iTLB-load-misses                                              (10.90%)
S3       16      5,714,103,206 branch-loads                                                  (16.40%)
S3       16        177,299,497 branch-load-misses                                            (22.13%)

     638.554017961 seconds time elapsed

#################################################################
# Test multi-threading - 32 threads - T4 
#################################################################
2593057.SNAP-Interleave.catwoman.t32
Welcome to SNAP version 1.0beta.23.

Loading index from directory... 190s.  3137208264 bases, seed size 20
Aligning.
Total Reads    Aligned, MAPQ >= 10    Aligned, MAPQ < 10     Unaligned              Too Short/Too Many Ns     Reads/s   Time in Aligner (s)
21,535,062     17,333,608 (80.49%)    2,875,797 (13.35%)     576,575 (2.68%)        749,082 (3.48%)           432,656   50

 Performance counter stats for 'numactl --interleave=0-3 --physcpubind=0-31 ./snap-aligner single /tmp/data/indexes/HG_index_snap /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq -t 32 -o /scratch/077-hpca4se-bioinf/jlenis/results/SNAP-Interleave/2593057.SNAP-Interleave.catwoman.t32.sam':

S0       16      3,900,973,269 cache-misses                                                  (21.89%)
S0       16  1,622,195,251,235 cycles                    #    0.000 GHz                      (22.00%)
S0       16  1,074,526,070,264 instructions              #   21.89  insns per cycle        
                                             #    0.03  stalled cycles per insn  (27.82%)
S0       16            761,122 cs                                                            (100.00%)
S0       16                768 migrations                                                    (100.00%)
S0       16            723,715 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  1,371,395,845,088 idle-cycles-frontend      #  2793.72% frontend cycles idle     (17.06%)
S0       16    249,292,492,228 idle-cycles-backend       #  507.84% backend  cycles idle     (16.71%)
S0       16    514,534,383,005 L1-dcache-loads                                               (22.18%)
S0       16      7,839,786,047 L1-dcache-load-misses     #   51.34% of all L1-dcache hits    (27.71%)
S0       16     10,029,314,458 L1-dcache-stores                                              (27.75%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.78%)
S0       16      3,680,302,090 L1-icache-load-misses                                         (28.42%)
S0       16     13,633,933,646 LLC-loads                                                     (11.39%)
S0       16      4,648,108,060 LLC-stores                                                    (11.00%)
S0       16    <not supported> LLC-prefetches          
S0       16    524,863,050,797 dTLB-loads                                                    (16.27%)
S0       16        337,838,857 dTLB-load-misses          #    2.16% of all dTLB cache hits   (16.40%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    428,841,866,204 iTLB-loads                                                    (16.40%)
S0       16          1,713,615 iTLB-load-misses          #    0.01% of all iTLB cache hits   (10.94%)
S0       16    159,686,006,511 branch-loads                                                  (16.42%)
S0       16     12,781,017,969 branch-load-misses                                            (21.83%)
S1       16      2,080,398,175 cache-misses                                                  (21.21%)
S1       16  1,438,990,727,378 cycles                    #    0.000 GHz                      (22.11%)
S1       16  1,029,280,137,688 instructions              #    0.00  insns per cycle          (27.83%)
S1       16             45,316 cs                                                            (100.00%)
S1       16                356 migrations                                                    (100.00%)
S1       16            715,614 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    309,946,429,698 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.64%)
S1       16    152,799,807,760 idle-cycles-backend       #    0.00% backend  cycles idle     (17.55%)
S1       16    452,537,311,534 L1-dcache-loads                                               (23.20%)
S1       16      5,832,646,012 L1-dcache-load-misses                                         (28.72%)
S1       16      6,480,898,832 L1-dcache-stores                                              (28.52%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.26%)
S1       16      2,017,175,165 L1-icache-load-misses                                         (27.43%)
S1       16      8,603,461,619 LLC-loads                                                     (11.23%)
S1       16      2,322,932,759 LLC-stores                                                    (11.59%)
S1       16    <not supported> LLC-prefetches          
S1       16    466,611,270,262 dTLB-loads                                                    (16.88%)
S1       16        341,936,902 dTLB-load-misses                                              (16.22%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    422,786,184,624 iTLB-loads                                                    (16.10%)
S1       16          1,439,143 iTLB-load-misses                                              (10.67%)
S1       16    155,155,992,212 branch-loads                                                  (16.07%)
S1       16     13,624,449,612 branch-load-misses                                            (20.90%)
S2       16        144,869,033 cache-misses                                                  (22.32%)
S2       16     47,100,433,770 cycles                    #    0.000 GHz                      (18.85%)
S2       16     10,298,060,770 instructions              #    0.00  insns per cycle          (28.03%)
S2       16            103,547 cs                                                            (100.00%)
S2       16              8,872 migrations                                                    (100.00%)
S2       16              7,143 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    255,544,625,511 idle-cycles-frontend      #    0.00% frontend cycles idle     (20.07%)
S2       16     17,584,647,464 idle-cycles-backend       #    0.00% backend  cycles idle     (16.64%)
S2       16      4,827,913,469 L1-dcache-loads                                               (23.59%)
S2       16        249,954,419 L1-dcache-load-misses                                         (25.27%)
S2       16        268,508,051 L1-dcache-stores                                              (27.32%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (22.08%)
S2       16        144,660,769 L1-icache-load-misses                                         (23.98%)
S2       16        391,269,607 LLC-loads                                                     (16.20%)
S2       16        203,496,004 LLC-stores                                                    (12.63%)
S2       16    <not supported> LLC-prefetches          
S2       16      4,657,118,696 dTLB-loads                                                    (19.98%)
S2       16            104,226 dTLB-load-misses                                              (18.46%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16      2,661,739,849 iTLB-loads                                                    (16.87%)
S2       16             81,611 iTLB-load-misses                                              (11.14%)
S2       16      1,768,564,392 branch-loads                                                  (16.75%)
S2       16         17,726,541 branch-load-misses                                            (22.37%)
S3       16        173,416,058 cache-misses                                                  (21.93%)
S3       16     33,374,791,903 cycles                    #    0.000 GHz                      (22.22%)
S3       16      9,981,719,617 instructions              #    0.00  insns per cycle          (27.73%)
S3       16             38,706 cs                                                            (100.00%)
S3       16                574 migrations                                                    (100.00%)
S3       16             13,503 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    183,843,145,622 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.05%)
S3       16      9,388,768,811 idle-cycles-backend       #    0.00% backend  cycles idle     (16.90%)
S3       16      5,314,666,406 L1-dcache-loads                                               (22.08%)
S3       16        272,236,582 L1-dcache-load-misses                                         (27.61%)
S3       16        274,866,010 L1-dcache-stores                                              (27.76%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.65%)
S3       16        161,610,726 L1-icache-load-misses                                         (27.92%)
S3       16        461,262,902 LLC-loads                                                     (11.34%)
S3       16        106,024,468 LLC-stores                                                    (11.22%)
S3       16    <not supported> LLC-prefetches          
S3       16      5,977,436,738 dTLB-loads                                                    (16.65%)
S3       16            351,116 dTLB-load-misses                                              (16.67%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      3,406,818,455 iTLB-loads                                                    (16.39%)
S3       16            282,092 iTLB-load-misses                                              (10.72%)
S3       16      1,846,193,027 branch-loads                                                  (15.97%)
S3       16         63,190,914 branch-load-misses                                            (21.33%)

     240.099664931 seconds time elapsed

#################################################################
# Test multi-threading - 48 threads - T5
#################################################################
2593057.SNAP-Interleave.catwoman.t48
Welcome to SNAP version 1.0beta.23.

Loading index from directory... 41s.  3137208264 bases, seed size 20
Aligning.
Total Reads    Aligned, MAPQ >= 10    Aligned, MAPQ < 10     Unaligned              Too Short/Too Many Ns     Reads/s   Time in Aligner (s)
21,535,062     17,333,608 (80.49%)    2,875,797 (13.35%)     576,575 (2.68%)        749,082 (3.48%)           562,743   38

 Performance counter stats for 'numactl --interleave=0-5 --physcpubind=0-47 ./snap-aligner single /tmp/data/indexes/HG_index_snap /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq -t 48 -o /scratch/077-hpca4se-bioinf/jlenis/results/SNAP-Interleave/2593057.SNAP-Interleave.catwoman.t48.sam':

S0       16      2,210,837,266 cache-misses                                                  (21.27%)
S0       16  1,268,445,669,060 cycles                    #    0.000 GHz                      (21.49%)
S0       16    699,425,659,384 instructions              #   11.81  insns per cycle        
                                             #    0.02  stalled cycles per insn  (27.96%)
S0       16             72,652 cs                                                            (100.00%)
S0       16                265 migrations                                                    (100.00%)
S0       16            482,592 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    169,634,402,335 idle-cycles-frontend      #  286.52% frontend cycles idle     (17.35%)
S0       16    210,493,717,557 idle-cycles-backend       #  355.53% backend  cycles idle     (17.52%)
S0       16    321,864,136,701 L1-dcache-loads                                               (23.58%)
S0       16      4,688,200,177 L1-dcache-load-misses     #   31.11% of all L1-dcache hits    (28.71%)
S0       16      5,349,443,142 L1-dcache-stores                                              (28.40%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.57%)
S0       16      2,285,321,697 L1-icache-load-misses                                         (27.86%)
S0       16      8,119,828,640 LLC-loads                                                     (11.52%)
S0       16      2,167,096,766 LLC-stores                                                    (11.70%)
S0       16    <not supported> LLC-prefetches          
S0       16    358,628,490,436 dTLB-loads                                                    (16.62%)
S0       16        243,772,501 dTLB-load-misses          #    1.51% of all dTLB cache hits   (16.52%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    309,205,715,762 iTLB-loads                                                    (16.47%)
S0       16          1,537,896 iTLB-load-misses          #    0.01% of all iTLB cache hits   (10.76%)
S0       16    113,337,009,170 branch-loads                                                  (15.96%)
S0       16      9,176,102,572 branch-load-misses                                            (21.34%)
S1       16      1,425,899,656 cache-misses                                                  (22.32%)
S1       16  1,262,338,180,447 cycles                    #    0.000 GHz                      (23.09%)
S1       16    649,681,971,292 instructions              #    0.00  insns per cycle          (29.27%)
S1       16            121,045 cs                                                            (100.00%)
S1       16                257 migrations                                                    (100.00%)
S1       16            483,601 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    230,629,359,912 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.81%)
S1       16    268,378,913,198 idle-cycles-backend       #    0.00% backend  cycles idle     (18.02%)
S1       16    315,012,012,493 L1-dcache-loads                                               (22.85%)
S1       16      4,042,300,443 L1-dcache-load-misses                                         (28.58%)
S1       16      5,827,480,686 L1-dcache-stores                                              (28.04%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.45%)
S1       16      1,468,899,307 L1-icache-load-misses                                         (27.70%)
S1       16      7,677,554,871 LLC-loads                                                     (10.97%)
S1       16      3,170,838,716 LLC-stores                                                    (11.18%)
S1       16    <not supported> LLC-prefetches          
S1       16    346,895,155,400 dTLB-loads                                                    (15.89%)
S1       16        228,690,385 dTLB-load-misses                                              (15.61%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    306,386,646,821 iTLB-loads                                                    (14.93%)
S1       16          1,554,309 iTLB-load-misses                                              (9.96%)
S1       16    104,811,517,450 branch-loads                                                  (15.38%)
S1       16      8,609,702,422 branch-load-misses                                            (21.13%)
S2       16      1,493,114,202 cache-misses                                                  (21.66%)
S2       16  1,225,453,399,288 cycles                    #    0.000 GHz                      (22.31%)
S2       16    684,746,087,803 instructions              #    0.00  insns per cycle          (28.10%)
S2       16             88,987 cs                                                            (100.00%)
S2       16              3,213 migrations                                                    (100.00%)
S2       16            487,275 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    195,468,968,726 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.41%)
S2       16    215,269,455,613 idle-cycles-backend       #    0.00% backend  cycles idle     (17.26%)
S2       16    323,615,167,007 L1-dcache-loads                                               (22.64%)
S2       16      4,140,514,238 L1-dcache-load-misses                                         (28.63%)
S2       16      4,586,967,567 L1-dcache-stores                                              (28.19%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (28.42%)
S2       16      1,482,572,213 L1-icache-load-misses                                         (27.82%)
S2       16      6,621,102,689 LLC-loads                                                     (10.47%)
S2       16      1,741,663,636 LLC-stores                                                    (10.74%)
S2       16    <not supported> LLC-prefetches          
S2       16    322,894,588,773 dTLB-loads                                                    (16.61%)
S2       16        227,989,242 dTLB-load-misses                                              (17.02%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    287,894,383,590 iTLB-loads                                                    (16.34%)
S2       16          1,575,801 iTLB-load-misses                                              (10.57%)
S2       16    108,267,978,594 branch-loads                                                  (15.71%)
S2       16      9,084,010,318 branch-load-misses                                            (21.08%)
S3       16         94,934,759 cache-misses                                                  (20.63%)
S3       16     32,941,817,418 cycles                    #    0.000 GHz                      (20.93%)
S3       16      8,400,866,072 instructions              #    0.00  insns per cycle          (26.76%)
S3       16             47,040 cs                                                            (100.00%)
S3       16              1,736 migrations                                                    (100.00%)
S3       16             28,180 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    166,025,464,966 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.29%)
S3       16     14,277,420,266 idle-cycles-backend       #    0.00% backend  cycles idle     (17.39%)
S3       16      4,087,484,226 L1-dcache-loads                                               (24.47%)
S3       16        198,510,375 L1-dcache-load-misses                                         (29.20%)
S3       16        223,994,988 L1-dcache-stores                                              (30.72%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (29.69%)
S3       16        113,305,816 L1-icache-load-misses                                         (29.85%)
S3       16        355,022,656 LLC-loads                                                     (12.19%)
S3       16        165,193,117 LLC-stores                                                    (10.92%)
S3       16    <not supported> LLC-prefetches          
S3       16      4,869,602,520 dTLB-loads                                                    (17.08%)
S3       16            293,779 dTLB-load-misses                                              (15.95%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      3,109,448,620 iTLB-loads                                                    (15.24%)
S3       16            224,045 iTLB-load-misses                                              (9.54%)
S3       16      1,677,171,177 branch-loads                                                  (14.57%)
S3       16         33,053,758 branch-load-misses                                            (20.24%)

      79.442847357 seconds time elapsed

#################################################################
# Test multi-threading - 64 threads - T6
#################################################################
2593057.SNAP-Interleave.catwoman.t64
Welcome to SNAP version 1.0beta.23.

Loading index from directory... 22s.  3137208264 bases, seed size 20
Aligning.
Total Reads    Aligned, MAPQ >= 10    Aligned, MAPQ < 10     Unaligned              Too Short/Too Many Ns     Reads/s   Time in Aligner (s)
21,535,062     17,333,608 (80.49%)    2,875,797 (13.35%)     576,575 (2.68%)        749,082 (3.48%)           558,279   39

 Performance counter stats for 'numactl --interleave=0-7 --physcpubind=0-63 ./snap-aligner single /tmp/data/indexes/HG_index_snap /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq -t 64 -o /scratch/077-hpca4se-bioinf/jlenis/results/SNAP-Interleave/2593057.SNAP-Interleave.catwoman.t64.sam':

S0       16      2,569,870,825 cache-misses                                                  (18.85%)
S0       16  1,315,801,262,235 cycles                    #    0.000 GHz                      (20.32%)
S0       16    578,105,328,096 instructions              #    7.37  insns per cycle        
                                             #    0.03  stalled cycles per insn  (26.08%)
S0       16             87,553 cs                                                            (100.00%)
S0       16                251 migrations                                                    (100.00%)
S0       16            364,710 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    154,056,326,556 idle-cycles-frontend      #  196.52% frontend cycles idle     (17.80%)
S0       16    242,110,287,576 idle-cycles-backend       #  308.84% backend  cycles idle     (18.70%)
S0       16    224,418,559,294 L1-dcache-loads                                               (25.36%)
S0       16      3,296,431,802 L1-dcache-load-misses     #   22.50% of all L1-dcache hits    (31.89%)
S0       16      3,697,595,535 L1-dcache-stores                                              (32.39%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (31.76%)
S0       16      1,832,622,425 L1-icache-load-misses                                         (30.14%)
S0       16      7,196,996,710 LLC-loads                                                     (11.06%)
S0       16      1,592,253,277 LLC-stores                                                    (11.58%)
S0       16    <not supported> LLC-prefetches          
S0       16    255,711,106,963 dTLB-loads                                                    (16.93%)
S0       16        175,777,548 dTLB-load-misses          #    1.14% of all dTLB cache hits   (15.98%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    244,246,009,800 iTLB-loads                                                    (14.79%)
S0       16          1,995,036 iTLB-load-misses          #    0.01% of all iTLB cache hits   (9.05%)
S0       16    103,211,722,055 branch-loads                                                  (13.54%)
S0       16      8,266,843,801 branch-load-misses                                            (17.82%)
S1       16      1,287,768,631 cache-misses                                                  (18.78%)
S1       16  1,312,615,458,779 cycles                    #    0.000 GHz                      (20.47%)
S1       16    514,767,150,139 instructions              #    0.00  insns per cycle          (26.99%)
S1       16             47,205 cs                                                            (100.00%)
S1       16                153 migrations                                                    (100.00%)
S1       16            342,083 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    111,080,313,818 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.93%)
S1       16    259,491,963,958 idle-cycles-backend       #    0.00% backend  cycles idle     (18.78%)
S1       16    209,558,366,234 L1-dcache-loads                                               (24.56%)
S1       16      2,615,026,384 L1-dcache-load-misses                                         (31.24%)
S1       16      2,899,159,645 L1-dcache-stores                                              (31.36%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (29.97%)
S1       16      1,003,709,885 L1-icache-load-misses                                         (30.46%)
S1       16      4,045,323,596 LLC-loads                                                     (12.65%)
S1       16      1,193,062,692 LLC-stores                                                    (11.65%)
S1       16    <not supported> LLC-prefetches          
S1       16    238,588,253,260 dTLB-loads                                                    (16.86%)
S1       16        183,082,802 dTLB-load-misses                                              (15.36%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    252,226,947,839 iTLB-loads                                                    (14.39%)
S1       16          1,966,041 iTLB-load-misses                                              (8.60%)
S1       16     99,455,234,716 branch-loads                                                  (12.91%)
S1       16      8,462,216,899 branch-load-misses                                            (17.19%)
S2       16      1,280,963,141 cache-misses                                                  (21.77%)
S2       16  1,256,696,967,169 cycles                    #    0.000 GHz                      (20.11%)
S2       16    551,281,339,725 instructions              #    0.00  insns per cycle          (27.22%)
S2       16            101,606 cs                                                            (100.00%)
S2       16              4,371 migrations                                                    (100.00%)
S2       16            382,315 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    210,242,495,209 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.98%)
S2       16    324,942,316,518 idle-cycles-backend       #    0.00% backend  cycles idle     (15.97%)
S2       16    269,592,474,638 L1-dcache-loads                                               (22.32%)
S2       16      3,476,637,460 L1-dcache-load-misses                                         (25.04%)
S2       16      5,315,848,864 L1-dcache-stores                                              (26.72%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (23.11%)
S2       16      1,298,338,307 L1-icache-load-misses                                         (24.44%)
S2       16      6,598,117,359 LLC-loads                                                     (15.21%)
S2       16      3,009,498,345 LLC-stores                                                    (12.25%)
S2       16    <not supported> LLC-prefetches          
S2       16    251,460,751,507 dTLB-loads                                                    (19.10%)
S2       16        154,475,777 dTLB-load-misses                                              (18.65%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    210,886,131,480 iTLB-loads                                                    (17.34%)
S2       16          1,616,394 iTLB-load-misses                                              (11.18%)
S2       16     84,631,462,850 branch-loads                                                  (15.92%)
S2       16      7,280,672,025 branch-load-misses                                            (20.64%)
S3       16      1,192,450,657 cache-misses                                                  (20.76%)
S3       16  1,132,098,944,684 cycles                    #    0.000 GHz                      (22.52%)
S3       16    495,359,769,644 instructions              #    0.00  insns per cycle          (29.16%)
S3       16             56,612 cs                                                            (100.00%)
S3       16                656 migrations                                                    (100.00%)
S3       16            371,876 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    130,868,658,492 idle-cycles-frontend      #    0.00% frontend cycles idle     (19.19%)
S3       16    251,857,410,520 idle-cycles-backend       #    0.00% backend  cycles idle     (17.52%)
S3       16    234,231,056,107 L1-dcache-loads                                               (23.74%)
S3       16      3,033,564,326 L1-dcache-load-misses                                         (28.32%)
S3       16      3,516,436,700 L1-dcache-stores                                              (27.87%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (26.48%)
S3       16      1,135,703,397 L1-icache-load-misses                                         (27.37%)
S3       16      4,580,597,353 LLC-loads                                                     (12.27%)
S3       16      1,205,482,745 LLC-stores                                                    (11.88%)
S3       16    <not supported> LLC-prefetches          
S3       16    238,146,113,426 dTLB-loads                                                    (17.74%)
S3       16        162,405,231 dTLB-load-misses                                              (16.76%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    241,005,691,278 iTLB-loads                                                    (15.50%)
S3       16          1,800,316 iTLB-load-misses                                              (9.46%)
S3       16     89,413,417,038 branch-loads                                                  (14.49%)
S3       16      7,393,206,669 branch-load-misses                                            (19.87%)

      60.828712499 seconds time elapsed

#################################################################
#################################################################
