# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 922 \
    name output_buffer_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_buffer_3 \
    op interface \
    ports { output_buffer_3_address0 { O 9 vector } output_buffer_3_ce0 { O 1 bit } output_buffer_3_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_buffer_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 923 \
    name output_buffer_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_buffer_7 \
    op interface \
    ports { output_buffer_7_address0 { O 9 vector } output_buffer_7_ce0 { O 1 bit } output_buffer_7_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_buffer_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 924 \
    name output_buffer_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_buffer_11 \
    op interface \
    ports { output_buffer_11_address0 { O 9 vector } output_buffer_11_ce0 { O 1 bit } output_buffer_11_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_buffer_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 925 \
    name output_buffer_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_buffer_15 \
    op interface \
    ports { output_buffer_15_address0 { O 9 vector } output_buffer_15_ce0 { O 1 bit } output_buffer_15_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_buffer_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 926 \
    name output_buffer_19 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_buffer_19 \
    op interface \
    ports { output_buffer_19_address0 { O 9 vector } output_buffer_19_ce0 { O 1 bit } output_buffer_19_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_buffer_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 927 \
    name output_buffer_23 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_buffer_23 \
    op interface \
    ports { output_buffer_23_address0 { O 9 vector } output_buffer_23_ce0 { O 1 bit } output_buffer_23_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_buffer_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 928 \
    name output_buffer_27 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_buffer_27 \
    op interface \
    ports { output_buffer_27_address0 { O 9 vector } output_buffer_27_ce0 { O 1 bit } output_buffer_27_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_buffer_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 929 \
    name output_buffer_31 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_buffer_31 \
    op interface \
    ports { output_buffer_31_address0 { O 9 vector } output_buffer_31_ce0 { O 1 bit } output_buffer_31_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_buffer_31'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 919 \
    name OUT4 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_OUT4 \
    op interface \
    ports { m_axi_OUT4_AWVALID { O 1 bit } m_axi_OUT4_AWREADY { I 1 bit } m_axi_OUT4_AWADDR { O 64 vector } m_axi_OUT4_AWID { O 1 vector } m_axi_OUT4_AWLEN { O 32 vector } m_axi_OUT4_AWSIZE { O 3 vector } m_axi_OUT4_AWBURST { O 2 vector } m_axi_OUT4_AWLOCK { O 2 vector } m_axi_OUT4_AWCACHE { O 4 vector } m_axi_OUT4_AWPROT { O 3 vector } m_axi_OUT4_AWQOS { O 4 vector } m_axi_OUT4_AWREGION { O 4 vector } m_axi_OUT4_AWUSER { O 1 vector } m_axi_OUT4_WVALID { O 1 bit } m_axi_OUT4_WREADY { I 1 bit } m_axi_OUT4_WDATA { O 16 vector } m_axi_OUT4_WSTRB { O 2 vector } m_axi_OUT4_WLAST { O 1 bit } m_axi_OUT4_WID { O 1 vector } m_axi_OUT4_WUSER { O 1 vector } m_axi_OUT4_ARVALID { O 1 bit } m_axi_OUT4_ARREADY { I 1 bit } m_axi_OUT4_ARADDR { O 64 vector } m_axi_OUT4_ARID { O 1 vector } m_axi_OUT4_ARLEN { O 32 vector } m_axi_OUT4_ARSIZE { O 3 vector } m_axi_OUT4_ARBURST { O 2 vector } m_axi_OUT4_ARLOCK { O 2 vector } m_axi_OUT4_ARCACHE { O 4 vector } m_axi_OUT4_ARPROT { O 3 vector } m_axi_OUT4_ARQOS { O 4 vector } m_axi_OUT4_ARREGION { O 4 vector } m_axi_OUT4_ARUSER { O 1 vector } m_axi_OUT4_RVALID { I 1 bit } m_axi_OUT4_RREADY { O 1 bit } m_axi_OUT4_RDATA { I 16 vector } m_axi_OUT4_RLAST { I 1 bit } m_axi_OUT4_RID { I 1 vector } m_axi_OUT4_RFIFONUM { I 14 vector } m_axi_OUT4_RUSER { I 1 vector } m_axi_OUT4_RRESP { I 2 vector } m_axi_OUT4_BVALID { I 1 bit } m_axi_OUT4_BREADY { O 1 bit } m_axi_OUT4_BRESP { I 2 vector } m_axi_OUT4_BID { I 1 vector } m_axi_OUT4_BUSER { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 920 \
    name p_cast19_cast \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_cast19_cast \
    op interface \
    ports { p_cast19_cast { I 63 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 921 \
    name empty \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_empty \
    op interface \
    ports { empty { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 930 \
    name shl_ln3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shl_ln3 \
    op interface \
    ports { shl_ln3 { I 34 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 931 \
    name Out_Tc_Min_cast_cast_cast \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Out_Tc_Min_cast_cast_cast \
    op interface \
    ports { Out_Tc_Min_cast_cast_cast { I 31 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName My_Conv_flow_control_loop_pipe_sequential_init_U
set CompName My_Conv_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix My_Conv_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


