\hypertarget{group___c_m_s_i_s___core___instruction_interface}{\section{C\-M\-S\-I\-S Core Instruction Interface}
\label{group___c_m_s_i_s___core___instruction_interface}\index{C\-M\-S\-I\-S Core Instruction Interface@{C\-M\-S\-I\-S Core Instruction Interface}}
}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s___core___instruction_interface_gae84a2733711339c5eefeb0d899506b96}{\-\_\-\-\_\-attribute\-\_\-\-\_\-} ((section(\char`\"{}.rev16\-\_\-text\char`\"{}))) \-\_\-\-\_\-\-S\-T\-A\-T\-I\-C\-\_\-\-I\-N\-L\-I\-N\-E \-\_\-\-\_\-\-A\-S\-M \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{group___c_m_s_i_s___c_m3__core__definitions_ga8f5e0c8697e92da8a7e92732f477941d}{\-\_\-\-\_\-\-R\-E\-V16}(\hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{protocol_8h_a4e9aec275e566b978a3ccb4e043d8c61}{value})
\begin{DoxyCompactList}\small\item\em Reverse byte order (16 bit) \end{DoxyCompactList}\item 
\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga8e7a866927d3257a82b884ad14dbef4c}{\-\_\-\-\_\-attribute\-\_\-\-\_\-} ((section(\char`\"{}.revsh\-\_\-text\char`\"{}))) \-\_\-\-\_\-\-S\-T\-A\-T\-I\-C\-\_\-\-I\-N\-L\-I\-N\-E \-\_\-\-\_\-\-A\-S\-M \hyperlink{group___n_a_m_e_gafd12020da5a235dfcf0c3c748fb5baed}{int32\-\_\-t} \hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gac57c8f1832bf1d42d49d62a56871a78e}{\-\_\-\-\_\-\-R\-E\-V\-S\-H}(\hyperlink{group___n_a_m_e_gafd12020da5a235dfcf0c3c748fb5baed}{int32\-\_\-t} \hyperlink{protocol_8h_a4e9aec275e566b978a3ccb4e043d8c61}{value})
\begin{DoxyCompactList}\small\item\em Reverse byte order in signed short value. \end{DoxyCompactList}\item 
\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga9d077dccfe96153ce0a1255cd879715c}{\-\_\-\-\_\-attribute\-\_\-\-\_\-} ((always\-\_\-inline)) \-\_\-\-\_\-\-S\-T\-A\-T\-I\-C\-\_\-\-I\-N\-L\-I\-N\-E \hyperlink{group___n_a_m_e_ga18028b8badbf1ea7e704ccac3c488e82}{void} \-\_\-\-\_\-\-N\-O\-P(\hyperlink{group___n_a_m_e_ga18028b8badbf1ea7e704ccac3c488e82}{void})
\begin{DoxyCompactList}\small\item\em No Operation. \end{DoxyCompactList}\item 
\hyperlink{group___c_m_s_i_s___core___instruction_interface_gab9058611fde15cb40f6e7718deef51ad}{return} (op1)
\item 
\-\_\-\-\_\-\-A\-S\-M \hyperlink{group___c_m_s_i_s___core___instruction_interface_ga07f432095752f64c94d8ad10c23c3f15}{volatile} (\char`\"{}strexb \%0, \%2, \mbox{[}\%1\mbox{]}\char`\"{}\-:\char`\"{}=\&r\char`\"{}(result)\-:\char`\"{}r\char`\"{}(addr),\char`\"{}r\char`\"{}(value))
\item 
\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga0705cb6b31823e7d40c6e0046a1472aa}{return} (result)
\item 
\-\_\-\-\_\-\-A\-S\-M \hyperlink{group___c_m_s_i_s___core___instruction_interface_ga174ca03e9899621ed59c211c6168da69}{volatile} (\char`\"{}strexh \%0, \%2, \mbox{[}\%1\mbox{]}\char`\"{}\-:\char`\"{}=\&r\char`\"{}(result)\-:\char`\"{}r\char`\"{}(addr),\char`\"{}r\char`\"{}(value))
\item 
\-\_\-\-\_\-\-A\-S\-M \hyperlink{group___c_m_s_i_s___core___instruction_interface_gad7d93af13046b0378601b85c8c16673b}{volatile} (\char`\"{}strex \%0, \%2, \mbox{[}\%1\mbox{]}\char`\"{}\-:\char`\"{}=\&r\char`\"{}(result)\-:\char`\"{}r\char`\"{}(addr),\char`\"{}r\char`\"{}(value))
\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{group___c_m_s_i_s___core___instruction_interface_gadb2bb33809b6f35ba4d176cbec7c7b75}{op2}
\item 
\hyperlink{group___c_m_s_i_s___core___instruction_interface_gad7d93af13046b0378601b85c8c16673b}{volatile} \hyperlink{stdint_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\-\_\-t} $\ast$ \hyperlink{group___c_m_s_i_s___core___instruction_interface_gae5c31572d72f992f107a67f7c4e80d5b}{addr}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Access to dedicated instructions 

\subsection{Function Documentation}
\hypertarget{group___c_m_s_i_s___core___instruction_interface_gae84a2733711339c5eefeb0d899506b96}{\index{C\-M\-S\-I\-S Core Instruction Interface@{C\-M\-S\-I\-S Core Instruction Interface}!\-\_\-\-\_\-attribute\-\_\-\-\_\-@{\-\_\-\-\_\-attribute\-\_\-\-\_\-}}
\index{\-\_\-\-\_\-attribute\-\_\-\-\_\-@{\-\_\-\-\_\-attribute\-\_\-\-\_\-}!CMSIS Core Instruction Interface@{C\-M\-S\-I\-S Core Instruction Interface}}
\subsubsection[{\-\_\-\-\_\-attribute\-\_\-\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-attribute\-\_\-\-\_\-} (
\begin{DoxyParamCaption}
\item[{(section(\char`\"{}.rev16\-\_\-text\char`\"{}))}]{}
\end{DoxyParamCaption}
)}}\label{group___c_m_s_i_s___core___instruction_interface_gae84a2733711339c5eefeb0d899506b96}


Reverse byte order (16 bit) 

This function reverses the byte order in two unsigned short values.


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em value} & Value to reverse \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Reversed value 
\end{DoxyReturn}


Definition at line 114 of file core\-\_\-cm\-Instr.\-h.

\hypertarget{group___c_m_s_i_s___core___instruction_interface_ga8e7a866927d3257a82b884ad14dbef4c}{\index{C\-M\-S\-I\-S Core Instruction Interface@{C\-M\-S\-I\-S Core Instruction Interface}!\-\_\-\-\_\-attribute\-\_\-\-\_\-@{\-\_\-\-\_\-attribute\-\_\-\-\_\-}}
\index{\-\_\-\-\_\-attribute\-\_\-\-\_\-@{\-\_\-\-\_\-attribute\-\_\-\-\_\-}!CMSIS Core Instruction Interface@{C\-M\-S\-I\-S Core Instruction Interface}}
\subsubsection[{\-\_\-\-\_\-attribute\-\_\-\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-attribute\-\_\-\-\_\-} (
\begin{DoxyParamCaption}
\item[{(section(\char`\"{}.revsh\-\_\-text\char`\"{}))}]{}
\end{DoxyParamCaption}
)}}\label{group___c_m_s_i_s___core___instruction_interface_ga8e7a866927d3257a82b884ad14dbef4c}


Reverse byte order in signed short value. 

This function reverses the byte order in a signed short value with sign extension to integer.


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em value} & Value to reverse \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Reversed value 
\end{DoxyReturn}


Definition at line 128 of file core\-\_\-cm\-Instr.\-h.

\hypertarget{group___c_m_s_i_s___core___instruction_interface_ga9d077dccfe96153ce0a1255cd879715c}{\index{C\-M\-S\-I\-S Core Instruction Interface@{C\-M\-S\-I\-S Core Instruction Interface}!\-\_\-\-\_\-attribute\-\_\-\-\_\-@{\-\_\-\-\_\-attribute\-\_\-\-\_\-}}
\index{\-\_\-\-\_\-attribute\-\_\-\-\_\-@{\-\_\-\-\_\-attribute\-\_\-\-\_\-}!CMSIS Core Instruction Interface@{C\-M\-S\-I\-S Core Instruction Interface}}
\subsubsection[{\-\_\-\-\_\-attribute\-\_\-\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-attribute\-\_\-\-\_\-} (
\begin{DoxyParamCaption}
\item[{(always\-\_\-inline)}]{}
\end{DoxyParamCaption}
)}}\label{group___c_m_s_i_s___core___instruction_interface_ga9d077dccfe96153ce0a1255cd879715c}


No Operation. 

Count leading zeros.

Remove the exclusive lock.

S\-T\-R Exclusive (32 bit)

S\-T\-R Exclusive (16 bit)

S\-T\-R Exclusive (8 bit)

L\-D\-R Exclusive (32 bit)

L\-D\-R Exclusive (16 bit)

L\-D\-R Exclusive (8 bit)

Reverse bit order of value.

Rotate Right in unsigned value (32 bit)

Reverse byte order in signed short value.

Reverse byte order (16 bit)

Reverse byte order (32 bit)

Data Memory Barrier.

Data Synchronization Barrier.

Instruction Synchronization Barrier.

Send Event.

Wait For Event.

Wait For Interrupt.

No Operation does nothing. This instruction can be used for code alignment purposes.

Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs.

Wait For Event is a hint instruction that permits the processor to enter a low-\/power state until one of a number of events occurs.

Send Event is a hint instruction. It causes an event to be signaled to the C\-P\-U.

Instruction Synchronization Barrier flushes the pipeline in the processor, so that all instructions following the I\-S\-B are fetched from cache or memory, after the instruction has been completed.

This function acts as a special kind of Data Memory Barrier. It completes when all explicit memory accesses before this instruction complete.

This function ensures the apparent order of the explicit memory operations before and after the instruction, without ensuring their completion.

This function reverses the byte order in integer value.


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em value} & Value to reverse \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Reversed value
\end{DoxyReturn}
This function reverses the byte order in two unsigned short values.


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em value} & Value to reverse \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Reversed value
\end{DoxyReturn}
This function reverses the byte order in a signed short value with sign extension to integer.


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em value} & Value to reverse \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Reversed value
\end{DoxyReturn}
This function Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits.


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em value} & Value to rotate \\
\hline
\mbox{\tt in}  & {\em value} & Number of Bits to rotate \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Rotated value
\end{DoxyReturn}
This function reverses the bit order of the given value.


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em value} & Value to reverse \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Reversed value
\end{DoxyReturn}
This function performs a exclusive L\-D\-R command for 8 bit value.


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em ptr} & Pointer to data \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
value of type uint8\-\_\-t at ($\ast$ptr)
\end{DoxyReturn}
This function performs a exclusive L\-D\-R command for 16 bit values.


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em ptr} & Pointer to data \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
value of type uint16\-\_\-t at ($\ast$ptr)
\end{DoxyReturn}
This function performs a exclusive L\-D\-R command for 32 bit values.


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em ptr} & Pointer to data \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
value of type uint32\-\_\-t at ($\ast$ptr)
\end{DoxyReturn}
This function performs a exclusive S\-T\-R command for 8 bit values.


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em value} & Value to store \\
\hline
\mbox{\tt in}  & {\em ptr} & Pointer to location \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
0 Function succeeded 

1 Function failed
\end{DoxyReturn}
This function performs a exclusive S\-T\-R command for 16 bit values.


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em value} & Value to store \\
\hline
\mbox{\tt in}  & {\em ptr} & Pointer to location \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
0 Function succeeded 

1 Function failed
\end{DoxyReturn}
This function performs a exclusive S\-T\-R command for 32 bit values.


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em value} & Value to store \\
\hline
\mbox{\tt in}  & {\em ptr} & Pointer to location \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
0 Function succeeded 

1 Function failed
\end{DoxyReturn}
This function removes the exclusive lock which is created by L\-D\-R\-E\-X.

This function counts the number of leading zeros of a data value.


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em value} & Value to count the leading zeros \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
number of leading zeros in value 
\end{DoxyReturn}


Definition at line 286 of file core\-\_\-cm\-Instr.\-h.

\hypertarget{group___c_m_s_i_s___core___instruction_interface_gab9058611fde15cb40f6e7718deef51ad}{\index{C\-M\-S\-I\-S Core Instruction Interface@{C\-M\-S\-I\-S Core Instruction Interface}!return@{return}}
\index{return@{return}!CMSIS Core Instruction Interface@{C\-M\-S\-I\-S Core Instruction Interface}}
\subsubsection[{return}]{\setlength{\rightskip}{0pt plus 5cm}return (
\begin{DoxyParamCaption}
\item[{op1}]{}
\end{DoxyParamCaption}
)}}\label{group___c_m_s_i_s___core___instruction_interface_gab9058611fde15cb40f6e7718deef51ad}
\hypertarget{group___c_m_s_i_s___core___instruction_interface_ga0705cb6b31823e7d40c6e0046a1472aa}{\index{C\-M\-S\-I\-S Core Instruction Interface@{C\-M\-S\-I\-S Core Instruction Interface}!return@{return}}
\index{return@{return}!CMSIS Core Instruction Interface@{C\-M\-S\-I\-S Core Instruction Interface}}
\subsubsection[{return}]{\setlength{\rightskip}{0pt plus 5cm}return (
\begin{DoxyParamCaption}
\item[{result}]{}
\end{DoxyParamCaption}
)}}\label{group___c_m_s_i_s___core___instruction_interface_ga0705cb6b31823e7d40c6e0046a1472aa}
\hypertarget{group___c_m_s_i_s___core___instruction_interface_ga07f432095752f64c94d8ad10c23c3f15}{\index{C\-M\-S\-I\-S Core Instruction Interface@{C\-M\-S\-I\-S Core Instruction Interface}!volatile@{volatile}}
\index{volatile@{volatile}!CMSIS Core Instruction Interface@{C\-M\-S\-I\-S Core Instruction Interface}}
\subsubsection[{volatile}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-A\-S\-M volatile (
\begin{DoxyParamCaption}
\item[{\char`\"{}strexb \%}]{0, }
\item[{\%}]{2}
\end{DoxyParamCaption}
)}}\label{group___c_m_s_i_s___core___instruction_interface_ga07f432095752f64c94d8ad10c23c3f15}
\hypertarget{group___c_m_s_i_s___core___instruction_interface_ga174ca03e9899621ed59c211c6168da69}{\index{C\-M\-S\-I\-S Core Instruction Interface@{C\-M\-S\-I\-S Core Instruction Interface}!volatile@{volatile}}
\index{volatile@{volatile}!CMSIS Core Instruction Interface@{C\-M\-S\-I\-S Core Instruction Interface}}
\subsubsection[{volatile}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-A\-S\-M volatile (
\begin{DoxyParamCaption}
\item[{\char`\"{}strexh \%}]{0, }
\item[{\%}]{2}
\end{DoxyParamCaption}
)}}\label{group___c_m_s_i_s___core___instruction_interface_ga174ca03e9899621ed59c211c6168da69}
\hypertarget{group___c_m_s_i_s___core___instruction_interface_gad7d93af13046b0378601b85c8c16673b}{\index{C\-M\-S\-I\-S Core Instruction Interface@{C\-M\-S\-I\-S Core Instruction Interface}!volatile@{volatile}}
\index{volatile@{volatile}!CMSIS Core Instruction Interface@{C\-M\-S\-I\-S Core Instruction Interface}}
\subsubsection[{volatile}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-A\-S\-M volatile (
\begin{DoxyParamCaption}
\item[{\char`\"{}strex \%}]{0, }
\item[{\%}]{2}
\end{DoxyParamCaption}
)}}\label{group___c_m_s_i_s___core___instruction_interface_gad7d93af13046b0378601b85c8c16673b}


\subsection{Variable Documentation}
\hypertarget{group___c_m_s_i_s___core___instruction_interface_gae5c31572d72f992f107a67f7c4e80d5b}{\index{C\-M\-S\-I\-S Core Instruction Interface@{C\-M\-S\-I\-S Core Instruction Interface}!addr@{addr}}
\index{addr@{addr}!CMSIS Core Instruction Interface@{C\-M\-S\-I\-S Core Instruction Interface}}
\subsubsection[{addr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf volatile} {\bf uint32\-\_\-t} $\ast$ addr}}\label{group___c_m_s_i_s___core___instruction_interface_gae5c31572d72f992f107a67f7c4e80d5b}
{\bfseries Initial value\-:}
\begin{DoxyCode}
\{
   \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t} result
\end{DoxyCode}


Definition at line 498 of file core\-\_\-cm\-Instr.\-h.

\hypertarget{group___c_m_s_i_s___core___instruction_interface_gadb2bb33809b6f35ba4d176cbec7c7b75}{\index{C\-M\-S\-I\-S Core Instruction Interface@{C\-M\-S\-I\-S Core Instruction Interface}!op2@{op2}}
\index{op2@{op2}!CMSIS Core Instruction Interface@{C\-M\-S\-I\-S Core Instruction Interface}}
\subsubsection[{op2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\-\_\-t} op2}}\label{group___c_m_s_i_s___core___instruction_interface_gadb2bb33809b6f35ba4d176cbec7c7b75}
{\bfseries Initial value\-:}
\begin{DoxyCode}
\{

  \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"ror %0, %0, %1"} : \textcolor{stringliteral}{"+r"} (op1) : \textcolor{stringliteral}{"r"} (\hyperlink{group___c_m_s_i_s___core___instruction_interface_gadb2bb33809b6f35ba4d176cbec7c7b75}{op2}) )
\end{DoxyCode}


Definition at line 415 of file core\-\_\-cm\-Instr.\-h.

