/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire [10:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [8:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [16:0] celloutsig_0_33z;
  wire [5:0] celloutsig_0_34z;
  wire [8:0] celloutsig_0_4z;
  wire [22:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [11:0] celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [19:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [37:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [31:0] celloutsig_1_7z;
  wire [11:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~((celloutsig_0_5z[5] | celloutsig_0_0z[5]) & (celloutsig_0_0z[6] | celloutsig_0_0z[0]));
  assign celloutsig_1_5z = ~((celloutsig_1_1z[1] | celloutsig_1_0z) & (celloutsig_1_1z[1] | celloutsig_1_2z[13]));
  assign celloutsig_0_8z = ~((celloutsig_0_6z | celloutsig_0_2z) & (celloutsig_0_6z | in_data[24]));
  assign celloutsig_0_12z = ~((celloutsig_0_8z | celloutsig_0_7z[3]) & (celloutsig_0_6z | celloutsig_0_4z[2]));
  assign celloutsig_0_10z = celloutsig_0_7z[0] ^ celloutsig_0_0z[7];
  assign celloutsig_0_21z = celloutsig_0_20z[2] ^ celloutsig_0_19z[0];
  assign celloutsig_0_26z = celloutsig_0_24z[7] ^ in_data[91];
  assign celloutsig_0_33z = { celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_26z, celloutsig_0_21z, celloutsig_0_29z, celloutsig_0_19z, celloutsig_0_6z } + { celloutsig_0_5z[12:5], celloutsig_0_0z };
  assign celloutsig_0_4z = celloutsig_0_0z + in_data[45:37];
  assign celloutsig_1_2z = { in_data[115:101], celloutsig_1_1z } + { in_data[163:150], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_6z = in_data[187:184] + { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_7z = celloutsig_0_5z[20:11] + { celloutsig_0_5z[6], celloutsig_0_4z };
  assign celloutsig_1_18z = celloutsig_1_6z + celloutsig_1_11z[6:3];
  assign celloutsig_0_11z = celloutsig_0_5z[20:13] + in_data[8:1];
  assign celloutsig_0_1z = celloutsig_0_0z[6:1] + celloutsig_0_0z[7:2];
  assign celloutsig_0_18z = { celloutsig_0_7z[6:3], celloutsig_0_2z } + { celloutsig_0_17z[5:2], celloutsig_0_8z };
  assign celloutsig_0_20z = celloutsig_0_7z[4:2] + { celloutsig_0_18z[4:3], celloutsig_0_2z };
  assign celloutsig_0_24z = { in_data[92:85], celloutsig_0_22z } + { celloutsig_0_0z[4:0], celloutsig_0_23z, celloutsig_0_20z };
  reg [4:0] _18_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _18_ <= 5'h00;
    else _18_ <= { celloutsig_0_15z[7:4], celloutsig_0_12z };
  assign out_data[4:0] = _18_;
  assign celloutsig_0_34z = ~ celloutsig_0_33z[6:1];
  assign celloutsig_0_64z = ~ celloutsig_0_34z[4:2];
  assign celloutsig_1_1z = ~ { in_data[177:174], celloutsig_1_0z };
  assign celloutsig_1_4z = ~ { in_data[191:174], celloutsig_1_2z };
  assign celloutsig_0_17z = ~ { celloutsig_0_4z[8:3], celloutsig_0_2z };
  assign celloutsig_1_0z = & in_data[108:100];
  assign celloutsig_1_9z = & celloutsig_1_2z[5:3];
  assign celloutsig_1_19z = & celloutsig_1_10z[3:0];
  assign celloutsig_0_2z = & { celloutsig_0_1z, in_data[16:14] };
  assign celloutsig_0_23z = & { celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_4z[6] };
  assign celloutsig_1_3z = | { in_data[187:183], celloutsig_1_0z };
  assign celloutsig_0_22z = | { celloutsig_0_11z[7], celloutsig_0_17z };
  assign celloutsig_0_29z = | celloutsig_0_5z[11:4];
  assign celloutsig_0_0z = in_data[41:33] <<< in_data[88:80];
  assign celloutsig_0_5z = { celloutsig_0_0z[8:1], celloutsig_0_0z, celloutsig_0_1z } <<< in_data[89:67];
  assign celloutsig_1_7z = { in_data[127:97], celloutsig_1_0z } <<< { celloutsig_1_4z[20:13], celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_1_8z = in_data[138:127] <<< { celloutsig_1_7z[21:15], celloutsig_1_1z };
  assign celloutsig_1_11z = { celloutsig_1_8z[8:3], celloutsig_1_9z } <<< celloutsig_1_2z[19:13];
  assign celloutsig_0_13z = celloutsig_0_5z[14:8] <<< celloutsig_0_4z[6:0];
  assign celloutsig_0_15z = celloutsig_0_5z[12:2] <<< { celloutsig_0_12z, celloutsig_0_7z };
  assign celloutsig_0_16z = { celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_8z } <<< in_data[51:49];
  assign celloutsig_0_19z = celloutsig_0_7z[9:5] <<< { celloutsig_0_5z[3:1], celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_1_10z = celloutsig_1_4z[18:7] >>> { celloutsig_1_8z[11:5], celloutsig_1_6z, celloutsig_1_0z };
  assign { out_data[131:128], out_data[96], out_data[34:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_64z };
endmodule
