

================================================================
== Vivado HLS Report for 'Conv_0_conv196'
================================================================
* Date:           Fri Feb  7 09:58:42 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        partition_0
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.312 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2319|     2320| 11.595 us | 11.600 us |  2319|  2320|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+---------+---------+-----------+-----------+------+------+----------+
        |                    |         |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
        |      Instance      |  Module |   min   |   max   |    min    |    max    |  min |  max |   Type   |
        +--------------------+---------+---------+---------+-----------+-----------+------+------+----------+
        |grp_conv368_fu_126  |conv368  |     2318|     2319| 11.590 us | 11.595 us |  2311|  2311| dataflow |
        +--------------------+---------+---------+---------+-----------+-----------+------+------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      6|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|     25|    5197|   5378|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    258|    -|
|Register         |        -|      -|       6|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     25|    5203|   5642|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     11|       4|     10|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------+---------+-------+------+------+-----+
    |      Instance      |  Module | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------+---------+---------+-------+------+------+-----+
    |grp_conv368_fu_126  |conv368  |        0|     25|  5197|  5378|    0|
    +--------------------+---------+---------+-------+------+------+-----+
    |Total               |         |        0|     25|  5197|  5378|    0|
    +--------------------+---------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state1                      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_conv368_fu_126_ap_done   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_conv368_fu_126_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0|   6|           3|           3|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  15|          3|    1|          3|
    |ap_done            |   9|          2|    1|          2|
    |in_V_V4120_read    |   9|          2|    1|          2|
    |in_V_V4121_read    |   9|          2|    1|          2|
    |in_V_V4122_read    |   9|          2|    1|          2|
    |in_V_V4123_read    |   9|          2|    1|          2|
    |in_V_V424124_read  |   9|          2|    1|          2|
    |in_V_V424125_read  |   9|          2|    1|          2|
    |in_V_V424126_read  |   9|          2|    1|          2|
    |in_V_V424127_read  |   9|          2|    1|          2|
    |in_V_V424_read     |   9|          2|    1|          2|
    |in_V_V425128_read  |   9|          2|    1|          2|
    |in_V_V425129_read  |   9|          2|    1|          2|
    |in_V_V425130_read  |   9|          2|    1|          2|
    |in_V_V425131_read  |   9|          2|    1|          2|
    |in_V_V425_read     |   9|          2|    1|          2|
    |in_V_V426132_read  |   9|          2|    1|          2|
    |in_V_V426133_read  |   9|          2|    1|          2|
    |in_V_V426134_read  |   9|          2|    1|          2|
    |in_V_V426135_read  |   9|          2|    1|          2|
    |in_V_V426_read     |   9|          2|    1|          2|
    |in_V_V427136_read  |   9|          2|    1|          2|
    |in_V_V427137_read  |   9|          2|    1|          2|
    |in_V_V427138_read  |   9|          2|    1|          2|
    |in_V_V427139_read  |   9|          2|    1|          2|
    |in_V_V427_read     |   9|          2|    1|          2|
    |in_V_V4_read       |   9|          2|    1|          2|
    |out_V_V7_write     |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 258|         57|   28|         57|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+---+----+-----+-----------+
    |                   Name                  | FF| LUT| Bits| Const Bits|
    +-----------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                |  2|   0|    2|          0|
    |ap_done_reg                              |  1|   0|    1|          0|
    |ap_sync_reg_grp_conv368_fu_126_ap_done   |  1|   0|    1|          0|
    |ap_sync_reg_grp_conv368_fu_126_ap_ready  |  1|   0|    1|          0|
    |grp_conv368_fu_126_ap_start_reg          |  1|   0|    1|          0|
    +-----------------------------------------+---+----+-----+-----------+
    |Total                                    |  6|   0|    6|          0|
    +-----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | Conv_0_conv196 | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | Conv_0_conv196 | return value |
|ap_start                |  in |    1| ap_ctrl_hs | Conv_0_conv196 | return value |
|ap_done                 | out |    1| ap_ctrl_hs | Conv_0_conv196 | return value |
|ap_continue             |  in |    1| ap_ctrl_hs | Conv_0_conv196 | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | Conv_0_conv196 | return value |
|ap_ready                | out |    1| ap_ctrl_hs | Conv_0_conv196 | return value |
|weights_V1525_address0  | out |    2|  ap_stable |  weights_V1525 |     array    |
|weights_V1525_ce0       | out |    1|  ap_stable |  weights_V1525 |     array    |
|weights_V1525_q0        |  in |   16|  ap_stable |  weights_V1525 |     array    |
|weights_V1526_address0  | out |    2|  ap_stable |  weights_V1526 |     array    |
|weights_V1526_ce0       | out |    1|  ap_stable |  weights_V1526 |     array    |
|weights_V1526_q0        |  in |   16|  ap_stable |  weights_V1526 |     array    |
|weights_V1527_address0  | out |    2|  ap_stable |  weights_V1527 |     array    |
|weights_V1527_ce0       | out |    1|  ap_stable |  weights_V1527 |     array    |
|weights_V1527_q0        |  in |   16|  ap_stable |  weights_V1527 |     array    |
|weights_V1528_address0  | out |    2|  ap_stable |  weights_V1528 |     array    |
|weights_V1528_ce0       | out |    1|  ap_stable |  weights_V1528 |     array    |
|weights_V1528_q0        |  in |   16|  ap_stable |  weights_V1528 |     array    |
|weights_V1529_address0  | out |    2|  ap_stable |  weights_V1529 |     array    |
|weights_V1529_ce0       | out |    1|  ap_stable |  weights_V1529 |     array    |
|weights_V1529_q0        |  in |   16|  ap_stable |  weights_V1529 |     array    |
|weights_V1630_address0  | out |    2|  ap_stable |  weights_V1630 |     array    |
|weights_V1630_ce0       | out |    1|  ap_stable |  weights_V1630 |     array    |
|weights_V1630_q0        |  in |   16|  ap_stable |  weights_V1630 |     array    |
|weights_V1631_address0  | out |    2|  ap_stable |  weights_V1631 |     array    |
|weights_V1631_ce0       | out |    1|  ap_stable |  weights_V1631 |     array    |
|weights_V1631_q0        |  in |   16|  ap_stable |  weights_V1631 |     array    |
|weights_V1632_address0  | out |    2|  ap_stable |  weights_V1632 |     array    |
|weights_V1632_ce0       | out |    1|  ap_stable |  weights_V1632 |     array    |
|weights_V1632_q0        |  in |   16|  ap_stable |  weights_V1632 |     array    |
|weights_V1633_address0  | out |    2|  ap_stable |  weights_V1633 |     array    |
|weights_V1633_ce0       | out |    1|  ap_stable |  weights_V1633 |     array    |
|weights_V1633_q0        |  in |   16|  ap_stable |  weights_V1633 |     array    |
|weights_V1634_address0  | out |    2|  ap_stable |  weights_V1634 |     array    |
|weights_V1634_ce0       | out |    1|  ap_stable |  weights_V1634 |     array    |
|weights_V1634_q0        |  in |   16|  ap_stable |  weights_V1634 |     array    |
|weights_V1735_address0  | out |    2|  ap_stable |  weights_V1735 |     array    |
|weights_V1735_ce0       | out |    1|  ap_stable |  weights_V1735 |     array    |
|weights_V1735_q0        |  in |   16|  ap_stable |  weights_V1735 |     array    |
|weights_V1736_address0  | out |    2|  ap_stable |  weights_V1736 |     array    |
|weights_V1736_ce0       | out |    1|  ap_stable |  weights_V1736 |     array    |
|weights_V1736_q0        |  in |   16|  ap_stable |  weights_V1736 |     array    |
|weights_V1737_address0  | out |    2|  ap_stable |  weights_V1737 |     array    |
|weights_V1737_ce0       | out |    1|  ap_stable |  weights_V1737 |     array    |
|weights_V1737_q0        |  in |   16|  ap_stable |  weights_V1737 |     array    |
|weights_V1738_address0  | out |    2|  ap_stable |  weights_V1738 |     array    |
|weights_V1738_ce0       | out |    1|  ap_stable |  weights_V1738 |     array    |
|weights_V1738_q0        |  in |   16|  ap_stable |  weights_V1738 |     array    |
|weights_V1739_address0  | out |    2|  ap_stable |  weights_V1739 |     array    |
|weights_V1739_ce0       | out |    1|  ap_stable |  weights_V1739 |     array    |
|weights_V1739_q0        |  in |   16|  ap_stable |  weights_V1739 |     array    |
|weights_V1840_address0  | out |    2|  ap_stable |  weights_V1840 |     array    |
|weights_V1840_ce0       | out |    1|  ap_stable |  weights_V1840 |     array    |
|weights_V1840_q0        |  in |   16|  ap_stable |  weights_V1840 |     array    |
|weights_V1841_address0  | out |    2|  ap_stable |  weights_V1841 |     array    |
|weights_V1841_ce0       | out |    1|  ap_stable |  weights_V1841 |     array    |
|weights_V1841_q0        |  in |   16|  ap_stable |  weights_V1841 |     array    |
|weights_V1842_address0  | out |    2|  ap_stable |  weights_V1842 |     array    |
|weights_V1842_ce0       | out |    1|  ap_stable |  weights_V1842 |     array    |
|weights_V1842_q0        |  in |   16|  ap_stable |  weights_V1842 |     array    |
|weights_V1843_address0  | out |    2|  ap_stable |  weights_V1843 |     array    |
|weights_V1843_ce0       | out |    1|  ap_stable |  weights_V1843 |     array    |
|weights_V1843_q0        |  in |   16|  ap_stable |  weights_V1843 |     array    |
|weights_V1844_address0  | out |    2|  ap_stable |  weights_V1844 |     array    |
|weights_V1844_ce0       | out |    1|  ap_stable |  weights_V1844 |     array    |
|weights_V1844_q0        |  in |   16|  ap_stable |  weights_V1844 |     array    |
|weights_V1945_address0  | out |    2|  ap_stable |  weights_V1945 |     array    |
|weights_V1945_ce0       | out |    1|  ap_stable |  weights_V1945 |     array    |
|weights_V1945_q0        |  in |   16|  ap_stable |  weights_V1945 |     array    |
|weights_V1946_address0  | out |    2|  ap_stable |  weights_V1946 |     array    |
|weights_V1946_ce0       | out |    1|  ap_stable |  weights_V1946 |     array    |
|weights_V1946_q0        |  in |   16|  ap_stable |  weights_V1946 |     array    |
|weights_V1947_address0  | out |    2|  ap_stable |  weights_V1947 |     array    |
|weights_V1947_ce0       | out |    1|  ap_stable |  weights_V1947 |     array    |
|weights_V1947_q0        |  in |   16|  ap_stable |  weights_V1947 |     array    |
|weights_V1948_address0  | out |    2|  ap_stable |  weights_V1948 |     array    |
|weights_V1948_ce0       | out |    1|  ap_stable |  weights_V1948 |     array    |
|weights_V1948_q0        |  in |   16|  ap_stable |  weights_V1948 |     array    |
|weights_V1949_address0  | out |    2|  ap_stable |  weights_V1949 |     array    |
|weights_V1949_ce0       | out |    1|  ap_stable |  weights_V1949 |     array    |
|weights_V1949_q0        |  in |   16|  ap_stable |  weights_V1949 |     array    |
|in_V_V4_dout            |  in |   16|   ap_fifo  |     in_V_V4    |    pointer   |
|in_V_V4_empty_n         |  in |    1|   ap_fifo  |     in_V_V4    |    pointer   |
|in_V_V4_read            | out |    1|   ap_fifo  |     in_V_V4    |    pointer   |
|in_V_V4120_dout         |  in |   16|   ap_fifo  |   in_V_V4120   |    pointer   |
|in_V_V4120_empty_n      |  in |    1|   ap_fifo  |   in_V_V4120   |    pointer   |
|in_V_V4120_read         | out |    1|   ap_fifo  |   in_V_V4120   |    pointer   |
|in_V_V4121_dout         |  in |   16|   ap_fifo  |   in_V_V4121   |    pointer   |
|in_V_V4121_empty_n      |  in |    1|   ap_fifo  |   in_V_V4121   |    pointer   |
|in_V_V4121_read         | out |    1|   ap_fifo  |   in_V_V4121   |    pointer   |
|in_V_V4122_dout         |  in |   16|   ap_fifo  |   in_V_V4122   |    pointer   |
|in_V_V4122_empty_n      |  in |    1|   ap_fifo  |   in_V_V4122   |    pointer   |
|in_V_V4122_read         | out |    1|   ap_fifo  |   in_V_V4122   |    pointer   |
|in_V_V4123_dout         |  in |   16|   ap_fifo  |   in_V_V4123   |    pointer   |
|in_V_V4123_empty_n      |  in |    1|   ap_fifo  |   in_V_V4123   |    pointer   |
|in_V_V4123_read         | out |    1|   ap_fifo  |   in_V_V4123   |    pointer   |
|in_V_V424_dout          |  in |   16|   ap_fifo  |    in_V_V424   |    pointer   |
|in_V_V424_empty_n       |  in |    1|   ap_fifo  |    in_V_V424   |    pointer   |
|in_V_V424_read          | out |    1|   ap_fifo  |    in_V_V424   |    pointer   |
|in_V_V424124_dout       |  in |   16|   ap_fifo  |  in_V_V424124  |    pointer   |
|in_V_V424124_empty_n    |  in |    1|   ap_fifo  |  in_V_V424124  |    pointer   |
|in_V_V424124_read       | out |    1|   ap_fifo  |  in_V_V424124  |    pointer   |
|in_V_V424125_dout       |  in |   16|   ap_fifo  |  in_V_V424125  |    pointer   |
|in_V_V424125_empty_n    |  in |    1|   ap_fifo  |  in_V_V424125  |    pointer   |
|in_V_V424125_read       | out |    1|   ap_fifo  |  in_V_V424125  |    pointer   |
|in_V_V424126_dout       |  in |   16|   ap_fifo  |  in_V_V424126  |    pointer   |
|in_V_V424126_empty_n    |  in |    1|   ap_fifo  |  in_V_V424126  |    pointer   |
|in_V_V424126_read       | out |    1|   ap_fifo  |  in_V_V424126  |    pointer   |
|in_V_V424127_dout       |  in |   16|   ap_fifo  |  in_V_V424127  |    pointer   |
|in_V_V424127_empty_n    |  in |    1|   ap_fifo  |  in_V_V424127  |    pointer   |
|in_V_V424127_read       | out |    1|   ap_fifo  |  in_V_V424127  |    pointer   |
|in_V_V425_dout          |  in |   16|   ap_fifo  |    in_V_V425   |    pointer   |
|in_V_V425_empty_n       |  in |    1|   ap_fifo  |    in_V_V425   |    pointer   |
|in_V_V425_read          | out |    1|   ap_fifo  |    in_V_V425   |    pointer   |
|in_V_V425128_dout       |  in |   16|   ap_fifo  |  in_V_V425128  |    pointer   |
|in_V_V425128_empty_n    |  in |    1|   ap_fifo  |  in_V_V425128  |    pointer   |
|in_V_V425128_read       | out |    1|   ap_fifo  |  in_V_V425128  |    pointer   |
|in_V_V425129_dout       |  in |   16|   ap_fifo  |  in_V_V425129  |    pointer   |
|in_V_V425129_empty_n    |  in |    1|   ap_fifo  |  in_V_V425129  |    pointer   |
|in_V_V425129_read       | out |    1|   ap_fifo  |  in_V_V425129  |    pointer   |
|in_V_V425130_dout       |  in |   16|   ap_fifo  |  in_V_V425130  |    pointer   |
|in_V_V425130_empty_n    |  in |    1|   ap_fifo  |  in_V_V425130  |    pointer   |
|in_V_V425130_read       | out |    1|   ap_fifo  |  in_V_V425130  |    pointer   |
|in_V_V425131_dout       |  in |   16|   ap_fifo  |  in_V_V425131  |    pointer   |
|in_V_V425131_empty_n    |  in |    1|   ap_fifo  |  in_V_V425131  |    pointer   |
|in_V_V425131_read       | out |    1|   ap_fifo  |  in_V_V425131  |    pointer   |
|in_V_V426_dout          |  in |   16|   ap_fifo  |    in_V_V426   |    pointer   |
|in_V_V426_empty_n       |  in |    1|   ap_fifo  |    in_V_V426   |    pointer   |
|in_V_V426_read          | out |    1|   ap_fifo  |    in_V_V426   |    pointer   |
|in_V_V426132_dout       |  in |   16|   ap_fifo  |  in_V_V426132  |    pointer   |
|in_V_V426132_empty_n    |  in |    1|   ap_fifo  |  in_V_V426132  |    pointer   |
|in_V_V426132_read       | out |    1|   ap_fifo  |  in_V_V426132  |    pointer   |
|in_V_V426133_dout       |  in |   16|   ap_fifo  |  in_V_V426133  |    pointer   |
|in_V_V426133_empty_n    |  in |    1|   ap_fifo  |  in_V_V426133  |    pointer   |
|in_V_V426133_read       | out |    1|   ap_fifo  |  in_V_V426133  |    pointer   |
|in_V_V426134_dout       |  in |   16|   ap_fifo  |  in_V_V426134  |    pointer   |
|in_V_V426134_empty_n    |  in |    1|   ap_fifo  |  in_V_V426134  |    pointer   |
|in_V_V426134_read       | out |    1|   ap_fifo  |  in_V_V426134  |    pointer   |
|in_V_V426135_dout       |  in |   16|   ap_fifo  |  in_V_V426135  |    pointer   |
|in_V_V426135_empty_n    |  in |    1|   ap_fifo  |  in_V_V426135  |    pointer   |
|in_V_V426135_read       | out |    1|   ap_fifo  |  in_V_V426135  |    pointer   |
|in_V_V427_dout          |  in |   16|   ap_fifo  |    in_V_V427   |    pointer   |
|in_V_V427_empty_n       |  in |    1|   ap_fifo  |    in_V_V427   |    pointer   |
|in_V_V427_read          | out |    1|   ap_fifo  |    in_V_V427   |    pointer   |
|in_V_V427136_dout       |  in |   16|   ap_fifo  |  in_V_V427136  |    pointer   |
|in_V_V427136_empty_n    |  in |    1|   ap_fifo  |  in_V_V427136  |    pointer   |
|in_V_V427136_read       | out |    1|   ap_fifo  |  in_V_V427136  |    pointer   |
|in_V_V427137_dout       |  in |   16|   ap_fifo  |  in_V_V427137  |    pointer   |
|in_V_V427137_empty_n    |  in |    1|   ap_fifo  |  in_V_V427137  |    pointer   |
|in_V_V427137_read       | out |    1|   ap_fifo  |  in_V_V427137  |    pointer   |
|in_V_V427138_dout       |  in |   16|   ap_fifo  |  in_V_V427138  |    pointer   |
|in_V_V427138_empty_n    |  in |    1|   ap_fifo  |  in_V_V427138  |    pointer   |
|in_V_V427138_read       | out |    1|   ap_fifo  |  in_V_V427138  |    pointer   |
|in_V_V427139_dout       |  in |   16|   ap_fifo  |  in_V_V427139  |    pointer   |
|in_V_V427139_empty_n    |  in |    1|   ap_fifo  |  in_V_V427139  |    pointer   |
|in_V_V427139_read       | out |    1|   ap_fifo  |  in_V_V427139  |    pointer   |
|out_V_V7_din            | out |   30|   ap_fifo  |    out_V_V7    |    pointer   |
|out_V_V7_full_n         |  in |    1|   ap_fifo  |    out_V_V7    |    pointer   |
|out_V_V7_write          | out |    1|   ap_fifo  |    out_V_V7    |    pointer   |
+------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 3 [2/2] (0.00ns)   --->   "call fastcc void @conv368(i16* %in_V_V4, i16* %in_V_V4120, i16* %in_V_V4121, i16* %in_V_V4122, i16* %in_V_V4123, i16* %in_V_V424, i16* %in_V_V424124, i16* %in_V_V424125, i16* %in_V_V424126, i16* %in_V_V424127, i16* %in_V_V425, i16* %in_V_V425128, i16* %in_V_V425129, i16* %in_V_V425130, i16* %in_V_V425131, i16* %in_V_V426, i16* %in_V_V426132, i16* %in_V_V426133, i16* %in_V_V426134, i16* %in_V_V426135, i16* %in_V_V427, i16* %in_V_V427136, i16* %in_V_V427137, i16* %in_V_V427138, i16* %in_V_V427139, [4 x i16]* %weights_V1525, [4 x i16]* %weights_V1526, [4 x i16]* %weights_V1527, [4 x i16]* %weights_V1528, [4 x i16]* %weights_V1529, [4 x i16]* %weights_V1630, [4 x i16]* %weights_V1631, [4 x i16]* %weights_V1632, [4 x i16]* %weights_V1633, [4 x i16]* %weights_V1634, [4 x i16]* %weights_V1735, [4 x i16]* %weights_V1736, [4 x i16]* %weights_V1737, [4 x i16]* %weights_V1738, [4 x i16]* %weights_V1739, [4 x i16]* %weights_V1840, [4 x i16]* %weights_V1841, [4 x i16]* %weights_V1842, [4 x i16]* %weights_V1843, [4 x i16]* %weights_V1844, [4 x i16]* %weights_V1945, [4 x i16]* %weights_V1946, [4 x i16]* %weights_V1947, [4 x i16]* %weights_V1948, [4 x i16]* %weights_V1949, i30* %out_V_V7)" [partition_0/src/Conv_0.cpp:68]   --->   Operation 3 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V1525)"   --->   Operation 4 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V1526)"   --->   Operation 5 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V1527)"   --->   Operation 6 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V1528)"   --->   Operation 7 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V1529)"   --->   Operation 8 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V1630)"   --->   Operation 9 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V1631)"   --->   Operation 10 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V1632)"   --->   Operation 11 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V1633)"   --->   Operation 12 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V1634)"   --->   Operation 13 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V1735)"   --->   Operation 14 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V1736)"   --->   Operation 15 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V1737)"   --->   Operation 16 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V1738)"   --->   Operation 17 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V1739)"   --->   Operation 18 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V1840)"   --->   Operation 19 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V1841)"   --->   Operation 20 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V1842)"   --->   Operation 21 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V1843)"   --->   Operation 22 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V1844)"   --->   Operation 23 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V1945)"   --->   Operation 24 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V1946)"   --->   Operation 25 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V1947)"   --->   Operation 26 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V1948)"   --->   Operation 27 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* %weights_V1949)"   --->   Operation 28 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V1949, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 29 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V1948, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 30 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V1947, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 31 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V1946, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 32 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V1945, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 33 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V1844, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 34 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V1843, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 35 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V1842, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 36 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V1841, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 37 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V1840, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 38 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V1739, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 39 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V1738, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 40 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V1737, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 41 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V1736, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 42 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V1735, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 43 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V1634, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 44 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V1633, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 45 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V1632, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 46 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V1631, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 47 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V1630, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 48 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V1529, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 49 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V1528, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 50 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V1527, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 51 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V1526, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 52 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* %weights_V1525, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 53 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i30* %out_V_V7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V427139, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V427138, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V427137, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V427136, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V427, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V426135, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V426134, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V426133, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V426132, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V426, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V425131, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V425130, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V425129, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V425128, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V425, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V424127, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V424126, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V424125, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V424124, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V424, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V4123, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V4122, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V4121, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V4120, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/2] (0.00ns)   --->   "call fastcc void @conv368(i16* %in_V_V4, i16* %in_V_V4120, i16* %in_V_V4121, i16* %in_V_V4122, i16* %in_V_V4123, i16* %in_V_V424, i16* %in_V_V424124, i16* %in_V_V424125, i16* %in_V_V424126, i16* %in_V_V424127, i16* %in_V_V425, i16* %in_V_V425128, i16* %in_V_V425129, i16* %in_V_V425130, i16* %in_V_V425131, i16* %in_V_V426, i16* %in_V_V426132, i16* %in_V_V426133, i16* %in_V_V426134, i16* %in_V_V426135, i16* %in_V_V427, i16* %in_V_V427136, i16* %in_V_V427137, i16* %in_V_V427138, i16* %in_V_V427139, [4 x i16]* %weights_V1525, [4 x i16]* %weights_V1526, [4 x i16]* %weights_V1527, [4 x i16]* %weights_V1528, [4 x i16]* %weights_V1529, [4 x i16]* %weights_V1630, [4 x i16]* %weights_V1631, [4 x i16]* %weights_V1632, [4 x i16]* %weights_V1633, [4 x i16]* %weights_V1634, [4 x i16]* %weights_V1735, [4 x i16]* %weights_V1736, [4 x i16]* %weights_V1737, [4 x i16]* %weights_V1738, [4 x i16]* %weights_V1739, [4 x i16]* %weights_V1840, [4 x i16]* %weights_V1841, [4 x i16]* %weights_V1842, [4 x i16]* %weights_V1843, [4 x i16]* %weights_V1844, [4 x i16]* %weights_V1945, [4 x i16]* %weights_V1946, [4 x i16]* %weights_V1947, [4 x i16]* %weights_V1948, [4 x i16]* %weights_V1949, i30* %out_V_V7)" [partition_0/src/Conv_0.cpp:68]   --->   Operation 80 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "ret void" [partition_0/src/Conv_0.cpp:86]   --->   Operation 81 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weights_V1525]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ weights_V1526]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ weights_V1527]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ weights_V1528]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ weights_V1529]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ weights_V1630]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ weights_V1631]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ weights_V1632]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ weights_V1633]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ weights_V1634]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ weights_V1735]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ weights_V1736]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ weights_V1737]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ weights_V1738]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ weights_V1739]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ weights_V1840]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ weights_V1841]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ weights_V1842]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ weights_V1843]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ weights_V1844]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ weights_V1945]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ weights_V1946]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ weights_V1947]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ weights_V1948]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ weights_V1949]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ in_V_V4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V4120]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V4121]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V4122]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V4123]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V424]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V424124]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V424125]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V424126]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V424127]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V425]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V425128]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V425129]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V425130]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V425131]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V426]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V426132]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V426133]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V426134]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V426135]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V427]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V427136]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V427137]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V427138]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V427139]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specstablecontent_ln0 (specstablecontent) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
call_ln68             (call             ) [ 000]
ret_ln86              (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weights_V1525">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V1525"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weights_V1526">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V1526"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights_V1527">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V1527"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights_V1528">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V1528"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights_V1529">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V1529"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights_V1630">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V1630"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="weights_V1631">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V1631"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="weights_V1632">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V1632"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weights_V1633">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V1633"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weights_V1634">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V1634"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="weights_V1735">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V1735"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="weights_V1736">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V1736"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="weights_V1737">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V1737"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="weights_V1738">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V1738"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="weights_V1739">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V1739"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="weights_V1840">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V1840"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="weights_V1841">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V1841"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="weights_V1842">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V1842"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="weights_V1843">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V1843"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="weights_V1844">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V1844"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="weights_V1945">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V1945"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="weights_V1946">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V1946"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="weights_V1947">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V1947"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="weights_V1948">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V1948"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="weights_V1949">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_V1949"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="in_V_V4">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="in_V_V4120">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V4120"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="in_V_V4121">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V4121"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="in_V_V4122">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V4122"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="in_V_V4123">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V4123"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="in_V_V424">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V424"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="in_V_V424124">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V424124"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="in_V_V424125">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V424125"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="in_V_V424126">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V424126"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="in_V_V424127">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V424127"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="in_V_V425">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V425"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="in_V_V425128">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V425128"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="in_V_V425129">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V425129"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="in_V_V425130">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V425130"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="in_V_V425131">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V425131"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="in_V_V426">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V426"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="in_V_V426132">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V426132"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="in_V_V426133">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V426133"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="in_V_V426134">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V426134"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="in_V_V426135">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V426135"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="in_V_V427">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V427"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="in_V_V427136">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V427136"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="in_V_V427137">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V427137"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="in_V_V427138">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V427138"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="in_V_V427139">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V427139"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="out_V_V7">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V7"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv368"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1004" name="grp_conv368_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="0"/>
<pin id="129" dir="0" index="2" bw="16" slack="0"/>
<pin id="130" dir="0" index="3" bw="16" slack="0"/>
<pin id="131" dir="0" index="4" bw="16" slack="0"/>
<pin id="132" dir="0" index="5" bw="16" slack="0"/>
<pin id="133" dir="0" index="6" bw="16" slack="0"/>
<pin id="134" dir="0" index="7" bw="16" slack="0"/>
<pin id="135" dir="0" index="8" bw="16" slack="0"/>
<pin id="136" dir="0" index="9" bw="16" slack="0"/>
<pin id="137" dir="0" index="10" bw="16" slack="0"/>
<pin id="138" dir="0" index="11" bw="16" slack="0"/>
<pin id="139" dir="0" index="12" bw="16" slack="0"/>
<pin id="140" dir="0" index="13" bw="16" slack="0"/>
<pin id="141" dir="0" index="14" bw="16" slack="0"/>
<pin id="142" dir="0" index="15" bw="16" slack="0"/>
<pin id="143" dir="0" index="16" bw="16" slack="0"/>
<pin id="144" dir="0" index="17" bw="16" slack="0"/>
<pin id="145" dir="0" index="18" bw="16" slack="0"/>
<pin id="146" dir="0" index="19" bw="16" slack="0"/>
<pin id="147" dir="0" index="20" bw="16" slack="0"/>
<pin id="148" dir="0" index="21" bw="16" slack="0"/>
<pin id="149" dir="0" index="22" bw="16" slack="0"/>
<pin id="150" dir="0" index="23" bw="16" slack="0"/>
<pin id="151" dir="0" index="24" bw="16" slack="0"/>
<pin id="152" dir="0" index="25" bw="16" slack="0"/>
<pin id="153" dir="0" index="26" bw="16" slack="0"/>
<pin id="154" dir="0" index="27" bw="16" slack="0"/>
<pin id="155" dir="0" index="28" bw="16" slack="0"/>
<pin id="156" dir="0" index="29" bw="16" slack="0"/>
<pin id="157" dir="0" index="30" bw="16" slack="0"/>
<pin id="158" dir="0" index="31" bw="16" slack="0"/>
<pin id="159" dir="0" index="32" bw="16" slack="0"/>
<pin id="160" dir="0" index="33" bw="16" slack="0"/>
<pin id="161" dir="0" index="34" bw="16" slack="0"/>
<pin id="162" dir="0" index="35" bw="16" slack="0"/>
<pin id="163" dir="0" index="36" bw="16" slack="0"/>
<pin id="164" dir="0" index="37" bw="16" slack="0"/>
<pin id="165" dir="0" index="38" bw="16" slack="0"/>
<pin id="166" dir="0" index="39" bw="16" slack="0"/>
<pin id="167" dir="0" index="40" bw="16" slack="0"/>
<pin id="168" dir="0" index="41" bw="16" slack="0"/>
<pin id="169" dir="0" index="42" bw="16" slack="0"/>
<pin id="170" dir="0" index="43" bw="16" slack="0"/>
<pin id="171" dir="0" index="44" bw="16" slack="0"/>
<pin id="172" dir="0" index="45" bw="16" slack="0"/>
<pin id="173" dir="0" index="46" bw="16" slack="0"/>
<pin id="174" dir="0" index="47" bw="16" slack="0"/>
<pin id="175" dir="0" index="48" bw="16" slack="0"/>
<pin id="176" dir="0" index="49" bw="16" slack="0"/>
<pin id="177" dir="0" index="50" bw="16" slack="0"/>
<pin id="178" dir="0" index="51" bw="30" slack="0"/>
<pin id="179" dir="1" index="52" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln68/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="180"><net_src comp="102" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="181"><net_src comp="50" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="182"><net_src comp="52" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="183"><net_src comp="54" pin="0"/><net_sink comp="126" pin=3"/></net>

<net id="184"><net_src comp="56" pin="0"/><net_sink comp="126" pin=4"/></net>

<net id="185"><net_src comp="58" pin="0"/><net_sink comp="126" pin=5"/></net>

<net id="186"><net_src comp="60" pin="0"/><net_sink comp="126" pin=6"/></net>

<net id="187"><net_src comp="62" pin="0"/><net_sink comp="126" pin=7"/></net>

<net id="188"><net_src comp="64" pin="0"/><net_sink comp="126" pin=8"/></net>

<net id="189"><net_src comp="66" pin="0"/><net_sink comp="126" pin=9"/></net>

<net id="190"><net_src comp="68" pin="0"/><net_sink comp="126" pin=10"/></net>

<net id="191"><net_src comp="70" pin="0"/><net_sink comp="126" pin=11"/></net>

<net id="192"><net_src comp="72" pin="0"/><net_sink comp="126" pin=12"/></net>

<net id="193"><net_src comp="74" pin="0"/><net_sink comp="126" pin=13"/></net>

<net id="194"><net_src comp="76" pin="0"/><net_sink comp="126" pin=14"/></net>

<net id="195"><net_src comp="78" pin="0"/><net_sink comp="126" pin=15"/></net>

<net id="196"><net_src comp="80" pin="0"/><net_sink comp="126" pin=16"/></net>

<net id="197"><net_src comp="82" pin="0"/><net_sink comp="126" pin=17"/></net>

<net id="198"><net_src comp="84" pin="0"/><net_sink comp="126" pin=18"/></net>

<net id="199"><net_src comp="86" pin="0"/><net_sink comp="126" pin=19"/></net>

<net id="200"><net_src comp="88" pin="0"/><net_sink comp="126" pin=20"/></net>

<net id="201"><net_src comp="90" pin="0"/><net_sink comp="126" pin=21"/></net>

<net id="202"><net_src comp="92" pin="0"/><net_sink comp="126" pin=22"/></net>

<net id="203"><net_src comp="94" pin="0"/><net_sink comp="126" pin=23"/></net>

<net id="204"><net_src comp="96" pin="0"/><net_sink comp="126" pin=24"/></net>

<net id="205"><net_src comp="98" pin="0"/><net_sink comp="126" pin=25"/></net>

<net id="206"><net_src comp="0" pin="0"/><net_sink comp="126" pin=26"/></net>

<net id="207"><net_src comp="2" pin="0"/><net_sink comp="126" pin=27"/></net>

<net id="208"><net_src comp="4" pin="0"/><net_sink comp="126" pin=28"/></net>

<net id="209"><net_src comp="6" pin="0"/><net_sink comp="126" pin=29"/></net>

<net id="210"><net_src comp="8" pin="0"/><net_sink comp="126" pin=30"/></net>

<net id="211"><net_src comp="10" pin="0"/><net_sink comp="126" pin=31"/></net>

<net id="212"><net_src comp="12" pin="0"/><net_sink comp="126" pin=32"/></net>

<net id="213"><net_src comp="14" pin="0"/><net_sink comp="126" pin=33"/></net>

<net id="214"><net_src comp="16" pin="0"/><net_sink comp="126" pin=34"/></net>

<net id="215"><net_src comp="18" pin="0"/><net_sink comp="126" pin=35"/></net>

<net id="216"><net_src comp="20" pin="0"/><net_sink comp="126" pin=36"/></net>

<net id="217"><net_src comp="22" pin="0"/><net_sink comp="126" pin=37"/></net>

<net id="218"><net_src comp="24" pin="0"/><net_sink comp="126" pin=38"/></net>

<net id="219"><net_src comp="26" pin="0"/><net_sink comp="126" pin=39"/></net>

<net id="220"><net_src comp="28" pin="0"/><net_sink comp="126" pin=40"/></net>

<net id="221"><net_src comp="30" pin="0"/><net_sink comp="126" pin=41"/></net>

<net id="222"><net_src comp="32" pin="0"/><net_sink comp="126" pin=42"/></net>

<net id="223"><net_src comp="34" pin="0"/><net_sink comp="126" pin=43"/></net>

<net id="224"><net_src comp="36" pin="0"/><net_sink comp="126" pin=44"/></net>

<net id="225"><net_src comp="38" pin="0"/><net_sink comp="126" pin=45"/></net>

<net id="226"><net_src comp="40" pin="0"/><net_sink comp="126" pin=46"/></net>

<net id="227"><net_src comp="42" pin="0"/><net_sink comp="126" pin=47"/></net>

<net id="228"><net_src comp="44" pin="0"/><net_sink comp="126" pin=48"/></net>

<net id="229"><net_src comp="46" pin="0"/><net_sink comp="126" pin=49"/></net>

<net id="230"><net_src comp="48" pin="0"/><net_sink comp="126" pin=50"/></net>

<net id="231"><net_src comp="100" pin="0"/><net_sink comp="126" pin=51"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weights_V1525 | {}
	Port: weights_V1526 | {}
	Port: weights_V1527 | {}
	Port: weights_V1528 | {}
	Port: weights_V1529 | {}
	Port: weights_V1630 | {}
	Port: weights_V1631 | {}
	Port: weights_V1632 | {}
	Port: weights_V1633 | {}
	Port: weights_V1634 | {}
	Port: weights_V1735 | {}
	Port: weights_V1736 | {}
	Port: weights_V1737 | {}
	Port: weights_V1738 | {}
	Port: weights_V1739 | {}
	Port: weights_V1840 | {}
	Port: weights_V1841 | {}
	Port: weights_V1842 | {}
	Port: weights_V1843 | {}
	Port: weights_V1844 | {}
	Port: weights_V1945 | {}
	Port: weights_V1946 | {}
	Port: weights_V1947 | {}
	Port: weights_V1948 | {}
	Port: weights_V1949 | {}
	Port: out_V_V7 | {1 2 }
 - Input state : 
	Port: Conv_0_conv196 : weights_V1525 | {1 2 }
	Port: Conv_0_conv196 : weights_V1526 | {1 2 }
	Port: Conv_0_conv196 : weights_V1527 | {1 2 }
	Port: Conv_0_conv196 : weights_V1528 | {1 2 }
	Port: Conv_0_conv196 : weights_V1529 | {1 2 }
	Port: Conv_0_conv196 : weights_V1630 | {1 2 }
	Port: Conv_0_conv196 : weights_V1631 | {1 2 }
	Port: Conv_0_conv196 : weights_V1632 | {1 2 }
	Port: Conv_0_conv196 : weights_V1633 | {1 2 }
	Port: Conv_0_conv196 : weights_V1634 | {1 2 }
	Port: Conv_0_conv196 : weights_V1735 | {1 2 }
	Port: Conv_0_conv196 : weights_V1736 | {1 2 }
	Port: Conv_0_conv196 : weights_V1737 | {1 2 }
	Port: Conv_0_conv196 : weights_V1738 | {1 2 }
	Port: Conv_0_conv196 : weights_V1739 | {1 2 }
	Port: Conv_0_conv196 : weights_V1840 | {1 2 }
	Port: Conv_0_conv196 : weights_V1841 | {1 2 }
	Port: Conv_0_conv196 : weights_V1842 | {1 2 }
	Port: Conv_0_conv196 : weights_V1843 | {1 2 }
	Port: Conv_0_conv196 : weights_V1844 | {1 2 }
	Port: Conv_0_conv196 : weights_V1945 | {1 2 }
	Port: Conv_0_conv196 : weights_V1946 | {1 2 }
	Port: Conv_0_conv196 : weights_V1947 | {1 2 }
	Port: Conv_0_conv196 : weights_V1948 | {1 2 }
	Port: Conv_0_conv196 : weights_V1949 | {1 2 }
	Port: Conv_0_conv196 : in_V_V4 | {1 2 }
	Port: Conv_0_conv196 : in_V_V4120 | {1 2 }
	Port: Conv_0_conv196 : in_V_V4121 | {1 2 }
	Port: Conv_0_conv196 : in_V_V4122 | {1 2 }
	Port: Conv_0_conv196 : in_V_V4123 | {1 2 }
	Port: Conv_0_conv196 : in_V_V424 | {1 2 }
	Port: Conv_0_conv196 : in_V_V424124 | {1 2 }
	Port: Conv_0_conv196 : in_V_V424125 | {1 2 }
	Port: Conv_0_conv196 : in_V_V424126 | {1 2 }
	Port: Conv_0_conv196 : in_V_V424127 | {1 2 }
	Port: Conv_0_conv196 : in_V_V425 | {1 2 }
	Port: Conv_0_conv196 : in_V_V425128 | {1 2 }
	Port: Conv_0_conv196 : in_V_V425129 | {1 2 }
	Port: Conv_0_conv196 : in_V_V425130 | {1 2 }
	Port: Conv_0_conv196 : in_V_V425131 | {1 2 }
	Port: Conv_0_conv196 : in_V_V426 | {1 2 }
	Port: Conv_0_conv196 : in_V_V426132 | {1 2 }
	Port: Conv_0_conv196 : in_V_V426133 | {1 2 }
	Port: Conv_0_conv196 : in_V_V426134 | {1 2 }
	Port: Conv_0_conv196 : in_V_V426135 | {1 2 }
	Port: Conv_0_conv196 : in_V_V427 | {1 2 }
	Port: Conv_0_conv196 : in_V_V427136 | {1 2 }
	Port: Conv_0_conv196 : in_V_V427137 | {1 2 }
	Port: Conv_0_conv196 : in_V_V427138 | {1 2 }
	Port: Conv_0_conv196 : in_V_V427139 | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|---------|
|   call   | grp_conv368_fu_126 |    25   |  160.4  |   7128  |   1427  |
|----------|--------------------|---------|---------|---------|---------|
|   Total  |                    |    25   |  160.4  |   7128  |   1427  |
|----------|--------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   25   |   160  |  7128  |  1427  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   25   |   160  |  7128  |  1427  |
+-----------+--------+--------+--------+--------+
