

================================================================
== Vitis HLS Report for 'insert_sort_Pipeline_VITIS_LOOP_7_2'
================================================================
* Date:           Thu May 22 09:26:21 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        insert_sort
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.124 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_7_2  |        ?|        ?|         3|          3|          1|     ?|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      141|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       92|    -|
|Register             |        -|     -|      183|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      183|      233|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |            Instance            |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U1  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                           |                             |        0|   0|  0|   0|    0|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln9_fu_165_p2       |         +|   0|  0|  22|          15|           2|
    |and_ln7_1_fu_263_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln7_fu_257_p2       |       and|   0|  0|   2|           1|           1|
    |addr_cmp_fu_183_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln7_1_fu_233_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln7_2_fu_239_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln7_3_fu_198_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln7_fu_159_p2      |      icmp|   0|  0|  12|          15|           1|
    |or_ln7_1_fu_253_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln7_fu_249_p2        |        or|   0|  0|   2|           1|           1|
    |reuse_select_fu_207_p3  |    select|   0|  0|  32|           1|          32|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 141|         138|         108|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |A_address0            |  14|          3|   14|         42|
    |ap_NS_fsm             |  37|          7|    1|          7|
    |j_1_out               |  14|          3|   14|         42|
    |j_fu_72               |   9|          2|   15|         30|
    |reuse_addr_reg_fu_64  |   9|          2|   64|        128|
    |reuse_reg_fu_68       |   9|          2|   32|         64|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  92|         19|  140|        313|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |add_ln9_reg_328       |  15|   0|   15|          0|
    |addr_cmp_reg_338      |   1|   0|    1|          0|
    |ap_CS_fsm             |   6|   0|    6|          0|
    |empty_reg_318         |  14|   0|   14|          0|
    |icmp_ln7_1_reg_359    |   1|   0|    1|          0|
    |icmp_ln7_2_reg_364    |   1|   0|    1|          0|
    |icmp_ln7_3_reg_343    |   1|   0|    1|          0|
    |icmp_ln7_reg_324      |   1|   0|    1|          0|
    |j_fu_72               |  15|   0|   15|          0|
    |reuse_addr_reg_fu_64  |  64|   0|   64|          0|
    |reuse_reg_fu_68       |  32|   0|   32|          0|
    |reuse_select_reg_348  |  32|   0|   32|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 183|   0|  183|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  insert_sort_Pipeline_VITIS_LOOP_7_2|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  insert_sort_Pipeline_VITIS_LOOP_7_2|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  insert_sort_Pipeline_VITIS_LOOP_7_2|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  insert_sort_Pipeline_VITIS_LOOP_7_2|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  insert_sort_Pipeline_VITIS_LOOP_7_2|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  insert_sort_Pipeline_VITIS_LOOP_7_2|  return value|
|zext_ln4_1      |   in|   14|     ap_none|                           zext_ln4_1|        scalar|
|A_address0      |  out|   14|   ap_memory|                                    A|         array|
|A_ce0           |  out|    1|   ap_memory|                                    A|         array|
|A_we0           |  out|    1|   ap_memory|                                    A|         array|
|A_d0            |  out|   32|   ap_memory|                                    A|         array|
|A_q0            |   in|   32|   ap_memory|                                    A|         array|
|A_load          |   in|   31|     ap_none|                               A_load|        scalar|
|icmp_ln7_4      |   in|    1|     ap_none|                           icmp_ln7_4|        scalar|
|item            |   in|   32|     ap_none|                                 item|        scalar|
|j_1_out         |  out|   14|      ap_vld|                              j_1_out|       pointer|
|j_1_out_ap_vld  |  out|    1|      ap_vld|                              j_1_out|       pointer|
+----------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 6 2 
5 --> 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 7 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 8 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%item_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %item"   --->   Operation 10 'read' 'item_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%icmp_ln7_4_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln7_4"   --->   Operation 11 'read' 'icmp_ln7_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%A_load_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %A_load"   --->   Operation 12 'read' 'A_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln4_1_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %zext_ln4_1"   --->   Operation 13 'read' 'zext_ln4_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln4_1_cast = zext i14 %zext_ln4_1_read"   --->   Operation 14 'zext' 'zext_ln4_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i15 %zext_ln4_1_cast, i15 %j"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%j_1 = load i15 %j"   --->   Operation 20 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = trunc i15 %j_1"   --->   Operation 21 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.66ns)   --->   "%icmp_ln7 = icmp_eq  i15 %j_1, i15 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 23 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %icmp_ln7, void %land.rhs, void %while.cond.for.inc_crit_edge.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 24 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.77ns)   --->   "%add_ln9 = add i15 %j_1, i15 32767" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:9]   --->   Operation 25 'add' 'add_ln9' <Predicate = (!icmp_ln7)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i15 %add_ln9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 26 'trunc' 'trunc_ln7' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i14 %trunc_ln7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 27 'zext' 'zext_ln7' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 28 'getelementptr' 'A_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 29 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (1.24ns)   --->   "%A_load_1 = load i14 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 30 'load' 'A_load_1' <Predicate = (!icmp_ln7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10240> <RAM>
ST_2 : Operation 31 [1/1] (1.06ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 31 'icmp' 'addr_cmp' <Predicate = (!icmp_ln7)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %A_load_read, i32 23, i32 30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 32 'partselect' 'tmp_1' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.58ns)   --->   "%icmp_ln7_3 = icmp_ne  i8 %tmp_1, i8 255" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 33 'icmp' 'icmp_ln7_3' <Predicate = (!icmp_ln7)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.12>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 34 'load' 'reuse_reg_load' <Predicate = (!icmp_ln7 & addr_cmp)> <Delay = 0.00>
ST_3 : Operation 35 [1/2] (1.24ns)   --->   "%A_load_1 = load i14 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 35 'load' 'A_load_1' <Predicate = (!icmp_ln7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10240> <RAM>
ST_3 : Operation 36 [1/1] (0.22ns)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %A_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 36 'select' 'reuse_select' <Predicate = (!icmp_ln7)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%bitcast_ln7 = bitcast i32 %reuse_select" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 37 'bitcast' 'bitcast_ln7' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %reuse_select, i32 23, i32 30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 38 'partselect' 'tmp' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln7_1 = trunc i32 %reuse_select" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 39 'trunc' 'trunc_ln7_1' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.58ns)   --->   "%icmp_ln7_1 = icmp_ne  i8 %tmp, i8 255" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 40 'icmp' 'icmp_ln7_1' <Predicate = (!icmp_ln7)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.75ns)   --->   "%icmp_ln7_2 = icmp_eq  i23 %trunc_ln7_1, i23 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 41 'icmp' 'icmp_ln7_2' <Predicate = (!icmp_ln7)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [2/2] (1.64ns)   --->   "%tmp_2 = fcmp_ogt  i32 %bitcast_ln7, i32 %item_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 42 'fcmp' 'tmp_2' <Predicate = (!icmp_ln7)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.01>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%j_1_cast_cast = zext i14 %empty"   --->   Operation 43 'zext' 'j_1_cast_cast' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:9]   --->   Operation 44 'specloopname' 'specloopname_ln9' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln7_1)   --->   "%or_ln7 = or i1 %icmp_ln7_2, i1 %icmp_ln7_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 45 'or' 'or_ln7' <Predicate = (!icmp_ln7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln7_1)   --->   "%or_ln7_1 = or i1 %icmp_ln7_4_read, i1 %icmp_ln7_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 46 'or' 'or_ln7_1' <Predicate = (!icmp_ln7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/2] (1.64ns)   --->   "%tmp_2 = fcmp_ogt  i32 %bitcast_ln7, i32 %item_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 47 'fcmp' 'tmp_2' <Predicate = (!icmp_ln7)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln7_1)   --->   "%and_ln7 = and i1 %or_ln7, i1 %or_ln7_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 48 'and' 'and_ln7' <Predicate = (!icmp_ln7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln7_1 = and i1 %and_ln7, i1 %tmp_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 49 'and' 'and_ln7_1' <Predicate = (!icmp_ln7)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %and_ln7_1, void %land.rhs.for.inc_crit_edge.exitStub, void %while.body" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 50 'br' 'br_ln7' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %j_1_cast_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:8]   --->   Operation 51 'getelementptr' 'A_addr_1' <Predicate = (!icmp_ln7 & and_ln7_1)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.24ns)   --->   "%store_ln8 = store i32 %reuse_select, i14 %A_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:8]   --->   Operation 52 'store' 'store_ln8' <Predicate = (!icmp_ln7 & and_ln7_1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10240> <RAM>
ST_4 : Operation 53 [1/1] (0.38ns)   --->   "%store_ln7 = store i32 %reuse_select, i32 %reuse_reg" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 53 'store' 'store_ln7' <Predicate = (!icmp_ln7 & and_ln7_1)> <Delay = 0.38>
ST_4 : Operation 54 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %j_1_cast_cast, i64 %reuse_addr_reg"   --->   Operation 54 'store' 'store_ln0' <Predicate = (!icmp_ln7 & and_ln7_1)> <Delay = 0.38>
ST_4 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln7 = store i15 %add_ln9, i15 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 55 'store' 'store_ln7' <Predicate = (!icmp_ln7 & and_ln7_1)> <Delay = 0.38>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln7 = br void %while.cond" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7]   --->   Operation 56 'br' 'br_ln7' <Predicate = (!icmp_ln7 & and_ln7_1)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %j_1_out, i14 %empty"   --->   Operation 57 'write' 'write_ln0' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 58 'br' 'br_ln0' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 59 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i14P0A, i14 %j_1_out, i14 0"   --->   Operation 60 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 61 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln4_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ A_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ icmp_ln7_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ item]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ j_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg      (alloca       ) [ 0111100]
reuse_reg           (alloca       ) [ 0111100]
j                   (alloca       ) [ 0111100]
item_read           (read         ) [ 0011100]
icmp_ln7_4_read     (read         ) [ 0011100]
A_load_read         (read         ) [ 0011100]
zext_ln4_1_read     (read         ) [ 0000000]
zext_ln4_1_cast     (zext         ) [ 0000000]
specinterface_ln0   (specinterface) [ 0000000]
store_ln0           (store        ) [ 0000000]
store_ln0           (store        ) [ 0000000]
store_ln0           (store        ) [ 0000000]
br_ln0              (br           ) [ 0000000]
j_1                 (load         ) [ 0000000]
empty               (trunc        ) [ 0001111]
specpipeline_ln0    (specpipeline ) [ 0000000]
icmp_ln7            (icmp         ) [ 0011111]
br_ln7              (br           ) [ 0000000]
add_ln9             (add          ) [ 0001100]
trunc_ln7           (trunc        ) [ 0000000]
zext_ln7            (zext         ) [ 0000000]
A_addr              (getelementptr) [ 0001000]
reuse_addr_reg_load (load         ) [ 0000000]
addr_cmp            (icmp         ) [ 0001000]
tmp_1               (partselect   ) [ 0000000]
icmp_ln7_3          (icmp         ) [ 0001100]
reuse_reg_load      (load         ) [ 0000000]
A_load_1            (load         ) [ 0000000]
reuse_select        (select       ) [ 0000100]
bitcast_ln7         (bitcast      ) [ 0000100]
tmp                 (partselect   ) [ 0000000]
trunc_ln7_1         (trunc        ) [ 0000000]
icmp_ln7_1          (icmp         ) [ 0000100]
icmp_ln7_2          (icmp         ) [ 0000100]
j_1_cast_cast       (zext         ) [ 0000000]
specloopname_ln9    (specloopname ) [ 0000000]
or_ln7              (or           ) [ 0000000]
or_ln7_1            (or           ) [ 0000000]
tmp_2               (fcmp         ) [ 0000000]
and_ln7             (and          ) [ 0000000]
and_ln7_1           (and          ) [ 0011100]
br_ln7              (br           ) [ 0000000]
A_addr_1            (getelementptr) [ 0000000]
store_ln8           (store        ) [ 0000000]
store_ln7           (store        ) [ 0000000]
store_ln0           (store        ) [ 0000000]
store_ln7           (store        ) [ 0000000]
br_ln7              (br           ) [ 0000000]
write_ln0           (write        ) [ 0000000]
br_ln0              (br           ) [ 0000000]
ret_ln0             (ret          ) [ 0000000]
write_ln0           (write        ) [ 0000000]
br_ln0              (br           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln4_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln4_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_load">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_load"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="icmp_ln7_4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_ln7_4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="item">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="item"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="j_1_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="j_1_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i14P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="reuse_addr_reg_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="reuse_reg_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="j_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="item_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="item_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="icmp_ln7_4_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icmp_ln7_4_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="A_load_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="31" slack="0"/>
<pin id="90" dir="0" index="1" bw="31" slack="0"/>
<pin id="91" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_load_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="zext_ln4_1_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="14" slack="0"/>
<pin id="96" dir="0" index="1" bw="14" slack="0"/>
<pin id="97" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln4_1_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="14" slack="0"/>
<pin id="103" dir="0" index="2" bw="14" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 write_ln0/6 "/>
</bind>
</comp>

<comp id="108" class="1004" name="A_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="14" slack="0"/>
<pin id="112" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="14" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="1"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="A_load_1/2 store_ln8/4 "/>
</bind>
</comp>

<comp id="121" class="1004" name="A_addr_1_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="14" slack="0"/>
<pin id="125" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/4 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="2"/>
<pin id="132" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="zext_ln4_1_cast_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="14" slack="0"/>
<pin id="135" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4_1_cast/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln0_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="14" slack="0"/>
<pin id="139" dir="0" index="1" bw="15" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln0_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln0_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="64" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="j_1_load_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="15" slack="1"/>
<pin id="154" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="empty_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="15" slack="0"/>
<pin id="157" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="icmp_ln7_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="15" slack="0"/>
<pin id="161" dir="0" index="1" bw="15" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="add_ln9_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="15" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="trunc_ln7_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="15" slack="0"/>
<pin id="173" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="zext_ln7_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="14" slack="0"/>
<pin id="177" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="reuse_addr_reg_load_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="1"/>
<pin id="182" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="addr_cmp_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="64" slack="0"/>
<pin id="185" dir="0" index="1" bw="64" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_1_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="0" index="1" bw="31" slack="1"/>
<pin id="192" dir="0" index="2" bw="6" slack="0"/>
<pin id="193" dir="0" index="3" bw="6" slack="0"/>
<pin id="194" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_ln7_3_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_3/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="reuse_reg_load_load_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="2"/>
<pin id="206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="reuse_select_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="0" index="2" bw="32" slack="0"/>
<pin id="211" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reuse_select/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="bitcast_ln7_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln7/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="0" index="2" bw="6" slack="0"/>
<pin id="223" dir="0" index="3" bw="6" slack="0"/>
<pin id="224" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="trunc_ln7_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7_1/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="icmp_ln7_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="0" index="1" bw="8" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_1/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="icmp_ln7_2_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="23" slack="0"/>
<pin id="241" dir="0" index="1" bw="23" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_2/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="j_1_cast_cast_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="14" slack="2"/>
<pin id="247" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast_cast/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="or_ln7_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="1"/>
<pin id="251" dir="0" index="1" bw="1" slack="1"/>
<pin id="252" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln7/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="or_ln7_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="3"/>
<pin id="255" dir="0" index="1" bw="1" slack="2"/>
<pin id="256" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln7_1/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="and_ln7_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln7/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="and_ln7_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln7_1/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln7_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="0" index="1" bw="32" slack="3"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln0_store_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="14" slack="0"/>
<pin id="275" dir="0" index="1" bw="64" slack="3"/>
<pin id="276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln7_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="15" slack="2"/>
<pin id="280" dir="0" index="1" bw="15" slack="3"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/4 "/>
</bind>
</comp>

<comp id="282" class="1005" name="reuse_addr_reg_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="0"/>
<pin id="284" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="289" class="1005" name="reuse_reg_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="296" class="1005" name="j_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="15" slack="0"/>
<pin id="298" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="303" class="1005" name="item_read_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="2"/>
<pin id="305" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="item_read "/>
</bind>
</comp>

<comp id="308" class="1005" name="icmp_ln7_4_read_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="3"/>
<pin id="310" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln7_4_read "/>
</bind>
</comp>

<comp id="313" class="1005" name="A_load_read_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="31" slack="1"/>
<pin id="315" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="A_load_read "/>
</bind>
</comp>

<comp id="318" class="1005" name="empty_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="14" slack="2"/>
<pin id="320" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="324" class="1005" name="icmp_ln7_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="1"/>
<pin id="326" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln7 "/>
</bind>
</comp>

<comp id="328" class="1005" name="add_ln9_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="15" slack="2"/>
<pin id="330" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="add_ln9 "/>
</bind>
</comp>

<comp id="333" class="1005" name="A_addr_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="14" slack="1"/>
<pin id="335" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="338" class="1005" name="addr_cmp_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="1"/>
<pin id="340" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

<comp id="343" class="1005" name="icmp_ln7_3_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="2"/>
<pin id="345" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln7_3 "/>
</bind>
</comp>

<comp id="348" class="1005" name="reuse_select_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="1"/>
<pin id="350" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="reuse_select "/>
</bind>
</comp>

<comp id="354" class="1005" name="bitcast_ln7_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="1"/>
<pin id="356" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln7 "/>
</bind>
</comp>

<comp id="359" class="1005" name="icmp_ln7_1_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="1"/>
<pin id="361" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln7_1 "/>
</bind>
</comp>

<comp id="364" class="1005" name="icmp_ln7_2_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="1"/>
<pin id="366" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln7_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="60" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="62" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="42" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="42" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="121" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="136"><net_src comp="94" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="141"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="26" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="32" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="158"><net_src comp="152" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="152" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="38" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="152" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="40" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="174"><net_src comp="165" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="187"><net_src comp="180" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="175" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="44" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="46" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="197"><net_src comp="48" pin="0"/><net_sink comp="189" pin=3"/></net>

<net id="202"><net_src comp="189" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="50" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="212"><net_src comp="204" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="213"><net_src comp="115" pin="3"/><net_sink comp="207" pin=2"/></net>

<net id="217"><net_src comp="207" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="225"><net_src comp="52" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="207" pin="3"/><net_sink comp="219" pin=1"/></net>

<net id="227"><net_src comp="46" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="228"><net_src comp="48" pin="0"/><net_sink comp="219" pin=3"/></net>

<net id="232"><net_src comp="207" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="219" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="50" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="229" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="54" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="248"><net_src comp="245" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="261"><net_src comp="249" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="253" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="257" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="129" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="277"><net_src comp="245" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="285"><net_src comp="64" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="288"><net_src comp="282" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="292"><net_src comp="68" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="294"><net_src comp="289" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="295"><net_src comp="289" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="299"><net_src comp="72" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="302"><net_src comp="296" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="306"><net_src comp="76" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="311"><net_src comp="82" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="316"><net_src comp="88" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="321"><net_src comp="155" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="327"><net_src comp="159" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="165" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="336"><net_src comp="108" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="341"><net_src comp="183" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="346"><net_src comp="198" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="351"><net_src comp="207" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="357"><net_src comp="214" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="362"><net_src comp="233" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="367"><net_src comp="239" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="249" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {4 }
	Port: j_1_out | {5 6 }
 - Input state : 
	Port: insert_sort_Pipeline_VITIS_LOOP_7_2 : zext_ln4_1 | {1 }
	Port: insert_sort_Pipeline_VITIS_LOOP_7_2 : A | {2 3 }
	Port: insert_sort_Pipeline_VITIS_LOOP_7_2 : A_load | {1 }
	Port: insert_sort_Pipeline_VITIS_LOOP_7_2 : icmp_ln7_4 | {1 }
	Port: insert_sort_Pipeline_VITIS_LOOP_7_2 : item | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		empty : 1
		icmp_ln7 : 1
		br_ln7 : 2
		add_ln9 : 1
		trunc_ln7 : 2
		zext_ln7 : 3
		A_addr : 4
		A_load_1 : 5
		addr_cmp : 4
		icmp_ln7_3 : 1
	State 3
		reuse_select : 1
		bitcast_ln7 : 2
		tmp : 2
		trunc_ln7_1 : 2
		icmp_ln7_1 : 3
		icmp_ln7_2 : 3
		tmp_2 : 3
	State 4
		A_addr_1 : 1
		store_ln8 : 2
		store_ln0 : 1
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       icmp_ln7_fu_159      |    0    |    12   |
|          |       addr_cmp_fu_183      |    0    |    29   |
|   icmp   |      icmp_ln7_3_fu_198     |    0    |    11   |
|          |      icmp_ln7_1_fu_233     |    0    |    11   |
|          |      icmp_ln7_2_fu_239     |    0    |    16   |
|----------|----------------------------|---------|---------|
|  select  |     reuse_select_fu_207    |    0    |    32   |
|----------|----------------------------|---------|---------|
|    add   |       add_ln9_fu_165       |    0    |    22   |
|----------|----------------------------|---------|---------|
|    or    |        or_ln7_fu_249       |    0    |    2    |
|          |       or_ln7_1_fu_253      |    0    |    2    |
|----------|----------------------------|---------|---------|
|    and   |       and_ln7_fu_257       |    0    |    2    |
|          |      and_ln7_1_fu_263      |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |    item_read_read_fu_76    |    0    |    0    |
|   read   | icmp_ln7_4_read_read_fu_82 |    0    |    0    |
|          |   A_load_read_read_fu_88   |    0    |    0    |
|          | zext_ln4_1_read_read_fu_94 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |      grp_write_fu_100      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   fcmp   |         grp_fu_129         |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |   zext_ln4_1_cast_fu_133   |    0    |    0    |
|   zext   |       zext_ln7_fu_175      |    0    |    0    |
|          |    j_1_cast_cast_fu_245    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        empty_fu_155        |    0    |    0    |
|   trunc  |      trunc_ln7_fu_171      |    0    |    0    |
|          |     trunc_ln7_1_fu_229     |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|        tmp_1_fu_189        |    0    |    0    |
|          |         tmp_fu_219         |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   141   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     A_addr_reg_333    |   14   |
|  A_load_read_reg_313  |   31   |
|    add_ln9_reg_328    |   15   |
|    addr_cmp_reg_338   |    1   |
|  bitcast_ln7_reg_354  |   32   |
|     empty_reg_318     |   14   |
|   icmp_ln7_1_reg_359  |    1   |
|   icmp_ln7_2_reg_364  |    1   |
|   icmp_ln7_3_reg_343  |    1   |
|icmp_ln7_4_read_reg_308|    1   |
|    icmp_ln7_reg_324   |    1   |
|   item_read_reg_303   |   32   |
|       j_reg_296       |   15   |
| reuse_addr_reg_reg_282|   64   |
|   reuse_reg_reg_289   |   32   |
|  reuse_select_reg_348 |   32   |
+-----------------------+--------+
|         Total         |   287  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_100 |  p2  |   2  |  14  |   28   ||    9    |
| grp_access_fu_115 |  p0  |   3  |  14  |   42   ||    14   |
|     grp_fu_129    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   134  || 1.19386 ||    32   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   141  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   32   |
|  Register |    -   |   287  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   287  |   173  |
+-----------+--------+--------+--------+
