
27. Printing statistics.

=== customAdder10_2 ===

   Number of wires:                  3
   Number of wire bits:             29
   Number of public wires:           3
   Number of public wire bits:      29
   Number of ports:                  3
   Number of port bits:             29
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder10bit      1

   Area for cell type \unsignedBrentKungAdder10bit is unknown!

=== XorGate ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\XorGate': 0.131220
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder19_2 ===

   Number of wires:                  3
   Number of wire bits:             56
   Number of public wires:           3
   Number of public wire bits:      56
   Number of ports:                  3
   Number of port bits:             56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder19bit      1

   Area for cell type \unsignedBrentKungAdder19bit is unknown!

=== GrayCell ===

   Number of wires:                  5
   Number of wire bits:              5
   Number of public wires:           5
   Number of public wire bits:       5
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\GrayCell': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== BlackCell ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\BlackCell': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder17_3 ===

   Number of wires:                  3
   Number of wire bits:             49
   Number of public wires:           3
   Number of public wire bits:      49
   Number of ports:                  3
   Number of port bits:             49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder17bit      1

   Area for cell type \unsignedBrentKungAdder17bit is unknown!

=== BitwisePG ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     HAxp5_ASAP7_75t_R               1
     INVx1_ASAP7_75t_R               2

   Chip area for module '\BitwisePG': 1.530900
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder13_0 ===

   Number of wires:                  3
   Number of wire bits:             40
   Number of public wires:           3
   Number of public wire bits:      40
   Number of ports:                  3
   Number of port bits:             40
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder13bit      1

   Area for cell type \unsignedBrentKungAdder13bit is unknown!

=== unsignedBrentKungAdder19bit ===

   Number of wires:                101
   Number of wire bits:            156
   Number of public wires:         101
   Number of public wire bits:     156
   Number of ports:                  3
   Number of port bits:             58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 67
     BitwisePG                      19
     BlackCell                      12
     GrayCell                       18
     XorGate                        18

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder7_0 ===

   Number of wires:                  3
   Number of wire bits:             22
   Number of public wires:           3
   Number of public wire bits:      22
   Number of ports:                  3
   Number of port bits:             22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder7bit      1

   Area for cell type \unsignedBrentKungAdder7bit is unknown!

=== unsignedBrentKungAdder16bit ===

   Number of wires:                 87
   Number of wire bits:            133
   Number of public wires:          87
   Number of public wire bits:     133
   Number of ports:                  3
   Number of port bits:             49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 57
     BitwisePG                      16
     BlackCell                      11
     GrayCell                       15
     XorGate                        15

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder6_1 ===

   Number of wires:                  3
   Number of wire bits:             18
   Number of public wires:           3
   Number of public wire bits:      18
   Number of ports:                  3
   Number of port bits:             18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder6bit      1

   Area for cell type \unsignedBrentKungAdder6bit is unknown!

=== unsignedBrentKungAdder17bit ===

   Number of wires:                 91
   Number of wire bits:            140
   Number of public wires:          91
   Number of public wire bits:     140
   Number of ports:                  3
   Number of port bits:             52
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 60
     BitwisePG                      17
     BlackCell                      11
     GrayCell                       16
     XorGate                        16

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder16_0 ===

   Number of wires:                  3
   Number of wire bits:             49
   Number of public wires:           3
   Number of public wire bits:      49
   Number of ports:                  3
   Number of port bits:             49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder16bit      1

   Area for cell type \unsignedBrentKungAdder16bit is unknown!

=== unsignedBrentKungAdder13bit ===

   Number of wires:                 67
   Number of wire bits:            104
   Number of public wires:          67
   Number of public wire bits:     104
   Number of ports:                  3
   Number of port bits:             40
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 44
     BitwisePG                      13
     BlackCell                       7
     GrayCell                       12
     XorGate                        12

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder4_0 ===

   Number of wires:                  3
   Number of wire bits:             13
   Number of public wires:           3
   Number of public wire bits:      13
   Number of ports:                  3
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder4bit      1

   Area for cell type \unsignedBrentKungAdder4bit is unknown!

=== unsignedBrentKungAdder7bit ===

   Number of wires:                 33
   Number of wire bits:             52
   Number of public wires:          33
   Number of public wire bits:      52
   Number of ports:                  3
   Number of port bits:             22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     BitwisePG                       7
     BlackCell                       2
     GrayCell                        6
     XorGate                         6

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder9_0 ===

   Number of wires:                  3
   Number of wire bits:             28
   Number of public wires:           3
   Number of public wire bits:      28
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder9bit      1

   Area for cell type \unsignedBrentKungAdder9bit is unknown!

=== unsignedBrentKungAdder6bit ===

   Number of wires:                 29
   Number of wire bits:             45
   Number of public wires:          29
   Number of public wire bits:      45
   Number of ports:                  3
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     BitwisePG                       6
     BlackCell                       2
     GrayCell                        5
     XorGate                         5

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder16_6 ===

   Number of wires:                  3
   Number of wire bits:             43
   Number of public wires:           3
   Number of public wire bits:      43
   Number of ports:                  3
   Number of port bits:             43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder16bit      1

   Area for cell type \unsignedBrentKungAdder16bit is unknown!

=== unsignedBrentKungAdder4bit ===

   Number of wires:                 19
   Number of wire bits:             29
   Number of public wires:          19
   Number of public wire bits:      29
   Number of ports:                  3
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     BitwisePG                       4
     BlackCell                       1
     GrayCell                        3
     XorGate                         3

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder9bit ===

   Number of wires:                 45
   Number of wire bits:             70
   Number of public wires:          45
   Number of public wire bits:      70
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     BitwisePG                       9
     BlackCell                       4
     GrayCell                        8
     XorGate                         8

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== U_SP_9_4 ===

   Number of wires:                 14
   Number of wire bits:             49
   Number of public wires:          14
   Number of public wire bits:      49
   Number of ports:                 14
   Number of port bits:             49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     AND2x2_ASAP7_75t_R             36

   Chip area for module '\U_SP_9_4': 3.149280
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_9_4 ===

   Number of wires:                 61
   Number of wire bits:             84
   Number of public wires:          61
   Number of public wire bits:      84
   Number of ports:                  3
   Number of port bits:             26
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_11_11                        1
     DT_9_4                          1
     U_SP_9_4                        1

   Area for cell type \BK_11_11 is unknown!
   Area for cell type \DT_9_4 is unknown!
   Area for cell type \U_SP_9_4 is unknown!

=== HalfAdder ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     HAxp5_ASAP7_75t_R               1
     INVx1_ASAP7_75t_R               2

   Chip area for module '\HalfAdder': 1.530900
     of which used for sequential elements: 0.000000 (0.00%)

=== BK_11_11 ===

   Number of wires:                 58
   Number of wire bits:             89
   Number of public wires:          58
   Number of public wire bits:      89
   Number of ports:                  3
   Number of port bits:             34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 50
     A2O1A1O1Ixp25_ASAP7_75t_R       1
     AND2x2_ASAP7_75t_R              1
     AO221x1_ASAP7_75t_R             1
     AOI21xp33_ASAP7_75t_R           1
     HAxp5_ASAP7_75t_R               6
     HalfAdder                      11
     INVx1_ASAP7_75t_R              15
     NAND2xp33_ASAP7_75t_R           1
     NOR2xp33_ASAP7_75t_R            4
     O2A1O1Ixp33_ASAP7_75t_R         1
     OAI21xp33_ASAP7_75t_R           2
     OR2x2_ASAP7_75t_R               2
     XNOR2xp5_ASAP7_75t_R            4

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_11_11': 12.947040
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_2_2 ===

   Number of wires:                 10
   Number of wire bits:             15
   Number of public wires:          10
   Number of public wire bits:      15
   Number of ports:                  3
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_2_1                          1
     DT_2_2                          1
     U_SP_2_2                        1

   Area for cell type \BK_2_1 is unknown!
   Area for cell type \DT_2_2 is unknown!
   Area for cell type \U_SP_2_2 is unknown!

=== FullAdder ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     FAx1_ASAP7_75t_R                1
     INVx1_ASAP7_75t_R               2

   Chip area for module '\FullAdder': 1.603800
     of which used for sequential elements: 0.000000 (0.00%)

=== BK_2_1 ===

   Number of wires:                  6
   Number of wire bits:              9
   Number of public wires:           6
   Number of public wire bits:       9
   Number of ports:                  3
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     HAxp5_ASAP7_75t_R               1
     HalfAdder                       1
     INVx1_ASAP7_75t_R               2

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_2_1': 1.530900
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_7_2 ===

   Number of wires:                 10
   Number of wire bits:             23
   Number of public wires:          10
   Number of public wire bits:      23
   Number of ports:                 10
   Number of port bits:             23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     AND2x2_ASAP7_75t_R             14

   Chip area for module '\U_SP_7_2': 1.224720
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_7_2 ===

   Number of wires:                 30
   Number of wire bits:             45
   Number of public wires:          30
   Number of public wire bits:      45
   Number of ports:                  3
   Number of port bits:             18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_7_6                          1
     DT_7_2                          1
     U_SP_7_2                        1

   Area for cell type \BK_7_6 is unknown!
   Area for cell type \DT_7_2 is unknown!
   Area for cell type \U_SP_7_2 is unknown!

=== DT_2_2 ===

   Number of wires:                  5
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       8
   Number of ports:                  5
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== BK_7_6 ===

   Number of wires:                 34
   Number of wire bits:             52
   Number of public wires:          34
   Number of public wire bits:      52
   Number of ports:                  3
   Number of port bits:             21
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     AO21x1_ASAP7_75t_R              2
     HAxp5_ASAP7_75t_R               4
     HalfAdder                       6
     INVx1_ASAP7_75t_R              10
     NOR2xp33_ASAP7_75t_R            2
     O2A1O1Ixp33_ASAP7_75t_R         1
     OAI21xp33_ASAP7_75t_R           1
     OR2x2_ASAP7_75t_R               1
     XNOR2xp5_ASAP7_75t_R            2

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_7_6': 8.325180
     of which used for sequential elements: 0.000000 (0.00%)

=== rr_4x4_13 ===

   Number of wires:                 16
   Number of wire bits:             62
   Number of public wires:          16
   Number of public wire bits:      62
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_2_2                          4
     customAdder4_0                  1
     customAdder6_1                  1

   Area for cell type \NR_2_2 is unknown!
   Area for cell type \customAdder4_0 is unknown!
   Area for cell type \customAdder6_1 is unknown!

=== DT_7_2 ===

   Number of wires:                 10
   Number of wire bits:             28
   Number of public wires:          10
   Number of public wire bits:      28
   Number of ports:                 10
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== BK_14_14 ===

   Number of wires:                 76
   Number of wire bits:            116
   Number of public wires:          76
   Number of public wire bits:     116
   Number of ports:                  3
   Number of port bits:             43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 67
     A2O1A1Ixp33_ASAP7_75t_R         1
     A2O1A1O1Ixp25_ASAP7_75t_R       1
     AO21x1_ASAP7_75t_R              1
     AOI21xp33_ASAP7_75t_R           3
     HAxp5_ASAP7_75t_R               7
     HalfAdder                      14
     INVx1_ASAP7_75t_R              17
     NAND2xp33_ASAP7_75t_R           4
     NOR2xp33_ASAP7_75t_R            6
     O2A1O1Ixp33_ASAP7_75t_R         2
     OAI211xp5_ASAP7_75t_R           1
     OAI21xp33_ASAP7_75t_R           2
     OR2x2_ASAP7_75t_R               2
     XNOR2xp5_ASAP7_75t_R            6

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_14_14': 15.294420
     of which used for sequential elements: 0.000000 (0.00%)

=== rr_7x7_9 ===

   Number of wires:                 16
   Number of wire bits:            107
   Number of public wires:          16
   Number of public wire bits:     107
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_3_3                          1
     NR_3_4                          1
     NR_4_3                          1
     customAdder10_2                 1
     customAdder7_0                  1
     rr_4x4_13                       1

   Area for cell type \NR_3_4 is unknown!
   Area for cell type \NR_4_3 is unknown!
   Area for cell type \NR_3_3 is unknown!
   Area for cell type \customAdder7_0 is unknown!
   Area for cell type \customAdder10_2 is unknown!
   Area for cell type \rr_4x4_13 is unknown!

=== DT_9_4 ===

   Number of wires:                 28
   Number of wire bits:             73
   Number of public wires:          28
   Number of public wire bits:      73
   Number of ports:                 14
   Number of port bits:             59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     FullAdder                      13
     HalfAdder                       3

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== rr_9x9_8 ===

   Number of wires:                 16
   Number of wire bits:            137
   Number of public wires:          16
   Number of public wire bits:     137
   Number of ports:                  3
   Number of port bits:             36
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_2_2                          1
     NR_2_7                          1
     NR_7_2                          1
     customAdder16_6                 1
     customAdder9_0                  1
     rr_7x7_9                        1

   Area for cell type \NR_2_7 is unknown!
   Area for cell type \NR_7_2 is unknown!
   Area for cell type \NR_2_2 is unknown!
   Area for cell type \customAdder9_0 is unknown!
   Area for cell type \customAdder16_6 is unknown!
   Area for cell type \rr_7x7_9 is unknown!

=== NR_3_3 ===

   Number of wires:                 20
   Number of wire bits:             29
   Number of public wires:          20
   Number of public wire bits:      29
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_4_4                          1
     DT_3_3                          1
     U_SP_3_3                        1

   Area for cell type \BK_4_4 is unknown!
   Area for cell type \DT_3_3 is unknown!
   Area for cell type \U_SP_3_3 is unknown!

=== rr_13x13_4 ===

   Number of wires:                 16
   Number of wire bits:            197
   Number of public wires:          16
   Number of public wire bits:     197
   Number of ports:                  3
   Number of port bits:             52
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_4_4                          1
     NR_4_9                          1
     NR_9_4                          1
     customAdder13_0                 1
     customAdder17_3                 1
     rr_9x9_8                        1

   Area for cell type \NR_4_4 is unknown!
   Area for cell type \NR_4_9 is unknown!
   Area for cell type \NR_9_4 is unknown!
   Area for cell type \customAdder13_0 is unknown!
   Area for cell type \customAdder17_3 is unknown!
   Area for cell type \rr_9x9_8 is unknown!

=== BK_4_4 ===

   Number of wires:                 21
   Number of wire bits:             31
   Number of public wires:          21
   Number of public wire bits:      31
   Number of ports:                  3
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     HAxp5_ASAP7_75t_R               2
     HalfAdder                       4
     INVx1_ASAP7_75t_R               6
     NOR2xp33_ASAP7_75t_R            1
     O2A1O1Ixp33_ASAP7_75t_R         1
     OAI21xp33_ASAP7_75t_R           1
     OR2x2_ASAP7_75t_R               1
     XNOR2xp5_ASAP7_75t_R            1

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_4_4': 4.898880
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_13_3 ===

   Number of wires:                 17
   Number of wire bits:             55
   Number of public wires:          17
   Number of public wire bits:      55
   Number of ports:                 17
   Number of port bits:             55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     AND2x2_ASAP7_75t_R             39

   Chip area for module '\U_SP_13_3': 3.411720
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_13_3 ===

   Number of wires:                 70
   Number of wire bits:             99
   Number of public wires:          70
   Number of public wire bits:      99
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_14_14                        1
     DT_13_3                         1
     U_SP_13_3                       1

   Area for cell type \BK_14_14 is unknown!
   Area for cell type \DT_13_3 is unknown!
   Area for cell type \U_SP_13_3 is unknown!

=== DT_3_3 ===

   Number of wires:                  7
   Number of wire bits:             18
   Number of public wires:           7
   Number of public wire bits:      18
   Number of ports:                  7
   Number of port bits:             18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     HalfAdder                       2

   Area for cell type \HalfAdder is unknown!

=== U_SP_3_3 ===

   Number of wires:                  7
   Number of wire bits:             15
   Number of public wires:           7
   Number of public wire bits:      15
   Number of ports:                  7
   Number of port bits:             15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     AND2x2_ASAP7_75t_R              9

   Chip area for module '\U_SP_3_3': 0.787320
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_3_13 ===

   Number of wires:                 70
   Number of wire bits:             99
   Number of public wires:          70
   Number of public wire bits:      99
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_14_14                        1
     DT_3_13                         1
     U_SP_3_13                       1

   Area for cell type \BK_14_14 is unknown!
   Area for cell type \DT_3_13 is unknown!
   Area for cell type \U_SP_3_13 is unknown!

=== multiplier16bit_1 ===

   Number of wires:                 16
   Number of wire bits:            242
   Number of public wires:          16
   Number of public wire bits:     242
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_13_3                         1
     NR_3_13                         1
     NR_3_3                          1
     customAdder16_0                 1
     customAdder19_2                 1
     rr_13x13_4                      1

   Area for cell type \NR_3_13 is unknown!
   Area for cell type \NR_13_3 is unknown!
   Area for cell type \NR_3_3 is unknown!
   Area for cell type \customAdder16_0 is unknown!
   Area for cell type \customAdder19_2 is unknown!
   Area for cell type \rr_13x13_4 is unknown!

=== U_SP_3_13 ===

   Number of wires:                 17
   Number of wire bits:             55
   Number of public wires:          17
   Number of public wire bits:      55
   Number of ports:                 17
   Number of port bits:             55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     AND2x2_ASAP7_75t_R             39

   Chip area for module '\U_SP_3_13': 3.411720
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_4_9 ===

   Number of wires:                 14
   Number of wire bits:             49
   Number of public wires:          14
   Number of public wire bits:      49
   Number of ports:                 14
   Number of port bits:             49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     AND2x2_ASAP7_75t_R             36

   Chip area for module '\U_SP_4_9': 3.149280
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_4_9 ===

   Number of wires:                 61
   Number of wire bits:             84
   Number of public wires:          61
   Number of public wire bits:      84
   Number of ports:                  3
   Number of port bits:             26
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_11_11                        1
     DT_4_9                          1
     U_SP_4_9                        1

   Area for cell type \BK_11_11 is unknown!
   Area for cell type \DT_4_9 is unknown!
   Area for cell type \U_SP_4_9 is unknown!

=== DT_13_3 ===

   Number of wires:                 17
   Number of wire bits:             68
   Number of public wires:          17
   Number of public wire bits:      68
   Number of ports:                 17
   Number of port bits:             68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     FullAdder                      10
     HalfAdder                       2

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== U_SP_2_2 ===

   Number of wires:                  5
   Number of wire bits:              8
   Number of public wires:           5
   Number of public wire bits:       8
   Number of ports:                  5
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     AND2x2_ASAP7_75t_R              4

   Chip area for module '\U_SP_2_2': 0.349920
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_4_3 ===

   Number of wires:                  8
   Number of wire bits:             19
   Number of public wires:           8
   Number of public wire bits:      19
   Number of ports:                  8
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     AND2x2_ASAP7_75t_R             12

   Chip area for module '\U_SP_4_3': 1.049760
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_4_3 ===

   Number of wires:                 25
   Number of wire bits:             36
   Number of public wires:          25
   Number of public wire bits:      36
   Number of ports:                  3
   Number of port bits:             14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_5_5                          1
     DT_4_3                          1
     U_SP_4_3                        1

   Area for cell type \BK_5_5 is unknown!
   Area for cell type \DT_4_3 is unknown!
   Area for cell type \U_SP_4_3 is unknown!

=== DT_3_13 ===

   Number of wires:                 17
   Number of wire bits:             68
   Number of public wires:          17
   Number of public wire bits:      68
   Number of ports:                 17
   Number of port bits:             68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     FullAdder                      10
     HalfAdder                       2

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== BK_5_5 ===

   Number of wires:                 27
   Number of wire bits:             40
   Number of public wires:          27
   Number of public wire bits:      40
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     HAxp5_ASAP7_75t_R               3
     HalfAdder                       5
     INVx1_ASAP7_75t_R               8
     NOR2xp33_ASAP7_75t_R            1
     O2A1O1Ixp33_ASAP7_75t_R         1
     OAI21xp33_ASAP7_75t_R           1
     OR2x2_ASAP7_75t_R               2
     XNOR2xp5_ASAP7_75t_R            1

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_5_5': 6.517260
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_2_7 ===

   Number of wires:                 30
   Number of wire bits:             45
   Number of public wires:          30
   Number of public wire bits:      45
   Number of ports:                  3
   Number of port bits:             18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_7_6                          1
     DT_2_7                          1
     U_SP_2_7                        1

   Area for cell type \BK_7_6 is unknown!
   Area for cell type \DT_2_7 is unknown!
   Area for cell type \U_SP_2_7 is unknown!

=== DT_4_9 ===

   Number of wires:                 28
   Number of wire bits:             73
   Number of public wires:          28
   Number of public wire bits:      73
   Number of ports:                 14
   Number of port bits:             59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     FullAdder                      13
     HalfAdder                       3

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== unsignedBrentKungAdder10bit ===

   Number of wires:                 51
   Number of wire bits:             79
   Number of public wires:          51
   Number of public wire bits:      79
   Number of ports:                  3
   Number of port bits:             31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     BitwisePG                      10
     BlackCell                       5
     GrayCell                        9
     XorGate                         9

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== U_SP_3_4 ===

   Number of wires:                  8
   Number of wire bits:             19
   Number of public wires:           8
   Number of public wire bits:      19
   Number of ports:                  8
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     AND2x2_ASAP7_75t_R             12

   Chip area for module '\U_SP_3_4': 1.049760
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_3_4 ===

   Number of wires:                 25
   Number of wire bits:             36
   Number of public wires:          25
   Number of public wire bits:      36
   Number of ports:                  3
   Number of port bits:             14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_5_5                          1
     DT_3_4                          1
     U_SP_3_4                        1

   Area for cell type \BK_5_5 is unknown!
   Area for cell type \DT_3_4 is unknown!
   Area for cell type \U_SP_3_4 is unknown!

=== DT_2_7 ===

   Number of wires:                 10
   Number of wire bits:             28
   Number of public wires:          10
   Number of public wire bits:      28
   Number of ports:                 10
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== U_SP_2_7 ===

   Number of wires:                 10
   Number of wire bits:             23
   Number of public wires:          10
   Number of public wire bits:      23
   Number of ports:                 10
   Number of port bits:             23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     AND2x2_ASAP7_75t_R             14

   Chip area for module '\U_SP_2_7': 1.224720
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_4_4 ===

   Number of wires:                  9
   Number of wire bits:             24
   Number of public wires:           9
   Number of public wire bits:      24
   Number of ports:                  9
   Number of port bits:             24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     AND2x2_ASAP7_75t_R             16

   Chip area for module '\U_SP_4_4': 1.399680
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_4_4 ===

   Number of wires:                 31
   Number of wire bits:             44
   Number of public wires:          31
   Number of public wire bits:      44
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_6_6                          1
     DT_4_4                          1
     U_SP_4_4                        1

   Area for cell type \BK_6_6 is unknown!
   Area for cell type \DT_4_4 is unknown!
   Area for cell type \U_SP_4_4 is unknown!

=== DT_4_3 ===

   Number of wires:                  8
   Number of wire bits:             23
   Number of public wires:           8
   Number of public wire bits:      23
   Number of ports:                  8
   Number of port bits:             23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     FullAdder                       1
     HalfAdder                       2

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== DT_3_4 ===

   Number of wires:                  8
   Number of wire bits:             23
   Number of public wires:           8
   Number of public wire bits:      23
   Number of ports:                  8
   Number of port bits:             23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     FullAdder                       1
     HalfAdder                       2

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== DT_4_4 ===

   Number of wires:                 13
   Number of wire bits:             33
   Number of public wires:          13
   Number of public wire bits:      33
   Number of ports:                  9
   Number of port bits:             29
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     FullAdder                       3
     HalfAdder                       3

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== BK_6_6 ===

   Number of wires:                 31
   Number of wire bits:             47
   Number of public wires:          31
   Number of public wire bits:      47
   Number of ports:                  3
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 26
     AO21x1_ASAP7_75t_R              2
     HAxp5_ASAP7_75t_R               3
     HalfAdder                       6
     INVx1_ASAP7_75t_R               8
     NOR2xp33_ASAP7_75t_R            2
     O2A1O1Ixp33_ASAP7_75t_R         1
     OAI21xp33_ASAP7_75t_R           1
     OR2x2_ASAP7_75t_R               1
     XNOR2xp5_ASAP7_75t_R            2

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_6_6': 6.794280
     of which used for sequential elements: 0.000000 (0.00%)

=== design hierarchy ===

   multiplier16bit_1                 1
     NR_13_3                         1
       BK_14_14                      1
         HalfAdder                  14
       DT_13_3                       1
         FullAdder                  10
         HalfAdder                   2
       U_SP_13_3                     1
     NR_3_13                         1
       BK_14_14                      1
         HalfAdder                  14
       DT_3_13                       1
         FullAdder                  10
         HalfAdder                   2
       U_SP_3_13                     1
     NR_3_3                          1
       BK_4_4                        1
         HalfAdder                   4
       DT_3_3                        1
         HalfAdder                   2
       U_SP_3_3                      1
     customAdder16_0                 1
       unsignedBrentKungAdder16bit      1
         BitwisePG                  16
         BlackCell                  11
         GrayCell                   15
         XorGate                    15
     customAdder19_2                 1
       unsignedBrentKungAdder19bit      1
         BitwisePG                  19
         BlackCell                  12
         GrayCell                   18
         XorGate                    18
     rr_13x13_4                      1
       NR_4_4                        1
         BK_6_6                      1
           HalfAdder                 6
         DT_4_4                      1
           FullAdder                 3
           HalfAdder                 3
         U_SP_4_4                    1
       NR_4_9                        1
         BK_11_11                    1
           HalfAdder                11
         DT_4_9                      1
           FullAdder                13
           HalfAdder                 3
         U_SP_4_9                    1
       NR_9_4                        1
         BK_11_11                    1
           HalfAdder                11
         DT_9_4                      1
           FullAdder                13
           HalfAdder                 3
         U_SP_9_4                    1
       customAdder13_0               1
         unsignedBrentKungAdder13bit      1
           BitwisePG                13
           BlackCell                 7
           GrayCell                 12
           XorGate                  12
       customAdder17_3               1
         unsignedBrentKungAdder17bit      1
           BitwisePG                17
           BlackCell                11
           GrayCell                 16
           XorGate                  16
       rr_9x9_8                      1
         NR_2_2                      1
           BK_2_1                    1
             HalfAdder               1
           DT_2_2                    1
           U_SP_2_2                  1
         NR_2_7                      1
           BK_7_6                    1
             HalfAdder               6
           DT_2_7                    1
           U_SP_2_7                  1
         NR_7_2                      1
           BK_7_6                    1
             HalfAdder               6
           DT_7_2                    1
           U_SP_7_2                  1
         customAdder16_6             1
           unsignedBrentKungAdder16bit      1
             BitwisePG              16
             BlackCell              11
             GrayCell               15
             XorGate                15
         customAdder9_0              1
           unsignedBrentKungAdder9bit      1
             BitwisePG               9
             BlackCell               4
             GrayCell                8
             XorGate                 8
         rr_7x7_9                    1
           NR_3_3                    1
             BK_4_4                  1
               HalfAdder             4
             DT_3_3                  1
               HalfAdder             2
             U_SP_3_3                1
           NR_3_4                    1
             BK_5_5                  1
               HalfAdder             5
             DT_3_4                  1
               FullAdder             1
               HalfAdder             2
             U_SP_3_4                1
           NR_4_3                    1
             BK_5_5                  1
               HalfAdder             5
             DT_4_3                  1
               FullAdder             1
               HalfAdder             2
             U_SP_4_3                1
           customAdder10_2           1
             unsignedBrentKungAdder10bit      1
               BitwisePG            10
               BlackCell             5
               GrayCell              9
               XorGate               9
           customAdder7_0            1
             unsignedBrentKungAdder7bit      1
               BitwisePG             7
               BlackCell             2
               GrayCell              6
               XorGate               6
           rr_4x4_13                 1
             NR_2_2                  4
               BK_2_1                1
                 HalfAdder           1
               DT_2_2                1
               U_SP_2_2              1
             customAdder4_0          1
               unsignedBrentKungAdder4bit      1
                 BitwisePG           4
                 BlackCell           1
                 GrayCell            3
                 XorGate             3
             customAdder6_1          1
               unsignedBrentKungAdder6bit      1
                 BitwisePG           6
                 BlackCell           2
                 GrayCell            5
                 XorGate             5

   Number of wires:               5013
   Number of wire bits:           7348
   Number of public wires:        5013
   Number of public wire bits:    7348
   Number of ports:               2886
   Number of port bits:           4737
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1767
     A2O1A1Ixp33_ASAP7_75t_R         2
     A2O1A1O1Ixp25_ASAP7_75t_R       4
     AND2x2_ASAP7_75t_R            324
     AO21x1_ASAP7_75t_R            181
     AO221x1_ASAP7_75t_R             2
     AOI21xp33_ASAP7_75t_R           8
     FAx1_ASAP7_75t_R               51
     HAxp5_ASAP7_75t_R             281
     INVx1_ASAP7_75t_R             690
     NAND2xp33_ASAP7_75t_R          10
     NOR2xp33_ASAP7_75t_R           30
     O2A1O1Ixp33_ASAP7_75t_R        13
     OAI211xp5_ASAP7_75t_R           2
     OAI21xp33_ASAP7_75t_R          15
     OR2x2_ASAP7_75t_R              17
     XNOR2xp5_ASAP7_75t_R           30
     XOR2xp5_ASAP7_75t_R           107

   Chip area for top module '\multiplier16bit_1': 600.127380
     of which used for sequential elements: 0.000000 (0.00%)

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.44e-04   1.80e-04   1.06e-07   3.24e-04 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.44e-04   1.80e-04   1.06e-07   3.24e-04 100.0%
                          44.5%      55.4%       0.0%
Startpoint: A[5] (input port clocked by clk)
Endpoint: P[28] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ input external delay
  33.53   33.53 ^ A[5] (in)
  33.65   67.18 ^ M4/M4/M1/M4/M2/S0/_2_/Y (AND2x2_ASAP7_75t_R)
  13.06   80.25 v M4/M4/M1/M4/M2/S2/U0/_2_/CON (HAxp5_ASAP7_75t_R)
  12.34   92.59 ^ M4/M4/M1/M4/M2/S2/U0/_3_/Y (INVx1_ASAP7_75t_R)
  13.78  106.37 v M4/M4/M1/M4/M2/S2/_2_/CON (HAxp5_ASAP7_75t_R)
  12.42  118.78 ^ M4/M4/M1/M4/M2/S2/_2_/SN (HAxp5_ASAP7_75t_R)
  11.36  130.14 v M4/M4/M1/M4/M2/S2/_4_/Y (INVx1_ASAP7_75t_R)
  28.14  158.28 v M4/M4/M1/M4/adder1/adder_module/uut2/_2_/SN (HAxp5_ASAP7_75t_R)
  16.76  175.04 ^ M4/M4/M1/M4/adder1/adder_module/uut2/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  22.85  197.89 ^ M4/M4/M1/M4/adder1/adder_module/uut7/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  25.06  222.95 ^ M4/M4/M1/M4/adder1/adder_module/uut10/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  16.91  239.86 v M4/M4/M1/M4/adder2/adder_module/uut3/_2_/CON (HAxp5_ASAP7_75t_R)
  12.93  252.79 ^ M4/M4/M1/M4/adder2/adder_module/uut3/_2_/SN (HAxp5_ASAP7_75t_R)
  15.67  268.46 v M4/M4/M1/M4/adder2/adder_module/uut3/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  22.08  290.55 v M4/M4/M1/M4/adder2/adder_module/uut7/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.18  317.73 v M4/M4/M1/M4/adder2/adder_module/uut9/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  25.07  342.80 v M4/M4/M1/M4/adder2/adder_module/uut12/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  18.06  360.85 ^ M4/M4/M1/M4/adder2/adder_module/uut17/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  15.92  376.77 v M4/M4/M1/adder2/adder_module/uut3/_2_/CON (HAxp5_ASAP7_75t_R)
  12.93  389.70 ^ M4/M4/M1/adder2/adder_module/uut3/_2_/SN (HAxp5_ASAP7_75t_R)
  15.67  405.37 v M4/M4/M1/adder2/adder_module/uut3/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  22.08  427.45 v M4/M4/M1/adder2/adder_module/uut11/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  29.18  456.64 v M4/M4/M1/adder2/adder_module/uut15/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  26.10  482.73 v M4/M4/M1/adder2/adder_module/uut21/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  22.08  504.81 v M4/M4/M1/adder2/adder_module/uut28/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  17.27  522.09 ^ M4/M4/adder2/adder_module/uut11/_2_/SN (HAxp5_ASAP7_75t_R)
  15.52  537.60 v M4/M4/adder2/adder_module/uut11/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  23.72  561.32 v M4/M4/adder2/adder_module/uut21/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  21.64  582.96 v M4/M4/adder2/adder_module/uut26/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  28.06  611.03 v M4/M4/adder2/adder_module/uut31/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.38  638.41 v M4/M4/adder2/adder_module/uut34/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  22.94  661.35 v M4/M4/adder2/adder_module/uut55/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  31.54  692.89 v M4/adder2/adder_module/uut7/_2_/SN (HAxp5_ASAP7_75t_R)
  16.65  709.54 ^ M4/adder2/adder_module/uut7/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  22.57  732.11 ^ M4/adder2/adder_module/uut20/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.76  750.87 ^ M4/adder2/adder_module/uut26/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  28.37  779.23 ^ M4/adder2/adder_module/uut29/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  25.68  804.91 ^ M4/adder2/adder_module/uut34/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  20.83  825.73 ^ M4/adder2/adder_module/uut40/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  26.14  851.87 ^ M4/adder2/adder_module/uut54/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  15.92  867.79 v adder2/adder_module/uut7/_2_/CON (HAxp5_ASAP7_75t_R)
  12.93  880.72 ^ adder2/adder_module/uut7/_2_/SN (HAxp5_ASAP7_75t_R)
  15.67  896.39 v adder2/adder_module/uut7/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  22.08  918.47 v adder2/adder_module/uut22/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  21.17  939.64 v adder2/adder_module/uut29/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  31.09  970.73 v adder2/adder_module/uut32/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  31.37 1002.10 v adder2/adder_module/uut35/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.38 1029.48 v adder2/adder_module/uut38/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  23.94 1053.42 v adder2/adder_module/uut46/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  29.76 1083.18 ^ adder2/adder_module/uut63/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
   0.00 1083.18 ^ P[28] (out)
        1083.18   data arrival time

10000.00 10000.00   clock clk (rise edge)
   0.00 10000.00   clock network delay (ideal)
   0.00 10000.00   clock reconvergence pessimism
   0.00 10000.00   output external delay
        10000.00   data required time
---------------------------------------------------------
        10000.00   data required time
        -1083.18   data arrival time
---------------------------------------------------------
        8916.82   slack (MET)


Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          8.26e-05   1.00e-04   7.31e-08   1.83e-04 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.26e-05   1.00e-04   7.31e-08   1.83e-04 100.0%
                          45.1%      54.8%       0.0%
Startpoint: A[14] (input port clocked by clk)
Endpoint: P[31] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ input external delay
  18.83   18.83 ^ A[14] (in)
  28.20   47.03 ^ M1/M1/M2/M4/M2/S0/_2_/Y (AND2x2_ASAP7_75t_R)
  12.71   59.75 v M1/M1/M2/M4/M2/S2/U0/_2_/CON (HAxp5_ASAP7_75t_R)
  12.30   72.04 ^ M1/M1/M2/M4/M2/S2/U0/_3_/Y (INVx1_ASAP7_75t_R)
  13.76   85.80 v M1/M1/M2/M4/M2/S2/_2_/CON (HAxp5_ASAP7_75t_R)
  12.42   98.22 ^ M1/M1/M2/M4/M2/S2/_2_/SN (HAxp5_ASAP7_75t_R)
  11.36  109.58 v M1/M1/M2/M4/M2/S2/_4_/Y (INVx1_ASAP7_75t_R)
  28.14  137.71 v M1/M1/M2/M4/adder1/adder_module/uut2/_2_/SN (HAxp5_ASAP7_75t_R)
  16.76  154.48 ^ M1/M1/M2/M4/adder1/adder_module/uut2/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  22.85  177.33 ^ M1/M1/M2/M4/adder1/adder_module/uut7/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  25.06  202.39 ^ M1/M1/M2/M4/adder1/adder_module/uut10/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  16.91  219.30 v M1/M1/M2/M4/adder2/adder_module/uut3/_2_/CON (HAxp5_ASAP7_75t_R)
  12.93  232.23 ^ M1/M1/M2/M4/adder2/adder_module/uut3/_2_/SN (HAxp5_ASAP7_75t_R)
  15.67  247.90 v M1/M1/M2/M4/adder2/adder_module/uut3/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  22.08  269.98 v M1/M1/M2/M4/adder2/adder_module/uut7/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.18  297.16 v M1/M1/M2/M4/adder2/adder_module/uut9/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  25.07  322.23 v M1/M1/M2/M4/adder2/adder_module/uut12/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  22.06  344.29 v M1/M1/M2/M4/adder2/adder_module/uut17/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  31.48  375.77 v M1/M1/M2/adder2/adder_module/uut3/_2_/SN (HAxp5_ASAP7_75t_R)
  16.65  392.41 ^ M1/M1/M2/adder2/adder_module/uut3/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  17.45  409.87 v M1/M1/M2/adder2/adder_module/uut12/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  31.51  441.38 v M1/M1/adder1/adder_module/uut7/_2_/SN (HAxp5_ASAP7_75t_R)
  16.65  458.03 ^ M1/M1/adder1/adder_module/uut7/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  27.03  485.05 ^ M1/M1/adder1/adder_module/uut30/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  16.91  501.96 v M1/M1/adder2/adder_module/uut7/_2_/CON (HAxp5_ASAP7_75t_R)
  12.93  514.89 ^ M1/M1/adder2/adder_module/uut7/_2_/SN (HAxp5_ASAP7_75t_R)
  15.67  530.56 v M1/M1/adder2/adder_module/uut7/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  22.08  552.64 v M1/M1/adder2/adder_module/uut18/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  21.17  573.81 v M1/M1/adder2/adder_module/uut23/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  29.18  602.99 v M1/M1/adder2/adder_module/uut25/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.60  627.60 v M1/M1/adder2/adder_module/uut44/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  17.29  644.89 ^ M1/adder2/adder_module/uut15/_2_/SN (HAxp5_ASAP7_75t_R)
  15.52  660.41 v M1/adder2/adder_module/uut15/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  23.72  684.13 v M1/adder2/adder_module/uut29/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  19.35  703.48 v M1/adder2/adder_module/uut36/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  21.17  724.64 v M1/adder2/adder_module/uut39/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  29.18  753.82 v M1/adder2/adder_module/uut40/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  26.14  779.96 v M1/adder2/adder_module/uut55/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  22.08  802.04 v M1/adder2/adder_module/uut74/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  17.27  819.31 ^ adder2/adder_module/uut23/_2_/SN (HAxp5_ASAP7_75t_R)
  15.52  834.83 v adder2/adder_module/uut23/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  23.72  858.55 v adder2/adder_module/uut39/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  20.41  878.96 v adder2/adder_module/uut47/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  19.33  898.29 v adder2/adder_module/uut51/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  29.18  927.47 v adder2/adder_module/uut53/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  28.40  955.88 v adder2/adder_module/uut62/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  23.97  979.85 v adder2/adder_module/uut75/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  29.76 1009.61 ^ adder2/adder_module/uut102/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
   0.00 1009.61 ^ P[31] (out)
        1009.61   data arrival time

10000.00 10000.00   clock clk (rise edge)
   0.00 10000.00   clock network delay (ideal)
   0.00 10000.00   clock reconvergence pessimism
   0.00 10000.00   output external delay
        10000.00   data required time
---------------------------------------------------------
        10000.00   data required time
        -1009.61   data arrival time
---------------------------------------------------------
        8990.39   slack (MET)


Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.13e-04   1.40e-04   8.63e-08   2.53e-04 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.13e-04   1.40e-04   8.63e-08   2.53e-04 100.0%
                          44.6%      55.3%       0.0%
Startpoint: B[5] (input port clocked by clk)
Endpoint: P[29] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ input external delay
  27.36   27.36 ^ B[5] (in)
  33.86   61.22 ^ M2/S0/_30_/Y (AND2x2_ASAP7_75t_R)
  38.82  100.04 v M2/S1/U1/_2_/SN (FAx1_ASAP7_75t_R)
  16.65  116.69 ^ M2/S1/U1/_4_/Y (INVx1_ASAP7_75t_R)
  38.82  155.51 v M2/S1/U16/_2_/SN (FAx1_ASAP7_75t_R)
  16.63  172.14 ^ M2/S1/U16/_4_/Y (INVx1_ASAP7_75t_R)
  38.82  210.95 v M2/S1/U27/_2_/SN (FAx1_ASAP7_75t_R)
  13.32  224.27 ^ M2/S1/U27/_4_/Y (INVx1_ASAP7_75t_R)
  14.15  238.42 v M2/S2/U4/_2_/CON (HAxp5_ASAP7_75t_R)
  12.46  250.88 ^ M2/S2/U4/_2_/SN (HAxp5_ASAP7_75t_R)
  13.48  264.36 v M2/S2/U4/_4_/Y (INVx1_ASAP7_75t_R)
  34.89  299.24 ^ M2/S2/_51_/Y (A2O1A1O1Ixp25_ASAP7_75t_R)
  28.45  327.70 v M2/S2/_55_/Y (OAI21xp33_ASAP7_75t_R)
  22.36  350.06 ^ M2/S2/_96_/CON (HAxp5_ASAP7_75t_R)
   9.31  359.37 v M2/S2/_97_/Y (INVx1_ASAP7_75t_R)
  17.60  376.96 ^ M2/S2/_76_/Y (NOR2xp33_ASAP7_75t_R)
  23.80  400.77 ^ M2/S2/_77_/Y (XNOR2xp5_ASAP7_75t_R)
  16.35  417.11 v adder1/adder_module/uut10/_2_/CON (HAxp5_ASAP7_75t_R)
  13.08  430.19 ^ adder1/adder_module/uut10/_2_/SN (HAxp5_ASAP7_75t_R)
  15.81  446.00 v adder1/adder_module/uut10/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  22.84  468.84 v adder1/adder_module/uut21/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  21.64  490.48 v adder1/adder_module/uut26/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  28.06  518.55 v adder1/adder_module/uut31/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.38  545.93 v adder1/adder_module/uut34/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  23.94  569.87 v adder1/adder_module/uut41/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  17.01  586.88 ^ adder1/adder_module/uut56/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  16.91  603.79 v adder2/adder_module/uut15/_2_/CON (HAxp5_ASAP7_75t_R)
  12.93  616.72 ^ adder2/adder_module/uut15/_2_/SN (HAxp5_ASAP7_75t_R)
  15.67  632.39 v adder2/adder_module/uut15/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  22.08  654.47 v adder2/adder_module/uut33/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  21.17  675.64 v adder2/adder_module/uut42/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  21.17  696.81 v adder2/adder_module/uut46/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  31.09  727.90 v adder2/adder_module/uut48/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  31.39  759.29 v adder2/adder_module/uut51/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.38  786.67 v adder2/adder_module/uut56/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  23.94  810.62 v adder2/adder_module/uut68/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  29.76  840.38 ^ adder2/adder_module/uut92/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
   0.00  840.38 ^ P[29] (out)
         840.38   data arrival time

10000.00 10000.00   clock clk (rise edge)
   0.00 10000.00   clock network delay (ideal)
   0.00 10000.00   clock reconvergence pessimism
   0.00 10000.00   output external delay
        10000.00   data required time
---------------------------------------------------------
        10000.00   data required time
        -840.38   data arrival time
---------------------------------------------------------
        9159.62   slack (MET)


Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.31e-04   1.62e-04   9.69e-08   2.93e-04 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.31e-04   1.62e-04   9.69e-08   2.93e-04 100.0%
                          44.7%      55.3%       0.0%
Startpoint: B[8] (input port clocked by clk)
Endpoint: P[31] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ input external delay
  32.69   32.69 ^ B[8] (in)
  35.84   68.53 ^ M1/M2/S0/_10_/Y (AND2x2_ASAP7_75t_R)
  38.91  107.45 v M1/M2/S1/U1/_2_/SN (FAx1_ASAP7_75t_R)
  16.66  124.10 ^ M1/M2/S1/U1/_4_/Y (INVx1_ASAP7_75t_R)
  36.75  160.85 ^ M1/M2/S1/U7/_2_/SN (FAx1_ASAP7_75t_R)
  13.36  174.21 v M1/M2/S1/U7/_4_/Y (INVx1_ASAP7_75t_R)
  28.91  203.11 v M1/M2/S2/U3/_2_/SN (HAxp5_ASAP7_75t_R)
  14.80  217.91 ^ M1/M2/S2/U3/_4_/Y (INVx1_ASAP7_75t_R)
   8.31  226.23 v M1/M2/S2/_28_/Y (INVx1_ASAP7_75t_R)
  25.59  251.82 ^ M1/M2/S2/_32_/Y (OAI21xp33_ASAP7_75t_R)
  27.62  279.44 v M1/M2/S2/_33_/Y (A2O1A1O1Ixp25_ASAP7_75t_R)
  15.48  294.92 ^ M1/M2/S2/_34_/Y (INVx1_ASAP7_75t_R)
  14.96  309.88 v M1/M2/S2/_54_/CON (HAxp5_ASAP7_75t_R)
  12.57  322.45 ^ M1/M2/S2/_54_/SN (HAxp5_ASAP7_75t_R)
  11.52  333.96 v M1/M2/S2/_56_/Y (INVx1_ASAP7_75t_R)
  28.20  362.16 v M1/adder1/adder_module/uut7/_2_/SN (HAxp5_ASAP7_75t_R)
  16.59  378.75 ^ M1/adder1/adder_module/uut7/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  22.56  401.32 ^ M1/adder1/adder_module/uut14/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.76  420.07 ^ M1/adder1/adder_module/uut17/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  23.78  443.86 ^ M1/adder1/adder_module/uut18/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.15  468.01 ^ M1/adder1/adder_module/uut20/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  26.49  494.49 ^ M1/adder1/adder_module/uut35/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  16.97  511.47 v M1/adder2/adder_module/uut10/_2_/CON (HAxp5_ASAP7_75t_R)
  12.95  524.41 ^ M1/adder2/adder_module/uut10/_2_/SN (HAxp5_ASAP7_75t_R)
  15.82  540.23 v M1/adder2/adder_module/uut10/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  22.85  563.08 v M1/adder2/adder_module/uut23/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  21.64  584.72 v M1/adder2/adder_module/uut29/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  28.06  612.78 v M1/adder2/adder_module/uut34/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.38  640.17 v M1/adder2/adder_module/uut37/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  22.94  663.11 v M1/adder2/adder_module/uut60/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  17.29  680.40 ^ adder2/adder_module/uut23/_2_/SN (HAxp5_ASAP7_75t_R)
  15.52  695.92 v adder2/adder_module/uut23/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  23.72  719.64 v adder2/adder_module/uut38/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  20.41  740.05 v adder2/adder_module/uut45/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  19.33  759.39 v adder2/adder_module/uut48/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.18  786.56 v adder2/adder_module/uut50/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.38  813.95 v adder2/adder_module/uut58/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  30.69  844.64 ^ adder2/adder_module/uut97/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
   0.00  844.64 ^ P[31] (out)
         844.64   data arrival time

10000.00 10000.00   clock clk (rise edge)
   0.00 10000.00   clock network delay (ideal)
   0.00 10000.00   clock reconvergence pessimism
   0.00 10000.00   output external delay
        10000.00   data required time
---------------------------------------------------------
        10000.00   data required time
        -844.64   data arrival time
---------------------------------------------------------
        9155.36   slack (MET)


Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.05e-04   1.30e-04   8.99e-08   2.35e-04 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.05e-04   1.30e-04   8.99e-08   2.35e-04 100.0%
                          44.6%      55.4%       0.0%
Startpoint: B[3] (input port clocked by clk)
Endpoint: P[30] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ input external delay
  31.85   31.85 ^ B[3] (in)
  32.39   64.24 ^ M4/M2/S0/_20_/Y (AND2x2_ASAP7_75t_R)
  38.80  103.04 v M4/M2/S1/U1/_2_/SN (FAx1_ASAP7_75t_R)
  16.64  119.69 ^ M4/M2/S1/U1/_4_/Y (INVx1_ASAP7_75t_R)
  36.74  156.43 ^ M4/M2/S1/U11/_2_/SN (FAx1_ASAP7_75t_R)
  13.36  169.78 v M4/M2/S1/U11/_4_/Y (INVx1_ASAP7_75t_R)
  28.91  198.69 v M4/M2/S2/U3/_2_/SN (HAxp5_ASAP7_75t_R)
  14.80  213.49 ^ M4/M2/S2/U3/_4_/Y (INVx1_ASAP7_75t_R)
   8.31  221.81 v M4/M2/S2/_42_/Y (INVx1_ASAP7_75t_R)
  25.59  247.40 ^ M4/M2/S2/_46_/Y (OAI21xp33_ASAP7_75t_R)
  27.62  275.02 v M4/M2/S2/_47_/Y (A2O1A1O1Ixp25_ASAP7_75t_R)
  32.43  307.45 ^ M4/M2/S2/_51_/Y (OAI21xp33_ASAP7_75t_R)
  21.28  328.73 v M4/M2/S2/_52_/Y (NAND3xp33_ASAP7_75t_R)
  25.14  353.87 ^ M4/M2/S2/_54_/Y (NAND2xp33_ASAP7_75t_R)
  18.64  372.50 v M4/M2/S2/_69_/CON (HAxp5_ASAP7_75t_R)
  13.34  385.84 ^ M4/M2/S2/_69_/SN (HAxp5_ASAP7_75t_R)
  11.89  397.74 v M4/M2/S2/_71_/Y (INVx1_ASAP7_75t_R)
  28.36  426.10 v M4/adder1/adder_module/uut11/_2_/SN (HAxp5_ASAP7_75t_R)
  16.59  442.69 ^ M4/adder1/adder_module/uut11/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  22.56  465.26 ^ M4/adder1/adder_module/uut20/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.76  484.01 ^ M4/adder1/adder_module/uut24/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  23.78  507.80 ^ M4/adder1/adder_module/uut26/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.15  531.95 ^ M4/adder1/adder_module/uut29/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  26.49  558.43 ^ M4/adder1/adder_module/uut50/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  16.97  575.41 v M4/adder2/adder_module/uut14/_2_/CON (HAxp5_ASAP7_75t_R)
  12.95  588.35 ^ M4/adder2/adder_module/uut14/_2_/SN (HAxp5_ASAP7_75t_R)
  15.82  604.17 v M4/adder2/adder_module/uut14/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  22.85  627.02 v M4/adder2/adder_module/uut33/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  19.35  646.37 v M4/adder2/adder_module/uut42/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  21.17  667.53 v M4/adder2/adder_module/uut46/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  31.09  698.63 v M4/adder2/adder_module/uut48/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  29.38  728.00 v M4/adder2/adder_module/uut55/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  22.99  750.99 v M4/adder2/adder_module/uut87/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  31.54  782.53 v adder2/adder_module/uut7/_2_/SN (HAxp5_ASAP7_75t_R)
  16.65  799.18 ^ adder2/adder_module/uut7/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  22.57  821.75 ^ adder2/adder_module/uut19/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.76  840.51 ^ adder2/adder_module/uut25/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  28.37  868.87 ^ adder2/adder_module/uut28/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  28.02  896.89 ^ adder2/adder_module/uut31/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.17  921.06 ^ adder2/adder_module/uut34/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  20.78  941.84 ^ adder2/adder_module/uut41/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  38.11  979.95 ^ adder2/adder_module/uut56/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
   0.00  979.95 ^ P[30] (out)
         979.95   data arrival time

10000.00 10000.00   clock clk (rise edge)
   0.00 10000.00   clock network delay (ideal)
   0.00 10000.00   clock reconvergence pessimism
   0.00 10000.00   output external delay
        10000.00   data required time
---------------------------------------------------------
        10000.00   data required time
        -979.95   data arrival time
---------------------------------------------------------
        9020.05   slack (MET)


