/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.01
Build    : 0.9.28
Hash     : 0207cc3
Date     : Jan 25 2024
Type     : Engineering
Log Time   : Wed Feb  7 14:23:49 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 5
# Timing Graph Levels: 6

#Path 1
Startpoint: $auto$memory_libmap.cc:2267:execute$6352.Q[0] (dffre at (5,6) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[7].D[0] (dffre at (5,6) clocked by clock0)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2267:execute$6352.C[0] (dffre at (5,6))                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2267:execute$6352.Q[0] (dffre at (5,6)) [clock-to-output]        0.000     0.808
| (intra 'clb' routing)                                                                 0.066     0.874
rq_a[7].in[0] (.names at (5,6))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                              0.065     0.939
rq_a[7].out[0] (.names at (5,6))                                                        0.000     0.939
| (intra 'clb' routing)                                                                 0.131     1.070
$auto$memory_libmap.cc:2266:execute$6351[7].D[0] (dffre at (5,6))                       0.000     1.070
data arrival time                                                                                 1.070

clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$6351[7].C[0] (dffre at (5,6))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.070
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.320


#Path 2
Startpoint: $auto$memory_libmap.cc:2267:execute$6352.Q[0] (dffre at (5,6) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[0].D[0] (dffre at (5,6) clocked by clock0)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2267:execute$6352.C[0] (dffre at (5,6))                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2267:execute$6352.Q[0] (dffre at (5,6)) [clock-to-output]        0.000     0.808
| (intra 'clb' routing)                                                                 0.066     0.874
rq_a[0].in[0] (.names at (5,6))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                              0.065     0.939
rq_a[0].out[0] (.names at (5,6))                                                        0.000     0.939
| (intra 'clb' routing)                                                                 0.165     1.105
$auto$memory_libmap.cc:2266:execute$6351[0].D[0] (dffre at (5,6))                       0.000     1.105
data arrival time                                                                                 1.105

clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$6351[0].C[0] (dffre at (5,6))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.105
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.354


#Path 3
Startpoint: $auto$memory_libmap.cc:2266:execute$6351[10].Q[0] (dffre at (5,7) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[10].D[0] (dffre at (5,7) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$6351[10].C[0] (dffre at (5,7))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$6351[10].Q[0] (dffre at (5,7)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_a[10].in[2] (.names at (5,7))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.065     0.939
rq_a[10].out[0] (.names at (5,7))                                                        0.000     0.939
| (intra 'clb' routing)                                                                  0.165     1.105
$auto$memory_libmap.cc:2266:execute$6351[10].D[0] (dffre at (5,7))                       0.000     1.105
data arrival time                                                                                  1.105

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$6351[10].C[0] (dffre at (5,7))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.105
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.354


#Path 4
Startpoint: $auto$memory_libmap.cc:2267:execute$6352.Q[0] (dffre at (5,6) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[9].D[0] (dffre at (5,6) clocked by clock0)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2267:execute$6352.C[0] (dffre at (5,6))                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2267:execute$6352.Q[0] (dffre at (5,6)) [clock-to-output]        0.000     0.808
| (intra 'clb' routing)                                                                 0.066     0.874
rq_a[9].in[0] (.names at (5,6))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                              0.065     0.939
rq_a[9].out[0] (.names at (5,6))                                                        0.000     0.939
| (intra 'clb' routing)                                                                 0.167     1.107
$auto$memory_libmap.cc:2266:execute$6351[9].D[0] (dffre at (5,6))                       0.000     1.107
data arrival time                                                                                 1.107

clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$6351[9].C[0] (dffre at (5,6))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.107
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.356


#Path 5
Startpoint: $auto$memory_libmap.cc:2267:execute$6345.Q[0] (dffre at (6,4) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[5].D[0] (dffre at (6,4) clocked by clock1)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2267:execute$6345.C[0] (dffre at (6,4))                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2267:execute$6345.Q[0] (dffre at (6,4)) [clock-to-output]        0.000     0.808
| (intra 'clb' routing)                                                                 0.066     0.874
rq_b[5].in[0] (.names at (6,4))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                              0.099     0.973
rq_b[5].out[0] (.names at (6,4))                                                        0.000     0.973
| (intra 'clb' routing)                                                                 0.165     1.139
$auto$memory_libmap.cc:2266:execute$6344[5].D[0] (dffre at (6,4))                       0.000     1.139
data arrival time                                                                                 1.139

clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$6344[5].C[0] (dffre at (6,4))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.139
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.388


#Path 6
Startpoint: $auto$memory_libmap.cc:2267:execute$6352.Q[0] (dffre at (5,6) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[2].D[0] (dffre at (5,6) clocked by clock0)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2267:execute$6352.C[0] (dffre at (5,6))                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2267:execute$6352.Q[0] (dffre at (5,6)) [clock-to-output]        0.000     0.808
| (intra 'clb' routing)                                                                 0.066     0.874
rq_a[2].in[0] (.names at (5,6))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                              0.065     0.939
rq_a[2].out[0] (.names at (5,6))                                                        0.000     0.939
| (intra 'clb' routing)                                                                 0.210     1.149
$auto$memory_libmap.cc:2266:execute$6351[2].D[0] (dffre at (5,6))                       0.000     1.149
data arrival time                                                                                 1.149

clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$6351[2].C[0] (dffre at (5,6))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.149
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.398


#Path 7
Startpoint: $auto$memory_libmap.cc:2267:execute$6352.Q[0] (dffre at (5,6) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[8].D[0] (dffre at (5,6) clocked by clock0)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2267:execute$6352.C[0] (dffre at (5,6))                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2267:execute$6352.Q[0] (dffre at (5,6)) [clock-to-output]        0.000     0.808
| (intra 'clb' routing)                                                                 0.066     0.874
rq_a[8].in[0] (.names at (5,6))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                              0.065     0.939
rq_a[8].out[0] (.names at (5,6))                                                        0.000     0.939
| (intra 'clb' routing)                                                                 0.210     1.149
$auto$memory_libmap.cc:2266:execute$6351[8].D[0] (dffre at (5,6))                       0.000     1.149
data arrival time                                                                                 1.149

clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$6351[8].C[0] (dffre at (5,6))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.149
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.398


#Path 8
Startpoint: $auto$memory_libmap.cc:2266:execute$6351[5].Q[0] (dffre at (5,7) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[5].D[0] (dffre at (5,7) clocked by clock0)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$6351[5].C[0] (dffre at (5,7))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2266:execute$6351[5].Q[0] (dffre at (5,7)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                 0.066     0.874
rq_a[5].in[2] (.names at (5,7))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                              0.144     1.018
rq_a[5].out[0] (.names at (5,7))                                                        0.000     1.018
| (intra 'clb' routing)                                                                 0.221     1.239
$auto$memory_libmap.cc:2266:execute$6351[5].D[0] (dffre at (5,7))                       0.000     1.239
data arrival time                                                                                 1.239

clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$6351[5].C[0] (dffre at (5,7))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.239
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.488


#Path 9
Startpoint: $auto$memory_libmap.cc:2266:execute$6351[14].Q[0] (dffre at (5,6) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[14].D[0] (dffre at (5,6) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$6351[14].C[0] (dffre at (5,6))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$6351[14].Q[0] (dffre at (5,6)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_a[14].in[2] (.names at (5,6))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.154     1.029
rq_a[14].out[0] (.names at (5,6))                                                        0.000     1.029
| (intra 'clb' routing)                                                                  0.221     1.250
$auto$memory_libmap.cc:2266:execute$6351[14].D[0] (dffre at (5,6))                       0.000     1.250
data arrival time                                                                                  1.250

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$6351[14].C[0] (dffre at (5,6))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.250
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.499


#Path 10
Startpoint: $auto$memory_libmap.cc:2266:execute$6351[1].Q[0] (dffre at (5,5) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[1].D[0] (dffre at (5,5) clocked by clock0)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$6351[1].C[0] (dffre at (5,5))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2266:execute$6351[1].Q[0] (dffre at (5,5)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                 0.000     0.808
| (OPIN:53678 side: (RIGHT,) (5,5,0)0))                                                 0.000     0.808
| (CHANY:110129 L1 length:1 (5,5,0)-> (5,5,0))                                          0.061     0.869
| (IPIN:53721 side: (RIGHT,) (5,5,0)0))                                                 0.101     0.970
| (intra 'clb' routing)                                                                 0.066     1.036
rq_a[1].in[2] (.names at (5,5))                                                         0.000     1.036
| (primitive '.names' combinational delay)                                              0.144     1.180
rq_a[1].out[0] (.names at (5,5))                                                        0.000     1.180
| (intra 'clb' routing)                                                                 0.165     1.345
$auto$memory_libmap.cc:2266:execute$6351[1].D[0] (dffre at (5,5))                       0.000     1.345
data arrival time                                                                                 1.345

clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$6351[1].C[0] (dffre at (5,5))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.345
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.594


#Path 11
Startpoint: $auto$memory_libmap.cc:2267:execute$6345.Q[0] (dffre at (6,4) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[9].D[0] (dffre at (6,4) clocked by clock1)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2267:execute$6345.C[0] (dffre at (6,4))                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2267:execute$6345.Q[0] (dffre at (6,4)) [clock-to-output]        0.000     0.808
| (intra 'clb' routing)                                                                 0.066     0.874
rq_b[9].in[0] (.names at (6,4))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                              0.099     0.973
rq_b[9].out[0] (.names at (6,4))                                                        0.000     0.973
| (intra 'clb' routing)                                                                 0.000     0.973
| (OPIN:46780 side: (TOP,) (6,4,0)0))                                                   0.000     0.973
| (CHANX:103485 L1 length:1 (6,4,0)-> (6,4,0))                                          0.061     1.034
| (IPIN:46807 side: (TOP,) (6,4,0)0))                                                   0.101     1.135
| (intra 'clb' routing)                                                                 0.221     1.356
$auto$memory_libmap.cc:2266:execute$6344[9].D[0] (dffre at (6,4))                       0.000     1.356
data arrival time                                                                                 1.356

clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$6344[9].C[0] (dffre at (6,4))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.356
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.605


#Path 12
Startpoint: $auto$memory_libmap.cc:2266:execute$6351[6].Q[0] (dffre at (5,7) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[6].D[0] (dffre at (5,7) clocked by clock0)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$6351[6].C[0] (dffre at (5,7))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2266:execute$6351[6].Q[0] (dffre at (5,7)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                 0.066     0.874
rq_a[6].in[2] (.names at (5,7))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                              0.101     0.976
rq_a[6].out[0] (.names at (5,7))                                                        0.000     0.976
| (intra 'clb' routing)                                                                 0.000     0.976
| (OPIN:67888 side: (TOP,) (5,7,0)0))                                                   0.000     0.976
| (CHANX:105459 L4 length:4 (5,7,0)-> (2,7,0))                                          0.119     1.094
| (IPIN:67918 side: (TOP,) (5,7,0)0))                                                   0.101     1.195
| (intra 'clb' routing)                                                                 0.165     1.360
$auto$memory_libmap.cc:2266:execute$6351[6].D[0] (dffre at (5,7))                       0.000     1.360
data arrival time                                                                                 1.360

clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$6351[6].C[0] (dffre at (5,7))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.360
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.610


#Path 13
Startpoint: $auto$memory_libmap.cc:2266:execute$6351[4].Q[0] (dffre at (5,7) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[4].D[0] (dffre at (5,7) clocked by clock0)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$6351[4].C[0] (dffre at (5,7))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2266:execute$6351[4].Q[0] (dffre at (5,7)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                 0.066     0.874
rq_a[4].in[2] (.names at (5,7))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                              0.154     1.029
rq_a[4].out[0] (.names at (5,7))                                                        0.000     1.029
| (intra 'clb' routing)                                                                 0.000     1.029
| (OPIN:67879 side: (TOP,) (5,7,0)0))                                                   0.000     1.029
| (CHANX:105457 L4 length:4 (5,7,0)-> (2,7,0))                                          0.119     1.148
| (IPIN:67914 side: (TOP,) (5,7,0)0))                                                   0.101     1.248
| (intra 'clb' routing)                                                                 0.131     1.380
$auto$memory_libmap.cc:2266:execute$6351[4].D[0] (dffre at (5,7))                       0.000     1.380
data arrival time                                                                                 1.380

clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$6351[4].C[0] (dffre at (5,7))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.380
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.629


#Path 14
Startpoint: $auto$memory_libmap.cc:2266:execute$6351[13].Q[0] (dffre at (5,7) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[13].D[0] (dffre at (5,7) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$6351[13].C[0] (dffre at (5,7))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$6351[13].Q[0] (dffre at (5,7)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_a[13].in[1] (.names at (5,7))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.065     0.939
rq_a[13].out[0] (.names at (5,7))                                                        0.000     0.939
| (intra 'clb' routing)                                                                  0.000     0.939
| (OPIN:67897 side: (RIGHT,) (5,7,0)0))                                                  0.000     0.939
| (CHANY:110268 L1 length:1 (5,7,0)-> (5,7,0))                                           0.061     1.000
| (CHANX:105631 L1 length:1 (5,7,0)-> (5,7,0))                                           0.061     1.061
| (IPIN:67913 side: (TOP,) (5,7,0)0))                                                    0.101     1.162
| (intra 'clb' routing)                                                                  0.221     1.383
$auto$memory_libmap.cc:2266:execute$6351[13].D[0] (dffre at (5,7))                       0.000     1.383
data arrival time                                                                                  1.383

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$6351[13].C[0] (dffre at (5,7))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.383
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.632


#Path 15
Startpoint: $auto$memory_libmap.cc:2267:execute$6352.Q[0] (dffre at (5,6) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[12].D[0] (dffre at (5,6) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2267:execute$6352.C[0] (dffre at (5,6))                           0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2267:execute$6352.Q[0] (dffre at (5,6)) [clock-to-output]         0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_a[12].in[0] (.names at (5,6))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.065     0.939
rq_a[12].out[0] (.names at (5,6))                                                        0.000     0.939
| (intra 'clb' routing)                                                                  0.000     0.939
| (OPIN:61235 side: (RIGHT,) (5,6,0)0))                                                  0.000     0.939
| (CHANY:110212 L1 length:1 (5,6,0)-> (5,6,0))                                           0.061     1.000
| (CHANX:104903 L1 length:1 (5,6,0)-> (5,6,0))                                           0.061     1.061
| (IPIN:61251 side: (TOP,) (5,6,0)0))                                                    0.101     1.162
| (intra 'clb' routing)                                                                  0.221     1.383
$auto$memory_libmap.cc:2266:execute$6351[12].D[0] (dffre at (5,6))                       0.000     1.383
data arrival time                                                                                  1.383

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$6351[12].C[0] (dffre at (5,6))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.383
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.632


#Path 16
Startpoint: $auto$memory_libmap.cc:2266:execute$6351[11].Q[0] (dffre at (5,7) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[11].D[0] (dffre at (5,7) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$6351[11].C[0] (dffre at (5,7))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$6351[11].Q[0] (dffre at (5,7)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_a[11].in[2] (.names at (5,7))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.099     0.973
rq_a[11].out[0] (.names at (5,7))                                                        0.000     0.973
| (intra 'clb' routing)                                                                  0.000     0.973
| (OPIN:67892 side: (RIGHT,) (5,7,0)0))                                                  0.000     0.973
| (CHANY:110290 L4 length:2 (5,7,0)-> (5,8,0))                                           0.119     1.092
| (CHANX:105623 L1 length:1 (5,7,0)-> (5,7,0))                                           0.061     1.153
| (IPIN:67909 side: (TOP,) (5,7,0)0))                                                    0.101     1.254
| (intra 'clb' routing)                                                                  0.131     1.385
$auto$memory_libmap.cc:2266:execute$6351[11].D[0] (dffre at (5,7))                       0.000     1.385
data arrival time                                                                                  1.385

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$6351[11].C[0] (dffre at (5,7))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.385
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.634


#Path 17
Startpoint: $auto$memory_libmap.cc:2266:execute$6351[3].Q[0] (dffre at (5,7) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[3].D[0] (dffre at (5,7) clocked by clock0)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$6351[3].C[0] (dffre at (5,7))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2266:execute$6351[3].Q[0] (dffre at (5,7)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                 0.000     0.808
| (OPIN:67900 side: (RIGHT,) (5,7,0)0))                                                 0.000     0.808
| (CHANY:110274 L1 length:1 (5,7,0)-> (5,7,0))                                          0.061     0.869
| (IPIN:67943 side: (RIGHT,) (5,7,0)0))                                                 0.101     0.970
| (intra 'clb' routing)                                                                 0.066     1.036
rq_a[3].in[2] (.names at (5,7))                                                         0.000     1.036
| (primitive '.names' combinational delay)                                              0.101     1.137
rq_a[3].out[0] (.names at (5,7))                                                        0.000     1.137
| (intra 'clb' routing)                                                                 0.000     1.137
| (OPIN:67901 side: (RIGHT,) (5,7,0)0))                                                 0.000     1.137
| (CHANY:110276 L1 length:1 (5,7,0)-> (5,7,0))                                          0.061     1.198
| (CHANX:105639 L1 length:1 (5,7,0)-> (5,7,0))                                          0.061     1.259
| (IPIN:67917 side: (TOP,) (5,7,0)0))                                                   0.101     1.360
| (intra 'clb' routing)                                                                 0.221     1.581
$auto$memory_libmap.cc:2266:execute$6351[3].D[0] (dffre at (5,7))                       0.000     1.581
data arrival time                                                                                 1.581

clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$6351[3].C[0] (dffre at (5,7))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.581
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.830


#Path 18
Startpoint: $auto$memory_libmap.cc:2267:execute$6352.Q[0] (dffre at (5,6) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[15].D[0] (dffre at (5,7) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2267:execute$6352.C[0] (dffre at (5,6))                           0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2267:execute$6352.Q[0] (dffre at (5,6)) [clock-to-output]         0.000     0.808
| (intra 'clb' routing)                                                                  0.000     0.808
| (OPIN:61232 side: (RIGHT,) (5,6,0)0))                                                  0.000     0.808
| (CHANY:110206 L1 length:1 (5,6,0)-> (5,6,0))                                           0.061     0.869
| (IPIN:61275 side: (RIGHT,) (5,6,0)0))                                                  0.101     0.970
| (intra 'clb' routing)                                                                  0.066     1.036
rq_a[15].in[0] (.names at (5,6))                                                         0.000     1.036
| (primitive '.names' combinational delay)                                               0.144     1.180
rq_a[15].out[0] (.names at (5,6))                                                        0.000     1.180
| (intra 'clb' routing)                                                                  0.000     1.180
| (OPIN:61229 side: (RIGHT,) (5,6,0)0))                                                  0.000     1.180
| (CHANY:110248 L4 length:3 (5,6,0)-> (5,8,0))                                           0.119     1.299
| (CHANX:105627 L1 length:1 (5,7,0)-> (5,7,0))                                           0.061     1.360
| (IPIN:67911 side: (TOP,) (5,7,0)0))                                                    0.101     1.460
| (intra 'clb' routing)                                                                  0.167     1.628
$auto$memory_libmap.cc:2266:execute$6351[15].D[0] (dffre at (5,7))                       0.000     1.628
data arrival time                                                                                  1.628

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$6351[15].C[0] (dffre at (5,7))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.628
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.877


#Path 19
Startpoint: $auto$memory_libmap.cc:2266:execute$6344[12].Q[0] (dffre at (6,4) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[12].D[0] (dffre at (6,4) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$6344[12].C[0] (dffre at (6,4))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$6344[12].Q[0] (dffre at (6,4)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.000     0.808
| (OPIN:46793 side: (RIGHT,) (6,4,0)0))                                                  0.000     0.808
| (CHANY:110686 L1 length:1 (6,4,0)-> (6,4,0))                                           0.061     0.869
| (CHANX:103489 L1 length:1 (6,4,0)-> (6,4,0))                                           0.061     0.930
| (CHANY:110142 L1 length:1 (5,5,0)-> (5,5,0))                                           0.061     0.991
| (IPIN:53728 side: (RIGHT,) (5,5,0)0))                                                  0.101     1.092
| (intra 'clb' routing)                                                                  0.066     1.158
rq_b[12].in[2] (.names at (5,5))                                                         0.000     1.158
| (primitive '.names' combinational delay)                                               0.101     1.259
rq_b[12].out[0] (.names at (5,5))                                                        0.000     1.259
| (intra 'clb' routing)                                                                  0.000     1.259
| (OPIN:53672 side: (TOP,) (5,5,0)0))                                                    0.000     1.259
| (CHANX:104156 L1 length:1 (5,5,0)-> (5,5,0))                                           0.061     1.320
| (CHANY:110139 L1 length:1 (5,5,0)-> (5,5,0))                                           0.061     1.381
| (CHANX:103484 L1 length:1 (6,4,0)-> (6,4,0))                                           0.061     1.442
| (IPIN:46823 side: (TOP,) (6,4,0)0))                                                    0.101     1.543
| (intra 'clb' routing)                                                                  0.165     1.708
$auto$memory_libmap.cc:2266:execute$6344[12].D[0] (dffre at (6,4))                       0.000     1.708
data arrival time                                                                                  1.708

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$6344[12].C[0] (dffre at (6,4))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.708
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.957


#Path 20
Startpoint: $auto$memory_libmap.cc:2266:execute$6344[14].Q[0] (dffre at (6,4) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[14].D[0] (dffre at (6,4) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$6344[14].C[0] (dffre at (6,4))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$6344[14].Q[0] (dffre at (6,4)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.000     0.808
| (OPIN:46783 side: (TOP,) (6,4,0)0))                                                    0.000     0.808
| (CHANX:103315 L4 length:4 (6,4,0)-> (3,4,0))                                           0.119     0.927
| (CHANY:110134 L1 length:1 (5,5,0)-> (5,5,0))                                           0.061     0.988
| (IPIN:53740 side: (RIGHT,) (5,5,0)0))                                                  0.101     1.089
| (intra 'clb' routing)                                                                  0.066     1.155
rq_b[14].in[2] (.names at (5,5))                                                         0.000     1.155
| (primitive '.names' combinational delay)                                               0.065     1.220
rq_b[14].out[0] (.names at (5,5))                                                        0.000     1.220
| (intra 'clb' routing)                                                                  0.000     1.220
| (OPIN:53675 side: (TOP,) (5,5,0)0))                                                    0.000     1.220
| (CHANX:104162 L1 length:1 (5,5,0)-> (5,5,0))                                           0.061     1.281
| (CHANY:110145 L1 length:1 (5,5,0)-> (5,5,0))                                           0.061     1.342
| (CHANX:103490 L1 length:1 (6,4,0)-> (6,4,0))                                           0.061     1.403
| (CHANY:110689 L1 length:1 (6,4,0)-> (6,4,0))                                           0.061     1.464
| (IPIN:46837 side: (RIGHT,) (6,4,0)0))                                                  0.101     1.564
| (intra 'clb' routing)                                                                  0.167     1.732
$auto$memory_libmap.cc:2266:execute$6344[14].D[0] (dffre at (6,4))                       0.000     1.732
data arrival time                                                                                  1.732

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$6344[14].C[0] (dffre at (6,4))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.732
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.981


#Path 21
Startpoint: $auto$memory_libmap.cc:2267:execute$6345.Q[0] (dffre at (6,4) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[0].D[0] (dffre at (5,4) clocked by clock1)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2267:execute$6345.C[0] (dffre at (6,4))                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2267:execute$6345.Q[0] (dffre at (6,4)) [clock-to-output]        0.000     0.808
| (intra 'clb' routing)                                                                 0.000     0.808
| (OPIN:46786 side: (RIGHT,) (6,4,0)0))                                                 0.000     0.808
| (CHANY:110720 L4 length:4 (6,4,0)-> (6,7,0))                                          0.119     0.927
| (CHANX:104067 L4 length:4 (6,5,0)-> (3,5,0))                                          0.119     1.046
| (IPIN:53698 side: (TOP,) (5,5,0)0))                                                   0.101     1.147
| (intra 'clb' routing)                                                                 0.066     1.213
rq_b[0].in[0] (.names at (5,5))                                                         0.000     1.213
| (primitive '.names' combinational delay)                                              0.154     1.367
rq_b[0].out[0] (.names at (5,5))                                                        0.000     1.367
| (intra 'clb' routing)                                                                 0.000     1.367
| (OPIN:53688 side: (RIGHT,) (5,5,0)0))                                                 0.000     1.367
| (CHANY:109973 L4 length:4 (5,5,0)-> (5,2,0))                                          0.119     1.486
| (IPIN:46679 side: (RIGHT,) (5,4,0)0))                                                 0.101     1.587
| (intra 'clb' routing)                                                                 0.167     1.754
$auto$memory_libmap.cc:2266:execute$6344[0].D[0] (dffre at (5,4))                       0.000     1.754
data arrival time                                                                                 1.754

clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$6344[0].C[0] (dffre at (5,4))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.754
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       1.003


#Path 22
Startpoint: $auto$memory_libmap.cc:2266:execute$6344[10].Q[0] (dffre at (6,4) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[10].D[0] (dffre at (6,4) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$6344[10].C[0] (dffre at (6,4))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$6344[10].Q[0] (dffre at (6,4)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.000     0.808
| (OPIN:46796 side: (RIGHT,) (6,4,0)0))                                                  0.000     0.808
| (CHANY:110692 L1 length:1 (6,4,0)-> (6,4,0))                                           0.061     0.869
| (CHANX:103495 L1 length:1 (6,4,0)-> (6,4,0))                                           0.061     0.930
| (CHANY:110148 L1 length:1 (5,5,0)-> (5,5,0))                                           0.061     0.991
| (IPIN:53731 side: (RIGHT,) (5,5,0)0))                                                  0.101     1.092
| (intra 'clb' routing)                                                                  0.066     1.158
rq_b[10].in[2] (.names at (5,5))                                                         0.000     1.158
| (primitive '.names' combinational delay)                                               0.101     1.259
rq_b[10].out[0] (.names at (5,5))                                                        0.000     1.259
| (intra 'clb' routing)                                                                  0.000     1.259
| (OPIN:53681 side: (RIGHT,) (5,5,0)0))                                                  0.000     1.259
| (CHANY:109991 L4 length:4 (5,5,0)-> (5,2,0))                                           0.119     1.378
| (CHANX:103474 L1 length:1 (6,4,0)-> (6,4,0))                                           0.061     1.439
| (IPIN:46802 side: (TOP,) (6,4,0)0))                                                    0.101     1.540
| (intra 'clb' routing)                                                                  0.221     1.760
$auto$memory_libmap.cc:2266:execute$6344[10].D[0] (dffre at (6,4))                       0.000     1.760
data arrival time                                                                                  1.760

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$6344[10].C[0] (dffre at (6,4))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.760
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        1.009


#Path 23
Startpoint: $auto$memory_libmap.cc:2267:execute$6345.Q[0] (dffre at (6,4) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[4].D[0] (dffre at (5,4) clocked by clock1)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2267:execute$6345.C[0] (dffre at (6,4))                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2267:execute$6345.Q[0] (dffre at (6,4)) [clock-to-output]        0.000     0.808
| (intra 'clb' routing)                                                                 0.000     0.808
| (OPIN:46786 side: (RIGHT,) (6,4,0)0))                                                 0.000     0.808
| (CHANY:110720 L4 length:4 (6,4,0)-> (6,7,0))                                          0.119     0.927
| (CHANX:104067 L4 length:4 (6,5,0)-> (3,5,0))                                          0.119     1.046
| (IPIN:53698 side: (TOP,) (5,5,0)0))                                                   0.101     1.147
| (intra 'clb' routing)                                                                 0.066     1.213
rq_b[4].in[0] (.names at (5,5))                                                         0.000     1.213
| (primitive '.names' combinational delay)                                              0.065     1.278
rq_b[4].out[0] (.names at (5,5))                                                        0.000     1.278
| (intra 'clb' routing)                                                                 0.000     1.278
| (OPIN:53667 side: (TOP,) (5,5,0)0))                                                   0.000     1.278
| (CHANX:103987 L4 length:4 (5,5,0)-> (2,5,0))                                          0.119     1.397
| (CHANY:109527 L1 length:1 (4,5,0)-> (4,5,0))                                          0.061     1.458
| (CHANX:103416 L1 length:1 (5,4,0)-> (5,4,0))                                          0.061     1.519
| (IPIN:46670 side: (TOP,) (5,4,0)0))                                                   0.101     1.619
| (intra 'clb' routing)                                                                 0.165     1.785
$auto$memory_libmap.cc:2266:execute$6344[4].D[0] (dffre at (5,4))                       0.000     1.785
data arrival time                                                                                 1.785

clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$6344[4].C[0] (dffre at (5,4))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.785
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       1.034


#Path 24
Startpoint: wd_a[11].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[10] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
wd_a[11].inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:87161 side: (TOP,) (6,8,0)0))                                                                          0.000     1.779
| (CHANX:106434 L1 length:1 (6,8,0)-> (6,8,0))                                                                 0.061     1.840
| (CHANY:110945 L1 length:1 (6,8,0)-> (6,8,0))                                                                 0.061     1.901
| (CHANX:105762 L1 length:1 (7,7,0)-> (7,7,0))                                                                 0.061     1.962
| (IPIN:54679 side: (TOP,) (7,7,0)0))                                                                          0.101     2.063
| (intra 'bram' routing)                                                                                       0.000     2.063
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[10] (RS_TDP36K at (7,5))                       0.000     2.063
data arrival time                                                                                                        2.063

clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.241     1.020
data required time                                                                                                       1.020
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -1.020
data arrival time                                                                                                        2.063
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.043


#Path 25
Startpoint: wd_a[9].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[8] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_a[9].inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:87159 side: (TOP,) (6,8,0)0))                                                                         0.000     1.779
| (CHANX:106430 L1 length:1 (6,8,0)-> (6,8,0))                                                                0.061     1.840
| (CHANY:110941 L1 length:1 (6,8,0)-> (6,8,0))                                                                0.061     1.901
| (CHANX:105758 L1 length:1 (7,7,0)-> (7,7,0))                                                                0.061     1.962
| (IPIN:54677 side: (TOP,) (7,7,0)0))                                                                         0.101     2.063
| (intra 'bram' routing)                                                                                      0.000     2.063
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[8] (RS_TDP36K at (7,5))                       0.000     2.063
data arrival time                                                                                                       2.063

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.241     1.020
data required time                                                                                                      1.020
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -1.020
data arrival time                                                                                                       2.063
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.043


#Path 26
Startpoint: $auto$memory_libmap.cc:2266:execute$6344[15].Q[0] (dffre at (6,4) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[15].D[0] (dffre at (6,4) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$6344[15].C[0] (dffre at (6,4))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$6344[15].Q[0] (dffre at (6,4)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.000     0.808
| (OPIN:46774 side: (TOP,) (6,4,0)0))                                                    0.000     0.808
| (CHANX:103329 L4 length:4 (6,4,0)-> (3,4,0))                                           0.119     0.927
| (CHANY:110176 L4 length:4 (5,5,0)-> (5,8,0))                                           0.119     1.046
| (IPIN:53729 side: (RIGHT,) (5,5,0)0))                                                  0.101     1.147
| (intra 'clb' routing)                                                                  0.066     1.213
rq_b[15].in[2] (.names at (5,5))                                                         0.000     1.213
| (primitive '.names' combinational delay)                                               0.101     1.314
rq_b[15].out[0] (.names at (5,5))                                                        0.000     1.314
| (intra 'clb' routing)                                                                  0.000     1.314
| (OPIN:53670 side: (TOP,) (5,5,0)0))                                                    0.000     1.314
| (CHANX:104152 L1 length:1 (5,5,0)-> (5,5,0))                                           0.061     1.375
| (CHANY:110135 L1 length:1 (5,5,0)-> (5,5,0))                                           0.061     1.436
| (CHANX:103480 L1 length:1 (6,4,0)-> (6,4,0))                                           0.061     1.497
| (IPIN:46821 side: (TOP,) (6,4,0)0))                                                    0.101     1.598
| (intra 'clb' routing)                                                                  0.210     1.808
$auto$memory_libmap.cc:2266:execute$6344[15].D[0] (dffre at (6,4))                       0.000     1.808
data arrival time                                                                                  1.808

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$6344[15].C[0] (dffre at (6,4))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.808
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        1.057


#Path 27
Startpoint: addr_b[1].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A1[5] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         1.000     1.000
addr_b[1].inpad[0] (.input at (8,8))                                                                         0.000     1.000
| (intra 'io' routing)                                                                                       0.779     1.779
| (OPIN:92913 side: (TOP,) (8,8,0)0))                                                                        0.000     1.779
| (CHANX:106547 L1 length:1 (8,8,0)-> (8,8,0))                                                               0.061     1.840
| (CHANY:111471 L4 length:3 (7,8,0)-> (7,6,0))                                                               0.119     1.959
| (IPIN:54630 side: (RIGHT,) (7,6,0)0))                                                                      0.101     2.060
| (intra 'bram' routing)                                                                                     0.000     2.060
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A1[5] (RS_TDP36K at (7,5))                       0.000     2.060
data arrival time                                                                                                      2.060

clock clock1 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                           0.000     0.779
| (intra 'bram' routing)                                                                                     0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                        0.000     0.779
clock uncertainty                                                                                            0.000     0.779
cell hold time                                                                                               0.212     0.991
data required time                                                                                                     0.991
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.991
data arrival time                                                                                                      2.060
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            1.069


#Path 28
Startpoint: $auto$memory_libmap.cc:2267:execute$6345.Q[0] (dffre at (6,4) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[11].D[0] (dffre at (6,4) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2267:execute$6345.C[0] (dffre at (6,4))                           0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2267:execute$6345.Q[0] (dffre at (6,4)) [clock-to-output]         0.000     0.808
| (intra 'clb' routing)                                                                  0.000     0.808
| (OPIN:46786 side: (RIGHT,) (6,4,0)0))                                                  0.000     0.808
| (CHANY:110720 L4 length:4 (6,4,0)-> (6,7,0))                                           0.119     0.927
| (CHANX:104067 L4 length:4 (6,5,0)-> (3,5,0))                                           0.119     1.046
| (IPIN:53698 side: (TOP,) (5,5,0)0))                                                    0.101     1.147
| (intra 'clb' routing)                                                                  0.066     1.213
rq_b[11].in[0] (.names at (5,5))                                                         0.000     1.213
| (primitive '.names' combinational delay)                                               0.065     1.278
rq_b[11].out[0] (.names at (5,5))                                                        0.000     1.278
| (intra 'clb' routing)                                                                  0.000     1.278
| (OPIN:53682 side: (RIGHT,) (5,5,0)0))                                                  0.000     1.278
| (CHANY:109977 L4 length:4 (5,5,0)-> (5,2,0))                                           0.119     1.397
| (CHANX:103496 L1 length:1 (6,4,0)-> (6,4,0))                                           0.061     1.458
| (CHANY:110695 L1 length:1 (6,4,0)-> (6,4,0))                                           0.061     1.519
| (IPIN:46840 side: (RIGHT,) (6,4,0)0))                                                  0.101     1.619
| (intra 'clb' routing)                                                                  0.210     1.829
$auto$memory_libmap.cc:2266:execute$6344[11].D[0] (dffre at (6,4))                       0.000     1.829
data arrival time                                                                                  1.829

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$6344[11].C[0] (dffre at (6,4))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.829
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        1.078


#Path 29
Startpoint: wd_a[14].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[13] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
wd_a[14].inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:87212 side: (RIGHT,) (6,8,0)0))                                                                        0.000     1.779
| (CHANY:110793 L4 length:4 (6,8,0)-> (6,5,0))                                                                 0.119     1.898
| (CHANX:104284 L1 length:1 (7,5,0)-> (7,5,0))                                                                 0.061     1.959
| (CHANY:111355 L1 length:1 (7,5,0)-> (7,5,0))                                                                 0.061     2.020
| (IPIN:54510 side: (RIGHT,) (7,5,0)0))                                                                        0.101     2.121
| (intra 'bram' routing)                                                                                       0.000     2.121
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[13] (RS_TDP36K at (7,5))                       0.000     2.121
data arrival time                                                                                                        2.121

clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.241     1.020
data required time                                                                                                       1.020
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -1.020
data arrival time                                                                                                        2.121
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.101


#Path 30
Startpoint: $auto$memory_libmap.cc:2267:execute$6345.Q[0] (dffre at (6,4) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[1].D[0] (dffre at (5,4) clocked by clock1)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2267:execute$6345.C[0] (dffre at (6,4))                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2267:execute$6345.Q[0] (dffre at (6,4)) [clock-to-output]        0.000     0.808
| (intra 'clb' routing)                                                                 0.000     0.808
| (OPIN:46786 side: (RIGHT,) (6,4,0)0))                                                 0.000     0.808
| (CHANY:110720 L4 length:4 (6,4,0)-> (6,7,0))                                          0.119     0.927
| (CHANX:104067 L4 length:4 (6,5,0)-> (3,5,0))                                          0.119     1.046
| (IPIN:53698 side: (TOP,) (5,5,0)0))                                                   0.101     1.147
| (intra 'clb' routing)                                                                 0.066     1.213
rq_b[1].in[0] (.names at (5,5))                                                         0.000     1.213
| (primitive '.names' combinational delay)                                              0.065     1.278
rq_b[1].out[0] (.names at (5,5))                                                        0.000     1.278
| (intra 'clb' routing)                                                                 0.000     1.278
| (OPIN:53666 side: (TOP,) (5,5,0)0))                                                   0.000     1.278
| (CHANX:104001 L4 length:4 (5,5,0)-> (2,5,0))                                          0.119     1.397
| (CHANY:109377 L4 length:4 (4,5,0)-> (4,2,0))                                          0.119     1.516
| (CHANX:103456 L4 length:4 (5,4,0)-> (8,4,0))                                          0.119     1.634
| (IPIN:46658 side: (TOP,) (5,4,0)0))                                                   0.101     1.735
| (intra 'clb' routing)                                                                 0.131     1.866
$auto$memory_libmap.cc:2266:execute$6344[1].D[0] (dffre at (5,4))                      -0.000     1.866
data arrival time                                                                                 1.866

clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$6344[1].C[0] (dffre at (5,4))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.866
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       1.115


#Path 31
Startpoint: $auto$memory_libmap.cc:2266:execute$6344[3].Q[0] (dffre at (5,4) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[3].D[0] (dffre at (5,4) clocked by clock1)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$6344[3].C[0] (dffre at (5,4))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2266:execute$6344[3].Q[0] (dffre at (5,4)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                 0.000     0.808
| (OPIN:46636 side: (RIGHT,) (5,4,0)0))                                                 0.000     0.808
| (CHANY:110098 L4 length:4 (5,4,0)-> (5,7,0))                                          0.119     0.927
| (CHANX:104153 L1 length:1 (5,5,0)-> (5,5,0))                                          0.061     0.988
| (IPIN:53713 side: (TOP,) (5,5,0)0))                                                   0.101     1.089
| (intra 'clb' routing)                                                                 0.066     1.155
rq_b[3].in[2] (.names at (5,5))                                                         0.000     1.155
| (primitive '.names' combinational delay)                                              0.099     1.254
rq_b[3].out[0] (.names at (5,5))                                                        0.000     1.254
| (intra 'clb' routing)                                                                 0.000     1.254
| (OPIN:53669 side: (TOP,) (5,5,0)0))                                                   0.000     1.254
| (CHANX:103991 L4 length:4 (5,5,0)-> (2,5,0))                                          0.119     1.373
| (CHANY:109539 L1 length:1 (4,5,0)-> (4,5,0))                                          0.061     1.434
| (CHANX:103428 L1 length:1 (5,4,0)-> (5,4,0))                                          0.061     1.495
| (CHANY:110083 L1 length:1 (5,4,0)-> (5,4,0))                                          0.061     1.556
| (IPIN:46687 side: (RIGHT,) (5,4,0)0))                                                 0.101     1.656
| (intra 'clb' routing)                                                                 0.210     1.866
$auto$memory_libmap.cc:2266:execute$6344[3].D[0] (dffre at (5,4))                       0.000     1.866
data arrival time                                                                                 1.866

clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$6344[3].C[0] (dffre at (5,4))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.866
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       1.116


#Path 32
Startpoint: $auto$memory_libmap.cc:2267:execute$6345.Q[0] (dffre at (6,4) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[8].D[0] (dffre at (5,4) clocked by clock1)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2267:execute$6345.C[0] (dffre at (6,4))                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2267:execute$6345.Q[0] (dffre at (6,4)) [clock-to-output]        0.000     0.808
| (intra 'clb' routing)                                                                 0.000     0.808
| (OPIN:46786 side: (RIGHT,) (6,4,0)0))                                                 0.000     0.808
| (CHANY:110720 L4 length:4 (6,4,0)-> (6,7,0))                                          0.119     0.927
| (CHANX:104067 L4 length:4 (6,5,0)-> (3,5,0))                                          0.119     1.046
| (IPIN:53698 side: (TOP,) (5,5,0)0))                                                   0.101     1.147
| (intra 'clb' routing)                                                                 0.066     1.213
rq_b[8].in[0] (.names at (5,5))                                                         0.000     1.213
| (primitive '.names' combinational delay)                                              0.154     1.367
rq_b[8].out[0] (.names at (5,5))                                                        0.000     1.367
| (intra 'clb' routing)                                                                 0.000     1.367
| (OPIN:53687 side: (RIGHT,) (5,5,0)0))                                                 0.000     1.367
| (CHANY:109971 L4 length:4 (5,5,0)-> (5,2,0))                                          0.119     1.486
| (CHANX:103415 L1 length:1 (5,4,0)-> (5,4,0))                                          0.061     1.547
| (IPIN:46653 side: (TOP,) (5,4,0)0))                                                   0.101     1.648
| (intra 'clb' routing)                                                                 0.221     1.869
$auto$memory_libmap.cc:2266:execute$6344[8].D[0] (dffre at (5,4))                       0.000     1.869
data arrival time                                                                                 1.869

clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$6344[8].C[0] (dffre at (5,4))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.869
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       1.118


#Path 33
Startpoint: $auto$memory_libmap.cc:2267:execute$6345.Q[0] (dffre at (6,4) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[2].D[0] (dffre at (5,4) clocked by clock1)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2267:execute$6345.C[0] (dffre at (6,4))                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2267:execute$6345.Q[0] (dffre at (6,4)) [clock-to-output]        0.000     0.808
| (intra 'clb' routing)                                                                 0.000     0.808
| (OPIN:46786 side: (RIGHT,) (6,4,0)0))                                                 0.000     0.808
| (CHANY:110720 L4 length:4 (6,4,0)-> (6,7,0))                                          0.119     0.927
| (CHANX:104067 L4 length:4 (6,5,0)-> (3,5,0))                                          0.119     1.046
| (IPIN:53698 side: (TOP,) (5,5,0)0))                                                   0.101     1.147
| (intra 'clb' routing)                                                                 0.066     1.213
rq_b[2].in[0] (.names at (5,5))                                                         0.000     1.213
| (primitive '.names' combinational delay)                                              0.101     1.314
rq_b[2].out[0] (.names at (5,5))                                                        0.000     1.314
| (intra 'clb' routing)                                                                 0.000     1.314
| (OPIN:53684 side: (RIGHT,) (5,5,0)0))                                                 0.000     1.314
| (CHANY:109981 L4 length:4 (5,5,0)-> (5,2,0))                                          0.119     1.433
| (CHANX:103253 L4 length:4 (5,4,0)-> (2,4,0))                                          0.119     1.552
| (IPIN:46650 side: (TOP,) (5,4,0)0))                                                   0.101     1.653
| (intra 'clb' routing)                                                                 0.221     1.873
$auto$memory_libmap.cc:2266:execute$6344[2].D[0] (dffre at (5,4))                       0.000     1.873
data arrival time                                                                                 1.873

clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$6344[2].C[0] (dffre at (5,4))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.873
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       1.122


#Path 34
Startpoint: $auto$memory_libmap.cc:2267:execute$6345.Q[0] (dffre at (6,4) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[6].D[0] (dffre at (5,4) clocked by clock1)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2267:execute$6345.C[0] (dffre at (6,4))                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2267:execute$6345.Q[0] (dffre at (6,4)) [clock-to-output]        0.000     0.808
| (intra 'clb' routing)                                                                 0.000     0.808
| (OPIN:46786 side: (RIGHT,) (6,4,0)0))                                                 0.000     0.808
| (CHANY:110720 L4 length:4 (6,4,0)-> (6,7,0))                                          0.119     0.927
| (CHANX:104067 L4 length:4 (6,5,0)-> (3,5,0))                                          0.119     1.046
| (IPIN:53698 side: (TOP,) (5,5,0)0))                                                   0.101     1.147
| (intra 'clb' routing)                                                                 0.066     1.213
rq_b[6].in[0] (.names at (5,5))                                                         0.000     1.213
| (primitive '.names' combinational delay)                                              0.101     1.314
rq_b[6].out[0] (.names at (5,5))                                                        0.000     1.314
| (intra 'clb' routing)                                                                 0.000     1.314
| (OPIN:53676 side: (TOP,) (5,5,0)0))                                                   0.000     1.314
| (CHANX:104164 L1 length:1 (5,5,0)-> (5,5,0))                                          0.061     1.375
| (CHANY:110147 L1 length:1 (5,5,0)-> (5,5,0))                                          0.061     1.436
| (CHANX:103263 L4 length:4 (5,4,0)-> (2,4,0))                                          0.119     1.555
| (IPIN:46654 side: (TOP,) (5,4,0)0))                                                   0.101     1.656
| (intra 'clb' routing)                                                                 0.221     1.876
$auto$memory_libmap.cc:2266:execute$6344[6].D[0] (dffre at (5,4))                       0.000     1.876
data arrival time                                                                                 1.876

clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$6344[6].C[0] (dffre at (5,4))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.876
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       1.125


#Path 35
Startpoint: addr_b[3].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A1[7] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         1.000     1.000
addr_b[3].inpad[0] (.input at (8,8))                                                                         0.000     1.000
| (intra 'io' routing)                                                                                       0.779     1.779
| (OPIN:92915 side: (TOP,) (8,8,0)0))                                                                        0.000     1.779
| (CHANX:106407 L4 length:4 (8,8,0)-> (5,8,0))                                                               0.119     1.898
| (CHANY:111449 L4 length:3 (7,8,0)-> (7,6,0))                                                               0.119     2.017
| (IPIN:54642 side: (RIGHT,) (7,6,0)0))                                                                      0.101     2.118
| (intra 'bram' routing)                                                                                     0.000     2.118
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A1[7] (RS_TDP36K at (7,5))                       0.000     2.118
data arrival time                                                                                                      2.118

clock clock1 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                           0.000     0.779
| (intra 'bram' routing)                                                                                     0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                        0.000     0.779
clock uncertainty                                                                                            0.000     0.779
cell hold time                                                                                               0.212     0.991
data required time                                                                                                     0.991
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.991
data arrival time                                                                                                      2.118
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            1.127


#Path 36
Startpoint: addr_b[0].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A1[4] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         1.000     1.000
addr_b[0].inpad[0] (.input at (8,8))                                                                         0.000     1.000
| (intra 'io' routing)                                                                                       0.779     1.779
| (OPIN:92912 side: (TOP,) (8,8,0)0))                                                                        0.000     1.779
| (CHANX:106545 L1 length:1 (8,8,0)-> (8,8,0))                                                               0.061     1.840
| (CHANY:111535 L4 length:2 (7,8,0)-> (7,7,0))                                                               0.119     1.959
| (CHANX:105011 L1 length:1 (7,6,0)-> (7,6,0))                                                               0.061     2.020
| (IPIN:54597 side: (TOP,) (7,6,0)0))                                                                        0.101     2.121
| (intra 'bram' routing)                                                                                     0.000     2.121
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A1[4] (RS_TDP36K at (7,5))                       0.000     2.121
data arrival time                                                                                                      2.121

clock clock1 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                           0.000     0.779
| (intra 'bram' routing)                                                                                     0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                        0.000     0.779
clock uncertainty                                                                                            0.000     0.779
cell hold time                                                                                               0.212     0.991
data required time                                                                                                     0.991
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.991
data arrival time                                                                                                      2.121
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            1.130


#Path 37
Startpoint: addr_b[4].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A1[8] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         1.000     1.000
addr_b[4].inpad[0] (.input at (8,8))                                                                         0.000     1.000
| (intra 'io' routing)                                                                                       0.779     1.779
| (OPIN:92916 side: (TOP,) (8,8,0)0))                                                                        0.000     1.779
| (CHANX:106552 L1 length:1 (8,8,0)-> (8,8,0))                                                               0.061     1.840
| (CHANY:112151 L1 length:1 (8,8,0)-> (8,8,0))                                                               0.061     1.901
| (CHANX:105675 L4 length:4 (8,7,0)-> (5,7,0))                                                               0.119     2.020
| (IPIN:54675 side: (TOP,) (7,7,0)0))                                                                        0.101     2.121
| (intra 'bram' routing)                                                                                     0.000     2.121
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A1[8] (RS_TDP36K at (7,5))                       0.000     2.121
data arrival time                                                                                                      2.121

clock clock1 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                           0.000     0.779
| (intra 'bram' routing)                                                                                     0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                        0.000     0.779
clock uncertainty                                                                                            0.000     0.779
cell hold time                                                                                               0.212     0.991
data required time                                                                                                     0.991
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.991
data arrival time                                                                                                      2.121
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            1.130


#Path 38
Startpoint: addr_b[6].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A1[10] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
addr_b[6].inpad[0] (.input at (8,8))                                                                          0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:92918 side: (TOP,) (8,8,0)0))                                                                         0.000     1.779
| (CHANX:106557 L1 length:1 (8,8,0)-> (8,8,0))                                                                0.061     1.840
| (CHANY:111405 L4 length:4 (7,8,0)-> (7,5,0))                                                                0.119     1.959
| (CHANX:105765 L1 length:1 (7,7,0)-> (7,7,0))                                                                0.061     2.020
| (IPIN:54680 side: (TOP,) (7,7,0)0))                                                                         0.101     2.121
| (intra 'bram' routing)                                                                                      0.000     2.121
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A1[10] (RS_TDP36K at (7,5))                       0.000     2.121
data arrival time                                                                                                       2.121

clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.212     0.991
data required time                                                                                                      0.991
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.991
data arrival time                                                                                                       2.121
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.130


#Path 39
Startpoint: addr_b[7].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A1[11] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
addr_b[7].inpad[0] (.input at (8,8))                                                                          0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:92919 side: (TOP,) (8,8,0)0))                                                                         0.000     1.779
| (CHANX:106558 L1 length:1 (8,8,0)-> (8,8,0))                                                                0.061     1.840
| (CHANY:112157 L1 length:1 (8,8,0)-> (8,8,0))                                                                0.061     1.901
| (CHANX:105669 L4 length:4 (8,7,0)-> (5,7,0))                                                                0.119     2.020
| (IPIN:54687 side: (TOP,) (7,7,0)0))                                                                         0.101     2.121
| (intra 'bram' routing)                                                                                      0.000     2.121
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A1[11] (RS_TDP36K at (7,5))                       0.000     2.121
data arrival time                                                                                                       2.121

clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.212     0.991
data required time                                                                                                      0.991
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.991
data arrival time                                                                                                       2.121
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.130


#Path 40
Startpoint: addr_b[1].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A2[5] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         1.000     1.000
addr_b[1].inpad[0] (.input at (8,8))                                                                         0.000     1.000
| (intra 'io' routing)                                                                                       0.779     1.779
| (OPIN:92913 side: (TOP,) (8,8,0)0))                                                                        0.000     1.779
| (CHANX:106547 L1 length:1 (8,8,0)-> (8,8,0))                                                               0.061     1.840
| (CHANY:111471 L4 length:3 (7,8,0)-> (7,6,0))                                                               0.119     1.959
| (IPIN:54630 side: (RIGHT,) (7,6,0)0))                                                                      0.101     2.060
| (intra 'bram' routing)                                                                                     0.000     2.060
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A2[5] (RS_TDP36K at (7,5))                       0.000     2.060
data arrival time                                                                                                      2.060

clock clock1 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                           0.000     0.779
| (intra 'bram' routing)                                                                                     0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A2[0] (RS_TDP36K at (7,5))                        0.000     0.779
clock uncertainty                                                                                            0.000     0.779
cell hold time                                                                                               0.125     0.905
data required time                                                                                                     0.905
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.905
data arrival time                                                                                                      2.060
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            1.155


#Path 41
Startpoint: wd_a[15].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[14] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
wd_a[15].inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:87213 side: (RIGHT,) (6,8,0)0))                                                                        0.000     1.779
| (CHANY:110845 L4 length:3 (6,8,0)-> (6,6,0))                                                                 0.119     1.898
| (CHANY:110711 L4 length:4 (6,7,0)-> (6,4,0))                                                                 0.119     2.017
| (CHANX:104292 L1 length:1 (7,5,0)-> (7,5,0))                                                                 0.061     2.078
| (IPIN:54488 side: (TOP,) (7,5,0)0))                                                                          0.101     2.179
| (intra 'bram' routing)                                                                                       0.000     2.179
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[14] (RS_TDP36K at (7,5))                       0.000     2.179
data arrival time                                                                                                        2.179

clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.241     1.020
data required time                                                                                                       1.020
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -1.020
data arrival time                                                                                                        2.179
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.159


#Path 42
Startpoint: wd_a[10].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[9] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_a[10].inpad[0] (.input at (6,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:87160 side: (TOP,) (6,8,0)0))                                                                         0.000     1.779
| (CHANX:106464 L4 length:4 (6,8,0)-> (9,8,0))                                                                0.119     1.898
| (CHANY:111445 L4 length:3 (7,8,0)-> (7,6,0))                                                                0.119     2.017
| (CHANX:105759 L1 length:1 (7,7,0)-> (7,7,0))                                                                0.061     2.078
| (IPIN:54693 side: (TOP,) (7,7,0)0))                                                                         0.101     2.179
| (intra 'bram' routing)                                                                                      0.000     2.179
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[9] (RS_TDP36K at (7,5))                       0.000     2.179
data arrival time                                                                                                       2.179

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.241     1.020
data required time                                                                                                      1.020
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -1.020
data arrival time                                                                                                       2.179
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.159


#Path 43
Startpoint: wd_a[6].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[6] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_a[6].inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:87156 side: (TOP,) (6,8,0)0))                                                                         0.000     1.779
| (CHANX:106425 L1 length:1 (6,8,0)-> (6,8,0))                                                                0.061     1.840
| (CHANY:110317 L4 length:2 (5,8,0)-> (5,7,0))                                                                0.119     1.959
| (CHANX:105006 L4 length:4 (6,6,0)-> (9,6,0))                                                                0.119     2.078
| (IPIN:54601 side: (TOP,) (7,6,0)0))                                                                         0.101     2.179
| (intra 'bram' routing)                                                                                      0.000     2.179
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[6] (RS_TDP36K at (7,5))                       0.000     2.179
data arrival time                                                                                                       2.179

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.241     1.020
data required time                                                                                                      1.020
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -1.020
data arrival time                                                                                                       2.179
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.159


#Path 44
Startpoint: addr_b[5].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A1[9] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         1.000     1.000
addr_b[5].inpad[0] (.input at (8,8))                                                                         0.000     1.000
| (intra 'io' routing)                                                                                       0.779     1.779
| (OPIN:92917 side: (TOP,) (8,8,0)0))                                                                        0.000     1.779
| (CHANX:106586 L4 length:3 (8,8,0)-> (10,8,0))                                                              0.119     1.898
| (CHANY:112175 L1 length:1 (8,8,0)-> (8,8,0))                                                               0.061     1.959
| (CHANX:105651 L4 length:4 (8,7,0)-> (5,7,0))                                                               0.119     2.078
| (IPIN:54683 side: (TOP,) (7,7,0)0))                                                                        0.101     2.179
| (intra 'bram' routing)                                                                                     0.000     2.179
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A1[9] (RS_TDP36K at (7,5))                       0.000     2.179
data arrival time                                                                                                      2.179

clock clock1 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                           0.000     0.779
| (intra 'bram' routing)                                                                                     0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                        0.000     0.779
clock uncertainty                                                                                            0.000     0.779
cell hold time                                                                                               0.212     0.991
data required time                                                                                                     0.991
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.991
data arrival time                                                                                                      2.179
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            1.188


#Path 45
Startpoint: addr_a[6].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_B2[10] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
addr_a[6].inpad[0] (.input at (5,8))                                                                          0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:84280 side: (TOP,) (5,8,0)0))                                                                         0.000     1.779
| (CHANX:106384 L4 length:4 (5,8,0)-> (8,8,0))                                                                0.119     1.898
| (CHANY:110931 L1 length:1 (6,8,0)-> (6,8,0))                                                                0.061     1.959
| (CHANX:105748 L1 length:1 (7,7,0)-> (7,7,0))                                                                0.061     2.020
| (IPIN:54672 side: (TOP,) (7,7,0)0))                                                                         0.101     2.121
| (intra 'bram' routing)                                                                                      0.000     2.121
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_B2[10] (RS_TDP36K at (7,5))                       0.000     2.121
data arrival time                                                                                                       2.121

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.133     0.913
data required time                                                                                                      0.913
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.913
data arrival time                                                                                                       2.121
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.208


#Path 46
Startpoint: addr_a[7].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_B2[11] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
addr_a[7].inpad[0] (.input at (5,8))                                                                          0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:84281 side: (TOP,) (5,8,0)0))                                                                         0.000     1.779
| (CHANX:106386 L4 length:4 (5,8,0)-> (8,8,0))                                                                0.119     1.898
| (CHANY:110937 L1 length:1 (6,8,0)-> (6,8,0))                                                                0.061     1.959
| (CHANX:105754 L1 length:1 (7,7,0)-> (7,7,0))                                                                0.061     2.020
| (IPIN:54691 side: (TOP,) (7,7,0)0))                                                                         0.101     2.121
| (intra 'bram' routing)                                                                                      0.000     2.121
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_B2[11] (RS_TDP36K at (7,5))                       0.000     2.121
data arrival time                                                                                                       2.121

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.133     0.913
data required time                                                                                                      0.913
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.913
data arrival time                                                                                                       2.121
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.208


#Path 47
Startpoint: addr_a[8].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_B2[12] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
addr_a[8].inpad[0] (.input at (5,8))                                                                          0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:84282 side: (TOP,) (5,8,0)0))                                                                         0.000     1.779
| (CHANX:106388 L4 length:4 (5,8,0)-> (8,8,0))                                                                0.119     1.898
| (CHANY:110943 L1 length:1 (6,8,0)-> (6,8,0))                                                                0.061     1.959
| (CHANX:105760 L1 length:1 (7,7,0)-> (7,7,0))                                                                0.061     2.020
| (IPIN:54678 side: (TOP,) (7,7,0)0))                                                                         0.101     2.121
| (intra 'bram' routing)                                                                                      0.000     2.121
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_B2[12] (RS_TDP36K at (7,5))                       0.000     2.121
data arrival time                                                                                                       2.121

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.133     0.913
data required time                                                                                                      0.913
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.913
data arrival time                                                                                                       2.121
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.208


#Path 48
Startpoint: addr_a[8].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_B1[12] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
addr_a[8].inpad[0] (.input at (5,8))                                                                          0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:84282 side: (TOP,) (5,8,0)0))                                                                         0.000     1.779
| (CHANX:106404 L4 length:4 (5,8,0)-> (8,8,0))                                                                0.119     1.898
| (CHANY:111385 L4 length:4 (7,8,0)-> (7,5,0))                                                                0.119     2.017
| (IPIN:54780 side: (RIGHT,) (7,7,0)0))                                                                       0.101     2.118
| (intra 'bram' routing)                                                                                      0.000     2.118
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_B1[12] (RS_TDP36K at (7,5))                       0.000     2.118
data arrival time                                                                                                       2.118

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.130     0.910
data required time                                                                                                      0.910
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.910
data arrival time                                                                                                       2.118
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.208


#Path 49
Startpoint: addr_a[6].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_B1[10] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
addr_a[6].inpad[0] (.input at (5,8))                                                                          0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:84280 side: (TOP,) (5,8,0)0))                                                                         0.000     1.779
| (CHANX:106384 L4 length:4 (5,8,0)-> (8,8,0))                                                                0.119     1.898
| (CHANY:110931 L1 length:1 (6,8,0)-> (6,8,0))                                                                0.061     1.959
| (CHANX:105748 L1 length:1 (7,7,0)-> (7,7,0))                                                                0.061     2.020
| (IPIN:54672 side: (TOP,) (7,7,0)0))                                                                         0.101     2.121
| (intra 'bram' routing)                                                                                      0.000     2.121
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_B1[10] (RS_TDP36K at (7,5))                       0.000     2.121
data arrival time                                                                                                       2.121

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.130     0.910
data required time                                                                                                      0.910
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.910
data arrival time                                                                                                       2.121
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.211


#Path 50
Startpoint: addr_a[7].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_B1[11] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
addr_a[7].inpad[0] (.input at (5,8))                                                                          0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:84281 side: (TOP,) (5,8,0)0))                                                                         0.000     1.779
| (CHANX:106386 L4 length:4 (5,8,0)-> (8,8,0))                                                                0.119     1.898
| (CHANY:110937 L1 length:1 (6,8,0)-> (6,8,0))                                                                0.061     1.959
| (CHANX:105754 L1 length:1 (7,7,0)-> (7,7,0))                                                                0.061     2.020
| (IPIN:54691 side: (TOP,) (7,7,0)0))                                                                         0.101     2.121
| (intra 'bram' routing)                                                                                      0.000     2.121
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_B1[11] (RS_TDP36K at (7,5))                       0.000     2.121
data arrival time                                                                                                       2.121

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.130     0.910
data required time                                                                                                      0.910
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.910
data arrival time                                                                                                       2.121
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.211


#Path 51
Startpoint: $auto$memory_libmap.cc:2267:execute$6345.Q[0] (dffre at (6,4) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[7].D[0] (dffre at (5,4) clocked by clock1)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2267:execute$6345.C[0] (dffre at (6,4))                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2267:execute$6345.Q[0] (dffre at (6,4)) [clock-to-output]        0.000     0.808
| (intra 'clb' routing)                                                                 0.000     0.808
| (OPIN:46786 side: (RIGHT,) (6,4,0)0))                                                 0.000     0.808
| (CHANY:110720 L4 length:4 (6,4,0)-> (6,7,0))                                          0.119     0.927
| (CHANX:104067 L4 length:4 (6,5,0)-> (3,5,0))                                          0.119     1.046
| (IPIN:53698 side: (TOP,) (5,5,0)0))                                                   0.101     1.147
| (intra 'clb' routing)                                                                 0.066     1.213
rq_b[7].in[0] (.names at (5,5))                                                         0.000     1.213
| (primitive '.names' combinational delay)                                              0.101     1.314
rq_b[7].out[0] (.names at (5,5))                                                        0.000     1.314
| (intra 'clb' routing)                                                                 0.000     1.314
| (OPIN:53685 side: (RIGHT,) (5,5,0)0))                                                 0.000     1.314
| (CHANY:109983 L4 length:4 (5,5,0)-> (5,2,0))                                          0.119     1.433
| (CHANX:102525 L4 length:4 (5,3,0)-> (2,3,0))                                          0.119     1.552
| (CHANY:109492 L4 length:4 (4,4,0)-> (4,7,0))                                          0.119     1.671
| (CHANX:103420 L1 length:1 (5,4,0)-> (5,4,0))                                          0.061     1.732
| (IPIN:46656 side: (TOP,) (5,4,0)0))                                                   0.101     1.832
| (intra 'clb' routing)                                                                 0.131     1.964
$auto$memory_libmap.cc:2266:execute$6344[7].D[0] (dffre at (5,4))                      -0.000     1.964
data arrival time                                                                                 1.964

clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$6344[7].C[0] (dffre at (5,4))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.964
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       1.213


#Path 52
Startpoint: addr_b[3].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A2[7] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         1.000     1.000
addr_b[3].inpad[0] (.input at (8,8))                                                                         0.000     1.000
| (intra 'io' routing)                                                                                       0.779     1.779
| (OPIN:92915 side: (TOP,) (8,8,0)0))                                                                        0.000     1.779
| (CHANX:106407 L4 length:4 (8,8,0)-> (5,8,0))                                                               0.119     1.898
| (CHANY:111449 L4 length:3 (7,8,0)-> (7,6,0))                                                               0.119     2.017
| (IPIN:54642 side: (RIGHT,) (7,6,0)0))                                                                      0.101     2.118
| (intra 'bram' routing)                                                                                     0.000     2.118
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A2[7] (RS_TDP36K at (7,5))                       0.000     2.118
data arrival time                                                                                                      2.118

clock clock1 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                           0.000     0.779
| (intra 'bram' routing)                                                                                     0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A2[0] (RS_TDP36K at (7,5))                        0.000     0.779
clock uncertainty                                                                                            0.000     0.779
cell hold time                                                                                               0.125     0.905
data required time                                                                                                     0.905
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.905
data arrival time                                                                                                      2.118
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            1.213


#Path 53
Startpoint: addr_b[0].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A2[4] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         1.000     1.000
addr_b[0].inpad[0] (.input at (8,8))                                                                         0.000     1.000
| (intra 'io' routing)                                                                                       0.779     1.779
| (OPIN:92912 side: (TOP,) (8,8,0)0))                                                                        0.000     1.779
| (CHANX:106545 L1 length:1 (8,8,0)-> (8,8,0))                                                               0.061     1.840
| (CHANY:111535 L4 length:2 (7,8,0)-> (7,7,0))                                                               0.119     1.959
| (CHANX:105011 L1 length:1 (7,6,0)-> (7,6,0))                                                               0.061     2.020
| (IPIN:54597 side: (TOP,) (7,6,0)0))                                                                        0.101     2.121
| (intra 'bram' routing)                                                                                     0.000     2.121
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A2[4] (RS_TDP36K at (7,5))                       0.000     2.121
data arrival time                                                                                                      2.121

clock clock1 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                           0.000     0.779
| (intra 'bram' routing)                                                                                     0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A2[0] (RS_TDP36K at (7,5))                        0.000     0.779
clock uncertainty                                                                                            0.000     0.779
cell hold time                                                                                               0.125     0.905
data required time                                                                                                     0.905
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.905
data arrival time                                                                                                      2.121
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            1.216


#Path 54
Startpoint: addr_b[7].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A2[11] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
addr_b[7].inpad[0] (.input at (8,8))                                                                          0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:92919 side: (TOP,) (8,8,0)0))                                                                         0.000     1.779
| (CHANX:106558 L1 length:1 (8,8,0)-> (8,8,0))                                                                0.061     1.840
| (CHANY:112157 L1 length:1 (8,8,0)-> (8,8,0))                                                                0.061     1.901
| (CHANX:105669 L4 length:4 (8,7,0)-> (5,7,0))                                                                0.119     2.020
| (IPIN:54687 side: (TOP,) (7,7,0)0))                                                                         0.101     2.121
| (intra 'bram' routing)                                                                                      0.000     2.121
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A2[11] (RS_TDP36K at (7,5))                       0.000     2.121
data arrival time                                                                                                       2.121

clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A2[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.125     0.905
data required time                                                                                                      0.905
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.905
data arrival time                                                                                                       2.121
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.216


#Path 55
Startpoint: addr_b[6].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A2[10] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
addr_b[6].inpad[0] (.input at (8,8))                                                                          0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:92918 side: (TOP,) (8,8,0)0))                                                                         0.000     1.779
| (CHANX:106557 L1 length:1 (8,8,0)-> (8,8,0))                                                                0.061     1.840
| (CHANY:111405 L4 length:4 (7,8,0)-> (7,5,0))                                                                0.119     1.959
| (CHANX:105765 L1 length:1 (7,7,0)-> (7,7,0))                                                                0.061     2.020
| (IPIN:54680 side: (TOP,) (7,7,0)0))                                                                         0.101     2.121
| (intra 'bram' routing)                                                                                      0.000     2.121
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A2[10] (RS_TDP36K at (7,5))                       0.000     2.121
data arrival time                                                                                                       2.121

clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A2[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.125     0.905
data required time                                                                                                      0.905
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.905
data arrival time                                                                                                       2.121
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.216


#Path 56
Startpoint: addr_b[4].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A2[8] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         1.000     1.000
addr_b[4].inpad[0] (.input at (8,8))                                                                         0.000     1.000
| (intra 'io' routing)                                                                                       0.779     1.779
| (OPIN:92916 side: (TOP,) (8,8,0)0))                                                                        0.000     1.779
| (CHANX:106552 L1 length:1 (8,8,0)-> (8,8,0))                                                               0.061     1.840
| (CHANY:112151 L1 length:1 (8,8,0)-> (8,8,0))                                                               0.061     1.901
| (CHANX:105675 L4 length:4 (8,7,0)-> (5,7,0))                                                               0.119     2.020
| (IPIN:54675 side: (TOP,) (7,7,0)0))                                                                        0.101     2.121
| (intra 'bram' routing)                                                                                     0.000     2.121
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A2[8] (RS_TDP36K at (7,5))                       0.000     2.121
data arrival time                                                                                                      2.121

clock clock1 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                           0.000     0.779
| (intra 'bram' routing)                                                                                     0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A2[0] (RS_TDP36K at (7,5))                        0.000     0.779
clock uncertainty                                                                                            0.000     0.779
cell hold time                                                                                               0.125     0.905
data required time                                                                                                     0.905
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.905
data arrival time                                                                                                      2.121
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            1.216


#Path 57
Startpoint: wd_a[7].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[7] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_a[7].inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:87157 side: (TOP,) (6,8,0)0))                                                                         0.000     1.779
| (CHANX:106474 L4 length:4 (6,8,0)-> (9,8,0))                                                                0.119     1.898
| (CHANY:111389 L4 length:4 (7,8,0)-> (7,5,0))                                                                0.119     2.017
| (CHANY:111255 L4 length:4 (7,6,0)-> (7,3,0))                                                                0.119     2.136
| (IPIN:54643 side: (RIGHT,) (7,6,0)0))                                                                       0.101     2.237
| (intra 'bram' routing)                                                                                      0.000     2.237
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[7] (RS_TDP36K at (7,5))                       0.000     2.237
data arrival time                                                                                                       2.237

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.241     1.020
data required time                                                                                                      1.020
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -1.020
data arrival time                                                                                                       2.237
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.217


#Path 58
Startpoint: wd_a[0].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[0] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_a[0].inpad[0] (.input at (5,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:84334 side: (RIGHT,) (5,8,0)0))                                                                       0.000     1.779
| (CHANY:110297 L4 length:2 (5,8,0)-> (5,7,0))                                                                0.119     1.898
| (CHANX:104986 L4 length:4 (6,6,0)-> (9,6,0))                                                                0.119     2.017
| (CHANY:111249 L4 length:4 (7,6,0)-> (7,3,0))                                                                0.119     2.136
| (IPIN:54506 side: (RIGHT,) (7,5,0)0))                                                                       0.101     2.237
| (intra 'bram' routing)                                                                                      0.000     2.237
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[0] (RS_TDP36K at (7,5))                       0.000     2.237
data arrival time                                                                                                       2.237

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.241     1.020
data required time                                                                                                      1.020
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -1.020
data arrival time                                                                                                       2.237
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.217


#Path 59
Startpoint: wd_a[3].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[3] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_a[3].inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:87153 side: (TOP,) (6,8,0)0))                                                                         0.000     1.779
| (CHANX:106419 L1 length:1 (6,8,0)-> (6,8,0))                                                                0.061     1.840
| (CHANY:110255 L4 length:3 (5,8,0)-> (5,6,0))                                                                0.119     1.959
| (CHANY:110223 L1 length:1 (5,6,0)-> (5,6,0))                                                                0.061     2.020
| (CHANX:104240 L4 length:4 (6,5,0)-> (9,5,0))                                                                0.119     2.139
| (IPIN:54495 side: (TOP,) (7,5,0)0))                                                                         0.101     2.240
| (intra 'bram' routing)                                                                                      0.000     2.240
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[3] (RS_TDP36K at (7,5))                       0.000     2.240
data arrival time                                                                                                       2.240

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.241     1.020
data required time                                                                                                      1.020
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -1.020
data arrival time                                                                                                       2.240
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.220


#Path 60
Startpoint: wd_a[2].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[2] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_a[2].inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:87152 side: (TOP,) (6,8,0)0))                                                                         0.000     1.779
| (CHANX:106416 L1 length:1 (6,8,0)-> (6,8,0))                                                                0.061     1.840
| (CHANY:110991 L4 length:1 (6,8,0)-> (6,8,0))                                                                0.119     1.959
| (CHANX:105744 L1 length:1 (7,7,0)-> (7,7,0))                                                                0.061     2.020
| (CHANY:111343 L4 length:4 (7,7,0)-> (7,4,0))                                                                0.119     2.139
| (IPIN:54519 side: (RIGHT,) (7,5,0)0))                                                                       0.101     2.240
| (intra 'bram' routing)                                                                                      0.000     2.240
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[2] (RS_TDP36K at (7,5))                       0.000     2.240
data arrival time                                                                                                       2.240

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.241     1.020
data required time                                                                                                      1.020
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -1.020
data arrival time                                                                                                       2.240
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.220


#Path 61
Startpoint: wd_a[12].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[11] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
wd_a[12].inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:87162 side: (TOP,) (6,8,0)0))                                                                          0.000     1.779
| (CHANX:106452 L4 length:4 (6,8,0)-> (9,8,0))                                                                 0.119     1.898
| (CHANX:106624 L1 length:1 (9,8,0)-> (9,8,0))                                                                 0.061     1.959
| (CHANY:112767 L1 length:1 (9,8,0)-> (9,8,0))                                                                 0.061     2.020
| (CHANX:105731 L4 length:4 (9,7,0)-> (6,7,0))                                                                 0.119     2.139
| (IPIN:54684 side: (TOP,) (7,7,0)0))                                                                          0.101     2.240
| (intra 'bram' routing)                                                                                       0.000     2.240
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[11] (RS_TDP36K at (7,5))                       0.000     2.240
data arrival time                                                                                                        2.240

clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.241     1.020
data required time                                                                                                       1.020
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -1.020
data arrival time                                                                                                        2.240
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.220


#Path 62
Startpoint: $auto$memory_libmap.cc:2267:execute$6345.Q[0] (dffre at (6,4) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[13].D[0] (dffre at (6,4) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2267:execute$6345.C[0] (dffre at (6,4))                           0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2267:execute$6345.Q[0] (dffre at (6,4)) [clock-to-output]         0.000     0.808
| (intra 'clb' routing)                                                                  0.000     0.808
| (OPIN:46786 side: (RIGHT,) (6,4,0)0))                                                  0.000     0.808
| (CHANY:110720 L4 length:4 (6,4,0)-> (6,7,0))                                           0.119     0.927
| (CHANX:104067 L4 length:4 (6,5,0)-> (3,5,0))                                           0.119     1.046
| (IPIN:53698 side: (TOP,) (5,5,0)0))                                                    0.101     1.147
| (intra 'clb' routing)                                                                  0.066     1.213
rq_b[13].in[0] (.names at (5,5))                                                         0.000     1.213
| (primitive '.names' combinational delay)                                               0.154     1.367
rq_b[13].out[0] (.names at (5,5))                                                        0.000     1.367
| (intra 'clb' routing)                                                                  0.000     1.367
| (OPIN:53673 side: (TOP,) (5,5,0)0))                                                    0.000     1.367
| (CHANX:104206 L4 length:4 (5,5,0)-> (8,5,0))                                           0.119     1.486
| (CHANY:111375 L1 length:1 (7,5,0)-> (7,5,0))                                           0.061     1.547
| (CHANX:103379 L4 length:4 (7,4,0)-> (4,4,0))                                           0.119     1.666
| (IPIN:46806 side: (TOP,) (6,4,0)0))                                                    0.101     1.767
| (intra 'clb' routing)                                                                  0.221     1.987
$auto$memory_libmap.cc:2266:execute$6344[13].D[0] (dffre at (6,4))                       0.000     1.987
data arrival time                                                                                  1.987

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$6344[13].C[0] (dffre at (6,4))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.987
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        1.237


#Path 63
Startpoint: addr_b[2].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A1[6] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         1.000     1.000
addr_b[2].inpad[0] (.input at (8,8))                                                                         0.000     1.000
| (intra 'io' routing)                                                                                       0.779     1.779
| (OPIN:92914 side: (TOP,) (8,8,0)0))                                                                        0.000     1.779
| (CHANX:106389 L4 length:4 (8,8,0)-> (5,8,0))                                                               0.119     1.898
| (CHANX:106493 L1 length:1 (7,8,0)-> (7,8,0))                                                               0.061     1.959
| (CHANY:110797 L4 length:4 (6,8,0)-> (6,5,0))                                                               0.119     2.078
| (CHANX:105030 L1 length:1 (7,6,0)-> (7,6,0))                                                               0.061     2.139
| (IPIN:54607 side: (TOP,) (7,6,0)0))                                                                        0.101     2.240
| (intra 'bram' routing)                                                                                     0.000     2.240
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A1[6] (RS_TDP36K at (7,5))                       0.000     2.240
data arrival time                                                                                                      2.240

clock clock1 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                           0.000     0.779
| (intra 'bram' routing)                                                                                     0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                        0.000     0.779
clock uncertainty                                                                                            0.000     0.779
cell hold time                                                                                               0.212     0.991
data required time                                                                                                     0.991
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.991
data arrival time                                                                                                      2.240
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            1.249


#Path 64
Startpoint: addr_a[4].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_B2[8] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         1.000     1.000
addr_a[4].inpad[0] (.input at (5,8))                                                                         0.000     1.000
| (intra 'io' routing)                                                                                       0.779     1.779
| (OPIN:84278 side: (TOP,) (5,8,0)0))                                                                        0.000     1.779
| (CHANX:106396 L4 length:4 (5,8,0)-> (8,8,0))                                                               0.119     1.898
| (CHANY:111379 L4 length:4 (7,8,0)-> (7,5,0))                                                               0.119     2.017
| (CHANX:105751 L1 length:1 (7,7,0)-> (7,7,0))                                                               0.061     2.078
| (IPIN:54673 side: (TOP,) (7,7,0)0))                                                                        0.101     2.179
| (intra 'bram' routing)                                                                                     0.000     2.179
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_B2[8] (RS_TDP36K at (7,5))                       0.000     2.179
data arrival time                                                                                                      2.179

clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                           0.000     0.779
| (intra 'bram' routing)                                                                                     0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B2[0] (RS_TDP36K at (7,5))                        0.000     0.779
clock uncertainty                                                                                            0.000     0.779
cell hold time                                                                                               0.133     0.913
data required time                                                                                                     0.913
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.913
data arrival time                                                                                                      2.179
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            1.266


#Path 65
Startpoint: addr_a[4].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_B1[8] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         1.000     1.000
addr_a[4].inpad[0] (.input at (5,8))                                                                         0.000     1.000
| (intra 'io' routing)                                                                                       0.779     1.779
| (OPIN:84278 side: (TOP,) (5,8,0)0))                                                                        0.000     1.779
| (CHANX:106396 L4 length:4 (5,8,0)-> (8,8,0))                                                               0.119     1.898
| (CHANY:111379 L4 length:4 (7,8,0)-> (7,5,0))                                                               0.119     2.017
| (CHANX:105751 L1 length:1 (7,7,0)-> (7,7,0))                                                               0.061     2.078
| (IPIN:54673 side: (TOP,) (7,7,0)0))                                                                        0.101     2.179
| (intra 'bram' routing)                                                                                     0.000     2.179
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_B1[8] (RS_TDP36K at (7,5))                       0.000     2.179
data arrival time                                                                                                      2.179

clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                           0.000     0.779
| (intra 'bram' routing)                                                                                     0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                        0.000     0.779
clock uncertainty                                                                                            0.000     0.779
cell hold time                                                                                               0.130     0.910
data required time                                                                                                     0.910
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.910
data arrival time                                                                                                      2.179
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            1.269


#Path 66
Startpoint: addr_a[2].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_B2[6] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         1.000     1.000
addr_a[2].inpad[0] (.input at (5,8))                                                                         0.000     1.000
| (intra 'io' routing)                                                                                       0.779     1.779
| (OPIN:84276 side: (TOP,) (5,8,0)0))                                                                        0.000     1.779
| (CHANX:106360 L1 length:1 (5,8,0)-> (5,8,0))                                                               0.061     1.840
| (CHANY:110327 L1 length:1 (5,8,0)-> (5,8,0))                                                               0.061     1.901
| (CHANX:105688 L1 length:1 (6,7,0)-> (6,7,0))                                                               0.061     1.962
| (CHANY:110871 L1 length:1 (6,7,0)-> (6,7,0))                                                               0.061     2.023
| (CHANX:105016 L1 length:1 (7,6,0)-> (7,6,0))                                                               0.061     2.084
| (IPIN:54600 side: (TOP,) (7,6,0)0))                                                                        0.101     2.185
| (intra 'bram' routing)                                                                                     0.000     2.185
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_B2[6] (RS_TDP36K at (7,5))                       0.000     2.185
data arrival time                                                                                                      2.185

clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                           0.000     0.779
| (intra 'bram' routing)                                                                                     0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B2[0] (RS_TDP36K at (7,5))                        0.000     0.779
clock uncertainty                                                                                            0.000     0.779
cell hold time                                                                                               0.133     0.913
data required time                                                                                                     0.913
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.913
data arrival time                                                                                                      2.185
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            1.272


#Path 67
Startpoint: addr_a[0].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_B2[4] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         1.000     1.000
addr_a[0].inpad[0] (.input at (5,8))                                                                         0.000     1.000
| (intra 'io' routing)                                                                                       0.779     1.779
| (OPIN:84274 side: (TOP,) (5,8,0)0))                                                                        0.000     1.779
| (CHANX:106356 L1 length:1 (5,8,0)-> (5,8,0))                                                               0.061     1.840
| (CHANY:110323 L1 length:1 (5,8,0)-> (5,8,0))                                                               0.061     1.901
| (CHANX:105684 L1 length:1 (6,7,0)-> (6,7,0))                                                               0.061     1.962
| (CHANY:110867 L1 length:1 (6,7,0)-> (6,7,0))                                                               0.061     2.023
| (CHANX:105012 L1 length:1 (7,6,0)-> (7,6,0))                                                               0.061     2.084
| (IPIN:54598 side: (TOP,) (7,6,0)0))                                                                        0.101     2.185
| (intra 'bram' routing)                                                                                     0.000     2.185
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_B2[4] (RS_TDP36K at (7,5))                       0.000     2.185
data arrival time                                                                                                      2.185

clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                           0.000     0.779
| (intra 'bram' routing)                                                                                     0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B2[0] (RS_TDP36K at (7,5))                        0.000     0.779
clock uncertainty                                                                                            0.000     0.779
cell hold time                                                                                               0.133     0.913
data required time                                                                                                     0.913
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.913
data arrival time                                                                                                      2.185
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            1.272


#Path 68
Startpoint: addr_b[5].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A2[9] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         1.000     1.000
addr_b[5].inpad[0] (.input at (8,8))                                                                         0.000     1.000
| (intra 'io' routing)                                                                                       0.779     1.779
| (OPIN:92917 side: (TOP,) (8,8,0)0))                                                                        0.000     1.779
| (CHANX:106586 L4 length:3 (8,8,0)-> (10,8,0))                                                              0.119     1.898
| (CHANY:112175 L1 length:1 (8,8,0)-> (8,8,0))                                                               0.061     1.959
| (CHANX:105651 L4 length:4 (8,7,0)-> (5,7,0))                                                               0.119     2.078
| (IPIN:54683 side: (TOP,) (7,7,0)0))                                                                        0.101     2.179
| (intra 'bram' routing)                                                                                     0.000     2.179
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A2[9] (RS_TDP36K at (7,5))                       0.000     2.179
data arrival time                                                                                                      2.179

clock clock1 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                           0.000     0.779
| (intra 'bram' routing)                                                                                     0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A2[0] (RS_TDP36K at (7,5))                        0.000     0.779
clock uncertainty                                                                                            0.000     0.779
cell hold time                                                                                               0.125     0.905
data required time                                                                                                     0.905
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.905
data arrival time                                                                                                      2.179
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            1.274


#Path 69
Startpoint: addr_a[2].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_B1[6] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         1.000     1.000
addr_a[2].inpad[0] (.input at (5,8))                                                                         0.000     1.000
| (intra 'io' routing)                                                                                       0.779     1.779
| (OPIN:84276 side: (TOP,) (5,8,0)0))                                                                        0.000     1.779
| (CHANX:106360 L1 length:1 (5,8,0)-> (5,8,0))                                                               0.061     1.840
| (CHANY:110327 L1 length:1 (5,8,0)-> (5,8,0))                                                               0.061     1.901
| (CHANX:105688 L1 length:1 (6,7,0)-> (6,7,0))                                                               0.061     1.962
| (CHANY:110871 L1 length:1 (6,7,0)-> (6,7,0))                                                               0.061     2.023
| (CHANX:105016 L1 length:1 (7,6,0)-> (7,6,0))                                                               0.061     2.084
| (IPIN:54600 side: (TOP,) (7,6,0)0))                                                                        0.101     2.185
| (intra 'bram' routing)                                                                                     0.000     2.185
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_B1[6] (RS_TDP36K at (7,5))                       0.000     2.185
data arrival time                                                                                                      2.185

clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                           0.000     0.779
| (intra 'bram' routing)                                                                                     0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                        0.000     0.779
clock uncertainty                                                                                            0.000     0.779
cell hold time                                                                                               0.130     0.910
data required time                                                                                                     0.910
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.910
data arrival time                                                                                                      2.185
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            1.275


#Path 70
Startpoint: addr_a[0].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_B1[4] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         1.000     1.000
addr_a[0].inpad[0] (.input at (5,8))                                                                         0.000     1.000
| (intra 'io' routing)                                                                                       0.779     1.779
| (OPIN:84274 side: (TOP,) (5,8,0)0))                                                                        0.000     1.779
| (CHANX:106356 L1 length:1 (5,8,0)-> (5,8,0))                                                               0.061     1.840
| (CHANY:110323 L1 length:1 (5,8,0)-> (5,8,0))                                                               0.061     1.901
| (CHANX:105684 L1 length:1 (6,7,0)-> (6,7,0))                                                               0.061     1.962
| (CHANY:110867 L1 length:1 (6,7,0)-> (6,7,0))                                                               0.061     2.023
| (CHANX:105012 L1 length:1 (7,6,0)-> (7,6,0))                                                               0.061     2.084
| (IPIN:54598 side: (TOP,) (7,6,0)0))                                                                        0.101     2.185
| (intra 'bram' routing)                                                                                     0.000     2.185
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_B1[4] (RS_TDP36K at (7,5))                       0.000     2.185
data arrival time                                                                                                      2.185

clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                           0.000     0.779
| (intra 'bram' routing)                                                                                     0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                        0.000     0.779
clock uncertainty                                                                                            0.000     0.779
cell hold time                                                                                               0.130     0.910
data required time                                                                                                     0.910
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.910
data arrival time                                                                                                      2.185
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            1.275


#Path 71
Startpoint: wd_a[1].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[1] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_a[1].inpad[0] (.input at (5,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:84335 side: (RIGHT,) (5,8,0)0))                                                                       0.000     1.779
| (CHANY:110369 L4 length:1 (5,8,0)-> (5,8,0))                                                                0.119     1.898
| (CHANX:105730 L4 length:4 (6,7,0)-> (9,7,0))                                                                0.119     2.017
| (CHANY:110727 L4 length:4 (6,7,0)-> (6,4,0))                                                                0.119     2.136
| (CHANX:104276 L1 length:1 (7,5,0)-> (7,5,0))                                                                0.061     2.197
| (IPIN:54496 side: (TOP,) (7,5,0)0))                                                                         0.101     2.298
| (intra 'bram' routing)                                                                                      0.000     2.298
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[1] (RS_TDP36K at (7,5))                       0.000     2.298
data arrival time                                                                                                       2.298

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.241     1.020
data required time                                                                                                      1.020
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -1.020
data arrival time                                                                                                       2.298
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.278


#Path 72
Startpoint: wd_a[5].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[5] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_a[5].inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:87155 side: (TOP,) (6,8,0)0))                                                                         0.000     1.779
| (CHANX:106470 L4 length:4 (6,8,0)-> (9,8,0))                                                                0.119     1.898
| (CHANY:112185 L4 length:1 (8,8,0)-> (8,8,0))                                                                0.119     2.017
| (CHANX:105833 L1 length:1 (8,7,0)-> (8,7,0))                                                                0.061     2.078
| (CHANY:111317 L4 length:4 (7,7,0)-> (7,4,0))                                                                0.119     2.197
| (IPIN:54632 side: (RIGHT,) (7,6,0)0))                                                                       0.101     2.298
| (intra 'bram' routing)                                                                                      0.000     2.298
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[5] (RS_TDP36K at (7,5))                       0.000     2.298
data arrival time                                                                                                       2.298

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.241     1.020
data required time                                                                                                      1.020
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -1.020
data arrival time                                                                                                       2.298
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.278


#Path 73
Startpoint: wd_b[3].inpad[0] (.input at (10,3) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[3] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_b[3].inpad[0] (.input at (10,3))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:41950 side: (TOP,) (10,3,0)0))                                                                        0.000     1.779
| (CHANX:102845 L4 length:4 (10,3,0)-> (7,3,0))                                                               0.119     1.898
| (CHANY:111320 L4 length:4 (7,4,0)-> (7,7,0))                                                                0.119     2.017
| (CHANX:104299 L1 length:1 (7,5,0)-> (7,5,0))                                                                0.061     2.078
| (IPIN:54491 side: (TOP,) (7,5,0)0))                                                                         0.101     2.179
| (intra 'bram' routing)                                                                                      0.000     2.179
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[3] (RS_TDP36K at (7,5))                       0.000     2.179
data arrival time                                                                                                       2.179

clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.099     0.878
data required time                                                                                                      0.878
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.878
data arrival time                                                                                                       2.179
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.301


#Path 74
Startpoint: wd_b[13].inpad[0] (.input at (6,1) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[12] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
wd_b[13].inpad[0] (.input at (6,1))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:15901 side: (RIGHT,) (6,1,0)0))                                                                        0.000     1.779
| (CHANY:110418 L4 length:3 (6,1,0)-> (6,3,0))                                                                 0.119     1.898
| (CHANX:101330 L1 length:1 (7,1,0)-> (7,1,0))                                                                 0.061     1.959
| (CHANY:111214 L4 length:4 (7,2,0)-> (7,5,0))                                                                 0.119     2.078
| (IPIN:54512 side: (RIGHT,) (7,5,0)0))                                                                        0.101     2.179
| (intra 'bram' routing)                                                                                       0.000     2.179
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[12] (RS_TDP36K at (7,5))                       0.000     2.179
data arrival time                                                                                                        2.179

clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.099     0.878
data required time                                                                                                       0.878
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.878
data arrival time                                                                                                        2.179
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.301


#Path 75
Startpoint: addr_b[9].inpad[0] (.input at (1,3) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A1[13] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
addr_b[9].inpad[0] (.input at (1,3))                                                                          0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:38164 side: (TOP,) (1,3,0)0))                                                                         0.000     1.779
| (CHANX:102400 L4 length:4 (1,3,0)-> (4,3,0))                                                                0.119     1.898
| (CHANX:102648 L4 length:4 (4,3,0)-> (7,3,0))                                                                0.119     2.017
| (CHANX:102828 L1 length:1 (7,3,0)-> (7,3,0))                                                                0.061     2.078
| (CHANY:111316 L4 length:4 (7,4,0)-> (7,7,0))                                                                0.119     2.197
| (IPIN:54641 side: (RIGHT,) (7,6,0)0))                                                                       0.101     2.298
| (intra 'bram' routing)                                                                                      0.000     2.298
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A1[13] (RS_TDP36K at (7,5))                       0.000     2.298
data arrival time                                                                                                       2.298

clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.212     0.991
data required time                                                                                                      0.991
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.991
data arrival time                                                                                                       2.298
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.306


#Path 76
Startpoint: addr_a[3].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_B2[7] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         1.000     1.000
addr_a[3].inpad[0] (.input at (5,8))                                                                         0.000     1.000
| (intra 'io' routing)                                                                                       0.779     1.779
| (OPIN:84277 side: (TOP,) (5,8,0)0))                                                                        0.000     1.779
| (CHANX:106410 L4 length:4 (5,8,0)-> (8,8,0))                                                               0.119     1.898
| (CHANY:111453 L4 length:3 (7,8,0)-> (7,6,0))                                                               0.119     2.017
| (CHANY:111319 L4 length:4 (7,7,0)-> (7,4,0))                                                               0.119     2.136
| (IPIN:54636 side: (RIGHT,) (7,6,0)0))                                                                      0.101     2.237
| (intra 'bram' routing)                                                                                     0.000     2.237
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_B2[7] (RS_TDP36K at (7,5))                       0.000     2.237
data arrival time                                                                                                      2.237

clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                           0.000     0.779
| (intra 'bram' routing)                                                                                     0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B2[0] (RS_TDP36K at (7,5))                        0.000     0.779
clock uncertainty                                                                                            0.000     0.779
cell hold time                                                                                               0.133     0.913
data required time                                                                                                     0.913
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.913
data arrival time                                                                                                      2.237
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            1.324


#Path 77
Startpoint: addr_a[5].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_B2[9] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         1.000     1.000
addr_a[5].inpad[0] (.input at (5,8))                                                                         0.000     1.000
| (intra 'io' routing)                                                                                       0.779     1.779
| (OPIN:84279 side: (TOP,) (5,8,0)0))                                                                        0.000     1.779
| (CHANX:106398 L4 length:4 (5,8,0)-> (8,8,0))                                                               0.119     1.898
| (CHANX:106458 L4 length:4 (6,8,0)-> (9,8,0))                                                               0.119     2.017
| (CHANY:111377 L4 length:4 (7,8,0)-> (7,5,0))                                                               0.119     2.136
| (IPIN:54772 side: (RIGHT,) (7,7,0)0))                                                                      0.101     2.237
| (intra 'bram' routing)                                                                                     0.000     2.237
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_B2[9] (RS_TDP36K at (7,5))                       0.000     2.237
data arrival time                                                                                                      2.237

clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                           0.000     0.779
| (intra 'bram' routing)                                                                                     0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B2[0] (RS_TDP36K at (7,5))                        0.000     0.779
clock uncertainty                                                                                            0.000     0.779
cell hold time                                                                                               0.133     0.913
data required time                                                                                                     0.913
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.913
data arrival time                                                                                                      2.237
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            1.324


#Path 78
Startpoint: addr_a[3].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_B1[7] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         1.000     1.000
addr_a[3].inpad[0] (.input at (5,8))                                                                         0.000     1.000
| (intra 'io' routing)                                                                                       0.779     1.779
| (OPIN:84277 side: (TOP,) (5,8,0)0))                                                                        0.000     1.779
| (CHANX:106410 L4 length:4 (5,8,0)-> (8,8,0))                                                               0.119     1.898
| (CHANY:111453 L4 length:3 (7,8,0)-> (7,6,0))                                                               0.119     2.017
| (CHANY:111319 L4 length:4 (7,7,0)-> (7,4,0))                                                               0.119     2.136
| (IPIN:54636 side: (RIGHT,) (7,6,0)0))                                                                      0.101     2.237
| (intra 'bram' routing)                                                                                     0.000     2.237
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_B1[7] (RS_TDP36K at (7,5))                       0.000     2.237
data arrival time                                                                                                      2.237

clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                           0.000     0.779
| (intra 'bram' routing)                                                                                     0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                        0.000     0.779
clock uncertainty                                                                                            0.000     0.779
cell hold time                                                                                               0.130     0.910
data required time                                                                                                     0.910
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.910
data arrival time                                                                                                      2.237
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            1.327


#Path 79
Startpoint: addr_a[5].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_B1[9] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         1.000     1.000
addr_a[5].inpad[0] (.input at (5,8))                                                                         0.000     1.000
| (intra 'io' routing)                                                                                       0.779     1.779
| (OPIN:84279 side: (TOP,) (5,8,0)0))                                                                        0.000     1.779
| (CHANX:106398 L4 length:4 (5,8,0)-> (8,8,0))                                                               0.119     1.898
| (CHANX:106458 L4 length:4 (6,8,0)-> (9,8,0))                                                               0.119     2.017
| (CHANY:111377 L4 length:4 (7,8,0)-> (7,5,0))                                                               0.119     2.136
| (IPIN:54772 side: (RIGHT,) (7,7,0)0))                                                                      0.101     2.237
| (intra 'bram' routing)                                                                                     0.000     2.237
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_B1[9] (RS_TDP36K at (7,5))                       0.000     2.237
data arrival time                                                                                                      2.237

clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                           0.000     0.779
| (intra 'bram' routing)                                                                                     0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                        0.000     0.779
clock uncertainty                                                                                            0.000     0.779
cell hold time                                                                                               0.130     0.910
data required time                                                                                                     0.910
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.910
data arrival time                                                                                                      2.237
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            1.327


#Path 80
Startpoint: addr_a[10].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_B1[14] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
addr_a[10].inpad[0] (.input at (5,8))                                                                         0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:84332 side: (RIGHT,) (5,8,0)0))                                                                       0.000     1.779
| (CHANY:110169 L4 length:4 (5,8,0)-> (5,5,0))                                                                0.119     1.898
| (CHANX:103514 L4 length:4 (6,4,0)-> (9,4,0))                                                                0.119     2.017
| (CHANY:111376 L4 length:4 (7,5,0)-> (7,8,0))                                                                0.119     2.136
| (IPIN:54789 side: (RIGHT,) (7,7,0)0))                                                                       0.101     2.237
| (intra 'bram' routing)                                                                                      0.000     2.237
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_B1[14] (RS_TDP36K at (7,5))                       0.000     2.237
data arrival time                                                                                                       2.237

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.130     0.910
data required time                                                                                                      0.910
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.910
data arrival time                                                                                                       2.237
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.327


#Path 81
Startpoint: addr_a[9].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_B1[13] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
addr_a[9].inpad[0] (.input at (5,8))                                                                          0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:84283 side: (TOP,) (5,8,0)0))                                                                         0.000     1.779
| (CHANX:106406 L4 length:4 (5,8,0)-> (8,8,0))                                                                0.119     1.898
| (CHANX:106550 L1 length:1 (8,8,0)-> (8,8,0))                                                                0.061     1.959
| (CHANY:112149 L1 length:1 (8,8,0)-> (8,8,0))                                                                0.061     2.020
| (CHANX:105677 L4 length:4 (8,7,0)-> (5,7,0))                                                                0.119     2.139
| (IPIN:54671 side: (TOP,) (7,7,0)0))                                                                         0.101     2.240
| (intra 'bram' routing)                                                                                      0.000     2.240
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_B1[13] (RS_TDP36K at (7,5))                       0.000     2.240
data arrival time                                                                                                       2.240

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.130     0.910
data required time                                                                                                      0.910
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.910
data arrival time                                                                                                       2.240
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.330


#Path 82
Startpoint: addr_a[1].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_B2[5] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         1.000     1.000
addr_a[1].inpad[0] (.input at (5,8))                                                                         0.000     1.000
| (intra 'io' routing)                                                                                       0.779     1.779
| (OPIN:84275 side: (TOP,) (5,8,0)0))                                                                        0.000     1.779
| (CHANX:106358 L1 length:1 (5,8,0)-> (5,8,0))                                                               0.061     1.840
| (CHANY:110325 L1 length:1 (5,8,0)-> (5,8,0))                                                               0.061     1.901
| (CHANX:105686 L1 length:1 (6,7,0)-> (6,7,0))                                                               0.061     1.962
| (CHANY:110869 L1 length:1 (6,7,0)-> (6,7,0))                                                               0.061     2.023
| (CHANX:105014 L1 length:1 (7,6,0)-> (7,6,0))                                                               0.061     2.084
| (CHANY:111413 L1 length:1 (7,6,0)-> (7,6,0))                                                               0.061     2.145
| (IPIN:54625 side: (RIGHT,) (7,6,0)0))                                                                      0.101     2.246
| (intra 'bram' routing)                                                                                     0.000     2.246
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_B2[5] (RS_TDP36K at (7,5))                       0.000     2.246
data arrival time                                                                                                      2.246

clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                           0.000     0.779
| (intra 'bram' routing)                                                                                     0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B2[0] (RS_TDP36K at (7,5))                        0.000     0.779
clock uncertainty                                                                                            0.000     0.779
cell hold time                                                                                               0.133     0.913
data required time                                                                                                     0.913
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.913
data arrival time                                                                                                      2.246
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            1.333


#Path 83
Startpoint: addr_b[2].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A2[6] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         1.000     1.000
addr_b[2].inpad[0] (.input at (8,8))                                                                         0.000     1.000
| (intra 'io' routing)                                                                                       0.779     1.779
| (OPIN:92914 side: (TOP,) (8,8,0)0))                                                                        0.000     1.779
| (CHANX:106389 L4 length:4 (8,8,0)-> (5,8,0))                                                               0.119     1.898
| (CHANX:106493 L1 length:1 (7,8,0)-> (7,8,0))                                                               0.061     1.959
| (CHANY:110797 L4 length:4 (6,8,0)-> (6,5,0))                                                               0.119     2.078
| (CHANX:105030 L1 length:1 (7,6,0)-> (7,6,0))                                                               0.061     2.139
| (IPIN:54607 side: (TOP,) (7,6,0)0))                                                                        0.101     2.240
| (intra 'bram' routing)                                                                                     0.000     2.240
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A2[6] (RS_TDP36K at (7,5))                       0.000     2.240
data arrival time                                                                                                      2.240

clock clock1 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                           0.000     0.779
| (intra 'bram' routing)                                                                                     0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A2[0] (RS_TDP36K at (7,5))                        0.000     0.779
clock uncertainty                                                                                            0.000     0.779
cell hold time                                                                                               0.125     0.905
data required time                                                                                                     0.905
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.905
data arrival time                                                                                                      2.240
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            1.335


#Path 84
Startpoint: addr_a[1].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_B1[5] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         1.000     1.000
addr_a[1].inpad[0] (.input at (5,8))                                                                         0.000     1.000
| (intra 'io' routing)                                                                                       0.779     1.779
| (OPIN:84275 side: (TOP,) (5,8,0)0))                                                                        0.000     1.779
| (CHANX:106358 L1 length:1 (5,8,0)-> (5,8,0))                                                               0.061     1.840
| (CHANY:110325 L1 length:1 (5,8,0)-> (5,8,0))                                                               0.061     1.901
| (CHANX:105686 L1 length:1 (6,7,0)-> (6,7,0))                                                               0.061     1.962
| (CHANY:110869 L1 length:1 (6,7,0)-> (6,7,0))                                                               0.061     2.023
| (CHANX:105014 L1 length:1 (7,6,0)-> (7,6,0))                                                               0.061     2.084
| (CHANY:111413 L1 length:1 (7,6,0)-> (7,6,0))                                                               0.061     2.145
| (IPIN:54625 side: (RIGHT,) (7,6,0)0))                                                                      0.101     2.246
| (intra 'bram' routing)                                                                                     0.000     2.246
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_B1[5] (RS_TDP36K at (7,5))                       0.000     2.246
data arrival time                                                                                                      2.246

clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                           0.000     0.779
| (intra 'bram' routing)                                                                                     0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                        0.000     0.779
clock uncertainty                                                                                            0.000     0.779
cell hold time                                                                                               0.130     0.910
data required time                                                                                                     0.910
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.910
data arrival time                                                                                                      2.246
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            1.336


#Path 85
Startpoint: wd_a[13].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[12] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
wd_a[13].inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:87163 side: (TOP,) (6,8,0)0))                                                                          0.000     1.779
| (CHANX:106263 L4 length:4 (6,8,0)-> (3,8,0))                                                                 0.119     1.898
| (CHANX:106309 L1 length:1 (4,8,0)-> (4,8,0))                                                                 0.061     1.959
| (CHANY:108971 L4 length:4 (3,8,0)-> (3,5,0))                                                                 0.119     2.078
| (CHANX:103404 L4 length:4 (4,4,0)-> (7,4,0))                                                                 0.119     2.197
| (CHANY:111348 L1 length:1 (7,5,0)-> (7,5,0))                                                                 0.061     2.258
| (IPIN:54507 side: (RIGHT,) (7,5,0)0))                                                                        0.101     2.359
| (intra 'bram' routing)                                                                                       0.000     2.359
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[12] (RS_TDP36K at (7,5))                       0.000     2.359
data arrival time                                                                                                        2.359

clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.241     1.020
data required time                                                                                                       1.020
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -1.020
data arrival time                                                                                                        2.359
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.339


#Path 86
Startpoint: wd_a[8].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[16] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
wd_a[8].inpad[0] (.input at (6,8))                                                                             0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:87158 side: (TOP,) (6,8,0)0))                                                                          0.000     1.779
| (CHANX:106460 L4 length:4 (6,8,0)-> (9,8,0))                                                                 0.119     1.898
| (CHANY:111987 L4 length:4 (8,8,0)-> (8,5,0))                                                                 0.119     2.017
| (CHANY:112087 L1 length:1 (8,7,0)-> (8,7,0))                                                                 0.061     2.078
| (CHANX:104939 L4 length:4 (8,6,0)-> (5,6,0))                                                                 0.119     2.197
| (CHANX:105023 L1 length:1 (7,6,0)-> (7,6,0))                                                                 0.061     2.258
| (IPIN:54603 side: (TOP,) (7,6,0)0))                                                                          0.101     2.359
| (intra 'bram' routing)                                                                                       0.000     2.359
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[16] (RS_TDP36K at (7,5))                       0.000     2.359
data arrival time                                                                                                        2.359

clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.241     1.020
data required time                                                                                                       1.020
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -1.020
data arrival time                                                                                                        2.359
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.339


#Path 87
Startpoint: wd_a[4].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[4] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_a[4].inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:87154 side: (TOP,) (6,8,0)0))                                                                         0.000     1.779
| (CHANX:106421 L1 length:1 (6,8,0)-> (6,8,0))                                                                0.061     1.840
| (CHANY:110191 L4 length:4 (5,8,0)-> (5,5,0))                                                                0.119     1.959
| (CHANX:104238 L1 length:1 (6,5,0)-> (6,5,0))                                                                0.061     2.020
| (CHANY:110765 L1 length:1 (6,5,0)-> (6,5,0))                                                                0.061     2.081
| (CHANX:103566 L1 length:1 (7,4,0)-> (7,4,0))                                                                0.061     2.142
| (CHANY:111378 L4 length:4 (7,5,0)-> (7,8,0))                                                                0.119     2.261
| (IPIN:54628 side: (RIGHT,) (7,6,0)0))                                                                       0.101     2.362
| (intra 'bram' routing)                                                                                      0.000     2.362
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[4] (RS_TDP36K at (7,5))                       0.000     2.362
data arrival time                                                                                                       2.362

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.241     1.020
data required time                                                                                                      1.020
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -1.020
data arrival time                                                                                                       2.362
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.342


#Path 88
Startpoint: wd_b[12].inpad[0] (.input at (6,1) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[11] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
wd_b[12].inpad[0] (.input at (6,1))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:15840 side: (TOP,) (6,1,0)0))                                                                          0.000     1.779
| (CHANX:101312 L4 length:4 (6,1,0)-> (9,1,0))                                                                 0.119     1.898
| (CHANY:111202 L4 length:4 (7,2,0)-> (7,5,0))                                                                 0.119     2.017
| (CHANY:111402 L4 length:4 (7,5,0)-> (7,8,0))                                                                 0.119     2.136
| (IPIN:54793 side: (RIGHT,) (7,7,0)0))                                                                        0.101     2.237
| (intra 'bram' routing)                                                                                       0.000     2.237
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[11] (RS_TDP36K at (7,5))                       0.000     2.237
data arrival time                                                                                                        2.237

clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.099     0.878
data required time                                                                                                       0.878
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.878
data arrival time                                                                                                        2.237
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.359


#Path 89
Startpoint: wd_b[0].inpad[0] (.input at (1,5) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[0] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_b[0].inpad[0] (.input at (1,5))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:51496 side: (TOP,) (1,5,0)0))                                                                         0.000     1.779
| (CHANX:103872 L4 length:4 (1,5,0)-> (4,5,0))                                                                0.119     1.898
| (CHANX:104120 L4 length:4 (4,5,0)-> (7,5,0))                                                                0.119     2.017
| (CHANY:111191 L4 length:4 (7,5,0)-> (7,2,0))                                                                0.119     2.136
| (IPIN:54509 side: (RIGHT,) (7,5,0)0))                                                                       0.101     2.237
| (intra 'bram' routing)                                                                                      0.000     2.237
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[0] (RS_TDP36K at (7,5))                       0.000     2.237
data arrival time                                                                                                       2.237

clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.099     0.878
data required time                                                                                                      0.878
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.878
data arrival time                                                                                                       2.237
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.359


#Path 90
Startpoint: wd_b[7].inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[7] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_b[7].inpad[0] (.input at (10,5))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:56557 side: (RIGHT,) (10,5,0)0))                                                                      0.000     1.779
| (CHANY:113226 L4 length:4 (10,5,0)-> (10,8,0))                                                              0.119     1.898
| (CHANX:106541 L4 length:4 (10,8,0)-> (7,8,0))                                                               0.119     2.017
| (CHANY:111391 L4 length:4 (7,8,0)-> (7,5,0))                                                                0.119     2.136
| (IPIN:54645 side: (RIGHT,) (7,6,0)0))                                                                       0.101     2.237
| (intra 'bram' routing)                                                                                      0.000     2.237
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[7] (RS_TDP36K at (7,5))                       0.000     2.237
data arrival time                                                                                                       2.237

clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.099     0.878
data required time                                                                                                      0.878
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.878
data arrival time                                                                                                       2.237
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.359


#Path 91
Startpoint: wd_b[6].inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[6] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_b[6].inpad[0] (.input at (10,5))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:56540 side: (TOP,) (10,5,0)0))                                                                        0.000     1.779
| (CHANX:104325 L4 length:4 (10,5,0)-> (7,5,0))                                                               0.119     1.898
| (CHANY:110745 L1 length:1 (6,5,0)-> (6,5,0))                                                                0.061     1.959
| (CHANX:103546 L1 length:1 (7,4,0)-> (7,4,0))                                                                0.061     2.020
| (CHANY:111398 L4 length:4 (7,5,0)-> (7,8,0))                                                                0.119     2.139
| (IPIN:54644 side: (RIGHT,) (7,6,0)0))                                                                       0.101     2.240
| (intra 'bram' routing)                                                                                      0.000     2.240
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[6] (RS_TDP36K at (7,5))                       0.000     2.240
data arrival time                                                                                                       2.240

clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.099     0.878
data required time                                                                                                      0.878
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.878
data arrival time                                                                                                       2.240
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.362


#Path 92
Startpoint: addr_b[10].inpad[0] (.input at (1,3) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A1[14] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
addr_b[10].inpad[0] (.input at (1,3))                                                                         0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:38175 side: (TOP,) (1,3,0)0))                                                                         0.000     1.779
| (CHANX:102342 L1 length:1 (1,3,0)-> (1,3,0))                                                                0.061     1.840
| (CHANY:107674 L4 length:4 (1,4,0)-> (1,7,0))                                                                0.119     1.959
| (CHANX:104722 L4 length:4 (2,6,0)-> (5,6,0))                                                                0.119     2.078
| (CHANY:109658 L1 length:1 (4,7,0)-> (4,7,0))                                                                0.061     2.139
| (CHANX:105666 L4 length:4 (5,7,0)-> (8,7,0))                                                                0.119     2.258
| (IPIN:54676 side: (TOP,) (7,7,0)0))                                                                         0.101     2.359
| (intra 'bram' routing)                                                                                      0.000     2.359
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A1[14] (RS_TDP36K at (7,5))                       0.000     2.359
data arrival time                                                                                                       2.359

clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.212     0.991
data required time                                                                                                      0.991
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.991
data arrival time                                                                                                       2.359
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.367


#Path 93
Startpoint: addr_a[9].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_B2[13] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
addr_a[9].inpad[0] (.input at (5,8))                                                                          0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:84283 side: (TOP,) (5,8,0)0))                                                                         0.000     1.779
| (CHANX:106406 L4 length:4 (5,8,0)-> (8,8,0))                                                                0.119     1.898
| (CHANY:112117 L4 length:2 (8,8,0)-> (8,7,0))                                                                0.119     2.017
| (CHANX:105825 L1 length:1 (8,7,0)-> (8,7,0))                                                                0.061     2.078
| (CHANY:111325 L4 length:4 (7,7,0)-> (7,4,0))                                                                0.119     2.197
| (IPIN:54787 side: (RIGHT,) (7,7,0)0))                                                                       0.101     2.298
| (intra 'bram' routing)                                                                                      0.000     2.298
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_B2[13] (RS_TDP36K at (7,5))                       0.000     2.298
data arrival time                                                                                                       2.298

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.133     0.913
data required time                                                                                                      0.913
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.913
data arrival time                                                                                                       2.298
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.385


#Path 94
Startpoint: addr_b[9].inpad[0] (.input at (1,3) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A2[13] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
addr_b[9].inpad[0] (.input at (1,3))                                                                          0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:38164 side: (TOP,) (1,3,0)0))                                                                         0.000     1.779
| (CHANX:102400 L4 length:4 (1,3,0)-> (4,3,0))                                                                0.119     1.898
| (CHANX:102648 L4 length:4 (4,3,0)-> (7,3,0))                                                                0.119     2.017
| (CHANX:102828 L1 length:1 (7,3,0)-> (7,3,0))                                                                0.061     2.078
| (CHANY:111316 L4 length:4 (7,4,0)-> (7,7,0))                                                                0.119     2.197
| (IPIN:54641 side: (RIGHT,) (7,6,0)0))                                                                       0.101     2.298
| (intra 'bram' routing)                                                                                      0.000     2.298
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A2[13] (RS_TDP36K at (7,5))                       0.000     2.298
data arrival time                                                                                                       2.298

clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A2[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.125     0.905
data required time                                                                                                      0.905
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.905
data arrival time                                                                                                       2.298
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.393


#Path 95
Startpoint: wd_b[5].inpad[0] (.input at (10,4) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[5] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_b[5].inpad[0] (.input at (10,4))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:48628 side: (RIGHT,) (10,4,0)0))                                                                      0.000     1.779
| (CHANY:113136 L4 length:4 (10,4,0)-> (10,7,0))                                                              0.119     1.898
| (CHANX:105841 L4 length:3 (10,7,0)-> (8,7,0))                                                               0.119     2.017
| (CHANX:105813 L1 length:1 (8,7,0)-> (8,7,0))                                                                0.061     2.078
| (CHANY:111337 L4 length:4 (7,7,0)-> (7,4,0))                                                                0.119     2.197
| (IPIN:54624 side: (RIGHT,) (7,6,0)0))                                                                       0.101     2.298
| (intra 'bram' routing)                                                                                      0.000     2.298
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[5] (RS_TDP36K at (7,5))                       0.000     2.298
data arrival time                                                                                                       2.298

clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.099     0.878
data required time                                                                                                      0.878
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.878
data arrival time                                                                                                       2.298
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.420


#Path 96
Startpoint: wd_b[2].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[2] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_b[2].inpad[0] (.input at (10,2))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:35296 side: (RIGHT,) (10,2,0)0))                                                                      0.000     1.779
| (CHANY:113024 L4 length:4 (10,2,0)-> (10,5,0))                                                              0.119     1.898
| (CHANX:102901 L4 length:3 (10,3,0)-> (8,3,0))                                                               0.119     2.017
| (CHANY:111314 L4 length:4 (7,4,0)-> (7,7,0))                                                                0.119     2.136
| (CHANX:104281 L1 length:1 (7,5,0)-> (7,5,0))                                                                0.061     2.197
| (IPIN:54482 side: (TOP,) (7,5,0)0))                                                                         0.101     2.298
| (intra 'bram' routing)                                                                                      0.000     2.298
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[2] (RS_TDP36K at (7,5))                       0.000     2.298
data arrival time                                                                                                       2.298

clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.099     0.878
data required time                                                                                                      0.878
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.878
data arrival time                                                                                                       2.298
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.420


#Path 97
Startpoint: wd_b[4].inpad[0] (.input at (10,3) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[4] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_b[4].inpad[0] (.input at (10,3))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:41967 side: (RIGHT,) (10,3,0)0))                                                                      0.000     1.779
| (CHANY:113051 L1 length:1 (10,3,0)-> (10,3,0))                                                              0.061     1.840
| (CHANX:102317 L4 length:1 (10,2,0)-> (10,2,0))                                                              0.119     1.959
| (CHANY:112490 L4 length:4 (9,3,0)-> (9,6,0))                                                                0.119     2.078
| (CHANX:105005 L4 length:4 (9,6,0)-> (6,6,0))                                                                0.119     2.197
| (IPIN:54606 side: (TOP,) (7,6,0)0))                                                                         0.101     2.298
| (intra 'bram' routing)                                                                                      0.000     2.298
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[4] (RS_TDP36K at (7,5))                       0.000     2.298
data arrival time                                                                                                       2.298

clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.099     0.878
data required time                                                                                                      0.878
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.878
data arrival time                                                                                                       2.298
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.420


#Path 98
Startpoint: wd_b[15].inpad[0] (.input at (1,3) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[14] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
wd_b[15].inpad[0] (.input at (1,3))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:38165 side: (TOP,) (1,3,0)0))                                                                          0.000     1.779
| (CHANX:102466 L4 length:3 (1,3,0)-> (3,3,0))                                                                 0.119     1.898
| (CHANY:108852 L1 length:1 (3,4,0)-> (3,4,0))                                                                 0.061     1.959
| (CHANX:103400 L4 length:4 (4,4,0)-> (7,4,0))                                                                 0.119     2.078
| (CHANY:111352 L1 length:1 (7,5,0)-> (7,5,0))                                                                 0.061     2.139
| (CHANX:104283 L1 length:1 (7,5,0)-> (7,5,0))                                                                 0.061     2.200
| (IPIN:54483 side: (TOP,) (7,5,0)0))                                                                          0.101     2.301
| (intra 'bram' routing)                                                                                       0.000     2.301
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[14] (RS_TDP36K at (7,5))                       0.000     2.301
data arrival time                                                                                                        2.301

clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.099     0.878
data required time                                                                                                       0.878
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.878
data arrival time                                                                                                        2.301
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.423


#Path 99
Startpoint: addr_b[8].inpad[0] (.input at (1,2) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A1[12] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
addr_b[8].inpad[0] (.input at (1,2))                                                                          0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:30246 side: (TOP,) (1,2,0)0))                                                                         0.000     1.779
| (CHANX:101724 L4 length:2 (1,2,0)-> (2,2,0))                                                                0.119     1.898
| (CHANY:108182 L1 length:1 (2,3,0)-> (2,3,0))                                                                0.061     1.959
| (CHANX:102598 L4 length:4 (3,3,0)-> (6,3,0))                                                                0.119     2.078
| (CHANX:102742 L1 length:1 (6,3,0)-> (6,3,0))                                                                0.061     2.139
| (CHANY:110730 L4 length:4 (6,4,0)-> (6,7,0))                                                                0.119     2.258
| (CHANX:105026 L1 length:1 (7,6,0)-> (7,6,0))                                                                0.061     2.319
| (IPIN:54605 side: (TOP,) (7,6,0)0))                                                                         0.101     2.419
| (intra 'bram' routing)                                                                                      0.000     2.419
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A1[12] (RS_TDP36K at (7,5))                       0.000     2.419
data arrival time                                                                                                       2.419

clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.212     0.991
data required time                                                                                                      0.991
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.991
data arrival time                                                                                                       2.419
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.428


#Path 100
Startpoint: wd_b[9].inpad[0] (.input at (3,1) clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[8] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_b[9].inpad[0] (.input at (3,1))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:7200 side: (TOP,) (3,1,0)0))                                                                          0.000     1.779
| (CHANX:101104 L4 length:4 (3,1,0)-> (6,1,0))                                                                0.119     1.898
| (CHANY:110576 L4 length:4 (6,2,0)-> (6,5,0))                                                                0.119     2.017
| (CHANX:102802 L1 length:1 (7,3,0)-> (7,3,0))                                                                0.061     2.078
| (CHANY:111342 L4 length:4 (7,4,0)-> (7,7,0))                                                                0.119     2.197
| (CHANX:105745 L1 length:1 (7,7,0)-> (7,7,0))                                                                0.061     2.258
| (IPIN:54670 side: (TOP,) (7,7,0)0))                                                                         0.101     2.359
| (intra 'bram' routing)                                                                                      0.000     2.359
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[8] (RS_TDP36K at (7,5))                       0.000     2.359
data arrival time                                                                                                       2.359

clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.099     0.878
data required time                                                                                                      0.878
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.878
data arrival time                                                                                                       2.359
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.481


#End of timing report
