<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2018.2 (64-bit)                     -->
<!--                                                              -->
<!-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7z010_1" gui_info="dashboard1=hw_ila_1[xc7z010_1/hw_ila_1/Settings=ILA_SETTINGS_1;xc7z010_1/hw_ila_1/Status=ILA_STATUS_1;xc7z010_1/hw_ila_1/Capture Setup=ILA_CAPTURE_1;xc7z010_1/hw_ila_1/Waveform=ILA_WAVE_1;xc7z010_1/hw_ila_1/Trigger Setup=ILA_TRIGGER_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7z010_1" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value=""/>
      <Properties Property="PROBES.FILE" value=""/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/base_zynq_wrapper.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="u_ila_0" gui_info="">
      <Properties Property="CONTROL.DATA_DEPTH" value="512"/>
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CONTROL.TRIGGER_POSITION" value="100"/>
      <Properties Property="CONTROL.WINDOW_COUNT" value="2"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="u_ila_0_m_axi_s2mm_wlast" gui_info="Trigger Setup=0"/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="UNSIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[31]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[30]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[29]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[28]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[27]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[26]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[25]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[24]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[23]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[22]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[21]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[20]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[19]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[18]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[17]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[16]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[15]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[14]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[13]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[12]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[11]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[10]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[9]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[8]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[7]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[6]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[5]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[4]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[3]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[2]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[1]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/content_packet_s[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="UNSIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[31]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[30]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[29]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[28]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[27]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[26]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[25]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[24]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[23]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[22]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[21]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[20]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[19]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[18]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[17]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[16]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[15]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[14]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[13]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[12]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[11]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[10]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[9]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[8]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[7]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[6]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[5]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[4]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[3]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[2]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[1]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_M00_AXIS_inst/nbr_of_packets_s[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_S00_AXI_inst/s00_axi_intr"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v1_0_S00_AXI_inst_n_6"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="UNSIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[31]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[30]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[29]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[28]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[27]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[26]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[25]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[24]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[23]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[22]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[21]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[20]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[19]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[18]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[17]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[16]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[15]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[14]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[13]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[12]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[11]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[10]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[9]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[8]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[7]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[6]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[5]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[4]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[3]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[2]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[1]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/CONTENT_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="UNSIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[31]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[30]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[29]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[28]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[27]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[26]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[25]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[24]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[23]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[22]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[21]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[20]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[19]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[18]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[17]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[16]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[15]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[14]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[13]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[12]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[11]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[10]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[9]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[8]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[7]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[6]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[5]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[4]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[3]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[2]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[1]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/U0/NBR_PACKETS[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="UNSIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[31]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[30]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[29]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[28]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[27]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[26]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[25]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[24]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[23]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[22]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[21]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[20]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[19]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[18]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[17]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[16]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[15]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[14]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[13]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[12]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[11]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[10]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[9]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[8]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[7]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[6]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[5]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[4]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[3]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[2]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[1]"/>
        <net name="base_zynq_i/AXIS_Test_Component_0/m00_axis_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="UNSIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[31]"/>
        <net name="base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[30]"/>
        <net name="base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[29]"/>
        <net name="base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[28]"/>
        <net name="base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[27]"/>
        <net name="base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[26]"/>
        <net name="base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[25]"/>
        <net name="base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[24]"/>
        <net name="base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[23]"/>
        <net name="base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[22]"/>
        <net name="base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[21]"/>
        <net name="base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[20]"/>
        <net name="base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[19]"/>
        <net name="base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[18]"/>
        <net name="base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[17]"/>
        <net name="base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[16]"/>
        <net name="base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[15]"/>
        <net name="base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[14]"/>
        <net name="base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[13]"/>
        <net name="base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[12]"/>
        <net name="base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[11]"/>
        <net name="base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[10]"/>
        <net name="base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[9]"/>
        <net name="base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[8]"/>
        <net name="base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[7]"/>
        <net name="base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[6]"/>
        <net name="base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[5]"/>
        <net name="base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[4]"/>
        <net name="base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[3]"/>
        <net name="base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[2]"/>
        <net name="base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[1]"/>
        <net name="base_zynq_i/axi_dma_0/U0/s_axis_s2mm_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe7[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_AXIS_Peripheral_v1_0_S00_AXI_inst_n_7"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe8[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_m00_axis_tlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;b1"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe9[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;b1"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_m_axi_s2mm_wlast"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
