

================================================================
== Vivado HLS Report for 'Vadd_A_B'
================================================================
* Date:           Thu Jul 18 09:05:13 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        prj
* Solution:       sol
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  24609|  24609|  24609|  24609|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                      |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- memcpy.m00_axi_input_buffer.A       |  4097|  4097|         3|          1|          1|  4096|    yes   |
        |- Loop 2                              |  4096|  4096|         2|          1|          1|  4096|    yes   |
        |- memcpy.A.m00_axi_output_buffer.gep  |  4097|  4097|         3|          1|          1|  4096|    yes   |
        |- memcpy.m01_axi_input_buffer.B       |  4097|  4097|         3|          1|          1|  4096|    yes   |
        |- Loop 5                              |  4096|  4096|         2|          1|          1|  4096|    yes   |
        |- memcpy.B.m01_axi_output_buffer.gep  |  4097|  4097|         3|          1|          1|  4096|    yes   |
        +--------------------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      260|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        4|      -|     1238|     1520|    -|
|Memory               |       60|      -|        0|        0|    0|
|Multiplexer          |        -|      -|        -|      465|    -|
|Register             |        -|      -|      467|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |       64|      0|     1705|     2245|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        4|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        1|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+------------------------+---------+-------+-----+-----+-----+
    |         Instance         |         Module         | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+------------------------+---------+-------+-----+-----+-----+
    |Vadd_A_B_control_s_axi_U  |Vadd_A_B_control_s_axi  |        0|      0|  214|  360|    0|
    |Vadd_A_B_m00_axi_m_axi_U  |Vadd_A_B_m00_axi_m_axi  |        2|      0|  512|  580|    0|
    |Vadd_A_B_m01_axi_m_axi_U  |Vadd_A_B_m01_axi_m_axi  |        2|      0|  512|  580|    0|
    +--------------------------+------------------------+---------+-------+-----+-----+-----+
    |Total                     |                        |        4|      0| 1238| 1520|    0|
    +--------------------------+------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory         |             Module            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |m00_axi_input_buffer_U   |Vadd_A_B_m00_axi_input_buffer  |       15|  0|   0|    0|  8192|   32|     1|       262144|
    |m00_axi_output_buffer_U  |Vadd_A_B_m00_axi_input_buffer  |       15|  0|   0|    0|  8192|   32|     1|       262144|
    |m01_axi_input_buffer_U   |Vadd_A_B_m00_axi_input_buffer  |       15|  0|   0|    0|  8192|   32|     1|       262144|
    |m01_axi_output_buffer_U  |Vadd_A_B_m00_axi_input_buffer  |       15|  0|   0|    0|  8192|   32|     1|       262144|
    +-------------------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                    |                               |       60|  0|   0|    0| 32768|  128|     4|      1048576|
    +-------------------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln52_fu_372_p2                 |     +    |      0|  0|  13|          13|           1|
    |add_ln60_fu_413_p2                 |     +    |      0|  0|  13|          13|           1|
    |add_ln73_fu_430_p2                 |     +    |      0|  0|  13|          13|           1|
    |add_ln81_fu_471_p2                 |     +    |      0|  0|  13|          13|           1|
    |i_1_fu_447_p2                      |     +    |      0|  0|  13|          13|           1|
    |i_fu_389_p2                        |     +    |      0|  0|  13|          13|           1|
    |m00_axi_output_buffer_d0           |     +    |      0|  0|  32|          32|           1|
    |m01_axi_output_buffer_d0           |     +    |      0|  0|  32|          32|           1|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp5_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state18_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state27_pp3_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state35_io                |    and   |      0|  0|   2|           1|           1|
    |icmp_ln52_fu_366_p2                |   icmp   |      0|  0|  13|          13|          14|
    |icmp_ln55_fu_383_p2                |   icmp   |      0|  0|  13|          13|          14|
    |icmp_ln60_fu_407_p2                |   icmp   |      0|  0|  13|          13|          14|
    |icmp_ln73_fu_424_p2                |   icmp   |      0|  0|  13|          13|          14|
    |icmp_ln76_fu_441_p2                |   icmp   |      0|  0|  13|          13|          14|
    |icmp_ln81_fu_465_p2                |   icmp   |      0|  0|  13|          13|          14|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp4                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp5                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp5_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 260|         246|         118|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+-----+-----------+-----+-----------+
    |                Name               | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                          |  141|         31|    1|         31|
    |ap_enable_reg_pp0_iter1            |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2            |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1            |   15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1            |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2            |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1            |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2            |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1            |   15|          3|    1|          3|
    |ap_enable_reg_pp5_iter1            |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter2            |    9|          2|    1|          2|
    |ap_phi_mux_phi_ln52_phi_fu_262_p4  |    9|          2|   13|         26|
    |ap_phi_mux_phi_ln73_phi_fu_296_p4  |    9|          2|   13|         26|
    |i1_0_reg_304                       |    9|          2|   13|         26|
    |i_0_reg_270                        |    9|          2|   13|         26|
    |m00_axi_blk_n_AR                   |    9|          2|    1|          2|
    |m00_axi_blk_n_AW                   |    9|          2|    1|          2|
    |m00_axi_blk_n_B                    |    9|          2|    1|          2|
    |m00_axi_blk_n_R                    |    9|          2|    1|          2|
    |m00_axi_blk_n_W                    |    9|          2|    1|          2|
    |m00_axi_input_buffer_address0      |   15|          3|   13|         39|
    |m00_axi_output_buffer_address0     |   15|          3|   13|         39|
    |m01_axi_blk_n_AR                   |    9|          2|    1|          2|
    |m01_axi_blk_n_AW                   |    9|          2|    1|          2|
    |m01_axi_blk_n_B                    |    9|          2|    1|          2|
    |m01_axi_blk_n_R                    |    9|          2|    1|          2|
    |m01_axi_blk_n_W                    |    9|          2|    1|          2|
    |m01_axi_input_buffer_address0      |   15|          3|   13|         39|
    |m01_axi_output_buffer_address0     |   15|          3|   13|         39|
    |phi_ln52_reg_258                   |    9|          2|   13|         26|
    |phi_ln60_reg_281                   |    9|          2|   13|         26|
    |phi_ln73_reg_292                   |    9|          2|   13|         26|
    |phi_ln81_reg_315                   |    9|          2|   13|         26|
    +-----------------------------------+-----+-----------+-----+-----------+
    |Total                              |  465|        101|  177|        437|
    +-----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln52_reg_500                    |  13|   0|   13|          0|
    |add_ln73_reg_552                    |  13|   0|   13|          0|
    |ap_CS_fsm                           |  30|   0|   30|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2             |   1|   0|    1|          0|
    |ap_rst_n_inv                        |   1|   0|    1|          0|
    |ap_rst_reg_1                        |   1|   0|    1|          0|
    |ap_rst_reg_2                        |   1|   0|    1|          0|
    |i1_0_reg_304                        |  13|   0|   13|          0|
    |i_0_reg_270                         |  13|   0|   13|          0|
    |icmp_ln52_reg_496                   |   1|   0|    1|          0|
    |icmp_ln52_reg_496_pp0_iter1_reg     |   1|   0|    1|          0|
    |icmp_ln55_reg_510                   |   1|   0|    1|          0|
    |icmp_ln60_reg_529                   |   1|   0|    1|          0|
    |icmp_ln60_reg_529_pp2_iter1_reg     |   1|   0|    1|          0|
    |icmp_ln73_reg_548                   |   1|   0|    1|          0|
    |icmp_ln73_reg_548_pp3_iter1_reg     |   1|   0|    1|          0|
    |icmp_ln76_reg_562                   |   1|   0|    1|          0|
    |icmp_ln81_reg_581                   |   1|   0|    1|          0|
    |icmp_ln81_reg_581_pp5_iter1_reg     |   1|   0|    1|          0|
    |m00_axi_addr_read_reg_505           |  32|   0|   32|          0|
    |m00_axi_addr_reg_489                |  62|   0|   64|          2|
    |m00_axi_output_buffer_load_reg_543  |  32|   0|   32|          0|
    |m01_axi_addr_read_reg_557           |  32|   0|   32|          0|
    |m01_axi_addr_reg_482                |  62|   0|   64|          2|
    |m01_axi_output_buffer_load_reg_595  |  32|   0|   32|          0|
    |phi_ln52_reg_258                    |  13|   0|   13|          0|
    |phi_ln52_reg_258_pp0_iter1_reg      |  13|   0|   13|          0|
    |phi_ln60_reg_281                    |  13|   0|   13|          0|
    |phi_ln73_reg_292                    |  13|   0|   13|          0|
    |phi_ln73_reg_292_pp3_iter1_reg      |  13|   0|   13|          0|
    |phi_ln81_reg_315                    |  13|   0|   13|          0|
    |zext_ln56_reg_519                   |  13|   0|   64|         51|
    |zext_ln77_reg_571                   |  13|   0|   64|         51|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 467|   0|  573|        106|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWREADY   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWADDR    |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_WVALID    |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WREADY    | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WDATA     |  in |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_WSTRB     |  in |    4|    s_axi   |    control   |    scalar    |
|s_axi_control_ARVALID   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARREADY   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARADDR    |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_RVALID    | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RREADY    |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RDATA     | out |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_RRESP     | out |    2|    s_axi   |    control   |    scalar    |
|s_axi_control_BVALID    | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BREADY    |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BRESP     | out |    2|    s_axi   |    control   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |   Vadd_A_B   | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |   Vadd_A_B   | return value |
|interrupt               | out |    1| ap_ctrl_hs |   Vadd_A_B   | return value |
|m_axi_m00_axi_AWVALID   | out |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_AWREADY   |  in |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_AWADDR    | out |   64|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_AWID      | out |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_AWLEN     | out |    8|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_AWSIZE    | out |    3|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_AWBURST   | out |    2|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_AWLOCK    | out |    2|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_AWCACHE   | out |    4|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_AWPROT    | out |    3|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_AWQOS     | out |    4|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_AWREGION  | out |    4|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_AWUSER    | out |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_WVALID    | out |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_WREADY    |  in |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_WDATA     | out |   32|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_WSTRB     | out |    4|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_WLAST     | out |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_WID       | out |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_WUSER     | out |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_ARVALID   | out |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_ARREADY   |  in |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_ARADDR    | out |   64|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_ARID      | out |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_ARLEN     | out |    8|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_ARSIZE    | out |    3|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_ARBURST   | out |    2|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_ARLOCK    | out |    2|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_ARCACHE   | out |    4|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_ARPROT    | out |    3|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_ARQOS     | out |    4|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_ARREGION  | out |    4|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_ARUSER    | out |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_RVALID    |  in |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_RREADY    | out |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_RDATA     |  in |   32|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_RLAST     |  in |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_RID       |  in |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_RUSER     |  in |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_RRESP     |  in |    2|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_BVALID    |  in |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_BREADY    | out |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_BRESP     |  in |    2|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_BID       |  in |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m00_axi_BUSER     |  in |    1|    m_axi   |    m00_axi   |    pointer   |
|m_axi_m01_axi_AWVALID   | out |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_AWREADY   |  in |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_AWADDR    | out |   64|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_AWID      | out |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_AWLEN     | out |    8|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_AWSIZE    | out |    3|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_AWBURST   | out |    2|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_AWLOCK    | out |    2|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_AWCACHE   | out |    4|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_AWPROT    | out |    3|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_AWQOS     | out |    4|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_AWREGION  | out |    4|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_AWUSER    | out |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_WVALID    | out |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_WREADY    |  in |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_WDATA     | out |   32|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_WSTRB     | out |    4|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_WLAST     | out |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_WID       | out |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_WUSER     | out |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_ARVALID   | out |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_ARREADY   |  in |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_ARADDR    | out |   64|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_ARID      | out |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_ARLEN     | out |    8|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_ARSIZE    | out |    3|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_ARBURST   | out |    2|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_ARLOCK    | out |    2|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_ARCACHE   | out |    4|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_ARPROT    | out |    3|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_ARQOS     | out |    4|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_ARREGION  | out |    4|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_ARUSER    | out |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_RVALID    |  in |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_RREADY    | out |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_RDATA     |  in |   32|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_RLAST     |  in |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_RID       |  in |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_RUSER     |  in |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_RRESP     |  in |    2|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_BVALID    |  in |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_BREADY    | out |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_BRESP     |  in |    2|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_BID       |  in |    1|    m_axi   |    m01_axi   |    pointer   |
|m_axi_m01_axi_BUSER     |  in |    1|    m_axi   |    m01_axi   |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 2
  * Pipeline-5: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 6
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 2, States = { 13 14 }
  Pipeline-2 : II = 1, D = 3, States = { 16 17 18 }
  Pipeline-3 : II = 1, D = 3, States = { 26 27 28 }
  Pipeline-4 : II = 1, D = 2, States = { 30 31 }
  Pipeline-5 : II = 1, D = 3, States = { 33 34 35 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 15 14 
14 --> 13 
15 --> 16 
16 --> 19 17 
17 --> 18 
18 --> 16 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 29 27 
27 --> 28 
28 --> 26 
29 --> 30 
30 --> 32 31 
31 --> 30 
32 --> 33 
33 --> 36 34 
34 --> 35 
35 --> 33 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.15>
ST_1 : Operation 41 [1/1] (1.00ns)   --->   "%B_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %B)"   --->   Operation 41 'read' 'B_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%A_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %A)"   --->   Operation 42 'read' 'A_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%B3 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %B_read, i32 2, i32 63)"   --->   Operation 43 'partselect' 'B3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%empty = zext i62 %B3 to i64"   --->   Operation 44 'zext' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%m01_axi_addr = getelementptr i32* %m01_axi, i64 %empty"   --->   Operation 45 'getelementptr' 'm01_axi_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%A1 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %A_read, i32 2, i32 63)"   --->   Operation 46 'partselect' 'A1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%empty_6 = zext i62 %A1 to i64"   --->   Operation 47 'zext' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%m00_axi_addr = getelementptr i32* %m00_axi, i64 %empty_6"   --->   Operation 48 'getelementptr' 'm00_axi_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.15ns)   --->   "%m00_axi_input_buffer = alloca [8192 x i32], align 16" [../Vadd_A_B_cmodel.cpp:43]   --->   Operation 49 'alloca' 'm00_axi_input_buffer' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 50 [1/1] (1.15ns)   --->   "%m00_axi_output_buffer = alloca [8192 x i32], align 16" [../Vadd_A_B_cmodel.cpp:44]   --->   Operation 50 'alloca' 'm00_axi_output_buffer' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 51 [1/1] (1.15ns)   --->   "%m01_axi_input_buffer = alloca [8192 x i32], align 16" [../Vadd_A_B_cmodel.cpp:64]   --->   Operation 51 'alloca' 'm01_axi_input_buffer' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 52 [1/1] (1.15ns)   --->   "%m01_axi_output_buffer = alloca [8192 x i32], align 16" [../Vadd_A_B_cmodel.cpp:65]   --->   Operation 52 'alloca' 'm01_axi_output_buffer' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 53 [7/7] (8.75ns)   --->   "%m00_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m00_axi_addr, i32 4096)" [../Vadd_A_B_cmodel.cpp:52]   --->   Operation 53 'readreq' 'm00_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 54 [6/7] (8.75ns)   --->   "%m00_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m00_axi_addr, i32 4096)" [../Vadd_A_B_cmodel.cpp:52]   --->   Operation 54 'readreq' 'm00_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 55 [5/7] (8.75ns)   --->   "%m00_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m00_axi_addr, i32 4096)" [../Vadd_A_B_cmodel.cpp:52]   --->   Operation 55 'readreq' 'm00_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 56 [4/7] (8.75ns)   --->   "%m00_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m00_axi_addr, i32 4096)" [../Vadd_A_B_cmodel.cpp:52]   --->   Operation 56 'readreq' 'm00_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 57 [3/7] (8.75ns)   --->   "%m00_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m00_axi_addr, i32 4096)" [../Vadd_A_B_cmodel.cpp:52]   --->   Operation 57 'readreq' 'm00_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 58 [2/7] (8.75ns)   --->   "%m00_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m00_axi_addr, i32 4096)" [../Vadd_A_B_cmodel.cpp:52]   --->   Operation 58 'readreq' 'm00_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %m01_axi), !map !11"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %m00_axi), !map !17"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %scalar00) nounwind, !map !21"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @Vadd_A_B_str) nounwind"   --->   Operation 62 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %m00_axi, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../Vadd_A_B_cmodel.cpp:31]   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %m01_axi, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str4, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../Vadd_A_B_cmodel.cpp:32]   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %scalar00, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../Vadd_A_B_cmodel.cpp:33]   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %A, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../Vadd_A_B_cmodel.cpp:34]   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %B, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../Vadd_A_B_cmodel.cpp:35]   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../Vadd_A_B_cmodel.cpp:36]   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [11 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../Vadd_A_B_cmodel.cpp:37]   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/7] (8.75ns)   --->   "%m00_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m00_axi_addr, i32 4096)" [../Vadd_A_B_cmodel.cpp:52]   --->   Operation 70 'readreq' 'm00_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 71 [1/1] (0.60ns)   --->   "br label %burst.rd.header" [../Vadd_A_B_cmodel.cpp:52]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.60>

State 9 <SV = 8> <Delay = 0.64>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%phi_ln52 = phi i13 [ 0, %0 ], [ %add_ln52, %burstread.region ]" [../Vadd_A_B_cmodel.cpp:52]   --->   Operation 72 'phi' 'phi_ln52' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.64ns)   --->   "%icmp_ln52 = icmp eq i13 %phi_ln52, -4096" [../Vadd_A_B_cmodel.cpp:52]   --->   Operation 73 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 74 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.54ns)   --->   "%add_ln52 = add i13 %phi_ln52, 1" [../Vadd_A_B_cmodel.cpp:52]   --->   Operation 75 'add' 'add_ln52' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %icmp_ln52, label %burst.rd.end.preheader, label %burstread.region" [../Vadd_A_B_cmodel.cpp:52]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 77 [1/1] (8.75ns)   --->   "%m00_axi_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %m00_axi_addr)" [../Vadd_A_B_cmodel.cpp:52]   --->   Operation 77 'read' 'm00_axi_addr_read' <Predicate = (!icmp_ln52)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.15>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind" [../Vadd_A_B_cmodel.cpp:52]   --->   Operation 78 'specregionbegin' 'burstread_rbegin' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str8) nounwind" [../Vadd_A_B_cmodel.cpp:52]   --->   Operation 79 'specpipeline' 'empty_8' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopName([30 x i8]* @memcpy_OC_m00_axi_input_buffer_OC_A_str) nounwind" [../Vadd_A_B_cmodel.cpp:52]   --->   Operation 80 'specloopname' 'empty_9' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i13 %phi_ln52 to i64" [../Vadd_A_B_cmodel.cpp:52]   --->   Operation 81 'zext' 'zext_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%m00_axi_input_buffer_addr = getelementptr [8192 x i32]* %m00_axi_input_buffer, i64 0, i64 %zext_ln52" [../Vadd_A_B_cmodel.cpp:52]   --->   Operation 82 'getelementptr' 'm00_axi_input_buffer_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (1.15ns)   --->   "store i32 %m00_axi_addr_read, i32* %m00_axi_input_buffer_addr, align 4" [../Vadd_A_B_cmodel.cpp:52]   --->   Operation 83 'store' <Predicate = (!icmp_ln52)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin) nounwind" [../Vadd_A_B_cmodel.cpp:52]   --->   Operation 84 'specregionend' 'burstread_rend' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "br label %burst.rd.header" [../Vadd_A_B_cmodel.cpp:52]   --->   Operation 85 'br' <Predicate = (!icmp_ln52)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 0.60>
ST_12 : Operation 86 [1/1] (0.60ns)   --->   "br label %burst.rd.end"   --->   Operation 86 'br' <Predicate = true> <Delay = 0.60>

State 13 <SV = 10> <Delay = 1.15>
ST_13 : Operation 87 [1/1] (0.00ns)   --->   "%i_0 = phi i13 [ %i, %1 ], [ 0, %burst.rd.end.preheader ]"   --->   Operation 87 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str12) nounwind"   --->   Operation 88 'specpipeline' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 89 [1/1] (0.64ns)   --->   "%icmp_ln55 = icmp eq i13 %i_0, -4096" [../Vadd_A_B_cmodel.cpp:55]   --->   Operation 89 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 90 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 91 [1/1] (0.54ns)   --->   "%i = add i13 %i_0, 1" [../Vadd_A_B_cmodel.cpp:55]   --->   Operation 91 'add' 'i' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %icmp_ln55, label %burst.wr.header.preheader, label %1" [../Vadd_A_B_cmodel.cpp:55]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i13 %i_0 to i64" [../Vadd_A_B_cmodel.cpp:56]   --->   Operation 93 'zext' 'zext_ln56' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%m00_axi_input_buffer_addr_1 = getelementptr inbounds [8192 x i32]* %m00_axi_input_buffer, i64 0, i64 %zext_ln56" [../Vadd_A_B_cmodel.cpp:56]   --->   Operation 94 'getelementptr' 'm00_axi_input_buffer_addr_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_13 : Operation 95 [2/2] (1.15ns)   --->   "%m00_axi_input_buffer_load = load i32* %m00_axi_input_buffer_addr_1, align 4" [../Vadd_A_B_cmodel.cpp:56]   --->   Operation 95 'load' 'm00_axi_input_buffer_load' <Predicate = (!icmp_ln55)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 14 <SV = 11> <Delay = 2.98>
ST_14 : Operation 96 [1/2] (1.15ns)   --->   "%m00_axi_input_buffer_load = load i32* %m00_axi_input_buffer_addr_1, align 4" [../Vadd_A_B_cmodel.cpp:56]   --->   Operation 96 'load' 'm00_axi_input_buffer_load' <Predicate = (!icmp_ln55)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_14 : Operation 97 [1/1] (0.66ns)   --->   "%add_ln56 = add nsw i32 %m00_axi_input_buffer_load, 1" [../Vadd_A_B_cmodel.cpp:56]   --->   Operation 97 'add' 'add_ln56' <Predicate = (!icmp_ln55)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%m00_axi_output_buffer_addr = getelementptr inbounds [8192 x i32]* %m00_axi_output_buffer, i64 0, i64 %zext_ln56" [../Vadd_A_B_cmodel.cpp:56]   --->   Operation 98 'getelementptr' 'm00_axi_output_buffer_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_14 : Operation 99 [1/1] (1.15ns)   --->   "store i32 %add_ln56, i32* %m00_axi_output_buffer_addr, align 4" [../Vadd_A_B_cmodel.cpp:56]   --->   Operation 99 'store' <Predicate = (!icmp_ln55)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "br label %burst.rd.end" [../Vadd_A_B_cmodel.cpp:55]   --->   Operation 100 'br' <Predicate = (!icmp_ln55)> <Delay = 0.00>

State 15 <SV = 11> <Delay = 8.75>
ST_15 : Operation 101 [1/1] (8.75ns)   --->   "%m00_axi_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %m00_axi_addr, i32 4096)" [../Vadd_A_B_cmodel.cpp:60]   --->   Operation 101 'writereq' 'm00_axi_addr_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 102 [1/1] (0.60ns)   --->   "br label %burst.wr.header" [../Vadd_A_B_cmodel.cpp:60]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.60>

State 16 <SV = 12> <Delay = 1.15>
ST_16 : Operation 103 [1/1] (0.00ns)   --->   "%phi_ln60 = phi i13 [ %add_ln60, %burstwrite.region ], [ 0, %burst.wr.header.preheader ]" [../Vadd_A_B_cmodel.cpp:60]   --->   Operation 103 'phi' 'phi_ln60' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 104 [1/1] (0.64ns)   --->   "%icmp_ln60 = icmp eq i13 %phi_ln60, -4096" [../Vadd_A_B_cmodel.cpp:60]   --->   Operation 104 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 105 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 105 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 106 [1/1] (0.54ns)   --->   "%add_ln60 = add i13 %phi_ln60, 1" [../Vadd_A_B_cmodel.cpp:60]   --->   Operation 106 'add' 'add_ln60' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 107 [1/1] (0.00ns)   --->   "br i1 %icmp_ln60, label %burst.rd.header21.preheader, label %burstwrite.region" [../Vadd_A_B_cmodel.cpp:60]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i13 %phi_ln60 to i64" [../Vadd_A_B_cmodel.cpp:60]   --->   Operation 108 'zext' 'zext_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_16 : Operation 109 [1/1] (0.00ns)   --->   "%m00_axi_output_buffer_addr_1 = getelementptr [8192 x i32]* %m00_axi_output_buffer, i64 0, i64 %zext_ln60" [../Vadd_A_B_cmodel.cpp:60]   --->   Operation 109 'getelementptr' 'm00_axi_output_buffer_addr_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_16 : Operation 110 [2/2] (1.15ns)   --->   "%m00_axi_output_buffer_load = load i32* %m00_axi_output_buffer_addr_1, align 4" [../Vadd_A_B_cmodel.cpp:60]   --->   Operation 110 'load' 'm00_axi_output_buffer_load' <Predicate = (!icmp_ln60)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 17 <SV = 13> <Delay = 1.15>
ST_17 : Operation 111 [1/2] (1.15ns)   --->   "%m00_axi_output_buffer_load = load i32* %m00_axi_output_buffer_addr_1, align 4" [../Vadd_A_B_cmodel.cpp:60]   --->   Operation 111 'load' 'm00_axi_output_buffer_load' <Predicate = (!icmp_ln60)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 18 <SV = 14> <Delay = 8.75>
ST_18 : Operation 112 [1/1] (0.00ns)   --->   "%burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind" [../Vadd_A_B_cmodel.cpp:60]   --->   Operation 112 'specregionbegin' 'burstwrite_rbegin' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_18 : Operation 113 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind" [../Vadd_A_B_cmodel.cpp:60]   --->   Operation 113 'specpipeline' 'empty_13' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_18 : Operation 114 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopName([35 x i8]* @memcpy_OC_A_OC_m00_axi_output_buffer_OC_gep_str) nounwind" [../Vadd_A_B_cmodel.cpp:60]   --->   Operation 114 'specloopname' 'empty_14' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_18 : Operation 115 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %m00_axi_addr, i32 %m00_axi_output_buffer_load, i4 -1)" [../Vadd_A_B_cmodel.cpp:60]   --->   Operation 115 'write' <Predicate = (!icmp_ln60)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 116 [1/1] (0.00ns)   --->   "%burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin) nounwind" [../Vadd_A_B_cmodel.cpp:60]   --->   Operation 116 'specregionend' 'burstwrite_rend' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_18 : Operation 117 [1/1] (0.00ns)   --->   "br label %burst.wr.header" [../Vadd_A_B_cmodel.cpp:60]   --->   Operation 117 'br' <Predicate = (!icmp_ln60)> <Delay = 0.00>

State 19 <SV = 13> <Delay = 8.75>
ST_19 : Operation 118 [7/7] (8.75ns)   --->   "%m01_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m01_axi_addr, i32 4096)" [../Vadd_A_B_cmodel.cpp:73]   --->   Operation 118 'readreq' 'm01_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 14> <Delay = 8.75>
ST_20 : Operation 119 [5/5] (8.75ns)   --->   "%m00_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m00_axi_addr)" [../Vadd_A_B_cmodel.cpp:60]   --->   Operation 119 'writeresp' 'm00_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 120 [6/7] (8.75ns)   --->   "%m01_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m01_axi_addr, i32 4096)" [../Vadd_A_B_cmodel.cpp:73]   --->   Operation 120 'readreq' 'm01_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 15> <Delay = 8.75>
ST_21 : Operation 121 [4/5] (8.75ns)   --->   "%m00_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m00_axi_addr)" [../Vadd_A_B_cmodel.cpp:60]   --->   Operation 121 'writeresp' 'm00_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 122 [5/7] (8.75ns)   --->   "%m01_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m01_axi_addr, i32 4096)" [../Vadd_A_B_cmodel.cpp:73]   --->   Operation 122 'readreq' 'm01_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 16> <Delay = 8.75>
ST_22 : Operation 123 [3/5] (8.75ns)   --->   "%m00_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m00_axi_addr)" [../Vadd_A_B_cmodel.cpp:60]   --->   Operation 123 'writeresp' 'm00_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 124 [4/7] (8.75ns)   --->   "%m01_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m01_axi_addr, i32 4096)" [../Vadd_A_B_cmodel.cpp:73]   --->   Operation 124 'readreq' 'm01_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 17> <Delay = 8.75>
ST_23 : Operation 125 [2/5] (8.75ns)   --->   "%m00_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m00_axi_addr)" [../Vadd_A_B_cmodel.cpp:60]   --->   Operation 125 'writeresp' 'm00_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 126 [3/7] (8.75ns)   --->   "%m01_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m01_axi_addr, i32 4096)" [../Vadd_A_B_cmodel.cpp:73]   --->   Operation 126 'readreq' 'm01_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 18> <Delay = 8.75>
ST_24 : Operation 127 [1/5] (8.75ns)   --->   "%m00_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m00_axi_addr)" [../Vadd_A_B_cmodel.cpp:60]   --->   Operation 127 'writeresp' 'm00_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 128 [2/7] (8.75ns)   --->   "%m01_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m01_axi_addr, i32 4096)" [../Vadd_A_B_cmodel.cpp:73]   --->   Operation 128 'readreq' 'm01_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 19> <Delay = 8.75>
ST_25 : Operation 129 [1/7] (8.75ns)   --->   "%m01_axi_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %m01_axi_addr, i32 4096)" [../Vadd_A_B_cmodel.cpp:73]   --->   Operation 129 'readreq' 'm01_axi_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 130 [1/1] (0.60ns)   --->   "br label %burst.rd.header21" [../Vadd_A_B_cmodel.cpp:73]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.60>

State 26 <SV = 20> <Delay = 0.64>
ST_26 : Operation 131 [1/1] (0.00ns)   --->   "%phi_ln73 = phi i13 [ %add_ln73, %burstread.region1 ], [ 0, %burst.rd.header21.preheader ]" [../Vadd_A_B_cmodel.cpp:73]   --->   Operation 131 'phi' 'phi_ln73' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 132 [1/1] (0.64ns)   --->   "%icmp_ln73 = icmp eq i13 %phi_ln73, -4096" [../Vadd_A_B_cmodel.cpp:73]   --->   Operation 132 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 133 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 133 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 134 [1/1] (0.54ns)   --->   "%add_ln73 = add i13 %phi_ln73, 1" [../Vadd_A_B_cmodel.cpp:73]   --->   Operation 134 'add' 'add_ln73' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %icmp_ln73, label %burst.rd.end20.preheader, label %burstread.region1" [../Vadd_A_B_cmodel.cpp:73]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>

State 27 <SV = 21> <Delay = 8.75>
ST_27 : Operation 136 [1/1] (8.75ns)   --->   "%m01_axi_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %m01_axi_addr)" [../Vadd_A_B_cmodel.cpp:73]   --->   Operation 136 'read' 'm01_axi_addr_read' <Predicate = (!icmp_ln73)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 22> <Delay = 1.15>
ST_28 : Operation 137 [1/1] (0.00ns)   --->   "%burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind" [../Vadd_A_B_cmodel.cpp:73]   --->   Operation 137 'specregionbegin' 'burstread_rbegin1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_28 : Operation 138 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind" [../Vadd_A_B_cmodel.cpp:73]   --->   Operation 138 'specpipeline' 'empty_16' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_28 : Operation 139 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopName([30 x i8]* @memcpy_OC_m01_axi_input_buffer_OC_B_str) nounwind" [../Vadd_A_B_cmodel.cpp:73]   --->   Operation 139 'specloopname' 'empty_17' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_28 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i13 %phi_ln73 to i64" [../Vadd_A_B_cmodel.cpp:73]   --->   Operation 140 'zext' 'zext_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_28 : Operation 141 [1/1] (0.00ns)   --->   "%m01_axi_input_buffer_addr = getelementptr [8192 x i32]* %m01_axi_input_buffer, i64 0, i64 %zext_ln73" [../Vadd_A_B_cmodel.cpp:73]   --->   Operation 141 'getelementptr' 'm01_axi_input_buffer_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_28 : Operation 142 [1/1] (1.15ns)   --->   "store i32 %m01_axi_addr_read, i32* %m01_axi_input_buffer_addr, align 4" [../Vadd_A_B_cmodel.cpp:73]   --->   Operation 142 'store' <Predicate = (!icmp_ln73)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_28 : Operation 143 [1/1] (0.00ns)   --->   "%burstread_rend30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin1) nounwind" [../Vadd_A_B_cmodel.cpp:73]   --->   Operation 143 'specregionend' 'burstread_rend30' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_28 : Operation 144 [1/1] (0.00ns)   --->   "br label %burst.rd.header21" [../Vadd_A_B_cmodel.cpp:73]   --->   Operation 144 'br' <Predicate = (!icmp_ln73)> <Delay = 0.00>

State 29 <SV = 21> <Delay = 0.60>
ST_29 : Operation 145 [1/1] (0.60ns)   --->   "br label %burst.rd.end20"   --->   Operation 145 'br' <Predicate = true> <Delay = 0.60>

State 30 <SV = 22> <Delay = 1.15>
ST_30 : Operation 146 [1/1] (0.00ns)   --->   "%i1_0 = phi i13 [ %i_1, %2 ], [ 0, %burst.rd.end20.preheader ]"   --->   Operation 146 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 147 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind"   --->   Operation 147 'specpipeline' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 148 [1/1] (0.64ns)   --->   "%icmp_ln76 = icmp eq i13 %i1_0, -4096" [../Vadd_A_B_cmodel.cpp:76]   --->   Operation 148 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 149 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 149 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 150 [1/1] (0.54ns)   --->   "%i_1 = add i13 %i1_0, 1" [../Vadd_A_B_cmodel.cpp:76]   --->   Operation 150 'add' 'i_1' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 151 [1/1] (0.00ns)   --->   "br i1 %icmp_ln76, label %burst.wr.header33.preheader, label %2" [../Vadd_A_B_cmodel.cpp:76]   --->   Operation 151 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i13 %i1_0 to i64" [../Vadd_A_B_cmodel.cpp:77]   --->   Operation 152 'zext' 'zext_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_30 : Operation 153 [1/1] (0.00ns)   --->   "%m01_axi_input_buffer_addr_1 = getelementptr inbounds [8192 x i32]* %m01_axi_input_buffer, i64 0, i64 %zext_ln77" [../Vadd_A_B_cmodel.cpp:77]   --->   Operation 153 'getelementptr' 'm01_axi_input_buffer_addr_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_30 : Operation 154 [2/2] (1.15ns)   --->   "%m01_axi_input_buffer_load = load i32* %m01_axi_input_buffer_addr_1, align 4" [../Vadd_A_B_cmodel.cpp:77]   --->   Operation 154 'load' 'm01_axi_input_buffer_load' <Predicate = (!icmp_ln76)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 31 <SV = 23> <Delay = 2.98>
ST_31 : Operation 155 [1/2] (1.15ns)   --->   "%m01_axi_input_buffer_load = load i32* %m01_axi_input_buffer_addr_1, align 4" [../Vadd_A_B_cmodel.cpp:77]   --->   Operation 155 'load' 'm01_axi_input_buffer_load' <Predicate = (!icmp_ln76)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_31 : Operation 156 [1/1] (0.66ns)   --->   "%add_ln77 = add nsw i32 %m01_axi_input_buffer_load, 1" [../Vadd_A_B_cmodel.cpp:77]   --->   Operation 156 'add' 'add_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 157 [1/1] (0.00ns)   --->   "%m01_axi_output_buffer_addr = getelementptr inbounds [8192 x i32]* %m01_axi_output_buffer, i64 0, i64 %zext_ln77" [../Vadd_A_B_cmodel.cpp:77]   --->   Operation 157 'getelementptr' 'm01_axi_output_buffer_addr' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_31 : Operation 158 [1/1] (1.15ns)   --->   "store i32 %add_ln77, i32* %m01_axi_output_buffer_addr, align 4" [../Vadd_A_B_cmodel.cpp:77]   --->   Operation 158 'store' <Predicate = (!icmp_ln76)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_31 : Operation 159 [1/1] (0.00ns)   --->   "br label %burst.rd.end20" [../Vadd_A_B_cmodel.cpp:76]   --->   Operation 159 'br' <Predicate = (!icmp_ln76)> <Delay = 0.00>

State 32 <SV = 23> <Delay = 8.75>
ST_32 : Operation 160 [1/1] (8.75ns)   --->   "%m01_axi_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %m01_axi_addr, i32 4096)" [../Vadd_A_B_cmodel.cpp:81]   --->   Operation 160 'writereq' 'm01_axi_addr_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 161 [1/1] (0.60ns)   --->   "br label %burst.wr.header33" [../Vadd_A_B_cmodel.cpp:81]   --->   Operation 161 'br' <Predicate = true> <Delay = 0.60>

State 33 <SV = 24> <Delay = 1.15>
ST_33 : Operation 162 [1/1] (0.00ns)   --->   "%phi_ln81 = phi i13 [ %add_ln81, %burstwrite.region1 ], [ 0, %burst.wr.header33.preheader ]" [../Vadd_A_B_cmodel.cpp:81]   --->   Operation 162 'phi' 'phi_ln81' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 163 [1/1] (0.64ns)   --->   "%icmp_ln81 = icmp eq i13 %phi_ln81, -4096" [../Vadd_A_B_cmodel.cpp:81]   --->   Operation 163 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 164 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096) nounwind"   --->   Operation 164 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 165 [1/1] (0.54ns)   --->   "%add_ln81 = add i13 %phi_ln81, 1" [../Vadd_A_B_cmodel.cpp:81]   --->   Operation 165 'add' 'add_ln81' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 166 [1/1] (0.00ns)   --->   "br i1 %icmp_ln81, label %memcpy.tail46, label %burstwrite.region1" [../Vadd_A_B_cmodel.cpp:81]   --->   Operation 166 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i13 %phi_ln81 to i64" [../Vadd_A_B_cmodel.cpp:81]   --->   Operation 167 'zext' 'zext_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_33 : Operation 168 [1/1] (0.00ns)   --->   "%m01_axi_output_buffer_addr_1 = getelementptr [8192 x i32]* %m01_axi_output_buffer, i64 0, i64 %zext_ln81" [../Vadd_A_B_cmodel.cpp:81]   --->   Operation 168 'getelementptr' 'm01_axi_output_buffer_addr_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_33 : Operation 169 [2/2] (1.15ns)   --->   "%m01_axi_output_buffer_load = load i32* %m01_axi_output_buffer_addr_1, align 4" [../Vadd_A_B_cmodel.cpp:81]   --->   Operation 169 'load' 'm01_axi_output_buffer_load' <Predicate = (!icmp_ln81)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 34 <SV = 25> <Delay = 1.15>
ST_34 : Operation 170 [1/2] (1.15ns)   --->   "%m01_axi_output_buffer_load = load i32* %m01_axi_output_buffer_addr_1, align 4" [../Vadd_A_B_cmodel.cpp:81]   --->   Operation 170 'load' 'm01_axi_output_buffer_load' <Predicate = (!icmp_ln81)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 35 <SV = 26> <Delay = 8.75>
ST_35 : Operation 171 [1/1] (0.00ns)   --->   "%burstwrite_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind" [../Vadd_A_B_cmodel.cpp:81]   --->   Operation 171 'specregionbegin' 'burstwrite_rbegin1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_35 : Operation 172 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11) nounwind" [../Vadd_A_B_cmodel.cpp:81]   --->   Operation 172 'specpipeline' 'empty_21' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_35 : Operation 173 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopName([35 x i8]* @memcpy_OC_B_OC_m01_axi_output_buffer_OC_gep_str) nounwind" [../Vadd_A_B_cmodel.cpp:81]   --->   Operation 173 'specloopname' 'empty_22' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_35 : Operation 174 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %m01_axi_addr, i32 %m01_axi_output_buffer_load, i4 -1)" [../Vadd_A_B_cmodel.cpp:81]   --->   Operation 174 'write' <Predicate = (!icmp_ln81)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 175 [1/1] (0.00ns)   --->   "%burstwrite_rend45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin1) nounwind" [../Vadd_A_B_cmodel.cpp:81]   --->   Operation 175 'specregionend' 'burstwrite_rend45' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_35 : Operation 176 [1/1] (0.00ns)   --->   "br label %burst.wr.header33" [../Vadd_A_B_cmodel.cpp:81]   --->   Operation 176 'br' <Predicate = (!icmp_ln81)> <Delay = 0.00>

State 36 <SV = 25> <Delay = 8.75>
ST_36 : Operation 177 [5/5] (8.75ns)   --->   "%m01_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m01_axi_addr)" [../Vadd_A_B_cmodel.cpp:81]   --->   Operation 177 'writeresp' 'm01_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 26> <Delay = 8.75>
ST_37 : Operation 178 [4/5] (8.75ns)   --->   "%m01_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m01_axi_addr)" [../Vadd_A_B_cmodel.cpp:81]   --->   Operation 178 'writeresp' 'm01_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 27> <Delay = 8.75>
ST_38 : Operation 179 [3/5] (8.75ns)   --->   "%m01_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m01_axi_addr)" [../Vadd_A_B_cmodel.cpp:81]   --->   Operation 179 'writeresp' 'm01_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 28> <Delay = 8.75>
ST_39 : Operation 180 [2/5] (8.75ns)   --->   "%m01_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m01_axi_addr)" [../Vadd_A_B_cmodel.cpp:81]   --->   Operation 180 'writeresp' 'm01_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 29> <Delay = 8.75>
ST_40 : Operation 181 [1/5] (8.75ns)   --->   "%m01_axi_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %m01_axi_addr)" [../Vadd_A_B_cmodel.cpp:81]   --->   Operation 181 'writeresp' 'm01_axi_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 182 [1/1] (0.00ns)   --->   "ret void" [../Vadd_A_B_cmodel.cpp:84]   --->   Operation 182 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m00_axi]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ m01_axi]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ scalar00]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
B_read                       (read             ) [ 00000000000000000000000000000000000000000]
A_read                       (read             ) [ 00000000000000000000000000000000000000000]
B3                           (partselect       ) [ 00000000000000000000000000000000000000000]
empty                        (zext             ) [ 00000000000000000000000000000000000000000]
m01_axi_addr                 (getelementptr    ) [ 00111111111111111111111111111111111111111]
A1                           (partselect       ) [ 00000000000000000000000000000000000000000]
empty_6                      (zext             ) [ 00000000000000000000000000000000000000000]
m00_axi_addr                 (getelementptr    ) [ 00111111111111111111111110000000000000000]
m00_axi_input_buffer         (alloca           ) [ 00111111111111100000000000000000000000000]
m00_axi_output_buffer        (alloca           ) [ 00111111111111111110000000000000000000000]
m01_axi_input_buffer         (alloca           ) [ 00111111111111111111111111111111000000000]
m01_axi_output_buffer        (alloca           ) [ 00111111111111111111111111111111111100000]
specbitsmap_ln0              (specbitsmap      ) [ 00000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap      ) [ 00000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap      ) [ 00000000000000000000000000000000000000000]
spectopmodule_ln0            (spectopmodule    ) [ 00000000000000000000000000000000000000000]
specinterface_ln31           (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln32           (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln33           (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln34           (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln35           (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln36           (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln37           (specinterface    ) [ 00000000000000000000000000000000000000000]
m00_axi_addr_rd_req          (readreq          ) [ 00000000000000000000000000000000000000000]
br_ln52                      (br               ) [ 00000000111100000000000000000000000000000]
phi_ln52                     (phi              ) [ 00000000011100000000000000000000000000000]
icmp_ln52                    (icmp             ) [ 00000000011100000000000000000000000000000]
empty_7                      (speclooptripcount) [ 00000000000000000000000000000000000000000]
add_ln52                     (add              ) [ 00000000111100000000000000000000000000000]
br_ln52                      (br               ) [ 00000000000000000000000000000000000000000]
m00_axi_addr_read            (read             ) [ 00000000010100000000000000000000000000000]
burstread_rbegin             (specregionbegin  ) [ 00000000000000000000000000000000000000000]
empty_8                      (specpipeline     ) [ 00000000000000000000000000000000000000000]
empty_9                      (specloopname     ) [ 00000000000000000000000000000000000000000]
zext_ln52                    (zext             ) [ 00000000000000000000000000000000000000000]
m00_axi_input_buffer_addr    (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln52                   (store            ) [ 00000000000000000000000000000000000000000]
burstread_rend               (specregionend    ) [ 00000000000000000000000000000000000000000]
br_ln52                      (br               ) [ 00000000111100000000000000000000000000000]
br_ln0                       (br               ) [ 00000000000011100000000000000000000000000]
i_0                          (phi              ) [ 00000000000001000000000000000000000000000]
empty_10                     (specpipeline     ) [ 00000000000000000000000000000000000000000]
icmp_ln55                    (icmp             ) [ 00000000000001100000000000000000000000000]
empty_11                     (speclooptripcount) [ 00000000000000000000000000000000000000000]
i                            (add              ) [ 00000000000011100000000000000000000000000]
br_ln55                      (br               ) [ 00000000000000000000000000000000000000000]
zext_ln56                    (zext             ) [ 00000000000001100000000000000000000000000]
m00_axi_input_buffer_addr_1  (getelementptr    ) [ 00000000000001100000000000000000000000000]
m00_axi_input_buffer_load    (load             ) [ 00000000000000000000000000000000000000000]
add_ln56                     (add              ) [ 00000000000000000000000000000000000000000]
m00_axi_output_buffer_addr   (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln56                   (store            ) [ 00000000000000000000000000000000000000000]
br_ln55                      (br               ) [ 00000000000011100000000000000000000000000]
m00_axi_addr_wr_req          (writereq         ) [ 00000000000000000000000000000000000000000]
br_ln60                      (br               ) [ 00000000000000011110000000000000000000000]
phi_ln60                     (phi              ) [ 00000000000000001000000000000000000000000]
icmp_ln60                    (icmp             ) [ 00000000000000001110000000000000000000000]
empty_12                     (speclooptripcount) [ 00000000000000000000000000000000000000000]
add_ln60                     (add              ) [ 00000000000000011110000000000000000000000]
br_ln60                      (br               ) [ 00000000000000000000000000000000000000000]
zext_ln60                    (zext             ) [ 00000000000000000000000000000000000000000]
m00_axi_output_buffer_addr_1 (getelementptr    ) [ 00000000000000001100000000000000000000000]
m00_axi_output_buffer_load   (load             ) [ 00000000000000001010000000000000000000000]
burstwrite_rbegin            (specregionbegin  ) [ 00000000000000000000000000000000000000000]
empty_13                     (specpipeline     ) [ 00000000000000000000000000000000000000000]
empty_14                     (specloopname     ) [ 00000000000000000000000000000000000000000]
write_ln60                   (write            ) [ 00000000000000000000000000000000000000000]
burstwrite_rend              (specregionend    ) [ 00000000000000000000000000000000000000000]
br_ln60                      (br               ) [ 00000000000000011110000000000000000000000]
m00_axi_addr_wr_resp         (writeresp        ) [ 00000000000000000000000000000000000000000]
m01_axi_addr_rd_req          (readreq          ) [ 00000000000000000000000000000000000000000]
br_ln73                      (br               ) [ 00000000000000000000000001111000000000000]
phi_ln73                     (phi              ) [ 00000000000000000000000000111000000000000]
icmp_ln73                    (icmp             ) [ 00000000000000000000000000111000000000000]
empty_15                     (speclooptripcount) [ 00000000000000000000000000000000000000000]
add_ln73                     (add              ) [ 00000000000000000000000001111000000000000]
br_ln73                      (br               ) [ 00000000000000000000000000000000000000000]
m01_axi_addr_read            (read             ) [ 00000000000000000000000000101000000000000]
burstread_rbegin1            (specregionbegin  ) [ 00000000000000000000000000000000000000000]
empty_16                     (specpipeline     ) [ 00000000000000000000000000000000000000000]
empty_17                     (specloopname     ) [ 00000000000000000000000000000000000000000]
zext_ln73                    (zext             ) [ 00000000000000000000000000000000000000000]
m01_axi_input_buffer_addr    (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln73                   (store            ) [ 00000000000000000000000000000000000000000]
burstread_rend30             (specregionend    ) [ 00000000000000000000000000000000000000000]
br_ln73                      (br               ) [ 00000000000000000000000001111000000000000]
br_ln0                       (br               ) [ 00000000000000000000000000000111000000000]
i1_0                         (phi              ) [ 00000000000000000000000000000010000000000]
empty_18                     (specpipeline     ) [ 00000000000000000000000000000000000000000]
icmp_ln76                    (icmp             ) [ 00000000000000000000000000000011000000000]
empty_19                     (speclooptripcount) [ 00000000000000000000000000000000000000000]
i_1                          (add              ) [ 00000000000000000000000000000111000000000]
br_ln76                      (br               ) [ 00000000000000000000000000000000000000000]
zext_ln77                    (zext             ) [ 00000000000000000000000000000011000000000]
m01_axi_input_buffer_addr_1  (getelementptr    ) [ 00000000000000000000000000000011000000000]
m01_axi_input_buffer_load    (load             ) [ 00000000000000000000000000000000000000000]
add_ln77                     (add              ) [ 00000000000000000000000000000000000000000]
m01_axi_output_buffer_addr   (getelementptr    ) [ 00000000000000000000000000000000000000000]
store_ln77                   (store            ) [ 00000000000000000000000000000000000000000]
br_ln76                      (br               ) [ 00000000000000000000000000000111000000000]
m01_axi_addr_wr_req          (writereq         ) [ 00000000000000000000000000000000000000000]
br_ln81                      (br               ) [ 00000000000000000000000000000000111100000]
phi_ln81                     (phi              ) [ 00000000000000000000000000000000010000000]
icmp_ln81                    (icmp             ) [ 00000000000000000000000000000000011100000]
empty_20                     (speclooptripcount) [ 00000000000000000000000000000000000000000]
add_ln81                     (add              ) [ 00000000000000000000000000000000111100000]
br_ln81                      (br               ) [ 00000000000000000000000000000000000000000]
zext_ln81                    (zext             ) [ 00000000000000000000000000000000000000000]
m01_axi_output_buffer_addr_1 (getelementptr    ) [ 00000000000000000000000000000000011000000]
m01_axi_output_buffer_load   (load             ) [ 00000000000000000000000000000000010100000]
burstwrite_rbegin1           (specregionbegin  ) [ 00000000000000000000000000000000000000000]
empty_21                     (specpipeline     ) [ 00000000000000000000000000000000000000000]
empty_22                     (specloopname     ) [ 00000000000000000000000000000000000000000]
write_ln81                   (write            ) [ 00000000000000000000000000000000000000000]
burstwrite_rend45            (specregionend    ) [ 00000000000000000000000000000000000000000]
br_ln81                      (br               ) [ 00000000000000000000000000000000111100000]
m01_axi_addr_wr_resp         (writeresp        ) [ 00000000000000000000000000000000000000000]
ret_ln84                     (ret              ) [ 00000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m00_axi">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m00_axi"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m01_axi">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m01_axi"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="scalar00">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="scalar00"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vadd_A_B_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstread_OC_region_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_m00_axi_input_buffer_OC_A_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstwrite_OC_region_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_A_OC_m00_axi_output_buffer_OC_gep_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_m01_axi_input_buffer_OC_B_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_B_OC_m01_axi_output_buffer_OC_gep_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="m00_axi_input_buffer_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m00_axi_input_buffer/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="m00_axi_output_buffer_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m00_axi_output_buffer/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="m01_axi_input_buffer_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m01_axi_input_buffer/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="m01_axi_output_buffer_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m01_axi_output_buffer/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="B_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="A_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_writeresp_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="1"/>
<pin id="141" dir="0" index="2" bw="14" slack="0"/>
<pin id="142" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="m00_axi_addr_rd_req/2 m00_axi_addr_wr_req/15 m00_axi_addr_wr_resp/20 "/>
</bind>
</comp>

<comp id="145" class="1004" name="m00_axi_addr_read_read_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="9"/>
<pin id="148" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m00_axi_addr_read/10 "/>
</bind>
</comp>

<comp id="151" class="1004" name="write_ln60_write_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="14"/>
<pin id="154" dir="0" index="2" bw="32" slack="1"/>
<pin id="155" dir="0" index="3" bw="1" slack="0"/>
<pin id="156" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln60/18 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_writeresp_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="13"/>
<pin id="162" dir="0" index="2" bw="14" slack="0"/>
<pin id="163" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="m01_axi_addr_rd_req/19 m01_axi_addr_wr_req/32 m01_axi_addr_wr_resp/36 "/>
</bind>
</comp>

<comp id="167" class="1004" name="m01_axi_addr_read_read_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="21"/>
<pin id="170" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m01_axi_addr_read/27 "/>
</bind>
</comp>

<comp id="173" class="1004" name="write_ln81_write_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="0" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="26"/>
<pin id="176" dir="0" index="2" bw="32" slack="1"/>
<pin id="177" dir="0" index="3" bw="1" slack="0"/>
<pin id="178" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/35 "/>
</bind>
</comp>

<comp id="182" class="1004" name="m00_axi_input_buffer_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="13" slack="0"/>
<pin id="186" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m00_axi_input_buffer_addr/11 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="13" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="1"/>
<pin id="191" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln52/11 m00_axi_input_buffer_load/13 "/>
</bind>
</comp>

<comp id="194" class="1004" name="m00_axi_input_buffer_addr_1_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="13" slack="0"/>
<pin id="198" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m00_axi_input_buffer_addr_1/13 "/>
</bind>
</comp>

<comp id="201" class="1004" name="m00_axi_output_buffer_addr_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="13" slack="1"/>
<pin id="205" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m00_axi_output_buffer_addr/14 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="13" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln56/14 m00_axi_output_buffer_load/16 "/>
</bind>
</comp>

<comp id="213" class="1004" name="m00_axi_output_buffer_addr_1_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="13" slack="0"/>
<pin id="217" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m00_axi_output_buffer_addr_1/16 "/>
</bind>
</comp>

<comp id="220" class="1004" name="m01_axi_input_buffer_addr_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="13" slack="0"/>
<pin id="224" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m01_axi_input_buffer_addr/28 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="13" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="1"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln73/28 m01_axi_input_buffer_load/30 "/>
</bind>
</comp>

<comp id="232" class="1004" name="m01_axi_input_buffer_addr_1_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="13" slack="0"/>
<pin id="236" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m01_axi_input_buffer_addr_1/30 "/>
</bind>
</comp>

<comp id="239" class="1004" name="m01_axi_output_buffer_addr_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="13" slack="1"/>
<pin id="243" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m01_axi_output_buffer_addr/31 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="13" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln77/31 m01_axi_output_buffer_load/33 "/>
</bind>
</comp>

<comp id="251" class="1004" name="m01_axi_output_buffer_addr_1_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="13" slack="0"/>
<pin id="255" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m01_axi_output_buffer_addr_1/33 "/>
</bind>
</comp>

<comp id="258" class="1005" name="phi_ln52_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="13" slack="1"/>
<pin id="260" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln52 (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="phi_ln52_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="13" slack="0"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln52/9 "/>
</bind>
</comp>

<comp id="270" class="1005" name="i_0_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="13" slack="1"/>
<pin id="272" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="i_0_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="13" slack="0"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="1" slack="1"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/13 "/>
</bind>
</comp>

<comp id="281" class="1005" name="phi_ln60_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="13" slack="1"/>
<pin id="283" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln60 (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="phi_ln60_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="13" slack="0"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="1" slack="1"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln60/16 "/>
</bind>
</comp>

<comp id="292" class="1005" name="phi_ln73_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="13" slack="1"/>
<pin id="294" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln73 (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="phi_ln73_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="13" slack="0"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="1" slack="1"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln73/26 "/>
</bind>
</comp>

<comp id="304" class="1005" name="i1_0_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="13" slack="1"/>
<pin id="306" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="308" class="1004" name="i1_0_phi_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="13" slack="0"/>
<pin id="310" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="1" slack="1"/>
<pin id="312" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/30 "/>
</bind>
</comp>

<comp id="315" class="1005" name="phi_ln81_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="13" slack="1"/>
<pin id="317" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln81 (phireg) "/>
</bind>
</comp>

<comp id="319" class="1004" name="phi_ln81_phi_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="13" slack="0"/>
<pin id="321" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="322" dir="0" index="2" bw="1" slack="1"/>
<pin id="323" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln81/33 "/>
</bind>
</comp>

<comp id="326" class="1004" name="B3_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="62" slack="0"/>
<pin id="328" dir="0" index="1" bw="64" slack="0"/>
<pin id="329" dir="0" index="2" bw="3" slack="0"/>
<pin id="330" dir="0" index="3" bw="7" slack="0"/>
<pin id="331" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="B3/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="empty_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="62" slack="0"/>
<pin id="338" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="m01_axi_addr_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="64" slack="0"/>
<pin id="342" dir="0" index="1" bw="64" slack="0"/>
<pin id="343" dir="1" index="2" bw="64" slack="13"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m01_axi_addr/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="A1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="62" slack="0"/>
<pin id="348" dir="0" index="1" bw="64" slack="0"/>
<pin id="349" dir="0" index="2" bw="3" slack="0"/>
<pin id="350" dir="0" index="3" bw="7" slack="0"/>
<pin id="351" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="A1/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="empty_6_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="62" slack="0"/>
<pin id="358" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty_6/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="m00_axi_addr_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="64" slack="0"/>
<pin id="362" dir="0" index="1" bw="64" slack="0"/>
<pin id="363" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m00_axi_addr/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="icmp_ln52_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="13" slack="0"/>
<pin id="368" dir="0" index="1" bw="13" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/9 "/>
</bind>
</comp>

<comp id="372" class="1004" name="add_ln52_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="13" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/9 "/>
</bind>
</comp>

<comp id="378" class="1004" name="zext_ln52_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="13" slack="2"/>
<pin id="380" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/11 "/>
</bind>
</comp>

<comp id="383" class="1004" name="icmp_ln55_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="13" slack="0"/>
<pin id="385" dir="0" index="1" bw="13" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/13 "/>
</bind>
</comp>

<comp id="389" class="1004" name="i_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="13" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/13 "/>
</bind>
</comp>

<comp id="395" class="1004" name="zext_ln56_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="13" slack="0"/>
<pin id="397" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/13 "/>
</bind>
</comp>

<comp id="400" class="1004" name="add_ln56_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/14 "/>
</bind>
</comp>

<comp id="407" class="1004" name="icmp_ln60_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="13" slack="0"/>
<pin id="409" dir="0" index="1" bw="13" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/16 "/>
</bind>
</comp>

<comp id="413" class="1004" name="add_ln60_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="13" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/16 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln60_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="13" slack="0"/>
<pin id="421" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/16 "/>
</bind>
</comp>

<comp id="424" class="1004" name="icmp_ln73_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="13" slack="0"/>
<pin id="426" dir="0" index="1" bw="13" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/26 "/>
</bind>
</comp>

<comp id="430" class="1004" name="add_ln73_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="13" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73/26 "/>
</bind>
</comp>

<comp id="436" class="1004" name="zext_ln73_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="13" slack="2"/>
<pin id="438" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/28 "/>
</bind>
</comp>

<comp id="441" class="1004" name="icmp_ln76_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="13" slack="0"/>
<pin id="443" dir="0" index="1" bw="13" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/30 "/>
</bind>
</comp>

<comp id="447" class="1004" name="i_1_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="13" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/30 "/>
</bind>
</comp>

<comp id="453" class="1004" name="zext_ln77_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="13" slack="0"/>
<pin id="455" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/30 "/>
</bind>
</comp>

<comp id="458" class="1004" name="add_ln77_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77/31 "/>
</bind>
</comp>

<comp id="465" class="1004" name="icmp_ln81_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="13" slack="0"/>
<pin id="467" dir="0" index="1" bw="13" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln81/33 "/>
</bind>
</comp>

<comp id="471" class="1004" name="add_ln81_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="13" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln81/33 "/>
</bind>
</comp>

<comp id="477" class="1004" name="zext_ln81_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="13" slack="0"/>
<pin id="479" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81/33 "/>
</bind>
</comp>

<comp id="482" class="1005" name="m01_axi_addr_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="13"/>
<pin id="484" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="m01_axi_addr "/>
</bind>
</comp>

<comp id="489" class="1005" name="m00_axi_addr_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="1"/>
<pin id="491" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m00_axi_addr "/>
</bind>
</comp>

<comp id="496" class="1005" name="icmp_ln52_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="1"/>
<pin id="498" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln52 "/>
</bind>
</comp>

<comp id="500" class="1005" name="add_ln52_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="13" slack="0"/>
<pin id="502" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln52 "/>
</bind>
</comp>

<comp id="505" class="1005" name="m00_axi_addr_read_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="1"/>
<pin id="507" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m00_axi_addr_read "/>
</bind>
</comp>

<comp id="510" class="1005" name="icmp_ln55_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="1"/>
<pin id="512" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln55 "/>
</bind>
</comp>

<comp id="514" class="1005" name="i_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="13" slack="0"/>
<pin id="516" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="519" class="1005" name="zext_ln56_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="64" slack="1"/>
<pin id="521" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln56 "/>
</bind>
</comp>

<comp id="524" class="1005" name="m00_axi_input_buffer_addr_1_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="13" slack="1"/>
<pin id="526" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="m00_axi_input_buffer_addr_1 "/>
</bind>
</comp>

<comp id="529" class="1005" name="icmp_ln60_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="1"/>
<pin id="531" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln60 "/>
</bind>
</comp>

<comp id="533" class="1005" name="add_ln60_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="13" slack="0"/>
<pin id="535" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln60 "/>
</bind>
</comp>

<comp id="538" class="1005" name="m00_axi_output_buffer_addr_1_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="13" slack="1"/>
<pin id="540" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="m00_axi_output_buffer_addr_1 "/>
</bind>
</comp>

<comp id="543" class="1005" name="m00_axi_output_buffer_load_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="1"/>
<pin id="545" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m00_axi_output_buffer_load "/>
</bind>
</comp>

<comp id="548" class="1005" name="icmp_ln73_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="1"/>
<pin id="550" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln73 "/>
</bind>
</comp>

<comp id="552" class="1005" name="add_ln73_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="13" slack="0"/>
<pin id="554" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln73 "/>
</bind>
</comp>

<comp id="557" class="1005" name="m01_axi_addr_read_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="1"/>
<pin id="559" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m01_axi_addr_read "/>
</bind>
</comp>

<comp id="562" class="1005" name="icmp_ln76_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="1"/>
<pin id="564" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln76 "/>
</bind>
</comp>

<comp id="566" class="1005" name="i_1_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="13" slack="0"/>
<pin id="568" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="571" class="1005" name="zext_ln77_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="64" slack="1"/>
<pin id="573" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln77 "/>
</bind>
</comp>

<comp id="576" class="1005" name="m01_axi_input_buffer_addr_1_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="13" slack="1"/>
<pin id="578" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="m01_axi_input_buffer_addr_1 "/>
</bind>
</comp>

<comp id="581" class="1005" name="icmp_ln81_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="1"/>
<pin id="583" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln81 "/>
</bind>
</comp>

<comp id="585" class="1005" name="add_ln81_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="13" slack="0"/>
<pin id="587" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln81 "/>
</bind>
</comp>

<comp id="590" class="1005" name="m01_axi_output_buffer_addr_1_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="13" slack="1"/>
<pin id="592" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="m01_axi_output_buffer_addr_1 "/>
</bind>
</comp>

<comp id="595" class="1005" name="m01_axi_output_buffer_load_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="1"/>
<pin id="597" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m01_axi_output_buffer_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="18" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="18" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="10" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="10" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="20" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="22" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="149"><net_src comp="62" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="86" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="157"><net_src comp="94" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="96" pin="0"/><net_sink comp="151" pin=3"/></net>

<net id="164"><net_src comp="20" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="22" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="166"><net_src comp="98" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="171"><net_src comp="62" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="86" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="179"><net_src comp="94" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="96" pin="0"/><net_sink comp="173" pin=3"/></net>

<net id="181"><net_src comp="98" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="187"><net_src comp="78" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="182" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="199"><net_src comp="78" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="200"><net_src comp="194" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="206"><net_src comp="78" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="212"><net_src comp="201" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="218"><net_src comp="78" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="219"><net_src comp="213" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="225"><net_src comp="78" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="220" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="78" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="238"><net_src comp="232" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="244"><net_src comp="78" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="250"><net_src comp="239" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="256"><net_src comp="78" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="257"><net_src comp="251" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="261"><net_src comp="52" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="262" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="273"><net_src comp="52" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="284"><net_src comp="52" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="295"><net_src comp="52" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="292" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="303"><net_src comp="296" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="307"><net_src comp="52" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="304" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="318"><net_src comp="52" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="325"><net_src comp="315" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="332"><net_src comp="12" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="126" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="334"><net_src comp="14" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="335"><net_src comp="16" pin="0"/><net_sink comp="326" pin=3"/></net>

<net id="339"><net_src comp="326" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="2" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="336" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="352"><net_src comp="12" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="132" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="354"><net_src comp="14" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="355"><net_src comp="16" pin="0"/><net_sink comp="346" pin=3"/></net>

<net id="359"><net_src comp="346" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="364"><net_src comp="0" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="356" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="262" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="54" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="262" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="60" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="381"><net_src comp="258" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="387"><net_src comp="274" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="54" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="274" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="60" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="398"><net_src comp="274" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="404"><net_src comp="188" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="70" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="406"><net_src comp="400" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="411"><net_src comp="285" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="54" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="285" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="60" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="422"><net_src comp="285" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="428"><net_src comp="296" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="54" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="296" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="60" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="439"><net_src comp="292" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="445"><net_src comp="308" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="54" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="308" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="60" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="456"><net_src comp="308" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="462"><net_src comp="226" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="70" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="464"><net_src comp="458" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="469"><net_src comp="319" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="54" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="319" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="60" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="480"><net_src comp="319" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="485"><net_src comp="340" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="487"><net_src comp="482" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="488"><net_src comp="482" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="492"><net_src comp="360" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="494"><net_src comp="489" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="495"><net_src comp="489" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="499"><net_src comp="366" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="372" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="508"><net_src comp="145" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="513"><net_src comp="383" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="389" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="522"><net_src comp="395" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="527"><net_src comp="194" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="532"><net_src comp="407" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="413" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="541"><net_src comp="213" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="546"><net_src comp="207" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="551"><net_src comp="424" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="430" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="560"><net_src comp="167" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="565"><net_src comp="441" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="569"><net_src comp="447" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="574"><net_src comp="453" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="579"><net_src comp="232" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="584"><net_src comp="465" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="588"><net_src comp="471" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="593"><net_src comp="251" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="598"><net_src comp="245" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="173" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m00_axi | {15 18 20 21 22 23 24 }
	Port: m01_axi | {32 35 36 37 38 39 40 }
 - Input state : 
	Port: Vadd_A_B : m00_axi | {2 3 4 5 6 7 8 10 }
	Port: Vadd_A_B : m01_axi | {19 20 21 22 23 24 25 27 }
	Port: Vadd_A_B : A | {1 }
	Port: Vadd_A_B : B | {1 }
  - Chain level:
	State 1
		empty : 1
		m01_axi_addr : 2
		empty_6 : 1
		m00_axi_addr : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		icmp_ln52 : 1
		add_ln52 : 1
		br_ln52 : 2
	State 10
	State 11
		m00_axi_input_buffer_addr : 1
		store_ln52 : 2
		burstread_rend : 1
	State 12
	State 13
		icmp_ln55 : 1
		i : 1
		br_ln55 : 2
		zext_ln56 : 1
		m00_axi_input_buffer_addr_1 : 2
		m00_axi_input_buffer_load : 3
	State 14
		add_ln56 : 1
		store_ln56 : 2
	State 15
	State 16
		icmp_ln60 : 1
		add_ln60 : 1
		br_ln60 : 2
		zext_ln60 : 1
		m00_axi_output_buffer_addr_1 : 2
		m00_axi_output_buffer_load : 3
	State 17
	State 18
		burstwrite_rend : 1
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
		icmp_ln73 : 1
		add_ln73 : 1
		br_ln73 : 2
	State 27
	State 28
		m01_axi_input_buffer_addr : 1
		store_ln73 : 2
		burstread_rend30 : 1
	State 29
	State 30
		icmp_ln76 : 1
		i_1 : 1
		br_ln76 : 2
		zext_ln77 : 1
		m01_axi_input_buffer_addr_1 : 2
		m01_axi_input_buffer_load : 3
	State 31
		add_ln77 : 1
		store_ln77 : 2
	State 32
	State 33
		icmp_ln81 : 1
		add_ln81 : 1
		br_ln81 : 2
		zext_ln81 : 1
		m01_axi_output_buffer_addr_1 : 2
		m01_axi_output_buffer_load : 3
	State 34
	State 35
		burstwrite_rend45 : 1
	State 36
	State 37
	State 38
	State 39
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |        add_ln52_fu_372        |    0    |    13   |
|          |            i_fu_389           |    0    |    13   |
|          |        add_ln56_fu_400        |    0    |    32   |
|    add   |        add_ln60_fu_413        |    0    |    13   |
|          |        add_ln73_fu_430        |    0    |    13   |
|          |           i_1_fu_447          |    0    |    13   |
|          |        add_ln77_fu_458        |    0    |    32   |
|          |        add_ln81_fu_471        |    0    |    13   |
|----------|-------------------------------|---------|---------|
|          |        icmp_ln52_fu_366       |    0    |    13   |
|          |        icmp_ln55_fu_383       |    0    |    13   |
|   icmp   |        icmp_ln60_fu_407       |    0    |    13   |
|          |        icmp_ln73_fu_424       |    0    |    13   |
|          |        icmp_ln76_fu_441       |    0    |    13   |
|          |        icmp_ln81_fu_465       |    0    |    13   |
|----------|-------------------------------|---------|---------|
|          |       B_read_read_fu_126      |    0    |    0    |
|   read   |       A_read_read_fu_132      |    0    |    0    |
|          | m00_axi_addr_read_read_fu_145 |    0    |    0    |
|          | m01_axi_addr_read_read_fu_167 |    0    |    0    |
|----------|-------------------------------|---------|---------|
| writeresp|      grp_writeresp_fu_138     |    0    |    0    |
|          |      grp_writeresp_fu_159     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |    write_ln60_write_fu_151    |    0    |    0    |
|          |    write_ln81_write_fu_173    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|partselect|           B3_fu_326           |    0    |    0    |
|          |           A1_fu_346           |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |          empty_fu_336         |    0    |    0    |
|          |         empty_6_fu_356        |    0    |    0    |
|          |        zext_ln52_fu_378       |    0    |    0    |
|   zext   |        zext_ln56_fu_395       |    0    |    0    |
|          |        zext_ln60_fu_419       |    0    |    0    |
|          |        zext_ln73_fu_436       |    0    |    0    |
|          |        zext_ln77_fu_453       |    0    |    0    |
|          |        zext_ln81_fu_477       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   220   |
|----------|-------------------------------|---------|---------|

Memories:
+---------------------+--------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------------+--------+--------+--------+--------+
| m00_axi_input_buffer|   15   |    0   |    0   |    0   |
|m00_axi_output_buffer|   15   |    0   |    0   |    0   |
| m01_axi_input_buffer|   15   |    0   |    0   |    0   |
|m01_axi_output_buffer|   15   |    0   |    0   |    0   |
+---------------------+--------+--------+--------+--------+
|        Total        |   60   |    0   |    0   |    0   |
+---------------------+--------+--------+--------+--------+

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|          add_ln52_reg_500          |   13   |
|          add_ln60_reg_533          |   13   |
|          add_ln73_reg_552          |   13   |
|          add_ln81_reg_585          |   13   |
|            i1_0_reg_304            |   13   |
|             i_0_reg_270            |   13   |
|             i_1_reg_566            |   13   |
|              i_reg_514             |   13   |
|          icmp_ln52_reg_496         |    1   |
|          icmp_ln55_reg_510         |    1   |
|          icmp_ln60_reg_529         |    1   |
|          icmp_ln73_reg_548         |    1   |
|          icmp_ln76_reg_562         |    1   |
|          icmp_ln81_reg_581         |    1   |
|      m00_axi_addr_read_reg_505     |   32   |
|        m00_axi_addr_reg_489        |   32   |
| m00_axi_input_buffer_addr_1_reg_524|   13   |
|m00_axi_output_buffer_addr_1_reg_538|   13   |
| m00_axi_output_buffer_load_reg_543 |   32   |
|      m01_axi_addr_read_reg_557     |   32   |
|        m01_axi_addr_reg_482        |   32   |
| m01_axi_input_buffer_addr_1_reg_576|   13   |
|m01_axi_output_buffer_addr_1_reg_590|   13   |
| m01_axi_output_buffer_load_reg_595 |   32   |
|          phi_ln52_reg_258          |   13   |
|          phi_ln60_reg_281          |   13   |
|          phi_ln73_reg_292          |   13   |
|          phi_ln81_reg_315          |   13   |
|          zext_ln56_reg_519         |   64   |
|          zext_ln77_reg_571         |   64   |
+------------------------------------+--------+
|                Total               |   534  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_138 |  p0  |   3  |   1  |    3   |
| grp_writeresp_fu_159 |  p0  |   3  |   1  |    3   |
|   grp_access_fu_188  |  p0  |   3  |  13  |   39   ||    15   |
|   grp_access_fu_207  |  p0  |   3  |  13  |   39   ||    15   |
|   grp_access_fu_226  |  p0  |   3  |  13  |   39   ||    15   |
|   grp_access_fu_245  |  p0  |   3  |  13  |   39   ||    15   |
|   phi_ln52_reg_258   |  p0  |   2  |  13  |   26   ||    9    |
|   phi_ln73_reg_292   |  p0  |   2  |  13  |   26   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   214  ||  4.9095 ||    78   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   220  |    -   |
|   Memory  |   60   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    4   |    -   |   78   |    -   |
|  Register |    -   |    -   |   534  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   60   |    4   |   534  |   298  |    0   |
+-----------+--------+--------+--------+--------+--------+
