==========================================================================================
Auto created by the td
@Copy Right: Shanghai Anlogic Infotech, 2011 - 2021.
Fri Dec 04 17:08:18 2015
==========================================================================================


Top Model:                sdram_control                                                   
Device:                   al3_s10                                                         
Timing Constraint File:   sdram_test.sdc                                                  
STA Level:                Detail                                                          

==========================================================================================
Timing constraint:        clock: clkin                                                    
Clock = clkin, period 40ns, rising at 0ns, falling at 20ns

0 endpoints analyzed totally, and 0 paths analyzed
0 errors detected (0 setup errors and 0 hold errors)
------------------------------------------------------------------------------------------

Hold checks:
------------------------------------------------------------------------------------------

==========================================================================================
Timing constraint:        clock: sd_clk                                                   
Clock = sd_clk, period 6ns, rising at 0ns, falling at 3ns

304 endpoints analyzed totally, and 10148 paths analyzed
6 errors detected (6 setup errors and 0 hold errors)
Minimum period is 6.755ns
------------------------------------------------------------------------------------------

Paths for end point u109_b6_/FFD (31 paths)
------------------------------------------------------------------------------------------
 Slack (setup check)     -0.755 ns                                                        
 StartPoint:              u106_b0_/clk (rising edge triggered by clock sd_clk)            
 EndPoint:                u109_b6_/a[0] (rising edge triggered by clock sd_clk)           
 Clock group:             sd_clk                                                          

 Point                                                       Type                     Incr
------------------------------------------------------------------------------------------
 u106_b0_/clk                                                clock                   0.976
 u106_b0_/q[0]                                               cell                    0.146
 _al_u203__al_u182_/a[1]                                     net (fanout = 32)       0.541
 _al_u203__al_u182_/f[1]                                     cell                    0.385
 _al_u285_/a[0]                                              net (fanout = 16)       0.462
 _al_u285_/fx[0]                                             cell                    0.562
 u_sdram_control1_u12_b6_u111_b6_/a[0]                       net (fanout = 3)        2.218
 u_sdram_control1_u12_b6_u111_b6_/f[0]                       cell                    0.385
 u109_b6_/a[0]                                               net (fanout = 2)        1.847
 Arrival time                                                                        7.522 (4 lvl)
                                                                                          (33% logic, 67% net)

 Required time (t_capture_clk - setup_time - uncertainty_s)                          6.767
------------------------------------------------------------------------------------------
 Slack                                                                           -0.755 ns

------------------------------------------------------------------------------------------

 Slack (setup check)     -0.755 ns                                                        
 StartPoint:              u106_b0_/clk (rising edge triggered by clock sd_clk)            
 EndPoint:                u109_b6_/a[0] (rising edge triggered by clock sd_clk)           
 Clock group:             sd_clk                                                          

 Point                                                       Type                     Incr
------------------------------------------------------------------------------------------
 u106_b0_/clk                                                clock                   0.976
 u106_b0_/q[0]                                               cell                    0.146
 _al_u203__al_u182_/a[1]                                     net (fanout = 32)       0.541
 _al_u203__al_u182_/f[1]                                     cell                    0.385
 _al_u285_/a[1]                                              net (fanout = 16)       0.462
 _al_u285_/fx[0]                                             cell                    0.562
 u_sdram_control1_u12_b6_u111_b6_/a[0]                       net (fanout = 3)        2.218
 u_sdram_control1_u12_b6_u111_b6_/f[0]                       cell                    0.385
 u109_b6_/a[0]                                               net (fanout = 2)        1.847
 Arrival time                                                                        7.522 (4 lvl)
                                                                                          (33% logic, 67% net)

 Required time (t_capture_clk - setup_time - uncertainty_s)                          6.767
------------------------------------------------------------------------------------------
 Slack                                                                           -0.755 ns

------------------------------------------------------------------------------------------

 Slack (setup check)     -0.749 ns                                                        
 StartPoint:              u106_b2_u106_b1_/clk (rising edge triggered by clock sd_clk)    
 EndPoint:                u109_b6_/a[0] (rising edge triggered by clock sd_clk)           
 Clock group:             sd_clk                                                          

 Point                                                       Type                     Incr
------------------------------------------------------------------------------------------
 u106_b2_u106_b1_/clk                                        clock                   0.976
 u106_b2_u106_b1_/q[1]                                       cell                    0.146
 _al_u203__al_u182_/e[1]                                     net (fanout = 19)       0.528
 _al_u203__al_u182_/f[1]                                     cell                    0.392
 _al_u285_/a[0]                                              net (fanout = 16)       0.462
 _al_u285_/fx[0]                                             cell                    0.562
 u_sdram_control1_u12_b6_u111_b6_/a[0]                       net (fanout = 3)        2.218
 u_sdram_control1_u12_b6_u111_b6_/f[0]                       cell                    0.385
 u109_b6_/a[0]                                               net (fanout = 2)        1.847
 Arrival time                                                                        7.516 (4 lvl)
                                                                                          (33% logic, 67% net)

 Required time (t_capture_clk - setup_time - uncertainty_s)                          6.767
------------------------------------------------------------------------------------------
 Slack                                                                           -0.749 ns

------------------------------------------------------------------------------------------

Paths for end point test_error_reg_/FFD (137 paths)
------------------------------------------------------------------------------------------
 Slack (setup check)     -0.734 ns                                                        
 StartPoint:              u113_b4__al_u369_/clk (rising edge triggered by clock sd_clk)   
 EndPoint:                test_error_reg_/e[1] (rising edge triggered by clock sd_clk)    
 Clock group:             sd_clk                                                          

 Point                                                       Type                     Incr
------------------------------------------------------------------------------------------
 u113_b4__al_u369_/clk                                       clock                   0.976
 u113_b4__al_u369_/q[0]                                      cell                    0.146
 u_sdram_data_path1_u6_b1_u_sdram_data_path1_u6_b12_/e[0]    net (fanout = 4)        0.681
 u_sdram_data_path1_u6_b1_u_sdram_data_path1_u6_b12_/f[0]    cell                    0.256
 _al_u392_/mi[0]                                             net (fanout = 1)        0.737
 _al_u392_/fx[0]                                             cell                    0.255
 _al_u393_/b[0]                                              net (fanout = 2)        0.685
 _al_u393_/fx[0]                                             cell                    0.604
 _al_u394__al_u390_/e[0]                                     net (fanout = 1)        0.421
 _al_u394__al_u390_/f[0]                                     cell                    0.256
 test_error_reg_/e[1]                                        net (fanout = 2)        2.484
 Arrival time                                                                        7.501 (5 lvl)
                                                                                          (34% logic, 66% net)

 Required time (t_capture_clk - setup_time - uncertainty_s)                          6.767
------------------------------------------------------------------------------------------
 Slack                                                                           -0.734 ns

------------------------------------------------------------------------------------------

 Slack (setup check)     -0.734 ns                                                        
 StartPoint:              u113_b4__al_u369_/clk (rising edge triggered by clock sd_clk)   
 EndPoint:                test_error_reg_/e[1] (rising edge triggered by clock sd_clk)    
 Clock group:             sd_clk                                                          

 Point                                                       Type                     Incr
------------------------------------------------------------------------------------------
 u113_b4__al_u369_/clk                                       clock                   0.976
 u113_b4__al_u369_/q[0]                                      cell                    0.146
 u_sdram_data_path1_u6_b1_u_sdram_data_path1_u6_b12_/e[0]    net (fanout = 4)        0.681
 u_sdram_data_path1_u6_b1_u_sdram_data_path1_u6_b12_/f[0]    cell                    0.256
 _al_u392_/mi[0]                                             net (fanout = 1)        0.737
 _al_u392_/fx[0]                                             cell                    0.255
 _al_u393_/b[1]                                              net (fanout = 2)        0.685
 _al_u393_/fx[0]                                             cell                    0.604
 _al_u394__al_u390_/e[0]                                     net (fanout = 1)        0.421
 _al_u394__al_u390_/f[0]                                     cell                    0.256
 test_error_reg_/e[1]                                        net (fanout = 2)        2.484
 Arrival time                                                                        7.501 (5 lvl)
                                                                                          (34% logic, 66% net)

 Required time (t_capture_clk - setup_time - uncertainty_s)                          6.767
------------------------------------------------------------------------------------------
 Slack                                                                           -0.734 ns

------------------------------------------------------------------------------------------

 Slack (setup check)     -0.706 ns                                                        
 StartPoint:              u113_b7_u113_b0_/clk (rising edge triggered by clock sd_clk)    
 EndPoint:                test_error_reg_/e[1] (rising edge triggered by clock sd_clk)    
 Clock group:             sd_clk                                                          

 Point                                                       Type                     Incr
------------------------------------------------------------------------------------------
 u113_b7_u113_b0_/clk                                        clock                   0.976
 u113_b7_u113_b0_/q[0]                                       cell                    0.146
 _al_u394__al_u390_/d[1]                                     net (fanout = 7)        0.627
 _al_u394__al_u390_/f[1]                                     cell                    0.238
 _al_u392_/e[1]                                              net (fanout = 2)        0.557
 _al_u392_/fx[0]                                             cell                    0.479
 _al_u393_/b[0]                                              net (fanout = 2)        0.685
 _al_u393_/fx[0]                                             cell                    0.604
 _al_u394__al_u390_/e[0]                                     net (fanout = 1)        0.421
 _al_u394__al_u390_/f[0]                                     cell                    0.256
 test_error_reg_/e[1]                                        net (fanout = 2)        2.484
 Arrival time                                                                        7.473 (5 lvl)
                                                                                          (37% logic, 63% net)

 Required time (t_capture_clk - setup_time - uncertainty_s)                          6.767
------------------------------------------------------------------------------------------
 Slack                                                                           -0.706 ns

------------------------------------------------------------------------------------------

Paths for end point u106_b0_/FFD (76 paths)
------------------------------------------------------------------------------------------
 Slack (setup check)     -0.377 ns                                                        
 StartPoint:              u110_b17_/clk (rising edge triggered by clock sd_clk)           
 EndPoint:                u106_b0_/b[0] (rising edge triggered by clock sd_clk)           
 Clock group:             sd_clk                                                          

 Point                                                       Type                     Incr
------------------------------------------------------------------------------------------
 u110_b17_/clk                                               clock                   0.976
 u110_b17_/q[0]                                              cell                    0.146
 _al_u240__al_u238_/c[1]                                     net (fanout = 5)        1.380
 _al_u240__al_u238_/f[1]                                     cell                    0.303
 _al_u241__al_u239_/a[1]                                     net (fanout = 1)        0.783
 _al_u241__al_u239_/f[1]                                     cell                    0.385
 _al_u241__al_u239_/e[0]                                     net (fanout = 1)        0.418
 _al_u241__al_u239_/f[0]                                     cell                    0.385
 _al_u264_/a[0]                                              net (fanout = 42)       0.746
 _al_u264_/fx[0]                                             cell                    0.562
 u106_b0_/b[0]                                               net (fanout = 2)        1.060
 Arrival time                                                                        7.144 (5 lvl)
                                                                                          (39% logic, 61% net)

 Required time (t_capture_clk - setup_time - uncertainty_s)                          6.767
------------------------------------------------------------------------------------------
 Slack                                                                           -0.377 ns

------------------------------------------------------------------------------------------

 Slack (setup check)     -0.377 ns                                                        
 StartPoint:              u110_b17_/clk (rising edge triggered by clock sd_clk)           
 EndPoint:                u106_b0_/b[0] (rising edge triggered by clock sd_clk)           
 Clock group:             sd_clk                                                          

 Point                                                       Type                     Incr
------------------------------------------------------------------------------------------
 u110_b17_/clk                                               clock                   0.976
 u110_b17_/q[0]                                              cell                    0.146
 _al_u240__al_u238_/c[1]                                     net (fanout = 5)        1.380
 _al_u240__al_u238_/f[1]                                     cell                    0.303
 _al_u241__al_u239_/a[1]                                     net (fanout = 1)        0.783
 _al_u241__al_u239_/f[1]                                     cell                    0.385
 _al_u241__al_u239_/e[0]                                     net (fanout = 1)        0.418
 _al_u241__al_u239_/f[0]                                     cell                    0.385
 _al_u264_/a[1]                                              net (fanout = 42)       0.746
 _al_u264_/fx[0]                                             cell                    0.562
 u106_b0_/b[0]                                               net (fanout = 2)        1.060
 Arrival time                                                                        7.144 (5 lvl)
                                                                                          (39% logic, 61% net)

 Required time (t_capture_clk - setup_time - uncertainty_s)                          6.767
------------------------------------------------------------------------------------------
 Slack                                                                           -0.377 ns

------------------------------------------------------------------------------------------

 Slack (setup check)      0.099 ns                                                        
 StartPoint:              u110_b19_/clk (rising edge triggered by clock sd_clk)           
 EndPoint:                u106_b0_/b[0] (rising edge triggered by clock sd_clk)           
 Clock group:             sd_clk                                                          

 Point                                                       Type                     Incr
------------------------------------------------------------------------------------------
 u110_b19_/clk                                               clock                   0.976
 u110_b19_/q[0]                                              cell                    0.146
 _al_u240__al_u238_/b[1]                                     net (fanout = 5)        1.021
 _al_u240__al_u238_/f[1]                                     cell                    0.186
 _al_u241__al_u239_/a[1]                                     net (fanout = 1)        0.783
 _al_u241__al_u239_/f[1]                                     cell                    0.385
 _al_u241__al_u239_/e[0]                                     net (fanout = 1)        0.418
 _al_u241__al_u239_/f[0]                                     cell                    0.385
 _al_u264_/a[0]                                              net (fanout = 42)       0.746
 _al_u264_/fx[0]                                             cell                    0.562
 u106_b0_/b[0]                                               net (fanout = 2)        1.060
 Arrival time                                                                        6.668 (5 lvl)
                                                                                          (40% logic, 60% net)

 Required time (t_capture_clk - setup_time - uncertainty_s)                          6.767
------------------------------------------------------------------------------------------
 Slack                                                                            0.099 ns

------------------------------------------------------------------------------------------

Hold checks:
------------------------------------------------------------------------------------------
Paths for end point u_sdram_data_path1_u6_b1_u_sdram_data_path1_u6_b12_/FFD (2 paths)
------------------------------------------------------------------------------------------
 Slack (hold check)       0.395 ns                                                        
 StartPoint:              u37_1_u37_2_/clk (rising edge triggered by clock sd_clk)        
 EndPoint:                u_sdram_data_path1_u6_b1_u_sdram_data_path1_u6_b12_/mi[0] (rising edge triggered by clock sd_clk)
 Clock group:             sd_clk                                                          

 Point                                                       Type                     Incr
------------------------------------------------------------------------------------------
 u37_1_u37_2_/clk                                            clock                   0.883
 u37_1_u37_2_/q[0]                                           cell                    0.140
 u_sdram_data_path1_u6_b1_u_sdram_data_path1_u6_b12_/mi[0]   net (fanout = 1)        0.371
 Arrival time                                                                        1.394 (1 lvl)
                                                                                          (74% logic, 26% net)

 Required time (t_capture_clk + hold_time + uncertainty_h)                           0.999
------------------------------------------------------------------------------------------
 Slack                                                                            0.395 ns

------------------------------------------------------------------------------------------

 Slack (hold check)       0.527 ns                                                        
 StartPoint:              u37_3_u37_4_/clk (rising edge triggered by clock sd_clk)        
 EndPoint:                u_sdram_data_path1_u6_b1_u_sdram_data_path1_u6_b12_/mi[1] (rising edge triggered by clock sd_clk)
 Clock group:             sd_clk                                                          

 Point                                                       Type                     Incr
------------------------------------------------------------------------------------------
 u37_3_u37_4_/clk                                            clock                   0.883
 u37_3_u37_4_/q[1]                                           cell                    0.140
 u_sdram_data_path1_u6_b1_u_sdram_data_path1_u6_b12_/mi[1]   net (fanout = 1)        0.503
 Arrival time                                                                        1.526 (1 lvl)
                                                                                          (68% logic, 32% net)

 Required time (t_capture_clk + hold_time + uncertainty_h)                           0.999
------------------------------------------------------------------------------------------
 Slack                                                                            0.527 ns

------------------------------------------------------------------------------------------

Paths for end point u_sdram_control1_u12_b8_u_sdram_command1_u56_b0_/FFD (5 paths)
------------------------------------------------------------------------------------------
 Slack (hold check)       0.395 ns                                                        
 StartPoint:              u109_b8_/clk (rising edge triggered by clock sd_clk)            
 EndPoint:                u_sdram_control1_u12_b8_u_sdram_command1_u56_b0_/mi[0] (rising edge triggered by clock sd_clk)
 Clock group:             sd_clk                                                          

 Point                                                       Type                     Incr
------------------------------------------------------------------------------------------
 u109_b8_/clk                                                clock                   0.883
 u109_b8_/q[0]                                               cell                    0.140
 u_sdram_control1_u12_b8_u_sdram_command1_u56_b0_/mi[0]      net (fanout = 3)        0.371
 Arrival time                                                                        1.394 (1 lvl)
                                                                                          (74% logic, 26% net)

 Required time (t_capture_clk + hold_time + uncertainty_h)                           0.999
------------------------------------------------------------------------------------------
 Slack                                                                            0.395 ns

------------------------------------------------------------------------------------------

 Slack (hold check)       0.473 ns                                                        
 StartPoint:              u_sdram_control1_u12_b8_u_sdram_command1_u56_b0_/clk (rising edge triggered by clock sd_clk)
 EndPoint:                u_sdram_control1_u12_b8_u_sdram_command1_u56_b0_/d[1] (rising edge triggered by clock sd_clk)
 Clock group:             sd_clk                                                          

 Point                                                       Type                     Incr
------------------------------------------------------------------------------------------
 u_sdram_control1_u12_b8_u_sdram_command1_u56_b0_/clk        clock                   0.883
 u_sdram_control1_u12_b8_u_sdram_command1_u56_b0_/q[0]       cell                    0.140
 u_sdram_control1_u12_b8_u_sdram_command1_u56_b0_/d[1]       net (fanout = 1)        0.449
 Arrival time                                                                        1.472 (1 lvl)
                                                                                          (70% logic, 30% net)

 Required time (t_capture_clk + hold_time + uncertainty_h)                           0.999
------------------------------------------------------------------------------------------
 Slack                                                                            0.473 ns

------------------------------------------------------------------------------------------

 Slack (hold check)       0.900 ns                                                        
 StartPoint:              u109_b0_u_sdram_control1_u12_b0_/clk (rising edge triggered by clock sd_clk)
 EndPoint:                u_sdram_control1_u12_b8_u_sdram_command1_u56_b0_/e[1] (rising edge triggered by clock sd_clk)
 Clock group:             sd_clk                                                          

 Point                                                       Type                     Incr
------------------------------------------------------------------------------------------
 u109_b0_u_sdram_control1_u12_b0_/clk                        clock                   0.883
 u109_b0_u_sdram_control1_u12_b0_/q[1]                       cell                    0.140
 u_sdram_control1_u12_b8_u_sdram_command1_u56_b0_/e[1]       net (fanout = 1)        0.876
 Arrival time                                                                        1.899 (1 lvl)
                                                                                          (54% logic, 46% net)

 Required time (t_capture_clk + hold_time + uncertainty_h)                           0.999
------------------------------------------------------------------------------------------
 Slack                                                                            0.900 ns

------------------------------------------------------------------------------------------

Paths for end point u37_1_u37_2_/FFD (2 paths)
------------------------------------------------------------------------------------------
 Slack (hold check)       0.404 ns                                                        
 StartPoint:              u112_b5_u112_b2_/clk (rising edge triggered by clock sd_clk)    
 EndPoint:                u37_1_u37_2_/mi[1] (rising edge triggered by clock sd_clk)      
 Clock group:             sd_clk                                                          

 Point                                                       Type                     Incr
------------------------------------------------------------------------------------------
 u112_b5_u112_b2_/clk                                        clock                   0.883
 u112_b5_u112_b2_/q[1]                                       cell                    0.140
 u37_1_u37_2_/mi[1]                                          net (fanout = 3)        0.380
 Arrival time                                                                        1.403 (1 lvl)
                                                                                          (73% logic, 27% net)

 Required time (t_capture_clk + hold_time + uncertainty_h)                           0.999
------------------------------------------------------------------------------------------
 Slack                                                                            0.404 ns

------------------------------------------------------------------------------------------

 Slack (hold check)       0.527 ns                                                        
 StartPoint:              u112_b6_u112_b1_/clk (rising edge triggered by clock sd_clk)    
 EndPoint:                u37_1_u37_2_/mi[0] (rising edge triggered by clock sd_clk)      
 Clock group:             sd_clk                                                          

 Point                                                       Type                     Incr
------------------------------------------------------------------------------------------
 u112_b6_u112_b1_/clk                                        clock                   0.883
 u112_b6_u112_b1_/q[1]                                       cell                    0.140
 u37_1_u37_2_/mi[0]                                          net (fanout = 3)        0.503
 Arrival time                                                                        1.526 (1 lvl)
                                                                                          (68% logic, 32% net)

 Required time (t_capture_clk + hold_time + uncertainty_h)                           0.999
------------------------------------------------------------------------------------------
 Slack                                                                            0.527 ns

------------------------------------------------------------------------------------------


==========================================================================================
Timing summary:                                                                           
------------------------------------------------------------------------------------------
Constraint path number: 10148
Timing violations: 6 setup errors, and 0 hold errors.
Minimal setup slack: -0.755, minimal hold slack: 0.395

Timing group statistics: 
	Minimum period: 
	  Clock sd_clk (6.000 ns): 6.755ns (Maximum Frequency: 148.038MHz)
	Minimum input arrival time before clock: no constraint path
	Maximum output required time after clock: no constraint path
	Maximum combinational path delay: no constraint path


Warning: there are 2 clock nets without clock constraints.
	CLKIN_pad
	sd_clk_int

------------------------------------------------------------------------------------------
