Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sun May 26 21:42:58 2024
| Host         : node running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file cpu_top_timing_summary_routed.rpt -rpx cpu_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: TubDisplay_inst/slow_clk_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: TubDisplay_inst/tub_sel_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: TubDisplay_inst/tub_sel_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: TubDisplay_inst/tub_sel_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: TubDisplay_inst/tub_sel_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: TubDisplay_inst/tub_sel_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: TubDisplay_inst/tub_sel_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: TubDisplay_inst/tub_sel_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: TubDisplay_inst/tub_sel_reg[7]/Q (HIGH)

 There are 1871 register/latch pins with no clock driven by root clock pin: clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: exe_inst/ALUOp_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: exe_inst/ALUOp_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: exe_inst/funct3_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: exe_inst/funct3_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: exe_inst/funct3_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: exe_inst/funct7_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: exe_inst/funct7_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: exe_inst/funct7_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: exe_inst/funct7_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: exe_inst/funct7_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: exe_inst/funct7_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: exe_inst/funct7_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_but/slow_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5436 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.540        0.000                      0                   45        0.185        0.000                      0                   45        0.000        0.000                       0                   109  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
sys_clk             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz  {0.000 100.000}      200.000         5.000           
  clk_out2_clk_wiz  {0.000 4.990}        9.979           100.208         
  clkfbout_clk_wiz  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz      197.603        0.000                      0                    7        0.185        0.000                      0                    7       13.360        0.000                       0                     9  
  clk_out2_clk_wiz        5.540        0.000                      0                   38        0.263        0.000                      0                   38        4.490        0.000                       0                    96  
  clkfbout_clk_wiz                                                                                                                                                    0.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz
  To Clock:  clk_out1_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack      197.603ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             197.603ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz rise@200.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 1.464ns (75.290%)  route 0.480ns (24.710%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 198.471 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.976ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           1.564    -0.927    clk_5
    SLICE_X35Y45         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     0.010    cnt_reg_n_0_[1]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.684 r  cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.684    cnt_reg[0]_i_1__0_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.018 r  cnt_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.018    cnt_reg[4]_i_1__0_n_6
    SLICE_X35Y46         FDRE                                         r  cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           1.444   198.471    clk_5
    SLICE_X35Y46         FDRE                                         r  cnt_reg[5]/C
                         clock pessimism              0.578   199.048    
                         clock uncertainty           -0.489   198.559    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)        0.062   198.621    cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        198.621    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                197.603    

Slack (MET) :             197.714ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz rise@200.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 1.353ns (73.794%)  route 0.480ns (26.206%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 198.471 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.976ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           1.564    -0.927    clk_5
    SLICE_X35Y45         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     0.010    cnt_reg_n_0_[1]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.684 r  cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.684    cnt_reg[0]_i_1__0_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     0.907 r  cnt_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.907    cnt_reg[4]_i_1__0_n_7
    SLICE_X35Y46         FDRE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           1.444   198.471    clk_5
    SLICE_X35Y46         FDRE                                         r  cnt_reg[4]/C
                         clock pessimism              0.578   199.048    
                         clock uncertainty           -0.489   198.559    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)        0.062   198.621    cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        198.621    
                         arrival time                          -0.907    
  -------------------------------------------------------------------
                         slack                                197.714    

Slack (MET) :             197.872ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz rise@200.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 1.220ns (71.744%)  route 0.480ns (28.256%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 198.471 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.976ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           1.564    -0.927    clk_5
    SLICE_X35Y45         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     0.010    cnt_reg_n_0_[1]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     0.774 r  cnt_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.774    cnt_reg[0]_i_1__0_n_4
    SLICE_X35Y45         FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           1.444   198.471    clk_5
    SLICE_X35Y45         FDRE                                         r  cnt_reg[3]/C
                         clock pessimism              0.603   199.073    
                         clock uncertainty           -0.489   198.584    
    SLICE_X35Y45         FDRE (Setup_fdre_C_D)        0.062   198.646    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        198.646    
                         arrival time                          -0.774    
  -------------------------------------------------------------------
                         slack                                197.872    

Slack (MET) :             197.932ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz rise@200.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 1.160ns (70.711%)  route 0.480ns (29.289%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 198.471 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.976ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           1.564    -0.927    clk_5
    SLICE_X35Y45         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     0.010    cnt_reg_n_0_[1]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     0.714 r  cnt_reg[0]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.714    cnt_reg[0]_i_1__0_n_5
    SLICE_X35Y45         FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           1.444   198.471    clk_5
    SLICE_X35Y45         FDRE                                         r  cnt_reg[2]/C
                         clock pessimism              0.603   199.073    
                         clock uncertainty           -0.489   198.584    
    SLICE_X35Y45         FDRE (Setup_fdre_C_D)        0.062   198.646    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        198.646    
                         arrival time                          -0.714    
  -------------------------------------------------------------------
                         slack                                197.932    

Slack (MET) :             198.076ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz rise@200.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        1.497ns  (logic 1.004ns (67.063%)  route 0.493ns (32.937%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 198.471 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.976ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           1.564    -0.927    clk_5
    SLICE_X35Y45         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.471 f  cnt_reg[0]/Q
                         net (fo=1, routed)           0.493     0.023    cnt_reg_n_0_[0]
    SLICE_X35Y45         LUT1 (Prop_lut1_I0_O)        0.124     0.147 r  cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.000     0.147    cnt[0]_i_2__0_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.571 r  cnt_reg[0]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     0.571    cnt_reg[0]_i_1__0_n_6
    SLICE_X35Y45         FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           1.444   198.471    clk_5
    SLICE_X35Y45         FDRE                                         r  cnt_reg[1]/C
                         clock pessimism              0.603   199.073    
                         clock uncertainty           -0.489   198.584    
    SLICE_X35Y45         FDRE (Setup_fdre_C_D)        0.062   198.646    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        198.646    
                         arrival time                          -0.571    
  -------------------------------------------------------------------
                         slack                                198.076    

Slack (MET) :             198.253ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz rise@200.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        1.320ns  (logic 0.827ns (62.647%)  route 0.493ns (37.353%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 198.471 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.976ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           1.564    -0.927    clk_5
    SLICE_X35Y45         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.471 f  cnt_reg[0]/Q
                         net (fo=1, routed)           0.493     0.023    cnt_reg_n_0_[0]
    SLICE_X35Y45         LUT1 (Prop_lut1_I0_O)        0.124     0.147 r  cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.000     0.147    cnt[0]_i_2__0_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.394 r  cnt_reg[0]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.394    cnt_reg[0]_i_1__0_n_7
    SLICE_X35Y45         FDRE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           1.444   198.471    clk_5
    SLICE_X35Y45         FDRE                                         r  cnt_reg[0]/C
                         clock pessimism              0.603   199.073    
                         clock uncertainty           -0.489   198.584    
    SLICE_X35Y45         FDRE (Setup_fdre_C_D)        0.062   198.646    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        198.646    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                198.253    

Slack (MET) :             198.622ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz rise@200.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.456ns (54.600%)  route 0.379ns (45.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 198.471 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.976ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           1.564    -0.927    clk_5
    SLICE_X35Y46         FDRE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  cnt_reg[5]/Q
                         net (fo=2, routed)           0.379    -0.091    p_0_in
    SLICE_X34Y46         FDRE                                         r  clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           1.444   198.471    clk_5
    SLICE_X34Y46         FDRE                                         r  clk_reg/C
                         clock pessimism              0.581   199.051    
                         clock uncertainty           -0.489   198.562    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.031   198.531    clk_reg
  -------------------------------------------------------------------
                         required time                        198.531    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                198.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           0.562    -0.600    clk_5
    SLICE_X35Y46         FDRE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  cnt_reg[5]/Q
                         net (fo=2, routed)           0.116    -0.342    p_0_in
    SLICE_X34Y46         FDRE                                         r  clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           0.831    -0.838    clk_5
    SLICE_X34Y46         FDRE                                         r  clk_reg/C
                         clock pessimism              0.251    -0.587    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.059    -0.528    clk_reg
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           0.562    -0.600    clk_5
    SLICE_X35Y45         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  cnt_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.350    cnt_reg_n_0_[3]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.242 r  cnt_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.242    cnt_reg[0]_i_1__0_n_4
    SLICE_X35Y45         FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           0.831    -0.838    clk_5
    SLICE_X35Y45         FDRE                                         r  cnt_reg[3]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.105    -0.495    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           0.562    -0.600    clk_5
    SLICE_X35Y46         FDRE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  cnt_reg[4]/Q
                         net (fo=1, routed)           0.105    -0.353    cnt_reg_n_0_[4]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.238 r  cnt_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.238    cnt_reg[4]_i_1__0_n_7
    SLICE_X35Y46         FDRE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           0.831    -0.838    clk_5
    SLICE_X35Y46         FDRE                                         r  cnt_reg[4]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.105    -0.495    cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           0.562    -0.600    clk_5
    SLICE_X35Y45         FDRE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  cnt_reg[2]/Q
                         net (fo=1, routed)           0.109    -0.349    cnt_reg_n_0_[2]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.238 r  cnt_reg[0]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.238    cnt_reg[0]_i_1__0_n_5
    SLICE_X35Y45         FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           0.831    -0.838    clk_5
    SLICE_X35Y45         FDRE                                         r  cnt_reg[2]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.105    -0.495    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.292ns (73.520%)  route 0.105ns (26.480%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           0.562    -0.600    clk_5
    SLICE_X35Y46         FDRE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  cnt_reg[4]/Q
                         net (fo=1, routed)           0.105    -0.353    cnt_reg_n_0_[4]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.202 r  cnt_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    -0.202    cnt_reg[4]_i_1__0_n_6
    SLICE_X35Y46         FDRE                                         r  cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           0.831    -0.838    clk_5
    SLICE_X35Y46         FDRE                                         r  cnt_reg[5]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.105    -0.495    cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           0.562    -0.600    clk_5
    SLICE_X35Y45         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  cnt_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.302    cnt_reg_n_0_[0]
    SLICE_X35Y45         LUT1 (Prop_lut1_I0_O)        0.045    -0.257 r  cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.257    cnt[0]_i_2__0_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.187 r  cnt_reg[0]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.187    cnt_reg[0]_i_1__0_n_7
    SLICE_X35Y45         FDRE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           0.831    -0.838    clk_5
    SLICE_X35Y45         FDRE                                         r  cnt_reg[0]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.105    -0.495    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.251ns (60.411%)  route 0.164ns (39.589%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           0.562    -0.600    clk_5
    SLICE_X35Y45         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.164    -0.294    cnt_reg_n_0_[1]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.184 r  cnt_reg[0]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    -0.184    cnt_reg[0]_i_1__0_n_6
    SLICE_X35Y45         FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           0.831    -0.838    clk_5
    SLICE_X35Y45         FDRE                                         r  cnt_reg[1]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.105    -0.495    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.310    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y2    clk_wiz_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X34Y46     clk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X35Y45     cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X35Y45     cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X35Y45     cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X35Y45     cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X35Y46     cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X35Y46     cnt_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y46     clk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y45     cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y45     cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y45     cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y45     cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y46     cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y46     cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y46     clk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y45     cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y45     cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y46     clk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y45     cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y45     cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y45     cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y45     cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y46     cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y46     cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y46     clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y45     cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y45     cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz
  To Clock:  clk_out2_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        5.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.490ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.540ns  (required time - arrival time)
  Source:                 u_but/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            u_but/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_wiz rise@9.979ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 1.090ns (26.421%)  route 3.035ns (73.579%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.442 - 9.979 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          1.552    -0.939    u_but/clk_out2
    SLICE_X28Y28         FDCE                                         r  u_but/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDCE (Prop_fdce_C_Q)         0.419    -0.520 f  u_but/cnt_reg[19]/Q
                         net (fo=2, routed)           0.990     0.471    u_but/cnt_reg_n_0_[19]
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.299     0.770 r  u_but/cnt[19]_i_6/O
                         net (fo=1, routed)           0.375     1.145    u_but/cnt[19]_i_6_n_0
    SLICE_X28Y29         LUT5 (Prop_lut5_I4_O)        0.124     1.269 r  u_but/cnt[19]_i_4/O
                         net (fo=1, routed)           0.715     1.984    u_but/cnt[19]_i_4_n_0
    SLICE_X28Y26         LUT6 (Prop_lut6_I4_O)        0.124     2.108 r  u_but/cnt[19]_i_2/O
                         net (fo=20, routed)          0.955     3.063    u_but/cnt[19]_i_2_n_0
    SLICE_X28Y29         LUT2 (Prop_lut2_I0_O)        0.124     3.187 r  u_but/cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     3.187    u_but/cnt[13]
    SLICE_X28Y29         FDCE                                         r  u_but/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.979     9.979 r  
    P17                                               0.000     9.979 r  sys_clk (IN)
                         net (fo=0)                   0.000     9.979    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.387 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.327 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.915    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          1.436     8.442    u_but/clk_out2
    SLICE_X28Y29         FDCE                                         r  u_but/cnt_reg[13]/C
                         clock pessimism              0.577     9.019    
                         clock uncertainty           -0.320     8.698    
    SLICE_X28Y29         FDCE (Setup_fdce_C_D)        0.029     8.727    u_but/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          8.727    
                         arrival time                          -3.187    
  -------------------------------------------------------------------
                         slack                                  5.540    

Slack (MET) :             5.554ns  (required time - arrival time)
  Source:                 u_but/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            u_but/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_wiz rise@9.979ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        4.114ns  (logic 1.090ns (26.494%)  route 3.024ns (73.506%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.442 - 9.979 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          1.552    -0.939    u_but/clk_out2
    SLICE_X28Y28         FDCE                                         r  u_but/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDCE (Prop_fdce_C_Q)         0.419    -0.520 f  u_but/cnt_reg[19]/Q
                         net (fo=2, routed)           0.990     0.471    u_but/cnt_reg_n_0_[19]
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.299     0.770 r  u_but/cnt[19]_i_6/O
                         net (fo=1, routed)           0.375     1.145    u_but/cnt[19]_i_6_n_0
    SLICE_X28Y29         LUT5 (Prop_lut5_I4_O)        0.124     1.269 r  u_but/cnt[19]_i_4/O
                         net (fo=1, routed)           0.715     1.984    u_but/cnt[19]_i_4_n_0
    SLICE_X28Y26         LUT6 (Prop_lut6_I4_O)        0.124     2.108 r  u_but/cnt[19]_i_2/O
                         net (fo=20, routed)          0.944     3.052    u_but/cnt[19]_i_2_n_0
    SLICE_X28Y29         LUT2 (Prop_lut2_I0_O)        0.124     3.176 r  u_but/cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     3.176    u_but/cnt[14]
    SLICE_X28Y29         FDCE                                         r  u_but/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.979     9.979 r  
    P17                                               0.000     9.979 r  sys_clk (IN)
                         net (fo=0)                   0.000     9.979    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.387 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.327 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.915    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          1.436     8.442    u_but/clk_out2
    SLICE_X28Y29         FDCE                                         r  u_but/cnt_reg[14]/C
                         clock pessimism              0.577     9.019    
                         clock uncertainty           -0.320     8.698    
    SLICE_X28Y29         FDCE (Setup_fdce_C_D)        0.031     8.729    u_but/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          8.729    
                         arrival time                          -3.176    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.560ns  (required time - arrival time)
  Source:                 u_but/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            u_but/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_wiz rise@9.979ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 1.116ns (26.882%)  route 3.035ns (73.118%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.442 - 9.979 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          1.552    -0.939    u_but/clk_out2
    SLICE_X28Y28         FDCE                                         r  u_but/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDCE (Prop_fdce_C_Q)         0.419    -0.520 f  u_but/cnt_reg[19]/Q
                         net (fo=2, routed)           0.990     0.471    u_but/cnt_reg_n_0_[19]
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.299     0.770 r  u_but/cnt[19]_i_6/O
                         net (fo=1, routed)           0.375     1.145    u_but/cnt[19]_i_6_n_0
    SLICE_X28Y29         LUT5 (Prop_lut5_I4_O)        0.124     1.269 r  u_but/cnt[19]_i_4/O
                         net (fo=1, routed)           0.715     1.984    u_but/cnt[19]_i_4_n_0
    SLICE_X28Y26         LUT6 (Prop_lut6_I4_O)        0.124     2.108 r  u_but/cnt[19]_i_2/O
                         net (fo=20, routed)          0.955     3.063    u_but/cnt[19]_i_2_n_0
    SLICE_X28Y29         LUT2 (Prop_lut2_I0_O)        0.150     3.213 r  u_but/cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     3.213    u_but/cnt[18]
    SLICE_X28Y29         FDCE                                         r  u_but/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.979     9.979 r  
    P17                                               0.000     9.979 r  sys_clk (IN)
                         net (fo=0)                   0.000     9.979    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.387 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.327 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.915    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          1.436     8.442    u_but/clk_out2
    SLICE_X28Y29         FDCE                                         r  u_but/cnt_reg[18]/C
                         clock pessimism              0.577     9.019    
                         clock uncertainty           -0.320     8.698    
    SLICE_X28Y29         FDCE (Setup_fdce_C_D)        0.075     8.773    u_but/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          8.773    
                         arrival time                          -3.213    
  -------------------------------------------------------------------
                         slack                                  5.560    

Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 u_but/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            u_but/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_wiz rise@9.979ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 1.116ns (26.955%)  route 3.024ns (73.045%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.442 - 9.979 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          1.552    -0.939    u_but/clk_out2
    SLICE_X28Y28         FDCE                                         r  u_but/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDCE (Prop_fdce_C_Q)         0.419    -0.520 f  u_but/cnt_reg[19]/Q
                         net (fo=2, routed)           0.990     0.471    u_but/cnt_reg_n_0_[19]
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.299     0.770 r  u_but/cnt[19]_i_6/O
                         net (fo=1, routed)           0.375     1.145    u_but/cnt[19]_i_6_n_0
    SLICE_X28Y29         LUT5 (Prop_lut5_I4_O)        0.124     1.269 r  u_but/cnt[19]_i_4/O
                         net (fo=1, routed)           0.715     1.984    u_but/cnt[19]_i_4_n_0
    SLICE_X28Y26         LUT6 (Prop_lut6_I4_O)        0.124     2.108 r  u_but/cnt[19]_i_2/O
                         net (fo=20, routed)          0.944     3.052    u_but/cnt[19]_i_2_n_0
    SLICE_X28Y29         LUT2 (Prop_lut2_I0_O)        0.150     3.202 r  u_but/cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     3.202    u_but/cnt[15]
    SLICE_X28Y29         FDCE                                         r  u_but/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.979     9.979 r  
    P17                                               0.000     9.979 r  sys_clk (IN)
                         net (fo=0)                   0.000     9.979    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.387 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.327 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.915    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          1.436     8.442    u_but/clk_out2
    SLICE_X28Y29         FDCE                                         r  u_but/cnt_reg[15]/C
                         clock pessimism              0.577     9.019    
                         clock uncertainty           -0.320     8.698    
    SLICE_X28Y29         FDCE (Setup_fdce_C_D)        0.075     8.773    u_but/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          8.773    
                         arrival time                          -3.202    
  -------------------------------------------------------------------
                         slack                                  5.572    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 u_but/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            u_but/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_wiz rise@9.979ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 1.090ns (26.999%)  route 2.947ns (73.001%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.441 - 9.979 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          1.552    -0.939    u_but/clk_out2
    SLICE_X28Y28         FDCE                                         r  u_but/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDCE (Prop_fdce_C_Q)         0.419    -0.520 f  u_but/cnt_reg[19]/Q
                         net (fo=2, routed)           0.990     0.471    u_but/cnt_reg_n_0_[19]
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.299     0.770 r  u_but/cnt[19]_i_6/O
                         net (fo=1, routed)           0.375     1.145    u_but/cnt[19]_i_6_n_0
    SLICE_X28Y29         LUT5 (Prop_lut5_I4_O)        0.124     1.269 r  u_but/cnt[19]_i_4/O
                         net (fo=1, routed)           0.715     1.984    u_but/cnt[19]_i_4_n_0
    SLICE_X28Y26         LUT6 (Prop_lut6_I4_O)        0.124     2.108 r  u_but/cnt[19]_i_2/O
                         net (fo=20, routed)          0.867     2.975    u_but/cnt[19]_i_2_n_0
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.124     3.099 r  u_but/cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     3.099    u_but/cnt[10]
    SLICE_X28Y28         FDCE                                         r  u_but/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.979     9.979 r  
    P17                                               0.000     9.979 r  sys_clk (IN)
                         net (fo=0)                   0.000     9.979    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.387 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.327 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.915    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          1.435     8.441    u_but/clk_out2
    SLICE_X28Y28         FDCE                                         r  u_but/cnt_reg[10]/C
                         clock pessimism              0.600     9.041    
                         clock uncertainty           -0.320     8.720    
    SLICE_X28Y28         FDCE (Setup_fdce_C_D)        0.029     8.749    u_but/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.749    
                         arrival time                          -3.099    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 u_but/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            u_but/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_wiz rise@9.979ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 1.090ns (27.052%)  route 2.939ns (72.948%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.441 - 9.979 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          1.552    -0.939    u_but/clk_out2
    SLICE_X28Y28         FDCE                                         r  u_but/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDCE (Prop_fdce_C_Q)         0.419    -0.520 f  u_but/cnt_reg[19]/Q
                         net (fo=2, routed)           0.990     0.471    u_but/cnt_reg_n_0_[19]
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.299     0.770 r  u_but/cnt[19]_i_6/O
                         net (fo=1, routed)           0.375     1.145    u_but/cnt[19]_i_6_n_0
    SLICE_X28Y29         LUT5 (Prop_lut5_I4_O)        0.124     1.269 r  u_but/cnt[19]_i_4/O
                         net (fo=1, routed)           0.715     1.984    u_but/cnt[19]_i_4_n_0
    SLICE_X28Y26         LUT6 (Prop_lut6_I4_O)        0.124     2.108 r  u_but/cnt[19]_i_2/O
                         net (fo=20, routed)          0.859     2.967    u_but/cnt[19]_i_2_n_0
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.124     3.091 r  u_but/cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     3.091    u_but/cnt[12]
    SLICE_X28Y28         FDCE                                         r  u_but/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.979     9.979 r  
    P17                                               0.000     9.979 r  sys_clk (IN)
                         net (fo=0)                   0.000     9.979    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.387 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.327 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.915    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          1.435     8.441    u_but/clk_out2
    SLICE_X28Y28         FDCE                                         r  u_but/cnt_reg[12]/C
                         clock pessimism              0.600     9.041    
                         clock uncertainty           -0.320     8.720    
    SLICE_X28Y28         FDCE (Setup_fdce_C_D)        0.031     8.751    u_but/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -3.091    
  -------------------------------------------------------------------
                         slack                                  5.661    

Slack (MET) :             5.671ns  (required time - arrival time)
  Source:                 u_but/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            u_but/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_wiz rise@9.979ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 1.116ns (27.466%)  route 2.947ns (72.534%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.441 - 9.979 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          1.552    -0.939    u_but/clk_out2
    SLICE_X28Y28         FDCE                                         r  u_but/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDCE (Prop_fdce_C_Q)         0.419    -0.520 f  u_but/cnt_reg[19]/Q
                         net (fo=2, routed)           0.990     0.471    u_but/cnt_reg_n_0_[19]
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.299     0.770 r  u_but/cnt[19]_i_6/O
                         net (fo=1, routed)           0.375     1.145    u_but/cnt[19]_i_6_n_0
    SLICE_X28Y29         LUT5 (Prop_lut5_I4_O)        0.124     1.269 r  u_but/cnt[19]_i_4/O
                         net (fo=1, routed)           0.715     1.984    u_but/cnt[19]_i_4_n_0
    SLICE_X28Y26         LUT6 (Prop_lut6_I4_O)        0.124     2.108 r  u_but/cnt[19]_i_2/O
                         net (fo=20, routed)          0.867     2.975    u_but/cnt[19]_i_2_n_0
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.150     3.125 r  u_but/cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     3.125    u_but/cnt[19]
    SLICE_X28Y28         FDCE                                         r  u_but/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.979     9.979 r  
    P17                                               0.000     9.979 r  sys_clk (IN)
                         net (fo=0)                   0.000     9.979    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.387 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.327 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.915    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          1.435     8.441    u_but/clk_out2
    SLICE_X28Y28         FDCE                                         r  u_but/cnt_reg[19]/C
                         clock pessimism              0.600     9.041    
                         clock uncertainty           -0.320     8.720    
    SLICE_X28Y28         FDCE (Setup_fdce_C_D)        0.075     8.795    u_but/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          8.795    
                         arrival time                          -3.125    
  -------------------------------------------------------------------
                         slack                                  5.671    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 u_but/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            u_but/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_wiz rise@9.979ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        4.057ns  (logic 1.118ns (27.555%)  route 2.939ns (72.445%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.441 - 9.979 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          1.552    -0.939    u_but/clk_out2
    SLICE_X28Y28         FDCE                                         r  u_but/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDCE (Prop_fdce_C_Q)         0.419    -0.520 f  u_but/cnt_reg[19]/Q
                         net (fo=2, routed)           0.990     0.471    u_but/cnt_reg_n_0_[19]
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.299     0.770 r  u_but/cnt[19]_i_6/O
                         net (fo=1, routed)           0.375     1.145    u_but/cnt[19]_i_6_n_0
    SLICE_X28Y29         LUT5 (Prop_lut5_I4_O)        0.124     1.269 r  u_but/cnt[19]_i_4/O
                         net (fo=1, routed)           0.715     1.984    u_but/cnt[19]_i_4_n_0
    SLICE_X28Y26         LUT6 (Prop_lut6_I4_O)        0.124     2.108 r  u_but/cnt[19]_i_2/O
                         net (fo=20, routed)          0.859     2.967    u_but/cnt[19]_i_2_n_0
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.152     3.119 r  u_but/cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     3.119    u_but/cnt[17]
    SLICE_X28Y28         FDCE                                         r  u_but/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.979     9.979 r  
    P17                                               0.000     9.979 r  sys_clk (IN)
                         net (fo=0)                   0.000     9.979    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.387 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.327 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.915    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          1.435     8.441    u_but/clk_out2
    SLICE_X28Y28         FDCE                                         r  u_but/cnt_reg[17]/C
                         clock pessimism              0.600     9.041    
                         clock uncertainty           -0.320     8.720    
    SLICE_X28Y28         FDCE (Setup_fdce_C_D)        0.075     8.795    u_but/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          8.795    
                         arrival time                          -3.119    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.739ns  (required time - arrival time)
  Source:                 u_but/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            u_but/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_wiz rise@9.979ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 1.090ns (27.590%)  route 2.861ns (72.410%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.441 - 9.979 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          1.552    -0.939    u_but/clk_out2
    SLICE_X28Y28         FDCE                                         r  u_but/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDCE (Prop_fdce_C_Q)         0.419    -0.520 f  u_but/cnt_reg[19]/Q
                         net (fo=2, routed)           0.990     0.471    u_but/cnt_reg_n_0_[19]
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.299     0.770 r  u_but/cnt[19]_i_6/O
                         net (fo=1, routed)           0.375     1.145    u_but/cnt[19]_i_6_n_0
    SLICE_X28Y29         LUT5 (Prop_lut5_I4_O)        0.124     1.269 r  u_but/cnt[19]_i_4/O
                         net (fo=1, routed)           0.715     1.984    u_but/cnt[19]_i_4_n_0
    SLICE_X28Y26         LUT6 (Prop_lut6_I4_O)        0.124     2.108 r  u_but/cnt[19]_i_2/O
                         net (fo=20, routed)          0.780     2.888    u_but/cnt[19]_i_2_n_0
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.124     3.012 r  u_but/cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     3.012    u_but/cnt[16]
    SLICE_X28Y28         FDCE                                         r  u_but/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.979     9.979 r  
    P17                                               0.000     9.979 r  sys_clk (IN)
                         net (fo=0)                   0.000     9.979    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.387 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.327 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.915    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          1.435     8.441    u_but/clk_out2
    SLICE_X28Y28         FDCE                                         r  u_but/cnt_reg[16]/C
                         clock pessimism              0.600     9.041    
                         clock uncertainty           -0.320     8.720    
    SLICE_X28Y28         FDCE (Setup_fdce_C_D)        0.031     8.751    u_but/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -3.012    
  -------------------------------------------------------------------
                         slack                                  5.739    

Slack (MET) :             5.754ns  (required time - arrival time)
  Source:                 u_but/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            u_but/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_wiz rise@9.979ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 1.119ns (28.117%)  route 2.861ns (71.883%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.441 - 9.979 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          1.552    -0.939    u_but/clk_out2
    SLICE_X28Y28         FDCE                                         r  u_but/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDCE (Prop_fdce_C_Q)         0.419    -0.520 f  u_but/cnt_reg[19]/Q
                         net (fo=2, routed)           0.990     0.471    u_but/cnt_reg_n_0_[19]
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.299     0.770 r  u_but/cnt[19]_i_6/O
                         net (fo=1, routed)           0.375     1.145    u_but/cnt[19]_i_6_n_0
    SLICE_X28Y29         LUT5 (Prop_lut5_I4_O)        0.124     1.269 r  u_but/cnt[19]_i_4/O
                         net (fo=1, routed)           0.715     1.984    u_but/cnt[19]_i_4_n_0
    SLICE_X28Y26         LUT6 (Prop_lut6_I4_O)        0.124     2.108 r  u_but/cnt[19]_i_2/O
                         net (fo=20, routed)          0.780     2.888    u_but/cnt[19]_i_2_n_0
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.153     3.041 r  u_but/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     3.041    u_but/cnt[9]
    SLICE_X28Y28         FDCE                                         r  u_but/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.979     9.979 r  
    P17                                               0.000     9.979 r  sys_clk (IN)
                         net (fo=0)                   0.000     9.979    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.387 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.327 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.915    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          1.435     8.441    u_but/clk_out2
    SLICE_X28Y28         FDCE                                         r  u_but/cnt_reg[9]/C
                         clock pessimism              0.600     9.041    
                         clock uncertainty           -0.320     8.720    
    SLICE_X28Y28         FDCE (Setup_fdce_C_D)        0.075     8.795    u_but/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          8.795    
                         arrival time                          -3.041    
  -------------------------------------------------------------------
                         slack                                  5.754    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 TubDisplay_inst/slow_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            TubDisplay_inst/slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          0.595    -0.567    TubDisplay_inst/clk_out2
    SLICE_X61Y47         FDRE                                         r  TubDisplay_inst/slow_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  TubDisplay_inst/slow_clk_reg/Q
                         net (fo=17, routed)          0.168    -0.257    TubDisplay_inst/slow_clk
    SLICE_X61Y47         LUT4 (Prop_lut4_I3_O)        0.045    -0.212 r  TubDisplay_inst/slow_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.212    TubDisplay_inst/slow_clk_i_1_n_0
    SLICE_X61Y47         FDRE                                         r  TubDisplay_inst/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          0.865    -0.804    TubDisplay_inst/clk_out2
    SLICE_X61Y47         FDRE                                         r  TubDisplay_inst/slow_clk_reg/C
                         clock pessimism              0.237    -0.567    
    SLICE_X61Y47         FDRE (Hold_fdre_C_D)         0.091    -0.476    TubDisplay_inst/slow_clk_reg
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 TubDisplay_inst/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            TubDisplay_inst/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          0.595    -0.567    TubDisplay_inst/clk_out2
    SLICE_X60Y49         FDRE                                         r  TubDisplay_inst/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  TubDisplay_inst/cnt_reg[14]/Q
                         net (fo=2, routed)           0.125    -0.277    TubDisplay_inst/cnt_reg[14]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.167 r  TubDisplay_inst/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.167    TubDisplay_inst/cnt_reg[12]_i_1_n_5
    SLICE_X60Y49         FDRE                                         r  TubDisplay_inst/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          0.865    -0.804    TubDisplay_inst/clk_out2
    SLICE_X60Y49         FDRE                                         r  TubDisplay_inst/cnt_reg[14]/C
                         clock pessimism              0.237    -0.567    
    SLICE_X60Y49         FDRE (Hold_fdre_C_D)         0.134    -0.433    TubDisplay_inst/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 TubDisplay_inst/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            TubDisplay_inst/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          0.595    -0.567    TubDisplay_inst/clk_out2
    SLICE_X60Y47         FDRE                                         r  TubDisplay_inst/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  TubDisplay_inst/cnt_reg[6]/Q
                         net (fo=2, routed)           0.125    -0.277    TubDisplay_inst/cnt_reg[6]
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.167 r  TubDisplay_inst/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.167    TubDisplay_inst/cnt_reg[4]_i_1_n_5
    SLICE_X60Y47         FDRE                                         r  TubDisplay_inst/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          0.865    -0.804    TubDisplay_inst/clk_out2
    SLICE_X60Y47         FDRE                                         r  TubDisplay_inst/cnt_reg[6]/C
                         clock pessimism              0.237    -0.567    
    SLICE_X60Y47         FDRE (Hold_fdre_C_D)         0.134    -0.433    TubDisplay_inst/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 TubDisplay_inst/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            TubDisplay_inst/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          0.595    -0.567    TubDisplay_inst/clk_out2
    SLICE_X60Y48         FDRE                                         r  TubDisplay_inst/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  TubDisplay_inst/cnt_reg[10]/Q
                         net (fo=2, routed)           0.127    -0.276    TubDisplay_inst/cnt_reg[10]
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.166 r  TubDisplay_inst/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.166    TubDisplay_inst/cnt_reg[8]_i_1_n_5
    SLICE_X60Y48         FDRE                                         r  TubDisplay_inst/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          0.865    -0.804    TubDisplay_inst/clk_out2
    SLICE_X60Y48         FDRE                                         r  TubDisplay_inst/cnt_reg[10]/C
                         clock pessimism              0.237    -0.567    
    SLICE_X60Y48         FDRE (Hold_fdre_C_D)         0.134    -0.433    TubDisplay_inst/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u_but/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            u_but/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          0.550    -0.612    u_but/clk_out2
    SLICE_X28Y25         FDCE                                         r  u_but/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.471 f  u_but/cnt_reg[0]/Q
                         net (fo=3, routed)           0.185    -0.286    u_but/cnt_reg_n_0_[0]
    SLICE_X28Y25         LUT1 (Prop_lut1_I0_O)        0.045    -0.241 r  u_but/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    u_but/cnt[0]
    SLICE_X28Y25         FDCE                                         r  u_but/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          0.817    -0.852    u_but/clk_out2
    SLICE_X28Y25         FDCE                                         r  u_but/cnt_reg[0]/C
                         clock pessimism              0.240    -0.612    
    SLICE_X28Y25         FDCE (Hold_fdce_C_D)         0.091    -0.521    u_but/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 TubDisplay_inst/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            TubDisplay_inst/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          0.595    -0.567    TubDisplay_inst/clk_out2
    SLICE_X60Y49         FDRE                                         r  TubDisplay_inst/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  TubDisplay_inst/cnt_reg[14]/Q
                         net (fo=2, routed)           0.125    -0.277    TubDisplay_inst/cnt_reg[14]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.131 r  TubDisplay_inst/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.131    TubDisplay_inst/cnt_reg[12]_i_1_n_4
    SLICE_X60Y49         FDRE                                         r  TubDisplay_inst/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          0.865    -0.804    TubDisplay_inst/clk_out2
    SLICE_X60Y49         FDRE                                         r  TubDisplay_inst/cnt_reg[15]/C
                         clock pessimism              0.237    -0.567    
    SLICE_X60Y49         FDRE (Hold_fdre_C_D)         0.134    -0.433    TubDisplay_inst/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 TubDisplay_inst/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            TubDisplay_inst/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          0.595    -0.567    TubDisplay_inst/clk_out2
    SLICE_X60Y47         FDRE                                         r  TubDisplay_inst/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  TubDisplay_inst/cnt_reg[6]/Q
                         net (fo=2, routed)           0.125    -0.277    TubDisplay_inst/cnt_reg[6]
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.131 r  TubDisplay_inst/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.131    TubDisplay_inst/cnt_reg[4]_i_1_n_4
    SLICE_X60Y47         FDRE                                         r  TubDisplay_inst/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          0.865    -0.804    TubDisplay_inst/clk_out2
    SLICE_X60Y47         FDRE                                         r  TubDisplay_inst/cnt_reg[7]/C
                         clock pessimism              0.237    -0.567    
    SLICE_X60Y47         FDRE (Hold_fdre_C_D)         0.134    -0.433    TubDisplay_inst/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 TubDisplay_inst/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            TubDisplay_inst/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          0.595    -0.567    TubDisplay_inst/clk_out2
    SLICE_X60Y48         FDRE                                         r  TubDisplay_inst/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  TubDisplay_inst/cnt_reg[10]/Q
                         net (fo=2, routed)           0.127    -0.276    TubDisplay_inst/cnt_reg[10]
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.130 r  TubDisplay_inst/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.130    TubDisplay_inst/cnt_reg[8]_i_1_n_4
    SLICE_X60Y48         FDRE                                         r  TubDisplay_inst/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          0.865    -0.804    TubDisplay_inst/clk_out2
    SLICE_X60Y48         FDRE                                         r  TubDisplay_inst/cnt_reg[11]/C
                         clock pessimism              0.237    -0.567    
    SLICE_X60Y48         FDRE (Hold_fdre_C_D)         0.134    -0.433    TubDisplay_inst/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 TubDisplay_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            TubDisplay_inst/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          0.594    -0.568    TubDisplay_inst/clk_out2
    SLICE_X60Y46         FDRE                                         r  TubDisplay_inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.404 f  TubDisplay_inst/cnt_reg[0]/Q
                         net (fo=2, routed)           0.174    -0.229    TubDisplay_inst/cnt_reg[0]
    SLICE_X60Y46         LUT1 (Prop_lut1_I0_O)        0.045    -0.184 r  TubDisplay_inst/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.184    TubDisplay_inst/cnt[0]_i_2_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.114 r  TubDisplay_inst/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.114    TubDisplay_inst/cnt_reg[0]_i_1_n_7
    SLICE_X60Y46         FDRE                                         r  TubDisplay_inst/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          0.864    -0.805    TubDisplay_inst/clk_out2
    SLICE_X60Y46         FDRE                                         r  TubDisplay_inst/cnt_reg[0]/C
                         clock pessimism              0.237    -0.568    
    SLICE_X60Y46         FDRE (Hold_fdre_C_D)         0.134    -0.434    TubDisplay_inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 TubDisplay_inst/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            TubDisplay_inst/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.279ns (60.574%)  route 0.182ns (39.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          0.595    -0.567    TubDisplay_inst/clk_out2
    SLICE_X60Y49         FDRE                                         r  TubDisplay_inst/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  TubDisplay_inst/cnt_reg[12]/Q
                         net (fo=2, routed)           0.182    -0.221    TubDisplay_inst/cnt_reg[12]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.106 r  TubDisplay_inst/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.106    TubDisplay_inst/cnt_reg[12]_i_1_n_7
    SLICE_X60Y49         FDRE                                         r  TubDisplay_inst/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          0.865    -0.804    TubDisplay_inst/clk_out2
    SLICE_X60Y49         FDRE                                         r  TubDisplay_inst/cnt_reg[12]/C
                         clock pessimism              0.237    -0.567    
    SLICE_X60Y49         FDRE (Hold_fdre_C_D)         0.134    -0.433    TubDisplay_inst/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz
Waveform(ns):       { 0.000 4.990 }
Period(ns):         9.979
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.979       7.824      BUFGCTRL_X0Y1    clk_wiz_inst/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         9.979       8.730      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         9.979       8.979      SLICE_X60Y46     TubDisplay_inst/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.979       8.979      SLICE_X60Y48     TubDisplay_inst/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.979       8.979      SLICE_X60Y48     TubDisplay_inst/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.979       8.979      SLICE_X60Y49     TubDisplay_inst/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.979       8.979      SLICE_X60Y49     TubDisplay_inst/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.979       8.979      SLICE_X60Y49     TubDisplay_inst/cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.979       8.979      SLICE_X60Y49     TubDisplay_inst/cnt_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.979       8.979      SLICE_X60Y46     TubDisplay_inst/cnt_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       9.979       203.381    MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X28Y28     u_but/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X28Y28     u_but/cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X28Y28     u_but/cnt_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X28Y28     u_but/cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X28Y28     u_but/cnt_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X28Y28     u_but/cnt_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X60Y46     TubDisplay_inst/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X60Y48     TubDisplay_inst/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X60Y48     TubDisplay_inst/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X60Y49     TubDisplay_inst/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X58Y27     TubDisplay_inst/tub_in0_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X58Y27     TubDisplay_inst/tub_in0_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X59Y27     TubDisplay_inst/tub_in0_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X59Y27     TubDisplay_inst/tub_in0_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X28Y27     u_but/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X28Y29     u_but/cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X28Y29     u_but/cnt_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X28Y29     u_but/cnt_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X28Y29     u_but/cnt_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X28Y26     u_but/cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz
  To Clock:  clkfbout_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         100.000     97.845     BUFGCTRL_X0Y3    clk_wiz_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       100.000     0.000      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT



