Register File
ALU
flip-flops
Datapath
Control
D Flip-Flop
D Flip-Flops
write port
read port
write enable
WE
select signal
MUX
demux
Carry in
Carry out
one-bit adder
Binvert
2s Complement
Operation
Less
SLT
NAND
NOR
Ainvert
Bnegate
1-bit ALU
Set
Overflow
overflow detection
propagation delay
bit-slicing
Zero detection
32-bit ALU