<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>axi_insertion</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">16</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_BUSIF">S00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_RESET">s00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_BUSIF">M00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_RESET">m00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>axi_write_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>96db7d11</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>axi_write_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>96db7d11</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>22fb6e70</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>bc46a279</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) - 1)">255</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TUSER_WIDTH&apos;)) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) - 1)">255</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TUSER_WIDTH&apos;)) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>AXI4Stream sink: Data Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:order="3" spirit:rangeType="long">256</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="4" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="5" spirit:rangeType="long">6</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:order="8" spirit:rangeType="long">256</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
        <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
        <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="9" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXIS_TUSER_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axis Tuser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXIS_TUSER_WIDTH">128</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_TUSER_WIDTH</spirit:name>
        <spirit:displayName>C M00 Axis Tuser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_TUSER_WIDTH">128</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_0db4ce29</spirit:name>
      <spirit:enumeration>256</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/insertion_fifo_generator/insertion_fifo_generator.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_u0/u0_fifo/insertion_fifo_generator</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axi_write.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axi_insertion_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_fed2ba4b</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/insertion_fifo_generator/insertion_fifo_generator.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_u0/u0_fifo/insertion_fifo_generator</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axi_write.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axi_insertion_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/axi_insertion_v1_0/data/axi_insertion.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_insertion_v1_0/data/axi_insertion.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_insertion_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_insertion_v1_0/src/axi_insertion.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_insertion_v1_0/src/axi_insertion.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_insertion_v1_0/src/axi_insertion_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/axi_insertion_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_bc46a279</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Data insertion IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>AXI4Stream sink: Data Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_0db4ce29" spirit:order="3">256</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="4">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="5" spirit:rangeType="long">6</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="6" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="7" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_0db4ce29" spirit:order="8">256</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
      <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
      <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="9" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">axi_insertion_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXIS_TUSER_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axis Tuser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXIS_TUSER_WIDTH">128</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_TUSER_WIDTH</spirit:name>
      <spirit:displayName>C M00 Axis Tuser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_TUSER_WIDTH">128</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">virtex7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>axi_insertion_v1.0</xilinx:displayName>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>24</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-01-18T17:50:54Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b409126_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47840011_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73094d07_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31de8faa_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@106e16ee_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bce9d9f_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a98edf1_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3082261d_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1defd2e8_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c76dab1_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c57ab42_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41f8d6c0_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d0fbe3_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d838320_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@611c7b0b_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f1c5b1c_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65494b81_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a01c581_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fae87c6_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dbe486f_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1afa8cfe_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25b17f6a_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f07b8c3_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e3d2cf2_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66c3e695_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a771d98_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@482b6c7d_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@798abe6c_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d9bd429_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a5faec0_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72176522_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@348fa719_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42df25b7_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@384d71f8_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50f1aa65_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@461914f4_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22201d3c_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e794205_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b081f5a_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74992b8b_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d67dd7f_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cab583a_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@149f8f04_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@693f18ed_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aa5d54e_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e3d53f_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14717a9d_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f76ebff_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dc89c09_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42762ce_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2220a250_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e42c5b5_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e92ebd3_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@364a4f72_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fa7ec73_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58059828_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7efa064e_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e66a2fe_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bcf096b_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@314011d2_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ebf4663_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c3d21c_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45496f69_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e72b812_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f865321_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1edf17dc_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cd5ea3a_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d81b6f1_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42931d57_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5050805f_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@298b5260_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46b4f401_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e9bf38f_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f8684c5_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b4dcabf_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47ebcb4b_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27c88c02_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@329df9a6_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ba1c982_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66a1bd01_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47c7c9b6_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@771457b_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58744b5c_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c1fd1d8_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66a9cc88_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@199d7c6c_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38b962b6_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6856ef86_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79e9f8ba_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7951769d_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ed09532_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fa6318f_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5125d8bd_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76ab5eff_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27fbf1a6_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ceb78d0_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a42748d_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@617efed1_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53493551_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@756ef53c_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19c87f1e_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1480cce2_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@197ef76d_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25ba6105_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@315ae4a2_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20e49ea8_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33f011f7_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58beb299_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29cafd2d_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c053b4_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c3fd87b_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@858df32_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35f4c644_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2557340_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b22b252_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a38660f_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@201c1261_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5589db33_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50740a3d_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@164f155e_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65b33238_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21f6f151_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32f71eb6_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e1a187b_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4630aeb1_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e34892_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@602c97fe_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3165a305_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11c3a69e_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79f6a9fc_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d5f841b_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e863fc_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40cdf619_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f516bdc_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aafccbb_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37726b58_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@123975ea_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50492be4_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f161c0f_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@708cfe23_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fcc085a_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66ea7648_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13adfa6e_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9eb005a_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d2e12bb_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ca415f7_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66b0fd5f_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e61703_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20aac592_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52c41ac5_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@255fb5b6_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ad0646d_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6284cfc_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63cfbe83_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41d45b96_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40e4a52c_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b1ea08c_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cae0084_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bd82d86_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61dcbf57_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@147cd2a8_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25473317_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63ba9732_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@489498b_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dd60c7_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b2254be_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@113ae34d_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b70a704_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3551c2b3_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c3bc896_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47d0e36d_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15e02218_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32edbc17_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@335e82_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62c41b0b_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a2c5a35_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68383df8_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b464270_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@90caa4c_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fafada4_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7729870e_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9f5030c_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@321138b_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16a29fe5_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d196cf2_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@255df221_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39564fa2_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f96cf46_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d5825d2_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@102591c5_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62e83f23_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f072319_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d8e50cc_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7250a68e_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ee5bd59_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37078d88_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72f5a49b_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@502ec711_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79824962_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@714223cb_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11daa4a8_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e4bceda_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c98df00_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ba89fe1_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d5709e3_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32f0c702_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@131df303_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e5bd98f_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8f3452f_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23f9ec8d_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56c255b8_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5165f865_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62d0c73a_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4027285_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a2a463e_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72f8bd0e_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f33245f_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@732eae84_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@507cb468_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d0f599c_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@276c4f34_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43c728dd_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5def24a2_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@784d0b1c_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26f0760_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3515ab9a_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c7b8574_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@265c2dd_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@687531eb_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9810e7d_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15686598_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@282d4da4_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78e2e961_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41d8b214_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b901849_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68ee242d_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@157a9050_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29733b57_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c8241da_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_origin/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17c73f6_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3020ee17_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1117413f_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@635170e3_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42e620c9_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ba88f52_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f4b0b4_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6be2240d_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@654a01e2_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ac14f68_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1deb912a_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1532b69_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cc8a712_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55e69b20_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c9156c9_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d39ff8a_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@633d8bcd_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ff2a523_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@977bb5_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8c6d5f8_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@509c17b7_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@299126bc_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c507961_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@355fa07f_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74414018_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49cffa52_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ed0d283_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@686346c3_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@196df82d_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@319e7c82_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cbaa323_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40a52314_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3692253f_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@778c7bcf_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b062277_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73d3ecde_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57f7b85b_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f40e805_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12d17b20_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15014af6_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58c57200_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f93e321_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ce4fb1f_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19ad83e_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ef9128a_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@328c43fb_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52453492_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fd7b3bf_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d7eb565_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aff1b00_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68379e7f_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4242a68a_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e0cef7d_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@189cda70_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@367b3cf6_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fbfcad1_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12c434e4_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@575d0ff9_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e6c8442_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38c64816_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2da232d7_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6104ef74_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ce28cb7_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@803c46c_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d4382d3_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@db3c012_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27ae31d1_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25708080_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b600dce_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@159a15b4_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20bb2b86_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63ec35a8_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a9b2353_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f433252_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a62ade0_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b1c5d37_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aaa7d1a_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d35bb52_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16e74371_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54e5f033_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bf8f3b_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d6a65ad_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72770c0d_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5923b334_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@266d2e0c_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34e0888d_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fb2d2ab_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1890efb1_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65587f24_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13edcc64_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b03b5f0_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b154f0a_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dfc1924_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f5241a4_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aed14d_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12c7b739_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5461b9d5_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d46df04_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dc64cae_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78e88749_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30fb667c_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d6e4138_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fd016c_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b4abcc7_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cf448e7_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@566fe741_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d159eb3_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@798ff073_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aee305d_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b923775_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35299beb_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33e9ba3_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@256bc62e_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24253180_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44e67a_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f651104_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a3938de_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33536874_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c908623_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51232c4a_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c5b0dca_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@609d9f7_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2869892_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c96e9b8_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48797ad3_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v1/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e9211ec_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@526c7bb_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8470da_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58de4c9c_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@483a7e5d_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live_v2/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@562829e9_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-all/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@630521cf_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-all/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c2c752d_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-all/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35862379_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-all/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33768350_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-all/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eaf986b_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e7c213e_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52e814a2_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41210bf6_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7467962d_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@566f41ba_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@636c1ba6_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@210807a7_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d11b420_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ccc3f4e_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61ee9993_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@620495ee_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fbad432_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e4edc57_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c834861_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@571f1261_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5193f119_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5df3170_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56c4db_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d146312_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@205f5542_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eaacdef_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d2095a8_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15392c03_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c04be17_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@529aeb14_ARCHIVE_LOCATION">/home/mengyue/NetFPGA-SUME-live-configurable/projects/reference_nic/hw/ip_repo/axi_insertion_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="1ef7365a"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="20a73f72"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="a44d49fc"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="acaa1834"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="5d974a4e"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
