v 4
file "/home/harm/server/school/jaar4/digitale_techniek/digitech_PID_controller/PID_controller/" "main.vhdl" "030e0809e5be25783d6bdb0db65f660d567a4252" "20230312121118.105":
  entity hardware at 1( 0) + 0 on 37;
  architecture main of hardware at 16( 322) + 0 on 38;
  entity testbench at 55( 2007) + 0 on 39;
  architecture main_tb of testbench at 63( 2147) + 0 on 40;
file "/home/harm/server/school/jaar4/digitale_techniek/digitech_PID_controller/PID_controller/" "uart.vhdl" "883d97b88814bda0d9b8dfc45febbe31d08119c2" "20230312121118.103":
  entity uart at 1( 0) + 0 on 35;
  architecture transciever of uart at 19( 478) + 0 on 36;
file "/home/harm/server/school/jaar4/digitale_techniek/digitech_PID_controller/PID_controller/" "PID_controller.vhdl" "f6f857ebdf385946a8d4d327038de075ddc8d88c" "20230312121118.101":
  entity pid at 2( 1) + 0 on 31;
  architecture controller of pid at 20( 481) + 0 on 32;
  entity pid_tb at 70( 2633) + 1 on 33;
  architecture testbench of pid_tb at 79( 2798) + 0 on 34;
