// Seed: 3600689054
module module_0 (
    output tri id_0,
    input  wor id_1
);
  wire id_3, id_4;
endmodule
module module_1 (
    output logic id_0,
    input logic id_1,
    input tri id_2,
    output wire id_3,
    input tri id_4,
    input tri id_5,
    input tri1 id_6,
    output supply0 id_7,
    output tri1 id_8,
    input wire id_9,
    input tri1 id_10,
    input logic id_11
);
  logic id_13;
  assign id_13 = id_1;
  module_0 modCall_1 (
      id_8,
      id_5
  );
  assign modCall_1.id_1 = 0;
  logic id_14;
  assign id_0 = id_13;
  assign id_0 = id_14;
  assign id_8 = id_10;
  always @(posedge 1 - id_10) begin : LABEL_0
    id_0 <= id_11;
  end
endmodule
