Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Wed Oct 11 07:12:52 2023
| Host         : Naboo running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    63 |
|    Minimum number of control sets                        |    63 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    63 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     1 |
| >= 16              |    59 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             123 |           95 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             127 |           89 |
| Yes          | No                    | No                     |            3559 |          964 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1141 |          377 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                              Enable Signal                              |                                 Set/Reset Signal                                | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+-------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/select_ln100_reg_2762_reg0                         | bd_0_i/hls_inst/inst/select_ln100_reg_2762[11]_i_1_n_0                          |                5 |             10 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_17_reg_28070   | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/d_i_type_reg_458_reg[0]_rep_4 |                3 |             12 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_5_0       | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/d_i_type_reg_458_reg[0]_rep   |                4 |             13 |         3.25 |
|  ap_clk      |                                                                         | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_5_1               |               11 |             15 |         1.36 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state2                                   |                                                                                 |                6 |             16 |         2.67 |
|  ap_clk      |                                                                         | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/d_i_type_reg_458_reg[0]_rep_1 |               12 |             16 |         1.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/d_i_imm_6_reg_5460_in                              | bd_0_i/hls_inst/inst/d_i_imm_6_reg_546                                          |                7 |             18 |         2.57 |
|  ap_clk      | bd_0_i/hls_inst/inst/trunc_ln254_reg_27450                              |                                                                                 |                6 |             18 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_5_0       |                                                                                 |                8 |             19 |         2.38 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_17_reg_28070   |                                                                                 |               10 |             20 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/aw_hs                              |                                                                                 |                4 |             20 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/select_ln100_reg_2762_reg0                         |                                                                                 |                8 |             20 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_1_n_0                  |                                                                                 |               20 |             32 |         1.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state9                                   | bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n_inv                               |               12 |             32 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/reg_7110                                           |                                                                                 |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state4                                   |                                                                                 |               22 |             32 |         1.45 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_CS_fsm_reg[3]_2[0] |                                                                                 |               24 |             32 |         1.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_6_0[0]    |                                                                                 |               19 |             32 |         1.68 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_4_4[0]    |                                                                                 |               15 |             32 |         2.13 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_6_4[0]    |                                                                                 |               11 |             32 |         2.91 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_5_2[0]    |                                                                                 |               16 |             32 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_7_22[0]   | bd_0_i/hls_inst/inst/control_s_axi_U/clear                                      |               12 |             32 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_7_0[0]    | bd_0_i/hls_inst/inst/control_s_axi_U/clear                                      |                7 |             32 |         4.57 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_7_14[0]   | bd_0_i/hls_inst/inst/control_s_axi_U/clear                                      |                9 |             32 |         3.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_7_15[0]   | bd_0_i/hls_inst/inst/control_s_axi_U/clear                                      |               12 |             32 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_7_19[0]   | bd_0_i/hls_inst/inst/control_s_axi_U/clear                                      |               15 |             32 |         2.13 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_7_21[0]   | bd_0_i/hls_inst/inst/control_s_axi_U/clear                                      |               10 |             32 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_7_25[0]   | bd_0_i/hls_inst/inst/control_s_axi_U/clear                                      |               11 |             32 |         2.91 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_7_29[0]   | bd_0_i/hls_inst/inst/control_s_axi_U/clear                                      |                6 |             32 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_7_2[0]    | bd_0_i/hls_inst/inst/control_s_axi_U/clear                                      |                6 |             32 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_7_27[0]   | bd_0_i/hls_inst/inst/control_s_axi_U/clear                                      |               10 |             32 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_7_3[0]    | bd_0_i/hls_inst/inst/control_s_axi_U/clear                                      |               10 |             32 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_7_24[0]   | bd_0_i/hls_inst/inst/control_s_axi_U/clear                                      |               13 |             32 |         2.46 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_7_30[0]   | bd_0_i/hls_inst/inst/control_s_axi_U/clear                                      |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_7_20[0]   | bd_0_i/hls_inst/inst/control_s_axi_U/clear                                      |               11 |             32 |         2.91 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_7_1[0]    | bd_0_i/hls_inst/inst/control_s_axi_U/clear                                      |               11 |             32 |         2.91 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_7_16[0]   | bd_0_i/hls_inst/inst/control_s_axi_U/clear                                      |                9 |             32 |         3.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_7_13[0]   | bd_0_i/hls_inst/inst/control_s_axi_U/clear                                      |               11 |             32 |         2.91 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_7_26[0]   | bd_0_i/hls_inst/inst/control_s_axi_U/clear                                      |                9 |             32 |         3.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_7_17[0]   | bd_0_i/hls_inst/inst/control_s_axi_U/clear                                      |               11 |             32 |         2.91 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_7_10[0]   | bd_0_i/hls_inst/inst/control_s_axi_U/clear                                      |               18 |             32 |         1.78 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_7_28[0]   | bd_0_i/hls_inst/inst/control_s_axi_U/clear                                      |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_7_4[0]    | bd_0_i/hls_inst/inst/control_s_axi_U/clear                                      |               12 |             32 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_7_5[0]    | bd_0_i/hls_inst/inst/control_s_axi_U/clear                                      |               13 |             32 |         2.46 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_7_7[0]    | bd_0_i/hls_inst/inst/control_s_axi_U/clear                                      |               11 |             32 |         2.91 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_7_23[0]   | bd_0_i/hls_inst/inst/control_s_axi_U/clear                                      |                9 |             32 |         3.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_7_11[0]   | bd_0_i/hls_inst/inst/control_s_axi_U/clear                                      |               11 |             32 |         2.91 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_7_8[0]    | bd_0_i/hls_inst/inst/control_s_axi_U/clear                                      |                7 |             32 |         4.57 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_7_6[0]    | bd_0_i/hls_inst/inst/control_s_axi_U/clear                                      |               11 |             32 |         2.91 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_7_18[0]   | bd_0_i/hls_inst/inst/control_s_axi_U/clear                                      |               11 |             32 |         2.91 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_7_9[0]    | bd_0_i/hls_inst/inst/control_s_axi_U/clear                                      |               10 |             32 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/sel                   | bd_0_i/hls_inst/inst/control_s_axi_U/clear                                      |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_CS_fsm_reg[3]_0[0] |                                                                                 |               17 |             32 |         1.88 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_CS_fsm_reg[3]_1[0] |                                                                                 |               15 |             32 |         2.13 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_7_12[0]   | bd_0_i/hls_inst/inst/control_s_axi_U/clear                                      |               14 |             32 |         2.29 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_CS_fsm_reg[3]_3[0] |                                                                                 |               22 |             32 |         1.45 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_CS_fsm_reg[3]_4[0] |                                                                                 |               20 |             32 |         1.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/E[0]                  |                                                                                 |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_start_pc[31]_i_1_n_0           | bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n_inv                               |               12 |             32 |         2.67 |
|  ap_clk      |                                                                         | bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n_inv                               |               66 |             96 |         1.45 |
|  ap_clk      |                                                                         |                                                                                 |               95 |            123 |         1.29 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg_961               |                                                                                 |              324 |           1040 |         3.21 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state3                                   |                                                                                 |              381 |           1990 |         5.22 |
+--------------+-------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+----------------+--------------+


