<?xml version="1.0" encoding="ASCII" standalone="no" ?>
<hierarch_block xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="Hierarchy.xsd">
   <name>HARDWARE</name>
   <sys_prim_channel>
      <name>C_pin</name>
      <type>sc_signal&lt;bool></type>
   </sys_prim_channel>
   <sys_prim_channel>
      <name>C_1_pin</name>
      <type>sc_signal&lt;bool></type>
   </sys_prim_channel>
   <sys_prim_channel>
      <name>C_2_pin</name>
      <type>sc_signal&lt;float></type>
   </sys_prim_channel>
   <sys_prim_channel>
      <name>C_3_pin</name>
      <type>sc_signal&lt;float></type>
   </sys_prim_channel>
   <sys_prim_channel>
      <name>C_4_pin</name>
      <type>sc_signal&lt;float></type>
   </sys_prim_channel>
   <sys_block>
      <name>i_Clock</name>
      <type>Clock0</type>
   </sys_block>
   <sys_block>
      <name>i_Monitor</name>
      <type>Monitor0</type>
   </sys_block>
   <sys_block>
      <name>i_Neural_Network</name>
      <type>Neural_Network0</type>
   </sys_block>
   <sys_block>
      <name>i_Pattern</name>
      <type>Pattern0</type>
   </sys_block>
   <sys_block>
      <name>i_Reset</name>
      <type>Reset0</type>
   </sys_block>
   <connections>
      <connection>
         <from_port>HARDWARE.i_Clock.clk</from_port>
         <to_prim_channel>HARDWARE.C_pin</to_prim_channel>
         <from_pct_tag>clk</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_Pattern.clock</from_port>
         <to_prim_channel>HARDWARE.C_pin</to_prim_channel>
         <from_pct_tag>clock</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_Monitor.clock</from_port>
         <to_prim_channel>HARDWARE.C_pin</to_prim_channel>
         <from_pct_tag>clock</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_Pattern.reset</from_port>
         <to_prim_channel>HARDWARE.C_1_pin</to_prim_channel>
         <from_pct_tag>reset</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_Reset.rst</from_port>
         <to_prim_channel>HARDWARE.C_1_pin</to_prim_channel>
         <from_pct_tag>rst</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_Pattern.in1</from_port>
         <to_prim_channel>HARDWARE.C_2_pin</to_prim_channel>
         <from_pct_tag>in1</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_Monitor.In1</from_port>
         <to_prim_channel>HARDWARE.C_2_pin</to_prim_channel>
         <from_pct_tag>In1</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_Neural_Network.input1</from_port>
         <to_prim_channel>HARDWARE.C_2_pin</to_prim_channel>
         <from_pct_tag>input1</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_Pattern.in2</from_port>
         <to_prim_channel>HARDWARE.C_3_pin</to_prim_channel>
         <from_pct_tag>in2</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_Monitor.In2</from_port>
         <to_prim_channel>HARDWARE.C_3_pin</to_prim_channel>
         <from_pct_tag>In2</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_Neural_Network.input2</from_port>
         <to_prim_channel>HARDWARE.C_3_pin</to_prim_channel>
         <from_pct_tag>input2</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_Neural_Network.output</from_port>
         <to_prim_channel>HARDWARE.C_4_pin</to_prim_channel>
         <from_pct_tag>output</from_pct_tag>
      </connection>
      <connection>
         <from_port>HARDWARE.i_Monitor.Y</from_port>
         <to_prim_channel>HARDWARE.C_4_pin</to_prim_channel>
         <from_pct_tag>Y</from_pct_tag>
      </connection>
   </connections>
   <callbacks/>
</hierarch_block>
