#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jan 12 03:10:38 2020
# Process ID: 23692
# Current directory: C:/FPGALAB/final_v4/final/final.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/FPGALAB/final_v4/final/final.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/FPGALAB/final_v4/final/final.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGALAB/final_v4/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGALAB/final_v4/final/final.srcs/sources_1/bd/design_1/ip/design_1_ALU_0_0/design_1_ALU_0_0.dcp' for cell 'design_1_i/ALU_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGALAB/final_v4/final/final.srcs/sources_1/bd/design_1/ip/design_1_adder_pc_0_0/design_1_adder_pc_0_0.dcp' for cell 'design_1_i/adder_pc_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGALAB/final_v4/final/final.srcs/sources_1/bd/design_1/ip/design_1_imme_ext_0_0/design_1_imme_ext_0_0.dcp' for cell 'design_1_i/imme_ext_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGALAB/final_v4/final/final.srcs/sources_1/bd/design_1/ip/design_1_jump_pc_0_0/design_1_jump_pc_0_0.dcp' for cell 'design_1_i/jump_pc_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGALAB/final_v4/final/final.srcs/sources_1/bd/design_1/ip/design_1_mem_ctrl_0_0/design_1_mem_ctrl_0_0.dcp' for cell 'design_1_i/mem_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGALAB/final_v4/final/final.srcs/sources_1/bd/design_1/ip/design_1_mem_ctrl_1_0/design_1_mem_ctrl_1_0.dcp' for cell 'design_1_i/mem_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGALAB/final_v4/final/final.srcs/sources_1/bd/design_1/ip/design_1_mem_data_0_0/design_1_mem_data_0_0.dcp' for cell 'design_1_i/mem_data_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGALAB/final_v4/final/final.srcs/sources_1/bd/design_1/ip/design_1_mem_inst_0_0/design_1_mem_inst_0_0.dcp' for cell 'design_1_i/mem_inst_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGALAB/final_v4/final/final.srcs/sources_1/bd/design_1/ip/design_1_mux_2_0_0/design_1_mux_2_0_0.dcp' for cell 'design_1_i/mux_2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGALAB/final_v4/final/final.srcs/sources_1/bd/design_1/ip/design_1_mux_2_1_0/design_1_mux_2_1_0.dcp' for cell 'design_1_i/mux_2_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGALAB/final_v4/final/final.srcs/sources_1/bd/design_1/ip/design_1_mux_2_2_0/design_1_mux_2_2_0.dcp' for cell 'design_1_i/mux_2_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGALAB/final_v4/final/final.srcs/sources_1/bd/design_1/ip/design_1_mux_2_3_0/design_1_mux_2_3_0.dcp' for cell 'design_1_i/mux_2_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGALAB/final_v4/final/final.srcs/sources_1/bd/design_1/ip/design_1_mux_2_8bits_0_0/design_1_mux_2_8bits_0_0.dcp' for cell 'design_1_i/mux_2_8bits_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGALAB/final_v4/final/final.srcs/sources_1/bd/design_1/ip/design_1_mux_4_0_0/design_1_mux_4_0_0.dcp' for cell 'design_1_i/mux_4_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGALAB/final_v4/final/final.srcs/sources_1/bd/design_1/ip/design_1_mux_4_1_0/design_1_mux_4_1_0.dcp' for cell 'design_1_i/mux_4_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGALAB/final_v4/final/final.srcs/sources_1/bd/design_1/ip/design_1_mux_4_2_0/design_1_mux_4_2_0.dcp' for cell 'design_1_i/mux_4_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGALAB/final_v4/final/final.srcs/sources_1/bd/design_1/ip/design_1_mux_4_3_0/design_1_mux_4_3_0.dcp' for cell 'design_1_i/mux_4_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGALAB/final_v4/final/final.srcs/sources_1/bd/design_1/ip/design_1_nop_0_0/design_1_nop_0_0.dcp' for cell 'design_1_i/nop_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGALAB/final_v4/final/final.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGALAB/final_v4/final/final.srcs/sources_1/bd/design_1/ip/design_1_reg_Control_D_0_0/design_1_reg_Control_D_0_0.dcp' for cell 'design_1_i/reg_Control_D_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGALAB/final_v4/final/final.srcs/sources_1/bd/design_1/ip/design_1_reg_Control_E_0_0/design_1_reg_Control_E_0_0.dcp' for cell 'design_1_i/reg_Control_E_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGALAB/final_v4/final/final.srcs/sources_1/bd/design_1/ip/design_1_reg_Control_M_0_0/design_1_reg_Control_M_0_0.dcp' for cell 'design_1_i/reg_Control_M_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGALAB/final_v4/final/final.srcs/sources_1/bd/design_1/ip/design_1_reg_Control_W_0_0/design_1_reg_Control_W_0_0.dcp' for cell 'design_1_i/reg_Control_W_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGALAB/final_v4/final/final.srcs/sources_1/bd/design_1/ip/design_1_reg_E_0_0/design_1_reg_E_0_0.dcp' for cell 'design_1_i/reg_E_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGALAB/final_v4/final/final.srcs/sources_1/bd/design_1/ip/design_1_reg_M_0_0/design_1_reg_M_0_0.dcp' for cell 'design_1_i/reg_M_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGALAB/final_v4/final/final.srcs/sources_1/bd/design_1/ip/design_1_reg_W_0_0/design_1_reg_W_0_0.dcp' for cell 'design_1_i/reg_W_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGALAB/final_v4/final/final.srcs/sources_1/bd/design_1/ip/design_1_reg_pc_0_0/design_1_reg_pc_0_0.dcp' for cell 'design_1_i/reg_pc_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGALAB/final_v4/final/final.srcs/sources_1/bd/design_1/ip/design_1_regfile_0_0/design_1_regfile_0_0.dcp' for cell 'design_1_i/regfile_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGALAB/final_v4/final/final.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGALAB/final_v4/final/final.srcs/sources_1/bd/design_1/ip/design_1_start_signal_0_0/design_1_start_signal_0_0.dcp' for cell 'design_1_i/start_signal_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGALAB/final_v4/final/final.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/FPGALAB/final_v4/final/final.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 1830 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/FPGALAB/final_v4/final/final.srcs/sources_1/bd/design_1/ip/design_1_mem_ctrl_0_0/src/memory_ctrl_ooc.xdc] for cell 'design_1_i/mem_ctrl_0/inst'
Finished Parsing XDC File [c:/FPGALAB/final_v4/final/final.srcs/sources_1/bd/design_1/ip/design_1_mem_ctrl_0_0/src/memory_ctrl_ooc.xdc] for cell 'design_1_i/mem_ctrl_0/inst'
Parsing XDC File [c:/FPGALAB/final_v4/final/final.srcs/sources_1/bd/design_1/ip/design_1_mem_ctrl_1_0/src/memory_ctrl_ooc.xdc] for cell 'design_1_i/mem_ctrl_1/inst'
Finished Parsing XDC File [c:/FPGALAB/final_v4/final/final.srcs/sources_1/bd/design_1/ip/design_1_mem_ctrl_1_0/src/memory_ctrl_ooc.xdc] for cell 'design_1_i/mem_ctrl_1/inst'
Parsing XDC File [c:/FPGALAB/final_v4/final/final.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/FPGALAB/final_v4/final/final.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/FPGALAB/final_v4/final/final.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/FPGALAB/final_v4/final/final.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/FPGALAB/final_v4/final/final.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/FPGALAB/final_v4/final/final.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 726.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 16 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 24 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 24 instances

42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 726.129 ; gain = 423.242
zip_exception: Failed to open zip archive C:/FPGALAB/final_v4/final/final.runs/impl_1/design_1_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: zip archive C:/FPGALAB/final_v4/final/final.runs/impl_1/design_1_wrapper.hwdef is already open for writingzip_exception: zip archive C:/FPGALAB/final_v4/final/final.runs/impl_1/design_1_wrapper.hwdef is already open for writingzip_exception: zip archive C:/FPGALAB/final_v4/final/final.runs/impl_1/design_1_wrapper.hwdef is already open for writingzip_exception: zip archive C:/FPGALAB/final_v4/final/final.runs/impl_1/design_1_wrapper.hwdef is already open for writingzip_exception: zip archive C:/FPGALAB/final_v4/final/final.runs/impl_1/design_1_wrapper.hwdef is already open for writingzip_exception: zip archive C:/FPGALAB/final_v4/final/final.runs/impl_1/design_1_wrapper.hwdef is already open for writingzip_exception: zip archive C:/FPGALAB/final_v4/final/final.runs/impl_1/design_1_wrapper.hwdef is already open for writingzip_exception: zip archive C:/FPGALAB/final_v4/final/final.runs/impl_1/design_1_wrapper.hwdef is already open for writingzip_exception: zip archive C:/FPGALAB/final_v4/final/final.runs/impl_1/design_1_wrapper.hwdef is already open for writingzip_exception: zip archive C:/FPGALAB/final_v4/final/final.runs/impl_1/design_1_wrapper.hwdef is already open for writingzip_exception: zip archive C:/FPGALAB/final_v4/final/final.runs/impl_1/design_1_wrapper.hwdef is already open for writingCommand: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.952 . Memory (MB): peak = 735.660 ; gain = 9.531

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1ba6a4c18

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1299.668 ; gain = 563.758

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e0ded64e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1397.383 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 88 cells and removed 119 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 27f272390

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1397.383 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1f41e1f1e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1397.383 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 403 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1f41e1f1e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1397.383 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 150ad9d13

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1397.383 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 150ad9d13

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1397.383 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              88  |             119  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |             403  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1397.383 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 150ad9d13

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1397.383 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 150ad9d13

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 1397.383 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 150ad9d13

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1397.383 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1397.383 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 150ad9d13

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1397.383 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1397.383 ; gain = 671.254
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1397.383 ; gain = 0.000
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.176 . Memory (MB): peak = 1397.383 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1397.383 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/FPGALAB/final_v4/final/final.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Coretcl 2-168] The results of DRC are in file C:/FPGALAB/final_v4/final/final.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1397.383 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12854c7ee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.146 . Memory (MB): peak = 1397.383 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1397.383 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3a678e5a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1397.383 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 545232c7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1520.863 ; gain = 123.480

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 545232c7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1520.863 ; gain = 123.480
Phase 1 Placer Initialization | Checksum: 545232c7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1520.863 ; gain = 123.480

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1280b46d8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1520.863 ; gain = 123.480

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-76] Pass 1. Identified 8 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net design_1_i/reg_M_0/inst/alu_out[0]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/reg_M_0/inst/alu_out[2]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/reg_M_0/inst/alu_out[1]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/reg_M_0/inst/alu_out[4]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net design_1_i/reg_M_0/inst/alu_out[3]. Replicated 8 times.
INFO: [Physopt 32-232] Optimized 5 nets. Created 38 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 38 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 1520.863 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1520.863 ; gain = 0.000
INFO: [Physopt 32-117] Net design_1_i/ALU_0/inst/alu_out[0] could not be optimized because driver design_1_i/ALU_0/inst/alu_out[0]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/ALU_0/inst/alu_out[2] could not be optimized because driver design_1_i/ALU_0/inst/alu_out[2]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/ALU_0/inst/alu_out[1] could not be optimized because driver design_1_i/ALU_0/inst/alu_out[1]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/ALU_0/inst/alu_out[4] could not be optimized because driver design_1_i/ALU_0/inst/alu_out[4]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/ALU_0/inst/alu_out[3] could not be optimized because driver design_1_i/ALU_0/inst/alu_out[3]_INST_0 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1520.863 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |           38  |              0  |                     5  |           0  |           1  |  00:01:11  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |           38  |              0  |                     5  |           0  |           6  |  00:01:12  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: e2a4af50

Time (s): cpu = 00:02:26 ; elapsed = 00:02:09 . Memory (MB): peak = 1520.863 ; gain = 123.480
Phase 2 Global Placement | Checksum: 80c50be2

Time (s): cpu = 00:02:29 ; elapsed = 00:02:11 . Memory (MB): peak = 1520.863 ; gain = 123.480

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 80c50be2

Time (s): cpu = 00:02:29 ; elapsed = 00:02:12 . Memory (MB): peak = 1520.863 ; gain = 123.480

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 122d35f8e

Time (s): cpu = 00:02:46 ; elapsed = 00:02:22 . Memory (MB): peak = 1520.863 ; gain = 123.480

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 6a5857b6

Time (s): cpu = 00:02:47 ; elapsed = 00:02:23 . Memory (MB): peak = 1520.863 ; gain = 123.480

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 8ccc5193

Time (s): cpu = 00:02:47 ; elapsed = 00:02:23 . Memory (MB): peak = 1520.863 ; gain = 123.480

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 7f4e14db

Time (s): cpu = 00:03:19 ; elapsed = 00:02:50 . Memory (MB): peak = 1520.863 ; gain = 123.480

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: c48970e5

Time (s): cpu = 00:03:40 ; elapsed = 00:03:10 . Memory (MB): peak = 1520.863 ; gain = 123.480

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1070841c9

Time (s): cpu = 00:03:43 ; elapsed = 00:03:14 . Memory (MB): peak = 1520.863 ; gain = 123.480

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 15f844ba4

Time (s): cpu = 00:03:43 ; elapsed = 00:03:14 . Memory (MB): peak = 1520.863 ; gain = 123.480

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 995da9b4

Time (s): cpu = 00:04:11 ; elapsed = 00:03:37 . Memory (MB): peak = 1520.863 ; gain = 123.480
Phase 3 Detail Placement | Checksum: 995da9b4

Time (s): cpu = 00:04:12 ; elapsed = 00:03:37 . Memory (MB): peak = 1520.863 ; gain = 123.480

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c9d70213

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c9d70213

Time (s): cpu = 00:04:26 ; elapsed = 00:03:47 . Memory (MB): peak = 1561.105 ; gain = 163.723
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.439. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 23a38ac5e

Time (s): cpu = 00:07:10 ; elapsed = 00:06:33 . Memory (MB): peak = 1566.730 ; gain = 169.348
Phase 4.1 Post Commit Optimization | Checksum: 23a38ac5e

Time (s): cpu = 00:07:10 ; elapsed = 00:06:34 . Memory (MB): peak = 1566.730 ; gain = 169.348

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 23a38ac5e

Time (s): cpu = 00:07:11 ; elapsed = 00:06:34 . Memory (MB): peak = 1566.730 ; gain = 169.348

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 23a38ac5e

Time (s): cpu = 00:07:11 ; elapsed = 00:06:34 . Memory (MB): peak = 1566.730 ; gain = 169.348

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1566.730 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 262138ed0

Time (s): cpu = 00:07:11 ; elapsed = 00:06:34 . Memory (MB): peak = 1566.730 ; gain = 169.348
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 262138ed0

Time (s): cpu = 00:07:11 ; elapsed = 00:06:35 . Memory (MB): peak = 1566.730 ; gain = 169.348
Ending Placer Task | Checksum: 173a86947

Time (s): cpu = 00:07:11 ; elapsed = 00:06:35 . Memory (MB): peak = 1566.730 ; gain = 169.348
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:07:15 ; elapsed = 00:06:37 . Memory (MB): peak = 1566.730 ; gain = 169.348
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1566.730 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1566.730 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1566.730 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/FPGALAB/final_v4/final/final.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1566.730 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 1566.730 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1566.730 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 7cc3d114 ConstDB: 0 ShapeSum: f6e49833 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10e96414f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 1674.457 ; gain = 95.379
Post Restoration Checksum: NetGraph: 26d98160 NumContArr: e7bcbfef Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10e96414f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 1704.867 ; gain = 125.789

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10e96414f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 1711.844 ; gain = 132.766

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10e96414f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1711.844 ; gain = 132.766
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18f26eba0

Time (s): cpu = 00:00:58 ; elapsed = 00:00:48 . Memory (MB): peak = 1740.953 ; gain = 161.875
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.296 | TNS=-10072.219| WHS=-0.312 | THS=-76.897|

Phase 2 Router Initialization | Checksum: fc5fcbde

Time (s): cpu = 00:01:04 ; elapsed = 00:00:52 . Memory (MB): peak = 1748.438 ; gain = 169.359

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 154606a16

Time (s): cpu = 00:02:07 ; elapsed = 00:01:25 . Memory (MB): peak = 1800.273 ; gain = 221.195

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 19730
 Number of Nodes with overlaps = 3398
 Number of Nodes with overlaps = 1029
 Number of Nodes with overlaps = 393
 Number of Nodes with overlaps = 345
 Number of Nodes with overlaps = 160
 Number of Nodes with overlaps = 74
 Number of Nodes with overlaps = 38
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.314 | TNS=-11951.236| WHS=N/A    | THS=N/A    |

WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: af575985

Time (s): cpu = 00:13:58 ; elapsed = 00:08:32 . Memory (MB): peak = 1805.371 ; gain = 226.293

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4565
 Number of Nodes with overlaps = 1829
 Number of Nodes with overlaps = 399
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.361 | TNS=-11992.394| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 95226b2a

Time (s): cpu = 00:16:40 ; elapsed = 00:10:12 . Memory (MB): peak = 1858.914 ; gain = 279.836

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 256
 Number of Nodes with overlaps = 266
 Number of Nodes with overlaps = 161
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.152 | TNS=-11763.789| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: d545067c

Time (s): cpu = 00:25:30 ; elapsed = 00:15:41 . Memory (MB): peak = 1887.500 ; gain = 308.422

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 235
 Number of Nodes with overlaps = 140
 Number of Nodes with overlaps = 100
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.893 | TNS=-11675.655| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 121f61a12

Time (s): cpu = 00:31:05 ; elapsed = 00:19:22 . Memory (MB): peak = 1887.500 ; gain = 308.422

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 163
 Number of Nodes with overlaps = 137
 Number of Nodes with overlaps = 100
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 24
Phase 4.5 Global Iteration 4 | Checksum: d936544e

Time (s): cpu = 00:34:11 ; elapsed = 00:22:08 . Memory (MB): peak = 1887.500 ; gain = 308.422
Phase 4 Rip-up And Reroute | Checksum: d936544e

Time (s): cpu = 00:34:11 ; elapsed = 00:22:08 . Memory (MB): peak = 1887.500 ; gain = 308.422

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: ce7cc7f9

Time (s): cpu = 00:34:15 ; elapsed = 00:22:11 . Memory (MB): peak = 1887.500 ; gain = 308.422
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.806 | TNS=-11550.126| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: ee941914

Time (s): cpu = 00:34:17 ; elapsed = 00:22:12 . Memory (MB): peak = 1887.500 ; gain = 308.422

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: ee941914

Time (s): cpu = 00:34:17 ; elapsed = 00:22:12 . Memory (MB): peak = 1887.500 ; gain = 308.422
Phase 5 Delay and Skew Optimization | Checksum: ee941914

Time (s): cpu = 00:34:17 ; elapsed = 00:22:12 . Memory (MB): peak = 1887.500 ; gain = 308.422

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: b247965c

Time (s): cpu = 00:34:20 ; elapsed = 00:22:14 . Memory (MB): peak = 1887.500 ; gain = 308.422
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.806 | TNS=-11498.146| WHS=0.013  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: f30d0716

Time (s): cpu = 00:34:20 ; elapsed = 00:22:14 . Memory (MB): peak = 1887.500 ; gain = 308.422
Phase 6 Post Hold Fix | Checksum: f30d0716

Time (s): cpu = 00:34:20 ; elapsed = 00:22:14 . Memory (MB): peak = 1887.500 ; gain = 308.422

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 17.0026 %
  Global Horizontal Routing Utilization  = 19.5196 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 4x4 Area, Max Cong = 87.3874%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X36Y46 -> INT_R_X39Y49
   INT_L_X40Y46 -> INT_R_X43Y49
South Dir 4x4 Area, Max Cong = 89.1892%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y34 -> INT_R_X43Y37
   INT_L_X36Y30 -> INT_R_X39Y33
   INT_L_X36Y26 -> INT_R_X39Y29
   INT_L_X40Y26 -> INT_R_X43Y29
   INT_L_X36Y22 -> INT_R_X39Y25
East Dir 8x8 Area, Max Cong = 89.9816%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y38 -> INT_R_X39Y45
   INT_L_X32Y30 -> INT_R_X39Y37
West Dir 8x8 Area, Max Cong = 90.3952%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y38 -> INT_R_X47Y45
   INT_L_X40Y30 -> INT_R_X47Y37

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 2
Effective congestion level: 3 Aspect Ratio: 0.5 Sparse Ratio: 1.5
Direction: South
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 0.545455 Sparse Ratio: 2
Direction: East
----------------
Congested clusters found at Level 2
Effective congestion level: 4 Aspect Ratio: 0.571429 Sparse Ratio: 0.875
Direction: West
----------------
Congested clusters found at Level 3
Effective congestion level: 4 Aspect Ratio: 0.5 Sparse Ratio: 0.5

Phase 7 Route finalize | Checksum: e73c0bb6

Time (s): cpu = 00:34:21 ; elapsed = 00:22:15 . Memory (MB): peak = 1887.500 ; gain = 308.422

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e73c0bb6

Time (s): cpu = 00:34:21 ; elapsed = 00:22:15 . Memory (MB): peak = 1887.500 ; gain = 308.422

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: aa285e35

Time (s): cpu = 00:34:26 ; elapsed = 00:22:20 . Memory (MB): peak = 1887.500 ; gain = 308.422

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.806 | TNS=-11498.146| WHS=0.013  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: aa285e35

Time (s): cpu = 00:34:26 ; elapsed = 00:22:21 . Memory (MB): peak = 1887.500 ; gain = 308.422
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:34:26 ; elapsed = 00:22:21 . Memory (MB): peak = 1887.500 ; gain = 308.422

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
123 Infos, 202 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:34:32 ; elapsed = 00:22:24 . Memory (MB): peak = 1887.500 ; gain = 320.770
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1887.500 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1887.500 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 1887.500 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/FPGALAB/final_v4/final/final.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1887.500 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/FPGALAB/final_v4/final/final.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1887.500 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/FPGALAB/final_v4/final/final.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 1887.500 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
135 Infos, 202 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1888.957 ; gain = 1.457
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Jan 12 03:41:31 2020...
